<Results/membwl/dimm1/tcp_bi_s2_n2_ltx_rrx/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
IBRS and IBPB supported  : yes
STIBP supported          : yes
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
Spec arch caps supported : no
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6fe9
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  2509.57 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  1955.83 --|
|-- Mem Ch  2: Reads (MB/s):  8118.74 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  7713.66 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  8118.74 --||-- NODE 1 Mem Read (MB/s) :  2509.57 --|
|-- NODE 0 Mem Write(MB/s) :  7713.66 --||-- NODE 1 Mem Write(MB/s) :  1955.83 --|
|-- NODE 0 P. Write (T/s):     127580 --||-- NODE 1 P. Write (T/s):      39751 --|
|-- NODE 0 Memory (MB/s):    15832.40 --||-- NODE 1 Memory (MB/s):     4465.40 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      10628.31                --|
            |--                System Write Throughput(MB/s):       9669.49                --|
            |--               System Memory Throughput(MB/s):      20297.80                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7113
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     422 K       357 K    18 M   127 M    110 M     0     463 K
 1     116 M       324      21 M   146 M    451 K     0     680 K
-----------------------------------------------------------------------
 *     117 M       358 K    40 M   274 M    110 M     0    1143 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 89.73        Core1: 106.55        
Core2: 37.38        Core3: 39.67        
Core4: 45.16        Core5: 64.00        
Core6: 62.65        Core7: 105.88        
Core8: 37.82        Core9: 17.93        
Core10: 35.44        Core11: 90.88        
Core12: 38.50        Core13: 23.14        
Core14: 22.91        Core15: 17.80        
Core16: 52.50        Core17: 40.88        
Core18: 22.26        Core19: 18.90        
Core20: 30.89        Core21: 19.93        
Core22: 21.37        Core23: 23.68        
Core24: 53.44        Core25: 18.12        
Core26: 20.80        Core27: 27.60        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.37
Socket1: 58.49
DDR read Latency(ns)
Socket0: 193.99
Socket1: 1146.41


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 89.80        Core1: 106.21        
Core2: 36.62        Core3: 40.14        
Core4: 41.17        Core5: 58.89        
Core6: 57.86        Core7: 105.49        
Core8: 36.40        Core9: 42.75        
Core10: 37.45        Core11: 90.60        
Core12: 35.87        Core13: 23.68        
Core14: 22.53        Core15: 17.71        
Core16: 66.72        Core17: 41.67        
Core18: 22.28        Core19: 19.06        
Core20: 30.34        Core21: 20.32        
Core22: 21.51        Core23: 23.31        
Core24: 42.61        Core25: 18.24        
Core26: 20.88        Core27: 23.61        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 38.44
Socket1: 57.94
DDR read Latency(ns)
Socket0: 193.57
Socket1: 1144.14
irq_total: 249764.108817286
cpu_total: 26.43
cpu_0: 57.45
cpu_1: 53.52
cpu_2: 4.19
cpu_3: 9.04
cpu_4: 34.64
cpu_5: 43.55
cpu_6: 10.11
cpu_7: 58.05
cpu_8: 36.70
cpu_9: 1.06
cpu_10: 1.86
cpu_11: 58.11
cpu_12: 35.77
cpu_13: 6.05
cpu_14: 34.57
cpu_15: 25.86
cpu_16: 1.60
cpu_17: 7.51
cpu_18: 33.91
cpu_19: 32.85
cpu_20: 18.35
cpu_21: 31.45
cpu_22: 39.69
cpu_23: 13.56
cpu_24: 10.90
cpu_25: 25.73
cpu_26: 40.23
cpu_27: 13.70
enp130s0f0_rx_bytes_phy: 2040320
enp130s0f1_rx_bytes_phy: 2226221
enp4s0f0_rx_bytes_phy: 3702033537
enp4s0f1_rx_bytes_phy: 3160389973
Total_rx_bytes_phy: 6866690051
enp130s0f0_tx_packets_phy: 397516
enp130s0f1_tx_packets_phy: 397388
enp4s0f0_tx_packets_phy: 67177
enp4s0f1_tx_packets_phy: 82895
Total_tx_packets_phy: 944976
enp130s0f0_tx_bytes: 3583210117
enp130s0f1_tx_bytes: 3582038475
enp4s0f0_tx_bytes: 2146321
enp4s0f1_tx_bytes: 2231614
Total_tx_bytes: 7169626527
enp130s0f0_tx_packets: 397516
enp130s0f1_tx_packets: 397386
enp4s0f0_tx_packets: 32520
enp4s0f1_tx_packets: 33812
Total_tx_packets: 861234
enp130s0f0_rx_packets: 29147
enp130s0f1_rx_packets: 31803
enp4s0f0_rx_packets: 410535
enp4s0f1_rx_packets: 350455
Total_rx_packets: 821940
enp130s0f0_tx_bytes_phy: 3584806773
enp130s0f1_tx_bytes_phy: 3583650152
enp4s0f0_tx_bytes_phy: 4494471
enp4s0f1_tx_bytes_phy: 5508192
Total_tx_bytes_phy: 7178459588
enp130s0f0_rx_bytes: 1923704
enp130s0f1_rx_bytes: 2099035
enp4s0f0_rx_bytes: 3679649588
enp4s0f1_rx_bytes: 3141904421
Total_rx_bytes: 6825576748
enp130s0f0_rx_packets_phy: 29147
enp130s0f1_rx_packets_phy: 31803
enp4s0f0_rx_packets_phy: 410522
enp4s0f1_rx_packets_phy: 350462
Total_rx_packets_phy: 821934


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 89.63        Core1: 105.81        
Core2: 30.43        Core3: 42.25        
Core4: 35.23        Core5: 57.97        
Core6: 60.51        Core7: 105.92        
Core8: 37.75        Core9: 49.44        
Core10: 37.15        Core11: 91.22        
Core12: 38.46        Core13: 22.63        
Core14: 23.26        Core15: 18.05        
Core16: 49.04        Core17: 41.36        
Core18: 21.98        Core19: 18.89        
Core20: 30.25        Core21: 19.85        
Core22: 21.67        Core23: 21.06        
Core24: 60.32        Core25: 18.32        
Core26: 21.69        Core27: 23.68        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 38.53
Socket1: 57.89
DDR read Latency(ns)
Socket0: 193.32
Socket1: 1163.29


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 87.16        Core1: 105.57        
Core2: 35.17        Core3: 41.39        
Core4: 33.53        Core5: 57.59        
Core6: 62.87        Core7: 104.98        
Core8: 32.98        Core9: 44.62        
Core10: 37.07        Core11: 91.66        
Core12: 35.31        Core13: 22.95        
Core14: 22.81        Core15: 18.14        
Core16: 77.64        Core17: 41.42        
Core18: 21.02        Core19: 18.55        
Core20: 29.33        Core21: 19.76        
Core22: 21.23        Core23: 22.13        
Core24: 58.67        Core25: 17.93        
Core26: 20.55        Core27: 25.74        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 36.57
Socket1: 57.71
DDR read Latency(ns)
Socket0: 192.28
Socket1: 1154.25


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 89.33        Core1: 106.24        
Core2: 36.12        Core3: 41.84        
Core4: 45.19        Core5: 59.22        
Core6: 61.92        Core7: 106.59        
Core8: 27.83        Core9: 18.61        
Core10: 36.07        Core11: 96.34        
Core12: 38.38        Core13: 22.92        
Core14: 22.81        Core15: 18.19        
Core16: 72.12        Core17: 41.43        
Core18: 21.38        Core19: 18.61        
Core20: 30.67        Core21: 20.18        
Core22: 21.53        Core23: 21.11        
Core24: 55.58        Core25: 17.38        
Core26: 20.27        Core27: 23.60        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 37.85
Socket1: 58.77
DDR read Latency(ns)
Socket0: 195.81
Socket1: 1133.47


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 88.84        Core1: 105.92        
Core2: 37.71        Core3: 40.09        
Core4: 40.70        Core5: 59.80        
Core6: 58.18        Core7: 105.59        
Core8: 36.59        Core9: 41.75        
Core10: 38.26        Core11: 89.76        
Core12: 35.66        Core13: 22.66        
Core14: 22.44        Core15: 18.19        
Core16: 63.54        Core17: 41.56        
Core18: 21.74        Core19: 18.99        
Core20: 27.89        Core21: 19.85        
Core22: 21.21        Core23: 21.91        
Core24: 57.21        Core25: 18.37        
Core26: 21.49        Core27: 23.96        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 38.30
Socket1: 58.05
DDR read Latency(ns)
Socket0: 192.51
Socket1: 1122.34
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0

Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 29562
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6011 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14426487642; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14426492330; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7213250152; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7213250152; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7213311613; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7213311613; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6011080354; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5217092; Consumed Joules: 318.43; Watts: 52.97; Thermal headroom below TjMax: 58
S0; Consumed DRAM energy units: 1567565; Consumed DRAM Joules: 23.98; DRAM Watts: 3.99
S1P0; QPIClocks: 14426486126; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14426484178; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7213322024; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7213322024; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7213250784; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7213250784; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6011123720; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 5027233; Consumed Joules: 306.84; Watts: 51.05; Thermal headroom below TjMax: 54
S1; Consumed DRAM energy units: 1069188; Consumed DRAM Joules: 16.36; DRAM Watts: 2.72
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 74b0
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.05   0.07   0.69    1.20      48 M     58 M    0.17    0.23    0.10    0.12     6664     3582        4     65
   1    1     0.07   0.11   0.65    1.19      53 M     63 M    0.15    0.16    0.07    0.09     3752       55     5123     62
   2    0     0.03   0.51   0.06    0.62     595 K   1583 K    0.62    0.14    0.00    0.01       56       14        4     64
   3    1     0.06   0.67   0.08    0.60    2847 K   3509 K    0.19    0.30    0.01    0.01      112      196      144     62
   4    0     0.14   0.43   0.31    0.77    9218 K     19 M    0.53    0.58    0.01    0.01      504      336       33     65
   5    1     0.17   0.38   0.44    0.93      40 M     49 M    0.19    0.30    0.02    0.03     1960      544     4428     61
   6    0     0.05   0.63   0.07    0.62    3409 K   4346 K    0.22    0.15    0.01    0.01       56      118       16     65
   7    1     0.08   0.12   0.68    1.17      58 M     68 M    0.14    0.17    0.07    0.09     2296      100     7277     61
   8    0     0.12   0.39   0.32    0.78    9481 K     19 M    0.51    0.61    0.01    0.02      504      383        3     65
   9    1     0.01   1.10   0.01    0.61     214 K    317 K    0.33    0.18    0.00    0.00        0        7        4     62
  10    0     0.01   0.32   0.03    0.60     283 K   1120 K    0.75    0.10    0.00    0.01        0       14        5     63
  11    1     0.06   0.09   0.70    1.20      66 M     79 M    0.16    0.14    0.10    0.12     5544      159     9333     60
  12    0     0.10   0.28   0.34    0.81      12 M     22 M    0.45    0.56    0.01    0.02     1680      594      125     64
  13    1     0.06   0.82   0.08    0.70    1410 K   4187 K    0.66    0.36    0.00    0.01      112      180       10     61
  14    0     0.04   0.15   0.24    0.69    8112 K     14 M    0.42    0.66    0.02    0.04     4256      786        5     65
  15    1     0.04   0.23   0.17    0.61      17 M     23 M    0.25    0.55    0.05    0.06     5824     4943        3     61
  16    0     0.00   0.20   0.01    0.60     222 K    361 K    0.38    0.12    0.01    0.02       56       13        5     65
  17    1     0.03   0.52   0.07    0.60    2253 K   4134 K    0.46    0.21    0.01    0.01        0       22       79     62
  18    0     0.03   0.15   0.23    0.67    7589 K     13 M    0.44    0.67    0.02    0.04     4872      798        5     66
  19    1     0.09   0.37   0.24    0.67      19 M     29 M    0.32    0.51    0.02    0.03     4480     4667      154     63
  20    0     0.12   0.72   0.16    0.62    1731 K   6082 K    0.72    0.52    0.00    0.01       56       45        4     65
  21    1     0.06   0.30   0.22    0.64      20 M     28 M    0.27    0.50    0.03    0.04     6384     5040      146     63
  22    0     0.07   0.23   0.33    0.79      10 M     17 M    0.42    0.60    0.01    0.02     4144      880       47     65
  23    1     0.11   0.61   0.17    0.67    3329 K   4342 K    0.23    0.54    0.00    0.00      224       68      156     64
  24    0     0.06   0.59   0.10    0.64    3158 K   4019 K    0.21    0.30    0.01    0.01       56       54       31     66
  25    1     0.03   0.21   0.16    0.60      17 M     23 M    0.24    0.55    0.05    0.07     4312     5342        1     63
  26    0     0.09   0.25   0.35    0.83      10 M     18 M    0.44    0.60    0.01    0.02     4928     1042       99     65
  27    1     0.10   0.65   0.16    0.63    3047 K   4087 K    0.25    0.49    0.00    0.00      168      100      139     63
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.06   0.28   0.23    0.81     124 M    200 M    0.38    0.52    0.01    0.02    27832     8659      386     58
 SKT    1     0.07   0.26   0.27    0.89     307 M    385 M    0.20    0.33    0.03    0.04    35168    21423    26997     54
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.07   0.27   0.25    0.85     432 M    585 M    0.26    0.41    0.02    0.03     N/A     N/A     N/A      N/A

 Instructions retired:   18 G ; Active cycles:   71 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 29.73 %

 C1 core residency: 47.25 %; C3 core residency: 5.08 %; C6 core residency: 17.94 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.27 => corresponds to 6.63 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.07 => corresponds to 1.67 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       28 G     28 G   |   29%    29%   
 SKT    1       10 G     10 G   |   10%    10%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   77 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    40.85    38.98     269.02      20.21         327.94
 SKT   1    12.54     9.66     258.42      13.64         314.41
---------------------------------------------------------------------------------------------------------------
       *    53.40    48.64     527.43      33.85         317.99
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s2_n2_ltx_rrx/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7688
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  1672.31 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  1251.23 --|
|-- Mem Ch  2: Reads (MB/s):  8400.13 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  6759.04 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  8400.13 --||-- NODE 1 Mem Read (MB/s) :  1672.31 --|
|-- NODE 0 Mem Write(MB/s) :  6759.04 --||-- NODE 1 Mem Write(MB/s) :  1251.23 --|
|-- NODE 0 P. Write (T/s):     121553 --||-- NODE 1 P. Write (T/s):      35851 --|
|-- NODE 0 Memory (MB/s):    15159.17 --||-- NODE 1 Memory (MB/s):     2923.54 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      10072.44                --|
            |--                System Write Throughput(MB/s):       8010.27                --|
            |--               System Memory Throughput(MB/s):      18082.72                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 77c2
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     243 K       332 K    15 M   114 M     86 M     0     207 K
 1      98 M        12      15 M   110 M    393 K     0     625 K
-----------------------------------------------------------------------
 *      98 M       332 K    31 M   225 M     87 M     0     832 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 139.29        Core1: 73.09        
Core2: 62.02        Core3: 54.57        
Core4: 142.83        Core5: 64.96        
Core6: 48.30        Core7: 141.09        
Core8: 146.57        Core9: 45.21        
Core10: 94.72        Core11: 139.66        
Core12: 147.51        Core13: 47.60        
Core14: 44.84        Core15: 18.27        
Core16: 71.53        Core17: 41.43        
Core18: 41.44        Core19: 17.91        
Core20: 95.72        Core21: 18.74        
Core22: 42.54        Core23: 29.67        
Core24: 71.79        Core25: 18.10        
Core26: 44.15        Core27: 31.99        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 97.78
Socket1: 59.54
DDR read Latency(ns)
Socket0: 238.01
Socket1: 1596.82


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 137.77        Core1: 70.33        
Core2: 63.17        Core3: 51.99        
Core4: 142.35        Core5: 67.48        
Core6: 46.40        Core7: 140.12        
Core8: 146.15        Core9: 37.55        
Core10: 77.19        Core11: 138.72        
Core12: 147.02        Core13: 49.12        
Core14: 45.74        Core15: 18.23        
Core16: 72.69        Core17: 47.32        
Core18: 40.54        Core19: 18.34        
Core20: 62.31        Core21: 18.60        
Core22: 43.50        Core23: 29.22        
Core24: 71.61        Core25: 18.62        
Core26: 43.82        Core27: 28.09        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 97.24
Socket1: 59.03
DDR read Latency(ns)
Socket0: 238.15
Socket1: 1555.93
irq_total: 163633.626419227
cpu_total: 31.72
cpu_0: 85.05
cpu_1: 33.42
cpu_2: 1.99
cpu_3: 11.96
cpu_4: 79.07
cpu_5: 36.28
cpu_6: 4.12
cpu_7: 52.09
cpu_8: 72.76
cpu_9: 1.13
cpu_10: 0.53
cpu_11: 50.90
cpu_12: 71.36
cpu_13: 7.38
cpu_14: 56.54
cpu_15: 25.78
cpu_16: 2.33
cpu_17: 1.20
cpu_18: 58.47
cpu_19: 22.66
cpu_20: 2.13
cpu_21: 22.86
cpu_22: 58.67
cpu_23: 12.56
cpu_24: 1.59
cpu_25: 26.05
cpu_26: 66.71
cpu_27: 22.33
enp130s0f0_rx_packets: 27631
enp130s0f1_rx_packets: 25809
enp4s0f0_rx_packets: 328328
enp4s0f1_rx_packets: 278570
Total_rx_packets: 660338
enp130s0f0_rx_packets_phy: 27632
enp130s0f1_rx_packets_phy: 25810
enp4s0f0_rx_packets_phy: 328330
enp4s0f1_rx_packets_phy: 278545
Total_rx_packets_phy: 660317
enp130s0f0_tx_bytes_phy: 3125140251
enp130s0f1_tx_bytes_phy: 3125243827
enp4s0f0_tx_bytes_phy: 2815597
enp4s0f1_tx_bytes_phy: 4001354
Total_tx_bytes_phy: 6257201029
enp130s0f0_rx_bytes: 1823701
enp130s0f1_rx_bytes: 1703398
enp4s0f0_rx_bytes: 2945646641
enp4s0f1_rx_bytes: 2498606968
Total_rx_bytes: 5447780708
enp130s0f0_tx_bytes: 3123722025
enp130s0f1_tx_bytes: 3123829456
enp4s0f0_tx_bytes: 512668
enp4s0f1_tx_bytes: 1236345
Total_tx_bytes: 6249300494
enp130s0f0_rx_bytes_phy: 1934256
enp130s0f1_rx_bytes_phy: 1806700
enp4s0f0_rx_bytes_phy: 2960883427
enp4s0f1_rx_bytes_phy: 2511924244
Total_rx_bytes_phy: 5476548627
enp130s0f0_tx_packets_phy: 346544
enp130s0f1_tx_packets_phy: 346556
enp4s0f0_tx_packets_phy: 43265
enp4s0f1_tx_packets_phy: 60765
Total_tx_packets_phy: 797130
enp130s0f0_tx_packets: 346541
enp130s0f1_tx_packets: 346553
enp4s0f0_tx_packets: 7767
enp4s0f1_tx_packets: 18732
Total_tx_packets: 719593


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 140.59        Core1: 72.01        
Core2: 61.61        Core3: 51.85        
Core4: 143.34        Core5: 66.96        
Core6: 41.76        Core7: 140.27        
Core8: 147.85        Core9: 44.53        
Core10: 81.06        Core11: 140.35        
Core12: 149.11        Core13: 48.40        
Core14: 45.97        Core15: 18.39        
Core16: 37.38        Core17: 41.06        
Core18: 40.92        Core19: 17.83        
Core20: 74.05        Core21: 18.75        
Core22: 42.57        Core23: 27.03        
Core24: 69.27        Core25: 18.20        
Core26: 45.68        Core27: 31.06        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 98.04
Socket1: 59.08
DDR read Latency(ns)
Socket0: 240.18
Socket1: 1591.73


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 139.82        Core1: 74.06        
Core2: 63.05        Core3: 53.95        
Core4: 142.58        Core5: 67.62        
Core6: 52.18        Core7: 140.60        
Core8: 147.38        Core9: 48.00        
Core10: 68.47        Core11: 138.78        
Core12: 147.76        Core13: 50.84        
Core14: 47.72        Core15: 18.45        
Core16: 64.84        Core17: 19.42        
Core18: 40.33        Core19: 18.01        
Core20: 90.45        Core21: 18.61        
Core22: 43.43        Core23: 28.45        
Core24: 65.85        Core25: 18.45        
Core26: 45.14        Core27: 29.72        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 98.26
Socket1: 59.20
DDR read Latency(ns)
Socket0: 240.25
Socket1: 1585.23


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 139.00        Core1: 73.35        
Core2: 60.85        Core3: 52.49        
Core4: 143.22        Core5: 66.89        
Core6: 47.05        Core7: 141.06        
Core8: 149.39        Core9: 45.90        
Core10: 93.87        Core11: 140.57        
Core12: 147.33        Core13: 50.97        
Core14: 45.92        Core15: 18.45        
Core16: 71.90        Core17: 44.62        
Core18: 41.04        Core19: 18.33        
Core20: 77.35        Core21: 18.53        
Core22: 44.59        Core23: 26.51        
Core24: 69.92        Core25: 18.44        
Core26: 44.46        Core27: 29.75        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 98.35
Socket1: 59.21
DDR read Latency(ns)
Socket0: 239.92
Socket1: 1616.28


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 140.25        Core1: 73.35        
Core2: 63.43        Core3: 52.77        
Core4: 143.62        Core5: 60.00        
Core6: 50.34        Core7: 140.92        
Core8: 147.14        Core9: 35.61        
Core10: 87.94        Core11: 138.48        
Core12: 145.32        Core13: 50.07        
Core14: 46.56        Core15: 18.72        
Core16: 60.75        Core17: 44.62        
Core18: 40.60        Core19: 18.01        
Core20: 91.50        Core21: 18.72        
Core22: 42.83        Core23: 24.73        
Core24: 67.92        Core25: 18.17        
Core26: 44.36        Core27: 30.59        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 97.86
Socket1: 58.22
DDR read Latency(ns)
Socket0: 236.02
Socket1: 1562.19
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 
0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 31255
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6009 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14429244910; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14429250294; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7214628178; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7214628178; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7214685280; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7214685280; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6012288886; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5745566; Consumed Joules: 350.68; Watts: 58.36; Thermal headroom below TjMax: 57
S0; Consumed DRAM energy units: 1553760; Consumed DRAM Joules: 23.77; DRAM Watts: 3.96
S1P0; QPIClocks: 14429425726; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14429432814; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7214797470; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7214797470; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7214739220; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7214739220; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6012344006; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 4700552; Consumed Joules: 286.90; Watts: 47.74; Thermal headroom below TjMax: 55
S1; Consumed DRAM energy units: 954604; Consumed DRAM Joules: 14.61; DRAM Watts: 2.43
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7b4d
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.09   0.10   0.99    1.22      43 M     51 M    0.16    0.17    0.05    0.05     3696     1831        3     64
   1    1     0.09   0.32   0.28    0.73      29 M     34 M    0.14    0.32    0.03    0.04     2576       30     2497     63
   2    0     0.02   0.46   0.03    0.71     513 K   1106 K    0.54    0.28    0.00    0.01       56       24        7     63
   3    1     0.06   0.56   0.11    0.64    3028 K   3896 K    0.22    0.33    0.00    0.01      392       63      151     63
   4    0     0.06   0.06   0.92    1.22      41 M     49 M    0.16    0.16    0.07    0.09     3416     1734        2     63
   5    1     0.13   0.40   0.33    0.79      29 M     36 M    0.19    0.32    0.02    0.03     3248      217     2192     62
   6    0     0.05   0.85   0.06    0.75     670 K   1648 K    0.59    0.31    0.00    0.00       56       40       13     63
   7    1     0.06   0.09   0.60    1.15      40 M     47 M    0.15    0.16    0.07    0.08     2296       31     1570     62
   8    0     0.04   0.04   0.85    1.22      39 M     46 M    0.16    0.18    0.10    0.12     2240      924        1     62
   9    1     0.01   1.20   0.01    0.62     261 K    382 K    0.32    0.22    0.00    0.00      448       14       10     63
  10    0     0.00   0.38   0.01    0.60     175 K    258 K    0.32    0.18    0.01    0.01        0        9        5     63
  11    1     0.05   0.09   0.58    1.12      40 M     48 M    0.16    0.14    0.08    0.09     3024       56     1494     61
  12    0     0.04   0.04   0.85    1.22      39 M     46 M    0.16    0.18    0.11    0.12      840      892      110     63
  13    1     0.03   0.53   0.06    0.60    1861 K   2940 K    0.37    0.29    0.01    0.01       56       94       54     62
  14    0     0.07   0.10   0.66    1.20      17 M     24 M    0.30    0.41    0.02    0.04     4480      911       38     63
  15    1     0.06   0.36   0.17    0.60      12 M     19 M    0.36    0.59    0.02    0.03     4312      954        1     62
  16    0     0.01   0.43   0.02    0.60     239 K    547 K    0.56    0.13    0.00    0.01       56       12        5     64
  17    1     0.00   0.45   0.00    0.60     167 K    250 K    0.33    0.23    0.01    0.01       56        7        8     63
  18    0     0.07   0.10   0.70    1.22      17 M     26 M    0.33    0.42    0.02    0.04     4760      972       82     64
  19    1     0.03   0.22   0.15    0.60      12 M     17 M    0.29    0.60    0.04    0.06     4928      950        3     64
  20    0     0.01   1.25   0.01    0.60     149 K    211 K    0.29    0.18    0.00    0.00      112       14        1     65
  21    1     0.03   0.20   0.15    0.60      13 M     18 M    0.28    0.59    0.05    0.06     4368      993        4     65
  22    0     0.07   0.10   0.69    1.20      18 M     26 M    0.29    0.40    0.03    0.04     4200      978       45     65
  23    1     0.09   0.57   0.16    0.69    2258 K   3217 K    0.30    0.53    0.00    0.00      112       22       82     64
  24    0     0.01   0.50   0.03    0.75     515 K    791 K    0.35    0.32    0.00    0.01        0       14       25     65
  25    1     0.06   0.33   0.17    0.60      11 M     19 M    0.39    0.59    0.02    0.03     5376      964        1     63
  26    0     0.10   0.13   0.79    1.23      20 M     29 M    0.30    0.39    0.02    0.03     4536     1077        7     63
  27    1     0.14   0.68   0.20    0.63    4009 K   6978 K    0.43    0.54    0.00    0.01      840       85      125     63
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.05   0.10   0.47    1.20     240 M    305 M    0.21    0.27    0.04    0.05    28448     9432      344     57
 SKT    1     0.06   0.28   0.21    0.79     201 M    259 M    0.22    0.40    0.02    0.03    32032     4480     8192     55
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.05   0.15   0.34    1.03     441 M    564 M    0.22    0.34    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   14 G ; Active cycles:   96 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 33.01 %

 C1 core residency: 35.14 %; C3 core residency: 4.63 %; C6 core residency: 27.22 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.15 => corresponds to 3.86 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.05 => corresponds to 1.32 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       21 G     21 G   |   22%    22%   
 SKT    1     8900 M   8875 M   |    9%     9%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   60 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    42.54    34.49     295.22      19.86         429.34
 SKT   1     9.20     6.62     240.93      12.22         393.94
---------------------------------------------------------------------------------------------------------------
       *    51.74    41.11     536.15      32.08         412.89
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s2_n2_ltx_rrx/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7d23
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  2393.21 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  1591.03 --|
|-- Mem Ch  2: Reads (MB/s):  8137.56 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  6967.50 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  8137.56 --||-- NODE 1 Mem Read (MB/s) :  2393.21 --|
|-- NODE 0 Mem Write(MB/s) :  6967.50 --||-- NODE 1 Mem Write(MB/s) :  1591.03 --|
|-- NODE 0 P. Write (T/s):     114929 --||-- NODE 1 P. Write (T/s):      39651 --|
|-- NODE 0 Memory (MB/s):    15105.06 --||-- NODE 1 Memory (MB/s):     3984.24 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      10530.77                --|
            |--                System Write Throughput(MB/s):       8558.53                --|
            |--               System Memory Throughput(MB/s):      19089.30                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7e5d
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     324 K       279 K    15 M   105 M     94 M     0     222 K
 1      97 M        12      16 M   129 M    377 K     0     568 K
-----------------------------------------------------------------------
 *      97 M       279 K    32 M   234 M     94 M     0     790 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers

 This utility measures Latency information

Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 124.29        Core1: 148.89        
Core2: 36.25        Core3: 53.24        
Core4: 144.78        Core5: 150.19        
Core6: 80.66        Core7: 120.58        
Core8: 121.58        Core9: 43.38        
Core10: 75.17        Core11: 113.18        
Core12: 35.88        Core13: 55.86        
Core14: 35.27        Core15: 20.48        
Core16: 62.49        Core17: 50.07        
Core18: 32.35        Core19: 20.78        
Core20: 47.32        Core21: 20.73        
Core22: 31.99        Core23: 36.21        
Core24: 54.44        Core25: 20.43        
Core26: 31.61        Core27: 31.93        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 68.95
Socket1: 78.76
DDR read Latency(ns)
Socket0: 230.36
Socket1: 1171.02


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 124.84        Core1: 149.09        
Core2: 34.68        Core3: 53.35        
Core4: 147.16        Core5: 150.71        
Core6: 63.09        Core7: 120.37        
Core8: 123.15        Core9: 52.44        
Core10: 68.12        Core11: 114.71        
Core12: 55.52        Core13: 53.76        
Core14: 36.25        Core15: 19.82        
Core16: 68.74        Core17: 51.03        
Core18: 33.66        Core19: 20.88        
Core20: 43.70        Core21: 21.07        
Core22: 32.75        Core23: 36.25        
Core24: 55.25        Core25: 20.06        
Core26: 31.77        Core27: 29.56        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 72.27
Socket1: 78.62
DDR read Latency(ns)
Socket0: 232.80
Socket1: 1197.56
irq_total: 173901.462374038
cpu_total: 29.61
cpu_0: 74.30
cpu_1: 52.26
cpu_2: 14.14
cpu_3: 14.61
cpu_4: 62.35
cpu_5: 51.86
cpu_6: 3.12
cpu_7: 71.71
cpu_8: 51.66
cpu_9: 1.26
cpu_10: 1.33
cpu_11: 61.29
cpu_12: 38.45
cpu_13: 8.10
cpu_14: 40.84
cpu_15: 23.90
cpu_16: 1.46
cpu_17: 0.66
cpu_18: 52.19
cpu_19: 24.04
cpu_20: 3.19
cpu_21: 23.64
cpu_22: 38.25
cpu_23: 27.95
cpu_24: 3.65
cpu_25: 30.54
cpu_26: 39.77
cpu_27: 12.62
enp130s0f0_rx_bytes_phy: 1755937
enp130s0f1_rx_bytes_phy: 1816939
enp4s0f0_rx_bytes_phy: 3201668555
enp4s0f1_rx_bytes_phy: 2713199510
Total_rx_bytes_phy: 5918440941
enp130s0f0_rx_bytes: 1655598
enp130s0f1_rx_bytes: 1713061
enp4s0f0_rx_bytes: 3188159272
enp4s0f1_rx_bytes: 2699567719
Total_rx_bytes: 5891095650
enp130s0f0_tx_packets_phy: 343048
enp130s0f1_tx_packets_phy: 342911
enp4s0f0_tx_packets_phy: 64775
enp4s0f1_tx_packets_phy: 52573
Total_tx_packets_phy: 803307
enp130s0f0_tx_bytes_phy: 3093614098
enp130s0f1_tx_bytes_phy: 3092379955
enp4s0f0_tx_bytes_phy: 4326021
enp4s0f1_tx_bytes_phy: 3417861
Total_tx_bytes_phy: 6193737935
enp130s0f0_tx_packets: 343047
enp130s0f1_tx_packets: 342908
enp4s0f0_tx_packets: 30055
enp4s0f1_tx_packets: 8854
Total_tx_packets: 724864
enp130s0f0_rx_packets: 25084
enp130s0f1_rx_packets: 25955
enp4s0f0_rx_packets: 355032
enp4s0f1_rx_packets: 300856
Total_rx_packets: 706927
enp130s0f0_rx_packets_phy: 25084
enp130s0f1_rx_packets_phy: 25956
enp4s0f0_rx_packets_phy: 355031
enp4s0f1_rx_packets_phy: 300864
Total_rx_packets_phy: 706935
enp130s0f0_tx_bytes: 3092233521
enp130s0f1_tx_bytes: 3090977111
enp4s0f0_tx_bytes: 1983711
enp4s0f1_tx_bytes: 584383
Total_tx_bytes: 6185778726


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 124.30        Core1: 149.59        
Core2: 35.57        Core3: 53.53        
Core4: 147.38        Core5: 149.59        
Core6: 71.20        Core7: 121.73        
Core8: 123.62        Core9: 55.38        
Core10: 69.02        Core11: 115.05        
Core12: 56.77        Core13: 55.32        
Core14: 35.94        Core15: 20.17        
Core16: 63.22        Core17: 61.43        
Core18: 34.05        Core19: 20.38        
Core20: 40.03        Core21: 20.74        
Core22: 32.69        Core23: 35.47        
Core24: 51.99        Core25: 20.85        
Core26: 33.00        Core27: 27.36        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 72.72
Socket1: 78.89
DDR read Latency(ns)
Socket0: 233.15
Socket1: 1191.80


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 125.43        Core1: 149.52        
Core2: 38.38        Core3: 52.33        
Core4: 148.25        Core5: 150.88        
Core6: 63.48        Core7: 121.03        
Core8: 124.01        Core9: 45.22        
Core10: 64.01        Core11: 114.90        
Core12: 57.92        Core13: 54.05        
Core14: 35.25        Core15: 19.78        
Core16: 68.40        Core17: 51.77        
Core18: 33.11        Core19: 21.00        
Core20: 33.33        Core21: 21.00        
Core22: 32.72        Core23: 35.91        
Core24: 54.18        Core25: 20.28        
Core26: 32.79        Core27: 26.52        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 72.90
Socket1: 78.83
DDR read Latency(ns)
Socket0: 232.98
Socket1: 1207.61


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 124.03        Core1: 150.36        
Core2: 39.68        Core3: 55.74        
Core4: 147.14        Core5: 149.85        
Core6: 91.51        Core7: 122.25        
Core8: 123.38        Core9: 50.16        
Core10: 66.85        Core11: 115.19        
Core12: 56.07        Core13: 55.42        
Core14: 35.70        Core15: 20.44        
Core16: 67.75        Core17: 45.94        
Core18: 33.71        Core19: 20.43        
Core20: 37.99        Core21: 20.73        
Core22: 32.69        Core23: 35.73        
Core24: 55.20        Core25: 20.99        
Core26: 32.35        Core27: 28.78        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 72.86
Socket1: 79.37
DDR read Latency(ns)
Socket0: 232.82
Socket1: 1211.13


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 125.34        Core1: 151.40        
Core2: 40.42        Core3: 51.46        
Core4: 148.28        Core5: 151.69        
Core6: 54.27        Core7: 121.74        
Core8: 123.30        Core9: 36.33        
Core10: 86.62        Core11: 115.58        
Core12: 58.22        Core13: 54.51        
Core14: 35.45        Core15: 20.11        
Core16: 63.18        Core17: 44.84        
Core18: 33.14        Core19: 20.97        
Core20: 37.42        Core21: 20.94        
Core22: 32.09        Core23: 32.60        
Core24: 55.42        Core25: 20.38        
Core26: 32.28        Core27: 27.94        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 73.09
Socket1: 79.24
DDR read Latency(ns)
Socket0: 233.98
Socket1: 1189.53
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0

PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 479
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6006 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14419529494; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14419536030; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7209772650; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7209772650; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7209844699; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7209844699; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6008167410; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5320618; Consumed Joules: 324.74; Watts: 54.07; Thermal headroom below TjMax: 57
S0; Consumed DRAM energy units: 1532412; Consumed DRAM Joules: 23.45; DRAM Watts: 3.90
S1P0; QPIClocks: 14419460302; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14419452710; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7209810043; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7209810043; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7209732986; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7209732986; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6008198440; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 4959040; Consumed Joules: 302.68; Watts: 50.40; Thermal headroom below TjMax: 55
S1; Consumed DRAM energy units: 1001745; Consumed DRAM Joules: 15.33; DRAM Watts: 2.55
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 31d
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.14   0.16   0.85    1.22      38 M     46 M    0.19    0.17    0.03    0.03     3584      964        3     64
   1    1     0.06   0.10   0.63    1.19      36 M     44 M    0.16    0.18    0.06    0.07     1456       39     1654     62
   2    0     0.07   0.58   0.12    0.61    1077 K   3277 K    0.67    0.43    0.00    0.00        0       23        2     63
   3    1     0.07   0.58   0.12    0.61    3456 K   4404 K    0.22    0.39    0.00    0.01      224      145      145     62
   4    0     0.06   0.08   0.72    1.21      34 M     41 M    0.15    0.16    0.06    0.07     3304      843        2     64
   5    1     0.07   0.12   0.62    1.18      36 M     43 M    0.16    0.17    0.05    0.06     1736       99     1652     62
   6    0     0.01   1.08   0.01    0.72     285 K    428 K    0.33    0.27    0.00    0.00        0       18       10     64
   7    1     0.08   0.09   0.87    1.20      61 M     72 M    0.15    0.17    0.08    0.09     3416      111     4933     61
   8    0     0.07   0.12   0.62    1.21      26 M     34 M    0.23    0.20    0.04    0.05      224       58       13     63
   9    1     0.01   1.43   0.01    0.63     296 K    415 K    0.29    0.19    0.00    0.00      336       10        8     62
  10    0     0.02   0.74   0.02    0.97     285 K    566 K    0.50    0.53    0.00    0.00        0       30        1     63
  11    1     0.07   0.09   0.75    1.20      55 M     67 M    0.17    0.15    0.08    0.10     6384       50     8808     61
  12    0     0.09   0.26   0.33    0.80      13 M     19 M    0.34    0.49    0.02    0.02     2464      223       28     64
  13    1     0.03   0.48   0.07    0.60    2019 K   3373 K    0.40    0.27    0.01    0.01       56       18       43     61
  14    0     0.03   0.10   0.35    0.84      12 M     18 M    0.32    0.53    0.04    0.05     3808      414        7     64
  15    1     0.03   0.18   0.15    0.60      16 M     21 M    0.22    0.52    0.06    0.08     4256     1673        2     62
  16    0     0.01   0.61   0.02    0.67     279 K    587 K    0.52    0.17    0.00    0.01      168       18        5     64
  17    1     0.00   0.47   0.00    0.60     148 K    214 K    0.31    0.24    0.01    0.01       56       12        5     63
  18    0     0.11   0.18   0.59    1.14      14 M     22 M    0.37    0.46    0.01    0.02     4704      545        4     64
  19    1     0.03   0.19   0.15    0.60      17 M     21 M    0.22    0.52    0.06    0.08     4536     1745        3     64
  20    0     0.02   0.40   0.04    0.65     251 K   1233 K    0.80    0.10    0.00    0.01      112       15        5     65
  21    1     0.03   0.18   0.15    0.60      18 M     23 M    0.20    0.50    0.07    0.09     5320     1801        5     64
  22    0     0.03   0.10   0.31    0.78      10 M     16 M    0.33    0.56    0.04    0.05     4368      455       31     65
  23    1     0.15   0.60   0.25    0.68    5644 K   8870 K    0.36    0.53    0.00    0.01      336      120      201     64
  24    0     0.03   0.50   0.06    0.64    1288 K   1669 K    0.23    0.12    0.00    0.01      112       13       95     65
  25    1     0.08   0.40   0.21    0.63      17 M     26 M    0.32    0.50    0.02    0.03     5320     1975        4     63
  26    0     0.04   0.12   0.34    0.83      11 M     17 M    0.37    0.54    0.03    0.04     5264      562        7     64
  27    1     0.10   0.66   0.16    0.68    2737 K   3951 K    0.31    0.51    0.00    0.00      504       87       94     63
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.05   0.16   0.31    1.00     164 M    224 M    0.27    0.37    0.02    0.03    28112     4181      213     57
 SKT    1     0.06   0.20   0.29    0.94     275 M    342 M    0.19    0.32    0.03    0.04    33936     7885    17557     55
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.05   0.18   0.30    0.97     439 M    566 M    0.22    0.34    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   15 G ; Active cycles:   85 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 31.31 %

 C1 core residency: 36.40 %; C3 core residency: 3.92 %; C6 core residency: 28.37 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.18 => corresponds to 4.52 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.05 => corresponds to 1.37 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       24 G     24 G   |   25%    25%   
 SKT    1     9452 M   9450 M   |    9%     9%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   68 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    40.73    34.81     272.42      19.54         442.71
 SKT   1    11.74     7.76     253.43      12.88         411.70
---------------------------------------------------------------------------------------------------------------
       *    52.46    42.57     525.85      32.42         422.64
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s2_n2_ltx_rrx/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 517
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  2158.73 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  1532.46 --|
|-- Mem Ch  2: Reads (MB/s):  8367.80 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  6817.86 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  8367.80 --||-- NODE 1 Mem Read (MB/s) :  2158.73 --|
|-- NODE 0 Mem Write(MB/s) :  6817.86 --||-- NODE 1 Mem Write(MB/s) :  1532.46 --|
|-- NODE 0 P. Write (T/s):     123874 --||-- NODE 1 P. Write (T/s):      38674 --|
|-- NODE 0 Memory (MB/s):    15185.66 --||-- NODE 1 Memory (MB/s):     3691.19 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      10526.52                --|
            |--                System Write Throughput(MB/s):       8350.32                --|
            |--               System Memory Throughput(MB/s):      18876.84                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 654
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     430 K       350 K    16 M   102 M     84 M     0     431 K
 1     111 M        12      16 M   111 M    361 K     0     654 K
-----------------------------------------------------------------------
 *     111 M       350 K    33 M   214 M     85 M     0    1085 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 166.83        Core1: 142.09        
Core2: 68.67        Core3: 59.70        
Core4: 168.61        Core5: 161.88        
Core6: 66.65        Core7: 157.20        
Core8: 149.08        Core9: 37.01        
Core10: 88.61        Core11: 150.49        
Core12: 155.25        Core13: 45.26        
Core14: 49.71        Core15: 19.72        
Core16: 93.19        Core17: 61.83        
Core18: 49.84        Core19: 20.40        
Core20: 91.94        Core21: 19.92        
Core22: 48.35        Core23: 25.12        
Core24: 53.70        Core25: 21.81        
Core26: 41.43        Core27: 33.77        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 105.64
Socket1: 83.66
DDR read Latency(ns)
Socket0: 252.67
Socket1: 1324.61


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 108.44        Core1: 100.48        
Core2: 47.88        Core3: 52.63        
Core4: 97.60        Core5: 107.24        
Core6: 41.61        Core7: 127.97        
Core8: 94.26        Core9: 46.64        
Core10: 44.23        Core11: 124.17        
Core12: 101.30        Core13: 23.51        
Core14: 36.42        Core15: 19.42        
Core16: 67.53        Core17: 54.60        
Core18: 36.37        Core19: 20.53        
Core20: 82.22        Core21: 20.01        
Core22: 35.94        Core23: 24.04        
Core24: 50.53        Core25: 21.85        
Core26: 32.71        Core27: 28.37        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 70.40
Socket1: 71.55
DDR read Latency(ns)
Socket0: 220.45
Socket1: 1125.41
irq_total: 168636.143377531
cpu_total: 31.59
cpu_0: 59.93
cpu_1: 48.31
cpu_2: 3.32
cpu_3: 13.62
cpu_4: 62.06
cpu_5: 52.82
cpu_6: 12.62
cpu_7: 59.60
cpu_8: 72.62
cpu_9: 7.04
cpu_10: 9.90
cpu_11: 55.68
cpu_12: 61.99
cpu_13: 1.40
cpu_14: 46.84
cpu_15: 23.26
cpu_16: 1.33
cpu_17: 6.78
cpu_18: 69.10
cpu_19: 26.64
cpu_20: 12.23
cpu_21: 22.92
cpu_22: 45.45
cpu_23: 20.80
cpu_24: 2.26
cpu_25: 28.57
cpu_26: 45.32
cpu_27: 12.09
enp130s0f0_rx_bytes_phy: 1751329
enp130s0f1_rx_bytes_phy: 1818324
enp4s0f0_rx_bytes_phy: 3103006879
enp4s0f1_rx_bytes_phy: 2581824411
Total_rx_bytes_phy: 5688400943
enp130s0f0_tx_packets_phy: 332787
enp130s0f1_tx_packets_phy: 332712
enp4s0f0_tx_packets_phy: 48377
enp4s0f1_tx_packets_phy: 60662
Total_tx_packets_phy: 774538
enp130s0f0_rx_bytes: 1651261
enp130s0f1_rx_bytes: 1714529
enp4s0f0_rx_bytes: 3086386179
enp4s0f1_rx_bytes: 2569223818
Total_rx_bytes: 5658975787
enp130s0f0_rx_packets_phy: 25018
enp130s0f1_rx_packets_phy: 25976
enp4s0f0_rx_packets_phy: 344091
enp4s0f1_rx_packets_phy: 286297
Total_rx_packets_phy: 681382
enp130s0f0_tx_bytes_phy: 3001080196
enp130s0f1_tx_bytes_phy: 3000399536
enp4s0f0_tx_bytes_phy: 3175717
enp4s0f1_tx_bytes_phy: 3990792
Total_tx_bytes_phy: 6008646241
enp130s0f0_tx_packets: 332791
enp130s0f1_tx_packets: 332720
enp4s0f0_tx_packets: 13264
enp4s0f1_tx_packets: 18067
Total_tx_packets: 696842
enp130s0f0_tx_bytes: 2999780864
enp130s0f1_tx_bytes: 2999142318
enp4s0f0_tx_bytes: 875435
enp4s0f1_tx_bytes: 1192425
Total_tx_bytes: 6000991042
enp130s0f0_rx_packets: 25019
enp130s0f1_rx_packets: 25977
enp4s0f0_rx_packets: 344094
enp4s0f1_rx_packets: 286317
Total_rx_packets: 681407


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 120.97        Core1: 56.15        
Core2: 56.14        Core3: 49.55        
Core4: 46.51        Core5: 125.41        
Core6: 55.32        Core7: 131.53        
Core8: 121.61        Core9: 48.40        
Core10: 36.21        Core11: 125.94        
Core12: 129.37        Core13: 20.79        
Core14: 37.00        Core15: 18.21        
Core16: 68.93        Core17: 44.69        
Core18: 35.64        Core19: 19.34        
Core20: 68.55        Core21: 18.69        
Core22: 33.85        Core23: 21.58        
Core24: 52.39        Core25: 20.67        
Core26: 31.37        Core27: 27.82        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 73.52
Socket1: 64.08
DDR read Latency(ns)
Socket0: 230.78
Socket1: 1269.34


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 123.32        Core1: 69.68        
Core2: 56.06        Core3: 49.71        
Core4: 55.87        Core5: 127.56        
Core6: 53.84        Core7: 131.98        
Core8: 123.93        Core9: 49.21        
Core10: 39.78        Core11: 129.27        
Core12: 128.96        Core13: 21.06        
Core14: 37.14        Core15: 18.70        
Core16: 55.89        Core17: 49.18        
Core18: 36.27        Core19: 19.42        
Core20: 74.17        Core21: 19.07        
Core22: 35.72        Core23: 22.84        
Core24: 54.64        Core25: 20.51        
Core26: 31.63        Core27: 31.06        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 75.29
Socket1: 67.15
DDR read Latency(ns)
Socket0: 231.12
Socket1: 1266.60


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 119.52        Core1: 57.18        
Core2: 57.79        Core3: 49.96        
Core4: 51.24        Core5: 130.80        
Core6: 62.61        Core7: 133.97        
Core8: 125.53        Core9: 50.01        
Core10: 40.56        Core11: 129.99        
Core12: 134.57        Core13: 49.84        
Core14: 36.79        Core15: 18.48        
Core16: 70.02        Core17: 50.57        
Core18: 35.15        Core19: 19.17        
Core20: 77.70        Core21: 18.83        
Core22: 34.90        Core23: 22.47        
Core24: 52.55        Core25: 20.69        
Core26: 31.12        Core27: 28.11        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 75.49
Socket1: 65.81
DDR read Latency(ns)
Socket0: 232.34
Socket1: 1306.96


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 137.67        Core1: 110.00        
Core2: 49.01        Core3: 50.96        
Core4: 130.58        Core5: 138.31        
Core6: 38.50        Core7: 132.89        
Core8: 96.82        Core9: 48.62        
Core10: 59.85        Core11: 120.06        
Core12: 119.41        Core13: 41.07        
Core14: 38.89        Core15: 18.97        
Core16: 69.87        Core17: 51.96        
Core18: 36.39        Core19: 19.67        
Core20: 82.38        Core21: 19.12        
Core22: 35.42        Core23: 23.12        
Core24: 55.84        Core25: 20.95        
Core26: 32.95        Core27: 25.29        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 79.07
Socket1: 72.04
DDR read Latency(ns)
Socket0: 234.27
Socket1: 1213.57
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every 
-1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2231
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6007 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14416542862; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14416556294; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7208283170; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7208283170; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7208350438; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7208350438; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6007849868; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5509832; Consumed Joules: 336.29; Watts: 55.98; Thermal headroom below TjMax: 57
S0; Consumed DRAM energy units: 1538382; Consumed DRAM Joules: 23.54; DRAM Watts: 3.92
S1P0; QPIClocks: 14418732690; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14418743846; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7209450919; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7209450919; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7209382838; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7209382838; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6007878490; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 4904461; Consumed Joules: 299.34; Watts: 49.83; Thermal headroom below TjMax: 55
S1; Consumed DRAM energy units: 1007619; Consumed DRAM Joules: 15.42; DRAM Watts: 2.57
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 9f0
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.03   0.04   0.72    1.24      31 M     38 M    0.17    0.17    0.11    0.13     1064      383        6     64
   1    1     0.07   0.15   0.49    1.02      34 M     40 M    0.15    0.23    0.05    0.06     1904       26     1225     62
   2    0     0.01   0.33   0.02    0.60     439 K    915 K    0.52    0.15    0.01    0.01      280       15        7     63
   3    1     0.07   0.57   0.12    0.63    3165 K   4004 K    0.21    0.37    0.00    0.01      224       89      128     62
   4    0     0.07   0.09   0.70    1.18      29 M     35 M    0.17    0.17    0.04    0.05     1904      262        2     64
   5    1     0.07   0.12   0.62    1.15      35 M     42 M    0.16    0.18    0.05    0.06     1960       87     1404     62
   6    0     0.05   0.73   0.07    0.64    1338 K   2483 K    0.46    0.15    0.00    0.00        0       28        9     63
   7    1     0.06   0.09   0.68    1.19      40 M     47 M    0.15    0.16    0.07    0.08     2128       36     1710     61
   8    0     0.07   0.07   0.91    1.25      40 M     47 M    0.16    0.20    0.06    0.07     3024      669        2     63
   9    1     0.03   0.51   0.06    0.60    1620 K   2622 K    0.38    0.26    0.01    0.01       56       50       28     62
  10    0     0.04   0.59   0.08    0.62    1061 K   2524 K    0.58    0.16    0.00    0.01      168       17        4     63
  11    1     0.05   0.09   0.62    1.15      39 M     47 M    0.17    0.14    0.07    0.09     2912       69     1828     61
  12    0     0.03   0.04   0.79    1.24      35 M     42 M    0.16    0.17    0.11    0.13     3528      540       35     63
  13    1     0.01   0.81   0.01    0.83     274 K    482 K    0.43    0.43    0.00    0.00      112       25        6     62
  14    0     0.04   0.07   0.53    1.08      15 M     21 M    0.28    0.44    0.04    0.06     4536      654       35     64
  15    1     0.03   0.20   0.15    0.60      14 M     19 M    0.24    0.55    0.05    0.06     6104     1428        1     62
  16    0     0.01   0.49   0.03    0.75     327 K    806 K    0.59    0.32    0.00    0.01      112       25        5     64
  17    1     0.03   0.47   0.07    0.68    1717 K   2741 K    0.37    0.26    0.01    0.01      168       59       43     63
  18    0     0.14   0.17   0.84    1.25      20 M     28 M    0.30    0.37    0.01    0.02     5768      682       10     63
  19    1     0.06   0.33   0.18    0.60      15 M     22 M    0.32    0.53    0.03    0.04     5992     1329        1     64
  20    0     0.04   0.51   0.08    0.65    2999 K   3734 K    0.20    0.20    0.01    0.01      168      105        1     65
  21    1     0.03   0.19   0.14    0.60      15 M     20 M    0.24    0.54    0.06    0.07     5936     1411        5     64
  22    0     0.03   0.06   0.50    1.03      14 M     21 M    0.29    0.45    0.05    0.07     4256      618       41     65
  23    1     0.13   0.70   0.18    0.61    3273 K   6473 K    0.49    0.57    0.00    0.01      336       74       69     64
  24    0     0.01   0.45   0.03    0.72     448 K    967 K    0.54    0.29    0.00    0.01        0       17       23     65
  25    1     0.05   0.26   0.19    0.60      15 M     21 M    0.29    0.53    0.03    0.05     7448     1447       64     63
  26    0     0.03   0.07   0.50    1.03      14 M     20 M    0.32    0.46    0.04    0.06     3640      728        9     64
  27    1     0.08   0.59   0.14    0.65    2388 K   3276 K    0.27    0.46    0.00    0.00      504       64       80     64
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.04   0.11   0.41    1.12     208 M    267 M    0.22    0.29    0.03    0.04    28448     4743      189     57
 SKT    1     0.05   0.21   0.26    0.88     223 M    281 M    0.21    0.35    0.03    0.04    35784     6194     6592     55
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.05   0.15   0.34    1.02     431 M    549 M    0.21    0.32    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   13 G ; Active cycles:   94 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 33.09 %

 C1 core residency: 34.67 %; C3 core residency: 7.52 %; C6 core residency: 24.72 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.15 => corresponds to 3.66 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.05 => corresponds to 1.23 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       21 G     21 G   |   22%    22%   
 SKT    1     7530 M   7531 M   |    7%     7%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   58 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    41.96    33.45     283.94      19.52         481.71
 SKT   1    10.38     7.79     250.71      12.69         464.79
---------------------------------------------------------------------------------------------------------------
       *    52.35    41.23     534.64      32.21         472.75
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s2_n2_ltx_rrx/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: bc5
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  1953.26 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  1430.49 --|
|-- Mem Ch  2: Reads (MB/s):  8449.89 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  6635.26 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  8449.89 --||-- NODE 1 Mem Read (MB/s) :  1953.26 --|
|-- NODE 0 Mem Write(MB/s) :  6635.26 --||-- NODE 1 Mem Write(MB/s) :  1430.49 --|
|-- NODE 0 P. Write (T/s):     122799 --||-- NODE 1 P. Write (T/s):      37602 --|
|-- NODE 0 Memory (MB/s):    15085.15 --||-- NODE 1 Memory (MB/s):     3383.76 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      10403.15                --|
            |--                System Write Throughput(MB/s):       8065.76                --|
            |--               System Memory Throughput(MB/s):      18468.91                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: cef
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     204 K       300 K    17 M   105 M     84 M     0      98 K
 1      91 M       180      15 M   111 M    393 K     0     548 K
-----------------------------------------------------------------------
 *      92 M       300 K    33 M   216 M     84 M     0     646 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
Trying to use Linux perf events...

 This utility measures Latency information

Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 168.73        Core1: 160.51        
Core2: 39.31        Core3: 58.06        
Core4: 173.53        Core5: 151.45        
Core6: 65.80        Core7: 157.40        
Core8: 158.11        Core9: 58.63        
Core10: 98.39        Core11: 164.44        
Core12: 163.37        Core13: 56.19        
Core14: 48.71        Core15: 19.24        
Core16: 81.43        Core17: 23.12        
Core18: 51.12        Core19: 19.46        
Core20: 114.54        Core21: 22.93        
Core22: 44.15        Core23: 27.23        
Core24: 76.05        Core25: 20.02        
Core26: 45.46        Core27: 36.11        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 108.38
Socket1: 89.04
DDR read Latency(ns)
Socket0: 255.54
Socket1: 1382.97


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 170.18        Core1: 160.42        
Core2: 67.80        Core3: 57.24        
Core4: 173.86        Core5: 151.49        
Core6: 64.04        Core7: 157.93        
Core8: 158.61        Core9: 58.83        
Core10: 106.94        Core11: 165.50        
Core12: 163.01        Core13: 57.92        
Core14: 51.05        Core15: 18.90        
Core16: 76.94        Core17: 21.36        
Core18: 50.91        Core19: 18.83        
Core20: 104.68        Core21: 22.06        
Core22: 43.07        Core23: 27.42        
Core24: 68.72        Core25: 19.71        
Core26: 46.31        Core27: 31.80        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 109.42
Socket1: 87.86
DDR read Latency(ns)
Socket0: 256.20
Socket1: 1381.61
irq_total: 140165.379701782
cpu_total: 32.69
cpu_0: 61.37
cpu_1: 55.19
cpu_2: 2.46
cpu_3: 8.11
cpu_4: 66.49
cpu_5: 59.24
cpu_6: 11.37
cpu_7: 56.12
cpu_8: 76.86
cpu_9: 7.91
cpu_10: 19.95
cpu_11: 55.92
cpu_12: 69.48
cpu_13: 0.60
cpu_14: 52.53
cpu_15: 22.07
cpu_16: 9.84
cpu_17: 5.05
cpu_18: 56.45
cpu_19: 22.14
cpu_20: 12.17
cpu_21: 28.99
cpu_22: 53.99
cpu_23: 16.16
cpu_24: 2.59
cpu_25: 21.34
cpu_26: 48.20
cpu_27: 12.77
enp130s0f0_tx_packets_phy: 324701
enp130s0f1_tx_packets_phy: 324327
enp4s0f0_tx_packets_phy: 42220
enp4s0f1_tx_packets_phy: 48447
Total_tx_packets_phy: 739695
enp130s0f0_rx_packets: 35724
enp130s0f1_rx_packets: 25118
enp4s0f0_rx_packets: 324613
enp4s0f1_rx_packets: 267902
Total_rx_packets: 653357
enp130s0f0_tx_bytes_phy: 2928161611
enp130s0f1_tx_bytes_phy: 2924785169
enp4s0f0_tx_bytes_phy: 2743838
enp4s0f1_tx_bytes_phy: 3147075
Total_tx_bytes_phy: 5858837693
enp130s0f0_rx_bytes_phy: 2500644
enp130s0f1_rx_bytes_phy: 1758221
enp4s0f0_rx_bytes_phy: 2927248133
enp4s0f1_rx_bytes_phy: 2415974759
Total_rx_bytes_phy: 5347481757
enp130s0f0_rx_packets_phy: 35723
enp130s0f1_rx_packets_phy: 25117
enp4s0f0_rx_packets_phy: 324600
enp4s0f1_rx_packets_phy: 267905
Total_rx_packets_phy: 653345
enp130s0f0_rx_bytes: 2357812
enp130s0f1_rx_bytes: 1657817
enp4s0f0_rx_bytes: 2912341728
enp4s0f1_rx_bytes: 2404608155
Total_rx_bytes: 5320965512
enp130s0f0_tx_packets: 324707
enp130s0f1_tx_packets: 324329
enp4s0f0_tx_packets: 6954
enp4s0f1_tx_packets: 7739
Total_tx_packets: 663729
enp130s0f0_tx_bytes: 2926913712
enp130s0f1_tx_bytes: 2923504628
enp4s0f0_tx_bytes: 459010
enp4s0f1_tx_bytes: 510793
Total_tx_bytes: 5851388143


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 167.60        Core1: 158.41        
Core2: 55.61        Core3: 58.71        
Core4: 173.70        Core5: 146.35        
Core6: 62.95        Core7: 158.19        
Core8: 160.29        Core9: 57.57        
Core10: 104.83        Core11: 164.21        
Core12: 160.41        Core13: 43.75        
Core14: 49.08        Core15: 19.03        
Core16: 77.46        Core17: 23.94        
Core18: 50.51        Core19: 19.25        
Core20: 68.98        Core21: 22.59        
Core22: 42.83        Core23: 26.20        
Core24: 65.89        Core25: 19.53        
Core26: 46.24        Core27: 31.45        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 107.70
Socket1: 87.79
DDR read Latency(ns)
Socket0: 256.70
Socket1: 1350.71


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 171.68        Core1: 156.19        
Core2: 71.97        Core3: 61.14        
Core4: 173.12        Core5: 147.21        
Core6: 69.19        Core7: 159.49        
Core8: 159.46        Core9: 57.32        
Core10: 104.40        Core11: 163.22        
Core12: 160.12        Core13: 44.49        
Core14: 50.64        Core15: 18.94        
Core16: 80.75        Core17: 24.11        
Core18: 49.14        Core19: 19.77        
Core20: 116.58        Core21: 22.47        
Core22: 43.59        Core23: 26.35        
Core24: 70.55        Core25: 20.00        
Core26: 45.32        Core27: 34.84        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 108.85
Socket1: 88.19
DDR read Latency(ns)
Socket0: 256.66
Socket1: 1375.07


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 170.43        Core1: 155.61        
Core2: 67.40        Core3: 58.60        
Core4: 173.97        Core5: 145.28        
Core6: 67.11        Core7: 154.53        
Core8: 159.19        Core9: 58.82        
Core10: 75.26        Core11: 163.20        
Core12: 161.10        Core13: 37.21        
Core14: 50.00        Core15: 19.36        
Core16: 80.94        Core17: 23.85        
Core18: 50.76        Core19: 19.10        
Core20: 116.00        Core21: 22.80        
Core22: 44.22        Core23: 25.63        
Core24: 74.18        Core25: 19.62        
Core26: 45.34        Core27: 33.39        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 108.50
Socket1: 86.97
DDR read Latency(ns)
Socket0: 256.32
Socket1: 1362.07


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 168.39        Core1: 157.43        
Core2: 68.29        Core3: 58.01        
Core4: 171.62        Core5: 147.36        
Core6: 65.65        Core7: 155.61        
Core8: 158.87        Core9: 58.36        
Core10: 105.19        Core11: 164.39        
Core12: 160.19        Core13: 65.15        
Core14: 50.38        Core15: 18.92        
Core16: 54.61        Core17: 21.15        
Core18: 50.09        Core19: 19.35        
Core20: 112.85        Core21: 22.15        
Core22: 43.31        Core23: 27.14        
Core24: 76.13        Core25: 19.46        
Core26: 46.28        Core27: 33.55        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 107.95
Socket1: 87.09
DDR read Latency(ns)
Socket0: 256.03
Socket1: 1363.73
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 
0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3937
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6007 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14416835854; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14416864966; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7208436998; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7208436998; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7208526506; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7208526506; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6007233687; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5546466; Consumed Joules: 338.53; Watts: 56.36; Thermal headroom below TjMax: 58
S0; Consumed DRAM energy units: 1522488; Consumed DRAM Joules: 23.29; DRAM Watts: 3.88
S1P0; QPIClocks: 14417261334; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14417280074; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7208705061; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7208705061; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7208650299; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7208650299; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6007291792; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 4917260; Consumed Joules: 300.13; Watts: 49.96; Thermal headroom below TjMax: 55
S1; Consumed DRAM energy units: 975664; Consumed DRAM Joules: 14.93; DRAM Watts: 2.49
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 10bc
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.03   0.04   0.71    1.24      29 M     36 M    0.17    0.16    0.11    0.13     2240      299        3     64
   1    1     0.09   0.13   0.68    1.20      34 M     42 M    0.19    0.21    0.04    0.05     1848       36      927     62
   2    0     0.01   0.33   0.02    0.63     416 K    819 K    0.49    0.13    0.01    0.01      448       13        6     63
   3    1     0.04   0.55   0.08    0.61    2193 K   2698 K    0.19    0.22    0.01    0.01      392       77      103     62
   4    0     0.07   0.09   0.77    1.24      29 M     35 M    0.17    0.16    0.04    0.05     1904      264        9     63
   5    1     0.12   0.16   0.73    1.20      35 M     44 M    0.20    0.22    0.03    0.04     2296      134      972     61
   6    0     0.06   0.62   0.09    0.67    1355 K   2684 K    0.50    0.30    0.00    0.00      504       45        9     64
   7    1     0.06   0.09   0.68    1.19      39 M     46 M    0.15    0.17    0.07    0.08     2912       34     1855     60
   8    0     0.06   0.07   0.88    1.24      38 M     45 M    0.16    0.16    0.07    0.08     2968      549        3     63
   9    1     0.03   0.53   0.06    0.62    1790 K   3018 K    0.41    0.25    0.01    0.01       56       34       39     62
  10    0     0.07   0.52   0.13    0.61    5265 K   6365 K    0.17    0.08    0.01    0.01        0       74        6     63
  11    1     0.04   0.07   0.67    1.18      38 M     46 M    0.16    0.13    0.09    0.10     2856       18     1768     61
  12    0     0.03   0.04   0.81    1.24      35 M     42 M    0.16    0.17    0.12    0.15     3024      536       31     63
  13    1     0.01   1.00   0.01    0.64     195 K    270 K    0.28    0.21    0.00    0.01      112       16        6     62
  14    0     0.04   0.07   0.57    1.13      15 M     22 M    0.29    0.43    0.04    0.06     3920      709       11     64
  15    1     0.03   0.22   0.14    0.61      13 M     18 M    0.25    0.55    0.04    0.06     5824      949        1     62
  16    0     0.04   0.64   0.07    0.62    1192 K   2239 K    0.47    0.13    0.00    0.01       56       27        7     64
  17    1     0.03   0.64   0.04    0.60     804 K   2729 K    0.71    0.30    0.00    0.01      112       39        2     63
  18    0     0.07   0.11   0.64    1.21      15 M     22 M    0.30    0.41    0.02    0.03     4480      607        8     64
  19    1     0.03   0.20   0.14    0.60      13 M     18 M    0.26    0.56    0.05    0.07     4480     1014        1     64
  20    0     0.04   0.49   0.09    0.66    2898 K   3639 K    0.20    0.13    0.01    0.01        0       83        4     64
  21    1     0.06   0.31   0.19    0.60      16 M     23 M    0.30    0.49    0.03    0.04     4312      845       58     64
  22    0     0.04   0.06   0.61    1.17      15 M     22 M    0.31    0.43    0.04    0.06     5096      711       64     65
  23    1     0.10   0.70   0.15    0.60    2860 K   4323 K    0.34    0.59    0.00    0.00      448       51       86     65
  24    0     0.01   0.34   0.02    0.60     431 K    626 K    0.31    0.13    0.01    0.01      112        4       22     65
  25    1     0.03   0.18   0.14    0.60      14 M     18 M    0.24    0.55    0.06    0.08     5880     1018        4     63
  26    0     0.03   0.07   0.49    1.03      14 M     20 M    0.31    0.45    0.04    0.06     3472      695        7     64
  27    1     0.09   0.58   0.16    0.70    2447 K   3469 K    0.29    0.49    0.00    0.00      280       64       82     63
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.04   0.10   0.42    1.12     206 M    264 M    0.22    0.27    0.04    0.05    28224     4616      190     57
 SKT    1     0.05   0.20   0.28    0.94     217 M    275 M    0.21    0.34    0.03    0.04    31808     4329     5904     55
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.05   0.14   0.35    1.04     423 M    540 M    0.22    0.31    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   13 G ; Active cycles:   97 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 33.43 %

 C1 core residency: 33.47 %; C3 core residency: 5.36 %; C6 core residency: 27.75 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.14 => corresponds to 3.44 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.05 => corresponds to 1.20 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       21 G     21 G   |   22%    22%   
 SKT    1     7096 M   7100 M   |    7%     7%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   57 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    42.23    33.18     283.56      19.35         503.83
 SKT   1    10.19     7.39     251.35      12.46         493.93
---------------------------------------------------------------------------------------------------------------
       *    52.42    40.56     534.91      31.82         498.63
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s2_n2_ltx_rrx/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1287
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  1913.10 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  1319.02 --|
|-- Mem Ch  2: Reads (MB/s):  8245.90 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  6886.79 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  8245.90 --||-- NODE 1 Mem Read (MB/s) :  1913.10 --|
|-- NODE 0 Mem Write(MB/s) :  6886.79 --||-- NODE 1 Mem Write(MB/s) :  1319.02 --|
|-- NODE 0 P. Write (T/s):     121713 --||-- NODE 1 P. Write (T/s):      37338 --|
|-- NODE 0 Memory (MB/s):    15132.69 --||-- NODE 1 Memory (MB/s):     3232.12 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      10159.00                --|
            |--                System Write Throughput(MB/s):       8205.81                --|
            |--               System Memory Throughput(MB/s):      18364.81                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 13c2
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     276 K       339 K    19 M   115 M     88 M     0     199 K
 1     101 M         0      17 M   120 M    453 K     0     573 K
-----------------------------------------------------------------------
 *     101 M       339 K    36 M   236 M     88 M     0     773 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 59.19        Core1: 124.12        
Core2: 58.43        Core3: 27.71        
Core4: 123.74        Core5: 79.80        
Core6: 90.54        Core7: 137.54        
Core8: 130.42        Core9: 52.25        
Core10: 60.19        Core11: 130.78        
Core12: 138.30        Core13: 55.60        
Core14: 37.20        Core15: 20.26        
Core16: 54.60        Core17: 50.43        
Core18: 36.22        Core19: 18.95        
Core20: 75.19        Core21: 19.41        
Core22: 38.22        Core23: 30.21        
Core24: 37.07        Core25: 19.84        
Core26: 29.93        Core27: 31.10        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 78.33
Socket1: 69.05
DDR read Latency(ns)
Socket0: 234.13
Socket1: 1361.56


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 50.42        Core1: 126.16        
Core2: 58.42        Core3: 27.67        
Core4: 126.46        Core5: 77.52        
Core6: 85.77        Core7: 140.01        
Core8: 128.65        Core9: 47.63        
Core10: 66.81        Core11: 132.59        
Core12: 137.53        Core13: 47.84        
Core14: 36.88        Core15: 20.18        
Core16: 58.43        Core17: 45.28        
Core18: 38.19        Core19: 18.73        
Core20: 73.84        Core21: 19.17        
Core22: 36.73        Core23: 27.86        
Core24: 31.90        Core25: 20.07        
Core26: 30.62        Core27: 26.32        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 77.67
Socket1: 69.55
DDR read Latency(ns)
Socket0: 234.68
Socket1: 1345.75
irq_total: 170782.968926918
cpu_total: 29.87
cpu_0: 34.49
cpu_1: 60.47
cpu_2: 2.33
cpu_3: 16.08
cpu_4: 63.72
cpu_5: 34.29
cpu_6: 13.29
cpu_7: 52.76
cpu_8: 72.03
cpu_9: 0.66
cpu_10: 1.73
cpu_11: 57.34
cpu_12: 67.77
cpu_13: 0.86
cpu_14: 45.38
cpu_15: 28.70
cpu_16: 10.50
cpu_17: 0.86
cpu_18: 50.90
cpu_19: 23.79
cpu_20: 18.87
cpu_21: 22.66
cpu_22: 49.17
cpu_23: 12.36
cpu_24: 3.06
cpu_25: 32.89
cpu_26: 46.98
cpu_27: 12.23
enp130s0f0_rx_packets_phy: 34988
enp130s0f1_rx_packets_phy: 41713
enp4s0f0_rx_packets_phy: 333986
enp4s0f1_rx_packets_phy: 289865
Total_rx_packets_phy: 700552
enp130s0f0_tx_packets_phy: 353176
enp130s0f1_tx_packets_phy: 352900
enp4s0f0_tx_packets_phy: 43220
enp4s0f1_tx_packets_phy: 67040
Total_tx_packets_phy: 816336
enp130s0f0_rx_packets: 34987
enp130s0f1_rx_packets: 41713
enp4s0f0_rx_packets: 334005
enp4s0f1_rx_packets: 289864
Total_rx_packets: 700569
enp130s0f0_tx_bytes_phy: 3184948099
enp130s0f1_tx_bytes_phy: 3182455113
enp4s0f0_tx_bytes_phy: 2812890
enp4s0f1_tx_bytes_phy: 4433776
Total_tx_bytes_phy: 6374649878
enp130s0f0_rx_bytes_phy: 2449190
enp130s0f1_rx_bytes_phy: 2919927
enp4s0f0_rx_bytes_phy: 3011890829
enp4s0f1_rx_bytes_phy: 2614004246
Total_rx_bytes_phy: 5631264192
enp130s0f0_tx_packets: 353174
enp130s0f1_tx_packets: 352904
enp4s0f0_tx_packets: 7795
enp4s0f1_tx_packets: 23861
Total_tx_packets: 737734
enp130s0f0_tx_bytes: 3183515050
enp130s0f1_tx_bytes: 3181084322
enp4s0f0_tx_bytes: 514471
enp4s0f1_tx_bytes: 1574872
Total_tx_bytes: 6366688715
enp130s0f0_rx_bytes: 2309201
enp130s0f1_rx_bytes: 2753110
enp4s0f0_rx_bytes: 2996431863
enp4s0f1_rx_bytes: 2599683890
Total_rx_bytes: 5601178064


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.88        Core1: 122.67        
Core2: 58.84        Core3: 27.17        
Core4: 127.43        Core5: 52.86        
Core6: 77.69        Core7: 134.24        
Core8: 120.82        Core9: 46.16        
Core10: 68.03        Core11: 125.65        
Core12: 131.13        Core13: 49.19        
Core14: 34.85        Core15: 20.51        
Core16: 60.03        Core17: 34.85        
Core18: 35.56        Core19: 18.73        
Core20: 83.42        Core21: 19.23        
Core22: 36.75        Core23: 27.41        
Core24: 46.98        Core25: 20.14        
Core26: 29.19        Core27: 26.65        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 74.18
Socket1: 65.08
DDR read Latency(ns)
Socket0: 230.40
Socket1: 1324.75


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 43.62        Core1: 123.88        
Core2: 59.33        Core3: 26.64        
Core4: 125.72        Core5: 68.98        
Core6: 88.32        Core7: 136.80        
Core8: 128.63        Core9: 57.07        
Core10: 61.97        Core11: 129.52        
Core12: 133.89        Core13: 45.67        
Core14: 35.83        Core15: 20.47        
Core16: 45.50        Core17: 52.53        
Core18: 36.48        Core19: 18.38        
Core20: 81.98        Core21: 19.05        
Core22: 37.94        Core23: 26.88        
Core24: 48.05        Core25: 19.59        
Core26: 29.12        Core27: 24.74        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 76.40
Socket1: 67.35
DDR read Latency(ns)
Socket0: 232.26
Socket1: 1339.99


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 48.77        Core1: 125.97        
Core2: 36.09        Core3: 27.65        
Core4: 124.97        Core5: 74.87        
Core6: 87.46        Core7: 137.40        
Core8: 129.57        Core9: 51.73        
Core10: 66.73        Core11: 129.62        
Core12: 139.53        Core13: 41.74        
Core14: 35.71        Core15: 19.93        
Core16: 58.00        Core17: 47.42        
Core18: 37.14        Core19: 18.40        
Core20: 78.90        Core21: 19.29        
Core22: 37.89        Core23: 29.86        
Core24: 49.27        Core25: 19.97        
Core26: 29.98        Core27: 26.33        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 77.62
Socket1: 68.50
DDR read Latency(ns)
Socket0: 233.36
Socket1: 1328.81


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 51.84        Core1: 125.39        
Core2: 57.82        Core3: 27.54        
Core4: 128.86        Core5: 82.86        
Core6: 90.91        Core7: 140.00        
Core8: 128.23        Core9: 50.13        
Core10: 63.92        Core11: 130.77        
Cleaning up
Core12: 141.39        Core13: 55.96        
Core14: 37.53        Core15: 20.08        
Core16: 46.04        Core17: 50.58        
Core18: 37.96        Core19: 18.96        
Core20: 73.89        Core21: 19.22        
Core22: 37.53        Core23: 27.46        
Core24: 50.45        Core25: 19.72        
Core26: 30.68        Core27: 26.09        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 78.76
Socket1: 69.48
DDR read Latency(ns)
Socket0: 235.58
Socket1: 1346.73
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 
0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5704
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6009 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14422030038; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14422040410; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7211031835; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7211031835; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7211113823; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7211113823; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6009331824; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5477680; Consumed Joules: 334.33; Watts: 55.64; Thermal headroom below TjMax: 57
S0; Consumed DRAM energy units: 1542382; Consumed DRAM Joules: 23.60; DRAM Watts: 3.93
S1P0; QPIClocks: 14422351794; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14422365714; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7211254699; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7211254699; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7211201256; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7211201256; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6009409845; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 4796573; Consumed Joules: 292.76; Watts: 48.72; Thermal headroom below TjMax: 56
S1; Consumed DRAM energy units: 1000689; Consumed DRAM Joules: 15.31; DRAM Watts: 2.55
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 176d
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.09   0.35   0.26    0.70    9354 K     16 M    0.42    0.55    0.01    0.02      896      124        4     64
   1    1     0.10   0.13   0.73    1.21      46 M     57 M    0.18    0.19    0.05    0.06     5824      115     3817     63
   2    0     0.01   0.34   0.02    0.60     419 K    912 K    0.54    0.13    0.01    0.01       56       12        8     64
   3    1     0.10   0.78   0.13    0.61    2909 K   5565 K    0.48    0.45    0.00    0.01      336       67       64     63
   4    0     0.03   0.04   0.76    1.22      38 M     46 M    0.16    0.19    0.12    0.15     4200     1376        7     64
   5    1     0.10   0.36   0.29    0.74      30 M     35 M    0.14    0.33    0.03    0.03     2296      200     2478     63
   6    0     0.06   0.71   0.09    0.66    3167 K   3923 K    0.19    0.11    0.00    0.01        0      118       12     64
   7    1     0.07   0.11   0.62    1.16      41 M     48 M    0.15    0.17    0.06    0.07     2240       34     1667     62
   8    0     0.08   0.09   0.87    1.22      39 M     50 M    0.21    0.23    0.05    0.06     2520     1082       94     63
   9    1     0.00   0.74   0.00    0.60     224 K    308 K    0.27    0.18    0.01    0.01        0        5        7     63
  10    0     0.00   0.22   0.01    0.60     175 K    456 K    0.61    0.13    0.01    0.02        0        8        2     63
  11    1     0.08   0.13   0.67    1.20      43 M     51 M    0.17    0.16    0.05    0.06     3248       95     1839     61
  12    0     0.04   0.05   0.80    1.22      39 M     46 M    0.16    0.18    0.09    0.11     2296     1063      129     63
  13    1     0.00   1.15   0.00    0.63     135 K    188 K    0.28    0.20    0.00    0.00       56       14        3     62
  14    0     0.04   0.08   0.44    0.95      14 M     20 M    0.31    0.49    0.04    0.05     4312      869        8     63
  15    1     0.05   0.27   0.19    0.61      15 M     22 M    0.31    0.54    0.03    0.04     4424     1030       64     62
  16    0     0.06   0.61   0.09    0.66    1320 K   3063 K    0.57    0.22    0.00    0.01      336       46        9     64
  17    1     0.00   0.51   0.00    0.60     140 K    202 K    0.31    0.25    0.01    0.01       56        8        3     63
  18    0     0.07   0.12   0.56    1.11      16 M     23 M    0.30    0.45    0.02    0.04     4088      772        5     64
  19    1     0.03   0.21   0.15    0.60      14 M     19 M    0.28    0.57    0.04    0.06     4312     1150        0     64
  20    0     0.08   0.54   0.15    0.64    5755 K   6822 K    0.16    0.20    0.01    0.01      112      157        2     65
  21    1     0.03   0.19   0.15    0.60      15 M     20 M    0.24    0.55    0.06    0.08     2968     1044        3     65
  22    0     0.07   0.12   0.53    1.06      14 M     21 M    0.34    0.46    0.02    0.03     3976      755       46     65
  23    1     0.09   0.65   0.14    0.63    2802 K   3661 K    0.23    0.51    0.00    0.00      224       27      124     64
  24    0     0.02   0.43   0.04    0.69     513 K   1292 K    0.60    0.23    0.00    0.01        0       21       28     65
  25    1     0.10   0.42   0.24    0.66      16 M     25 M    0.37    0.51    0.02    0.03     4088     1069       40     63
  26    0     0.04   0.09   0.48    1.01      13 M     20 M    0.37    0.50    0.03    0.05     4760      984        6     64
  27    1     0.09   0.69   0.14    0.64    2606 K   3666 K    0.29    0.51    0.00    0.00      448       84       82     63
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.05   0.13   0.36    1.04     196 M    261 M    0.25    0.34    0.03    0.04    27552     7387      360     57
 SKT    1     0.06   0.25   0.25    0.88     232 M    295 M    0.21    0.36    0.03    0.03    30520     4942    10191     56
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.05   0.18   0.31    0.97     429 M    557 M    0.23    0.35    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   15 G ; Active cycles:   85 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 31.56 %

 C1 core residency: 35.70 %; C3 core residency: 5.29 %; C6 core residency: 27.45 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.18 => corresponds to 4.49 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.05 => corresponds to 1.37 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       23 G     23 G   |   23%    23%   
 SKT    1     8344 M   8349 M   |    8%     8%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   62 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    41.42    34.84     280.51      19.74         415.08
 SKT   1    10.48     8.10     245.10      12.80         399.30
---------------------------------------------------------------------------------------------------------------
       *    51.89    42.94     525.60      32.54         406.28
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s2_n2_ltx_rrx/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1944
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  2055.12 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  1599.27 --|
|-- Mem Ch  2: Reads (MB/s):  8207.52 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  7388.18 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  8207.52 --||-- NODE 1 Mem Read (MB/s) :  2055.12 --|
|-- NODE 0 Mem Write(MB/s) :  7388.18 --||-- NODE 1 Mem Write(MB/s) :  1599.27 --|
|-- NODE 0 P. Write (T/s):     110685 --||-- NODE 1 P. Write (T/s):      37245 --|
|-- NODE 0 Memory (MB/s):    15595.70 --||-- NODE 1 Memory (MB/s):     3654.40 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      10262.65                --|
            |--                System Write Throughput(MB/s):       8987.45                --|
            |--               System Memory Throughput(MB/s):      19250.10                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1a79
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     461 K       282 K    19 M   136 M    101 M     0     372 K
 1     110 M         0      18 M   136 M    419 K     0     634 K
-----------------------------------------------------------------------
 *     110 M       282 K    38 M   273 M    102 M     0    1006 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 72.84        Core1: 66.97        
Core2: 54.16        Core3: 45.96        
Core4: 51.79        Core5: 72.25        
Core6: 35.72        Core7: 105.26        
Core8: 34.81        Core9: 37.62        
Core10: 61.04        Core11: 107.20        
Core12: 31.83        Core13: 19.16        
Core14: 32.16        Core15: 17.73        
Core16: 60.03        Core17: 41.93        
Core18: 32.04        Core19: 18.25        
Core20: 55.01        Core21: 18.50        
Core22: 31.89        Core23: 25.20        
Core24: 42.25        Core25: 17.91        
Core26: 31.76        Core27: 22.93        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 43.81
Socket1: 55.18
DDR read Latency(ns)
Socket0: 197.62
Socket1: 1249.97


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 73.15        Core1: 64.94        
Core2: 55.45        Core3: 46.67        
Core4: 51.47        Core5: 71.96        
Core6: 36.22        Core7: 106.99        
Core8: 31.86        Core9: 43.25        
Core10: 66.46        Core11: 109.11        
Core12: 36.76        Core13: 41.77        
Core14: 31.10        Core15: 17.79        
Core16: 63.84        Core17: 39.61        
Core18: 32.97        Core19: 18.14        
Core20: 31.63        Core21: 18.22        
Core22: 32.11        Core23: 28.31        
Core24: 42.55        Core25: 18.26        
Core26: 30.69        Core27: 22.28        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 43.90
Socket1: 55.72
DDR read Latency(ns)
Socket0: 199.32
Socket1: 1269.91
irq_total: 227167.275789938
cpu_total: 29.04
cpu_0: 100.00
cpu_1: 36.88
cpu_2: 11.96
cpu_3: 14.49
cpu_4: 60.47
cpu_5: 47.18
cpu_6: 12.49
cpu_7: 65.71
cpu_8: 32.29
cpu_9: 1.40
cpu_10: 9.44
cpu_11: 58.87
cpu_12: 40.00
cpu_13: 1.20
cpu_14: 46.84
cpu_15: 27.97
cpu_16: 0.80
cpu_17: 1.33
cpu_18: 40.33
cpu_19: 28.04
cpu_20: 1.59
cpu_21: 24.25
cpu_22: 39.87
cpu_23: 23.79
cpu_24: 2.39
cpu_25: 23.99
cpu_26: 41.26
cpu_27: 18.21
enp130s0f0_rx_packets_phy: 28115
enp130s0f1_rx_packets_phy: 31130
enp4s0f0_rx_packets_phy: 381594
enp4s0f1_rx_packets_phy: 336716
Total_rx_packets_phy: 777555
enp130s0f0_rx_bytes_phy: 1968091
enp130s0f1_rx_bytes_phy: 2179099
enp4s0f0_rx_bytes_phy: 3441185580
enp4s0f1_rx_bytes_phy: 3031161732
Total_rx_bytes_phy: 6476494502
enp130s0f0_rx_bytes: 1855611
enp130s0f1_rx_bytes: 2054527
enp4s0f0_rx_bytes: 3420626591
enp4s0f1_rx_bytes: 3024528758
Total_rx_bytes: 6449065487
enp130s0f0_rx_packets: 28115
enp130s0f1_rx_packets: 31129
enp4s0f0_rx_packets: 381603
enp4s0f1_rx_packets: 336715
Total_rx_packets: 777562
enp130s0f0_tx_packets_phy: 384875
enp130s0f1_tx_packets_phy: 384793
enp4s0f0_tx_packets_phy: 61569
enp4s0f1_tx_packets_phy: 86044
Total_tx_packets_phy: 917281
enp130s0f0_tx_bytes: 3469297961
enp130s0f1_tx_bytes: 3468533133
enp4s0f0_tx_bytes: 1745523
enp4s0f1_tx_bytes: 2532602
Total_tx_bytes: 6942109219
enp130s0f0_tx_packets: 384878
enp130s0f1_tx_packets: 384794
enp4s0f0_tx_packets: 26447
enp4s0f1_tx_packets: 38372
Total_tx_packets: 834491
enp130s0f0_tx_bytes_phy: 3470803627
enp130s0f1_tx_bytes_phy: 3470062723
enp4s0f0_tx_bytes_phy: 4099171
enp4s0f1_tx_bytes_phy: 5737092
Total_tx_bytes_phy: 6950702613


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 73.45        Core1: 66.79        
Core2: 56.59        Core3: 46.71        
Core4: 52.87        Core5: 73.15        
Core6: 36.58        Core7: 107.47        
Core8: 35.44        Core9: 46.57        
Core10: 62.68        Core11: 109.27        
Core12: 39.64        Core13: 45.90        
Core14: 31.88        Core15: 17.79        
Core16: 68.05        Core17: 39.55        
Core18: 32.86        Core19: 18.13        
Core20: 61.36        Core21: 18.64        
Core22: 32.37        Core23: 28.36        
Core24: 38.80        Core25: 18.57        
Core26: 30.67        Core27: 21.69        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 45.10
Socket1: 56.21
DDR read Latency(ns)
Socket0: 200.74
Socket1: 1258.40


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 73.80        Core1: 65.02        
Core2: 44.15        Core3: 43.46        
Core4: 53.23        Core5: 73.65        
Core6: 37.70        Core7: 108.82        
Core8: 33.69        Core9: 40.49        
Core10: 64.08        Core11: 111.13        
Core12: 40.08        Core13: 39.62        
Core14: 31.68        Core15: 18.15        
Core16: 52.92        Core17: 43.83        
Core18: 32.66        Core19: 18.50        
Core20: 55.40        Core21: 18.63        
Core22: 32.84        Core23: 28.73        
Core24: 34.87        Core25: 18.21        
Core26: 31.27        Core27: 22.27        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 45.02
Socket1: 56.55
DDR read Latency(ns)
Socket0: 201.07
Socket1: 1236.70


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 73.43        Core1: 65.34        
Core2: 56.47        Core3: 45.32        
Core4: 52.50        Core5: 72.92        
Core6: 37.18        Core7: 108.64        
Core8: 36.34        Core9: 39.70        
Core10: 65.85        Core11: 110.43        
Core12: 37.66        Core13: 19.35        
Core14: 32.40        Core15: 18.10        
Core16: 64.14        Core17: 41.45        
Core18: 33.00        Core19: 18.15        
Core20: 55.87        Core21: 18.63        
Core22: 32.42        Core23: 28.43        
Core24: 41.69        Core25: 18.44        
Core26: 31.45        Core27: 21.71        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 45.09
Socket1: 56.09
DDR read Latency(ns)
Socket0: 201.13
Socket1: 1218.61


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 73.45        Core1: 69.11        
Core2: 55.72        Core3: 44.53        
Core4: 53.53        Core5: 72.78        
Core6: 36.62        Core7: 106.47        
Core8: 33.73        Core9: 39.38        
Core10: 60.45        Core11: 109.34        
Core12: 37.36        Core13: 18.11        
Core14: 31.90        Core15: 18.24        
Core16: 57.91        Core17: 38.02        
Core18: 32.62        Core19: 18.17        
Core20: 61.06        Core21: 18.54        
Core22: 32.37        Core23: 28.16        
Core24: 41.41        Core25: 18.29        
Core26: 30.96        Core27: 21.85        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 44.75
Socket1: 56.17
DDR read Latency(ns)
Socket0: 200.77
Socket1: 1236.59
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 
0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7394
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6007 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14422153770; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14422158262; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7211082262; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7211082262; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7211150155; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7211150155; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6009284065; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5430898; Consumed Joules: 331.48; Watts: 55.18; Thermal headroom below TjMax: 57
S0; Consumed DRAM energy units: 1561795; Consumed DRAM Joules: 23.90; DRAM Watts: 3.98
S1P0; QPIClocks: 14422132078; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14422139526; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7211142072; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7211142072; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7211077424; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7211077424; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6009329243; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 4799517; Consumed Joules: 292.94; Watts: 48.77; Thermal headroom below TjMax: 55
S1; Consumed DRAM energy units: 1015492; Consumed DRAM Joules: 15.54; DRAM Watts: 2.59
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1e0c
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.35   0.29   1.20    1.20      58 M     76 M    0.24    0.16    0.02    0.02     1400      553        2     63
   1    1     0.10   0.30   0.34    0.81      39 M     45 M    0.14    0.30    0.04    0.04     2072       29     4552     63
   2    0     0.08   0.62   0.12    0.66    3725 K   5114 K    0.27    0.17    0.00    0.01      168       78        5     63
   3    1     0.07   0.62   0.12    0.61    4108 K   5103 K    0.19    0.33    0.01    0.01      504       62      134     63
   4    0     0.10   0.13   0.74    1.20      31 M     48 M    0.35    0.33    0.03    0.05      952      296        2     63
   5    1     0.12   0.23   0.51    1.02      48 M     54 M    0.12    0.22    0.04    0.05      448      264      445     63
   6    0     0.10   0.78   0.13    0.67    1401 K   4228 K    0.67    0.46    0.00    0.00      224       58       10     63
   7    1     0.10   0.12   0.79    1.21      58 M     69 M    0.16    0.17    0.06    0.07     6104      100     6120     61
   8    0     0.08   0.26   0.31    0.78      11 M     20 M    0.41    0.53    0.01    0.03     2128      300        1     63
   9    1     0.01   1.59   0.01    0.67     231 K    345 K    0.33    0.19    0.00    0.00        0        7        8     62
  10    0     0.05   0.59   0.09    0.64    2943 K   3738 K    0.21    0.34    0.01    0.01       56       46        2     63
  11    1     0.06   0.08   0.71    1.20      56 M     66 M    0.15    0.14    0.10    0.12     4984       24     6403     61
  12    0     0.14   0.32   0.42    0.90      11 M     21 M    0.45    0.57    0.01    0.02     2184      274      124     64
  13    1     0.01   1.42   0.01    0.65     266 K    363 K    0.27    0.21    0.00    0.00      168       24        8     63
  14    0     0.08   0.18   0.48    0.98      13 M     24 M    0.42    0.50    0.02    0.03     3248      826        8     64
  15    1     0.06   0.33   0.19    0.60      13 M     21 M    0.38    0.57    0.02    0.03     3808     1347        2     62
  16    0     0.00   0.35   0.01    0.60     234 K    356 K    0.34    0.14    0.01    0.02      224       13        4     64
  17    1     0.01   0.98   0.01    0.80     375 K    580 K    0.35    0.42    0.00    0.00      224       31        6     63
  18    0     0.04   0.12   0.34    0.82      12 M     20 M    0.36    0.53    0.03    0.05     6440      837        7     65
  19    1     0.06   0.35   0.19    0.60      14 M     21 M    0.35    0.58    0.02    0.03     4088     1263        0     64
  20    0     0.00   0.16   0.01    0.60     208 K    534 K    0.61    0.10    0.01    0.02      336       28        2     66
  21    1     0.03   0.20   0.15    0.60      14 M     19 M    0.26    0.58    0.05    0.06     4816     1351        7     65
  22    0     0.04   0.11   0.33    0.81      13 M     19 M    0.33    0.54    0.04    0.06     5992      832       31     65
  23    1     0.14   0.68   0.21    0.63    5074 K   7503 K    0.32    0.55    0.00    0.01      224       83      175     65
  24    0     0.01   0.29   0.03    0.61     392 K   1171 K    0.67    0.08    0.00    0.01        0       13       19     66
  25    1     0.03   0.19   0.15    0.60      14 M     19 M    0.26    0.58    0.05    0.07     5320     1415        3     64
  26    0     0.05   0.14   0.37    0.86      13 M     20 M    0.37    0.53    0.03    0.04     4032      801        5     65
  27    1     0.12   0.72   0.17    0.61    2923 K   5371 K    0.46    0.57    0.00    0.00      280      108       82     63
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.08   0.24   0.33    0.95     176 M    267 M    0.34    0.42    0.02    0.02    27384     4955      222     57
 SKT    1     0.07   0.26   0.25    0.86     272 M    339 M    0.20    0.36    0.03    0.04    33040     6108    17945     56
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.07   0.25   0.29    0.91     449 M    607 M    0.26    0.39    0.02    0.03     N/A     N/A     N/A      N/A

 Instructions retired:   20 G ; Active cycles:   81 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 31.96 %

 C1 core residency: 41.04 %; C3 core residency: 3.83 %; C6 core residency: 23.17 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.25 => corresponds to 6.29 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.07 => corresponds to 1.83 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       25 G     25 G   |   26%    26%   
 SKT    1       10 G     10 G   |   11%    11%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   72 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    41.19    37.03     278.40      19.86         350.67
 SKT   1    10.24     8.34     245.54      12.87         330.45
---------------------------------------------------------------------------------------------------------------
       *    51.43    45.37     523.94      32.73         337.86
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s2_n2_ltx_rrx/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1feb
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  1895.25 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  1246.04 --|
|-- Mem Ch  2: Reads (MB/s):  8039.24 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  7596.19 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  8039.24 --||-- NODE 1 Mem Read (MB/s) :  1895.25 --|
|-- NODE 0 Mem Write(MB/s) :  7596.19 --||-- NODE 1 Mem Write(MB/s) :  1246.04 --|
|-- NODE 0 P. Write (T/s):     107238 --||-- NODE 1 P. Write (T/s):      35976 --|
|-- NODE 0 Memory (MB/s):    15635.43 --||-- NODE 1 Memory (MB/s):     3141.29 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       9934.49                --|
            |--                System Write Throughput(MB/s):       8842.23                --|
            |--               System Memory Throughput(MB/s):      18776.72                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2114
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     370 K       305 K    24 M   118 M     96 M     0     291 K
 1     106 M       240      15 M   133 M    463 K     0     636 K
-----------------------------------------------------------------------
 *     106 M       305 K    40 M   251 M     96 M     0     928 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 42.55        Core1: 102.85        
Core2: 84.94        Core3: 46.66        
Core4: 30.40        Core5: 104.92        
Core6: 50.17        Core7: 118.95        
Core8: 116.43        Core9: 46.08        
Core10: 29.47        Core11: 119.08        
Core12: 113.96        Core13: 41.72        
Core14: 29.15        Core15: 20.69        
Core16: 37.85        Core17: 40.26        
Core18: 27.67        Core19: 18.95        
Core20: 42.52        Core21: 18.54        
Core22: 29.20        Core23: 22.24        
Core24: 59.01        Core25: 19.22        
Core26: 25.02        Core27: 26.53        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 53.68
Socket1: 67.12
DDR read Latency(ns)
Socket0: 210.89
Socket1: 1320.41


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 32.43        Core1: 74.04        
Core2: 88.74        Core3: 43.33        
Core4: 54.84        Core5: 71.96        
Core6: 39.88        Core7: 114.35        
Core8: 102.97        Core9: 45.33        
Core10: 61.54        Core11: 115.49        
Core12: 104.55        Core13: 51.86        
Core14: 28.84        Core15: 20.64        
Core16: 33.90        Core17: 49.03        
Core18: 27.48        Core19: 18.71        
Core20: 31.70        Core21: 18.74        
Core22: 30.00        Core23: 21.62        
Core24: 69.86        Core25: 19.36        
Core26: 27.09        Core27: 26.28        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 52.95
Socket1: 58.38
DDR read Latency(ns)
Socket0: 194.08
Socket1: 1440.48
irq_total: 219249.343849522
cpu_total: 28.65
cpu_0: 33.49
cpu_1: 50.76
cpu_2: 34.22
cpu_3: 7.97
cpu_4: 35.28
cpu_5: 50.70
cpu_6: 3.65
cpu_7: 62.99
cpu_8: 58.34
cpu_9: 1.26
cpu_10: 1.33
cpu_11: 62.06
cpu_12: 58.01
cpu_13: 0.53
cpu_14: 44.65
cpu_15: 28.70
cpu_16: 10.56
cpu_17: 0.60
cpu_18: 43.85
cpu_19: 22.26
cpu_20: 2.79
cpu_21: 21.79
cpu_22: 44.12
cpu_23: 16.15
cpu_24: 5.85
cpu_25: 24.98
cpu_26: 44.39
cpu_27: 31.16
enp130s0f0_rx_bytes: 2016044
enp130s0f1_rx_bytes: 2823370
enp4s0f0_rx_bytes: 3396584815
enp4s0f1_rx_bytes: 3004295530
Total_rx_bytes: 6405719759
enp130s0f0_tx_bytes_phy: 3242973121
enp130s0f1_tx_bytes_phy: 3242142126
enp4s0f0_tx_bytes_phy: 3905950
enp4s0f1_tx_bytes_phy: 5603011
Total_tx_bytes_phy: 6494624208
enp130s0f0_tx_bytes: 3241520903
enp130s0f1_tx_bytes: 3240693272
enp4s0f0_tx_bytes: 1568520
enp4s0f1_tx_bytes: 2405964
Total_tx_bytes: 6486188659
enp130s0f0_tx_packets: 359609
enp130s0f1_tx_packets: 359517
enp4s0f0_tx_packets: 23765
enp4s0f1_tx_packets: 36454
Total_tx_packets: 779345
enp130s0f0_tx_packets_phy: 359611
enp130s0f1_tx_packets_phy: 359519
enp4s0f0_tx_packets_phy: 58802
enp4s0f1_tx_packets_phy: 84129
Total_tx_packets_phy: 862061
enp130s0f0_rx_bytes_phy: 2138173
enp130s0f1_rx_bytes_phy: 2994395
enp4s0f0_rx_bytes_phy: 3407757938
enp4s0f1_rx_bytes_phy: 3022327073
Total_rx_bytes_phy: 6435217579
enp130s0f0_rx_packets_phy: 30545
enp130s0f1_rx_packets_phy: 42777
enp4s0f0_rx_packets_phy: 377884
enp4s0f1_rx_packets_phy: 335144
Total_rx_packets_phy: 786350
enp130s0f0_rx_packets: 30546
enp130s0f1_rx_packets: 42778
enp4s0f0_rx_packets: 377872
enp4s0f1_rx_packets: 335143
Total_rx_packets: 786339


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 34.55        Core1: 75.77        
Core2: 89.86        Core3: 43.20        
Core4: 48.78        Core5: 59.98        
Core6: 44.61        Core7: 114.45        
Core8: 102.68        Core9: 46.52        
Core10: 77.70        Core11: 116.03        
Core12: 101.36        Core13: 49.69        
Core14: 29.45        Core15: 21.21        
Core16: 35.88        Core17: 46.90        
Core18: 28.97        Core19: 19.26        
Core20: 39.42        Core21: 18.68        
Core22: 30.04        Core23: 21.83        
Core24: 73.29        Core25: 19.34        
Core26: 27.24        Core27: 26.69        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 53.24
Socket1: 58.20
DDR read Latency(ns)
Socket0: 189.82
Socket1: 1420.61


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 35.55        Core1: 74.35        
Core2: 91.04        Core3: 47.71        
Core4: 36.42        Core5: 72.00        
Core6: 29.53        Core7: 113.70        
Core8: 103.03        Core9: 41.60        
Core10: 60.10        Core11: 114.12        
Core12: 102.02        Core13: 45.34        
Core14: 28.96        Core15: 20.45        
Core16: 38.86        Core17: 42.58        
Core18: 27.69        Core19: 18.79        
Core20: 42.09        Core21: 18.76        
Core22: 29.41        Core23: 21.60        
Core24: 68.46        Core25: 19.53        
Core26: 25.41        Core27: 25.91        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 51.04
Socket1: 58.62
DDR read Latency(ns)
Socket0: 189.90
Socket1: 1483.50


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 38.80        Core1: 73.80        
Core2: 89.78        Core3: 44.44        
Core4: 39.94        Core5: 73.84        
Core6: 38.74        Core7: 113.60        
Core8: 105.47        Core9: 48.05        
Core10: 71.53        Core11: 114.35        
Core12: 104.60        Core13: 41.60        
Core14: 28.63        Core15: 20.80        
Core16: 35.47        Core17: 36.25        
Core18: 27.81        Core19: 18.89        
Core20: 42.58        Core21: 18.45        
Core22: 29.99        Core23: 20.73        
Core24: 68.62        Core25: 19.16        
Core26: 26.13        Core27: 26.46        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 52.57
Socket1: 58.55
DDR read Latency(ns)
Socket0: 192.43
Socket1: 1458.63


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 72.94        Core1: 95.09        
Core2: 93.99        Core3: 47.59        
Core4: 73.92        Core5: 95.72        
Core6: 44.50        Core7: 123.95        
Core8: 116.59        Core9: 38.45        
Core10: 53.34        Core11: 125.45        
Core12: 116.52        Core13: 43.27        
Core14: 33.41        Core15: 21.16        
Core16: 39.24        Core17: 45.89        
Core18: 32.65        Core19: 19.03        
Core20: 32.58        Core21: 19.00        
Core22: 34.53        Core23: 22.82        
Core24: 65.85        Core25: 19.90        
Core26: 30.70        Core27: 27.18        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 65.93
Socket1: 66.49
DDR read Latency(ns)
Socket0: 209.22
Socket1: 1483.29
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 
2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 9084
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6012 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14431918310; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14431920458; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7215963882; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7215963882; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7216072472; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7216072472; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6013491202; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5599661; Consumed Joules: 341.78; Watts: 56.85; Thermal headroom below TjMax: 57
S0; Consumed DRAM energy units: 1519375; Consumed DRAM Joules: 23.25; DRAM Watts: 3.87
S1P0; QPIClocks: 14429669082; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14429675870; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7214918286; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7214918286; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7214864661; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7214864661; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6012437386; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 4839238; Consumed Joules: 295.36; Watts: 49.13; Thermal headroom below TjMax: 55
S1; Consumed DRAM energy units: 914052; Consumed DRAM Joules: 13.98; DRAM Watts: 2.33
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 24a9
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.07   0.29   0.26    0.70      10 M     17 M    0.40    0.59    0.01    0.02      560      145        3     65
   1    1     0.08   0.12   0.64    1.16      48 M     57 M    0.15    0.20    0.06    0.07     6944       40     5127     62
   2    0     0.15   0.59   0.26    0.69    7291 K     10 M    0.27    0.13    0.00    0.01        0       14        6     63
   3    1     0.05   0.61   0.08    0.61    2519 K   3155 K    0.20    0.28    0.01    0.01      504       64       76     62
   4    0     0.08   0.31   0.27    0.72      12 M     19 M    0.37    0.50    0.01    0.02      672      199        3     64
   5    1     0.08   0.13   0.63    1.15      48 M     57 M    0.15    0.19    0.06    0.07     5712      176     4852     62
   6    0     0.03   0.80   0.04    0.67     437 K   1368 K    0.68    0.18    0.00    0.00      672       18       12     64
   7    1     0.09   0.12   0.76    1.20      52 M     62 M    0.16    0.19    0.06    0.07      280      103      329     61
   8    0     0.05   0.07   0.72    1.20      40 M     48 M    0.16    0.19    0.09    0.10     4368     1561        1     63
   9    1     0.02   1.25   0.02    0.79     376 K    623 K    0.40    0.39    0.00    0.00        0       19        8     63
  10    0     0.00   0.44   0.00    0.60     136 K    184 K    0.26    0.19    0.01    0.01       56        5        1     63
  11    1     0.09   0.12   0.74    1.20      54 M     64 M    0.15    0.15    0.06    0.07      336       35       73     61
  12    0     0.05   0.06   0.72    1.20      41 M     49 M    0.16    0.18    0.09    0.11     4424     1517       61     64
  13    1     0.01   0.96   0.01    0.64     220 K    306 K    0.28    0.19    0.00    0.01      112       22        4     62
  14    0     0.07   0.16   0.45    0.95      14 M     21 M    0.34    0.51    0.02    0.03     4032      631       16     64
  15    1     0.06   0.33   0.19    0.60      15 M     23 M    0.32    0.53    0.02    0.04     5040      569       67     62
  16    0     0.06   0.60   0.11    0.64     977 K   3462 K    0.72    0.35    0.00    0.01      168       40        4     64
  17    1     0.00   0.87   0.00    0.60     149 K    221 K    0.32    0.25    0.00    0.01      112       10        2     63
  18    0     0.07   0.17   0.43    0.93      13 M     21 M    0.35    0.52    0.02    0.03     4984      684       16     64
  19    1     0.03   0.21   0.14    0.60      14 M     19 M    0.25    0.57    0.05    0.07     4816      437        1     64
  20    0     0.03   0.49   0.05    0.69     439 K   1732 K    0.75    0.23    0.00    0.01        0       45        6     65
  21    1     0.03   0.20   0.14    0.60      14 M     18 M    0.24    0.57    0.05    0.07     3584      461       16     65
  22    0     0.07   0.16   0.45    0.96      12 M     21 M    0.41    0.52    0.02    0.03     5320      582      218     65
  23    1     0.12   0.70   0.16    0.63    3267 K   5727 K    0.43    0.57    0.00    0.00      280       40       73     64
  24    0     0.02   0.46   0.05    0.60    1374 K   1656 K    0.17    0.11    0.01    0.01       56      184       99     65
  25    1     0.06   0.34   0.16    0.60      14 M     21 M    0.32    0.55    0.03    0.04     4144      477        1     63
  26    0     0.08   0.19   0.44    0.95      11 M     21 M    0.47    0.53    0.01    0.03     3472      569       30     64
  27    1     0.20   0.69   0.28    0.73    6994 K     11 M    0.39    0.57    0.00    0.01      616      125      159     63
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.06   0.20   0.30    0.93     167 M    239 M    0.30    0.41    0.02    0.03    28784     6194      476     57
 SKT    1     0.06   0.23   0.28    0.94     277 M    347 M    0.20    0.34    0.03    0.04    32480     2578    10788     55
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.21   0.29    0.93     445 M    587 M    0.24    0.37    0.03    0.03     N/A     N/A     N/A      N/A

 Instructions retired:   17 G ; Active cycles:   82 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 31.35 %

 C1 core residency: 42.78 %; C3 core residency: 4.29 %; C6 core residency: 21.58 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.21 => corresponds to 5.36 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.57 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       26 G     26 G   |   27%    27%   
 SKT    1     9657 M   9664 M   |   10%    10%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   71 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    42.05    36.87     278.41      19.99         388.98
 SKT   1    10.32     6.65     252.01      12.42         371.71
---------------------------------------------------------------------------------------------------------------
       *    52.38    43.52     530.42      32.41         377.82
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s2_n2_ltx_rrx/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 267c
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  2106.45 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  1615.95 --|
|-- Mem Ch  2: Reads (MB/s):  7779.18 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  7676.34 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  7779.18 --||-- NODE 1 Mem Read (MB/s) :  2106.45 --|
|-- NODE 0 Mem Write(MB/s) :  7676.34 --||-- NODE 1 Mem Write(MB/s) :  1615.95 --|
|-- NODE 0 P. Write (T/s):     119361 --||-- NODE 1 P. Write (T/s):      37581 --|
|-- NODE 0 Memory (MB/s):    15455.52 --||-- NODE 1 Memory (MB/s):     3722.41 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       9885.63                --|
            |--                System Write Throughput(MB/s):       9292.29                --|
            |--               System Memory Throughput(MB/s):      19177.93                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 27ac
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     379 K       382 K    26 M   134 M    110 M     0     667 K
 1     112 M       276      18 M   132 M    420 K     0     655 K
-----------------------------------------------------------------------
 *     113 M       382 K    45 M   266 M    110 M     0    1322 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 96.82        Core1: 71.60        
Core2: 57.79        Core3: 44.18        
Core4: 49.52        Core5: 62.31        
Core6: 66.95        Core7: 109.04        
Core8: 25.93        Core9: 47.46        
Core10: 75.30        Core11: 97.94        
Core12: 28.77        Core13: 41.38        
Core14: 24.55        Core15: 19.61        
Core16: 36.06        Core17: 42.50        
Core18: 25.07        Core19: 18.79        
Core20: 50.96        Core21: 18.55        
Core22: 24.33        Core23: 24.03        
Core24: 52.07        Core25: 18.45        
Core26: 20.58        Core27: 25.22        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.34
Socket1: 55.37
DDR read Latency(ns)
Socket0: 182.68
Socket1: 1232.83


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 89.66        Core1: 60.08        
Core2: 58.24        Core3: 44.37        
Core4: 30.67        Core5: 68.57        
Core6: 83.22        Core7: 109.82        
Core8: 35.18        Core9: 43.43        
Core10: 89.63        Core11: 95.50        
Core12: 26.56        Core13: 47.65        
Core14: 25.27        Core15: 21.37        
Core16: 40.92        Core17: 34.40        
Core18: 24.66        Core19: 19.47        
Core20: 48.91        Core21: 19.63        
Core22: 25.43        Core23: 21.65        
Core24: 49.94        Core25: 19.69        
Core26: 21.30        Core27: 27.63        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 37.40
Socket1: 57.20
DDR read Latency(ns)
Socket0: 177.03
Socket1: 1145.82
irq_total: 246646.763504886
cpu_total: 27.05
cpu_0: 57.11
cpu_1: 39.69
cpu_2: 11.64
cpu_3: 8.38
cpu_4: 43.09
cpu_5: 46.48
cpu_6: 12.70
cpu_7: 64.36
cpu_8: 39.16
cpu_9: 1.06
cpu_10: 11.17
cpu_11: 57.91
cpu_12: 32.31
cpu_13: 8.44
cpu_14: 41.56
cpu_15: 29.26
cpu_16: 9.97
cpu_17: 0.93
cpu_18: 36.17
cpu_19: 24.00
cpu_20: 1.93
cpu_21: 23.94
cpu_22: 35.51
cpu_23: 18.28
cpu_24: 1.86
cpu_25: 24.40
cpu_26: 48.94
cpu_27: 27.19
enp130s0f0_tx_packets: 374846
enp130s0f1_tx_packets: 374807
enp4s0f0_tx_packets: 32866
enp4s0f1_tx_packets: 36272
Total_tx_packets: 818791
enp130s0f0_rx_packets_phy: 32660
enp130s0f1_rx_packets_phy: 29707
enp4s0f0_rx_packets_phy: 398348
enp4s0f1_rx_packets_phy: 357663
Total_rx_packets_phy: 818378
enp130s0f0_rx_packets: 32662
enp130s0f1_rx_packets: 29706
enp4s0f0_rx_packets: 398339
enp4s0f1_rx_packets: 357673
Total_rx_packets: 818380
enp130s0f0_rx_bytes_phy: 2286263
enp130s0f1_rx_bytes_phy: 2079498
enp4s0f0_rx_bytes_phy: 3592270640
enp4s0f1_rx_bytes_phy: 3225400340
Total_rx_bytes_phy: 6822036741
enp130s0f0_tx_bytes: 3378862736
enp130s0f1_tx_bytes: 3378516693
enp4s0f0_tx_bytes: 2169164
enp4s0f1_tx_bytes: 2393978
Total_tx_bytes: 6761942571
enp130s0f0_tx_bytes_phy: 3380299190
enp130s0f1_tx_bytes_phy: 3379946397
enp4s0f0_tx_bytes_phy: 4500155
enp4s0f1_tx_bytes_phy: 5709021
Total_tx_bytes_phy: 6770454763
enp130s0f0_rx_bytes: 2155711
enp130s0f1_rx_bytes: 1960639
enp4s0f0_rx_bytes: 3570471103
enp4s0f1_rx_bytes: 3206550060
Total_rx_bytes: 6781137513
enp130s0f0_tx_packets_phy: 374839
enp130s0f1_tx_packets_phy: 374799
enp4s0f0_tx_packets_phy: 67233
enp4s0f1_tx_packets_phy: 85803
Total_tx_packets_phy: 902674


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 96.16        Core1: 60.80        
Core2: 55.54        Core3: 41.16        
Core4: 41.92        Core5: 61.78        
Core6: 63.74        Core7: 107.27        
Core8: 35.82        Core9: 41.25        
Core10: 74.47        Core11: 100.53        
Core12: 26.62        Core13: 45.42        
Core14: 23.78        Core15: 19.89        
Core16: 40.53        Core17: 44.23        
Core18: 23.77        Core19: 17.90        
Core20: 55.75        Core21: 17.98        
Core22: 24.06        Core23: 22.66        
Core24: 49.75        Core25: 18.08        
Core26: 20.94        Core27: 25.64        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 38.86
Socket1: 53.83
DDR read Latency(ns)
Socket0: 182.90
Socket1: 1264.92


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 93.70        Core1: 66.88        
Core2: 58.78        Core3: 44.03        
Core4: 39.66        Core5: 62.31        
Core6: 76.10        Core7: 107.91        
Core8: 36.16        Core9: 45.13        
Core10: 80.68        Core11: 95.40        
Core12: 27.82        Core13: 46.18        
Core14: 24.37        Core15: 20.86        
Core16: 35.08        Core17: 45.80        
Core18: 24.48        Core19: 18.86        
Core20: 54.84        Core21: 18.80        
Core22: 24.42        Core23: 23.14        
Core24: 56.54        Core25: 18.53        
Core26: 21.91        Core27: 26.07        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.15
Socket1: 55.53
DDR read Latency(ns)
Socket0: 176.65
Socket1: 1187.01


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 93.76        Core1: 65.36        
Core2: 58.58        Core3: 42.73        
Core4: 40.47        Core5: 61.48        
Core6: 75.16        Core7: 108.63        
Core8: 35.93        Core9: 48.15        
Core10: 81.58        Core11: 96.97        
Core12: 27.03        Core13: 46.85        
Core14: 25.43        Core15: 20.17        
Core16: 42.20        Core17: 45.36        
Core18: 24.83        Core19: 18.85        
Core20: 51.45        Core21: 18.76        
Core22: 24.96        Core23: 23.15        
Core24: 31.80        Core25: 19.01        
Core26: 21.22        Core27: 26.61        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 39.26
Socket1: 55.37
DDR read Latency(ns)
Socket0: 180.01
Socket1: 1198.27


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 97.98        Core1: 60.10        
Core2: 55.05        Core3: 40.90        
Core4: 43.37        Core5: 57.57        
Core6: 47.39        Core7: 107.02        
Core8: 34.44        Core9: 40.04        
Core10: 78.93        Core11: 106.21        
Core12: 27.18        Core13: 45.03        
Core14: 24.16        Core15: 19.31        
Core16: 40.91        Core17: 43.62        
Core18: 23.43        Core19: 17.66        
Core20: 53.86        Core21: 17.99        
Core22: 24.05        Core23: 22.16        
Core24: 48.19        Core25: 17.84        
Core26: 19.73        Core27: 25.03        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 38.57
Socket1: 53.02
DDR read Latency(ns)
Socket0: 184.83
Socket1: 1274.60
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 
0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 10772
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6006 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14415475138; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14415490694; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7207750820; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7207750820; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7207823672; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7207823672; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6006625006; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5359037; Consumed Joules: 327.09; Watts: 54.46; Thermal headroom below TjMax: 58
S0; Consumed DRAM energy units: 1549531; Consumed DRAM Joules: 23.71; DRAM Watts: 3.95
S1P0; QPIClocks: 14415764554; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14415773954; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7207996186; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7207996186; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7207904918; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7207904918; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6006678180; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 4746312; Consumed Joules: 289.69; Watts: 48.23; Thermal headroom below TjMax: 55
S1; Consumed DRAM energy units: 1008226; Consumed DRAM Joules: 15.43; DRAM Watts: 2.57
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2b4a
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.03   0.05   0.69    1.20      47 M     55 M    0.15    0.17    0.15    0.17     5600     3299        5     64
   1    1     0.12   0.35   0.34    0.80      38 M     43 M    0.13    0.34    0.03    0.04     2688       33     3803     63
   2    0     0.06   0.60   0.10    0.63    3699 K   4795 K    0.23    0.12    0.01    0.01        0       42        4     63
   3    1     0.05   0.65   0.08    0.60    2499 K   3116 K    0.20    0.30    0.00    0.01      560       66      116     63
   4    0     0.07   0.17   0.38    0.86      18 M     29 M    0.35    0.49    0.03    0.04      728      718        2     64
   5    1     0.17   0.38   0.46    0.93      39 M     49 M    0.20    0.33    0.02    0.03     3136      389     3980     63
   6    0     0.08   0.68   0.12    0.68    3764 K   4418 K    0.15    0.30    0.00    0.01      392       66        5     64
   7    1     0.07   0.10   0.69    1.19      56 M     66 M    0.15    0.15    0.08    0.09     3528       61     5612     62
   8    0     0.12   0.24   0.49    0.96      19 M     30 M    0.37    0.44    0.02    0.03     1568      570        0     63
   9    1     0.01   1.26   0.01    0.65     191 K    304 K    0.37    0.17    0.00    0.00      112        4        8     63
  10    0     0.05   0.59   0.08    0.67    2870 K   3682 K    0.22    0.14    0.01    0.01        0       43        6     63
  11    1     0.03   0.05   0.57    1.13      53 M     61 M    0.13    0.13    0.20    0.23     3192       27     5359     62
  12    0     0.10   0.24   0.42    0.91      15 M     24 M    0.38    0.54    0.01    0.02     2072      405      147     63
  13    1     0.04   0.53   0.08    0.63    2478 K   4288 K    0.42    0.23    0.01    0.01     1792       61       56     62
  14    0     0.08   0.19   0.44    0.96      12 M     21 M    0.40    0.55    0.02    0.03     4536      929       52     63
  15    1     0.06   0.30   0.20    0.61      15 M     22 M    0.33    0.56    0.03    0.04     4312     1413       72     62
  16    0     0.05   0.66   0.08    0.63    1366 K   3054 K    0.55    0.18    0.00    0.01      392       40        4     63
  17    1     0.00   0.47   0.00    0.60     169 K    253 K    0.33    0.21    0.01    0.02       56        8        5     64
  18    0     0.04   0.12   0.31    0.79      10 M     17 M    0.38    0.59    0.03    0.04     4648      967       18     64
  19    1     0.03   0.21   0.16    0.60      14 M     19 M    0.28    0.59    0.04    0.06     4144     1544        1     64
  20    0     0.00   0.22   0.01    0.60     228 K    555 K    0.59    0.14    0.01    0.02      280       33        5     65
  21    1     0.03   0.20   0.15    0.60      12 M     18 M    0.29    0.61    0.04    0.06     5320     1686        2     65
  22    0     0.04   0.12   0.32    0.79      10 M     17 M    0.40    0.58    0.03    0.05     4704      967       37     65
  23    1     0.12   0.69   0.17    0.61    3379 K   5772 K    0.41    0.55    0.00    0.00      336       48      105     65
  24    0     0.01   0.45   0.03    0.71     458 K   1042 K    0.56    0.27    0.00    0.01      392       18       25     65
  25    1     0.03   0.21   0.15    0.60      12 M     18 M    0.30    0.61    0.04    0.06     5040     1673        2     64
  26    0     0.14   0.24   0.61    1.15      11 M     25 M    0.55    0.54    0.01    0.02     3752      975        6     63
  27    1     0.18   0.74   0.24    0.67    5371 K   9857 K    0.46    0.51    0.00    0.01      336      182      133     63
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.06   0.21   0.29    0.92     158 M    238 M    0.34    0.46    0.02    0.03    29064     9072      316     57
 SKT    1     0.07   0.29   0.24    0.82     255 M    322 M    0.21    0.39    0.03    0.03    34552     7195    19254     55
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.25   0.26    0.88     414 M    560 M    0.26    0.42    0.02    0.03     N/A     N/A     N/A      N/A

 Instructions retired:   18 G ; Active cycles:   74 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 30.11 %

 C1 core residency: 41.99 %; C3 core residency: 4.51 %; C6 core residency: 23.39 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.25 => corresponds to 6.14 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.62 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       25 G     25 G   |   26%    26%   
 SKT    1       10 G     10 G   |   10%    10%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   72 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    39.59    38.35     276.97      19.94         338.19
 SKT   1    10.14     8.10     243.12      12.90         318.13
---------------------------------------------------------------------------------------------------------------
       *    49.73    46.45     520.09      32.84         325.40
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s2_n2_ltx_rrx/4.14.0-unsafe>
 in collect mem bw

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2d21
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  1977.67 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  1360.49 --|
|-- Mem Ch  2: Reads (MB/s):  8212.48 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):  6999.00 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :  8212.48 --||-- NODE 1 Mem Read (MB/s) :  1977.67 --|
|-- NODE 0 Mem Write(MB/s) :  6999.00 --||-- NODE 1 Mem Write(MB/s) :  1360.49 --|
|-- NODE 0 P. Write (T/s):     120341 --||-- NODE 1 P. Write (T/s):      37365 --|
|-- NODE 0 Memory (MB/s):    15211.48 --||-- NODE 1 Memory (MB/s):     3338.16 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):      10190.15                --|
            |--                System Write Throughput(MB/s):       8359.49                --|
            |--               System Memory Throughput(MB/s):      18549.64                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 2e47
Program exited with status 0
Cleaning upSkt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0     332 K       361 K    22 M   123 M    105 M   372     553 K
 1      99 M        12      22 M   118 M    367 K    48     544 K
-----------------------------------------------------------------------
 *      99 M       361 K    44 M   242 M    105 M   420    1097 K


 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.25        Core1: 82.60        
Core2: 60.53        Core3: 52.73        
Core4: 94.35        Core5: 74.88        
Core6: 73.32        Core7: 113.14        
Core8: 64.89        Core9: 49.46        
Core10: 64.92        Core11: 103.35        
Core12: 101.78        Core13: 52.04        
Core14: 33.19        Core15: 20.70        
Core16: 40.16        Core17: 54.62        
Core18: 32.48        Core19: 20.87        
Core20: 96.84        Core21: 20.49        
Core22: 32.27        Core23: 31.40        
Core24: 45.78        Core25: 21.06        
Core26: 31.11        Core27: 33.67        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 60.18
Socket1: 62.22
DDR read Latency(ns)
Socket0: 194.36
Socket1: 1238.96


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 37.02        Core1: 73.84        
Core2: 45.60        Core3: 49.29        
Core4: 102.56        Core5: 64.84        
Core6: 58.60        Core7: 120.13        
Core8: 94.38        Core9: 46.81        
Core10: 65.73        Core11: 122.06        
Core12: 96.78        Core13: 47.81        
Core14: 32.71        Core15: 19.09        
Core16: 39.97        Core17: 46.51        
Core18: 32.72        Core19: 19.86        
Core20: 92.89        Core21: 19.42        
Core22: 31.27        Core23: 30.07        
Core24: 33.35        Core25: 19.16        
Core26: 31.17        Core27: 26.52        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 62.79
Socket1: 58.91
DDR read Latency(ns)
Socket0: 206.51
Socket1: 1301.38
irq_total: 206747.763089082
cpu_total: 29.29
cpu_0: 36.94
cpu_1: 62.59
cpu_2: 3.06
cpu_3: 13.55
cpu_4: 66.78
cpu_5: 42.79
cpu_6: 18.74
cpu_7: 60.00
cpu_8: 65.65
cpu_9: 1.00
cpu_10: 1.93
cpu_11: 47.44
cpu_12: 72.16
cpu_13: 6.38
cpu_14: 40.86
cpu_15: 23.19
cpu_16: 11.56
cpu_17: 0.80
cpu_18: 40.47
cpu_19: 22.99
cpu_20: 11.56
cpu_21: 26.71
cpu_22: 39.93
cpu_23: 22.79
cpu_24: 4.25
cpu_25: 23.46
cpu_26: 40.27
cpu_27: 12.29
enp130s0f0_rx_packets_phy: 38230
enp130s0f1_rx_packets_phy: 23946
enp4s0f0_rx_packets_phy: 366412
enp4s0f1_rx_packets_phy: 304296
Total_rx_packets_phy: 732884
enp130s0f0_tx_packets: 336679
enp130s0f1_tx_packets: 336538
enp4s0f0_tx_packets: 16478
enp4s0f1_tx_packets: 39832
Total_tx_packets: 729527
enp130s0f0_rx_bytes: 2523211
enp130s0f1_rx_bytes: 1580412
enp4s0f0_rx_bytes: 3285883422
enp4s0f1_rx_bytes: 2728911154
Total_rx_bytes: 6018898199
enp130s0f0_rx_bytes_phy: 2676105
enp130s0f1_rx_bytes_phy: 1676246
enp4s0f0_rx_bytes_phy: 3304299971
enp4s0f1_rx_bytes_phy: 2744127239
Total_rx_bytes_phy: 6052779561
enp130s0f0_tx_bytes: 3034829632
enp130s0f1_tx_bytes: 3033562077
enp4s0f0_tx_bytes: 1087566
enp4s0f1_tx_bytes: 2628960
Total_tx_bytes: 6072108235
enp130s0f0_tx_packets_phy: 336675
enp130s0f1_tx_packets_phy: 336545
enp4s0f0_tx_packets_phy: 51706
enp4s0f1_tx_packets_phy: 84316
Total_tx_packets_phy: 809242
enp130s0f0_tx_bytes_phy: 3036138599
enp130s0f1_tx_bytes_phy: 3034966400
enp4s0f0_tx_bytes_phy: 3408054
enp4s0f1_tx_bytes_phy: 5635264
Total_tx_bytes_phy: 6080148317
enp130s0f0_rx_packets: 38230
enp130s0f1_rx_packets: 23945
enp4s0f0_rx_packets: 366396
enp4s0f1_rx_packets: 304296
Total_rx_packets: 732867


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 41.20        Core1: 76.93        
Core2: 54.93        Core3: 47.78        
Core4: 99.04        Core5: 72.67        
Core6: 62.55        Core7: 117.31        
Core8: 85.70        Core9: 44.00        
Core10: 63.80        Core11: 109.54        
Core12: 103.50        Core13: 49.76        
Core14: 33.08        Core15: 19.27        
Core16: 33.45        Core17: 36.81        
Core18: 33.35        Core19: 19.58        
Core20: 91.04        Core21: 19.45        
Core22: 31.99        Core23: 29.93        
Core24: 47.28        Core25: 19.70        
Core26: 31.60        Core27: 28.56        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 63.20
Socket1: 58.94
DDR read Latency(ns)
Socket0: 202.45
Socket1: 1304.86


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 42.41        Core1: 75.62        
Core2: 56.50        Core3: 48.32        
Core4: 103.97        Core5: 68.20        
Core6: 63.47        Core7: 120.69        
Core8: 96.06        Core9: 50.16        
Core10: 66.41        Core11: 119.51        
Core12: 110.06        Core13: 49.53        
Core14: 32.44        Core15: 19.06        
Core16: 41.58        Core17: 47.53        
Core18: 33.53        Core19: 19.75        
Core20: 96.17        Core21: 19.42        
Core22: 31.36        Core23: 29.30        
Core24: 44.29        Core25: 19.21        
Core26: 31.79        Core27: 26.06        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 66.32
Socket1: 59.41
DDR read Latency(ns)
Socket0: 206.07
Socket1: 1358.68


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 44.43        Core1: 76.05        
Core2: 60.11        Core3: 47.72        
Core4: 113.75        Core5: 60.84        
Core6: 66.14        Core7: 126.29        
Core8: 121.99        Core9: 40.72        
Core10: 59.99        Core11: 134.57        
Core12: 122.82        Core13: 47.09        
Core14: 34.87        Core15: 18.68        
Core16: 41.84        Core17: 20.51        
Core18: 34.45        Core19: 19.48        
Core20: 88.78        Core21: 19.49        
Core22: 33.65        Core23: 29.00        
Core24: 46.84        Core25: 19.14        
Core26: 33.32        Core27: 26.07        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 73.07
Socket1: 59.51
DDR read Latency(ns)
Socket0: 218.09
Socket1: 1343.72


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 41.06        Core1: 78.20        
Core2: 56.17        Core3: 48.40        
Core4: 99.72        Core5: 70.45        
Core6: 52.03        Core7: 116.78        
Core8: 95.54        Core9: 40.34        
Core10: 61.94        Core11: 118.00        
Core12: 104.62        Core13: 49.93        
Core14: 33.80        Core15: 19.72        
Core16: 40.38        Core17: 39.62        
Core18: 33.31        Core19: 20.10        
Core20: 88.82        Core21: 19.58        
Core22: 32.56        Core23: 29.50        
Core24: 53.99        Core25: 19.64        
Core26: 33.13        Core27: 29.39        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 65.25
Socket1: 60.34
DDR read Latency(ns)
Socket0: 204.96
Socket1: 1321.33
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200
 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 12465
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6014 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14433616210; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14433630110; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7216823304; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7216823304; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7216911821; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7216911821; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6014360968; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 5391988; Consumed Joules: 329.10; Watts: 54.72; Thermal headroom below TjMax: 57
S0; Consumed DRAM energy units: 1564458; Consumed DRAM Joules: 23.94; DRAM Watts: 3.98
S1P0; QPIClocks: 14434349290; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14434360874; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7217268380; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7217268380; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7217190673; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7217190673; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6014410533; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 4815165; Consumed Joules: 293.89; Watts: 48.87; Thermal headroom below TjMax: 56
S1; Consumed DRAM energy units: 1000495; Consumed DRAM Joules: 15.31; DRAM Watts: 2.55
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 31e7
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.10   0.32   0.31    0.77      10 M     17 M    0.37    0.55    0.01    0.02      448      236        0     65
   1    1     0.16   0.21   0.77    1.22      56 M     70 M    0.20    0.23    0.03    0.04     3808     1242     6884     62
   2    0     0.01   0.47   0.03    0.60     449 K   1050 K    0.57    0.14    0.00    0.01      168       15        4     63
   3    1     0.07   0.59   0.11    0.61    3446 K   4448 K    0.23    0.39    0.01    0.01      168       90      109     63
   4    0     0.08   0.10   0.79    1.21      43 M     52 M    0.19    0.24    0.05    0.06     4536     2262        2     63
   5    1     0.13   0.28   0.46    0.96      34 M     41 M    0.16    0.33    0.03    0.03     1680      307     3114     63
   6    0     0.11   0.68   0.16    0.66    4258 K   5998 K    0.29    0.29    0.00    0.01      168       54       13     63
   7    1     0.06   0.09   0.72    1.20      50 M     59 M    0.14    0.16    0.08    0.09     7280       16     4236     61
   8    0     0.11   0.14   0.76    1.16      33 M     43 M    0.22    0.31    0.03    0.04      448     1635     1161     63
   9    1     0.01   1.05   0.01    0.60     224 K    367 K    0.39    0.15    0.00    0.00        0        5        7     63
  10    0     0.00   0.16   0.01    0.60     226 K    539 K    0.58    0.14    0.01    0.02      112        9        5     63
  11    1     0.04   0.07   0.49    1.01      43 M     49 M    0.12    0.17    0.12    0.14     2352        3     3738     62
  12    0     0.09   0.11   0.86    1.21      44 M     54 M    0.18    0.25    0.05    0.06     7168     2388      148     63
  13    1     0.03   0.43   0.06    0.61    1800 K   3274 K    0.45    0.23    0.01    0.01      224       39       48     62
  14    0     0.04   0.11   0.34    0.83      11 M     17 M    0.35    0.53    0.03    0.05     3976      882        8     64
  15    1     0.03   0.19   0.15    0.60      13 M     18 M    0.26    0.56    0.05    0.07     4480     1207        2     63
  16    0     0.07   0.67   0.11    0.65    1223 K   3565 K    0.66    0.42    0.00    0.00       56       55        4     64
  17    1     0.01   0.97   0.01    0.62     232 K    314 K    0.26    0.21    0.00    0.01      392       10        5     64
  18    0     0.03   0.09   0.33    0.82      11 M     17 M    0.33    0.53    0.04    0.06     3864      852        6     64
  19    1     0.03   0.19   0.15    0.60      14 M     19 M    0.25    0.54    0.05    0.07     4424     1205        2     64
  20    0     0.05   0.55   0.09    0.65    3457 K   4296 K    0.20    0.15    0.01    0.01      168      183        5     65
  21    1     0.06   0.35   0.18    0.60      14 M     21 M    0.34    0.54    0.02    0.04     5040     1080        3     64
  22    0     0.03   0.11   0.32    0.80      11 M     17 M    0.34    0.54    0.03    0.05     4088      842       37     65
  23    1     0.13   0.66   0.19    0.62    4435 K   7146 K    0.38    0.55    0.00    0.01      224       95      116     64
  24    0     0.01   0.36   0.04    0.61     610 K   1419 K    0.57    0.10    0.00    0.01      112       14        4     65
  25    1     0.03   0.21   0.15    0.60      14 M     19 M    0.27    0.55    0.05    0.06     4816     1246        1     64
  26    0     0.04   0.12   0.33    0.82      11 M     17 M    0.35    0.54    0.03    0.04     4312      927        9     65
  27    1     0.09   0.63   0.14    0.65    2638 K   3523 K    0.25    0.49    0.00    0.00     1008       54       89     64
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.06   0.17   0.32    0.95     188 M    255 M    0.26    0.39    0.02    0.03    29624    10354     1406     57
 SKT    1     0.06   0.24   0.26    0.88     255 M    319 M    0.20    0.36    0.03    0.04    35896     6599    18354     56
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.20   0.29    0.92     443 M    574 M    0.23    0.37    0.03    0.03     N/A     N/A     N/A      N/A

 Instructions retired:   16 G ; Active cycles:   80 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 31.45 %

 C1 core residency: 38.14 %; C3 core residency: 5.39 %; C6 core residency: 25.02 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.20 => corresponds to 5.10 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.47 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0       23 G     24 G   |   24%    24%   
 SKT    1       11 G     10 G   |   11%    11%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   70 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0    40.05    36.76     277.25      19.93         366.71
 SKT   1    10.60     7.69     245.32      12.73         329.30
---------------------------------------------------------------------------------------------------------------
       *    50.64    44.44     522.57      32.66         344.61
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
