<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>ecore_hsi_common.h source code [dpdk_1805/drivers/net/qede/base/ecore_hsi_common.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="atten_status_block,common_event_opcode,common_ramrod_cmd_id,core_error_handle,core_event_opcode,core_l4_pseudo_checksum_mode,core_ll2_port_stats,core_ll2_pstorm_per_queue_stat,core_ll2_rx_prod,core_ll2_tstorm_per_queue_stat,core_ll2_ustorm_per_queue_stat,core_ramrod_cmd_id,core_roce_flavor_type,core_rx_action_on_error,core_rx_bd,core_rx_bd_union,core_rx_bd_with_buff_len,core_rx_cqe_opaque_data,core_rx_cqe_type,core_rx_cqe_union,core_rx_fast_path_cqe,core_rx_gsi_offload_cqe,core_rx_slow_path_cqe,core_rx_start_ramrod_data,core_rx_stop_ramrod_data,core_tx_bd,core_tx_bd_data,core_tx_dest,core_tx_start_ramrod_data,core_tx_stop_ramrod_data,core_tx_update_ramrod_data,dcb_dscp_update_mode,dmae_cmd,dmae_cmd_c_dst_enum,dmae_cmd_comp_crc_en_enum,dmae_cmd_comp_func_enum,dmae_cmd_comp_word_en_enum,dmae_cmd_dst_enum,dmae_cmd_error_handling_enum,dmae_cmd_src_enum,e4_core_conn_context,e4_mstorm_core_conn_ag_ctx,e4_tstorm_core_conn_ag_ctx,e4_ustorm_core_conn_ag_ctx,e4_xstorm_core_conn_ag_ctx,e4_ystorm_core_conn_ag_ctx,eth_mstorm_per_pf_stat,eth_mstorm_per_queue_stat,eth_pstorm_per_pf_stat,eth_pstorm_per_queue_stat,eth_rx_rate_limit,eth_ustorm_per_pf_stat,eth_ustorm_per_queue_stat,event_ring_data,event_ring_element,event_ring_entry,event_ring_next_addr,fw_asserts_ram_section,fw_flow_ctrl_mode,fw_info,fw_info_location,fw_ver_info,fw_ver_num,gft_profile_type,hsi_fp_ver_struct,igu_cleanup,igu_command,igu_command_reg_ctrl,igu_mapping_line,igu_msix_vector,initial_cleanup_eqe_data,integ_phase,iwarp_ll2_tx_queues,malicious_vf_eqe_data,malicious_vf_error_id,mstorm_core_conn_st_ctx,mstorm_non_trigger_vf_zone,mstorm_vf_zone,outer_tag_config_struct,personality_type,pf_start_ramrod_data,pf_start_tunnel_config,pf_update_ramrod_data,pf_update_tunnel_config,ports_mode,protocol_dcb_data,protocol_version_array_key,prs_reg_encapsulation_type_en,pstorm_core_conn_st_ctx,pstorm_non_trigger_vf_zone,pstorm_vf_zone,pxp_tph_st_hint,qm_rf_bypass_mask,qm_rf_opportunistic_mask,qm_rf_pq_map_e4,ramrod_header,rdma_rcv_stats,rdma_sent_stats,rl_update_ramrod_data,sdm_agg_int_comp_params,sdm_op_gen,slow_path_element,tstorm_non_trigger_vf_zone,tstorm_per_port_stat,tstorm_vf_zone,tunnel_clss,ustorm_core_conn_st_ctx,ustorm_non_trigger_vf_zone,ustorm_trigger_vf_zone,ustorm_vf_zone,vf_pf_channel_data,vf_pf_channel_eqe_data,vf_start_ramrod_data,vf_stop_ramrod_data,vf_zone_size_mode,vlan_header,xstorm_core_conn_st_ctx,ystorm_core_conn_ag_ctx,ystorm_core_conn_st_ctx "/>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'dpdk_1805/drivers/net/qede/base/ecore_hsi_common.h'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>dpdk_1805</a>/<a href='../../..'>drivers</a>/<a href='../..'>net</a>/<a href='..'>qede</a>/<a href='./'>base</a>/<a href='ecore_hsi_common.h.html'>ecore_hsi_common.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/* SPDX-License-Identifier: BSD-3-Clause</i></td></tr>
<tr><th id="2">2</th><td><i> * Copyright (c) 2016 - 2018 Cavium Inc.</i></td></tr>
<tr><th id="3">3</th><td><i> * All rights reserved.</i></td></tr>
<tr><th id="4">4</th><td><i> * www.cavium.com</i></td></tr>
<tr><th id="5">5</th><td><i> */</i></td></tr>
<tr><th id="6">6</th><td></td></tr>
<tr><th id="7">7</th><td><u>#<span data-ppcond="7">ifndef</span> <span class="macro" data-ref="_M/__ECORE_HSI_COMMON__">__ECORE_HSI_COMMON__</span></u></td></tr>
<tr><th id="8">8</th><td><u>#define <dfn class="macro" id="_M/__ECORE_HSI_COMMON__" data-ref="_M/__ECORE_HSI_COMMON__">__ECORE_HSI_COMMON__</dfn></u></td></tr>
<tr><th id="9">9</th><td><i>/********************************/</i></td></tr>
<tr><th id="10">10</th><td><i>/* Add include to common target */</i></td></tr>
<tr><th id="11">11</th><td><i>/********************************/</i></td></tr>
<tr><th id="12">12</th><td><u>#include <a href="common_hsi.h.html">"common_hsi.h"</a></u></td></tr>
<tr><th id="13">13</th><td></td></tr>
<tr><th id="14">14</th><td></td></tr>
<tr><th id="15">15</th><td><i>/*</i></td></tr>
<tr><th id="16">16</th><td><i> * opcodes for the event ring</i></td></tr>
<tr><th id="17">17</th><td><i> */</i></td></tr>
<tr><th id="18">18</th><td><b>enum</b> <dfn class="type def" id="common_event_opcode" title='common_event_opcode' data-ref="common_event_opcode">common_event_opcode</dfn> {</td></tr>
<tr><th id="19">19</th><td>	<dfn class="enum" id="COMMON_EVENT_PF_START" title='COMMON_EVENT_PF_START' data-ref="COMMON_EVENT_PF_START">COMMON_EVENT_PF_START</dfn>,</td></tr>
<tr><th id="20">20</th><td>	<dfn class="enum" id="COMMON_EVENT_PF_STOP" title='COMMON_EVENT_PF_STOP' data-ref="COMMON_EVENT_PF_STOP">COMMON_EVENT_PF_STOP</dfn>,</td></tr>
<tr><th id="21">21</th><td>	<dfn class="enum" id="COMMON_EVENT_VF_START" title='COMMON_EVENT_VF_START' data-ref="COMMON_EVENT_VF_START">COMMON_EVENT_VF_START</dfn>,</td></tr>
<tr><th id="22">22</th><td>	<dfn class="enum" id="COMMON_EVENT_VF_STOP" title='COMMON_EVENT_VF_STOP' data-ref="COMMON_EVENT_VF_STOP">COMMON_EVENT_VF_STOP</dfn>,</td></tr>
<tr><th id="23">23</th><td>	<dfn class="enum" id="COMMON_EVENT_VF_PF_CHANNEL" title='COMMON_EVENT_VF_PF_CHANNEL' data-ref="COMMON_EVENT_VF_PF_CHANNEL">COMMON_EVENT_VF_PF_CHANNEL</dfn>,</td></tr>
<tr><th id="24">24</th><td>	<dfn class="enum" id="COMMON_EVENT_VF_FLR" title='COMMON_EVENT_VF_FLR' data-ref="COMMON_EVENT_VF_FLR">COMMON_EVENT_VF_FLR</dfn>,</td></tr>
<tr><th id="25">25</th><td>	<dfn class="enum" id="COMMON_EVENT_PF_UPDATE" title='COMMON_EVENT_PF_UPDATE' data-ref="COMMON_EVENT_PF_UPDATE">COMMON_EVENT_PF_UPDATE</dfn>,</td></tr>
<tr><th id="26">26</th><td>	<dfn class="enum" id="COMMON_EVENT_MALICIOUS_VF" title='COMMON_EVENT_MALICIOUS_VF' data-ref="COMMON_EVENT_MALICIOUS_VF">COMMON_EVENT_MALICIOUS_VF</dfn>,</td></tr>
<tr><th id="27">27</th><td>	<dfn class="enum" id="COMMON_EVENT_RL_UPDATE" title='COMMON_EVENT_RL_UPDATE' data-ref="COMMON_EVENT_RL_UPDATE">COMMON_EVENT_RL_UPDATE</dfn>,</td></tr>
<tr><th id="28">28</th><td>	<dfn class="enum" id="COMMON_EVENT_EMPTY" title='COMMON_EVENT_EMPTY' data-ref="COMMON_EVENT_EMPTY">COMMON_EVENT_EMPTY</dfn>,</td></tr>
<tr><th id="29">29</th><td>	<dfn class="enum" id="MAX_COMMON_EVENT_OPCODE" title='MAX_COMMON_EVENT_OPCODE' data-ref="MAX_COMMON_EVENT_OPCODE">MAX_COMMON_EVENT_OPCODE</dfn></td></tr>
<tr><th id="30">30</th><td>};</td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td></td></tr>
<tr><th id="33">33</th><td><i>/*</i></td></tr>
<tr><th id="34">34</th><td><i> * Common Ramrod Command IDs</i></td></tr>
<tr><th id="35">35</th><td><i> */</i></td></tr>
<tr><th id="36">36</th><td><b>enum</b> <dfn class="type def" id="common_ramrod_cmd_id" title='common_ramrod_cmd_id' data-ref="common_ramrod_cmd_id">common_ramrod_cmd_id</dfn> {</td></tr>
<tr><th id="37">37</th><td>	<dfn class="enum" id="COMMON_RAMROD_UNUSED" title='COMMON_RAMROD_UNUSED' data-ref="COMMON_RAMROD_UNUSED">COMMON_RAMROD_UNUSED</dfn>,</td></tr>
<tr><th id="38">38</th><td>	<dfn class="enum" id="COMMON_RAMROD_PF_START" title='COMMON_RAMROD_PF_START' data-ref="COMMON_RAMROD_PF_START">COMMON_RAMROD_PF_START</dfn> <i>/* PF Function Start Ramrod */</i>,</td></tr>
<tr><th id="39">39</th><td>	<dfn class="enum" id="COMMON_RAMROD_PF_STOP" title='COMMON_RAMROD_PF_STOP' data-ref="COMMON_RAMROD_PF_STOP">COMMON_RAMROD_PF_STOP</dfn> <i>/* PF Function Stop Ramrod */</i>,</td></tr>
<tr><th id="40">40</th><td>	<dfn class="enum" id="COMMON_RAMROD_VF_START" title='COMMON_RAMROD_VF_START' data-ref="COMMON_RAMROD_VF_START">COMMON_RAMROD_VF_START</dfn> <i>/* VF Function Start */</i>,</td></tr>
<tr><th id="41">41</th><td>	<dfn class="enum" id="COMMON_RAMROD_VF_STOP" title='COMMON_RAMROD_VF_STOP' data-ref="COMMON_RAMROD_VF_STOP">COMMON_RAMROD_VF_STOP</dfn> <i>/* VF Function Stop Ramrod */</i>,</td></tr>
<tr><th id="42">42</th><td>	<dfn class="enum" id="COMMON_RAMROD_PF_UPDATE" title='COMMON_RAMROD_PF_UPDATE' data-ref="COMMON_RAMROD_PF_UPDATE">COMMON_RAMROD_PF_UPDATE</dfn> <i>/* PF update Ramrod */</i>,</td></tr>
<tr><th id="43">43</th><td>	<dfn class="enum" id="COMMON_RAMROD_RL_UPDATE" title='COMMON_RAMROD_RL_UPDATE' data-ref="COMMON_RAMROD_RL_UPDATE">COMMON_RAMROD_RL_UPDATE</dfn> <i>/* QCN/DCQCN RL update Ramrod */</i>,</td></tr>
<tr><th id="44">44</th><td>	<dfn class="enum" id="COMMON_RAMROD_EMPTY" title='COMMON_RAMROD_EMPTY' data-ref="COMMON_RAMROD_EMPTY">COMMON_RAMROD_EMPTY</dfn> <i>/* Empty Ramrod */</i>,</td></tr>
<tr><th id="45">45</th><td>	<dfn class="enum" id="MAX_COMMON_RAMROD_CMD_ID" title='MAX_COMMON_RAMROD_CMD_ID' data-ref="MAX_COMMON_RAMROD_CMD_ID">MAX_COMMON_RAMROD_CMD_ID</dfn></td></tr>
<tr><th id="46">46</th><td>};</td></tr>
<tr><th id="47">47</th><td></td></tr>
<tr><th id="48">48</th><td></td></tr>
<tr><th id="49">49</th><td><i>/*</i></td></tr>
<tr><th id="50">50</th><td><i> * The core storm context for the Ystorm</i></td></tr>
<tr><th id="51">51</th><td><i> */</i></td></tr>
<tr><th id="52">52</th><td><b>struct</b> <dfn class="type def" id="ystorm_core_conn_st_ctx" title='ystorm_core_conn_st_ctx' data-ref="ystorm_core_conn_st_ctx">ystorm_core_conn_st_ctx</dfn> {</td></tr>
<tr><th id="53">53</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="ystorm_core_conn_st_ctx::reserved" title='ystorm_core_conn_st_ctx::reserved' data-ref="ystorm_core_conn_st_ctx::reserved">reserved</dfn>[<var>4</var>];</td></tr>
<tr><th id="54">54</th><td>};</td></tr>
<tr><th id="55">55</th><td></td></tr>
<tr><th id="56">56</th><td><i>/*</i></td></tr>
<tr><th id="57">57</th><td><i> * The core storm context for the Pstorm</i></td></tr>
<tr><th id="58">58</th><td><i> */</i></td></tr>
<tr><th id="59">59</th><td><b>struct</b> <dfn class="type def" id="pstorm_core_conn_st_ctx" title='pstorm_core_conn_st_ctx' data-ref="pstorm_core_conn_st_ctx">pstorm_core_conn_st_ctx</dfn> {</td></tr>
<tr><th id="60">60</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="pstorm_core_conn_st_ctx::reserved" title='pstorm_core_conn_st_ctx::reserved' data-ref="pstorm_core_conn_st_ctx::reserved">reserved</dfn>[<var>4</var>];</td></tr>
<tr><th id="61">61</th><td>};</td></tr>
<tr><th id="62">62</th><td></td></tr>
<tr><th id="63">63</th><td><i>/*</i></td></tr>
<tr><th id="64">64</th><td><i> * Core Slowpath Connection storm context of Xstorm</i></td></tr>
<tr><th id="65">65</th><td><i> */</i></td></tr>
<tr><th id="66">66</th><td><b>struct</b> <dfn class="type def" id="xstorm_core_conn_st_ctx" title='xstorm_core_conn_st_ctx' data-ref="xstorm_core_conn_st_ctx">xstorm_core_conn_st_ctx</dfn> {</td></tr>
<tr><th id="67">67</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="xstorm_core_conn_st_ctx::spq_base_lo" title='xstorm_core_conn_st_ctx::spq_base_lo' data-ref="xstorm_core_conn_st_ctx::spq_base_lo">spq_base_lo</dfn> <i>/* SPQ Ring Base Address low dword */</i>;</td></tr>
<tr><th id="68">68</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="xstorm_core_conn_st_ctx::spq_base_hi" title='xstorm_core_conn_st_ctx::spq_base_hi' data-ref="xstorm_core_conn_st_ctx::spq_base_hi">spq_base_hi</dfn> <i>/* SPQ Ring Base Address high dword */</i>;</td></tr>
<tr><th id="69">69</th><td><i>/* Consolidation Ring Base Address */</i></td></tr>
<tr><th id="70">70</th><td>	<b>struct</b> <a class="type" href="common_hsi.h.html#regpair" title='regpair' data-ref="regpair">regpair</a> <dfn class="decl field" id="xstorm_core_conn_st_ctx::consolid_base_addr" title='xstorm_core_conn_st_ctx::consolid_base_addr' data-ref="xstorm_core_conn_st_ctx::consolid_base_addr">consolid_base_addr</dfn>;</td></tr>
<tr><th id="71">71</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="xstorm_core_conn_st_ctx::spq_cons" title='xstorm_core_conn_st_ctx::spq_cons' data-ref="xstorm_core_conn_st_ctx::spq_cons">spq_cons</dfn> <i>/* SPQ Ring Consumer */</i>;</td></tr>
<tr><th id="72">72</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="xstorm_core_conn_st_ctx::consolid_cons" title='xstorm_core_conn_st_ctx::consolid_cons' data-ref="xstorm_core_conn_st_ctx::consolid_cons">consolid_cons</dfn> <i>/* Consolidation Ring Consumer */</i>;</td></tr>
<tr><th id="73">73</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="xstorm_core_conn_st_ctx::reserved0" title='xstorm_core_conn_st_ctx::reserved0' data-ref="xstorm_core_conn_st_ctx::reserved0">reserved0</dfn>[<var>55</var>] <i>/* Pad to 15 cycles */</i>;</td></tr>
<tr><th id="74">74</th><td>};</td></tr>
<tr><th id="75">75</th><td></td></tr>
<tr><th id="76">76</th><td><b>struct</b> <dfn class="type def" id="e4_xstorm_core_conn_ag_ctx" title='e4_xstorm_core_conn_ag_ctx' data-ref="e4_xstorm_core_conn_ag_ctx">e4_xstorm_core_conn_ag_ctx</dfn> {</td></tr>
<tr><th id="77">77</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_xstorm_core_conn_ag_ctx::reserved0" title='e4_xstorm_core_conn_ag_ctx::reserved0' data-ref="e4_xstorm_core_conn_ag_ctx::reserved0">reserved0</dfn> <i>/* cdu_validation */</i>;</td></tr>
<tr><th id="78">78</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_xstorm_core_conn_ag_ctx::core_state" title='e4_xstorm_core_conn_ag_ctx::core_state' data-ref="e4_xstorm_core_conn_ag_ctx::core_state">core_state</dfn> <i>/* state */</i>;</td></tr>
<tr><th id="79">79</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_xstorm_core_conn_ag_ctx::flags0" title='e4_xstorm_core_conn_ag_ctx::flags0' data-ref="e4_xstorm_core_conn_ag_ctx::flags0">flags0</dfn>;</td></tr>
<tr><th id="80">80</th><td><i>/* exist_in_qm0 */</i></td></tr>
<tr><th id="81">81</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_EXIST_IN_QM0_MASK" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_EXIST_IN_QM0_MASK">E4_XSTORM_CORE_CONN_AG_CTX_EXIST_IN_QM0_MASK</dfn>         0x1</u></td></tr>
<tr><th id="82">82</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_EXIST_IN_QM0_SHIFT" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_EXIST_IN_QM0_SHIFT">E4_XSTORM_CORE_CONN_AG_CTX_EXIST_IN_QM0_SHIFT</dfn>        0</u></td></tr>
<tr><th id="83">83</th><td><i>/* exist_in_qm1 */</i></td></tr>
<tr><th id="84">84</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_RESERVED1_MASK" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_RESERVED1_MASK">E4_XSTORM_CORE_CONN_AG_CTX_RESERVED1_MASK</dfn>            0x1</u></td></tr>
<tr><th id="85">85</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_RESERVED1_SHIFT" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_RESERVED1_SHIFT">E4_XSTORM_CORE_CONN_AG_CTX_RESERVED1_SHIFT</dfn>           1</u></td></tr>
<tr><th id="86">86</th><td><i>/* exist_in_qm2 */</i></td></tr>
<tr><th id="87">87</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_RESERVED2_MASK" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_RESERVED2_MASK">E4_XSTORM_CORE_CONN_AG_CTX_RESERVED2_MASK</dfn>            0x1</u></td></tr>
<tr><th id="88">88</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_RESERVED2_SHIFT" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_RESERVED2_SHIFT">E4_XSTORM_CORE_CONN_AG_CTX_RESERVED2_SHIFT</dfn>           2</u></td></tr>
<tr><th id="89">89</th><td><i>/* exist_in_qm3 */</i></td></tr>
<tr><th id="90">90</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_EXIST_IN_QM3_MASK" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_EXIST_IN_QM3_MASK">E4_XSTORM_CORE_CONN_AG_CTX_EXIST_IN_QM3_MASK</dfn>         0x1</u></td></tr>
<tr><th id="91">91</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_EXIST_IN_QM3_SHIFT" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_EXIST_IN_QM3_SHIFT">E4_XSTORM_CORE_CONN_AG_CTX_EXIST_IN_QM3_SHIFT</dfn>        3</u></td></tr>
<tr><th id="92">92</th><td><i>/* bit4 */</i></td></tr>
<tr><th id="93">93</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_RESERVED3_MASK" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_RESERVED3_MASK">E4_XSTORM_CORE_CONN_AG_CTX_RESERVED3_MASK</dfn>            0x1</u></td></tr>
<tr><th id="94">94</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_RESERVED3_SHIFT" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_RESERVED3_SHIFT">E4_XSTORM_CORE_CONN_AG_CTX_RESERVED3_SHIFT</dfn>           4</u></td></tr>
<tr><th id="95">95</th><td><i>/* cf_array_active */</i></td></tr>
<tr><th id="96">96</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_RESERVED4_MASK" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_RESERVED4_MASK">E4_XSTORM_CORE_CONN_AG_CTX_RESERVED4_MASK</dfn>            0x1</u></td></tr>
<tr><th id="97">97</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_RESERVED4_SHIFT" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_RESERVED4_SHIFT">E4_XSTORM_CORE_CONN_AG_CTX_RESERVED4_SHIFT</dfn>           5</u></td></tr>
<tr><th id="98">98</th><td><i>/* bit6 */</i></td></tr>
<tr><th id="99">99</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_RESERVED5_MASK" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_RESERVED5_MASK">E4_XSTORM_CORE_CONN_AG_CTX_RESERVED5_MASK</dfn>            0x1</u></td></tr>
<tr><th id="100">100</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_RESERVED5_SHIFT" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_RESERVED5_SHIFT">E4_XSTORM_CORE_CONN_AG_CTX_RESERVED5_SHIFT</dfn>           6</u></td></tr>
<tr><th id="101">101</th><td><i>/* bit7 */</i></td></tr>
<tr><th id="102">102</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_RESERVED6_MASK" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_RESERVED6_MASK">E4_XSTORM_CORE_CONN_AG_CTX_RESERVED6_MASK</dfn>            0x1</u></td></tr>
<tr><th id="103">103</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_RESERVED6_SHIFT" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_RESERVED6_SHIFT">E4_XSTORM_CORE_CONN_AG_CTX_RESERVED6_SHIFT</dfn>           7</u></td></tr>
<tr><th id="104">104</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_xstorm_core_conn_ag_ctx::flags1" title='e4_xstorm_core_conn_ag_ctx::flags1' data-ref="e4_xstorm_core_conn_ag_ctx::flags1">flags1</dfn>;</td></tr>
<tr><th id="105">105</th><td><i>/* bit8 */</i></td></tr>
<tr><th id="106">106</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_RESERVED7_MASK" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_RESERVED7_MASK">E4_XSTORM_CORE_CONN_AG_CTX_RESERVED7_MASK</dfn>            0x1</u></td></tr>
<tr><th id="107">107</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_RESERVED7_SHIFT" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_RESERVED7_SHIFT">E4_XSTORM_CORE_CONN_AG_CTX_RESERVED7_SHIFT</dfn>           0</u></td></tr>
<tr><th id="108">108</th><td><i>/* bit9 */</i></td></tr>
<tr><th id="109">109</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_RESERVED8_MASK" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_RESERVED8_MASK">E4_XSTORM_CORE_CONN_AG_CTX_RESERVED8_MASK</dfn>            0x1</u></td></tr>
<tr><th id="110">110</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_RESERVED8_SHIFT" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_RESERVED8_SHIFT">E4_XSTORM_CORE_CONN_AG_CTX_RESERVED8_SHIFT</dfn>           1</u></td></tr>
<tr><th id="111">111</th><td><i>/* bit10 */</i></td></tr>
<tr><th id="112">112</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_RESERVED9_MASK" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_RESERVED9_MASK">E4_XSTORM_CORE_CONN_AG_CTX_RESERVED9_MASK</dfn>            0x1</u></td></tr>
<tr><th id="113">113</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_RESERVED9_SHIFT" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_RESERVED9_SHIFT">E4_XSTORM_CORE_CONN_AG_CTX_RESERVED9_SHIFT</dfn>           2</u></td></tr>
<tr><th id="114">114</th><td><i>/* bit11 */</i></td></tr>
<tr><th id="115">115</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_BIT11_MASK" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_BIT11_MASK">E4_XSTORM_CORE_CONN_AG_CTX_BIT11_MASK</dfn>                0x1</u></td></tr>
<tr><th id="116">116</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_BIT11_SHIFT" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_BIT11_SHIFT">E4_XSTORM_CORE_CONN_AG_CTX_BIT11_SHIFT</dfn>               3</u></td></tr>
<tr><th id="117">117</th><td><i>/* bit12 */</i></td></tr>
<tr><th id="118">118</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_BIT12_MASK" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_BIT12_MASK">E4_XSTORM_CORE_CONN_AG_CTX_BIT12_MASK</dfn>                0x1</u></td></tr>
<tr><th id="119">119</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_BIT12_SHIFT" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_BIT12_SHIFT">E4_XSTORM_CORE_CONN_AG_CTX_BIT12_SHIFT</dfn>               4</u></td></tr>
<tr><th id="120">120</th><td><i>/* bit13 */</i></td></tr>
<tr><th id="121">121</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_BIT13_MASK" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_BIT13_MASK">E4_XSTORM_CORE_CONN_AG_CTX_BIT13_MASK</dfn>                0x1</u></td></tr>
<tr><th id="122">122</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_BIT13_SHIFT" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_BIT13_SHIFT">E4_XSTORM_CORE_CONN_AG_CTX_BIT13_SHIFT</dfn>               5</u></td></tr>
<tr><th id="123">123</th><td><i>/* bit14 */</i></td></tr>
<tr><th id="124">124</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_TX_RULE_ACTIVE_MASK" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_TX_RULE_ACTIVE_MASK">E4_XSTORM_CORE_CONN_AG_CTX_TX_RULE_ACTIVE_MASK</dfn>       0x1</u></td></tr>
<tr><th id="125">125</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_TX_RULE_ACTIVE_SHIFT" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_TX_RULE_ACTIVE_SHIFT">E4_XSTORM_CORE_CONN_AG_CTX_TX_RULE_ACTIVE_SHIFT</dfn>      6</u></td></tr>
<tr><th id="126">126</th><td><i>/* bit15 */</i></td></tr>
<tr><th id="127">127</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_DQ_CF_ACTIVE_MASK" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_DQ_CF_ACTIVE_MASK">E4_XSTORM_CORE_CONN_AG_CTX_DQ_CF_ACTIVE_MASK</dfn>         0x1</u></td></tr>
<tr><th id="128">128</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_DQ_CF_ACTIVE_SHIFT" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_DQ_CF_ACTIVE_SHIFT">E4_XSTORM_CORE_CONN_AG_CTX_DQ_CF_ACTIVE_SHIFT</dfn>        7</u></td></tr>
<tr><th id="129">129</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_xstorm_core_conn_ag_ctx::flags2" title='e4_xstorm_core_conn_ag_ctx::flags2' data-ref="e4_xstorm_core_conn_ag_ctx::flags2">flags2</dfn>;</td></tr>
<tr><th id="130">130</th><td><i>/* timer0cf */</i></td></tr>
<tr><th id="131">131</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF0_MASK" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF0_MASK">E4_XSTORM_CORE_CONN_AG_CTX_CF0_MASK</dfn>                  0x3</u></td></tr>
<tr><th id="132">132</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF0_SHIFT" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF0_SHIFT">E4_XSTORM_CORE_CONN_AG_CTX_CF0_SHIFT</dfn>                 0</u></td></tr>
<tr><th id="133">133</th><td><i>/* timer1cf */</i></td></tr>
<tr><th id="134">134</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF1_MASK" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF1_MASK">E4_XSTORM_CORE_CONN_AG_CTX_CF1_MASK</dfn>                  0x3</u></td></tr>
<tr><th id="135">135</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF1_SHIFT" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF1_SHIFT">E4_XSTORM_CORE_CONN_AG_CTX_CF1_SHIFT</dfn>                 2</u></td></tr>
<tr><th id="136">136</th><td><i>/* timer2cf */</i></td></tr>
<tr><th id="137">137</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF2_MASK" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF2_MASK">E4_XSTORM_CORE_CONN_AG_CTX_CF2_MASK</dfn>                  0x3</u></td></tr>
<tr><th id="138">138</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF2_SHIFT" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF2_SHIFT">E4_XSTORM_CORE_CONN_AG_CTX_CF2_SHIFT</dfn>                 4</u></td></tr>
<tr><th id="139">139</th><td><i>/* timer_stop_all */</i></td></tr>
<tr><th id="140">140</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF3_MASK" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF3_MASK">E4_XSTORM_CORE_CONN_AG_CTX_CF3_MASK</dfn>                  0x3</u></td></tr>
<tr><th id="141">141</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF3_SHIFT" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF3_SHIFT">E4_XSTORM_CORE_CONN_AG_CTX_CF3_SHIFT</dfn>                 6</u></td></tr>
<tr><th id="142">142</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_xstorm_core_conn_ag_ctx::flags3" title='e4_xstorm_core_conn_ag_ctx::flags3' data-ref="e4_xstorm_core_conn_ag_ctx::flags3">flags3</dfn>;</td></tr>
<tr><th id="143">143</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF4_MASK" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF4_MASK">E4_XSTORM_CORE_CONN_AG_CTX_CF4_MASK</dfn>                  0x3 /* cf4 */</u></td></tr>
<tr><th id="144">144</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF4_SHIFT" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF4_SHIFT">E4_XSTORM_CORE_CONN_AG_CTX_CF4_SHIFT</dfn>                 0</u></td></tr>
<tr><th id="145">145</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF5_MASK" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF5_MASK">E4_XSTORM_CORE_CONN_AG_CTX_CF5_MASK</dfn>                  0x3 /* cf5 */</u></td></tr>
<tr><th id="146">146</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF5_SHIFT" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF5_SHIFT">E4_XSTORM_CORE_CONN_AG_CTX_CF5_SHIFT</dfn>                 2</u></td></tr>
<tr><th id="147">147</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF6_MASK" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF6_MASK">E4_XSTORM_CORE_CONN_AG_CTX_CF6_MASK</dfn>                  0x3 /* cf6 */</u></td></tr>
<tr><th id="148">148</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF6_SHIFT" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF6_SHIFT">E4_XSTORM_CORE_CONN_AG_CTX_CF6_SHIFT</dfn>                 4</u></td></tr>
<tr><th id="149">149</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF7_MASK" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF7_MASK">E4_XSTORM_CORE_CONN_AG_CTX_CF7_MASK</dfn>                  0x3 /* cf7 */</u></td></tr>
<tr><th id="150">150</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF7_SHIFT" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF7_SHIFT">E4_XSTORM_CORE_CONN_AG_CTX_CF7_SHIFT</dfn>                 6</u></td></tr>
<tr><th id="151">151</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_xstorm_core_conn_ag_ctx::flags4" title='e4_xstorm_core_conn_ag_ctx::flags4' data-ref="e4_xstorm_core_conn_ag_ctx::flags4">flags4</dfn>;</td></tr>
<tr><th id="152">152</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF8_MASK" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF8_MASK">E4_XSTORM_CORE_CONN_AG_CTX_CF8_MASK</dfn>                  0x3 /* cf8 */</u></td></tr>
<tr><th id="153">153</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF8_SHIFT" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF8_SHIFT">E4_XSTORM_CORE_CONN_AG_CTX_CF8_SHIFT</dfn>                 0</u></td></tr>
<tr><th id="154">154</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF9_MASK" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF9_MASK">E4_XSTORM_CORE_CONN_AG_CTX_CF9_MASK</dfn>                  0x3 /* cf9 */</u></td></tr>
<tr><th id="155">155</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF9_SHIFT" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF9_SHIFT">E4_XSTORM_CORE_CONN_AG_CTX_CF9_SHIFT</dfn>                 2</u></td></tr>
<tr><th id="156">156</th><td><i>/* cf10 */</i></td></tr>
<tr><th id="157">157</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF10_MASK" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF10_MASK">E4_XSTORM_CORE_CONN_AG_CTX_CF10_MASK</dfn>                 0x3</u></td></tr>
<tr><th id="158">158</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF10_SHIFT" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF10_SHIFT">E4_XSTORM_CORE_CONN_AG_CTX_CF10_SHIFT</dfn>                4</u></td></tr>
<tr><th id="159">159</th><td><i>/* cf11 */</i></td></tr>
<tr><th id="160">160</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF11_MASK" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF11_MASK">E4_XSTORM_CORE_CONN_AG_CTX_CF11_MASK</dfn>                 0x3</u></td></tr>
<tr><th id="161">161</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF11_SHIFT" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF11_SHIFT">E4_XSTORM_CORE_CONN_AG_CTX_CF11_SHIFT</dfn>                6</u></td></tr>
<tr><th id="162">162</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_xstorm_core_conn_ag_ctx::flags5" title='e4_xstorm_core_conn_ag_ctx::flags5' data-ref="e4_xstorm_core_conn_ag_ctx::flags5">flags5</dfn>;</td></tr>
<tr><th id="163">163</th><td><i>/* cf12 */</i></td></tr>
<tr><th id="164">164</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF12_MASK" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF12_MASK">E4_XSTORM_CORE_CONN_AG_CTX_CF12_MASK</dfn>                 0x3</u></td></tr>
<tr><th id="165">165</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF12_SHIFT" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF12_SHIFT">E4_XSTORM_CORE_CONN_AG_CTX_CF12_SHIFT</dfn>                0</u></td></tr>
<tr><th id="166">166</th><td><i>/* cf13 */</i></td></tr>
<tr><th id="167">167</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF13_MASK" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF13_MASK">E4_XSTORM_CORE_CONN_AG_CTX_CF13_MASK</dfn>                 0x3</u></td></tr>
<tr><th id="168">168</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF13_SHIFT" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF13_SHIFT">E4_XSTORM_CORE_CONN_AG_CTX_CF13_SHIFT</dfn>                2</u></td></tr>
<tr><th id="169">169</th><td><i>/* cf14 */</i></td></tr>
<tr><th id="170">170</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF14_MASK" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF14_MASK">E4_XSTORM_CORE_CONN_AG_CTX_CF14_MASK</dfn>                 0x3</u></td></tr>
<tr><th id="171">171</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF14_SHIFT" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF14_SHIFT">E4_XSTORM_CORE_CONN_AG_CTX_CF14_SHIFT</dfn>                4</u></td></tr>
<tr><th id="172">172</th><td><i>/* cf15 */</i></td></tr>
<tr><th id="173">173</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF15_MASK" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF15_MASK">E4_XSTORM_CORE_CONN_AG_CTX_CF15_MASK</dfn>                 0x3</u></td></tr>
<tr><th id="174">174</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF15_SHIFT" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF15_SHIFT">E4_XSTORM_CORE_CONN_AG_CTX_CF15_SHIFT</dfn>                6</u></td></tr>
<tr><th id="175">175</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_xstorm_core_conn_ag_ctx::flags6" title='e4_xstorm_core_conn_ag_ctx::flags6' data-ref="e4_xstorm_core_conn_ag_ctx::flags6">flags6</dfn>;</td></tr>
<tr><th id="176">176</th><td><i>/* cf16 */</i></td></tr>
<tr><th id="177">177</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_CONSOLID_PROD_CF_MASK" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_CONSOLID_PROD_CF_MASK">E4_XSTORM_CORE_CONN_AG_CTX_CONSOLID_PROD_CF_MASK</dfn>     0x3</u></td></tr>
<tr><th id="178">178</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_CONSOLID_PROD_CF_SHIFT" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_CONSOLID_PROD_CF_SHIFT">E4_XSTORM_CORE_CONN_AG_CTX_CONSOLID_PROD_CF_SHIFT</dfn>    0</u></td></tr>
<tr><th id="179">179</th><td><i>/* cf_array_cf */</i></td></tr>
<tr><th id="180">180</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF17_MASK" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF17_MASK">E4_XSTORM_CORE_CONN_AG_CTX_CF17_MASK</dfn>                 0x3</u></td></tr>
<tr><th id="181">181</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF17_SHIFT" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF17_SHIFT">E4_XSTORM_CORE_CONN_AG_CTX_CF17_SHIFT</dfn>                2</u></td></tr>
<tr><th id="182">182</th><td><i>/* cf18 */</i></td></tr>
<tr><th id="183">183</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_DQ_CF_MASK" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_DQ_CF_MASK">E4_XSTORM_CORE_CONN_AG_CTX_DQ_CF_MASK</dfn>                0x3</u></td></tr>
<tr><th id="184">184</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_DQ_CF_SHIFT" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_DQ_CF_SHIFT">E4_XSTORM_CORE_CONN_AG_CTX_DQ_CF_SHIFT</dfn>               4</u></td></tr>
<tr><th id="185">185</th><td><i>/* cf19 */</i></td></tr>
<tr><th id="186">186</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_TERMINATE_CF_MASK" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_TERMINATE_CF_MASK">E4_XSTORM_CORE_CONN_AG_CTX_TERMINATE_CF_MASK</dfn>         0x3</u></td></tr>
<tr><th id="187">187</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_TERMINATE_CF_SHIFT" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_TERMINATE_CF_SHIFT">E4_XSTORM_CORE_CONN_AG_CTX_TERMINATE_CF_SHIFT</dfn>        6</u></td></tr>
<tr><th id="188">188</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_xstorm_core_conn_ag_ctx::flags7" title='e4_xstorm_core_conn_ag_ctx::flags7' data-ref="e4_xstorm_core_conn_ag_ctx::flags7">flags7</dfn>;</td></tr>
<tr><th id="189">189</th><td><i>/* cf20 */</i></td></tr>
<tr><th id="190">190</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_FLUSH_Q0_MASK" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_FLUSH_Q0_MASK">E4_XSTORM_CORE_CONN_AG_CTX_FLUSH_Q0_MASK</dfn>             0x3</u></td></tr>
<tr><th id="191">191</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_FLUSH_Q0_SHIFT" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_FLUSH_Q0_SHIFT">E4_XSTORM_CORE_CONN_AG_CTX_FLUSH_Q0_SHIFT</dfn>            0</u></td></tr>
<tr><th id="192">192</th><td><i>/* cf21 */</i></td></tr>
<tr><th id="193">193</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_RESERVED10_MASK" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_RESERVED10_MASK">E4_XSTORM_CORE_CONN_AG_CTX_RESERVED10_MASK</dfn>           0x3</u></td></tr>
<tr><th id="194">194</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_RESERVED10_SHIFT" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_RESERVED10_SHIFT">E4_XSTORM_CORE_CONN_AG_CTX_RESERVED10_SHIFT</dfn>          2</u></td></tr>
<tr><th id="195">195</th><td><i>/* cf22 */</i></td></tr>
<tr><th id="196">196</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_SLOW_PATH_MASK" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_SLOW_PATH_MASK">E4_XSTORM_CORE_CONN_AG_CTX_SLOW_PATH_MASK</dfn>            0x3</u></td></tr>
<tr><th id="197">197</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_SLOW_PATH_SHIFT" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_SLOW_PATH_SHIFT">E4_XSTORM_CORE_CONN_AG_CTX_SLOW_PATH_SHIFT</dfn>           4</u></td></tr>
<tr><th id="198">198</th><td><i>/* cf0en */</i></td></tr>
<tr><th id="199">199</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF0EN_MASK" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF0EN_MASK">E4_XSTORM_CORE_CONN_AG_CTX_CF0EN_MASK</dfn>                0x1</u></td></tr>
<tr><th id="200">200</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF0EN_SHIFT" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF0EN_SHIFT">E4_XSTORM_CORE_CONN_AG_CTX_CF0EN_SHIFT</dfn>               6</u></td></tr>
<tr><th id="201">201</th><td><i>/* cf1en */</i></td></tr>
<tr><th id="202">202</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF1EN_MASK" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF1EN_MASK">E4_XSTORM_CORE_CONN_AG_CTX_CF1EN_MASK</dfn>                0x1</u></td></tr>
<tr><th id="203">203</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF1EN_SHIFT" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF1EN_SHIFT">E4_XSTORM_CORE_CONN_AG_CTX_CF1EN_SHIFT</dfn>               7</u></td></tr>
<tr><th id="204">204</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_xstorm_core_conn_ag_ctx::flags8" title='e4_xstorm_core_conn_ag_ctx::flags8' data-ref="e4_xstorm_core_conn_ag_ctx::flags8">flags8</dfn>;</td></tr>
<tr><th id="205">205</th><td><i>/* cf2en */</i></td></tr>
<tr><th id="206">206</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF2EN_MASK" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF2EN_MASK">E4_XSTORM_CORE_CONN_AG_CTX_CF2EN_MASK</dfn>                0x1</u></td></tr>
<tr><th id="207">207</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF2EN_SHIFT" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF2EN_SHIFT">E4_XSTORM_CORE_CONN_AG_CTX_CF2EN_SHIFT</dfn>               0</u></td></tr>
<tr><th id="208">208</th><td><i>/* cf3en */</i></td></tr>
<tr><th id="209">209</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF3EN_MASK" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF3EN_MASK">E4_XSTORM_CORE_CONN_AG_CTX_CF3EN_MASK</dfn>                0x1</u></td></tr>
<tr><th id="210">210</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF3EN_SHIFT" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF3EN_SHIFT">E4_XSTORM_CORE_CONN_AG_CTX_CF3EN_SHIFT</dfn>               1</u></td></tr>
<tr><th id="211">211</th><td><i>/* cf4en */</i></td></tr>
<tr><th id="212">212</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF4EN_MASK" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF4EN_MASK">E4_XSTORM_CORE_CONN_AG_CTX_CF4EN_MASK</dfn>                0x1</u></td></tr>
<tr><th id="213">213</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF4EN_SHIFT" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF4EN_SHIFT">E4_XSTORM_CORE_CONN_AG_CTX_CF4EN_SHIFT</dfn>               2</u></td></tr>
<tr><th id="214">214</th><td><i>/* cf5en */</i></td></tr>
<tr><th id="215">215</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF5EN_MASK" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF5EN_MASK">E4_XSTORM_CORE_CONN_AG_CTX_CF5EN_MASK</dfn>                0x1</u></td></tr>
<tr><th id="216">216</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF5EN_SHIFT" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF5EN_SHIFT">E4_XSTORM_CORE_CONN_AG_CTX_CF5EN_SHIFT</dfn>               3</u></td></tr>
<tr><th id="217">217</th><td><i>/* cf6en */</i></td></tr>
<tr><th id="218">218</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF6EN_MASK" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF6EN_MASK">E4_XSTORM_CORE_CONN_AG_CTX_CF6EN_MASK</dfn>                0x1</u></td></tr>
<tr><th id="219">219</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF6EN_SHIFT" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF6EN_SHIFT">E4_XSTORM_CORE_CONN_AG_CTX_CF6EN_SHIFT</dfn>               4</u></td></tr>
<tr><th id="220">220</th><td><i>/* cf7en */</i></td></tr>
<tr><th id="221">221</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF7EN_MASK" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF7EN_MASK">E4_XSTORM_CORE_CONN_AG_CTX_CF7EN_MASK</dfn>                0x1</u></td></tr>
<tr><th id="222">222</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF7EN_SHIFT" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF7EN_SHIFT">E4_XSTORM_CORE_CONN_AG_CTX_CF7EN_SHIFT</dfn>               5</u></td></tr>
<tr><th id="223">223</th><td><i>/* cf8en */</i></td></tr>
<tr><th id="224">224</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF8EN_MASK" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF8EN_MASK">E4_XSTORM_CORE_CONN_AG_CTX_CF8EN_MASK</dfn>                0x1</u></td></tr>
<tr><th id="225">225</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF8EN_SHIFT" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF8EN_SHIFT">E4_XSTORM_CORE_CONN_AG_CTX_CF8EN_SHIFT</dfn>               6</u></td></tr>
<tr><th id="226">226</th><td><i>/* cf9en */</i></td></tr>
<tr><th id="227">227</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF9EN_MASK" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF9EN_MASK">E4_XSTORM_CORE_CONN_AG_CTX_CF9EN_MASK</dfn>                0x1</u></td></tr>
<tr><th id="228">228</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF9EN_SHIFT" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF9EN_SHIFT">E4_XSTORM_CORE_CONN_AG_CTX_CF9EN_SHIFT</dfn>               7</u></td></tr>
<tr><th id="229">229</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_xstorm_core_conn_ag_ctx::flags9" title='e4_xstorm_core_conn_ag_ctx::flags9' data-ref="e4_xstorm_core_conn_ag_ctx::flags9">flags9</dfn>;</td></tr>
<tr><th id="230">230</th><td><i>/* cf10en */</i></td></tr>
<tr><th id="231">231</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF10EN_MASK" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF10EN_MASK">E4_XSTORM_CORE_CONN_AG_CTX_CF10EN_MASK</dfn>               0x1</u></td></tr>
<tr><th id="232">232</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF10EN_SHIFT" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF10EN_SHIFT">E4_XSTORM_CORE_CONN_AG_CTX_CF10EN_SHIFT</dfn>              0</u></td></tr>
<tr><th id="233">233</th><td><i>/* cf11en */</i></td></tr>
<tr><th id="234">234</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF11EN_MASK" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF11EN_MASK">E4_XSTORM_CORE_CONN_AG_CTX_CF11EN_MASK</dfn>               0x1</u></td></tr>
<tr><th id="235">235</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF11EN_SHIFT" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF11EN_SHIFT">E4_XSTORM_CORE_CONN_AG_CTX_CF11EN_SHIFT</dfn>              1</u></td></tr>
<tr><th id="236">236</th><td><i>/* cf12en */</i></td></tr>
<tr><th id="237">237</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF12EN_MASK" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF12EN_MASK">E4_XSTORM_CORE_CONN_AG_CTX_CF12EN_MASK</dfn>               0x1</u></td></tr>
<tr><th id="238">238</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF12EN_SHIFT" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF12EN_SHIFT">E4_XSTORM_CORE_CONN_AG_CTX_CF12EN_SHIFT</dfn>              2</u></td></tr>
<tr><th id="239">239</th><td><i>/* cf13en */</i></td></tr>
<tr><th id="240">240</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF13EN_MASK" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF13EN_MASK">E4_XSTORM_CORE_CONN_AG_CTX_CF13EN_MASK</dfn>               0x1</u></td></tr>
<tr><th id="241">241</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF13EN_SHIFT" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF13EN_SHIFT">E4_XSTORM_CORE_CONN_AG_CTX_CF13EN_SHIFT</dfn>              3</u></td></tr>
<tr><th id="242">242</th><td><i>/* cf14en */</i></td></tr>
<tr><th id="243">243</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF14EN_MASK" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF14EN_MASK">E4_XSTORM_CORE_CONN_AG_CTX_CF14EN_MASK</dfn>               0x1</u></td></tr>
<tr><th id="244">244</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF14EN_SHIFT" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF14EN_SHIFT">E4_XSTORM_CORE_CONN_AG_CTX_CF14EN_SHIFT</dfn>              4</u></td></tr>
<tr><th id="245">245</th><td><i>/* cf15en */</i></td></tr>
<tr><th id="246">246</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF15EN_MASK" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF15EN_MASK">E4_XSTORM_CORE_CONN_AG_CTX_CF15EN_MASK</dfn>               0x1</u></td></tr>
<tr><th id="247">247</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF15EN_SHIFT" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF15EN_SHIFT">E4_XSTORM_CORE_CONN_AG_CTX_CF15EN_SHIFT</dfn>              5</u></td></tr>
<tr><th id="248">248</th><td><i>/* cf16en */</i></td></tr>
<tr><th id="249">249</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_CONSOLID_PROD_CF_EN_MASK" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_CONSOLID_PROD_CF_EN_MASK">E4_XSTORM_CORE_CONN_AG_CTX_CONSOLID_PROD_CF_EN_MASK</dfn>  0x1</u></td></tr>
<tr><th id="250">250</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_CONSOLID_PROD_CF_EN_SHIFT" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_CONSOLID_PROD_CF_EN_SHIFT">E4_XSTORM_CORE_CONN_AG_CTX_CONSOLID_PROD_CF_EN_SHIFT</dfn> 6</u></td></tr>
<tr><th id="251">251</th><td><i>/* cf_array_cf_en */</i></td></tr>
<tr><th id="252">252</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF17EN_MASK" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF17EN_MASK">E4_XSTORM_CORE_CONN_AG_CTX_CF17EN_MASK</dfn>               0x1</u></td></tr>
<tr><th id="253">253</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF17EN_SHIFT" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF17EN_SHIFT">E4_XSTORM_CORE_CONN_AG_CTX_CF17EN_SHIFT</dfn>              7</u></td></tr>
<tr><th id="254">254</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_xstorm_core_conn_ag_ctx::flags10" title='e4_xstorm_core_conn_ag_ctx::flags10' data-ref="e4_xstorm_core_conn_ag_ctx::flags10">flags10</dfn>;</td></tr>
<tr><th id="255">255</th><td><i>/* cf18en */</i></td></tr>
<tr><th id="256">256</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_DQ_CF_EN_MASK" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_DQ_CF_EN_MASK">E4_XSTORM_CORE_CONN_AG_CTX_DQ_CF_EN_MASK</dfn>             0x1</u></td></tr>
<tr><th id="257">257</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_DQ_CF_EN_SHIFT" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_DQ_CF_EN_SHIFT">E4_XSTORM_CORE_CONN_AG_CTX_DQ_CF_EN_SHIFT</dfn>            0</u></td></tr>
<tr><th id="258">258</th><td><i>/* cf19en */</i></td></tr>
<tr><th id="259">259</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_TERMINATE_CF_EN_MASK" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_TERMINATE_CF_EN_MASK">E4_XSTORM_CORE_CONN_AG_CTX_TERMINATE_CF_EN_MASK</dfn>      0x1</u></td></tr>
<tr><th id="260">260</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_TERMINATE_CF_EN_SHIFT" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_TERMINATE_CF_EN_SHIFT">E4_XSTORM_CORE_CONN_AG_CTX_TERMINATE_CF_EN_SHIFT</dfn>     1</u></td></tr>
<tr><th id="261">261</th><td><i>/* cf20en */</i></td></tr>
<tr><th id="262">262</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_FLUSH_Q0_EN_MASK" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_FLUSH_Q0_EN_MASK">E4_XSTORM_CORE_CONN_AG_CTX_FLUSH_Q0_EN_MASK</dfn>          0x1</u></td></tr>
<tr><th id="263">263</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_FLUSH_Q0_EN_SHIFT" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_FLUSH_Q0_EN_SHIFT">E4_XSTORM_CORE_CONN_AG_CTX_FLUSH_Q0_EN_SHIFT</dfn>         2</u></td></tr>
<tr><th id="264">264</th><td><i>/* cf21en */</i></td></tr>
<tr><th id="265">265</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_RESERVED11_MASK" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_RESERVED11_MASK">E4_XSTORM_CORE_CONN_AG_CTX_RESERVED11_MASK</dfn>           0x1</u></td></tr>
<tr><th id="266">266</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_RESERVED11_SHIFT" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_RESERVED11_SHIFT">E4_XSTORM_CORE_CONN_AG_CTX_RESERVED11_SHIFT</dfn>          3</u></td></tr>
<tr><th id="267">267</th><td><i>/* cf22en */</i></td></tr>
<tr><th id="268">268</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_SLOW_PATH_EN_MASK" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_SLOW_PATH_EN_MASK">E4_XSTORM_CORE_CONN_AG_CTX_SLOW_PATH_EN_MASK</dfn>         0x1</u></td></tr>
<tr><th id="269">269</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_SLOW_PATH_EN_SHIFT" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_SLOW_PATH_EN_SHIFT">E4_XSTORM_CORE_CONN_AG_CTX_SLOW_PATH_EN_SHIFT</dfn>        4</u></td></tr>
<tr><th id="270">270</th><td><i>/* cf23en */</i></td></tr>
<tr><th id="271">271</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF23EN_MASK" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF23EN_MASK">E4_XSTORM_CORE_CONN_AG_CTX_CF23EN_MASK</dfn>               0x1</u></td></tr>
<tr><th id="272">272</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF23EN_SHIFT" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF23EN_SHIFT">E4_XSTORM_CORE_CONN_AG_CTX_CF23EN_SHIFT</dfn>              5</u></td></tr>
<tr><th id="273">273</th><td><i>/* rule0en */</i></td></tr>
<tr><th id="274">274</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_RESERVED12_MASK" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_RESERVED12_MASK">E4_XSTORM_CORE_CONN_AG_CTX_RESERVED12_MASK</dfn>           0x1</u></td></tr>
<tr><th id="275">275</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_RESERVED12_SHIFT" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_RESERVED12_SHIFT">E4_XSTORM_CORE_CONN_AG_CTX_RESERVED12_SHIFT</dfn>          6</u></td></tr>
<tr><th id="276">276</th><td><i>/* rule1en */</i></td></tr>
<tr><th id="277">277</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_RESERVED13_MASK" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_RESERVED13_MASK">E4_XSTORM_CORE_CONN_AG_CTX_RESERVED13_MASK</dfn>           0x1</u></td></tr>
<tr><th id="278">278</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_RESERVED13_SHIFT" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_RESERVED13_SHIFT">E4_XSTORM_CORE_CONN_AG_CTX_RESERVED13_SHIFT</dfn>          7</u></td></tr>
<tr><th id="279">279</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_xstorm_core_conn_ag_ctx::flags11" title='e4_xstorm_core_conn_ag_ctx::flags11' data-ref="e4_xstorm_core_conn_ag_ctx::flags11">flags11</dfn>;</td></tr>
<tr><th id="280">280</th><td><i>/* rule2en */</i></td></tr>
<tr><th id="281">281</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_RESERVED14_MASK" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_RESERVED14_MASK">E4_XSTORM_CORE_CONN_AG_CTX_RESERVED14_MASK</dfn>           0x1</u></td></tr>
<tr><th id="282">282</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_RESERVED14_SHIFT" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_RESERVED14_SHIFT">E4_XSTORM_CORE_CONN_AG_CTX_RESERVED14_SHIFT</dfn>          0</u></td></tr>
<tr><th id="283">283</th><td><i>/* rule3en */</i></td></tr>
<tr><th id="284">284</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_RESERVED15_MASK" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_RESERVED15_MASK">E4_XSTORM_CORE_CONN_AG_CTX_RESERVED15_MASK</dfn>           0x1</u></td></tr>
<tr><th id="285">285</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_RESERVED15_SHIFT" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_RESERVED15_SHIFT">E4_XSTORM_CORE_CONN_AG_CTX_RESERVED15_SHIFT</dfn>          1</u></td></tr>
<tr><th id="286">286</th><td><i>/* rule4en */</i></td></tr>
<tr><th id="287">287</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_TX_DEC_RULE_EN_MASK" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_TX_DEC_RULE_EN_MASK">E4_XSTORM_CORE_CONN_AG_CTX_TX_DEC_RULE_EN_MASK</dfn>       0x1</u></td></tr>
<tr><th id="288">288</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_TX_DEC_RULE_EN_SHIFT" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_TX_DEC_RULE_EN_SHIFT">E4_XSTORM_CORE_CONN_AG_CTX_TX_DEC_RULE_EN_SHIFT</dfn>      2</u></td></tr>
<tr><th id="289">289</th><td><i>/* rule5en */</i></td></tr>
<tr><th id="290">290</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_RULE5EN_MASK" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_RULE5EN_MASK">E4_XSTORM_CORE_CONN_AG_CTX_RULE5EN_MASK</dfn>              0x1</u></td></tr>
<tr><th id="291">291</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_RULE5EN_SHIFT" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_RULE5EN_SHIFT">E4_XSTORM_CORE_CONN_AG_CTX_RULE5EN_SHIFT</dfn>             3</u></td></tr>
<tr><th id="292">292</th><td><i>/* rule6en */</i></td></tr>
<tr><th id="293">293</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_RULE6EN_MASK" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_RULE6EN_MASK">E4_XSTORM_CORE_CONN_AG_CTX_RULE6EN_MASK</dfn>              0x1</u></td></tr>
<tr><th id="294">294</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_RULE6EN_SHIFT" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_RULE6EN_SHIFT">E4_XSTORM_CORE_CONN_AG_CTX_RULE6EN_SHIFT</dfn>             4</u></td></tr>
<tr><th id="295">295</th><td><i>/* rule7en */</i></td></tr>
<tr><th id="296">296</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_RULE7EN_MASK" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_RULE7EN_MASK">E4_XSTORM_CORE_CONN_AG_CTX_RULE7EN_MASK</dfn>              0x1</u></td></tr>
<tr><th id="297">297</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_RULE7EN_SHIFT" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_RULE7EN_SHIFT">E4_XSTORM_CORE_CONN_AG_CTX_RULE7EN_SHIFT</dfn>             5</u></td></tr>
<tr><th id="298">298</th><td><i>/* rule8en */</i></td></tr>
<tr><th id="299">299</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_A0_RESERVED1_MASK" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_A0_RESERVED1_MASK">E4_XSTORM_CORE_CONN_AG_CTX_A0_RESERVED1_MASK</dfn>         0x1</u></td></tr>
<tr><th id="300">300</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_A0_RESERVED1_SHIFT" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_A0_RESERVED1_SHIFT">E4_XSTORM_CORE_CONN_AG_CTX_A0_RESERVED1_SHIFT</dfn>        6</u></td></tr>
<tr><th id="301">301</th><td><i>/* rule9en */</i></td></tr>
<tr><th id="302">302</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_RULE9EN_MASK" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_RULE9EN_MASK">E4_XSTORM_CORE_CONN_AG_CTX_RULE9EN_MASK</dfn>              0x1</u></td></tr>
<tr><th id="303">303</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_RULE9EN_SHIFT" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_RULE9EN_SHIFT">E4_XSTORM_CORE_CONN_AG_CTX_RULE9EN_SHIFT</dfn>             7</u></td></tr>
<tr><th id="304">304</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_xstorm_core_conn_ag_ctx::flags12" title='e4_xstorm_core_conn_ag_ctx::flags12' data-ref="e4_xstorm_core_conn_ag_ctx::flags12">flags12</dfn>;</td></tr>
<tr><th id="305">305</th><td><i>/* rule10en */</i></td></tr>
<tr><th id="306">306</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_RULE10EN_MASK" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_RULE10EN_MASK">E4_XSTORM_CORE_CONN_AG_CTX_RULE10EN_MASK</dfn>             0x1</u></td></tr>
<tr><th id="307">307</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_RULE10EN_SHIFT" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_RULE10EN_SHIFT">E4_XSTORM_CORE_CONN_AG_CTX_RULE10EN_SHIFT</dfn>            0</u></td></tr>
<tr><th id="308">308</th><td><i>/* rule11en */</i></td></tr>
<tr><th id="309">309</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_RULE11EN_MASK" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_RULE11EN_MASK">E4_XSTORM_CORE_CONN_AG_CTX_RULE11EN_MASK</dfn>             0x1</u></td></tr>
<tr><th id="310">310</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_RULE11EN_SHIFT" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_RULE11EN_SHIFT">E4_XSTORM_CORE_CONN_AG_CTX_RULE11EN_SHIFT</dfn>            1</u></td></tr>
<tr><th id="311">311</th><td><i>/* rule12en */</i></td></tr>
<tr><th id="312">312</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_A0_RESERVED2_MASK" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_A0_RESERVED2_MASK">E4_XSTORM_CORE_CONN_AG_CTX_A0_RESERVED2_MASK</dfn>         0x1</u></td></tr>
<tr><th id="313">313</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_A0_RESERVED2_SHIFT" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_A0_RESERVED2_SHIFT">E4_XSTORM_CORE_CONN_AG_CTX_A0_RESERVED2_SHIFT</dfn>        2</u></td></tr>
<tr><th id="314">314</th><td><i>/* rule13en */</i></td></tr>
<tr><th id="315">315</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_A0_RESERVED3_MASK" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_A0_RESERVED3_MASK">E4_XSTORM_CORE_CONN_AG_CTX_A0_RESERVED3_MASK</dfn>         0x1</u></td></tr>
<tr><th id="316">316</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_A0_RESERVED3_SHIFT" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_A0_RESERVED3_SHIFT">E4_XSTORM_CORE_CONN_AG_CTX_A0_RESERVED3_SHIFT</dfn>        3</u></td></tr>
<tr><th id="317">317</th><td><i>/* rule14en */</i></td></tr>
<tr><th id="318">318</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_RULE14EN_MASK" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_RULE14EN_MASK">E4_XSTORM_CORE_CONN_AG_CTX_RULE14EN_MASK</dfn>             0x1</u></td></tr>
<tr><th id="319">319</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_RULE14EN_SHIFT" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_RULE14EN_SHIFT">E4_XSTORM_CORE_CONN_AG_CTX_RULE14EN_SHIFT</dfn>            4</u></td></tr>
<tr><th id="320">320</th><td><i>/* rule15en */</i></td></tr>
<tr><th id="321">321</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_RULE15EN_MASK" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_RULE15EN_MASK">E4_XSTORM_CORE_CONN_AG_CTX_RULE15EN_MASK</dfn>             0x1</u></td></tr>
<tr><th id="322">322</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_RULE15EN_SHIFT" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_RULE15EN_SHIFT">E4_XSTORM_CORE_CONN_AG_CTX_RULE15EN_SHIFT</dfn>            5</u></td></tr>
<tr><th id="323">323</th><td><i>/* rule16en */</i></td></tr>
<tr><th id="324">324</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_RULE16EN_MASK" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_RULE16EN_MASK">E4_XSTORM_CORE_CONN_AG_CTX_RULE16EN_MASK</dfn>             0x1</u></td></tr>
<tr><th id="325">325</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_RULE16EN_SHIFT" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_RULE16EN_SHIFT">E4_XSTORM_CORE_CONN_AG_CTX_RULE16EN_SHIFT</dfn>            6</u></td></tr>
<tr><th id="326">326</th><td><i>/* rule17en */</i></td></tr>
<tr><th id="327">327</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_RULE17EN_MASK" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_RULE17EN_MASK">E4_XSTORM_CORE_CONN_AG_CTX_RULE17EN_MASK</dfn>             0x1</u></td></tr>
<tr><th id="328">328</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_RULE17EN_SHIFT" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_RULE17EN_SHIFT">E4_XSTORM_CORE_CONN_AG_CTX_RULE17EN_SHIFT</dfn>            7</u></td></tr>
<tr><th id="329">329</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_xstorm_core_conn_ag_ctx::flags13" title='e4_xstorm_core_conn_ag_ctx::flags13' data-ref="e4_xstorm_core_conn_ag_ctx::flags13">flags13</dfn>;</td></tr>
<tr><th id="330">330</th><td><i>/* rule18en */</i></td></tr>
<tr><th id="331">331</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_RULE18EN_MASK" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_RULE18EN_MASK">E4_XSTORM_CORE_CONN_AG_CTX_RULE18EN_MASK</dfn>             0x1</u></td></tr>
<tr><th id="332">332</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_RULE18EN_SHIFT" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_RULE18EN_SHIFT">E4_XSTORM_CORE_CONN_AG_CTX_RULE18EN_SHIFT</dfn>            0</u></td></tr>
<tr><th id="333">333</th><td><i>/* rule19en */</i></td></tr>
<tr><th id="334">334</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_RULE19EN_MASK" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_RULE19EN_MASK">E4_XSTORM_CORE_CONN_AG_CTX_RULE19EN_MASK</dfn>             0x1</u></td></tr>
<tr><th id="335">335</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_RULE19EN_SHIFT" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_RULE19EN_SHIFT">E4_XSTORM_CORE_CONN_AG_CTX_RULE19EN_SHIFT</dfn>            1</u></td></tr>
<tr><th id="336">336</th><td><i>/* rule20en */</i></td></tr>
<tr><th id="337">337</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_A0_RESERVED4_MASK" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_A0_RESERVED4_MASK">E4_XSTORM_CORE_CONN_AG_CTX_A0_RESERVED4_MASK</dfn>         0x1</u></td></tr>
<tr><th id="338">338</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_A0_RESERVED4_SHIFT" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_A0_RESERVED4_SHIFT">E4_XSTORM_CORE_CONN_AG_CTX_A0_RESERVED4_SHIFT</dfn>        2</u></td></tr>
<tr><th id="339">339</th><td><i>/* rule21en */</i></td></tr>
<tr><th id="340">340</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_A0_RESERVED5_MASK" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_A0_RESERVED5_MASK">E4_XSTORM_CORE_CONN_AG_CTX_A0_RESERVED5_MASK</dfn>         0x1</u></td></tr>
<tr><th id="341">341</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_A0_RESERVED5_SHIFT" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_A0_RESERVED5_SHIFT">E4_XSTORM_CORE_CONN_AG_CTX_A0_RESERVED5_SHIFT</dfn>        3</u></td></tr>
<tr><th id="342">342</th><td><i>/* rule22en */</i></td></tr>
<tr><th id="343">343</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_A0_RESERVED6_MASK" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_A0_RESERVED6_MASK">E4_XSTORM_CORE_CONN_AG_CTX_A0_RESERVED6_MASK</dfn>         0x1</u></td></tr>
<tr><th id="344">344</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_A0_RESERVED6_SHIFT" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_A0_RESERVED6_SHIFT">E4_XSTORM_CORE_CONN_AG_CTX_A0_RESERVED6_SHIFT</dfn>        4</u></td></tr>
<tr><th id="345">345</th><td><i>/* rule23en */</i></td></tr>
<tr><th id="346">346</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_A0_RESERVED7_MASK" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_A0_RESERVED7_MASK">E4_XSTORM_CORE_CONN_AG_CTX_A0_RESERVED7_MASK</dfn>         0x1</u></td></tr>
<tr><th id="347">347</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_A0_RESERVED7_SHIFT" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_A0_RESERVED7_SHIFT">E4_XSTORM_CORE_CONN_AG_CTX_A0_RESERVED7_SHIFT</dfn>        5</u></td></tr>
<tr><th id="348">348</th><td><i>/* rule24en */</i></td></tr>
<tr><th id="349">349</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_A0_RESERVED8_MASK" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_A0_RESERVED8_MASK">E4_XSTORM_CORE_CONN_AG_CTX_A0_RESERVED8_MASK</dfn>         0x1</u></td></tr>
<tr><th id="350">350</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_A0_RESERVED8_SHIFT" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_A0_RESERVED8_SHIFT">E4_XSTORM_CORE_CONN_AG_CTX_A0_RESERVED8_SHIFT</dfn>        6</u></td></tr>
<tr><th id="351">351</th><td><i>/* rule25en */</i></td></tr>
<tr><th id="352">352</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_A0_RESERVED9_MASK" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_A0_RESERVED9_MASK">E4_XSTORM_CORE_CONN_AG_CTX_A0_RESERVED9_MASK</dfn>         0x1</u></td></tr>
<tr><th id="353">353</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_A0_RESERVED9_SHIFT" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_A0_RESERVED9_SHIFT">E4_XSTORM_CORE_CONN_AG_CTX_A0_RESERVED9_SHIFT</dfn>        7</u></td></tr>
<tr><th id="354">354</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_xstorm_core_conn_ag_ctx::flags14" title='e4_xstorm_core_conn_ag_ctx::flags14' data-ref="e4_xstorm_core_conn_ag_ctx::flags14">flags14</dfn>;</td></tr>
<tr><th id="355">355</th><td><i>/* bit16 */</i></td></tr>
<tr><th id="356">356</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_BIT16_MASK" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_BIT16_MASK">E4_XSTORM_CORE_CONN_AG_CTX_BIT16_MASK</dfn>                0x1</u></td></tr>
<tr><th id="357">357</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_BIT16_SHIFT" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_BIT16_SHIFT">E4_XSTORM_CORE_CONN_AG_CTX_BIT16_SHIFT</dfn>               0</u></td></tr>
<tr><th id="358">358</th><td><i>/* bit17 */</i></td></tr>
<tr><th id="359">359</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_BIT17_MASK" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_BIT17_MASK">E4_XSTORM_CORE_CONN_AG_CTX_BIT17_MASK</dfn>                0x1</u></td></tr>
<tr><th id="360">360</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_BIT17_SHIFT" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_BIT17_SHIFT">E4_XSTORM_CORE_CONN_AG_CTX_BIT17_SHIFT</dfn>               1</u></td></tr>
<tr><th id="361">361</th><td><i>/* bit18 */</i></td></tr>
<tr><th id="362">362</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_BIT18_MASK" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_BIT18_MASK">E4_XSTORM_CORE_CONN_AG_CTX_BIT18_MASK</dfn>                0x1</u></td></tr>
<tr><th id="363">363</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_BIT18_SHIFT" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_BIT18_SHIFT">E4_XSTORM_CORE_CONN_AG_CTX_BIT18_SHIFT</dfn>               2</u></td></tr>
<tr><th id="364">364</th><td><i>/* bit19 */</i></td></tr>
<tr><th id="365">365</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_BIT19_MASK" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_BIT19_MASK">E4_XSTORM_CORE_CONN_AG_CTX_BIT19_MASK</dfn>                0x1</u></td></tr>
<tr><th id="366">366</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_BIT19_SHIFT" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_BIT19_SHIFT">E4_XSTORM_CORE_CONN_AG_CTX_BIT19_SHIFT</dfn>               3</u></td></tr>
<tr><th id="367">367</th><td><i>/* bit20 */</i></td></tr>
<tr><th id="368">368</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_BIT20_MASK" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_BIT20_MASK">E4_XSTORM_CORE_CONN_AG_CTX_BIT20_MASK</dfn>                0x1</u></td></tr>
<tr><th id="369">369</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_BIT20_SHIFT" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_BIT20_SHIFT">E4_XSTORM_CORE_CONN_AG_CTX_BIT20_SHIFT</dfn>               4</u></td></tr>
<tr><th id="370">370</th><td><i>/* bit21 */</i></td></tr>
<tr><th id="371">371</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_BIT21_MASK" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_BIT21_MASK">E4_XSTORM_CORE_CONN_AG_CTX_BIT21_MASK</dfn>                0x1</u></td></tr>
<tr><th id="372">372</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_BIT21_SHIFT" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_BIT21_SHIFT">E4_XSTORM_CORE_CONN_AG_CTX_BIT21_SHIFT</dfn>               5</u></td></tr>
<tr><th id="373">373</th><td><i>/* cf23 */</i></td></tr>
<tr><th id="374">374</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF23_MASK" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF23_MASK">E4_XSTORM_CORE_CONN_AG_CTX_CF23_MASK</dfn>                 0x3</u></td></tr>
<tr><th id="375">375</th><td><u>#define <dfn class="macro" id="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF23_SHIFT" data-ref="_M/E4_XSTORM_CORE_CONN_AG_CTX_CF23_SHIFT">E4_XSTORM_CORE_CONN_AG_CTX_CF23_SHIFT</dfn>                6</u></td></tr>
<tr><th id="376">376</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_xstorm_core_conn_ag_ctx::byte2" title='e4_xstorm_core_conn_ag_ctx::byte2' data-ref="e4_xstorm_core_conn_ag_ctx::byte2">byte2</dfn> <i>/* byte2 */</i>;</td></tr>
<tr><th id="377">377</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="e4_xstorm_core_conn_ag_ctx::physical_q0" title='e4_xstorm_core_conn_ag_ctx::physical_q0' data-ref="e4_xstorm_core_conn_ag_ctx::physical_q0">physical_q0</dfn> <i>/* physical_q0 */</i>;</td></tr>
<tr><th id="378">378</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="e4_xstorm_core_conn_ag_ctx::consolid_prod" title='e4_xstorm_core_conn_ag_ctx::consolid_prod' data-ref="e4_xstorm_core_conn_ag_ctx::consolid_prod">consolid_prod</dfn> <i>/* physical_q1 */</i>;</td></tr>
<tr><th id="379">379</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="e4_xstorm_core_conn_ag_ctx::reserved16" title='e4_xstorm_core_conn_ag_ctx::reserved16' data-ref="e4_xstorm_core_conn_ag_ctx::reserved16">reserved16</dfn> <i>/* physical_q2 */</i>;</td></tr>
<tr><th id="380">380</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="e4_xstorm_core_conn_ag_ctx::tx_bd_cons" title='e4_xstorm_core_conn_ag_ctx::tx_bd_cons' data-ref="e4_xstorm_core_conn_ag_ctx::tx_bd_cons">tx_bd_cons</dfn> <i>/* word3 */</i>;</td></tr>
<tr><th id="381">381</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="e4_xstorm_core_conn_ag_ctx::tx_bd_or_spq_prod" title='e4_xstorm_core_conn_ag_ctx::tx_bd_or_spq_prod' data-ref="e4_xstorm_core_conn_ag_ctx::tx_bd_or_spq_prod">tx_bd_or_spq_prod</dfn> <i>/* word4 */</i>;</td></tr>
<tr><th id="382">382</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="e4_xstorm_core_conn_ag_ctx::updated_qm_pq_id" title='e4_xstorm_core_conn_ag_ctx::updated_qm_pq_id' data-ref="e4_xstorm_core_conn_ag_ctx::updated_qm_pq_id">updated_qm_pq_id</dfn> <i>/* word5 */</i>;</td></tr>
<tr><th id="383">383</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="e4_xstorm_core_conn_ag_ctx::conn_dpi" title='e4_xstorm_core_conn_ag_ctx::conn_dpi' data-ref="e4_xstorm_core_conn_ag_ctx::conn_dpi">conn_dpi</dfn> <i>/* conn_dpi */</i>;</td></tr>
<tr><th id="384">384</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_xstorm_core_conn_ag_ctx::byte3" title='e4_xstorm_core_conn_ag_ctx::byte3' data-ref="e4_xstorm_core_conn_ag_ctx::byte3">byte3</dfn> <i>/* byte3 */</i>;</td></tr>
<tr><th id="385">385</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_xstorm_core_conn_ag_ctx::byte4" title='e4_xstorm_core_conn_ag_ctx::byte4' data-ref="e4_xstorm_core_conn_ag_ctx::byte4">byte4</dfn> <i>/* byte4 */</i>;</td></tr>
<tr><th id="386">386</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_xstorm_core_conn_ag_ctx::byte5" title='e4_xstorm_core_conn_ag_ctx::byte5' data-ref="e4_xstorm_core_conn_ag_ctx::byte5">byte5</dfn> <i>/* byte5 */</i>;</td></tr>
<tr><th id="387">387</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_xstorm_core_conn_ag_ctx::byte6" title='e4_xstorm_core_conn_ag_ctx::byte6' data-ref="e4_xstorm_core_conn_ag_ctx::byte6">byte6</dfn> <i>/* byte6 */</i>;</td></tr>
<tr><th id="388">388</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="e4_xstorm_core_conn_ag_ctx::reg0" title='e4_xstorm_core_conn_ag_ctx::reg0' data-ref="e4_xstorm_core_conn_ag_ctx::reg0">reg0</dfn> <i>/* reg0 */</i>;</td></tr>
<tr><th id="389">389</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="e4_xstorm_core_conn_ag_ctx::reg1" title='e4_xstorm_core_conn_ag_ctx::reg1' data-ref="e4_xstorm_core_conn_ag_ctx::reg1">reg1</dfn> <i>/* reg1 */</i>;</td></tr>
<tr><th id="390">390</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="e4_xstorm_core_conn_ag_ctx::reg2" title='e4_xstorm_core_conn_ag_ctx::reg2' data-ref="e4_xstorm_core_conn_ag_ctx::reg2">reg2</dfn> <i>/* reg2 */</i>;</td></tr>
<tr><th id="391">391</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="e4_xstorm_core_conn_ag_ctx::reg3" title='e4_xstorm_core_conn_ag_ctx::reg3' data-ref="e4_xstorm_core_conn_ag_ctx::reg3">reg3</dfn> <i>/* reg3 */</i>;</td></tr>
<tr><th id="392">392</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="e4_xstorm_core_conn_ag_ctx::reg4" title='e4_xstorm_core_conn_ag_ctx::reg4' data-ref="e4_xstorm_core_conn_ag_ctx::reg4">reg4</dfn> <i>/* reg4 */</i>;</td></tr>
<tr><th id="393">393</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="e4_xstorm_core_conn_ag_ctx::reg5" title='e4_xstorm_core_conn_ag_ctx::reg5' data-ref="e4_xstorm_core_conn_ag_ctx::reg5">reg5</dfn> <i>/* cf_array0 */</i>;</td></tr>
<tr><th id="394">394</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="e4_xstorm_core_conn_ag_ctx::reg6" title='e4_xstorm_core_conn_ag_ctx::reg6' data-ref="e4_xstorm_core_conn_ag_ctx::reg6">reg6</dfn> <i>/* cf_array1 */</i>;</td></tr>
<tr><th id="395">395</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="e4_xstorm_core_conn_ag_ctx::word7" title='e4_xstorm_core_conn_ag_ctx::word7' data-ref="e4_xstorm_core_conn_ag_ctx::word7">word7</dfn> <i>/* word7 */</i>;</td></tr>
<tr><th id="396">396</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="e4_xstorm_core_conn_ag_ctx::word8" title='e4_xstorm_core_conn_ag_ctx::word8' data-ref="e4_xstorm_core_conn_ag_ctx::word8">word8</dfn> <i>/* word8 */</i>;</td></tr>
<tr><th id="397">397</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="e4_xstorm_core_conn_ag_ctx::word9" title='e4_xstorm_core_conn_ag_ctx::word9' data-ref="e4_xstorm_core_conn_ag_ctx::word9">word9</dfn> <i>/* word9 */</i>;</td></tr>
<tr><th id="398">398</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="e4_xstorm_core_conn_ag_ctx::word10" title='e4_xstorm_core_conn_ag_ctx::word10' data-ref="e4_xstorm_core_conn_ag_ctx::word10">word10</dfn> <i>/* word10 */</i>;</td></tr>
<tr><th id="399">399</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="e4_xstorm_core_conn_ag_ctx::reg7" title='e4_xstorm_core_conn_ag_ctx::reg7' data-ref="e4_xstorm_core_conn_ag_ctx::reg7">reg7</dfn> <i>/* reg7 */</i>;</td></tr>
<tr><th id="400">400</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="e4_xstorm_core_conn_ag_ctx::reg8" title='e4_xstorm_core_conn_ag_ctx::reg8' data-ref="e4_xstorm_core_conn_ag_ctx::reg8">reg8</dfn> <i>/* reg8 */</i>;</td></tr>
<tr><th id="401">401</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="e4_xstorm_core_conn_ag_ctx::reg9" title='e4_xstorm_core_conn_ag_ctx::reg9' data-ref="e4_xstorm_core_conn_ag_ctx::reg9">reg9</dfn> <i>/* reg9 */</i>;</td></tr>
<tr><th id="402">402</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_xstorm_core_conn_ag_ctx::byte7" title='e4_xstorm_core_conn_ag_ctx::byte7' data-ref="e4_xstorm_core_conn_ag_ctx::byte7">byte7</dfn> <i>/* byte7 */</i>;</td></tr>
<tr><th id="403">403</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_xstorm_core_conn_ag_ctx::byte8" title='e4_xstorm_core_conn_ag_ctx::byte8' data-ref="e4_xstorm_core_conn_ag_ctx::byte8">byte8</dfn> <i>/* byte8 */</i>;</td></tr>
<tr><th id="404">404</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_xstorm_core_conn_ag_ctx::byte9" title='e4_xstorm_core_conn_ag_ctx::byte9' data-ref="e4_xstorm_core_conn_ag_ctx::byte9">byte9</dfn> <i>/* byte9 */</i>;</td></tr>
<tr><th id="405">405</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_xstorm_core_conn_ag_ctx::byte10" title='e4_xstorm_core_conn_ag_ctx::byte10' data-ref="e4_xstorm_core_conn_ag_ctx::byte10">byte10</dfn> <i>/* byte10 */</i>;</td></tr>
<tr><th id="406">406</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_xstorm_core_conn_ag_ctx::byte11" title='e4_xstorm_core_conn_ag_ctx::byte11' data-ref="e4_xstorm_core_conn_ag_ctx::byte11">byte11</dfn> <i>/* byte11 */</i>;</td></tr>
<tr><th id="407">407</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_xstorm_core_conn_ag_ctx::byte12" title='e4_xstorm_core_conn_ag_ctx::byte12' data-ref="e4_xstorm_core_conn_ag_ctx::byte12">byte12</dfn> <i>/* byte12 */</i>;</td></tr>
<tr><th id="408">408</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_xstorm_core_conn_ag_ctx::byte13" title='e4_xstorm_core_conn_ag_ctx::byte13' data-ref="e4_xstorm_core_conn_ag_ctx::byte13">byte13</dfn> <i>/* byte13 */</i>;</td></tr>
<tr><th id="409">409</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_xstorm_core_conn_ag_ctx::byte14" title='e4_xstorm_core_conn_ag_ctx::byte14' data-ref="e4_xstorm_core_conn_ag_ctx::byte14">byte14</dfn> <i>/* byte14 */</i>;</td></tr>
<tr><th id="410">410</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_xstorm_core_conn_ag_ctx::byte15" title='e4_xstorm_core_conn_ag_ctx::byte15' data-ref="e4_xstorm_core_conn_ag_ctx::byte15">byte15</dfn> <i>/* byte15 */</i>;</td></tr>
<tr><th id="411">411</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_xstorm_core_conn_ag_ctx::e5_reserved" title='e4_xstorm_core_conn_ag_ctx::e5_reserved' data-ref="e4_xstorm_core_conn_ag_ctx::e5_reserved">e5_reserved</dfn> <i>/* e5_reserved */</i>;</td></tr>
<tr><th id="412">412</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="e4_xstorm_core_conn_ag_ctx::word11" title='e4_xstorm_core_conn_ag_ctx::word11' data-ref="e4_xstorm_core_conn_ag_ctx::word11">word11</dfn> <i>/* word11 */</i>;</td></tr>
<tr><th id="413">413</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="e4_xstorm_core_conn_ag_ctx::reg10" title='e4_xstorm_core_conn_ag_ctx::reg10' data-ref="e4_xstorm_core_conn_ag_ctx::reg10">reg10</dfn> <i>/* reg10 */</i>;</td></tr>
<tr><th id="414">414</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="e4_xstorm_core_conn_ag_ctx::reg11" title='e4_xstorm_core_conn_ag_ctx::reg11' data-ref="e4_xstorm_core_conn_ag_ctx::reg11">reg11</dfn> <i>/* reg11 */</i>;</td></tr>
<tr><th id="415">415</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="e4_xstorm_core_conn_ag_ctx::reg12" title='e4_xstorm_core_conn_ag_ctx::reg12' data-ref="e4_xstorm_core_conn_ag_ctx::reg12">reg12</dfn> <i>/* reg12 */</i>;</td></tr>
<tr><th id="416">416</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="e4_xstorm_core_conn_ag_ctx::reg13" title='e4_xstorm_core_conn_ag_ctx::reg13' data-ref="e4_xstorm_core_conn_ag_ctx::reg13">reg13</dfn> <i>/* reg13 */</i>;</td></tr>
<tr><th id="417">417</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="e4_xstorm_core_conn_ag_ctx::reg14" title='e4_xstorm_core_conn_ag_ctx::reg14' data-ref="e4_xstorm_core_conn_ag_ctx::reg14">reg14</dfn> <i>/* reg14 */</i>;</td></tr>
<tr><th id="418">418</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="e4_xstorm_core_conn_ag_ctx::reg15" title='e4_xstorm_core_conn_ag_ctx::reg15' data-ref="e4_xstorm_core_conn_ag_ctx::reg15">reg15</dfn> <i>/* reg15 */</i>;</td></tr>
<tr><th id="419">419</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="e4_xstorm_core_conn_ag_ctx::reg16" title='e4_xstorm_core_conn_ag_ctx::reg16' data-ref="e4_xstorm_core_conn_ag_ctx::reg16">reg16</dfn> <i>/* reg16 */</i>;</td></tr>
<tr><th id="420">420</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="e4_xstorm_core_conn_ag_ctx::reg17" title='e4_xstorm_core_conn_ag_ctx::reg17' data-ref="e4_xstorm_core_conn_ag_ctx::reg17">reg17</dfn> <i>/* reg17 */</i>;</td></tr>
<tr><th id="421">421</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="e4_xstorm_core_conn_ag_ctx::reg18" title='e4_xstorm_core_conn_ag_ctx::reg18' data-ref="e4_xstorm_core_conn_ag_ctx::reg18">reg18</dfn> <i>/* reg18 */</i>;</td></tr>
<tr><th id="422">422</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="e4_xstorm_core_conn_ag_ctx::reg19" title='e4_xstorm_core_conn_ag_ctx::reg19' data-ref="e4_xstorm_core_conn_ag_ctx::reg19">reg19</dfn> <i>/* reg19 */</i>;</td></tr>
<tr><th id="423">423</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="e4_xstorm_core_conn_ag_ctx::word12" title='e4_xstorm_core_conn_ag_ctx::word12' data-ref="e4_xstorm_core_conn_ag_ctx::word12">word12</dfn> <i>/* word12 */</i>;</td></tr>
<tr><th id="424">424</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="e4_xstorm_core_conn_ag_ctx::word13" title='e4_xstorm_core_conn_ag_ctx::word13' data-ref="e4_xstorm_core_conn_ag_ctx::word13">word13</dfn> <i>/* word13 */</i>;</td></tr>
<tr><th id="425">425</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="e4_xstorm_core_conn_ag_ctx::word14" title='e4_xstorm_core_conn_ag_ctx::word14' data-ref="e4_xstorm_core_conn_ag_ctx::word14">word14</dfn> <i>/* word14 */</i>;</td></tr>
<tr><th id="426">426</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="e4_xstorm_core_conn_ag_ctx::word15" title='e4_xstorm_core_conn_ag_ctx::word15' data-ref="e4_xstorm_core_conn_ag_ctx::word15">word15</dfn> <i>/* word15 */</i>;</td></tr>
<tr><th id="427">427</th><td>};</td></tr>
<tr><th id="428">428</th><td></td></tr>
<tr><th id="429">429</th><td><b>struct</b> <dfn class="type def" id="e4_tstorm_core_conn_ag_ctx" title='e4_tstorm_core_conn_ag_ctx' data-ref="e4_tstorm_core_conn_ag_ctx">e4_tstorm_core_conn_ag_ctx</dfn> {</td></tr>
<tr><th id="430">430</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_tstorm_core_conn_ag_ctx::byte0" title='e4_tstorm_core_conn_ag_ctx::byte0' data-ref="e4_tstorm_core_conn_ag_ctx::byte0">byte0</dfn> <i>/* cdu_validation */</i>;</td></tr>
<tr><th id="431">431</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_tstorm_core_conn_ag_ctx::byte1" title='e4_tstorm_core_conn_ag_ctx::byte1' data-ref="e4_tstorm_core_conn_ag_ctx::byte1">byte1</dfn> <i>/* state */</i>;</td></tr>
<tr><th id="432">432</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_tstorm_core_conn_ag_ctx::flags0" title='e4_tstorm_core_conn_ag_ctx::flags0' data-ref="e4_tstorm_core_conn_ag_ctx::flags0">flags0</dfn>;</td></tr>
<tr><th id="433">433</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_CORE_CONN_AG_CTX_BIT0_MASK" data-ref="_M/E4_TSTORM_CORE_CONN_AG_CTX_BIT0_MASK">E4_TSTORM_CORE_CONN_AG_CTX_BIT0_MASK</dfn>     0x1 /* exist_in_qm0 */</u></td></tr>
<tr><th id="434">434</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_CORE_CONN_AG_CTX_BIT0_SHIFT" data-ref="_M/E4_TSTORM_CORE_CONN_AG_CTX_BIT0_SHIFT">E4_TSTORM_CORE_CONN_AG_CTX_BIT0_SHIFT</dfn>    0</u></td></tr>
<tr><th id="435">435</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_CORE_CONN_AG_CTX_BIT1_MASK" data-ref="_M/E4_TSTORM_CORE_CONN_AG_CTX_BIT1_MASK">E4_TSTORM_CORE_CONN_AG_CTX_BIT1_MASK</dfn>     0x1 /* exist_in_qm1 */</u></td></tr>
<tr><th id="436">436</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_CORE_CONN_AG_CTX_BIT1_SHIFT" data-ref="_M/E4_TSTORM_CORE_CONN_AG_CTX_BIT1_SHIFT">E4_TSTORM_CORE_CONN_AG_CTX_BIT1_SHIFT</dfn>    1</u></td></tr>
<tr><th id="437">437</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_CORE_CONN_AG_CTX_BIT2_MASK" data-ref="_M/E4_TSTORM_CORE_CONN_AG_CTX_BIT2_MASK">E4_TSTORM_CORE_CONN_AG_CTX_BIT2_MASK</dfn>     0x1 /* bit2 */</u></td></tr>
<tr><th id="438">438</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_CORE_CONN_AG_CTX_BIT2_SHIFT" data-ref="_M/E4_TSTORM_CORE_CONN_AG_CTX_BIT2_SHIFT">E4_TSTORM_CORE_CONN_AG_CTX_BIT2_SHIFT</dfn>    2</u></td></tr>
<tr><th id="439">439</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_CORE_CONN_AG_CTX_BIT3_MASK" data-ref="_M/E4_TSTORM_CORE_CONN_AG_CTX_BIT3_MASK">E4_TSTORM_CORE_CONN_AG_CTX_BIT3_MASK</dfn>     0x1 /* bit3 */</u></td></tr>
<tr><th id="440">440</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_CORE_CONN_AG_CTX_BIT3_SHIFT" data-ref="_M/E4_TSTORM_CORE_CONN_AG_CTX_BIT3_SHIFT">E4_TSTORM_CORE_CONN_AG_CTX_BIT3_SHIFT</dfn>    3</u></td></tr>
<tr><th id="441">441</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_CORE_CONN_AG_CTX_BIT4_MASK" data-ref="_M/E4_TSTORM_CORE_CONN_AG_CTX_BIT4_MASK">E4_TSTORM_CORE_CONN_AG_CTX_BIT4_MASK</dfn>     0x1 /* bit4 */</u></td></tr>
<tr><th id="442">442</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_CORE_CONN_AG_CTX_BIT4_SHIFT" data-ref="_M/E4_TSTORM_CORE_CONN_AG_CTX_BIT4_SHIFT">E4_TSTORM_CORE_CONN_AG_CTX_BIT4_SHIFT</dfn>    4</u></td></tr>
<tr><th id="443">443</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_CORE_CONN_AG_CTX_BIT5_MASK" data-ref="_M/E4_TSTORM_CORE_CONN_AG_CTX_BIT5_MASK">E4_TSTORM_CORE_CONN_AG_CTX_BIT5_MASK</dfn>     0x1 /* bit5 */</u></td></tr>
<tr><th id="444">444</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_CORE_CONN_AG_CTX_BIT5_SHIFT" data-ref="_M/E4_TSTORM_CORE_CONN_AG_CTX_BIT5_SHIFT">E4_TSTORM_CORE_CONN_AG_CTX_BIT5_SHIFT</dfn>    5</u></td></tr>
<tr><th id="445">445</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_CORE_CONN_AG_CTX_CF0_MASK" data-ref="_M/E4_TSTORM_CORE_CONN_AG_CTX_CF0_MASK">E4_TSTORM_CORE_CONN_AG_CTX_CF0_MASK</dfn>      0x3 /* timer0cf */</u></td></tr>
<tr><th id="446">446</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_CORE_CONN_AG_CTX_CF0_SHIFT" data-ref="_M/E4_TSTORM_CORE_CONN_AG_CTX_CF0_SHIFT">E4_TSTORM_CORE_CONN_AG_CTX_CF0_SHIFT</dfn>     6</u></td></tr>
<tr><th id="447">447</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_tstorm_core_conn_ag_ctx::flags1" title='e4_tstorm_core_conn_ag_ctx::flags1' data-ref="e4_tstorm_core_conn_ag_ctx::flags1">flags1</dfn>;</td></tr>
<tr><th id="448">448</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_CORE_CONN_AG_CTX_CF1_MASK" data-ref="_M/E4_TSTORM_CORE_CONN_AG_CTX_CF1_MASK">E4_TSTORM_CORE_CONN_AG_CTX_CF1_MASK</dfn>      0x3 /* timer1cf */</u></td></tr>
<tr><th id="449">449</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_CORE_CONN_AG_CTX_CF1_SHIFT" data-ref="_M/E4_TSTORM_CORE_CONN_AG_CTX_CF1_SHIFT">E4_TSTORM_CORE_CONN_AG_CTX_CF1_SHIFT</dfn>     0</u></td></tr>
<tr><th id="450">450</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_CORE_CONN_AG_CTX_CF2_MASK" data-ref="_M/E4_TSTORM_CORE_CONN_AG_CTX_CF2_MASK">E4_TSTORM_CORE_CONN_AG_CTX_CF2_MASK</dfn>      0x3 /* timer2cf */</u></td></tr>
<tr><th id="451">451</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_CORE_CONN_AG_CTX_CF2_SHIFT" data-ref="_M/E4_TSTORM_CORE_CONN_AG_CTX_CF2_SHIFT">E4_TSTORM_CORE_CONN_AG_CTX_CF2_SHIFT</dfn>     2</u></td></tr>
<tr><th id="452">452</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_CORE_CONN_AG_CTX_CF3_MASK" data-ref="_M/E4_TSTORM_CORE_CONN_AG_CTX_CF3_MASK">E4_TSTORM_CORE_CONN_AG_CTX_CF3_MASK</dfn>      0x3 /* timer_stop_all */</u></td></tr>
<tr><th id="453">453</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_CORE_CONN_AG_CTX_CF3_SHIFT" data-ref="_M/E4_TSTORM_CORE_CONN_AG_CTX_CF3_SHIFT">E4_TSTORM_CORE_CONN_AG_CTX_CF3_SHIFT</dfn>     4</u></td></tr>
<tr><th id="454">454</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_CORE_CONN_AG_CTX_CF4_MASK" data-ref="_M/E4_TSTORM_CORE_CONN_AG_CTX_CF4_MASK">E4_TSTORM_CORE_CONN_AG_CTX_CF4_MASK</dfn>      0x3 /* cf4 */</u></td></tr>
<tr><th id="455">455</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_CORE_CONN_AG_CTX_CF4_SHIFT" data-ref="_M/E4_TSTORM_CORE_CONN_AG_CTX_CF4_SHIFT">E4_TSTORM_CORE_CONN_AG_CTX_CF4_SHIFT</dfn>     6</u></td></tr>
<tr><th id="456">456</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_tstorm_core_conn_ag_ctx::flags2" title='e4_tstorm_core_conn_ag_ctx::flags2' data-ref="e4_tstorm_core_conn_ag_ctx::flags2">flags2</dfn>;</td></tr>
<tr><th id="457">457</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_CORE_CONN_AG_CTX_CF5_MASK" data-ref="_M/E4_TSTORM_CORE_CONN_AG_CTX_CF5_MASK">E4_TSTORM_CORE_CONN_AG_CTX_CF5_MASK</dfn>      0x3 /* cf5 */</u></td></tr>
<tr><th id="458">458</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_CORE_CONN_AG_CTX_CF5_SHIFT" data-ref="_M/E4_TSTORM_CORE_CONN_AG_CTX_CF5_SHIFT">E4_TSTORM_CORE_CONN_AG_CTX_CF5_SHIFT</dfn>     0</u></td></tr>
<tr><th id="459">459</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_CORE_CONN_AG_CTX_CF6_MASK" data-ref="_M/E4_TSTORM_CORE_CONN_AG_CTX_CF6_MASK">E4_TSTORM_CORE_CONN_AG_CTX_CF6_MASK</dfn>      0x3 /* cf6 */</u></td></tr>
<tr><th id="460">460</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_CORE_CONN_AG_CTX_CF6_SHIFT" data-ref="_M/E4_TSTORM_CORE_CONN_AG_CTX_CF6_SHIFT">E4_TSTORM_CORE_CONN_AG_CTX_CF6_SHIFT</dfn>     2</u></td></tr>
<tr><th id="461">461</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_CORE_CONN_AG_CTX_CF7_MASK" data-ref="_M/E4_TSTORM_CORE_CONN_AG_CTX_CF7_MASK">E4_TSTORM_CORE_CONN_AG_CTX_CF7_MASK</dfn>      0x3 /* cf7 */</u></td></tr>
<tr><th id="462">462</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_CORE_CONN_AG_CTX_CF7_SHIFT" data-ref="_M/E4_TSTORM_CORE_CONN_AG_CTX_CF7_SHIFT">E4_TSTORM_CORE_CONN_AG_CTX_CF7_SHIFT</dfn>     4</u></td></tr>
<tr><th id="463">463</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_CORE_CONN_AG_CTX_CF8_MASK" data-ref="_M/E4_TSTORM_CORE_CONN_AG_CTX_CF8_MASK">E4_TSTORM_CORE_CONN_AG_CTX_CF8_MASK</dfn>      0x3 /* cf8 */</u></td></tr>
<tr><th id="464">464</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_CORE_CONN_AG_CTX_CF8_SHIFT" data-ref="_M/E4_TSTORM_CORE_CONN_AG_CTX_CF8_SHIFT">E4_TSTORM_CORE_CONN_AG_CTX_CF8_SHIFT</dfn>     6</u></td></tr>
<tr><th id="465">465</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_tstorm_core_conn_ag_ctx::flags3" title='e4_tstorm_core_conn_ag_ctx::flags3' data-ref="e4_tstorm_core_conn_ag_ctx::flags3">flags3</dfn>;</td></tr>
<tr><th id="466">466</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_CORE_CONN_AG_CTX_CF9_MASK" data-ref="_M/E4_TSTORM_CORE_CONN_AG_CTX_CF9_MASK">E4_TSTORM_CORE_CONN_AG_CTX_CF9_MASK</dfn>      0x3 /* cf9 */</u></td></tr>
<tr><th id="467">467</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_CORE_CONN_AG_CTX_CF9_SHIFT" data-ref="_M/E4_TSTORM_CORE_CONN_AG_CTX_CF9_SHIFT">E4_TSTORM_CORE_CONN_AG_CTX_CF9_SHIFT</dfn>     0</u></td></tr>
<tr><th id="468">468</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_CORE_CONN_AG_CTX_CF10_MASK" data-ref="_M/E4_TSTORM_CORE_CONN_AG_CTX_CF10_MASK">E4_TSTORM_CORE_CONN_AG_CTX_CF10_MASK</dfn>     0x3 /* cf10 */</u></td></tr>
<tr><th id="469">469</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_CORE_CONN_AG_CTX_CF10_SHIFT" data-ref="_M/E4_TSTORM_CORE_CONN_AG_CTX_CF10_SHIFT">E4_TSTORM_CORE_CONN_AG_CTX_CF10_SHIFT</dfn>    2</u></td></tr>
<tr><th id="470">470</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_CORE_CONN_AG_CTX_CF0EN_MASK" data-ref="_M/E4_TSTORM_CORE_CONN_AG_CTX_CF0EN_MASK">E4_TSTORM_CORE_CONN_AG_CTX_CF0EN_MASK</dfn>    0x1 /* cf0en */</u></td></tr>
<tr><th id="471">471</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_CORE_CONN_AG_CTX_CF0EN_SHIFT" data-ref="_M/E4_TSTORM_CORE_CONN_AG_CTX_CF0EN_SHIFT">E4_TSTORM_CORE_CONN_AG_CTX_CF0EN_SHIFT</dfn>   4</u></td></tr>
<tr><th id="472">472</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_CORE_CONN_AG_CTX_CF1EN_MASK" data-ref="_M/E4_TSTORM_CORE_CONN_AG_CTX_CF1EN_MASK">E4_TSTORM_CORE_CONN_AG_CTX_CF1EN_MASK</dfn>    0x1 /* cf1en */</u></td></tr>
<tr><th id="473">473</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_CORE_CONN_AG_CTX_CF1EN_SHIFT" data-ref="_M/E4_TSTORM_CORE_CONN_AG_CTX_CF1EN_SHIFT">E4_TSTORM_CORE_CONN_AG_CTX_CF1EN_SHIFT</dfn>   5</u></td></tr>
<tr><th id="474">474</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_CORE_CONN_AG_CTX_CF2EN_MASK" data-ref="_M/E4_TSTORM_CORE_CONN_AG_CTX_CF2EN_MASK">E4_TSTORM_CORE_CONN_AG_CTX_CF2EN_MASK</dfn>    0x1 /* cf2en */</u></td></tr>
<tr><th id="475">475</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_CORE_CONN_AG_CTX_CF2EN_SHIFT" data-ref="_M/E4_TSTORM_CORE_CONN_AG_CTX_CF2EN_SHIFT">E4_TSTORM_CORE_CONN_AG_CTX_CF2EN_SHIFT</dfn>   6</u></td></tr>
<tr><th id="476">476</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_CORE_CONN_AG_CTX_CF3EN_MASK" data-ref="_M/E4_TSTORM_CORE_CONN_AG_CTX_CF3EN_MASK">E4_TSTORM_CORE_CONN_AG_CTX_CF3EN_MASK</dfn>    0x1 /* cf3en */</u></td></tr>
<tr><th id="477">477</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_CORE_CONN_AG_CTX_CF3EN_SHIFT" data-ref="_M/E4_TSTORM_CORE_CONN_AG_CTX_CF3EN_SHIFT">E4_TSTORM_CORE_CONN_AG_CTX_CF3EN_SHIFT</dfn>   7</u></td></tr>
<tr><th id="478">478</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_tstorm_core_conn_ag_ctx::flags4" title='e4_tstorm_core_conn_ag_ctx::flags4' data-ref="e4_tstorm_core_conn_ag_ctx::flags4">flags4</dfn>;</td></tr>
<tr><th id="479">479</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_CORE_CONN_AG_CTX_CF4EN_MASK" data-ref="_M/E4_TSTORM_CORE_CONN_AG_CTX_CF4EN_MASK">E4_TSTORM_CORE_CONN_AG_CTX_CF4EN_MASK</dfn>    0x1 /* cf4en */</u></td></tr>
<tr><th id="480">480</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_CORE_CONN_AG_CTX_CF4EN_SHIFT" data-ref="_M/E4_TSTORM_CORE_CONN_AG_CTX_CF4EN_SHIFT">E4_TSTORM_CORE_CONN_AG_CTX_CF4EN_SHIFT</dfn>   0</u></td></tr>
<tr><th id="481">481</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_CORE_CONN_AG_CTX_CF5EN_MASK" data-ref="_M/E4_TSTORM_CORE_CONN_AG_CTX_CF5EN_MASK">E4_TSTORM_CORE_CONN_AG_CTX_CF5EN_MASK</dfn>    0x1 /* cf5en */</u></td></tr>
<tr><th id="482">482</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_CORE_CONN_AG_CTX_CF5EN_SHIFT" data-ref="_M/E4_TSTORM_CORE_CONN_AG_CTX_CF5EN_SHIFT">E4_TSTORM_CORE_CONN_AG_CTX_CF5EN_SHIFT</dfn>   1</u></td></tr>
<tr><th id="483">483</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_CORE_CONN_AG_CTX_CF6EN_MASK" data-ref="_M/E4_TSTORM_CORE_CONN_AG_CTX_CF6EN_MASK">E4_TSTORM_CORE_CONN_AG_CTX_CF6EN_MASK</dfn>    0x1 /* cf6en */</u></td></tr>
<tr><th id="484">484</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_CORE_CONN_AG_CTX_CF6EN_SHIFT" data-ref="_M/E4_TSTORM_CORE_CONN_AG_CTX_CF6EN_SHIFT">E4_TSTORM_CORE_CONN_AG_CTX_CF6EN_SHIFT</dfn>   2</u></td></tr>
<tr><th id="485">485</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_CORE_CONN_AG_CTX_CF7EN_MASK" data-ref="_M/E4_TSTORM_CORE_CONN_AG_CTX_CF7EN_MASK">E4_TSTORM_CORE_CONN_AG_CTX_CF7EN_MASK</dfn>    0x1 /* cf7en */</u></td></tr>
<tr><th id="486">486</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_CORE_CONN_AG_CTX_CF7EN_SHIFT" data-ref="_M/E4_TSTORM_CORE_CONN_AG_CTX_CF7EN_SHIFT">E4_TSTORM_CORE_CONN_AG_CTX_CF7EN_SHIFT</dfn>   3</u></td></tr>
<tr><th id="487">487</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_CORE_CONN_AG_CTX_CF8EN_MASK" data-ref="_M/E4_TSTORM_CORE_CONN_AG_CTX_CF8EN_MASK">E4_TSTORM_CORE_CONN_AG_CTX_CF8EN_MASK</dfn>    0x1 /* cf8en */</u></td></tr>
<tr><th id="488">488</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_CORE_CONN_AG_CTX_CF8EN_SHIFT" data-ref="_M/E4_TSTORM_CORE_CONN_AG_CTX_CF8EN_SHIFT">E4_TSTORM_CORE_CONN_AG_CTX_CF8EN_SHIFT</dfn>   4</u></td></tr>
<tr><th id="489">489</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_CORE_CONN_AG_CTX_CF9EN_MASK" data-ref="_M/E4_TSTORM_CORE_CONN_AG_CTX_CF9EN_MASK">E4_TSTORM_CORE_CONN_AG_CTX_CF9EN_MASK</dfn>    0x1 /* cf9en */</u></td></tr>
<tr><th id="490">490</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_CORE_CONN_AG_CTX_CF9EN_SHIFT" data-ref="_M/E4_TSTORM_CORE_CONN_AG_CTX_CF9EN_SHIFT">E4_TSTORM_CORE_CONN_AG_CTX_CF9EN_SHIFT</dfn>   5</u></td></tr>
<tr><th id="491">491</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_CORE_CONN_AG_CTX_CF10EN_MASK" data-ref="_M/E4_TSTORM_CORE_CONN_AG_CTX_CF10EN_MASK">E4_TSTORM_CORE_CONN_AG_CTX_CF10EN_MASK</dfn>   0x1 /* cf10en */</u></td></tr>
<tr><th id="492">492</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_CORE_CONN_AG_CTX_CF10EN_SHIFT" data-ref="_M/E4_TSTORM_CORE_CONN_AG_CTX_CF10EN_SHIFT">E4_TSTORM_CORE_CONN_AG_CTX_CF10EN_SHIFT</dfn>  6</u></td></tr>
<tr><th id="493">493</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_CORE_CONN_AG_CTX_RULE0EN_MASK" data-ref="_M/E4_TSTORM_CORE_CONN_AG_CTX_RULE0EN_MASK">E4_TSTORM_CORE_CONN_AG_CTX_RULE0EN_MASK</dfn>  0x1 /* rule0en */</u></td></tr>
<tr><th id="494">494</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_CORE_CONN_AG_CTX_RULE0EN_SHIFT" data-ref="_M/E4_TSTORM_CORE_CONN_AG_CTX_RULE0EN_SHIFT">E4_TSTORM_CORE_CONN_AG_CTX_RULE0EN_SHIFT</dfn> 7</u></td></tr>
<tr><th id="495">495</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_tstorm_core_conn_ag_ctx::flags5" title='e4_tstorm_core_conn_ag_ctx::flags5' data-ref="e4_tstorm_core_conn_ag_ctx::flags5">flags5</dfn>;</td></tr>
<tr><th id="496">496</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_CORE_CONN_AG_CTX_RULE1EN_MASK" data-ref="_M/E4_TSTORM_CORE_CONN_AG_CTX_RULE1EN_MASK">E4_TSTORM_CORE_CONN_AG_CTX_RULE1EN_MASK</dfn>  0x1 /* rule1en */</u></td></tr>
<tr><th id="497">497</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_CORE_CONN_AG_CTX_RULE1EN_SHIFT" data-ref="_M/E4_TSTORM_CORE_CONN_AG_CTX_RULE1EN_SHIFT">E4_TSTORM_CORE_CONN_AG_CTX_RULE1EN_SHIFT</dfn> 0</u></td></tr>
<tr><th id="498">498</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_CORE_CONN_AG_CTX_RULE2EN_MASK" data-ref="_M/E4_TSTORM_CORE_CONN_AG_CTX_RULE2EN_MASK">E4_TSTORM_CORE_CONN_AG_CTX_RULE2EN_MASK</dfn>  0x1 /* rule2en */</u></td></tr>
<tr><th id="499">499</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_CORE_CONN_AG_CTX_RULE2EN_SHIFT" data-ref="_M/E4_TSTORM_CORE_CONN_AG_CTX_RULE2EN_SHIFT">E4_TSTORM_CORE_CONN_AG_CTX_RULE2EN_SHIFT</dfn> 1</u></td></tr>
<tr><th id="500">500</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_CORE_CONN_AG_CTX_RULE3EN_MASK" data-ref="_M/E4_TSTORM_CORE_CONN_AG_CTX_RULE3EN_MASK">E4_TSTORM_CORE_CONN_AG_CTX_RULE3EN_MASK</dfn>  0x1 /* rule3en */</u></td></tr>
<tr><th id="501">501</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_CORE_CONN_AG_CTX_RULE3EN_SHIFT" data-ref="_M/E4_TSTORM_CORE_CONN_AG_CTX_RULE3EN_SHIFT">E4_TSTORM_CORE_CONN_AG_CTX_RULE3EN_SHIFT</dfn> 2</u></td></tr>
<tr><th id="502">502</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_CORE_CONN_AG_CTX_RULE4EN_MASK" data-ref="_M/E4_TSTORM_CORE_CONN_AG_CTX_RULE4EN_MASK">E4_TSTORM_CORE_CONN_AG_CTX_RULE4EN_MASK</dfn>  0x1 /* rule4en */</u></td></tr>
<tr><th id="503">503</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_CORE_CONN_AG_CTX_RULE4EN_SHIFT" data-ref="_M/E4_TSTORM_CORE_CONN_AG_CTX_RULE4EN_SHIFT">E4_TSTORM_CORE_CONN_AG_CTX_RULE4EN_SHIFT</dfn> 3</u></td></tr>
<tr><th id="504">504</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_CORE_CONN_AG_CTX_RULE5EN_MASK" data-ref="_M/E4_TSTORM_CORE_CONN_AG_CTX_RULE5EN_MASK">E4_TSTORM_CORE_CONN_AG_CTX_RULE5EN_MASK</dfn>  0x1 /* rule5en */</u></td></tr>
<tr><th id="505">505</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_CORE_CONN_AG_CTX_RULE5EN_SHIFT" data-ref="_M/E4_TSTORM_CORE_CONN_AG_CTX_RULE5EN_SHIFT">E4_TSTORM_CORE_CONN_AG_CTX_RULE5EN_SHIFT</dfn> 4</u></td></tr>
<tr><th id="506">506</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_CORE_CONN_AG_CTX_RULE6EN_MASK" data-ref="_M/E4_TSTORM_CORE_CONN_AG_CTX_RULE6EN_MASK">E4_TSTORM_CORE_CONN_AG_CTX_RULE6EN_MASK</dfn>  0x1 /* rule6en */</u></td></tr>
<tr><th id="507">507</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_CORE_CONN_AG_CTX_RULE6EN_SHIFT" data-ref="_M/E4_TSTORM_CORE_CONN_AG_CTX_RULE6EN_SHIFT">E4_TSTORM_CORE_CONN_AG_CTX_RULE6EN_SHIFT</dfn> 5</u></td></tr>
<tr><th id="508">508</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_CORE_CONN_AG_CTX_RULE7EN_MASK" data-ref="_M/E4_TSTORM_CORE_CONN_AG_CTX_RULE7EN_MASK">E4_TSTORM_CORE_CONN_AG_CTX_RULE7EN_MASK</dfn>  0x1 /* rule7en */</u></td></tr>
<tr><th id="509">509</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_CORE_CONN_AG_CTX_RULE7EN_SHIFT" data-ref="_M/E4_TSTORM_CORE_CONN_AG_CTX_RULE7EN_SHIFT">E4_TSTORM_CORE_CONN_AG_CTX_RULE7EN_SHIFT</dfn> 6</u></td></tr>
<tr><th id="510">510</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_CORE_CONN_AG_CTX_RULE8EN_MASK" data-ref="_M/E4_TSTORM_CORE_CONN_AG_CTX_RULE8EN_MASK">E4_TSTORM_CORE_CONN_AG_CTX_RULE8EN_MASK</dfn>  0x1 /* rule8en */</u></td></tr>
<tr><th id="511">511</th><td><u>#define <dfn class="macro" id="_M/E4_TSTORM_CORE_CONN_AG_CTX_RULE8EN_SHIFT" data-ref="_M/E4_TSTORM_CORE_CONN_AG_CTX_RULE8EN_SHIFT">E4_TSTORM_CORE_CONN_AG_CTX_RULE8EN_SHIFT</dfn> 7</u></td></tr>
<tr><th id="512">512</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="e4_tstorm_core_conn_ag_ctx::reg0" title='e4_tstorm_core_conn_ag_ctx::reg0' data-ref="e4_tstorm_core_conn_ag_ctx::reg0">reg0</dfn> <i>/* reg0 */</i>;</td></tr>
<tr><th id="513">513</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="e4_tstorm_core_conn_ag_ctx::reg1" title='e4_tstorm_core_conn_ag_ctx::reg1' data-ref="e4_tstorm_core_conn_ag_ctx::reg1">reg1</dfn> <i>/* reg1 */</i>;</td></tr>
<tr><th id="514">514</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="e4_tstorm_core_conn_ag_ctx::reg2" title='e4_tstorm_core_conn_ag_ctx::reg2' data-ref="e4_tstorm_core_conn_ag_ctx::reg2">reg2</dfn> <i>/* reg2 */</i>;</td></tr>
<tr><th id="515">515</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="e4_tstorm_core_conn_ag_ctx::reg3" title='e4_tstorm_core_conn_ag_ctx::reg3' data-ref="e4_tstorm_core_conn_ag_ctx::reg3">reg3</dfn> <i>/* reg3 */</i>;</td></tr>
<tr><th id="516">516</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="e4_tstorm_core_conn_ag_ctx::reg4" title='e4_tstorm_core_conn_ag_ctx::reg4' data-ref="e4_tstorm_core_conn_ag_ctx::reg4">reg4</dfn> <i>/* reg4 */</i>;</td></tr>
<tr><th id="517">517</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="e4_tstorm_core_conn_ag_ctx::reg5" title='e4_tstorm_core_conn_ag_ctx::reg5' data-ref="e4_tstorm_core_conn_ag_ctx::reg5">reg5</dfn> <i>/* reg5 */</i>;</td></tr>
<tr><th id="518">518</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="e4_tstorm_core_conn_ag_ctx::reg6" title='e4_tstorm_core_conn_ag_ctx::reg6' data-ref="e4_tstorm_core_conn_ag_ctx::reg6">reg6</dfn> <i>/* reg6 */</i>;</td></tr>
<tr><th id="519">519</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="e4_tstorm_core_conn_ag_ctx::reg7" title='e4_tstorm_core_conn_ag_ctx::reg7' data-ref="e4_tstorm_core_conn_ag_ctx::reg7">reg7</dfn> <i>/* reg7 */</i>;</td></tr>
<tr><th id="520">520</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="e4_tstorm_core_conn_ag_ctx::reg8" title='e4_tstorm_core_conn_ag_ctx::reg8' data-ref="e4_tstorm_core_conn_ag_ctx::reg8">reg8</dfn> <i>/* reg8 */</i>;</td></tr>
<tr><th id="521">521</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_tstorm_core_conn_ag_ctx::byte2" title='e4_tstorm_core_conn_ag_ctx::byte2' data-ref="e4_tstorm_core_conn_ag_ctx::byte2">byte2</dfn> <i>/* byte2 */</i>;</td></tr>
<tr><th id="522">522</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_tstorm_core_conn_ag_ctx::byte3" title='e4_tstorm_core_conn_ag_ctx::byte3' data-ref="e4_tstorm_core_conn_ag_ctx::byte3">byte3</dfn> <i>/* byte3 */</i>;</td></tr>
<tr><th id="523">523</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="e4_tstorm_core_conn_ag_ctx::word0" title='e4_tstorm_core_conn_ag_ctx::word0' data-ref="e4_tstorm_core_conn_ag_ctx::word0">word0</dfn> <i>/* word0 */</i>;</td></tr>
<tr><th id="524">524</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_tstorm_core_conn_ag_ctx::byte4" title='e4_tstorm_core_conn_ag_ctx::byte4' data-ref="e4_tstorm_core_conn_ag_ctx::byte4">byte4</dfn> <i>/* byte4 */</i>;</td></tr>
<tr><th id="525">525</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_tstorm_core_conn_ag_ctx::byte5" title='e4_tstorm_core_conn_ag_ctx::byte5' data-ref="e4_tstorm_core_conn_ag_ctx::byte5">byte5</dfn> <i>/* byte5 */</i>;</td></tr>
<tr><th id="526">526</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="e4_tstorm_core_conn_ag_ctx::word1" title='e4_tstorm_core_conn_ag_ctx::word1' data-ref="e4_tstorm_core_conn_ag_ctx::word1">word1</dfn> <i>/* word1 */</i>;</td></tr>
<tr><th id="527">527</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="e4_tstorm_core_conn_ag_ctx::word2" title='e4_tstorm_core_conn_ag_ctx::word2' data-ref="e4_tstorm_core_conn_ag_ctx::word2">word2</dfn> <i>/* conn_dpi */</i>;</td></tr>
<tr><th id="528">528</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="e4_tstorm_core_conn_ag_ctx::word3" title='e4_tstorm_core_conn_ag_ctx::word3' data-ref="e4_tstorm_core_conn_ag_ctx::word3">word3</dfn> <i>/* word3 */</i>;</td></tr>
<tr><th id="529">529</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="e4_tstorm_core_conn_ag_ctx::reg9" title='e4_tstorm_core_conn_ag_ctx::reg9' data-ref="e4_tstorm_core_conn_ag_ctx::reg9">reg9</dfn> <i>/* reg9 */</i>;</td></tr>
<tr><th id="530">530</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="e4_tstorm_core_conn_ag_ctx::reg10" title='e4_tstorm_core_conn_ag_ctx::reg10' data-ref="e4_tstorm_core_conn_ag_ctx::reg10">reg10</dfn> <i>/* reg10 */</i>;</td></tr>
<tr><th id="531">531</th><td>};</td></tr>
<tr><th id="532">532</th><td></td></tr>
<tr><th id="533">533</th><td><b>struct</b> <dfn class="type def" id="e4_ustorm_core_conn_ag_ctx" title='e4_ustorm_core_conn_ag_ctx' data-ref="e4_ustorm_core_conn_ag_ctx">e4_ustorm_core_conn_ag_ctx</dfn> {</td></tr>
<tr><th id="534">534</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_ustorm_core_conn_ag_ctx::reserved" title='e4_ustorm_core_conn_ag_ctx::reserved' data-ref="e4_ustorm_core_conn_ag_ctx::reserved">reserved</dfn> <i>/* cdu_validation */</i>;</td></tr>
<tr><th id="535">535</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_ustorm_core_conn_ag_ctx::byte1" title='e4_ustorm_core_conn_ag_ctx::byte1' data-ref="e4_ustorm_core_conn_ag_ctx::byte1">byte1</dfn> <i>/* state */</i>;</td></tr>
<tr><th id="536">536</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_ustorm_core_conn_ag_ctx::flags0" title='e4_ustorm_core_conn_ag_ctx::flags0' data-ref="e4_ustorm_core_conn_ag_ctx::flags0">flags0</dfn>;</td></tr>
<tr><th id="537">537</th><td><u>#define <dfn class="macro" id="_M/E4_USTORM_CORE_CONN_AG_CTX_BIT0_MASK" data-ref="_M/E4_USTORM_CORE_CONN_AG_CTX_BIT0_MASK">E4_USTORM_CORE_CONN_AG_CTX_BIT0_MASK</dfn>     0x1 /* exist_in_qm0 */</u></td></tr>
<tr><th id="538">538</th><td><u>#define <dfn class="macro" id="_M/E4_USTORM_CORE_CONN_AG_CTX_BIT0_SHIFT" data-ref="_M/E4_USTORM_CORE_CONN_AG_CTX_BIT0_SHIFT">E4_USTORM_CORE_CONN_AG_CTX_BIT0_SHIFT</dfn>    0</u></td></tr>
<tr><th id="539">539</th><td><u>#define <dfn class="macro" id="_M/E4_USTORM_CORE_CONN_AG_CTX_BIT1_MASK" data-ref="_M/E4_USTORM_CORE_CONN_AG_CTX_BIT1_MASK">E4_USTORM_CORE_CONN_AG_CTX_BIT1_MASK</dfn>     0x1 /* exist_in_qm1 */</u></td></tr>
<tr><th id="540">540</th><td><u>#define <dfn class="macro" id="_M/E4_USTORM_CORE_CONN_AG_CTX_BIT1_SHIFT" data-ref="_M/E4_USTORM_CORE_CONN_AG_CTX_BIT1_SHIFT">E4_USTORM_CORE_CONN_AG_CTX_BIT1_SHIFT</dfn>    1</u></td></tr>
<tr><th id="541">541</th><td><u>#define <dfn class="macro" id="_M/E4_USTORM_CORE_CONN_AG_CTX_CF0_MASK" data-ref="_M/E4_USTORM_CORE_CONN_AG_CTX_CF0_MASK">E4_USTORM_CORE_CONN_AG_CTX_CF0_MASK</dfn>      0x3 /* timer0cf */</u></td></tr>
<tr><th id="542">542</th><td><u>#define <dfn class="macro" id="_M/E4_USTORM_CORE_CONN_AG_CTX_CF0_SHIFT" data-ref="_M/E4_USTORM_CORE_CONN_AG_CTX_CF0_SHIFT">E4_USTORM_CORE_CONN_AG_CTX_CF0_SHIFT</dfn>     2</u></td></tr>
<tr><th id="543">543</th><td><u>#define <dfn class="macro" id="_M/E4_USTORM_CORE_CONN_AG_CTX_CF1_MASK" data-ref="_M/E4_USTORM_CORE_CONN_AG_CTX_CF1_MASK">E4_USTORM_CORE_CONN_AG_CTX_CF1_MASK</dfn>      0x3 /* timer1cf */</u></td></tr>
<tr><th id="544">544</th><td><u>#define <dfn class="macro" id="_M/E4_USTORM_CORE_CONN_AG_CTX_CF1_SHIFT" data-ref="_M/E4_USTORM_CORE_CONN_AG_CTX_CF1_SHIFT">E4_USTORM_CORE_CONN_AG_CTX_CF1_SHIFT</dfn>     4</u></td></tr>
<tr><th id="545">545</th><td><u>#define <dfn class="macro" id="_M/E4_USTORM_CORE_CONN_AG_CTX_CF2_MASK" data-ref="_M/E4_USTORM_CORE_CONN_AG_CTX_CF2_MASK">E4_USTORM_CORE_CONN_AG_CTX_CF2_MASK</dfn>      0x3 /* timer2cf */</u></td></tr>
<tr><th id="546">546</th><td><u>#define <dfn class="macro" id="_M/E4_USTORM_CORE_CONN_AG_CTX_CF2_SHIFT" data-ref="_M/E4_USTORM_CORE_CONN_AG_CTX_CF2_SHIFT">E4_USTORM_CORE_CONN_AG_CTX_CF2_SHIFT</dfn>     6</u></td></tr>
<tr><th id="547">547</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_ustorm_core_conn_ag_ctx::flags1" title='e4_ustorm_core_conn_ag_ctx::flags1' data-ref="e4_ustorm_core_conn_ag_ctx::flags1">flags1</dfn>;</td></tr>
<tr><th id="548">548</th><td><u>#define <dfn class="macro" id="_M/E4_USTORM_CORE_CONN_AG_CTX_CF3_MASK" data-ref="_M/E4_USTORM_CORE_CONN_AG_CTX_CF3_MASK">E4_USTORM_CORE_CONN_AG_CTX_CF3_MASK</dfn>      0x3 /* timer_stop_all */</u></td></tr>
<tr><th id="549">549</th><td><u>#define <dfn class="macro" id="_M/E4_USTORM_CORE_CONN_AG_CTX_CF3_SHIFT" data-ref="_M/E4_USTORM_CORE_CONN_AG_CTX_CF3_SHIFT">E4_USTORM_CORE_CONN_AG_CTX_CF3_SHIFT</dfn>     0</u></td></tr>
<tr><th id="550">550</th><td><u>#define <dfn class="macro" id="_M/E4_USTORM_CORE_CONN_AG_CTX_CF4_MASK" data-ref="_M/E4_USTORM_CORE_CONN_AG_CTX_CF4_MASK">E4_USTORM_CORE_CONN_AG_CTX_CF4_MASK</dfn>      0x3 /* cf4 */</u></td></tr>
<tr><th id="551">551</th><td><u>#define <dfn class="macro" id="_M/E4_USTORM_CORE_CONN_AG_CTX_CF4_SHIFT" data-ref="_M/E4_USTORM_CORE_CONN_AG_CTX_CF4_SHIFT">E4_USTORM_CORE_CONN_AG_CTX_CF4_SHIFT</dfn>     2</u></td></tr>
<tr><th id="552">552</th><td><u>#define <dfn class="macro" id="_M/E4_USTORM_CORE_CONN_AG_CTX_CF5_MASK" data-ref="_M/E4_USTORM_CORE_CONN_AG_CTX_CF5_MASK">E4_USTORM_CORE_CONN_AG_CTX_CF5_MASK</dfn>      0x3 /* cf5 */</u></td></tr>
<tr><th id="553">553</th><td><u>#define <dfn class="macro" id="_M/E4_USTORM_CORE_CONN_AG_CTX_CF5_SHIFT" data-ref="_M/E4_USTORM_CORE_CONN_AG_CTX_CF5_SHIFT">E4_USTORM_CORE_CONN_AG_CTX_CF5_SHIFT</dfn>     4</u></td></tr>
<tr><th id="554">554</th><td><u>#define <dfn class="macro" id="_M/E4_USTORM_CORE_CONN_AG_CTX_CF6_MASK" data-ref="_M/E4_USTORM_CORE_CONN_AG_CTX_CF6_MASK">E4_USTORM_CORE_CONN_AG_CTX_CF6_MASK</dfn>      0x3 /* cf6 */</u></td></tr>
<tr><th id="555">555</th><td><u>#define <dfn class="macro" id="_M/E4_USTORM_CORE_CONN_AG_CTX_CF6_SHIFT" data-ref="_M/E4_USTORM_CORE_CONN_AG_CTX_CF6_SHIFT">E4_USTORM_CORE_CONN_AG_CTX_CF6_SHIFT</dfn>     6</u></td></tr>
<tr><th id="556">556</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_ustorm_core_conn_ag_ctx::flags2" title='e4_ustorm_core_conn_ag_ctx::flags2' data-ref="e4_ustorm_core_conn_ag_ctx::flags2">flags2</dfn>;</td></tr>
<tr><th id="557">557</th><td><u>#define <dfn class="macro" id="_M/E4_USTORM_CORE_CONN_AG_CTX_CF0EN_MASK" data-ref="_M/E4_USTORM_CORE_CONN_AG_CTX_CF0EN_MASK">E4_USTORM_CORE_CONN_AG_CTX_CF0EN_MASK</dfn>    0x1 /* cf0en */</u></td></tr>
<tr><th id="558">558</th><td><u>#define <dfn class="macro" id="_M/E4_USTORM_CORE_CONN_AG_CTX_CF0EN_SHIFT" data-ref="_M/E4_USTORM_CORE_CONN_AG_CTX_CF0EN_SHIFT">E4_USTORM_CORE_CONN_AG_CTX_CF0EN_SHIFT</dfn>   0</u></td></tr>
<tr><th id="559">559</th><td><u>#define <dfn class="macro" id="_M/E4_USTORM_CORE_CONN_AG_CTX_CF1EN_MASK" data-ref="_M/E4_USTORM_CORE_CONN_AG_CTX_CF1EN_MASK">E4_USTORM_CORE_CONN_AG_CTX_CF1EN_MASK</dfn>    0x1 /* cf1en */</u></td></tr>
<tr><th id="560">560</th><td><u>#define <dfn class="macro" id="_M/E4_USTORM_CORE_CONN_AG_CTX_CF1EN_SHIFT" data-ref="_M/E4_USTORM_CORE_CONN_AG_CTX_CF1EN_SHIFT">E4_USTORM_CORE_CONN_AG_CTX_CF1EN_SHIFT</dfn>   1</u></td></tr>
<tr><th id="561">561</th><td><u>#define <dfn class="macro" id="_M/E4_USTORM_CORE_CONN_AG_CTX_CF2EN_MASK" data-ref="_M/E4_USTORM_CORE_CONN_AG_CTX_CF2EN_MASK">E4_USTORM_CORE_CONN_AG_CTX_CF2EN_MASK</dfn>    0x1 /* cf2en */</u></td></tr>
<tr><th id="562">562</th><td><u>#define <dfn class="macro" id="_M/E4_USTORM_CORE_CONN_AG_CTX_CF2EN_SHIFT" data-ref="_M/E4_USTORM_CORE_CONN_AG_CTX_CF2EN_SHIFT">E4_USTORM_CORE_CONN_AG_CTX_CF2EN_SHIFT</dfn>   2</u></td></tr>
<tr><th id="563">563</th><td><u>#define <dfn class="macro" id="_M/E4_USTORM_CORE_CONN_AG_CTX_CF3EN_MASK" data-ref="_M/E4_USTORM_CORE_CONN_AG_CTX_CF3EN_MASK">E4_USTORM_CORE_CONN_AG_CTX_CF3EN_MASK</dfn>    0x1 /* cf3en */</u></td></tr>
<tr><th id="564">564</th><td><u>#define <dfn class="macro" id="_M/E4_USTORM_CORE_CONN_AG_CTX_CF3EN_SHIFT" data-ref="_M/E4_USTORM_CORE_CONN_AG_CTX_CF3EN_SHIFT">E4_USTORM_CORE_CONN_AG_CTX_CF3EN_SHIFT</dfn>   3</u></td></tr>
<tr><th id="565">565</th><td><u>#define <dfn class="macro" id="_M/E4_USTORM_CORE_CONN_AG_CTX_CF4EN_MASK" data-ref="_M/E4_USTORM_CORE_CONN_AG_CTX_CF4EN_MASK">E4_USTORM_CORE_CONN_AG_CTX_CF4EN_MASK</dfn>    0x1 /* cf4en */</u></td></tr>
<tr><th id="566">566</th><td><u>#define <dfn class="macro" id="_M/E4_USTORM_CORE_CONN_AG_CTX_CF4EN_SHIFT" data-ref="_M/E4_USTORM_CORE_CONN_AG_CTX_CF4EN_SHIFT">E4_USTORM_CORE_CONN_AG_CTX_CF4EN_SHIFT</dfn>   4</u></td></tr>
<tr><th id="567">567</th><td><u>#define <dfn class="macro" id="_M/E4_USTORM_CORE_CONN_AG_CTX_CF5EN_MASK" data-ref="_M/E4_USTORM_CORE_CONN_AG_CTX_CF5EN_MASK">E4_USTORM_CORE_CONN_AG_CTX_CF5EN_MASK</dfn>    0x1 /* cf5en */</u></td></tr>
<tr><th id="568">568</th><td><u>#define <dfn class="macro" id="_M/E4_USTORM_CORE_CONN_AG_CTX_CF5EN_SHIFT" data-ref="_M/E4_USTORM_CORE_CONN_AG_CTX_CF5EN_SHIFT">E4_USTORM_CORE_CONN_AG_CTX_CF5EN_SHIFT</dfn>   5</u></td></tr>
<tr><th id="569">569</th><td><u>#define <dfn class="macro" id="_M/E4_USTORM_CORE_CONN_AG_CTX_CF6EN_MASK" data-ref="_M/E4_USTORM_CORE_CONN_AG_CTX_CF6EN_MASK">E4_USTORM_CORE_CONN_AG_CTX_CF6EN_MASK</dfn>    0x1 /* cf6en */</u></td></tr>
<tr><th id="570">570</th><td><u>#define <dfn class="macro" id="_M/E4_USTORM_CORE_CONN_AG_CTX_CF6EN_SHIFT" data-ref="_M/E4_USTORM_CORE_CONN_AG_CTX_CF6EN_SHIFT">E4_USTORM_CORE_CONN_AG_CTX_CF6EN_SHIFT</dfn>   6</u></td></tr>
<tr><th id="571">571</th><td><u>#define <dfn class="macro" id="_M/E4_USTORM_CORE_CONN_AG_CTX_RULE0EN_MASK" data-ref="_M/E4_USTORM_CORE_CONN_AG_CTX_RULE0EN_MASK">E4_USTORM_CORE_CONN_AG_CTX_RULE0EN_MASK</dfn>  0x1 /* rule0en */</u></td></tr>
<tr><th id="572">572</th><td><u>#define <dfn class="macro" id="_M/E4_USTORM_CORE_CONN_AG_CTX_RULE0EN_SHIFT" data-ref="_M/E4_USTORM_CORE_CONN_AG_CTX_RULE0EN_SHIFT">E4_USTORM_CORE_CONN_AG_CTX_RULE0EN_SHIFT</dfn> 7</u></td></tr>
<tr><th id="573">573</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_ustorm_core_conn_ag_ctx::flags3" title='e4_ustorm_core_conn_ag_ctx::flags3' data-ref="e4_ustorm_core_conn_ag_ctx::flags3">flags3</dfn>;</td></tr>
<tr><th id="574">574</th><td><u>#define <dfn class="macro" id="_M/E4_USTORM_CORE_CONN_AG_CTX_RULE1EN_MASK" data-ref="_M/E4_USTORM_CORE_CONN_AG_CTX_RULE1EN_MASK">E4_USTORM_CORE_CONN_AG_CTX_RULE1EN_MASK</dfn>  0x1 /* rule1en */</u></td></tr>
<tr><th id="575">575</th><td><u>#define <dfn class="macro" id="_M/E4_USTORM_CORE_CONN_AG_CTX_RULE1EN_SHIFT" data-ref="_M/E4_USTORM_CORE_CONN_AG_CTX_RULE1EN_SHIFT">E4_USTORM_CORE_CONN_AG_CTX_RULE1EN_SHIFT</dfn> 0</u></td></tr>
<tr><th id="576">576</th><td><u>#define <dfn class="macro" id="_M/E4_USTORM_CORE_CONN_AG_CTX_RULE2EN_MASK" data-ref="_M/E4_USTORM_CORE_CONN_AG_CTX_RULE2EN_MASK">E4_USTORM_CORE_CONN_AG_CTX_RULE2EN_MASK</dfn>  0x1 /* rule2en */</u></td></tr>
<tr><th id="577">577</th><td><u>#define <dfn class="macro" id="_M/E4_USTORM_CORE_CONN_AG_CTX_RULE2EN_SHIFT" data-ref="_M/E4_USTORM_CORE_CONN_AG_CTX_RULE2EN_SHIFT">E4_USTORM_CORE_CONN_AG_CTX_RULE2EN_SHIFT</dfn> 1</u></td></tr>
<tr><th id="578">578</th><td><u>#define <dfn class="macro" id="_M/E4_USTORM_CORE_CONN_AG_CTX_RULE3EN_MASK" data-ref="_M/E4_USTORM_CORE_CONN_AG_CTX_RULE3EN_MASK">E4_USTORM_CORE_CONN_AG_CTX_RULE3EN_MASK</dfn>  0x1 /* rule3en */</u></td></tr>
<tr><th id="579">579</th><td><u>#define <dfn class="macro" id="_M/E4_USTORM_CORE_CONN_AG_CTX_RULE3EN_SHIFT" data-ref="_M/E4_USTORM_CORE_CONN_AG_CTX_RULE3EN_SHIFT">E4_USTORM_CORE_CONN_AG_CTX_RULE3EN_SHIFT</dfn> 2</u></td></tr>
<tr><th id="580">580</th><td><u>#define <dfn class="macro" id="_M/E4_USTORM_CORE_CONN_AG_CTX_RULE4EN_MASK" data-ref="_M/E4_USTORM_CORE_CONN_AG_CTX_RULE4EN_MASK">E4_USTORM_CORE_CONN_AG_CTX_RULE4EN_MASK</dfn>  0x1 /* rule4en */</u></td></tr>
<tr><th id="581">581</th><td><u>#define <dfn class="macro" id="_M/E4_USTORM_CORE_CONN_AG_CTX_RULE4EN_SHIFT" data-ref="_M/E4_USTORM_CORE_CONN_AG_CTX_RULE4EN_SHIFT">E4_USTORM_CORE_CONN_AG_CTX_RULE4EN_SHIFT</dfn> 3</u></td></tr>
<tr><th id="582">582</th><td><u>#define <dfn class="macro" id="_M/E4_USTORM_CORE_CONN_AG_CTX_RULE5EN_MASK" data-ref="_M/E4_USTORM_CORE_CONN_AG_CTX_RULE5EN_MASK">E4_USTORM_CORE_CONN_AG_CTX_RULE5EN_MASK</dfn>  0x1 /* rule5en */</u></td></tr>
<tr><th id="583">583</th><td><u>#define <dfn class="macro" id="_M/E4_USTORM_CORE_CONN_AG_CTX_RULE5EN_SHIFT" data-ref="_M/E4_USTORM_CORE_CONN_AG_CTX_RULE5EN_SHIFT">E4_USTORM_CORE_CONN_AG_CTX_RULE5EN_SHIFT</dfn> 4</u></td></tr>
<tr><th id="584">584</th><td><u>#define <dfn class="macro" id="_M/E4_USTORM_CORE_CONN_AG_CTX_RULE6EN_MASK" data-ref="_M/E4_USTORM_CORE_CONN_AG_CTX_RULE6EN_MASK">E4_USTORM_CORE_CONN_AG_CTX_RULE6EN_MASK</dfn>  0x1 /* rule6en */</u></td></tr>
<tr><th id="585">585</th><td><u>#define <dfn class="macro" id="_M/E4_USTORM_CORE_CONN_AG_CTX_RULE6EN_SHIFT" data-ref="_M/E4_USTORM_CORE_CONN_AG_CTX_RULE6EN_SHIFT">E4_USTORM_CORE_CONN_AG_CTX_RULE6EN_SHIFT</dfn> 5</u></td></tr>
<tr><th id="586">586</th><td><u>#define <dfn class="macro" id="_M/E4_USTORM_CORE_CONN_AG_CTX_RULE7EN_MASK" data-ref="_M/E4_USTORM_CORE_CONN_AG_CTX_RULE7EN_MASK">E4_USTORM_CORE_CONN_AG_CTX_RULE7EN_MASK</dfn>  0x1 /* rule7en */</u></td></tr>
<tr><th id="587">587</th><td><u>#define <dfn class="macro" id="_M/E4_USTORM_CORE_CONN_AG_CTX_RULE7EN_SHIFT" data-ref="_M/E4_USTORM_CORE_CONN_AG_CTX_RULE7EN_SHIFT">E4_USTORM_CORE_CONN_AG_CTX_RULE7EN_SHIFT</dfn> 6</u></td></tr>
<tr><th id="588">588</th><td><u>#define <dfn class="macro" id="_M/E4_USTORM_CORE_CONN_AG_CTX_RULE8EN_MASK" data-ref="_M/E4_USTORM_CORE_CONN_AG_CTX_RULE8EN_MASK">E4_USTORM_CORE_CONN_AG_CTX_RULE8EN_MASK</dfn>  0x1 /* rule8en */</u></td></tr>
<tr><th id="589">589</th><td><u>#define <dfn class="macro" id="_M/E4_USTORM_CORE_CONN_AG_CTX_RULE8EN_SHIFT" data-ref="_M/E4_USTORM_CORE_CONN_AG_CTX_RULE8EN_SHIFT">E4_USTORM_CORE_CONN_AG_CTX_RULE8EN_SHIFT</dfn> 7</u></td></tr>
<tr><th id="590">590</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_ustorm_core_conn_ag_ctx::byte2" title='e4_ustorm_core_conn_ag_ctx::byte2' data-ref="e4_ustorm_core_conn_ag_ctx::byte2">byte2</dfn> <i>/* byte2 */</i>;</td></tr>
<tr><th id="591">591</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_ustorm_core_conn_ag_ctx::byte3" title='e4_ustorm_core_conn_ag_ctx::byte3' data-ref="e4_ustorm_core_conn_ag_ctx::byte3">byte3</dfn> <i>/* byte3 */</i>;</td></tr>
<tr><th id="592">592</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="e4_ustorm_core_conn_ag_ctx::word0" title='e4_ustorm_core_conn_ag_ctx::word0' data-ref="e4_ustorm_core_conn_ag_ctx::word0">word0</dfn> <i>/* conn_dpi */</i>;</td></tr>
<tr><th id="593">593</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="e4_ustorm_core_conn_ag_ctx::word1" title='e4_ustorm_core_conn_ag_ctx::word1' data-ref="e4_ustorm_core_conn_ag_ctx::word1">word1</dfn> <i>/* word1 */</i>;</td></tr>
<tr><th id="594">594</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="e4_ustorm_core_conn_ag_ctx::rx_producers" title='e4_ustorm_core_conn_ag_ctx::rx_producers' data-ref="e4_ustorm_core_conn_ag_ctx::rx_producers">rx_producers</dfn> <i>/* reg0 */</i>;</td></tr>
<tr><th id="595">595</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="e4_ustorm_core_conn_ag_ctx::reg1" title='e4_ustorm_core_conn_ag_ctx::reg1' data-ref="e4_ustorm_core_conn_ag_ctx::reg1">reg1</dfn> <i>/* reg1 */</i>;</td></tr>
<tr><th id="596">596</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="e4_ustorm_core_conn_ag_ctx::reg2" title='e4_ustorm_core_conn_ag_ctx::reg2' data-ref="e4_ustorm_core_conn_ag_ctx::reg2">reg2</dfn> <i>/* reg2 */</i>;</td></tr>
<tr><th id="597">597</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="e4_ustorm_core_conn_ag_ctx::reg3" title='e4_ustorm_core_conn_ag_ctx::reg3' data-ref="e4_ustorm_core_conn_ag_ctx::reg3">reg3</dfn> <i>/* reg3 */</i>;</td></tr>
<tr><th id="598">598</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="e4_ustorm_core_conn_ag_ctx::word2" title='e4_ustorm_core_conn_ag_ctx::word2' data-ref="e4_ustorm_core_conn_ag_ctx::word2">word2</dfn> <i>/* word2 */</i>;</td></tr>
<tr><th id="599">599</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="e4_ustorm_core_conn_ag_ctx::word3" title='e4_ustorm_core_conn_ag_ctx::word3' data-ref="e4_ustorm_core_conn_ag_ctx::word3">word3</dfn> <i>/* word3 */</i>;</td></tr>
<tr><th id="600">600</th><td>};</td></tr>
<tr><th id="601">601</th><td></td></tr>
<tr><th id="602">602</th><td><i>/*</i></td></tr>
<tr><th id="603">603</th><td><i> * The core storm context for the Mstorm</i></td></tr>
<tr><th id="604">604</th><td><i> */</i></td></tr>
<tr><th id="605">605</th><td><b>struct</b> <dfn class="type def" id="mstorm_core_conn_st_ctx" title='mstorm_core_conn_st_ctx' data-ref="mstorm_core_conn_st_ctx">mstorm_core_conn_st_ctx</dfn> {</td></tr>
<tr><th id="606">606</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="mstorm_core_conn_st_ctx::reserved" title='mstorm_core_conn_st_ctx::reserved' data-ref="mstorm_core_conn_st_ctx::reserved">reserved</dfn>[<var>24</var>];</td></tr>
<tr><th id="607">607</th><td>};</td></tr>
<tr><th id="608">608</th><td></td></tr>
<tr><th id="609">609</th><td><i>/*</i></td></tr>
<tr><th id="610">610</th><td><i> * The core storm context for the Ustorm</i></td></tr>
<tr><th id="611">611</th><td><i> */</i></td></tr>
<tr><th id="612">612</th><td><b>struct</b> <dfn class="type def" id="ustorm_core_conn_st_ctx" title='ustorm_core_conn_st_ctx' data-ref="ustorm_core_conn_st_ctx">ustorm_core_conn_st_ctx</dfn> {</td></tr>
<tr><th id="613">613</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="ustorm_core_conn_st_ctx::reserved" title='ustorm_core_conn_st_ctx::reserved' data-ref="ustorm_core_conn_st_ctx::reserved">reserved</dfn>[<var>4</var>];</td></tr>
<tr><th id="614">614</th><td>};</td></tr>
<tr><th id="615">615</th><td></td></tr>
<tr><th id="616">616</th><td><i>/*</i></td></tr>
<tr><th id="617">617</th><td><i> * core connection context</i></td></tr>
<tr><th id="618">618</th><td><i> */</i></td></tr>
<tr><th id="619">619</th><td><b>struct</b> <dfn class="type def" id="e4_core_conn_context" title='e4_core_conn_context' data-ref="e4_core_conn_context">e4_core_conn_context</dfn> {</td></tr>
<tr><th id="620">620</th><td><i>/* ystorm storm context */</i></td></tr>
<tr><th id="621">621</th><td>	<b>struct</b> <a class="type" href="#ystorm_core_conn_st_ctx" title='ystorm_core_conn_st_ctx' data-ref="ystorm_core_conn_st_ctx">ystorm_core_conn_st_ctx</a> <dfn class="decl field" id="e4_core_conn_context::ystorm_st_context" title='e4_core_conn_context::ystorm_st_context' data-ref="e4_core_conn_context::ystorm_st_context">ystorm_st_context</dfn>;</td></tr>
<tr><th id="622">622</th><td>	<b>struct</b> <a class="type" href="common_hsi.h.html#regpair" title='regpair' data-ref="regpair">regpair</a> <dfn class="decl field" id="e4_core_conn_context::ystorm_st_padding" title='e4_core_conn_context::ystorm_st_padding' data-ref="e4_core_conn_context::ystorm_st_padding">ystorm_st_padding</dfn>[<var>2</var>] <i>/* padding */</i>;</td></tr>
<tr><th id="623">623</th><td><i>/* pstorm storm context */</i></td></tr>
<tr><th id="624">624</th><td>	<b>struct</b> <a class="type" href="#pstorm_core_conn_st_ctx" title='pstorm_core_conn_st_ctx' data-ref="pstorm_core_conn_st_ctx">pstorm_core_conn_st_ctx</a> <dfn class="decl field" id="e4_core_conn_context::pstorm_st_context" title='e4_core_conn_context::pstorm_st_context' data-ref="e4_core_conn_context::pstorm_st_context">pstorm_st_context</dfn>;</td></tr>
<tr><th id="625">625</th><td>	<b>struct</b> <a class="type" href="common_hsi.h.html#regpair" title='regpair' data-ref="regpair">regpair</a> <dfn class="decl field" id="e4_core_conn_context::pstorm_st_padding" title='e4_core_conn_context::pstorm_st_padding' data-ref="e4_core_conn_context::pstorm_st_padding">pstorm_st_padding</dfn>[<var>2</var>] <i>/* padding */</i>;</td></tr>
<tr><th id="626">626</th><td><i>/* xstorm storm context */</i></td></tr>
<tr><th id="627">627</th><td>	<b>struct</b> <a class="type" href="#xstorm_core_conn_st_ctx" title='xstorm_core_conn_st_ctx' data-ref="xstorm_core_conn_st_ctx">xstorm_core_conn_st_ctx</a> <dfn class="decl field" id="e4_core_conn_context::xstorm_st_context" title='e4_core_conn_context::xstorm_st_context' data-ref="e4_core_conn_context::xstorm_st_context">xstorm_st_context</dfn>;</td></tr>
<tr><th id="628">628</th><td><i>/* xstorm aggregative context */</i></td></tr>
<tr><th id="629">629</th><td>	<b>struct</b> <a class="type" href="#e4_xstorm_core_conn_ag_ctx" title='e4_xstorm_core_conn_ag_ctx' data-ref="e4_xstorm_core_conn_ag_ctx">e4_xstorm_core_conn_ag_ctx</a> <dfn class="decl field" id="e4_core_conn_context::xstorm_ag_context" title='e4_core_conn_context::xstorm_ag_context' data-ref="e4_core_conn_context::xstorm_ag_context">xstorm_ag_context</dfn>;</td></tr>
<tr><th id="630">630</th><td><i>/* tstorm aggregative context */</i></td></tr>
<tr><th id="631">631</th><td>	<b>struct</b> <a class="type" href="#e4_tstorm_core_conn_ag_ctx" title='e4_tstorm_core_conn_ag_ctx' data-ref="e4_tstorm_core_conn_ag_ctx">e4_tstorm_core_conn_ag_ctx</a> <dfn class="decl field" id="e4_core_conn_context::tstorm_ag_context" title='e4_core_conn_context::tstorm_ag_context' data-ref="e4_core_conn_context::tstorm_ag_context">tstorm_ag_context</dfn>;</td></tr>
<tr><th id="632">632</th><td><i>/* ustorm aggregative context */</i></td></tr>
<tr><th id="633">633</th><td>	<b>struct</b> <a class="type" href="#e4_ustorm_core_conn_ag_ctx" title='e4_ustorm_core_conn_ag_ctx' data-ref="e4_ustorm_core_conn_ag_ctx">e4_ustorm_core_conn_ag_ctx</a> <dfn class="decl field" id="e4_core_conn_context::ustorm_ag_context" title='e4_core_conn_context::ustorm_ag_context' data-ref="e4_core_conn_context::ustorm_ag_context">ustorm_ag_context</dfn>;</td></tr>
<tr><th id="634">634</th><td><i>/* mstorm storm context */</i></td></tr>
<tr><th id="635">635</th><td>	<b>struct</b> <a class="type" href="#mstorm_core_conn_st_ctx" title='mstorm_core_conn_st_ctx' data-ref="mstorm_core_conn_st_ctx">mstorm_core_conn_st_ctx</a> <dfn class="decl field" id="e4_core_conn_context::mstorm_st_context" title='e4_core_conn_context::mstorm_st_context' data-ref="e4_core_conn_context::mstorm_st_context">mstorm_st_context</dfn>;</td></tr>
<tr><th id="636">636</th><td><i>/* ustorm storm context */</i></td></tr>
<tr><th id="637">637</th><td>	<b>struct</b> <a class="type" href="#ustorm_core_conn_st_ctx" title='ustorm_core_conn_st_ctx' data-ref="ustorm_core_conn_st_ctx">ustorm_core_conn_st_ctx</a> <dfn class="decl field" id="e4_core_conn_context::ustorm_st_context" title='e4_core_conn_context::ustorm_st_context' data-ref="e4_core_conn_context::ustorm_st_context">ustorm_st_context</dfn>;</td></tr>
<tr><th id="638">638</th><td>	<b>struct</b> <a class="type" href="common_hsi.h.html#regpair" title='regpair' data-ref="regpair">regpair</a> <dfn class="decl field" id="e4_core_conn_context::ustorm_st_padding" title='e4_core_conn_context::ustorm_st_padding' data-ref="e4_core_conn_context::ustorm_st_padding">ustorm_st_padding</dfn>[<var>2</var>] <i>/* padding */</i>;</td></tr>
<tr><th id="639">639</th><td>};</td></tr>
<tr><th id="640">640</th><td></td></tr>
<tr><th id="641">641</th><td></td></tr>
<tr><th id="642">642</th><td><i>/*</i></td></tr>
<tr><th id="643">643</th><td><i> * How ll2 should deal with packet upon errors</i></td></tr>
<tr><th id="644">644</th><td><i> */</i></td></tr>
<tr><th id="645">645</th><td><b>enum</b> <dfn class="type def" id="core_error_handle" title='core_error_handle' data-ref="core_error_handle">core_error_handle</dfn> {</td></tr>
<tr><th id="646">646</th><td>	<dfn class="enum" id="LL2_DROP_PACKET" title='LL2_DROP_PACKET' data-ref="LL2_DROP_PACKET">LL2_DROP_PACKET</dfn> <i>/* If error occurs drop packet */</i>,</td></tr>
<tr><th id="647">647</th><td>	<dfn class="enum" id="LL2_DO_NOTHING" title='LL2_DO_NOTHING' data-ref="LL2_DO_NOTHING">LL2_DO_NOTHING</dfn> <i>/* If error occurs do nothing */</i>,</td></tr>
<tr><th id="648">648</th><td>	<dfn class="enum" id="LL2_ASSERT" title='LL2_ASSERT' data-ref="LL2_ASSERT">LL2_ASSERT</dfn> <i>/* If error occurs assert */</i>,</td></tr>
<tr><th id="649">649</th><td>	<dfn class="enum" id="MAX_CORE_ERROR_HANDLE" title='MAX_CORE_ERROR_HANDLE' data-ref="MAX_CORE_ERROR_HANDLE">MAX_CORE_ERROR_HANDLE</dfn></td></tr>
<tr><th id="650">650</th><td>};</td></tr>
<tr><th id="651">651</th><td></td></tr>
<tr><th id="652">652</th><td></td></tr>
<tr><th id="653">653</th><td><i>/*</i></td></tr>
<tr><th id="654">654</th><td><i> * opcodes for the event ring</i></td></tr>
<tr><th id="655">655</th><td><i> */</i></td></tr>
<tr><th id="656">656</th><td><b>enum</b> <dfn class="type def" id="core_event_opcode" title='core_event_opcode' data-ref="core_event_opcode">core_event_opcode</dfn> {</td></tr>
<tr><th id="657">657</th><td>	<dfn class="enum" id="CORE_EVENT_TX_QUEUE_START" title='CORE_EVENT_TX_QUEUE_START' data-ref="CORE_EVENT_TX_QUEUE_START">CORE_EVENT_TX_QUEUE_START</dfn>,</td></tr>
<tr><th id="658">658</th><td>	<dfn class="enum" id="CORE_EVENT_TX_QUEUE_STOP" title='CORE_EVENT_TX_QUEUE_STOP' data-ref="CORE_EVENT_TX_QUEUE_STOP">CORE_EVENT_TX_QUEUE_STOP</dfn>,</td></tr>
<tr><th id="659">659</th><td>	<dfn class="enum" id="CORE_EVENT_RX_QUEUE_START" title='CORE_EVENT_RX_QUEUE_START' data-ref="CORE_EVENT_RX_QUEUE_START">CORE_EVENT_RX_QUEUE_START</dfn>,</td></tr>
<tr><th id="660">660</th><td>	<dfn class="enum" id="CORE_EVENT_RX_QUEUE_STOP" title='CORE_EVENT_RX_QUEUE_STOP' data-ref="CORE_EVENT_RX_QUEUE_STOP">CORE_EVENT_RX_QUEUE_STOP</dfn>,</td></tr>
<tr><th id="661">661</th><td>	<dfn class="enum" id="CORE_EVENT_RX_QUEUE_FLUSH" title='CORE_EVENT_RX_QUEUE_FLUSH' data-ref="CORE_EVENT_RX_QUEUE_FLUSH">CORE_EVENT_RX_QUEUE_FLUSH</dfn>,</td></tr>
<tr><th id="662">662</th><td>	<dfn class="enum" id="CORE_EVENT_TX_QUEUE_UPDATE" title='CORE_EVENT_TX_QUEUE_UPDATE' data-ref="CORE_EVENT_TX_QUEUE_UPDATE">CORE_EVENT_TX_QUEUE_UPDATE</dfn>,</td></tr>
<tr><th id="663">663</th><td>	<dfn class="enum" id="MAX_CORE_EVENT_OPCODE" title='MAX_CORE_EVENT_OPCODE' data-ref="MAX_CORE_EVENT_OPCODE">MAX_CORE_EVENT_OPCODE</dfn></td></tr>
<tr><th id="664">664</th><td>};</td></tr>
<tr><th id="665">665</th><td></td></tr>
<tr><th id="666">666</th><td></td></tr>
<tr><th id="667">667</th><td><i>/*</i></td></tr>
<tr><th id="668">668</th><td><i> * The L4 pseudo checksum mode for Core</i></td></tr>
<tr><th id="669">669</th><td><i> */</i></td></tr>
<tr><th id="670">670</th><td><b>enum</b> <dfn class="type def" id="core_l4_pseudo_checksum_mode" title='core_l4_pseudo_checksum_mode' data-ref="core_l4_pseudo_checksum_mode">core_l4_pseudo_checksum_mode</dfn> {</td></tr>
<tr><th id="671">671</th><td><i>/* Pseudo Checksum on packet is calculated with the correct packet length. */</i></td></tr>
<tr><th id="672">672</th><td>	<dfn class="enum" id="CORE_L4_PSEUDO_CSUM_CORRECT_LENGTH" title='CORE_L4_PSEUDO_CSUM_CORRECT_LENGTH' data-ref="CORE_L4_PSEUDO_CSUM_CORRECT_LENGTH">CORE_L4_PSEUDO_CSUM_CORRECT_LENGTH</dfn>,</td></tr>
<tr><th id="673">673</th><td><i>/* Pseudo Checksum on packet is calculated with zero length. */</i></td></tr>
<tr><th id="674">674</th><td>	<dfn class="enum" id="CORE_L4_PSEUDO_CSUM_ZERO_LENGTH" title='CORE_L4_PSEUDO_CSUM_ZERO_LENGTH' data-ref="CORE_L4_PSEUDO_CSUM_ZERO_LENGTH">CORE_L4_PSEUDO_CSUM_ZERO_LENGTH</dfn>,</td></tr>
<tr><th id="675">675</th><td>	<dfn class="enum" id="MAX_CORE_L4_PSEUDO_CHECKSUM_MODE" title='MAX_CORE_L4_PSEUDO_CHECKSUM_MODE' data-ref="MAX_CORE_L4_PSEUDO_CHECKSUM_MODE">MAX_CORE_L4_PSEUDO_CHECKSUM_MODE</dfn></td></tr>
<tr><th id="676">676</th><td>};</td></tr>
<tr><th id="677">677</th><td></td></tr>
<tr><th id="678">678</th><td></td></tr>
<tr><th id="679">679</th><td><i>/*</i></td></tr>
<tr><th id="680">680</th><td><i> * Light-L2 RX Producers in Tstorm RAM</i></td></tr>
<tr><th id="681">681</th><td><i> */</i></td></tr>
<tr><th id="682">682</th><td><b>struct</b> <dfn class="type def" id="core_ll2_port_stats" title='core_ll2_port_stats' data-ref="core_ll2_port_stats">core_ll2_port_stats</dfn> {</td></tr>
<tr><th id="683">683</th><td>	<b>struct</b> <a class="type" href="common_hsi.h.html#regpair" title='regpair' data-ref="regpair">regpair</a> <dfn class="decl field" id="core_ll2_port_stats::gsi_invalid_hdr" title='core_ll2_port_stats::gsi_invalid_hdr' data-ref="core_ll2_port_stats::gsi_invalid_hdr">gsi_invalid_hdr</dfn>;</td></tr>
<tr><th id="684">684</th><td>	<b>struct</b> <a class="type" href="common_hsi.h.html#regpair" title='regpair' data-ref="regpair">regpair</a> <dfn class="decl field" id="core_ll2_port_stats::gsi_invalid_pkt_length" title='core_ll2_port_stats::gsi_invalid_pkt_length' data-ref="core_ll2_port_stats::gsi_invalid_pkt_length">gsi_invalid_pkt_length</dfn>;</td></tr>
<tr><th id="685">685</th><td>	<b>struct</b> <a class="type" href="common_hsi.h.html#regpair" title='regpair' data-ref="regpair">regpair</a> <dfn class="decl field" id="core_ll2_port_stats::gsi_unsupported_pkt_typ" title='core_ll2_port_stats::gsi_unsupported_pkt_typ' data-ref="core_ll2_port_stats::gsi_unsupported_pkt_typ">gsi_unsupported_pkt_typ</dfn>;</td></tr>
<tr><th id="686">686</th><td>	<b>struct</b> <a class="type" href="common_hsi.h.html#regpair" title='regpair' data-ref="regpair">regpair</a> <dfn class="decl field" id="core_ll2_port_stats::gsi_crcchksm_error" title='core_ll2_port_stats::gsi_crcchksm_error' data-ref="core_ll2_port_stats::gsi_crcchksm_error">gsi_crcchksm_error</dfn>;</td></tr>
<tr><th id="687">687</th><td>};</td></tr>
<tr><th id="688">688</th><td></td></tr>
<tr><th id="689">689</th><td></td></tr>
<tr><th id="690">690</th><td><i>/*</i></td></tr>
<tr><th id="691">691</th><td><i> * Ethernet TX Per Queue Stats</i></td></tr>
<tr><th id="692">692</th><td><i> */</i></td></tr>
<tr><th id="693">693</th><td><b>struct</b> <dfn class="type def" id="core_ll2_pstorm_per_queue_stat" title='core_ll2_pstorm_per_queue_stat' data-ref="core_ll2_pstorm_per_queue_stat">core_ll2_pstorm_per_queue_stat</dfn> {</td></tr>
<tr><th id="694">694</th><td><i>/* number of total bytes sent without errors */</i></td></tr>
<tr><th id="695">695</th><td>	<b>struct</b> <a class="type" href="common_hsi.h.html#regpair" title='regpair' data-ref="regpair">regpair</a> <dfn class="decl field" id="core_ll2_pstorm_per_queue_stat::sent_ucast_bytes" title='core_ll2_pstorm_per_queue_stat::sent_ucast_bytes' data-ref="core_ll2_pstorm_per_queue_stat::sent_ucast_bytes">sent_ucast_bytes</dfn>;</td></tr>
<tr><th id="696">696</th><td><i>/* number of total bytes sent without errors */</i></td></tr>
<tr><th id="697">697</th><td>	<b>struct</b> <a class="type" href="common_hsi.h.html#regpair" title='regpair' data-ref="regpair">regpair</a> <dfn class="decl field" id="core_ll2_pstorm_per_queue_stat::sent_mcast_bytes" title='core_ll2_pstorm_per_queue_stat::sent_mcast_bytes' data-ref="core_ll2_pstorm_per_queue_stat::sent_mcast_bytes">sent_mcast_bytes</dfn>;</td></tr>
<tr><th id="698">698</th><td><i>/* number of total bytes sent without errors */</i></td></tr>
<tr><th id="699">699</th><td>	<b>struct</b> <a class="type" href="common_hsi.h.html#regpair" title='regpair' data-ref="regpair">regpair</a> <dfn class="decl field" id="core_ll2_pstorm_per_queue_stat::sent_bcast_bytes" title='core_ll2_pstorm_per_queue_stat::sent_bcast_bytes' data-ref="core_ll2_pstorm_per_queue_stat::sent_bcast_bytes">sent_bcast_bytes</dfn>;</td></tr>
<tr><th id="700">700</th><td><i>/* number of total packets sent without errors */</i></td></tr>
<tr><th id="701">701</th><td>	<b>struct</b> <a class="type" href="common_hsi.h.html#regpair" title='regpair' data-ref="regpair">regpair</a> <dfn class="decl field" id="core_ll2_pstorm_per_queue_stat::sent_ucast_pkts" title='core_ll2_pstorm_per_queue_stat::sent_ucast_pkts' data-ref="core_ll2_pstorm_per_queue_stat::sent_ucast_pkts">sent_ucast_pkts</dfn>;</td></tr>
<tr><th id="702">702</th><td><i>/* number of total packets sent without errors */</i></td></tr>
<tr><th id="703">703</th><td>	<b>struct</b> <a class="type" href="common_hsi.h.html#regpair" title='regpair' data-ref="regpair">regpair</a> <dfn class="decl field" id="core_ll2_pstorm_per_queue_stat::sent_mcast_pkts" title='core_ll2_pstorm_per_queue_stat::sent_mcast_pkts' data-ref="core_ll2_pstorm_per_queue_stat::sent_mcast_pkts">sent_mcast_pkts</dfn>;</td></tr>
<tr><th id="704">704</th><td><i>/* number of total packets sent without errors */</i></td></tr>
<tr><th id="705">705</th><td>	<b>struct</b> <a class="type" href="common_hsi.h.html#regpair" title='regpair' data-ref="regpair">regpair</a> <dfn class="decl field" id="core_ll2_pstorm_per_queue_stat::sent_bcast_pkts" title='core_ll2_pstorm_per_queue_stat::sent_bcast_pkts' data-ref="core_ll2_pstorm_per_queue_stat::sent_bcast_pkts">sent_bcast_pkts</dfn>;</td></tr>
<tr><th id="706">706</th><td>};</td></tr>
<tr><th id="707">707</th><td></td></tr>
<tr><th id="708">708</th><td></td></tr>
<tr><th id="709">709</th><td><i>/*</i></td></tr>
<tr><th id="710">710</th><td><i> * Light-L2 RX Producers in Tstorm RAM</i></td></tr>
<tr><th id="711">711</th><td><i> */</i></td></tr>
<tr><th id="712">712</th><td><b>struct</b> <dfn class="type def" id="core_ll2_rx_prod" title='core_ll2_rx_prod' data-ref="core_ll2_rx_prod">core_ll2_rx_prod</dfn> {</td></tr>
<tr><th id="713">713</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="core_ll2_rx_prod::bd_prod" title='core_ll2_rx_prod::bd_prod' data-ref="core_ll2_rx_prod::bd_prod">bd_prod</dfn> <i>/* BD Producer */</i>;</td></tr>
<tr><th id="714">714</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="core_ll2_rx_prod::cqe_prod" title='core_ll2_rx_prod::cqe_prod' data-ref="core_ll2_rx_prod::cqe_prod">cqe_prod</dfn> <i>/* CQE Producer */</i>;</td></tr>
<tr><th id="715">715</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="core_ll2_rx_prod::reserved" title='core_ll2_rx_prod::reserved' data-ref="core_ll2_rx_prod::reserved">reserved</dfn>;</td></tr>
<tr><th id="716">716</th><td>};</td></tr>
<tr><th id="717">717</th><td></td></tr>
<tr><th id="718">718</th><td></td></tr>
<tr><th id="719">719</th><td><b>struct</b> <dfn class="type def" id="core_ll2_tstorm_per_queue_stat" title='core_ll2_tstorm_per_queue_stat' data-ref="core_ll2_tstorm_per_queue_stat">core_ll2_tstorm_per_queue_stat</dfn> {</td></tr>
<tr><th id="720">720</th><td><i>/* Number of packets discarded because they are bigger than MTU */</i></td></tr>
<tr><th id="721">721</th><td>	<b>struct</b> <a class="type" href="common_hsi.h.html#regpair" title='regpair' data-ref="regpair">regpair</a> <dfn class="decl field" id="core_ll2_tstorm_per_queue_stat::packet_too_big_discard" title='core_ll2_tstorm_per_queue_stat::packet_too_big_discard' data-ref="core_ll2_tstorm_per_queue_stat::packet_too_big_discard">packet_too_big_discard</dfn>;</td></tr>
<tr><th id="722">722</th><td><i>/* Number of packets discarded due to lack of host buffers */</i></td></tr>
<tr><th id="723">723</th><td>	<b>struct</b> <a class="type" href="common_hsi.h.html#regpair" title='regpair' data-ref="regpair">regpair</a> <dfn class="decl field" id="core_ll2_tstorm_per_queue_stat::no_buff_discard" title='core_ll2_tstorm_per_queue_stat::no_buff_discard' data-ref="core_ll2_tstorm_per_queue_stat::no_buff_discard">no_buff_discard</dfn>;</td></tr>
<tr><th id="724">724</th><td>};</td></tr>
<tr><th id="725">725</th><td></td></tr>
<tr><th id="726">726</th><td></td></tr>
<tr><th id="727">727</th><td><b>struct</b> <dfn class="type def" id="core_ll2_ustorm_per_queue_stat" title='core_ll2_ustorm_per_queue_stat' data-ref="core_ll2_ustorm_per_queue_stat">core_ll2_ustorm_per_queue_stat</dfn> {</td></tr>
<tr><th id="728">728</th><td>	<b>struct</b> <a class="type" href="common_hsi.h.html#regpair" title='regpair' data-ref="regpair">regpair</a> <dfn class="decl field" id="core_ll2_ustorm_per_queue_stat::rcv_ucast_bytes" title='core_ll2_ustorm_per_queue_stat::rcv_ucast_bytes' data-ref="core_ll2_ustorm_per_queue_stat::rcv_ucast_bytes">rcv_ucast_bytes</dfn>;</td></tr>
<tr><th id="729">729</th><td>	<b>struct</b> <a class="type" href="common_hsi.h.html#regpair" title='regpair' data-ref="regpair">regpair</a> <dfn class="decl field" id="core_ll2_ustorm_per_queue_stat::rcv_mcast_bytes" title='core_ll2_ustorm_per_queue_stat::rcv_mcast_bytes' data-ref="core_ll2_ustorm_per_queue_stat::rcv_mcast_bytes">rcv_mcast_bytes</dfn>;</td></tr>
<tr><th id="730">730</th><td>	<b>struct</b> <a class="type" href="common_hsi.h.html#regpair" title='regpair' data-ref="regpair">regpair</a> <dfn class="decl field" id="core_ll2_ustorm_per_queue_stat::rcv_bcast_bytes" title='core_ll2_ustorm_per_queue_stat::rcv_bcast_bytes' data-ref="core_ll2_ustorm_per_queue_stat::rcv_bcast_bytes">rcv_bcast_bytes</dfn>;</td></tr>
<tr><th id="731">731</th><td>	<b>struct</b> <a class="type" href="common_hsi.h.html#regpair" title='regpair' data-ref="regpair">regpair</a> <dfn class="decl field" id="core_ll2_ustorm_per_queue_stat::rcv_ucast_pkts" title='core_ll2_ustorm_per_queue_stat::rcv_ucast_pkts' data-ref="core_ll2_ustorm_per_queue_stat::rcv_ucast_pkts">rcv_ucast_pkts</dfn>;</td></tr>
<tr><th id="732">732</th><td>	<b>struct</b> <a class="type" href="common_hsi.h.html#regpair" title='regpair' data-ref="regpair">regpair</a> <dfn class="decl field" id="core_ll2_ustorm_per_queue_stat::rcv_mcast_pkts" title='core_ll2_ustorm_per_queue_stat::rcv_mcast_pkts' data-ref="core_ll2_ustorm_per_queue_stat::rcv_mcast_pkts">rcv_mcast_pkts</dfn>;</td></tr>
<tr><th id="733">733</th><td>	<b>struct</b> <a class="type" href="common_hsi.h.html#regpair" title='regpair' data-ref="regpair">regpair</a> <dfn class="decl field" id="core_ll2_ustorm_per_queue_stat::rcv_bcast_pkts" title='core_ll2_ustorm_per_queue_stat::rcv_bcast_pkts' data-ref="core_ll2_ustorm_per_queue_stat::rcv_bcast_pkts">rcv_bcast_pkts</dfn>;</td></tr>
<tr><th id="734">734</th><td>};</td></tr>
<tr><th id="735">735</th><td></td></tr>
<tr><th id="736">736</th><td></td></tr>
<tr><th id="737">737</th><td><i>/*</i></td></tr>
<tr><th id="738">738</th><td><i> * Core Ramrod Command IDs (light L2)</i></td></tr>
<tr><th id="739">739</th><td><i> */</i></td></tr>
<tr><th id="740">740</th><td><b>enum</b> <dfn class="type def" id="core_ramrod_cmd_id" title='core_ramrod_cmd_id' data-ref="core_ramrod_cmd_id">core_ramrod_cmd_id</dfn> {</td></tr>
<tr><th id="741">741</th><td>	<dfn class="enum" id="CORE_RAMROD_UNUSED" title='CORE_RAMROD_UNUSED' data-ref="CORE_RAMROD_UNUSED">CORE_RAMROD_UNUSED</dfn>,</td></tr>
<tr><th id="742">742</th><td>	<dfn class="enum" id="CORE_RAMROD_RX_QUEUE_START" title='CORE_RAMROD_RX_QUEUE_START' data-ref="CORE_RAMROD_RX_QUEUE_START">CORE_RAMROD_RX_QUEUE_START</dfn> <i>/* RX Queue Start Ramrod */</i>,</td></tr>
<tr><th id="743">743</th><td>	<dfn class="enum" id="CORE_RAMROD_TX_QUEUE_START" title='CORE_RAMROD_TX_QUEUE_START' data-ref="CORE_RAMROD_TX_QUEUE_START">CORE_RAMROD_TX_QUEUE_START</dfn> <i>/* TX Queue Start Ramrod */</i>,</td></tr>
<tr><th id="744">744</th><td>	<dfn class="enum" id="CORE_RAMROD_RX_QUEUE_STOP" title='CORE_RAMROD_RX_QUEUE_STOP' data-ref="CORE_RAMROD_RX_QUEUE_STOP">CORE_RAMROD_RX_QUEUE_STOP</dfn> <i>/* RX Queue Stop Ramrod */</i>,</td></tr>
<tr><th id="745">745</th><td>	<dfn class="enum" id="CORE_RAMROD_TX_QUEUE_STOP" title='CORE_RAMROD_TX_QUEUE_STOP' data-ref="CORE_RAMROD_TX_QUEUE_STOP">CORE_RAMROD_TX_QUEUE_STOP</dfn> <i>/* TX Queue Stop Ramrod */</i>,</td></tr>
<tr><th id="746">746</th><td>	<dfn class="enum" id="CORE_RAMROD_RX_QUEUE_FLUSH" title='CORE_RAMROD_RX_QUEUE_FLUSH' data-ref="CORE_RAMROD_RX_QUEUE_FLUSH">CORE_RAMROD_RX_QUEUE_FLUSH</dfn> <i>/* RX Flush queue Ramrod */</i>,</td></tr>
<tr><th id="747">747</th><td>	<dfn class="enum" id="CORE_RAMROD_TX_QUEUE_UPDATE" title='CORE_RAMROD_TX_QUEUE_UPDATE' data-ref="CORE_RAMROD_TX_QUEUE_UPDATE">CORE_RAMROD_TX_QUEUE_UPDATE</dfn> <i>/* TX Queue Update Ramrod */</i>,</td></tr>
<tr><th id="748">748</th><td>	<dfn class="enum" id="MAX_CORE_RAMROD_CMD_ID" title='MAX_CORE_RAMROD_CMD_ID' data-ref="MAX_CORE_RAMROD_CMD_ID">MAX_CORE_RAMROD_CMD_ID</dfn></td></tr>
<tr><th id="749">749</th><td>};</td></tr>
<tr><th id="750">750</th><td></td></tr>
<tr><th id="751">751</th><td></td></tr>
<tr><th id="752">752</th><td><i>/*</i></td></tr>
<tr><th id="753">753</th><td><i> * Core RX CQE Type for Light L2</i></td></tr>
<tr><th id="754">754</th><td><i> */</i></td></tr>
<tr><th id="755">755</th><td><b>enum</b> <dfn class="type def" id="core_roce_flavor_type" title='core_roce_flavor_type' data-ref="core_roce_flavor_type">core_roce_flavor_type</dfn> {</td></tr>
<tr><th id="756">756</th><td>	<dfn class="enum" id="CORE_ROCE" title='CORE_ROCE' data-ref="CORE_ROCE">CORE_ROCE</dfn>,</td></tr>
<tr><th id="757">757</th><td>	<dfn class="enum" id="CORE_RROCE" title='CORE_RROCE' data-ref="CORE_RROCE">CORE_RROCE</dfn>,</td></tr>
<tr><th id="758">758</th><td>	<dfn class="enum" id="MAX_CORE_ROCE_FLAVOR_TYPE" title='MAX_CORE_ROCE_FLAVOR_TYPE' data-ref="MAX_CORE_ROCE_FLAVOR_TYPE">MAX_CORE_ROCE_FLAVOR_TYPE</dfn></td></tr>
<tr><th id="759">759</th><td>};</td></tr>
<tr><th id="760">760</th><td></td></tr>
<tr><th id="761">761</th><td></td></tr>
<tr><th id="762">762</th><td><i>/*</i></td></tr>
<tr><th id="763">763</th><td><i> * Specifies how ll2 should deal with packets errors: packet_too_big and no_buff</i></td></tr>
<tr><th id="764">764</th><td><i> */</i></td></tr>
<tr><th id="765">765</th><td><b>struct</b> <dfn class="type def" id="core_rx_action_on_error" title='core_rx_action_on_error' data-ref="core_rx_action_on_error">core_rx_action_on_error</dfn> {</td></tr>
<tr><th id="766">766</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="core_rx_action_on_error::error_type" title='core_rx_action_on_error::error_type' data-ref="core_rx_action_on_error::error_type">error_type</dfn>;</td></tr>
<tr><th id="767">767</th><td><i>/* ll2 how to handle error packet_too_big (use enum core_error_handle) */</i></td></tr>
<tr><th id="768">768</th><td><u>#define <dfn class="macro" id="_M/CORE_RX_ACTION_ON_ERROR_PACKET_TOO_BIG_MASK" data-ref="_M/CORE_RX_ACTION_ON_ERROR_PACKET_TOO_BIG_MASK">CORE_RX_ACTION_ON_ERROR_PACKET_TOO_BIG_MASK</dfn>  0x3</u></td></tr>
<tr><th id="769">769</th><td><u>#define <dfn class="macro" id="_M/CORE_RX_ACTION_ON_ERROR_PACKET_TOO_BIG_SHIFT" data-ref="_M/CORE_RX_ACTION_ON_ERROR_PACKET_TOO_BIG_SHIFT">CORE_RX_ACTION_ON_ERROR_PACKET_TOO_BIG_SHIFT</dfn> 0</u></td></tr>
<tr><th id="770">770</th><td><i>/* ll2 how to handle error with no_buff  (use enum core_error_handle) */</i></td></tr>
<tr><th id="771">771</th><td><u>#define <dfn class="macro" id="_M/CORE_RX_ACTION_ON_ERROR_NO_BUFF_MASK" data-ref="_M/CORE_RX_ACTION_ON_ERROR_NO_BUFF_MASK">CORE_RX_ACTION_ON_ERROR_NO_BUFF_MASK</dfn>         0x3</u></td></tr>
<tr><th id="772">772</th><td><u>#define <dfn class="macro" id="_M/CORE_RX_ACTION_ON_ERROR_NO_BUFF_SHIFT" data-ref="_M/CORE_RX_ACTION_ON_ERROR_NO_BUFF_SHIFT">CORE_RX_ACTION_ON_ERROR_NO_BUFF_SHIFT</dfn>        2</u></td></tr>
<tr><th id="773">773</th><td><u>#define <dfn class="macro" id="_M/CORE_RX_ACTION_ON_ERROR_RESERVED_MASK" data-ref="_M/CORE_RX_ACTION_ON_ERROR_RESERVED_MASK">CORE_RX_ACTION_ON_ERROR_RESERVED_MASK</dfn>        0xF</u></td></tr>
<tr><th id="774">774</th><td><u>#define <dfn class="macro" id="_M/CORE_RX_ACTION_ON_ERROR_RESERVED_SHIFT" data-ref="_M/CORE_RX_ACTION_ON_ERROR_RESERVED_SHIFT">CORE_RX_ACTION_ON_ERROR_RESERVED_SHIFT</dfn>       4</u></td></tr>
<tr><th id="775">775</th><td>};</td></tr>
<tr><th id="776">776</th><td></td></tr>
<tr><th id="777">777</th><td></td></tr>
<tr><th id="778">778</th><td><i>/*</i></td></tr>
<tr><th id="779">779</th><td><i> * Core RX BD for Light L2</i></td></tr>
<tr><th id="780">780</th><td><i> */</i></td></tr>
<tr><th id="781">781</th><td><b>struct</b> <dfn class="type def" id="core_rx_bd" title='core_rx_bd' data-ref="core_rx_bd">core_rx_bd</dfn> {</td></tr>
<tr><th id="782">782</th><td>	<b>struct</b> <a class="type" href="common_hsi.h.html#regpair" title='regpair' data-ref="regpair">regpair</a> <dfn class="decl field" id="core_rx_bd::addr" title='core_rx_bd::addr' data-ref="core_rx_bd::addr">addr</dfn>;</td></tr>
<tr><th id="783">783</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="core_rx_bd::reserved" title='core_rx_bd::reserved' data-ref="core_rx_bd::reserved">reserved</dfn>[<var>4</var>];</td></tr>
<tr><th id="784">784</th><td>};</td></tr>
<tr><th id="785">785</th><td></td></tr>
<tr><th id="786">786</th><td></td></tr>
<tr><th id="787">787</th><td><i>/*</i></td></tr>
<tr><th id="788">788</th><td><i> * Core RX CM offload BD for Light L2</i></td></tr>
<tr><th id="789">789</th><td><i> */</i></td></tr>
<tr><th id="790">790</th><td><b>struct</b> <dfn class="type def" id="core_rx_bd_with_buff_len" title='core_rx_bd_with_buff_len' data-ref="core_rx_bd_with_buff_len">core_rx_bd_with_buff_len</dfn> {</td></tr>
<tr><th id="791">791</th><td>	<b>struct</b> <a class="type" href="common_hsi.h.html#regpair" title='regpair' data-ref="regpair">regpair</a> <dfn class="decl field" id="core_rx_bd_with_buff_len::addr" title='core_rx_bd_with_buff_len::addr' data-ref="core_rx_bd_with_buff_len::addr">addr</dfn>;</td></tr>
<tr><th id="792">792</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="core_rx_bd_with_buff_len::buff_length" title='core_rx_bd_with_buff_len::buff_length' data-ref="core_rx_bd_with_buff_len::buff_length">buff_length</dfn>;</td></tr>
<tr><th id="793">793</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="core_rx_bd_with_buff_len::reserved" title='core_rx_bd_with_buff_len::reserved' data-ref="core_rx_bd_with_buff_len::reserved">reserved</dfn>[<var>3</var>];</td></tr>
<tr><th id="794">794</th><td>};</td></tr>
<tr><th id="795">795</th><td></td></tr>
<tr><th id="796">796</th><td><i>/*</i></td></tr>
<tr><th id="797">797</th><td><i> * Core RX CM offload BD for Light L2</i></td></tr>
<tr><th id="798">798</th><td><i> */</i></td></tr>
<tr><th id="799">799</th><td><b>union</b> <dfn class="type def" id="core_rx_bd_union" title='core_rx_bd_union' data-ref="core_rx_bd_union">core_rx_bd_union</dfn> {</td></tr>
<tr><th id="800">800</th><td>	<b>struct</b> <a class="type" href="#core_rx_bd" title='core_rx_bd' data-ref="core_rx_bd">core_rx_bd</a> <dfn class="decl field" id="core_rx_bd_union::rx_bd" title='core_rx_bd_union::rx_bd' data-ref="core_rx_bd_union::rx_bd">rx_bd</dfn> <i>/* Core Rx Bd static buffer size */</i>;</td></tr>
<tr><th id="801">801</th><td><i>/* Core Rx Bd with dynamic buffer length */</i></td></tr>
<tr><th id="802">802</th><td>	<b>struct</b> <a class="type" href="#core_rx_bd_with_buff_len" title='core_rx_bd_with_buff_len' data-ref="core_rx_bd_with_buff_len">core_rx_bd_with_buff_len</a> <dfn class="decl field" id="core_rx_bd_union::rx_bd_with_len" title='core_rx_bd_union::rx_bd_with_len' data-ref="core_rx_bd_union::rx_bd_with_len">rx_bd_with_len</dfn>;</td></tr>
<tr><th id="803">803</th><td>};</td></tr>
<tr><th id="804">804</th><td></td></tr>
<tr><th id="805">805</th><td></td></tr>
<tr><th id="806">806</th><td></td></tr>
<tr><th id="807">807</th><td><i>/*</i></td></tr>
<tr><th id="808">808</th><td><i> * Opaque Data for Light L2 RX CQE .</i></td></tr>
<tr><th id="809">809</th><td><i> */</i></td></tr>
<tr><th id="810">810</th><td><b>struct</b> <dfn class="type def" id="core_rx_cqe_opaque_data" title='core_rx_cqe_opaque_data' data-ref="core_rx_cqe_opaque_data">core_rx_cqe_opaque_data</dfn> {</td></tr>
<tr><th id="811">811</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="core_rx_cqe_opaque_data::data" title='core_rx_cqe_opaque_data::data' data-ref="core_rx_cqe_opaque_data::data">data</dfn>[<var>2</var>] <i>/* Opaque CQE Data */</i>;</td></tr>
<tr><th id="812">812</th><td>};</td></tr>
<tr><th id="813">813</th><td></td></tr>
<tr><th id="814">814</th><td></td></tr>
<tr><th id="815">815</th><td><i>/*</i></td></tr>
<tr><th id="816">816</th><td><i> * Core RX CQE Type for Light L2</i></td></tr>
<tr><th id="817">817</th><td><i> */</i></td></tr>
<tr><th id="818">818</th><td><b>enum</b> <dfn class="type def" id="core_rx_cqe_type" title='core_rx_cqe_type' data-ref="core_rx_cqe_type">core_rx_cqe_type</dfn> {</td></tr>
<tr><th id="819">819</th><td>	<dfn class="enum" id="CORE_RX_CQE_ILLIGAL_TYPE" title='CORE_RX_CQE_ILLIGAL_TYPE' data-ref="CORE_RX_CQE_ILLIGAL_TYPE">CORE_RX_CQE_ILLIGAL_TYPE</dfn> <i>/* Bad RX Cqe type */</i>,</td></tr>
<tr><th id="820">820</th><td>	<dfn class="enum" id="CORE_RX_CQE_TYPE_REGULAR" title='CORE_RX_CQE_TYPE_REGULAR' data-ref="CORE_RX_CQE_TYPE_REGULAR">CORE_RX_CQE_TYPE_REGULAR</dfn> <i>/* Regular Core RX CQE */</i>,</td></tr>
<tr><th id="821">821</th><td>	<dfn class="enum" id="CORE_RX_CQE_TYPE_GSI_OFFLOAD" title='CORE_RX_CQE_TYPE_GSI_OFFLOAD' data-ref="CORE_RX_CQE_TYPE_GSI_OFFLOAD">CORE_RX_CQE_TYPE_GSI_OFFLOAD</dfn> <i>/* Fp Gsi offload RX CQE */</i>,</td></tr>
<tr><th id="822">822</th><td>	<dfn class="enum" id="CORE_RX_CQE_TYPE_SLOW_PATH" title='CORE_RX_CQE_TYPE_SLOW_PATH' data-ref="CORE_RX_CQE_TYPE_SLOW_PATH">CORE_RX_CQE_TYPE_SLOW_PATH</dfn> <i>/* Slow path Core RX CQE */</i>,</td></tr>
<tr><th id="823">823</th><td>	<dfn class="enum" id="MAX_CORE_RX_CQE_TYPE" title='MAX_CORE_RX_CQE_TYPE' data-ref="MAX_CORE_RX_CQE_TYPE">MAX_CORE_RX_CQE_TYPE</dfn></td></tr>
<tr><th id="824">824</th><td>};</td></tr>
<tr><th id="825">825</th><td></td></tr>
<tr><th id="826">826</th><td></td></tr>
<tr><th id="827">827</th><td><i>/*</i></td></tr>
<tr><th id="828">828</th><td><i> * Core RX CQE for Light L2 .</i></td></tr>
<tr><th id="829">829</th><td><i> */</i></td></tr>
<tr><th id="830">830</th><td><b>struct</b> <dfn class="type def" id="core_rx_fast_path_cqe" title='core_rx_fast_path_cqe' data-ref="core_rx_fast_path_cqe">core_rx_fast_path_cqe</dfn> {</td></tr>
<tr><th id="831">831</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="core_rx_fast_path_cqe::type" title='core_rx_fast_path_cqe::type' data-ref="core_rx_fast_path_cqe::type">type</dfn> <i>/* CQE type */</i>;</td></tr>
<tr><th id="832">832</th><td><i>/* Offset (in bytes) of the packet from start of the buffer */</i></td></tr>
<tr><th id="833">833</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="core_rx_fast_path_cqe::placement_offset" title='core_rx_fast_path_cqe::placement_offset' data-ref="core_rx_fast_path_cqe::placement_offset">placement_offset</dfn>;</td></tr>
<tr><th id="834">834</th><td><i>/* Parsing and error flags from the parser */</i></td></tr>
<tr><th id="835">835</th><td>	<b>struct</b> <a class="type" href="common_hsi.h.html#parsing_and_err_flags" title='parsing_and_err_flags' data-ref="parsing_and_err_flags">parsing_and_err_flags</a> <dfn class="decl field" id="core_rx_fast_path_cqe::parse_flags" title='core_rx_fast_path_cqe::parse_flags' data-ref="core_rx_fast_path_cqe::parse_flags">parse_flags</dfn>;</td></tr>
<tr><th id="836">836</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="core_rx_fast_path_cqe::packet_length" title='core_rx_fast_path_cqe::packet_length' data-ref="core_rx_fast_path_cqe::packet_length">packet_length</dfn> <i>/* Total packet length (from the parser) */</i>;</td></tr>
<tr><th id="837">837</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="core_rx_fast_path_cqe::vlan" title='core_rx_fast_path_cqe::vlan' data-ref="core_rx_fast_path_cqe::vlan">vlan</dfn> <i>/* 802.1q VLAN tag */</i>;</td></tr>
<tr><th id="838">838</th><td>	<b>struct</b> <a class="type" href="#core_rx_cqe_opaque_data" title='core_rx_cqe_opaque_data' data-ref="core_rx_cqe_opaque_data">core_rx_cqe_opaque_data</a> <dfn class="decl field" id="core_rx_fast_path_cqe::opaque_data" title='core_rx_fast_path_cqe::opaque_data' data-ref="core_rx_fast_path_cqe::opaque_data">opaque_data</dfn> <i>/* Opaque Data */</i>;</td></tr>
<tr><th id="839">839</th><td><i>/* bit- map: each bit represents a specific error. errors indications are</i></td></tr>
<tr><th id="840">840</th><td><i> * provided by the cracker. see spec for detailed description</i></td></tr>
<tr><th id="841">841</th><td><i> */</i></td></tr>
<tr><th id="842">842</th><td>	<b>struct</b> <a class="type" href="common_hsi.h.html#parsing_err_flags" title='parsing_err_flags' data-ref="parsing_err_flags">parsing_err_flags</a> <dfn class="decl field" id="core_rx_fast_path_cqe::err_flags" title='core_rx_fast_path_cqe::err_flags' data-ref="core_rx_fast_path_cqe::err_flags">err_flags</dfn>;</td></tr>
<tr><th id="843">843</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="core_rx_fast_path_cqe::reserved0" title='core_rx_fast_path_cqe::reserved0' data-ref="core_rx_fast_path_cqe::reserved0">reserved0</dfn>;</td></tr>
<tr><th id="844">844</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="core_rx_fast_path_cqe::reserved1" title='core_rx_fast_path_cqe::reserved1' data-ref="core_rx_fast_path_cqe::reserved1">reserved1</dfn>[<var>3</var>];</td></tr>
<tr><th id="845">845</th><td>};</td></tr>
<tr><th id="846">846</th><td></td></tr>
<tr><th id="847">847</th><td><i>/*</i></td></tr>
<tr><th id="848">848</th><td><i> * Core Rx CM offload CQE .</i></td></tr>
<tr><th id="849">849</th><td><i> */</i></td></tr>
<tr><th id="850">850</th><td><b>struct</b> <dfn class="type def" id="core_rx_gsi_offload_cqe" title='core_rx_gsi_offload_cqe' data-ref="core_rx_gsi_offload_cqe">core_rx_gsi_offload_cqe</dfn> {</td></tr>
<tr><th id="851">851</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="core_rx_gsi_offload_cqe::type" title='core_rx_gsi_offload_cqe::type' data-ref="core_rx_gsi_offload_cqe::type">type</dfn> <i>/* CQE type */</i>;</td></tr>
<tr><th id="852">852</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="core_rx_gsi_offload_cqe::data_length_error" title='core_rx_gsi_offload_cqe::data_length_error' data-ref="core_rx_gsi_offload_cqe::data_length_error">data_length_error</dfn> <i>/* set if gsi data is bigger than buff */</i>;</td></tr>
<tr><th id="853">853</th><td><i>/* Parsing and error flags from the parser */</i></td></tr>
<tr><th id="854">854</th><td>	<b>struct</b> <a class="type" href="common_hsi.h.html#parsing_and_err_flags" title='parsing_and_err_flags' data-ref="parsing_and_err_flags">parsing_and_err_flags</a> <dfn class="decl field" id="core_rx_gsi_offload_cqe::parse_flags" title='core_rx_gsi_offload_cqe::parse_flags' data-ref="core_rx_gsi_offload_cqe::parse_flags">parse_flags</dfn>;</td></tr>
<tr><th id="855">855</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="core_rx_gsi_offload_cqe::data_length" title='core_rx_gsi_offload_cqe::data_length' data-ref="core_rx_gsi_offload_cqe::data_length">data_length</dfn> <i>/* Total packet length (from the parser) */</i>;</td></tr>
<tr><th id="856">856</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="core_rx_gsi_offload_cqe::vlan" title='core_rx_gsi_offload_cqe::vlan' data-ref="core_rx_gsi_offload_cqe::vlan">vlan</dfn> <i>/* 802.1q VLAN tag */</i>;</td></tr>
<tr><th id="857">857</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="core_rx_gsi_offload_cqe::src_mac_addrhi" title='core_rx_gsi_offload_cqe::src_mac_addrhi' data-ref="core_rx_gsi_offload_cqe::src_mac_addrhi">src_mac_addrhi</dfn> <i>/* hi 4 bytes source mac address */</i>;</td></tr>
<tr><th id="858">858</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="core_rx_gsi_offload_cqe::src_mac_addrlo" title='core_rx_gsi_offload_cqe::src_mac_addrlo' data-ref="core_rx_gsi_offload_cqe::src_mac_addrlo">src_mac_addrlo</dfn> <i>/* lo 2 bytes of source mac address */</i>;</td></tr>
<tr><th id="859">859</th><td><i>/* These are the lower 16 bit of QP id in RoCE BTH header */</i></td></tr>
<tr><th id="860">860</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="core_rx_gsi_offload_cqe::qp_id" title='core_rx_gsi_offload_cqe::qp_id' data-ref="core_rx_gsi_offload_cqe::qp_id">qp_id</dfn>;</td></tr>
<tr><th id="861">861</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="core_rx_gsi_offload_cqe::src_qp" title='core_rx_gsi_offload_cqe::src_qp' data-ref="core_rx_gsi_offload_cqe::src_qp">src_qp</dfn> <i>/* Source QP from DETH header */</i>;</td></tr>
<tr><th id="862">862</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="core_rx_gsi_offload_cqe::reserved" title='core_rx_gsi_offload_cqe::reserved' data-ref="core_rx_gsi_offload_cqe::reserved">reserved</dfn>[<var>3</var>];</td></tr>
<tr><th id="863">863</th><td>};</td></tr>
<tr><th id="864">864</th><td></td></tr>
<tr><th id="865">865</th><td><i>/*</i></td></tr>
<tr><th id="866">866</th><td><i> * Core RX CQE for Light L2 .</i></td></tr>
<tr><th id="867">867</th><td><i> */</i></td></tr>
<tr><th id="868">868</th><td><b>struct</b> <dfn class="type def" id="core_rx_slow_path_cqe" title='core_rx_slow_path_cqe' data-ref="core_rx_slow_path_cqe">core_rx_slow_path_cqe</dfn> {</td></tr>
<tr><th id="869">869</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="core_rx_slow_path_cqe::type" title='core_rx_slow_path_cqe::type' data-ref="core_rx_slow_path_cqe::type">type</dfn> <i>/* CQE type */</i>;</td></tr>
<tr><th id="870">870</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="core_rx_slow_path_cqe::ramrod_cmd_id" title='core_rx_slow_path_cqe::ramrod_cmd_id' data-ref="core_rx_slow_path_cqe::ramrod_cmd_id">ramrod_cmd_id</dfn>;</td></tr>
<tr><th id="871">871</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="core_rx_slow_path_cqe::echo" title='core_rx_slow_path_cqe::echo' data-ref="core_rx_slow_path_cqe::echo">echo</dfn>;</td></tr>
<tr><th id="872">872</th><td>	<b>struct</b> <a class="type" href="#core_rx_cqe_opaque_data" title='core_rx_cqe_opaque_data' data-ref="core_rx_cqe_opaque_data">core_rx_cqe_opaque_data</a> <dfn class="decl field" id="core_rx_slow_path_cqe::opaque_data" title='core_rx_slow_path_cqe::opaque_data' data-ref="core_rx_slow_path_cqe::opaque_data">opaque_data</dfn> <i>/* Opaque Data */</i>;</td></tr>
<tr><th id="873">873</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="core_rx_slow_path_cqe::reserved1" title='core_rx_slow_path_cqe::reserved1' data-ref="core_rx_slow_path_cqe::reserved1">reserved1</dfn>[<var>5</var>];</td></tr>
<tr><th id="874">874</th><td>};</td></tr>
<tr><th id="875">875</th><td></td></tr>
<tr><th id="876">876</th><td><i>/*</i></td></tr>
<tr><th id="877">877</th><td><i> * Core RX CM offload BD for Light L2</i></td></tr>
<tr><th id="878">878</th><td><i> */</i></td></tr>
<tr><th id="879">879</th><td><b>union</b> <dfn class="type def" id="core_rx_cqe_union" title='core_rx_cqe_union' data-ref="core_rx_cqe_union">core_rx_cqe_union</dfn> {</td></tr>
<tr><th id="880">880</th><td>	<b>struct</b> <a class="type" href="#core_rx_fast_path_cqe" title='core_rx_fast_path_cqe' data-ref="core_rx_fast_path_cqe">core_rx_fast_path_cqe</a> <dfn class="decl field" id="core_rx_cqe_union::rx_cqe_fp" title='core_rx_cqe_union::rx_cqe_fp' data-ref="core_rx_cqe_union::rx_cqe_fp">rx_cqe_fp</dfn> <i>/* Fast path CQE */</i>;</td></tr>
<tr><th id="881">881</th><td>	<b>struct</b> <a class="type" href="#core_rx_gsi_offload_cqe" title='core_rx_gsi_offload_cqe' data-ref="core_rx_gsi_offload_cqe">core_rx_gsi_offload_cqe</a> <dfn class="decl field" id="core_rx_cqe_union::rx_cqe_gsi" title='core_rx_cqe_union::rx_cqe_gsi' data-ref="core_rx_cqe_union::rx_cqe_gsi">rx_cqe_gsi</dfn> <i>/* GSI offload CQE */</i>;</td></tr>
<tr><th id="882">882</th><td>	<b>struct</b> <a class="type" href="#core_rx_slow_path_cqe" title='core_rx_slow_path_cqe' data-ref="core_rx_slow_path_cqe">core_rx_slow_path_cqe</a> <dfn class="decl field" id="core_rx_cqe_union::rx_cqe_sp" title='core_rx_cqe_union::rx_cqe_sp' data-ref="core_rx_cqe_union::rx_cqe_sp">rx_cqe_sp</dfn> <i>/* Slow path CQE */</i>;</td></tr>
<tr><th id="883">883</th><td>};</td></tr>
<tr><th id="884">884</th><td></td></tr>
<tr><th id="885">885</th><td></td></tr>
<tr><th id="886">886</th><td></td></tr>
<tr><th id="887">887</th><td></td></tr>
<tr><th id="888">888</th><td></td></tr>
<tr><th id="889">889</th><td><i>/*</i></td></tr>
<tr><th id="890">890</th><td><i> * Ramrod data for rx queue start ramrod</i></td></tr>
<tr><th id="891">891</th><td><i> */</i></td></tr>
<tr><th id="892">892</th><td><b>struct</b> <dfn class="type def" id="core_rx_start_ramrod_data" title='core_rx_start_ramrod_data' data-ref="core_rx_start_ramrod_data">core_rx_start_ramrod_data</dfn> {</td></tr>
<tr><th id="893">893</th><td>	<b>struct</b> <a class="type" href="common_hsi.h.html#regpair" title='regpair' data-ref="regpair">regpair</a> <dfn class="decl field" id="core_rx_start_ramrod_data::bd_base" title='core_rx_start_ramrod_data::bd_base' data-ref="core_rx_start_ramrod_data::bd_base">bd_base</dfn> <i>/* bd address of the first bd page */</i>;</td></tr>
<tr><th id="894">894</th><td>	<b>struct</b> <a class="type" href="common_hsi.h.html#regpair" title='regpair' data-ref="regpair">regpair</a> <dfn class="decl field" id="core_rx_start_ramrod_data::cqe_pbl_addr" title='core_rx_start_ramrod_data::cqe_pbl_addr' data-ref="core_rx_start_ramrod_data::cqe_pbl_addr">cqe_pbl_addr</dfn> <i>/* Base address on host of CQE PBL */</i>;</td></tr>
<tr><th id="895">895</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="core_rx_start_ramrod_data::mtu" title='core_rx_start_ramrod_data::mtu' data-ref="core_rx_start_ramrod_data::mtu">mtu</dfn> <i>/* Maximum transmission unit */</i>;</td></tr>
<tr><th id="896">896</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="core_rx_start_ramrod_data::sb_id" title='core_rx_start_ramrod_data::sb_id' data-ref="core_rx_start_ramrod_data::sb_id">sb_id</dfn> <i>/* Status block ID */</i>;</td></tr>
<tr><th id="897">897</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="core_rx_start_ramrod_data::sb_index" title='core_rx_start_ramrod_data::sb_index' data-ref="core_rx_start_ramrod_data::sb_index">sb_index</dfn> <i>/* index of the protocol index */</i>;</td></tr>
<tr><th id="898">898</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="core_rx_start_ramrod_data::complete_cqe_flg" title='core_rx_start_ramrod_data::complete_cqe_flg' data-ref="core_rx_start_ramrod_data::complete_cqe_flg">complete_cqe_flg</dfn> <i>/* post completion to the CQE ring if set */</i>;</td></tr>
<tr><th id="899">899</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="core_rx_start_ramrod_data::complete_event_flg" title='core_rx_start_ramrod_data::complete_event_flg' data-ref="core_rx_start_ramrod_data::complete_event_flg">complete_event_flg</dfn> <i>/* post completion to the event ring if set */</i>;</td></tr>
<tr><th id="900">900</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="core_rx_start_ramrod_data::drop_ttl0_flg" title='core_rx_start_ramrod_data::drop_ttl0_flg' data-ref="core_rx_start_ramrod_data::drop_ttl0_flg">drop_ttl0_flg</dfn> <i>/* drop packet with ttl0 if set */</i>;</td></tr>
<tr><th id="901">901</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="core_rx_start_ramrod_data::num_of_pbl_pages" title='core_rx_start_ramrod_data::num_of_pbl_pages' data-ref="core_rx_start_ramrod_data::num_of_pbl_pages">num_of_pbl_pages</dfn> <i>/* Num of pages in CQE PBL */</i>;</td></tr>
<tr><th id="902">902</th><td><i>/* if set, 802.1q tags will be removed and copied to CQE */</i></td></tr>
<tr><th id="903">903</th><td><i>/* if set, 802.1q tags will be removed and copied to CQE */</i></td></tr>
<tr><th id="904">904</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="core_rx_start_ramrod_data::inner_vlan_stripping_en" title='core_rx_start_ramrod_data::inner_vlan_stripping_en' data-ref="core_rx_start_ramrod_data::inner_vlan_stripping_en">inner_vlan_stripping_en</dfn>;</td></tr>
<tr><th id="905">905</th><td><i>/* if set and inner vlan does not exist, the outer vlan will copied to CQE as</i></td></tr>
<tr><th id="906">906</th><td><i> * inner vlan. should be used in MF_OVLAN mode only.</i></td></tr>
<tr><th id="907">907</th><td><i> */</i></td></tr>
<tr><th id="908">908</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="core_rx_start_ramrod_data::report_outer_vlan" title='core_rx_start_ramrod_data::report_outer_vlan' data-ref="core_rx_start_ramrod_data::report_outer_vlan">report_outer_vlan</dfn>;</td></tr>
<tr><th id="909">909</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="core_rx_start_ramrod_data::queue_id" title='core_rx_start_ramrod_data::queue_id' data-ref="core_rx_start_ramrod_data::queue_id">queue_id</dfn> <i>/* Light L2 RX Queue ID */</i>;</td></tr>
<tr><th id="910">910</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="core_rx_start_ramrod_data::main_func_queue" title='core_rx_start_ramrod_data::main_func_queue' data-ref="core_rx_start_ramrod_data::main_func_queue">main_func_queue</dfn> <i>/* Is this the main queue for the PF */</i>;</td></tr>
<tr><th id="911">911</th><td><i>/* Duplicate broadcast packets to LL2 main queue in mf_si mode. Valid if</i></td></tr>
<tr><th id="912">912</th><td><i> * main_func_queue is set.</i></td></tr>
<tr><th id="913">913</th><td><i> */</i></td></tr>
<tr><th id="914">914</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="core_rx_start_ramrod_data::mf_si_bcast_accept_all" title='core_rx_start_ramrod_data::mf_si_bcast_accept_all' data-ref="core_rx_start_ramrod_data::mf_si_bcast_accept_all">mf_si_bcast_accept_all</dfn>;</td></tr>
<tr><th id="915">915</th><td><i>/* Duplicate multicast packets to LL2 main queue in mf_si mode. Valid if</i></td></tr>
<tr><th id="916">916</th><td><i> * main_func_queue is set.</i></td></tr>
<tr><th id="917">917</th><td><i> */</i></td></tr>
<tr><th id="918">918</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="core_rx_start_ramrod_data::mf_si_mcast_accept_all" title='core_rx_start_ramrod_data::mf_si_mcast_accept_all' data-ref="core_rx_start_ramrod_data::mf_si_mcast_accept_all">mf_si_mcast_accept_all</dfn>;</td></tr>
<tr><th id="919">919</th><td><i>/* Specifies how ll2 should deal with packets errors: packet_too_big and</i></td></tr>
<tr><th id="920">920</th><td><i> * no_buff</i></td></tr>
<tr><th id="921">921</th><td><i> */</i></td></tr>
<tr><th id="922">922</th><td>	<b>struct</b> <a class="type" href="#core_rx_action_on_error" title='core_rx_action_on_error' data-ref="core_rx_action_on_error">core_rx_action_on_error</a> <dfn class="decl field" id="core_rx_start_ramrod_data::action_on_error" title='core_rx_start_ramrod_data::action_on_error' data-ref="core_rx_start_ramrod_data::action_on_error">action_on_error</dfn>;</td></tr>
<tr><th id="923">923</th><td><i>/* set when in GSI offload mode on ROCE connection */</i></td></tr>
<tr><th id="924">924</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="core_rx_start_ramrod_data::gsi_offload_flag" title='core_rx_start_ramrod_data::gsi_offload_flag' data-ref="core_rx_start_ramrod_data::gsi_offload_flag">gsi_offload_flag</dfn>;</td></tr>
<tr><th id="925">925</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="core_rx_start_ramrod_data::reserved" title='core_rx_start_ramrod_data::reserved' data-ref="core_rx_start_ramrod_data::reserved">reserved</dfn>[<var>6</var>];</td></tr>
<tr><th id="926">926</th><td>};</td></tr>
<tr><th id="927">927</th><td></td></tr>
<tr><th id="928">928</th><td></td></tr>
<tr><th id="929">929</th><td><i>/*</i></td></tr>
<tr><th id="930">930</th><td><i> * Ramrod data for rx queue stop ramrod</i></td></tr>
<tr><th id="931">931</th><td><i> */</i></td></tr>
<tr><th id="932">932</th><td><b>struct</b> <dfn class="type def" id="core_rx_stop_ramrod_data" title='core_rx_stop_ramrod_data' data-ref="core_rx_stop_ramrod_data">core_rx_stop_ramrod_data</dfn> {</td></tr>
<tr><th id="933">933</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="core_rx_stop_ramrod_data::complete_cqe_flg" title='core_rx_stop_ramrod_data::complete_cqe_flg' data-ref="core_rx_stop_ramrod_data::complete_cqe_flg">complete_cqe_flg</dfn> <i>/* post completion to the CQE ring if set */</i>;</td></tr>
<tr><th id="934">934</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="core_rx_stop_ramrod_data::complete_event_flg" title='core_rx_stop_ramrod_data::complete_event_flg' data-ref="core_rx_stop_ramrod_data::complete_event_flg">complete_event_flg</dfn> <i>/* post completion to the event ring if set */</i>;</td></tr>
<tr><th id="935">935</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="core_rx_stop_ramrod_data::queue_id" title='core_rx_stop_ramrod_data::queue_id' data-ref="core_rx_stop_ramrod_data::queue_id">queue_id</dfn> <i>/* Light L2 RX Queue ID */</i>;</td></tr>
<tr><th id="936">936</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="core_rx_stop_ramrod_data::reserved1" title='core_rx_stop_ramrod_data::reserved1' data-ref="core_rx_stop_ramrod_data::reserved1">reserved1</dfn>;</td></tr>
<tr><th id="937">937</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="core_rx_stop_ramrod_data::reserved2" title='core_rx_stop_ramrod_data::reserved2' data-ref="core_rx_stop_ramrod_data::reserved2">reserved2</dfn>[<var>2</var>];</td></tr>
<tr><th id="938">938</th><td>};</td></tr>
<tr><th id="939">939</th><td></td></tr>
<tr><th id="940">940</th><td></td></tr>
<tr><th id="941">941</th><td><i>/*</i></td></tr>
<tr><th id="942">942</th><td><i> * Flags for Core TX BD</i></td></tr>
<tr><th id="943">943</th><td><i> */</i></td></tr>
<tr><th id="944">944</th><td><b>struct</b> <dfn class="type def" id="core_tx_bd_data" title='core_tx_bd_data' data-ref="core_tx_bd_data">core_tx_bd_data</dfn> {</td></tr>
<tr><th id="945">945</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="core_tx_bd_data::as_bitfield" title='core_tx_bd_data::as_bitfield' data-ref="core_tx_bd_data::as_bitfield">as_bitfield</dfn>;</td></tr>
<tr><th id="946">946</th><td><i>/* Do not allow additional VLAN manipulations on this packet (DCB) */</i></td></tr>
<tr><th id="947">947</th><td><u>#define <dfn class="macro" id="_M/CORE_TX_BD_DATA_FORCE_VLAN_MODE_MASK" data-ref="_M/CORE_TX_BD_DATA_FORCE_VLAN_MODE_MASK">CORE_TX_BD_DATA_FORCE_VLAN_MODE_MASK</dfn>         0x1</u></td></tr>
<tr><th id="948">948</th><td><u>#define <dfn class="macro" id="_M/CORE_TX_BD_DATA_FORCE_VLAN_MODE_SHIFT" data-ref="_M/CORE_TX_BD_DATA_FORCE_VLAN_MODE_SHIFT">CORE_TX_BD_DATA_FORCE_VLAN_MODE_SHIFT</dfn>        0</u></td></tr>
<tr><th id="949">949</th><td><i>/* Insert VLAN into packet. Cannot be set for LB packets</i></td></tr>
<tr><th id="950">950</th><td><i> * (tx_dst == CORE_TX_DEST_LB)</i></td></tr>
<tr><th id="951">951</th><td><i> */</i></td></tr>
<tr><th id="952">952</th><td><u>#define <dfn class="macro" id="_M/CORE_TX_BD_DATA_VLAN_INSERTION_MASK" data-ref="_M/CORE_TX_BD_DATA_VLAN_INSERTION_MASK">CORE_TX_BD_DATA_VLAN_INSERTION_MASK</dfn>          0x1</u></td></tr>
<tr><th id="953">953</th><td><u>#define <dfn class="macro" id="_M/CORE_TX_BD_DATA_VLAN_INSERTION_SHIFT" data-ref="_M/CORE_TX_BD_DATA_VLAN_INSERTION_SHIFT">CORE_TX_BD_DATA_VLAN_INSERTION_SHIFT</dfn>         1</u></td></tr>
<tr><th id="954">954</th><td><i>/* This is the first BD of the packet (for debug) */</i></td></tr>
<tr><th id="955">955</th><td><u>#define <dfn class="macro" id="_M/CORE_TX_BD_DATA_START_BD_MASK" data-ref="_M/CORE_TX_BD_DATA_START_BD_MASK">CORE_TX_BD_DATA_START_BD_MASK</dfn>                0x1</u></td></tr>
<tr><th id="956">956</th><td><u>#define <dfn class="macro" id="_M/CORE_TX_BD_DATA_START_BD_SHIFT" data-ref="_M/CORE_TX_BD_DATA_START_BD_SHIFT">CORE_TX_BD_DATA_START_BD_SHIFT</dfn>               2</u></td></tr>
<tr><th id="957">957</th><td><i>/* Calculate the IP checksum for the packet */</i></td></tr>
<tr><th id="958">958</th><td><u>#define <dfn class="macro" id="_M/CORE_TX_BD_DATA_IP_CSUM_MASK" data-ref="_M/CORE_TX_BD_DATA_IP_CSUM_MASK">CORE_TX_BD_DATA_IP_CSUM_MASK</dfn>                 0x1</u></td></tr>
<tr><th id="959">959</th><td><u>#define <dfn class="macro" id="_M/CORE_TX_BD_DATA_IP_CSUM_SHIFT" data-ref="_M/CORE_TX_BD_DATA_IP_CSUM_SHIFT">CORE_TX_BD_DATA_IP_CSUM_SHIFT</dfn>                3</u></td></tr>
<tr><th id="960">960</th><td><i>/* Calculate the L4 checksum for the packet */</i></td></tr>
<tr><th id="961">961</th><td><u>#define <dfn class="macro" id="_M/CORE_TX_BD_DATA_L4_CSUM_MASK" data-ref="_M/CORE_TX_BD_DATA_L4_CSUM_MASK">CORE_TX_BD_DATA_L4_CSUM_MASK</dfn>                 0x1</u></td></tr>
<tr><th id="962">962</th><td><u>#define <dfn class="macro" id="_M/CORE_TX_BD_DATA_L4_CSUM_SHIFT" data-ref="_M/CORE_TX_BD_DATA_L4_CSUM_SHIFT">CORE_TX_BD_DATA_L4_CSUM_SHIFT</dfn>                4</u></td></tr>
<tr><th id="963">963</th><td><i>/* Packet is IPv6 with extensions */</i></td></tr>
<tr><th id="964">964</th><td><u>#define <dfn class="macro" id="_M/CORE_TX_BD_DATA_IPV6_EXT_MASK" data-ref="_M/CORE_TX_BD_DATA_IPV6_EXT_MASK">CORE_TX_BD_DATA_IPV6_EXT_MASK</dfn>                0x1</u></td></tr>
<tr><th id="965">965</th><td><u>#define <dfn class="macro" id="_M/CORE_TX_BD_DATA_IPV6_EXT_SHIFT" data-ref="_M/CORE_TX_BD_DATA_IPV6_EXT_SHIFT">CORE_TX_BD_DATA_IPV6_EXT_SHIFT</dfn>               5</u></td></tr>
<tr><th id="966">966</th><td><i>/* If IPv6+ext, and if l4_csum is 1, than this field indicates L4 protocol:</i></td></tr>
<tr><th id="967">967</th><td><i> * 0-TCP, 1-UDP</i></td></tr>
<tr><th id="968">968</th><td><i> */</i></td></tr>
<tr><th id="969">969</th><td><u>#define <dfn class="macro" id="_M/CORE_TX_BD_DATA_L4_PROTOCOL_MASK" data-ref="_M/CORE_TX_BD_DATA_L4_PROTOCOL_MASK">CORE_TX_BD_DATA_L4_PROTOCOL_MASK</dfn>             0x1</u></td></tr>
<tr><th id="970">970</th><td><u>#define <dfn class="macro" id="_M/CORE_TX_BD_DATA_L4_PROTOCOL_SHIFT" data-ref="_M/CORE_TX_BD_DATA_L4_PROTOCOL_SHIFT">CORE_TX_BD_DATA_L4_PROTOCOL_SHIFT</dfn>            6</u></td></tr>
<tr><th id="971">971</th><td><i>/* The pseudo checksum mode to place in the L4 checksum field. Required only</i></td></tr>
<tr><th id="972">972</th><td><i> * when IPv6+ext and l4_csum is set. (use enum core_l4_pseudo_checksum_mode)</i></td></tr>
<tr><th id="973">973</th><td><i> */</i></td></tr>
<tr><th id="974">974</th><td><u>#define <dfn class="macro" id="_M/CORE_TX_BD_DATA_L4_PSEUDO_CSUM_MODE_MASK" data-ref="_M/CORE_TX_BD_DATA_L4_PSEUDO_CSUM_MODE_MASK">CORE_TX_BD_DATA_L4_PSEUDO_CSUM_MODE_MASK</dfn>     0x1</u></td></tr>
<tr><th id="975">975</th><td><u>#define <dfn class="macro" id="_M/CORE_TX_BD_DATA_L4_PSEUDO_CSUM_MODE_SHIFT" data-ref="_M/CORE_TX_BD_DATA_L4_PSEUDO_CSUM_MODE_SHIFT">CORE_TX_BD_DATA_L4_PSEUDO_CSUM_MODE_SHIFT</dfn>    7</u></td></tr>
<tr><th id="976">976</th><td><i>/* Number of BDs that make up one packet - width wide enough to present</i></td></tr>
<tr><th id="977">977</th><td><i> * CORE_LL2_TX_MAX_BDS_PER_PACKET</i></td></tr>
<tr><th id="978">978</th><td><i> */</i></td></tr>
<tr><th id="979">979</th><td><u>#define <dfn class="macro" id="_M/CORE_TX_BD_DATA_NBDS_MASK" data-ref="_M/CORE_TX_BD_DATA_NBDS_MASK">CORE_TX_BD_DATA_NBDS_MASK</dfn>                    0xF</u></td></tr>
<tr><th id="980">980</th><td><u>#define <dfn class="macro" id="_M/CORE_TX_BD_DATA_NBDS_SHIFT" data-ref="_M/CORE_TX_BD_DATA_NBDS_SHIFT">CORE_TX_BD_DATA_NBDS_SHIFT</dfn>                   8</u></td></tr>
<tr><th id="981">981</th><td><i>/* Use roce_flavor enum - Differentiate between Roce flavors is valid when</i></td></tr>
<tr><th id="982">982</th><td><i> * connType is ROCE (use enum core_roce_flavor_type)</i></td></tr>
<tr><th id="983">983</th><td><i> */</i></td></tr>
<tr><th id="984">984</th><td><u>#define <dfn class="macro" id="_M/CORE_TX_BD_DATA_ROCE_FLAV_MASK" data-ref="_M/CORE_TX_BD_DATA_ROCE_FLAV_MASK">CORE_TX_BD_DATA_ROCE_FLAV_MASK</dfn>               0x1</u></td></tr>
<tr><th id="985">985</th><td><u>#define <dfn class="macro" id="_M/CORE_TX_BD_DATA_ROCE_FLAV_SHIFT" data-ref="_M/CORE_TX_BD_DATA_ROCE_FLAV_SHIFT">CORE_TX_BD_DATA_ROCE_FLAV_SHIFT</dfn>              12</u></td></tr>
<tr><th id="986">986</th><td><i>/* Calculate ip length */</i></td></tr>
<tr><th id="987">987</th><td><u>#define <dfn class="macro" id="_M/CORE_TX_BD_DATA_IP_LEN_MASK" data-ref="_M/CORE_TX_BD_DATA_IP_LEN_MASK">CORE_TX_BD_DATA_IP_LEN_MASK</dfn>                  0x1</u></td></tr>
<tr><th id="988">988</th><td><u>#define <dfn class="macro" id="_M/CORE_TX_BD_DATA_IP_LEN_SHIFT" data-ref="_M/CORE_TX_BD_DATA_IP_LEN_SHIFT">CORE_TX_BD_DATA_IP_LEN_SHIFT</dfn>                 13</u></td></tr>
<tr><th id="989">989</th><td><i>/* disables the STAG insertion, relevant only in MF OVLAN mode. */</i></td></tr>
<tr><th id="990">990</th><td><u>#define <dfn class="macro" id="_M/CORE_TX_BD_DATA_DISABLE_STAG_INSERTION_MASK" data-ref="_M/CORE_TX_BD_DATA_DISABLE_STAG_INSERTION_MASK">CORE_TX_BD_DATA_DISABLE_STAG_INSERTION_MASK</dfn>  0x1</u></td></tr>
<tr><th id="991">991</th><td><u>#define <dfn class="macro" id="_M/CORE_TX_BD_DATA_DISABLE_STAG_INSERTION_SHIFT" data-ref="_M/CORE_TX_BD_DATA_DISABLE_STAG_INSERTION_SHIFT">CORE_TX_BD_DATA_DISABLE_STAG_INSERTION_SHIFT</dfn> 14</u></td></tr>
<tr><th id="992">992</th><td><u>#define <dfn class="macro" id="_M/CORE_TX_BD_DATA_RESERVED0_MASK" data-ref="_M/CORE_TX_BD_DATA_RESERVED0_MASK">CORE_TX_BD_DATA_RESERVED0_MASK</dfn>               0x1</u></td></tr>
<tr><th id="993">993</th><td><u>#define <dfn class="macro" id="_M/CORE_TX_BD_DATA_RESERVED0_SHIFT" data-ref="_M/CORE_TX_BD_DATA_RESERVED0_SHIFT">CORE_TX_BD_DATA_RESERVED0_SHIFT</dfn>              15</u></td></tr>
<tr><th id="994">994</th><td>};</td></tr>
<tr><th id="995">995</th><td></td></tr>
<tr><th id="996">996</th><td><i>/*</i></td></tr>
<tr><th id="997">997</th><td><i> * Core TX BD for Light L2</i></td></tr>
<tr><th id="998">998</th><td><i> */</i></td></tr>
<tr><th id="999">999</th><td><b>struct</b> <dfn class="type def" id="core_tx_bd" title='core_tx_bd' data-ref="core_tx_bd">core_tx_bd</dfn> {</td></tr>
<tr><th id="1000">1000</th><td>	<b>struct</b> <a class="type" href="common_hsi.h.html#regpair" title='regpair' data-ref="regpair">regpair</a> <dfn class="decl field" id="core_tx_bd::addr" title='core_tx_bd::addr' data-ref="core_tx_bd::addr">addr</dfn> <i>/* Buffer Address */</i>;</td></tr>
<tr><th id="1001">1001</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="core_tx_bd::nbytes" title='core_tx_bd::nbytes' data-ref="core_tx_bd::nbytes">nbytes</dfn> <i>/* Number of Bytes in Buffer */</i>;</td></tr>
<tr><th id="1002">1002</th><td><i>/* Network packets: VLAN to insert to packet (if insertion flag set) LoopBack</i></td></tr>
<tr><th id="1003">1003</th><td><i> * packets: echo data to pass to Rx</i></td></tr>
<tr><th id="1004">1004</th><td><i> */</i></td></tr>
<tr><th id="1005">1005</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="core_tx_bd::nw_vlan_or_lb_echo" title='core_tx_bd::nw_vlan_or_lb_echo' data-ref="core_tx_bd::nw_vlan_or_lb_echo">nw_vlan_or_lb_echo</dfn>;</td></tr>
<tr><th id="1006">1006</th><td>	<b>struct</b> <a class="type" href="#core_tx_bd_data" title='core_tx_bd_data' data-ref="core_tx_bd_data">core_tx_bd_data</a> <dfn class="decl field" id="core_tx_bd::bd_data" title='core_tx_bd::bd_data' data-ref="core_tx_bd::bd_data">bd_data</dfn> <i>/* BD Flags */</i>;</td></tr>
<tr><th id="1007">1007</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="core_tx_bd::bitfield1" title='core_tx_bd::bitfield1' data-ref="core_tx_bd::bitfield1">bitfield1</dfn>;</td></tr>
<tr><th id="1008">1008</th><td><i>/* L4 Header Offset from start of packet (in Words). This is needed if both</i></td></tr>
<tr><th id="1009">1009</th><td><i> * l4_csum and ipv6_ext are set</i></td></tr>
<tr><th id="1010">1010</th><td><i> */</i></td></tr>
<tr><th id="1011">1011</th><td><u>#define <dfn class="macro" id="_M/CORE_TX_BD_L4_HDR_OFFSET_W_MASK" data-ref="_M/CORE_TX_BD_L4_HDR_OFFSET_W_MASK">CORE_TX_BD_L4_HDR_OFFSET_W_MASK</dfn>  0x3FFF</u></td></tr>
<tr><th id="1012">1012</th><td><u>#define <dfn class="macro" id="_M/CORE_TX_BD_L4_HDR_OFFSET_W_SHIFT" data-ref="_M/CORE_TX_BD_L4_HDR_OFFSET_W_SHIFT">CORE_TX_BD_L4_HDR_OFFSET_W_SHIFT</dfn> 0</u></td></tr>
<tr><th id="1013">1013</th><td><i>/* Packet destination - Network, Loopback or Drop (use enum core_tx_dest) */</i></td></tr>
<tr><th id="1014">1014</th><td><u>#define <dfn class="macro" id="_M/CORE_TX_BD_TX_DST_MASK" data-ref="_M/CORE_TX_BD_TX_DST_MASK">CORE_TX_BD_TX_DST_MASK</dfn>           0x3</u></td></tr>
<tr><th id="1015">1015</th><td><u>#define <dfn class="macro" id="_M/CORE_TX_BD_TX_DST_SHIFT" data-ref="_M/CORE_TX_BD_TX_DST_SHIFT">CORE_TX_BD_TX_DST_SHIFT</dfn>          14</u></td></tr>
<tr><th id="1016">1016</th><td>};</td></tr>
<tr><th id="1017">1017</th><td></td></tr>
<tr><th id="1018">1018</th><td></td></tr>
<tr><th id="1019">1019</th><td></td></tr>
<tr><th id="1020">1020</th><td><i>/*</i></td></tr>
<tr><th id="1021">1021</th><td><i> * Light L2 TX Destination</i></td></tr>
<tr><th id="1022">1022</th><td><i> */</i></td></tr>
<tr><th id="1023">1023</th><td><b>enum</b> <dfn class="type def" id="core_tx_dest" title='core_tx_dest' data-ref="core_tx_dest">core_tx_dest</dfn> {</td></tr>
<tr><th id="1024">1024</th><td>	<dfn class="enum" id="CORE_TX_DEST_NW" title='CORE_TX_DEST_NW' data-ref="CORE_TX_DEST_NW">CORE_TX_DEST_NW</dfn> <i>/* TX Destination to the Network */</i>,</td></tr>
<tr><th id="1025">1025</th><td>	<dfn class="enum" id="CORE_TX_DEST_LB" title='CORE_TX_DEST_LB' data-ref="CORE_TX_DEST_LB">CORE_TX_DEST_LB</dfn> <i>/* TX Destination to the Loopback */</i>,</td></tr>
<tr><th id="1026">1026</th><td>	<dfn class="enum" id="CORE_TX_DEST_RESERVED" title='CORE_TX_DEST_RESERVED' data-ref="CORE_TX_DEST_RESERVED">CORE_TX_DEST_RESERVED</dfn>,</td></tr>
<tr><th id="1027">1027</th><td>	<dfn class="enum" id="CORE_TX_DEST_DROP" title='CORE_TX_DEST_DROP' data-ref="CORE_TX_DEST_DROP">CORE_TX_DEST_DROP</dfn> <i>/* TX Drop */</i>,</td></tr>
<tr><th id="1028">1028</th><td>	<dfn class="enum" id="MAX_CORE_TX_DEST" title='MAX_CORE_TX_DEST' data-ref="MAX_CORE_TX_DEST">MAX_CORE_TX_DEST</dfn></td></tr>
<tr><th id="1029">1029</th><td>};</td></tr>
<tr><th id="1030">1030</th><td></td></tr>
<tr><th id="1031">1031</th><td></td></tr>
<tr><th id="1032">1032</th><td><i>/*</i></td></tr>
<tr><th id="1033">1033</th><td><i> * Ramrod data for tx queue start ramrod</i></td></tr>
<tr><th id="1034">1034</th><td><i> */</i></td></tr>
<tr><th id="1035">1035</th><td><b>struct</b> <dfn class="type def" id="core_tx_start_ramrod_data" title='core_tx_start_ramrod_data' data-ref="core_tx_start_ramrod_data">core_tx_start_ramrod_data</dfn> {</td></tr>
<tr><th id="1036">1036</th><td>	<b>struct</b> <a class="type" href="common_hsi.h.html#regpair" title='regpair' data-ref="regpair">regpair</a> <dfn class="decl field" id="core_tx_start_ramrod_data::pbl_base_addr" title='core_tx_start_ramrod_data::pbl_base_addr' data-ref="core_tx_start_ramrod_data::pbl_base_addr">pbl_base_addr</dfn> <i>/* Address of the pbl page */</i>;</td></tr>
<tr><th id="1037">1037</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="core_tx_start_ramrod_data::mtu" title='core_tx_start_ramrod_data::mtu' data-ref="core_tx_start_ramrod_data::mtu">mtu</dfn> <i>/* Maximum transmission unit */</i>;</td></tr>
<tr><th id="1038">1038</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="core_tx_start_ramrod_data::sb_id" title='core_tx_start_ramrod_data::sb_id' data-ref="core_tx_start_ramrod_data::sb_id">sb_id</dfn> <i>/* Status block ID */</i>;</td></tr>
<tr><th id="1039">1039</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="core_tx_start_ramrod_data::sb_index" title='core_tx_start_ramrod_data::sb_index' data-ref="core_tx_start_ramrod_data::sb_index">sb_index</dfn> <i>/* Status block protocol index */</i>;</td></tr>
<tr><th id="1040">1040</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="core_tx_start_ramrod_data::stats_en" title='core_tx_start_ramrod_data::stats_en' data-ref="core_tx_start_ramrod_data::stats_en">stats_en</dfn> <i>/* Statistics Enable */</i>;</td></tr>
<tr><th id="1041">1041</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="core_tx_start_ramrod_data::stats_id" title='core_tx_start_ramrod_data::stats_id' data-ref="core_tx_start_ramrod_data::stats_id">stats_id</dfn> <i>/* Statistics Counter ID */</i>;</td></tr>
<tr><th id="1042">1042</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="core_tx_start_ramrod_data::conn_type" title='core_tx_start_ramrod_data::conn_type' data-ref="core_tx_start_ramrod_data::conn_type">conn_type</dfn> <i>/* connection type that loaded ll2 */</i>;</td></tr>
<tr><th id="1043">1043</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="core_tx_start_ramrod_data::pbl_size" title='core_tx_start_ramrod_data::pbl_size' data-ref="core_tx_start_ramrod_data::pbl_size">pbl_size</dfn> <i>/* Number of BD pages pointed by PBL */</i>;</td></tr>
<tr><th id="1044">1044</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="core_tx_start_ramrod_data::qm_pq_id" title='core_tx_start_ramrod_data::qm_pq_id' data-ref="core_tx_start_ramrod_data::qm_pq_id">qm_pq_id</dfn> <i>/* QM PQ ID */</i>;</td></tr>
<tr><th id="1045">1045</th><td><i>/* set when in GSI offload mode on ROCE connection */</i></td></tr>
<tr><th id="1046">1046</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="core_tx_start_ramrod_data::gsi_offload_flag" title='core_tx_start_ramrod_data::gsi_offload_flag' data-ref="core_tx_start_ramrod_data::gsi_offload_flag">gsi_offload_flag</dfn>;</td></tr>
<tr><th id="1047">1047</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="core_tx_start_ramrod_data::resrved" title='core_tx_start_ramrod_data::resrved' data-ref="core_tx_start_ramrod_data::resrved">resrved</dfn>[<var>3</var>];</td></tr>
<tr><th id="1048">1048</th><td>};</td></tr>
<tr><th id="1049">1049</th><td></td></tr>
<tr><th id="1050">1050</th><td></td></tr>
<tr><th id="1051">1051</th><td><i>/*</i></td></tr>
<tr><th id="1052">1052</th><td><i> * Ramrod data for tx queue stop ramrod</i></td></tr>
<tr><th id="1053">1053</th><td><i> */</i></td></tr>
<tr><th id="1054">1054</th><td><b>struct</b> <dfn class="type def" id="core_tx_stop_ramrod_data" title='core_tx_stop_ramrod_data' data-ref="core_tx_stop_ramrod_data">core_tx_stop_ramrod_data</dfn> {</td></tr>
<tr><th id="1055">1055</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="core_tx_stop_ramrod_data::reserved0" title='core_tx_stop_ramrod_data::reserved0' data-ref="core_tx_stop_ramrod_data::reserved0">reserved0</dfn>[<var>2</var>];</td></tr>
<tr><th id="1056">1056</th><td>};</td></tr>
<tr><th id="1057">1057</th><td></td></tr>
<tr><th id="1058">1058</th><td></td></tr>
<tr><th id="1059">1059</th><td><i>/*</i></td></tr>
<tr><th id="1060">1060</th><td><i> * Ramrod data for tx queue update ramrod</i></td></tr>
<tr><th id="1061">1061</th><td><i> */</i></td></tr>
<tr><th id="1062">1062</th><td><b>struct</b> <dfn class="type def" id="core_tx_update_ramrod_data" title='core_tx_update_ramrod_data' data-ref="core_tx_update_ramrod_data">core_tx_update_ramrod_data</dfn> {</td></tr>
<tr><th id="1063">1063</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="core_tx_update_ramrod_data::update_qm_pq_id_flg" title='core_tx_update_ramrod_data::update_qm_pq_id_flg' data-ref="core_tx_update_ramrod_data::update_qm_pq_id_flg">update_qm_pq_id_flg</dfn> <i>/* Flag to Update QM PQ ID */</i>;</td></tr>
<tr><th id="1064">1064</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="core_tx_update_ramrod_data::reserved0" title='core_tx_update_ramrod_data::reserved0' data-ref="core_tx_update_ramrod_data::reserved0">reserved0</dfn>;</td></tr>
<tr><th id="1065">1065</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="core_tx_update_ramrod_data::qm_pq_id" title='core_tx_update_ramrod_data::qm_pq_id' data-ref="core_tx_update_ramrod_data::qm_pq_id">qm_pq_id</dfn> <i>/* Updated QM PQ ID */</i>;</td></tr>
<tr><th id="1066">1066</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="core_tx_update_ramrod_data::reserved1" title='core_tx_update_ramrod_data::reserved1' data-ref="core_tx_update_ramrod_data::reserved1">reserved1</dfn>[<var>1</var>];</td></tr>
<tr><th id="1067">1067</th><td>};</td></tr>
<tr><th id="1068">1068</th><td></td></tr>
<tr><th id="1069">1069</th><td></td></tr>
<tr><th id="1070">1070</th><td><i>/*</i></td></tr>
<tr><th id="1071">1071</th><td><i> * Enum flag for what type of dcb data to update</i></td></tr>
<tr><th id="1072">1072</th><td><i> */</i></td></tr>
<tr><th id="1073">1073</th><td><b>enum</b> <dfn class="type def" id="dcb_dscp_update_mode" title='dcb_dscp_update_mode' data-ref="dcb_dscp_update_mode">dcb_dscp_update_mode</dfn> {</td></tr>
<tr><th id="1074">1074</th><td><i>/* use when no change should be done to DCB data */</i></td></tr>
<tr><th id="1075">1075</th><td>	<dfn class="enum" id="DONT_UPDATE_DCB_DSCP" title='DONT_UPDATE_DCB_DSCP' data-ref="DONT_UPDATE_DCB_DSCP">DONT_UPDATE_DCB_DSCP</dfn>,</td></tr>
<tr><th id="1076">1076</th><td>	<dfn class="enum" id="UPDATE_DCB" title='UPDATE_DCB' data-ref="UPDATE_DCB">UPDATE_DCB</dfn> <i>/* use to update only L2 (vlan) priority */</i>,</td></tr>
<tr><th id="1077">1077</th><td>	<dfn class="enum" id="UPDATE_DSCP" title='UPDATE_DSCP' data-ref="UPDATE_DSCP">UPDATE_DSCP</dfn> <i>/* use to update only IP DSCP */</i>,</td></tr>
<tr><th id="1078">1078</th><td>	<dfn class="enum" id="UPDATE_DCB_DSCP" title='UPDATE_DCB_DSCP' data-ref="UPDATE_DCB_DSCP">UPDATE_DCB_DSCP</dfn> <i>/* update vlan pri and DSCP */</i>,</td></tr>
<tr><th id="1079">1079</th><td>	<dfn class="enum" id="MAX_DCB_DSCP_UPDATE_FLAG" title='MAX_DCB_DSCP_UPDATE_FLAG' data-ref="MAX_DCB_DSCP_UPDATE_FLAG">MAX_DCB_DSCP_UPDATE_FLAG</dfn></td></tr>
<tr><th id="1080">1080</th><td>};</td></tr>
<tr><th id="1081">1081</th><td></td></tr>
<tr><th id="1082">1082</th><td></td></tr>
<tr><th id="1083">1083</th><td><b>struct</b> <dfn class="type def" id="eth_mstorm_per_pf_stat" title='eth_mstorm_per_pf_stat' data-ref="eth_mstorm_per_pf_stat">eth_mstorm_per_pf_stat</dfn> {</td></tr>
<tr><th id="1084">1084</th><td>	<b>struct</b> <a class="type" href="common_hsi.h.html#regpair" title='regpair' data-ref="regpair">regpair</a> <dfn class="decl field" id="eth_mstorm_per_pf_stat::gre_discard_pkts" title='eth_mstorm_per_pf_stat::gre_discard_pkts' data-ref="eth_mstorm_per_pf_stat::gre_discard_pkts">gre_discard_pkts</dfn> <i>/* Dropped GRE RX packets */</i>;</td></tr>
<tr><th id="1085">1085</th><td>	<b>struct</b> <a class="type" href="common_hsi.h.html#regpair" title='regpair' data-ref="regpair">regpair</a> <dfn class="decl field" id="eth_mstorm_per_pf_stat::vxlan_discard_pkts" title='eth_mstorm_per_pf_stat::vxlan_discard_pkts' data-ref="eth_mstorm_per_pf_stat::vxlan_discard_pkts">vxlan_discard_pkts</dfn> <i>/* Dropped VXLAN RX packets */</i>;</td></tr>
<tr><th id="1086">1086</th><td>	<b>struct</b> <a class="type" href="common_hsi.h.html#regpair" title='regpair' data-ref="regpair">regpair</a> <dfn class="decl field" id="eth_mstorm_per_pf_stat::geneve_discard_pkts" title='eth_mstorm_per_pf_stat::geneve_discard_pkts' data-ref="eth_mstorm_per_pf_stat::geneve_discard_pkts">geneve_discard_pkts</dfn> <i>/* Dropped GENEVE RX packets */</i>;</td></tr>
<tr><th id="1087">1087</th><td>	<b>struct</b> <a class="type" href="common_hsi.h.html#regpair" title='regpair' data-ref="regpair">regpair</a> <dfn class="decl field" id="eth_mstorm_per_pf_stat::lb_discard_pkts" title='eth_mstorm_per_pf_stat::lb_discard_pkts' data-ref="eth_mstorm_per_pf_stat::lb_discard_pkts">lb_discard_pkts</dfn> <i>/* Dropped Tx switched packets */</i>;</td></tr>
<tr><th id="1088">1088</th><td>};</td></tr>
<tr><th id="1089">1089</th><td></td></tr>
<tr><th id="1090">1090</th><td></td></tr>
<tr><th id="1091">1091</th><td><b>struct</b> <dfn class="type def" id="eth_mstorm_per_queue_stat" title='eth_mstorm_per_queue_stat' data-ref="eth_mstorm_per_queue_stat">eth_mstorm_per_queue_stat</dfn> {</td></tr>
<tr><th id="1092">1092</th><td><i>/* Number of packets discarded because TTL=0 (in IPv4) or hopLimit=0 (IPv6) */</i></td></tr>
<tr><th id="1093">1093</th><td>	<b>struct</b> <a class="type" href="common_hsi.h.html#regpair" title='regpair' data-ref="regpair">regpair</a> <dfn class="decl field" id="eth_mstorm_per_queue_stat::ttl0_discard" title='eth_mstorm_per_queue_stat::ttl0_discard' data-ref="eth_mstorm_per_queue_stat::ttl0_discard">ttl0_discard</dfn>;</td></tr>
<tr><th id="1094">1094</th><td><i>/* Number of packets discarded because they are bigger than MTU */</i></td></tr>
<tr><th id="1095">1095</th><td>	<b>struct</b> <a class="type" href="common_hsi.h.html#regpair" title='regpair' data-ref="regpair">regpair</a> <dfn class="decl field" id="eth_mstorm_per_queue_stat::packet_too_big_discard" title='eth_mstorm_per_queue_stat::packet_too_big_discard' data-ref="eth_mstorm_per_queue_stat::packet_too_big_discard">packet_too_big_discard</dfn>;</td></tr>
<tr><th id="1096">1096</th><td><i>/* Number of packets discarded due to lack of host buffers (BDs/SGEs/CQEs) */</i></td></tr>
<tr><th id="1097">1097</th><td>	<b>struct</b> <a class="type" href="common_hsi.h.html#regpair" title='regpair' data-ref="regpair">regpair</a> <dfn class="decl field" id="eth_mstorm_per_queue_stat::no_buff_discard" title='eth_mstorm_per_queue_stat::no_buff_discard' data-ref="eth_mstorm_per_queue_stat::no_buff_discard">no_buff_discard</dfn>;</td></tr>
<tr><th id="1098">1098</th><td><i>/* Number of packets discarded because of no active Rx connection */</i></td></tr>
<tr><th id="1099">1099</th><td>	<b>struct</b> <a class="type" href="common_hsi.h.html#regpair" title='regpair' data-ref="regpair">regpair</a> <dfn class="decl field" id="eth_mstorm_per_queue_stat::not_active_discard" title='eth_mstorm_per_queue_stat::not_active_discard' data-ref="eth_mstorm_per_queue_stat::not_active_discard">not_active_discard</dfn>;</td></tr>
<tr><th id="1100">1100</th><td><i>/* number of coalesced packets in all TPA aggregations */</i></td></tr>
<tr><th id="1101">1101</th><td>	<b>struct</b> <a class="type" href="common_hsi.h.html#regpair" title='regpair' data-ref="regpair">regpair</a> <dfn class="decl field" id="eth_mstorm_per_queue_stat::tpa_coalesced_pkts" title='eth_mstorm_per_queue_stat::tpa_coalesced_pkts' data-ref="eth_mstorm_per_queue_stat::tpa_coalesced_pkts">tpa_coalesced_pkts</dfn>;</td></tr>
<tr><th id="1102">1102</th><td><i>/* total number of TPA aggregations */</i></td></tr>
<tr><th id="1103">1103</th><td>	<b>struct</b> <a class="type" href="common_hsi.h.html#regpair" title='regpair' data-ref="regpair">regpair</a> <dfn class="decl field" id="eth_mstorm_per_queue_stat::tpa_coalesced_events" title='eth_mstorm_per_queue_stat::tpa_coalesced_events' data-ref="eth_mstorm_per_queue_stat::tpa_coalesced_events">tpa_coalesced_events</dfn>;</td></tr>
<tr><th id="1104">1104</th><td><i>/* number of aggregations, which abnormally ended */</i></td></tr>
<tr><th id="1105">1105</th><td>	<b>struct</b> <a class="type" href="common_hsi.h.html#regpair" title='regpair' data-ref="regpair">regpair</a> <dfn class="decl field" id="eth_mstorm_per_queue_stat::tpa_aborts_num" title='eth_mstorm_per_queue_stat::tpa_aborts_num' data-ref="eth_mstorm_per_queue_stat::tpa_aborts_num">tpa_aborts_num</dfn>;</td></tr>
<tr><th id="1106">1106</th><td><i>/* total TCP payload length in all TPA aggregations */</i></td></tr>
<tr><th id="1107">1107</th><td>	<b>struct</b> <a class="type" href="common_hsi.h.html#regpair" title='regpair' data-ref="regpair">regpair</a> <dfn class="decl field" id="eth_mstorm_per_queue_stat::tpa_coalesced_bytes" title='eth_mstorm_per_queue_stat::tpa_coalesced_bytes' data-ref="eth_mstorm_per_queue_stat::tpa_coalesced_bytes">tpa_coalesced_bytes</dfn>;</td></tr>
<tr><th id="1108">1108</th><td>};</td></tr>
<tr><th id="1109">1109</th><td></td></tr>
<tr><th id="1110">1110</th><td></td></tr>
<tr><th id="1111">1111</th><td><i>/*</i></td></tr>
<tr><th id="1112">1112</th><td><i> * Ethernet TX Per PF</i></td></tr>
<tr><th id="1113">1113</th><td><i> */</i></td></tr>
<tr><th id="1114">1114</th><td><b>struct</b> <dfn class="type def" id="eth_pstorm_per_pf_stat" title='eth_pstorm_per_pf_stat' data-ref="eth_pstorm_per_pf_stat">eth_pstorm_per_pf_stat</dfn> {</td></tr>
<tr><th id="1115">1115</th><td><i>/* number of total ucast bytes sent on loopback port without errors */</i></td></tr>
<tr><th id="1116">1116</th><td>	<b>struct</b> <a class="type" href="common_hsi.h.html#regpair" title='regpair' data-ref="regpair">regpair</a> <dfn class="decl field" id="eth_pstorm_per_pf_stat::sent_lb_ucast_bytes" title='eth_pstorm_per_pf_stat::sent_lb_ucast_bytes' data-ref="eth_pstorm_per_pf_stat::sent_lb_ucast_bytes">sent_lb_ucast_bytes</dfn>;</td></tr>
<tr><th id="1117">1117</th><td><i>/* number of total mcast bytes sent on loopback port without errors */</i></td></tr>
<tr><th id="1118">1118</th><td>	<b>struct</b> <a class="type" href="common_hsi.h.html#regpair" title='regpair' data-ref="regpair">regpair</a> <dfn class="decl field" id="eth_pstorm_per_pf_stat::sent_lb_mcast_bytes" title='eth_pstorm_per_pf_stat::sent_lb_mcast_bytes' data-ref="eth_pstorm_per_pf_stat::sent_lb_mcast_bytes">sent_lb_mcast_bytes</dfn>;</td></tr>
<tr><th id="1119">1119</th><td><i>/* number of total bcast bytes sent on loopback port without errors */</i></td></tr>
<tr><th id="1120">1120</th><td>	<b>struct</b> <a class="type" href="common_hsi.h.html#regpair" title='regpair' data-ref="regpair">regpair</a> <dfn class="decl field" id="eth_pstorm_per_pf_stat::sent_lb_bcast_bytes" title='eth_pstorm_per_pf_stat::sent_lb_bcast_bytes' data-ref="eth_pstorm_per_pf_stat::sent_lb_bcast_bytes">sent_lb_bcast_bytes</dfn>;</td></tr>
<tr><th id="1121">1121</th><td><i>/* number of total ucast packets sent on loopback port without errors */</i></td></tr>
<tr><th id="1122">1122</th><td>	<b>struct</b> <a class="type" href="common_hsi.h.html#regpair" title='regpair' data-ref="regpair">regpair</a> <dfn class="decl field" id="eth_pstorm_per_pf_stat::sent_lb_ucast_pkts" title='eth_pstorm_per_pf_stat::sent_lb_ucast_pkts' data-ref="eth_pstorm_per_pf_stat::sent_lb_ucast_pkts">sent_lb_ucast_pkts</dfn>;</td></tr>
<tr><th id="1123">1123</th><td><i>/* number of total mcast packets sent on loopback port without errors */</i></td></tr>
<tr><th id="1124">1124</th><td>	<b>struct</b> <a class="type" href="common_hsi.h.html#regpair" title='regpair' data-ref="regpair">regpair</a> <dfn class="decl field" id="eth_pstorm_per_pf_stat::sent_lb_mcast_pkts" title='eth_pstorm_per_pf_stat::sent_lb_mcast_pkts' data-ref="eth_pstorm_per_pf_stat::sent_lb_mcast_pkts">sent_lb_mcast_pkts</dfn>;</td></tr>
<tr><th id="1125">1125</th><td><i>/* number of total bcast packets sent on loopback port without errors */</i></td></tr>
<tr><th id="1126">1126</th><td>	<b>struct</b> <a class="type" href="common_hsi.h.html#regpair" title='regpair' data-ref="regpair">regpair</a> <dfn class="decl field" id="eth_pstorm_per_pf_stat::sent_lb_bcast_pkts" title='eth_pstorm_per_pf_stat::sent_lb_bcast_pkts' data-ref="eth_pstorm_per_pf_stat::sent_lb_bcast_pkts">sent_lb_bcast_pkts</dfn>;</td></tr>
<tr><th id="1127">1127</th><td>	<b>struct</b> <a class="type" href="common_hsi.h.html#regpair" title='regpair' data-ref="regpair">regpair</a> <dfn class="decl field" id="eth_pstorm_per_pf_stat::sent_gre_bytes" title='eth_pstorm_per_pf_stat::sent_gre_bytes' data-ref="eth_pstorm_per_pf_stat::sent_gre_bytes">sent_gre_bytes</dfn> <i>/* Sent GRE bytes */</i>;</td></tr>
<tr><th id="1128">1128</th><td>	<b>struct</b> <a class="type" href="common_hsi.h.html#regpair" title='regpair' data-ref="regpair">regpair</a> <dfn class="decl field" id="eth_pstorm_per_pf_stat::sent_vxlan_bytes" title='eth_pstorm_per_pf_stat::sent_vxlan_bytes' data-ref="eth_pstorm_per_pf_stat::sent_vxlan_bytes">sent_vxlan_bytes</dfn> <i>/* Sent VXLAN bytes */</i>;</td></tr>
<tr><th id="1129">1129</th><td>	<b>struct</b> <a class="type" href="common_hsi.h.html#regpair" title='regpair' data-ref="regpair">regpair</a> <dfn class="decl field" id="eth_pstorm_per_pf_stat::sent_geneve_bytes" title='eth_pstorm_per_pf_stat::sent_geneve_bytes' data-ref="eth_pstorm_per_pf_stat::sent_geneve_bytes">sent_geneve_bytes</dfn> <i>/* Sent GENEVE bytes */</i>;</td></tr>
<tr><th id="1130">1130</th><td>	<b>struct</b> <a class="type" href="common_hsi.h.html#regpair" title='regpair' data-ref="regpair">regpair</a> <dfn class="decl field" id="eth_pstorm_per_pf_stat::sent_gre_pkts" title='eth_pstorm_per_pf_stat::sent_gre_pkts' data-ref="eth_pstorm_per_pf_stat::sent_gre_pkts">sent_gre_pkts</dfn> <i>/* Sent GRE packets */</i>;</td></tr>
<tr><th id="1131">1131</th><td>	<b>struct</b> <a class="type" href="common_hsi.h.html#regpair" title='regpair' data-ref="regpair">regpair</a> <dfn class="decl field" id="eth_pstorm_per_pf_stat::sent_vxlan_pkts" title='eth_pstorm_per_pf_stat::sent_vxlan_pkts' data-ref="eth_pstorm_per_pf_stat::sent_vxlan_pkts">sent_vxlan_pkts</dfn> <i>/* Sent VXLAN packets */</i>;</td></tr>
<tr><th id="1132">1132</th><td>	<b>struct</b> <a class="type" href="common_hsi.h.html#regpair" title='regpair' data-ref="regpair">regpair</a> <dfn class="decl field" id="eth_pstorm_per_pf_stat::sent_geneve_pkts" title='eth_pstorm_per_pf_stat::sent_geneve_pkts' data-ref="eth_pstorm_per_pf_stat::sent_geneve_pkts">sent_geneve_pkts</dfn> <i>/* Sent GENEVE packets */</i>;</td></tr>
<tr><th id="1133">1133</th><td>	<b>struct</b> <a class="type" href="common_hsi.h.html#regpair" title='regpair' data-ref="regpair">regpair</a> <dfn class="decl field" id="eth_pstorm_per_pf_stat::gre_drop_pkts" title='eth_pstorm_per_pf_stat::gre_drop_pkts' data-ref="eth_pstorm_per_pf_stat::gre_drop_pkts">gre_drop_pkts</dfn> <i>/* Dropped GRE TX packets */</i>;</td></tr>
<tr><th id="1134">1134</th><td>	<b>struct</b> <a class="type" href="common_hsi.h.html#regpair" title='regpair' data-ref="regpair">regpair</a> <dfn class="decl field" id="eth_pstorm_per_pf_stat::vxlan_drop_pkts" title='eth_pstorm_per_pf_stat::vxlan_drop_pkts' data-ref="eth_pstorm_per_pf_stat::vxlan_drop_pkts">vxlan_drop_pkts</dfn> <i>/* Dropped VXLAN TX packets */</i>;</td></tr>
<tr><th id="1135">1135</th><td>	<b>struct</b> <a class="type" href="common_hsi.h.html#regpair" title='regpair' data-ref="regpair">regpair</a> <dfn class="decl field" id="eth_pstorm_per_pf_stat::geneve_drop_pkts" title='eth_pstorm_per_pf_stat::geneve_drop_pkts' data-ref="eth_pstorm_per_pf_stat::geneve_drop_pkts">geneve_drop_pkts</dfn> <i>/* Dropped GENEVE TX packets */</i>;</td></tr>
<tr><th id="1136">1136</th><td>};</td></tr>
<tr><th id="1137">1137</th><td></td></tr>
<tr><th id="1138">1138</th><td></td></tr>
<tr><th id="1139">1139</th><td><i>/*</i></td></tr>
<tr><th id="1140">1140</th><td><i> * Ethernet TX Per Queue Stats</i></td></tr>
<tr><th id="1141">1141</th><td><i> */</i></td></tr>
<tr><th id="1142">1142</th><td><b>struct</b> <dfn class="type def" id="eth_pstorm_per_queue_stat" title='eth_pstorm_per_queue_stat' data-ref="eth_pstorm_per_queue_stat">eth_pstorm_per_queue_stat</dfn> {</td></tr>
<tr><th id="1143">1143</th><td><i>/* number of total bytes sent without errors */</i></td></tr>
<tr><th id="1144">1144</th><td>	<b>struct</b> <a class="type" href="common_hsi.h.html#regpair" title='regpair' data-ref="regpair">regpair</a> <dfn class="decl field" id="eth_pstorm_per_queue_stat::sent_ucast_bytes" title='eth_pstorm_per_queue_stat::sent_ucast_bytes' data-ref="eth_pstorm_per_queue_stat::sent_ucast_bytes">sent_ucast_bytes</dfn>;</td></tr>
<tr><th id="1145">1145</th><td><i>/* number of total bytes sent without errors */</i></td></tr>
<tr><th id="1146">1146</th><td>	<b>struct</b> <a class="type" href="common_hsi.h.html#regpair" title='regpair' data-ref="regpair">regpair</a> <dfn class="decl field" id="eth_pstorm_per_queue_stat::sent_mcast_bytes" title='eth_pstorm_per_queue_stat::sent_mcast_bytes' data-ref="eth_pstorm_per_queue_stat::sent_mcast_bytes">sent_mcast_bytes</dfn>;</td></tr>
<tr><th id="1147">1147</th><td><i>/* number of total bytes sent without errors */</i></td></tr>
<tr><th id="1148">1148</th><td>	<b>struct</b> <a class="type" href="common_hsi.h.html#regpair" title='regpair' data-ref="regpair">regpair</a> <dfn class="decl field" id="eth_pstorm_per_queue_stat::sent_bcast_bytes" title='eth_pstorm_per_queue_stat::sent_bcast_bytes' data-ref="eth_pstorm_per_queue_stat::sent_bcast_bytes">sent_bcast_bytes</dfn>;</td></tr>
<tr><th id="1149">1149</th><td><i>/* number of total packets sent without errors */</i></td></tr>
<tr><th id="1150">1150</th><td>	<b>struct</b> <a class="type" href="common_hsi.h.html#regpair" title='regpair' data-ref="regpair">regpair</a> <dfn class="decl field" id="eth_pstorm_per_queue_stat::sent_ucast_pkts" title='eth_pstorm_per_queue_stat::sent_ucast_pkts' data-ref="eth_pstorm_per_queue_stat::sent_ucast_pkts">sent_ucast_pkts</dfn>;</td></tr>
<tr><th id="1151">1151</th><td><i>/* number of total packets sent without errors */</i></td></tr>
<tr><th id="1152">1152</th><td>	<b>struct</b> <a class="type" href="common_hsi.h.html#regpair" title='regpair' data-ref="regpair">regpair</a> <dfn class="decl field" id="eth_pstorm_per_queue_stat::sent_mcast_pkts" title='eth_pstorm_per_queue_stat::sent_mcast_pkts' data-ref="eth_pstorm_per_queue_stat::sent_mcast_pkts">sent_mcast_pkts</dfn>;</td></tr>
<tr><th id="1153">1153</th><td><i>/* number of total packets sent without errors */</i></td></tr>
<tr><th id="1154">1154</th><td>	<b>struct</b> <a class="type" href="common_hsi.h.html#regpair" title='regpair' data-ref="regpair">regpair</a> <dfn class="decl field" id="eth_pstorm_per_queue_stat::sent_bcast_pkts" title='eth_pstorm_per_queue_stat::sent_bcast_pkts' data-ref="eth_pstorm_per_queue_stat::sent_bcast_pkts">sent_bcast_pkts</dfn>;</td></tr>
<tr><th id="1155">1155</th><td><i>/* number of total packets dropped due to errors */</i></td></tr>
<tr><th id="1156">1156</th><td>	<b>struct</b> <a class="type" href="common_hsi.h.html#regpair" title='regpair' data-ref="regpair">regpair</a> <dfn class="decl field" id="eth_pstorm_per_queue_stat::error_drop_pkts" title='eth_pstorm_per_queue_stat::error_drop_pkts' data-ref="eth_pstorm_per_queue_stat::error_drop_pkts">error_drop_pkts</dfn>;</td></tr>
<tr><th id="1157">1157</th><td>};</td></tr>
<tr><th id="1158">1158</th><td></td></tr>
<tr><th id="1159">1159</th><td></td></tr>
<tr><th id="1160">1160</th><td><i>/*</i></td></tr>
<tr><th id="1161">1161</th><td><i> * ETH Rx producers data</i></td></tr>
<tr><th id="1162">1162</th><td><i> */</i></td></tr>
<tr><th id="1163">1163</th><td><b>struct</b> <dfn class="type def" id="eth_rx_rate_limit" title='eth_rx_rate_limit' data-ref="eth_rx_rate_limit">eth_rx_rate_limit</dfn> {</td></tr>
<tr><th id="1164">1164</th><td><i>/* Rate Limit Multiplier - (Storm Clock (MHz) * 8 / Desired Bandwidth (MB/s)) */</i></td></tr>
<tr><th id="1165">1165</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="eth_rx_rate_limit::mult" title='eth_rx_rate_limit::mult' data-ref="eth_rx_rate_limit::mult">mult</dfn>;</td></tr>
<tr><th id="1166">1166</th><td><i>/* Constant term to add (or subtract from number of cycles) */</i></td></tr>
<tr><th id="1167">1167</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="eth_rx_rate_limit::cnst" title='eth_rx_rate_limit::cnst' data-ref="eth_rx_rate_limit::cnst">cnst</dfn>;</td></tr>
<tr><th id="1168">1168</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="eth_rx_rate_limit::add_sub_cnst" title='eth_rx_rate_limit::add_sub_cnst' data-ref="eth_rx_rate_limit::add_sub_cnst">add_sub_cnst</dfn> <i>/* Add (1) or subtract (0) constant term */</i>;</td></tr>
<tr><th id="1169">1169</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="eth_rx_rate_limit::reserved0" title='eth_rx_rate_limit::reserved0' data-ref="eth_rx_rate_limit::reserved0">reserved0</dfn>;</td></tr>
<tr><th id="1170">1170</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="eth_rx_rate_limit::reserved1" title='eth_rx_rate_limit::reserved1' data-ref="eth_rx_rate_limit::reserved1">reserved1</dfn>;</td></tr>
<tr><th id="1171">1171</th><td>};</td></tr>
<tr><th id="1172">1172</th><td></td></tr>
<tr><th id="1173">1173</th><td></td></tr>
<tr><th id="1174">1174</th><td><b>struct</b> <dfn class="type def" id="eth_ustorm_per_pf_stat" title='eth_ustorm_per_pf_stat' data-ref="eth_ustorm_per_pf_stat">eth_ustorm_per_pf_stat</dfn> {</td></tr>
<tr><th id="1175">1175</th><td><i>/* number of total ucast bytes received on loopback port without errors */</i></td></tr>
<tr><th id="1176">1176</th><td>	<b>struct</b> <a class="type" href="common_hsi.h.html#regpair" title='regpair' data-ref="regpair">regpair</a> <dfn class="decl field" id="eth_ustorm_per_pf_stat::rcv_lb_ucast_bytes" title='eth_ustorm_per_pf_stat::rcv_lb_ucast_bytes' data-ref="eth_ustorm_per_pf_stat::rcv_lb_ucast_bytes">rcv_lb_ucast_bytes</dfn>;</td></tr>
<tr><th id="1177">1177</th><td><i>/* number of total mcast bytes received on loopback port without errors */</i></td></tr>
<tr><th id="1178">1178</th><td>	<b>struct</b> <a class="type" href="common_hsi.h.html#regpair" title='regpair' data-ref="regpair">regpair</a> <dfn class="decl field" id="eth_ustorm_per_pf_stat::rcv_lb_mcast_bytes" title='eth_ustorm_per_pf_stat::rcv_lb_mcast_bytes' data-ref="eth_ustorm_per_pf_stat::rcv_lb_mcast_bytes">rcv_lb_mcast_bytes</dfn>;</td></tr>
<tr><th id="1179">1179</th><td><i>/* number of total bcast bytes received on loopback port without errors */</i></td></tr>
<tr><th id="1180">1180</th><td>	<b>struct</b> <a class="type" href="common_hsi.h.html#regpair" title='regpair' data-ref="regpair">regpair</a> <dfn class="decl field" id="eth_ustorm_per_pf_stat::rcv_lb_bcast_bytes" title='eth_ustorm_per_pf_stat::rcv_lb_bcast_bytes' data-ref="eth_ustorm_per_pf_stat::rcv_lb_bcast_bytes">rcv_lb_bcast_bytes</dfn>;</td></tr>
<tr><th id="1181">1181</th><td><i>/* number of total ucast packets received on loopback port without errors */</i></td></tr>
<tr><th id="1182">1182</th><td>	<b>struct</b> <a class="type" href="common_hsi.h.html#regpair" title='regpair' data-ref="regpair">regpair</a> <dfn class="decl field" id="eth_ustorm_per_pf_stat::rcv_lb_ucast_pkts" title='eth_ustorm_per_pf_stat::rcv_lb_ucast_pkts' data-ref="eth_ustorm_per_pf_stat::rcv_lb_ucast_pkts">rcv_lb_ucast_pkts</dfn>;</td></tr>
<tr><th id="1183">1183</th><td><i>/* number of total mcast packets received on loopback port without errors */</i></td></tr>
<tr><th id="1184">1184</th><td>	<b>struct</b> <a class="type" href="common_hsi.h.html#regpair" title='regpair' data-ref="regpair">regpair</a> <dfn class="decl field" id="eth_ustorm_per_pf_stat::rcv_lb_mcast_pkts" title='eth_ustorm_per_pf_stat::rcv_lb_mcast_pkts' data-ref="eth_ustorm_per_pf_stat::rcv_lb_mcast_pkts">rcv_lb_mcast_pkts</dfn>;</td></tr>
<tr><th id="1185">1185</th><td><i>/* number of total bcast packets received on loopback port without errors */</i></td></tr>
<tr><th id="1186">1186</th><td>	<b>struct</b> <a class="type" href="common_hsi.h.html#regpair" title='regpair' data-ref="regpair">regpair</a> <dfn class="decl field" id="eth_ustorm_per_pf_stat::rcv_lb_bcast_pkts" title='eth_ustorm_per_pf_stat::rcv_lb_bcast_pkts' data-ref="eth_ustorm_per_pf_stat::rcv_lb_bcast_pkts">rcv_lb_bcast_pkts</dfn>;</td></tr>
<tr><th id="1187">1187</th><td>	<b>struct</b> <a class="type" href="common_hsi.h.html#regpair" title='regpair' data-ref="regpair">regpair</a> <dfn class="decl field" id="eth_ustorm_per_pf_stat::rcv_gre_bytes" title='eth_ustorm_per_pf_stat::rcv_gre_bytes' data-ref="eth_ustorm_per_pf_stat::rcv_gre_bytes">rcv_gre_bytes</dfn> <i>/* Received GRE bytes */</i>;</td></tr>
<tr><th id="1188">1188</th><td>	<b>struct</b> <a class="type" href="common_hsi.h.html#regpair" title='regpair' data-ref="regpair">regpair</a> <dfn class="decl field" id="eth_ustorm_per_pf_stat::rcv_vxlan_bytes" title='eth_ustorm_per_pf_stat::rcv_vxlan_bytes' data-ref="eth_ustorm_per_pf_stat::rcv_vxlan_bytes">rcv_vxlan_bytes</dfn> <i>/* Received VXLAN bytes */</i>;</td></tr>
<tr><th id="1189">1189</th><td>	<b>struct</b> <a class="type" href="common_hsi.h.html#regpair" title='regpair' data-ref="regpair">regpair</a> <dfn class="decl field" id="eth_ustorm_per_pf_stat::rcv_geneve_bytes" title='eth_ustorm_per_pf_stat::rcv_geneve_bytes' data-ref="eth_ustorm_per_pf_stat::rcv_geneve_bytes">rcv_geneve_bytes</dfn> <i>/* Received GENEVE bytes */</i>;</td></tr>
<tr><th id="1190">1190</th><td>	<b>struct</b> <a class="type" href="common_hsi.h.html#regpair" title='regpair' data-ref="regpair">regpair</a> <dfn class="decl field" id="eth_ustorm_per_pf_stat::rcv_gre_pkts" title='eth_ustorm_per_pf_stat::rcv_gre_pkts' data-ref="eth_ustorm_per_pf_stat::rcv_gre_pkts">rcv_gre_pkts</dfn> <i>/* Received GRE packets */</i>;</td></tr>
<tr><th id="1191">1191</th><td>	<b>struct</b> <a class="type" href="common_hsi.h.html#regpair" title='regpair' data-ref="regpair">regpair</a> <dfn class="decl field" id="eth_ustorm_per_pf_stat::rcv_vxlan_pkts" title='eth_ustorm_per_pf_stat::rcv_vxlan_pkts' data-ref="eth_ustorm_per_pf_stat::rcv_vxlan_pkts">rcv_vxlan_pkts</dfn> <i>/* Received VXLAN packets */</i>;</td></tr>
<tr><th id="1192">1192</th><td>	<b>struct</b> <a class="type" href="common_hsi.h.html#regpair" title='regpair' data-ref="regpair">regpair</a> <dfn class="decl field" id="eth_ustorm_per_pf_stat::rcv_geneve_pkts" title='eth_ustorm_per_pf_stat::rcv_geneve_pkts' data-ref="eth_ustorm_per_pf_stat::rcv_geneve_pkts">rcv_geneve_pkts</dfn> <i>/* Received GENEVE packets */</i>;</td></tr>
<tr><th id="1193">1193</th><td>};</td></tr>
<tr><th id="1194">1194</th><td></td></tr>
<tr><th id="1195">1195</th><td></td></tr>
<tr><th id="1196">1196</th><td><b>struct</b> <dfn class="type def" id="eth_ustorm_per_queue_stat" title='eth_ustorm_per_queue_stat' data-ref="eth_ustorm_per_queue_stat">eth_ustorm_per_queue_stat</dfn> {</td></tr>
<tr><th id="1197">1197</th><td>	<b>struct</b> <a class="type" href="common_hsi.h.html#regpair" title='regpair' data-ref="regpair">regpair</a> <dfn class="decl field" id="eth_ustorm_per_queue_stat::rcv_ucast_bytes" title='eth_ustorm_per_queue_stat::rcv_ucast_bytes' data-ref="eth_ustorm_per_queue_stat::rcv_ucast_bytes">rcv_ucast_bytes</dfn>;</td></tr>
<tr><th id="1198">1198</th><td>	<b>struct</b> <a class="type" href="common_hsi.h.html#regpair" title='regpair' data-ref="regpair">regpair</a> <dfn class="decl field" id="eth_ustorm_per_queue_stat::rcv_mcast_bytes" title='eth_ustorm_per_queue_stat::rcv_mcast_bytes' data-ref="eth_ustorm_per_queue_stat::rcv_mcast_bytes">rcv_mcast_bytes</dfn>;</td></tr>
<tr><th id="1199">1199</th><td>	<b>struct</b> <a class="type" href="common_hsi.h.html#regpair" title='regpair' data-ref="regpair">regpair</a> <dfn class="decl field" id="eth_ustorm_per_queue_stat::rcv_bcast_bytes" title='eth_ustorm_per_queue_stat::rcv_bcast_bytes' data-ref="eth_ustorm_per_queue_stat::rcv_bcast_bytes">rcv_bcast_bytes</dfn>;</td></tr>
<tr><th id="1200">1200</th><td>	<b>struct</b> <a class="type" href="common_hsi.h.html#regpair" title='regpair' data-ref="regpair">regpair</a> <dfn class="decl field" id="eth_ustorm_per_queue_stat::rcv_ucast_pkts" title='eth_ustorm_per_queue_stat::rcv_ucast_pkts' data-ref="eth_ustorm_per_queue_stat::rcv_ucast_pkts">rcv_ucast_pkts</dfn>;</td></tr>
<tr><th id="1201">1201</th><td>	<b>struct</b> <a class="type" href="common_hsi.h.html#regpair" title='regpair' data-ref="regpair">regpair</a> <dfn class="decl field" id="eth_ustorm_per_queue_stat::rcv_mcast_pkts" title='eth_ustorm_per_queue_stat::rcv_mcast_pkts' data-ref="eth_ustorm_per_queue_stat::rcv_mcast_pkts">rcv_mcast_pkts</dfn>;</td></tr>
<tr><th id="1202">1202</th><td>	<b>struct</b> <a class="type" href="common_hsi.h.html#regpair" title='regpair' data-ref="regpair">regpair</a> <dfn class="decl field" id="eth_ustorm_per_queue_stat::rcv_bcast_pkts" title='eth_ustorm_per_queue_stat::rcv_bcast_pkts' data-ref="eth_ustorm_per_queue_stat::rcv_bcast_pkts">rcv_bcast_pkts</dfn>;</td></tr>
<tr><th id="1203">1203</th><td>};</td></tr>
<tr><th id="1204">1204</th><td></td></tr>
<tr><th id="1205">1205</th><td></td></tr>
<tr><th id="1206">1206</th><td><i>/*</i></td></tr>
<tr><th id="1207">1207</th><td><i> * Event Ring VF-PF Channel data</i></td></tr>
<tr><th id="1208">1208</th><td><i> */</i></td></tr>
<tr><th id="1209">1209</th><td><b>struct</b> <dfn class="type def" id="vf_pf_channel_eqe_data" title='vf_pf_channel_eqe_data' data-ref="vf_pf_channel_eqe_data">vf_pf_channel_eqe_data</dfn> {</td></tr>
<tr><th id="1210">1210</th><td>	<b>struct</b> <a class="type" href="common_hsi.h.html#regpair" title='regpair' data-ref="regpair">regpair</a> <dfn class="decl field" id="vf_pf_channel_eqe_data::msg_addr" title='vf_pf_channel_eqe_data::msg_addr' data-ref="vf_pf_channel_eqe_data::msg_addr">msg_addr</dfn> <i>/* VF-PF message address */</i>;</td></tr>
<tr><th id="1211">1211</th><td>};</td></tr>
<tr><th id="1212">1212</th><td></td></tr>
<tr><th id="1213">1213</th><td><i>/*</i></td></tr>
<tr><th id="1214">1214</th><td><i> * Event Ring malicious VF data</i></td></tr>
<tr><th id="1215">1215</th><td><i> */</i></td></tr>
<tr><th id="1216">1216</th><td><b>struct</b> <dfn class="type def" id="malicious_vf_eqe_data" title='malicious_vf_eqe_data' data-ref="malicious_vf_eqe_data">malicious_vf_eqe_data</dfn> {</td></tr>
<tr><th id="1217">1217</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="malicious_vf_eqe_data::vf_id" title='malicious_vf_eqe_data::vf_id' data-ref="malicious_vf_eqe_data::vf_id">vf_id</dfn> <i>/* Malicious VF ID */</i>;</td></tr>
<tr><th id="1218">1218</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="malicious_vf_eqe_data::err_id" title='malicious_vf_eqe_data::err_id' data-ref="malicious_vf_eqe_data::err_id">err_id</dfn> <i>/* Malicious VF error (use enum malicious_vf_error_id) */</i>;</td></tr>
<tr><th id="1219">1219</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="malicious_vf_eqe_data::reserved" title='malicious_vf_eqe_data::reserved' data-ref="malicious_vf_eqe_data::reserved">reserved</dfn>[<var>3</var>];</td></tr>
<tr><th id="1220">1220</th><td>};</td></tr>
<tr><th id="1221">1221</th><td></td></tr>
<tr><th id="1222">1222</th><td><i>/*</i></td></tr>
<tr><th id="1223">1223</th><td><i> * Event Ring initial cleanup data</i></td></tr>
<tr><th id="1224">1224</th><td><i> */</i></td></tr>
<tr><th id="1225">1225</th><td><b>struct</b> <dfn class="type def" id="initial_cleanup_eqe_data" title='initial_cleanup_eqe_data' data-ref="initial_cleanup_eqe_data">initial_cleanup_eqe_data</dfn> {</td></tr>
<tr><th id="1226">1226</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="initial_cleanup_eqe_data::vf_id" title='initial_cleanup_eqe_data::vf_id' data-ref="initial_cleanup_eqe_data::vf_id">vf_id</dfn> <i>/* VF ID */</i>;</td></tr>
<tr><th id="1227">1227</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="initial_cleanup_eqe_data::reserved" title='initial_cleanup_eqe_data::reserved' data-ref="initial_cleanup_eqe_data::reserved">reserved</dfn>[<var>7</var>];</td></tr>
<tr><th id="1228">1228</th><td>};</td></tr>
<tr><th id="1229">1229</th><td></td></tr>
<tr><th id="1230">1230</th><td><i>/*</i></td></tr>
<tr><th id="1231">1231</th><td><i> * Event Data Union</i></td></tr>
<tr><th id="1232">1232</th><td><i> */</i></td></tr>
<tr><th id="1233">1233</th><td><b>union</b> <dfn class="type def" id="event_ring_data" title='event_ring_data' data-ref="event_ring_data">event_ring_data</dfn> {</td></tr>
<tr><th id="1234">1234</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="event_ring_data::bytes" title='event_ring_data::bytes' data-ref="event_ring_data::bytes">bytes</dfn>[<var>8</var>] <i>/* Byte Array */</i>;</td></tr>
<tr><th id="1235">1235</th><td>	<b>struct</b> <a class="type" href="#vf_pf_channel_eqe_data" title='vf_pf_channel_eqe_data' data-ref="vf_pf_channel_eqe_data">vf_pf_channel_eqe_data</a> <dfn class="decl field" id="event_ring_data::vf_pf_channel" title='event_ring_data::vf_pf_channel' data-ref="event_ring_data::vf_pf_channel">vf_pf_channel</dfn> <i>/* VF-PF Channel data */</i>;</td></tr>
<tr><th id="1236">1236</th><td>	<b>struct</b> <a class="type" href="common_hsi.h.html#iscsi_eqe_data" title='iscsi_eqe_data' data-ref="iscsi_eqe_data">iscsi_eqe_data</a> <dfn class="decl field" id="event_ring_data::iscsi_info" title='event_ring_data::iscsi_info' data-ref="event_ring_data::iscsi_info">iscsi_info</dfn> <i>/* Dedicated fields to iscsi data */</i>;</td></tr>
<tr><th id="1237">1237</th><td><i>/* Dedicated fields to iscsi connect done results */</i></td></tr>
<tr><th id="1238">1238</th><td>	<b>struct</b> <a class="type" href="common_hsi.h.html#iscsi_connect_done_results" title='iscsi_connect_done_results' data-ref="iscsi_connect_done_results">iscsi_connect_done_results</a> <dfn class="decl field" id="event_ring_data::iscsi_conn_done_info" title='event_ring_data::iscsi_conn_done_info' data-ref="event_ring_data::iscsi_conn_done_info">iscsi_conn_done_info</dfn>;</td></tr>
<tr><th id="1239">1239</th><td>	<b>struct</b> <a class="type" href="#malicious_vf_eqe_data" title='malicious_vf_eqe_data' data-ref="malicious_vf_eqe_data">malicious_vf_eqe_data</a> <dfn class="decl field" id="event_ring_data::malicious_vf" title='event_ring_data::malicious_vf' data-ref="event_ring_data::malicious_vf">malicious_vf</dfn> <i>/* Malicious VF data */</i>;</td></tr>
<tr><th id="1240">1240</th><td><i>/* VF Initial Cleanup data */</i></td></tr>
<tr><th id="1241">1241</th><td>	<b>struct</b> <a class="type" href="#initial_cleanup_eqe_data" title='initial_cleanup_eqe_data' data-ref="initial_cleanup_eqe_data">initial_cleanup_eqe_data</a> <dfn class="decl field" id="event_ring_data::vf_init_cleanup" title='event_ring_data::vf_init_cleanup' data-ref="event_ring_data::vf_init_cleanup">vf_init_cleanup</dfn>;</td></tr>
<tr><th id="1242">1242</th><td>};</td></tr>
<tr><th id="1243">1243</th><td></td></tr>
<tr><th id="1244">1244</th><td></td></tr>
<tr><th id="1245">1245</th><td><i>/*</i></td></tr>
<tr><th id="1246">1246</th><td><i> * Event Ring Entry</i></td></tr>
<tr><th id="1247">1247</th><td><i> */</i></td></tr>
<tr><th id="1248">1248</th><td><b>struct</b> <dfn class="type def" id="event_ring_entry" title='event_ring_entry' data-ref="event_ring_entry">event_ring_entry</dfn> {</td></tr>
<tr><th id="1249">1249</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="event_ring_entry::protocol_id" title='event_ring_entry::protocol_id' data-ref="event_ring_entry::protocol_id">protocol_id</dfn> <i>/* Event Protocol ID (use enum protocol_type) */</i>;</td></tr>
<tr><th id="1250">1250</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="event_ring_entry::opcode" title='event_ring_entry::opcode' data-ref="event_ring_entry::opcode">opcode</dfn> <i>/* Event Opcode */</i>;</td></tr>
<tr><th id="1251">1251</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="event_ring_entry::reserved0" title='event_ring_entry::reserved0' data-ref="event_ring_entry::reserved0">reserved0</dfn> <i>/* Reserved */</i>;</td></tr>
<tr><th id="1252">1252</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="event_ring_entry::echo" title='event_ring_entry::echo' data-ref="event_ring_entry::echo">echo</dfn> <i>/* Echo value from ramrod data on the host */</i>;</td></tr>
<tr><th id="1253">1253</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="event_ring_entry::fw_return_code" title='event_ring_entry::fw_return_code' data-ref="event_ring_entry::fw_return_code">fw_return_code</dfn> <i>/* FW return code for SP ramrods */</i>;</td></tr>
<tr><th id="1254">1254</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="event_ring_entry::flags" title='event_ring_entry::flags' data-ref="event_ring_entry::flags">flags</dfn>;</td></tr>
<tr><th id="1255">1255</th><td><i>/* 0: synchronous EQE - a completion of SP message. 1: asynchronous EQE */</i></td></tr>
<tr><th id="1256">1256</th><td><u>#define <dfn class="macro" id="_M/EVENT_RING_ENTRY_ASYNC_MASK" data-ref="_M/EVENT_RING_ENTRY_ASYNC_MASK">EVENT_RING_ENTRY_ASYNC_MASK</dfn>      0x1</u></td></tr>
<tr><th id="1257">1257</th><td><u>#define <dfn class="macro" id="_M/EVENT_RING_ENTRY_ASYNC_SHIFT" data-ref="_M/EVENT_RING_ENTRY_ASYNC_SHIFT">EVENT_RING_ENTRY_ASYNC_SHIFT</dfn>     0</u></td></tr>
<tr><th id="1258">1258</th><td><u>#define <dfn class="macro" id="_M/EVENT_RING_ENTRY_RESERVED1_MASK" data-ref="_M/EVENT_RING_ENTRY_RESERVED1_MASK">EVENT_RING_ENTRY_RESERVED1_MASK</dfn>  0x7F</u></td></tr>
<tr><th id="1259">1259</th><td><u>#define <dfn class="macro" id="_M/EVENT_RING_ENTRY_RESERVED1_SHIFT" data-ref="_M/EVENT_RING_ENTRY_RESERVED1_SHIFT">EVENT_RING_ENTRY_RESERVED1_SHIFT</dfn> 1</u></td></tr>
<tr><th id="1260">1260</th><td>	<b>union</b> <a class="type" href="#event_ring_data" title='event_ring_data' data-ref="event_ring_data">event_ring_data</a> <dfn class="decl field" id="event_ring_entry::data" title='event_ring_entry::data' data-ref="event_ring_entry::data">data</dfn>;</td></tr>
<tr><th id="1261">1261</th><td>};</td></tr>
<tr><th id="1262">1262</th><td></td></tr>
<tr><th id="1263">1263</th><td><i>/*</i></td></tr>
<tr><th id="1264">1264</th><td><i> * Event Ring Next Page Address</i></td></tr>
<tr><th id="1265">1265</th><td><i> */</i></td></tr>
<tr><th id="1266">1266</th><td><b>struct</b> <dfn class="type def" id="event_ring_next_addr" title='event_ring_next_addr' data-ref="event_ring_next_addr">event_ring_next_addr</dfn> {</td></tr>
<tr><th id="1267">1267</th><td>	<b>struct</b> <a class="type" href="common_hsi.h.html#regpair" title='regpair' data-ref="regpair">regpair</a> <dfn class="decl field" id="event_ring_next_addr::addr" title='event_ring_next_addr::addr' data-ref="event_ring_next_addr::addr">addr</dfn> <i>/* Next Page Address */</i>;</td></tr>
<tr><th id="1268">1268</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="event_ring_next_addr::reserved" title='event_ring_next_addr::reserved' data-ref="event_ring_next_addr::reserved">reserved</dfn>[<var>2</var>] <i>/* Reserved */</i>;</td></tr>
<tr><th id="1269">1269</th><td>};</td></tr>
<tr><th id="1270">1270</th><td></td></tr>
<tr><th id="1271">1271</th><td><i>/*</i></td></tr>
<tr><th id="1272">1272</th><td><i> * Event Ring Element</i></td></tr>
<tr><th id="1273">1273</th><td><i> */</i></td></tr>
<tr><th id="1274">1274</th><td><b>union</b> <dfn class="type def" id="event_ring_element" title='event_ring_element' data-ref="event_ring_element">event_ring_element</dfn> {</td></tr>
<tr><th id="1275">1275</th><td>	<b>struct</b> <a class="type" href="#event_ring_entry" title='event_ring_entry' data-ref="event_ring_entry">event_ring_entry</a> <dfn class="decl field" id="event_ring_element::entry" title='event_ring_element::entry' data-ref="event_ring_element::entry">entry</dfn> <i>/* Event Ring Entry */</i>;</td></tr>
<tr><th id="1276">1276</th><td><i>/* Event Ring Next Page Address */</i></td></tr>
<tr><th id="1277">1277</th><td>	<b>struct</b> <a class="type" href="#event_ring_next_addr" title='event_ring_next_addr' data-ref="event_ring_next_addr">event_ring_next_addr</a> <dfn class="decl field" id="event_ring_element::next_addr" title='event_ring_element::next_addr' data-ref="event_ring_element::next_addr">next_addr</dfn>;</td></tr>
<tr><th id="1278">1278</th><td>};</td></tr>
<tr><th id="1279">1279</th><td></td></tr>
<tr><th id="1280">1280</th><td></td></tr>
<tr><th id="1281">1281</th><td></td></tr>
<tr><th id="1282">1282</th><td><i>/*</i></td></tr>
<tr><th id="1283">1283</th><td><i> * Ports mode</i></td></tr>
<tr><th id="1284">1284</th><td><i> */</i></td></tr>
<tr><th id="1285">1285</th><td><b>enum</b> <dfn class="type def" id="fw_flow_ctrl_mode" title='fw_flow_ctrl_mode' data-ref="fw_flow_ctrl_mode">fw_flow_ctrl_mode</dfn> {</td></tr>
<tr><th id="1286">1286</th><td>	<dfn class="enum" id="flow_ctrl_pause" title='flow_ctrl_pause' data-ref="flow_ctrl_pause">flow_ctrl_pause</dfn>,</td></tr>
<tr><th id="1287">1287</th><td>	<dfn class="enum" id="flow_ctrl_pfc" title='flow_ctrl_pfc' data-ref="flow_ctrl_pfc">flow_ctrl_pfc</dfn>,</td></tr>
<tr><th id="1288">1288</th><td>	<dfn class="enum" id="MAX_FW_FLOW_CTRL_MODE" title='MAX_FW_FLOW_CTRL_MODE' data-ref="MAX_FW_FLOW_CTRL_MODE">MAX_FW_FLOW_CTRL_MODE</dfn></td></tr>
<tr><th id="1289">1289</th><td>};</td></tr>
<tr><th id="1290">1290</th><td></td></tr>
<tr><th id="1291">1291</th><td></td></tr>
<tr><th id="1292">1292</th><td><i>/*</i></td></tr>
<tr><th id="1293">1293</th><td><i> * GFT profile type.</i></td></tr>
<tr><th id="1294">1294</th><td><i> */</i></td></tr>
<tr><th id="1295">1295</th><td><b>enum</b> <dfn class="type def" id="gft_profile_type" title='gft_profile_type' data-ref="gft_profile_type">gft_profile_type</dfn> {</td></tr>
<tr><th id="1296">1296</th><td><i>/* tunnel type, inner 4 tuple, IP type and L4 type match. */</i></td></tr>
<tr><th id="1297">1297</th><td>	<dfn class="enum" id="GFT_PROFILE_TYPE_4_TUPLE" title='GFT_PROFILE_TYPE_4_TUPLE' data-ref="GFT_PROFILE_TYPE_4_TUPLE">GFT_PROFILE_TYPE_4_TUPLE</dfn>,</td></tr>
<tr><th id="1298">1298</th><td><i>/* tunnel type, inner L4 destination port, IP type and L4 type match. */</i></td></tr>
<tr><th id="1299">1299</th><td>	<dfn class="enum" id="GFT_PROFILE_TYPE_L4_DST_PORT" title='GFT_PROFILE_TYPE_L4_DST_PORT' data-ref="GFT_PROFILE_TYPE_L4_DST_PORT">GFT_PROFILE_TYPE_L4_DST_PORT</dfn>,</td></tr>
<tr><th id="1300">1300</th><td><i>/* tunnel type, inner IP destination address and IP type match. */</i></td></tr>
<tr><th id="1301">1301</th><td>	<dfn class="enum" id="GFT_PROFILE_TYPE_IP_DST_ADDR" title='GFT_PROFILE_TYPE_IP_DST_ADDR' data-ref="GFT_PROFILE_TYPE_IP_DST_ADDR">GFT_PROFILE_TYPE_IP_DST_ADDR</dfn>,</td></tr>
<tr><th id="1302">1302</th><td><i>/* tunnel type, inner IP source address and IP type match. */</i></td></tr>
<tr><th id="1303">1303</th><td>	<dfn class="enum" id="GFT_PROFILE_TYPE_IP_SRC_ADDR" title='GFT_PROFILE_TYPE_IP_SRC_ADDR' data-ref="GFT_PROFILE_TYPE_IP_SRC_ADDR">GFT_PROFILE_TYPE_IP_SRC_ADDR</dfn>,</td></tr>
<tr><th id="1304">1304</th><td>	<dfn class="enum" id="GFT_PROFILE_TYPE_TUNNEL_TYPE" title='GFT_PROFILE_TYPE_TUNNEL_TYPE' data-ref="GFT_PROFILE_TYPE_TUNNEL_TYPE">GFT_PROFILE_TYPE_TUNNEL_TYPE</dfn> <i>/* tunnel type and outer IP type match. */</i>,</td></tr>
<tr><th id="1305">1305</th><td>	<dfn class="enum" id="MAX_GFT_PROFILE_TYPE" title='MAX_GFT_PROFILE_TYPE' data-ref="MAX_GFT_PROFILE_TYPE">MAX_GFT_PROFILE_TYPE</dfn></td></tr>
<tr><th id="1306">1306</th><td>};</td></tr>
<tr><th id="1307">1307</th><td></td></tr>
<tr><th id="1308">1308</th><td></td></tr>
<tr><th id="1309">1309</th><td><i>/*</i></td></tr>
<tr><th id="1310">1310</th><td><i> * Major and Minor hsi Versions</i></td></tr>
<tr><th id="1311">1311</th><td><i> */</i></td></tr>
<tr><th id="1312">1312</th><td><b>struct</b> <dfn class="type def" id="hsi_fp_ver_struct" title='hsi_fp_ver_struct' data-ref="hsi_fp_ver_struct">hsi_fp_ver_struct</dfn> {</td></tr>
<tr><th id="1313">1313</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="hsi_fp_ver_struct::minor_ver_arr" title='hsi_fp_ver_struct::minor_ver_arr' data-ref="hsi_fp_ver_struct::minor_ver_arr">minor_ver_arr</dfn>[<var>2</var>] <i>/* Minor Version of hsi loading pf */</i>;</td></tr>
<tr><th id="1314">1314</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="hsi_fp_ver_struct::major_ver_arr" title='hsi_fp_ver_struct::major_ver_arr' data-ref="hsi_fp_ver_struct::major_ver_arr">major_ver_arr</dfn>[<var>2</var>] <i>/* Major Version of driver loading pf */</i>;</td></tr>
<tr><th id="1315">1315</th><td>};</td></tr>
<tr><th id="1316">1316</th><td></td></tr>
<tr><th id="1317">1317</th><td></td></tr>
<tr><th id="1318">1318</th><td><i>/*</i></td></tr>
<tr><th id="1319">1319</th><td><i> * Integration Phase</i></td></tr>
<tr><th id="1320">1320</th><td><i> */</i></td></tr>
<tr><th id="1321">1321</th><td><b>enum</b> <dfn class="type def" id="integ_phase" title='integ_phase' data-ref="integ_phase">integ_phase</dfn> {</td></tr>
<tr><th id="1322">1322</th><td>	<dfn class="enum" id="INTEG_PHASE_BB_A0_LATEST" title='INTEG_PHASE_BB_A0_LATEST' data-ref="INTEG_PHASE_BB_A0_LATEST">INTEG_PHASE_BB_A0_LATEST</dfn> = <var>3</var> <i>/* BB A0 latest integration phase */</i>,</td></tr>
<tr><th id="1323">1323</th><td>	<dfn class="enum" id="INTEG_PHASE_BB_B0_NO_MCP" title='INTEG_PHASE_BB_B0_NO_MCP' data-ref="INTEG_PHASE_BB_B0_NO_MCP">INTEG_PHASE_BB_B0_NO_MCP</dfn> = <var>10</var> <i>/* BB B0 without MCP */</i>,</td></tr>
<tr><th id="1324">1324</th><td>	<dfn class="enum" id="INTEG_PHASE_BB_B0_WITH_MCP" title='INTEG_PHASE_BB_B0_WITH_MCP' data-ref="INTEG_PHASE_BB_B0_WITH_MCP">INTEG_PHASE_BB_B0_WITH_MCP</dfn> = <var>11</var> <i>/* BB B0 with MCP */</i>,</td></tr>
<tr><th id="1325">1325</th><td>	<dfn class="enum" id="MAX_INTEG_PHASE" title='MAX_INTEG_PHASE' data-ref="MAX_INTEG_PHASE">MAX_INTEG_PHASE</dfn></td></tr>
<tr><th id="1326">1326</th><td>};</td></tr>
<tr><th id="1327">1327</th><td></td></tr>
<tr><th id="1328">1328</th><td></td></tr>
<tr><th id="1329">1329</th><td><i>/*</i></td></tr>
<tr><th id="1330">1330</th><td><i> * Ports mode</i></td></tr>
<tr><th id="1331">1331</th><td><i> */</i></td></tr>
<tr><th id="1332">1332</th><td><b>enum</b> <dfn class="type def" id="iwarp_ll2_tx_queues" title='iwarp_ll2_tx_queues' data-ref="iwarp_ll2_tx_queues">iwarp_ll2_tx_queues</dfn> {</td></tr>
<tr><th id="1333">1333</th><td><i>/* LL2 queue for OOO packets sent in-order by the driver */</i></td></tr>
<tr><th id="1334">1334</th><td>	<dfn class="enum" id="IWARP_LL2_IN_ORDER_TX_QUEUE" title='IWARP_LL2_IN_ORDER_TX_QUEUE' data-ref="IWARP_LL2_IN_ORDER_TX_QUEUE">IWARP_LL2_IN_ORDER_TX_QUEUE</dfn> = <var>1</var>,</td></tr>
<tr><th id="1335">1335</th><td><i>/* LL2 queue for unaligned packets sent aligned by the driver */</i></td></tr>
<tr><th id="1336">1336</th><td>	<dfn class="enum" id="IWARP_LL2_ALIGNED_TX_QUEUE" title='IWARP_LL2_ALIGNED_TX_QUEUE' data-ref="IWARP_LL2_ALIGNED_TX_QUEUE">IWARP_LL2_ALIGNED_TX_QUEUE</dfn>,</td></tr>
<tr><th id="1337">1337</th><td><i>/* LL2 queue for unaligned packets sent aligned and was right-trimmed by the</i></td></tr>
<tr><th id="1338">1338</th><td><i> * driver</i></td></tr>
<tr><th id="1339">1339</th><td><i> */</i></td></tr>
<tr><th id="1340">1340</th><td>	<dfn class="enum" id="IWARP_LL2_ALIGNED_RIGHT_TRIMMED_TX_QUEUE" title='IWARP_LL2_ALIGNED_RIGHT_TRIMMED_TX_QUEUE' data-ref="IWARP_LL2_ALIGNED_RIGHT_TRIMMED_TX_QUEUE">IWARP_LL2_ALIGNED_RIGHT_TRIMMED_TX_QUEUE</dfn>,</td></tr>
<tr><th id="1341">1341</th><td>	<dfn class="enum" id="IWARP_LL2_ERROR" title='IWARP_LL2_ERROR' data-ref="IWARP_LL2_ERROR">IWARP_LL2_ERROR</dfn> <i>/* Error indication */</i>,</td></tr>
<tr><th id="1342">1342</th><td>	<dfn class="enum" id="MAX_IWARP_LL2_TX_QUEUES" title='MAX_IWARP_LL2_TX_QUEUES' data-ref="MAX_IWARP_LL2_TX_QUEUES">MAX_IWARP_LL2_TX_QUEUES</dfn></td></tr>
<tr><th id="1343">1343</th><td>};</td></tr>
<tr><th id="1344">1344</th><td></td></tr>
<tr><th id="1345">1345</th><td></td></tr>
<tr><th id="1346">1346</th><td><i>/*</i></td></tr>
<tr><th id="1347">1347</th><td><i> * Malicious VF error ID</i></td></tr>
<tr><th id="1348">1348</th><td><i> */</i></td></tr>
<tr><th id="1349">1349</th><td><b>enum</b> <dfn class="type def" id="malicious_vf_error_id" title='malicious_vf_error_id' data-ref="malicious_vf_error_id">malicious_vf_error_id</dfn> {</td></tr>
<tr><th id="1350">1350</th><td>	<dfn class="enum" id="MALICIOUS_VF_NO_ERROR" title='MALICIOUS_VF_NO_ERROR' data-ref="MALICIOUS_VF_NO_ERROR">MALICIOUS_VF_NO_ERROR</dfn> <i>/* Zero placeholder value */</i>,</td></tr>
<tr><th id="1351">1351</th><td><i>/* Writing to VF/PF channel when it is not ready */</i></td></tr>
<tr><th id="1352">1352</th><td>	<dfn class="enum" id="VF_PF_CHANNEL_NOT_READY" title='VF_PF_CHANNEL_NOT_READY' data-ref="VF_PF_CHANNEL_NOT_READY">VF_PF_CHANNEL_NOT_READY</dfn>,</td></tr>
<tr><th id="1353">1353</th><td>	<dfn class="enum" id="VF_ZONE_MSG_NOT_VALID" title='VF_ZONE_MSG_NOT_VALID' data-ref="VF_ZONE_MSG_NOT_VALID">VF_ZONE_MSG_NOT_VALID</dfn> <i>/* VF channel message is not valid */</i>,</td></tr>
<tr><th id="1354">1354</th><td>	<dfn class="enum" id="VF_ZONE_FUNC_NOT_ENABLED" title='VF_ZONE_FUNC_NOT_ENABLED' data-ref="VF_ZONE_FUNC_NOT_ENABLED">VF_ZONE_FUNC_NOT_ENABLED</dfn> <i>/* Parent PF of VF channel is not active */</i>,</td></tr>
<tr><th id="1355">1355</th><td><i>/* TX packet is shorter then reported on BDs or from minimal size */</i></td></tr>
<tr><th id="1356">1356</th><td>	<dfn class="enum" id="ETH_PACKET_TOO_SMALL" title='ETH_PACKET_TOO_SMALL' data-ref="ETH_PACKET_TOO_SMALL">ETH_PACKET_TOO_SMALL</dfn>,</td></tr>
<tr><th id="1357">1357</th><td><i>/* Tx packet with marked as insert VLAN when its illegal */</i></td></tr>
<tr><th id="1358">1358</th><td>	<dfn class="enum" id="ETH_ILLEGAL_VLAN_MODE" title='ETH_ILLEGAL_VLAN_MODE' data-ref="ETH_ILLEGAL_VLAN_MODE">ETH_ILLEGAL_VLAN_MODE</dfn>,</td></tr>
<tr><th id="1359">1359</th><td>	<dfn class="enum" id="ETH_MTU_VIOLATION" title='ETH_MTU_VIOLATION' data-ref="ETH_MTU_VIOLATION">ETH_MTU_VIOLATION</dfn> <i>/* TX packet is greater then MTU */</i>,</td></tr>
<tr><th id="1360">1360</th><td><i>/* TX packet has illegal inband tags marked */</i></td></tr>
<tr><th id="1361">1361</th><td>	<dfn class="enum" id="ETH_ILLEGAL_INBAND_TAGS" title='ETH_ILLEGAL_INBAND_TAGS' data-ref="ETH_ILLEGAL_INBAND_TAGS">ETH_ILLEGAL_INBAND_TAGS</dfn>,</td></tr>
<tr><th id="1362">1362</th><td><i>/* Vlan cant be added to inband tag */</i></td></tr>
<tr><th id="1363">1363</th><td>	<dfn class="enum" id="ETH_VLAN_INSERT_AND_INBAND_VLAN" title='ETH_VLAN_INSERT_AND_INBAND_VLAN' data-ref="ETH_VLAN_INSERT_AND_INBAND_VLAN">ETH_VLAN_INSERT_AND_INBAND_VLAN</dfn>,</td></tr>
<tr><th id="1364">1364</th><td><i>/* indicated number of BDs for the packet is illegal */</i></td></tr>
<tr><th id="1365">1365</th><td>	<dfn class="enum" id="ETH_ILLEGAL_NBDS" title='ETH_ILLEGAL_NBDS' data-ref="ETH_ILLEGAL_NBDS">ETH_ILLEGAL_NBDS</dfn>,</td></tr>
<tr><th id="1366">1366</th><td>	<dfn class="enum" id="ETH_FIRST_BD_WO_SOP" title='ETH_FIRST_BD_WO_SOP' data-ref="ETH_FIRST_BD_WO_SOP">ETH_FIRST_BD_WO_SOP</dfn> <i>/* 1st BD must have start_bd flag set */</i>,</td></tr>
<tr><th id="1367">1367</th><td><i>/* There are not enough BDs for transmission of even one packet */</i></td></tr>
<tr><th id="1368">1368</th><td>	<dfn class="enum" id="ETH_INSUFFICIENT_BDS" title='ETH_INSUFFICIENT_BDS' data-ref="ETH_INSUFFICIENT_BDS">ETH_INSUFFICIENT_BDS</dfn>,</td></tr>
<tr><th id="1369">1369</th><td>	<dfn class="enum" id="ETH_ILLEGAL_LSO_HDR_NBDS" title='ETH_ILLEGAL_LSO_HDR_NBDS' data-ref="ETH_ILLEGAL_LSO_HDR_NBDS">ETH_ILLEGAL_LSO_HDR_NBDS</dfn> <i>/* Header NBDs value is illegal */</i>,</td></tr>
<tr><th id="1370">1370</th><td>	<dfn class="enum" id="ETH_ILLEGAL_LSO_MSS" title='ETH_ILLEGAL_LSO_MSS' data-ref="ETH_ILLEGAL_LSO_MSS">ETH_ILLEGAL_LSO_MSS</dfn> <i>/* LSO MSS value is more than allowed */</i>,</td></tr>
<tr><th id="1371">1371</th><td><i>/* empty BD (which not contains control flags) is illegal  */</i></td></tr>
<tr><th id="1372">1372</th><td>	<dfn class="enum" id="ETH_ZERO_SIZE_BD" title='ETH_ZERO_SIZE_BD' data-ref="ETH_ZERO_SIZE_BD">ETH_ZERO_SIZE_BD</dfn>,</td></tr>
<tr><th id="1373">1373</th><td>	<dfn class="enum" id="ETH_ILLEGAL_LSO_HDR_LEN" title='ETH_ILLEGAL_LSO_HDR_LEN' data-ref="ETH_ILLEGAL_LSO_HDR_LEN">ETH_ILLEGAL_LSO_HDR_LEN</dfn> <i>/* LSO header size is above the limit  */</i>,</td></tr>
<tr><th id="1374">1374</th><td><i>/* In LSO its expected that on the local BD ring there will be at least MSS</i></td></tr>
<tr><th id="1375">1375</th><td><i> * bytes of data</i></td></tr>
<tr><th id="1376">1376</th><td><i> */</i></td></tr>
<tr><th id="1377">1377</th><td>	<dfn class="enum" id="ETH_INSUFFICIENT_PAYLOAD" title='ETH_INSUFFICIENT_PAYLOAD' data-ref="ETH_INSUFFICIENT_PAYLOAD">ETH_INSUFFICIENT_PAYLOAD</dfn>,</td></tr>
<tr><th id="1378">1378</th><td>	<dfn class="enum" id="ETH_EDPM_OUT_OF_SYNC" title='ETH_EDPM_OUT_OF_SYNC' data-ref="ETH_EDPM_OUT_OF_SYNC">ETH_EDPM_OUT_OF_SYNC</dfn> <i>/* Valid BDs on local ring after EDPM L2 sync */</i>,</td></tr>
<tr><th id="1379">1379</th><td><i>/* Tunneled packet with IPv6+Ext without a proper number of BDs */</i></td></tr>
<tr><th id="1380">1380</th><td>	<dfn class="enum" id="ETH_TUNN_IPV6_EXT_NBD_ERR" title='ETH_TUNN_IPV6_EXT_NBD_ERR' data-ref="ETH_TUNN_IPV6_EXT_NBD_ERR">ETH_TUNN_IPV6_EXT_NBD_ERR</dfn>,</td></tr>
<tr><th id="1381">1381</th><td>	<dfn class="enum" id="ETH_CONTROL_PACKET_VIOLATION" title='ETH_CONTROL_PACKET_VIOLATION' data-ref="ETH_CONTROL_PACKET_VIOLATION">ETH_CONTROL_PACKET_VIOLATION</dfn> <i>/* VF sent control frame such as PFC */</i>,</td></tr>
<tr><th id="1382">1382</th><td>	<dfn class="enum" id="ETH_ANTI_SPOOFING_ERR" title='ETH_ANTI_SPOOFING_ERR' data-ref="ETH_ANTI_SPOOFING_ERR">ETH_ANTI_SPOOFING_ERR</dfn> <i>/* Anti-Spoofing verification failure */</i>,</td></tr>
<tr><th id="1383">1383</th><td>	<dfn class="enum" id="MAX_MALICIOUS_VF_ERROR_ID" title='MAX_MALICIOUS_VF_ERROR_ID' data-ref="MAX_MALICIOUS_VF_ERROR_ID">MAX_MALICIOUS_VF_ERROR_ID</dfn></td></tr>
<tr><th id="1384">1384</th><td>};</td></tr>
<tr><th id="1385">1385</th><td></td></tr>
<tr><th id="1386">1386</th><td></td></tr>
<tr><th id="1387">1387</th><td></td></tr>
<tr><th id="1388">1388</th><td><i>/*</i></td></tr>
<tr><th id="1389">1389</th><td><i> * Mstorm non-triggering VF zone</i></td></tr>
<tr><th id="1390">1390</th><td><i> */</i></td></tr>
<tr><th id="1391">1391</th><td><b>struct</b> <dfn class="type def" id="mstorm_non_trigger_vf_zone" title='mstorm_non_trigger_vf_zone' data-ref="mstorm_non_trigger_vf_zone">mstorm_non_trigger_vf_zone</dfn> {</td></tr>
<tr><th id="1392">1392</th><td><i>/* VF statistic bucket */</i></td></tr>
<tr><th id="1393">1393</th><td>	<b>struct</b> <a class="type" href="#eth_mstorm_per_queue_stat" title='eth_mstorm_per_queue_stat' data-ref="eth_mstorm_per_queue_stat">eth_mstorm_per_queue_stat</a> <dfn class="decl field" id="mstorm_non_trigger_vf_zone::eth_queue_stat" title='mstorm_non_trigger_vf_zone::eth_queue_stat' data-ref="mstorm_non_trigger_vf_zone::eth_queue_stat">eth_queue_stat</dfn>;</td></tr>
<tr><th id="1394">1394</th><td><i>/* VF RX queues producers */</i></td></tr>
<tr><th id="1395">1395</th><td>	<b>struct</b> <a class="type" href="common_hsi.h.html#eth_rx_prod_data" title='eth_rx_prod_data' data-ref="eth_rx_prod_data">eth_rx_prod_data</a></td></tr>
<tr><th id="1396">1396</th><td>		<dfn class="decl field" id="mstorm_non_trigger_vf_zone::eth_rx_queue_producers" title='mstorm_non_trigger_vf_zone::eth_rx_queue_producers' data-ref="mstorm_non_trigger_vf_zone::eth_rx_queue_producers">eth_rx_queue_producers</dfn>[<a class="macro" href="common_hsi.h.html#62" title="112" data-ref="_M/ETH_MAX_NUM_RX_QUEUES_PER_VF_QUAD">ETH_MAX_NUM_RX_QUEUES_PER_VF_QUAD</a>];</td></tr>
<tr><th id="1397">1397</th><td>};</td></tr>
<tr><th id="1398">1398</th><td></td></tr>
<tr><th id="1399">1399</th><td></td></tr>
<tr><th id="1400">1400</th><td><i>/*</i></td></tr>
<tr><th id="1401">1401</th><td><i> * Mstorm VF zone</i></td></tr>
<tr><th id="1402">1402</th><td><i> */</i></td></tr>
<tr><th id="1403">1403</th><td><b>struct</b> <dfn class="type def" id="mstorm_vf_zone" title='mstorm_vf_zone' data-ref="mstorm_vf_zone">mstorm_vf_zone</dfn> {</td></tr>
<tr><th id="1404">1404</th><td><i>/* non-interrupt-triggering zone */</i></td></tr>
<tr><th id="1405">1405</th><td>	<b>struct</b> <a class="type" href="#mstorm_non_trigger_vf_zone" title='mstorm_non_trigger_vf_zone' data-ref="mstorm_non_trigger_vf_zone">mstorm_non_trigger_vf_zone</a> <dfn class="decl field" id="mstorm_vf_zone::non_trigger" title='mstorm_vf_zone::non_trigger' data-ref="mstorm_vf_zone::non_trigger">non_trigger</dfn>;</td></tr>
<tr><th id="1406">1406</th><td>};</td></tr>
<tr><th id="1407">1407</th><td></td></tr>
<tr><th id="1408">1408</th><td></td></tr>
<tr><th id="1409">1409</th><td><i>/*</i></td></tr>
<tr><th id="1410">1410</th><td><i> * vlan header including TPID and TCI fields</i></td></tr>
<tr><th id="1411">1411</th><td><i> */</i></td></tr>
<tr><th id="1412">1412</th><td><b>struct</b> <dfn class="type def" id="vlan_header" title='vlan_header' data-ref="vlan_header">vlan_header</dfn> {</td></tr>
<tr><th id="1413">1413</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="vlan_header::tpid" title='vlan_header::tpid' data-ref="vlan_header::tpid">tpid</dfn> <i>/* Tag Protocol Identifier */</i>;</td></tr>
<tr><th id="1414">1414</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="vlan_header::tci" title='vlan_header::tci' data-ref="vlan_header::tci">tci</dfn> <i>/* Tag Control Information */</i>;</td></tr>
<tr><th id="1415">1415</th><td>};</td></tr>
<tr><th id="1416">1416</th><td></td></tr>
<tr><th id="1417">1417</th><td><i>/*</i></td></tr>
<tr><th id="1418">1418</th><td><i> * outer tag configurations</i></td></tr>
<tr><th id="1419">1419</th><td><i> */</i></td></tr>
<tr><th id="1420">1420</th><td><b>struct</b> <dfn class="type def" id="outer_tag_config_struct" title='outer_tag_config_struct' data-ref="outer_tag_config_struct">outer_tag_config_struct</dfn> {</td></tr>
<tr><th id="1421">1421</th><td><i>/* Enables updating S-tag priority from inner tag or DCB. Should be 1 for Bette</i></td></tr>
<tr><th id="1422">1422</th><td><i> * Davis, UFP with Host Control mode, and UFP with DCB over base interface.</i></td></tr>
<tr><th id="1423">1423</th><td><i> * else - 0.</i></td></tr>
<tr><th id="1424">1424</th><td><i> */</i></td></tr>
<tr><th id="1425">1425</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="outer_tag_config_struct::enable_stag_pri_change" title='outer_tag_config_struct::enable_stag_pri_change' data-ref="outer_tag_config_struct::enable_stag_pri_change">enable_stag_pri_change</dfn>;</td></tr>
<tr><th id="1426">1426</th><td><i>/* If inner_to_outer_pri_map is initialize then set pri_map_valid */</i></td></tr>
<tr><th id="1427">1427</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="outer_tag_config_struct::pri_map_valid" title='outer_tag_config_struct::pri_map_valid' data-ref="outer_tag_config_struct::pri_map_valid">pri_map_valid</dfn>;</td></tr>
<tr><th id="1428">1428</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="outer_tag_config_struct::reserved" title='outer_tag_config_struct::reserved' data-ref="outer_tag_config_struct::reserved">reserved</dfn>[<var>2</var>];</td></tr>
<tr><th id="1429">1429</th><td><i>/* In case mf_mode is MF_OVLAN, this field specifies the outer tag protocol</i></td></tr>
<tr><th id="1430">1430</th><td><i> * identifier and outer tag control information</i></td></tr>
<tr><th id="1431">1431</th><td><i> */</i></td></tr>
<tr><th id="1432">1432</th><td>	<b>struct</b> <a class="type" href="#vlan_header" title='vlan_header' data-ref="vlan_header">vlan_header</a> <dfn class="decl field" id="outer_tag_config_struct::outer_tag" title='outer_tag_config_struct::outer_tag' data-ref="outer_tag_config_struct::outer_tag">outer_tag</dfn>;</td></tr>
<tr><th id="1433">1433</th><td><i>/* Map from inner to outer priority. Set pri_map_valid when init map */</i></td></tr>
<tr><th id="1434">1434</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="outer_tag_config_struct::inner_to_outer_pri_map" title='outer_tag_config_struct::inner_to_outer_pri_map' data-ref="outer_tag_config_struct::inner_to_outer_pri_map">inner_to_outer_pri_map</dfn>[<var>8</var>];</td></tr>
<tr><th id="1435">1435</th><td>};</td></tr>
<tr><th id="1436">1436</th><td></td></tr>
<tr><th id="1437">1437</th><td></td></tr>
<tr><th id="1438">1438</th><td><i>/*</i></td></tr>
<tr><th id="1439">1439</th><td><i> * personality per PF</i></td></tr>
<tr><th id="1440">1440</th><td><i> */</i></td></tr>
<tr><th id="1441">1441</th><td><b>enum</b> <dfn class="type def" id="personality_type" title='personality_type' data-ref="personality_type">personality_type</dfn> {</td></tr>
<tr><th id="1442">1442</th><td>	<dfn class="enum" id="BAD_PERSONALITY_TYP" title='BAD_PERSONALITY_TYP' data-ref="BAD_PERSONALITY_TYP">BAD_PERSONALITY_TYP</dfn>,</td></tr>
<tr><th id="1443">1443</th><td>	<dfn class="enum" id="PERSONALITY_ISCSI" title='PERSONALITY_ISCSI' data-ref="PERSONALITY_ISCSI">PERSONALITY_ISCSI</dfn> <i>/* iSCSI and LL2 */</i>,</td></tr>
<tr><th id="1444">1444</th><td>	<dfn class="enum" id="PERSONALITY_FCOE" title='PERSONALITY_FCOE' data-ref="PERSONALITY_FCOE">PERSONALITY_FCOE</dfn> <i>/* Fcoe and LL2 */</i>,</td></tr>
<tr><th id="1445">1445</th><td>	<dfn class="enum" id="PERSONALITY_RDMA_AND_ETH" title='PERSONALITY_RDMA_AND_ETH' data-ref="PERSONALITY_RDMA_AND_ETH">PERSONALITY_RDMA_AND_ETH</dfn> <i>/* Roce or Iwarp, Eth and LL2 */</i>,</td></tr>
<tr><th id="1446">1446</th><td>	<dfn class="enum" id="PERSONALITY_RDMA" title='PERSONALITY_RDMA' data-ref="PERSONALITY_RDMA">PERSONALITY_RDMA</dfn> <i>/* Roce and LL2 */</i>,</td></tr>
<tr><th id="1447">1447</th><td>	<dfn class="enum" id="PERSONALITY_CORE" title='PERSONALITY_CORE' data-ref="PERSONALITY_CORE">PERSONALITY_CORE</dfn> <i>/* CORE(LL2) */</i>,</td></tr>
<tr><th id="1448">1448</th><td>	<dfn class="enum" id="PERSONALITY_ETH" title='PERSONALITY_ETH' data-ref="PERSONALITY_ETH">PERSONALITY_ETH</dfn> <i>/* Ethernet */</i>,</td></tr>
<tr><th id="1449">1449</th><td>	<dfn class="enum" id="PERSONALITY_TOE" title='PERSONALITY_TOE' data-ref="PERSONALITY_TOE">PERSONALITY_TOE</dfn> <i>/* Toe and LL2 */</i>,</td></tr>
<tr><th id="1450">1450</th><td>	<dfn class="enum" id="MAX_PERSONALITY_TYPE" title='MAX_PERSONALITY_TYPE' data-ref="MAX_PERSONALITY_TYPE">MAX_PERSONALITY_TYPE</dfn></td></tr>
<tr><th id="1451">1451</th><td>};</td></tr>
<tr><th id="1452">1452</th><td></td></tr>
<tr><th id="1453">1453</th><td></td></tr>
<tr><th id="1454">1454</th><td><i>/*</i></td></tr>
<tr><th id="1455">1455</th><td><i> * tunnel configuration</i></td></tr>
<tr><th id="1456">1456</th><td><i> */</i></td></tr>
<tr><th id="1457">1457</th><td><b>struct</b> <dfn class="type def" id="pf_start_tunnel_config" title='pf_start_tunnel_config' data-ref="pf_start_tunnel_config">pf_start_tunnel_config</dfn> {</td></tr>
<tr><th id="1458">1458</th><td><i>/* Set VXLAN tunnel UDP destination port to vxlan_udp_port. If not set -</i></td></tr>
<tr><th id="1459">1459</th><td><i> * FW will use a default port</i></td></tr>
<tr><th id="1460">1460</th><td><i> */</i></td></tr>
<tr><th id="1461">1461</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="pf_start_tunnel_config::set_vxlan_udp_port_flg" title='pf_start_tunnel_config::set_vxlan_udp_port_flg' data-ref="pf_start_tunnel_config::set_vxlan_udp_port_flg">set_vxlan_udp_port_flg</dfn>;</td></tr>
<tr><th id="1462">1462</th><td><i>/* Set GENEVE tunnel UDP destination port to geneve_udp_port. If not set -</i></td></tr>
<tr><th id="1463">1463</th><td><i> * FW will use a default port</i></td></tr>
<tr><th id="1464">1464</th><td><i> */</i></td></tr>
<tr><th id="1465">1465</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="pf_start_tunnel_config::set_geneve_udp_port_flg" title='pf_start_tunnel_config::set_geneve_udp_port_flg' data-ref="pf_start_tunnel_config::set_geneve_udp_port_flg">set_geneve_udp_port_flg</dfn>;</td></tr>
<tr><th id="1466">1466</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="pf_start_tunnel_config::tunnel_clss_vxlan" title='pf_start_tunnel_config::tunnel_clss_vxlan' data-ref="pf_start_tunnel_config::tunnel_clss_vxlan">tunnel_clss_vxlan</dfn> <i>/* Rx classification scheme for VXLAN tunnel. */</i>;</td></tr>
<tr><th id="1467">1467</th><td><i>/* Rx classification scheme for l2 GENEVE tunnel. */</i></td></tr>
<tr><th id="1468">1468</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="pf_start_tunnel_config::tunnel_clss_l2geneve" title='pf_start_tunnel_config::tunnel_clss_l2geneve' data-ref="pf_start_tunnel_config::tunnel_clss_l2geneve">tunnel_clss_l2geneve</dfn>;</td></tr>
<tr><th id="1469">1469</th><td><i>/* Rx classification scheme for ip GENEVE tunnel. */</i></td></tr>
<tr><th id="1470">1470</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="pf_start_tunnel_config::tunnel_clss_ipgeneve" title='pf_start_tunnel_config::tunnel_clss_ipgeneve' data-ref="pf_start_tunnel_config::tunnel_clss_ipgeneve">tunnel_clss_ipgeneve</dfn>;</td></tr>
<tr><th id="1471">1471</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="pf_start_tunnel_config::tunnel_clss_l2gre" title='pf_start_tunnel_config::tunnel_clss_l2gre' data-ref="pf_start_tunnel_config::tunnel_clss_l2gre">tunnel_clss_l2gre</dfn> <i>/* Rx classification scheme for l2 GRE tunnel. */</i>;</td></tr>
<tr><th id="1472">1472</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="pf_start_tunnel_config::tunnel_clss_ipgre" title='pf_start_tunnel_config::tunnel_clss_ipgre' data-ref="pf_start_tunnel_config::tunnel_clss_ipgre">tunnel_clss_ipgre</dfn> <i>/* Rx classification scheme for ip GRE tunnel. */</i>;</td></tr>
<tr><th id="1473">1473</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="pf_start_tunnel_config::reserved" title='pf_start_tunnel_config::reserved' data-ref="pf_start_tunnel_config::reserved">reserved</dfn>;</td></tr>
<tr><th id="1474">1474</th><td><i>/* VXLAN tunnel UDP destination port. Valid if set_vxlan_udp_port_flg=1 */</i></td></tr>
<tr><th id="1475">1475</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="pf_start_tunnel_config::vxlan_udp_port" title='pf_start_tunnel_config::vxlan_udp_port' data-ref="pf_start_tunnel_config::vxlan_udp_port">vxlan_udp_port</dfn>;</td></tr>
<tr><th id="1476">1476</th><td><i>/* GENEVE tunnel UDP destination port. Valid if set_geneve_udp_port_flg=1 */</i></td></tr>
<tr><th id="1477">1477</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="pf_start_tunnel_config::geneve_udp_port" title='pf_start_tunnel_config::geneve_udp_port' data-ref="pf_start_tunnel_config::geneve_udp_port">geneve_udp_port</dfn>;</td></tr>
<tr><th id="1478">1478</th><td>};</td></tr>
<tr><th id="1479">1479</th><td></td></tr>
<tr><th id="1480">1480</th><td><i>/*</i></td></tr>
<tr><th id="1481">1481</th><td><i> * Ramrod data for PF start ramrod</i></td></tr>
<tr><th id="1482">1482</th><td><i> */</i></td></tr>
<tr><th id="1483">1483</th><td><b>struct</b> <dfn class="type def" id="pf_start_ramrod_data" title='pf_start_ramrod_data' data-ref="pf_start_ramrod_data">pf_start_ramrod_data</dfn> {</td></tr>
<tr><th id="1484">1484</th><td>	<b>struct</b> <a class="type" href="common_hsi.h.html#regpair" title='regpair' data-ref="regpair">regpair</a> <dfn class="decl field" id="pf_start_ramrod_data::event_ring_pbl_addr" title='pf_start_ramrod_data::event_ring_pbl_addr' data-ref="pf_start_ramrod_data::event_ring_pbl_addr">event_ring_pbl_addr</dfn> <i>/* Address of event ring PBL */</i>;</td></tr>
<tr><th id="1485">1485</th><td><i>/* PBL address of consolidation queue */</i></td></tr>
<tr><th id="1486">1486</th><td>	<b>struct</b> <a class="type" href="common_hsi.h.html#regpair" title='regpair' data-ref="regpair">regpair</a> <dfn class="decl field" id="pf_start_ramrod_data::consolid_q_pbl_addr" title='pf_start_ramrod_data::consolid_q_pbl_addr' data-ref="pf_start_ramrod_data::consolid_q_pbl_addr">consolid_q_pbl_addr</dfn>;</td></tr>
<tr><th id="1487">1487</th><td><i>/* tunnel configuration. */</i></td></tr>
<tr><th id="1488">1488</th><td>	<b>struct</b> <a class="type" href="#pf_start_tunnel_config" title='pf_start_tunnel_config' data-ref="pf_start_tunnel_config">pf_start_tunnel_config</a> <dfn class="decl field" id="pf_start_ramrod_data::tunnel_config" title='pf_start_ramrod_data::tunnel_config' data-ref="pf_start_ramrod_data::tunnel_config">tunnel_config</dfn>;</td></tr>
<tr><th id="1489">1489</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="pf_start_ramrod_data::event_ring_sb_id" title='pf_start_ramrod_data::event_ring_sb_id' data-ref="pf_start_ramrod_data::event_ring_sb_id">event_ring_sb_id</dfn> <i>/* Status block ID */</i>;</td></tr>
<tr><th id="1490">1490</th><td><i>/* All VfIds owned by Pf will be from baseVfId till baseVfId+numVfs */</i></td></tr>
<tr><th id="1491">1491</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="pf_start_ramrod_data::base_vf_id" title='pf_start_ramrod_data::base_vf_id' data-ref="pf_start_ramrod_data::base_vf_id">base_vf_id</dfn>;</td></tr>
<tr><th id="1492">1492</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="pf_start_ramrod_data::num_vfs" title='pf_start_ramrod_data::num_vfs' data-ref="pf_start_ramrod_data::num_vfs">num_vfs</dfn> <i>/* Amount of vfs owned by PF */</i>;</td></tr>
<tr><th id="1493">1493</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="pf_start_ramrod_data::event_ring_num_pages" title='pf_start_ramrod_data::event_ring_num_pages' data-ref="pf_start_ramrod_data::event_ring_num_pages">event_ring_num_pages</dfn> <i>/* Number of PBL pages in event ring */</i>;</td></tr>
<tr><th id="1494">1494</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="pf_start_ramrod_data::event_ring_sb_index" title='pf_start_ramrod_data::event_ring_sb_index' data-ref="pf_start_ramrod_data::event_ring_sb_index">event_ring_sb_index</dfn> <i>/* Status block index */</i>;</td></tr>
<tr><th id="1495">1495</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="pf_start_ramrod_data::path_id" title='pf_start_ramrod_data::path_id' data-ref="pf_start_ramrod_data::path_id">path_id</dfn> <i>/* HW path ID (engine ID) */</i>;</td></tr>
<tr><th id="1496">1496</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="pf_start_ramrod_data::warning_as_error" title='pf_start_ramrod_data::warning_as_error' data-ref="pf_start_ramrod_data::warning_as_error">warning_as_error</dfn> <i>/* In FW asserts, treat warning as error */</i>;</td></tr>
<tr><th id="1497">1497</th><td><i>/* If not set - throw a warning for each ramrod (for debug) */</i></td></tr>
<tr><th id="1498">1498</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="pf_start_ramrod_data::dont_log_ramrods" title='pf_start_ramrod_data::dont_log_ramrods' data-ref="pf_start_ramrod_data::dont_log_ramrods">dont_log_ramrods</dfn>;</td></tr>
<tr><th id="1499">1499</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="pf_start_ramrod_data::personality" title='pf_start_ramrod_data::personality' data-ref="pf_start_ramrod_data::personality">personality</dfn> <i>/* define what type of personality is new PF */</i>;</td></tr>
<tr><th id="1500">1500</th><td><i>/* Log type mask. Each bit set enables a corresponding event type logging.</i></td></tr>
<tr><th id="1501">1501</th><td><i> * Event types are defined as ASSERT_LOG_TYPE_xxx</i></td></tr>
<tr><th id="1502">1502</th><td><i> */</i></td></tr>
<tr><th id="1503">1503</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="pf_start_ramrod_data::log_type_mask" title='pf_start_ramrod_data::log_type_mask' data-ref="pf_start_ramrod_data::log_type_mask">log_type_mask</dfn>;</td></tr>
<tr><th id="1504">1504</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="pf_start_ramrod_data::mf_mode" title='pf_start_ramrod_data::mf_mode' data-ref="pf_start_ramrod_data::mf_mode">mf_mode</dfn> <i>/* Multi function mode */</i>;</td></tr>
<tr><th id="1505">1505</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="pf_start_ramrod_data::integ_phase" title='pf_start_ramrod_data::integ_phase' data-ref="pf_start_ramrod_data::integ_phase">integ_phase</dfn> <i>/* Integration phase */</i>;</td></tr>
<tr><th id="1506">1506</th><td><i>/* If set, inter-pf tx switching is allowed in Switch Independent func mode */</i></td></tr>
<tr><th id="1507">1507</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="pf_start_ramrod_data::allow_npar_tx_switching" title='pf_start_ramrod_data::allow_npar_tx_switching' data-ref="pf_start_ramrod_data::allow_npar_tx_switching">allow_npar_tx_switching</dfn>;</td></tr>
<tr><th id="1508">1508</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="pf_start_ramrod_data::reserved0" title='pf_start_ramrod_data::reserved0' data-ref="pf_start_ramrod_data::reserved0">reserved0</dfn>;</td></tr>
<tr><th id="1509">1509</th><td><i>/* FP HSI version to be used by FW */</i></td></tr>
<tr><th id="1510">1510</th><td>	<b>struct</b> <a class="type" href="#hsi_fp_ver_struct" title='hsi_fp_ver_struct' data-ref="hsi_fp_ver_struct">hsi_fp_ver_struct</a> <dfn class="decl field" id="pf_start_ramrod_data::hsi_fp_ver" title='pf_start_ramrod_data::hsi_fp_ver' data-ref="pf_start_ramrod_data::hsi_fp_ver">hsi_fp_ver</dfn>;</td></tr>
<tr><th id="1511">1511</th><td><i>/* Outer tag configurations */</i></td></tr>
<tr><th id="1512">1512</th><td>	<b>struct</b> <a class="type" href="#outer_tag_config_struct" title='outer_tag_config_struct' data-ref="outer_tag_config_struct">outer_tag_config_struct</a> <dfn class="decl field" id="pf_start_ramrod_data::outer_tag_config" title='pf_start_ramrod_data::outer_tag_config' data-ref="pf_start_ramrod_data::outer_tag_config">outer_tag_config</dfn>;</td></tr>
<tr><th id="1513">1513</th><td>};</td></tr>
<tr><th id="1514">1514</th><td></td></tr>
<tr><th id="1515">1515</th><td></td></tr>
<tr><th id="1516">1516</th><td></td></tr>
<tr><th id="1517">1517</th><td><i>/*</i></td></tr>
<tr><th id="1518">1518</th><td><i> * Per protocol DCB data</i></td></tr>
<tr><th id="1519">1519</th><td><i> */</i></td></tr>
<tr><th id="1520">1520</th><td><b>struct</b> <dfn class="type def" id="protocol_dcb_data" title='protocol_dcb_data' data-ref="protocol_dcb_data">protocol_dcb_data</dfn> {</td></tr>
<tr><th id="1521">1521</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="protocol_dcb_data::dcb_enable_flag" title='protocol_dcb_data::dcb_enable_flag' data-ref="protocol_dcb_data::dcb_enable_flag">dcb_enable_flag</dfn> <i>/* Enable DCB */</i>;</td></tr>
<tr><th id="1522">1522</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="protocol_dcb_data::dscp_enable_flag" title='protocol_dcb_data::dscp_enable_flag' data-ref="protocol_dcb_data::dscp_enable_flag">dscp_enable_flag</dfn> <i>/* Enable updating DSCP value */</i>;</td></tr>
<tr><th id="1523">1523</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="protocol_dcb_data::dcb_priority" title='protocol_dcb_data::dcb_priority' data-ref="protocol_dcb_data::dcb_priority">dcb_priority</dfn> <i>/* DCB priority */</i>;</td></tr>
<tr><th id="1524">1524</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="protocol_dcb_data::dcb_tc" title='protocol_dcb_data::dcb_tc' data-ref="protocol_dcb_data::dcb_tc">dcb_tc</dfn> <i>/* DCB TC */</i>;</td></tr>
<tr><th id="1525">1525</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="protocol_dcb_data::dscp_val" title='protocol_dcb_data::dscp_val' data-ref="protocol_dcb_data::dscp_val">dscp_val</dfn> <i>/* DSCP value to write if dscp_enable_flag is set */</i>;</td></tr>
<tr><th id="1526">1526</th><td><i>/* When DCB is enabled - if this flag is set, dont add VLAN 0 tag to untagged</i></td></tr>
<tr><th id="1527">1527</th><td><i> * frames</i></td></tr>
<tr><th id="1528">1528</th><td><i> */</i></td></tr>
<tr><th id="1529">1529</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="protocol_dcb_data::dcb_dont_add_vlan0" title='protocol_dcb_data::dcb_dont_add_vlan0' data-ref="protocol_dcb_data::dcb_dont_add_vlan0">dcb_dont_add_vlan0</dfn>;</td></tr>
<tr><th id="1530">1530</th><td>};</td></tr>
<tr><th id="1531">1531</th><td></td></tr>
<tr><th id="1532">1532</th><td><i>/*</i></td></tr>
<tr><th id="1533">1533</th><td><i> * Update tunnel configuration</i></td></tr>
<tr><th id="1534">1534</th><td><i> */</i></td></tr>
<tr><th id="1535">1535</th><td><b>struct</b> <dfn class="type def" id="pf_update_tunnel_config" title='pf_update_tunnel_config' data-ref="pf_update_tunnel_config">pf_update_tunnel_config</dfn> {</td></tr>
<tr><th id="1536">1536</th><td><i>/* Update RX per PF tunnel classification scheme. */</i></td></tr>
<tr><th id="1537">1537</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="pf_update_tunnel_config::update_rx_pf_clss" title='pf_update_tunnel_config::update_rx_pf_clss' data-ref="pf_update_tunnel_config::update_rx_pf_clss">update_rx_pf_clss</dfn>;</td></tr>
<tr><th id="1538">1538</th><td><i>/* Update per PORT default tunnel RX classification scheme for traffic with</i></td></tr>
<tr><th id="1539">1539</th><td><i> * unknown unicast outer MAC in NPAR mode.</i></td></tr>
<tr><th id="1540">1540</th><td><i> */</i></td></tr>
<tr><th id="1541">1541</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="pf_update_tunnel_config::update_rx_def_ucast_clss" title='pf_update_tunnel_config::update_rx_def_ucast_clss' data-ref="pf_update_tunnel_config::update_rx_def_ucast_clss">update_rx_def_ucast_clss</dfn>;</td></tr>
<tr><th id="1542">1542</th><td><i>/* Update per PORT default tunnel RX classification scheme for traffic with non</i></td></tr>
<tr><th id="1543">1543</th><td><i> * unicast outer MAC in NPAR mode.</i></td></tr>
<tr><th id="1544">1544</th><td><i> */</i></td></tr>
<tr><th id="1545">1545</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="pf_update_tunnel_config::update_rx_def_non_ucast_clss" title='pf_update_tunnel_config::update_rx_def_non_ucast_clss' data-ref="pf_update_tunnel_config::update_rx_def_non_ucast_clss">update_rx_def_non_ucast_clss</dfn>;</td></tr>
<tr><th id="1546">1546</th><td><i>/* Update VXLAN tunnel UDP destination port. */</i></td></tr>
<tr><th id="1547">1547</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="pf_update_tunnel_config::set_vxlan_udp_port_flg" title='pf_update_tunnel_config::set_vxlan_udp_port_flg' data-ref="pf_update_tunnel_config::set_vxlan_udp_port_flg">set_vxlan_udp_port_flg</dfn>;</td></tr>
<tr><th id="1548">1548</th><td><i>/* Update GENEVE tunnel UDP destination port. */</i></td></tr>
<tr><th id="1549">1549</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="pf_update_tunnel_config::set_geneve_udp_port_flg" title='pf_update_tunnel_config::set_geneve_udp_port_flg' data-ref="pf_update_tunnel_config::set_geneve_udp_port_flg">set_geneve_udp_port_flg</dfn>;</td></tr>
<tr><th id="1550">1550</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="pf_update_tunnel_config::tunnel_clss_vxlan" title='pf_update_tunnel_config::tunnel_clss_vxlan' data-ref="pf_update_tunnel_config::tunnel_clss_vxlan">tunnel_clss_vxlan</dfn> <i>/* Classification scheme for VXLAN tunnel. */</i>;</td></tr>
<tr><th id="1551">1551</th><td><i>/* Classification scheme for l2 GENEVE tunnel. */</i></td></tr>
<tr><th id="1552">1552</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="pf_update_tunnel_config::tunnel_clss_l2geneve" title='pf_update_tunnel_config::tunnel_clss_l2geneve' data-ref="pf_update_tunnel_config::tunnel_clss_l2geneve">tunnel_clss_l2geneve</dfn>;</td></tr>
<tr><th id="1553">1553</th><td><i>/* Classification scheme for ip GENEVE tunnel. */</i></td></tr>
<tr><th id="1554">1554</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="pf_update_tunnel_config::tunnel_clss_ipgeneve" title='pf_update_tunnel_config::tunnel_clss_ipgeneve' data-ref="pf_update_tunnel_config::tunnel_clss_ipgeneve">tunnel_clss_ipgeneve</dfn>;</td></tr>
<tr><th id="1555">1555</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="pf_update_tunnel_config::tunnel_clss_l2gre" title='pf_update_tunnel_config::tunnel_clss_l2gre' data-ref="pf_update_tunnel_config::tunnel_clss_l2gre">tunnel_clss_l2gre</dfn> <i>/* Classification scheme for l2 GRE tunnel. */</i>;</td></tr>
<tr><th id="1556">1556</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="pf_update_tunnel_config::tunnel_clss_ipgre" title='pf_update_tunnel_config::tunnel_clss_ipgre' data-ref="pf_update_tunnel_config::tunnel_clss_ipgre">tunnel_clss_ipgre</dfn> <i>/* Classification scheme for ip GRE tunnel. */</i>;</td></tr>
<tr><th id="1557">1557</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="pf_update_tunnel_config::vxlan_udp_port" title='pf_update_tunnel_config::vxlan_udp_port' data-ref="pf_update_tunnel_config::vxlan_udp_port">vxlan_udp_port</dfn> <i>/* VXLAN tunnel UDP destination port. */</i>;</td></tr>
<tr><th id="1558">1558</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="pf_update_tunnel_config::geneve_udp_port" title='pf_update_tunnel_config::geneve_udp_port' data-ref="pf_update_tunnel_config::geneve_udp_port">geneve_udp_port</dfn> <i>/* GENEVE tunnel UDP destination port. */</i>;</td></tr>
<tr><th id="1559">1559</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="pf_update_tunnel_config::reserved" title='pf_update_tunnel_config::reserved' data-ref="pf_update_tunnel_config::reserved">reserved</dfn>;</td></tr>
<tr><th id="1560">1560</th><td>};</td></tr>
<tr><th id="1561">1561</th><td></td></tr>
<tr><th id="1562">1562</th><td><i>/*</i></td></tr>
<tr><th id="1563">1563</th><td><i> * Data for port update ramrod</i></td></tr>
<tr><th id="1564">1564</th><td><i> */</i></td></tr>
<tr><th id="1565">1565</th><td><b>struct</b> <dfn class="type def" id="pf_update_ramrod_data" title='pf_update_ramrod_data' data-ref="pf_update_ramrod_data">pf_update_ramrod_data</dfn> {</td></tr>
<tr><th id="1566">1566</th><td><i>/* Update Eth DCB  data indication (use enum dcb_dscp_update_mode) */</i></td></tr>
<tr><th id="1567">1567</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="pf_update_ramrod_data::update_eth_dcb_data_mode" title='pf_update_ramrod_data::update_eth_dcb_data_mode' data-ref="pf_update_ramrod_data::update_eth_dcb_data_mode">update_eth_dcb_data_mode</dfn>;</td></tr>
<tr><th id="1568">1568</th><td><i>/* Update FCOE DCB  data indication (use enum dcb_dscp_update_mode) */</i></td></tr>
<tr><th id="1569">1569</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="pf_update_ramrod_data::update_fcoe_dcb_data_mode" title='pf_update_ramrod_data::update_fcoe_dcb_data_mode' data-ref="pf_update_ramrod_data::update_fcoe_dcb_data_mode">update_fcoe_dcb_data_mode</dfn>;</td></tr>
<tr><th id="1570">1570</th><td><i>/* Update iSCSI DCB  data indication (use enum dcb_dscp_update_mode) */</i></td></tr>
<tr><th id="1571">1571</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="pf_update_ramrod_data::update_iscsi_dcb_data_mode" title='pf_update_ramrod_data::update_iscsi_dcb_data_mode' data-ref="pf_update_ramrod_data::update_iscsi_dcb_data_mode">update_iscsi_dcb_data_mode</dfn>;</td></tr>
<tr><th id="1572">1572</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="pf_update_ramrod_data::update_roce_dcb_data_mode" title='pf_update_ramrod_data::update_roce_dcb_data_mode' data-ref="pf_update_ramrod_data::update_roce_dcb_data_mode">update_roce_dcb_data_mode</dfn> <i>/* Update ROCE DCB  data indication */</i>;</td></tr>
<tr><th id="1573">1573</th><td><i>/* Update RROCE (RoceV2) DCB  data indication */</i></td></tr>
<tr><th id="1574">1574</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="pf_update_ramrod_data::update_rroce_dcb_data_mode" title='pf_update_ramrod_data::update_rroce_dcb_data_mode' data-ref="pf_update_ramrod_data::update_rroce_dcb_data_mode">update_rroce_dcb_data_mode</dfn>;</td></tr>
<tr><th id="1575">1575</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="pf_update_ramrod_data::update_iwarp_dcb_data_mode" title='pf_update_ramrod_data::update_iwarp_dcb_data_mode' data-ref="pf_update_ramrod_data::update_iwarp_dcb_data_mode">update_iwarp_dcb_data_mode</dfn> <i>/* Update IWARP DCB  data indication */</i>;</td></tr>
<tr><th id="1576">1576</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="pf_update_ramrod_data::update_mf_vlan_flag" title='pf_update_ramrod_data::update_mf_vlan_flag' data-ref="pf_update_ramrod_data::update_mf_vlan_flag">update_mf_vlan_flag</dfn> <i>/* Update MF outer vlan Id */</i>;</td></tr>
<tr><th id="1577">1577</th><td><i>/* Update Enable STAG Priority Change indication */</i></td></tr>
<tr><th id="1578">1578</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="pf_update_ramrod_data::update_enable_stag_pri_change" title='pf_update_ramrod_data::update_enable_stag_pri_change' data-ref="pf_update_ramrod_data::update_enable_stag_pri_change">update_enable_stag_pri_change</dfn>;</td></tr>
<tr><th id="1579">1579</th><td>	<b>struct</b> <a class="type" href="#protocol_dcb_data" title='protocol_dcb_data' data-ref="protocol_dcb_data">protocol_dcb_data</a> <dfn class="decl field" id="pf_update_ramrod_data::eth_dcb_data" title='pf_update_ramrod_data::eth_dcb_data' data-ref="pf_update_ramrod_data::eth_dcb_data">eth_dcb_data</dfn> <i>/* core eth related fields */</i>;</td></tr>
<tr><th id="1580">1580</th><td>	<b>struct</b> <a class="type" href="#protocol_dcb_data" title='protocol_dcb_data' data-ref="protocol_dcb_data">protocol_dcb_data</a> <dfn class="decl field" id="pf_update_ramrod_data::fcoe_dcb_data" title='pf_update_ramrod_data::fcoe_dcb_data' data-ref="pf_update_ramrod_data::fcoe_dcb_data">fcoe_dcb_data</dfn> <i>/* core fcoe related fields */</i>;</td></tr>
<tr><th id="1581">1581</th><td><i>/* core iscsi related fields */</i></td></tr>
<tr><th id="1582">1582</th><td>	<b>struct</b> <a class="type" href="#protocol_dcb_data" title='protocol_dcb_data' data-ref="protocol_dcb_data">protocol_dcb_data</a> <dfn class="decl field" id="pf_update_ramrod_data::iscsi_dcb_data" title='pf_update_ramrod_data::iscsi_dcb_data' data-ref="pf_update_ramrod_data::iscsi_dcb_data">iscsi_dcb_data</dfn>;</td></tr>
<tr><th id="1583">1583</th><td>	<b>struct</b> <a class="type" href="#protocol_dcb_data" title='protocol_dcb_data' data-ref="protocol_dcb_data">protocol_dcb_data</a> <dfn class="decl field" id="pf_update_ramrod_data::roce_dcb_data" title='pf_update_ramrod_data::roce_dcb_data' data-ref="pf_update_ramrod_data::roce_dcb_data">roce_dcb_data</dfn> <i>/* core roce related fields */</i>;</td></tr>
<tr><th id="1584">1584</th><td><i>/* core roce related fields */</i></td></tr>
<tr><th id="1585">1585</th><td>	<b>struct</b> <a class="type" href="#protocol_dcb_data" title='protocol_dcb_data' data-ref="protocol_dcb_data">protocol_dcb_data</a> <dfn class="decl field" id="pf_update_ramrod_data::rroce_dcb_data" title='pf_update_ramrod_data::rroce_dcb_data' data-ref="pf_update_ramrod_data::rroce_dcb_data">rroce_dcb_data</dfn>;</td></tr>
<tr><th id="1586">1586</th><td><i>/* core iwarp related fields */</i></td></tr>
<tr><th id="1587">1587</th><td>	<b>struct</b> <a class="type" href="#protocol_dcb_data" title='protocol_dcb_data' data-ref="protocol_dcb_data">protocol_dcb_data</a> <dfn class="decl field" id="pf_update_ramrod_data::iwarp_dcb_data" title='pf_update_ramrod_data::iwarp_dcb_data' data-ref="pf_update_ramrod_data::iwarp_dcb_data">iwarp_dcb_data</dfn>;</td></tr>
<tr><th id="1588">1588</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="pf_update_ramrod_data::mf_vlan" title='pf_update_ramrod_data::mf_vlan' data-ref="pf_update_ramrod_data::mf_vlan">mf_vlan</dfn> <i>/* new outer vlan id value */</i>;</td></tr>
<tr><th id="1589">1589</th><td><i>/* enables updating S-tag priority from inner tag or DCB. Should be 1 for Bette</i></td></tr>
<tr><th id="1590">1590</th><td><i> * Davis, UFP with Host Control mode, and UFP with DCB over base interface.</i></td></tr>
<tr><th id="1591">1591</th><td><i> * else - 0</i></td></tr>
<tr><th id="1592">1592</th><td><i> */</i></td></tr>
<tr><th id="1593">1593</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="pf_update_ramrod_data::enable_stag_pri_change" title='pf_update_ramrod_data::enable_stag_pri_change' data-ref="pf_update_ramrod_data::enable_stag_pri_change">enable_stag_pri_change</dfn>;</td></tr>
<tr><th id="1594">1594</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="pf_update_ramrod_data::reserved" title='pf_update_ramrod_data::reserved' data-ref="pf_update_ramrod_data::reserved">reserved</dfn>;</td></tr>
<tr><th id="1595">1595</th><td><i>/* tunnel configuration. */</i></td></tr>
<tr><th id="1596">1596</th><td>	<b>struct</b> <a class="type" href="#pf_update_tunnel_config" title='pf_update_tunnel_config' data-ref="pf_update_tunnel_config">pf_update_tunnel_config</a> <dfn class="decl field" id="pf_update_ramrod_data::tunnel_config" title='pf_update_ramrod_data::tunnel_config' data-ref="pf_update_ramrod_data::tunnel_config">tunnel_config</dfn>;</td></tr>
<tr><th id="1597">1597</th><td>};</td></tr>
<tr><th id="1598">1598</th><td></td></tr>
<tr><th id="1599">1599</th><td></td></tr>
<tr><th id="1600">1600</th><td></td></tr>
<tr><th id="1601">1601</th><td><i>/*</i></td></tr>
<tr><th id="1602">1602</th><td><i> * Ports mode</i></td></tr>
<tr><th id="1603">1603</th><td><i> */</i></td></tr>
<tr><th id="1604">1604</th><td><b>enum</b> <dfn class="type def" id="ports_mode" title='ports_mode' data-ref="ports_mode">ports_mode</dfn> {</td></tr>
<tr><th id="1605">1605</th><td>	<dfn class="enum" id="ENGX2_PORTX1" title='ENGX2_PORTX1' data-ref="ENGX2_PORTX1">ENGX2_PORTX1</dfn> <i>/* 2 engines x 1 port */</i>,</td></tr>
<tr><th id="1606">1606</th><td>	<dfn class="enum" id="ENGX2_PORTX2" title='ENGX2_PORTX2' data-ref="ENGX2_PORTX2">ENGX2_PORTX2</dfn> <i>/* 2 engines x 2 ports */</i>,</td></tr>
<tr><th id="1607">1607</th><td>	<dfn class="enum" id="ENGX1_PORTX1" title='ENGX1_PORTX1' data-ref="ENGX1_PORTX1">ENGX1_PORTX1</dfn> <i>/* 1 engine  x 1 port */</i>,</td></tr>
<tr><th id="1608">1608</th><td>	<dfn class="enum" id="ENGX1_PORTX2" title='ENGX1_PORTX2' data-ref="ENGX1_PORTX2">ENGX1_PORTX2</dfn> <i>/* 1 engine  x 2 ports */</i>,</td></tr>
<tr><th id="1609">1609</th><td>	<dfn class="enum" id="ENGX1_PORTX4" title='ENGX1_PORTX4' data-ref="ENGX1_PORTX4">ENGX1_PORTX4</dfn> <i>/* 1 engine  x 4 ports */</i>,</td></tr>
<tr><th id="1610">1610</th><td>	<dfn class="enum" id="MAX_PORTS_MODE" title='MAX_PORTS_MODE' data-ref="MAX_PORTS_MODE">MAX_PORTS_MODE</dfn></td></tr>
<tr><th id="1611">1611</th><td>};</td></tr>
<tr><th id="1612">1612</th><td></td></tr>
<tr><th id="1613">1613</th><td></td></tr>
<tr><th id="1614">1614</th><td></td></tr>
<tr><th id="1615">1615</th><td><i>/*</i></td></tr>
<tr><th id="1616">1616</th><td><i> * use to index in hsi_fp_[major|minor]_ver_arr per protocol</i></td></tr>
<tr><th id="1617">1617</th><td><i> */</i></td></tr>
<tr><th id="1618">1618</th><td><b>enum</b> <dfn class="type def" id="protocol_version_array_key" title='protocol_version_array_key' data-ref="protocol_version_array_key">protocol_version_array_key</dfn> {</td></tr>
<tr><th id="1619">1619</th><td>	<dfn class="enum" id="ETH_VER_KEY" title='ETH_VER_KEY' data-ref="ETH_VER_KEY">ETH_VER_KEY</dfn> = <var>0</var>,</td></tr>
<tr><th id="1620">1620</th><td>	<dfn class="enum" id="ROCE_VER_KEY" title='ROCE_VER_KEY' data-ref="ROCE_VER_KEY">ROCE_VER_KEY</dfn>,</td></tr>
<tr><th id="1621">1621</th><td>	<dfn class="enum" id="MAX_PROTOCOL_VERSION_ARRAY_KEY" title='MAX_PROTOCOL_VERSION_ARRAY_KEY' data-ref="MAX_PROTOCOL_VERSION_ARRAY_KEY">MAX_PROTOCOL_VERSION_ARRAY_KEY</dfn></td></tr>
<tr><th id="1622">1622</th><td>};</td></tr>
<tr><th id="1623">1623</th><td></td></tr>
<tr><th id="1624">1624</th><td></td></tr>
<tr><th id="1625">1625</th><td></td></tr>
<tr><th id="1626">1626</th><td><i>/*</i></td></tr>
<tr><th id="1627">1627</th><td><i> * RDMA TX Stats</i></td></tr>
<tr><th id="1628">1628</th><td><i> */</i></td></tr>
<tr><th id="1629">1629</th><td><b>struct</b> <dfn class="type def" id="rdma_sent_stats" title='rdma_sent_stats' data-ref="rdma_sent_stats">rdma_sent_stats</dfn> {</td></tr>
<tr><th id="1630">1630</th><td>	<b>struct</b> <a class="type" href="common_hsi.h.html#regpair" title='regpair' data-ref="regpair">regpair</a> <dfn class="decl field" id="rdma_sent_stats::sent_bytes" title='rdma_sent_stats::sent_bytes' data-ref="rdma_sent_stats::sent_bytes">sent_bytes</dfn> <i>/* number of total RDMA bytes sent */</i>;</td></tr>
<tr><th id="1631">1631</th><td>	<b>struct</b> <a class="type" href="common_hsi.h.html#regpair" title='regpair' data-ref="regpair">regpair</a> <dfn class="decl field" id="rdma_sent_stats::sent_pkts" title='rdma_sent_stats::sent_pkts' data-ref="rdma_sent_stats::sent_pkts">sent_pkts</dfn> <i>/* number of total RDMA packets sent */</i>;</td></tr>
<tr><th id="1632">1632</th><td>};</td></tr>
<tr><th id="1633">1633</th><td></td></tr>
<tr><th id="1634">1634</th><td><i>/*</i></td></tr>
<tr><th id="1635">1635</th><td><i> * Pstorm non-triggering VF zone</i></td></tr>
<tr><th id="1636">1636</th><td><i> */</i></td></tr>
<tr><th id="1637">1637</th><td><b>struct</b> <dfn class="type def" id="pstorm_non_trigger_vf_zone" title='pstorm_non_trigger_vf_zone' data-ref="pstorm_non_trigger_vf_zone">pstorm_non_trigger_vf_zone</dfn> {</td></tr>
<tr><th id="1638">1638</th><td><i>/* VF statistic bucket */</i></td></tr>
<tr><th id="1639">1639</th><td>	<b>struct</b> <a class="type" href="#eth_pstorm_per_queue_stat" title='eth_pstorm_per_queue_stat' data-ref="eth_pstorm_per_queue_stat">eth_pstorm_per_queue_stat</a> <dfn class="decl field" id="pstorm_non_trigger_vf_zone::eth_queue_stat" title='pstorm_non_trigger_vf_zone::eth_queue_stat' data-ref="pstorm_non_trigger_vf_zone::eth_queue_stat">eth_queue_stat</dfn>;</td></tr>
<tr><th id="1640">1640</th><td>	<b>struct</b> <a class="type" href="#rdma_sent_stats" title='rdma_sent_stats' data-ref="rdma_sent_stats">rdma_sent_stats</a> <dfn class="decl field" id="pstorm_non_trigger_vf_zone::rdma_stats" title='pstorm_non_trigger_vf_zone::rdma_stats' data-ref="pstorm_non_trigger_vf_zone::rdma_stats">rdma_stats</dfn> <i>/* RoCE sent statistics */</i>;</td></tr>
<tr><th id="1641">1641</th><td>};</td></tr>
<tr><th id="1642">1642</th><td></td></tr>
<tr><th id="1643">1643</th><td></td></tr>
<tr><th id="1644">1644</th><td><i>/*</i></td></tr>
<tr><th id="1645">1645</th><td><i> * Pstorm VF zone</i></td></tr>
<tr><th id="1646">1646</th><td><i> */</i></td></tr>
<tr><th id="1647">1647</th><td><b>struct</b> <dfn class="type def" id="pstorm_vf_zone" title='pstorm_vf_zone' data-ref="pstorm_vf_zone">pstorm_vf_zone</dfn> {</td></tr>
<tr><th id="1648">1648</th><td><i>/* non-interrupt-triggering zone */</i></td></tr>
<tr><th id="1649">1649</th><td>	<b>struct</b> <a class="type" href="#pstorm_non_trigger_vf_zone" title='pstorm_non_trigger_vf_zone' data-ref="pstorm_non_trigger_vf_zone">pstorm_non_trigger_vf_zone</a> <dfn class="decl field" id="pstorm_vf_zone::non_trigger" title='pstorm_vf_zone::non_trigger' data-ref="pstorm_vf_zone::non_trigger">non_trigger</dfn>;</td></tr>
<tr><th id="1650">1650</th><td>	<b>struct</b> <a class="type" href="common_hsi.h.html#regpair" title='regpair' data-ref="regpair">regpair</a> <dfn class="decl field" id="pstorm_vf_zone::reserved" title='pstorm_vf_zone::reserved' data-ref="pstorm_vf_zone::reserved">reserved</dfn>[<var>7</var>] <i>/* vf_zone size mus be power of 2 */</i>;</td></tr>
<tr><th id="1651">1651</th><td>};</td></tr>
<tr><th id="1652">1652</th><td></td></tr>
<tr><th id="1653">1653</th><td></td></tr>
<tr><th id="1654">1654</th><td><i>/*</i></td></tr>
<tr><th id="1655">1655</th><td><i> * Ramrod Header of SPQE</i></td></tr>
<tr><th id="1656">1656</th><td><i> */</i></td></tr>
<tr><th id="1657">1657</th><td><b>struct</b> <dfn class="type def" id="ramrod_header" title='ramrod_header' data-ref="ramrod_header">ramrod_header</dfn> {</td></tr>
<tr><th id="1658">1658</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="ramrod_header::cid" title='ramrod_header::cid' data-ref="ramrod_header::cid">cid</dfn> <i>/* Slowpath Connection CID */</i>;</td></tr>
<tr><th id="1659">1659</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="ramrod_header::cmd_id" title='ramrod_header::cmd_id' data-ref="ramrod_header::cmd_id">cmd_id</dfn> <i>/* Ramrod Cmd (Per Protocol Type) */</i>;</td></tr>
<tr><th id="1660">1660</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="ramrod_header::protocol_id" title='ramrod_header::protocol_id' data-ref="ramrod_header::protocol_id">protocol_id</dfn> <i>/* Ramrod Protocol ID */</i>;</td></tr>
<tr><th id="1661">1661</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="ramrod_header::echo" title='ramrod_header::echo' data-ref="ramrod_header::echo">echo</dfn> <i>/* Ramrod echo */</i>;</td></tr>
<tr><th id="1662">1662</th><td>};</td></tr>
<tr><th id="1663">1663</th><td></td></tr>
<tr><th id="1664">1664</th><td></td></tr>
<tr><th id="1665">1665</th><td><i>/*</i></td></tr>
<tr><th id="1666">1666</th><td><i> * RDMA RX Stats</i></td></tr>
<tr><th id="1667">1667</th><td><i> */</i></td></tr>
<tr><th id="1668">1668</th><td><b>struct</b> <dfn class="type def" id="rdma_rcv_stats" title='rdma_rcv_stats' data-ref="rdma_rcv_stats">rdma_rcv_stats</dfn> {</td></tr>
<tr><th id="1669">1669</th><td>	<b>struct</b> <a class="type" href="common_hsi.h.html#regpair" title='regpair' data-ref="regpair">regpair</a> <dfn class="decl field" id="rdma_rcv_stats::rcv_bytes" title='rdma_rcv_stats::rcv_bytes' data-ref="rdma_rcv_stats::rcv_bytes">rcv_bytes</dfn> <i>/* number of total RDMA bytes received */</i>;</td></tr>
<tr><th id="1670">1670</th><td>	<b>struct</b> <a class="type" href="common_hsi.h.html#regpair" title='regpair' data-ref="regpair">regpair</a> <dfn class="decl field" id="rdma_rcv_stats::rcv_pkts" title='rdma_rcv_stats::rcv_pkts' data-ref="rdma_rcv_stats::rcv_pkts">rcv_pkts</dfn> <i>/* number of total RDMA packets received */</i>;</td></tr>
<tr><th id="1671">1671</th><td>};</td></tr>
<tr><th id="1672">1672</th><td></td></tr>
<tr><th id="1673">1673</th><td></td></tr>
<tr><th id="1674">1674</th><td></td></tr>
<tr><th id="1675">1675</th><td><i>/*</i></td></tr>
<tr><th id="1676">1676</th><td><i> * Data for update QCN/DCQCN RL ramrod</i></td></tr>
<tr><th id="1677">1677</th><td><i> */</i></td></tr>
<tr><th id="1678">1678</th><td><b>struct</b> <dfn class="type def" id="rl_update_ramrod_data" title='rl_update_ramrod_data' data-ref="rl_update_ramrod_data">rl_update_ramrod_data</dfn> {</td></tr>
<tr><th id="1679">1679</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="rl_update_ramrod_data::qcn_update_param_flg" title='rl_update_ramrod_data::qcn_update_param_flg' data-ref="rl_update_ramrod_data::qcn_update_param_flg">qcn_update_param_flg</dfn> <i>/* Update QCN global params: timeout. */</i>;</td></tr>
<tr><th id="1680">1680</th><td><i>/* Update DCQCN global params: timeout, g, k. */</i></td></tr>
<tr><th id="1681">1681</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="rl_update_ramrod_data::dcqcn_update_param_flg" title='rl_update_ramrod_data::dcqcn_update_param_flg' data-ref="rl_update_ramrod_data::dcqcn_update_param_flg">dcqcn_update_param_flg</dfn>;</td></tr>
<tr><th id="1682">1682</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="rl_update_ramrod_data::rl_init_flg" title='rl_update_ramrod_data::rl_init_flg' data-ref="rl_update_ramrod_data::rl_init_flg">rl_init_flg</dfn> <i>/* Init RL parameters, when RL disabled. */</i>;</td></tr>
<tr><th id="1683">1683</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="rl_update_ramrod_data::rl_start_flg" title='rl_update_ramrod_data::rl_start_flg' data-ref="rl_update_ramrod_data::rl_start_flg">rl_start_flg</dfn> <i>/* Start RL in IDLE state. Set rate to maximum. */</i>;</td></tr>
<tr><th id="1684">1684</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="rl_update_ramrod_data::rl_stop_flg" title='rl_update_ramrod_data::rl_stop_flg' data-ref="rl_update_ramrod_data::rl_stop_flg">rl_stop_flg</dfn> <i>/* Stop RL. */</i>;</td></tr>
<tr><th id="1685">1685</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="rl_update_ramrod_data::rl_id_first" title='rl_update_ramrod_data::rl_id_first' data-ref="rl_update_ramrod_data::rl_id_first">rl_id_first</dfn> <i>/* ID of first or single RL, that will be updated. */</i>;</td></tr>
<tr><th id="1686">1686</th><td><i>/* ID of last RL, that will be updated. If clear, single RL will updated. */</i></td></tr>
<tr><th id="1687">1687</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="rl_update_ramrod_data::rl_id_last" title='rl_update_ramrod_data::rl_id_last' data-ref="rl_update_ramrod_data::rl_id_last">rl_id_last</dfn>;</td></tr>
<tr><th id="1688">1688</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="rl_update_ramrod_data::rl_dc_qcn_flg" title='rl_update_ramrod_data::rl_dc_qcn_flg' data-ref="rl_update_ramrod_data::rl_dc_qcn_flg">rl_dc_qcn_flg</dfn> <i>/* If set, RL will used for DCQCN. */</i>;</td></tr>
<tr><th id="1689">1689</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="rl_update_ramrod_data::rl_bc_rate" title='rl_update_ramrod_data::rl_bc_rate' data-ref="rl_update_ramrod_data::rl_bc_rate">rl_bc_rate</dfn> <i>/* Byte Counter Limit. */</i>;</td></tr>
<tr><th id="1690">1690</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="rl_update_ramrod_data::rl_max_rate" title='rl_update_ramrod_data::rl_max_rate' data-ref="rl_update_ramrod_data::rl_max_rate">rl_max_rate</dfn> <i>/* Maximum rate in 1.6 Mbps resolution. */</i>;</td></tr>
<tr><th id="1691">1691</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="rl_update_ramrod_data::rl_r_ai" title='rl_update_ramrod_data::rl_r_ai' data-ref="rl_update_ramrod_data::rl_r_ai">rl_r_ai</dfn> <i>/* Active increase rate. */</i>;</td></tr>
<tr><th id="1692">1692</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="rl_update_ramrod_data::rl_r_hai" title='rl_update_ramrod_data::rl_r_hai' data-ref="rl_update_ramrod_data::rl_r_hai">rl_r_hai</dfn> <i>/* Hyper active increase rate. */</i>;</td></tr>
<tr><th id="1693">1693</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="rl_update_ramrod_data::dcqcn_g" title='rl_update_ramrod_data::dcqcn_g' data-ref="rl_update_ramrod_data::dcqcn_g">dcqcn_g</dfn> <i>/* DCQCN Alpha update gain in 1/64K resolution . */</i>;</td></tr>
<tr><th id="1694">1694</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="rl_update_ramrod_data::dcqcn_k_us" title='rl_update_ramrod_data::dcqcn_k_us' data-ref="rl_update_ramrod_data::dcqcn_k_us">dcqcn_k_us</dfn> <i>/* DCQCN Alpha update interval. */</i>;</td></tr>
<tr><th id="1695">1695</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="rl_update_ramrod_data::dcqcn_timeuot_us" title='rl_update_ramrod_data::dcqcn_timeuot_us' data-ref="rl_update_ramrod_data::dcqcn_timeuot_us">dcqcn_timeuot_us</dfn> <i>/* DCQCN timeout. */</i>;</td></tr>
<tr><th id="1696">1696</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="rl_update_ramrod_data::qcn_timeuot_us" title='rl_update_ramrod_data::qcn_timeuot_us' data-ref="rl_update_ramrod_data::qcn_timeuot_us">qcn_timeuot_us</dfn> <i>/* QCN timeout. */</i>;</td></tr>
<tr><th id="1697">1697</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="rl_update_ramrod_data::reserved" title='rl_update_ramrod_data::reserved' data-ref="rl_update_ramrod_data::reserved">reserved</dfn>[<var>2</var>];</td></tr>
<tr><th id="1698">1698</th><td>};</td></tr>
<tr><th id="1699">1699</th><td></td></tr>
<tr><th id="1700">1700</th><td></td></tr>
<tr><th id="1701">1701</th><td><i>/*</i></td></tr>
<tr><th id="1702">1702</th><td><i> * Slowpath Element (SPQE)</i></td></tr>
<tr><th id="1703">1703</th><td><i> */</i></td></tr>
<tr><th id="1704">1704</th><td><b>struct</b> <dfn class="type def" id="slow_path_element" title='slow_path_element' data-ref="slow_path_element">slow_path_element</dfn> {</td></tr>
<tr><th id="1705">1705</th><td>	<b>struct</b> <a class="type" href="#ramrod_header" title='ramrod_header' data-ref="ramrod_header">ramrod_header</a> <dfn class="decl field" id="slow_path_element::hdr" title='slow_path_element::hdr' data-ref="slow_path_element::hdr">hdr</dfn> <i>/* Ramrod Header */</i>;</td></tr>
<tr><th id="1706">1706</th><td>	<b>struct</b> <a class="type" href="common_hsi.h.html#regpair" title='regpair' data-ref="regpair">regpair</a> <dfn class="decl field" id="slow_path_element::data_ptr" title='slow_path_element::data_ptr' data-ref="slow_path_element::data_ptr">data_ptr</dfn> <i>/* Pointer to the Ramrod Data on the Host */</i>;</td></tr>
<tr><th id="1707">1707</th><td>};</td></tr>
<tr><th id="1708">1708</th><td></td></tr>
<tr><th id="1709">1709</th><td></td></tr>
<tr><th id="1710">1710</th><td><i>/*</i></td></tr>
<tr><th id="1711">1711</th><td><i> * Tstorm non-triggering VF zone</i></td></tr>
<tr><th id="1712">1712</th><td><i> */</i></td></tr>
<tr><th id="1713">1713</th><td><b>struct</b> <dfn class="type def" id="tstorm_non_trigger_vf_zone" title='tstorm_non_trigger_vf_zone' data-ref="tstorm_non_trigger_vf_zone">tstorm_non_trigger_vf_zone</dfn> {</td></tr>
<tr><th id="1714">1714</th><td>	<b>struct</b> <a class="type" href="#rdma_rcv_stats" title='rdma_rcv_stats' data-ref="rdma_rcv_stats">rdma_rcv_stats</a> <dfn class="decl field" id="tstorm_non_trigger_vf_zone::rdma_stats" title='tstorm_non_trigger_vf_zone::rdma_stats' data-ref="tstorm_non_trigger_vf_zone::rdma_stats">rdma_stats</dfn> <i>/* RoCE received statistics */</i>;</td></tr>
<tr><th id="1715">1715</th><td>};</td></tr>
<tr><th id="1716">1716</th><td></td></tr>
<tr><th id="1717">1717</th><td></td></tr>
<tr><th id="1718">1718</th><td><b>struct</b> <dfn class="type def" id="tstorm_per_port_stat" title='tstorm_per_port_stat' data-ref="tstorm_per_port_stat">tstorm_per_port_stat</dfn> {</td></tr>
<tr><th id="1719">1719</th><td><i>/* packet is dropped because it was truncated in NIG */</i></td></tr>
<tr><th id="1720">1720</th><td>	<b>struct</b> <a class="type" href="common_hsi.h.html#regpair" title='regpair' data-ref="regpair">regpair</a> <dfn class="decl field" id="tstorm_per_port_stat::trunc_error_discard" title='tstorm_per_port_stat::trunc_error_discard' data-ref="tstorm_per_port_stat::trunc_error_discard">trunc_error_discard</dfn>;</td></tr>
<tr><th id="1721">1721</th><td><i>/* packet is dropped because of Ethernet FCS error */</i></td></tr>
<tr><th id="1722">1722</th><td>	<b>struct</b> <a class="type" href="common_hsi.h.html#regpair" title='regpair' data-ref="regpair">regpair</a> <dfn class="decl field" id="tstorm_per_port_stat::mac_error_discard" title='tstorm_per_port_stat::mac_error_discard' data-ref="tstorm_per_port_stat::mac_error_discard">mac_error_discard</dfn>;</td></tr>
<tr><th id="1723">1723</th><td><i>/* packet is dropped because classification was unsuccessful */</i></td></tr>
<tr><th id="1724">1724</th><td>	<b>struct</b> <a class="type" href="common_hsi.h.html#regpair" title='regpair' data-ref="regpair">regpair</a> <dfn class="decl field" id="tstorm_per_port_stat::mftag_filter_discard" title='tstorm_per_port_stat::mftag_filter_discard' data-ref="tstorm_per_port_stat::mftag_filter_discard">mftag_filter_discard</dfn>;</td></tr>
<tr><th id="1725">1725</th><td><i>/* packet was passed to Ethernet and dropped because of no mac filter match */</i></td></tr>
<tr><th id="1726">1726</th><td>	<b>struct</b> <a class="type" href="common_hsi.h.html#regpair" title='regpair' data-ref="regpair">regpair</a> <dfn class="decl field" id="tstorm_per_port_stat::eth_mac_filter_discard" title='tstorm_per_port_stat::eth_mac_filter_discard' data-ref="tstorm_per_port_stat::eth_mac_filter_discard">eth_mac_filter_discard</dfn>;</td></tr>
<tr><th id="1727">1727</th><td><i>/* packet passed to Light L2 and dropped because Light L2 is not configured for</i></td></tr>
<tr><th id="1728">1728</th><td><i> * this PF</i></td></tr>
<tr><th id="1729">1729</th><td><i> */</i></td></tr>
<tr><th id="1730">1730</th><td>	<b>struct</b> <a class="type" href="common_hsi.h.html#regpair" title='regpair' data-ref="regpair">regpair</a> <dfn class="decl field" id="tstorm_per_port_stat::ll2_mac_filter_discard" title='tstorm_per_port_stat::ll2_mac_filter_discard' data-ref="tstorm_per_port_stat::ll2_mac_filter_discard">ll2_mac_filter_discard</dfn>;</td></tr>
<tr><th id="1731">1731</th><td><i>/* packet passed to Light L2 and dropped because Light L2 is not configured for</i></td></tr>
<tr><th id="1732">1732</th><td><i> * this PF</i></td></tr>
<tr><th id="1733">1733</th><td><i> */</i></td></tr>
<tr><th id="1734">1734</th><td>	<b>struct</b> <a class="type" href="common_hsi.h.html#regpair" title='regpair' data-ref="regpair">regpair</a> <dfn class="decl field" id="tstorm_per_port_stat::ll2_conn_disabled_discard" title='tstorm_per_port_stat::ll2_conn_disabled_discard' data-ref="tstorm_per_port_stat::ll2_conn_disabled_discard">ll2_conn_disabled_discard</dfn>;</td></tr>
<tr><th id="1735">1735</th><td><i>/* packet is an ISCSI irregular packet */</i></td></tr>
<tr><th id="1736">1736</th><td>	<b>struct</b> <a class="type" href="common_hsi.h.html#regpair" title='regpair' data-ref="regpair">regpair</a> <dfn class="decl field" id="tstorm_per_port_stat::iscsi_irregular_pkt" title='tstorm_per_port_stat::iscsi_irregular_pkt' data-ref="tstorm_per_port_stat::iscsi_irregular_pkt">iscsi_irregular_pkt</dfn>;</td></tr>
<tr><th id="1737">1737</th><td><i>/* packet is an FCOE irregular packet */</i></td></tr>
<tr><th id="1738">1738</th><td>	<b>struct</b> <a class="type" href="common_hsi.h.html#regpair" title='regpair' data-ref="regpair">regpair</a> <dfn class="decl field" id="tstorm_per_port_stat::fcoe_irregular_pkt" title='tstorm_per_port_stat::fcoe_irregular_pkt' data-ref="tstorm_per_port_stat::fcoe_irregular_pkt">fcoe_irregular_pkt</dfn>;</td></tr>
<tr><th id="1739">1739</th><td><i>/* packet is an ROCE irregular packet */</i></td></tr>
<tr><th id="1740">1740</th><td>	<b>struct</b> <a class="type" href="common_hsi.h.html#regpair" title='regpair' data-ref="regpair">regpair</a> <dfn class="decl field" id="tstorm_per_port_stat::roce_irregular_pkt" title='tstorm_per_port_stat::roce_irregular_pkt' data-ref="tstorm_per_port_stat::roce_irregular_pkt">roce_irregular_pkt</dfn>;</td></tr>
<tr><th id="1741">1741</th><td><i>/* packet is an IWARP irregular packet */</i></td></tr>
<tr><th id="1742">1742</th><td>	<b>struct</b> <a class="type" href="common_hsi.h.html#regpair" title='regpair' data-ref="regpair">regpair</a> <dfn class="decl field" id="tstorm_per_port_stat::iwarp_irregular_pkt" title='tstorm_per_port_stat::iwarp_irregular_pkt' data-ref="tstorm_per_port_stat::iwarp_irregular_pkt">iwarp_irregular_pkt</dfn>;</td></tr>
<tr><th id="1743">1743</th><td><i>/* packet is an ETH irregular packet */</i></td></tr>
<tr><th id="1744">1744</th><td>	<b>struct</b> <a class="type" href="common_hsi.h.html#regpair" title='regpair' data-ref="regpair">regpair</a> <dfn class="decl field" id="tstorm_per_port_stat::eth_irregular_pkt" title='tstorm_per_port_stat::eth_irregular_pkt' data-ref="tstorm_per_port_stat::eth_irregular_pkt">eth_irregular_pkt</dfn>;</td></tr>
<tr><th id="1745">1745</th><td><i>/* packet is an TOE irregular packet */</i></td></tr>
<tr><th id="1746">1746</th><td>	<b>struct</b> <a class="type" href="common_hsi.h.html#regpair" title='regpair' data-ref="regpair">regpair</a> <dfn class="decl field" id="tstorm_per_port_stat::toe_irregular_pkt" title='tstorm_per_port_stat::toe_irregular_pkt' data-ref="tstorm_per_port_stat::toe_irregular_pkt">toe_irregular_pkt</dfn>;</td></tr>
<tr><th id="1747">1747</th><td><i>/* packet is an PREROCE irregular packet */</i></td></tr>
<tr><th id="1748">1748</th><td>	<b>struct</b> <a class="type" href="common_hsi.h.html#regpair" title='regpair' data-ref="regpair">regpair</a> <dfn class="decl field" id="tstorm_per_port_stat::preroce_irregular_pkt" title='tstorm_per_port_stat::preroce_irregular_pkt' data-ref="tstorm_per_port_stat::preroce_irregular_pkt">preroce_irregular_pkt</dfn>;</td></tr>
<tr><th id="1749">1749</th><td>	<b>struct</b> <a class="type" href="common_hsi.h.html#regpair" title='regpair' data-ref="regpair">regpair</a> <dfn class="decl field" id="tstorm_per_port_stat::eth_gre_tunn_filter_discard" title='tstorm_per_port_stat::eth_gre_tunn_filter_discard' data-ref="tstorm_per_port_stat::eth_gre_tunn_filter_discard">eth_gre_tunn_filter_discard</dfn> <i>/* GRE dropped packets */</i>;</td></tr>
<tr><th id="1750">1750</th><td><i>/* VXLAN dropped packets */</i></td></tr>
<tr><th id="1751">1751</th><td>	<b>struct</b> <a class="type" href="common_hsi.h.html#regpair" title='regpair' data-ref="regpair">regpair</a> <dfn class="decl field" id="tstorm_per_port_stat::eth_vxlan_tunn_filter_discard" title='tstorm_per_port_stat::eth_vxlan_tunn_filter_discard' data-ref="tstorm_per_port_stat::eth_vxlan_tunn_filter_discard">eth_vxlan_tunn_filter_discard</dfn>;</td></tr>
<tr><th id="1752">1752</th><td><i>/* GENEVE dropped packets */</i></td></tr>
<tr><th id="1753">1753</th><td>	<b>struct</b> <a class="type" href="common_hsi.h.html#regpair" title='regpair' data-ref="regpair">regpair</a> <dfn class="decl field" id="tstorm_per_port_stat::eth_geneve_tunn_filter_discard" title='tstorm_per_port_stat::eth_geneve_tunn_filter_discard' data-ref="tstorm_per_port_stat::eth_geneve_tunn_filter_discard">eth_geneve_tunn_filter_discard</dfn>;</td></tr>
<tr><th id="1754">1754</th><td>	<b>struct</b> <a class="type" href="common_hsi.h.html#regpair" title='regpair' data-ref="regpair">regpair</a> <dfn class="decl field" id="tstorm_per_port_stat::eth_gft_drop_pkt" title='tstorm_per_port_stat::eth_gft_drop_pkt' data-ref="tstorm_per_port_stat::eth_gft_drop_pkt">eth_gft_drop_pkt</dfn> <i>/* GFT dropped packets */</i>;</td></tr>
<tr><th id="1755">1755</th><td>};</td></tr>
<tr><th id="1756">1756</th><td></td></tr>
<tr><th id="1757">1757</th><td></td></tr>
<tr><th id="1758">1758</th><td><i>/*</i></td></tr>
<tr><th id="1759">1759</th><td><i> * Tstorm VF zone</i></td></tr>
<tr><th id="1760">1760</th><td><i> */</i></td></tr>
<tr><th id="1761">1761</th><td><b>struct</b> <dfn class="type def" id="tstorm_vf_zone" title='tstorm_vf_zone' data-ref="tstorm_vf_zone">tstorm_vf_zone</dfn> {</td></tr>
<tr><th id="1762">1762</th><td><i>/* non-interrupt-triggering zone */</i></td></tr>
<tr><th id="1763">1763</th><td>	<b>struct</b> <a class="type" href="#tstorm_non_trigger_vf_zone" title='tstorm_non_trigger_vf_zone' data-ref="tstorm_non_trigger_vf_zone">tstorm_non_trigger_vf_zone</a> <dfn class="decl field" id="tstorm_vf_zone::non_trigger" title='tstorm_vf_zone::non_trigger' data-ref="tstorm_vf_zone::non_trigger">non_trigger</dfn>;</td></tr>
<tr><th id="1764">1764</th><td>};</td></tr>
<tr><th id="1765">1765</th><td></td></tr>
<tr><th id="1766">1766</th><td></td></tr>
<tr><th id="1767">1767</th><td><i>/*</i></td></tr>
<tr><th id="1768">1768</th><td><i> * Tunnel classification scheme</i></td></tr>
<tr><th id="1769">1769</th><td><i> */</i></td></tr>
<tr><th id="1770">1770</th><td><b>enum</b> <dfn class="type def" id="tunnel_clss" title='tunnel_clss' data-ref="tunnel_clss">tunnel_clss</dfn> {</td></tr>
<tr><th id="1771">1771</th><td><i>/* Use MAC and VLAN from first L2 header for vport classification. */</i></td></tr>
<tr><th id="1772">1772</th><td>	<dfn class="enum" id="TUNNEL_CLSS_MAC_VLAN" title='TUNNEL_CLSS_MAC_VLAN' data-ref="TUNNEL_CLSS_MAC_VLAN">TUNNEL_CLSS_MAC_VLAN</dfn> = <var>0</var>,</td></tr>
<tr><th id="1773">1773</th><td><i>/* Use MAC from first L2 header and VNI from tunnel header for vport</i></td></tr>
<tr><th id="1774">1774</th><td><i> * classification</i></td></tr>
<tr><th id="1775">1775</th><td><i> */</i></td></tr>
<tr><th id="1776">1776</th><td>	<dfn class="enum" id="TUNNEL_CLSS_MAC_VNI" title='TUNNEL_CLSS_MAC_VNI' data-ref="TUNNEL_CLSS_MAC_VNI">TUNNEL_CLSS_MAC_VNI</dfn>,</td></tr>
<tr><th id="1777">1777</th><td><i>/* Use MAC and VLAN from last L2 header for vport classification */</i></td></tr>
<tr><th id="1778">1778</th><td>	<dfn class="enum" id="TUNNEL_CLSS_INNER_MAC_VLAN" title='TUNNEL_CLSS_INNER_MAC_VLAN' data-ref="TUNNEL_CLSS_INNER_MAC_VLAN">TUNNEL_CLSS_INNER_MAC_VLAN</dfn>,</td></tr>
<tr><th id="1779">1779</th><td><i>/* Use MAC from last L2 header and VNI from tunnel header for vport</i></td></tr>
<tr><th id="1780">1780</th><td><i> * classification</i></td></tr>
<tr><th id="1781">1781</th><td><i> */</i></td></tr>
<tr><th id="1782">1782</th><td>	<dfn class="enum" id="TUNNEL_CLSS_INNER_MAC_VNI" title='TUNNEL_CLSS_INNER_MAC_VNI' data-ref="TUNNEL_CLSS_INNER_MAC_VNI">TUNNEL_CLSS_INNER_MAC_VNI</dfn>,</td></tr>
<tr><th id="1783">1783</th><td><i>/* Use MAC and VLAN from last L2 header for vport classification. If no exact</i></td></tr>
<tr><th id="1784">1784</th><td><i> * match, use MAC and VLAN from first L2 header for classification.</i></td></tr>
<tr><th id="1785">1785</th><td><i> */</i></td></tr>
<tr><th id="1786">1786</th><td>	<dfn class="enum" id="TUNNEL_CLSS_MAC_VLAN_DUAL_STAGE" title='TUNNEL_CLSS_MAC_VLAN_DUAL_STAGE' data-ref="TUNNEL_CLSS_MAC_VLAN_DUAL_STAGE">TUNNEL_CLSS_MAC_VLAN_DUAL_STAGE</dfn>,</td></tr>
<tr><th id="1787">1787</th><td>	<dfn class="enum" id="MAX_TUNNEL_CLSS" title='MAX_TUNNEL_CLSS' data-ref="MAX_TUNNEL_CLSS">MAX_TUNNEL_CLSS</dfn></td></tr>
<tr><th id="1788">1788</th><td>};</td></tr>
<tr><th id="1789">1789</th><td></td></tr>
<tr><th id="1790">1790</th><td></td></tr>
<tr><th id="1791">1791</th><td></td></tr>
<tr><th id="1792">1792</th><td><i>/*</i></td></tr>
<tr><th id="1793">1793</th><td><i> * Ustorm non-triggering VF zone</i></td></tr>
<tr><th id="1794">1794</th><td><i> */</i></td></tr>
<tr><th id="1795">1795</th><td><b>struct</b> <dfn class="type def" id="ustorm_non_trigger_vf_zone" title='ustorm_non_trigger_vf_zone' data-ref="ustorm_non_trigger_vf_zone">ustorm_non_trigger_vf_zone</dfn> {</td></tr>
<tr><th id="1796">1796</th><td><i>/* VF statistic bucket */</i></td></tr>
<tr><th id="1797">1797</th><td>	<b>struct</b> <a class="type" href="#eth_ustorm_per_queue_stat" title='eth_ustorm_per_queue_stat' data-ref="eth_ustorm_per_queue_stat">eth_ustorm_per_queue_stat</a> <dfn class="decl field" id="ustorm_non_trigger_vf_zone::eth_queue_stat" title='ustorm_non_trigger_vf_zone::eth_queue_stat' data-ref="ustorm_non_trigger_vf_zone::eth_queue_stat">eth_queue_stat</dfn>;</td></tr>
<tr><th id="1798">1798</th><td>	<b>struct</b> <a class="type" href="common_hsi.h.html#regpair" title='regpair' data-ref="regpair">regpair</a> <dfn class="decl field" id="ustorm_non_trigger_vf_zone::vf_pf_msg_addr" title='ustorm_non_trigger_vf_zone::vf_pf_msg_addr' data-ref="ustorm_non_trigger_vf_zone::vf_pf_msg_addr">vf_pf_msg_addr</dfn> <i>/* VF-PF message address */</i>;</td></tr>
<tr><th id="1799">1799</th><td>};</td></tr>
<tr><th id="1800">1800</th><td></td></tr>
<tr><th id="1801">1801</th><td></td></tr>
<tr><th id="1802">1802</th><td><i>/*</i></td></tr>
<tr><th id="1803">1803</th><td><i> * Ustorm triggering VF zone</i></td></tr>
<tr><th id="1804">1804</th><td><i> */</i></td></tr>
<tr><th id="1805">1805</th><td><b>struct</b> <dfn class="type def" id="ustorm_trigger_vf_zone" title='ustorm_trigger_vf_zone' data-ref="ustorm_trigger_vf_zone">ustorm_trigger_vf_zone</dfn> {</td></tr>
<tr><th id="1806">1806</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="ustorm_trigger_vf_zone::vf_pf_msg_valid" title='ustorm_trigger_vf_zone::vf_pf_msg_valid' data-ref="ustorm_trigger_vf_zone::vf_pf_msg_valid">vf_pf_msg_valid</dfn> <i>/* VF-PF message valid flag */</i>;</td></tr>
<tr><th id="1807">1807</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="ustorm_trigger_vf_zone::reserved" title='ustorm_trigger_vf_zone::reserved' data-ref="ustorm_trigger_vf_zone::reserved">reserved</dfn>[<var>7</var>];</td></tr>
<tr><th id="1808">1808</th><td>};</td></tr>
<tr><th id="1809">1809</th><td></td></tr>
<tr><th id="1810">1810</th><td></td></tr>
<tr><th id="1811">1811</th><td><i>/*</i></td></tr>
<tr><th id="1812">1812</th><td><i> * Ustorm VF zone</i></td></tr>
<tr><th id="1813">1813</th><td><i> */</i></td></tr>
<tr><th id="1814">1814</th><td><b>struct</b> <dfn class="type def" id="ustorm_vf_zone" title='ustorm_vf_zone' data-ref="ustorm_vf_zone">ustorm_vf_zone</dfn> {</td></tr>
<tr><th id="1815">1815</th><td><i>/* non-interrupt-triggering zone */</i></td></tr>
<tr><th id="1816">1816</th><td>	<b>struct</b> <a class="type" href="#ustorm_non_trigger_vf_zone" title='ustorm_non_trigger_vf_zone' data-ref="ustorm_non_trigger_vf_zone">ustorm_non_trigger_vf_zone</a> <dfn class="decl field" id="ustorm_vf_zone::non_trigger" title='ustorm_vf_zone::non_trigger' data-ref="ustorm_vf_zone::non_trigger">non_trigger</dfn>;</td></tr>
<tr><th id="1817">1817</th><td>	<b>struct</b> <a class="type" href="#ustorm_trigger_vf_zone" title='ustorm_trigger_vf_zone' data-ref="ustorm_trigger_vf_zone">ustorm_trigger_vf_zone</a> <dfn class="decl field" id="ustorm_vf_zone::trigger" title='ustorm_vf_zone::trigger' data-ref="ustorm_vf_zone::trigger">trigger</dfn> <i>/* interrupt triggering zone */</i>;</td></tr>
<tr><th id="1818">1818</th><td>};</td></tr>
<tr><th id="1819">1819</th><td></td></tr>
<tr><th id="1820">1820</th><td></td></tr>
<tr><th id="1821">1821</th><td><i>/*</i></td></tr>
<tr><th id="1822">1822</th><td><i> * VF-PF channel data</i></td></tr>
<tr><th id="1823">1823</th><td><i> */</i></td></tr>
<tr><th id="1824">1824</th><td><b>struct</b> <dfn class="type def" id="vf_pf_channel_data" title='vf_pf_channel_data' data-ref="vf_pf_channel_data">vf_pf_channel_data</dfn> {</td></tr>
<tr><th id="1825">1825</th><td><i>/* 0: VF-PF Channel NOT ready. Waiting for ack from PF driver. 1: VF-PF Channel</i></td></tr>
<tr><th id="1826">1826</th><td><i> * is ready for a new transaction.</i></td></tr>
<tr><th id="1827">1827</th><td><i> */</i></td></tr>
<tr><th id="1828">1828</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="vf_pf_channel_data::ready" title='vf_pf_channel_data::ready' data-ref="vf_pf_channel_data::ready">ready</dfn>;</td></tr>
<tr><th id="1829">1829</th><td><i>/* 0: VF-PF Channel is invalid because of malicious VF. 1: VF-PF Channel is</i></td></tr>
<tr><th id="1830">1830</th><td><i> * valid.</i></td></tr>
<tr><th id="1831">1831</th><td><i> */</i></td></tr>
<tr><th id="1832">1832</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="vf_pf_channel_data::valid" title='vf_pf_channel_data::valid' data-ref="vf_pf_channel_data::valid">valid</dfn>;</td></tr>
<tr><th id="1833">1833</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="vf_pf_channel_data::reserved0" title='vf_pf_channel_data::reserved0' data-ref="vf_pf_channel_data::reserved0">reserved0</dfn>;</td></tr>
<tr><th id="1834">1834</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="vf_pf_channel_data::reserved1" title='vf_pf_channel_data::reserved1' data-ref="vf_pf_channel_data::reserved1">reserved1</dfn>;</td></tr>
<tr><th id="1835">1835</th><td>};</td></tr>
<tr><th id="1836">1836</th><td></td></tr>
<tr><th id="1837">1837</th><td></td></tr>
<tr><th id="1838">1838</th><td><i>/*</i></td></tr>
<tr><th id="1839">1839</th><td><i> * Ramrod data for VF start ramrod</i></td></tr>
<tr><th id="1840">1840</th><td><i> */</i></td></tr>
<tr><th id="1841">1841</th><td><b>struct</b> <dfn class="type def" id="vf_start_ramrod_data" title='vf_start_ramrod_data' data-ref="vf_start_ramrod_data">vf_start_ramrod_data</dfn> {</td></tr>
<tr><th id="1842">1842</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="vf_start_ramrod_data::vf_id" title='vf_start_ramrod_data::vf_id' data-ref="vf_start_ramrod_data::vf_id">vf_id</dfn> <i>/* VF ID */</i>;</td></tr>
<tr><th id="1843">1843</th><td><i>/* If set, initial cleanup ack will be sent to parent PF SP event queue */</i></td></tr>
<tr><th id="1844">1844</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="vf_start_ramrod_data::enable_flr_ack" title='vf_start_ramrod_data::enable_flr_ack' data-ref="vf_start_ramrod_data::enable_flr_ack">enable_flr_ack</dfn>;</td></tr>
<tr><th id="1845">1845</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="vf_start_ramrod_data::opaque_fid" title='vf_start_ramrod_data::opaque_fid' data-ref="vf_start_ramrod_data::opaque_fid">opaque_fid</dfn> <i>/* VF opaque FID */</i>;</td></tr>
<tr><th id="1846">1846</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="vf_start_ramrod_data::personality" title='vf_start_ramrod_data::personality' data-ref="vf_start_ramrod_data::personality">personality</dfn> <i>/* define what type of personality is new VF */</i>;</td></tr>
<tr><th id="1847">1847</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="vf_start_ramrod_data::reserved" title='vf_start_ramrod_data::reserved' data-ref="vf_start_ramrod_data::reserved">reserved</dfn>[<var>7</var>];</td></tr>
<tr><th id="1848">1848</th><td><i>/* FP HSI version to be used by FW */</i></td></tr>
<tr><th id="1849">1849</th><td>	<b>struct</b> <a class="type" href="#hsi_fp_ver_struct" title='hsi_fp_ver_struct' data-ref="hsi_fp_ver_struct">hsi_fp_ver_struct</a> <dfn class="decl field" id="vf_start_ramrod_data::hsi_fp_ver" title='vf_start_ramrod_data::hsi_fp_ver' data-ref="vf_start_ramrod_data::hsi_fp_ver">hsi_fp_ver</dfn>;</td></tr>
<tr><th id="1850">1850</th><td>};</td></tr>
<tr><th id="1851">1851</th><td></td></tr>
<tr><th id="1852">1852</th><td></td></tr>
<tr><th id="1853">1853</th><td><i>/*</i></td></tr>
<tr><th id="1854">1854</th><td><i> * Ramrod data for VF start ramrod</i></td></tr>
<tr><th id="1855">1855</th><td><i> */</i></td></tr>
<tr><th id="1856">1856</th><td><b>struct</b> <dfn class="type def" id="vf_stop_ramrod_data" title='vf_stop_ramrod_data' data-ref="vf_stop_ramrod_data">vf_stop_ramrod_data</dfn> {</td></tr>
<tr><th id="1857">1857</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="vf_stop_ramrod_data::vf_id" title='vf_stop_ramrod_data::vf_id' data-ref="vf_stop_ramrod_data::vf_id">vf_id</dfn> <i>/* VF ID */</i>;</td></tr>
<tr><th id="1858">1858</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="vf_stop_ramrod_data::reserved0" title='vf_stop_ramrod_data::reserved0' data-ref="vf_stop_ramrod_data::reserved0">reserved0</dfn>;</td></tr>
<tr><th id="1859">1859</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="vf_stop_ramrod_data::reserved1" title='vf_stop_ramrod_data::reserved1' data-ref="vf_stop_ramrod_data::reserved1">reserved1</dfn>;</td></tr>
<tr><th id="1860">1860</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="vf_stop_ramrod_data::reserved2" title='vf_stop_ramrod_data::reserved2' data-ref="vf_stop_ramrod_data::reserved2">reserved2</dfn>;</td></tr>
<tr><th id="1861">1861</th><td>};</td></tr>
<tr><th id="1862">1862</th><td></td></tr>
<tr><th id="1863">1863</th><td></td></tr>
<tr><th id="1864">1864</th><td><i>/*</i></td></tr>
<tr><th id="1865">1865</th><td><i> * VF zone size mode.</i></td></tr>
<tr><th id="1866">1866</th><td><i> */</i></td></tr>
<tr><th id="1867">1867</th><td><b>enum</b> <dfn class="type def" id="vf_zone_size_mode" title='vf_zone_size_mode' data-ref="vf_zone_size_mode">vf_zone_size_mode</dfn> {</td></tr>
<tr><th id="1868">1868</th><td><i>/* Default VF zone size. Up to 192 VF supported. */</i></td></tr>
<tr><th id="1869">1869</th><td>	<dfn class="enum" id="VF_ZONE_SIZE_MODE_DEFAULT" title='VF_ZONE_SIZE_MODE_DEFAULT' data-ref="VF_ZONE_SIZE_MODE_DEFAULT">VF_ZONE_SIZE_MODE_DEFAULT</dfn>,</td></tr>
<tr><th id="1870">1870</th><td><i>/* Doubled VF zone size. Up to 96 VF supported. */</i></td></tr>
<tr><th id="1871">1871</th><td>	<dfn class="enum" id="VF_ZONE_SIZE_MODE_DOUBLE" title='VF_ZONE_SIZE_MODE_DOUBLE' data-ref="VF_ZONE_SIZE_MODE_DOUBLE">VF_ZONE_SIZE_MODE_DOUBLE</dfn>,</td></tr>
<tr><th id="1872">1872</th><td><i>/* Quad VF zone size. Up to 48 VF supported. */</i></td></tr>
<tr><th id="1873">1873</th><td>	<dfn class="enum" id="VF_ZONE_SIZE_MODE_QUAD" title='VF_ZONE_SIZE_MODE_QUAD' data-ref="VF_ZONE_SIZE_MODE_QUAD">VF_ZONE_SIZE_MODE_QUAD</dfn>,</td></tr>
<tr><th id="1874">1874</th><td>	<dfn class="enum" id="MAX_VF_ZONE_SIZE_MODE" title='MAX_VF_ZONE_SIZE_MODE' data-ref="MAX_VF_ZONE_SIZE_MODE">MAX_VF_ZONE_SIZE_MODE</dfn></td></tr>
<tr><th id="1875">1875</th><td>};</td></tr>
<tr><th id="1876">1876</th><td></td></tr>
<tr><th id="1877">1877</th><td></td></tr>
<tr><th id="1878">1878</th><td></td></tr>
<tr><th id="1879">1879</th><td></td></tr>
<tr><th id="1880">1880</th><td></td></tr>
<tr><th id="1881">1881</th><td><i>/*</i></td></tr>
<tr><th id="1882">1882</th><td><i> * Attentions status block</i></td></tr>
<tr><th id="1883">1883</th><td><i> */</i></td></tr>
<tr><th id="1884">1884</th><td><b>struct</b> <dfn class="type def" id="atten_status_block" title='atten_status_block' data-ref="atten_status_block">atten_status_block</dfn> {</td></tr>
<tr><th id="1885">1885</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="atten_status_block::atten_bits" title='atten_status_block::atten_bits' data-ref="atten_status_block::atten_bits">atten_bits</dfn>;</td></tr>
<tr><th id="1886">1886</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="atten_status_block::atten_ack" title='atten_status_block::atten_ack' data-ref="atten_status_block::atten_ack">atten_ack</dfn>;</td></tr>
<tr><th id="1887">1887</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="atten_status_block::reserved0" title='atten_status_block::reserved0' data-ref="atten_status_block::reserved0">reserved0</dfn>;</td></tr>
<tr><th id="1888">1888</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="atten_status_block::sb_index" title='atten_status_block::sb_index' data-ref="atten_status_block::sb_index">sb_index</dfn> <i>/* status block running index */</i>;</td></tr>
<tr><th id="1889">1889</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="atten_status_block::reserved1" title='atten_status_block::reserved1' data-ref="atten_status_block::reserved1">reserved1</dfn>;</td></tr>
<tr><th id="1890">1890</th><td>};</td></tr>
<tr><th id="1891">1891</th><td></td></tr>
<tr><th id="1892">1892</th><td></td></tr>
<tr><th id="1893">1893</th><td><i>/*</i></td></tr>
<tr><th id="1894">1894</th><td><i> * DMAE command</i></td></tr>
<tr><th id="1895">1895</th><td><i> */</i></td></tr>
<tr><th id="1896">1896</th><td><b>struct</b> <dfn class="type def" id="dmae_cmd" title='dmae_cmd' data-ref="dmae_cmd">dmae_cmd</dfn> {</td></tr>
<tr><th id="1897">1897</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="dmae_cmd::opcode" title='dmae_cmd::opcode' data-ref="dmae_cmd::opcode">opcode</dfn>;</td></tr>
<tr><th id="1898">1898</th><td><i>/* DMA Source. 0 - PCIe, 1 - GRC (use enum dmae_cmd_src_enum) */</i></td></tr>
<tr><th id="1899">1899</th><td><u>#define <dfn class="macro" id="_M/DMAE_CMD_SRC_MASK" data-ref="_M/DMAE_CMD_SRC_MASK">DMAE_CMD_SRC_MASK</dfn>              0x1</u></td></tr>
<tr><th id="1900">1900</th><td><u>#define <dfn class="macro" id="_M/DMAE_CMD_SRC_SHIFT" data-ref="_M/DMAE_CMD_SRC_SHIFT">DMAE_CMD_SRC_SHIFT</dfn>             0</u></td></tr>
<tr><th id="1901">1901</th><td><i>/* DMA destination. 0 - None, 1 - PCIe, 2 - GRC, 3 - None</i></td></tr>
<tr><th id="1902">1902</th><td><i> * (use enum dmae_cmd_dst_enum)</i></td></tr>
<tr><th id="1903">1903</th><td><i> */</i></td></tr>
<tr><th id="1904">1904</th><td><u>#define <dfn class="macro" id="_M/DMAE_CMD_DST_MASK" data-ref="_M/DMAE_CMD_DST_MASK">DMAE_CMD_DST_MASK</dfn>              0x3</u></td></tr>
<tr><th id="1905">1905</th><td><u>#define <dfn class="macro" id="_M/DMAE_CMD_DST_SHIFT" data-ref="_M/DMAE_CMD_DST_SHIFT">DMAE_CMD_DST_SHIFT</dfn>             1</u></td></tr>
<tr><th id="1906">1906</th><td><i>/* Completion destination. 0 - PCie, 1 - GRC (use enum dmae_cmd_c_dst_enum) */</i></td></tr>
<tr><th id="1907">1907</th><td><u>#define <dfn class="macro" id="_M/DMAE_CMD_C_DST_MASK" data-ref="_M/DMAE_CMD_C_DST_MASK">DMAE_CMD_C_DST_MASK</dfn>            0x1</u></td></tr>
<tr><th id="1908">1908</th><td><u>#define <dfn class="macro" id="_M/DMAE_CMD_C_DST_SHIFT" data-ref="_M/DMAE_CMD_C_DST_SHIFT">DMAE_CMD_C_DST_SHIFT</dfn>           3</u></td></tr>
<tr><th id="1909">1909</th><td><i>/* Reset the CRC result (do not use the previous result as the seed) */</i></td></tr>
<tr><th id="1910">1910</th><td><u>#define <dfn class="macro" id="_M/DMAE_CMD_CRC_RESET_MASK" data-ref="_M/DMAE_CMD_CRC_RESET_MASK">DMAE_CMD_CRC_RESET_MASK</dfn>        0x1</u></td></tr>
<tr><th id="1911">1911</th><td><u>#define <dfn class="macro" id="_M/DMAE_CMD_CRC_RESET_SHIFT" data-ref="_M/DMAE_CMD_CRC_RESET_SHIFT">DMAE_CMD_CRC_RESET_SHIFT</dfn>       4</u></td></tr>
<tr><th id="1912">1912</th><td><i>/* Reset the source address in the next go to the same source address of the</i></td></tr>
<tr><th id="1913">1913</th><td><i> * previous go</i></td></tr>
<tr><th id="1914">1914</th><td><i> */</i></td></tr>
<tr><th id="1915">1915</th><td><u>#define <dfn class="macro" id="_M/DMAE_CMD_SRC_ADDR_RESET_MASK" data-ref="_M/DMAE_CMD_SRC_ADDR_RESET_MASK">DMAE_CMD_SRC_ADDR_RESET_MASK</dfn>   0x1</u></td></tr>
<tr><th id="1916">1916</th><td><u>#define <dfn class="macro" id="_M/DMAE_CMD_SRC_ADDR_RESET_SHIFT" data-ref="_M/DMAE_CMD_SRC_ADDR_RESET_SHIFT">DMAE_CMD_SRC_ADDR_RESET_SHIFT</dfn>  5</u></td></tr>
<tr><th id="1917">1917</th><td><i>/* Reset the destination address in the next go to the same destination address</i></td></tr>
<tr><th id="1918">1918</th><td><i> * of the previous go</i></td></tr>
<tr><th id="1919">1919</th><td><i> */</i></td></tr>
<tr><th id="1920">1920</th><td><u>#define <dfn class="macro" id="_M/DMAE_CMD_DST_ADDR_RESET_MASK" data-ref="_M/DMAE_CMD_DST_ADDR_RESET_MASK">DMAE_CMD_DST_ADDR_RESET_MASK</dfn>   0x1</u></td></tr>
<tr><th id="1921">1921</th><td><u>#define <dfn class="macro" id="_M/DMAE_CMD_DST_ADDR_RESET_SHIFT" data-ref="_M/DMAE_CMD_DST_ADDR_RESET_SHIFT">DMAE_CMD_DST_ADDR_RESET_SHIFT</dfn>  6</u></td></tr>
<tr><th id="1922">1922</th><td><i>/* 0   completion function is the same as src function, 1 - 0 completion</i></td></tr>
<tr><th id="1923">1923</th><td><i> * function is the same as dst function (use enum dmae_cmd_comp_func_enum)</i></td></tr>
<tr><th id="1924">1924</th><td><i> */</i></td></tr>
<tr><th id="1925">1925</th><td><u>#define <dfn class="macro" id="_M/DMAE_CMD_COMP_FUNC_MASK" data-ref="_M/DMAE_CMD_COMP_FUNC_MASK">DMAE_CMD_COMP_FUNC_MASK</dfn>        0x1</u></td></tr>
<tr><th id="1926">1926</th><td><u>#define <dfn class="macro" id="_M/DMAE_CMD_COMP_FUNC_SHIFT" data-ref="_M/DMAE_CMD_COMP_FUNC_SHIFT">DMAE_CMD_COMP_FUNC_SHIFT</dfn>       7</u></td></tr>
<tr><th id="1927">1927</th><td><i>/* 0 - Do not write a completion word, 1 - Write a completion word</i></td></tr>
<tr><th id="1928">1928</th><td><i> * (use enum dmae_cmd_comp_word_en_enum)</i></td></tr>
<tr><th id="1929">1929</th><td><i> */</i></td></tr>
<tr><th id="1930">1930</th><td><u>#define <dfn class="macro" id="_M/DMAE_CMD_COMP_WORD_EN_MASK" data-ref="_M/DMAE_CMD_COMP_WORD_EN_MASK">DMAE_CMD_COMP_WORD_EN_MASK</dfn>     0x1</u></td></tr>
<tr><th id="1931">1931</th><td><u>#define <dfn class="macro" id="_M/DMAE_CMD_COMP_WORD_EN_SHIFT" data-ref="_M/DMAE_CMD_COMP_WORD_EN_SHIFT">DMAE_CMD_COMP_WORD_EN_SHIFT</dfn>    8</u></td></tr>
<tr><th id="1932">1932</th><td><i>/* 0 - Do not write a CRC word, 1 - Write a CRC word</i></td></tr>
<tr><th id="1933">1933</th><td><i> * (use enum dmae_cmd_comp_crc_en_enum)</i></td></tr>
<tr><th id="1934">1934</th><td><i> */</i></td></tr>
<tr><th id="1935">1935</th><td><u>#define <dfn class="macro" id="_M/DMAE_CMD_COMP_CRC_EN_MASK" data-ref="_M/DMAE_CMD_COMP_CRC_EN_MASK">DMAE_CMD_COMP_CRC_EN_MASK</dfn>      0x1</u></td></tr>
<tr><th id="1936">1936</th><td><u>#define <dfn class="macro" id="_M/DMAE_CMD_COMP_CRC_EN_SHIFT" data-ref="_M/DMAE_CMD_COMP_CRC_EN_SHIFT">DMAE_CMD_COMP_CRC_EN_SHIFT</dfn>     9</u></td></tr>
<tr><th id="1937">1937</th><td><i>/* The CRC word should be taken from the DMAE address space from address 9+X,</i></td></tr>
<tr><th id="1938">1938</th><td><i> * where X is the value in these bits.</i></td></tr>
<tr><th id="1939">1939</th><td><i> */</i></td></tr>
<tr><th id="1940">1940</th><td><u>#define <dfn class="macro" id="_M/DMAE_CMD_COMP_CRC_OFFSET_MASK" data-ref="_M/DMAE_CMD_COMP_CRC_OFFSET_MASK">DMAE_CMD_COMP_CRC_OFFSET_MASK</dfn>  0x7</u></td></tr>
<tr><th id="1941">1941</th><td><u>#define <dfn class="macro" id="_M/DMAE_CMD_COMP_CRC_OFFSET_SHIFT" data-ref="_M/DMAE_CMD_COMP_CRC_OFFSET_SHIFT">DMAE_CMD_COMP_CRC_OFFSET_SHIFT</dfn> 10</u></td></tr>
<tr><th id="1942">1942</th><td><u>#define <dfn class="macro" id="_M/DMAE_CMD_RESERVED1_MASK" data-ref="_M/DMAE_CMD_RESERVED1_MASK">DMAE_CMD_RESERVED1_MASK</dfn>        0x1</u></td></tr>
<tr><th id="1943">1943</th><td><u>#define <dfn class="macro" id="_M/DMAE_CMD_RESERVED1_SHIFT" data-ref="_M/DMAE_CMD_RESERVED1_SHIFT">DMAE_CMD_RESERVED1_SHIFT</dfn>       13</u></td></tr>
<tr><th id="1944">1944</th><td><u>#define <dfn class="macro" id="_M/DMAE_CMD_ENDIANITY_MODE_MASK" data-ref="_M/DMAE_CMD_ENDIANITY_MODE_MASK">DMAE_CMD_ENDIANITY_MODE_MASK</dfn>   0x3</u></td></tr>
<tr><th id="1945">1945</th><td><u>#define <dfn class="macro" id="_M/DMAE_CMD_ENDIANITY_MODE_SHIFT" data-ref="_M/DMAE_CMD_ENDIANITY_MODE_SHIFT">DMAE_CMD_ENDIANITY_MODE_SHIFT</dfn>  14</u></td></tr>
<tr><th id="1946">1946</th><td><i>/* The field specifies how the completion word is affected by PCIe read error. 0</i></td></tr>
<tr><th id="1947">1947</th><td><i> * Send a regular completion, 1 - Send a completion with an error indication,</i></td></tr>
<tr><th id="1948">1948</th><td><i> * 2 do not send a completion (use enum dmae_cmd_error_handling_enum)</i></td></tr>
<tr><th id="1949">1949</th><td><i> */</i></td></tr>
<tr><th id="1950">1950</th><td><u>#define <dfn class="macro" id="_M/DMAE_CMD_ERR_HANDLING_MASK" data-ref="_M/DMAE_CMD_ERR_HANDLING_MASK">DMAE_CMD_ERR_HANDLING_MASK</dfn>     0x3</u></td></tr>
<tr><th id="1951">1951</th><td><u>#define <dfn class="macro" id="_M/DMAE_CMD_ERR_HANDLING_SHIFT" data-ref="_M/DMAE_CMD_ERR_HANDLING_SHIFT">DMAE_CMD_ERR_HANDLING_SHIFT</dfn>    16</u></td></tr>
<tr><th id="1952">1952</th><td><i>/* The port ID to be placed on the  RF FID  field of the GRC bus. this field is</i></td></tr>
<tr><th id="1953">1953</th><td><i> * used both when GRC is the destination and when it is the source of the DMAE</i></td></tr>
<tr><th id="1954">1954</th><td><i> * transaction.</i></td></tr>
<tr><th id="1955">1955</th><td><i> */</i></td></tr>
<tr><th id="1956">1956</th><td><u>#define <dfn class="macro" id="_M/DMAE_CMD_PORT_ID_MASK" data-ref="_M/DMAE_CMD_PORT_ID_MASK">DMAE_CMD_PORT_ID_MASK</dfn>          0x3</u></td></tr>
<tr><th id="1957">1957</th><td><u>#define <dfn class="macro" id="_M/DMAE_CMD_PORT_ID_SHIFT" data-ref="_M/DMAE_CMD_PORT_ID_SHIFT">DMAE_CMD_PORT_ID_SHIFT</dfn>         18</u></td></tr>
<tr><th id="1958">1958</th><td><i>/* Source PCI function number [3:0] */</i></td></tr>
<tr><th id="1959">1959</th><td><u>#define <dfn class="macro" id="_M/DMAE_CMD_SRC_PF_ID_MASK" data-ref="_M/DMAE_CMD_SRC_PF_ID_MASK">DMAE_CMD_SRC_PF_ID_MASK</dfn>        0xF</u></td></tr>
<tr><th id="1960">1960</th><td><u>#define <dfn class="macro" id="_M/DMAE_CMD_SRC_PF_ID_SHIFT" data-ref="_M/DMAE_CMD_SRC_PF_ID_SHIFT">DMAE_CMD_SRC_PF_ID_SHIFT</dfn>       20</u></td></tr>
<tr><th id="1961">1961</th><td><i>/* Destination PCI function number [3:0] */</i></td></tr>
<tr><th id="1962">1962</th><td><u>#define <dfn class="macro" id="_M/DMAE_CMD_DST_PF_ID_MASK" data-ref="_M/DMAE_CMD_DST_PF_ID_MASK">DMAE_CMD_DST_PF_ID_MASK</dfn>        0xF</u></td></tr>
<tr><th id="1963">1963</th><td><u>#define <dfn class="macro" id="_M/DMAE_CMD_DST_PF_ID_SHIFT" data-ref="_M/DMAE_CMD_DST_PF_ID_SHIFT">DMAE_CMD_DST_PF_ID_SHIFT</dfn>       24</u></td></tr>
<tr><th id="1964">1964</th><td><u>#define <dfn class="macro" id="_M/DMAE_CMD_SRC_VF_ID_VALID_MASK" data-ref="_M/DMAE_CMD_SRC_VF_ID_VALID_MASK">DMAE_CMD_SRC_VF_ID_VALID_MASK</dfn>  0x1 /* Source VFID valid */</u></td></tr>
<tr><th id="1965">1965</th><td><u>#define <dfn class="macro" id="_M/DMAE_CMD_SRC_VF_ID_VALID_SHIFT" data-ref="_M/DMAE_CMD_SRC_VF_ID_VALID_SHIFT">DMAE_CMD_SRC_VF_ID_VALID_SHIFT</dfn> 28</u></td></tr>
<tr><th id="1966">1966</th><td><u>#define <dfn class="macro" id="_M/DMAE_CMD_DST_VF_ID_VALID_MASK" data-ref="_M/DMAE_CMD_DST_VF_ID_VALID_MASK">DMAE_CMD_DST_VF_ID_VALID_MASK</dfn>  0x1 /* Destination VFID valid */</u></td></tr>
<tr><th id="1967">1967</th><td><u>#define <dfn class="macro" id="_M/DMAE_CMD_DST_VF_ID_VALID_SHIFT" data-ref="_M/DMAE_CMD_DST_VF_ID_VALID_SHIFT">DMAE_CMD_DST_VF_ID_VALID_SHIFT</dfn> 29</u></td></tr>
<tr><th id="1968">1968</th><td><u>#define <dfn class="macro" id="_M/DMAE_CMD_RESERVED2_MASK" data-ref="_M/DMAE_CMD_RESERVED2_MASK">DMAE_CMD_RESERVED2_MASK</dfn>        0x3</u></td></tr>
<tr><th id="1969">1969</th><td><u>#define <dfn class="macro" id="_M/DMAE_CMD_RESERVED2_SHIFT" data-ref="_M/DMAE_CMD_RESERVED2_SHIFT">DMAE_CMD_RESERVED2_SHIFT</dfn>       30</u></td></tr>
<tr><th id="1970">1970</th><td><i>/* PCIe source address low in bytes or GRC source address in DW */</i></td></tr>
<tr><th id="1971">1971</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="dmae_cmd::src_addr_lo" title='dmae_cmd::src_addr_lo' data-ref="dmae_cmd::src_addr_lo">src_addr_lo</dfn>;</td></tr>
<tr><th id="1972">1972</th><td><i>/* PCIe source address high in bytes or reserved (if source is GRC) */</i></td></tr>
<tr><th id="1973">1973</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="dmae_cmd::src_addr_hi" title='dmae_cmd::src_addr_hi' data-ref="dmae_cmd::src_addr_hi">src_addr_hi</dfn>;</td></tr>
<tr><th id="1974">1974</th><td><i>/* PCIe destination address low in bytes or GRC destination address in DW */</i></td></tr>
<tr><th id="1975">1975</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="dmae_cmd::dst_addr_lo" title='dmae_cmd::dst_addr_lo' data-ref="dmae_cmd::dst_addr_lo">dst_addr_lo</dfn>;</td></tr>
<tr><th id="1976">1976</th><td><i>/* PCIe destination address high in bytes or reserved (if destination is GRC) */</i></td></tr>
<tr><th id="1977">1977</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="dmae_cmd::dst_addr_hi" title='dmae_cmd::dst_addr_hi' data-ref="dmae_cmd::dst_addr_hi">dst_addr_hi</dfn>;</td></tr>
<tr><th id="1978">1978</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="dmae_cmd::length_dw" title='dmae_cmd::length_dw' data-ref="dmae_cmd::length_dw">length_dw</dfn> <i>/* Length in DW */</i>;</td></tr>
<tr><th id="1979">1979</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="dmae_cmd::opcode_b" title='dmae_cmd::opcode_b' data-ref="dmae_cmd::opcode_b">opcode_b</dfn>;</td></tr>
<tr><th id="1980">1980</th><td><u>#define <dfn class="macro" id="_M/DMAE_CMD_SRC_VF_ID_MASK" data-ref="_M/DMAE_CMD_SRC_VF_ID_MASK">DMAE_CMD_SRC_VF_ID_MASK</dfn>        0xFF /* Source VF id */</u></td></tr>
<tr><th id="1981">1981</th><td><u>#define <dfn class="macro" id="_M/DMAE_CMD_SRC_VF_ID_SHIFT" data-ref="_M/DMAE_CMD_SRC_VF_ID_SHIFT">DMAE_CMD_SRC_VF_ID_SHIFT</dfn>       0</u></td></tr>
<tr><th id="1982">1982</th><td><u>#define <dfn class="macro" id="_M/DMAE_CMD_DST_VF_ID_MASK" data-ref="_M/DMAE_CMD_DST_VF_ID_MASK">DMAE_CMD_DST_VF_ID_MASK</dfn>        0xFF /* Destination VF id */</u></td></tr>
<tr><th id="1983">1983</th><td><u>#define <dfn class="macro" id="_M/DMAE_CMD_DST_VF_ID_SHIFT" data-ref="_M/DMAE_CMD_DST_VF_ID_SHIFT">DMAE_CMD_DST_VF_ID_SHIFT</dfn>       8</u></td></tr>
<tr><th id="1984">1984</th><td><i>/* PCIe completion address low in bytes or GRC completion address in DW */</i></td></tr>
<tr><th id="1985">1985</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="dmae_cmd::comp_addr_lo" title='dmae_cmd::comp_addr_lo' data-ref="dmae_cmd::comp_addr_lo">comp_addr_lo</dfn>;</td></tr>
<tr><th id="1986">1986</th><td><i>/* PCIe completion address high in bytes or reserved (if completion address is</i></td></tr>
<tr><th id="1987">1987</th><td><i> * GRC)</i></td></tr>
<tr><th id="1988">1988</th><td><i> */</i></td></tr>
<tr><th id="1989">1989</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="dmae_cmd::comp_addr_hi" title='dmae_cmd::comp_addr_hi' data-ref="dmae_cmd::comp_addr_hi">comp_addr_hi</dfn>;</td></tr>
<tr><th id="1990">1990</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="dmae_cmd::comp_val" title='dmae_cmd::comp_val' data-ref="dmae_cmd::comp_val">comp_val</dfn> <i>/* Value to write to completion address */</i>;</td></tr>
<tr><th id="1991">1991</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="dmae_cmd::crc32" title='dmae_cmd::crc32' data-ref="dmae_cmd::crc32">crc32</dfn> <i>/* crc16 result */</i>;</td></tr>
<tr><th id="1992">1992</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="dmae_cmd::crc_32_c" title='dmae_cmd::crc_32_c' data-ref="dmae_cmd::crc_32_c">crc_32_c</dfn> <i>/* crc32_c result */</i>;</td></tr>
<tr><th id="1993">1993</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="dmae_cmd::crc16" title='dmae_cmd::crc16' data-ref="dmae_cmd::crc16">crc16</dfn> <i>/* crc16 result */</i>;</td></tr>
<tr><th id="1994">1994</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="dmae_cmd::crc16_c" title='dmae_cmd::crc16_c' data-ref="dmae_cmd::crc16_c">crc16_c</dfn> <i>/* crc16_c result */</i>;</td></tr>
<tr><th id="1995">1995</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="dmae_cmd::crc10" title='dmae_cmd::crc10' data-ref="dmae_cmd::crc10">crc10</dfn> <i>/* crc_t10 result */</i>;</td></tr>
<tr><th id="1996">1996</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="dmae_cmd::reserved" title='dmae_cmd::reserved' data-ref="dmae_cmd::reserved">reserved</dfn>;</td></tr>
<tr><th id="1997">1997</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="dmae_cmd::xsum16" title='dmae_cmd::xsum16' data-ref="dmae_cmd::xsum16">xsum16</dfn> <i>/* checksum16 result  */</i>;</td></tr>
<tr><th id="1998">1998</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="dmae_cmd::xsum8" title='dmae_cmd::xsum8' data-ref="dmae_cmd::xsum8">xsum8</dfn> <i>/* checksum8 result  */</i>;</td></tr>
<tr><th id="1999">1999</th><td>};</td></tr>
<tr><th id="2000">2000</th><td></td></tr>
<tr><th id="2001">2001</th><td></td></tr>
<tr><th id="2002">2002</th><td><b>enum</b> <dfn class="type def" id="dmae_cmd_comp_crc_en_enum" title='dmae_cmd_comp_crc_en_enum' data-ref="dmae_cmd_comp_crc_en_enum">dmae_cmd_comp_crc_en_enum</dfn> {</td></tr>
<tr><th id="2003">2003</th><td>	<dfn class="enum" id="dmae_cmd_comp_crc_disabled" title='dmae_cmd_comp_crc_disabled' data-ref="dmae_cmd_comp_crc_disabled">dmae_cmd_comp_crc_disabled</dfn> <i>/* Do not write a CRC word */</i>,</td></tr>
<tr><th id="2004">2004</th><td>	<dfn class="enum" id="dmae_cmd_comp_crc_enabled" title='dmae_cmd_comp_crc_enabled' data-ref="dmae_cmd_comp_crc_enabled">dmae_cmd_comp_crc_enabled</dfn> <i>/* Write a CRC word */</i>,</td></tr>
<tr><th id="2005">2005</th><td>	<dfn class="enum" id="MAX_DMAE_CMD_COMP_CRC_EN_ENUM" title='MAX_DMAE_CMD_COMP_CRC_EN_ENUM' data-ref="MAX_DMAE_CMD_COMP_CRC_EN_ENUM">MAX_DMAE_CMD_COMP_CRC_EN_ENUM</dfn></td></tr>
<tr><th id="2006">2006</th><td>};</td></tr>
<tr><th id="2007">2007</th><td></td></tr>
<tr><th id="2008">2008</th><td></td></tr>
<tr><th id="2009">2009</th><td><b>enum</b> <dfn class="type def" id="dmae_cmd_comp_func_enum" title='dmae_cmd_comp_func_enum' data-ref="dmae_cmd_comp_func_enum">dmae_cmd_comp_func_enum</dfn> {</td></tr>
<tr><th id="2010">2010</th><td><i>/* completion word and/or CRC will be sent to SRC-PCI function/SRC VFID */</i></td></tr>
<tr><th id="2011">2011</th><td>	<dfn class="enum" id="dmae_cmd_comp_func_to_src" title='dmae_cmd_comp_func_to_src' data-ref="dmae_cmd_comp_func_to_src">dmae_cmd_comp_func_to_src</dfn>,</td></tr>
<tr><th id="2012">2012</th><td><i>/* completion word and/or CRC will be sent to DST-PCI function/DST VFID */</i></td></tr>
<tr><th id="2013">2013</th><td>	<dfn class="enum" id="dmae_cmd_comp_func_to_dst" title='dmae_cmd_comp_func_to_dst' data-ref="dmae_cmd_comp_func_to_dst">dmae_cmd_comp_func_to_dst</dfn>,</td></tr>
<tr><th id="2014">2014</th><td>	<dfn class="enum" id="MAX_DMAE_CMD_COMP_FUNC_ENUM" title='MAX_DMAE_CMD_COMP_FUNC_ENUM' data-ref="MAX_DMAE_CMD_COMP_FUNC_ENUM">MAX_DMAE_CMD_COMP_FUNC_ENUM</dfn></td></tr>
<tr><th id="2015">2015</th><td>};</td></tr>
<tr><th id="2016">2016</th><td></td></tr>
<tr><th id="2017">2017</th><td></td></tr>
<tr><th id="2018">2018</th><td><b>enum</b> <dfn class="type def" id="dmae_cmd_comp_word_en_enum" title='dmae_cmd_comp_word_en_enum' data-ref="dmae_cmd_comp_word_en_enum">dmae_cmd_comp_word_en_enum</dfn> {</td></tr>
<tr><th id="2019">2019</th><td>	<dfn class="enum" id="dmae_cmd_comp_word_disabled" title='dmae_cmd_comp_word_disabled' data-ref="dmae_cmd_comp_word_disabled">dmae_cmd_comp_word_disabled</dfn> <i>/* Do not write a completion word */</i>,</td></tr>
<tr><th id="2020">2020</th><td>	<dfn class="enum" id="dmae_cmd_comp_word_enabled" title='dmae_cmd_comp_word_enabled' data-ref="dmae_cmd_comp_word_enabled">dmae_cmd_comp_word_enabled</dfn> <i>/* Write the completion word */</i>,</td></tr>
<tr><th id="2021">2021</th><td>	<dfn class="enum" id="MAX_DMAE_CMD_COMP_WORD_EN_ENUM" title='MAX_DMAE_CMD_COMP_WORD_EN_ENUM' data-ref="MAX_DMAE_CMD_COMP_WORD_EN_ENUM">MAX_DMAE_CMD_COMP_WORD_EN_ENUM</dfn></td></tr>
<tr><th id="2022">2022</th><td>};</td></tr>
<tr><th id="2023">2023</th><td></td></tr>
<tr><th id="2024">2024</th><td></td></tr>
<tr><th id="2025">2025</th><td><b>enum</b> <dfn class="type def" id="dmae_cmd_c_dst_enum" title='dmae_cmd_c_dst_enum' data-ref="dmae_cmd_c_dst_enum">dmae_cmd_c_dst_enum</dfn> {</td></tr>
<tr><th id="2026">2026</th><td>	<dfn class="enum" id="dmae_cmd_c_dst_pcie" title='dmae_cmd_c_dst_pcie' data-ref="dmae_cmd_c_dst_pcie">dmae_cmd_c_dst_pcie</dfn>,</td></tr>
<tr><th id="2027">2027</th><td>	<dfn class="enum" id="dmae_cmd_c_dst_grc" title='dmae_cmd_c_dst_grc' data-ref="dmae_cmd_c_dst_grc">dmae_cmd_c_dst_grc</dfn>,</td></tr>
<tr><th id="2028">2028</th><td>	<dfn class="enum" id="MAX_DMAE_CMD_C_DST_ENUM" title='MAX_DMAE_CMD_C_DST_ENUM' data-ref="MAX_DMAE_CMD_C_DST_ENUM">MAX_DMAE_CMD_C_DST_ENUM</dfn></td></tr>
<tr><th id="2029">2029</th><td>};</td></tr>
<tr><th id="2030">2030</th><td></td></tr>
<tr><th id="2031">2031</th><td></td></tr>
<tr><th id="2032">2032</th><td><b>enum</b> <dfn class="type def" id="dmae_cmd_dst_enum" title='dmae_cmd_dst_enum' data-ref="dmae_cmd_dst_enum">dmae_cmd_dst_enum</dfn> {</td></tr>
<tr><th id="2033">2033</th><td>	<dfn class="enum" id="dmae_cmd_dst_none_0" title='dmae_cmd_dst_none_0' data-ref="dmae_cmd_dst_none_0">dmae_cmd_dst_none_0</dfn>,</td></tr>
<tr><th id="2034">2034</th><td>	<dfn class="enum" id="dmae_cmd_dst_pcie" title='dmae_cmd_dst_pcie' data-ref="dmae_cmd_dst_pcie">dmae_cmd_dst_pcie</dfn>,</td></tr>
<tr><th id="2035">2035</th><td>	<dfn class="enum" id="dmae_cmd_dst_grc" title='dmae_cmd_dst_grc' data-ref="dmae_cmd_dst_grc">dmae_cmd_dst_grc</dfn>,</td></tr>
<tr><th id="2036">2036</th><td>	<dfn class="enum" id="dmae_cmd_dst_none_3" title='dmae_cmd_dst_none_3' data-ref="dmae_cmd_dst_none_3">dmae_cmd_dst_none_3</dfn>,</td></tr>
<tr><th id="2037">2037</th><td>	<dfn class="enum" id="MAX_DMAE_CMD_DST_ENUM" title='MAX_DMAE_CMD_DST_ENUM' data-ref="MAX_DMAE_CMD_DST_ENUM">MAX_DMAE_CMD_DST_ENUM</dfn></td></tr>
<tr><th id="2038">2038</th><td>};</td></tr>
<tr><th id="2039">2039</th><td></td></tr>
<tr><th id="2040">2040</th><td></td></tr>
<tr><th id="2041">2041</th><td><b>enum</b> <dfn class="type def" id="dmae_cmd_error_handling_enum" title='dmae_cmd_error_handling_enum' data-ref="dmae_cmd_error_handling_enum">dmae_cmd_error_handling_enum</dfn> {</td></tr>
<tr><th id="2042">2042</th><td><i>/* Send a regular completion (with no error indication) */</i></td></tr>
<tr><th id="2043">2043</th><td>	<dfn class="enum" id="dmae_cmd_error_handling_send_regular_comp" title='dmae_cmd_error_handling_send_regular_comp' data-ref="dmae_cmd_error_handling_send_regular_comp">dmae_cmd_error_handling_send_regular_comp</dfn>,</td></tr>
<tr><th id="2044">2044</th><td><i>/* Send a completion with an error indication (i.e. set bit 31 of the completion</i></td></tr>
<tr><th id="2045">2045</th><td><i> * word)</i></td></tr>
<tr><th id="2046">2046</th><td><i> */</i></td></tr>
<tr><th id="2047">2047</th><td>	<dfn class="enum" id="dmae_cmd_error_handling_send_comp_with_err" title='dmae_cmd_error_handling_send_comp_with_err' data-ref="dmae_cmd_error_handling_send_comp_with_err">dmae_cmd_error_handling_send_comp_with_err</dfn>,</td></tr>
<tr><th id="2048">2048</th><td>	<dfn class="enum" id="dmae_cmd_error_handling_dont_send_comp" title='dmae_cmd_error_handling_dont_send_comp' data-ref="dmae_cmd_error_handling_dont_send_comp">dmae_cmd_error_handling_dont_send_comp</dfn> <i>/* Do not send a completion */</i>,</td></tr>
<tr><th id="2049">2049</th><td>	<dfn class="enum" id="MAX_DMAE_CMD_ERROR_HANDLING_ENUM" title='MAX_DMAE_CMD_ERROR_HANDLING_ENUM' data-ref="MAX_DMAE_CMD_ERROR_HANDLING_ENUM">MAX_DMAE_CMD_ERROR_HANDLING_ENUM</dfn></td></tr>
<tr><th id="2050">2050</th><td>};</td></tr>
<tr><th id="2051">2051</th><td></td></tr>
<tr><th id="2052">2052</th><td></td></tr>
<tr><th id="2053">2053</th><td><b>enum</b> <dfn class="type def" id="dmae_cmd_src_enum" title='dmae_cmd_src_enum' data-ref="dmae_cmd_src_enum">dmae_cmd_src_enum</dfn> {</td></tr>
<tr><th id="2054">2054</th><td>	<dfn class="enum" id="dmae_cmd_src_pcie" title='dmae_cmd_src_pcie' data-ref="dmae_cmd_src_pcie">dmae_cmd_src_pcie</dfn> <i>/* The source is the PCIe */</i>,</td></tr>
<tr><th id="2055">2055</th><td>	<dfn class="enum" id="dmae_cmd_src_grc" title='dmae_cmd_src_grc' data-ref="dmae_cmd_src_grc">dmae_cmd_src_grc</dfn> <i>/* The source is the GRC */</i>,</td></tr>
<tr><th id="2056">2056</th><td>	<dfn class="enum" id="MAX_DMAE_CMD_SRC_ENUM" title='MAX_DMAE_CMD_SRC_ENUM' data-ref="MAX_DMAE_CMD_SRC_ENUM">MAX_DMAE_CMD_SRC_ENUM</dfn></td></tr>
<tr><th id="2057">2057</th><td>};</td></tr>
<tr><th id="2058">2058</th><td></td></tr>
<tr><th id="2059">2059</th><td></td></tr>
<tr><th id="2060">2060</th><td><b>struct</b> <dfn class="type def" id="e4_mstorm_core_conn_ag_ctx" title='e4_mstorm_core_conn_ag_ctx' data-ref="e4_mstorm_core_conn_ag_ctx">e4_mstorm_core_conn_ag_ctx</dfn> {</td></tr>
<tr><th id="2061">2061</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_mstorm_core_conn_ag_ctx::byte0" title='e4_mstorm_core_conn_ag_ctx::byte0' data-ref="e4_mstorm_core_conn_ag_ctx::byte0">byte0</dfn> <i>/* cdu_validation */</i>;</td></tr>
<tr><th id="2062">2062</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_mstorm_core_conn_ag_ctx::byte1" title='e4_mstorm_core_conn_ag_ctx::byte1' data-ref="e4_mstorm_core_conn_ag_ctx::byte1">byte1</dfn> <i>/* state */</i>;</td></tr>
<tr><th id="2063">2063</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_mstorm_core_conn_ag_ctx::flags0" title='e4_mstorm_core_conn_ag_ctx::flags0' data-ref="e4_mstorm_core_conn_ag_ctx::flags0">flags0</dfn>;</td></tr>
<tr><th id="2064">2064</th><td><u>#define <dfn class="macro" id="_M/E4_MSTORM_CORE_CONN_AG_CTX_BIT0_MASK" data-ref="_M/E4_MSTORM_CORE_CONN_AG_CTX_BIT0_MASK">E4_MSTORM_CORE_CONN_AG_CTX_BIT0_MASK</dfn>     0x1 /* exist_in_qm0 */</u></td></tr>
<tr><th id="2065">2065</th><td><u>#define <dfn class="macro" id="_M/E4_MSTORM_CORE_CONN_AG_CTX_BIT0_SHIFT" data-ref="_M/E4_MSTORM_CORE_CONN_AG_CTX_BIT0_SHIFT">E4_MSTORM_CORE_CONN_AG_CTX_BIT0_SHIFT</dfn>    0</u></td></tr>
<tr><th id="2066">2066</th><td><u>#define <dfn class="macro" id="_M/E4_MSTORM_CORE_CONN_AG_CTX_BIT1_MASK" data-ref="_M/E4_MSTORM_CORE_CONN_AG_CTX_BIT1_MASK">E4_MSTORM_CORE_CONN_AG_CTX_BIT1_MASK</dfn>     0x1 /* exist_in_qm1 */</u></td></tr>
<tr><th id="2067">2067</th><td><u>#define <dfn class="macro" id="_M/E4_MSTORM_CORE_CONN_AG_CTX_BIT1_SHIFT" data-ref="_M/E4_MSTORM_CORE_CONN_AG_CTX_BIT1_SHIFT">E4_MSTORM_CORE_CONN_AG_CTX_BIT1_SHIFT</dfn>    1</u></td></tr>
<tr><th id="2068">2068</th><td><u>#define <dfn class="macro" id="_M/E4_MSTORM_CORE_CONN_AG_CTX_CF0_MASK" data-ref="_M/E4_MSTORM_CORE_CONN_AG_CTX_CF0_MASK">E4_MSTORM_CORE_CONN_AG_CTX_CF0_MASK</dfn>      0x3 /* cf0 */</u></td></tr>
<tr><th id="2069">2069</th><td><u>#define <dfn class="macro" id="_M/E4_MSTORM_CORE_CONN_AG_CTX_CF0_SHIFT" data-ref="_M/E4_MSTORM_CORE_CONN_AG_CTX_CF0_SHIFT">E4_MSTORM_CORE_CONN_AG_CTX_CF0_SHIFT</dfn>     2</u></td></tr>
<tr><th id="2070">2070</th><td><u>#define <dfn class="macro" id="_M/E4_MSTORM_CORE_CONN_AG_CTX_CF1_MASK" data-ref="_M/E4_MSTORM_CORE_CONN_AG_CTX_CF1_MASK">E4_MSTORM_CORE_CONN_AG_CTX_CF1_MASK</dfn>      0x3 /* cf1 */</u></td></tr>
<tr><th id="2071">2071</th><td><u>#define <dfn class="macro" id="_M/E4_MSTORM_CORE_CONN_AG_CTX_CF1_SHIFT" data-ref="_M/E4_MSTORM_CORE_CONN_AG_CTX_CF1_SHIFT">E4_MSTORM_CORE_CONN_AG_CTX_CF1_SHIFT</dfn>     4</u></td></tr>
<tr><th id="2072">2072</th><td><u>#define <dfn class="macro" id="_M/E4_MSTORM_CORE_CONN_AG_CTX_CF2_MASK" data-ref="_M/E4_MSTORM_CORE_CONN_AG_CTX_CF2_MASK">E4_MSTORM_CORE_CONN_AG_CTX_CF2_MASK</dfn>      0x3 /* cf2 */</u></td></tr>
<tr><th id="2073">2073</th><td><u>#define <dfn class="macro" id="_M/E4_MSTORM_CORE_CONN_AG_CTX_CF2_SHIFT" data-ref="_M/E4_MSTORM_CORE_CONN_AG_CTX_CF2_SHIFT">E4_MSTORM_CORE_CONN_AG_CTX_CF2_SHIFT</dfn>     6</u></td></tr>
<tr><th id="2074">2074</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_mstorm_core_conn_ag_ctx::flags1" title='e4_mstorm_core_conn_ag_ctx::flags1' data-ref="e4_mstorm_core_conn_ag_ctx::flags1">flags1</dfn>;</td></tr>
<tr><th id="2075">2075</th><td><u>#define <dfn class="macro" id="_M/E4_MSTORM_CORE_CONN_AG_CTX_CF0EN_MASK" data-ref="_M/E4_MSTORM_CORE_CONN_AG_CTX_CF0EN_MASK">E4_MSTORM_CORE_CONN_AG_CTX_CF0EN_MASK</dfn>    0x1 /* cf0en */</u></td></tr>
<tr><th id="2076">2076</th><td><u>#define <dfn class="macro" id="_M/E4_MSTORM_CORE_CONN_AG_CTX_CF0EN_SHIFT" data-ref="_M/E4_MSTORM_CORE_CONN_AG_CTX_CF0EN_SHIFT">E4_MSTORM_CORE_CONN_AG_CTX_CF0EN_SHIFT</dfn>   0</u></td></tr>
<tr><th id="2077">2077</th><td><u>#define <dfn class="macro" id="_M/E4_MSTORM_CORE_CONN_AG_CTX_CF1EN_MASK" data-ref="_M/E4_MSTORM_CORE_CONN_AG_CTX_CF1EN_MASK">E4_MSTORM_CORE_CONN_AG_CTX_CF1EN_MASK</dfn>    0x1 /* cf1en */</u></td></tr>
<tr><th id="2078">2078</th><td><u>#define <dfn class="macro" id="_M/E4_MSTORM_CORE_CONN_AG_CTX_CF1EN_SHIFT" data-ref="_M/E4_MSTORM_CORE_CONN_AG_CTX_CF1EN_SHIFT">E4_MSTORM_CORE_CONN_AG_CTX_CF1EN_SHIFT</dfn>   1</u></td></tr>
<tr><th id="2079">2079</th><td><u>#define <dfn class="macro" id="_M/E4_MSTORM_CORE_CONN_AG_CTX_CF2EN_MASK" data-ref="_M/E4_MSTORM_CORE_CONN_AG_CTX_CF2EN_MASK">E4_MSTORM_CORE_CONN_AG_CTX_CF2EN_MASK</dfn>    0x1 /* cf2en */</u></td></tr>
<tr><th id="2080">2080</th><td><u>#define <dfn class="macro" id="_M/E4_MSTORM_CORE_CONN_AG_CTX_CF2EN_SHIFT" data-ref="_M/E4_MSTORM_CORE_CONN_AG_CTX_CF2EN_SHIFT">E4_MSTORM_CORE_CONN_AG_CTX_CF2EN_SHIFT</dfn>   2</u></td></tr>
<tr><th id="2081">2081</th><td><u>#define <dfn class="macro" id="_M/E4_MSTORM_CORE_CONN_AG_CTX_RULE0EN_MASK" data-ref="_M/E4_MSTORM_CORE_CONN_AG_CTX_RULE0EN_MASK">E4_MSTORM_CORE_CONN_AG_CTX_RULE0EN_MASK</dfn>  0x1 /* rule0en */</u></td></tr>
<tr><th id="2082">2082</th><td><u>#define <dfn class="macro" id="_M/E4_MSTORM_CORE_CONN_AG_CTX_RULE0EN_SHIFT" data-ref="_M/E4_MSTORM_CORE_CONN_AG_CTX_RULE0EN_SHIFT">E4_MSTORM_CORE_CONN_AG_CTX_RULE0EN_SHIFT</dfn> 3</u></td></tr>
<tr><th id="2083">2083</th><td><u>#define <dfn class="macro" id="_M/E4_MSTORM_CORE_CONN_AG_CTX_RULE1EN_MASK" data-ref="_M/E4_MSTORM_CORE_CONN_AG_CTX_RULE1EN_MASK">E4_MSTORM_CORE_CONN_AG_CTX_RULE1EN_MASK</dfn>  0x1 /* rule1en */</u></td></tr>
<tr><th id="2084">2084</th><td><u>#define <dfn class="macro" id="_M/E4_MSTORM_CORE_CONN_AG_CTX_RULE1EN_SHIFT" data-ref="_M/E4_MSTORM_CORE_CONN_AG_CTX_RULE1EN_SHIFT">E4_MSTORM_CORE_CONN_AG_CTX_RULE1EN_SHIFT</dfn> 4</u></td></tr>
<tr><th id="2085">2085</th><td><u>#define <dfn class="macro" id="_M/E4_MSTORM_CORE_CONN_AG_CTX_RULE2EN_MASK" data-ref="_M/E4_MSTORM_CORE_CONN_AG_CTX_RULE2EN_MASK">E4_MSTORM_CORE_CONN_AG_CTX_RULE2EN_MASK</dfn>  0x1 /* rule2en */</u></td></tr>
<tr><th id="2086">2086</th><td><u>#define <dfn class="macro" id="_M/E4_MSTORM_CORE_CONN_AG_CTX_RULE2EN_SHIFT" data-ref="_M/E4_MSTORM_CORE_CONN_AG_CTX_RULE2EN_SHIFT">E4_MSTORM_CORE_CONN_AG_CTX_RULE2EN_SHIFT</dfn> 5</u></td></tr>
<tr><th id="2087">2087</th><td><u>#define <dfn class="macro" id="_M/E4_MSTORM_CORE_CONN_AG_CTX_RULE3EN_MASK" data-ref="_M/E4_MSTORM_CORE_CONN_AG_CTX_RULE3EN_MASK">E4_MSTORM_CORE_CONN_AG_CTX_RULE3EN_MASK</dfn>  0x1 /* rule3en */</u></td></tr>
<tr><th id="2088">2088</th><td><u>#define <dfn class="macro" id="_M/E4_MSTORM_CORE_CONN_AG_CTX_RULE3EN_SHIFT" data-ref="_M/E4_MSTORM_CORE_CONN_AG_CTX_RULE3EN_SHIFT">E4_MSTORM_CORE_CONN_AG_CTX_RULE3EN_SHIFT</dfn> 6</u></td></tr>
<tr><th id="2089">2089</th><td><u>#define <dfn class="macro" id="_M/E4_MSTORM_CORE_CONN_AG_CTX_RULE4EN_MASK" data-ref="_M/E4_MSTORM_CORE_CONN_AG_CTX_RULE4EN_MASK">E4_MSTORM_CORE_CONN_AG_CTX_RULE4EN_MASK</dfn>  0x1 /* rule4en */</u></td></tr>
<tr><th id="2090">2090</th><td><u>#define <dfn class="macro" id="_M/E4_MSTORM_CORE_CONN_AG_CTX_RULE4EN_SHIFT" data-ref="_M/E4_MSTORM_CORE_CONN_AG_CTX_RULE4EN_SHIFT">E4_MSTORM_CORE_CONN_AG_CTX_RULE4EN_SHIFT</dfn> 7</u></td></tr>
<tr><th id="2091">2091</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="e4_mstorm_core_conn_ag_ctx::word0" title='e4_mstorm_core_conn_ag_ctx::word0' data-ref="e4_mstorm_core_conn_ag_ctx::word0">word0</dfn> <i>/* word0 */</i>;</td></tr>
<tr><th id="2092">2092</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="e4_mstorm_core_conn_ag_ctx::word1" title='e4_mstorm_core_conn_ag_ctx::word1' data-ref="e4_mstorm_core_conn_ag_ctx::word1">word1</dfn> <i>/* word1 */</i>;</td></tr>
<tr><th id="2093">2093</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="e4_mstorm_core_conn_ag_ctx::reg0" title='e4_mstorm_core_conn_ag_ctx::reg0' data-ref="e4_mstorm_core_conn_ag_ctx::reg0">reg0</dfn> <i>/* reg0 */</i>;</td></tr>
<tr><th id="2094">2094</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="e4_mstorm_core_conn_ag_ctx::reg1" title='e4_mstorm_core_conn_ag_ctx::reg1' data-ref="e4_mstorm_core_conn_ag_ctx::reg1">reg1</dfn> <i>/* reg1 */</i>;</td></tr>
<tr><th id="2095">2095</th><td>};</td></tr>
<tr><th id="2096">2096</th><td></td></tr>
<tr><th id="2097">2097</th><td></td></tr>
<tr><th id="2098">2098</th><td></td></tr>
<tr><th id="2099">2099</th><td></td></tr>
<tr><th id="2100">2100</th><td></td></tr>
<tr><th id="2101">2101</th><td><b>struct</b> <dfn class="type def" id="e4_ystorm_core_conn_ag_ctx" title='e4_ystorm_core_conn_ag_ctx' data-ref="e4_ystorm_core_conn_ag_ctx">e4_ystorm_core_conn_ag_ctx</dfn> {</td></tr>
<tr><th id="2102">2102</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_ystorm_core_conn_ag_ctx::byte0" title='e4_ystorm_core_conn_ag_ctx::byte0' data-ref="e4_ystorm_core_conn_ag_ctx::byte0">byte0</dfn> <i>/* cdu_validation */</i>;</td></tr>
<tr><th id="2103">2103</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_ystorm_core_conn_ag_ctx::byte1" title='e4_ystorm_core_conn_ag_ctx::byte1' data-ref="e4_ystorm_core_conn_ag_ctx::byte1">byte1</dfn> <i>/* state */</i>;</td></tr>
<tr><th id="2104">2104</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_ystorm_core_conn_ag_ctx::flags0" title='e4_ystorm_core_conn_ag_ctx::flags0' data-ref="e4_ystorm_core_conn_ag_ctx::flags0">flags0</dfn>;</td></tr>
<tr><th id="2105">2105</th><td><u>#define <dfn class="macro" id="_M/E4_YSTORM_CORE_CONN_AG_CTX_BIT0_MASK" data-ref="_M/E4_YSTORM_CORE_CONN_AG_CTX_BIT0_MASK">E4_YSTORM_CORE_CONN_AG_CTX_BIT0_MASK</dfn>     0x1 /* exist_in_qm0 */</u></td></tr>
<tr><th id="2106">2106</th><td><u>#define <dfn class="macro" id="_M/E4_YSTORM_CORE_CONN_AG_CTX_BIT0_SHIFT" data-ref="_M/E4_YSTORM_CORE_CONN_AG_CTX_BIT0_SHIFT">E4_YSTORM_CORE_CONN_AG_CTX_BIT0_SHIFT</dfn>    0</u></td></tr>
<tr><th id="2107">2107</th><td><u>#define <dfn class="macro" id="_M/E4_YSTORM_CORE_CONN_AG_CTX_BIT1_MASK" data-ref="_M/E4_YSTORM_CORE_CONN_AG_CTX_BIT1_MASK">E4_YSTORM_CORE_CONN_AG_CTX_BIT1_MASK</dfn>     0x1 /* exist_in_qm1 */</u></td></tr>
<tr><th id="2108">2108</th><td><u>#define <dfn class="macro" id="_M/E4_YSTORM_CORE_CONN_AG_CTX_BIT1_SHIFT" data-ref="_M/E4_YSTORM_CORE_CONN_AG_CTX_BIT1_SHIFT">E4_YSTORM_CORE_CONN_AG_CTX_BIT1_SHIFT</dfn>    1</u></td></tr>
<tr><th id="2109">2109</th><td><u>#define <dfn class="macro" id="_M/E4_YSTORM_CORE_CONN_AG_CTX_CF0_MASK" data-ref="_M/E4_YSTORM_CORE_CONN_AG_CTX_CF0_MASK">E4_YSTORM_CORE_CONN_AG_CTX_CF0_MASK</dfn>      0x3 /* cf0 */</u></td></tr>
<tr><th id="2110">2110</th><td><u>#define <dfn class="macro" id="_M/E4_YSTORM_CORE_CONN_AG_CTX_CF0_SHIFT" data-ref="_M/E4_YSTORM_CORE_CONN_AG_CTX_CF0_SHIFT">E4_YSTORM_CORE_CONN_AG_CTX_CF0_SHIFT</dfn>     2</u></td></tr>
<tr><th id="2111">2111</th><td><u>#define <dfn class="macro" id="_M/E4_YSTORM_CORE_CONN_AG_CTX_CF1_MASK" data-ref="_M/E4_YSTORM_CORE_CONN_AG_CTX_CF1_MASK">E4_YSTORM_CORE_CONN_AG_CTX_CF1_MASK</dfn>      0x3 /* cf1 */</u></td></tr>
<tr><th id="2112">2112</th><td><u>#define <dfn class="macro" id="_M/E4_YSTORM_CORE_CONN_AG_CTX_CF1_SHIFT" data-ref="_M/E4_YSTORM_CORE_CONN_AG_CTX_CF1_SHIFT">E4_YSTORM_CORE_CONN_AG_CTX_CF1_SHIFT</dfn>     4</u></td></tr>
<tr><th id="2113">2113</th><td><u>#define <dfn class="macro" id="_M/E4_YSTORM_CORE_CONN_AG_CTX_CF2_MASK" data-ref="_M/E4_YSTORM_CORE_CONN_AG_CTX_CF2_MASK">E4_YSTORM_CORE_CONN_AG_CTX_CF2_MASK</dfn>      0x3 /* cf2 */</u></td></tr>
<tr><th id="2114">2114</th><td><u>#define <dfn class="macro" id="_M/E4_YSTORM_CORE_CONN_AG_CTX_CF2_SHIFT" data-ref="_M/E4_YSTORM_CORE_CONN_AG_CTX_CF2_SHIFT">E4_YSTORM_CORE_CONN_AG_CTX_CF2_SHIFT</dfn>     6</u></td></tr>
<tr><th id="2115">2115</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_ystorm_core_conn_ag_ctx::flags1" title='e4_ystorm_core_conn_ag_ctx::flags1' data-ref="e4_ystorm_core_conn_ag_ctx::flags1">flags1</dfn>;</td></tr>
<tr><th id="2116">2116</th><td><u>#define <dfn class="macro" id="_M/E4_YSTORM_CORE_CONN_AG_CTX_CF0EN_MASK" data-ref="_M/E4_YSTORM_CORE_CONN_AG_CTX_CF0EN_MASK">E4_YSTORM_CORE_CONN_AG_CTX_CF0EN_MASK</dfn>    0x1 /* cf0en */</u></td></tr>
<tr><th id="2117">2117</th><td><u>#define <dfn class="macro" id="_M/E4_YSTORM_CORE_CONN_AG_CTX_CF0EN_SHIFT" data-ref="_M/E4_YSTORM_CORE_CONN_AG_CTX_CF0EN_SHIFT">E4_YSTORM_CORE_CONN_AG_CTX_CF0EN_SHIFT</dfn>   0</u></td></tr>
<tr><th id="2118">2118</th><td><u>#define <dfn class="macro" id="_M/E4_YSTORM_CORE_CONN_AG_CTX_CF1EN_MASK" data-ref="_M/E4_YSTORM_CORE_CONN_AG_CTX_CF1EN_MASK">E4_YSTORM_CORE_CONN_AG_CTX_CF1EN_MASK</dfn>    0x1 /* cf1en */</u></td></tr>
<tr><th id="2119">2119</th><td><u>#define <dfn class="macro" id="_M/E4_YSTORM_CORE_CONN_AG_CTX_CF1EN_SHIFT" data-ref="_M/E4_YSTORM_CORE_CONN_AG_CTX_CF1EN_SHIFT">E4_YSTORM_CORE_CONN_AG_CTX_CF1EN_SHIFT</dfn>   1</u></td></tr>
<tr><th id="2120">2120</th><td><u>#define <dfn class="macro" id="_M/E4_YSTORM_CORE_CONN_AG_CTX_CF2EN_MASK" data-ref="_M/E4_YSTORM_CORE_CONN_AG_CTX_CF2EN_MASK">E4_YSTORM_CORE_CONN_AG_CTX_CF2EN_MASK</dfn>    0x1 /* cf2en */</u></td></tr>
<tr><th id="2121">2121</th><td><u>#define <dfn class="macro" id="_M/E4_YSTORM_CORE_CONN_AG_CTX_CF2EN_SHIFT" data-ref="_M/E4_YSTORM_CORE_CONN_AG_CTX_CF2EN_SHIFT">E4_YSTORM_CORE_CONN_AG_CTX_CF2EN_SHIFT</dfn>   2</u></td></tr>
<tr><th id="2122">2122</th><td><u>#define <dfn class="macro" id="_M/E4_YSTORM_CORE_CONN_AG_CTX_RULE0EN_MASK" data-ref="_M/E4_YSTORM_CORE_CONN_AG_CTX_RULE0EN_MASK">E4_YSTORM_CORE_CONN_AG_CTX_RULE0EN_MASK</dfn>  0x1 /* rule0en */</u></td></tr>
<tr><th id="2123">2123</th><td><u>#define <dfn class="macro" id="_M/E4_YSTORM_CORE_CONN_AG_CTX_RULE0EN_SHIFT" data-ref="_M/E4_YSTORM_CORE_CONN_AG_CTX_RULE0EN_SHIFT">E4_YSTORM_CORE_CONN_AG_CTX_RULE0EN_SHIFT</dfn> 3</u></td></tr>
<tr><th id="2124">2124</th><td><u>#define <dfn class="macro" id="_M/E4_YSTORM_CORE_CONN_AG_CTX_RULE1EN_MASK" data-ref="_M/E4_YSTORM_CORE_CONN_AG_CTX_RULE1EN_MASK">E4_YSTORM_CORE_CONN_AG_CTX_RULE1EN_MASK</dfn>  0x1 /* rule1en */</u></td></tr>
<tr><th id="2125">2125</th><td><u>#define <dfn class="macro" id="_M/E4_YSTORM_CORE_CONN_AG_CTX_RULE1EN_SHIFT" data-ref="_M/E4_YSTORM_CORE_CONN_AG_CTX_RULE1EN_SHIFT">E4_YSTORM_CORE_CONN_AG_CTX_RULE1EN_SHIFT</dfn> 4</u></td></tr>
<tr><th id="2126">2126</th><td><u>#define <dfn class="macro" id="_M/E4_YSTORM_CORE_CONN_AG_CTX_RULE2EN_MASK" data-ref="_M/E4_YSTORM_CORE_CONN_AG_CTX_RULE2EN_MASK">E4_YSTORM_CORE_CONN_AG_CTX_RULE2EN_MASK</dfn>  0x1 /* rule2en */</u></td></tr>
<tr><th id="2127">2127</th><td><u>#define <dfn class="macro" id="_M/E4_YSTORM_CORE_CONN_AG_CTX_RULE2EN_SHIFT" data-ref="_M/E4_YSTORM_CORE_CONN_AG_CTX_RULE2EN_SHIFT">E4_YSTORM_CORE_CONN_AG_CTX_RULE2EN_SHIFT</dfn> 5</u></td></tr>
<tr><th id="2128">2128</th><td><u>#define <dfn class="macro" id="_M/E4_YSTORM_CORE_CONN_AG_CTX_RULE3EN_MASK" data-ref="_M/E4_YSTORM_CORE_CONN_AG_CTX_RULE3EN_MASK">E4_YSTORM_CORE_CONN_AG_CTX_RULE3EN_MASK</dfn>  0x1 /* rule3en */</u></td></tr>
<tr><th id="2129">2129</th><td><u>#define <dfn class="macro" id="_M/E4_YSTORM_CORE_CONN_AG_CTX_RULE3EN_SHIFT" data-ref="_M/E4_YSTORM_CORE_CONN_AG_CTX_RULE3EN_SHIFT">E4_YSTORM_CORE_CONN_AG_CTX_RULE3EN_SHIFT</dfn> 6</u></td></tr>
<tr><th id="2130">2130</th><td><u>#define <dfn class="macro" id="_M/E4_YSTORM_CORE_CONN_AG_CTX_RULE4EN_MASK" data-ref="_M/E4_YSTORM_CORE_CONN_AG_CTX_RULE4EN_MASK">E4_YSTORM_CORE_CONN_AG_CTX_RULE4EN_MASK</dfn>  0x1 /* rule4en */</u></td></tr>
<tr><th id="2131">2131</th><td><u>#define <dfn class="macro" id="_M/E4_YSTORM_CORE_CONN_AG_CTX_RULE4EN_SHIFT" data-ref="_M/E4_YSTORM_CORE_CONN_AG_CTX_RULE4EN_SHIFT">E4_YSTORM_CORE_CONN_AG_CTX_RULE4EN_SHIFT</dfn> 7</u></td></tr>
<tr><th id="2132">2132</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_ystorm_core_conn_ag_ctx::byte2" title='e4_ystorm_core_conn_ag_ctx::byte2' data-ref="e4_ystorm_core_conn_ag_ctx::byte2">byte2</dfn> <i>/* byte2 */</i>;</td></tr>
<tr><th id="2133">2133</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="e4_ystorm_core_conn_ag_ctx::byte3" title='e4_ystorm_core_conn_ag_ctx::byte3' data-ref="e4_ystorm_core_conn_ag_ctx::byte3">byte3</dfn> <i>/* byte3 */</i>;</td></tr>
<tr><th id="2134">2134</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="e4_ystorm_core_conn_ag_ctx::word0" title='e4_ystorm_core_conn_ag_ctx::word0' data-ref="e4_ystorm_core_conn_ag_ctx::word0">word0</dfn> <i>/* word0 */</i>;</td></tr>
<tr><th id="2135">2135</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="e4_ystorm_core_conn_ag_ctx::reg0" title='e4_ystorm_core_conn_ag_ctx::reg0' data-ref="e4_ystorm_core_conn_ag_ctx::reg0">reg0</dfn> <i>/* reg0 */</i>;</td></tr>
<tr><th id="2136">2136</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="e4_ystorm_core_conn_ag_ctx::reg1" title='e4_ystorm_core_conn_ag_ctx::reg1' data-ref="e4_ystorm_core_conn_ag_ctx::reg1">reg1</dfn> <i>/* reg1 */</i>;</td></tr>
<tr><th id="2137">2137</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="e4_ystorm_core_conn_ag_ctx::word1" title='e4_ystorm_core_conn_ag_ctx::word1' data-ref="e4_ystorm_core_conn_ag_ctx::word1">word1</dfn> <i>/* word1 */</i>;</td></tr>
<tr><th id="2138">2138</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="e4_ystorm_core_conn_ag_ctx::word2" title='e4_ystorm_core_conn_ag_ctx::word2' data-ref="e4_ystorm_core_conn_ag_ctx::word2">word2</dfn> <i>/* word2 */</i>;</td></tr>
<tr><th id="2139">2139</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="e4_ystorm_core_conn_ag_ctx::word3" title='e4_ystorm_core_conn_ag_ctx::word3' data-ref="e4_ystorm_core_conn_ag_ctx::word3">word3</dfn> <i>/* word3 */</i>;</td></tr>
<tr><th id="2140">2140</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="e4_ystorm_core_conn_ag_ctx::word4" title='e4_ystorm_core_conn_ag_ctx::word4' data-ref="e4_ystorm_core_conn_ag_ctx::word4">word4</dfn> <i>/* word4 */</i>;</td></tr>
<tr><th id="2141">2141</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="e4_ystorm_core_conn_ag_ctx::reg2" title='e4_ystorm_core_conn_ag_ctx::reg2' data-ref="e4_ystorm_core_conn_ag_ctx::reg2">reg2</dfn> <i>/* reg2 */</i>;</td></tr>
<tr><th id="2142">2142</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="e4_ystorm_core_conn_ag_ctx::reg3" title='e4_ystorm_core_conn_ag_ctx::reg3' data-ref="e4_ystorm_core_conn_ag_ctx::reg3">reg3</dfn> <i>/* reg3 */</i>;</td></tr>
<tr><th id="2143">2143</th><td>};</td></tr>
<tr><th id="2144">2144</th><td></td></tr>
<tr><th id="2145">2145</th><td></td></tr>
<tr><th id="2146">2146</th><td><b>struct</b> <dfn class="type def" id="fw_asserts_ram_section" title='fw_asserts_ram_section' data-ref="fw_asserts_ram_section">fw_asserts_ram_section</dfn> {</td></tr>
<tr><th id="2147">2147</th><td><i>/* The offset of the section in the RAM in RAM lines (64-bit units) */</i></td></tr>
<tr><th id="2148">2148</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="fw_asserts_ram_section::section_ram_line_offset" title='fw_asserts_ram_section::section_ram_line_offset' data-ref="fw_asserts_ram_section::section_ram_line_offset">section_ram_line_offset</dfn>;</td></tr>
<tr><th id="2149">2149</th><td><i>/* The size of the section in RAM lines (64-bit units) */</i></td></tr>
<tr><th id="2150">2150</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="fw_asserts_ram_section::section_ram_line_size" title='fw_asserts_ram_section::section_ram_line_size' data-ref="fw_asserts_ram_section::section_ram_line_size">section_ram_line_size</dfn>;</td></tr>
<tr><th id="2151">2151</th><td><i>/* The offset of the asserts list within the section in dwords */</i></td></tr>
<tr><th id="2152">2152</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="fw_asserts_ram_section::list_dword_offset" title='fw_asserts_ram_section::list_dword_offset' data-ref="fw_asserts_ram_section::list_dword_offset">list_dword_offset</dfn>;</td></tr>
<tr><th id="2153">2153</th><td><i>/* The size of an assert list element in dwords */</i></td></tr>
<tr><th id="2154">2154</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="fw_asserts_ram_section::list_element_dword_size" title='fw_asserts_ram_section::list_element_dword_size' data-ref="fw_asserts_ram_section::list_element_dword_size">list_element_dword_size</dfn>;</td></tr>
<tr><th id="2155">2155</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="fw_asserts_ram_section::list_num_elements" title='fw_asserts_ram_section::list_num_elements' data-ref="fw_asserts_ram_section::list_num_elements">list_num_elements</dfn> <i>/* The number of elements in the asserts list */</i>;</td></tr>
<tr><th id="2156">2156</th><td><i>/* The offset of the next list index field within the section in dwords */</i></td></tr>
<tr><th id="2157">2157</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="fw_asserts_ram_section::list_next_index_dword_offset" title='fw_asserts_ram_section::list_next_index_dword_offset' data-ref="fw_asserts_ram_section::list_next_index_dword_offset">list_next_index_dword_offset</dfn>;</td></tr>
<tr><th id="2158">2158</th><td>};</td></tr>
<tr><th id="2159">2159</th><td></td></tr>
<tr><th id="2160">2160</th><td></td></tr>
<tr><th id="2161">2161</th><td><b>struct</b> <dfn class="type def" id="fw_ver_num" title='fw_ver_num' data-ref="fw_ver_num">fw_ver_num</dfn> {</td></tr>
<tr><th id="2162">2162</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="fw_ver_num::major" title='fw_ver_num::major' data-ref="fw_ver_num::major">major</dfn> <i>/* Firmware major version number */</i>;</td></tr>
<tr><th id="2163">2163</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="fw_ver_num::minor" title='fw_ver_num::minor' data-ref="fw_ver_num::minor">minor</dfn> <i>/* Firmware minor version number */</i>;</td></tr>
<tr><th id="2164">2164</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="fw_ver_num::rev" title='fw_ver_num::rev' data-ref="fw_ver_num::rev">rev</dfn> <i>/* Firmware revision version number */</i>;</td></tr>
<tr><th id="2165">2165</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="fw_ver_num::eng" title='fw_ver_num::eng' data-ref="fw_ver_num::eng">eng</dfn> <i>/* Firmware engineering version number (for bootleg versions) */</i>;</td></tr>
<tr><th id="2166">2166</th><td>};</td></tr>
<tr><th id="2167">2167</th><td></td></tr>
<tr><th id="2168">2168</th><td><b>struct</b> <dfn class="type def" id="fw_ver_info" title='fw_ver_info' data-ref="fw_ver_info">fw_ver_info</dfn> {</td></tr>
<tr><th id="2169">2169</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="fw_ver_info::tools_ver" title='fw_ver_info::tools_ver' data-ref="fw_ver_info::tools_ver">tools_ver</dfn> <i>/* Tools version number */</i>;</td></tr>
<tr><th id="2170">2170</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="fw_ver_info::image_id" title='fw_ver_info::image_id' data-ref="fw_ver_info::image_id">image_id</dfn> <i>/* FW image ID (e.g. main, l2b, kuku) */</i>;</td></tr>
<tr><th id="2171">2171</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="fw_ver_info::reserved1" title='fw_ver_info::reserved1' data-ref="fw_ver_info::reserved1">reserved1</dfn>;</td></tr>
<tr><th id="2172">2172</th><td>	<b>struct</b> <a class="type" href="#fw_ver_num" title='fw_ver_num' data-ref="fw_ver_num">fw_ver_num</a> <dfn class="decl field" id="fw_ver_info::num" title='fw_ver_info::num' data-ref="fw_ver_info::num">num</dfn> <i>/* FW version number */</i>;</td></tr>
<tr><th id="2173">2173</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="fw_ver_info::timestamp" title='fw_ver_info::timestamp' data-ref="fw_ver_info::timestamp">timestamp</dfn> <i>/* FW Timestamp in unix time  (sec. since 1970) */</i>;</td></tr>
<tr><th id="2174">2174</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="fw_ver_info::reserved2" title='fw_ver_info::reserved2' data-ref="fw_ver_info::reserved2">reserved2</dfn>;</td></tr>
<tr><th id="2175">2175</th><td>};</td></tr>
<tr><th id="2176">2176</th><td></td></tr>
<tr><th id="2177">2177</th><td><b>struct</b> <dfn class="type def" id="fw_info" title='fw_info' data-ref="fw_info">fw_info</dfn> {</td></tr>
<tr><th id="2178">2178</th><td>	<b>struct</b> <a class="type" href="#fw_ver_info" title='fw_ver_info' data-ref="fw_ver_info">fw_ver_info</a> <dfn class="decl field" id="fw_info::ver" title='fw_info::ver' data-ref="fw_info::ver">ver</dfn> <i>/* FW version information */</i>;</td></tr>
<tr><th id="2179">2179</th><td><i>/* Info regarding the FW asserts section in the Storm RAM */</i></td></tr>
<tr><th id="2180">2180</th><td>	<b>struct</b> <a class="type" href="#fw_asserts_ram_section" title='fw_asserts_ram_section' data-ref="fw_asserts_ram_section">fw_asserts_ram_section</a> <dfn class="decl field" id="fw_info::fw_asserts_section" title='fw_info::fw_asserts_section' data-ref="fw_info::fw_asserts_section">fw_asserts_section</dfn>;</td></tr>
<tr><th id="2181">2181</th><td>};</td></tr>
<tr><th id="2182">2182</th><td></td></tr>
<tr><th id="2183">2183</th><td></td></tr>
<tr><th id="2184">2184</th><td><b>struct</b> <dfn class="type def" id="fw_info_location" title='fw_info_location' data-ref="fw_info_location">fw_info_location</dfn> {</td></tr>
<tr><th id="2185">2185</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="fw_info_location::grc_addr" title='fw_info_location::grc_addr' data-ref="fw_info_location::grc_addr">grc_addr</dfn> <i>/* GRC address where the fw_info struct is located. */</i>;</td></tr>
<tr><th id="2186">2186</th><td><i>/* Size of the fw_info structure (thats located at the grc_addr). */</i></td></tr>
<tr><th id="2187">2187</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="fw_info_location::size" title='fw_info_location::size' data-ref="fw_info_location::size">size</dfn>;</td></tr>
<tr><th id="2188">2188</th><td>};</td></tr>
<tr><th id="2189">2189</th><td></td></tr>
<tr><th id="2190">2190</th><td></td></tr>
<tr><th id="2191">2191</th><td></td></tr>
<tr><th id="2192">2192</th><td></td></tr>
<tr><th id="2193">2193</th><td><i>/*</i></td></tr>
<tr><th id="2194">2194</th><td><i> * IGU cleanup command</i></td></tr>
<tr><th id="2195">2195</th><td><i> */</i></td></tr>
<tr><th id="2196">2196</th><td><b>struct</b> <dfn class="type def" id="igu_cleanup" title='igu_cleanup' data-ref="igu_cleanup">igu_cleanup</dfn> {</td></tr>
<tr><th id="2197">2197</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="igu_cleanup::sb_id_and_flags" title='igu_cleanup::sb_id_and_flags' data-ref="igu_cleanup::sb_id_and_flags">sb_id_and_flags</dfn>;</td></tr>
<tr><th id="2198">2198</th><td><u>#define <dfn class="macro" id="_M/IGU_CLEANUP_RESERVED0_MASK" data-ref="_M/IGU_CLEANUP_RESERVED0_MASK">IGU_CLEANUP_RESERVED0_MASK</dfn>     0x7FFFFFF</u></td></tr>
<tr><th id="2199">2199</th><td><u>#define <dfn class="macro" id="_M/IGU_CLEANUP_RESERVED0_SHIFT" data-ref="_M/IGU_CLEANUP_RESERVED0_SHIFT">IGU_CLEANUP_RESERVED0_SHIFT</dfn>    0</u></td></tr>
<tr><th id="2200">2200</th><td><i>/* cleanup clear - 0, set - 1 */</i></td></tr>
<tr><th id="2201">2201</th><td><u>#define <dfn class="macro" id="_M/IGU_CLEANUP_CLEANUP_SET_MASK" data-ref="_M/IGU_CLEANUP_CLEANUP_SET_MASK">IGU_CLEANUP_CLEANUP_SET_MASK</dfn>   0x1</u></td></tr>
<tr><th id="2202">2202</th><td><u>#define <dfn class="macro" id="_M/IGU_CLEANUP_CLEANUP_SET_SHIFT" data-ref="_M/IGU_CLEANUP_CLEANUP_SET_SHIFT">IGU_CLEANUP_CLEANUP_SET_SHIFT</dfn>  27</u></td></tr>
<tr><th id="2203">2203</th><td><u>#define <dfn class="macro" id="_M/IGU_CLEANUP_CLEANUP_TYPE_MASK" data-ref="_M/IGU_CLEANUP_CLEANUP_TYPE_MASK">IGU_CLEANUP_CLEANUP_TYPE_MASK</dfn>  0x7</u></td></tr>
<tr><th id="2204">2204</th><td><u>#define <dfn class="macro" id="_M/IGU_CLEANUP_CLEANUP_TYPE_SHIFT" data-ref="_M/IGU_CLEANUP_CLEANUP_TYPE_SHIFT">IGU_CLEANUP_CLEANUP_TYPE_SHIFT</dfn> 28</u></td></tr>
<tr><th id="2205">2205</th><td><i>/* must always be set (use enum command_type_bit) */</i></td></tr>
<tr><th id="2206">2206</th><td><u>#define <dfn class="macro" id="_M/IGU_CLEANUP_COMMAND_TYPE_MASK" data-ref="_M/IGU_CLEANUP_COMMAND_TYPE_MASK">IGU_CLEANUP_COMMAND_TYPE_MASK</dfn>  0x1</u></td></tr>
<tr><th id="2207">2207</th><td><u>#define <dfn class="macro" id="_M/IGU_CLEANUP_COMMAND_TYPE_SHIFT" data-ref="_M/IGU_CLEANUP_COMMAND_TYPE_SHIFT">IGU_CLEANUP_COMMAND_TYPE_SHIFT</dfn> 31</u></td></tr>
<tr><th id="2208">2208</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="igu_cleanup::reserved1" title='igu_cleanup::reserved1' data-ref="igu_cleanup::reserved1">reserved1</dfn>;</td></tr>
<tr><th id="2209">2209</th><td>};</td></tr>
<tr><th id="2210">2210</th><td></td></tr>
<tr><th id="2211">2211</th><td></td></tr>
<tr><th id="2212">2212</th><td><i>/*</i></td></tr>
<tr><th id="2213">2213</th><td><i> * IGU firmware driver command</i></td></tr>
<tr><th id="2214">2214</th><td><i> */</i></td></tr>
<tr><th id="2215">2215</th><td><b>union</b> <dfn class="type def" id="igu_command" title='igu_command' data-ref="igu_command">igu_command</dfn> {</td></tr>
<tr><th id="2216">2216</th><td>	<b>struct</b> <a class="type" href="common_hsi.h.html#igu_prod_cons_update" title='igu_prod_cons_update' data-ref="igu_prod_cons_update">igu_prod_cons_update</a> <dfn class="decl field" id="igu_command::prod_cons_update" title='igu_command::prod_cons_update' data-ref="igu_command::prod_cons_update">prod_cons_update</dfn>;</td></tr>
<tr><th id="2217">2217</th><td>	<b>struct</b> <a class="type" href="#igu_cleanup" title='igu_cleanup' data-ref="igu_cleanup">igu_cleanup</a> <dfn class="decl field" id="igu_command::cleanup" title='igu_command::cleanup' data-ref="igu_command::cleanup">cleanup</dfn>;</td></tr>
<tr><th id="2218">2218</th><td>};</td></tr>
<tr><th id="2219">2219</th><td></td></tr>
<tr><th id="2220">2220</th><td></td></tr>
<tr><th id="2221">2221</th><td><i>/*</i></td></tr>
<tr><th id="2222">2222</th><td><i> * IGU firmware driver command</i></td></tr>
<tr><th id="2223">2223</th><td><i> */</i></td></tr>
<tr><th id="2224">2224</th><td><b>struct</b> <dfn class="type def" id="igu_command_reg_ctrl" title='igu_command_reg_ctrl' data-ref="igu_command_reg_ctrl">igu_command_reg_ctrl</dfn> {</td></tr>
<tr><th id="2225">2225</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="igu_command_reg_ctrl::opaque_fid" title='igu_command_reg_ctrl::opaque_fid' data-ref="igu_command_reg_ctrl::opaque_fid">opaque_fid</dfn>;</td></tr>
<tr><th id="2226">2226</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="igu_command_reg_ctrl::igu_command_reg_ctrl_fields" title='igu_command_reg_ctrl::igu_command_reg_ctrl_fields' data-ref="igu_command_reg_ctrl::igu_command_reg_ctrl_fields">igu_command_reg_ctrl_fields</dfn>;</td></tr>
<tr><th id="2227">2227</th><td><u>#define <dfn class="macro" id="_M/IGU_COMMAND_REG_CTRL_PXP_BAR_ADDR_MASK" data-ref="_M/IGU_COMMAND_REG_CTRL_PXP_BAR_ADDR_MASK">IGU_COMMAND_REG_CTRL_PXP_BAR_ADDR_MASK</dfn>  0xFFF</u></td></tr>
<tr><th id="2228">2228</th><td><u>#define <dfn class="macro" id="_M/IGU_COMMAND_REG_CTRL_PXP_BAR_ADDR_SHIFT" data-ref="_M/IGU_COMMAND_REG_CTRL_PXP_BAR_ADDR_SHIFT">IGU_COMMAND_REG_CTRL_PXP_BAR_ADDR_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2229">2229</th><td><u>#define <dfn class="macro" id="_M/IGU_COMMAND_REG_CTRL_RESERVED_MASK" data-ref="_M/IGU_COMMAND_REG_CTRL_RESERVED_MASK">IGU_COMMAND_REG_CTRL_RESERVED_MASK</dfn>      0x7</u></td></tr>
<tr><th id="2230">2230</th><td><u>#define <dfn class="macro" id="_M/IGU_COMMAND_REG_CTRL_RESERVED_SHIFT" data-ref="_M/IGU_COMMAND_REG_CTRL_RESERVED_SHIFT">IGU_COMMAND_REG_CTRL_RESERVED_SHIFT</dfn>     12</u></td></tr>
<tr><th id="2231">2231</th><td><i>/* command typ: 0 - read, 1 - write */</i></td></tr>
<tr><th id="2232">2232</th><td><u>#define <dfn class="macro" id="_M/IGU_COMMAND_REG_CTRL_COMMAND_TYPE_MASK" data-ref="_M/IGU_COMMAND_REG_CTRL_COMMAND_TYPE_MASK">IGU_COMMAND_REG_CTRL_COMMAND_TYPE_MASK</dfn>  0x1</u></td></tr>
<tr><th id="2233">2233</th><td><u>#define <dfn class="macro" id="_M/IGU_COMMAND_REG_CTRL_COMMAND_TYPE_SHIFT" data-ref="_M/IGU_COMMAND_REG_CTRL_COMMAND_TYPE_SHIFT">IGU_COMMAND_REG_CTRL_COMMAND_TYPE_SHIFT</dfn> 15</u></td></tr>
<tr><th id="2234">2234</th><td>};</td></tr>
<tr><th id="2235">2235</th><td></td></tr>
<tr><th id="2236">2236</th><td></td></tr>
<tr><th id="2237">2237</th><td><i>/*</i></td></tr>
<tr><th id="2238">2238</th><td><i> * IGU mapping line structure</i></td></tr>
<tr><th id="2239">2239</th><td><i> */</i></td></tr>
<tr><th id="2240">2240</th><td><b>struct</b> <dfn class="type def" id="igu_mapping_line" title='igu_mapping_line' data-ref="igu_mapping_line">igu_mapping_line</dfn> {</td></tr>
<tr><th id="2241">2241</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="igu_mapping_line::igu_mapping_line_fields" title='igu_mapping_line::igu_mapping_line_fields' data-ref="igu_mapping_line::igu_mapping_line_fields">igu_mapping_line_fields</dfn>;</td></tr>
<tr><th id="2242">2242</th><td><u>#define <dfn class="macro" id="_M/IGU_MAPPING_LINE_VALID_MASK" data-ref="_M/IGU_MAPPING_LINE_VALID_MASK">IGU_MAPPING_LINE_VALID_MASK</dfn>            0x1</u></td></tr>
<tr><th id="2243">2243</th><td><u>#define <dfn class="macro" id="_M/IGU_MAPPING_LINE_VALID_SHIFT" data-ref="_M/IGU_MAPPING_LINE_VALID_SHIFT">IGU_MAPPING_LINE_VALID_SHIFT</dfn>           0</u></td></tr>
<tr><th id="2244">2244</th><td><u>#define <dfn class="macro" id="_M/IGU_MAPPING_LINE_VECTOR_NUMBER_MASK" data-ref="_M/IGU_MAPPING_LINE_VECTOR_NUMBER_MASK">IGU_MAPPING_LINE_VECTOR_NUMBER_MASK</dfn>    0xFF</u></td></tr>
<tr><th id="2245">2245</th><td><u>#define <dfn class="macro" id="_M/IGU_MAPPING_LINE_VECTOR_NUMBER_SHIFT" data-ref="_M/IGU_MAPPING_LINE_VECTOR_NUMBER_SHIFT">IGU_MAPPING_LINE_VECTOR_NUMBER_SHIFT</dfn>   1</u></td></tr>
<tr><th id="2246">2246</th><td><i>/* In BB: VF-0-120, PF-0-7; In K2: VF-0-191, PF-0-15 */</i></td></tr>
<tr><th id="2247">2247</th><td><u>#define <dfn class="macro" id="_M/IGU_MAPPING_LINE_FUNCTION_NUMBER_MASK" data-ref="_M/IGU_MAPPING_LINE_FUNCTION_NUMBER_MASK">IGU_MAPPING_LINE_FUNCTION_NUMBER_MASK</dfn>  0xFF</u></td></tr>
<tr><th id="2248">2248</th><td><u>#define <dfn class="macro" id="_M/IGU_MAPPING_LINE_FUNCTION_NUMBER_SHIFT" data-ref="_M/IGU_MAPPING_LINE_FUNCTION_NUMBER_SHIFT">IGU_MAPPING_LINE_FUNCTION_NUMBER_SHIFT</dfn> 9</u></td></tr>
<tr><th id="2249">2249</th><td><u>#define <dfn class="macro" id="_M/IGU_MAPPING_LINE_PF_VALID_MASK" data-ref="_M/IGU_MAPPING_LINE_PF_VALID_MASK">IGU_MAPPING_LINE_PF_VALID_MASK</dfn>         0x1 /* PF-1, VF-0 */</u></td></tr>
<tr><th id="2250">2250</th><td><u>#define <dfn class="macro" id="_M/IGU_MAPPING_LINE_PF_VALID_SHIFT" data-ref="_M/IGU_MAPPING_LINE_PF_VALID_SHIFT">IGU_MAPPING_LINE_PF_VALID_SHIFT</dfn>        17</u></td></tr>
<tr><th id="2251">2251</th><td><u>#define <dfn class="macro" id="_M/IGU_MAPPING_LINE_IPS_GROUP_MASK" data-ref="_M/IGU_MAPPING_LINE_IPS_GROUP_MASK">IGU_MAPPING_LINE_IPS_GROUP_MASK</dfn>        0x3F</u></td></tr>
<tr><th id="2252">2252</th><td><u>#define <dfn class="macro" id="_M/IGU_MAPPING_LINE_IPS_GROUP_SHIFT" data-ref="_M/IGU_MAPPING_LINE_IPS_GROUP_SHIFT">IGU_MAPPING_LINE_IPS_GROUP_SHIFT</dfn>       18</u></td></tr>
<tr><th id="2253">2253</th><td><u>#define <dfn class="macro" id="_M/IGU_MAPPING_LINE_RESERVED_MASK" data-ref="_M/IGU_MAPPING_LINE_RESERVED_MASK">IGU_MAPPING_LINE_RESERVED_MASK</dfn>         0xFF</u></td></tr>
<tr><th id="2254">2254</th><td><u>#define <dfn class="macro" id="_M/IGU_MAPPING_LINE_RESERVED_SHIFT" data-ref="_M/IGU_MAPPING_LINE_RESERVED_SHIFT">IGU_MAPPING_LINE_RESERVED_SHIFT</dfn>        24</u></td></tr>
<tr><th id="2255">2255</th><td>};</td></tr>
<tr><th id="2256">2256</th><td></td></tr>
<tr><th id="2257">2257</th><td></td></tr>
<tr><th id="2258">2258</th><td><i>/*</i></td></tr>
<tr><th id="2259">2259</th><td><i> * IGU MSIX line structure</i></td></tr>
<tr><th id="2260">2260</th><td><i> */</i></td></tr>
<tr><th id="2261">2261</th><td><b>struct</b> <dfn class="type def" id="igu_msix_vector" title='igu_msix_vector' data-ref="igu_msix_vector">igu_msix_vector</dfn> {</td></tr>
<tr><th id="2262">2262</th><td>	<b>struct</b> <a class="type" href="common_hsi.h.html#regpair" title='regpair' data-ref="regpair">regpair</a> <dfn class="decl field" id="igu_msix_vector::address" title='igu_msix_vector::address' data-ref="igu_msix_vector::address">address</dfn>;</td></tr>
<tr><th id="2263">2263</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="igu_msix_vector::data" title='igu_msix_vector::data' data-ref="igu_msix_vector::data">data</dfn>;</td></tr>
<tr><th id="2264">2264</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="igu_msix_vector::msix_vector_fields" title='igu_msix_vector::msix_vector_fields' data-ref="igu_msix_vector::msix_vector_fields">msix_vector_fields</dfn>;</td></tr>
<tr><th id="2265">2265</th><td><u>#define <dfn class="macro" id="_M/IGU_MSIX_VECTOR_MASK_BIT_MASK" data-ref="_M/IGU_MSIX_VECTOR_MASK_BIT_MASK">IGU_MSIX_VECTOR_MASK_BIT_MASK</dfn>      0x1</u></td></tr>
<tr><th id="2266">2266</th><td><u>#define <dfn class="macro" id="_M/IGU_MSIX_VECTOR_MASK_BIT_SHIFT" data-ref="_M/IGU_MSIX_VECTOR_MASK_BIT_SHIFT">IGU_MSIX_VECTOR_MASK_BIT_SHIFT</dfn>     0</u></td></tr>
<tr><th id="2267">2267</th><td><u>#define <dfn class="macro" id="_M/IGU_MSIX_VECTOR_RESERVED0_MASK" data-ref="_M/IGU_MSIX_VECTOR_RESERVED0_MASK">IGU_MSIX_VECTOR_RESERVED0_MASK</dfn>     0x7FFF</u></td></tr>
<tr><th id="2268">2268</th><td><u>#define <dfn class="macro" id="_M/IGU_MSIX_VECTOR_RESERVED0_SHIFT" data-ref="_M/IGU_MSIX_VECTOR_RESERVED0_SHIFT">IGU_MSIX_VECTOR_RESERVED0_SHIFT</dfn>    1</u></td></tr>
<tr><th id="2269">2269</th><td><u>#define <dfn class="macro" id="_M/IGU_MSIX_VECTOR_STEERING_TAG_MASK" data-ref="_M/IGU_MSIX_VECTOR_STEERING_TAG_MASK">IGU_MSIX_VECTOR_STEERING_TAG_MASK</dfn>  0xFF</u></td></tr>
<tr><th id="2270">2270</th><td><u>#define <dfn class="macro" id="_M/IGU_MSIX_VECTOR_STEERING_TAG_SHIFT" data-ref="_M/IGU_MSIX_VECTOR_STEERING_TAG_SHIFT">IGU_MSIX_VECTOR_STEERING_TAG_SHIFT</dfn> 16</u></td></tr>
<tr><th id="2271">2271</th><td><u>#define <dfn class="macro" id="_M/IGU_MSIX_VECTOR_RESERVED1_MASK" data-ref="_M/IGU_MSIX_VECTOR_RESERVED1_MASK">IGU_MSIX_VECTOR_RESERVED1_MASK</dfn>     0xFF</u></td></tr>
<tr><th id="2272">2272</th><td><u>#define <dfn class="macro" id="_M/IGU_MSIX_VECTOR_RESERVED1_SHIFT" data-ref="_M/IGU_MSIX_VECTOR_RESERVED1_SHIFT">IGU_MSIX_VECTOR_RESERVED1_SHIFT</dfn>    24</u></td></tr>
<tr><th id="2273">2273</th><td>};</td></tr>
<tr><th id="2274">2274</th><td></td></tr>
<tr><th id="2275">2275</th><td></td></tr>
<tr><th id="2276">2276</th><td><i>/*</i></td></tr>
<tr><th id="2277">2277</th><td><i> * per encapsulation type enabling flags</i></td></tr>
<tr><th id="2278">2278</th><td><i> */</i></td></tr>
<tr><th id="2279">2279</th><td><b>struct</b> <dfn class="type def" id="prs_reg_encapsulation_type_en" title='prs_reg_encapsulation_type_en' data-ref="prs_reg_encapsulation_type_en">prs_reg_encapsulation_type_en</dfn> {</td></tr>
<tr><th id="2280">2280</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="prs_reg_encapsulation_type_en::flags" title='prs_reg_encapsulation_type_en::flags' data-ref="prs_reg_encapsulation_type_en::flags">flags</dfn>;</td></tr>
<tr><th id="2281">2281</th><td><i>/* Enable bit for Ethernet-over-GRE (L2 GRE) encapsulation. */</i></td></tr>
<tr><th id="2282">2282</th><td><u>#define <dfn class="macro" id="_M/PRS_REG_ENCAPSULATION_TYPE_EN_ETH_OVER_GRE_ENABLE_MASK" data-ref="_M/PRS_REG_ENCAPSULATION_TYPE_EN_ETH_OVER_GRE_ENABLE_MASK">PRS_REG_ENCAPSULATION_TYPE_EN_ETH_OVER_GRE_ENABLE_MASK</dfn>     0x1</u></td></tr>
<tr><th id="2283">2283</th><td><u>#define <dfn class="macro" id="_M/PRS_REG_ENCAPSULATION_TYPE_EN_ETH_OVER_GRE_ENABLE_SHIFT" data-ref="_M/PRS_REG_ENCAPSULATION_TYPE_EN_ETH_OVER_GRE_ENABLE_SHIFT">PRS_REG_ENCAPSULATION_TYPE_EN_ETH_OVER_GRE_ENABLE_SHIFT</dfn>    0</u></td></tr>
<tr><th id="2284">2284</th><td><i>/* Enable bit for IP-over-GRE (IP GRE) encapsulation. */</i></td></tr>
<tr><th id="2285">2285</th><td><u>#define <dfn class="macro" id="_M/PRS_REG_ENCAPSULATION_TYPE_EN_IP_OVER_GRE_ENABLE_MASK" data-ref="_M/PRS_REG_ENCAPSULATION_TYPE_EN_IP_OVER_GRE_ENABLE_MASK">PRS_REG_ENCAPSULATION_TYPE_EN_IP_OVER_GRE_ENABLE_MASK</dfn>      0x1</u></td></tr>
<tr><th id="2286">2286</th><td><u>#define <dfn class="macro" id="_M/PRS_REG_ENCAPSULATION_TYPE_EN_IP_OVER_GRE_ENABLE_SHIFT" data-ref="_M/PRS_REG_ENCAPSULATION_TYPE_EN_IP_OVER_GRE_ENABLE_SHIFT">PRS_REG_ENCAPSULATION_TYPE_EN_IP_OVER_GRE_ENABLE_SHIFT</dfn>     1</u></td></tr>
<tr><th id="2287">2287</th><td><i>/* Enable bit for VXLAN encapsulation. */</i></td></tr>
<tr><th id="2288">2288</th><td><u>#define <dfn class="macro" id="_M/PRS_REG_ENCAPSULATION_TYPE_EN_VXLAN_ENABLE_MASK" data-ref="_M/PRS_REG_ENCAPSULATION_TYPE_EN_VXLAN_ENABLE_MASK">PRS_REG_ENCAPSULATION_TYPE_EN_VXLAN_ENABLE_MASK</dfn>            0x1</u></td></tr>
<tr><th id="2289">2289</th><td><u>#define <dfn class="macro" id="_M/PRS_REG_ENCAPSULATION_TYPE_EN_VXLAN_ENABLE_SHIFT" data-ref="_M/PRS_REG_ENCAPSULATION_TYPE_EN_VXLAN_ENABLE_SHIFT">PRS_REG_ENCAPSULATION_TYPE_EN_VXLAN_ENABLE_SHIFT</dfn>           2</u></td></tr>
<tr><th id="2290">2290</th><td><i>/* Enable bit for T-Tag encapsulation. */</i></td></tr>
<tr><th id="2291">2291</th><td><u>#define <dfn class="macro" id="_M/PRS_REG_ENCAPSULATION_TYPE_EN_T_TAG_ENABLE_MASK" data-ref="_M/PRS_REG_ENCAPSULATION_TYPE_EN_T_TAG_ENABLE_MASK">PRS_REG_ENCAPSULATION_TYPE_EN_T_TAG_ENABLE_MASK</dfn>            0x1</u></td></tr>
<tr><th id="2292">2292</th><td><u>#define <dfn class="macro" id="_M/PRS_REG_ENCAPSULATION_TYPE_EN_T_TAG_ENABLE_SHIFT" data-ref="_M/PRS_REG_ENCAPSULATION_TYPE_EN_T_TAG_ENABLE_SHIFT">PRS_REG_ENCAPSULATION_TYPE_EN_T_TAG_ENABLE_SHIFT</dfn>           3</u></td></tr>
<tr><th id="2293">2293</th><td><i>/* Enable bit for Ethernet-over-GENEVE (L2 GENEVE) encapsulation. */</i></td></tr>
<tr><th id="2294">2294</th><td><u>#define <dfn class="macro" id="_M/PRS_REG_ENCAPSULATION_TYPE_EN_ETH_OVER_GENEVE_ENABLE_MASK" data-ref="_M/PRS_REG_ENCAPSULATION_TYPE_EN_ETH_OVER_GENEVE_ENABLE_MASK">PRS_REG_ENCAPSULATION_TYPE_EN_ETH_OVER_GENEVE_ENABLE_MASK</dfn>  0x1</u></td></tr>
<tr><th id="2295">2295</th><td><u>#define <dfn class="macro" id="_M/PRS_REG_ENCAPSULATION_TYPE_EN_ETH_OVER_GENEVE_ENABLE_SHIFT" data-ref="_M/PRS_REG_ENCAPSULATION_TYPE_EN_ETH_OVER_GENEVE_ENABLE_SHIFT">PRS_REG_ENCAPSULATION_TYPE_EN_ETH_OVER_GENEVE_ENABLE_SHIFT</dfn> 4</u></td></tr>
<tr><th id="2296">2296</th><td><i>/* Enable bit for IP-over-GENEVE (IP GENEVE) encapsulation. */</i></td></tr>
<tr><th id="2297">2297</th><td><u>#define <dfn class="macro" id="_M/PRS_REG_ENCAPSULATION_TYPE_EN_IP_OVER_GENEVE_ENABLE_MASK" data-ref="_M/PRS_REG_ENCAPSULATION_TYPE_EN_IP_OVER_GENEVE_ENABLE_MASK">PRS_REG_ENCAPSULATION_TYPE_EN_IP_OVER_GENEVE_ENABLE_MASK</dfn>   0x1</u></td></tr>
<tr><th id="2298">2298</th><td><u>#define <dfn class="macro" id="_M/PRS_REG_ENCAPSULATION_TYPE_EN_IP_OVER_GENEVE_ENABLE_SHIFT" data-ref="_M/PRS_REG_ENCAPSULATION_TYPE_EN_IP_OVER_GENEVE_ENABLE_SHIFT">PRS_REG_ENCAPSULATION_TYPE_EN_IP_OVER_GENEVE_ENABLE_SHIFT</dfn>  5</u></td></tr>
<tr><th id="2299">2299</th><td><u>#define <dfn class="macro" id="_M/PRS_REG_ENCAPSULATION_TYPE_EN_RESERVED_MASK" data-ref="_M/PRS_REG_ENCAPSULATION_TYPE_EN_RESERVED_MASK">PRS_REG_ENCAPSULATION_TYPE_EN_RESERVED_MASK</dfn>                0x3</u></td></tr>
<tr><th id="2300">2300</th><td><u>#define <dfn class="macro" id="_M/PRS_REG_ENCAPSULATION_TYPE_EN_RESERVED_SHIFT" data-ref="_M/PRS_REG_ENCAPSULATION_TYPE_EN_RESERVED_SHIFT">PRS_REG_ENCAPSULATION_TYPE_EN_RESERVED_SHIFT</dfn>               6</u></td></tr>
<tr><th id="2301">2301</th><td>};</td></tr>
<tr><th id="2302">2302</th><td></td></tr>
<tr><th id="2303">2303</th><td></td></tr>
<tr><th id="2304">2304</th><td><b>enum</b> <dfn class="type def" id="pxp_tph_st_hint" title='pxp_tph_st_hint' data-ref="pxp_tph_st_hint">pxp_tph_st_hint</dfn> {</td></tr>
<tr><th id="2305">2305</th><td>	<dfn class="enum" id="TPH_ST_HINT_BIDIR" title='TPH_ST_HINT_BIDIR' data-ref="TPH_ST_HINT_BIDIR">TPH_ST_HINT_BIDIR</dfn> <i>/* Read/Write access by Host and Device */</i>,</td></tr>
<tr><th id="2306">2306</th><td>	<dfn class="enum" id="TPH_ST_HINT_REQUESTER" title='TPH_ST_HINT_REQUESTER' data-ref="TPH_ST_HINT_REQUESTER">TPH_ST_HINT_REQUESTER</dfn> <i>/* Read/Write access by Device */</i>,</td></tr>
<tr><th id="2307">2307</th><td><i>/* Device Write and Host Read, or Host Write and Device Read */</i></td></tr>
<tr><th id="2308">2308</th><td>	<dfn class="enum" id="TPH_ST_HINT_TARGET" title='TPH_ST_HINT_TARGET' data-ref="TPH_ST_HINT_TARGET">TPH_ST_HINT_TARGET</dfn>,</td></tr>
<tr><th id="2309">2309</th><td><i>/* Device Write and Host Read, or Host Write and Device Read - with temporal</i></td></tr>
<tr><th id="2310">2310</th><td><i> * reuse</i></td></tr>
<tr><th id="2311">2311</th><td><i> */</i></td></tr>
<tr><th id="2312">2312</th><td>	<dfn class="enum" id="TPH_ST_HINT_TARGET_PRIO" title='TPH_ST_HINT_TARGET_PRIO' data-ref="TPH_ST_HINT_TARGET_PRIO">TPH_ST_HINT_TARGET_PRIO</dfn>,</td></tr>
<tr><th id="2313">2313</th><td>	<dfn class="enum" id="MAX_PXP_TPH_ST_HINT" title='MAX_PXP_TPH_ST_HINT' data-ref="MAX_PXP_TPH_ST_HINT">MAX_PXP_TPH_ST_HINT</dfn></td></tr>
<tr><th id="2314">2314</th><td>};</td></tr>
<tr><th id="2315">2315</th><td></td></tr>
<tr><th id="2316">2316</th><td></td></tr>
<tr><th id="2317">2317</th><td><i>/*</i></td></tr>
<tr><th id="2318">2318</th><td><i> * QM hardware structure of enable bypass credit mask</i></td></tr>
<tr><th id="2319">2319</th><td><i> */</i></td></tr>
<tr><th id="2320">2320</th><td><b>struct</b> <dfn class="type def" id="qm_rf_bypass_mask" title='qm_rf_bypass_mask' data-ref="qm_rf_bypass_mask">qm_rf_bypass_mask</dfn> {</td></tr>
<tr><th id="2321">2321</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="qm_rf_bypass_mask::flags" title='qm_rf_bypass_mask::flags' data-ref="qm_rf_bypass_mask::flags">flags</dfn>;</td></tr>
<tr><th id="2322">2322</th><td><u>#define <dfn class="macro" id="_M/QM_RF_BYPASS_MASK_LINEVOQ_MASK" data-ref="_M/QM_RF_BYPASS_MASK_LINEVOQ_MASK">QM_RF_BYPASS_MASK_LINEVOQ_MASK</dfn>    0x1</u></td></tr>
<tr><th id="2323">2323</th><td><u>#define <dfn class="macro" id="_M/QM_RF_BYPASS_MASK_LINEVOQ_SHIFT" data-ref="_M/QM_RF_BYPASS_MASK_LINEVOQ_SHIFT">QM_RF_BYPASS_MASK_LINEVOQ_SHIFT</dfn>   0</u></td></tr>
<tr><th id="2324">2324</th><td><u>#define <dfn class="macro" id="_M/QM_RF_BYPASS_MASK_RESERVED0_MASK" data-ref="_M/QM_RF_BYPASS_MASK_RESERVED0_MASK">QM_RF_BYPASS_MASK_RESERVED0_MASK</dfn>  0x1</u></td></tr>
<tr><th id="2325">2325</th><td><u>#define <dfn class="macro" id="_M/QM_RF_BYPASS_MASK_RESERVED0_SHIFT" data-ref="_M/QM_RF_BYPASS_MASK_RESERVED0_SHIFT">QM_RF_BYPASS_MASK_RESERVED0_SHIFT</dfn> 1</u></td></tr>
<tr><th id="2326">2326</th><td><u>#define <dfn class="macro" id="_M/QM_RF_BYPASS_MASK_PFWFQ_MASK" data-ref="_M/QM_RF_BYPASS_MASK_PFWFQ_MASK">QM_RF_BYPASS_MASK_PFWFQ_MASK</dfn>      0x1</u></td></tr>
<tr><th id="2327">2327</th><td><u>#define <dfn class="macro" id="_M/QM_RF_BYPASS_MASK_PFWFQ_SHIFT" data-ref="_M/QM_RF_BYPASS_MASK_PFWFQ_SHIFT">QM_RF_BYPASS_MASK_PFWFQ_SHIFT</dfn>     2</u></td></tr>
<tr><th id="2328">2328</th><td><u>#define <dfn class="macro" id="_M/QM_RF_BYPASS_MASK_VPWFQ_MASK" data-ref="_M/QM_RF_BYPASS_MASK_VPWFQ_MASK">QM_RF_BYPASS_MASK_VPWFQ_MASK</dfn>      0x1</u></td></tr>
<tr><th id="2329">2329</th><td><u>#define <dfn class="macro" id="_M/QM_RF_BYPASS_MASK_VPWFQ_SHIFT" data-ref="_M/QM_RF_BYPASS_MASK_VPWFQ_SHIFT">QM_RF_BYPASS_MASK_VPWFQ_SHIFT</dfn>     3</u></td></tr>
<tr><th id="2330">2330</th><td><u>#define <dfn class="macro" id="_M/QM_RF_BYPASS_MASK_PFRL_MASK" data-ref="_M/QM_RF_BYPASS_MASK_PFRL_MASK">QM_RF_BYPASS_MASK_PFRL_MASK</dfn>       0x1</u></td></tr>
<tr><th id="2331">2331</th><td><u>#define <dfn class="macro" id="_M/QM_RF_BYPASS_MASK_PFRL_SHIFT" data-ref="_M/QM_RF_BYPASS_MASK_PFRL_SHIFT">QM_RF_BYPASS_MASK_PFRL_SHIFT</dfn>      4</u></td></tr>
<tr><th id="2332">2332</th><td><u>#define <dfn class="macro" id="_M/QM_RF_BYPASS_MASK_VPQCNRL_MASK" data-ref="_M/QM_RF_BYPASS_MASK_VPQCNRL_MASK">QM_RF_BYPASS_MASK_VPQCNRL_MASK</dfn>    0x1</u></td></tr>
<tr><th id="2333">2333</th><td><u>#define <dfn class="macro" id="_M/QM_RF_BYPASS_MASK_VPQCNRL_SHIFT" data-ref="_M/QM_RF_BYPASS_MASK_VPQCNRL_SHIFT">QM_RF_BYPASS_MASK_VPQCNRL_SHIFT</dfn>   5</u></td></tr>
<tr><th id="2334">2334</th><td><u>#define <dfn class="macro" id="_M/QM_RF_BYPASS_MASK_FWPAUSE_MASK" data-ref="_M/QM_RF_BYPASS_MASK_FWPAUSE_MASK">QM_RF_BYPASS_MASK_FWPAUSE_MASK</dfn>    0x1</u></td></tr>
<tr><th id="2335">2335</th><td><u>#define <dfn class="macro" id="_M/QM_RF_BYPASS_MASK_FWPAUSE_SHIFT" data-ref="_M/QM_RF_BYPASS_MASK_FWPAUSE_SHIFT">QM_RF_BYPASS_MASK_FWPAUSE_SHIFT</dfn>   6</u></td></tr>
<tr><th id="2336">2336</th><td><u>#define <dfn class="macro" id="_M/QM_RF_BYPASS_MASK_RESERVED1_MASK" data-ref="_M/QM_RF_BYPASS_MASK_RESERVED1_MASK">QM_RF_BYPASS_MASK_RESERVED1_MASK</dfn>  0x1</u></td></tr>
<tr><th id="2337">2337</th><td><u>#define <dfn class="macro" id="_M/QM_RF_BYPASS_MASK_RESERVED1_SHIFT" data-ref="_M/QM_RF_BYPASS_MASK_RESERVED1_SHIFT">QM_RF_BYPASS_MASK_RESERVED1_SHIFT</dfn> 7</u></td></tr>
<tr><th id="2338">2338</th><td>};</td></tr>
<tr><th id="2339">2339</th><td></td></tr>
<tr><th id="2340">2340</th><td></td></tr>
<tr><th id="2341">2341</th><td><i>/*</i></td></tr>
<tr><th id="2342">2342</th><td><i> * QM hardware structure of opportunistic credit mask</i></td></tr>
<tr><th id="2343">2343</th><td><i> */</i></td></tr>
<tr><th id="2344">2344</th><td><b>struct</b> <dfn class="type def" id="qm_rf_opportunistic_mask" title='qm_rf_opportunistic_mask' data-ref="qm_rf_opportunistic_mask">qm_rf_opportunistic_mask</dfn> {</td></tr>
<tr><th id="2345">2345</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="qm_rf_opportunistic_mask::flags" title='qm_rf_opportunistic_mask::flags' data-ref="qm_rf_opportunistic_mask::flags">flags</dfn>;</td></tr>
<tr><th id="2346">2346</th><td><u>#define <dfn class="macro" id="_M/QM_RF_OPPORTUNISTIC_MASK_LINEVOQ_MASK" data-ref="_M/QM_RF_OPPORTUNISTIC_MASK_LINEVOQ_MASK">QM_RF_OPPORTUNISTIC_MASK_LINEVOQ_MASK</dfn>     0x1</u></td></tr>
<tr><th id="2347">2347</th><td><u>#define <dfn class="macro" id="_M/QM_RF_OPPORTUNISTIC_MASK_LINEVOQ_SHIFT" data-ref="_M/QM_RF_OPPORTUNISTIC_MASK_LINEVOQ_SHIFT">QM_RF_OPPORTUNISTIC_MASK_LINEVOQ_SHIFT</dfn>    0</u></td></tr>
<tr><th id="2348">2348</th><td><u>#define <dfn class="macro" id="_M/QM_RF_OPPORTUNISTIC_MASK_BYTEVOQ_MASK" data-ref="_M/QM_RF_OPPORTUNISTIC_MASK_BYTEVOQ_MASK">QM_RF_OPPORTUNISTIC_MASK_BYTEVOQ_MASK</dfn>     0x1</u></td></tr>
<tr><th id="2349">2349</th><td><u>#define <dfn class="macro" id="_M/QM_RF_OPPORTUNISTIC_MASK_BYTEVOQ_SHIFT" data-ref="_M/QM_RF_OPPORTUNISTIC_MASK_BYTEVOQ_SHIFT">QM_RF_OPPORTUNISTIC_MASK_BYTEVOQ_SHIFT</dfn>    1</u></td></tr>
<tr><th id="2350">2350</th><td><u>#define <dfn class="macro" id="_M/QM_RF_OPPORTUNISTIC_MASK_PFWFQ_MASK" data-ref="_M/QM_RF_OPPORTUNISTIC_MASK_PFWFQ_MASK">QM_RF_OPPORTUNISTIC_MASK_PFWFQ_MASK</dfn>       0x1</u></td></tr>
<tr><th id="2351">2351</th><td><u>#define <dfn class="macro" id="_M/QM_RF_OPPORTUNISTIC_MASK_PFWFQ_SHIFT" data-ref="_M/QM_RF_OPPORTUNISTIC_MASK_PFWFQ_SHIFT">QM_RF_OPPORTUNISTIC_MASK_PFWFQ_SHIFT</dfn>      2</u></td></tr>
<tr><th id="2352">2352</th><td><u>#define <dfn class="macro" id="_M/QM_RF_OPPORTUNISTIC_MASK_VPWFQ_MASK" data-ref="_M/QM_RF_OPPORTUNISTIC_MASK_VPWFQ_MASK">QM_RF_OPPORTUNISTIC_MASK_VPWFQ_MASK</dfn>       0x1</u></td></tr>
<tr><th id="2353">2353</th><td><u>#define <dfn class="macro" id="_M/QM_RF_OPPORTUNISTIC_MASK_VPWFQ_SHIFT" data-ref="_M/QM_RF_OPPORTUNISTIC_MASK_VPWFQ_SHIFT">QM_RF_OPPORTUNISTIC_MASK_VPWFQ_SHIFT</dfn>      3</u></td></tr>
<tr><th id="2354">2354</th><td><u>#define <dfn class="macro" id="_M/QM_RF_OPPORTUNISTIC_MASK_PFRL_MASK" data-ref="_M/QM_RF_OPPORTUNISTIC_MASK_PFRL_MASK">QM_RF_OPPORTUNISTIC_MASK_PFRL_MASK</dfn>        0x1</u></td></tr>
<tr><th id="2355">2355</th><td><u>#define <dfn class="macro" id="_M/QM_RF_OPPORTUNISTIC_MASK_PFRL_SHIFT" data-ref="_M/QM_RF_OPPORTUNISTIC_MASK_PFRL_SHIFT">QM_RF_OPPORTUNISTIC_MASK_PFRL_SHIFT</dfn>       4</u></td></tr>
<tr><th id="2356">2356</th><td><u>#define <dfn class="macro" id="_M/QM_RF_OPPORTUNISTIC_MASK_VPQCNRL_MASK" data-ref="_M/QM_RF_OPPORTUNISTIC_MASK_VPQCNRL_MASK">QM_RF_OPPORTUNISTIC_MASK_VPQCNRL_MASK</dfn>     0x1</u></td></tr>
<tr><th id="2357">2357</th><td><u>#define <dfn class="macro" id="_M/QM_RF_OPPORTUNISTIC_MASK_VPQCNRL_SHIFT" data-ref="_M/QM_RF_OPPORTUNISTIC_MASK_VPQCNRL_SHIFT">QM_RF_OPPORTUNISTIC_MASK_VPQCNRL_SHIFT</dfn>    5</u></td></tr>
<tr><th id="2358">2358</th><td><u>#define <dfn class="macro" id="_M/QM_RF_OPPORTUNISTIC_MASK_FWPAUSE_MASK" data-ref="_M/QM_RF_OPPORTUNISTIC_MASK_FWPAUSE_MASK">QM_RF_OPPORTUNISTIC_MASK_FWPAUSE_MASK</dfn>     0x1</u></td></tr>
<tr><th id="2359">2359</th><td><u>#define <dfn class="macro" id="_M/QM_RF_OPPORTUNISTIC_MASK_FWPAUSE_SHIFT" data-ref="_M/QM_RF_OPPORTUNISTIC_MASK_FWPAUSE_SHIFT">QM_RF_OPPORTUNISTIC_MASK_FWPAUSE_SHIFT</dfn>    6</u></td></tr>
<tr><th id="2360">2360</th><td><u>#define <dfn class="macro" id="_M/QM_RF_OPPORTUNISTIC_MASK_RESERVED0_MASK" data-ref="_M/QM_RF_OPPORTUNISTIC_MASK_RESERVED0_MASK">QM_RF_OPPORTUNISTIC_MASK_RESERVED0_MASK</dfn>   0x1</u></td></tr>
<tr><th id="2361">2361</th><td><u>#define <dfn class="macro" id="_M/QM_RF_OPPORTUNISTIC_MASK_RESERVED0_SHIFT" data-ref="_M/QM_RF_OPPORTUNISTIC_MASK_RESERVED0_SHIFT">QM_RF_OPPORTUNISTIC_MASK_RESERVED0_SHIFT</dfn>  7</u></td></tr>
<tr><th id="2362">2362</th><td><u>#define <dfn class="macro" id="_M/QM_RF_OPPORTUNISTIC_MASK_QUEUEEMPTY_MASK" data-ref="_M/QM_RF_OPPORTUNISTIC_MASK_QUEUEEMPTY_MASK">QM_RF_OPPORTUNISTIC_MASK_QUEUEEMPTY_MASK</dfn>  0x1</u></td></tr>
<tr><th id="2363">2363</th><td><u>#define <dfn class="macro" id="_M/QM_RF_OPPORTUNISTIC_MASK_QUEUEEMPTY_SHIFT" data-ref="_M/QM_RF_OPPORTUNISTIC_MASK_QUEUEEMPTY_SHIFT">QM_RF_OPPORTUNISTIC_MASK_QUEUEEMPTY_SHIFT</dfn> 8</u></td></tr>
<tr><th id="2364">2364</th><td><u>#define <dfn class="macro" id="_M/QM_RF_OPPORTUNISTIC_MASK_RESERVED1_MASK" data-ref="_M/QM_RF_OPPORTUNISTIC_MASK_RESERVED1_MASK">QM_RF_OPPORTUNISTIC_MASK_RESERVED1_MASK</dfn>   0x7F</u></td></tr>
<tr><th id="2365">2365</th><td><u>#define <dfn class="macro" id="_M/QM_RF_OPPORTUNISTIC_MASK_RESERVED1_SHIFT" data-ref="_M/QM_RF_OPPORTUNISTIC_MASK_RESERVED1_SHIFT">QM_RF_OPPORTUNISTIC_MASK_RESERVED1_SHIFT</dfn>  9</u></td></tr>
<tr><th id="2366">2366</th><td>};</td></tr>
<tr><th id="2367">2367</th><td></td></tr>
<tr><th id="2368">2368</th><td></td></tr>
<tr><th id="2369">2369</th><td><i>/*</i></td></tr>
<tr><th id="2370">2370</th><td><i> * QM hardware structure of QM map memory</i></td></tr>
<tr><th id="2371">2371</th><td><i> */</i></td></tr>
<tr><th id="2372">2372</th><td><b>struct</b> <dfn class="type def" id="qm_rf_pq_map_e4" title='qm_rf_pq_map_e4' data-ref="qm_rf_pq_map_e4">qm_rf_pq_map_e4</dfn> {</td></tr>
<tr><th id="2373">2373</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="qm_rf_pq_map_e4::reg" title='qm_rf_pq_map_e4::reg' data-ref="qm_rf_pq_map_e4::reg">reg</dfn>;</td></tr>
<tr><th id="2374">2374</th><td><u>#define <dfn class="macro" id="_M/QM_RF_PQ_MAP_E4_PQ_VALID_MASK" data-ref="_M/QM_RF_PQ_MAP_E4_PQ_VALID_MASK">QM_RF_PQ_MAP_E4_PQ_VALID_MASK</dfn>          0x1 /* PQ active */</u></td></tr>
<tr><th id="2375">2375</th><td><u>#define <dfn class="macro" id="_M/QM_RF_PQ_MAP_E4_PQ_VALID_SHIFT" data-ref="_M/QM_RF_PQ_MAP_E4_PQ_VALID_SHIFT">QM_RF_PQ_MAP_E4_PQ_VALID_SHIFT</dfn>         0</u></td></tr>
<tr><th id="2376">2376</th><td><u>#define <dfn class="macro" id="_M/QM_RF_PQ_MAP_E4_RL_ID_MASK" data-ref="_M/QM_RF_PQ_MAP_E4_RL_ID_MASK">QM_RF_PQ_MAP_E4_RL_ID_MASK</dfn>             0xFF /* RL ID */</u></td></tr>
<tr><th id="2377">2377</th><td><u>#define <dfn class="macro" id="_M/QM_RF_PQ_MAP_E4_RL_ID_SHIFT" data-ref="_M/QM_RF_PQ_MAP_E4_RL_ID_SHIFT">QM_RF_PQ_MAP_E4_RL_ID_SHIFT</dfn>            1</u></td></tr>
<tr><th id="2378">2378</th><td><i>/* the first PQ associated with the VPORT and VOQ of this PQ */</i></td></tr>
<tr><th id="2379">2379</th><td><u>#define <dfn class="macro" id="_M/QM_RF_PQ_MAP_E4_VP_PQ_ID_MASK" data-ref="_M/QM_RF_PQ_MAP_E4_VP_PQ_ID_MASK">QM_RF_PQ_MAP_E4_VP_PQ_ID_MASK</dfn>          0x1FF</u></td></tr>
<tr><th id="2380">2380</th><td><u>#define <dfn class="macro" id="_M/QM_RF_PQ_MAP_E4_VP_PQ_ID_SHIFT" data-ref="_M/QM_RF_PQ_MAP_E4_VP_PQ_ID_SHIFT">QM_RF_PQ_MAP_E4_VP_PQ_ID_SHIFT</dfn>         9</u></td></tr>
<tr><th id="2381">2381</th><td><u>#define <dfn class="macro" id="_M/QM_RF_PQ_MAP_E4_VOQ_MASK" data-ref="_M/QM_RF_PQ_MAP_E4_VOQ_MASK">QM_RF_PQ_MAP_E4_VOQ_MASK</dfn>               0x1F /* VOQ */</u></td></tr>
<tr><th id="2382">2382</th><td><u>#define <dfn class="macro" id="_M/QM_RF_PQ_MAP_E4_VOQ_SHIFT" data-ref="_M/QM_RF_PQ_MAP_E4_VOQ_SHIFT">QM_RF_PQ_MAP_E4_VOQ_SHIFT</dfn>              18</u></td></tr>
<tr><th id="2383">2383</th><td><u>#define <dfn class="macro" id="_M/QM_RF_PQ_MAP_E4_WRR_WEIGHT_GROUP_MASK" data-ref="_M/QM_RF_PQ_MAP_E4_WRR_WEIGHT_GROUP_MASK">QM_RF_PQ_MAP_E4_WRR_WEIGHT_GROUP_MASK</dfn>  0x3 /* WRR weight */</u></td></tr>
<tr><th id="2384">2384</th><td><u>#define <dfn class="macro" id="_M/QM_RF_PQ_MAP_E4_WRR_WEIGHT_GROUP_SHIFT" data-ref="_M/QM_RF_PQ_MAP_E4_WRR_WEIGHT_GROUP_SHIFT">QM_RF_PQ_MAP_E4_WRR_WEIGHT_GROUP_SHIFT</dfn> 23</u></td></tr>
<tr><th id="2385">2385</th><td><u>#define <dfn class="macro" id="_M/QM_RF_PQ_MAP_E4_RL_VALID_MASK" data-ref="_M/QM_RF_PQ_MAP_E4_RL_VALID_MASK">QM_RF_PQ_MAP_E4_RL_VALID_MASK</dfn>          0x1 /* RL active */</u></td></tr>
<tr><th id="2386">2386</th><td><u>#define <dfn class="macro" id="_M/QM_RF_PQ_MAP_E4_RL_VALID_SHIFT" data-ref="_M/QM_RF_PQ_MAP_E4_RL_VALID_SHIFT">QM_RF_PQ_MAP_E4_RL_VALID_SHIFT</dfn>         25</u></td></tr>
<tr><th id="2387">2387</th><td><u>#define <dfn class="macro" id="_M/QM_RF_PQ_MAP_E4_RESERVED_MASK" data-ref="_M/QM_RF_PQ_MAP_E4_RESERVED_MASK">QM_RF_PQ_MAP_E4_RESERVED_MASK</dfn>          0x3F</u></td></tr>
<tr><th id="2388">2388</th><td><u>#define <dfn class="macro" id="_M/QM_RF_PQ_MAP_E4_RESERVED_SHIFT" data-ref="_M/QM_RF_PQ_MAP_E4_RESERVED_SHIFT">QM_RF_PQ_MAP_E4_RESERVED_SHIFT</dfn>         26</u></td></tr>
<tr><th id="2389">2389</th><td>};</td></tr>
<tr><th id="2390">2390</th><td></td></tr>
<tr><th id="2391">2391</th><td></td></tr>
<tr><th id="2392">2392</th><td><i>/*</i></td></tr>
<tr><th id="2393">2393</th><td><i> * Completion params for aggregated interrupt completion</i></td></tr>
<tr><th id="2394">2394</th><td><i> */</i></td></tr>
<tr><th id="2395">2395</th><td><b>struct</b> <dfn class="type def" id="sdm_agg_int_comp_params" title='sdm_agg_int_comp_params' data-ref="sdm_agg_int_comp_params">sdm_agg_int_comp_params</dfn> {</td></tr>
<tr><th id="2396">2396</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="sdm_agg_int_comp_params::params" title='sdm_agg_int_comp_params::params' data-ref="sdm_agg_int_comp_params::params">params</dfn>;</td></tr>
<tr><th id="2397">2397</th><td><i>/* the number of aggregated interrupt, 0-31 */</i></td></tr>
<tr><th id="2398">2398</th><td><u>#define <dfn class="macro" id="_M/SDM_AGG_INT_COMP_PARAMS_AGG_INT_INDEX_MASK" data-ref="_M/SDM_AGG_INT_COMP_PARAMS_AGG_INT_INDEX_MASK">SDM_AGG_INT_COMP_PARAMS_AGG_INT_INDEX_MASK</dfn>      0x3F</u></td></tr>
<tr><th id="2399">2399</th><td><u>#define <dfn class="macro" id="_M/SDM_AGG_INT_COMP_PARAMS_AGG_INT_INDEX_SHIFT" data-ref="_M/SDM_AGG_INT_COMP_PARAMS_AGG_INT_INDEX_SHIFT">SDM_AGG_INT_COMP_PARAMS_AGG_INT_INDEX_SHIFT</dfn>     0</u></td></tr>
<tr><th id="2400">2400</th><td><i>/* 1 - set a bit in aggregated vector, 0 - dont set */</i></td></tr>
<tr><th id="2401">2401</th><td><u>#define <dfn class="macro" id="_M/SDM_AGG_INT_COMP_PARAMS_AGG_VECTOR_ENABLE_MASK" data-ref="_M/SDM_AGG_INT_COMP_PARAMS_AGG_VECTOR_ENABLE_MASK">SDM_AGG_INT_COMP_PARAMS_AGG_VECTOR_ENABLE_MASK</dfn>  0x1</u></td></tr>
<tr><th id="2402">2402</th><td><u>#define <dfn class="macro" id="_M/SDM_AGG_INT_COMP_PARAMS_AGG_VECTOR_ENABLE_SHIFT" data-ref="_M/SDM_AGG_INT_COMP_PARAMS_AGG_VECTOR_ENABLE_SHIFT">SDM_AGG_INT_COMP_PARAMS_AGG_VECTOR_ENABLE_SHIFT</dfn> 6</u></td></tr>
<tr><th id="2403">2403</th><td><i>/* Number of bit in the aggregated vector, 0-279 (TBD) */</i></td></tr>
<tr><th id="2404">2404</th><td><u>#define <dfn class="macro" id="_M/SDM_AGG_INT_COMP_PARAMS_AGG_VECTOR_BIT_MASK" data-ref="_M/SDM_AGG_INT_COMP_PARAMS_AGG_VECTOR_BIT_MASK">SDM_AGG_INT_COMP_PARAMS_AGG_VECTOR_BIT_MASK</dfn>     0x1FF</u></td></tr>
<tr><th id="2405">2405</th><td><u>#define <dfn class="macro" id="_M/SDM_AGG_INT_COMP_PARAMS_AGG_VECTOR_BIT_SHIFT" data-ref="_M/SDM_AGG_INT_COMP_PARAMS_AGG_VECTOR_BIT_SHIFT">SDM_AGG_INT_COMP_PARAMS_AGG_VECTOR_BIT_SHIFT</dfn>    7</u></td></tr>
<tr><th id="2406">2406</th><td>};</td></tr>
<tr><th id="2407">2407</th><td></td></tr>
<tr><th id="2408">2408</th><td></td></tr>
<tr><th id="2409">2409</th><td><i>/*</i></td></tr>
<tr><th id="2410">2410</th><td><i> * SDM operation gen command (generate aggregative interrupt)</i></td></tr>
<tr><th id="2411">2411</th><td><i> */</i></td></tr>
<tr><th id="2412">2412</th><td><b>struct</b> <dfn class="type def" id="sdm_op_gen" title='sdm_op_gen' data-ref="sdm_op_gen">sdm_op_gen</dfn> {</td></tr>
<tr><th id="2413">2413</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="sdm_op_gen::command" title='sdm_op_gen::command' data-ref="sdm_op_gen::command">command</dfn>;</td></tr>
<tr><th id="2414">2414</th><td><i>/* completion parameters 0-15 */</i></td></tr>
<tr><th id="2415">2415</th><td><u>#define <dfn class="macro" id="_M/SDM_OP_GEN_COMP_PARAM_MASK" data-ref="_M/SDM_OP_GEN_COMP_PARAM_MASK">SDM_OP_GEN_COMP_PARAM_MASK</dfn>  0xFFFF</u></td></tr>
<tr><th id="2416">2416</th><td><u>#define <dfn class="macro" id="_M/SDM_OP_GEN_COMP_PARAM_SHIFT" data-ref="_M/SDM_OP_GEN_COMP_PARAM_SHIFT">SDM_OP_GEN_COMP_PARAM_SHIFT</dfn> 0</u></td></tr>
<tr><th id="2417">2417</th><td><u>#define <dfn class="macro" id="_M/SDM_OP_GEN_COMP_TYPE_MASK" data-ref="_M/SDM_OP_GEN_COMP_TYPE_MASK">SDM_OP_GEN_COMP_TYPE_MASK</dfn>   0xF /* completion type 16-19 */</u></td></tr>
<tr><th id="2418">2418</th><td><u>#define <dfn class="macro" id="_M/SDM_OP_GEN_COMP_TYPE_SHIFT" data-ref="_M/SDM_OP_GEN_COMP_TYPE_SHIFT">SDM_OP_GEN_COMP_TYPE_SHIFT</dfn>  16</u></td></tr>
<tr><th id="2419">2419</th><td><u>#define <dfn class="macro" id="_M/SDM_OP_GEN_RESERVED_MASK" data-ref="_M/SDM_OP_GEN_RESERVED_MASK">SDM_OP_GEN_RESERVED_MASK</dfn>    0xFFF /* reserved 20-31 */</u></td></tr>
<tr><th id="2420">2420</th><td><u>#define <dfn class="macro" id="_M/SDM_OP_GEN_RESERVED_SHIFT" data-ref="_M/SDM_OP_GEN_RESERVED_SHIFT">SDM_OP_GEN_RESERVED_SHIFT</dfn>   20</u></td></tr>
<tr><th id="2421">2421</th><td>};</td></tr>
<tr><th id="2422">2422</th><td></td></tr>
<tr><th id="2423">2423</th><td><b>struct</b> <dfn class="type def" id="ystorm_core_conn_ag_ctx" title='ystorm_core_conn_ag_ctx' data-ref="ystorm_core_conn_ag_ctx">ystorm_core_conn_ag_ctx</dfn> {</td></tr>
<tr><th id="2424">2424</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="ystorm_core_conn_ag_ctx::byte0" title='ystorm_core_conn_ag_ctx::byte0' data-ref="ystorm_core_conn_ag_ctx::byte0">byte0</dfn> <i>/* cdu_validation */</i>;</td></tr>
<tr><th id="2425">2425</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="ystorm_core_conn_ag_ctx::byte1" title='ystorm_core_conn_ag_ctx::byte1' data-ref="ystorm_core_conn_ag_ctx::byte1">byte1</dfn> <i>/* state */</i>;</td></tr>
<tr><th id="2426">2426</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="ystorm_core_conn_ag_ctx::flags0" title='ystorm_core_conn_ag_ctx::flags0' data-ref="ystorm_core_conn_ag_ctx::flags0">flags0</dfn>;</td></tr>
<tr><th id="2427">2427</th><td><u>#define <dfn class="macro" id="_M/YSTORM_CORE_CONN_AG_CTX_BIT0_MASK" data-ref="_M/YSTORM_CORE_CONN_AG_CTX_BIT0_MASK">YSTORM_CORE_CONN_AG_CTX_BIT0_MASK</dfn>     0x1 /* exist_in_qm0 */</u></td></tr>
<tr><th id="2428">2428</th><td><u>#define <dfn class="macro" id="_M/YSTORM_CORE_CONN_AG_CTX_BIT0_SHIFT" data-ref="_M/YSTORM_CORE_CONN_AG_CTX_BIT0_SHIFT">YSTORM_CORE_CONN_AG_CTX_BIT0_SHIFT</dfn>    0</u></td></tr>
<tr><th id="2429">2429</th><td><u>#define <dfn class="macro" id="_M/YSTORM_CORE_CONN_AG_CTX_BIT1_MASK" data-ref="_M/YSTORM_CORE_CONN_AG_CTX_BIT1_MASK">YSTORM_CORE_CONN_AG_CTX_BIT1_MASK</dfn>     0x1 /* exist_in_qm1 */</u></td></tr>
<tr><th id="2430">2430</th><td><u>#define <dfn class="macro" id="_M/YSTORM_CORE_CONN_AG_CTX_BIT1_SHIFT" data-ref="_M/YSTORM_CORE_CONN_AG_CTX_BIT1_SHIFT">YSTORM_CORE_CONN_AG_CTX_BIT1_SHIFT</dfn>    1</u></td></tr>
<tr><th id="2431">2431</th><td><u>#define <dfn class="macro" id="_M/YSTORM_CORE_CONN_AG_CTX_CF0_MASK" data-ref="_M/YSTORM_CORE_CONN_AG_CTX_CF0_MASK">YSTORM_CORE_CONN_AG_CTX_CF0_MASK</dfn>      0x3 /* cf0 */</u></td></tr>
<tr><th id="2432">2432</th><td><u>#define <dfn class="macro" id="_M/YSTORM_CORE_CONN_AG_CTX_CF0_SHIFT" data-ref="_M/YSTORM_CORE_CONN_AG_CTX_CF0_SHIFT">YSTORM_CORE_CONN_AG_CTX_CF0_SHIFT</dfn>     2</u></td></tr>
<tr><th id="2433">2433</th><td><u>#define <dfn class="macro" id="_M/YSTORM_CORE_CONN_AG_CTX_CF1_MASK" data-ref="_M/YSTORM_CORE_CONN_AG_CTX_CF1_MASK">YSTORM_CORE_CONN_AG_CTX_CF1_MASK</dfn>      0x3 /* cf1 */</u></td></tr>
<tr><th id="2434">2434</th><td><u>#define <dfn class="macro" id="_M/YSTORM_CORE_CONN_AG_CTX_CF1_SHIFT" data-ref="_M/YSTORM_CORE_CONN_AG_CTX_CF1_SHIFT">YSTORM_CORE_CONN_AG_CTX_CF1_SHIFT</dfn>     4</u></td></tr>
<tr><th id="2435">2435</th><td><u>#define <dfn class="macro" id="_M/YSTORM_CORE_CONN_AG_CTX_CF2_MASK" data-ref="_M/YSTORM_CORE_CONN_AG_CTX_CF2_MASK">YSTORM_CORE_CONN_AG_CTX_CF2_MASK</dfn>      0x3 /* cf2 */</u></td></tr>
<tr><th id="2436">2436</th><td><u>#define <dfn class="macro" id="_M/YSTORM_CORE_CONN_AG_CTX_CF2_SHIFT" data-ref="_M/YSTORM_CORE_CONN_AG_CTX_CF2_SHIFT">YSTORM_CORE_CONN_AG_CTX_CF2_SHIFT</dfn>     6</u></td></tr>
<tr><th id="2437">2437</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="ystorm_core_conn_ag_ctx::flags1" title='ystorm_core_conn_ag_ctx::flags1' data-ref="ystorm_core_conn_ag_ctx::flags1">flags1</dfn>;</td></tr>
<tr><th id="2438">2438</th><td><u>#define <dfn class="macro" id="_M/YSTORM_CORE_CONN_AG_CTX_CF0EN_MASK" data-ref="_M/YSTORM_CORE_CONN_AG_CTX_CF0EN_MASK">YSTORM_CORE_CONN_AG_CTX_CF0EN_MASK</dfn>    0x1 /* cf0en */</u></td></tr>
<tr><th id="2439">2439</th><td><u>#define <dfn class="macro" id="_M/YSTORM_CORE_CONN_AG_CTX_CF0EN_SHIFT" data-ref="_M/YSTORM_CORE_CONN_AG_CTX_CF0EN_SHIFT">YSTORM_CORE_CONN_AG_CTX_CF0EN_SHIFT</dfn>   0</u></td></tr>
<tr><th id="2440">2440</th><td><u>#define <dfn class="macro" id="_M/YSTORM_CORE_CONN_AG_CTX_CF1EN_MASK" data-ref="_M/YSTORM_CORE_CONN_AG_CTX_CF1EN_MASK">YSTORM_CORE_CONN_AG_CTX_CF1EN_MASK</dfn>    0x1 /* cf1en */</u></td></tr>
<tr><th id="2441">2441</th><td><u>#define <dfn class="macro" id="_M/YSTORM_CORE_CONN_AG_CTX_CF1EN_SHIFT" data-ref="_M/YSTORM_CORE_CONN_AG_CTX_CF1EN_SHIFT">YSTORM_CORE_CONN_AG_CTX_CF1EN_SHIFT</dfn>   1</u></td></tr>
<tr><th id="2442">2442</th><td><u>#define <dfn class="macro" id="_M/YSTORM_CORE_CONN_AG_CTX_CF2EN_MASK" data-ref="_M/YSTORM_CORE_CONN_AG_CTX_CF2EN_MASK">YSTORM_CORE_CONN_AG_CTX_CF2EN_MASK</dfn>    0x1 /* cf2en */</u></td></tr>
<tr><th id="2443">2443</th><td><u>#define <dfn class="macro" id="_M/YSTORM_CORE_CONN_AG_CTX_CF2EN_SHIFT" data-ref="_M/YSTORM_CORE_CONN_AG_CTX_CF2EN_SHIFT">YSTORM_CORE_CONN_AG_CTX_CF2EN_SHIFT</dfn>   2</u></td></tr>
<tr><th id="2444">2444</th><td><u>#define <dfn class="macro" id="_M/YSTORM_CORE_CONN_AG_CTX_RULE0EN_MASK" data-ref="_M/YSTORM_CORE_CONN_AG_CTX_RULE0EN_MASK">YSTORM_CORE_CONN_AG_CTX_RULE0EN_MASK</dfn>  0x1 /* rule0en */</u></td></tr>
<tr><th id="2445">2445</th><td><u>#define <dfn class="macro" id="_M/YSTORM_CORE_CONN_AG_CTX_RULE0EN_SHIFT" data-ref="_M/YSTORM_CORE_CONN_AG_CTX_RULE0EN_SHIFT">YSTORM_CORE_CONN_AG_CTX_RULE0EN_SHIFT</dfn> 3</u></td></tr>
<tr><th id="2446">2446</th><td><u>#define <dfn class="macro" id="_M/YSTORM_CORE_CONN_AG_CTX_RULE1EN_MASK" data-ref="_M/YSTORM_CORE_CONN_AG_CTX_RULE1EN_MASK">YSTORM_CORE_CONN_AG_CTX_RULE1EN_MASK</dfn>  0x1 /* rule1en */</u></td></tr>
<tr><th id="2447">2447</th><td><u>#define <dfn class="macro" id="_M/YSTORM_CORE_CONN_AG_CTX_RULE1EN_SHIFT" data-ref="_M/YSTORM_CORE_CONN_AG_CTX_RULE1EN_SHIFT">YSTORM_CORE_CONN_AG_CTX_RULE1EN_SHIFT</dfn> 4</u></td></tr>
<tr><th id="2448">2448</th><td><u>#define <dfn class="macro" id="_M/YSTORM_CORE_CONN_AG_CTX_RULE2EN_MASK" data-ref="_M/YSTORM_CORE_CONN_AG_CTX_RULE2EN_MASK">YSTORM_CORE_CONN_AG_CTX_RULE2EN_MASK</dfn>  0x1 /* rule2en */</u></td></tr>
<tr><th id="2449">2449</th><td><u>#define <dfn class="macro" id="_M/YSTORM_CORE_CONN_AG_CTX_RULE2EN_SHIFT" data-ref="_M/YSTORM_CORE_CONN_AG_CTX_RULE2EN_SHIFT">YSTORM_CORE_CONN_AG_CTX_RULE2EN_SHIFT</dfn> 5</u></td></tr>
<tr><th id="2450">2450</th><td><u>#define <dfn class="macro" id="_M/YSTORM_CORE_CONN_AG_CTX_RULE3EN_MASK" data-ref="_M/YSTORM_CORE_CONN_AG_CTX_RULE3EN_MASK">YSTORM_CORE_CONN_AG_CTX_RULE3EN_MASK</dfn>  0x1 /* rule3en */</u></td></tr>
<tr><th id="2451">2451</th><td><u>#define <dfn class="macro" id="_M/YSTORM_CORE_CONN_AG_CTX_RULE3EN_SHIFT" data-ref="_M/YSTORM_CORE_CONN_AG_CTX_RULE3EN_SHIFT">YSTORM_CORE_CONN_AG_CTX_RULE3EN_SHIFT</dfn> 6</u></td></tr>
<tr><th id="2452">2452</th><td><u>#define <dfn class="macro" id="_M/YSTORM_CORE_CONN_AG_CTX_RULE4EN_MASK" data-ref="_M/YSTORM_CORE_CONN_AG_CTX_RULE4EN_MASK">YSTORM_CORE_CONN_AG_CTX_RULE4EN_MASK</dfn>  0x1 /* rule4en */</u></td></tr>
<tr><th id="2453">2453</th><td><u>#define <dfn class="macro" id="_M/YSTORM_CORE_CONN_AG_CTX_RULE4EN_SHIFT" data-ref="_M/YSTORM_CORE_CONN_AG_CTX_RULE4EN_SHIFT">YSTORM_CORE_CONN_AG_CTX_RULE4EN_SHIFT</dfn> 7</u></td></tr>
<tr><th id="2454">2454</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="ystorm_core_conn_ag_ctx::byte2" title='ystorm_core_conn_ag_ctx::byte2' data-ref="ystorm_core_conn_ag_ctx::byte2">byte2</dfn> <i>/* byte2 */</i>;</td></tr>
<tr><th id="2455">2455</th><td>	<a class="typedef" href="bcm_osal.h.html#u8" title='u8' data-type='uint8_t' data-ref="u8">u8</a> <dfn class="decl field" id="ystorm_core_conn_ag_ctx::byte3" title='ystorm_core_conn_ag_ctx::byte3' data-ref="ystorm_core_conn_ag_ctx::byte3">byte3</dfn> <i>/* byte3 */</i>;</td></tr>
<tr><th id="2456">2456</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="ystorm_core_conn_ag_ctx::word0" title='ystorm_core_conn_ag_ctx::word0' data-ref="ystorm_core_conn_ag_ctx::word0">word0</dfn> <i>/* word0 */</i>;</td></tr>
<tr><th id="2457">2457</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="ystorm_core_conn_ag_ctx::reg0" title='ystorm_core_conn_ag_ctx::reg0' data-ref="ystorm_core_conn_ag_ctx::reg0">reg0</dfn> <i>/* reg0 */</i>;</td></tr>
<tr><th id="2458">2458</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="ystorm_core_conn_ag_ctx::reg1" title='ystorm_core_conn_ag_ctx::reg1' data-ref="ystorm_core_conn_ag_ctx::reg1">reg1</dfn> <i>/* reg1 */</i>;</td></tr>
<tr><th id="2459">2459</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="ystorm_core_conn_ag_ctx::word1" title='ystorm_core_conn_ag_ctx::word1' data-ref="ystorm_core_conn_ag_ctx::word1">word1</dfn> <i>/* word1 */</i>;</td></tr>
<tr><th id="2460">2460</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="ystorm_core_conn_ag_ctx::word2" title='ystorm_core_conn_ag_ctx::word2' data-ref="ystorm_core_conn_ag_ctx::word2">word2</dfn> <i>/* word2 */</i>;</td></tr>
<tr><th id="2461">2461</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="ystorm_core_conn_ag_ctx::word3" title='ystorm_core_conn_ag_ctx::word3' data-ref="ystorm_core_conn_ag_ctx::word3">word3</dfn> <i>/* word3 */</i>;</td></tr>
<tr><th id="2462">2462</th><td>	<a class="typedef" href="bcm_osal.h.html#__le16" title='__le16' data-type='u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="ystorm_core_conn_ag_ctx::word4" title='ystorm_core_conn_ag_ctx::word4' data-ref="ystorm_core_conn_ag_ctx::word4">word4</dfn> <i>/* word4 */</i>;</td></tr>
<tr><th id="2463">2463</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="ystorm_core_conn_ag_ctx::reg2" title='ystorm_core_conn_ag_ctx::reg2' data-ref="ystorm_core_conn_ag_ctx::reg2">reg2</dfn> <i>/* reg2 */</i>;</td></tr>
<tr><th id="2464">2464</th><td>	<a class="typedef" href="bcm_osal.h.html#__le32" title='__le32' data-type='u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="ystorm_core_conn_ag_ctx::reg3" title='ystorm_core_conn_ag_ctx::reg3' data-ref="ystorm_core_conn_ag_ctx::reg3">reg3</dfn> <i>/* reg3 */</i>;</td></tr>
<tr><th id="2465">2465</th><td>};</td></tr>
<tr><th id="2466">2466</th><td></td></tr>
<tr><th id="2467">2467</th><td><u>#<span data-ppcond="7">endif</span> /* __ECORE_HSI_COMMON__ */</u></td></tr>
<tr><th id="2468">2468</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='bcm_osal.c.html'>dpdk_1805/drivers/net/qede/base/bcm_osal.c</a><br/>Generated on <em>2018-Aug-19</em> from project dpdk_1805 revision <em>dpdk_1805</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
