-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity ViT_act_compute_attn_matmul_v_7 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    attn_softmax_info_stream_dout : IN STD_LOGIC_VECTOR (255 downto 0);
    attn_softmax_info_stream_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    attn_softmax_info_stream_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    attn_softmax_info_stream_empty_n : IN STD_LOGIC;
    attn_softmax_info_stream_read : OUT STD_LOGIC;
    qxk_out_stream_dout : IN STD_LOGIC_VECTOR (511 downto 0);
    qxk_out_stream_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    qxk_out_stream_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    qxk_out_stream_empty_n : IN STD_LOGIC;
    qxk_out_stream_read : OUT STD_LOGIC;
    v_stream_dout : IN STD_LOGIC_VECTOR (255 downto 0);
    v_stream_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    v_stream_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    v_stream_empty_n : IN STD_LOGIC;
    v_stream_read : OUT STD_LOGIC;
    attn_matmul_v_stream_din : OUT STD_LOGIC_VECTOR (255 downto 0);
    attn_matmul_v_stream_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    attn_matmul_v_stream_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    attn_matmul_v_stream_full_n : IN STD_LOGIC;
    attn_matmul_v_stream_write : OUT STD_LOGIC );
end;


architecture behav of ViT_act_compute_attn_matmul_v_7 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv8_80 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv9_80 : STD_LOGIC_VECTOR (8 downto 0) := "010000000";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv8_2 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_const_lv8_3 : STD_LOGIC_VECTOR (7 downto 0) := "00000011";
    constant ap_const_lv17_18F18 : STD_LOGIC_VECTOR (16 downto 0) := "11000111100011000";
    constant ap_const_lv17_1 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000001";
    constant ap_const_lv8_4 : STD_LOGIC_VECTOR (7 downto 0) := "00000100";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv13_C18 : STD_LOGIC_VECTOR (12 downto 0) := "0110000011000";
    constant ap_const_lv5_18 : STD_LOGIC_VECTOR (4 downto 0) := "11000";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv13_1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_5F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011111";
    constant ap_const_lv32_80 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000000";
    constant ap_const_lv32_9F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011111";
    constant ap_const_lv32_A0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010100000";
    constant ap_const_lv32_BF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010111111";
    constant ap_const_lv32_C0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011000000";
    constant ap_const_lv32_DF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011011111";
    constant ap_const_lv32_100 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100000000";
    constant ap_const_lv32_11F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100011111";
    constant ap_const_lv32_120 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100100000";
    constant ap_const_lv32_13F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100111111";
    constant ap_const_lv32_140 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101000000";
    constant ap_const_lv32_15F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101011111";
    constant ap_const_lv32_180 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110000000";
    constant ap_const_lv32_19F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110011111";
    constant ap_const_lv32_1A0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110100000";
    constant ap_const_lv32_1BF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110111111";
    constant ap_const_lv32_1C0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111000000";
    constant ap_const_lv32_1DF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111011111";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv32_7F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111111";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_35 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110101";
    constant ap_const_lv32_E0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011100000";
    constant ap_const_lv32_FF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011111111";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal icmp_ln442_reg_3907 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln434_2_reg_3882 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op131_read_state2 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal icmp_ln442_reg_3907_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9 : BOOLEAN;
    signal select_ln434_1_reg_3878 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln434_1_reg_3878_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln434_7_reg_3891 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln434_7_reg_3891_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op579_write_state11 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln432_fu_724_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal attn_matmul_v_stream_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal qxk_out_stream_blk_n : STD_LOGIC;
    signal attn_softmax_info_stream_blk_n : STD_LOGIC;
    signal v_stream_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal cmp97_fu_688_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp97_reg_3828 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp97_reg_3828_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp97_reg_3828_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp97_reg_3828_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp97_reg_3828_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp97_reg_3828_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp97_reg_3828_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp97_reg_3828_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp97_2_fu_700_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp97_2_reg_3833 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp97_2_reg_3833_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp97_2_reg_3833_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp97_2_reg_3833_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp97_2_reg_3833_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp97_2_reg_3833_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp97_2_reg_3833_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp97_2_reg_3833_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp97_3_fu_706_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp97_3_reg_3838 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp97_3_reg_3838_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp97_3_reg_3838_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp97_3_reg_3838_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp97_3_reg_3838_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp97_3_reg_3838_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp97_3_reg_3838_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp97_3_reg_3838_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln434_fu_751_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln434_reg_3847 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln434_reg_3847_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln434_reg_3847_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln434_reg_3847_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln434_reg_3847_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln434_reg_3847_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln434_reg_3847_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln434_reg_3847_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln432_fu_791_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln432_reg_3852 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln432_reg_3852_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln432_reg_3852_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln432_reg_3852_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln432_reg_3852_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln432_reg_3852_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln432_reg_3852_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln432_reg_3852_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln432_4_fu_849_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln432_4_reg_3858 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln432_4_reg_3858_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln432_4_reg_3858_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln432_4_reg_3858_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln432_4_reg_3858_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln432_4_reg_3858_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln432_4_reg_3858_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln432_4_reg_3858_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal indvars_iv_next1136_fu_863_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal indvars_iv_next1136_reg_3865 : STD_LOGIC_VECTOR (7 downto 0);
    signal indvars_iv_next1136_reg_3865_pp0_iter1_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal indvars_iv_next1136_reg_3865_pp0_iter2_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal indvars_iv_next1136_reg_3865_pp0_iter3_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal indvars_iv_next1136_reg_3865_pp0_iter4_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal indvars_iv_next1136_reg_3865_pp0_iter5_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal indvars_iv_next1136_reg_3865_pp0_iter6_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal indvars_iv_next1136_reg_3865_pp0_iter7_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln434_fu_875_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln434_reg_3872 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln434_reg_3872_pp0_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln434_reg_3872_pp0_iter2_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln434_reg_3872_pp0_iter3_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln434_reg_3872_pp0_iter4_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln434_reg_3872_pp0_iter5_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln434_reg_3872_pp0_iter6_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln434_reg_3872_pp0_iter7_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln434_reg_3872_pp0_iter8_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln434_1_fu_899_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln434_1_reg_3878_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln434_1_reg_3878_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln434_1_reg_3878_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln434_1_reg_3878_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln434_1_reg_3878_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln434_1_reg_3878_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln434_1_reg_3878_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln434_1_reg_3878_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln434_2_fu_935_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln434_4_fu_949_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln434_4_reg_3886 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln434_4_reg_3886_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln434_4_reg_3886_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln434_4_reg_3886_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln434_4_reg_3886_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln434_4_reg_3886_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln434_4_reg_3886_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln434_4_reg_3886_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln434_4_reg_3886_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln434_7_fu_969_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln434_7_reg_3891_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln434_7_reg_3891_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln434_7_reg_3891_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln434_7_reg_3891_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln434_7_reg_3891_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln434_7_reg_3891_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln434_7_reg_3891_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln434_7_reg_3891_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln434_8_fu_981_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln434_8_reg_3895 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln434_8_reg_3895_pp0_iter1_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln434_8_reg_3895_pp0_iter2_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln434_8_reg_3895_pp0_iter3_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln434_8_reg_3895_pp0_iter4_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln434_8_reg_3895_pp0_iter5_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln434_8_reg_3895_pp0_iter6_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln434_8_reg_3895_pp0_iter7_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln434_8_reg_3895_pp0_iter8_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln442_fu_997_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln442_reg_3907_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln442_reg_3907_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln442_reg_3907_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln442_reg_3907_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln442_reg_3907_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln442_reg_3907_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal softmax_sum_recip_V_fu_1199_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal softmax_sum_recip_V_reg_3911 : STD_LOGIC_VECTOR (31 downto 0);
    signal softmax_sum_recip_V_reg_3911_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal softmax_sum_recip_V_reg_3911_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal softmax_sum_recip_V_reg_3911_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal softmax_sum_recip_V_reg_3911_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal softmax_sum_recip_V_reg_3911_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal softmax_sum_recip_V_1_reg_3916 : STD_LOGIC_VECTOR (31 downto 0);
    signal softmax_sum_recip_V_1_reg_3916_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal softmax_sum_recip_V_1_reg_3916_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal softmax_sum_recip_V_1_reg_3916_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal softmax_sum_recip_V_1_reg_3916_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal softmax_sum_recip_V_1_reg_3916_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal softmax_sum_recip_V_2_reg_3921 : STD_LOGIC_VECTOR (31 downto 0);
    signal softmax_sum_recip_V_2_reg_3921_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal softmax_sum_recip_V_2_reg_3921_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal softmax_sum_recip_V_2_reg_3921_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal softmax_sum_recip_V_2_reg_3921_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal softmax_sum_recip_V_2_reg_3921_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal softmax_sum_recip_V_3_fu_1274_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal softmax_sum_recip_V_3_reg_3926 : STD_LOGIC_VECTOR (31 downto 0);
    signal softmax_sum_recip_V_3_reg_3926_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal softmax_sum_recip_V_3_reg_3926_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal softmax_sum_recip_V_3_reg_3926_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal softmax_sum_recip_V_3_reg_3926_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal softmax_sum_recip_V_3_reg_3926_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal softmax_sum_recip_V_4_reg_3931 : STD_LOGIC_VECTOR (31 downto 0);
    signal softmax_sum_recip_V_4_reg_3931_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal softmax_sum_recip_V_4_reg_3931_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal softmax_sum_recip_V_4_reg_3931_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal softmax_sum_recip_V_4_reg_3931_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal softmax_sum_recip_V_4_reg_3931_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal softmax_sum_recip_V_5_reg_3936 : STD_LOGIC_VECTOR (31 downto 0);
    signal softmax_sum_recip_V_5_reg_3936_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal softmax_sum_recip_V_5_reg_3936_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal softmax_sum_recip_V_5_reg_3936_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal softmax_sum_recip_V_5_reg_3936_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal softmax_sum_recip_V_5_reg_3936_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal softmax_sum_recip_V_6_fu_1349_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal softmax_sum_recip_V_6_reg_3941 : STD_LOGIC_VECTOR (31 downto 0);
    signal softmax_sum_recip_V_6_reg_3941_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal softmax_sum_recip_V_6_reg_3941_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal softmax_sum_recip_V_6_reg_3941_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal softmax_sum_recip_V_6_reg_3941_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal softmax_sum_recip_V_6_reg_3941_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal softmax_sum_recip_V_7_reg_3946 : STD_LOGIC_VECTOR (31 downto 0);
    signal softmax_sum_recip_V_7_reg_3946_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal softmax_sum_recip_V_7_reg_3946_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal softmax_sum_recip_V_7_reg_3946_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal softmax_sum_recip_V_7_reg_3946_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal softmax_sum_recip_V_7_reg_3946_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal softmax_sum_recip_V_8_reg_3951 : STD_LOGIC_VECTOR (31 downto 0);
    signal softmax_sum_recip_V_8_reg_3951_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal softmax_sum_recip_V_8_reg_3951_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal softmax_sum_recip_V_8_reg_3951_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal softmax_sum_recip_V_8_reg_3951_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal softmax_sum_recip_V_8_reg_3951_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal softmax_sum_recip_V_9_fu_1424_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal softmax_sum_recip_V_9_reg_3956 : STD_LOGIC_VECTOR (31 downto 0);
    signal softmax_sum_recip_V_9_reg_3956_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal softmax_sum_recip_V_9_reg_3956_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal softmax_sum_recip_V_9_reg_3956_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal softmax_sum_recip_V_9_reg_3956_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal softmax_sum_recip_V_9_reg_3956_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal softmax_sum_recip_V_10_reg_3961 : STD_LOGIC_VECTOR (31 downto 0);
    signal softmax_sum_recip_V_10_reg_3961_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal softmax_sum_recip_V_10_reg_3961_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal softmax_sum_recip_V_10_reg_3961_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal softmax_sum_recip_V_10_reg_3961_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal softmax_sum_recip_V_10_reg_3961_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal softmax_sum_recip_V_11_reg_3966 : STD_LOGIC_VECTOR (31 downto 0);
    signal softmax_sum_recip_V_11_reg_3966_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal softmax_sum_recip_V_11_reg_3966_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal softmax_sum_recip_V_11_reg_3966_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal softmax_sum_recip_V_11_reg_3966_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal softmax_sum_recip_V_11_reg_3966_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_exp_32_10_s_fu_385_ap_return : STD_LOGIC_VECTOR (30 downto 0);
    signal r_V_reg_3971 : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_exp_32_10_s_fu_402_ap_return : STD_LOGIC_VECTOR (30 downto 0);
    signal r_V_642_reg_3976 : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_exp_32_10_s_fu_419_ap_return : STD_LOGIC_VECTOR (30 downto 0);
    signal r_V_644_reg_3981 : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_exp_32_10_s_fu_436_ap_return : STD_LOGIC_VECTOR (30 downto 0);
    signal r_V_646_reg_3986 : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_exp_32_10_s_fu_453_ap_return : STD_LOGIC_VECTOR (30 downto 0);
    signal r_V_648_reg_3991 : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_exp_32_10_s_fu_470_ap_return : STD_LOGIC_VECTOR (30 downto 0);
    signal r_V_650_reg_3996 : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_exp_32_10_s_fu_487_ap_return : STD_LOGIC_VECTOR (30 downto 0);
    signal r_V_652_reg_4001 : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_exp_32_10_s_fu_504_ap_return : STD_LOGIC_VECTOR (30 downto 0);
    signal r_V_654_reg_4006 : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_exp_32_10_s_fu_521_ap_return : STD_LOGIC_VECTOR (30 downto 0);
    signal r_V_656_reg_4011 : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_exp_32_10_s_fu_538_ap_return : STD_LOGIC_VECTOR (30 downto 0);
    signal r_V_658_reg_4016 : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_exp_32_10_s_fu_555_ap_return : STD_LOGIC_VECTOR (30 downto 0);
    signal r_V_660_reg_4021 : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_exp_32_10_s_fu_572_ap_return : STD_LOGIC_VECTOR (30 downto 0);
    signal r_V_662_reg_4026 : STD_LOGIC_VECTOR (30 downto 0);
    signal select_ln434_3_fu_1516_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln434_3_reg_4031 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln434_5_fu_1528_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln434_5_reg_4036 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln434_6_fu_1540_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln434_6_reg_4041 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_V_664_fu_1878_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_664_reg_4046 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_5_reg_4051 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_6_reg_4056 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_7_reg_4061 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_1_reg_4066 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_2_reg_4071 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_3_reg_4076 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_4_reg_4081 : STD_LOGIC_VECTOR (31 downto 0);
    signal acc_blocks_0_addr_reg_4086 : STD_LOGIC_VECTOR (4 downto 0);
    signal acc_blocks_1_addr_reg_4092 : STD_LOGIC_VECTOR (4 downto 0);
    signal acc_blocks_2_addr_reg_4098 : STD_LOGIC_VECTOR (4 downto 0);
    signal acc_blocks_3_addr_reg_4104 : STD_LOGIC_VECTOR (4 downto 0);
    signal acc_block_1_fu_2327_p3 : STD_LOGIC_VECTOR (255 downto 0);
    signal acc_block_1_reg_4110 : STD_LOGIC_VECTOR (255 downto 0);
    signal tmp_208_fu_3573_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_208_reg_4115 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_209_fu_3586_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_209_reg_4120 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_210_fu_3599_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_210_reg_4125 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_211_fu_3612_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_211_reg_4130 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_212_fu_3625_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_212_reg_4135 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_213_fu_3638_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_213_reg_4140 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_214_fu_3651_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_214_reg_4145 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_215_fu_3664_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_215_reg_4150 : STD_LOGIC_VECTOR (31 downto 0);
    signal acc_blocks_0_ce0 : STD_LOGIC;
    signal acc_blocks_0_we0 : STD_LOGIC;
    signal acc_blocks_0_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal acc_blocks_0_ce1 : STD_LOGIC;
    signal acc_blocks_0_q1 : STD_LOGIC_VECTOR (255 downto 0);
    signal acc_blocks_1_ce0 : STD_LOGIC;
    signal acc_blocks_1_we0 : STD_LOGIC;
    signal acc_blocks_1_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal acc_blocks_1_ce1 : STD_LOGIC;
    signal acc_blocks_1_q1 : STD_LOGIC_VECTOR (255 downto 0);
    signal acc_blocks_2_ce0 : STD_LOGIC;
    signal acc_blocks_2_we0 : STD_LOGIC;
    signal acc_blocks_2_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal acc_blocks_2_ce1 : STD_LOGIC;
    signal acc_blocks_2_q1 : STD_LOGIC_VECTOR (255 downto 0);
    signal acc_blocks_3_ce0 : STD_LOGIC;
    signal acc_blocks_3_we0 : STD_LOGIC;
    signal acc_blocks_3_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal acc_blocks_3_ce1 : STD_LOGIC;
    signal acc_blocks_3_q1 : STD_LOGIC_VECTOR (255 downto 0);
    signal grp_exp_32_10_s_fu_385_ap_start : STD_LOGIC;
    signal grp_exp_32_10_s_fu_385_ap_done : STD_LOGIC;
    signal grp_exp_32_10_s_fu_385_ap_idle : STD_LOGIC;
    signal grp_exp_32_10_s_fu_385_ap_ready : STD_LOGIC;
    signal grp_exp_32_10_s_fu_385_ap_ce : STD_LOGIC;
    signal grp_exp_32_10_s_fu_385_x : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state1_pp0_stage0_iter0_ignore_call20 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call20 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call20 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call20 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call20 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call20 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call20 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call20 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call20 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call20 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call20 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp161 : BOOLEAN;
    signal grp_exp_32_10_s_fu_402_ap_start : STD_LOGIC;
    signal grp_exp_32_10_s_fu_402_ap_done : STD_LOGIC;
    signal grp_exp_32_10_s_fu_402_ap_idle : STD_LOGIC;
    signal grp_exp_32_10_s_fu_402_ap_ready : STD_LOGIC;
    signal grp_exp_32_10_s_fu_402_ap_ce : STD_LOGIC;
    signal grp_exp_32_10_s_fu_402_x : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state1_pp0_stage0_iter0_ignore_call28 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call28 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call28 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call28 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call28 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call28 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call28 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call28 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call28 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call28 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call28 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp165 : BOOLEAN;
    signal grp_exp_32_10_s_fu_419_ap_start : STD_LOGIC;
    signal grp_exp_32_10_s_fu_419_ap_done : STD_LOGIC;
    signal grp_exp_32_10_s_fu_419_ap_idle : STD_LOGIC;
    signal grp_exp_32_10_s_fu_419_ap_ready : STD_LOGIC;
    signal grp_exp_32_10_s_fu_419_ap_ce : STD_LOGIC;
    signal grp_exp_32_10_s_fu_419_x : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state1_pp0_stage0_iter0_ignore_call36 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call36 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call36 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call36 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call36 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call36 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call36 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call36 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call36 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call36 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call36 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp169 : BOOLEAN;
    signal grp_exp_32_10_s_fu_436_ap_start : STD_LOGIC;
    signal grp_exp_32_10_s_fu_436_ap_done : STD_LOGIC;
    signal grp_exp_32_10_s_fu_436_ap_idle : STD_LOGIC;
    signal grp_exp_32_10_s_fu_436_ap_ready : STD_LOGIC;
    signal grp_exp_32_10_s_fu_436_ap_ce : STD_LOGIC;
    signal grp_exp_32_10_s_fu_436_x : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state1_pp0_stage0_iter0_ignore_call44 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call44 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call44 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call44 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call44 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call44 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call44 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call44 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call44 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call44 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call44 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp173 : BOOLEAN;
    signal grp_exp_32_10_s_fu_453_ap_start : STD_LOGIC;
    signal grp_exp_32_10_s_fu_453_ap_done : STD_LOGIC;
    signal grp_exp_32_10_s_fu_453_ap_idle : STD_LOGIC;
    signal grp_exp_32_10_s_fu_453_ap_ready : STD_LOGIC;
    signal grp_exp_32_10_s_fu_453_ap_ce : STD_LOGIC;
    signal grp_exp_32_10_s_fu_453_x : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state1_pp0_stage0_iter0_ignore_call52 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call52 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call52 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call52 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call52 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call52 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call52 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call52 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call52 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call52 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call52 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp177 : BOOLEAN;
    signal grp_exp_32_10_s_fu_470_ap_start : STD_LOGIC;
    signal grp_exp_32_10_s_fu_470_ap_done : STD_LOGIC;
    signal grp_exp_32_10_s_fu_470_ap_idle : STD_LOGIC;
    signal grp_exp_32_10_s_fu_470_ap_ready : STD_LOGIC;
    signal grp_exp_32_10_s_fu_470_ap_ce : STD_LOGIC;
    signal grp_exp_32_10_s_fu_470_x : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state1_pp0_stage0_iter0_ignore_call60 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call60 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call60 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call60 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call60 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call60 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call60 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call60 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call60 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call60 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call60 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp181 : BOOLEAN;
    signal grp_exp_32_10_s_fu_487_ap_start : STD_LOGIC;
    signal grp_exp_32_10_s_fu_487_ap_done : STD_LOGIC;
    signal grp_exp_32_10_s_fu_487_ap_idle : STD_LOGIC;
    signal grp_exp_32_10_s_fu_487_ap_ready : STD_LOGIC;
    signal grp_exp_32_10_s_fu_487_ap_ce : STD_LOGIC;
    signal grp_exp_32_10_s_fu_487_x : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state1_pp0_stage0_iter0_ignore_call68 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call68 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call68 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call68 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call68 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call68 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call68 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call68 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call68 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call68 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call68 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp185 : BOOLEAN;
    signal grp_exp_32_10_s_fu_504_ap_start : STD_LOGIC;
    signal grp_exp_32_10_s_fu_504_ap_done : STD_LOGIC;
    signal grp_exp_32_10_s_fu_504_ap_idle : STD_LOGIC;
    signal grp_exp_32_10_s_fu_504_ap_ready : STD_LOGIC;
    signal grp_exp_32_10_s_fu_504_ap_ce : STD_LOGIC;
    signal grp_exp_32_10_s_fu_504_x : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state1_pp0_stage0_iter0_ignore_call76 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call76 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call76 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call76 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call76 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call76 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call76 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call76 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call76 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call76 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call76 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp189 : BOOLEAN;
    signal grp_exp_32_10_s_fu_521_ap_start : STD_LOGIC;
    signal grp_exp_32_10_s_fu_521_ap_done : STD_LOGIC;
    signal grp_exp_32_10_s_fu_521_ap_idle : STD_LOGIC;
    signal grp_exp_32_10_s_fu_521_ap_ready : STD_LOGIC;
    signal grp_exp_32_10_s_fu_521_ap_ce : STD_LOGIC;
    signal grp_exp_32_10_s_fu_521_x : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state1_pp0_stage0_iter0_ignore_call84 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call84 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call84 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call84 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call84 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call84 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call84 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call84 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call84 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call84 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call84 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp193 : BOOLEAN;
    signal grp_exp_32_10_s_fu_538_ap_start : STD_LOGIC;
    signal grp_exp_32_10_s_fu_538_ap_done : STD_LOGIC;
    signal grp_exp_32_10_s_fu_538_ap_idle : STD_LOGIC;
    signal grp_exp_32_10_s_fu_538_ap_ready : STD_LOGIC;
    signal grp_exp_32_10_s_fu_538_ap_ce : STD_LOGIC;
    signal grp_exp_32_10_s_fu_538_x : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state1_pp0_stage0_iter0_ignore_call92 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call92 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call92 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call92 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call92 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call92 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call92 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call92 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call92 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call92 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call92 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp197 : BOOLEAN;
    signal grp_exp_32_10_s_fu_555_ap_start : STD_LOGIC;
    signal grp_exp_32_10_s_fu_555_ap_done : STD_LOGIC;
    signal grp_exp_32_10_s_fu_555_ap_idle : STD_LOGIC;
    signal grp_exp_32_10_s_fu_555_ap_ready : STD_LOGIC;
    signal grp_exp_32_10_s_fu_555_ap_ce : STD_LOGIC;
    signal grp_exp_32_10_s_fu_555_x : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state1_pp0_stage0_iter0_ignore_call100 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call100 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call100 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call100 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call100 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call100 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call100 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call100 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call100 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call100 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call100 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp201 : BOOLEAN;
    signal grp_exp_32_10_s_fu_572_ap_start : STD_LOGIC;
    signal grp_exp_32_10_s_fu_572_ap_done : STD_LOGIC;
    signal grp_exp_32_10_s_fu_572_ap_idle : STD_LOGIC;
    signal grp_exp_32_10_s_fu_572_ap_ready : STD_LOGIC;
    signal grp_exp_32_10_s_fu_572_ap_ce : STD_LOGIC;
    signal grp_exp_32_10_s_fu_572_x : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state1_pp0_stage0_iter0_ignore_call108 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call108 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call108 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call108 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call108 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call108 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call108 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call108 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8_ignore_call108 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9_ignore_call108 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10_ignore_call108 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp205 : BOOLEAN;
    signal grp_exp_32_10_s_fu_385_ap_start_reg : STD_LOGIC := '0';
    signal grp_exp_32_10_s_fu_402_ap_start_reg : STD_LOGIC := '0';
    signal grp_exp_32_10_s_fu_419_ap_start_reg : STD_LOGIC := '0';
    signal grp_exp_32_10_s_fu_436_ap_start_reg : STD_LOGIC := '0';
    signal grp_exp_32_10_s_fu_453_ap_start_reg : STD_LOGIC := '0';
    signal grp_exp_32_10_s_fu_470_ap_start_reg : STD_LOGIC := '0';
    signal grp_exp_32_10_s_fu_487_ap_start_reg : STD_LOGIC := '0';
    signal grp_exp_32_10_s_fu_504_ap_start_reg : STD_LOGIC := '0';
    signal grp_exp_32_10_s_fu_521_ap_start_reg : STD_LOGIC := '0';
    signal grp_exp_32_10_s_fu_538_ap_start_reg : STD_LOGIC := '0';
    signal grp_exp_32_10_s_fu_555_ap_start_reg : STD_LOGIC := '0';
    signal grp_exp_32_10_s_fu_572_ap_start_reg : STD_LOGIC := '0';
    signal zext_ln436_fu_1547_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal dim_block_fu_192 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln436_fu_1003_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_dim_block_load : STD_LOGIC_VECTOR (4 downto 0);
    signal v_patch_fu_196 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln434_9_fu_989_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_sig_allocacmp_v_patch_1 : STD_LOGIC_VECTOR (7 downto 0);
    signal indvar_flatten_fu_200 : STD_LOGIC_VECTOR (12 downto 0);
    signal select_ln434_10_fu_1015_p3 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_sig_allocacmp_indvar_flatten_load : STD_LOGIC_VECTOR (12 downto 0);
    signal attn_patch_block_fu_204 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln432_6_fu_855_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_sig_allocacmp_attn_patch_block_1 : STD_LOGIC_VECTOR (5 downto 0);
    signal attn_patch_base_fu_208 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln432_1_fu_765_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_sig_allocacmp_attn_patch_base_2 : STD_LOGIC_VECTOR (7 downto 0);
    signal indvar_flatten69_fu_212 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln432_1_fu_730_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_sig_allocacmp_indvar_flatten69_load : STD_LOGIC_VECTOR (16 downto 0);
    signal attn_softmax_info_0_2_fu_216 : STD_LOGIC_VECTOR (255 downto 0);
    signal attn_softmax_info_1_2_fu_220 : STD_LOGIC_VECTOR (255 downto 0);
    signal attn_softmax_info_2_2_fu_224 : STD_LOGIC_VECTOR (255 downto 0);
    signal attn_softmax_info_3_2_fu_228 : STD_LOGIC_VECTOR (255 downto 0);
    signal attn_V_fu_232 : STD_LOGIC_VECTOR (31 downto 0);
    signal attn_V_1_fu_236 : STD_LOGIC_VECTOR (31 downto 0);
    signal attn_V_2_fu_240 : STD_LOGIC_VECTOR (31 downto 0);
    signal attn_V_3_fu_244 : STD_LOGIC_VECTOR (31 downto 0);
    signal attn_V_4_fu_248 : STD_LOGIC_VECTOR (31 downto 0);
    signal attn_V_5_fu_252 : STD_LOGIC_VECTOR (31 downto 0);
    signal attn_V_6_fu_256 : STD_LOGIC_VECTOR (31 downto 0);
    signal attn_V_7_fu_260 : STD_LOGIC_VECTOR (31 downto 0);
    signal attn_V_8_fu_264 : STD_LOGIC_VECTOR (31 downto 0);
    signal attn_V_9_fu_268 : STD_LOGIC_VECTOR (31 downto 0);
    signal attn_V_10_fu_272 : STD_LOGIC_VECTOR (31 downto 0);
    signal attn_V_11_fu_276 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln493_s_fu_3677_p9 : STD_LOGIC_VECTOR (255 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal acc_block_3_fu_2715_p3 : STD_LOGIC_VECTOR (255 downto 0);
    signal acc_block_5_fu_3103_p3 : STD_LOGIC_VECTOR (255 downto 0);
    signal acc_block_7_fu_3491_p3 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln434_fu_644_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln432_fu_634_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_fu_660_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal empty_fu_648_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp_fu_670_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp39_not_fu_676_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp118_not_fu_712_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp120_not_fu_638_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln432_fu_739_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal attn_patch_block_3_fu_745_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal cmp120_not_mid1_fu_777_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp113_fu_654_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp39_not_mid149_fu_803_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_fu_682_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp97_1_fu_694_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge639_fu_718_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_221_fu_831_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln436_fu_843_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln432_fu_757_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln434_fu_869_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln434_1_fu_883_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln432_1_fu_773_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal cmp113_mid1_fu_893_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln432_fu_797_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_473_fu_907_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_mid1_fu_887_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal icmp115_fu_917_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp39_not_mid1_fu_923_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge_mid1_fu_929_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln432_3_fu_809_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp97_1_mid1_fu_943_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln432_1_fu_817_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp118_not_mid1_fu_957_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln432_2_fu_783_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal brmerge639_mid1_fu_963_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln432_4_fu_823_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_222_fu_977_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln432_5_fu_835_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln434_fu_1009_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln452_fu_1085_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal softmax_bias_V_fu_1203_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln452_2_fu_1089_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal softmax_bias_V_1_fu_1230_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln452_3_fu_1099_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal softmax_bias_V_2_fu_1257_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln452_4_fu_1109_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal softmax_bias_V_3_fu_1278_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln452_5_fu_1119_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal softmax_bias_V_4_fu_1305_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln452_6_fu_1129_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal softmax_bias_V_5_fu_1332_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln452_7_fu_1139_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal softmax_bias_V_6_fu_1353_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln452_8_fu_1149_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal softmax_bias_V_7_fu_1380_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln452_9_fu_1159_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal softmax_bias_V_8_fu_1407_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln452_s_fu_1169_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal softmax_bias_V_9_fu_1428_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln452_1_fu_1179_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal softmax_bias_V_10_fu_1455_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln452_10_fu_1189_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal softmax_bias_V_11_fu_1482_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal cmp97_mid1_fu_1511_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln432_fu_1499_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp97_2_mid1_fu_1523_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln432_2_fu_1503_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp97_3_mid1_fu_1535_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln432_3_fu_1507_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_V_641_fu_1560_p0 : STD_LOGIC_VECTOR (30 downto 0);
    signal r_V_641_fu_1560_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal r_V_643_fu_1582_p0 : STD_LOGIC_VECTOR (30 downto 0);
    signal r_V_643_fu_1582_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal r_V_645_fu_1604_p0 : STD_LOGIC_VECTOR (30 downto 0);
    signal r_V_645_fu_1604_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal r_V_647_fu_1626_p0 : STD_LOGIC_VECTOR (30 downto 0);
    signal r_V_647_fu_1626_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal r_V_649_fu_1648_p0 : STD_LOGIC_VECTOR (30 downto 0);
    signal r_V_649_fu_1648_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal r_V_651_fu_1670_p0 : STD_LOGIC_VECTOR (30 downto 0);
    signal r_V_651_fu_1670_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal r_V_653_fu_1692_p0 : STD_LOGIC_VECTOR (30 downto 0);
    signal r_V_653_fu_1692_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal r_V_655_fu_1714_p0 : STD_LOGIC_VECTOR (30 downto 0);
    signal r_V_655_fu_1714_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal r_V_657_fu_1736_p0 : STD_LOGIC_VECTOR (30 downto 0);
    signal r_V_657_fu_1736_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal r_V_659_fu_1758_p0 : STD_LOGIC_VECTOR (30 downto 0);
    signal r_V_659_fu_1758_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal r_V_661_fu_1780_p0 : STD_LOGIC_VECTOR (30 downto 0);
    signal r_V_661_fu_1780_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal r_V_663_fu_1802_p0 : STD_LOGIC_VECTOR (30 downto 0);
    signal r_V_663_fu_1802_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal tmp_205_fu_2000_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_205_fu_2000_p5 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_665_fu_2016_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1273_424_fu_2012_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal r_V_665_fu_2016_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1270_fu_1988_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal r_V_665_fu_2016_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal r_V_666_fu_2035_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_666_fu_2035_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1270_77_fu_2032_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal r_V_666_fu_2035_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal r_V_667_fu_2054_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_667_fu_2054_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1270_78_fu_2051_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal r_V_667_fu_2054_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal r_V_668_fu_2073_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_668_fu_2073_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1270_79_fu_2070_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal r_V_668_fu_2073_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal r_V_669_fu_2092_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_669_fu_2092_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1270_80_fu_2089_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal r_V_669_fu_2092_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal r_V_670_fu_2111_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_670_fu_2111_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1270_81_fu_2108_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal r_V_670_fu_2111_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal r_V_671_fu_2130_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_671_fu_2130_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1270_82_fu_2127_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal r_V_671_fu_2130_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal r_V_672_fu_2149_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_672_fu_2149_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1270_83_fu_2146_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal r_V_672_fu_2149_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal trunc_ln818_6_fu_2155_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln818_5_fu_2136_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln818_4_fu_2117_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln818_3_fu_2098_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln818_2_fu_2079_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln818_1_fu_2060_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln818_s_fu_2041_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln3_fu_2022_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln813_fu_2185_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln813_s_fu_2195_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln813_7_fu_2211_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln813_8_fu_2227_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln813_9_fu_2243_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln813_1_fu_2259_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln813_2_fu_2275_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln813_3_fu_2291_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln813_33_fu_2301_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln813_32_fu_2285_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln813_31_fu_2269_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln813_30_fu_2253_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln813_29_fu_2237_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln813_28_fu_2221_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln813_27_fu_2205_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln813_fu_2189_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln477_6_fu_2165_p9 : STD_LOGIC_VECTOR (255 downto 0);
    signal or_ln813_s_fu_2307_p9 : STD_LOGIC_VECTOR (255 downto 0);
    signal tmp_s_fu_2409_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_s_fu_2409_p5 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_673_fu_2425_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1273_425_fu_2421_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal r_V_673_fu_2425_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_673_fu_2425_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal r_V_674_fu_2441_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_674_fu_2441_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_674_fu_2441_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal r_V_675_fu_2457_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_675_fu_2457_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_675_fu_2457_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal r_V_676_fu_2473_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_676_fu_2473_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_676_fu_2473_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal r_V_677_fu_2489_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_677_fu_2489_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_677_fu_2489_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal r_V_678_fu_2505_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_678_fu_2505_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_678_fu_2505_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal r_V_679_fu_2521_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_679_fu_2521_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_679_fu_2521_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal r_V_680_fu_2537_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_680_fu_2537_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_680_fu_2537_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal trunc_ln818_14_fu_2543_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln818_13_fu_2527_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln818_12_fu_2511_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln818_11_fu_2495_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln818_10_fu_2479_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln818_9_fu_2463_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln818_8_fu_2447_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln818_7_fu_2431_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln813_12_fu_2573_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln813_4_fu_2583_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln813_5_fu_2599_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln813_6_fu_2615_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln813_10_fu_2631_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln813_11_fu_2647_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln813_13_fu_2663_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln813_14_fu_2679_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln813_41_fu_2689_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln813_40_fu_2673_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln813_39_fu_2657_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln813_38_fu_2641_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln813_37_fu_2625_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln813_36_fu_2609_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln813_35_fu_2593_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln813_34_fu_2577_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln477_s_fu_2553_p9 : STD_LOGIC_VECTOR (255 downto 0);
    signal or_ln813_1_fu_2695_p9 : STD_LOGIC_VECTOR (255 downto 0);
    signal tmp_206_fu_2797_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_206_fu_2797_p5 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_681_fu_2813_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1273_426_fu_2809_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal r_V_681_fu_2813_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_681_fu_2813_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal r_V_682_fu_2829_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_682_fu_2829_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_682_fu_2829_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal r_V_683_fu_2845_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_683_fu_2845_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_683_fu_2845_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal r_V_684_fu_2861_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_684_fu_2861_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_684_fu_2861_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal r_V_685_fu_2877_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_685_fu_2877_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_685_fu_2877_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal r_V_686_fu_2893_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_686_fu_2893_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_686_fu_2893_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal r_V_687_fu_2909_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_687_fu_2909_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_687_fu_2909_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal r_V_688_fu_2925_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_688_fu_2925_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_688_fu_2925_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal trunc_ln818_22_fu_2931_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln818_21_fu_2915_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln818_20_fu_2899_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln818_19_fu_2883_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln818_18_fu_2867_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln818_17_fu_2851_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln818_16_fu_2835_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln818_15_fu_2819_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln813_15_fu_2961_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln813_16_fu_2971_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln813_17_fu_2987_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln813_18_fu_3003_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln813_19_fu_3019_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln813_20_fu_3035_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln813_21_fu_3051_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln813_22_fu_3067_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln813_49_fu_3077_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln813_48_fu_3061_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln813_47_fu_3045_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln813_46_fu_3029_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln813_45_fu_3013_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln813_44_fu_2997_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln813_43_fu_2981_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln813_42_fu_2965_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln477_1_fu_2941_p9 : STD_LOGIC_VECTOR (255 downto 0);
    signal or_ln813_2_fu_3083_p9 : STD_LOGIC_VECTOR (255 downto 0);
    signal tmp_207_fu_3185_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_207_fu_3185_p5 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_689_fu_3201_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln1273_427_fu_3197_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal r_V_689_fu_3201_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_689_fu_3201_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal r_V_690_fu_3217_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_690_fu_3217_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_690_fu_3217_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal r_V_691_fu_3233_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_691_fu_3233_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_691_fu_3233_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal r_V_692_fu_3249_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_692_fu_3249_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_692_fu_3249_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal r_V_693_fu_3265_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_693_fu_3265_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_693_fu_3265_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal r_V_694_fu_3281_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_694_fu_3281_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_694_fu_3281_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal r_V_695_fu_3297_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_695_fu_3297_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_695_fu_3297_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal r_V_696_fu_3313_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_696_fu_3313_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal r_V_696_fu_3313_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal trunc_ln818_30_fu_3319_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln818_29_fu_3303_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln818_28_fu_3287_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln818_27_fu_3271_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln818_26_fu_3255_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln818_25_fu_3239_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln818_24_fu_3223_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln818_23_fu_3207_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln813_23_fu_3349_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln813_24_fu_3359_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln813_25_fu_3375_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln813_26_fu_3391_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln813_27_fu_3407_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln813_28_fu_3423_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln813_29_fu_3439_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln813_30_fu_3455_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln813_57_fu_3465_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln813_56_fu_3449_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln813_55_fu_3433_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln813_54_fu_3417_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln813_53_fu_3401_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln813_52_fu_3385_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln813_51_fu_3369_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln813_50_fu_3353_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln477_2_fu_3329_p9 : STD_LOGIC_VECTOR (255 downto 0);
    signal or_ln813_3_fu_3471_p9 : STD_LOGIC_VECTOR (255 downto 0);
    signal tmp_208_fu_3573_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_208_fu_3573_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_208_fu_3573_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_208_fu_3573_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_209_fu_3586_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_209_fu_3586_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_209_fu_3586_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_209_fu_3586_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_210_fu_3599_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_210_fu_3599_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_210_fu_3599_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_210_fu_3599_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_211_fu_3612_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_211_fu_3612_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_211_fu_3612_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_211_fu_3612_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_212_fu_3625_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_212_fu_3625_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_212_fu_3625_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_212_fu_3625_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_213_fu_3638_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_213_fu_3638_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_213_fu_3638_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_213_fu_3638_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_214_fu_3651_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_214_fu_3651_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_214_fu_3651_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_214_fu_3651_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_215_fu_3664_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_215_fu_3664_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_215_fu_3664_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_215_fu_3664_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter8_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter9_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal r_V_641_fu_1560_p00 : STD_LOGIC_VECTOR (53 downto 0);
    signal r_V_643_fu_1582_p00 : STD_LOGIC_VECTOR (53 downto 0);
    signal r_V_645_fu_1604_p00 : STD_LOGIC_VECTOR (53 downto 0);
    signal r_V_647_fu_1626_p00 : STD_LOGIC_VECTOR (53 downto 0);
    signal r_V_649_fu_1648_p00 : STD_LOGIC_VECTOR (53 downto 0);
    signal r_V_651_fu_1670_p00 : STD_LOGIC_VECTOR (53 downto 0);
    signal r_V_653_fu_1692_p00 : STD_LOGIC_VECTOR (53 downto 0);
    signal r_V_655_fu_1714_p00 : STD_LOGIC_VECTOR (53 downto 0);
    signal r_V_657_fu_1736_p00 : STD_LOGIC_VECTOR (53 downto 0);
    signal r_V_659_fu_1758_p00 : STD_LOGIC_VECTOR (53 downto 0);
    signal r_V_661_fu_1780_p00 : STD_LOGIC_VECTOR (53 downto 0);
    signal r_V_663_fu_1802_p00 : STD_LOGIC_VECTOR (53 downto 0);
    signal ap_condition_1251 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component ViT_act_exp_32_10_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_ce : IN STD_LOGIC;
        x : IN STD_LOGIC_VECTOR (31 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (30 downto 0) );
    end component;


    component ViT_act_mul_31ns_32s_54_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (30 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (53 downto 0) );
    end component;


    component ViT_act_mux_32_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component ViT_act_mul_32s_32s_54_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (53 downto 0) );
    end component;


    component ViT_act_mux_42_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        din4 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component ViT_act_compute_attn_matmul_v_7_acc_blocks_0_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (255 downto 0);
        address1 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (255 downto 0) );
    end component;


    component ViT_act_flow_control_loop_pipe IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC;
        ap_continue : IN STD_LOGIC );
    end component;



begin
    acc_blocks_0_U : component ViT_act_compute_attn_matmul_v_7_acc_blocks_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 256,
        AddressRange => 24,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => acc_blocks_0_addr_reg_4086,
        ce0 => acc_blocks_0_ce0,
        we0 => acc_blocks_0_we0,
        d0 => acc_block_1_fu_2327_p3,
        address1 => acc_blocks_0_address1,
        ce1 => acc_blocks_0_ce1,
        q1 => acc_blocks_0_q1);

    acc_blocks_1_U : component ViT_act_compute_attn_matmul_v_7_acc_blocks_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 256,
        AddressRange => 24,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => acc_blocks_1_addr_reg_4092,
        ce0 => acc_blocks_1_ce0,
        we0 => acc_blocks_1_we0,
        d0 => acc_block_3_fu_2715_p3,
        address1 => acc_blocks_1_address1,
        ce1 => acc_blocks_1_ce1,
        q1 => acc_blocks_1_q1);

    acc_blocks_2_U : component ViT_act_compute_attn_matmul_v_7_acc_blocks_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 256,
        AddressRange => 24,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => acc_blocks_2_addr_reg_4098,
        ce0 => acc_blocks_2_ce0,
        we0 => acc_blocks_2_we0,
        d0 => acc_block_5_fu_3103_p3,
        address1 => acc_blocks_2_address1,
        ce1 => acc_blocks_2_ce1,
        q1 => acc_blocks_2_q1);

    acc_blocks_3_U : component ViT_act_compute_attn_matmul_v_7_acc_blocks_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 256,
        AddressRange => 24,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => acc_blocks_3_addr_reg_4104,
        ce0 => acc_blocks_3_ce0,
        we0 => acc_blocks_3_we0,
        d0 => acc_block_7_fu_3491_p3,
        address1 => acc_blocks_3_address1,
        ce1 => acc_blocks_3_ce1,
        q1 => acc_blocks_3_q1);

    grp_exp_32_10_s_fu_385 : component ViT_act_exp_32_10_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_exp_32_10_s_fu_385_ap_start,
        ap_done => grp_exp_32_10_s_fu_385_ap_done,
        ap_idle => grp_exp_32_10_s_fu_385_ap_idle,
        ap_ready => grp_exp_32_10_s_fu_385_ap_ready,
        ap_ce => grp_exp_32_10_s_fu_385_ap_ce,
        x => grp_exp_32_10_s_fu_385_x,
        ap_return => grp_exp_32_10_s_fu_385_ap_return);

    grp_exp_32_10_s_fu_402 : component ViT_act_exp_32_10_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_exp_32_10_s_fu_402_ap_start,
        ap_done => grp_exp_32_10_s_fu_402_ap_done,
        ap_idle => grp_exp_32_10_s_fu_402_ap_idle,
        ap_ready => grp_exp_32_10_s_fu_402_ap_ready,
        ap_ce => grp_exp_32_10_s_fu_402_ap_ce,
        x => grp_exp_32_10_s_fu_402_x,
        ap_return => grp_exp_32_10_s_fu_402_ap_return);

    grp_exp_32_10_s_fu_419 : component ViT_act_exp_32_10_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_exp_32_10_s_fu_419_ap_start,
        ap_done => grp_exp_32_10_s_fu_419_ap_done,
        ap_idle => grp_exp_32_10_s_fu_419_ap_idle,
        ap_ready => grp_exp_32_10_s_fu_419_ap_ready,
        ap_ce => grp_exp_32_10_s_fu_419_ap_ce,
        x => grp_exp_32_10_s_fu_419_x,
        ap_return => grp_exp_32_10_s_fu_419_ap_return);

    grp_exp_32_10_s_fu_436 : component ViT_act_exp_32_10_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_exp_32_10_s_fu_436_ap_start,
        ap_done => grp_exp_32_10_s_fu_436_ap_done,
        ap_idle => grp_exp_32_10_s_fu_436_ap_idle,
        ap_ready => grp_exp_32_10_s_fu_436_ap_ready,
        ap_ce => grp_exp_32_10_s_fu_436_ap_ce,
        x => grp_exp_32_10_s_fu_436_x,
        ap_return => grp_exp_32_10_s_fu_436_ap_return);

    grp_exp_32_10_s_fu_453 : component ViT_act_exp_32_10_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_exp_32_10_s_fu_453_ap_start,
        ap_done => grp_exp_32_10_s_fu_453_ap_done,
        ap_idle => grp_exp_32_10_s_fu_453_ap_idle,
        ap_ready => grp_exp_32_10_s_fu_453_ap_ready,
        ap_ce => grp_exp_32_10_s_fu_453_ap_ce,
        x => grp_exp_32_10_s_fu_453_x,
        ap_return => grp_exp_32_10_s_fu_453_ap_return);

    grp_exp_32_10_s_fu_470 : component ViT_act_exp_32_10_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_exp_32_10_s_fu_470_ap_start,
        ap_done => grp_exp_32_10_s_fu_470_ap_done,
        ap_idle => grp_exp_32_10_s_fu_470_ap_idle,
        ap_ready => grp_exp_32_10_s_fu_470_ap_ready,
        ap_ce => grp_exp_32_10_s_fu_470_ap_ce,
        x => grp_exp_32_10_s_fu_470_x,
        ap_return => grp_exp_32_10_s_fu_470_ap_return);

    grp_exp_32_10_s_fu_487 : component ViT_act_exp_32_10_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_exp_32_10_s_fu_487_ap_start,
        ap_done => grp_exp_32_10_s_fu_487_ap_done,
        ap_idle => grp_exp_32_10_s_fu_487_ap_idle,
        ap_ready => grp_exp_32_10_s_fu_487_ap_ready,
        ap_ce => grp_exp_32_10_s_fu_487_ap_ce,
        x => grp_exp_32_10_s_fu_487_x,
        ap_return => grp_exp_32_10_s_fu_487_ap_return);

    grp_exp_32_10_s_fu_504 : component ViT_act_exp_32_10_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_exp_32_10_s_fu_504_ap_start,
        ap_done => grp_exp_32_10_s_fu_504_ap_done,
        ap_idle => grp_exp_32_10_s_fu_504_ap_idle,
        ap_ready => grp_exp_32_10_s_fu_504_ap_ready,
        ap_ce => grp_exp_32_10_s_fu_504_ap_ce,
        x => grp_exp_32_10_s_fu_504_x,
        ap_return => grp_exp_32_10_s_fu_504_ap_return);

    grp_exp_32_10_s_fu_521 : component ViT_act_exp_32_10_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_exp_32_10_s_fu_521_ap_start,
        ap_done => grp_exp_32_10_s_fu_521_ap_done,
        ap_idle => grp_exp_32_10_s_fu_521_ap_idle,
        ap_ready => grp_exp_32_10_s_fu_521_ap_ready,
        ap_ce => grp_exp_32_10_s_fu_521_ap_ce,
        x => grp_exp_32_10_s_fu_521_x,
        ap_return => grp_exp_32_10_s_fu_521_ap_return);

    grp_exp_32_10_s_fu_538 : component ViT_act_exp_32_10_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_exp_32_10_s_fu_538_ap_start,
        ap_done => grp_exp_32_10_s_fu_538_ap_done,
        ap_idle => grp_exp_32_10_s_fu_538_ap_idle,
        ap_ready => grp_exp_32_10_s_fu_538_ap_ready,
        ap_ce => grp_exp_32_10_s_fu_538_ap_ce,
        x => grp_exp_32_10_s_fu_538_x,
        ap_return => grp_exp_32_10_s_fu_538_ap_return);

    grp_exp_32_10_s_fu_555 : component ViT_act_exp_32_10_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_exp_32_10_s_fu_555_ap_start,
        ap_done => grp_exp_32_10_s_fu_555_ap_done,
        ap_idle => grp_exp_32_10_s_fu_555_ap_idle,
        ap_ready => grp_exp_32_10_s_fu_555_ap_ready,
        ap_ce => grp_exp_32_10_s_fu_555_ap_ce,
        x => grp_exp_32_10_s_fu_555_x,
        ap_return => grp_exp_32_10_s_fu_555_ap_return);

    grp_exp_32_10_s_fu_572 : component ViT_act_exp_32_10_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_exp_32_10_s_fu_572_ap_start,
        ap_done => grp_exp_32_10_s_fu_572_ap_done,
        ap_idle => grp_exp_32_10_s_fu_572_ap_idle,
        ap_ready => grp_exp_32_10_s_fu_572_ap_ready,
        ap_ce => grp_exp_32_10_s_fu_572_ap_ce,
        x => grp_exp_32_10_s_fu_572_x,
        ap_return => grp_exp_32_10_s_fu_572_ap_return);

    mul_31ns_32s_54_1_1_U981 : component ViT_act_mul_31ns_32s_54_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 31,
        din1_WIDTH => 32,
        dout_WIDTH => 54)
    port map (
        din0 => r_V_641_fu_1560_p0,
        din1 => softmax_sum_recip_V_reg_3911_pp0_iter7_reg,
        dout => r_V_641_fu_1560_p2);

    mul_31ns_32s_54_1_1_U982 : component ViT_act_mul_31ns_32s_54_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 31,
        din1_WIDTH => 32,
        dout_WIDTH => 54)
    port map (
        din0 => r_V_643_fu_1582_p0,
        din1 => softmax_sum_recip_V_1_reg_3916_pp0_iter7_reg,
        dout => r_V_643_fu_1582_p2);

    mul_31ns_32s_54_1_1_U983 : component ViT_act_mul_31ns_32s_54_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 31,
        din1_WIDTH => 32,
        dout_WIDTH => 54)
    port map (
        din0 => r_V_645_fu_1604_p0,
        din1 => softmax_sum_recip_V_2_reg_3921_pp0_iter7_reg,
        dout => r_V_645_fu_1604_p2);

    mul_31ns_32s_54_1_1_U984 : component ViT_act_mul_31ns_32s_54_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 31,
        din1_WIDTH => 32,
        dout_WIDTH => 54)
    port map (
        din0 => r_V_647_fu_1626_p0,
        din1 => softmax_sum_recip_V_3_reg_3926_pp0_iter7_reg,
        dout => r_V_647_fu_1626_p2);

    mul_31ns_32s_54_1_1_U985 : component ViT_act_mul_31ns_32s_54_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 31,
        din1_WIDTH => 32,
        dout_WIDTH => 54)
    port map (
        din0 => r_V_649_fu_1648_p0,
        din1 => softmax_sum_recip_V_4_reg_3931_pp0_iter7_reg,
        dout => r_V_649_fu_1648_p2);

    mul_31ns_32s_54_1_1_U986 : component ViT_act_mul_31ns_32s_54_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 31,
        din1_WIDTH => 32,
        dout_WIDTH => 54)
    port map (
        din0 => r_V_651_fu_1670_p0,
        din1 => softmax_sum_recip_V_5_reg_3936_pp0_iter7_reg,
        dout => r_V_651_fu_1670_p2);

    mul_31ns_32s_54_1_1_U987 : component ViT_act_mul_31ns_32s_54_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 31,
        din1_WIDTH => 32,
        dout_WIDTH => 54)
    port map (
        din0 => r_V_653_fu_1692_p0,
        din1 => softmax_sum_recip_V_6_reg_3941_pp0_iter7_reg,
        dout => r_V_653_fu_1692_p2);

    mul_31ns_32s_54_1_1_U988 : component ViT_act_mul_31ns_32s_54_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 31,
        din1_WIDTH => 32,
        dout_WIDTH => 54)
    port map (
        din0 => r_V_655_fu_1714_p0,
        din1 => softmax_sum_recip_V_7_reg_3946_pp0_iter7_reg,
        dout => r_V_655_fu_1714_p2);

    mul_31ns_32s_54_1_1_U989 : component ViT_act_mul_31ns_32s_54_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 31,
        din1_WIDTH => 32,
        dout_WIDTH => 54)
    port map (
        din0 => r_V_657_fu_1736_p0,
        din1 => softmax_sum_recip_V_8_reg_3951_pp0_iter7_reg,
        dout => r_V_657_fu_1736_p2);

    mul_31ns_32s_54_1_1_U990 : component ViT_act_mul_31ns_32s_54_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 31,
        din1_WIDTH => 32,
        dout_WIDTH => 54)
    port map (
        din0 => r_V_659_fu_1758_p0,
        din1 => softmax_sum_recip_V_9_reg_3956_pp0_iter7_reg,
        dout => r_V_659_fu_1758_p2);

    mul_31ns_32s_54_1_1_U991 : component ViT_act_mul_31ns_32s_54_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 31,
        din1_WIDTH => 32,
        dout_WIDTH => 54)
    port map (
        din0 => r_V_661_fu_1780_p0,
        din1 => softmax_sum_recip_V_10_reg_3961_pp0_iter7_reg,
        dout => r_V_661_fu_1780_p2);

    mul_31ns_32s_54_1_1_U992 : component ViT_act_mul_31ns_32s_54_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 31,
        din1_WIDTH => 32,
        dout_WIDTH => 54)
    port map (
        din0 => r_V_663_fu_1802_p0,
        din1 => softmax_sum_recip_V_11_reg_3966_pp0_iter7_reg,
        dout => r_V_663_fu_1802_p2);

    mux_32_32_1_1_U993 : component ViT_act_mux_32_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => attn_V_fu_232,
        din1 => attn_V_1_fu_236,
        din2 => attn_V_2_fu_240,
        din3 => tmp_205_fu_2000_p4,
        dout => tmp_205_fu_2000_p5);

    mul_32s_32s_54_1_1_U994 : component ViT_act_mul_32s_32s_54_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 54)
    port map (
        din0 => r_V_665_fu_2016_p0,
        din1 => r_V_665_fu_2016_p1,
        dout => r_V_665_fu_2016_p2);

    mul_32s_32s_54_1_1_U995 : component ViT_act_mul_32s_32s_54_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 54)
    port map (
        din0 => r_V_666_fu_2035_p0,
        din1 => r_V_666_fu_2035_p1,
        dout => r_V_666_fu_2035_p2);

    mul_32s_32s_54_1_1_U996 : component ViT_act_mul_32s_32s_54_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 54)
    port map (
        din0 => r_V_667_fu_2054_p0,
        din1 => r_V_667_fu_2054_p1,
        dout => r_V_667_fu_2054_p2);

    mul_32s_32s_54_1_1_U997 : component ViT_act_mul_32s_32s_54_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 54)
    port map (
        din0 => r_V_668_fu_2073_p0,
        din1 => r_V_668_fu_2073_p1,
        dout => r_V_668_fu_2073_p2);

    mul_32s_32s_54_1_1_U998 : component ViT_act_mul_32s_32s_54_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 54)
    port map (
        din0 => r_V_669_fu_2092_p0,
        din1 => r_V_669_fu_2092_p1,
        dout => r_V_669_fu_2092_p2);

    mul_32s_32s_54_1_1_U999 : component ViT_act_mul_32s_32s_54_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 54)
    port map (
        din0 => r_V_670_fu_2111_p0,
        din1 => r_V_670_fu_2111_p1,
        dout => r_V_670_fu_2111_p2);

    mul_32s_32s_54_1_1_U1000 : component ViT_act_mul_32s_32s_54_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 54)
    port map (
        din0 => r_V_671_fu_2130_p0,
        din1 => r_V_671_fu_2130_p1,
        dout => r_V_671_fu_2130_p2);

    mul_32s_32s_54_1_1_U1001 : component ViT_act_mul_32s_32s_54_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 54)
    port map (
        din0 => r_V_672_fu_2149_p0,
        din1 => r_V_672_fu_2149_p1,
        dout => r_V_672_fu_2149_p2);

    mux_32_32_1_1_U1002 : component ViT_act_mux_32_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => attn_V_3_fu_244,
        din1 => attn_V_4_fu_248,
        din2 => attn_V_5_fu_252,
        din3 => tmp_s_fu_2409_p4,
        dout => tmp_s_fu_2409_p5);

    mul_32s_32s_54_1_1_U1003 : component ViT_act_mul_32s_32s_54_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 54)
    port map (
        din0 => r_V_673_fu_2425_p0,
        din1 => r_V_673_fu_2425_p1,
        dout => r_V_673_fu_2425_p2);

    mul_32s_32s_54_1_1_U1004 : component ViT_act_mul_32s_32s_54_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 54)
    port map (
        din0 => r_V_674_fu_2441_p0,
        din1 => r_V_674_fu_2441_p1,
        dout => r_V_674_fu_2441_p2);

    mul_32s_32s_54_1_1_U1005 : component ViT_act_mul_32s_32s_54_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 54)
    port map (
        din0 => r_V_675_fu_2457_p0,
        din1 => r_V_675_fu_2457_p1,
        dout => r_V_675_fu_2457_p2);

    mul_32s_32s_54_1_1_U1006 : component ViT_act_mul_32s_32s_54_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 54)
    port map (
        din0 => r_V_676_fu_2473_p0,
        din1 => r_V_676_fu_2473_p1,
        dout => r_V_676_fu_2473_p2);

    mul_32s_32s_54_1_1_U1007 : component ViT_act_mul_32s_32s_54_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 54)
    port map (
        din0 => r_V_677_fu_2489_p0,
        din1 => r_V_677_fu_2489_p1,
        dout => r_V_677_fu_2489_p2);

    mul_32s_32s_54_1_1_U1008 : component ViT_act_mul_32s_32s_54_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 54)
    port map (
        din0 => r_V_678_fu_2505_p0,
        din1 => r_V_678_fu_2505_p1,
        dout => r_V_678_fu_2505_p2);

    mul_32s_32s_54_1_1_U1009 : component ViT_act_mul_32s_32s_54_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 54)
    port map (
        din0 => r_V_679_fu_2521_p0,
        din1 => r_V_679_fu_2521_p1,
        dout => r_V_679_fu_2521_p2);

    mul_32s_32s_54_1_1_U1010 : component ViT_act_mul_32s_32s_54_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 54)
    port map (
        din0 => r_V_680_fu_2537_p0,
        din1 => r_V_680_fu_2537_p1,
        dout => r_V_680_fu_2537_p2);

    mux_32_32_1_1_U1011 : component ViT_act_mux_32_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => attn_V_6_fu_256,
        din1 => attn_V_7_fu_260,
        din2 => attn_V_8_fu_264,
        din3 => tmp_206_fu_2797_p4,
        dout => tmp_206_fu_2797_p5);

    mul_32s_32s_54_1_1_U1012 : component ViT_act_mul_32s_32s_54_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 54)
    port map (
        din0 => r_V_681_fu_2813_p0,
        din1 => r_V_681_fu_2813_p1,
        dout => r_V_681_fu_2813_p2);

    mul_32s_32s_54_1_1_U1013 : component ViT_act_mul_32s_32s_54_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 54)
    port map (
        din0 => r_V_682_fu_2829_p0,
        din1 => r_V_682_fu_2829_p1,
        dout => r_V_682_fu_2829_p2);

    mul_32s_32s_54_1_1_U1014 : component ViT_act_mul_32s_32s_54_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 54)
    port map (
        din0 => r_V_683_fu_2845_p0,
        din1 => r_V_683_fu_2845_p1,
        dout => r_V_683_fu_2845_p2);

    mul_32s_32s_54_1_1_U1015 : component ViT_act_mul_32s_32s_54_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 54)
    port map (
        din0 => r_V_684_fu_2861_p0,
        din1 => r_V_684_fu_2861_p1,
        dout => r_V_684_fu_2861_p2);

    mul_32s_32s_54_1_1_U1016 : component ViT_act_mul_32s_32s_54_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 54)
    port map (
        din0 => r_V_685_fu_2877_p0,
        din1 => r_V_685_fu_2877_p1,
        dout => r_V_685_fu_2877_p2);

    mul_32s_32s_54_1_1_U1017 : component ViT_act_mul_32s_32s_54_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 54)
    port map (
        din0 => r_V_686_fu_2893_p0,
        din1 => r_V_686_fu_2893_p1,
        dout => r_V_686_fu_2893_p2);

    mul_32s_32s_54_1_1_U1018 : component ViT_act_mul_32s_32s_54_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 54)
    port map (
        din0 => r_V_687_fu_2909_p0,
        din1 => r_V_687_fu_2909_p1,
        dout => r_V_687_fu_2909_p2);

    mul_32s_32s_54_1_1_U1019 : component ViT_act_mul_32s_32s_54_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 54)
    port map (
        din0 => r_V_688_fu_2925_p0,
        din1 => r_V_688_fu_2925_p1,
        dout => r_V_688_fu_2925_p2);

    mux_32_32_1_1_U1020 : component ViT_act_mux_32_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => attn_V_9_fu_268,
        din1 => attn_V_10_fu_272,
        din2 => attn_V_11_fu_276,
        din3 => tmp_207_fu_3185_p4,
        dout => tmp_207_fu_3185_p5);

    mul_32s_32s_54_1_1_U1021 : component ViT_act_mul_32s_32s_54_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 54)
    port map (
        din0 => r_V_689_fu_3201_p0,
        din1 => r_V_689_fu_3201_p1,
        dout => r_V_689_fu_3201_p2);

    mul_32s_32s_54_1_1_U1022 : component ViT_act_mul_32s_32s_54_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 54)
    port map (
        din0 => r_V_690_fu_3217_p0,
        din1 => r_V_690_fu_3217_p1,
        dout => r_V_690_fu_3217_p2);

    mul_32s_32s_54_1_1_U1023 : component ViT_act_mul_32s_32s_54_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 54)
    port map (
        din0 => r_V_691_fu_3233_p0,
        din1 => r_V_691_fu_3233_p1,
        dout => r_V_691_fu_3233_p2);

    mul_32s_32s_54_1_1_U1024 : component ViT_act_mul_32s_32s_54_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 54)
    port map (
        din0 => r_V_692_fu_3249_p0,
        din1 => r_V_692_fu_3249_p1,
        dout => r_V_692_fu_3249_p2);

    mul_32s_32s_54_1_1_U1025 : component ViT_act_mul_32s_32s_54_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 54)
    port map (
        din0 => r_V_693_fu_3265_p0,
        din1 => r_V_693_fu_3265_p1,
        dout => r_V_693_fu_3265_p2);

    mul_32s_32s_54_1_1_U1026 : component ViT_act_mul_32s_32s_54_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 54)
    port map (
        din0 => r_V_694_fu_3281_p0,
        din1 => r_V_694_fu_3281_p1,
        dout => r_V_694_fu_3281_p2);

    mul_32s_32s_54_1_1_U1027 : component ViT_act_mul_32s_32s_54_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 54)
    port map (
        din0 => r_V_695_fu_3297_p0,
        din1 => r_V_695_fu_3297_p1,
        dout => r_V_695_fu_3297_p2);

    mul_32s_32s_54_1_1_U1028 : component ViT_act_mul_32s_32s_54_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 54)
    port map (
        din0 => r_V_696_fu_3313_p0,
        din1 => r_V_696_fu_3313_p1,
        dout => r_V_696_fu_3313_p2);

    mux_42_32_1_1_U1029 : component ViT_act_mux_42_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => tmp_208_fu_3573_p1,
        din1 => tmp_208_fu_3573_p2,
        din2 => tmp_208_fu_3573_p3,
        din3 => tmp_208_fu_3573_p4,
        din4 => select_ln434_8_reg_3895_pp0_iter8_reg,
        dout => tmp_208_fu_3573_p6);

    mux_42_32_1_1_U1030 : component ViT_act_mux_42_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => tmp_209_fu_3586_p1,
        din1 => tmp_209_fu_3586_p2,
        din2 => tmp_209_fu_3586_p3,
        din3 => tmp_209_fu_3586_p4,
        din4 => select_ln434_8_reg_3895_pp0_iter8_reg,
        dout => tmp_209_fu_3586_p6);

    mux_42_32_1_1_U1031 : component ViT_act_mux_42_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => tmp_210_fu_3599_p1,
        din1 => tmp_210_fu_3599_p2,
        din2 => tmp_210_fu_3599_p3,
        din3 => tmp_210_fu_3599_p4,
        din4 => select_ln434_8_reg_3895_pp0_iter8_reg,
        dout => tmp_210_fu_3599_p6);

    mux_42_32_1_1_U1032 : component ViT_act_mux_42_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => tmp_211_fu_3612_p1,
        din1 => tmp_211_fu_3612_p2,
        din2 => tmp_211_fu_3612_p3,
        din3 => tmp_211_fu_3612_p4,
        din4 => select_ln434_8_reg_3895_pp0_iter8_reg,
        dout => tmp_211_fu_3612_p6);

    mux_42_32_1_1_U1033 : component ViT_act_mux_42_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => tmp_212_fu_3625_p1,
        din1 => tmp_212_fu_3625_p2,
        din2 => tmp_212_fu_3625_p3,
        din3 => tmp_212_fu_3625_p4,
        din4 => select_ln434_8_reg_3895_pp0_iter8_reg,
        dout => tmp_212_fu_3625_p6);

    mux_42_32_1_1_U1034 : component ViT_act_mux_42_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => tmp_213_fu_3638_p1,
        din1 => tmp_213_fu_3638_p2,
        din2 => tmp_213_fu_3638_p3,
        din3 => tmp_213_fu_3638_p4,
        din4 => select_ln434_8_reg_3895_pp0_iter8_reg,
        dout => tmp_213_fu_3638_p6);

    mux_42_32_1_1_U1035 : component ViT_act_mux_42_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => tmp_214_fu_3651_p1,
        din1 => tmp_214_fu_3651_p2,
        din2 => tmp_214_fu_3651_p3,
        din3 => tmp_214_fu_3651_p4,
        din4 => select_ln434_8_reg_3895_pp0_iter8_reg,
        dout => tmp_214_fu_3651_p6);

    mux_42_32_1_1_U1036 : component ViT_act_mux_42_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => tmp_215_fu_3664_p1,
        din1 => tmp_215_fu_3664_p2,
        din2 => tmp_215_fu_3664_p3,
        din3 => tmp_215_fu_3664_p4,
        din4 => select_ln434_8_reg_3895_pp0_iter8_reg,
        dout => tmp_215_fu_3664_p6);

    flow_control_loop_pipe_U : component ViT_act_flow_control_loop_pipe
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int,
        ap_continue => ap_continue);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready_pp0_iter9_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    grp_exp_32_10_s_fu_385_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_exp_32_10_s_fu_385_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln442_reg_3907 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    grp_exp_32_10_s_fu_385_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_exp_32_10_s_fu_385_ap_ready = ap_const_logic_1)) then 
                    grp_exp_32_10_s_fu_385_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_exp_32_10_s_fu_402_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_exp_32_10_s_fu_402_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln442_reg_3907 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    grp_exp_32_10_s_fu_402_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_exp_32_10_s_fu_402_ap_ready = ap_const_logic_1)) then 
                    grp_exp_32_10_s_fu_402_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_exp_32_10_s_fu_419_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_exp_32_10_s_fu_419_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln442_reg_3907 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    grp_exp_32_10_s_fu_419_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_exp_32_10_s_fu_419_ap_ready = ap_const_logic_1)) then 
                    grp_exp_32_10_s_fu_419_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_exp_32_10_s_fu_436_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_exp_32_10_s_fu_436_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln442_reg_3907 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    grp_exp_32_10_s_fu_436_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_exp_32_10_s_fu_436_ap_ready = ap_const_logic_1)) then 
                    grp_exp_32_10_s_fu_436_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_exp_32_10_s_fu_453_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_exp_32_10_s_fu_453_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln442_reg_3907 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    grp_exp_32_10_s_fu_453_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_exp_32_10_s_fu_453_ap_ready = ap_const_logic_1)) then 
                    grp_exp_32_10_s_fu_453_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_exp_32_10_s_fu_470_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_exp_32_10_s_fu_470_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln442_reg_3907 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    grp_exp_32_10_s_fu_470_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_exp_32_10_s_fu_470_ap_ready = ap_const_logic_1)) then 
                    grp_exp_32_10_s_fu_470_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_exp_32_10_s_fu_487_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_exp_32_10_s_fu_487_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln442_reg_3907 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    grp_exp_32_10_s_fu_487_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_exp_32_10_s_fu_487_ap_ready = ap_const_logic_1)) then 
                    grp_exp_32_10_s_fu_487_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_exp_32_10_s_fu_504_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_exp_32_10_s_fu_504_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln442_reg_3907 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    grp_exp_32_10_s_fu_504_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_exp_32_10_s_fu_504_ap_ready = ap_const_logic_1)) then 
                    grp_exp_32_10_s_fu_504_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_exp_32_10_s_fu_521_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_exp_32_10_s_fu_521_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln442_reg_3907 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    grp_exp_32_10_s_fu_521_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_exp_32_10_s_fu_521_ap_ready = ap_const_logic_1)) then 
                    grp_exp_32_10_s_fu_521_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_exp_32_10_s_fu_538_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_exp_32_10_s_fu_538_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln442_reg_3907 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    grp_exp_32_10_s_fu_538_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_exp_32_10_s_fu_538_ap_ready = ap_const_logic_1)) then 
                    grp_exp_32_10_s_fu_538_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_exp_32_10_s_fu_555_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_exp_32_10_s_fu_555_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln442_reg_3907 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    grp_exp_32_10_s_fu_555_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_exp_32_10_s_fu_555_ap_ready = ap_const_logic_1)) then 
                    grp_exp_32_10_s_fu_555_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_exp_32_10_s_fu_572_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_exp_32_10_s_fu_572_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln442_reg_3907 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    grp_exp_32_10_s_fu_572_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_exp_32_10_s_fu_572_ap_ready = ap_const_logic_1)) then 
                    grp_exp_32_10_s_fu_572_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    attn_patch_base_fu_208_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1251)) then
                if ((icmp_ln432_fu_724_p2 = ap_const_lv1_0)) then 
                    attn_patch_base_fu_208 <= select_ln432_1_fu_765_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    attn_patch_base_fu_208 <= ap_const_lv8_0;
                end if;
            end if; 
        end if;
    end process;

    attn_patch_block_fu_204_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1251)) then
                if ((icmp_ln432_fu_724_p2 = ap_const_lv1_0)) then 
                    attn_patch_block_fu_204 <= select_ln432_6_fu_855_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    attn_patch_block_fu_204 <= ap_const_lv6_0;
                end if;
            end if; 
        end if;
    end process;

    dim_block_fu_192_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1251)) then
                if ((icmp_ln432_fu_724_p2 = ap_const_lv1_0)) then 
                    dim_block_fu_192 <= add_ln436_fu_1003_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    dim_block_fu_192 <= ap_const_lv5_0;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten69_fu_212_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1251)) then
                if ((icmp_ln432_fu_724_p2 = ap_const_lv1_0)) then 
                    indvar_flatten69_fu_212 <= add_ln432_1_fu_730_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten69_fu_212 <= ap_const_lv17_0;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten_fu_200_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1251)) then
                if ((icmp_ln432_fu_724_p2 = ap_const_lv1_0)) then 
                    indvar_flatten_fu_200 <= select_ln434_10_fu_1015_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten_fu_200 <= ap_const_lv13_0;
                end if;
            end if; 
        end if;
    end process;

    v_patch_fu_196_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_1251)) then
                if ((icmp_ln432_fu_724_p2 = ap_const_lv1_0)) then 
                    v_patch_fu_196 <= select_ln434_9_fu_989_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    v_patch_fu_196 <= ap_const_lv8_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                acc_block_1_reg_4110 <= acc_block_1_fu_2327_p3;
                acc_blocks_0_addr_reg_4086 <= zext_ln436_fu_1547_p1(5 - 1 downto 0);
                acc_blocks_1_addr_reg_4092 <= zext_ln436_fu_1547_p1(5 - 1 downto 0);
                acc_blocks_2_addr_reg_4098 <= zext_ln436_fu_1547_p1(5 - 1 downto 0);
                acc_blocks_3_addr_reg_4104 <= zext_ln436_fu_1547_p1(5 - 1 downto 0);
                and_ln432_4_reg_3858_pp0_iter2_reg <= and_ln432_4_reg_3858_pp0_iter1_reg;
                and_ln432_4_reg_3858_pp0_iter3_reg <= and_ln432_4_reg_3858_pp0_iter2_reg;
                and_ln432_4_reg_3858_pp0_iter4_reg <= and_ln432_4_reg_3858_pp0_iter3_reg;
                and_ln432_4_reg_3858_pp0_iter5_reg <= and_ln432_4_reg_3858_pp0_iter4_reg;
                and_ln432_4_reg_3858_pp0_iter6_reg <= and_ln432_4_reg_3858_pp0_iter5_reg;
                and_ln432_4_reg_3858_pp0_iter7_reg <= and_ln432_4_reg_3858_pp0_iter6_reg;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
                ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
                ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
                cmp97_2_reg_3833_pp0_iter2_reg <= cmp97_2_reg_3833_pp0_iter1_reg;
                cmp97_2_reg_3833_pp0_iter3_reg <= cmp97_2_reg_3833_pp0_iter2_reg;
                cmp97_2_reg_3833_pp0_iter4_reg <= cmp97_2_reg_3833_pp0_iter3_reg;
                cmp97_2_reg_3833_pp0_iter5_reg <= cmp97_2_reg_3833_pp0_iter4_reg;
                cmp97_2_reg_3833_pp0_iter6_reg <= cmp97_2_reg_3833_pp0_iter5_reg;
                cmp97_2_reg_3833_pp0_iter7_reg <= cmp97_2_reg_3833_pp0_iter6_reg;
                cmp97_3_reg_3838_pp0_iter2_reg <= cmp97_3_reg_3838_pp0_iter1_reg;
                cmp97_3_reg_3838_pp0_iter3_reg <= cmp97_3_reg_3838_pp0_iter2_reg;
                cmp97_3_reg_3838_pp0_iter4_reg <= cmp97_3_reg_3838_pp0_iter3_reg;
                cmp97_3_reg_3838_pp0_iter5_reg <= cmp97_3_reg_3838_pp0_iter4_reg;
                cmp97_3_reg_3838_pp0_iter6_reg <= cmp97_3_reg_3838_pp0_iter5_reg;
                cmp97_3_reg_3838_pp0_iter7_reg <= cmp97_3_reg_3838_pp0_iter6_reg;
                cmp97_reg_3828_pp0_iter2_reg <= cmp97_reg_3828_pp0_iter1_reg;
                cmp97_reg_3828_pp0_iter3_reg <= cmp97_reg_3828_pp0_iter2_reg;
                cmp97_reg_3828_pp0_iter4_reg <= cmp97_reg_3828_pp0_iter3_reg;
                cmp97_reg_3828_pp0_iter5_reg <= cmp97_reg_3828_pp0_iter4_reg;
                cmp97_reg_3828_pp0_iter6_reg <= cmp97_reg_3828_pp0_iter5_reg;
                cmp97_reg_3828_pp0_iter7_reg <= cmp97_reg_3828_pp0_iter6_reg;
                icmp_ln434_reg_3847_pp0_iter2_reg <= icmp_ln434_reg_3847_pp0_iter1_reg;
                icmp_ln434_reg_3847_pp0_iter3_reg <= icmp_ln434_reg_3847_pp0_iter2_reg;
                icmp_ln434_reg_3847_pp0_iter4_reg <= icmp_ln434_reg_3847_pp0_iter3_reg;
                icmp_ln434_reg_3847_pp0_iter5_reg <= icmp_ln434_reg_3847_pp0_iter4_reg;
                icmp_ln434_reg_3847_pp0_iter6_reg <= icmp_ln434_reg_3847_pp0_iter5_reg;
                icmp_ln434_reg_3847_pp0_iter7_reg <= icmp_ln434_reg_3847_pp0_iter6_reg;
                icmp_ln442_reg_3907_pp0_iter2_reg <= icmp_ln442_reg_3907_pp0_iter1_reg;
                icmp_ln442_reg_3907_pp0_iter3_reg <= icmp_ln442_reg_3907_pp0_iter2_reg;
                icmp_ln442_reg_3907_pp0_iter4_reg <= icmp_ln442_reg_3907_pp0_iter3_reg;
                icmp_ln442_reg_3907_pp0_iter5_reg <= icmp_ln442_reg_3907_pp0_iter4_reg;
                icmp_ln442_reg_3907_pp0_iter6_reg <= icmp_ln442_reg_3907_pp0_iter5_reg;
                icmp_ln442_reg_3907_pp0_iter7_reg <= icmp_ln442_reg_3907_pp0_iter6_reg;
                indvars_iv_next1136_reg_3865_pp0_iter2_reg <= indvars_iv_next1136_reg_3865_pp0_iter1_reg;
                indvars_iv_next1136_reg_3865_pp0_iter3_reg <= indvars_iv_next1136_reg_3865_pp0_iter2_reg;
                indvars_iv_next1136_reg_3865_pp0_iter4_reg <= indvars_iv_next1136_reg_3865_pp0_iter3_reg;
                indvars_iv_next1136_reg_3865_pp0_iter5_reg <= indvars_iv_next1136_reg_3865_pp0_iter4_reg;
                indvars_iv_next1136_reg_3865_pp0_iter6_reg <= indvars_iv_next1136_reg_3865_pp0_iter5_reg;
                indvars_iv_next1136_reg_3865_pp0_iter7_reg <= indvars_iv_next1136_reg_3865_pp0_iter6_reg;
                r_V_1_reg_4066 <= v_stream_dout(95 downto 64);
                r_V_2_reg_4071 <= v_stream_dout(127 downto 96);
                r_V_3_reg_4076 <= v_stream_dout(159 downto 128);
                r_V_4_reg_4081 <= v_stream_dout(191 downto 160);
                r_V_5_reg_4051 <= v_stream_dout(223 downto 192);
                r_V_664_reg_4046 <= r_V_664_fu_1878_p1;
                r_V_6_reg_4056 <= v_stream_dout(255 downto 224);
                r_V_7_reg_4061 <= v_stream_dout(63 downto 32);
                select_ln434_1_reg_3878_pp0_iter2_reg <= select_ln434_1_reg_3878_pp0_iter1_reg;
                select_ln434_1_reg_3878_pp0_iter3_reg <= select_ln434_1_reg_3878_pp0_iter2_reg;
                select_ln434_1_reg_3878_pp0_iter4_reg <= select_ln434_1_reg_3878_pp0_iter3_reg;
                select_ln434_1_reg_3878_pp0_iter5_reg <= select_ln434_1_reg_3878_pp0_iter4_reg;
                select_ln434_1_reg_3878_pp0_iter6_reg <= select_ln434_1_reg_3878_pp0_iter5_reg;
                select_ln434_1_reg_3878_pp0_iter7_reg <= select_ln434_1_reg_3878_pp0_iter6_reg;
                select_ln434_1_reg_3878_pp0_iter8_reg <= select_ln434_1_reg_3878_pp0_iter7_reg;
                select_ln434_1_reg_3878_pp0_iter9_reg <= select_ln434_1_reg_3878_pp0_iter8_reg;
                select_ln434_3_reg_4031 <= select_ln434_3_fu_1516_p3;
                select_ln434_4_reg_3886_pp0_iter2_reg <= select_ln434_4_reg_3886_pp0_iter1_reg;
                select_ln434_4_reg_3886_pp0_iter3_reg <= select_ln434_4_reg_3886_pp0_iter2_reg;
                select_ln434_4_reg_3886_pp0_iter4_reg <= select_ln434_4_reg_3886_pp0_iter3_reg;
                select_ln434_4_reg_3886_pp0_iter5_reg <= select_ln434_4_reg_3886_pp0_iter4_reg;
                select_ln434_4_reg_3886_pp0_iter6_reg <= select_ln434_4_reg_3886_pp0_iter5_reg;
                select_ln434_4_reg_3886_pp0_iter7_reg <= select_ln434_4_reg_3886_pp0_iter6_reg;
                select_ln434_4_reg_3886_pp0_iter8_reg <= select_ln434_4_reg_3886_pp0_iter7_reg;
                select_ln434_5_reg_4036 <= select_ln434_5_fu_1528_p3;
                select_ln434_6_reg_4041 <= select_ln434_6_fu_1540_p3;
                select_ln434_7_reg_3891_pp0_iter2_reg <= select_ln434_7_reg_3891_pp0_iter1_reg;
                select_ln434_7_reg_3891_pp0_iter3_reg <= select_ln434_7_reg_3891_pp0_iter2_reg;
                select_ln434_7_reg_3891_pp0_iter4_reg <= select_ln434_7_reg_3891_pp0_iter3_reg;
                select_ln434_7_reg_3891_pp0_iter5_reg <= select_ln434_7_reg_3891_pp0_iter4_reg;
                select_ln434_7_reg_3891_pp0_iter6_reg <= select_ln434_7_reg_3891_pp0_iter5_reg;
                select_ln434_7_reg_3891_pp0_iter7_reg <= select_ln434_7_reg_3891_pp0_iter6_reg;
                select_ln434_7_reg_3891_pp0_iter8_reg <= select_ln434_7_reg_3891_pp0_iter7_reg;
                select_ln434_7_reg_3891_pp0_iter9_reg <= select_ln434_7_reg_3891_pp0_iter8_reg;
                select_ln434_8_reg_3895_pp0_iter2_reg <= select_ln434_8_reg_3895_pp0_iter1_reg;
                select_ln434_8_reg_3895_pp0_iter3_reg <= select_ln434_8_reg_3895_pp0_iter2_reg;
                select_ln434_8_reg_3895_pp0_iter4_reg <= select_ln434_8_reg_3895_pp0_iter3_reg;
                select_ln434_8_reg_3895_pp0_iter5_reg <= select_ln434_8_reg_3895_pp0_iter4_reg;
                select_ln434_8_reg_3895_pp0_iter6_reg <= select_ln434_8_reg_3895_pp0_iter5_reg;
                select_ln434_8_reg_3895_pp0_iter7_reg <= select_ln434_8_reg_3895_pp0_iter6_reg;
                select_ln434_8_reg_3895_pp0_iter8_reg <= select_ln434_8_reg_3895_pp0_iter7_reg;
                select_ln434_reg_3872_pp0_iter2_reg <= select_ln434_reg_3872_pp0_iter1_reg;
                select_ln434_reg_3872_pp0_iter3_reg <= select_ln434_reg_3872_pp0_iter2_reg;
                select_ln434_reg_3872_pp0_iter4_reg <= select_ln434_reg_3872_pp0_iter3_reg;
                select_ln434_reg_3872_pp0_iter5_reg <= select_ln434_reg_3872_pp0_iter4_reg;
                select_ln434_reg_3872_pp0_iter6_reg <= select_ln434_reg_3872_pp0_iter5_reg;
                select_ln434_reg_3872_pp0_iter7_reg <= select_ln434_reg_3872_pp0_iter6_reg;
                select_ln434_reg_3872_pp0_iter8_reg <= select_ln434_reg_3872_pp0_iter7_reg;
                softmax_sum_recip_V_10_reg_3961_pp0_iter3_reg <= softmax_sum_recip_V_10_reg_3961;
                softmax_sum_recip_V_10_reg_3961_pp0_iter4_reg <= softmax_sum_recip_V_10_reg_3961_pp0_iter3_reg;
                softmax_sum_recip_V_10_reg_3961_pp0_iter5_reg <= softmax_sum_recip_V_10_reg_3961_pp0_iter4_reg;
                softmax_sum_recip_V_10_reg_3961_pp0_iter6_reg <= softmax_sum_recip_V_10_reg_3961_pp0_iter5_reg;
                softmax_sum_recip_V_10_reg_3961_pp0_iter7_reg <= softmax_sum_recip_V_10_reg_3961_pp0_iter6_reg;
                softmax_sum_recip_V_11_reg_3966_pp0_iter3_reg <= softmax_sum_recip_V_11_reg_3966;
                softmax_sum_recip_V_11_reg_3966_pp0_iter4_reg <= softmax_sum_recip_V_11_reg_3966_pp0_iter3_reg;
                softmax_sum_recip_V_11_reg_3966_pp0_iter5_reg <= softmax_sum_recip_V_11_reg_3966_pp0_iter4_reg;
                softmax_sum_recip_V_11_reg_3966_pp0_iter6_reg <= softmax_sum_recip_V_11_reg_3966_pp0_iter5_reg;
                softmax_sum_recip_V_11_reg_3966_pp0_iter7_reg <= softmax_sum_recip_V_11_reg_3966_pp0_iter6_reg;
                softmax_sum_recip_V_1_reg_3916_pp0_iter3_reg <= softmax_sum_recip_V_1_reg_3916;
                softmax_sum_recip_V_1_reg_3916_pp0_iter4_reg <= softmax_sum_recip_V_1_reg_3916_pp0_iter3_reg;
                softmax_sum_recip_V_1_reg_3916_pp0_iter5_reg <= softmax_sum_recip_V_1_reg_3916_pp0_iter4_reg;
                softmax_sum_recip_V_1_reg_3916_pp0_iter6_reg <= softmax_sum_recip_V_1_reg_3916_pp0_iter5_reg;
                softmax_sum_recip_V_1_reg_3916_pp0_iter7_reg <= softmax_sum_recip_V_1_reg_3916_pp0_iter6_reg;
                softmax_sum_recip_V_2_reg_3921_pp0_iter3_reg <= softmax_sum_recip_V_2_reg_3921;
                softmax_sum_recip_V_2_reg_3921_pp0_iter4_reg <= softmax_sum_recip_V_2_reg_3921_pp0_iter3_reg;
                softmax_sum_recip_V_2_reg_3921_pp0_iter5_reg <= softmax_sum_recip_V_2_reg_3921_pp0_iter4_reg;
                softmax_sum_recip_V_2_reg_3921_pp0_iter6_reg <= softmax_sum_recip_V_2_reg_3921_pp0_iter5_reg;
                softmax_sum_recip_V_2_reg_3921_pp0_iter7_reg <= softmax_sum_recip_V_2_reg_3921_pp0_iter6_reg;
                softmax_sum_recip_V_3_reg_3926_pp0_iter3_reg <= softmax_sum_recip_V_3_reg_3926;
                softmax_sum_recip_V_3_reg_3926_pp0_iter4_reg <= softmax_sum_recip_V_3_reg_3926_pp0_iter3_reg;
                softmax_sum_recip_V_3_reg_3926_pp0_iter5_reg <= softmax_sum_recip_V_3_reg_3926_pp0_iter4_reg;
                softmax_sum_recip_V_3_reg_3926_pp0_iter6_reg <= softmax_sum_recip_V_3_reg_3926_pp0_iter5_reg;
                softmax_sum_recip_V_3_reg_3926_pp0_iter7_reg <= softmax_sum_recip_V_3_reg_3926_pp0_iter6_reg;
                softmax_sum_recip_V_4_reg_3931_pp0_iter3_reg <= softmax_sum_recip_V_4_reg_3931;
                softmax_sum_recip_V_4_reg_3931_pp0_iter4_reg <= softmax_sum_recip_V_4_reg_3931_pp0_iter3_reg;
                softmax_sum_recip_V_4_reg_3931_pp0_iter5_reg <= softmax_sum_recip_V_4_reg_3931_pp0_iter4_reg;
                softmax_sum_recip_V_4_reg_3931_pp0_iter6_reg <= softmax_sum_recip_V_4_reg_3931_pp0_iter5_reg;
                softmax_sum_recip_V_4_reg_3931_pp0_iter7_reg <= softmax_sum_recip_V_4_reg_3931_pp0_iter6_reg;
                softmax_sum_recip_V_5_reg_3936_pp0_iter3_reg <= softmax_sum_recip_V_5_reg_3936;
                softmax_sum_recip_V_5_reg_3936_pp0_iter4_reg <= softmax_sum_recip_V_5_reg_3936_pp0_iter3_reg;
                softmax_sum_recip_V_5_reg_3936_pp0_iter5_reg <= softmax_sum_recip_V_5_reg_3936_pp0_iter4_reg;
                softmax_sum_recip_V_5_reg_3936_pp0_iter6_reg <= softmax_sum_recip_V_5_reg_3936_pp0_iter5_reg;
                softmax_sum_recip_V_5_reg_3936_pp0_iter7_reg <= softmax_sum_recip_V_5_reg_3936_pp0_iter6_reg;
                softmax_sum_recip_V_6_reg_3941_pp0_iter3_reg <= softmax_sum_recip_V_6_reg_3941;
                softmax_sum_recip_V_6_reg_3941_pp0_iter4_reg <= softmax_sum_recip_V_6_reg_3941_pp0_iter3_reg;
                softmax_sum_recip_V_6_reg_3941_pp0_iter5_reg <= softmax_sum_recip_V_6_reg_3941_pp0_iter4_reg;
                softmax_sum_recip_V_6_reg_3941_pp0_iter6_reg <= softmax_sum_recip_V_6_reg_3941_pp0_iter5_reg;
                softmax_sum_recip_V_6_reg_3941_pp0_iter7_reg <= softmax_sum_recip_V_6_reg_3941_pp0_iter6_reg;
                softmax_sum_recip_V_7_reg_3946_pp0_iter3_reg <= softmax_sum_recip_V_7_reg_3946;
                softmax_sum_recip_V_7_reg_3946_pp0_iter4_reg <= softmax_sum_recip_V_7_reg_3946_pp0_iter3_reg;
                softmax_sum_recip_V_7_reg_3946_pp0_iter5_reg <= softmax_sum_recip_V_7_reg_3946_pp0_iter4_reg;
                softmax_sum_recip_V_7_reg_3946_pp0_iter6_reg <= softmax_sum_recip_V_7_reg_3946_pp0_iter5_reg;
                softmax_sum_recip_V_7_reg_3946_pp0_iter7_reg <= softmax_sum_recip_V_7_reg_3946_pp0_iter6_reg;
                softmax_sum_recip_V_8_reg_3951_pp0_iter3_reg <= softmax_sum_recip_V_8_reg_3951;
                softmax_sum_recip_V_8_reg_3951_pp0_iter4_reg <= softmax_sum_recip_V_8_reg_3951_pp0_iter3_reg;
                softmax_sum_recip_V_8_reg_3951_pp0_iter5_reg <= softmax_sum_recip_V_8_reg_3951_pp0_iter4_reg;
                softmax_sum_recip_V_8_reg_3951_pp0_iter6_reg <= softmax_sum_recip_V_8_reg_3951_pp0_iter5_reg;
                softmax_sum_recip_V_8_reg_3951_pp0_iter7_reg <= softmax_sum_recip_V_8_reg_3951_pp0_iter6_reg;
                softmax_sum_recip_V_9_reg_3956_pp0_iter3_reg <= softmax_sum_recip_V_9_reg_3956;
                softmax_sum_recip_V_9_reg_3956_pp0_iter4_reg <= softmax_sum_recip_V_9_reg_3956_pp0_iter3_reg;
                softmax_sum_recip_V_9_reg_3956_pp0_iter5_reg <= softmax_sum_recip_V_9_reg_3956_pp0_iter4_reg;
                softmax_sum_recip_V_9_reg_3956_pp0_iter6_reg <= softmax_sum_recip_V_9_reg_3956_pp0_iter5_reg;
                softmax_sum_recip_V_9_reg_3956_pp0_iter7_reg <= softmax_sum_recip_V_9_reg_3956_pp0_iter6_reg;
                softmax_sum_recip_V_reg_3911_pp0_iter3_reg <= softmax_sum_recip_V_reg_3911;
                softmax_sum_recip_V_reg_3911_pp0_iter4_reg <= softmax_sum_recip_V_reg_3911_pp0_iter3_reg;
                softmax_sum_recip_V_reg_3911_pp0_iter5_reg <= softmax_sum_recip_V_reg_3911_pp0_iter4_reg;
                softmax_sum_recip_V_reg_3911_pp0_iter6_reg <= softmax_sum_recip_V_reg_3911_pp0_iter5_reg;
                softmax_sum_recip_V_reg_3911_pp0_iter7_reg <= softmax_sum_recip_V_reg_3911_pp0_iter6_reg;
                xor_ln432_reg_3852_pp0_iter2_reg <= xor_ln432_reg_3852_pp0_iter1_reg;
                xor_ln432_reg_3852_pp0_iter3_reg <= xor_ln432_reg_3852_pp0_iter2_reg;
                xor_ln432_reg_3852_pp0_iter4_reg <= xor_ln432_reg_3852_pp0_iter3_reg;
                xor_ln432_reg_3852_pp0_iter5_reg <= xor_ln432_reg_3852_pp0_iter4_reg;
                xor_ln432_reg_3852_pp0_iter6_reg <= xor_ln432_reg_3852_pp0_iter5_reg;
                xor_ln432_reg_3852_pp0_iter7_reg <= xor_ln432_reg_3852_pp0_iter6_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln432_fu_724_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                and_ln432_4_reg_3858 <= and_ln432_4_fu_849_p2;
                icmp_ln434_reg_3847 <= icmp_ln434_fu_751_p2;
                icmp_ln442_reg_3907 <= icmp_ln442_fu_997_p2;
                indvars_iv_next1136_reg_3865 <= indvars_iv_next1136_fu_863_p2;
                select_ln434_1_reg_3878 <= select_ln434_1_fu_899_p3;
                select_ln434_2_reg_3882 <= select_ln434_2_fu_935_p3;
                select_ln434_4_reg_3886 <= select_ln434_4_fu_949_p3;
                select_ln434_7_reg_3891 <= select_ln434_7_fu_969_p3;
                select_ln434_8_reg_3895 <= select_ln434_8_fu_981_p3;
                select_ln434_reg_3872 <= select_ln434_fu_875_p3;
                xor_ln432_reg_3852 <= xor_ln432_fu_791_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                and_ln432_4_reg_3858_pp0_iter1_reg <= and_ln432_4_reg_3858;
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                cmp97_2_reg_3833 <= cmp97_2_fu_700_p2;
                cmp97_2_reg_3833_pp0_iter1_reg <= cmp97_2_reg_3833;
                cmp97_3_reg_3838 <= cmp97_3_fu_706_p2;
                cmp97_3_reg_3838_pp0_iter1_reg <= cmp97_3_reg_3838;
                cmp97_reg_3828 <= cmp97_fu_688_p2;
                cmp97_reg_3828_pp0_iter1_reg <= cmp97_reg_3828;
                icmp_ln434_reg_3847_pp0_iter1_reg <= icmp_ln434_reg_3847;
                icmp_ln442_reg_3907_pp0_iter1_reg <= icmp_ln442_reg_3907;
                indvars_iv_next1136_reg_3865_pp0_iter1_reg <= indvars_iv_next1136_reg_3865;
                select_ln434_1_reg_3878_pp0_iter1_reg <= select_ln434_1_reg_3878;
                select_ln434_4_reg_3886_pp0_iter1_reg <= select_ln434_4_reg_3886;
                select_ln434_7_reg_3891_pp0_iter1_reg <= select_ln434_7_reg_3891;
                select_ln434_8_reg_3895_pp0_iter1_reg <= select_ln434_8_reg_3895;
                select_ln434_reg_3872_pp0_iter1_reg <= select_ln434_reg_3872;
                xor_ln432_reg_3852_pp0_iter1_reg <= xor_ln432_reg_3852;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (icmp_ln442_reg_3907_pp0_iter7_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                attn_V_10_fu_272 <= r_V_661_fu_1780_p2(53 downto 22);
                attn_V_11_fu_276 <= r_V_663_fu_1802_p2(53 downto 22);
                attn_V_1_fu_236 <= r_V_643_fu_1582_p2(53 downto 22);
                attn_V_2_fu_240 <= r_V_645_fu_1604_p2(53 downto 22);
                attn_V_3_fu_244 <= r_V_647_fu_1626_p2(53 downto 22);
                attn_V_4_fu_248 <= r_V_649_fu_1648_p2(53 downto 22);
                attn_V_5_fu_252 <= r_V_651_fu_1670_p2(53 downto 22);
                attn_V_6_fu_256 <= r_V_653_fu_1692_p2(53 downto 22);
                attn_V_7_fu_260 <= r_V_655_fu_1714_p2(53 downto 22);
                attn_V_8_fu_264 <= r_V_657_fu_1736_p2(53 downto 22);
                attn_V_9_fu_268 <= r_V_659_fu_1758_p2(53 downto 22);
                attn_V_fu_232 <= r_V_641_fu_1560_p2(53 downto 22);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln434_2_reg_3882 = ap_const_lv1_0) and (icmp_ln442_reg_3907 = ap_const_lv1_1) and (select_ln434_8_reg_3895 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                attn_softmax_info_0_2_fu_216 <= attn_softmax_info_stream_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln434_2_reg_3882 = ap_const_lv1_0) and (icmp_ln442_reg_3907 = ap_const_lv1_1) and (select_ln434_8_reg_3895 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                attn_softmax_info_1_2_fu_220 <= attn_softmax_info_stream_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln434_2_reg_3882 = ap_const_lv1_0) and (icmp_ln442_reg_3907 = ap_const_lv1_1) and (select_ln434_8_reg_3895 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                attn_softmax_info_2_2_fu_224 <= attn_softmax_info_stream_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln434_2_reg_3882 = ap_const_lv1_0) and (icmp_ln442_reg_3907 = ap_const_lv1_1) and (select_ln434_8_reg_3895 = ap_const_lv2_3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                attn_softmax_info_3_2_fu_228 <= attn_softmax_info_stream_dout;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln442_reg_3907_pp0_iter6_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                r_V_642_reg_3976 <= grp_exp_32_10_s_fu_402_ap_return;
                r_V_644_reg_3981 <= grp_exp_32_10_s_fu_419_ap_return;
                r_V_646_reg_3986 <= grp_exp_32_10_s_fu_436_ap_return;
                r_V_648_reg_3991 <= grp_exp_32_10_s_fu_453_ap_return;
                r_V_650_reg_3996 <= grp_exp_32_10_s_fu_470_ap_return;
                r_V_652_reg_4001 <= grp_exp_32_10_s_fu_487_ap_return;
                r_V_654_reg_4006 <= grp_exp_32_10_s_fu_504_ap_return;
                r_V_656_reg_4011 <= grp_exp_32_10_s_fu_521_ap_return;
                r_V_658_reg_4016 <= grp_exp_32_10_s_fu_538_ap_return;
                r_V_660_reg_4021 <= grp_exp_32_10_s_fu_555_ap_return;
                r_V_662_reg_4026 <= grp_exp_32_10_s_fu_572_ap_return;
                r_V_reg_3971 <= grp_exp_32_10_s_fu_385_ap_return;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln442_reg_3907_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                softmax_sum_recip_V_10_reg_3961 <= attn_softmax_info_3_2_fu_228(95 downto 64);
                softmax_sum_recip_V_11_reg_3966 <= attn_softmax_info_3_2_fu_228(159 downto 128);
                softmax_sum_recip_V_1_reg_3916 <= attn_softmax_info_0_2_fu_216(95 downto 64);
                softmax_sum_recip_V_2_reg_3921 <= attn_softmax_info_0_2_fu_216(159 downto 128);
                softmax_sum_recip_V_3_reg_3926 <= softmax_sum_recip_V_3_fu_1274_p1;
                softmax_sum_recip_V_4_reg_3931 <= attn_softmax_info_1_2_fu_220(95 downto 64);
                softmax_sum_recip_V_5_reg_3936 <= attn_softmax_info_1_2_fu_220(159 downto 128);
                softmax_sum_recip_V_6_reg_3941 <= softmax_sum_recip_V_6_fu_1349_p1;
                softmax_sum_recip_V_7_reg_3946 <= attn_softmax_info_2_2_fu_224(95 downto 64);
                softmax_sum_recip_V_8_reg_3951 <= attn_softmax_info_2_2_fu_224(159 downto 128);
                softmax_sum_recip_V_9_reg_3956 <= softmax_sum_recip_V_9_fu_1424_p1;
                softmax_sum_recip_V_reg_3911 <= softmax_sum_recip_V_fu_1199_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((select_ln434_7_reg_3891_pp0_iter8_reg = ap_const_lv1_0) and (select_ln434_1_reg_3878_pp0_iter8_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_208_reg_4115 <= tmp_208_fu_3573_p6;
                tmp_209_reg_4120 <= tmp_209_fu_3586_p6;
                tmp_210_reg_4125 <= tmp_210_fu_3599_p6;
                tmp_211_reg_4130 <= tmp_211_fu_3612_p6;
                tmp_212_reg_4135 <= tmp_212_fu_3625_p6;
                tmp_213_reg_4140 <= tmp_213_fu_3638_p6;
                tmp_214_reg_4145 <= tmp_214_fu_3651_p6;
                tmp_215_reg_4150 <= tmp_215_fu_3664_p6;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    acc_block_1_fu_2327_p3 <= 
        or_ln477_6_fu_2165_p9 when (select_ln434_3_reg_4031(0) = '1') else 
        or_ln813_s_fu_2307_p9;
    acc_block_3_fu_2715_p3 <= 
        or_ln477_s_fu_2553_p9 when (select_ln434_4_reg_3886_pp0_iter8_reg(0) = '1') else 
        or_ln813_1_fu_2695_p9;
    acc_block_5_fu_3103_p3 <= 
        or_ln477_1_fu_2941_p9 when (select_ln434_5_reg_4036(0) = '1') else 
        or_ln813_2_fu_3083_p9;
    acc_block_7_fu_3491_p3 <= 
        or_ln477_2_fu_3329_p9 when (select_ln434_6_reg_4041(0) = '1') else 
        or_ln813_3_fu_3471_p9;
    acc_blocks_0_address1 <= zext_ln436_fu_1547_p1(5 - 1 downto 0);

    acc_blocks_0_ce0_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            acc_blocks_0_ce0 <= ap_const_logic_1;
        else 
            acc_blocks_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    acc_blocks_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            acc_blocks_0_ce1 <= ap_const_logic_1;
        else 
            acc_blocks_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    acc_blocks_0_we0_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            acc_blocks_0_we0 <= ap_const_logic_1;
        else 
            acc_blocks_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    acc_blocks_1_address1 <= zext_ln436_fu_1547_p1(5 - 1 downto 0);

    acc_blocks_1_ce0_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            acc_blocks_1_ce0 <= ap_const_logic_1;
        else 
            acc_blocks_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    acc_blocks_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            acc_blocks_1_ce1 <= ap_const_logic_1;
        else 
            acc_blocks_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    acc_blocks_1_we0_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            acc_blocks_1_we0 <= ap_const_logic_1;
        else 
            acc_blocks_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    acc_blocks_2_address1 <= zext_ln436_fu_1547_p1(5 - 1 downto 0);

    acc_blocks_2_ce0_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            acc_blocks_2_ce0 <= ap_const_logic_1;
        else 
            acc_blocks_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    acc_blocks_2_ce1_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            acc_blocks_2_ce1 <= ap_const_logic_1;
        else 
            acc_blocks_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    acc_blocks_2_we0_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            acc_blocks_2_we0 <= ap_const_logic_1;
        else 
            acc_blocks_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    acc_blocks_3_address1 <= zext_ln436_fu_1547_p1(5 - 1 downto 0);

    acc_blocks_3_ce0_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            acc_blocks_3_ce0 <= ap_const_logic_1;
        else 
            acc_blocks_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    acc_blocks_3_ce1_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            acc_blocks_3_ce1 <= ap_const_logic_1;
        else 
            acc_blocks_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    acc_blocks_3_we0_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            acc_blocks_3_we0 <= ap_const_logic_1;
        else 
            acc_blocks_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    add_ln432_1_fu_730_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvar_flatten69_load) + unsigned(ap_const_lv17_1));
    add_ln432_fu_739_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_attn_patch_base_2) + unsigned(ap_const_lv8_4));
    add_ln434_fu_1009_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvar_flatten_load) + unsigned(ap_const_lv13_1));
    add_ln436_fu_1003_p2 <= std_logic_vector(unsigned(select_ln434_fu_875_p3) + unsigned(ap_const_lv5_1));
    add_ln813_27_fu_2205_p2 <= std_logic_vector(unsigned(trunc_ln813_s_fu_2195_p4) + unsigned(trunc_ln818_s_fu_2041_p4));
    add_ln813_28_fu_2221_p2 <= std_logic_vector(unsigned(trunc_ln813_7_fu_2211_p4) + unsigned(trunc_ln818_1_fu_2060_p4));
    add_ln813_29_fu_2237_p2 <= std_logic_vector(unsigned(trunc_ln813_8_fu_2227_p4) + unsigned(trunc_ln818_2_fu_2079_p4));
    add_ln813_30_fu_2253_p2 <= std_logic_vector(unsigned(trunc_ln813_9_fu_2243_p4) + unsigned(trunc_ln818_3_fu_2098_p4));
    add_ln813_31_fu_2269_p2 <= std_logic_vector(unsigned(trunc_ln813_1_fu_2259_p4) + unsigned(trunc_ln818_4_fu_2117_p4));
    add_ln813_32_fu_2285_p2 <= std_logic_vector(unsigned(trunc_ln813_2_fu_2275_p4) + unsigned(trunc_ln818_5_fu_2136_p4));
    add_ln813_33_fu_2301_p2 <= std_logic_vector(unsigned(trunc_ln813_3_fu_2291_p4) + unsigned(trunc_ln818_6_fu_2155_p4));
    add_ln813_34_fu_2577_p2 <= std_logic_vector(unsigned(trunc_ln813_12_fu_2573_p1) + unsigned(trunc_ln818_7_fu_2431_p4));
    add_ln813_35_fu_2593_p2 <= std_logic_vector(unsigned(trunc_ln813_4_fu_2583_p4) + unsigned(trunc_ln818_8_fu_2447_p4));
    add_ln813_36_fu_2609_p2 <= std_logic_vector(unsigned(trunc_ln813_5_fu_2599_p4) + unsigned(trunc_ln818_9_fu_2463_p4));
    add_ln813_37_fu_2625_p2 <= std_logic_vector(unsigned(trunc_ln813_6_fu_2615_p4) + unsigned(trunc_ln818_10_fu_2479_p4));
    add_ln813_38_fu_2641_p2 <= std_logic_vector(unsigned(trunc_ln813_10_fu_2631_p4) + unsigned(trunc_ln818_11_fu_2495_p4));
    add_ln813_39_fu_2657_p2 <= std_logic_vector(unsigned(trunc_ln813_11_fu_2647_p4) + unsigned(trunc_ln818_12_fu_2511_p4));
    add_ln813_40_fu_2673_p2 <= std_logic_vector(unsigned(trunc_ln813_13_fu_2663_p4) + unsigned(trunc_ln818_13_fu_2527_p4));
    add_ln813_41_fu_2689_p2 <= std_logic_vector(unsigned(trunc_ln813_14_fu_2679_p4) + unsigned(trunc_ln818_14_fu_2543_p4));
    add_ln813_42_fu_2965_p2 <= std_logic_vector(unsigned(trunc_ln813_15_fu_2961_p1) + unsigned(trunc_ln818_15_fu_2819_p4));
    add_ln813_43_fu_2981_p2 <= std_logic_vector(unsigned(trunc_ln813_16_fu_2971_p4) + unsigned(trunc_ln818_16_fu_2835_p4));
    add_ln813_44_fu_2997_p2 <= std_logic_vector(unsigned(trunc_ln813_17_fu_2987_p4) + unsigned(trunc_ln818_17_fu_2851_p4));
    add_ln813_45_fu_3013_p2 <= std_logic_vector(unsigned(trunc_ln813_18_fu_3003_p4) + unsigned(trunc_ln818_18_fu_2867_p4));
    add_ln813_46_fu_3029_p2 <= std_logic_vector(unsigned(trunc_ln813_19_fu_3019_p4) + unsigned(trunc_ln818_19_fu_2883_p4));
    add_ln813_47_fu_3045_p2 <= std_logic_vector(unsigned(trunc_ln813_20_fu_3035_p4) + unsigned(trunc_ln818_20_fu_2899_p4));
    add_ln813_48_fu_3061_p2 <= std_logic_vector(unsigned(trunc_ln813_21_fu_3051_p4) + unsigned(trunc_ln818_21_fu_2915_p4));
    add_ln813_49_fu_3077_p2 <= std_logic_vector(unsigned(trunc_ln813_22_fu_3067_p4) + unsigned(trunc_ln818_22_fu_2931_p4));
    add_ln813_50_fu_3353_p2 <= std_logic_vector(unsigned(trunc_ln813_23_fu_3349_p1) + unsigned(trunc_ln818_23_fu_3207_p4));
    add_ln813_51_fu_3369_p2 <= std_logic_vector(unsigned(trunc_ln813_24_fu_3359_p4) + unsigned(trunc_ln818_24_fu_3223_p4));
    add_ln813_52_fu_3385_p2 <= std_logic_vector(unsigned(trunc_ln813_25_fu_3375_p4) + unsigned(trunc_ln818_25_fu_3239_p4));
    add_ln813_53_fu_3401_p2 <= std_logic_vector(unsigned(trunc_ln813_26_fu_3391_p4) + unsigned(trunc_ln818_26_fu_3255_p4));
    add_ln813_54_fu_3417_p2 <= std_logic_vector(unsigned(trunc_ln813_27_fu_3407_p4) + unsigned(trunc_ln818_27_fu_3271_p4));
    add_ln813_55_fu_3433_p2 <= std_logic_vector(unsigned(trunc_ln813_28_fu_3423_p4) + unsigned(trunc_ln818_28_fu_3287_p4));
    add_ln813_56_fu_3449_p2 <= std_logic_vector(unsigned(trunc_ln813_29_fu_3439_p4) + unsigned(trunc_ln818_29_fu_3303_p4));
    add_ln813_57_fu_3465_p2 <= std_logic_vector(unsigned(trunc_ln813_30_fu_3455_p4) + unsigned(trunc_ln818_30_fu_3319_p4));
    add_ln813_fu_2189_p2 <= std_logic_vector(unsigned(trunc_ln813_fu_2185_p1) + unsigned(trunc_ln3_fu_2022_p4));
    and_ln432_1_fu_817_p2 <= (xor_ln432_fu_791_p2 and cmp97_1_fu_694_p2);
    and_ln432_2_fu_1503_p2 <= (xor_ln432_reg_3852_pp0_iter7_reg and cmp97_2_reg_3833_pp0_iter7_reg);
    and_ln432_3_fu_1507_p2 <= (xor_ln432_reg_3852_pp0_iter7_reg and cmp97_3_reg_3838_pp0_iter7_reg);
    and_ln432_4_fu_849_p2 <= (xor_ln432_fu_791_p2 and icmp_ln436_fu_843_p2);
    and_ln432_fu_797_p2 <= (xor_ln432_fu_791_p2 and cmp113_fu_654_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter10, ap_done_reg, attn_softmax_info_stream_empty_n, ap_predicate_op131_read_state2, qxk_out_stream_empty_n, icmp_ln442_reg_3907_pp0_iter1_reg, v_stream_empty_n, attn_matmul_v_stream_full_n, select_ln434_1_reg_3878_pp0_iter9_reg, ap_predicate_op579_write_state11, ap_start_int)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_done_reg = ap_const_logic_1) or ((icmp_ln442_reg_3907_pp0_iter1_reg = ap_const_lv1_1) and (qxk_out_stream_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_predicate_op131_read_state2 = ap_const_boolean_1) and (attn_softmax_info_stream_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_done_reg = ap_const_logic_1) and (ap_start_int = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (((select_ln434_1_reg_3878_pp0_iter9_reg = ap_const_lv1_1) and (attn_matmul_v_stream_full_n = ap_const_logic_0)) or ((ap_predicate_op579_write_state11 = ap_const_boolean_1) and (attn_matmul_v_stream_full_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (v_stream_empty_n = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter10, ap_done_reg, attn_softmax_info_stream_empty_n, ap_predicate_op131_read_state2, qxk_out_stream_empty_n, icmp_ln442_reg_3907_pp0_iter1_reg, v_stream_empty_n, attn_matmul_v_stream_full_n, select_ln434_1_reg_3878_pp0_iter9_reg, ap_predicate_op579_write_state11, ap_start_int)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((icmp_ln442_reg_3907_pp0_iter1_reg = ap_const_lv1_1) and (qxk_out_stream_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_predicate_op131_read_state2 = ap_const_boolean_1) and (attn_softmax_info_stream_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_done_reg = ap_const_logic_1) and (ap_start_int = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (((select_ln434_1_reg_3878_pp0_iter9_reg = ap_const_lv1_1) and (attn_matmul_v_stream_full_n = ap_const_logic_0)) or ((ap_predicate_op579_write_state11 = ap_const_boolean_1) and (attn_matmul_v_stream_full_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (v_stream_empty_n = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp161_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter10, ap_done_reg, attn_softmax_info_stream_empty_n, ap_predicate_op131_read_state2, qxk_out_stream_empty_n, icmp_ln442_reg_3907_pp0_iter1_reg, v_stream_empty_n, attn_matmul_v_stream_full_n, select_ln434_1_reg_3878_pp0_iter9_reg, ap_predicate_op579_write_state11, ap_start_int)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp161 <= ((ap_done_reg = ap_const_logic_1) or ((icmp_ln442_reg_3907_pp0_iter1_reg = ap_const_lv1_1) and (qxk_out_stream_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_predicate_op131_read_state2 = ap_const_boolean_1) and (attn_softmax_info_stream_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_done_reg = ap_const_logic_1) and (ap_start_int = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (((select_ln434_1_reg_3878_pp0_iter9_reg = ap_const_lv1_1) and (attn_matmul_v_stream_full_n = ap_const_logic_0)) or ((ap_predicate_op579_write_state11 = ap_const_boolean_1) and (attn_matmul_v_stream_full_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (v_stream_empty_n = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp165_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter10, ap_done_reg, attn_softmax_info_stream_empty_n, ap_predicate_op131_read_state2, qxk_out_stream_empty_n, icmp_ln442_reg_3907_pp0_iter1_reg, v_stream_empty_n, attn_matmul_v_stream_full_n, select_ln434_1_reg_3878_pp0_iter9_reg, ap_predicate_op579_write_state11, ap_start_int)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp165 <= ((ap_done_reg = ap_const_logic_1) or ((icmp_ln442_reg_3907_pp0_iter1_reg = ap_const_lv1_1) and (qxk_out_stream_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_predicate_op131_read_state2 = ap_const_boolean_1) and (attn_softmax_info_stream_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_done_reg = ap_const_logic_1) and (ap_start_int = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (((select_ln434_1_reg_3878_pp0_iter9_reg = ap_const_lv1_1) and (attn_matmul_v_stream_full_n = ap_const_logic_0)) or ((ap_predicate_op579_write_state11 = ap_const_boolean_1) and (attn_matmul_v_stream_full_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (v_stream_empty_n = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp169_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter10, ap_done_reg, attn_softmax_info_stream_empty_n, ap_predicate_op131_read_state2, qxk_out_stream_empty_n, icmp_ln442_reg_3907_pp0_iter1_reg, v_stream_empty_n, attn_matmul_v_stream_full_n, select_ln434_1_reg_3878_pp0_iter9_reg, ap_predicate_op579_write_state11, ap_start_int)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp169 <= ((ap_done_reg = ap_const_logic_1) or ((icmp_ln442_reg_3907_pp0_iter1_reg = ap_const_lv1_1) and (qxk_out_stream_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_predicate_op131_read_state2 = ap_const_boolean_1) and (attn_softmax_info_stream_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_done_reg = ap_const_logic_1) and (ap_start_int = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (((select_ln434_1_reg_3878_pp0_iter9_reg = ap_const_lv1_1) and (attn_matmul_v_stream_full_n = ap_const_logic_0)) or ((ap_predicate_op579_write_state11 = ap_const_boolean_1) and (attn_matmul_v_stream_full_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (v_stream_empty_n = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp173_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter10, ap_done_reg, attn_softmax_info_stream_empty_n, ap_predicate_op131_read_state2, qxk_out_stream_empty_n, icmp_ln442_reg_3907_pp0_iter1_reg, v_stream_empty_n, attn_matmul_v_stream_full_n, select_ln434_1_reg_3878_pp0_iter9_reg, ap_predicate_op579_write_state11, ap_start_int)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp173 <= ((ap_done_reg = ap_const_logic_1) or ((icmp_ln442_reg_3907_pp0_iter1_reg = ap_const_lv1_1) and (qxk_out_stream_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_predicate_op131_read_state2 = ap_const_boolean_1) and (attn_softmax_info_stream_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_done_reg = ap_const_logic_1) and (ap_start_int = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (((select_ln434_1_reg_3878_pp0_iter9_reg = ap_const_lv1_1) and (attn_matmul_v_stream_full_n = ap_const_logic_0)) or ((ap_predicate_op579_write_state11 = ap_const_boolean_1) and (attn_matmul_v_stream_full_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (v_stream_empty_n = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp177_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter10, ap_done_reg, attn_softmax_info_stream_empty_n, ap_predicate_op131_read_state2, qxk_out_stream_empty_n, icmp_ln442_reg_3907_pp0_iter1_reg, v_stream_empty_n, attn_matmul_v_stream_full_n, select_ln434_1_reg_3878_pp0_iter9_reg, ap_predicate_op579_write_state11, ap_start_int)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp177 <= ((ap_done_reg = ap_const_logic_1) or ((icmp_ln442_reg_3907_pp0_iter1_reg = ap_const_lv1_1) and (qxk_out_stream_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_predicate_op131_read_state2 = ap_const_boolean_1) and (attn_softmax_info_stream_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_done_reg = ap_const_logic_1) and (ap_start_int = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (((select_ln434_1_reg_3878_pp0_iter9_reg = ap_const_lv1_1) and (attn_matmul_v_stream_full_n = ap_const_logic_0)) or ((ap_predicate_op579_write_state11 = ap_const_boolean_1) and (attn_matmul_v_stream_full_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (v_stream_empty_n = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp181_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter10, ap_done_reg, attn_softmax_info_stream_empty_n, ap_predicate_op131_read_state2, qxk_out_stream_empty_n, icmp_ln442_reg_3907_pp0_iter1_reg, v_stream_empty_n, attn_matmul_v_stream_full_n, select_ln434_1_reg_3878_pp0_iter9_reg, ap_predicate_op579_write_state11, ap_start_int)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp181 <= ((ap_done_reg = ap_const_logic_1) or ((icmp_ln442_reg_3907_pp0_iter1_reg = ap_const_lv1_1) and (qxk_out_stream_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_predicate_op131_read_state2 = ap_const_boolean_1) and (attn_softmax_info_stream_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_done_reg = ap_const_logic_1) and (ap_start_int = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (((select_ln434_1_reg_3878_pp0_iter9_reg = ap_const_lv1_1) and (attn_matmul_v_stream_full_n = ap_const_logic_0)) or ((ap_predicate_op579_write_state11 = ap_const_boolean_1) and (attn_matmul_v_stream_full_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (v_stream_empty_n = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp185_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter10, ap_done_reg, attn_softmax_info_stream_empty_n, ap_predicate_op131_read_state2, qxk_out_stream_empty_n, icmp_ln442_reg_3907_pp0_iter1_reg, v_stream_empty_n, attn_matmul_v_stream_full_n, select_ln434_1_reg_3878_pp0_iter9_reg, ap_predicate_op579_write_state11, ap_start_int)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp185 <= ((ap_done_reg = ap_const_logic_1) or ((icmp_ln442_reg_3907_pp0_iter1_reg = ap_const_lv1_1) and (qxk_out_stream_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_predicate_op131_read_state2 = ap_const_boolean_1) and (attn_softmax_info_stream_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_done_reg = ap_const_logic_1) and (ap_start_int = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (((select_ln434_1_reg_3878_pp0_iter9_reg = ap_const_lv1_1) and (attn_matmul_v_stream_full_n = ap_const_logic_0)) or ((ap_predicate_op579_write_state11 = ap_const_boolean_1) and (attn_matmul_v_stream_full_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (v_stream_empty_n = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp189_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter10, ap_done_reg, attn_softmax_info_stream_empty_n, ap_predicate_op131_read_state2, qxk_out_stream_empty_n, icmp_ln442_reg_3907_pp0_iter1_reg, v_stream_empty_n, attn_matmul_v_stream_full_n, select_ln434_1_reg_3878_pp0_iter9_reg, ap_predicate_op579_write_state11, ap_start_int)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp189 <= ((ap_done_reg = ap_const_logic_1) or ((icmp_ln442_reg_3907_pp0_iter1_reg = ap_const_lv1_1) and (qxk_out_stream_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_predicate_op131_read_state2 = ap_const_boolean_1) and (attn_softmax_info_stream_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_done_reg = ap_const_logic_1) and (ap_start_int = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (((select_ln434_1_reg_3878_pp0_iter9_reg = ap_const_lv1_1) and (attn_matmul_v_stream_full_n = ap_const_logic_0)) or ((ap_predicate_op579_write_state11 = ap_const_boolean_1) and (attn_matmul_v_stream_full_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (v_stream_empty_n = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp193_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter10, ap_done_reg, attn_softmax_info_stream_empty_n, ap_predicate_op131_read_state2, qxk_out_stream_empty_n, icmp_ln442_reg_3907_pp0_iter1_reg, v_stream_empty_n, attn_matmul_v_stream_full_n, select_ln434_1_reg_3878_pp0_iter9_reg, ap_predicate_op579_write_state11, ap_start_int)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp193 <= ((ap_done_reg = ap_const_logic_1) or ((icmp_ln442_reg_3907_pp0_iter1_reg = ap_const_lv1_1) and (qxk_out_stream_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_predicate_op131_read_state2 = ap_const_boolean_1) and (attn_softmax_info_stream_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_done_reg = ap_const_logic_1) and (ap_start_int = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (((select_ln434_1_reg_3878_pp0_iter9_reg = ap_const_lv1_1) and (attn_matmul_v_stream_full_n = ap_const_logic_0)) or ((ap_predicate_op579_write_state11 = ap_const_boolean_1) and (attn_matmul_v_stream_full_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (v_stream_empty_n = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp197_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter10, ap_done_reg, attn_softmax_info_stream_empty_n, ap_predicate_op131_read_state2, qxk_out_stream_empty_n, icmp_ln442_reg_3907_pp0_iter1_reg, v_stream_empty_n, attn_matmul_v_stream_full_n, select_ln434_1_reg_3878_pp0_iter9_reg, ap_predicate_op579_write_state11, ap_start_int)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp197 <= ((ap_done_reg = ap_const_logic_1) or ((icmp_ln442_reg_3907_pp0_iter1_reg = ap_const_lv1_1) and (qxk_out_stream_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_predicate_op131_read_state2 = ap_const_boolean_1) and (attn_softmax_info_stream_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_done_reg = ap_const_logic_1) and (ap_start_int = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (((select_ln434_1_reg_3878_pp0_iter9_reg = ap_const_lv1_1) and (attn_matmul_v_stream_full_n = ap_const_logic_0)) or ((ap_predicate_op579_write_state11 = ap_const_boolean_1) and (attn_matmul_v_stream_full_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (v_stream_empty_n = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp201_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter10, ap_done_reg, attn_softmax_info_stream_empty_n, ap_predicate_op131_read_state2, qxk_out_stream_empty_n, icmp_ln442_reg_3907_pp0_iter1_reg, v_stream_empty_n, attn_matmul_v_stream_full_n, select_ln434_1_reg_3878_pp0_iter9_reg, ap_predicate_op579_write_state11, ap_start_int)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp201 <= ((ap_done_reg = ap_const_logic_1) or ((icmp_ln442_reg_3907_pp0_iter1_reg = ap_const_lv1_1) and (qxk_out_stream_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_predicate_op131_read_state2 = ap_const_boolean_1) and (attn_softmax_info_stream_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_done_reg = ap_const_logic_1) and (ap_start_int = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (((select_ln434_1_reg_3878_pp0_iter9_reg = ap_const_lv1_1) and (attn_matmul_v_stream_full_n = ap_const_logic_0)) or ((ap_predicate_op579_write_state11 = ap_const_boolean_1) and (attn_matmul_v_stream_full_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (v_stream_empty_n = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp205_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter10, ap_done_reg, attn_softmax_info_stream_empty_n, ap_predicate_op131_read_state2, qxk_out_stream_empty_n, icmp_ln442_reg_3907_pp0_iter1_reg, v_stream_empty_n, attn_matmul_v_stream_full_n, select_ln434_1_reg_3878_pp0_iter9_reg, ap_predicate_op579_write_state11, ap_start_int)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp205 <= ((ap_done_reg = ap_const_logic_1) or ((icmp_ln442_reg_3907_pp0_iter1_reg = ap_const_lv1_1) and (qxk_out_stream_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_predicate_op131_read_state2 = ap_const_boolean_1) and (attn_softmax_info_stream_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_done_reg = ap_const_logic_1) and (ap_start_int = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (((select_ln434_1_reg_3878_pp0_iter9_reg = ap_const_lv1_1) and (attn_matmul_v_stream_full_n = ap_const_logic_0)) or ((ap_predicate_op579_write_state11 = ap_const_boolean_1) and (attn_matmul_v_stream_full_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (v_stream_empty_n = ap_const_logic_0)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter10, ap_done_reg, attn_softmax_info_stream_empty_n, ap_predicate_op131_read_state2, qxk_out_stream_empty_n, icmp_ln442_reg_3907_pp0_iter1_reg, v_stream_empty_n, attn_matmul_v_stream_full_n, select_ln434_1_reg_3878_pp0_iter9_reg, ap_predicate_op579_write_state11, ap_start_int)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((icmp_ln442_reg_3907_pp0_iter1_reg = ap_const_lv1_1) and (qxk_out_stream_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_predicate_op131_read_state2 = ap_const_boolean_1) and (attn_softmax_info_stream_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_done_reg = ap_const_logic_1) and (ap_start_int = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (((select_ln434_1_reg_3878_pp0_iter9_reg = ap_const_lv1_1) and (attn_matmul_v_stream_full_n = ap_const_logic_0)) or ((ap_predicate_op579_write_state11 = ap_const_boolean_1) and (attn_matmul_v_stream_full_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (v_stream_empty_n = ap_const_logic_0)));
    end process;

        ap_block_state10_pp0_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call100 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call108 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call20 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call28 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call36 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call44 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call52 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call60 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call68 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call76 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call84 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9_ignore_call92 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state11_pp0_stage0_iter10_assign_proc : process(attn_matmul_v_stream_full_n, select_ln434_1_reg_3878_pp0_iter9_reg, ap_predicate_op579_write_state11)
    begin
                ap_block_state11_pp0_stage0_iter10 <= (((select_ln434_1_reg_3878_pp0_iter9_reg = ap_const_lv1_1) and (attn_matmul_v_stream_full_n = ap_const_logic_0)) or ((ap_predicate_op579_write_state11 = ap_const_boolean_1) and (attn_matmul_v_stream_full_n = ap_const_logic_0)));
    end process;


    ap_block_state11_pp0_stage0_iter10_ignore_call100_assign_proc : process(attn_matmul_v_stream_full_n, select_ln434_1_reg_3878_pp0_iter9_reg, ap_predicate_op579_write_state11)
    begin
                ap_block_state11_pp0_stage0_iter10_ignore_call100 <= (((select_ln434_1_reg_3878_pp0_iter9_reg = ap_const_lv1_1) and (attn_matmul_v_stream_full_n = ap_const_logic_0)) or ((ap_predicate_op579_write_state11 = ap_const_boolean_1) and (attn_matmul_v_stream_full_n = ap_const_logic_0)));
    end process;


    ap_block_state11_pp0_stage0_iter10_ignore_call108_assign_proc : process(attn_matmul_v_stream_full_n, select_ln434_1_reg_3878_pp0_iter9_reg, ap_predicate_op579_write_state11)
    begin
                ap_block_state11_pp0_stage0_iter10_ignore_call108 <= (((select_ln434_1_reg_3878_pp0_iter9_reg = ap_const_lv1_1) and (attn_matmul_v_stream_full_n = ap_const_logic_0)) or ((ap_predicate_op579_write_state11 = ap_const_boolean_1) and (attn_matmul_v_stream_full_n = ap_const_logic_0)));
    end process;


    ap_block_state11_pp0_stage0_iter10_ignore_call20_assign_proc : process(attn_matmul_v_stream_full_n, select_ln434_1_reg_3878_pp0_iter9_reg, ap_predicate_op579_write_state11)
    begin
                ap_block_state11_pp0_stage0_iter10_ignore_call20 <= (((select_ln434_1_reg_3878_pp0_iter9_reg = ap_const_lv1_1) and (attn_matmul_v_stream_full_n = ap_const_logic_0)) or ((ap_predicate_op579_write_state11 = ap_const_boolean_1) and (attn_matmul_v_stream_full_n = ap_const_logic_0)));
    end process;


    ap_block_state11_pp0_stage0_iter10_ignore_call28_assign_proc : process(attn_matmul_v_stream_full_n, select_ln434_1_reg_3878_pp0_iter9_reg, ap_predicate_op579_write_state11)
    begin
                ap_block_state11_pp0_stage0_iter10_ignore_call28 <= (((select_ln434_1_reg_3878_pp0_iter9_reg = ap_const_lv1_1) and (attn_matmul_v_stream_full_n = ap_const_logic_0)) or ((ap_predicate_op579_write_state11 = ap_const_boolean_1) and (attn_matmul_v_stream_full_n = ap_const_logic_0)));
    end process;


    ap_block_state11_pp0_stage0_iter10_ignore_call36_assign_proc : process(attn_matmul_v_stream_full_n, select_ln434_1_reg_3878_pp0_iter9_reg, ap_predicate_op579_write_state11)
    begin
                ap_block_state11_pp0_stage0_iter10_ignore_call36 <= (((select_ln434_1_reg_3878_pp0_iter9_reg = ap_const_lv1_1) and (attn_matmul_v_stream_full_n = ap_const_logic_0)) or ((ap_predicate_op579_write_state11 = ap_const_boolean_1) and (attn_matmul_v_stream_full_n = ap_const_logic_0)));
    end process;


    ap_block_state11_pp0_stage0_iter10_ignore_call44_assign_proc : process(attn_matmul_v_stream_full_n, select_ln434_1_reg_3878_pp0_iter9_reg, ap_predicate_op579_write_state11)
    begin
                ap_block_state11_pp0_stage0_iter10_ignore_call44 <= (((select_ln434_1_reg_3878_pp0_iter9_reg = ap_const_lv1_1) and (attn_matmul_v_stream_full_n = ap_const_logic_0)) or ((ap_predicate_op579_write_state11 = ap_const_boolean_1) and (attn_matmul_v_stream_full_n = ap_const_logic_0)));
    end process;


    ap_block_state11_pp0_stage0_iter10_ignore_call52_assign_proc : process(attn_matmul_v_stream_full_n, select_ln434_1_reg_3878_pp0_iter9_reg, ap_predicate_op579_write_state11)
    begin
                ap_block_state11_pp0_stage0_iter10_ignore_call52 <= (((select_ln434_1_reg_3878_pp0_iter9_reg = ap_const_lv1_1) and (attn_matmul_v_stream_full_n = ap_const_logic_0)) or ((ap_predicate_op579_write_state11 = ap_const_boolean_1) and (attn_matmul_v_stream_full_n = ap_const_logic_0)));
    end process;


    ap_block_state11_pp0_stage0_iter10_ignore_call60_assign_proc : process(attn_matmul_v_stream_full_n, select_ln434_1_reg_3878_pp0_iter9_reg, ap_predicate_op579_write_state11)
    begin
                ap_block_state11_pp0_stage0_iter10_ignore_call60 <= (((select_ln434_1_reg_3878_pp0_iter9_reg = ap_const_lv1_1) and (attn_matmul_v_stream_full_n = ap_const_logic_0)) or ((ap_predicate_op579_write_state11 = ap_const_boolean_1) and (attn_matmul_v_stream_full_n = ap_const_logic_0)));
    end process;


    ap_block_state11_pp0_stage0_iter10_ignore_call68_assign_proc : process(attn_matmul_v_stream_full_n, select_ln434_1_reg_3878_pp0_iter9_reg, ap_predicate_op579_write_state11)
    begin
                ap_block_state11_pp0_stage0_iter10_ignore_call68 <= (((select_ln434_1_reg_3878_pp0_iter9_reg = ap_const_lv1_1) and (attn_matmul_v_stream_full_n = ap_const_logic_0)) or ((ap_predicate_op579_write_state11 = ap_const_boolean_1) and (attn_matmul_v_stream_full_n = ap_const_logic_0)));
    end process;


    ap_block_state11_pp0_stage0_iter10_ignore_call76_assign_proc : process(attn_matmul_v_stream_full_n, select_ln434_1_reg_3878_pp0_iter9_reg, ap_predicate_op579_write_state11)
    begin
                ap_block_state11_pp0_stage0_iter10_ignore_call76 <= (((select_ln434_1_reg_3878_pp0_iter9_reg = ap_const_lv1_1) and (attn_matmul_v_stream_full_n = ap_const_logic_0)) or ((ap_predicate_op579_write_state11 = ap_const_boolean_1) and (attn_matmul_v_stream_full_n = ap_const_logic_0)));
    end process;


    ap_block_state11_pp0_stage0_iter10_ignore_call84_assign_proc : process(attn_matmul_v_stream_full_n, select_ln434_1_reg_3878_pp0_iter9_reg, ap_predicate_op579_write_state11)
    begin
                ap_block_state11_pp0_stage0_iter10_ignore_call84 <= (((select_ln434_1_reg_3878_pp0_iter9_reg = ap_const_lv1_1) and (attn_matmul_v_stream_full_n = ap_const_logic_0)) or ((ap_predicate_op579_write_state11 = ap_const_boolean_1) and (attn_matmul_v_stream_full_n = ap_const_logic_0)));
    end process;


    ap_block_state11_pp0_stage0_iter10_ignore_call92_assign_proc : process(attn_matmul_v_stream_full_n, select_ln434_1_reg_3878_pp0_iter9_reg, ap_predicate_op579_write_state11)
    begin
                ap_block_state11_pp0_stage0_iter10_ignore_call92 <= (((select_ln434_1_reg_3878_pp0_iter9_reg = ap_const_lv1_1) and (attn_matmul_v_stream_full_n = ap_const_logic_0)) or ((ap_predicate_op579_write_state11 = ap_const_boolean_1) and (attn_matmul_v_stream_full_n = ap_const_logic_0)));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_done_reg = ap_const_logic_1);
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call100_assign_proc : process(ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call100 <= (ap_done_reg = ap_const_logic_1);
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call108_assign_proc : process(ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call108 <= (ap_done_reg = ap_const_logic_1);
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call20_assign_proc : process(ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call20 <= (ap_done_reg = ap_const_logic_1);
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call28_assign_proc : process(ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call28 <= (ap_done_reg = ap_const_logic_1);
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call36_assign_proc : process(ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call36 <= (ap_done_reg = ap_const_logic_1);
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call44_assign_proc : process(ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call44 <= (ap_done_reg = ap_const_logic_1);
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call52_assign_proc : process(ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call52 <= (ap_done_reg = ap_const_logic_1);
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call60_assign_proc : process(ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call60 <= (ap_done_reg = ap_const_logic_1);
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call68_assign_proc : process(ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call68 <= (ap_done_reg = ap_const_logic_1);
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call76_assign_proc : process(ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call76 <= (ap_done_reg = ap_const_logic_1);
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call84_assign_proc : process(ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call84 <= (ap_done_reg = ap_const_logic_1);
    end process;


    ap_block_state1_pp0_stage0_iter0_ignore_call92_assign_proc : process(ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0_ignore_call92 <= (ap_done_reg = ap_const_logic_1);
    end process;


    ap_block_state2_pp0_stage0_iter1_assign_proc : process(attn_softmax_info_stream_empty_n, ap_predicate_op131_read_state2)
    begin
                ap_block_state2_pp0_stage0_iter1 <= ((ap_predicate_op131_read_state2 = ap_const_boolean_1) and (attn_softmax_info_stream_empty_n = ap_const_logic_0));
    end process;


    ap_block_state2_pp0_stage0_iter1_ignore_call100_assign_proc : process(attn_softmax_info_stream_empty_n, ap_predicate_op131_read_state2)
    begin
                ap_block_state2_pp0_stage0_iter1_ignore_call100 <= ((ap_predicate_op131_read_state2 = ap_const_boolean_1) and (attn_softmax_info_stream_empty_n = ap_const_logic_0));
    end process;


    ap_block_state2_pp0_stage0_iter1_ignore_call108_assign_proc : process(attn_softmax_info_stream_empty_n, ap_predicate_op131_read_state2)
    begin
                ap_block_state2_pp0_stage0_iter1_ignore_call108 <= ((ap_predicate_op131_read_state2 = ap_const_boolean_1) and (attn_softmax_info_stream_empty_n = ap_const_logic_0));
    end process;


    ap_block_state2_pp0_stage0_iter1_ignore_call20_assign_proc : process(attn_softmax_info_stream_empty_n, ap_predicate_op131_read_state2)
    begin
                ap_block_state2_pp0_stage0_iter1_ignore_call20 <= ((ap_predicate_op131_read_state2 = ap_const_boolean_1) and (attn_softmax_info_stream_empty_n = ap_const_logic_0));
    end process;


    ap_block_state2_pp0_stage0_iter1_ignore_call28_assign_proc : process(attn_softmax_info_stream_empty_n, ap_predicate_op131_read_state2)
    begin
                ap_block_state2_pp0_stage0_iter1_ignore_call28 <= ((ap_predicate_op131_read_state2 = ap_const_boolean_1) and (attn_softmax_info_stream_empty_n = ap_const_logic_0));
    end process;


    ap_block_state2_pp0_stage0_iter1_ignore_call36_assign_proc : process(attn_softmax_info_stream_empty_n, ap_predicate_op131_read_state2)
    begin
                ap_block_state2_pp0_stage0_iter1_ignore_call36 <= ((ap_predicate_op131_read_state2 = ap_const_boolean_1) and (attn_softmax_info_stream_empty_n = ap_const_logic_0));
    end process;


    ap_block_state2_pp0_stage0_iter1_ignore_call44_assign_proc : process(attn_softmax_info_stream_empty_n, ap_predicate_op131_read_state2)
    begin
                ap_block_state2_pp0_stage0_iter1_ignore_call44 <= ((ap_predicate_op131_read_state2 = ap_const_boolean_1) and (attn_softmax_info_stream_empty_n = ap_const_logic_0));
    end process;


    ap_block_state2_pp0_stage0_iter1_ignore_call52_assign_proc : process(attn_softmax_info_stream_empty_n, ap_predicate_op131_read_state2)
    begin
                ap_block_state2_pp0_stage0_iter1_ignore_call52 <= ((ap_predicate_op131_read_state2 = ap_const_boolean_1) and (attn_softmax_info_stream_empty_n = ap_const_logic_0));
    end process;


    ap_block_state2_pp0_stage0_iter1_ignore_call60_assign_proc : process(attn_softmax_info_stream_empty_n, ap_predicate_op131_read_state2)
    begin
                ap_block_state2_pp0_stage0_iter1_ignore_call60 <= ((ap_predicate_op131_read_state2 = ap_const_boolean_1) and (attn_softmax_info_stream_empty_n = ap_const_logic_0));
    end process;


    ap_block_state2_pp0_stage0_iter1_ignore_call68_assign_proc : process(attn_softmax_info_stream_empty_n, ap_predicate_op131_read_state2)
    begin
                ap_block_state2_pp0_stage0_iter1_ignore_call68 <= ((ap_predicate_op131_read_state2 = ap_const_boolean_1) and (attn_softmax_info_stream_empty_n = ap_const_logic_0));
    end process;


    ap_block_state2_pp0_stage0_iter1_ignore_call76_assign_proc : process(attn_softmax_info_stream_empty_n, ap_predicate_op131_read_state2)
    begin
                ap_block_state2_pp0_stage0_iter1_ignore_call76 <= ((ap_predicate_op131_read_state2 = ap_const_boolean_1) and (attn_softmax_info_stream_empty_n = ap_const_logic_0));
    end process;


    ap_block_state2_pp0_stage0_iter1_ignore_call84_assign_proc : process(attn_softmax_info_stream_empty_n, ap_predicate_op131_read_state2)
    begin
                ap_block_state2_pp0_stage0_iter1_ignore_call84 <= ((ap_predicate_op131_read_state2 = ap_const_boolean_1) and (attn_softmax_info_stream_empty_n = ap_const_logic_0));
    end process;


    ap_block_state2_pp0_stage0_iter1_ignore_call92_assign_proc : process(attn_softmax_info_stream_empty_n, ap_predicate_op131_read_state2)
    begin
                ap_block_state2_pp0_stage0_iter1_ignore_call92 <= ((ap_predicate_op131_read_state2 = ap_const_boolean_1) and (attn_softmax_info_stream_empty_n = ap_const_logic_0));
    end process;


    ap_block_state3_pp0_stage0_iter2_assign_proc : process(qxk_out_stream_empty_n, icmp_ln442_reg_3907_pp0_iter1_reg)
    begin
                ap_block_state3_pp0_stage0_iter2 <= ((icmp_ln442_reg_3907_pp0_iter1_reg = ap_const_lv1_1) and (qxk_out_stream_empty_n = ap_const_logic_0));
    end process;


    ap_block_state3_pp0_stage0_iter2_ignore_call100_assign_proc : process(qxk_out_stream_empty_n, icmp_ln442_reg_3907_pp0_iter1_reg)
    begin
                ap_block_state3_pp0_stage0_iter2_ignore_call100 <= ((icmp_ln442_reg_3907_pp0_iter1_reg = ap_const_lv1_1) and (qxk_out_stream_empty_n = ap_const_logic_0));
    end process;


    ap_block_state3_pp0_stage0_iter2_ignore_call108_assign_proc : process(qxk_out_stream_empty_n, icmp_ln442_reg_3907_pp0_iter1_reg)
    begin
                ap_block_state3_pp0_stage0_iter2_ignore_call108 <= ((icmp_ln442_reg_3907_pp0_iter1_reg = ap_const_lv1_1) and (qxk_out_stream_empty_n = ap_const_logic_0));
    end process;


    ap_block_state3_pp0_stage0_iter2_ignore_call20_assign_proc : process(qxk_out_stream_empty_n, icmp_ln442_reg_3907_pp0_iter1_reg)
    begin
                ap_block_state3_pp0_stage0_iter2_ignore_call20 <= ((icmp_ln442_reg_3907_pp0_iter1_reg = ap_const_lv1_1) and (qxk_out_stream_empty_n = ap_const_logic_0));
    end process;


    ap_block_state3_pp0_stage0_iter2_ignore_call28_assign_proc : process(qxk_out_stream_empty_n, icmp_ln442_reg_3907_pp0_iter1_reg)
    begin
                ap_block_state3_pp0_stage0_iter2_ignore_call28 <= ((icmp_ln442_reg_3907_pp0_iter1_reg = ap_const_lv1_1) and (qxk_out_stream_empty_n = ap_const_logic_0));
    end process;


    ap_block_state3_pp0_stage0_iter2_ignore_call36_assign_proc : process(qxk_out_stream_empty_n, icmp_ln442_reg_3907_pp0_iter1_reg)
    begin
                ap_block_state3_pp0_stage0_iter2_ignore_call36 <= ((icmp_ln442_reg_3907_pp0_iter1_reg = ap_const_lv1_1) and (qxk_out_stream_empty_n = ap_const_logic_0));
    end process;


    ap_block_state3_pp0_stage0_iter2_ignore_call44_assign_proc : process(qxk_out_stream_empty_n, icmp_ln442_reg_3907_pp0_iter1_reg)
    begin
                ap_block_state3_pp0_stage0_iter2_ignore_call44 <= ((icmp_ln442_reg_3907_pp0_iter1_reg = ap_const_lv1_1) and (qxk_out_stream_empty_n = ap_const_logic_0));
    end process;


    ap_block_state3_pp0_stage0_iter2_ignore_call52_assign_proc : process(qxk_out_stream_empty_n, icmp_ln442_reg_3907_pp0_iter1_reg)
    begin
                ap_block_state3_pp0_stage0_iter2_ignore_call52 <= ((icmp_ln442_reg_3907_pp0_iter1_reg = ap_const_lv1_1) and (qxk_out_stream_empty_n = ap_const_logic_0));
    end process;


    ap_block_state3_pp0_stage0_iter2_ignore_call60_assign_proc : process(qxk_out_stream_empty_n, icmp_ln442_reg_3907_pp0_iter1_reg)
    begin
                ap_block_state3_pp0_stage0_iter2_ignore_call60 <= ((icmp_ln442_reg_3907_pp0_iter1_reg = ap_const_lv1_1) and (qxk_out_stream_empty_n = ap_const_logic_0));
    end process;


    ap_block_state3_pp0_stage0_iter2_ignore_call68_assign_proc : process(qxk_out_stream_empty_n, icmp_ln442_reg_3907_pp0_iter1_reg)
    begin
                ap_block_state3_pp0_stage0_iter2_ignore_call68 <= ((icmp_ln442_reg_3907_pp0_iter1_reg = ap_const_lv1_1) and (qxk_out_stream_empty_n = ap_const_logic_0));
    end process;


    ap_block_state3_pp0_stage0_iter2_ignore_call76_assign_proc : process(qxk_out_stream_empty_n, icmp_ln442_reg_3907_pp0_iter1_reg)
    begin
                ap_block_state3_pp0_stage0_iter2_ignore_call76 <= ((icmp_ln442_reg_3907_pp0_iter1_reg = ap_const_lv1_1) and (qxk_out_stream_empty_n = ap_const_logic_0));
    end process;


    ap_block_state3_pp0_stage0_iter2_ignore_call84_assign_proc : process(qxk_out_stream_empty_n, icmp_ln442_reg_3907_pp0_iter1_reg)
    begin
                ap_block_state3_pp0_stage0_iter2_ignore_call84 <= ((icmp_ln442_reg_3907_pp0_iter1_reg = ap_const_lv1_1) and (qxk_out_stream_empty_n = ap_const_logic_0));
    end process;


    ap_block_state3_pp0_stage0_iter2_ignore_call92_assign_proc : process(qxk_out_stream_empty_n, icmp_ln442_reg_3907_pp0_iter1_reg)
    begin
                ap_block_state3_pp0_stage0_iter2_ignore_call92 <= ((icmp_ln442_reg_3907_pp0_iter1_reg = ap_const_lv1_1) and (qxk_out_stream_empty_n = ap_const_logic_0));
    end process;

        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call100 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call108 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call20 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call28 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call36 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call44 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call52 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call60 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call68 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call76 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call84 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call92 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call100 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call108 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call20 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call28 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call36 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call44 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call52 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call60 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call68 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call76 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call84 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call92 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call100 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call108 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call20 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call28 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call36 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call44 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call52 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call60 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call68 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call76 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call84 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call92 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call100 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call108 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call20 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call28 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call36 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call44 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call52 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call60 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call68 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call76 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call84 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call92 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call100 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call108 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call20 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call28 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call36 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call44 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call52 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call60 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call68 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call76 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call84 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7_ignore_call92 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state9_pp0_stage0_iter8_assign_proc : process(v_stream_empty_n)
    begin
                ap_block_state9_pp0_stage0_iter8 <= (v_stream_empty_n = ap_const_logic_0);
    end process;


    ap_block_state9_pp0_stage0_iter8_ignore_call100_assign_proc : process(v_stream_empty_n)
    begin
                ap_block_state9_pp0_stage0_iter8_ignore_call100 <= (v_stream_empty_n = ap_const_logic_0);
    end process;


    ap_block_state9_pp0_stage0_iter8_ignore_call108_assign_proc : process(v_stream_empty_n)
    begin
                ap_block_state9_pp0_stage0_iter8_ignore_call108 <= (v_stream_empty_n = ap_const_logic_0);
    end process;


    ap_block_state9_pp0_stage0_iter8_ignore_call20_assign_proc : process(v_stream_empty_n)
    begin
                ap_block_state9_pp0_stage0_iter8_ignore_call20 <= (v_stream_empty_n = ap_const_logic_0);
    end process;


    ap_block_state9_pp0_stage0_iter8_ignore_call28_assign_proc : process(v_stream_empty_n)
    begin
                ap_block_state9_pp0_stage0_iter8_ignore_call28 <= (v_stream_empty_n = ap_const_logic_0);
    end process;


    ap_block_state9_pp0_stage0_iter8_ignore_call36_assign_proc : process(v_stream_empty_n)
    begin
                ap_block_state9_pp0_stage0_iter8_ignore_call36 <= (v_stream_empty_n = ap_const_logic_0);
    end process;


    ap_block_state9_pp0_stage0_iter8_ignore_call44_assign_proc : process(v_stream_empty_n)
    begin
                ap_block_state9_pp0_stage0_iter8_ignore_call44 <= (v_stream_empty_n = ap_const_logic_0);
    end process;


    ap_block_state9_pp0_stage0_iter8_ignore_call52_assign_proc : process(v_stream_empty_n)
    begin
                ap_block_state9_pp0_stage0_iter8_ignore_call52 <= (v_stream_empty_n = ap_const_logic_0);
    end process;


    ap_block_state9_pp0_stage0_iter8_ignore_call60_assign_proc : process(v_stream_empty_n)
    begin
                ap_block_state9_pp0_stage0_iter8_ignore_call60 <= (v_stream_empty_n = ap_const_logic_0);
    end process;


    ap_block_state9_pp0_stage0_iter8_ignore_call68_assign_proc : process(v_stream_empty_n)
    begin
                ap_block_state9_pp0_stage0_iter8_ignore_call68 <= (v_stream_empty_n = ap_const_logic_0);
    end process;


    ap_block_state9_pp0_stage0_iter8_ignore_call76_assign_proc : process(v_stream_empty_n)
    begin
                ap_block_state9_pp0_stage0_iter8_ignore_call76 <= (v_stream_empty_n = ap_const_logic_0);
    end process;


    ap_block_state9_pp0_stage0_iter8_ignore_call84_assign_proc : process(v_stream_empty_n)
    begin
                ap_block_state9_pp0_stage0_iter8_ignore_call84 <= (v_stream_empty_n = ap_const_logic_0);
    end process;


    ap_block_state9_pp0_stage0_iter8_ignore_call92_assign_proc : process(v_stream_empty_n)
    begin
                ap_block_state9_pp0_stage0_iter8_ignore_call92 <= (v_stream_empty_n = ap_const_logic_0);
    end process;


    ap_condition_1251_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
                ap_condition_1251 <= ((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, icmp_ln432_fu_724_p2, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln432_fu_724_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_done_reg, ap_block_pp0_stage0_subdone, ap_loop_exit_ready_pp0_iter9_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter9_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_predicate_op131_read_state2_assign_proc : process(icmp_ln442_reg_3907, select_ln434_2_reg_3882)
    begin
                ap_predicate_op131_read_state2 <= ((select_ln434_2_reg_3882 = ap_const_lv1_0) and (icmp_ln442_reg_3907 = ap_const_lv1_1));
    end process;


    ap_predicate_op579_write_state11_assign_proc : process(select_ln434_1_reg_3878_pp0_iter9_reg, select_ln434_7_reg_3891_pp0_iter9_reg)
    begin
                ap_predicate_op579_write_state11 <= ((select_ln434_7_reg_3891_pp0_iter9_reg = ap_const_lv1_0) and (select_ln434_1_reg_3878_pp0_iter9_reg = ap_const_lv1_0));
    end process;


    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_attn_patch_base_2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, attn_patch_base_fu_208, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_attn_patch_base_2 <= ap_const_lv8_0;
        else 
            ap_sig_allocacmp_attn_patch_base_2 <= attn_patch_base_fu_208;
        end if; 
    end process;


    ap_sig_allocacmp_attn_patch_block_1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, attn_patch_block_fu_204, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_attn_patch_block_1 <= ap_const_lv6_0;
        else 
            ap_sig_allocacmp_attn_patch_block_1 <= attn_patch_block_fu_204;
        end if; 
    end process;


    ap_sig_allocacmp_dim_block_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, dim_block_fu_192, ap_loop_init, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_dim_block_load <= ap_const_lv5_0;
        else 
            ap_sig_allocacmp_dim_block_load <= dim_block_fu_192;
        end if; 
    end process;


    ap_sig_allocacmp_indvar_flatten69_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, indvar_flatten69_fu_212, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_indvar_flatten69_load <= ap_const_lv17_0;
        else 
            ap_sig_allocacmp_indvar_flatten69_load <= indvar_flatten69_fu_212;
        end if; 
    end process;


    ap_sig_allocacmp_indvar_flatten_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, indvar_flatten_fu_200, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_indvar_flatten_load <= ap_const_lv13_0;
        else 
            ap_sig_allocacmp_indvar_flatten_load <= indvar_flatten_fu_200;
        end if; 
    end process;


    ap_sig_allocacmp_v_patch_1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, v_patch_fu_196, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_v_patch_1 <= ap_const_lv8_0;
        else 
            ap_sig_allocacmp_v_patch_1 <= v_patch_fu_196;
        end if; 
    end process;


    attn_matmul_v_stream_blk_n_assign_proc : process(ap_enable_reg_pp0_iter10, attn_matmul_v_stream_full_n, select_ln434_1_reg_3878_pp0_iter9_reg, ap_predicate_op579_write_state11, ap_block_pp0_stage0)
    begin
        if ((((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (select_ln434_1_reg_3878_pp0_iter9_reg = ap_const_lv1_1)) or ((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op579_write_state11 = ap_const_boolean_1)))) then 
            attn_matmul_v_stream_blk_n <= attn_matmul_v_stream_full_n;
        else 
            attn_matmul_v_stream_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    attn_matmul_v_stream_din_assign_proc : process(ap_enable_reg_pp0_iter10, select_ln434_1_reg_3878_pp0_iter9_reg, ap_predicate_op579_write_state11, acc_block_1_reg_4110, or_ln493_s_fu_3677_p9, ap_block_pp0_stage0_01001)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001))) then
            if ((select_ln434_1_reg_3878_pp0_iter9_reg = ap_const_lv1_1)) then 
                attn_matmul_v_stream_din <= acc_block_1_reg_4110;
            elsif ((ap_predicate_op579_write_state11 = ap_const_boolean_1)) then 
                attn_matmul_v_stream_din <= or_ln493_s_fu_3677_p9;
            else 
                attn_matmul_v_stream_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            attn_matmul_v_stream_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    attn_matmul_v_stream_write_assign_proc : process(ap_enable_reg_pp0_iter10, select_ln434_1_reg_3878_pp0_iter9_reg, ap_predicate_op579_write_state11, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (select_ln434_1_reg_3878_pp0_iter9_reg = ap_const_lv1_1)) or ((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op579_write_state11 = ap_const_boolean_1)))) then 
            attn_matmul_v_stream_write <= ap_const_logic_1;
        else 
            attn_matmul_v_stream_write <= ap_const_logic_0;
        end if; 
    end process;

    attn_patch_block_3_fu_745_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_attn_patch_block_1) + unsigned(ap_const_lv6_1));

    attn_softmax_info_stream_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, attn_softmax_info_stream_empty_n, ap_predicate_op131_read_state2, ap_block_pp0_stage0)
    begin
        if (((ap_predicate_op131_read_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            attn_softmax_info_stream_blk_n <= attn_softmax_info_stream_empty_n;
        else 
            attn_softmax_info_stream_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    attn_softmax_info_stream_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op131_read_state2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_predicate_op131_read_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            attn_softmax_info_stream_read <= ap_const_logic_1;
        else 
            attn_softmax_info_stream_read <= ap_const_logic_0;
        end if; 
    end process;

    brmerge639_fu_718_p2 <= (cmp120_not_fu_638_p2 or cmp118_not_fu_712_p2);
    brmerge639_mid1_fu_963_p2 <= (select_ln432_2_fu_783_p3 or cmp118_not_mid1_fu_957_p2);
    brmerge_fu_682_p2 <= (icmp_fu_670_p2 or cmp39_not_fu_676_p2);
    brmerge_mid1_fu_929_p2 <= (icmp115_fu_917_p2 or cmp39_not_mid1_fu_923_p2);
    cmp113_fu_654_p2 <= "1" when (ap_sig_allocacmp_v_patch_1 = ap_const_lv8_80) else "0";
    cmp113_mid1_fu_893_p2 <= "1" when (indvars_iv_next1136_fu_863_p2 = ap_const_lv8_80) else "0";
    cmp118_not_fu_712_p2 <= "1" when (unsigned(ap_sig_allocacmp_v_patch_1) > unsigned(ap_const_lv8_2)) else "0";
    cmp118_not_mid1_fu_957_p2 <= "1" when (unsigned(indvars_iv_next1136_fu_863_p2) > unsigned(ap_const_lv8_2)) else "0";
    cmp120_not_fu_638_p2 <= "1" when (ap_sig_allocacmp_attn_patch_block_1 = ap_const_lv6_0) else "0";
    cmp120_not_mid1_fu_777_p2 <= "1" when (attn_patch_block_3_fu_745_p2 = ap_const_lv6_0) else "0";
    cmp39_not_fu_676_p2 <= "1" when (unsigned(empty_fu_648_p2) > unsigned(ap_const_lv9_80)) else "0";
    cmp39_not_mid149_fu_803_p2 <= "1" when (unsigned(add_ln432_fu_739_p2) > unsigned(ap_const_lv8_80)) else "0";
    cmp39_not_mid1_fu_923_p2 <= "1" when (unsigned(p_mid1_fu_887_p2) > unsigned(ap_const_lv9_80)) else "0";
    cmp97_1_fu_694_p2 <= "1" when (ap_sig_allocacmp_v_patch_1 = ap_const_lv8_1) else "0";
    cmp97_1_mid1_fu_943_p2 <= "1" when (select_ln432_fu_757_p3 = ap_const_lv8_0) else "0";
    cmp97_2_fu_700_p2 <= "1" when (ap_sig_allocacmp_v_patch_1 = ap_const_lv8_2) else "0";
    cmp97_2_mid1_fu_1523_p2 <= "1" when (indvars_iv_next1136_reg_3865_pp0_iter7_reg = ap_const_lv8_2) else "0";
    cmp97_3_fu_706_p2 <= "1" when (ap_sig_allocacmp_v_patch_1 = ap_const_lv8_3) else "0";
    cmp97_3_mid1_fu_1535_p2 <= "1" when (indvars_iv_next1136_reg_3865_pp0_iter7_reg = ap_const_lv8_3) else "0";
    cmp97_fu_688_p2 <= "1" when (ap_sig_allocacmp_v_patch_1 = ap_const_lv8_0) else "0";
    cmp97_mid1_fu_1511_p2 <= "1" when (indvars_iv_next1136_reg_3865_pp0_iter7_reg = ap_const_lv8_0) else "0";
    empty_221_fu_831_p1 <= ap_sig_allocacmp_v_patch_1(2 - 1 downto 0);
    empty_222_fu_977_p1 <= indvars_iv_next1136_fu_863_p2(2 - 1 downto 0);
    empty_fu_648_p2 <= std_logic_vector(unsigned(zext_ln434_fu_644_p1) + unsigned(zext_ln432_fu_634_p1));

    grp_exp_32_10_s_fu_385_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp161)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp161))) then 
            grp_exp_32_10_s_fu_385_ap_ce <= ap_const_logic_1;
        else 
            grp_exp_32_10_s_fu_385_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_exp_32_10_s_fu_385_ap_start <= grp_exp_32_10_s_fu_385_ap_start_reg;
    grp_exp_32_10_s_fu_385_x <= std_logic_vector(unsigned(trunc_ln452_fu_1085_p1) - unsigned(softmax_bias_V_fu_1203_p4));

    grp_exp_32_10_s_fu_402_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp165)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp165))) then 
            grp_exp_32_10_s_fu_402_ap_ce <= ap_const_logic_1;
        else 
            grp_exp_32_10_s_fu_402_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_exp_32_10_s_fu_402_ap_start <= grp_exp_32_10_s_fu_402_ap_start_reg;
    grp_exp_32_10_s_fu_402_x <= std_logic_vector(unsigned(trunc_ln452_2_fu_1089_p4) - unsigned(softmax_bias_V_1_fu_1230_p4));

    grp_exp_32_10_s_fu_419_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp169)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp169))) then 
            grp_exp_32_10_s_fu_419_ap_ce <= ap_const_logic_1;
        else 
            grp_exp_32_10_s_fu_419_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_exp_32_10_s_fu_419_ap_start <= grp_exp_32_10_s_fu_419_ap_start_reg;
    grp_exp_32_10_s_fu_419_x <= std_logic_vector(unsigned(trunc_ln452_3_fu_1099_p4) - unsigned(softmax_bias_V_2_fu_1257_p4));

    grp_exp_32_10_s_fu_436_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp173)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp173))) then 
            grp_exp_32_10_s_fu_436_ap_ce <= ap_const_logic_1;
        else 
            grp_exp_32_10_s_fu_436_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_exp_32_10_s_fu_436_ap_start <= grp_exp_32_10_s_fu_436_ap_start_reg;
    grp_exp_32_10_s_fu_436_x <= std_logic_vector(unsigned(trunc_ln452_4_fu_1109_p4) - unsigned(softmax_bias_V_3_fu_1278_p4));

    grp_exp_32_10_s_fu_453_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp177)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp177))) then 
            grp_exp_32_10_s_fu_453_ap_ce <= ap_const_logic_1;
        else 
            grp_exp_32_10_s_fu_453_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_exp_32_10_s_fu_453_ap_start <= grp_exp_32_10_s_fu_453_ap_start_reg;
    grp_exp_32_10_s_fu_453_x <= std_logic_vector(unsigned(trunc_ln452_5_fu_1119_p4) - unsigned(softmax_bias_V_4_fu_1305_p4));

    grp_exp_32_10_s_fu_470_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp181)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp181))) then 
            grp_exp_32_10_s_fu_470_ap_ce <= ap_const_logic_1;
        else 
            grp_exp_32_10_s_fu_470_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_exp_32_10_s_fu_470_ap_start <= grp_exp_32_10_s_fu_470_ap_start_reg;
    grp_exp_32_10_s_fu_470_x <= std_logic_vector(unsigned(trunc_ln452_6_fu_1129_p4) - unsigned(softmax_bias_V_5_fu_1332_p4));

    grp_exp_32_10_s_fu_487_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp185)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp185))) then 
            grp_exp_32_10_s_fu_487_ap_ce <= ap_const_logic_1;
        else 
            grp_exp_32_10_s_fu_487_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_exp_32_10_s_fu_487_ap_start <= grp_exp_32_10_s_fu_487_ap_start_reg;
    grp_exp_32_10_s_fu_487_x <= std_logic_vector(unsigned(trunc_ln452_7_fu_1139_p4) - unsigned(softmax_bias_V_6_fu_1353_p4));

    grp_exp_32_10_s_fu_504_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp189)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp189))) then 
            grp_exp_32_10_s_fu_504_ap_ce <= ap_const_logic_1;
        else 
            grp_exp_32_10_s_fu_504_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_exp_32_10_s_fu_504_ap_start <= grp_exp_32_10_s_fu_504_ap_start_reg;
    grp_exp_32_10_s_fu_504_x <= std_logic_vector(unsigned(trunc_ln452_8_fu_1149_p4) - unsigned(softmax_bias_V_7_fu_1380_p4));

    grp_exp_32_10_s_fu_521_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp193)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp193))) then 
            grp_exp_32_10_s_fu_521_ap_ce <= ap_const_logic_1;
        else 
            grp_exp_32_10_s_fu_521_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_exp_32_10_s_fu_521_ap_start <= grp_exp_32_10_s_fu_521_ap_start_reg;
    grp_exp_32_10_s_fu_521_x <= std_logic_vector(unsigned(trunc_ln452_9_fu_1159_p4) - unsigned(softmax_bias_V_8_fu_1407_p4));

    grp_exp_32_10_s_fu_538_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp197)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp197))) then 
            grp_exp_32_10_s_fu_538_ap_ce <= ap_const_logic_1;
        else 
            grp_exp_32_10_s_fu_538_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_exp_32_10_s_fu_538_ap_start <= grp_exp_32_10_s_fu_538_ap_start_reg;
    grp_exp_32_10_s_fu_538_x <= std_logic_vector(unsigned(trunc_ln452_s_fu_1169_p4) - unsigned(softmax_bias_V_9_fu_1428_p4));

    grp_exp_32_10_s_fu_555_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp201)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp201))) then 
            grp_exp_32_10_s_fu_555_ap_ce <= ap_const_logic_1;
        else 
            grp_exp_32_10_s_fu_555_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_exp_32_10_s_fu_555_ap_start <= grp_exp_32_10_s_fu_555_ap_start_reg;
    grp_exp_32_10_s_fu_555_x <= std_logic_vector(unsigned(trunc_ln452_1_fu_1179_p4) - unsigned(softmax_bias_V_10_fu_1455_p4));

    grp_exp_32_10_s_fu_572_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp205)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp205))) then 
            grp_exp_32_10_s_fu_572_ap_ce <= ap_const_logic_1;
        else 
            grp_exp_32_10_s_fu_572_ap_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_exp_32_10_s_fu_572_ap_start <= grp_exp_32_10_s_fu_572_ap_start_reg;
    grp_exp_32_10_s_fu_572_x <= std_logic_vector(unsigned(trunc_ln452_10_fu_1189_p4) - unsigned(softmax_bias_V_11_fu_1482_p4));
    icmp115_fu_917_p2 <= "0" when (tmp_473_fu_907_p4 = ap_const_lv6_0) else "1";
    icmp_fu_670_p2 <= "0" when (tmp_fu_660_p4 = ap_const_lv6_0) else "1";
    icmp_ln432_fu_724_p2 <= "1" when (ap_sig_allocacmp_indvar_flatten69_load = ap_const_lv17_18F18) else "0";
    icmp_ln434_fu_751_p2 <= "1" when (ap_sig_allocacmp_indvar_flatten_load = ap_const_lv13_C18) else "0";
    icmp_ln436_fu_843_p2 <= "1" when (ap_sig_allocacmp_dim_block_load = ap_const_lv5_18) else "0";
    icmp_ln442_fu_997_p2 <= "1" when (select_ln434_fu_875_p3 = ap_const_lv5_0) else "0";
    indvars_iv_next1136_fu_863_p2 <= std_logic_vector(unsigned(select_ln432_fu_757_p3) + unsigned(ap_const_lv8_1));
    or_ln432_fu_1499_p2 <= (icmp_ln434_reg_3847_pp0_iter7_reg or cmp97_reg_3828_pp0_iter7_reg);
    or_ln434_fu_869_p2 <= (icmp_ln434_fu_751_p2 or and_ln432_4_fu_849_p2);
    or_ln477_1_fu_2941_p9 <= (((((((trunc_ln818_22_fu_2931_p4 & trunc_ln818_21_fu_2915_p4) & trunc_ln818_20_fu_2899_p4) & trunc_ln818_19_fu_2883_p4) & trunc_ln818_18_fu_2867_p4) & trunc_ln818_17_fu_2851_p4) & trunc_ln818_16_fu_2835_p4) & trunc_ln818_15_fu_2819_p4);
    or_ln477_2_fu_3329_p9 <= (((((((trunc_ln818_30_fu_3319_p4 & trunc_ln818_29_fu_3303_p4) & trunc_ln818_28_fu_3287_p4) & trunc_ln818_27_fu_3271_p4) & trunc_ln818_26_fu_3255_p4) & trunc_ln818_25_fu_3239_p4) & trunc_ln818_24_fu_3223_p4) & trunc_ln818_23_fu_3207_p4);
    or_ln477_6_fu_2165_p9 <= (((((((trunc_ln818_6_fu_2155_p4 & trunc_ln818_5_fu_2136_p4) & trunc_ln818_4_fu_2117_p4) & trunc_ln818_3_fu_2098_p4) & trunc_ln818_2_fu_2079_p4) & trunc_ln818_1_fu_2060_p4) & trunc_ln818_s_fu_2041_p4) & trunc_ln3_fu_2022_p4);
    or_ln477_s_fu_2553_p9 <= (((((((trunc_ln818_14_fu_2543_p4 & trunc_ln818_13_fu_2527_p4) & trunc_ln818_12_fu_2511_p4) & trunc_ln818_11_fu_2495_p4) & trunc_ln818_10_fu_2479_p4) & trunc_ln818_9_fu_2463_p4) & trunc_ln818_8_fu_2447_p4) & trunc_ln818_7_fu_2431_p4);
    or_ln493_s_fu_3677_p9 <= (((((((tmp_215_reg_4150 & tmp_214_reg_4145) & tmp_213_reg_4140) & tmp_212_reg_4135) & tmp_211_reg_4130) & tmp_210_reg_4125) & tmp_209_reg_4120) & tmp_208_reg_4115);
    or_ln813_1_fu_2695_p9 <= (((((((add_ln813_41_fu_2689_p2 & add_ln813_40_fu_2673_p2) & add_ln813_39_fu_2657_p2) & add_ln813_38_fu_2641_p2) & add_ln813_37_fu_2625_p2) & add_ln813_36_fu_2609_p2) & add_ln813_35_fu_2593_p2) & add_ln813_34_fu_2577_p2);
    or_ln813_2_fu_3083_p9 <= (((((((add_ln813_49_fu_3077_p2 & add_ln813_48_fu_3061_p2) & add_ln813_47_fu_3045_p2) & add_ln813_46_fu_3029_p2) & add_ln813_45_fu_3013_p2) & add_ln813_44_fu_2997_p2) & add_ln813_43_fu_2981_p2) & add_ln813_42_fu_2965_p2);
    or_ln813_3_fu_3471_p9 <= (((((((add_ln813_57_fu_3465_p2 & add_ln813_56_fu_3449_p2) & add_ln813_55_fu_3433_p2) & add_ln813_54_fu_3417_p2) & add_ln813_53_fu_3401_p2) & add_ln813_52_fu_3385_p2) & add_ln813_51_fu_3369_p2) & add_ln813_50_fu_3353_p2);
    or_ln813_s_fu_2307_p9 <= (((((((add_ln813_33_fu_2301_p2 & add_ln813_32_fu_2285_p2) & add_ln813_31_fu_2269_p2) & add_ln813_30_fu_2253_p2) & add_ln813_29_fu_2237_p2) & add_ln813_28_fu_2221_p2) & add_ln813_27_fu_2205_p2) & add_ln813_fu_2189_p2);
    p_mid1_fu_887_p2 <= std_logic_vector(unsigned(zext_ln434_1_fu_883_p1) + unsigned(zext_ln432_1_fu_773_p1));

    qxk_out_stream_blk_n_assign_proc : process(ap_enable_reg_pp0_iter2, qxk_out_stream_empty_n, icmp_ln442_reg_3907_pp0_iter1_reg, ap_block_pp0_stage0)
    begin
        if (((icmp_ln442_reg_3907_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            qxk_out_stream_blk_n <= qxk_out_stream_empty_n;
        else 
            qxk_out_stream_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    qxk_out_stream_read_assign_proc : process(ap_enable_reg_pp0_iter2, icmp_ln442_reg_3907_pp0_iter1_reg, ap_block_pp0_stage0_11001)
    begin
        if (((icmp_ln442_reg_3907_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            qxk_out_stream_read <= ap_const_logic_1;
        else 
            qxk_out_stream_read <= ap_const_logic_0;
        end if; 
    end process;

    r_V_641_fu_1560_p0 <= r_V_641_fu_1560_p00(31 - 1 downto 0);
    r_V_641_fu_1560_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_reg_3971),54));
    r_V_643_fu_1582_p0 <= r_V_643_fu_1582_p00(31 - 1 downto 0);
    r_V_643_fu_1582_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_642_reg_3976),54));
    r_V_645_fu_1604_p0 <= r_V_645_fu_1604_p00(31 - 1 downto 0);
    r_V_645_fu_1604_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_644_reg_3981),54));
    r_V_647_fu_1626_p0 <= r_V_647_fu_1626_p00(31 - 1 downto 0);
    r_V_647_fu_1626_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_646_reg_3986),54));
    r_V_649_fu_1648_p0 <= r_V_649_fu_1648_p00(31 - 1 downto 0);
    r_V_649_fu_1648_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_648_reg_3991),54));
    r_V_651_fu_1670_p0 <= r_V_651_fu_1670_p00(31 - 1 downto 0);
    r_V_651_fu_1670_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_650_reg_3996),54));
    r_V_653_fu_1692_p0 <= r_V_653_fu_1692_p00(31 - 1 downto 0);
    r_V_653_fu_1692_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_652_reg_4001),54));
    r_V_655_fu_1714_p0 <= r_V_655_fu_1714_p00(31 - 1 downto 0);
    r_V_655_fu_1714_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_654_reg_4006),54));
    r_V_657_fu_1736_p0 <= r_V_657_fu_1736_p00(31 - 1 downto 0);
    r_V_657_fu_1736_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_656_reg_4011),54));
    r_V_659_fu_1758_p0 <= r_V_659_fu_1758_p00(31 - 1 downto 0);
    r_V_659_fu_1758_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_658_reg_4016),54));
    r_V_661_fu_1780_p0 <= r_V_661_fu_1780_p00(31 - 1 downto 0);
    r_V_661_fu_1780_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_660_reg_4021),54));
    r_V_663_fu_1802_p0 <= r_V_663_fu_1802_p00(31 - 1 downto 0);
    r_V_663_fu_1802_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(r_V_662_reg_4026),54));
    r_V_664_fu_1878_p1 <= v_stream_dout(32 - 1 downto 0);
    r_V_665_fu_2016_p0 <= sext_ln1273_424_fu_2012_p1(32 - 1 downto 0);
    r_V_665_fu_2016_p1 <= sext_ln1270_fu_1988_p1(32 - 1 downto 0);
    r_V_666_fu_2035_p0 <= sext_ln1273_424_fu_2012_p1(32 - 1 downto 0);
    r_V_666_fu_2035_p1 <= sext_ln1270_77_fu_2032_p1(32 - 1 downto 0);
    r_V_667_fu_2054_p0 <= sext_ln1273_424_fu_2012_p1(32 - 1 downto 0);
    r_V_667_fu_2054_p1 <= sext_ln1270_78_fu_2051_p1(32 - 1 downto 0);
    r_V_668_fu_2073_p0 <= sext_ln1273_424_fu_2012_p1(32 - 1 downto 0);
    r_V_668_fu_2073_p1 <= sext_ln1270_79_fu_2070_p1(32 - 1 downto 0);
    r_V_669_fu_2092_p0 <= sext_ln1273_424_fu_2012_p1(32 - 1 downto 0);
    r_V_669_fu_2092_p1 <= sext_ln1270_80_fu_2089_p1(32 - 1 downto 0);
    r_V_670_fu_2111_p0 <= sext_ln1273_424_fu_2012_p1(32 - 1 downto 0);
    r_V_670_fu_2111_p1 <= sext_ln1270_81_fu_2108_p1(32 - 1 downto 0);
    r_V_671_fu_2130_p0 <= sext_ln1273_424_fu_2012_p1(32 - 1 downto 0);
    r_V_671_fu_2130_p1 <= sext_ln1270_82_fu_2127_p1(32 - 1 downto 0);
    r_V_672_fu_2149_p0 <= sext_ln1273_424_fu_2012_p1(32 - 1 downto 0);
    r_V_672_fu_2149_p1 <= sext_ln1270_83_fu_2146_p1(32 - 1 downto 0);
    r_V_673_fu_2425_p0 <= sext_ln1273_425_fu_2421_p1(32 - 1 downto 0);
    r_V_673_fu_2425_p1 <= sext_ln1270_fu_1988_p1(32 - 1 downto 0);
    r_V_674_fu_2441_p0 <= sext_ln1273_425_fu_2421_p1(32 - 1 downto 0);
    r_V_674_fu_2441_p1 <= sext_ln1270_77_fu_2032_p1(32 - 1 downto 0);
    r_V_675_fu_2457_p0 <= sext_ln1273_425_fu_2421_p1(32 - 1 downto 0);
    r_V_675_fu_2457_p1 <= sext_ln1270_78_fu_2051_p1(32 - 1 downto 0);
    r_V_676_fu_2473_p0 <= sext_ln1273_425_fu_2421_p1(32 - 1 downto 0);
    r_V_676_fu_2473_p1 <= sext_ln1270_79_fu_2070_p1(32 - 1 downto 0);
    r_V_677_fu_2489_p0 <= sext_ln1273_425_fu_2421_p1(32 - 1 downto 0);
    r_V_677_fu_2489_p1 <= sext_ln1270_80_fu_2089_p1(32 - 1 downto 0);
    r_V_678_fu_2505_p0 <= sext_ln1273_425_fu_2421_p1(32 - 1 downto 0);
    r_V_678_fu_2505_p1 <= sext_ln1270_81_fu_2108_p1(32 - 1 downto 0);
    r_V_679_fu_2521_p0 <= sext_ln1273_425_fu_2421_p1(32 - 1 downto 0);
    r_V_679_fu_2521_p1 <= sext_ln1270_82_fu_2127_p1(32 - 1 downto 0);
    r_V_680_fu_2537_p0 <= sext_ln1273_425_fu_2421_p1(32 - 1 downto 0);
    r_V_680_fu_2537_p1 <= sext_ln1270_83_fu_2146_p1(32 - 1 downto 0);
    r_V_681_fu_2813_p0 <= sext_ln1273_426_fu_2809_p1(32 - 1 downto 0);
    r_V_681_fu_2813_p1 <= sext_ln1270_fu_1988_p1(32 - 1 downto 0);
    r_V_682_fu_2829_p0 <= sext_ln1273_426_fu_2809_p1(32 - 1 downto 0);
    r_V_682_fu_2829_p1 <= sext_ln1270_77_fu_2032_p1(32 - 1 downto 0);
    r_V_683_fu_2845_p0 <= sext_ln1273_426_fu_2809_p1(32 - 1 downto 0);
    r_V_683_fu_2845_p1 <= sext_ln1270_78_fu_2051_p1(32 - 1 downto 0);
    r_V_684_fu_2861_p0 <= sext_ln1273_426_fu_2809_p1(32 - 1 downto 0);
    r_V_684_fu_2861_p1 <= sext_ln1270_79_fu_2070_p1(32 - 1 downto 0);
    r_V_685_fu_2877_p0 <= sext_ln1273_426_fu_2809_p1(32 - 1 downto 0);
    r_V_685_fu_2877_p1 <= sext_ln1270_80_fu_2089_p1(32 - 1 downto 0);
    r_V_686_fu_2893_p0 <= sext_ln1273_426_fu_2809_p1(32 - 1 downto 0);
    r_V_686_fu_2893_p1 <= sext_ln1270_81_fu_2108_p1(32 - 1 downto 0);
    r_V_687_fu_2909_p0 <= sext_ln1273_426_fu_2809_p1(32 - 1 downto 0);
    r_V_687_fu_2909_p1 <= sext_ln1270_82_fu_2127_p1(32 - 1 downto 0);
    r_V_688_fu_2925_p0 <= sext_ln1273_426_fu_2809_p1(32 - 1 downto 0);
    r_V_688_fu_2925_p1 <= sext_ln1270_83_fu_2146_p1(32 - 1 downto 0);
    r_V_689_fu_3201_p0 <= sext_ln1273_427_fu_3197_p1(32 - 1 downto 0);
    r_V_689_fu_3201_p1 <= sext_ln1270_fu_1988_p1(32 - 1 downto 0);
    r_V_690_fu_3217_p0 <= sext_ln1273_427_fu_3197_p1(32 - 1 downto 0);
    r_V_690_fu_3217_p1 <= sext_ln1270_77_fu_2032_p1(32 - 1 downto 0);
    r_V_691_fu_3233_p0 <= sext_ln1273_427_fu_3197_p1(32 - 1 downto 0);
    r_V_691_fu_3233_p1 <= sext_ln1270_78_fu_2051_p1(32 - 1 downto 0);
    r_V_692_fu_3249_p0 <= sext_ln1273_427_fu_3197_p1(32 - 1 downto 0);
    r_V_692_fu_3249_p1 <= sext_ln1270_79_fu_2070_p1(32 - 1 downto 0);
    r_V_693_fu_3265_p0 <= sext_ln1273_427_fu_3197_p1(32 - 1 downto 0);
    r_V_693_fu_3265_p1 <= sext_ln1270_80_fu_2089_p1(32 - 1 downto 0);
    r_V_694_fu_3281_p0 <= sext_ln1273_427_fu_3197_p1(32 - 1 downto 0);
    r_V_694_fu_3281_p1 <= sext_ln1270_81_fu_2108_p1(32 - 1 downto 0);
    r_V_695_fu_3297_p0 <= sext_ln1273_427_fu_3197_p1(32 - 1 downto 0);
    r_V_695_fu_3297_p1 <= sext_ln1270_82_fu_2127_p1(32 - 1 downto 0);
    r_V_696_fu_3313_p0 <= sext_ln1273_427_fu_3197_p1(32 - 1 downto 0);
    r_V_696_fu_3313_p1 <= sext_ln1270_83_fu_2146_p1(32 - 1 downto 0);
    select_ln432_1_fu_765_p3 <= 
        add_ln432_fu_739_p2 when (icmp_ln434_fu_751_p2(0) = '1') else 
        ap_sig_allocacmp_attn_patch_base_2;
    select_ln432_2_fu_783_p3 <= 
        cmp120_not_mid1_fu_777_p2 when (icmp_ln434_fu_751_p2(0) = '1') else 
        cmp120_not_fu_638_p2;
    select_ln432_3_fu_809_p3 <= 
        cmp39_not_mid149_fu_803_p2 when (icmp_ln434_fu_751_p2(0) = '1') else 
        brmerge_fu_682_p2;
    select_ln432_4_fu_823_p3 <= 
        cmp120_not_mid1_fu_777_p2 when (icmp_ln434_fu_751_p2(0) = '1') else 
        brmerge639_fu_718_p2;
    select_ln432_5_fu_835_p3 <= 
        ap_const_lv2_0 when (icmp_ln434_fu_751_p2(0) = '1') else 
        empty_221_fu_831_p1;
    select_ln432_6_fu_855_p3 <= 
        attn_patch_block_3_fu_745_p2 when (icmp_ln434_fu_751_p2(0) = '1') else 
        ap_sig_allocacmp_attn_patch_block_1;
    select_ln432_fu_757_p3 <= 
        ap_const_lv8_0 when (icmp_ln434_fu_751_p2(0) = '1') else 
        ap_sig_allocacmp_v_patch_1;
    select_ln434_10_fu_1015_p3 <= 
        ap_const_lv13_1 when (icmp_ln434_fu_751_p2(0) = '1') else 
        add_ln434_fu_1009_p2;
    select_ln434_1_fu_899_p3 <= 
        cmp113_mid1_fu_893_p2 when (and_ln432_4_fu_849_p2(0) = '1') else 
        and_ln432_fu_797_p2;
    select_ln434_2_fu_935_p3 <= 
        brmerge_mid1_fu_929_p2 when (and_ln432_4_fu_849_p2(0) = '1') else 
        select_ln432_3_fu_809_p3;
    select_ln434_3_fu_1516_p3 <= 
        cmp97_mid1_fu_1511_p2 when (and_ln432_4_reg_3858_pp0_iter7_reg(0) = '1') else 
        or_ln432_fu_1499_p2;
    select_ln434_4_fu_949_p3 <= 
        cmp97_1_mid1_fu_943_p2 when (and_ln432_4_fu_849_p2(0) = '1') else 
        and_ln432_1_fu_817_p2;
    select_ln434_5_fu_1528_p3 <= 
        cmp97_2_mid1_fu_1523_p2 when (and_ln432_4_reg_3858_pp0_iter7_reg(0) = '1') else 
        and_ln432_2_fu_1503_p2;
    select_ln434_6_fu_1540_p3 <= 
        cmp97_3_mid1_fu_1535_p2 when (and_ln432_4_reg_3858_pp0_iter7_reg(0) = '1') else 
        and_ln432_3_fu_1507_p2;
    select_ln434_7_fu_969_p3 <= 
        brmerge639_mid1_fu_963_p2 when (and_ln432_4_fu_849_p2(0) = '1') else 
        select_ln432_4_fu_823_p3;
    select_ln434_8_fu_981_p3 <= 
        empty_222_fu_977_p1 when (and_ln432_4_fu_849_p2(0) = '1') else 
        select_ln432_5_fu_835_p3;
    select_ln434_9_fu_989_p3 <= 
        indvars_iv_next1136_fu_863_p2 when (and_ln432_4_fu_849_p2(0) = '1') else 
        select_ln432_fu_757_p3;
    select_ln434_fu_875_p3 <= 
        ap_const_lv5_0 when (or_ln434_fu_869_p2(0) = '1') else 
        ap_sig_allocacmp_dim_block_load;
        sext_ln1270_77_fu_2032_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_7_reg_4061),54));

        sext_ln1270_78_fu_2051_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_1_reg_4066),54));

        sext_ln1270_79_fu_2070_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_2_reg_4071),54));

        sext_ln1270_80_fu_2089_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_3_reg_4076),54));

        sext_ln1270_81_fu_2108_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_4_reg_4081),54));

        sext_ln1270_82_fu_2127_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_5_reg_4051),54));

        sext_ln1270_83_fu_2146_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_6_reg_4056),54));

        sext_ln1270_fu_1988_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(r_V_664_reg_4046),54));

        sext_ln1273_424_fu_2012_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_205_fu_2000_p5),54));

        sext_ln1273_425_fu_2421_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_s_fu_2409_p5),54));

        sext_ln1273_426_fu_2809_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_206_fu_2797_p5),54));

        sext_ln1273_427_fu_3197_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(tmp_207_fu_3185_p5),54));

    softmax_bias_V_10_fu_1455_p4 <= attn_softmax_info_3_2_fu_228(127 downto 96);
    softmax_bias_V_11_fu_1482_p4 <= attn_softmax_info_3_2_fu_228(191 downto 160);
    softmax_bias_V_1_fu_1230_p4 <= attn_softmax_info_0_2_fu_216(127 downto 96);
    softmax_bias_V_2_fu_1257_p4 <= attn_softmax_info_0_2_fu_216(191 downto 160);
    softmax_bias_V_3_fu_1278_p4 <= attn_softmax_info_1_2_fu_220(63 downto 32);
    softmax_bias_V_4_fu_1305_p4 <= attn_softmax_info_1_2_fu_220(127 downto 96);
    softmax_bias_V_5_fu_1332_p4 <= attn_softmax_info_1_2_fu_220(191 downto 160);
    softmax_bias_V_6_fu_1353_p4 <= attn_softmax_info_2_2_fu_224(63 downto 32);
    softmax_bias_V_7_fu_1380_p4 <= attn_softmax_info_2_2_fu_224(127 downto 96);
    softmax_bias_V_8_fu_1407_p4 <= attn_softmax_info_2_2_fu_224(191 downto 160);
    softmax_bias_V_9_fu_1428_p4 <= attn_softmax_info_3_2_fu_228(63 downto 32);
    softmax_bias_V_fu_1203_p4 <= attn_softmax_info_0_2_fu_216(63 downto 32);
    softmax_sum_recip_V_3_fu_1274_p1 <= attn_softmax_info_1_2_fu_220(32 - 1 downto 0);
    softmax_sum_recip_V_6_fu_1349_p1 <= attn_softmax_info_2_2_fu_224(32 - 1 downto 0);
    softmax_sum_recip_V_9_fu_1424_p1 <= attn_softmax_info_3_2_fu_228(32 - 1 downto 0);
    softmax_sum_recip_V_fu_1199_p1 <= attn_softmax_info_0_2_fu_216(32 - 1 downto 0);
    tmp_205_fu_2000_p4 <= select_ln434_reg_3872_pp0_iter8_reg(4 downto 3);
    tmp_206_fu_2797_p4 <= select_ln434_reg_3872_pp0_iter8_reg(4 downto 3);
    tmp_207_fu_3185_p4 <= select_ln434_reg_3872_pp0_iter8_reg(4 downto 3);
    tmp_208_fu_3573_p1 <= acc_block_3_fu_2715_p3(32 - 1 downto 0);
    tmp_208_fu_3573_p2 <= acc_block_5_fu_3103_p3(32 - 1 downto 0);
    tmp_208_fu_3573_p3 <= acc_block_7_fu_3491_p3(32 - 1 downto 0);
    tmp_208_fu_3573_p4 <= acc_block_1_fu_2327_p3(32 - 1 downto 0);
    tmp_209_fu_3586_p1 <= acc_block_3_fu_2715_p3(63 downto 32);
    tmp_209_fu_3586_p2 <= acc_block_5_fu_3103_p3(63 downto 32);
    tmp_209_fu_3586_p3 <= acc_block_7_fu_3491_p3(63 downto 32);
    tmp_209_fu_3586_p4 <= acc_block_1_fu_2327_p3(63 downto 32);
    tmp_210_fu_3599_p1 <= acc_block_3_fu_2715_p3(95 downto 64);
    tmp_210_fu_3599_p2 <= acc_block_5_fu_3103_p3(95 downto 64);
    tmp_210_fu_3599_p3 <= acc_block_7_fu_3491_p3(95 downto 64);
    tmp_210_fu_3599_p4 <= acc_block_1_fu_2327_p3(95 downto 64);
    tmp_211_fu_3612_p1 <= acc_block_3_fu_2715_p3(127 downto 96);
    tmp_211_fu_3612_p2 <= acc_block_5_fu_3103_p3(127 downto 96);
    tmp_211_fu_3612_p3 <= acc_block_7_fu_3491_p3(127 downto 96);
    tmp_211_fu_3612_p4 <= acc_block_1_fu_2327_p3(127 downto 96);
    tmp_212_fu_3625_p1 <= acc_block_3_fu_2715_p3(159 downto 128);
    tmp_212_fu_3625_p2 <= acc_block_5_fu_3103_p3(159 downto 128);
    tmp_212_fu_3625_p3 <= acc_block_7_fu_3491_p3(159 downto 128);
    tmp_212_fu_3625_p4 <= acc_block_1_fu_2327_p3(159 downto 128);
    tmp_213_fu_3638_p1 <= acc_block_3_fu_2715_p3(191 downto 160);
    tmp_213_fu_3638_p2 <= acc_block_5_fu_3103_p3(191 downto 160);
    tmp_213_fu_3638_p3 <= acc_block_7_fu_3491_p3(191 downto 160);
    tmp_213_fu_3638_p4 <= acc_block_1_fu_2327_p3(191 downto 160);
    tmp_214_fu_3651_p1 <= acc_block_3_fu_2715_p3(223 downto 192);
    tmp_214_fu_3651_p2 <= acc_block_5_fu_3103_p3(223 downto 192);
    tmp_214_fu_3651_p3 <= acc_block_7_fu_3491_p3(223 downto 192);
    tmp_214_fu_3651_p4 <= acc_block_1_fu_2327_p3(223 downto 192);
    tmp_215_fu_3664_p1 <= acc_block_3_fu_2715_p3(255 downto 224);
    tmp_215_fu_3664_p2 <= acc_block_5_fu_3103_p3(255 downto 224);
    tmp_215_fu_3664_p3 <= acc_block_7_fu_3491_p3(255 downto 224);
    tmp_215_fu_3664_p4 <= acc_block_1_fu_2327_p3(255 downto 224);
    tmp_473_fu_907_p4 <= indvars_iv_next1136_fu_863_p2(7 downto 2);
    tmp_fu_660_p4 <= ap_sig_allocacmp_v_patch_1(7 downto 2);
    tmp_s_fu_2409_p4 <= select_ln434_reg_3872_pp0_iter8_reg(4 downto 3);
    trunc_ln3_fu_2022_p4 <= r_V_665_fu_2016_p2(53 downto 22);
    trunc_ln452_10_fu_1189_p4 <= qxk_out_stream_dout(479 downto 448);
    trunc_ln452_1_fu_1179_p4 <= qxk_out_stream_dout(447 downto 416);
    trunc_ln452_2_fu_1089_p4 <= qxk_out_stream_dout(63 downto 32);
    trunc_ln452_3_fu_1099_p4 <= qxk_out_stream_dout(95 downto 64);
    trunc_ln452_4_fu_1109_p4 <= qxk_out_stream_dout(159 downto 128);
    trunc_ln452_5_fu_1119_p4 <= qxk_out_stream_dout(191 downto 160);
    trunc_ln452_6_fu_1129_p4 <= qxk_out_stream_dout(223 downto 192);
    trunc_ln452_7_fu_1139_p4 <= qxk_out_stream_dout(287 downto 256);
    trunc_ln452_8_fu_1149_p4 <= qxk_out_stream_dout(319 downto 288);
    trunc_ln452_9_fu_1159_p4 <= qxk_out_stream_dout(351 downto 320);
    trunc_ln452_fu_1085_p1 <= qxk_out_stream_dout(32 - 1 downto 0);
    trunc_ln452_s_fu_1169_p4 <= qxk_out_stream_dout(415 downto 384);
    trunc_ln813_10_fu_2631_p4 <= acc_blocks_1_q1(159 downto 128);
    trunc_ln813_11_fu_2647_p4 <= acc_blocks_1_q1(191 downto 160);
    trunc_ln813_12_fu_2573_p1 <= acc_blocks_1_q1(32 - 1 downto 0);
    trunc_ln813_13_fu_2663_p4 <= acc_blocks_1_q1(223 downto 192);
    trunc_ln813_14_fu_2679_p4 <= acc_blocks_1_q1(255 downto 224);
    trunc_ln813_15_fu_2961_p1 <= acc_blocks_2_q1(32 - 1 downto 0);
    trunc_ln813_16_fu_2971_p4 <= acc_blocks_2_q1(63 downto 32);
    trunc_ln813_17_fu_2987_p4 <= acc_blocks_2_q1(95 downto 64);
    trunc_ln813_18_fu_3003_p4 <= acc_blocks_2_q1(127 downto 96);
    trunc_ln813_19_fu_3019_p4 <= acc_blocks_2_q1(159 downto 128);
    trunc_ln813_1_fu_2259_p4 <= acc_blocks_0_q1(191 downto 160);
    trunc_ln813_20_fu_3035_p4 <= acc_blocks_2_q1(191 downto 160);
    trunc_ln813_21_fu_3051_p4 <= acc_blocks_2_q1(223 downto 192);
    trunc_ln813_22_fu_3067_p4 <= acc_blocks_2_q1(255 downto 224);
    trunc_ln813_23_fu_3349_p1 <= acc_blocks_3_q1(32 - 1 downto 0);
    trunc_ln813_24_fu_3359_p4 <= acc_blocks_3_q1(63 downto 32);
    trunc_ln813_25_fu_3375_p4 <= acc_blocks_3_q1(95 downto 64);
    trunc_ln813_26_fu_3391_p4 <= acc_blocks_3_q1(127 downto 96);
    trunc_ln813_27_fu_3407_p4 <= acc_blocks_3_q1(159 downto 128);
    trunc_ln813_28_fu_3423_p4 <= acc_blocks_3_q1(191 downto 160);
    trunc_ln813_29_fu_3439_p4 <= acc_blocks_3_q1(223 downto 192);
    trunc_ln813_2_fu_2275_p4 <= acc_blocks_0_q1(223 downto 192);
    trunc_ln813_30_fu_3455_p4 <= acc_blocks_3_q1(255 downto 224);
    trunc_ln813_3_fu_2291_p4 <= acc_blocks_0_q1(255 downto 224);
    trunc_ln813_4_fu_2583_p4 <= acc_blocks_1_q1(63 downto 32);
    trunc_ln813_5_fu_2599_p4 <= acc_blocks_1_q1(95 downto 64);
    trunc_ln813_6_fu_2615_p4 <= acc_blocks_1_q1(127 downto 96);
    trunc_ln813_7_fu_2211_p4 <= acc_blocks_0_q1(95 downto 64);
    trunc_ln813_8_fu_2227_p4 <= acc_blocks_0_q1(127 downto 96);
    trunc_ln813_9_fu_2243_p4 <= acc_blocks_0_q1(159 downto 128);
    trunc_ln813_fu_2185_p1 <= acc_blocks_0_q1(32 - 1 downto 0);
    trunc_ln813_s_fu_2195_p4 <= acc_blocks_0_q1(63 downto 32);
    trunc_ln818_10_fu_2479_p4 <= r_V_676_fu_2473_p2(53 downto 22);
    trunc_ln818_11_fu_2495_p4 <= r_V_677_fu_2489_p2(53 downto 22);
    trunc_ln818_12_fu_2511_p4 <= r_V_678_fu_2505_p2(53 downto 22);
    trunc_ln818_13_fu_2527_p4 <= r_V_679_fu_2521_p2(53 downto 22);
    trunc_ln818_14_fu_2543_p4 <= r_V_680_fu_2537_p2(53 downto 22);
    trunc_ln818_15_fu_2819_p4 <= r_V_681_fu_2813_p2(53 downto 22);
    trunc_ln818_16_fu_2835_p4 <= r_V_682_fu_2829_p2(53 downto 22);
    trunc_ln818_17_fu_2851_p4 <= r_V_683_fu_2845_p2(53 downto 22);
    trunc_ln818_18_fu_2867_p4 <= r_V_684_fu_2861_p2(53 downto 22);
    trunc_ln818_19_fu_2883_p4 <= r_V_685_fu_2877_p2(53 downto 22);
    trunc_ln818_1_fu_2060_p4 <= r_V_667_fu_2054_p2(53 downto 22);
    trunc_ln818_20_fu_2899_p4 <= r_V_686_fu_2893_p2(53 downto 22);
    trunc_ln818_21_fu_2915_p4 <= r_V_687_fu_2909_p2(53 downto 22);
    trunc_ln818_22_fu_2931_p4 <= r_V_688_fu_2925_p2(53 downto 22);
    trunc_ln818_23_fu_3207_p4 <= r_V_689_fu_3201_p2(53 downto 22);
    trunc_ln818_24_fu_3223_p4 <= r_V_690_fu_3217_p2(53 downto 22);
    trunc_ln818_25_fu_3239_p4 <= r_V_691_fu_3233_p2(53 downto 22);
    trunc_ln818_26_fu_3255_p4 <= r_V_692_fu_3249_p2(53 downto 22);
    trunc_ln818_27_fu_3271_p4 <= r_V_693_fu_3265_p2(53 downto 22);
    trunc_ln818_28_fu_3287_p4 <= r_V_694_fu_3281_p2(53 downto 22);
    trunc_ln818_29_fu_3303_p4 <= r_V_695_fu_3297_p2(53 downto 22);
    trunc_ln818_2_fu_2079_p4 <= r_V_668_fu_2073_p2(53 downto 22);
    trunc_ln818_30_fu_3319_p4 <= r_V_696_fu_3313_p2(53 downto 22);
    trunc_ln818_3_fu_2098_p4 <= r_V_669_fu_2092_p2(53 downto 22);
    trunc_ln818_4_fu_2117_p4 <= r_V_670_fu_2111_p2(53 downto 22);
    trunc_ln818_5_fu_2136_p4 <= r_V_671_fu_2130_p2(53 downto 22);
    trunc_ln818_6_fu_2155_p4 <= r_V_672_fu_2149_p2(53 downto 22);
    trunc_ln818_7_fu_2431_p4 <= r_V_673_fu_2425_p2(53 downto 22);
    trunc_ln818_8_fu_2447_p4 <= r_V_674_fu_2441_p2(53 downto 22);
    trunc_ln818_9_fu_2463_p4 <= r_V_675_fu_2457_p2(53 downto 22);
    trunc_ln818_s_fu_2041_p4 <= r_V_666_fu_2035_p2(53 downto 22);

    v_stream_blk_n_assign_proc : process(ap_enable_reg_pp0_iter8, v_stream_empty_n, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            v_stream_blk_n <= v_stream_empty_n;
        else 
            v_stream_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    v_stream_read_assign_proc : process(ap_enable_reg_pp0_iter8, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            v_stream_read <= ap_const_logic_1;
        else 
            v_stream_read <= ap_const_logic_0;
        end if; 
    end process;

    xor_ln432_fu_791_p2 <= (icmp_ln434_fu_751_p2 xor ap_const_lv1_1);
    zext_ln432_1_fu_773_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln432_1_fu_765_p3),9));
    zext_ln432_fu_634_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_attn_patch_base_2),9));
    zext_ln434_1_fu_883_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(indvars_iv_next1136_fu_863_p2),9));
    zext_ln434_fu_644_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_v_patch_1),9));
    zext_ln436_fu_1547_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln434_reg_3872_pp0_iter7_reg),64));
end behav;
