Metadata-Version: 2.4
Name: circuit_synth
Version: 0.2.2
Summary: Pythonic circuit design for production-ready KiCad projects
Author-email: Circuit Synth Contributors <contact@circuitsynth.com>
License-Expression: MIT
Project-URL: Homepage, https://github.com/circuit-synth/circuit-synth
Project-URL: Documentation, https://circuit-synth.readthedocs.io
Project-URL: Repository, https://github.com/circuit-synth/circuit-synth
Project-URL: Issues, https://github.com/circuit-synth/circuit-synth/issues
Keywords: circuit,design,kicad,electronics,pcb,schematic
Classifier: Development Status :: 4 - Beta
Classifier: Intended Audience :: Developers
Classifier: Programming Language :: Python :: 3
Classifier: Programming Language :: Python :: 3.12
Classifier: Topic :: Software Development :: Libraries :: Python Modules
Classifier: Topic :: Scientific/Engineering :: Electronic Design Automation (EDA)
Classifier: Operating System :: OS Independent
Requires-Python: >=3.12
Description-Content-Type: text/markdown
License-File: LICENSE
Requires-Dist: numpy>=1.20.0
Requires-Dist: scipy>=1.7.0
Requires-Dist: matplotlib>=3.3.0
Requires-Dist: networkx>=2.6.0
Requires-Dist: pydantic>=2.0.0
Requires-Dist: PyYAML>=5.4.0
Requires-Dist: click>=8.0.0
Requires-Dist: rich>=10.0.0
Requires-Dist: loguru>=0.5.0
Requires-Dist: psutil>=5.9.0
Requires-Dist: cachetools>=5.3.0
Requires-Dist: sexpdata>=0.0.3
Requires-Dist: aiohttp>=3.9.0
Requires-Dist: aiofiles>=23.2.0
Requires-Dist: requests>=2.28.0
Requires-Dist: beautifulsoup4>=4.11.0
Requires-Dist: lxml>=6.0.0
Requires-Dist: pyspice>=1.5
Provides-Extra: dev
Requires-Dist: pytest>=7.0.0; extra == "dev"
Requires-Dist: pytest-cov>=3.0.0; extra == "dev"
Requires-Dist: pytest-mock>=3.14.0; extra == "dev"
Requires-Dist: pytest-env>=1.1.0; extra == "dev"
Requires-Dist: black>=22.0.0; extra == "dev"
Requires-Dist: isort>=5.10.0; extra == "dev"
Requires-Dist: flake8>=4.0.0; extra == "dev"
Requires-Dist: mypy>=0.950; extra == "dev"
Requires-Dist: types-PyYAML>=6.0.0; extra == "dev"
Requires-Dist: pre-commit>=2.17.0; extra == "dev"
Provides-Extra: claude
Requires-Dist: claude-code-sdk>=0.0.17; extra == "claude"
Provides-Extra: test
Requires-Dist: pytest>=7.0.0; extra == "test"
Requires-Dist: pytest-mock>=3.14.0; extra == "test"
Requires-Dist: memory-profiler>=0.60.0; extra == "test"
Requires-Dist: hypothesis>=6.0.0; extra == "test"
Dynamic: license-file

# circuit-synth

[![Documentation](https://readthedocs.org/projects/circuit-synth/badge/?version=latest)](https://circuit-synth.readthedocs.io/en/latest/?badge=latest)
[![PyPI version](https://badge.fury.io/py/circuit-synth.svg)](https://badge.fury.io/py/circuit-synth)
[![License: MIT](https://img.shields.io/badge/License-MIT-yellow.svg)](https://opensource.org/licenses/MIT)

**Enhance your traditional EE workflow with Python-based circuit design, software engineering practices, and optional AI acceleration.**

Circuit-synth eliminates tedious component placement, symbol hunting, and manual netlist verification while adding hierarchical design, version control, and automated simulation. Use it for specific pain points or go full-automation with Claude Code integrationâ€”it fits transparently into any workflow.

## ğŸš€ Getting Started

### Quick Setup (uv - Recommended)

#### New Projects
```bash
# 1. Install uv (if not already installed)
curl -LsSf https://astral.sh/uv/install.sh | sh

# 2. Create new project
uv init my_circuit_project
cd my_circuit_project

# 3. Add circuit-synth
uv add circuit-synth

# 4. Setup project template
uv run cs-new-project

# 5. Run the ESP32-C6 example
uv run python circuit-synth/main.py
```

#### Existing KiCad Projects
```bash
# Convert existing KiCad project to circuit-synth
uv add circuit-synth
uv run cs-init-existing-project /path/to/my_board.kicad_pro

# Or from directory containing KiCad files
uv run cs-init-existing-project /path/to/project_directory/

# Test the converted circuit
uv run python circuit-synth/main.py
```

**Result:** Complete project template with modular ESP32-C6 example, hierarchical subcircuits, and AI agents ready!

### ğŸ“‹ **Generated Project Structure**

The `cs-new-project` command creates a complete working template:

```
my_circuit_project/
â”œâ”€â”€ circuit-synth/              # Modular Python circuits
â”‚   â”œâ”€â”€ main.py                 # ESP32-C6 dev board (hierarchical)
â”‚   â”œâ”€â”€ usb_subcircuit.py       # USB-C with CC resistors
â”‚   â”œâ”€â”€ power_supply_subcircuit.py  # 5Vâ†’3.3V regulation  
â”‚   â”œâ”€â”€ debug_header_subcircuit.py  # Programming interface
â”‚   â”œâ”€â”€ led_blinker_subcircuit.py   # Status LED control
â”‚   â”œâ”€â”€ simple_led.py           # Basic LED example
â”‚   â””â”€â”€ voltage_divider.py      # Tutorial circuit
â”œâ”€â”€ .claude/                    # AI agents & commands (optional)
â”œâ”€â”€ README.md                   # Project guide
â””â”€â”€ CLAUDE.md                   # AI assistant instructions
```

## ğŸ’¡ Quick Example

**Before**: Hunt through KiCad libraries, manually place components, visual net verification  
**After**: Define circuits in Python with clear interfaces

```python
from circuit_synth import *

@circuit(name="Power_Supply")
def usb_to_3v3():
    """USB-C to 3.3V regulation with overcurrent protection"""
    
    # Interface nets - explicit and traceable
    vbus_in = Net('VBUS_IN')
    vcc_3v3_out = Net('VCC_3V3_OUT') 
    gnd = Net('GND')
    
    # Components with verified symbols/footprints
    regulator = Component(
        symbol="Regulator_Linear:AMS1117-3.3", 
        ref="U",
        footprint="Package_TO_SOT_SMD:SOT-223-3_TabPin2"
    )
    
    # Input and output bulk capacitors for stability
    cap_in = Component(
        symbol="Device:C", 
        ref="C", 
        value="10uF",
        rating="15V",
        footprint="Capacitor_SMD:C_0805_2012Metric"
    )
    cap_out = Component(
        symbol="Device:C", 
        ref="C", 
        value="22uF",
        rating="10V",
        footprint="Capacitor_SMD:C_0805_2012Metric"
    )
    
    # Clear, safe connections
    regulator["VI"] += vbus_in
    regulator["VO"] += vcc_3v3_out
    regulator["GND"] += gnd
    
    # Capacitor connections
    cap_in[1] += vbus_in
    cap_in[2] += gnd
    cap_out[1] += vcc_3v3_out
    cap_out[2] += gnd

# Generate complete KiCad project
circuit = usb_to_3v3()
circuit.generate_kicad_project("power_supply")
```

**â†’ See complete ESP32-C6 development board with hierarchical subcircuits in `example_project/`**

## ğŸ”§ Key Features

### **ğŸ”„ Bidirectional KiCad Integration**
- **Export**: Generate professional KiCad projects with hierarchical sheets
- **Import**: Read existing KiCad projects back into Python
- **Netlists**: Industry-standard .net files with proper connectivity

### **ğŸ—ï¸ Hierarchical Design**
- **Modular Subcircuits**: Each function in its own file (like software modules)
- **Clear Interfaces**: Explicit net definitions - no hidden dependencies
- **Reusable Circuits**: USB ports, power supplies, debug interfaces work across projects
- **Version Control**: Git-friendly Python files vs binary KiCad files

### **ğŸ¤– Optional AI Acceleration**
**Work with Claude Code to describe circuits and get production-ready results:**

```
ğŸ‘¤ "Design ESP32 IoT sensor with LoRaWAN, solar charging, and environmental sensors"

ğŸ¤– Claude (using circuit-synth):
   âœ… Searches components with JLCPCB availability
   âœ… Generates hierarchical Python circuits
   âœ… Creates complete KiCad project with proper sheets
   âœ… Includes simulation validation and alternatives
```

**AI agents double-check everything and eliminate manual work - but it's completely optional.**

### **ğŸ” Component Intelligence**
- **Smart Search**: Find components by function, package, availability
- **JLCPCB Integration**: Real-time stock levels and pricing
- **Symbol/Footprint Verification**: No more "symbol not found" errors
- **Manufacturing Ready**: Components verified for automated assembly

### **âš™ï¸ Automated SPICE Simulation**
```python
# One-click simulation setup
circuit = my_circuit()
sim = circuit.simulator()
result = sim.operating_point()
print(f"Output voltage: {result.get_voltage('VOUT'):.3f}V")
```

## ğŸ­ Professional Workflow Benefits

| Traditional EE Workflow | With Circuit-Synth |
|-------------------------|-------------------|
| Manual component placement | `python main.py` â†’ Complete project |
| Hunt through symbol libraries | Verified components with availability |
| Visual net verification | Explicit Python connections |
| Difficult design versioning | Git-friendly Python files |
| Manual SPICE netlist creation | One-line simulation setup |
| Copy-paste circuit blocks | Reusable subcircuit modules |

## ğŸ¨ Advanced Features

### **KiCad Plugin Integration**
Optional AI-powered plugins for KiCad integration:
```bash
# Install KiCad plugins (optional)
uv run cs-setup-kicad-plugins
```
- **PCB Editor**: Tools â†’ External Plugins â†’ "Circuit-Synth AI"  
- **Schematic Editor**: Tools â†’ Generate BOM â†’ "Circuit-Synth AI"

### **Manufacturing Integration**
- **JLCPCB**: Real-time component availability and pricing
- **Professional Output**: Industry-standard files ready for manufacturing
- **Assembly Optimization**: Component selection for automated assembly

### **Documentation as Code**
```python
@circuit(name="Amplifier")
def audio_amp():
    """
    Common-emitter amplifier stage.
    
    Gain: ~100dB, Input impedance: 1kÎ©
    Power supply: 3.3V, Current: 2.5mA
    """
    # Implementation with automatic documentation
```

## ğŸ“š Installation & Setup

### Prerequisites
**KiCad 8.0+ Required:**
```bash
# macOS
brew install kicad

# Ubuntu/Debian  
sudo apt install kicad

# Windows: Download from kicad.org
```

### Development Installation
```bash
git clone https://github.com/circuit-synth/circuit-synth.git
cd circuit-synth
uv sync

# Explore the generated project template
ls example_project/
uv run python example_project/circuit-synth/main.py
```

## ğŸ”„ Converting Existing Projects

The `cs-init-existing-project` command adds circuit-synth functionality to your existing KiCad projects:

### What it does:
- **Organizes KiCad files** into a clean subdirectory structure
- **Generates Python code** from your existing schematic
- **Adds AI agents** for Claude Code integration
- **Creates documentation** and development setup
- **Preserves your original design** - no data loss

### Usage Examples:
```bash
# Direct KiCad project file
uv run cs-init-existing-project ~/projects/my_board.kicad_pro

# Directory containing KiCad files (auto-detects .kicad_pro)
uv run cs-init-existing-project ~/projects/esp32_project/

# Skip automatic conversion (create template only)
uv run cs-init-existing-project --skip-conversion ~/projects/my_board.kicad_pro
```

### Resulting Structure:
```
my_existing_project/
â”œâ”€â”€ my_board/                    # Organized KiCad files
â”‚   â”œâ”€â”€ my_board.kicad_pro      # Original project file
â”‚   â”œâ”€â”€ my_board.kicad_sch      # Original schematic
â”‚   â””â”€â”€ my_board.kicad_pcb      # Original PCB (if present)
â”œâ”€â”€ circuit-synth/              # Generated Python code
â”‚   â””â”€â”€ main.py                 # Converted circuit
â”œâ”€â”€ .claude/                    # AI agents & commands
â”œâ”€â”€ README.md                   # Project documentation
â””â”€â”€ CLAUDE.md                   # AI assistant instructions
```

## ğŸ¤ Contributing

We welcome contributions! See [CLAUDE.md](CLAUDE.md) for development setup and coding standards.

**Traditional Python Installation:**
For pip-based workflows, see [installation docs](https://circuit-synth.readthedocs.io/en/latest/installation.html).

## ğŸ“– Support

- **Documentation**: [circuit-synth.readthedocs.io](https://circuit-synth.readthedocs.io)
- **Issues**: [GitHub Issues](https://github.com/circuit-synth/circuit-synth/issues)
- **Discussions**: [GitHub Discussions](https://github.com/circuit-synth/circuit-synth/discussions)

---

**Transform your circuit design workflow with software engineering best practices and optional AI acceleration.** ğŸ›ï¸
