0.6
2018.1
Apr  4 2018
19:30:32
C:/Users/karim/Coursework_FPGA/Coursework_FPGA.sim/sim_1/impl/func/xsim/top_tb_func_impl.v,1710600945,verilog,,,,alu;ascii_to_action;calculator;glbl;stack;top;uart_rx;uart_tx,,xil_defaultlib,../../../../../Coursework_FPGA.srcs/sources_1/new;C:/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
C:/Users/karim/Coursework_FPGA/Coursework_FPGA.srcs/sim_1/new/top_tb.sv,1710598111,systemVerilog,,,,top_tb,,xil_defaultlib,../../../../../Coursework_FPGA.srcs/sources_1/new;C:/Xilinx/Vivado/2018.1/data/xilinx_vip/include,,,,,
