#ifndef __MMSYS_REG_BASE_H__
#define __MMSYS_REG_BASE_H__

#define MMSYS_CONFIG_BASE   (0x14000000)
#define MDP_RDMA0_BASE      (0x14004000)
#define MDP_RSZ0_BASE       (0x14005000)
#define MDP_RSZ1_BASE       (0x14006000)
#define MDP_WDMA_BASE       (0x14007000)
#define MDP_WROT0_BASE      (0x14008000)

#define MDP_TDSHP0_BASE     (0x14009000)
#define MDP_COLOR0_BASE     (0x1400d000)

#define MMSYS_MUTEX_BASE    DpDriver::getInstance()->getMMSysMutexBase()

#define DISP_OVL0_BASE      (0x1400b000)
#define DISP_OVL1_BASE      (0x1400c000)
#define DISP_OVL0_2L_BASE   (0x1400d000)
#define DISP_OVL1_2L_BASE   (0x1400e000)
#define DISP_RDMA0_BASE     (0x1400f000)
#define DISP_RDMA1_BASE     (0x14010000)
#define DISP_RDMA2_BASE     (0x14011000)
#define DISP_WDMA0_BASE     (0x14012000)
#define DISP_WDMA1_BASE     (0x14013000)
#define DISP_COLOR0_BASE    (0x14014000)
#define DISP_COLOR1_BASE    (0x14015000)
#define DISP_CCORR0_BASE    (0x14016000)
#define DISP_CCORR1_BASE    (0x14017000)
#define DISP_AAL0_BASE      (0x14018000)
#define DISP_AAL1_BASE      (0x14019000)
#define DISP_GAMMA0_BASE    (0x1401a000)
#define DISP_GAMMA1_BASE    (0x1401b000)
#define DISP_OD_BASE        (0x1401c000)
#define DISP_DITHER0_BASE   (0x1401d000)
#define DISP_DITHER1_BASE   (0x1401e000)
#define DISP_UFOE_BASE      (0x1401f000)
#define DISP_DSC_BASE       (0x14020000)
#define DISP_SPLIT_BASE     (0x14021000)
#define DSI0_BASE           (0x14022000)
#define DSI1_BASE           (0x14023000)
#define DPI0_BASE           (0x14024000)

#define SMI_LARB0_BASE      (0x14003000)
#define SMI_LARB1_BASE      (0x17010000)
#define SMI_COMMON_BASE     (0x14002000)

#define MMSYS_CMDQ_BASE     (0x10228000)

#define MM_REG_READ(cmd, addr, val, ...)                (cmd).read((addr), (val), ##__VA_ARGS__)
#define MM_REG_READ_BEGIN(cmd)                          MM_REG_WAIT(cmd, DpCommand::SYNC_TOKEN_GPR_READ)        /* Must wait token before read */
#define MM_REG_READ_END(cmd)                            MM_REG_SET_EVENT(cmd, DpCommand::SYNC_TOKEN_GPR_READ)   /* Must set token after read */

#define MM_REG_WRITE_MASK(cmd, addr, val, mask, ...)    (cmd).write((addr), (val), (mask), ##__VA_ARGS__)
#define MM_REG_WRITE(cmd, addr, val, mask, ...)         MM_REG_WRITE_MASK(cmd, addr, val, (((mask) & (addr##_MASK)) == (addr##_MASK)) ? (0xFFFFFFFF) : (mask), ##__VA_ARGS__)

#define MM_REG_WAIT(cmd, event)                         (cmd).wait(event)

#define MM_REG_WAIT_NO_CLEAR(cmd, event)                (cmd).waitNoClear(event)

#define MM_REG_CLEAR(cmd, event)                        (cmd).clear(event)

#define MM_REG_SET_EVENT(cmd, event)                    (cmd).setEvent(event)

#define MM_REG_POLL_MASK(cmd, addr, val, mask, ...)     (cmd).poll((addr), (val), (mask), ##__VA_ARGS__)
#define MM_REG_POLL(cmd, addr, val, mask, ...)          MM_REG_POLL_MASK(cmd, addr, val, (((mask) & (addr##_MASK)) == (addr##_MASK)) ? (0xFFFFFFFF) : (mask), ##__VA_ARGS__)

#define MM_REG_WRITE_FROM_MEM(cmd, addr, val, mask)     (cmd).writeFromMem((addr), (val), (mask))
#define MM_REG_WRITE_FROM_MEM_BEGIN(cmd)                MM_REG_WAIT(cmd, DpCommand::SYNC_TOKEN_GPR_WRITE_FROM_MEM)      /* Must wait token before write from mem */
#define MM_REG_WRTIE_FROM_MEM_END(cmd)                  MM_REG_SET_EVENT(cmd, DpCommand::SYNC_TOKEN_GPR_WRITE_FROM_MEM) /* Must set token after write from mem */

#define MM_REG_WRITE_FROM_REG(cmd, addr, val, mask)     (cmd).writeFromReg((addr), (val), (mask))
#define MM_REG_WRITE_FROM_REG_BEGIN(cmd)                MM_REG_WAIT(cmd, DpCommand::SYNC_TOKEN_GPR_WRITE_FROM_REG)      /* Must wait token before write from reg */
#define MM_REG_WRITE_FROM_REG_END(cmd)                  MM_REG_SET_EVENT(cmd, DpCommand::SYNC_TOKEN_GPR_WRITE_FROM_REG) /* Must set token after write from reg */

#define ID_ADDR(id)     (id << 12)

#endif  // __MM_REG_BASE_H__
