// Seed: 1472508802
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  assign module_1.id_14 = 0;
  inout supply0 id_1;
  assign id_1 = id_2 ? 1'd0 + id_1 : 1;
endmodule
module module_1 (
    output wor id_0,
    input wire id_1,
    input supply0 id_2,
    output logic id_3,
    input supply1 id_4,
    output logic id_5,
    input wand id_6,
    output wand id_7,
    input tri id_8,
    input uwire id_9,
    input uwire id_10,
    input wor id_11,
    input wor id_12,
    input uwire id_13,
    input uwire id_14
    , id_17,
    output uwire id_15
);
  initial begin : LABEL_0
    id_3 = 1 == -1'h0 >= id_11;
    id_5 <= id_6;
    id_5 = -1;
    disable id_18;
  end
  module_0 modCall_1 (
      id_17,
      id_17,
      id_17,
      id_17
  );
endmodule
