{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1695663966690 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695663966691 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 25 14:46:06 2023 " "Processing started: Mon Sep 25 14:46:06 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695663966691 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695663966691 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off genetic_algorithm -c genetic_algorithm " "Command: quartus_map --read_settings_files=on --write_settings_files=off genetic_algorithm -c genetic_algorithm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695663966691 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1695663967151 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1695663967151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "genetic_algorithm.vhd 3 1 " "Found 3 design units, including 1 entities, in source file genetic_algorithm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_types " "Found design unit 1: my_types" {  } { { "genetic_algorithm.vhd" "" { Text "D:/Mestrado-ITA/VHDL/Genetic_Algorithms-ROUTES-VHDL/genetic_algorithm.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695663975980 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 genetic_algorithm-RTL " "Found design unit 2: genetic_algorithm-RTL" {  } { { "genetic_algorithm.vhd" "" { Text "D:/Mestrado-ITA/VHDL/Genetic_Algorithms-ROUTES-VHDL/genetic_algorithm.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695663975980 ""} { "Info" "ISGN_ENTITY_NAME" "1 genetic_algorithm " "Found entity 1: genetic_algorithm" {  } { { "genetic_algorithm.vhd" "" { Text "D:/Mestrado-ITA/VHDL/Genetic_Algorithms-ROUTES-VHDL/genetic_algorithm.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695663975980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695663975980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_seven_seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcd_seven_seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd_seven_seg-rtl " "Found design unit 1: bcd_seven_seg-rtl" {  } { { "bcd_seven_seg.vhd" "" { Text "D:/Mestrado-ITA/VHDL/Genetic_Algorithms-ROUTES-VHDL/bcd_seven_seg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695663975981 ""} { "Info" "ISGN_ENTITY_NAME" "1 bcd_seven_seg " "Found entity 1: bcd_seven_seg" {  } { { "bcd_seven_seg.vhd" "" { Text "D:/Mestrado-ITA/VHDL/Genetic_Algorithms-ROUTES-VHDL/bcd_seven_seg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695663975981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695663975981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "init_population.vhd 2 1 " "Found 2 design units, including 1 entities, in source file init_population.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Init_Population-Behavioral " "Found design unit 1: Init_Population-Behavioral" {  } { { "Init_Population.vhd" "" { Text "D:/Mestrado-ITA/VHDL/Genetic_Algorithms-ROUTES-VHDL/Init_Population.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695663975982 ""} { "Info" "ISGN_ENTITY_NAME" "1 Init_Population " "Found entity 1: Init_Population" {  } { { "Init_Population.vhd" "" { Text "D:/Mestrado-ITA/VHDL/Genetic_Algorithms-ROUTES-VHDL/Init_Population.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695663975982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695663975982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "print_data.vhd 2 1 " "Found 2 design units, including 1 entities, in source file print_data.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Print_data-RTL " "Found design unit 1: Print_data-RTL" {  } { { "Print_data.vhd" "" { Text "D:/Mestrado-ITA/VHDL/Genetic_Algorithms-ROUTES-VHDL/Print_data.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695663975984 ""} { "Info" "ISGN_ENTITY_NAME" "1 Print_data " "Found entity 1: Print_data" {  } { { "Print_data.vhd" "" { Text "D:/Mestrado-ITA/VHDL/Genetic_Algorithms-ROUTES-VHDL/Print_data.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695663975984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695663975984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync_ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sync_ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sync_ram-RTL " "Found design unit 1: sync_ram-RTL" {  } { { "sync_ram.vhd" "" { Text "D:/Mestrado-ITA/VHDL/Genetic_Algorithms-ROUTES-VHDL/sync_ram.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695663975985 ""} { "Info" "ISGN_ENTITY_NAME" "1 sync_ram " "Found entity 1: sync_ram" {  } { { "sync_ram.vhd" "" { Text "D:/Mestrado-ITA/VHDL/Genetic_Algorithms-ROUTES-VHDL/sync_ram.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695663975985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695663975985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin_to_bcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin_to_bcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bin_to_bcd-RTL " "Found design unit 1: bin_to_bcd-RTL" {  } { { "bin_to_bcd.vhd" "" { Text "D:/Mestrado-ITA/VHDL/Genetic_Algorithms-ROUTES-VHDL/bin_to_bcd.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695663975986 ""} { "Info" "ISGN_ENTITY_NAME" "1 bin_to_bcd " "Found entity 1: bin_to_bcd" {  } { { "bin_to_bcd.vhd" "" { Text "D:/Mestrado-ITA/VHDL/Genetic_Algorithms-ROUTES-VHDL/bin_to_bcd.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695663975986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695663975986 ""}
{ "Error" "EVRFX_VHDL_FORMAL_NOT_DECLARED" "NUM_BIN_SIZE Print_data.vhd(56) " "VHDL Association List error at Print_data.vhd(56): formal \"NUM_BIN_SIZE\" does not exist" {  } { { "Print_data.vhd" "" { Text "D:/Mestrado-ITA/VHDL/Genetic_Algorithms-ROUTES-VHDL/Print_data.vhd" 56 0 0 } }  } 0 10349 "VHDL Association List error at %2!s!: formal \"%1!s!\" does not exist" 0 0 "Analysis & Synthesis" 0 -1 1695663975987 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4792 " "Peak virtual memory: 4792 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695663976106 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Sep 25 14:46:16 2023 " "Processing ended: Mon Sep 25 14:46:16 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695663976106 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695663976106 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695663976106 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1695663976106 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1695663976711 ""}
