{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1717095671778 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1717095671779 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 30 15:01:11 2024 " "Processing started: Thu May 30 15:01:11 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1717095671779 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1717095671779 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab1 -c lab1-fpAdd " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab1 -c lab1-fpAdd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1717095671779 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1717095672003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enardff_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file enardff_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 enARdFF_2-rtl " "Found design unit 1: enARdFF_2-rtl" {  } { { "enardFF_2.vhd" "" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab1/Labs/Lab 1 (fpAdd)/enardFF_2.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717095672308 ""} { "Info" "ISGN_ENTITY_NAME" "1 enARdFF_2 " "Found entity 1: enARdFF_2" {  } { { "enardFF_2.vhd" "" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab1/Labs/Lab 1 (fpAdd)/enardFF_2.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717095672308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717095672308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file debouncer_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debouncer_2-rtl " "Found design unit 1: debouncer_2-rtl" {  } { { "debouncer_2.vhd" "" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab1/Labs/Lab 1 (fpAdd)/debouncer_2.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717095672324 ""} { "Info" "ISGN_ENTITY_NAME" "1 debouncer_2 " "Found entity 1: debouncer_2" {  } { { "debouncer_2.vhd" "" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab1/Labs/Lab 1 (fpAdd)/debouncer_2.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717095672324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717095672324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-a " "Found design unit 1: clk_div-a" {  } { { "clk_div.vhd" "" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab1/Labs/Lab 1 (fpAdd)/clk_div.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717095672330 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "clk_div.vhd" "" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab1/Labs/Lab 1 (fpAdd)/clk_div.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717095672330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717095672330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder_4to2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file encoder_4to2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 encoder_4to2-struct " "Found design unit 1: encoder_4to2-struct" {  } { { "encoder_4to2.vhd" "" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab1/Labs/Lab 1 (fpAdd)/encoder_4to2.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717095672334 ""} { "Info" "ISGN_ENTITY_NAME" "1 encoder_4to2 " "Found entity 1: encoder_4to2" {  } { { "encoder_4to2.vhd" "" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab1/Labs/Lab 1 (fpAdd)/encoder_4to2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717095672334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717095672334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jk_countern_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file jk_countern_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jk_countern_sync-struct " "Found design unit 1: jk_countern_sync-struct" {  } { { "jk_countern_sync.vhd" "" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab1/Labs/Lab 1 (fpAdd)/jk_countern_sync.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717095672336 ""} { "Info" "ISGN_ENTITY_NAME" "1 jk_countern_sync " "Found entity 1: jk_countern_sync" {  } { { "jk_countern_sync.vhd" "" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab1/Labs/Lab 1 (fpAdd)/jk_countern_sync.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717095672336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717095672336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jk_flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file jk_flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jk_flipflop-struct " "Found design unit 1: jk_flipflop-struct" {  } { { "jk_flipflop.vhd" "" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab1/Labs/Lab 1 (fpAdd)/jk_flipflop.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717095672338 ""} { "Info" "ISGN_ENTITY_NAME" "1 jk_flipflop " "Found entity 1: jk_flipflop" {  } { { "jk_flipflop.vhd" "" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab1/Labs/Lab 1 (fpAdd)/jk_flipflop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717095672338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717095672338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "small_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file small_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 small_ALU-struct " "Found design unit 1: small_ALU-struct" {  } { { "small_ALU.vhd" "" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab1/Labs/Lab 1 (fpAdd)/small_ALU.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717095672340 ""} { "Info" "ISGN_ENTITY_NAME" "1 small_ALU " "Found entity 1: small_ALU" {  } { { "small_ALU.vhd" "" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab1/Labs/Lab 1 (fpAdd)/small_ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717095672340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717095672340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2to4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_2to4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2to4-struct " "Found design unit 1: mux_2to4-struct" {  } { { "mux_2to4.vhd" "" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab1/Labs/Lab 1 (fpAdd)/mux_2to4.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717095672342 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2to4 " "Found entity 1: mux_2to4" {  } { { "mux_2to4.vhd" "" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab1/Labs/Lab 1 (fpAdd)/mux_2to4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717095672342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717095672342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_registern.vhd 2 1 " "Found 2 design units, including 1 entities, in source file d_registern.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 d_registern-struct " "Found design unit 1: d_registern-struct" {  } { { "d_registern.vhd" "" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab1/Labs/Lab 1 (fpAdd)/d_registern.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717095672348 ""} { "Info" "ISGN_ENTITY_NAME" "1 d_registern " "Found entity 1: d_registern" {  } { { "d_registern.vhd" "" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab1/Labs/Lab 1 (fpAdd)/d_registern.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717095672348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717095672348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_register1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file d_register1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 d_register1-struct " "Found design unit 1: d_register1-struct" {  } { { "d_register1.vhd" "" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab1/Labs/Lab 1 (fpAdd)/d_register1.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717095672350 ""} { "Info" "ISGN_ENTITY_NAME" "1 d_register1 " "Found entity 1: d_register1" {  } { { "d_register1.vhd" "" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab1/Labs/Lab 1 (fpAdd)/d_register1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717095672350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717095672350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_latch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file d_latch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 d_latch-struct " "Found design unit 1: d_latch-struct" {  } { { "d_latch.vhd" "" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab1/Labs/Lab 1 (fpAdd)/d_latch.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717095672352 ""} { "Info" "ISGN_ENTITY_NAME" "1 d_latch " "Found entity 1: d_latch" {  } { { "d_latch.vhd" "" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab1/Labs/Lab 1 (fpAdd)/d_latch.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717095672352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717095672352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file d_flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 d_flipflop-struct " "Found design unit 1: d_flipflop-struct" {  } { { "d_flipflop.vhd" "" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab1/Labs/Lab 1 (fpAdd)/d_flipflop.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717095672355 ""} { "Info" "ISGN_ENTITY_NAME" "1 d_flipflop " "Found entity 1: d_flipflop" {  } { { "d_flipflop.vhd" "" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab1/Labs/Lab 1 (fpAdd)/d_flipflop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717095672355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717095672355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_1to2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_1to2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_1to2-struct " "Found design unit 1: mux_1to2-struct" {  } { { "mux_1to2.vhd" "" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab1/Labs/Lab 1 (fpAdd)/mux_1to2.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717095672360 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_1to2 " "Found entity 1: mux_1to2" {  } { { "mux_1to2.vhd" "" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab1/Labs/Lab 1 (fpAdd)/mux_1to2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717095672360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717095672360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_1to2n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_1to2n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_1to2n-struct " "Found design unit 1: mux_1to2n-struct" {  } { { "mux_1to2n.vhd" "" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab1/Labs/Lab 1 (fpAdd)/mux_1to2n.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717095672365 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_1to2n " "Found entity 1: mux_1to2n" {  } { { "mux_1to2n.vhd" "" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab1/Labs/Lab 1 (fpAdd)/mux_1to2n.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717095672365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717095672365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file half_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 half_adder-struct " "Found design unit 1: half_adder-struct" {  } { { "half_adder.vhd" "" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab1/Labs/Lab 1 (fpAdd)/half_adder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717095672370 ""} { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "half_adder.vhd" "" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab1/Labs/Lab 1 (fpAdd)/half_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717095672370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717095672370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "complementor2sn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file complementor2sn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 complementor2sn-struct " "Found design unit 1: complementor2sn-struct" {  } { { "complementor2sn.vhd" "" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab1/Labs/Lab 1 (fpAdd)/complementor2sn.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717095672375 ""} { "Info" "ISGN_ENTITY_NAME" "1 complementor2sn " "Found entity 1: complementor2sn" {  } { { "complementor2sn.vhd" "" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab1/Labs/Lab 1 (fpAdd)/complementor2sn.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717095672375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717095672375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-struct " "Found design unit 1: full_adder-struct" {  } { { "full_adder.vhd" "" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab1/Labs/Lab 1 (fpAdd)/full_adder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717095672386 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.vhd" "" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab1/Labs/Lab 1 (fpAdd)/full_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717095672386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717095672386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cla4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cla4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cla4-struct " "Found design unit 1: cla4-struct" {  } { { "cla4.vhd" "" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab1/Labs/Lab 1 (fpAdd)/cla4.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717095672389 ""} { "Info" "ISGN_ENTITY_NAME" "1 cla4 " "Found entity 1: cla4" {  } { { "cla4.vhd" "" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab1/Labs/Lab 1 (fpAdd)/cla4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717095672389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717095672389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "big_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file big_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BIG_ALU-struct " "Found design unit 1: BIG_ALU-struct" {  } { { "BIG_ALU.vhd" "" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab1/Labs/Lab 1 (fpAdd)/BIG_ALU.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717095672391 ""} { "Info" "ISGN_ENTITY_NAME" "1 BIG_ALU " "Found entity 1: BIG_ALU" {  } { { "BIG_ALU.vhd" "" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab1/Labs/Lab 1 (fpAdd)/BIG_ALU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717095672391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717095672391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1-fpadd.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lab1-fpadd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 lab1-fpAdd " "Found entity 1: lab1-fpAdd" {  } { { "lab1-fpAdd.bdf" "" { Schematic "C:/Users/lehar/Documents/CEG3156 Lab/Lab1/Labs/Lab 1 (fpAdd)/lab1-fpAdd.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717095672393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717095672393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rounding_hardware.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rounding_hardware.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rounding_hardware-struct " "Found design unit 1: rounding_hardware-struct" {  } { { "rounding_hardware.vhd" "" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab1/Labs/Lab 1 (fpAdd)/rounding_hardware.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717095672396 ""} { "Info" "ISGN_ENTITY_NAME" "1 rounding_hardware " "Found entity 1: rounding_hardware" {  } { { "rounding_hardware.vhd" "" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab1/Labs/Lab 1 (fpAdd)/rounding_hardware.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717095672396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717095672396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Control_FSM-struct " "Found design unit 1: Control_FSM-struct" {  } { { "Control_FSM.vhd" "" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab1/Labs/Lab 1 (fpAdd)/Control_FSM.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717095672399 ""} { "Info" "ISGN_ENTITY_NAME" "1 Control_FSM " "Found entity 1: Control_FSM" {  } { { "Control_FSM.vhd" "" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab1/Labs/Lab 1 (fpAdd)/Control_FSM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717095672399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717095672399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Controller-struct " "Found design unit 1: Controller-struct" {  } { { "Controller.vhd" "" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab1/Labs/Lab 1 (fpAdd)/Controller.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717095672401 ""} { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "Controller.vhd" "" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab1/Labs/Lab 1 (fpAdd)/Controller.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717095672401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717095672401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_3to8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder_3to8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_3to8-struct " "Found design unit 1: decoder_3to8-struct" {  } { { "decoder_3to8.vhd" "" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab1/Labs/Lab 1 (fpAdd)/decoder_3to8.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717095672404 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder_3to8 " "Found entity 1: decoder_3to8" {  } { { "decoder_3to8.vhd" "" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab1/Labs/Lab 1 (fpAdd)/decoder_3to8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1717095672404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1717095672404 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab1-fpAdd " "Elaborating entity \"lab1-fpAdd\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1717095672460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BIG_ALU BIG_ALU:BIG_ALU " "Elaborating entity \"BIG_ALU\" for hierarchy \"BIG_ALU:BIG_ALU\"" {  } { { "lab1-fpAdd.bdf" "BIG_ALU" { Schematic "C:/Users/lehar/Documents/CEG3156 Lab/Lab1/Labs/Lab 1 (fpAdd)/lab1-fpAdd.bdf" { { 792 576 688 976 "BIG_ALU" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717095672471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "cla4 BIG_ALU:BIG_ALU\|cla4:\\cla4:0:cla4i A:struct " "Elaborating entity \"cla4\" using architecture \"A:struct\" for hierarchy \"BIG_ALU:BIG_ALU\|cla4:\\cla4:0:cla4i\"" {  } { { "BIG_ALU.vhd" "\\cla4:0:cla4i" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab1/Labs/Lab 1 (fpAdd)/BIG_ALU.vhd" 25 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717095672483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "full_adder BIG_ALU:BIG_ALU\|cla4:\\cla4:0:cla4i\|full_adder:\\fa:0:fai A:struct " "Elaborating entity \"full_adder\" using architecture \"A:struct\" for hierarchy \"BIG_ALU:BIG_ALU\|cla4:\\cla4:0:cla4i\|full_adder:\\fa:0:fai\"" {  } { { "cla4.vhd" "\\fa:0:fai" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab1/Labs/Lab 1 (fpAdd)/cla4.vhd" 17 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717095672492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "complementor2sn BIG_ALU:BIG_ALU\|complementor2sn:complementor A:struct " "Elaborating entity \"complementor2sn\" using architecture \"A:struct\" for hierarchy \"BIG_ALU:BIG_ALU\|complementor2sn:complementor\"" {  } { { "BIG_ALU.vhd" "complementor" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab1/Labs/Lab 1 (fpAdd)/BIG_ALU.vhd" 29 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717095672511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "half_adder BIG_ALU:BIG_ALU\|complementor2sn:complementor\|half_adder:\\ha:0:hai A:struct " "Elaborating entity \"half_adder\" using architecture \"A:struct\" for hierarchy \"BIG_ALU:BIG_ALU\|complementor2sn:complementor\|half_adder:\\ha:0:hai\"" {  } { { "complementor2sn.vhd" "\\ha:0:hai" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab1/Labs/Lab 1 (fpAdd)/complementor2sn.vhd" 16 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717095672520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_1to2 mux_1to2:inst6 " "Elaborating entity \"mux_1to2\" for hierarchy \"mux_1to2:inst6\"" {  } { { "lab1-fpAdd.bdf" "inst6" { Schematic "C:/Users/lehar/Documents/CEG3156 Lab/Lab1/Labs/Lab 1 (fpAdd)/lab1-fpAdd.bdf" { { 208 808 920 328 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717095672535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "small_ALU small_ALU:inst4 " "Elaborating entity \"small_ALU\" for hierarchy \"small_ALU:inst4\"" {  } { { "lab1-fpAdd.bdf" "inst4" { Schematic "C:/Users/lehar/Documents/CEG3156 Lab/Lab1/Labs/Lab 1 (fpAdd)/lab1-fpAdd.bdf" { { 568 -344 -232 744 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717095672543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "complementor2sn small_ALU:inst4\|complementor2sn:complementor A:struct " "Elaborating entity \"complementor2sn\" using architecture \"A:struct\" for hierarchy \"small_ALU:inst4\|complementor2sn:complementor\"" {  } { { "small_ALU.vhd" "complementor" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab1/Labs/Lab 1 (fpAdd)/small_ALU.vhd" 27 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717095672559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_registern d_registern:MantissaS_reg " "Elaborating entity \"d_registern\" for hierarchy \"d_registern:MantissaS_reg\"" {  } { { "lab1-fpAdd.bdf" "MantissaS_reg" { Schematic "C:/Users/lehar/Documents/CEG3156 Lab/Lab1/Labs/Lab 1 (fpAdd)/lab1-fpAdd.bdf" { { 488 480 688 720 "MantissaS_reg" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717095672574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "d_register1 d_registern:MantissaS_reg\|d_register1:r7 A:struct " "Elaborating entity \"d_register1\" using architecture \"A:struct\" for hierarchy \"d_registern:MantissaS_reg\|d_register1:r7\"" {  } { { "d_registern.vhd" "r7" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab1/Labs/Lab 1 (fpAdd)/d_registern.vhd" 16 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717095672582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "mux_1to2 d_registern:MantissaS_reg\|d_register1:r7\|mux_1to2:m0 A:struct " "Elaborating entity \"mux_1to2\" using architecture \"A:struct\" for hierarchy \"d_registern:MantissaS_reg\|d_register1:r7\|mux_1to2:m0\"" {  } { { "d_register1.vhd" "m0" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab1/Labs/Lab 1 (fpAdd)/d_register1.vhd" 12 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717095672590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "mux_2to4 d_registern:MantissaS_reg\|d_register1:r7\|mux_2to4:m1 A:struct " "Elaborating entity \"mux_2to4\" using architecture \"A:struct\" for hierarchy \"d_registern:MantissaS_reg\|d_register1:r7\|mux_2to4:m1\"" {  } { { "d_register1.vhd" "m1" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab1/Labs/Lab 1 (fpAdd)/d_register1.vhd" 14 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717095672596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "d_flipflop d_registern:MantissaS_reg\|d_register1:r7\|d_flipflop:f0 A:struct " "Elaborating entity \"d_flipflop\" using architecture \"A:struct\" for hierarchy \"d_registern:MantissaS_reg\|d_register1:r7\|d_flipflop:f0\"" {  } { { "d_register1.vhd" "f0" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab1/Labs/Lab 1 (fpAdd)/d_register1.vhd" 16 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717095672603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "d_latch d_registern:MantissaS_reg\|d_register1:r7\|d_flipflop:f0\|d_latch:master A:struct " "Elaborating entity \"d_latch\" using architecture \"A:struct\" for hierarchy \"d_registern:MantissaS_reg\|d_register1:r7\|d_flipflop:f0\|d_latch:master\"" {  } { { "d_flipflop.vhd" "master" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab1/Labs/Lab 1 (fpAdd)/d_flipflop.vhd" 13 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717095672612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller Controller:inst " "Elaborating entity \"Controller\" for hierarchy \"Controller:inst\"" {  } { { "lab1-fpAdd.bdf" "inst" { Schematic "C:/Users/lehar/Documents/CEG3156 Lab/Lab1/Labs/Lab 1 (fpAdd)/lab1-fpAdd.bdf" { { 568 -160 -16 800 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717095672676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder_4to2 Controller:inst\|encoder_4to2:timer_signal_encoder " "Elaborating entity \"encoder_4to2\" for hierarchy \"Controller:inst\|encoder_4to2:timer_signal_encoder\"" {  } { { "Controller.vhd" "timer_signal_encoder" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab1/Labs/Lab 1 (fpAdd)/Controller.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717095672685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "jk_countern_sync Controller:inst\|jk_countern_sync:timer A:struct " "Elaborating entity \"jk_countern_sync\" using architecture \"A:struct\" for hierarchy \"Controller:inst\|jk_countern_sync:timer\"" {  } { { "Controller.vhd" "timer" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab1/Labs/Lab 1 (fpAdd)/Controller.vhd" 26 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717095672693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "jk_flipflop Controller:inst\|jk_countern_sync:timer\|jk_flipflop:ff0 A:struct " "Elaborating entity \"jk_flipflop\" using architecture \"A:struct\" for hierarchy \"Controller:inst\|jk_countern_sync:timer\|jk_flipflop:ff0\"" {  } { { "jk_countern_sync.vhd" "ff0" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab1/Labs/Lab 1 (fpAdd)/jk_countern_sync.vhd" 30 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717095672702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Control_FSM Controller:inst\|Control_FSM:FSM A:struct " "Elaborating entity \"Control_FSM\" using architecture \"A:struct\" for hierarchy \"Controller:inst\|Control_FSM:FSM\"" {  } { { "Controller.vhd" "FSM" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab1/Labs/Lab 1 (fpAdd)/Controller.vhd" 30 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717095672737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "decoder_3to8 Controller:inst\|decoder_3to8:state_decoder A:struct " "Elaborating entity \"decoder_3to8\" using architecture \"A:struct\" for hierarchy \"Controller:inst\|decoder_3to8:state_decoder\"" {  } { { "Controller.vhd" "state_decoder" { Text "C:/Users/lehar/Documents/CEG3156 Lab/Lab1/Labs/Lab 1 (fpAdd)/Controller.vhd" 33 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717095672753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_registern d_registern:inst9 " "Elaborating entity \"d_registern\" for hierarchy \"d_registern:inst9\"" {  } { { "lab1-fpAdd.bdf" "inst9" { Schematic "C:/Users/lehar/Documents/CEG3156 Lab/Lab1/Labs/Lab 1 (fpAdd)/lab1-fpAdd.bdf" { { 1664 544 752 1896 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717095672763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_1to2n mux_1to2n:inst8 " "Elaborating entity \"mux_1to2n\" for hierarchy \"mux_1to2n:inst8\"" {  } { { "lab1-fpAdd.bdf" "inst8" { Schematic "C:/Users/lehar/Documents/CEG3156 Lab/Lab1/Labs/Lab 1 (fpAdd)/lab1-fpAdd.bdf" { { 1288 560 672 1504 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717095672817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rounding_hardware rounding_hardware:inst3 " "Elaborating entity \"rounding_hardware\" for hierarchy \"rounding_hardware:inst3\"" {  } { { "lab1-fpAdd.bdf" "inst3" { Schematic "C:/Users/lehar/Documents/CEG3156 Lab/Lab1/Labs/Lab 1 (fpAdd)/lab1-fpAdd.bdf" { { 1968 528 672 2176 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717095672833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jk_countern_sync jk_countern_sync:inst13 " "Elaborating entity \"jk_countern_sync\" for hierarchy \"jk_countern_sync:inst13\"" {  } { { "lab1-fpAdd.bdf" "inst13" { Schematic "C:/Users/lehar/Documents/CEG3156 Lab/Lab1/Labs/Lab 1 (fpAdd)/lab1-fpAdd.bdf" { { 1664 184 328 1896 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717095672906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_1to2n mux_1to2n:inst12 " "Elaborating entity \"mux_1to2n\" for hierarchy \"mux_1to2n:inst12\"" {  } { { "lab1-fpAdd.bdf" "inst12" { Schematic "C:/Users/lehar/Documents/CEG3156 Lab/Lab1/Labs/Lab 1 (fpAdd)/lab1-fpAdd.bdf" { { 1288 232 344 1504 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717095672946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_1to2n mux_1to2n:inst11 " "Elaborating entity \"mux_1to2n\" for hierarchy \"mux_1to2n:inst11\"" {  } { { "lab1-fpAdd.bdf" "inst11" { Schematic "C:/Users/lehar/Documents/CEG3156 Lab/Lab1/Labs/Lab 1 (fpAdd)/lab1-fpAdd.bdf" { { 568 -624 -512 784 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1717095672962 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "V GND " "Pin \"V\" is stuck at GND" {  } { { "lab1-fpAdd.bdf" "" { Schematic "C:/Users/lehar/Documents/CEG3156 Lab/Lab1/Labs/Lab 1 (fpAdd)/lab1-fpAdd.bdf" { { 2224 568 584 2400 "V" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1717095674394 "|lab1-fpAdd|V"} { "Warning" "WMLS_MLS_STUCK_PIN" "E_out\[6\] GND " "Pin \"E_out\[6\]\" is stuck at GND" {  } { { "lab1-fpAdd.bdf" "" { Schematic "C:/Users/lehar/Documents/CEG3156 Lab/Lab1/Labs/Lab 1 (fpAdd)/lab1-fpAdd.bdf" { { 2224 584 600 2400 "E_out\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1717095674394 "|lab1-fpAdd|E_out[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "E_out\[5\] GND " "Pin \"E_out\[5\]\" is stuck at GND" {  } { { "lab1-fpAdd.bdf" "" { Schematic "C:/Users/lehar/Documents/CEG3156 Lab/Lab1/Labs/Lab 1 (fpAdd)/lab1-fpAdd.bdf" { { 2224 584 600 2400 "E_out\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1717095674394 "|lab1-fpAdd|E_out[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "E_out\[4\] GND " "Pin \"E_out\[4\]\" is stuck at GND" {  } { { "lab1-fpAdd.bdf" "" { Schematic "C:/Users/lehar/Documents/CEG3156 Lab/Lab1/Labs/Lab 1 (fpAdd)/lab1-fpAdd.bdf" { { 2224 584 600 2400 "E_out\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1717095674394 "|lab1-fpAdd|E_out[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "E_out\[3\] GND " "Pin \"E_out\[3\]\" is stuck at GND" {  } { { "lab1-fpAdd.bdf" "" { Schematic "C:/Users/lehar/Documents/CEG3156 Lab/Lab1/Labs/Lab 1 (fpAdd)/lab1-fpAdd.bdf" { { 2224 584 600 2400 "E_out\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1717095674394 "|lab1-fpAdd|E_out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "E_out\[2\] GND " "Pin \"E_out\[2\]\" is stuck at GND" {  } { { "lab1-fpAdd.bdf" "" { Schematic "C:/Users/lehar/Documents/CEG3156 Lab/Lab1/Labs/Lab 1 (fpAdd)/lab1-fpAdd.bdf" { { 2224 584 600 2400 "E_out\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1717095674394 "|lab1-fpAdd|E_out[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1717095674394 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1717095674549 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1717095675359 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1717095675359 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "340 " "Implemented 340 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Implemented 34 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1717095675503 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1717095675503 ""} { "Info" "ICUT_CUT_TM_LCELLS" "289 " "Implemented 289 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1717095675503 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1717095675503 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4637 " "Peak virtual memory: 4637 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1717095675521 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 30 15:01:15 2024 " "Processing ended: Thu May 30 15:01:15 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1717095675521 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1717095675521 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1717095675521 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1717095675521 ""}
