{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1485555987050 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1485555987065 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 27 19:26:26 2017 " "Processing started: Fri Jan 27 19:26:26 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1485555987065 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1485555987065 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PID_SHA -c PID_SHA " "Command: quartus_map --read_settings_files=on --write_settings_files=off PID_SHA -c PID_SHA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1485555987065 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1485555988683 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1485555988683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pid.sv 1 1 " "Found 1 design units, including 1 entities, in source file pid.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PID " "Found entity 1: PID" {  } { { "PID.sv" "" { Text "C:/Users/mrlnr/Dropbox/IFPB/EC/PEM/Projetos Quartus/PID_SHA/PID.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1485556014511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1485556014511 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "PID PID.sv(7) " "Verilog HDL Parameter Declaration warning at PID.sv(7): Parameter Declaration in module \"PID\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "PID.sv" "" { Text "C:/Users/mrlnr/Dropbox/IFPB/EC/PEM/Projetos Quartus/PID_SHA/PID.sv" 7 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1485556014527 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "PID PID.sv(8) " "Verilog HDL Parameter Declaration warning at PID.sv(8): Parameter Declaration in module \"PID\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "PID.sv" "" { Text "C:/Users/mrlnr/Dropbox/IFPB/EC/PEM/Projetos Quartus/PID_SHA/PID.sv" 8 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1485556014527 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "PID PID.sv(9) " "Verilog HDL Parameter Declaration warning at PID.sv(9): Parameter Declaration in module \"PID\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "PID.sv" "" { Text "C:/Users/mrlnr/Dropbox/IFPB/EC/PEM/Projetos Quartus/PID_SHA/PID.sv" 9 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Analysis & Synthesis" 0 -1 1485556014527 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PID " "Elaborating entity \"PID\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1485556015081 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 PID.sv(14) " "Verilog HDL assignment warning at PID.sv(14): truncated value with size 32 to match size of target (16)" {  } { { "PID.sv" "" { Text "C:/Users/mrlnr/Dropbox/IFPB/EC/PEM/Projetos Quartus/PID_SHA/PID.sv" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1485556015359 "|PID"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult1\"" {  } { { "PID.sv" "Mult1" { Text "C:/Users/mrlnr/Dropbox/IFPB/EC/PEM/Projetos Quartus/PID_SHA/PID.sv" 14 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1485556020407 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "PID.sv" "Mult0" { Text "C:/Users/mrlnr/Dropbox/IFPB/EC/PEM/Projetos Quartus/PID_SHA/PID.sv" 14 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1485556020407 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1485556020407 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "PID.sv" "" { Text "C:/Users/mrlnr/Dropbox/IFPB/EC/PEM/Projetos Quartus/PID_SHA/PID.sv" 14 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1485556021656 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult1 " "Instantiated megafunction \"lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485556021656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485556021656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 24 " "Parameter \"LPM_WIDTHP\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485556021656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 24 " "Parameter \"LPM_WIDTHR\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485556021656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485556021656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485556021656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485556021656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485556021656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485556021656 ""}  } { { "PID.sv" "" { Text "C:/Users/mrlnr/Dropbox/IFPB/EC/PEM/Projetos Quartus/PID_SHA/PID.sv" 14 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1485556021656 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|multcore:mult_core lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "PID.sv" "" { Text "C:/Users/mrlnr/Dropbox/IFPB/EC/PEM/Projetos Quartus/PID_SHA/PID.sv" 14 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1485556022387 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "PID.sv" "" { Text "C:/Users/mrlnr/Dropbox/IFPB/EC/PEM/Projetos Quartus/PID_SHA/PID.sv" 14 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1485556022572 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\] lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[1\]\", which is child of megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "PID.sv" "" { Text "C:/Users/mrlnr/Dropbox/IFPB/EC/PEM/Projetos Quartus/PID_SHA/PID.sv" 14 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1485556023089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ckh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ckh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ckh " "Found entity 1: add_sub_ckh" {  } { { "db/add_sub_ckh.tdf" "" { Text "C:/Users/mrlnr/Dropbox/IFPB/EC/PEM/Projetos Quartus/PID_SHA/db/add_sub_ckh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1485556023559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1485556023559 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "PID.sv" "" { Text "C:/Users/mrlnr/Dropbox/IFPB/EC/PEM/Projetos Quartus/PID_SHA/PID.sv" 14 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1485556024027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_i9h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_i9h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_i9h " "Found entity 1: add_sub_i9h" {  } { { "db/add_sub_i9h.tdf" "" { Text "C:/Users/mrlnr/Dropbox/IFPB/EC/PEM/Projetos Quartus/PID_SHA/db/add_sub_i9h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1485556024284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1485556024284 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "PID.sv" "" { Text "C:/Users/mrlnr/Dropbox/IFPB/EC/PEM/Projetos Quartus/PID_SHA/PID.sv" 14 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1485556024551 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "PID.sv" "" { Text "C:/Users/mrlnr/Dropbox/IFPB/EC/PEM/Projetos Quartus/PID_SHA/PID.sv" 14 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1485556024694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_gkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_gkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_gkh " "Found entity 1: add_sub_gkh" {  } { { "db/add_sub_gkh.tdf" "" { Text "C:/Users/mrlnr/Dropbox/IFPB/EC/PEM/Projetos Quartus/PID_SHA/db/add_sub_gkh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1485556024922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1485556024922 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_mult:Mult1\|altshift:external_latency_ffs lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "PID.sv" "" { Text "C:/Users/mrlnr/Dropbox/IFPB/EC/PEM/Projetos Quartus/PID_SHA/PID.sv" 14 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1485556025407 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "PID.sv" "" { Text "C:/Users/mrlnr/Dropbox/IFPB/EC/PEM/Projetos Quartus/PID_SHA/PID.sv" 14 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1485556025792 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485556025792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485556025792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 24 " "Parameter \"LPM_WIDTHP\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485556025792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 24 " "Parameter \"LPM_WIDTHR\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485556025792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485556025792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485556025792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485556025792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485556025792 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1485556025792 ""}  } { { "PID.sv" "" { Text "C:/Users/mrlnr/Dropbox/IFPB/EC/PEM/Projetos Quartus/PID_SHA/PID.sv" 14 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1485556025792 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1485556029232 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1485556032100 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "Add1~0 " "Logic cell \"Add1~0\"" {  } { { "PID.sv" "Add1~0" { Text "C:/Users/mrlnr/Dropbox/IFPB/EC/PEM/Projetos Quartus/PID_SHA/PID.sv" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1485556032247 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add1~2 " "Logic cell \"Add1~2\"" {  } { { "PID.sv" "Add1~2" { Text "C:/Users/mrlnr/Dropbox/IFPB/EC/PEM/Projetos Quartus/PID_SHA/PID.sv" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1485556032247 ""} { "Info" "ISCL_SCL_CELL_NAME" "Add1~4 " "Logic cell \"Add1~4\"" {  } { { "PID.sv" "Add1~4" { Text "C:/Users/mrlnr/Dropbox/IFPB/EC/PEM/Projetos Quartus/PID_SHA/PID.sv" 14 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1485556032247 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1485556032247 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1485556036491 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1485556036491 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "211 " "Implemented 211 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1485556039309 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1485556039309 ""} { "Info" "ICUT_CUT_TM_LCELLS" "177 " "Implemented 177 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1485556039309 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1485556039309 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "658 " "Peak virtual memory: 658 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1485556039525 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 27 19:27:19 2017 " "Processing ended: Fri Jan 27 19:27:19 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1485556039525 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:53 " "Elapsed time: 00:00:53" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1485556039525 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:03 " "Total CPU time (on all processors): 00:01:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1485556039525 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1485556039525 ""}
