<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="P7_L0_weak_2023.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ALU.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ALU.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="BRIDGE.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="BRIDGE.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="BRIDGE.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CP0.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="CP0.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="CP0.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CPU.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="CPU.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="CPU.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Controller.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Controller.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Controller.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MCHECK.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="MCHECK.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="MCHECK.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MUDI.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="MUDI.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="MUDI.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="M_REG.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="M_REG.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="M_REG.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="STALL.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="STALL.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="STALL.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="STALL_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="W_REG.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="W_REG.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="W_REG.xst"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="mips.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="mips.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mips.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="mips.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="mips.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="mips.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="mips_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mips_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="mips_summary.html"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mips_txt_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="mips_txt_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="mips_txt_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mips_txt_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="mips_xst.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1702188650" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1702188650">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1702820014" xil_pn:in_ck="2777624635133429079" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1702820014">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="BRIDGE.v"/>
      <outfile xil_pn:name="CMP.v"/>
      <outfile xil_pn:name="CP0.v"/>
      <outfile xil_pn:name="CPU.v"/>
      <outfile xil_pn:name="Controller.v"/>
      <outfile xil_pn:name="DM.v"/>
      <outfile xil_pn:name="D_REG.v"/>
      <outfile xil_pn:name="EXT.v"/>
      <outfile xil_pn:name="E_REG.v"/>
      <outfile xil_pn:name="ExcType.v"/>
      <outfile xil_pn:name="GRF.v"/>
      <outfile xil_pn:name="IFU.v"/>
      <outfile xil_pn:name="InStrType.v"/>
      <outfile xil_pn:name="MCHECK.v"/>
      <outfile xil_pn:name="MUDI.v"/>
      <outfile xil_pn:name="M_REG.v"/>
      <outfile xil_pn:name="NPC.v"/>
      <outfile xil_pn:name="STALL.v"/>
      <outfile xil_pn:name="TIMER.v"/>
      <outfile xil_pn:name="W_REG.v"/>
      <outfile xil_pn:name="mips.v"/>
      <outfile xil_pn:name="mips_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1702640630" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-4373869695554850289" xil_pn:start_ts="1702640630">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1702640630" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-3568741513279794379" xil_pn:start_ts="1702640630">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1702188694" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-6825801120149235046" xil_pn:start_ts="1702188694">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1702820014" xil_pn:in_ck="2777624635133429079" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1702820014">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="BRIDGE.v"/>
      <outfile xil_pn:name="CMP.v"/>
      <outfile xil_pn:name="CP0.v"/>
      <outfile xil_pn:name="CPU.v"/>
      <outfile xil_pn:name="Controller.v"/>
      <outfile xil_pn:name="DM.v"/>
      <outfile xil_pn:name="D_REG.v"/>
      <outfile xil_pn:name="EXT.v"/>
      <outfile xil_pn:name="E_REG.v"/>
      <outfile xil_pn:name="ExcType.v"/>
      <outfile xil_pn:name="GRF.v"/>
      <outfile xil_pn:name="IFU.v"/>
      <outfile xil_pn:name="InStrType.v"/>
      <outfile xil_pn:name="MCHECK.v"/>
      <outfile xil_pn:name="MUDI.v"/>
      <outfile xil_pn:name="M_REG.v"/>
      <outfile xil_pn:name="NPC.v"/>
      <outfile xil_pn:name="STALL.v"/>
      <outfile xil_pn:name="TIMER.v"/>
      <outfile xil_pn:name="W_REG.v"/>
      <outfile xil_pn:name="mips.v"/>
      <outfile xil_pn:name="mips_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1702820023" xil_pn:in_ck="2777624635133429079" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="2681722192551549307" xil_pn:start_ts="1702820014">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="mips_txt_beh.prj"/>
      <outfile xil_pn:name="mips_txt_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1702820023" xil_pn:in_ck="6251526850884309982" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-208475232981962449" xil_pn:start_ts="1702820023">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="mips_txt_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1702571685" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1702571685">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1702571685" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="7098935455041611030" xil_pn:start_ts="1702571685">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1702571685" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-6825801120149235046" xil_pn:start_ts="1702571685">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1702571685" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1702571685">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1702571685" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-108373080525765968" xil_pn:start_ts="1702571685">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1702571685" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-5586979983773051280" xil_pn:start_ts="1702571685">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1702571685" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-6019760216988849820" xil_pn:start_ts="1702571685">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1702571690" xil_pn:in_ck="-1372728542343385563" xil_pn:name="TRANEXT_xstsynthesize_spartan3" xil_pn:prop_ck="-1005024594606734649" xil_pn:start_ts="1702571685">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="mips.lso"/>
      <outfile xil_pn:name="mips.prj"/>
      <outfile xil_pn:name="mips.syr"/>
      <outfile xil_pn:name="mips.xst"/>
      <outfile xil_pn:name="mips_stx_beh.prj"/>
      <outfile xil_pn:name="mips_txt_stx_beh.prj"/>
      <outfile xil_pn:name="mips_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1702571690" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="123229027435936603" xil_pn:start_ts="1702571690">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
  </transforms>

</generated_project>
