<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Gbox: Gbox420_PicoW/ExternalLibraries/FreeRTOS-Kernel-main/portable/IAR/AtmelSAM7S64/AT91SAM7S64_inc.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="Gbox420.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Gbox
   &#160;<span id="projectnumber">4.20</span>
   </div>
   <div id="projectbrief">Grow box automation and monitoring</div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.svg"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('AT91SAM7S64__inc_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">AT91SAM7S64_inc.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="AT91SAM7S64__inc_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/* ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">/*          ATMEL Microcontroller Software Support  -  ROUSSET  - */</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">/* ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">/*  The software is delivered &quot;AS IS&quot; without warranty or condition of any */</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">/*  kind, either express, implied or statutory. This includes without */</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">/*  limitation any warranty or condition with respect to merchantability or */</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">/*  fitness for any particular purpose, or against the infringements of */</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">/*  intellectual property rights of others. */</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">/* ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">/* File Name           : AT91SAM7S64.h */</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">/* Object              : AT91SAM7S64 definitions */</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">/* Generated           : AT91 SW Application Group  07/16/2004 (07:43:09) */</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">/* */</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">/* CVS Reference       : /AT91SAM7S64.pl/1.12/Mon Jul 12 13:02:30 2004// */</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">/* CVS Reference       : /SYSC_SAM7Sxx.pl/1.5/Mon Jul 12 16:22:12 2004// */</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">/* CVS Reference       : /MC_SAM02.pl/1.3/Wed Mar 10 08:37:04 2004// */</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">/* CVS Reference       : /UDP_1765B.pl/1.3/Fri Aug  2 14:45:38 2002// */</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">/* CVS Reference       : /AIC_1796B.pl/1.1.1.1/Fri Jun 28 09:36:48 2002// */</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">/* CVS Reference       : /lib_pmc_SAM.h/1.6/Tue Apr 27 13:53:52 2004// */</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">/* CVS Reference       : /PIO_1725D.pl/1.1.1.1/Fri Jun 28 09:36:48 2002// */</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">/* CVS Reference       : /DBGU_1754A.pl/1.4/Fri Jan 31 12:18:24 2003// */</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">/* CVS Reference       : /US_1739C.pl/1.2/Mon Jul 12 17:26:24 2004// */</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">/* CVS Reference       : /SPI2.pl/1.2/Fri Oct 17 08:13:40 2003// */</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">/* CVS Reference       : /SSC_1762A.pl/1.2/Fri Nov  8 13:26:40 2002// */</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">/* CVS Reference       : /lib_tc_1753b.h/1.1/Fri Jan 31 12:20:02 2003// */</span></div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">/* CVS Reference       : /TWI_1761B.pl/1.4/Fri Feb  7 10:30:08 2003// */</span></div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">/* CVS Reference       : /PDC_1734B.pl/1.2/Thu Nov 21 16:38:24 2002// */</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">/* CVS Reference       : /ADC_SAM.pl/1.7/Fri Oct 17 08:12:38 2003// */</span></div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">/* CVS Reference       : /lib_PWM_SAM.h/1.3/Thu Jan 22 10:10:50 2004// */</span></div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">/* ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160; </div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">/* Hardware register definition */</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160; </div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">/*              SOFTWARE API DEFINITION  FOR System Peripherals */</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">/* *** Register offset in AT91S_SYSC structure *** */</span></div>
<div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ab1a6933069713931a81073382f672a67">   38</a></span>&#160;<span class="preprocessor">#define SYSC_AIC_SMR         ( 0 )        </span><span class="comment">/* Source Mode Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a1860ef20ba05ad0487e8c28639bcd81c">   39</a></span>&#160;<span class="preprocessor">#define SYSC_AIC_SVR         ( 128 )      </span><span class="comment">/* Source Vector Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#afce10dbfd67ebf0e4f1dd525767b0673">   40</a></span>&#160;<span class="preprocessor">#define SYSC_AIC_IVR         ( 256 )      </span><span class="comment">/* IRQ Vector Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ae208554f33858cb31725f1250274493b">   41</a></span>&#160;<span class="preprocessor">#define SYSC_AIC_FVR         ( 260 )      </span><span class="comment">/* FIQ Vector Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a4195c67e49b08bce075520b616ff179c">   42</a></span>&#160;<span class="preprocessor">#define SYSC_AIC_ISR         ( 264 )      </span><span class="comment">/* Interrupt Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a00265bd4101c04dd69054fb9b031eb70">   43</a></span>&#160;<span class="preprocessor">#define SYSC_AIC_IPR         ( 268 )      </span><span class="comment">/* Interrupt Pending Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a1310951ae47c6ae2aa575f5cdf97bf5c">   44</a></span>&#160;<span class="preprocessor">#define SYSC_AIC_IMR         ( 272 )      </span><span class="comment">/* Interrupt Mask Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aa9f46b4293f6c95abe7cbee146f65837">   45</a></span>&#160;<span class="preprocessor">#define SYSC_AIC_CISR        ( 276 )      </span><span class="comment">/* Core Interrupt Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a842ba0c105b69f79b7b658666c5fdca3">   46</a></span>&#160;<span class="preprocessor">#define SYSC_AIC_IECR        ( 288 )      </span><span class="comment">/* Interrupt Enable Command Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aa1d718757189c59c0c6a0fcffd34b8de">   47</a></span>&#160;<span class="preprocessor">#define SYSC_AIC_IDCR        ( 292 )      </span><span class="comment">/* Interrupt Disable Command Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a3c23022e5770806e9d70c210cd5ae17c">   48</a></span>&#160;<span class="preprocessor">#define SYSC_AIC_ICCR        ( 296 )      </span><span class="comment">/* Interrupt Clear Command Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#accce0c7c983ada4409248bcba9100b5a">   49</a></span>&#160;<span class="preprocessor">#define SYSC_AIC_ISCR        ( 300 )      </span><span class="comment">/* Interrupt Set Command Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a01f9e2e9c49ddb53e9ec219f0ecfaeab">   50</a></span>&#160;<span class="preprocessor">#define SYSC_AIC_EOICR       ( 304 )      </span><span class="comment">/* End of Interrupt Command Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a4e1f39360d9afae3e9fa1fde64c3856f">   51</a></span>&#160;<span class="preprocessor">#define SYSC_AIC_SPU         ( 308 )      </span><span class="comment">/* Spurious Vector Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a78ac4a64a47ecf751dca20ba97a95039">   52</a></span>&#160;<span class="preprocessor">#define SYSC_AIC_DCR         ( 312 )      </span><span class="comment">/* Debug Control Register (Protect) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a0fe3b35e3ae334e6dfe55fdd1ac17ed6">   53</a></span>&#160;<span class="preprocessor">#define SYSC_AIC_FFER        ( 320 )      </span><span class="comment">/* Fast Forcing Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a9944bf9ff04f6cc33a470938d05a8215">   54</a></span>&#160;<span class="preprocessor">#define SYSC_AIC_FFDR        ( 324 )      </span><span class="comment">/* Fast Forcing Disable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ad408d0dcaa7b93e8502b9d1923a24789">   55</a></span>&#160;<span class="preprocessor">#define SYSC_AIC_FFSR        ( 328 )      </span><span class="comment">/* Fast Forcing Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a784a8b20256357925cbfaf3a84c86c65">   56</a></span>&#160;<span class="preprocessor">#define SYSC_DBGU_CR         ( 512 )      </span><span class="comment">/* Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a1d4f30f54d80d11ac632cf6c9eedabf2">   57</a></span>&#160;<span class="preprocessor">#define SYSC_DBGU_MR         ( 516 )      </span><span class="comment">/* Mode Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a519d8f68876c4e4dcd524418119a265b">   58</a></span>&#160;<span class="preprocessor">#define SYSC_DBGU_IER        ( 520 )      </span><span class="comment">/* Interrupt Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#afad47a94a11506770583276d8c3d1a1b">   59</a></span>&#160;<span class="preprocessor">#define SYSC_DBGU_IDR        ( 524 )      </span><span class="comment">/* Interrupt Disable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a46768c40f8a7708bb91004531c71da81">   60</a></span>&#160;<span class="preprocessor">#define SYSC_DBGU_IMR        ( 528 )      </span><span class="comment">/* Interrupt Mask Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#acf55cb1629cbbc9251ebde59c5d27650">   61</a></span>&#160;<span class="preprocessor">#define SYSC_DBGU_CSR        ( 532 )      </span><span class="comment">/* Channel Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a2999de1d4f947aec0d54099d8052fa99">   62</a></span>&#160;<span class="preprocessor">#define SYSC_DBGU_RHR        ( 536 )      </span><span class="comment">/* Receiver Holding Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a2992a60f8cec205efad739a74445904b">   63</a></span>&#160;<span class="preprocessor">#define SYSC_DBGU_THR        ( 540 )      </span><span class="comment">/* Transmitter Holding Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a397c410b18947b4dc83d8f7e3ba7bfa0">   64</a></span>&#160;<span class="preprocessor">#define SYSC_DBGU_BRGR       ( 544 )      </span><span class="comment">/* Baud Rate Generator Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a3a8a95237e45f4cabb176c53e92e2177">   65</a></span>&#160;<span class="preprocessor">#define SYSC_DBGU_C1R        ( 576 )      </span><span class="comment">/* Chip ID1 Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a7786b473fe4313dc029cd2b5bfd25d70">   66</a></span>&#160;<span class="preprocessor">#define SYSC_DBGU_C2R        ( 580 )      </span><span class="comment">/* Chip ID2 Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aa39bb8f095a82a5ee0eb50415bc5d85c">   67</a></span>&#160;<span class="preprocessor">#define SYSC_DBGU_FNTR       ( 584 )      </span><span class="comment">/* Force NTRST Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a27040b9c3380fbc48b1438a45a05ecd0">   68</a></span>&#160;<span class="preprocessor">#define SYSC_DBGU_RPR        ( 768 )      </span><span class="comment">/* Receive Pointer Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aa703d44024025f672d8611c50b4257a8">   69</a></span>&#160;<span class="preprocessor">#define SYSC_DBGU_RCR        ( 772 )      </span><span class="comment">/* Receive Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a7925f4751e9818d4a10472355bfc376a">   70</a></span>&#160;<span class="preprocessor">#define SYSC_DBGU_TPR        ( 776 )      </span><span class="comment">/* Transmit Pointer Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a597c9e98a4e941153bd87d91772ba57a">   71</a></span>&#160;<span class="preprocessor">#define SYSC_DBGU_TCR        ( 780 )      </span><span class="comment">/* Transmit Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a205a6b850a11c7b52ccd0d7424c37bca">   72</a></span>&#160;<span class="preprocessor">#define SYSC_DBGU_RNPR       ( 784 )      </span><span class="comment">/* Receive Next Pointer Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a288a557e6c59ead7e4664ab8d9afcb6c">   73</a></span>&#160;<span class="preprocessor">#define SYSC_DBGU_RNCR       ( 788 )      </span><span class="comment">/* Receive Next Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a4ea9832a4089b30d3e0714d5652dd21f">   74</a></span>&#160;<span class="preprocessor">#define SYSC_DBGU_TNPR       ( 792 )      </span><span class="comment">/* Transmit Next Pointer Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a9f0041727b18feaaef9071102f21ba83">   75</a></span>&#160;<span class="preprocessor">#define SYSC_DBGU_TNCR       ( 796 )      </span><span class="comment">/* Transmit Next Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ac62cd22d1124db5d05aa4b9ded44a89a">   76</a></span>&#160;<span class="preprocessor">#define SYSC_DBGU_PTCR       ( 800 )      </span><span class="comment">/* PDC Transfer Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a9a1400e50d4b3fee29bda87cb512cfb1">   77</a></span>&#160;<span class="preprocessor">#define SYSC_DBGU_PTSR       ( 804 )      </span><span class="comment">/* PDC Transfer Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ae02004dfdc404dbb723e97e301179f99">   78</a></span>&#160;<span class="preprocessor">#define SYSC_PIOA_PER        ( 1024 )     </span><span class="comment">/* PIO Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a64cea423701fc11bc5c8f35a5a4c2c9e">   79</a></span>&#160;<span class="preprocessor">#define SYSC_PIOA_PDR        ( 1028 )     </span><span class="comment">/* PIO Disable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a7d2bd0770d33f87c2fc18028c43b04ed">   80</a></span>&#160;<span class="preprocessor">#define SYSC_PIOA_PSR        ( 1032 )     </span><span class="comment">/* PIO Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a905202c7054081b4914a599e64e6949e">   81</a></span>&#160;<span class="preprocessor">#define SYSC_PIOA_OER        ( 1040 )     </span><span class="comment">/* Output Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a47356854b7cc944d92812f77f0b4eebb">   82</a></span>&#160;<span class="preprocessor">#define SYSC_PIOA_ODR        ( 1044 )     </span><span class="comment">/* Output Disable Registerr */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#afca8c2c9490a131bdc4ea85f9c3d24d0">   83</a></span>&#160;<span class="preprocessor">#define SYSC_PIOA_OSR        ( 1048 )     </span><span class="comment">/* Output Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a27bd0612113983f003312c973843bb03">   84</a></span>&#160;<span class="preprocessor">#define SYSC_PIOA_IFER       ( 1056 )     </span><span class="comment">/* Input Filter Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a92eb2f8717b21949860987fd4911c0be">   85</a></span>&#160;<span class="preprocessor">#define SYSC_PIOA_IFDR       ( 1060 )     </span><span class="comment">/* Input Filter Disable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a057d6ea1174e25b9e63da291bf4af13f">   86</a></span>&#160;<span class="preprocessor">#define SYSC_PIOA_IFSR       ( 1064 )     </span><span class="comment">/* Input Filter Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#afc93c383757e20c5efbfc433bd4ccc67">   87</a></span>&#160;<span class="preprocessor">#define SYSC_PIOA_SODR       ( 1072 )     </span><span class="comment">/* Set Output Data Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a6e7645f77a6da9f60b02b8b81c11e370">   88</a></span>&#160;<span class="preprocessor">#define SYSC_PIOA_CODR       ( 1076 )     </span><span class="comment">/* Clear Output Data Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ae484ed789873bc7913d32e74bada7974">   89</a></span>&#160;<span class="preprocessor">#define SYSC_PIOA_ODSR       ( 1080 )     </span><span class="comment">/* Output Data Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a6471a4b033375f24130d7019622c3d0b">   90</a></span>&#160;<span class="preprocessor">#define SYSC_PIOA_PDSR       ( 1084 )     </span><span class="comment">/* Pin Data Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ae9e188a30b70ad8eeb529ab272fd6826">   91</a></span>&#160;<span class="preprocessor">#define SYSC_PIOA_IER        ( 1088 )     </span><span class="comment">/* Interrupt Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a0cc62bac545038d8e2c6d04283767c17">   92</a></span>&#160;<span class="preprocessor">#define SYSC_PIOA_IDR        ( 1092 )     </span><span class="comment">/* Interrupt Disable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a031e4dd5c68262df21eaa2c56099fb1d">   93</a></span>&#160;<span class="preprocessor">#define SYSC_PIOA_IMR        ( 1096 )     </span><span class="comment">/* Interrupt Mask Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aa6e4baec792f2262319e7a074dd0a7cb">   94</a></span>&#160;<span class="preprocessor">#define SYSC_PIOA_ISR        ( 1100 )     </span><span class="comment">/* Interrupt Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#abde0e3e56bd0b0b58cbcef6b1c568b67">   95</a></span>&#160;<span class="preprocessor">#define SYSC_PIOA_MDER       ( 1104 )     </span><span class="comment">/* Multi-driver Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a34a6f13301f5687d8f3ab931d7a297f4">   96</a></span>&#160;<span class="preprocessor">#define SYSC_PIOA_MDDR       ( 1108 )     </span><span class="comment">/* Multi-driver Disable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a7f3b47ac46142c18b040d3209454a1de">   97</a></span>&#160;<span class="preprocessor">#define SYSC_PIOA_MDSR       ( 1112 )     </span><span class="comment">/* Multi-driver Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a72f794b1fe8baa67a50f51249f3a1c4b">   98</a></span>&#160;<span class="preprocessor">#define SYSC_PIOA_PPUDR      ( 1120 )     </span><span class="comment">/* Pull-up Disable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a7cf67a6d136b5ba5f1f55b48ade384d3">   99</a></span>&#160;<span class="preprocessor">#define SYSC_PIOA_PPUER      ( 1124 )     </span><span class="comment">/* Pull-up Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#af0a86770833fde580009b9586d7da667">  100</a></span>&#160;<span class="preprocessor">#define SYSC_PIOA_PPUSR      ( 1128 )     </span><span class="comment">/* Pad Pull-up Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a56eccfc253ab75e458d02e4447757b6d">  101</a></span>&#160;<span class="preprocessor">#define SYSC_PIOA_ASR        ( 1136 )     </span><span class="comment">/* Select A Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ac8686dbf66d4e9347b12a52d647f361b">  102</a></span>&#160;<span class="preprocessor">#define SYSC_PIOA_BSR        ( 1140 )     </span><span class="comment">/* Select B Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a3ec406832ade8cf7c85e58a0996b1a9f">  103</a></span>&#160;<span class="preprocessor">#define SYSC_PIOA_ABSR       ( 1144 )     </span><span class="comment">/* AB Select Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aa70c09e7e758797d5f1a435c009101a8">  104</a></span>&#160;<span class="preprocessor">#define SYSC_PIOA_OWER       ( 1184 )     </span><span class="comment">/* Output Write Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a61cadb91a3713377765969909fbce48a">  105</a></span>&#160;<span class="preprocessor">#define SYSC_PIOA_OWDR       ( 1188 )     </span><span class="comment">/* Output Write Disable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ab14877d9c74e1690ec7dbcf738ef3192">  106</a></span>&#160;<span class="preprocessor">#define SYSC_PIOA_OWSR       ( 1192 )     </span><span class="comment">/* Output Write Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a3b4d86ed23bfb80266f8b5b4c3decab7">  107</a></span>&#160;<span class="preprocessor">#define SYSC_PMC_SCER        ( 3072 )     </span><span class="comment">/* System Clock Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ae886010a43f1602635321ba251608826">  108</a></span>&#160;<span class="preprocessor">#define SYSC_PMC_SCDR        ( 3076 )     </span><span class="comment">/* System Clock Disable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a8ba6e825c4a77caf5e06e985ad93278f">  109</a></span>&#160;<span class="preprocessor">#define SYSC_PMC_SCSR        ( 3080 )     </span><span class="comment">/* System Clock Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a43c325abdad9faddf36ec47b12af5805">  110</a></span>&#160;<span class="preprocessor">#define SYSC_PMC_PCER        ( 3088 )     </span><span class="comment">/* Peripheral Clock Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#abfda4f1790a1addba8a7fa87c919153d">  111</a></span>&#160;<span class="preprocessor">#define SYSC_PMC_PCDR        ( 3092 )     </span><span class="comment">/* Peripheral Clock Disable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aa0e9b8e52e742fa638fc77b9784b495a">  112</a></span>&#160;<span class="preprocessor">#define SYSC_PMC_PCSR        ( 3096 )     </span><span class="comment">/* Peripheral Clock Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a113b99a9252f4904bff9a3dd79e238e7">  113</a></span>&#160;<span class="preprocessor">#define SYSC_PMC_MOR         ( 3104 )     </span><span class="comment">/* Main Oscillator Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a4134b82e34939be1725de0324b51ab27">  114</a></span>&#160;<span class="preprocessor">#define SYSC_PMC_MCFR        ( 3108 )     </span><span class="comment">/* Main Clock  Frequency Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ad28dd740989a32d579faa56a1054811a">  115</a></span>&#160;<span class="preprocessor">#define SYSC_PMC_PLLR        ( 3116 )     </span><span class="comment">/* PLL Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a3b76ec2788f0f343cf4c5f6ba1f3ad9c">  116</a></span>&#160;<span class="preprocessor">#define SYSC_PMC_MCKR        ( 3120 )     </span><span class="comment">/* Master Clock Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a43bbde284e7aa3163c3c92a561afedfd">  117</a></span>&#160;<span class="preprocessor">#define SYSC_PMC_PCKR        ( 3136 )     </span><span class="comment">/* Programmable Clock Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a6751eada806331c119157c4e962d5793">  118</a></span>&#160;<span class="preprocessor">#define SYSC_PMC_IER         ( 3168 )     </span><span class="comment">/* Interrupt Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a8dcf34385a93e0b8ed6a2216c9d63dc1">  119</a></span>&#160;<span class="preprocessor">#define SYSC_PMC_IDR         ( 3172 )     </span><span class="comment">/* Interrupt Disable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ab3af81afdf2b290317d83bce46ca18fd">  120</a></span>&#160;<span class="preprocessor">#define SYSC_PMC_SR          ( 3176 )     </span><span class="comment">/* Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a95fe0c0e251901789873f16c62f38f39">  121</a></span>&#160;<span class="preprocessor">#define SYSC_PMC_IMR         ( 3180 )     </span><span class="comment">/* Interrupt Mask Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a15e9e8bd5d25bf5b92a3adaa43036cce">  122</a></span>&#160;<span class="preprocessor">#define SYSC_RSTC_RCR        ( 3328 )     </span><span class="comment">/* Reset Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ae1d911472904008dd40d9fb603264b00">  123</a></span>&#160;<span class="preprocessor">#define SYSC_RSTC_RSR        ( 3332 )     </span><span class="comment">/* Reset Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a0f215283a4ccabb8e5e9c307e4107f2b">  124</a></span>&#160;<span class="preprocessor">#define SYSC_RSTC_RMR        ( 3336 )     </span><span class="comment">/* Reset Mode Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aaff44ef2e24b5b88de1d168837542d52">  125</a></span>&#160;<span class="preprocessor">#define SYSC_RTTC_RTMR       ( 3360 )     </span><span class="comment">/* Real-time Mode Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a9951f18c86ec45728718c7fb35e860df">  126</a></span>&#160;<span class="preprocessor">#define SYSC_RTTC_RTAR       ( 3364 )     </span><span class="comment">/* Real-time Alarm Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a5195f9eb24ce28cf4fdf901e44426cb9">  127</a></span>&#160;<span class="preprocessor">#define SYSC_RTTC_RTVR       ( 3368 )     </span><span class="comment">/* Real-time Value Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aaa8114a74c4e13092d903d17c241710a">  128</a></span>&#160;<span class="preprocessor">#define SYSC_RTTC_RTSR       ( 3372 )     </span><span class="comment">/* Real-time Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ae83cc323f6519c3cf6a46bbce2638814">  129</a></span>&#160;<span class="preprocessor">#define SYSC_PITC_PIMR       ( 3376 )     </span><span class="comment">/* Period Interval Mode Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a811002820912343a265792316d6de5e2">  130</a></span>&#160;<span class="preprocessor">#define SYSC_PITC_PISR       ( 3380 )     </span><span class="comment">/* Period Interval Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a77e016a6664acc568293393a5f39cfec">  131</a></span>&#160;<span class="preprocessor">#define SYSC_PITC_PIVR       ( 3384 )     </span><span class="comment">/* Period Interval Value Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a8fc7c45c95a0c68cd69d248d4c00e2a2">  132</a></span>&#160;<span class="preprocessor">#define SYSC_PITC_PIIR       ( 3388 )     </span><span class="comment">/* Period Interval Image Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#abcf7eee5d601c1432fbe3c6d8d1c674b">  133</a></span>&#160;<span class="preprocessor">#define SYSC_WDTC_WDCR       ( 3392 )     </span><span class="comment">/* Watchdog Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a7b44827c2ce37f724e610d2f08145414">  134</a></span>&#160;<span class="preprocessor">#define SYSC_WDTC_WDMR       ( 3396 )     </span><span class="comment">/* Watchdog Mode Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a6d4d79f8e6e632f1e5da3658bef78897">  135</a></span>&#160;<span class="preprocessor">#define SYSC_WDTC_WDSR       ( 3400 )     </span><span class="comment">/* Watchdog Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#af22ba36acf5d01078f67cc68bfbf9758">  136</a></span>&#160;<span class="preprocessor">#define SYSC_SYSC_VRPM       ( 3424 )     </span><span class="comment">/* Voltage Regulator Power Mode Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="comment">/* -------- VRPM : (SYSC Offset: 0xd60) Voltage Regulator Power Mode Register -------- */</span></div>
<div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a316d7f165ecafe586b49c63986f5666b">  138</a></span>&#160;<span class="preprocessor">#define AT91C_SYSC_PSTDBY    ( 0x1 &lt;&lt; 0 ) </span><span class="comment">/* (SYSC) Voltage Regulator Power Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160; </div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment">/*              SOFTWARE API DEFINITION  FOR Advanced Interrupt Controller */</span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment">/* *** Register offset in AT91S_AIC structure *** */</span></div>
<div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a817329776be9296f5473e2471a7d334e">  144</a></span>&#160;<span class="preprocessor">#define AIC_SMR                                      ( 0 )        </span><span class="comment">/* Source Mode Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a2cc00b70bd091925a432793a61a63b67">  145</a></span>&#160;<span class="preprocessor">#define AIC_SVR                                      ( 128 )      </span><span class="comment">/* Source Vector Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ab650257f5a8740b4ec26fb65b22c0c17">  146</a></span>&#160;<span class="preprocessor">#define AIC_IVR                                      ( 256 )      </span><span class="comment">/* IRQ Vector Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a6c1ca8f6ae7ca2a91893c1533f7d7347">  147</a></span>&#160;<span class="preprocessor">#define AIC_FVR                                      ( 260 )      </span><span class="comment">/* FIQ Vector Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a39fe93f6dd0b6797d5c47329435a4999">  148</a></span>&#160;<span class="preprocessor">#define AIC_ISR                                      ( 264 )      </span><span class="comment">/* Interrupt Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a6d7df54774110459746b8e9b7abfed2e">  149</a></span>&#160;<span class="preprocessor">#define AIC_IPR                                      ( 268 )      </span><span class="comment">/* Interrupt Pending Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ac49687b0cec8fa2f5648a43dc59e88f4">  150</a></span>&#160;<span class="preprocessor">#define AIC_IMR                                      ( 272 )      </span><span class="comment">/* Interrupt Mask Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a4554ba127bfbad0ea59e51efe70b0d30">  151</a></span>&#160;<span class="preprocessor">#define AIC_CISR                                     ( 276 )      </span><span class="comment">/* Core Interrupt Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a45352b181aa207c667ae1a30c878044f">  152</a></span>&#160;<span class="preprocessor">#define AIC_IECR                                     ( 288 )      </span><span class="comment">/* Interrupt Enable Command Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a164b0cc4ded4b92ebe5c285948a832f8">  153</a></span>&#160;<span class="preprocessor">#define AIC_IDCR                                     ( 292 )      </span><span class="comment">/* Interrupt Disable Command Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a379915bd20d308c1816315977452c4f1">  154</a></span>&#160;<span class="preprocessor">#define AIC_ICCR                                     ( 296 )      </span><span class="comment">/* Interrupt Clear Command Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aef7e5c9a1b130e21ac07c9d1694cff3e">  155</a></span>&#160;<span class="preprocessor">#define AIC_ISCR                                     ( 300 )      </span><span class="comment">/* Interrupt Set Command Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aa2e41fc2a881cdeab65a204875cad3e7">  156</a></span>&#160;<span class="preprocessor">#define AIC_EOICR                                    ( 304 )      </span><span class="comment">/* End of Interrupt Command Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ac4b15505018f451345232495ca1520ec">  157</a></span>&#160;<span class="preprocessor">#define AIC_SPU                                      ( 308 )      </span><span class="comment">/* Spurious Vector Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a30b900047cabdf6176fbd1dd07c3dc7f">  158</a></span>&#160;<span class="preprocessor">#define AIC_DCR                                      ( 312 )      </span><span class="comment">/* Debug Control Register (Protect) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aa8c42b852c8745eef4c1ceddd4bd27a5">  159</a></span>&#160;<span class="preprocessor">#define AIC_FFER                                     ( 320 )      </span><span class="comment">/* Fast Forcing Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a733262f228672999eed8a7f556e518c0">  160</a></span>&#160;<span class="preprocessor">#define AIC_FFDR                                     ( 324 )      </span><span class="comment">/* Fast Forcing Disable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a77d7d1e58543c17abbf38503849b58b4">  161</a></span>&#160;<span class="preprocessor">#define AIC_FFSR                                     ( 328 )      </span><span class="comment">/* Fast Forcing Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="comment">/* -------- AIC_SMR : (AIC Offset: 0x0) Control Register -------- */</span></div>
<div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ab66ac4615b2eaa08a688de2cc5485c42">  163</a></span>&#160;<span class="preprocessor">#define AT91C_AIC_PRIOR                              ( 0x7 &lt;&lt; 0 ) </span><span class="comment">/* (AIC) Priority Level */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ae5bbc658808876a515e3c1978738f3d0">  164</a></span>&#160;<span class="preprocessor">#define     AT91C_AIC_PRIOR_LOWEST                   ( 0x0 )      </span><span class="comment">/* (AIC) Lowest priority level */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a4bc441a87b9c4574b1bb9e271eb6dd27">  165</a></span>&#160;<span class="preprocessor">#define     AT91C_AIC_PRIOR_HIGHEST                  ( 0x7 )      </span><span class="comment">/* (AIC) Highest priority level */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ae85e6441c17346d01b4b4e50d9a43408">  166</a></span>&#160;<span class="preprocessor">#define AT91C_AIC_SRCTYPE                            ( 0x3 &lt;&lt; 5 ) </span><span class="comment">/* (AIC) Interrupt Source Type */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aec6df35ab981e1107105444555ecfd1b">  167</a></span>&#160;<span class="preprocessor">#define     AT91C_AIC_SRCTYPE_INT_LEVEL_SENSITIVE    ( 0x0 &lt;&lt; 5 ) </span><span class="comment">/* (AIC) Internal Sources Code Label Level Sensitive */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a969b0de913c2247525b98cd9d64aebaf">  168</a></span>&#160;<span class="preprocessor">#define     AT91C_AIC_SRCTYPE_INT_EDGE_TRIGGERED     ( 0x1 &lt;&lt; 5 ) </span><span class="comment">/* (AIC) Internal Sources Code Label Edge triggered */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ac4b8488f6ae8166cb466f172189d021c">  169</a></span>&#160;<span class="preprocessor">#define     AT91C_AIC_SRCTYPE_EXT_HIGH_LEVEL         ( 0x2 &lt;&lt; 5 ) </span><span class="comment">/* (AIC) External Sources Code Label High-level Sensitive */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a7c0734dd769738bf00c052011dcc3eff">  170</a></span>&#160;<span class="preprocessor">#define     AT91C_AIC_SRCTYPE_EXT_POSITIVE_EDGE      ( 0x3 &lt;&lt; 5 ) </span><span class="comment">/* (AIC) External Sources Code Label Positive Edge triggered */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment">/* -------- AIC_CISR : (AIC Offset: 0x114) AIC Core Interrupt Status Register -------- */</span></div>
<div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a3184357c284cf8d1fbede2bfaa0df4f0">  172</a></span>&#160;<span class="preprocessor">#define AT91C_AIC_NFIQ                               ( 0x1 &lt;&lt; 0 ) </span><span class="comment">/* (AIC) NFIQ Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a60e31990bc2bf5a9f3e7be3db8591dea">  173</a></span>&#160;<span class="preprocessor">#define AT91C_AIC_NIRQ                               ( 0x1 &lt;&lt; 1 ) </span><span class="comment">/* (AIC) NIRQ Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="comment">/* -------- AIC_DCR : (AIC Offset: 0x138) AIC Debug Control Register (Protect) -------- */</span></div>
<div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a11ecc7ad7cb4c2d9f6a241c446b754dc">  175</a></span>&#160;<span class="preprocessor">#define AT91C_AIC_DCR_PROT                           ( 0x1 &lt;&lt; 0 ) </span><span class="comment">/* (AIC) Protection Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a8ddbefbb5b53cacf7041b9ec7297843d">  176</a></span>&#160;<span class="preprocessor">#define AT91C_AIC_DCR_GMSK                           ( 0x1 &lt;&lt; 1 ) </span><span class="comment">/* (AIC) General Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160; </div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="comment">/*              SOFTWARE API DEFINITION  FOR Debug Unit */</span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="comment">/* *** Register offset in AT91S_DBGU structure *** */</span></div>
<div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a636129fb1fe88fa7626fa5e839a4cd96">  182</a></span>&#160;<span class="preprocessor">#define DBGU_CR                        ( 0 )         </span><span class="comment">/* Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a03e3ab059098a2b5966552be3dbc90a9">  183</a></span>&#160;<span class="preprocessor">#define DBGU_MR                        ( 4 )         </span><span class="comment">/* Mode Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a4db133002486d95fe3dc4bc9fe329b00">  184</a></span>&#160;<span class="preprocessor">#define DBGU_IER                       ( 8 )         </span><span class="comment">/* Interrupt Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a09c8287d3dca32acd1de9c0b879f63a1">  185</a></span>&#160;<span class="preprocessor">#define DBGU_IDR                       ( 12 )        </span><span class="comment">/* Interrupt Disable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#afae739a91976e5440524cf8cb8b8ff38">  186</a></span>&#160;<span class="preprocessor">#define DBGU_IMR                       ( 16 )        </span><span class="comment">/* Interrupt Mask Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a63d15c1009ac8ec1089b8682f00c9388">  187</a></span>&#160;<span class="preprocessor">#define DBGU_CSR                       ( 20 )        </span><span class="comment">/* Channel Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a5108aba8763474241e398c6f3a18e18d">  188</a></span>&#160;<span class="preprocessor">#define DBGU_RHR                       ( 24 )        </span><span class="comment">/* Receiver Holding Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a9697ac8a6a2782ed74d793df6049914f">  189</a></span>&#160;<span class="preprocessor">#define DBGU_THR                       ( 28 )        </span><span class="comment">/* Transmitter Holding Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a7294d16f4b419badc0e85065cbb35aee">  190</a></span>&#160;<span class="preprocessor">#define DBGU_BRGR                      ( 32 )        </span><span class="comment">/* Baud Rate Generator Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a0bc68a5e61f01d5fb89a64a6b492c8ea">  191</a></span>&#160;<span class="preprocessor">#define DBGU_C1R                       ( 64 )        </span><span class="comment">/* Chip ID1 Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a97b00ed5ecc0a5845f0b2bb2cb7b9bb8">  192</a></span>&#160;<span class="preprocessor">#define DBGU_C2R                       ( 68 )        </span><span class="comment">/* Chip ID2 Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ad1a2b93d7e85a462386c68c4aa5f355c">  193</a></span>&#160;<span class="preprocessor">#define DBGU_FNTR                      ( 72 )        </span><span class="comment">/* Force NTRST Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a04444ac64596752eb8315f48ddcc54c3">  194</a></span>&#160;<span class="preprocessor">#define DBGU_RPR                       ( 256 )       </span><span class="comment">/* Receive Pointer Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a9787d54ed9c35f81a54a6506a4d66707">  195</a></span>&#160;<span class="preprocessor">#define DBGU_RCR                       ( 260 )       </span><span class="comment">/* Receive Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ab4af8e089131596c3609fe6e8786f55f">  196</a></span>&#160;<span class="preprocessor">#define DBGU_TPR                       ( 264 )       </span><span class="comment">/* Transmit Pointer Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a65ca0abbd25c197e0fe32e3e6c6b27a6">  197</a></span>&#160;<span class="preprocessor">#define DBGU_TCR                       ( 268 )       </span><span class="comment">/* Transmit Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a85dcb00220e4adeb7b6997106505410a">  198</a></span>&#160;<span class="preprocessor">#define DBGU_RNPR                      ( 272 )       </span><span class="comment">/* Receive Next Pointer Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aced0a21de3086aa9d9b0002bb071cd8a">  199</a></span>&#160;<span class="preprocessor">#define DBGU_RNCR                      ( 276 )       </span><span class="comment">/* Receive Next Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a0ccf71445d758d9b64da81a070ff7f21">  200</a></span>&#160;<span class="preprocessor">#define DBGU_TNPR                      ( 280 )       </span><span class="comment">/* Transmit Next Pointer Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#abbe5d6750998148b474737893ae1f80d">  201</a></span>&#160;<span class="preprocessor">#define DBGU_TNCR                      ( 284 )       </span><span class="comment">/* Transmit Next Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a50ee7be1c294149e956c1e4b3fd24943">  202</a></span>&#160;<span class="preprocessor">#define DBGU_PTCR                      ( 288 )       </span><span class="comment">/* PDC Transfer Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#afbdca4231abeb62d6211f0bf8dc2c150">  203</a></span>&#160;<span class="preprocessor">#define DBGU_PTSR                      ( 292 )       </span><span class="comment">/* PDC Transfer Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="comment">/* -------- DBGU_CR : (DBGU Offset: 0x0) Debug Unit Control Register -------- */</span></div>
<div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a8f930447864be8dfd2e2301aadbcf33a">  205</a></span>&#160;<span class="preprocessor">#define AT91C_US_RSTRX                 ( 0x1 &lt;&lt; 2 )  </span><span class="comment">/* (DBGU) Reset Receiver */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a317d8138a2551b50d0d8416441925d66">  206</a></span>&#160;<span class="preprocessor">#define AT91C_US_RSTTX                 ( 0x1 &lt;&lt; 3 )  </span><span class="comment">/* (DBGU) Reset Transmitter */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a1a8d3d3c9da3ec30865c86195dc52a5b">  207</a></span>&#160;<span class="preprocessor">#define AT91C_US_RXEN                  ( 0x1 &lt;&lt; 4 )  </span><span class="comment">/* (DBGU) Receiver Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a46c4a2d61496daf9a1146afa4d766b63">  208</a></span>&#160;<span class="preprocessor">#define AT91C_US_RXDIS                 ( 0x1 &lt;&lt; 5 )  </span><span class="comment">/* (DBGU) Receiver Disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ab8c8726dcdcc73a5b961bf3d1e7b9fe1">  209</a></span>&#160;<span class="preprocessor">#define AT91C_US_TXEN                  ( 0x1 &lt;&lt; 6 )  </span><span class="comment">/* (DBGU) Transmitter Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a3ec68a2522316c5c2489efd6431b822b">  210</a></span>&#160;<span class="preprocessor">#define AT91C_US_TXDIS                 ( 0x1 &lt;&lt; 7 )  </span><span class="comment">/* (DBGU) Transmitter Disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="comment">/* -------- DBGU_MR : (DBGU Offset: 0x4) Debug Unit Mode Register -------- */</span></div>
<div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a1c4a7e3caf7bbcfd26975147d565ea6d">  212</a></span>&#160;<span class="preprocessor">#define AT91C_US_PAR                   ( 0x7 &lt;&lt; 9 )  </span><span class="comment">/* (DBGU) Parity type */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#af3f0e65596c98c22768b44e1d640071e">  213</a></span>&#160;<span class="preprocessor">#define     AT91C_US_PAR_EVEN          ( 0x0 &lt;&lt; 9 )  </span><span class="comment">/* (DBGU) Even Parity */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aa4208c99f58575fc74238129af7f44e5">  214</a></span>&#160;<span class="preprocessor">#define     AT91C_US_PAR_ODD           ( 0x1 &lt;&lt; 9 )  </span><span class="comment">/* (DBGU) Odd Parity */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a18630918fdd31d05d09c40a75e5ef233">  215</a></span>&#160;<span class="preprocessor">#define     AT91C_US_PAR_SPACE         ( 0x2 &lt;&lt; 9 )  </span><span class="comment">/* (DBGU) Parity forced to 0 (Space) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aa062988aba8a352fad7dfd83af003d89">  216</a></span>&#160;<span class="preprocessor">#define     AT91C_US_PAR_MARK          ( 0x3 &lt;&lt; 9 )  </span><span class="comment">/* (DBGU) Parity forced to 1 (Mark) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a5487ae098e64da65b30e9e46eac4e9f1">  217</a></span>&#160;<span class="preprocessor">#define     AT91C_US_PAR_NONE          ( 0x4 &lt;&lt; 9 )  </span><span class="comment">/* (DBGU) No Parity */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a8cc9b4f4ced402d5a60422015497bc1a">  218</a></span>&#160;<span class="preprocessor">#define     AT91C_US_PAR_MULTI_DROP    ( 0x6 &lt;&lt; 9 )  </span><span class="comment">/* (DBGU) Multi-drop mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a53c28c925fd757be79bb9f07be5cf951">  219</a></span>&#160;<span class="preprocessor">#define AT91C_US_CHMODE                ( 0x3 &lt;&lt; 14 ) </span><span class="comment">/* (DBGU) Channel Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a9bb3535a326183eea44b04c542e81b26">  220</a></span>&#160;<span class="preprocessor">#define     AT91C_US_CHMODE_NORMAL     ( 0x0 &lt;&lt; 14 ) </span><span class="comment">/* (DBGU) Normal Mode: The USART channel operates as an RX/TX USART. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aa3f9014539cdbee5b9b7a49e76228bcd">  221</a></span>&#160;<span class="preprocessor">#define     AT91C_US_CHMODE_AUTO       ( 0x1 &lt;&lt; 14 ) </span><span class="comment">/* (DBGU) Automatic Echo: Receiver Data Input is connected to the TXD pin. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aaf57968a551f0ae6b8a5a3c610dab8cf">  222</a></span>&#160;<span class="preprocessor">#define     AT91C_US_CHMODE_LOCAL      ( 0x2 &lt;&lt; 14 ) </span><span class="comment">/* (DBGU) Local Loopback: Transmitter Output Signal is connected to Receiver Input Signal. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a42454b5036bef343924a88d4896e077c">  223</a></span>&#160;<span class="preprocessor">#define     AT91C_US_CHMODE_REMOTE     ( 0x3 &lt;&lt; 14 ) </span><span class="comment">/* (DBGU) Remote Loopback: RXD pin is internally connected to TXD pin. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="comment">/* -------- DBGU_IER : (DBGU Offset: 0x8) Debug Unit Interrupt Enable Register -------- */</span></div>
<div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a4ad704e305a3a759d6d6c83c3bb8e9b1">  225</a></span>&#160;<span class="preprocessor">#define AT91C_US_RXRDY                 ( 0x1 &lt;&lt; 0 )  </span><span class="comment">/* (DBGU) RXRDY Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ad4db31f98adb8b55b5d3d775cd5a3f2a">  226</a></span>&#160;<span class="preprocessor">#define AT91C_US_TXRDY                 ( 0x1 &lt;&lt; 1 )  </span><span class="comment">/* (DBGU) TXRDY Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ac4cfc945f1d236225602678af7b8ac28">  227</a></span>&#160;<span class="preprocessor">#define AT91C_US_ENDRX                 ( 0x1 &lt;&lt; 3 )  </span><span class="comment">/* (DBGU) End of Receive Transfer Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aeae8155664bea7c98d86610eddc4aafc">  228</a></span>&#160;<span class="preprocessor">#define AT91C_US_ENDTX                 ( 0x1 &lt;&lt; 4 )  </span><span class="comment">/* (DBGU) End of Transmit Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aea21ef19c312358353fbb5f992160e57">  229</a></span>&#160;<span class="preprocessor">#define AT91C_US_OVRE                  ( 0x1 &lt;&lt; 5 )  </span><span class="comment">/* (DBGU) Overrun Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a45d31aa2c0bb45828974f29764d4341f">  230</a></span>&#160;<span class="preprocessor">#define AT91C_US_FRAME                 ( 0x1 &lt;&lt; 6 )  </span><span class="comment">/* (DBGU) Framing Error Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a9b44e3508f60906033f7755c9a2eda84">  231</a></span>&#160;<span class="preprocessor">#define AT91C_US_PARE                  ( 0x1 &lt;&lt; 7 )  </span><span class="comment">/* (DBGU) Parity Error Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a962f85c7a326db03806303c2cf573c49">  232</a></span>&#160;<span class="preprocessor">#define AT91C_US_TXEMPTY               ( 0x1 &lt;&lt; 9 )  </span><span class="comment">/* (DBGU) TXEMPTY Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a2113a040ce814c3a8b410e183944ab6a">  233</a></span>&#160;<span class="preprocessor">#define AT91C_US_TXBUFE                ( 0x1 &lt;&lt; 11 ) </span><span class="comment">/* (DBGU) TXBUFE Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a9c23b11a183452c100e58adf7d444b7a">  234</a></span>&#160;<span class="preprocessor">#define AT91C_US_RXBUFF                ( 0x1 &lt;&lt; 12 ) </span><span class="comment">/* (DBGU) RXBUFF Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aeb863fc3b5ecd99a75f9037642091a31">  235</a></span>&#160;<span class="preprocessor">#define AT91C_US_COMM_TX               ( 0x1 &lt;&lt; 30 ) </span><span class="comment">/* (DBGU) COMM_TX Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a64a07ed22258d3551524e5e3758e64a5">  236</a></span>&#160;<span class="preprocessor">#define AT91C_US_COMM_RX               ( 0x1 &lt;&lt; 31 ) </span><span class="comment">/* (DBGU) COMM_RX Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="comment">/* -------- DBGU_IDR : (DBGU Offset: 0xc) Debug Unit Interrupt Disable Register -------- */</span></div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="comment">/* -------- DBGU_IMR : (DBGU Offset: 0x10) Debug Unit Interrupt Mask Register -------- */</span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="comment">/* -------- DBGU_CSR : (DBGU Offset: 0x14) Debug Unit Channel Status Register -------- */</span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="comment">/* -------- DBGU_FNTR : (DBGU Offset: 0x48) Debug Unit FORCE_NTRST Register -------- */</span></div>
<div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a0f54f0fcc648fc4e6ef14a7f1942fc6f">  241</a></span>&#160;<span class="preprocessor">#define AT91C_US_FORCE_NTRST    ( 0x1 &lt;&lt; 0 )  </span><span class="comment">/* (DBGU) Force NTRST in JTAG */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160; </div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="comment">/*              SOFTWARE API DEFINITION  FOR Peripheral Data Controller */</span></div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="comment">/* *** Register offset in AT91S_PDC structure *** */</span></div>
<div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a7b31ac1f3659c1f785cec238630147f3">  247</a></span>&#160;<span class="preprocessor">#define PDC_RPR             ( 0 )        </span><span class="comment">/* Receive Pointer Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ac5fa6b0c9621431aab2aa136a94bf7cb">  248</a></span>&#160;<span class="preprocessor">#define PDC_RCR             ( 4 )        </span><span class="comment">/* Receive Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a28fec415cbad37e2befaa1b51849e20e">  249</a></span>&#160;<span class="preprocessor">#define PDC_TPR             ( 8 )        </span><span class="comment">/* Transmit Pointer Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a144b98c793817e9d3a492a08781e174a">  250</a></span>&#160;<span class="preprocessor">#define PDC_TCR             ( 12 )       </span><span class="comment">/* Transmit Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aa59bd562f96ad6b925f776b58d6999bf">  251</a></span>&#160;<span class="preprocessor">#define PDC_RNPR            ( 16 )       </span><span class="comment">/* Receive Next Pointer Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a74bfffc609537ca3798a0caeed1e2190">  252</a></span>&#160;<span class="preprocessor">#define PDC_RNCR            ( 20 )       </span><span class="comment">/* Receive Next Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a806d975a853e23c7a1f218e92c4b1866">  253</a></span>&#160;<span class="preprocessor">#define PDC_TNPR            ( 24 )       </span><span class="comment">/* Transmit Next Pointer Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ae344eff967ecdbdc375008d4760b9914">  254</a></span>&#160;<span class="preprocessor">#define PDC_TNCR            ( 28 )       </span><span class="comment">/* Transmit Next Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aa155efed7249b18df530b0b4a3a7415a">  255</a></span>&#160;<span class="preprocessor">#define PDC_PTCR            ( 32 )       </span><span class="comment">/* PDC Transfer Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a78f7329128dad941d291504486f81f6b">  256</a></span>&#160;<span class="preprocessor">#define PDC_PTSR            ( 36 )       </span><span class="comment">/* PDC Transfer Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;<span class="comment">/* -------- PDC_PTCR : (PDC Offset: 0x20) PDC Transfer Control Register -------- */</span></div>
<div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a3982db7f0a152f97164fcb1d5e542d3e">  258</a></span>&#160;<span class="preprocessor">#define AT91C_PDC_RXTEN     ( 0x1 &lt;&lt; 0 ) </span><span class="comment">/* (PDC) Receiver Transfer Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#af14c4afb41616b6f1e8191197bd18fc6">  259</a></span>&#160;<span class="preprocessor">#define AT91C_PDC_RXTDIS    ( 0x1 &lt;&lt; 1 ) </span><span class="comment">/* (PDC) Receiver Transfer Disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ab2d3ab6a873b8cd209236fe95f051310">  260</a></span>&#160;<span class="preprocessor">#define AT91C_PDC_TXTEN     ( 0x1 &lt;&lt; 8 ) </span><span class="comment">/* (PDC) Transmitter Transfer Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ab2f2dd1bf21078d144719621c4dbc153">  261</a></span>&#160;<span class="preprocessor">#define AT91C_PDC_TXTDIS    ( 0x1 &lt;&lt; 9 ) </span><span class="comment">/* (PDC) Transmitter Transfer Disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="comment">/* -------- PDC_PTSR : (PDC Offset: 0x24) PDC Transfer Status Register -------- */</span></div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160; </div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="comment">/*              SOFTWARE API DEFINITION  FOR Parallel Input Output Controller */</span></div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;<span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="comment">/* *** Register offset in AT91S_PIO structure *** */</span></div>
<div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a6f1c3a5948df39dd5472e3f5aca32fea">  268</a></span>&#160;<span class="preprocessor">#define PIO_PER      ( 0 )   </span><span class="comment">/* PIO Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a52661d47da252fca8ab4b4d74d81b2e1">  269</a></span>&#160;<span class="preprocessor">#define PIO_PDR      ( 4 )   </span><span class="comment">/* PIO Disable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aad72e429751874c88afee54ed4094f4c">  270</a></span>&#160;<span class="preprocessor">#define PIO_PSR      ( 8 )   </span><span class="comment">/* PIO Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a626bde48733b96df120da1492cc7f657">  271</a></span>&#160;<span class="preprocessor">#define PIO_OER      ( 16 )  </span><span class="comment">/* Output Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#afc9c83f7a53520d6f0a4693ed1a71290">  272</a></span>&#160;<span class="preprocessor">#define PIO_ODR      ( 20 )  </span><span class="comment">/* Output Disable Registerr */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#af8bdb0ba10c8c78d1285766910b7a450">  273</a></span>&#160;<span class="preprocessor">#define PIO_OSR      ( 24 )  </span><span class="comment">/* Output Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#adbf881c6dbdbfbefc7a8d47bba3831a7">  274</a></span>&#160;<span class="preprocessor">#define PIO_IFER     ( 32 )  </span><span class="comment">/* Input Filter Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a57d0f880bae7b079a744e81117e38fba">  275</a></span>&#160;<span class="preprocessor">#define PIO_IFDR     ( 36 )  </span><span class="comment">/* Input Filter Disable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aaee86796b6c7377f45af8fa9214bbedd">  276</a></span>&#160;<span class="preprocessor">#define PIO_IFSR     ( 40 )  </span><span class="comment">/* Input Filter Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#adef961dcf226c9ec588d2c7fb39ce8f6">  277</a></span>&#160;<span class="preprocessor">#define PIO_SODR     ( 48 )  </span><span class="comment">/* Set Output Data Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a08afe74b98d59d6e30a205282746e95e">  278</a></span>&#160;<span class="preprocessor">#define PIO_CODR     ( 52 )  </span><span class="comment">/* Clear Output Data Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aabe5107a622c09e8a890796c31f0eadb">  279</a></span>&#160;<span class="preprocessor">#define PIO_ODSR     ( 56 )  </span><span class="comment">/* Output Data Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a2c967f26a206cd809e6fe94cd9db48f9">  280</a></span>&#160;<span class="preprocessor">#define PIO_PDSR     ( 60 )  </span><span class="comment">/* Pin Data Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a014caab2c2b72dc9bd385986a1f1af93">  281</a></span>&#160;<span class="preprocessor">#define PIO_IER      ( 64 )  </span><span class="comment">/* Interrupt Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aaa8f05e79d7030dd3e8ec1d708206aca">  282</a></span>&#160;<span class="preprocessor">#define PIO_IDR      ( 68 )  </span><span class="comment">/* Interrupt Disable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a87a64ea0663c5fee9916973346c7636c">  283</a></span>&#160;<span class="preprocessor">#define PIO_IMR      ( 72 )  </span><span class="comment">/* Interrupt Mask Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a28b6a2f5e80abe2d195bed6d76a6eb03">  284</a></span>&#160;<span class="preprocessor">#define PIO_ISR      ( 76 )  </span><span class="comment">/* Interrupt Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ad743360c2adc19dc0b86849ee697b3d8">  285</a></span>&#160;<span class="preprocessor">#define PIO_MDER     ( 80 )  </span><span class="comment">/* Multi-driver Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a97ca65c7bdbff0bf5aa96b25f27352c4">  286</a></span>&#160;<span class="preprocessor">#define PIO_MDDR     ( 84 )  </span><span class="comment">/* Multi-driver Disable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#af9a280e128a8b451a04dad70d3d74cc7">  287</a></span>&#160;<span class="preprocessor">#define PIO_MDSR     ( 88 )  </span><span class="comment">/* Multi-driver Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aff84c9e7b86121cf18fa95938d6b2021">  288</a></span>&#160;<span class="preprocessor">#define PIO_PPUDR    ( 96 )  </span><span class="comment">/* Pull-up Disable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ad4ac599969dee1d68a7b6917601bf120">  289</a></span>&#160;<span class="preprocessor">#define PIO_PPUER    ( 100 ) </span><span class="comment">/* Pull-up Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a6883dfca9ed613d467b440fc8570f67e">  290</a></span>&#160;<span class="preprocessor">#define PIO_PPUSR    ( 104 ) </span><span class="comment">/* Pad Pull-up Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a8892afaa8c312cb0dc2358e801822b70">  291</a></span>&#160;<span class="preprocessor">#define PIO_ASR      ( 112 ) </span><span class="comment">/* Select A Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a4c6bc543f491bba2e3d2e75b2a7d9cc9">  292</a></span>&#160;<span class="preprocessor">#define PIO_BSR      ( 116 ) </span><span class="comment">/* Select B Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ac53695dc2016de7e37e9b9bba37ea812">  293</a></span>&#160;<span class="preprocessor">#define PIO_ABSR     ( 120 ) </span><span class="comment">/* AB Select Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a263ada7a907422d8ab5221ef8709a85e">  294</a></span>&#160;<span class="preprocessor">#define PIO_OWER     ( 160 ) </span><span class="comment">/* Output Write Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a5e08fb0736743b6137863d98fcf23e80">  295</a></span>&#160;<span class="preprocessor">#define PIO_OWDR     ( 164 ) </span><span class="comment">/* Output Write Disable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a08b4ec1d1eb01b2118748bb85c1d377e">  296</a></span>&#160;<span class="preprocessor">#define PIO_OWSR     ( 168 ) </span><span class="comment">/* Output Write Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160; </div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="comment">/*              SOFTWARE API DEFINITION  FOR Clock Generator Controller */</span></div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="comment">/* *** Register offset in AT91S_CKGR structure *** */</span></div>
<div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a108629f56688058183fff4032ed2a7dd">  302</a></span>&#160;<span class="preprocessor">#define CKGR_MOR                     ( 0 )           </span><span class="comment">/* Main Oscillator Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ac41ecef7cbcca0567b1bdf0bcbd1e745">  303</a></span>&#160;<span class="preprocessor">#define CKGR_MCFR                    ( 4 )           </span><span class="comment">/* Main Clock  Frequency Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ac3306a289bc7223f867537a5dde62dbd">  304</a></span>&#160;<span class="preprocessor">#define CKGR_PLLR                    ( 12 )          </span><span class="comment">/* PLL Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="comment">/* -------- CKGR_MOR : (CKGR Offset: 0x0) Main Oscillator Register -------- */</span></div>
<div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#abc58240679a941a11db833389e9cdb5f">  306</a></span>&#160;<span class="preprocessor">#define AT91C_CKGR_MOSCEN            ( 0x1 &lt;&lt; 0 )    </span><span class="comment">/* (CKGR) Main Oscillator Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#af521ca4b677587a598023e5dc56719a1">  307</a></span>&#160;<span class="preprocessor">#define AT91C_CKGR_OSCBYPASS         ( 0x1 &lt;&lt; 1 )    </span><span class="comment">/* (CKGR) Main Oscillator Bypass */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#abf711498b5e24df6624a87d941bff78c">  308</a></span>&#160;<span class="preprocessor">#define AT91C_CKGR_OSCOUNT           ( 0xFF &lt;&lt; 8 )   </span><span class="comment">/* (CKGR) Main Oscillator Start-up Time */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="comment">/* -------- CKGR_MCFR : (CKGR Offset: 0x4) Main Clock Frequency Register -------- */</span></div>
<div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a0a4edafd10ec19ac8012b0a7816a16af">  310</a></span>&#160;<span class="preprocessor">#define AT91C_CKGR_MAINF             ( 0xFFFF &lt;&lt; 0 ) </span><span class="comment">/* (CKGR) Main Clock Frequency */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a73b42bd9104e5db128eeeaa9e2aacce7">  311</a></span>&#160;<span class="preprocessor">#define AT91C_CKGR_MAINRDY           ( 0x1 &lt;&lt; 16 )   </span><span class="comment">/* (CKGR) Main Clock Ready */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="comment">/* -------- CKGR_PLLR : (CKGR Offset: 0xc) PLL B Register -------- */</span></div>
<div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#afd3b2c5b0412f935aeb39c0f78d8f91c">  313</a></span>&#160;<span class="preprocessor">#define AT91C_CKGR_DIV               ( 0xFF &lt;&lt; 0 )   </span><span class="comment">/* (CKGR) Divider Selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ac0ae713cfb4ad96b47cef49e71c5ff05">  314</a></span>&#160;<span class="preprocessor">#define     AT91C_CKGR_DIV_0         ( 0x0 )         </span><span class="comment">/* (CKGR) Divider output is 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a8ba9b034b178a5883462c0b68560a88c">  315</a></span>&#160;<span class="preprocessor">#define     AT91C_CKGR_DIV_BYPASS    ( 0x1 )         </span><span class="comment">/* (CKGR) Divider is bypassed */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a68d6a08acab31c911b17fed60dc292dd">  316</a></span>&#160;<span class="preprocessor">#define AT91C_CKGR_PLLCOUNT          ( 0x3F &lt;&lt; 8 )   </span><span class="comment">/* (CKGR) PLL Counter */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a8bc5e7864ae6d6caef840eabb5c52e78">  317</a></span>&#160;<span class="preprocessor">#define AT91C_CKGR_OUT               ( 0x3 &lt;&lt; 14 )   </span><span class="comment">/* (CKGR) PLL Output Frequency Range */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ab50e86021e3b3e0aa815f578311f2c06">  318</a></span>&#160;<span class="preprocessor">#define     AT91C_CKGR_OUT_0         ( 0x0 &lt;&lt; 14 )   </span><span class="comment">/* (CKGR) Please refer to the PLL datasheet */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#af3a0dfa809b22314f0fb54c16713e863">  319</a></span>&#160;<span class="preprocessor">#define     AT91C_CKGR_OUT_1         ( 0x1 &lt;&lt; 14 )   </span><span class="comment">/* (CKGR) Please refer to the PLL datasheet */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a410e38db81ba806bf2ff5e3de5f0d5d2">  320</a></span>&#160;<span class="preprocessor">#define     AT91C_CKGR_OUT_2         ( 0x2 &lt;&lt; 14 )   </span><span class="comment">/* (CKGR) Please refer to the PLL datasheet */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ae3e674d92ca57aa4825df959b3ce8163">  321</a></span>&#160;<span class="preprocessor">#define     AT91C_CKGR_OUT_3         ( 0x3 &lt;&lt; 14 )   </span><span class="comment">/* (CKGR) Please refer to the PLL datasheet */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a44b46e50ecc26bbccde8938378a86a9f">  322</a></span>&#160;<span class="preprocessor">#define AT91C_CKGR_MUL               ( 0x7FF &lt;&lt; 16 ) </span><span class="comment">/* (CKGR) PLL Multiplier */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ae3b998ed6bb1e0da958109b31389aed0">  323</a></span>&#160;<span class="preprocessor">#define AT91C_CKGR_USBDIV            ( 0x3 &lt;&lt; 28 )   </span><span class="comment">/* (CKGR) Divider for USB Clocks */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a9ce88e4a133a495c8ac8c6c8083ac582">  324</a></span>&#160;<span class="preprocessor">#define     AT91C_CKGR_USBDIV_0      ( 0x0 &lt;&lt; 28 )   </span><span class="comment">/* (CKGR) Divider output is PLL clock output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a46951fbe3aba6bb30149956400061658">  325</a></span>&#160;<span class="preprocessor">#define     AT91C_CKGR_USBDIV_1      ( 0x1 &lt;&lt; 28 )   </span><span class="comment">/* (CKGR) Divider output is PLL clock output divided by 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aeee2e43a6c21910e5460bacacff9fc08">  326</a></span>&#160;<span class="preprocessor">#define     AT91C_CKGR_USBDIV_2      ( 0x2 &lt;&lt; 28 )   </span><span class="comment">/* (CKGR) Divider output is PLL clock output divided by 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160; </div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;<span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;<span class="comment">/*              SOFTWARE API DEFINITION  FOR Power Management Controller */</span></div>
<div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;<span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="comment">/* *** Register offset in AT91S_PMC structure *** */</span></div>
<div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aacd36b77ddfa06bec89a6cd95c831e92">  332</a></span>&#160;<span class="preprocessor">#define PMC_SCER          ( 0 )         </span><span class="comment">/* System Clock Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aa4807f134f3d0d90daa37f59220f6a83">  333</a></span>&#160;<span class="preprocessor">#define PMC_SCDR          ( 4 )         </span><span class="comment">/* System Clock Disable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a72b837f4a2dfe540e16e049c3a20155f">  334</a></span>&#160;<span class="preprocessor">#define PMC_SCSR          ( 8 )         </span><span class="comment">/* System Clock Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a17654b41c5f9f88c153bad07eaaf9afc">  335</a></span>&#160;<span class="preprocessor">#define PMC_PCER          ( 16 )        </span><span class="comment">/* Peripheral Clock Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a68bfc3402ba2db05d42f9daceeb6c1c1">  336</a></span>&#160;<span class="preprocessor">#define PMC_PCDR          ( 20 )        </span><span class="comment">/* Peripheral Clock Disable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00337"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ae9434030020f0c439e6e27c3e1295fb2">  337</a></span>&#160;<span class="preprocessor">#define PMC_PCSR          ( 24 )        </span><span class="comment">/* Peripheral Clock Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a33b63e57e286641dc963e5c6e267f52e">  338</a></span>&#160;<span class="preprocessor">#define PMC_MOR           ( 32 )        </span><span class="comment">/* Main Oscillator Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a30348d55427a5811fe1b61ea4d5f142c">  339</a></span>&#160;<span class="preprocessor">#define PMC_MCFR          ( 36 )        </span><span class="comment">/* Main Clock  Frequency Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a45d6947370fcecf22eebd9a8995d3ae2">  340</a></span>&#160;<span class="preprocessor">#define PMC_PLLR          ( 44 )        </span><span class="comment">/* PLL Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a314a6e99b335233bb6335868cf5ea446">  341</a></span>&#160;<span class="preprocessor">#define PMC_MCKR          ( 48 )        </span><span class="comment">/* Master Clock Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#adcbdb2898bcbc022d647f11e89fc8077">  342</a></span>&#160;<span class="preprocessor">#define PMC_PCKR          ( 64 )        </span><span class="comment">/* Programmable Clock Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a4c2d24c6c42778ac54cffb0b264c641f">  343</a></span>&#160;<span class="preprocessor">#define PMC_IER           ( 96 )        </span><span class="comment">/* Interrupt Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ae23a907cb7ef6560bf055246a7465722">  344</a></span>&#160;<span class="preprocessor">#define PMC_IDR           ( 100 )       </span><span class="comment">/* Interrupt Disable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aa809adcd1690770e60a2395914c18887">  345</a></span>&#160;<span class="preprocessor">#define PMC_SR            ( 104 )       </span><span class="comment">/* Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a59741d665166a51370dad4f6bc48431c">  346</a></span>&#160;<span class="preprocessor">#define PMC_IMR           ( 108 )       </span><span class="comment">/* Interrupt Mask Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="comment">/* -------- PMC_SCER : (PMC Offset: 0x0) System Clock Enable Register -------- */</span></div>
<div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ac0b54b8eec4f185d31b506fa4ebb4659">  348</a></span>&#160;<span class="preprocessor">#define AT91C_PMC_PCK     ( 0x1 &lt;&lt; 0 )  </span><span class="comment">/* (PMC) Processor Clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a1503d9b3a20ac41fcd02106c6a05812e">  349</a></span>&#160;<span class="preprocessor">#define AT91C_PMC_UDP     ( 0x1 &lt;&lt; 7 )  </span><span class="comment">/* (PMC) USB Device Port Clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a4134e46a5c50b17e112c5641d0d46dff">  350</a></span>&#160;<span class="preprocessor">#define AT91C_PMC_PCK0    ( 0x1 &lt;&lt; 8 )  </span><span class="comment">/* (PMC) Programmable Clock Output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aa4e39ed61c203c605be7ed47c73213fe">  351</a></span>&#160;<span class="preprocessor">#define AT91C_PMC_PCK1    ( 0x1 &lt;&lt; 9 )  </span><span class="comment">/* (PMC) Programmable Clock Output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a95ea2ca477d7add1e5e4d9ee9821dc45">  352</a></span>&#160;<span class="preprocessor">#define AT91C_PMC_PCK2    ( 0x1 &lt;&lt; 10 ) </span><span class="comment">/* (PMC) Programmable Clock Output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a82d9fe431c9b62e9a5f83c2dfa65c83a">  353</a></span>&#160;<span class="preprocessor">#define AT91C_PMC_PCK3    ( 0x1 &lt;&lt; 11 ) </span><span class="comment">/* (PMC) Programmable Clock Output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="comment">/* -------- PMC_SCDR : (PMC Offset: 0x4) System Clock Disable Register -------- */</span></div>
<div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;<span class="comment">/* -------- PMC_SCSR : (PMC Offset: 0x8) System Clock Status Register -------- */</span></div>
<div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;<span class="comment">/* -------- CKGR_MOR : (PMC Offset: 0x20) Main Oscillator Register -------- */</span></div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="comment">/* -------- CKGR_MCFR : (PMC Offset: 0x24) Main Clock Frequency Register -------- */</span></div>
<div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="comment">/* -------- CKGR_PLLR : (PMC Offset: 0x2c) PLL B Register -------- */</span></div>
<div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="comment">/* -------- PMC_MCKR : (PMC Offset: 0x30) Master Clock Register -------- */</span></div>
<div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aaa04778b864187f4ef69c232d5624c08">  360</a></span>&#160;<span class="preprocessor">#define AT91C_PMC_CSS                 ( 0x3 &lt;&lt; 0 ) </span><span class="comment">/* (PMC) Programmable Clock Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ab296199ccb1353e23d03f34b8278e2e0">  361</a></span>&#160;<span class="preprocessor">#define     AT91C_PMC_CSS_SLOW_CLK    ( 0x0 )      </span><span class="comment">/* (PMC) Slow Clock is selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00362"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a813d97b4a832b927fb1c9ea734e0c49d">  362</a></span>&#160;<span class="preprocessor">#define     AT91C_PMC_CSS_MAIN_CLK    ( 0x1 )      </span><span class="comment">/* (PMC) Main Clock is selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a240341dbb684bff674083a308408fb96">  363</a></span>&#160;<span class="preprocessor">#define     AT91C_PMC_CSS_PLL_CLK     ( 0x3 )      </span><span class="comment">/* (PMC) Clock from PLL is selected */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a5008f2f510effd06886208cf385e03d5">  364</a></span>&#160;<span class="preprocessor">#define AT91C_PMC_PRES                ( 0x7 &lt;&lt; 2 ) </span><span class="comment">/* (PMC) Programmable Clock Prescaler */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#af93c30b1c33911e107f7d80ec3bd447b">  365</a></span>&#160;<span class="preprocessor">#define     AT91C_PMC_PRES_CLK        ( 0x0 &lt;&lt; 2 ) </span><span class="comment">/* (PMC) Selected clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00366"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a771237f361ba9230f118bbf90f008a5a">  366</a></span>&#160;<span class="preprocessor">#define     AT91C_PMC_PRES_CLK_2      ( 0x1 &lt;&lt; 2 ) </span><span class="comment">/* (PMC) Selected clock divided by 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a6e6a4ecd6663b6c0ee70c090d7e98894">  367</a></span>&#160;<span class="preprocessor">#define     AT91C_PMC_PRES_CLK_4      ( 0x2 &lt;&lt; 2 ) </span><span class="comment">/* (PMC) Selected clock divided by 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ac18fc13dafdb8d4594dbba875bed09a6">  368</a></span>&#160;<span class="preprocessor">#define     AT91C_PMC_PRES_CLK_8      ( 0x3 &lt;&lt; 2 ) </span><span class="comment">/* (PMC) Selected clock divided by 8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a600afc9944b0a01f4a750da8962c5316">  369</a></span>&#160;<span class="preprocessor">#define     AT91C_PMC_PRES_CLK_16     ( 0x4 &lt;&lt; 2 ) </span><span class="comment">/* (PMC) Selected clock divided by 16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a3c6b34ef4131c2d5b242e3356a4fb4ee">  370</a></span>&#160;<span class="preprocessor">#define     AT91C_PMC_PRES_CLK_32     ( 0x5 &lt;&lt; 2 ) </span><span class="comment">/* (PMC) Selected clock divided by 32 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a16055efe37c00e395bf9b8e9d6d4c827">  371</a></span>&#160;<span class="preprocessor">#define     AT91C_PMC_PRES_CLK_64     ( 0x6 &lt;&lt; 2 ) </span><span class="comment">/* (PMC) Selected clock divided by 64 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;<span class="comment">/* -------- PMC_PCKR : (PMC Offset: 0x40) Programmable Clock Register -------- */</span></div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;<span class="comment">/* -------- PMC_IER : (PMC Offset: 0x60) PMC Interrupt Enable Register -------- */</span></div>
<div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ab701153e8fa354983de157cfadedd7a2">  374</a></span>&#160;<span class="preprocessor">#define AT91C_PMC_MOSCS               ( 0x1 &lt;&lt; 0 )  </span><span class="comment">/* (PMC) MOSC Status/Enable/Disable/Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a794cb8ea85aa95014e6b4a6a527b1988">  375</a></span>&#160;<span class="preprocessor">#define AT91C_PMC_LOCK                ( 0x1 &lt;&lt; 2 )  </span><span class="comment">/* (PMC) PLL Status/Enable/Disable/Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a0a5bcb27abbe8c2fc3c2b9a4bad3bf69">  376</a></span>&#160;<span class="preprocessor">#define AT91C_PMC_MCKRDY              ( 0x1 &lt;&lt; 3 )  </span><span class="comment">/* (PMC) MCK_RDY Status/Enable/Disable/Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a0dfbbfdfce6a84247e6c785f2d76c8a8">  377</a></span>&#160;<span class="preprocessor">#define AT91C_PMC_PCK0RDY             ( 0x1 &lt;&lt; 8 )  </span><span class="comment">/* (PMC) PCK0_RDY Status/Enable/Disable/Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a9eaab47529d85c7eea6e644e216ea944">  378</a></span>&#160;<span class="preprocessor">#define AT91C_PMC_PCK1RDY             ( 0x1 &lt;&lt; 9 )  </span><span class="comment">/* (PMC) PCK1_RDY Status/Enable/Disable/Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aa57ac639cfd8784dfbdd7e6bf446f60f">  379</a></span>&#160;<span class="preprocessor">#define AT91C_PMC_PCK2RDY             ( 0x1 &lt;&lt; 10 ) </span><span class="comment">/* (PMC) PCK2_RDY Status/Enable/Disable/Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00380"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a988a2dbbf4e21bf734c68a82396ec9b4">  380</a></span>&#160;<span class="preprocessor">#define AT91C_PMC_PCK3RDY             ( 0x1 &lt;&lt; 11 ) </span><span class="comment">/* (PMC) PCK3_RDY Status/Enable/Disable/Mask */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="comment">/* -------- PMC_IDR : (PMC Offset: 0x64) PMC Interrupt Disable Register -------- */</span></div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="comment">/* -------- PMC_SR : (PMC Offset: 0x68) PMC Status Register -------- */</span></div>
<div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;<span class="comment">/* -------- PMC_IMR : (PMC Offset: 0x6c) PMC Interrupt Mask Register -------- */</span></div>
<div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160; </div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="comment">/*              SOFTWARE API DEFINITION  FOR Reset Controller Interface */</span></div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;<span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;<span class="comment">/* *** Register offset in AT91S_RSTC structure *** */</span></div>
<div class="line"><a name="l00389"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a65eef9c52ae8e17ad24d08d201fc23b9">  389</a></span>&#160;<span class="preprocessor">#define RSTC_RCR                          ( 0 )          </span><span class="comment">/* Reset Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00390"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a65c5b32727f286fc04eff758d2d0a08b">  390</a></span>&#160;<span class="preprocessor">#define RSTC_RSR                          ( 4 )          </span><span class="comment">/* Reset Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00391"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a713bcfabe6192dee6831a01fe985ac1e">  391</a></span>&#160;<span class="preprocessor">#define RSTC_RMR                          ( 8 )          </span><span class="comment">/* Reset Mode Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="comment">/* -------- SYSC_RCR : (RSTC Offset: 0x0) Reset Control Register -------- */</span></div>
<div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ae92a75e79ca9d32aa871808b5117f216">  393</a></span>&#160;<span class="preprocessor">#define AT91C_SYSC_PROCRST                ( 0x1 &lt;&lt; 0 )   </span><span class="comment">/* (RSTC) Processor Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#af460edba42d84faf4addded88e1f91d5">  394</a></span>&#160;<span class="preprocessor">#define AT91C_SYSC_ICERST                 ( 0x1 &lt;&lt; 1 )   </span><span class="comment">/* (RSTC) ICE Interface Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ac6d30cdc730d7e99794e2b5880c1bd95">  395</a></span>&#160;<span class="preprocessor">#define AT91C_SYSC_PERRST                 ( 0x1 &lt;&lt; 2 )   </span><span class="comment">/* (RSTC) Peripheral Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a5c53dfe0e54a73f66095dd0e9e20b9a8">  396</a></span>&#160;<span class="preprocessor">#define AT91C_SYSC_EXTRST                 ( 0x1 &lt;&lt; 3 )   </span><span class="comment">/* (RSTC) External Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00397"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a2cd43eec0066301f0bd81a824e238e16">  397</a></span>&#160;<span class="preprocessor">#define AT91C_SYSC_KEY                    ( 0xFF &lt;&lt; 24 ) </span><span class="comment">/* (RSTC) Password */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="comment">/* -------- SYSC_RSR : (RSTC Offset: 0x4) Reset Status Register -------- */</span></div>
<div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a9de295cacb4fb1311c534eaa28ba932d">  399</a></span>&#160;<span class="preprocessor">#define AT91C_SYSC_URSTS                  ( 0x1 &lt;&lt; 0 )   </span><span class="comment">/* (RSTC) User Reset Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00400"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a4cf84e4b5025323834815c6af69589d1">  400</a></span>&#160;<span class="preprocessor">#define AT91C_SYSC_BODSTS                 ( 0x1 &lt;&lt; 1 )   </span><span class="comment">/* (RSTC) Brown-out Detection Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00401"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a6f1d502e7e6d510d571bc631270e5691">  401</a></span>&#160;<span class="preprocessor">#define AT91C_SYSC_RSTTYP                 ( 0x7 &lt;&lt; 8 )   </span><span class="comment">/* (RSTC) Reset Type */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ae24ba449f6f080ce8ba4572f9499e746">  402</a></span>&#160;<span class="preprocessor">#define     AT91C_SYSC_RSTTYP_POWERUP     ( 0x0 &lt;&lt; 8 )   </span><span class="comment">/* (RSTC) Power-up Reset. VDDCORE rising. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00403"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aa172ededaa6a7045f6da5ac1854caafb">  403</a></span>&#160;<span class="preprocessor">#define     AT91C_SYSC_RSTTYP_WATCHDOG    ( 0x2 &lt;&lt; 8 )   </span><span class="comment">/* (RSTC) Watchdog Reset. Watchdog overflow occurred. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00404"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ae06cd38e83397ffc202f002878ed80fd">  404</a></span>&#160;<span class="preprocessor">#define     AT91C_SYSC_RSTTYP_SOFTWARE    ( 0x3 &lt;&lt; 8 )   </span><span class="comment">/* (RSTC) Software Reset. Processor reset required by the software. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aebb53266af6b7da9d27153b36bdf9667">  405</a></span>&#160;<span class="preprocessor">#define     AT91C_SYSC_RSTTYP_USER        ( 0x4 &lt;&lt; 8 )   </span><span class="comment">/* (RSTC) User Reset. NRST pin detected low. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00406"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ab95964a351706aeff0c44d1093c770ea">  406</a></span>&#160;<span class="preprocessor">#define     AT91C_SYSC_RSTTYP_BROWNOUT    ( 0x5 &lt;&lt; 8 )   </span><span class="comment">/* (RSTC) Brown-out Reset. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a972e82dc3b1d1fb2601f30b9e834eb0a">  407</a></span>&#160;<span class="preprocessor">#define AT91C_SYSC_NRSTL                  ( 0x1 &lt;&lt; 16 )  </span><span class="comment">/* (RSTC) NRST pin level */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00408"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#af1a28d44e5ef827fe017d6976e5a9d64">  408</a></span>&#160;<span class="preprocessor">#define AT91C_SYSC_SRCMP                  ( 0x1 &lt;&lt; 17 )  </span><span class="comment">/* (RSTC) Software Reset Command in Progress. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="comment">/* -------- SYSC_RMR : (RSTC Offset: 0x8) Reset Mode Register -------- */</span></div>
<div class="line"><a name="l00410"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a33b25235dbf64fb4f8e2409201cf2e46">  410</a></span>&#160;<span class="preprocessor">#define AT91C_SYSC_URSTEN                 ( 0x1 &lt;&lt; 0 )   </span><span class="comment">/* (RSTC) User Reset Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00411"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a78588dd34f41778f84ebb9ea30350d9e">  411</a></span>&#160;<span class="preprocessor">#define AT91C_SYSC_URSTIEN                ( 0x1 &lt;&lt; 4 )   </span><span class="comment">/* (RSTC) User Reset Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00412"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a2fbf84a242ad1f50263601b408cfd93e">  412</a></span>&#160;<span class="preprocessor">#define AT91C_SYSC_ERSTL                  ( 0xF &lt;&lt; 8 )   </span><span class="comment">/* (RSTC) User Reset Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00413"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ab3f851314a3f066c2eb423455abfcdbf">  413</a></span>&#160;<span class="preprocessor">#define AT91C_SYSC_BODIEN                 ( 0x1 &lt;&lt; 16 )  </span><span class="comment">/* (RSTC) Brown-out Detection Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160; </div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="comment">/*              SOFTWARE API DEFINITION  FOR Real Time Timer Controller Interface */</span></div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="comment">/* *** Register offset in AT91S_RTTC structure *** */</span></div>
<div class="line"><a name="l00419"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#af77546b861a679c9b0d8fc3daf11aaf1">  419</a></span>&#160;<span class="preprocessor">#define RTTC_RTMR               ( 0 )           </span><span class="comment">/* Real-time Mode Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00420"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ace1e332520140ed8c5074b316751663d">  420</a></span>&#160;<span class="preprocessor">#define RTTC_RTAR               ( 4 )           </span><span class="comment">/* Real-time Alarm Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00421"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a87bf08880c99cb1e0f829b880601c7f2">  421</a></span>&#160;<span class="preprocessor">#define RTTC_RTVR               ( 8 )           </span><span class="comment">/* Real-time Value Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00422"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a9bcfeccf1ff30f0ef923de0ab78aa702">  422</a></span>&#160;<span class="preprocessor">#define RTTC_RTSR               ( 12 )          </span><span class="comment">/* Real-time Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;<span class="comment">/* -------- SYSC_RTMR : (RTTC Offset: 0x0) Real-time Mode Register -------- */</span></div>
<div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a190e0cb59f973b8ef047c8493abb4974">  424</a></span>&#160;<span class="preprocessor">#define AT91C_SYSC_RTPRES       ( 0xFFFF &lt;&lt; 0 ) </span><span class="comment">/* (RTTC) Real-time Timer Prescaler Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00425"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a0a8f6c12b0740a44746bc7c617c743ac">  425</a></span>&#160;<span class="preprocessor">#define AT91C_SYSC_ALMIEN       ( 0x1 &lt;&lt; 16 )   </span><span class="comment">/* (RTTC) Alarm Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00426"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ac18fa639ee327be460bb48dd4d72ecc3">  426</a></span>&#160;<span class="preprocessor">#define AT91C_SYSC_RTTINCIEN    ( 0x1 &lt;&lt; 17 )   </span><span class="comment">/* (RTTC) Real Time Timer Increment Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a3f12eac5cffd80c6db7c1fc7cb46667e">  427</a></span>&#160;<span class="preprocessor">#define AT91C_SYSC_RTTRST       ( 0x1 &lt;&lt; 18 )   </span><span class="comment">/* (RTTC) Real Time Timer Restart */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="comment">/* -------- SYSC_RTAR : (RTTC Offset: 0x4) Real-time Alarm Register -------- */</span></div>
<div class="line"><a name="l00429"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a4dbbde91aaca7741798c993cc14a7a54">  429</a></span>&#160;<span class="preprocessor">#define AT91C_SYSC_ALMV         ( 0x0 &lt;&lt; 0 )    </span><span class="comment">/* (RTTC) Alarm Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="comment">/* -------- SYSC_RTVR : (RTTC Offset: 0x8) Current Real-time Value Register -------- */</span></div>
<div class="line"><a name="l00431"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a4bae70824b49d1f717c34bf379d23012">  431</a></span>&#160;<span class="preprocessor">#define AT91C_SYSC_CRTV         ( 0x0 &lt;&lt; 0 )    </span><span class="comment">/* (RTTC) Current Real-time Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="comment">/* -------- SYSC_RTSR : (RTTC Offset: 0xc) Real-time Status Register -------- */</span></div>
<div class="line"><a name="l00433"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a008c3696564bd6332badc508a094d8bf">  433</a></span>&#160;<span class="preprocessor">#define AT91C_SYSC_ALMS         ( 0x1 &lt;&lt; 0 )    </span><span class="comment">/* (RTTC) Real-time Alarm Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00434"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ac23fbe9eefa9cc826f204774cb1fc020">  434</a></span>&#160;<span class="preprocessor">#define AT91C_SYSC_RTTINC       ( 0x1 &lt;&lt; 1 )    </span><span class="comment">/* (RTTC) Real-time Timer Increment */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160; </div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="comment">/*              SOFTWARE API DEFINITION  FOR Periodic Interval Timer Controller Interface */</span></div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="comment">/* *** Register offset in AT91S_PITC structure *** */</span></div>
<div class="line"><a name="l00440"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#abb6a1f94faa15313ede77ffde49eff5b">  440</a></span>&#160;<span class="preprocessor">#define PITC_PIMR            ( 0 )            </span><span class="comment">/* Period Interval Mode Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00441"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a24f4a83eefa176061d5d110181ce30d4">  441</a></span>&#160;<span class="preprocessor">#define PITC_PISR            ( 4 )            </span><span class="comment">/* Period Interval Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00442"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a8c8fd80acd190953633dcbbae6e55ed0">  442</a></span>&#160;<span class="preprocessor">#define PITC_PIVR            ( 8 )            </span><span class="comment">/* Period Interval Value Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ae36e200dd4bdff4e73139eba50b040ff">  443</a></span>&#160;<span class="preprocessor">#define PITC_PIIR            ( 12 )           </span><span class="comment">/* Period Interval Image Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="comment">/* -------- SYSC_PIMR : (PITC Offset: 0x0) Periodic Interval Mode Register -------- */</span></div>
<div class="line"><a name="l00445"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a69e7887c78a2edbbd3743dcf3b346791">  445</a></span>&#160;<span class="preprocessor">#define AT91C_SYSC_PIV       ( 0xFFFFF &lt;&lt; 0 ) </span><span class="comment">/* (PITC) Periodic Interval Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00446"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ab76084bf566c4b4a6be29426be54cba3">  446</a></span>&#160;<span class="preprocessor">#define AT91C_SYSC_PITEN     ( 0x1 &lt;&lt; 24 )    </span><span class="comment">/* (PITC) Periodic Interval Timer Enabled */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00447"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a6a283ed55960b4fc8378aa11940dc777">  447</a></span>&#160;<span class="preprocessor">#define AT91C_SYSC_PITIEN    ( 0x1 &lt;&lt; 25 )    </span><span class="comment">/* (PITC) Periodic Interval Timer Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="comment">/* -------- SYSC_PISR : (PITC Offset: 0x4) Periodic Interval Status Register -------- */</span></div>
<div class="line"><a name="l00449"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a04758f16cf039f5aa63792e615cad4c7">  449</a></span>&#160;<span class="preprocessor">#define AT91C_SYSC_PITS      ( 0x1 &lt;&lt; 0 )     </span><span class="comment">/* (PITC) Periodic Interval Timer Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="comment">/* -------- SYSC_PIVR : (PITC Offset: 0x8) Periodic Interval Value Register -------- */</span></div>
<div class="line"><a name="l00451"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#afb8f1699a476892a4464eb770d3a3334">  451</a></span>&#160;<span class="preprocessor">#define AT91C_SYSC_CPIV      ( 0xFFFFF &lt;&lt; 0 ) </span><span class="comment">/* (PITC) Current Periodic Interval Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00452"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a44bf79ac0363719a6b67962d4110e757">  452</a></span>&#160;<span class="preprocessor">#define AT91C_SYSC_PICNT     ( 0xFFF &lt;&lt; 20 )  </span><span class="comment">/* (PITC) Periodic Interval Counter */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="comment">/* -------- SYSC_PIIR : (PITC Offset: 0xc) Periodic Interval Image Register -------- */</span></div>
<div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160; </div>
<div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="comment">/*              SOFTWARE API DEFINITION  FOR Watchdog Timer Controller Interface */</span></div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="comment">/* *** Register offset in AT91S_WDTC structure *** */</span></div>
<div class="line"><a name="l00459"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a33bc6fc719a983f3cda4a15533225650">  459</a></span>&#160;<span class="preprocessor">#define WDTC_WDCR               ( 0 )           </span><span class="comment">/* Watchdog Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00460"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a362479937f85f96a72d3bbbe9aab096c">  460</a></span>&#160;<span class="preprocessor">#define WDTC_WDMR               ( 4 )           </span><span class="comment">/* Watchdog Mode Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00461"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a847fb63add5080e605cedeb4c54f4e50">  461</a></span>&#160;<span class="preprocessor">#define WDTC_WDSR               ( 8 )           </span><span class="comment">/* Watchdog Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="comment">/* -------- SYSC_WDCR : (WDTC Offset: 0x0) Periodic Interval Image Register -------- */</span></div>
<div class="line"><a name="l00463"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ade61500845371c307f806184e24d866b">  463</a></span>&#160;<span class="preprocessor">#define AT91C_SYSC_WDRSTT       ( 0x1 &lt;&lt; 0 )    </span><span class="comment">/* (WDTC) Watchdog Restart */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="comment">/* -------- SYSC_WDMR : (WDTC Offset: 0x4) Watchdog Mode Register -------- */</span></div>
<div class="line"><a name="l00465"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#acab4245ac213114e641ca8bed3ba0adc">  465</a></span>&#160;<span class="preprocessor">#define AT91C_SYSC_WDV          ( 0xFFF &lt;&lt; 0 )  </span><span class="comment">/* (WDTC) Watchdog Timer Restart */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00466"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a335326211343bd2bdd408dee3c0b38ff">  466</a></span>&#160;<span class="preprocessor">#define AT91C_SYSC_WDFIEN       ( 0x1 &lt;&lt; 12 )   </span><span class="comment">/* (WDTC) Watchdog Fault Interrupt Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00467"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a68828f5188343cace7be780425c570b3">  467</a></span>&#160;<span class="preprocessor">#define AT91C_SYSC_WDRSTEN      ( 0x1 &lt;&lt; 13 )   </span><span class="comment">/* (WDTC) Watchdog Reset Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00468"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a4888d85f4f3e50987328ff15d7d93021">  468</a></span>&#160;<span class="preprocessor">#define AT91C_SYSC_WDRPROC      ( 0x1 &lt;&lt; 14 )   </span><span class="comment">/* (WDTC) Watchdog Timer Restart */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00469"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a0fe48885aae8eab852de7e7117099212">  469</a></span>&#160;<span class="preprocessor">#define AT91C_SYSC_WDDIS        ( 0x1 &lt;&lt; 15 )   </span><span class="comment">/* (WDTC) Watchdog Disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00470"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a3e968e3731126f9408ac6a4bf55c4e98">  470</a></span>&#160;<span class="preprocessor">#define AT91C_SYSC_WDD          ( 0xFFF &lt;&lt; 16 ) </span><span class="comment">/* (WDTC) Watchdog Delta Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00471"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a0726eaa27f863c5f1233d1c9974182d7">  471</a></span>&#160;<span class="preprocessor">#define AT91C_SYSC_WDDBGHLT     ( 0x1 &lt;&lt; 28 )   </span><span class="comment">/* (WDTC) Watchdog Debug Halt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00472"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aafd78d049fff9b245452476333a65fb8">  472</a></span>&#160;<span class="preprocessor">#define AT91C_SYSC_WDIDLEHLT    ( 0x1 &lt;&lt; 29 )   </span><span class="comment">/* (WDTC) Watchdog Idle Halt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;<span class="comment">/* -------- SYSC_WDSR : (WDTC Offset: 0x8) Watchdog Status Register -------- */</span></div>
<div class="line"><a name="l00474"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a0a9da3d37a95ced9c3c715c58a01f128">  474</a></span>&#160;<span class="preprocessor">#define AT91C_SYSC_WDUNF        ( 0x1 &lt;&lt; 0 )    </span><span class="comment">/* (WDTC) Watchdog Underflow */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00475"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aaeeb0a6867b559246795b13fa400a063">  475</a></span>&#160;<span class="preprocessor">#define AT91C_SYSC_WDERR        ( 0x1 &lt;&lt; 1 )    </span><span class="comment">/* (WDTC) Watchdog Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160; </div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="comment">/*              SOFTWARE API DEFINITION  FOR Memory Controller Interface */</span></div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="comment">/* *** Register offset in AT91S_MC structure *** */</span></div>
<div class="line"><a name="l00481"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a7e9f7a3dc2cf529348f2295ad21b3025">  481</a></span>&#160;<span class="preprocessor">#define MC_RCR                             ( 0 )          </span><span class="comment">/* MC Remap Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00482"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ae1e9197a40479407c29f7efb1a8efd9a">  482</a></span>&#160;<span class="preprocessor">#define MC_ASR                             ( 4 )          </span><span class="comment">/* MC Abort Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00483"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aa4c2626d6c2ac373cea862f15516a0b0">  483</a></span>&#160;<span class="preprocessor">#define MC_AASR                            ( 8 )          </span><span class="comment">/* MC Abort Address Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00484"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a56e71c1eef6133561636a2dad91b5121">  484</a></span>&#160;<span class="preprocessor">#define MC_FMR                             ( 96 )         </span><span class="comment">/* MC Flash Mode Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00485"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ab7f999f08036052b9db3f03405bf54ae">  485</a></span>&#160;<span class="preprocessor">#define MC_FCR                             ( 100 )        </span><span class="comment">/* MC Flash Command Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00486"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a2ea651b93de3a0e8226b2a7badc16406">  486</a></span>&#160;<span class="preprocessor">#define MC_FSR                             ( 104 )        </span><span class="comment">/* MC Flash Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="comment">/* -------- MC_RCR : (MC Offset: 0x0) MC Remap Control Register -------- */</span></div>
<div class="line"><a name="l00488"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ab6b8204ee6ccdefb2d36105a2073d01f">  488</a></span>&#160;<span class="preprocessor">#define AT91C_MC_RCB                       ( 0x1 &lt;&lt; 0 )   </span><span class="comment">/* (MC) Remap Command Bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="comment">/* -------- MC_ASR : (MC Offset: 0x4) MC Abort Status Register -------- */</span></div>
<div class="line"><a name="l00490"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a83add5d1d2f89823dea4c9e7de0044f3">  490</a></span>&#160;<span class="preprocessor">#define AT91C_MC_UNDADD                    ( 0x1 &lt;&lt; 0 )   </span><span class="comment">/* (MC) Undefined Addess Abort Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00491"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a1b3fbdb62ca970ae579a3672e8cf9c1d">  491</a></span>&#160;<span class="preprocessor">#define AT91C_MC_MISADD                    ( 0x1 &lt;&lt; 1 )   </span><span class="comment">/* (MC) Misaligned Addess Abort Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00492"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a8bfb506f1d00374bd55155c4f64bd5ac">  492</a></span>&#160;<span class="preprocessor">#define AT91C_MC_ABTSZ                     ( 0x3 &lt;&lt; 8 )   </span><span class="comment">/* (MC) Abort Size Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00493"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a44e3602d58de4b878889737e353b61be">  493</a></span>&#160;<span class="preprocessor">#define     AT91C_MC_ABTSZ_BYTE            ( 0x0 &lt;&lt; 8 )   </span><span class="comment">/* (MC) Byte */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00494"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a0a13bdc3d578896c79a5bb02840317f9">  494</a></span>&#160;<span class="preprocessor">#define     AT91C_MC_ABTSZ_HWORD           ( 0x1 &lt;&lt; 8 )   </span><span class="comment">/* (MC) Half-word */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00495"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a380b81e6fac8a2d5f449e5e1e84c38c2">  495</a></span>&#160;<span class="preprocessor">#define     AT91C_MC_ABTSZ_WORD            ( 0x2 &lt;&lt; 8 )   </span><span class="comment">/* (MC) Word */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00496"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a722eba792397e6b4914393b1568bed7b">  496</a></span>&#160;<span class="preprocessor">#define AT91C_MC_ABTTYP                    ( 0x3 &lt;&lt; 10 )  </span><span class="comment">/* (MC) Abort Type Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00497"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#afbdc9661f6c7a1cc816b4c192b00258f">  497</a></span>&#160;<span class="preprocessor">#define     AT91C_MC_ABTTYP_DATAR          ( 0x0 &lt;&lt; 10 )  </span><span class="comment">/* (MC) Data Read */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00498"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a25c9e10a822050804bfb5447bba9ea98">  498</a></span>&#160;<span class="preprocessor">#define     AT91C_MC_ABTTYP_DATAW          ( 0x1 &lt;&lt; 10 )  </span><span class="comment">/* (MC) Data Write */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00499"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a16ce99f0f201bd373ed95b26988c5ffc">  499</a></span>&#160;<span class="preprocessor">#define     AT91C_MC_ABTTYP_FETCH          ( 0x2 &lt;&lt; 10 )  </span><span class="comment">/* (MC) Code Fetch */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00500"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ad9f0ffb340fe4ccca8438bd941f800a0">  500</a></span>&#160;<span class="preprocessor">#define AT91C_MC_MST0                      ( 0x1 &lt;&lt; 16 )  </span><span class="comment">/* (MC) Master 0 Abort Source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00501"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a6ac63d9679da659f2cfed44d469c7ea7">  501</a></span>&#160;<span class="preprocessor">#define AT91C_MC_MST1                      ( 0x1 &lt;&lt; 17 )  </span><span class="comment">/* (MC) Master 1 Abort Source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00502"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a410c1fc6c826559a0cc5a00cb6ac4b4a">  502</a></span>&#160;<span class="preprocessor">#define AT91C_MC_SVMST0                    ( 0x1 &lt;&lt; 24 )  </span><span class="comment">/* (MC) Saved Master 0 Abort Source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00503"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#adb9e13156e6ec0b2118e258087f267be">  503</a></span>&#160;<span class="preprocessor">#define AT91C_MC_SVMST1                    ( 0x1 &lt;&lt; 25 )  </span><span class="comment">/* (MC) Saved Master 1 Abort Source */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="comment">/* -------- MC_FMR : (MC Offset: 0x60) MC Flash Mode Register -------- */</span></div>
<div class="line"><a name="l00505"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a28791a45fc8d97eaf19f89d59af16bdd">  505</a></span>&#160;<span class="preprocessor">#define AT91C_MC_FRDY                      ( 0x1 &lt;&lt; 0 )   </span><span class="comment">/* (MC) Flash Ready */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00506"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a5c23992ce74663c5c677c9ffa4f9ca8a">  506</a></span>&#160;<span class="preprocessor">#define AT91C_MC_LOCKE                     ( 0x1 &lt;&lt; 2 )   </span><span class="comment">/* (MC) Lock Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00507"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a51003d4a42a14b09c31e40b112a3444e">  507</a></span>&#160;<span class="preprocessor">#define AT91C_MC_PROGE                     ( 0x1 &lt;&lt; 3 )   </span><span class="comment">/* (MC) Programming Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00508"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#acfb9c2131577637928888eba5e37feb9">  508</a></span>&#160;<span class="preprocessor">#define AT91C_MC_NEBP                      ( 0x1 &lt;&lt; 7 )   </span><span class="comment">/* (MC) No Erase Before Programming */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00509"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#abde1149723253a6b754a0e046a0743f2">  509</a></span>&#160;<span class="preprocessor">#define AT91C_MC_FWS                       ( 0x3 &lt;&lt; 8 )   </span><span class="comment">/* (MC) Flash Wait State */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00510"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a24a24f5e0887516b01745b784bb79acc">  510</a></span>&#160;<span class="preprocessor">#define     AT91C_MC_FWS_0FWS              ( 0x0 &lt;&lt; 8 )   </span><span class="comment">/* (MC) 1 cycle for Read, 2 for Write operations */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00511"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a2c9b74e35c152de5a755a13a05e51349">  511</a></span>&#160;<span class="preprocessor">#define     AT91C_MC_FWS_1FWS              ( 0x1 &lt;&lt; 8 )   </span><span class="comment">/* (MC) 2 cycles for Read, 3 for Write operations */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00512"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a686bdaa960fa1c91cb3451b639aac253">  512</a></span>&#160;<span class="preprocessor">#define     AT91C_MC_FWS_2FWS              ( 0x2 &lt;&lt; 8 )   </span><span class="comment">/* (MC) 3 cycles for Read, 4 for Write operations */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00513"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a62e144d03d7512ddc936e3075294bfc0">  513</a></span>&#160;<span class="preprocessor">#define     AT91C_MC_FWS_3FWS              ( 0x3 &lt;&lt; 8 )   </span><span class="comment">/* (MC) 4 cycles for Read, 4 for Write operations */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00514"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a4cd92d2de8be30cf8e64c12516d96d00">  514</a></span>&#160;<span class="preprocessor">#define AT91C_MC_FMCN                      ( 0xFF &lt;&lt; 16 ) </span><span class="comment">/* (MC) Flash Microsecond Cycle Number */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="comment">/* -------- MC_FCR : (MC Offset: 0x64) MC Flash Command Register -------- */</span></div>
<div class="line"><a name="l00516"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#afa08db9089e589641ed9288d46c9614a">  516</a></span>&#160;<span class="preprocessor">#define AT91C_MC_FCMD                      ( 0xF &lt;&lt; 0 )   </span><span class="comment">/* (MC) Flash Command */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00517"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#afa4afd5ef56ff009bde9e6e44ab5aae7">  517</a></span>&#160;<span class="preprocessor">#define     AT91C_MC_FCMD_START_PROG       ( 0x1 )        </span><span class="comment">/* (MC) Starts the programming of th epage specified by PAGEN. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00518"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aab77d58f4a72dbf03af6402d0b62147e">  518</a></span>&#160;<span class="preprocessor">#define     AT91C_MC_FCMD_LOCK             ( 0x2 )        </span><span class="comment">/* (MC) Starts a lock sequence of the sector defined by the bits 4 to 7 of the field PAGEN. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00519"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a60f398760749191c1d45abb7aa62862f">  519</a></span>&#160;<span class="preprocessor">#define     AT91C_MC_FCMD_PROG_AND_LOCK    ( 0x3 )        </span><span class="comment">/* (MC) The lock sequence automatically happens after the programming sequence is completed. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00520"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aab3859711589ff3e72f9f9f9404b32c6">  520</a></span>&#160;<span class="preprocessor">#define     AT91C_MC_FCMD_UNLOCK           ( 0x4 )        </span><span class="comment">/* (MC) Starts an unlock sequence of the sector defined by the bits 4 to 7 of the field PAGEN. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00521"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a3ef6511577c1f4d0027df47cb46b87ea">  521</a></span>&#160;<span class="preprocessor">#define     AT91C_MC_FCMD_ERASE_ALL        ( 0x8 )        </span><span class="comment">/* (MC) Starts the erase of the entire flash.If at least a page is locked, the command is cancelled. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00522"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#addf2b98be37e34298229d5bd71708381">  522</a></span>&#160;<span class="preprocessor">#define     AT91C_MC_FCMD_SET_GP_NVM       ( 0xB )        </span><span class="comment">/* (MC) Set General Purpose NVM bits. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00523"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a597031dde990b28e55feb8784e9c2869">  523</a></span>&#160;<span class="preprocessor">#define     AT91C_MC_FCMD_CLR_GP_NVM       ( 0xD )        </span><span class="comment">/* (MC) Clear General Purpose NVM bits. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00524"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a0aa353f7ff15e472ebaa3495db64d9d1">  524</a></span>&#160;<span class="preprocessor">#define     AT91C_MC_FCMD_SET_SECURITY     ( 0xF )        </span><span class="comment">/* (MC) Set Security Bit. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00525"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ae5daf68a2f229a51d570dc384b20e984">  525</a></span>&#160;<span class="preprocessor">#define AT91C_MC_PAGEN                     ( 0x3FF &lt;&lt; 8 ) </span><span class="comment">/* (MC) Page Number */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00526"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a1cbd8e060f370881e5513905b9a4400d">  526</a></span>&#160;<span class="preprocessor">#define AT91C_MC_KEY                       ( 0xFF &lt;&lt; 24 ) </span><span class="comment">/* (MC) Writing Protect Key */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="comment">/* -------- MC_FSR : (MC Offset: 0x68) MC Flash Command Register -------- */</span></div>
<div class="line"><a name="l00528"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a6889b77fb99e4a2b1a07cb9b6a5ad857">  528</a></span>&#160;<span class="preprocessor">#define AT91C_MC_SECURITY                  ( 0x1 &lt;&lt; 4 )   </span><span class="comment">/* (MC) Security Bit Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00529"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a77973b31e0de8f783117d9e81624bd1d">  529</a></span>&#160;<span class="preprocessor">#define AT91C_MC_GPNVM0                    ( 0x1 &lt;&lt; 8 )   </span><span class="comment">/* (MC) Sector 0 Lock Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00530"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a3d219d794fc09544a80daa38bb4ec6fb">  530</a></span>&#160;<span class="preprocessor">#define AT91C_MC_GPNVM1                    ( 0x1 &lt;&lt; 9 )   </span><span class="comment">/* (MC) Sector 1 Lock Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00531"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a364c37442845f55309a2bd2a570fa65b">  531</a></span>&#160;<span class="preprocessor">#define AT91C_MC_GPNVM2                    ( 0x1 &lt;&lt; 10 )  </span><span class="comment">/* (MC) Sector 2 Lock Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00532"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a3dbf487d59f269f85f06e9517e892820">  532</a></span>&#160;<span class="preprocessor">#define AT91C_MC_GPNVM3                    ( 0x1 &lt;&lt; 11 )  </span><span class="comment">/* (MC) Sector 3 Lock Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00533"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#afcc44ce3e43904353c35801da8f07b4c">  533</a></span>&#160;<span class="preprocessor">#define AT91C_MC_GPNVM4                    ( 0x1 &lt;&lt; 12 )  </span><span class="comment">/* (MC) Sector 4 Lock Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00534"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a870f46762932a34cec683ea772e16939">  534</a></span>&#160;<span class="preprocessor">#define AT91C_MC_GPNVM5                    ( 0x1 &lt;&lt; 13 )  </span><span class="comment">/* (MC) Sector 5 Lock Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00535"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a7d51945411fc4f34fb0b0a5070554b7e">  535</a></span>&#160;<span class="preprocessor">#define AT91C_MC_GPNVM6                    ( 0x1 &lt;&lt; 14 )  </span><span class="comment">/* (MC) Sector 6 Lock Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00536"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#af15097f4e117f1ef3673f1ad9120dcf2">  536</a></span>&#160;<span class="preprocessor">#define AT91C_MC_GPNVM7                    ( 0x1 &lt;&lt; 15 )  </span><span class="comment">/* (MC) Sector 7 Lock Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00537"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a8837a767ba9bebb4e1867394e6ef4d94">  537</a></span>&#160;<span class="preprocessor">#define AT91C_MC_LOCKS0                    ( 0x1 &lt;&lt; 16 )  </span><span class="comment">/* (MC) Sector 0 Lock Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00538"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a6be750933740d336b55dd8d8e467a003">  538</a></span>&#160;<span class="preprocessor">#define AT91C_MC_LOCKS1                    ( 0x1 &lt;&lt; 17 )  </span><span class="comment">/* (MC) Sector 1 Lock Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00539"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a4d73d4c348b2cf0545d991b3f858b6a0">  539</a></span>&#160;<span class="preprocessor">#define AT91C_MC_LOCKS2                    ( 0x1 &lt;&lt; 18 )  </span><span class="comment">/* (MC) Sector 2 Lock Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00540"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a1616435849d9c56515fe93afa5921e99">  540</a></span>&#160;<span class="preprocessor">#define AT91C_MC_LOCKS3                    ( 0x1 &lt;&lt; 19 )  </span><span class="comment">/* (MC) Sector 3 Lock Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00541"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a90d0ce32f6fd4a0741c1895901e5f6fd">  541</a></span>&#160;<span class="preprocessor">#define AT91C_MC_LOCKS4                    ( 0x1 &lt;&lt; 20 )  </span><span class="comment">/* (MC) Sector 4 Lock Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00542"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a30747aaee928ce37676044fc054ef2d2">  542</a></span>&#160;<span class="preprocessor">#define AT91C_MC_LOCKS5                    ( 0x1 &lt;&lt; 21 )  </span><span class="comment">/* (MC) Sector 5 Lock Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00543"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#af08178928b1c222b5c8f77118545a981">  543</a></span>&#160;<span class="preprocessor">#define AT91C_MC_LOCKS6                    ( 0x1 &lt;&lt; 22 )  </span><span class="comment">/* (MC) Sector 6 Lock Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00544"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ae99cc78f64afd20d980185980bafc47d">  544</a></span>&#160;<span class="preprocessor">#define AT91C_MC_LOCKS7                    ( 0x1 &lt;&lt; 23 )  </span><span class="comment">/* (MC) Sector 7 Lock Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00545"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a01bba183b0d0e85f2e5111464fed5d9a">  545</a></span>&#160;<span class="preprocessor">#define AT91C_MC_LOCKS8                    ( 0x1 &lt;&lt; 24 )  </span><span class="comment">/* (MC) Sector 8 Lock Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00546"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a138a49a023ee1e8d4d5769d09813bb62">  546</a></span>&#160;<span class="preprocessor">#define AT91C_MC_LOCKS9                    ( 0x1 &lt;&lt; 25 )  </span><span class="comment">/* (MC) Sector 9 Lock Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00547"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a2e0f2c8ac71257fa1559f93658ea037d">  547</a></span>&#160;<span class="preprocessor">#define AT91C_MC_LOCKS10                   ( 0x1 &lt;&lt; 26 )  </span><span class="comment">/* (MC) Sector 10 Lock Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00548"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a8e6480d4c2ceb227a2478985322b115c">  548</a></span>&#160;<span class="preprocessor">#define AT91C_MC_LOCKS11                   ( 0x1 &lt;&lt; 27 )  </span><span class="comment">/* (MC) Sector 11 Lock Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00549"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a51aa6cf64868087e2d522c49e3e4e26a">  549</a></span>&#160;<span class="preprocessor">#define AT91C_MC_LOCKS12                   ( 0x1 &lt;&lt; 28 )  </span><span class="comment">/* (MC) Sector 12 Lock Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00550"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a031625681fe68f737d2c94af5a7764d5">  550</a></span>&#160;<span class="preprocessor">#define AT91C_MC_LOCKS13                   ( 0x1 &lt;&lt; 29 )  </span><span class="comment">/* (MC) Sector 13 Lock Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00551"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a436c78823744781881884f699db34304">  551</a></span>&#160;<span class="preprocessor">#define AT91C_MC_LOCKS14                   ( 0x1 &lt;&lt; 30 )  </span><span class="comment">/* (MC) Sector 14 Lock Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00552"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ab49990c4303faa7aa6c0165a602b3931">  552</a></span>&#160;<span class="preprocessor">#define AT91C_MC_LOCKS15                   ( 0x1 &lt;&lt; 31 )  </span><span class="comment">/* (MC) Sector 15 Lock Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160; </div>
<div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="comment">/*              SOFTWARE API DEFINITION  FOR Serial Parallel Interface */</span></div>
<div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<span class="comment">/* *** Register offset in AT91S_SPI structure *** */</span></div>
<div class="line"><a name="l00558"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a3ecc73f7a1477b6815f7f7937eebaefc">  558</a></span>&#160;<span class="preprocessor">#define SPI_CR                       ( 0 )           </span><span class="comment">/* Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00559"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ac7ef4bc319505d5dec038a619132b3a2">  559</a></span>&#160;<span class="preprocessor">#define SPI_MR                       ( 4 )           </span><span class="comment">/* Mode Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00560"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a41ec241fd319fafc815be1fa76aedae7">  560</a></span>&#160;<span class="preprocessor">#define SPI_RDR                      ( 8 )           </span><span class="comment">/* Receive Data Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00561"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a34252b62e862054c2f9b7b13d64df1c6">  561</a></span>&#160;<span class="preprocessor">#define SPI_TDR                      ( 12 )          </span><span class="comment">/* Transmit Data Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00562"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ac2725a893e2f98de37d81e119fa56799">  562</a></span>&#160;<span class="preprocessor">#define SPI_SR                       ( 16 )          </span><span class="comment">/* Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00563"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a26b7c15b3b208fc90b3d65f6d22bcbf1">  563</a></span>&#160;<span class="preprocessor">#define SPI_IER                      ( 20 )          </span><span class="comment">/* Interrupt Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00564"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a91170c22aef8cb6ac75d82e09b7ffc80">  564</a></span>&#160;<span class="preprocessor">#define SPI_IDR                      ( 24 )          </span><span class="comment">/* Interrupt Disable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00565"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a248f573b7253a81e11388070b46a7f5a">  565</a></span>&#160;<span class="preprocessor">#define SPI_IMR                      ( 28 )          </span><span class="comment">/* Interrupt Mask Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00566"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aebf7e3bb7dc75c104a86d5ed0a215d87">  566</a></span>&#160;<span class="preprocessor">#define SPI_CSR                      ( 48 )          </span><span class="comment">/* Chip Select Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00567"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a7d701fb72ab2c25c45b48879c92341d8">  567</a></span>&#160;<span class="preprocessor">#define SPI_RPR                      ( 256 )         </span><span class="comment">/* Receive Pointer Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00568"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ae9a9d4f4b01d03cb7cb34ea12d911602">  568</a></span>&#160;<span class="preprocessor">#define SPI_RCR                      ( 260 )         </span><span class="comment">/* Receive Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00569"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a64855396677fb870d2804747d1183ec9">  569</a></span>&#160;<span class="preprocessor">#define SPI_TPR                      ( 264 )         </span><span class="comment">/* Transmit Pointer Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00570"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#adb360b2cc3fc823994d9f334867c72af">  570</a></span>&#160;<span class="preprocessor">#define SPI_TCR                      ( 268 )         </span><span class="comment">/* Transmit Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00571"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a44a7cc9d68ea2523442ec9f4858d7c98">  571</a></span>&#160;<span class="preprocessor">#define SPI_RNPR                     ( 272 )         </span><span class="comment">/* Receive Next Pointer Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00572"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a84a51fcb532802be27b13e84aaed4427">  572</a></span>&#160;<span class="preprocessor">#define SPI_RNCR                     ( 276 )         </span><span class="comment">/* Receive Next Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00573"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#af51f8df174d7da1a54d0389687bf12c3">  573</a></span>&#160;<span class="preprocessor">#define SPI_TNPR                     ( 280 )         </span><span class="comment">/* Transmit Next Pointer Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00574"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a8600c52bc41bbc70d2822cac80ae3b44">  574</a></span>&#160;<span class="preprocessor">#define SPI_TNCR                     ( 284 )         </span><span class="comment">/* Transmit Next Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00575"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a1a25f44997fe9960b77f5c8c069bf3cc">  575</a></span>&#160;<span class="preprocessor">#define SPI_PTCR                     ( 288 )         </span><span class="comment">/* PDC Transfer Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00576"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ab11506aea0bf5eaa006bd649e8bfc949">  576</a></span>&#160;<span class="preprocessor">#define SPI_PTSR                     ( 292 )         </span><span class="comment">/* PDC Transfer Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="comment">/* -------- SPI_CR : (SPI Offset: 0x0) SPI Control Register -------- */</span></div>
<div class="line"><a name="l00578"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#af8b6cf825aa844af2db7ad732771d676">  578</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_SPIEN              ( 0x1 &lt;&lt; 0 )    </span><span class="comment">/* (SPI) SPI Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00579"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#acc6bb7762dad073f7f4b19abf04a389a">  579</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_SPIDIS             ( 0x1 &lt;&lt; 1 )    </span><span class="comment">/* (SPI) SPI Disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00580"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a62264b14022d2ed854bd8a9961f121fc">  580</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_SWRST              ( 0x1 &lt;&lt; 7 )    </span><span class="comment">/* (SPI) SPI Software reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00581"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#abc117c104afa7592c1d0d8aa8bf9ab67">  581</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_LASTXFER           ( 0x1 &lt;&lt; 24 )   </span><span class="comment">/* (SPI) SPI Last Transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="comment">/* -------- SPI_MR : (SPI Offset: 0x4) SPI Mode Register -------- */</span></div>
<div class="line"><a name="l00583"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a479f6b3128f737b47531279618b667f7">  583</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_MSTR               ( 0x1 &lt;&lt; 0 )    </span><span class="comment">/* (SPI) Master/Slave Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00584"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ab4e1cc60b7b4be8d4359e7b44de4ebf5">  584</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_PS                 ( 0x1 &lt;&lt; 1 )    </span><span class="comment">/* (SPI) Peripheral Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00585"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ac64fe273c5fe9d9c70e77c2061b310ef">  585</a></span>&#160;<span class="preprocessor">#define     AT91C_SPI_PS_FIXED       ( 0x0 &lt;&lt; 1 )    </span><span class="comment">/* (SPI) Fixed Peripheral Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00586"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ae633f0edacf72f6ed9a09979289183fc">  586</a></span>&#160;<span class="preprocessor">#define     AT91C_SPI_PS_VARIABLE    ( 0x1 &lt;&lt; 1 )    </span><span class="comment">/* (SPI) Variable Peripheral Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00587"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a421746a552f05b77817e1ebcc8ded96c">  587</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_PCSDEC             ( 0x1 &lt;&lt; 2 )    </span><span class="comment">/* (SPI) Chip Select Decode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00588"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a4d2163d1d5663fe26f5ad8a11546cc70">  588</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_FDIV               ( 0x1 &lt;&lt; 3 )    </span><span class="comment">/* (SPI) Clock Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00589"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a42cacded2971792f4ba8c9909b658351">  589</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_MODFDIS            ( 0x1 &lt;&lt; 4 )    </span><span class="comment">/* (SPI) Mode Fault Detection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00590"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aa6ae52cc314108f3c0967bf06f8cbb12">  590</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_LLB                ( 0x1 &lt;&lt; 7 )    </span><span class="comment">/* (SPI) Clock Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00591"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ac7f7e2b57e7496b554cb96ec8f3160ef">  591</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_PCS                ( 0xF &lt;&lt; 16 )   </span><span class="comment">/* (SPI) Peripheral Chip Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00592"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a2377012e46cf5b1981b40333c43004fa">  592</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_DLYBCS             ( 0xFF &lt;&lt; 24 )  </span><span class="comment">/* (SPI) Delay Between Chip Selects */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="comment">/* -------- SPI_RDR : (SPI Offset: 0x8) Receive Data Register -------- */</span></div>
<div class="line"><a name="l00594"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aa02a30ad0984b3ef5e385afabea5a21e">  594</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_RD                 ( 0xFFFF &lt;&lt; 0 ) </span><span class="comment">/* (SPI) Receive Data */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00595"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ab2be5161c5a993475193d9b570e90077">  595</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_RPCS               ( 0xF &lt;&lt; 16 )   </span><span class="comment">/* (SPI) Peripheral Chip Select Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="comment">/* -------- SPI_TDR : (SPI Offset: 0xc) Transmit Data Register -------- */</span></div>
<div class="line"><a name="l00597"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a83a595a0fed81189c4c6da9108a5c1d9">  597</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_TD                 ( 0xFFFF &lt;&lt; 0 ) </span><span class="comment">/* (SPI) Transmit Data */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00598"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a8f92018227b7c2e18c163e0c650d566e">  598</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_TPCS               ( 0xF &lt;&lt; 16 )   </span><span class="comment">/* (SPI) Peripheral Chip Select Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="comment">/* -------- SPI_SR : (SPI Offset: 0x10) Status Register -------- */</span></div>
<div class="line"><a name="l00600"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a22e75b78402111d55c7eb78cf540c096">  600</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_RDRF               ( 0x1 &lt;&lt; 0 )    </span><span class="comment">/* (SPI) Receive Data Register Full */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00601"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a56ad596122900367194c9701a4100cc6">  601</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_TDRE               ( 0x1 &lt;&lt; 1 )    </span><span class="comment">/* (SPI) Transmit Data Register Empty */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00602"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ac0e07aa9c32da2093dca301108785c77">  602</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_MODF               ( 0x1 &lt;&lt; 2 )    </span><span class="comment">/* (SPI) Mode Fault Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00603"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a0a3aaa73a28d5393e49113df273cc1aa">  603</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_OVRES              ( 0x1 &lt;&lt; 3 )    </span><span class="comment">/* (SPI) Overrun Error Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00604"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ab58d70225915de985a5253431b6cfbfd">  604</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_ENDRX              ( 0x1 &lt;&lt; 4 )    </span><span class="comment">/* (SPI) End of Receiver Transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00605"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a89af683d676b67f1ad69fb6412954e4b">  605</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_ENDTX              ( 0x1 &lt;&lt; 5 )    </span><span class="comment">/* (SPI) End of Receiver Transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00606"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a142e654f86c8bfdf000b7023643f8e88">  606</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_RXBUFF             ( 0x1 &lt;&lt; 6 )    </span><span class="comment">/* (SPI) RXBUFF Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00607"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a8550c94e16bc7c37b93dd89bbcfcc608">  607</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_TXBUFE             ( 0x1 &lt;&lt; 7 )    </span><span class="comment">/* (SPI) TXBUFE Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00608"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ace9aa7a013275f15f98be885f53d38ea">  608</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_NSSR               ( 0x1 &lt;&lt; 8 )    </span><span class="comment">/* (SPI) NSSR Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00609"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ad71ab9171309a50418dce0384ae107e3">  609</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_TXEMPTY            ( 0x1 &lt;&lt; 9 )    </span><span class="comment">/* (SPI) TXEMPTY Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00610"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aeb37401a277a158bc56530c48cfc939a">  610</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_SPIENS             ( 0x1 &lt;&lt; 16 )   </span><span class="comment">/* (SPI) Enable Status */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;<span class="comment">/* -------- SPI_IER : (SPI Offset: 0x14) Interrupt Enable Register -------- */</span></div>
<div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;<span class="comment">/* -------- SPI_IDR : (SPI Offset: 0x18) Interrupt Disable Register -------- */</span></div>
<div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="comment">/* -------- SPI_IMR : (SPI Offset: 0x1c) Interrupt Mask Register -------- */</span></div>
<div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="comment">/* -------- SPI_CSR : (SPI Offset: 0x30) Chip Select Register -------- */</span></div>
<div class="line"><a name="l00615"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a786c67ebde1fb4e6cfa1222735fb4037">  615</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_CPOL           ( 0x1 &lt;&lt; 0 )   </span><span class="comment">/* (SPI) Clock Polarity */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00616"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a328473b3283187759952d9d202244b7c">  616</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_NCPHA          ( 0x1 &lt;&lt; 1 )   </span><span class="comment">/* (SPI) Clock Phase */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00617"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a9bfb568f1ed298474b3bf4d69ac2edcd">  617</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_CSAAT          ( 0x1 &lt;&lt; 2 )   </span><span class="comment">/* (SPI) Chip Select Active After Transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00618"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a3a905093a22aecf9818ecefe9a67f51a">  618</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_BITS           ( 0xF &lt;&lt; 4 )   </span><span class="comment">/* (SPI) Bits Per Transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00619"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a65cc4fbef8c78d2e57bb097e0dd96ddb">  619</a></span>&#160;<span class="preprocessor">#define     AT91C_SPI_BITS_8     ( 0x0 &lt;&lt; 4 )   </span><span class="comment">/* (SPI) 8 Bits Per transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00620"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ac28697cac7288825cf48fcd73eedddf0">  620</a></span>&#160;<span class="preprocessor">#define     AT91C_SPI_BITS_9     ( 0x1 &lt;&lt; 4 )   </span><span class="comment">/* (SPI) 9 Bits Per transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00621"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a402baea61bde4ca4b266f37c09793e6a">  621</a></span>&#160;<span class="preprocessor">#define     AT91C_SPI_BITS_10    ( 0x2 &lt;&lt; 4 )   </span><span class="comment">/* (SPI) 10 Bits Per transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00622"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ae80f2a00ab34077c868b21a587f0c68e">  622</a></span>&#160;<span class="preprocessor">#define     AT91C_SPI_BITS_11    ( 0x3 &lt;&lt; 4 )   </span><span class="comment">/* (SPI) 11 Bits Per transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00623"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a846425a366188702bcf98d17ade90c4b">  623</a></span>&#160;<span class="preprocessor">#define     AT91C_SPI_BITS_12    ( 0x4 &lt;&lt; 4 )   </span><span class="comment">/* (SPI) 12 Bits Per transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00624"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a1b82d14749d1d1f796054638d0d98480">  624</a></span>&#160;<span class="preprocessor">#define     AT91C_SPI_BITS_13    ( 0x5 &lt;&lt; 4 )   </span><span class="comment">/* (SPI) 13 Bits Per transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00625"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a281cda5d012229e61615478d10b1d9bf">  625</a></span>&#160;<span class="preprocessor">#define     AT91C_SPI_BITS_14    ( 0x6 &lt;&lt; 4 )   </span><span class="comment">/* (SPI) 14 Bits Per transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00626"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a31a060e85ea4ae41f4adc76d57c8fa71">  626</a></span>&#160;<span class="preprocessor">#define     AT91C_SPI_BITS_15    ( 0x7 &lt;&lt; 4 )   </span><span class="comment">/* (SPI) 15 Bits Per transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00627"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ae82c536038593b7a5952476e94067017">  627</a></span>&#160;<span class="preprocessor">#define     AT91C_SPI_BITS_16    ( 0x8 &lt;&lt; 4 )   </span><span class="comment">/* (SPI) 16 Bits Per transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00628"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a55d464c3b90c13b2d133360ddcd06f51">  628</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_SCBR           ( 0xFF &lt;&lt; 8 )  </span><span class="comment">/* (SPI) Serial Clock Baud Rate */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00629"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#af82cf4250c4ed29267b5c39dbad2f3b5">  629</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_DLYBS          ( 0xFF &lt;&lt; 16 ) </span><span class="comment">/* (SPI) Serial Clock Baud Rate */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00630"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a62eb4fc41727d04cfa69f31536e060e8">  630</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_DLYBCT         ( 0xFF &lt;&lt; 24 ) </span><span class="comment">/* (SPI) Delay Between Consecutive Transfers */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160; </div>
<div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;<span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;<span class="comment">/*              SOFTWARE API DEFINITION  FOR Analog to Digital Convertor */</span></div>
<div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;<span class="comment">/* *** Register offset in AT91S_ADC structure *** */</span></div>
<div class="line"><a name="l00636"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a3d82abd19ec83649cdda24829d114cbe">  636</a></span>&#160;<span class="preprocessor">#define ADC_CR                             ( 0 )          </span><span class="comment">/* ADC Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00637"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a875c9590c133ab1ad39e229e84a65329">  637</a></span>&#160;<span class="preprocessor">#define ADC_MR                             ( 4 )          </span><span class="comment">/* ADC Mode Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00638"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a1579c941b9446dc5a91756e21f46c9df">  638</a></span>&#160;<span class="preprocessor">#define ADC_CHER                           ( 16 )         </span><span class="comment">/* ADC Channel Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00639"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a024ae4e98b19b687a02572c529686386">  639</a></span>&#160;<span class="preprocessor">#define ADC_CHDR                           ( 20 )         </span><span class="comment">/* ADC Channel Disable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00640"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a6b35412af5fff64f33854c88d45a3b4e">  640</a></span>&#160;<span class="preprocessor">#define ADC_CHSR                           ( 24 )         </span><span class="comment">/* ADC Channel Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00641"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a28f1f34c95f45ed67427b9fb3caf176f">  641</a></span>&#160;<span class="preprocessor">#define ADC_SR                             ( 28 )         </span><span class="comment">/* ADC Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00642"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a539df5650ff76a507d0ac14dcddf2509">  642</a></span>&#160;<span class="preprocessor">#define ADC_LCDR                           ( 32 )         </span><span class="comment">/* ADC Last Converted Data Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00643"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ae2cc5361f3fdff3bf869b9961325ec8f">  643</a></span>&#160;<span class="preprocessor">#define ADC_IER                            ( 36 )         </span><span class="comment">/* ADC Interrupt Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00644"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a68ec2d3d6b3c51270590bd0f13ccaa90">  644</a></span>&#160;<span class="preprocessor">#define ADC_IDR                            ( 40 )         </span><span class="comment">/* ADC Interrupt Disable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00645"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ab206a9ad40f5599a630d7dfac9589df8">  645</a></span>&#160;<span class="preprocessor">#define ADC_IMR                            ( 44 )         </span><span class="comment">/* ADC Interrupt Mask Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00646"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a9c8203eff9594fbbd303c5e9a1e6160f">  646</a></span>&#160;<span class="preprocessor">#define ADC_CDR0                           ( 48 )         </span><span class="comment">/* ADC Channel Data Register 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00647"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#af6e10eeeffc7188843652d4ca62dc17b">  647</a></span>&#160;<span class="preprocessor">#define ADC_CDR1                           ( 52 )         </span><span class="comment">/* ADC Channel Data Register 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00648"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a6974d951c95a5610bfc9448bcc5811fa">  648</a></span>&#160;<span class="preprocessor">#define ADC_CDR2                           ( 56 )         </span><span class="comment">/* ADC Channel Data Register 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00649"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#af000a4ca0d9ec72d839225f9827ff4a0">  649</a></span>&#160;<span class="preprocessor">#define ADC_CDR3                           ( 60 )         </span><span class="comment">/* ADC Channel Data Register 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00650"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ae08fdf6ccf2b7155a04c01bf09236b93">  650</a></span>&#160;<span class="preprocessor">#define ADC_CDR4                           ( 64 )         </span><span class="comment">/* ADC Channel Data Register 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00651"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a8a6e39176bc0ae64b3a05bd5087e0d6e">  651</a></span>&#160;<span class="preprocessor">#define ADC_CDR5                           ( 68 )         </span><span class="comment">/* ADC Channel Data Register 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00652"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#af761589a8bcd7ca12ccc3de312fa2c95">  652</a></span>&#160;<span class="preprocessor">#define ADC_CDR6                           ( 72 )         </span><span class="comment">/* ADC Channel Data Register 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00653"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a0ff860dc31adc203e664795e11716e6d">  653</a></span>&#160;<span class="preprocessor">#define ADC_CDR7                           ( 76 )         </span><span class="comment">/* ADC Channel Data Register 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00654"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a08bdefb9668ebaf2a89b38a31df8e365">  654</a></span>&#160;<span class="preprocessor">#define ADC_RPR                            ( 256 )        </span><span class="comment">/* Receive Pointer Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00655"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a64e1ac401d8c72abc1b6a0eb6727f7cb">  655</a></span>&#160;<span class="preprocessor">#define ADC_RCR                            ( 260 )        </span><span class="comment">/* Receive Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00656"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a87e505f763fc4e3c9f99a3eefbf72712">  656</a></span>&#160;<span class="preprocessor">#define ADC_TPR                            ( 264 )        </span><span class="comment">/* Transmit Pointer Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00657"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a6be578d9a575af0311404de3730fcf96">  657</a></span>&#160;<span class="preprocessor">#define ADC_TCR                            ( 268 )        </span><span class="comment">/* Transmit Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00658"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a636b8190672468cb1f58afb213ac8302">  658</a></span>&#160;<span class="preprocessor">#define ADC_RNPR                           ( 272 )        </span><span class="comment">/* Receive Next Pointer Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00659"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#adc70c5e0e344db390438c995a655349d">  659</a></span>&#160;<span class="preprocessor">#define ADC_RNCR                           ( 276 )        </span><span class="comment">/* Receive Next Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00660"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a5b7924dc9e966ba40b43d3324227c60e">  660</a></span>&#160;<span class="preprocessor">#define ADC_TNPR                           ( 280 )        </span><span class="comment">/* Transmit Next Pointer Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00661"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a9bcb47fd581c70c3147dba544be8b941">  661</a></span>&#160;<span class="preprocessor">#define ADC_TNCR                           ( 284 )        </span><span class="comment">/* Transmit Next Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00662"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a7a96f96a94b8ecfbb3581ac5b9c4aa63">  662</a></span>&#160;<span class="preprocessor">#define ADC_PTCR                           ( 288 )        </span><span class="comment">/* PDC Transfer Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00663"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a8302e9db580d9eb22f9c5a302b4518db">  663</a></span>&#160;<span class="preprocessor">#define ADC_PTSR                           ( 292 )        </span><span class="comment">/* PDC Transfer Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;<span class="comment">/* -------- ADC_CR : (ADC Offset: 0x0) ADC Control Register -------- */</span></div>
<div class="line"><a name="l00665"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a972700edcba18d5ec76efb303adbad79">  665</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_SWRST                    ( 0x1 &lt;&lt; 0 )   </span><span class="comment">/* (ADC) Software Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00666"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ad799c86acf8342e36503ba1c25b073c7">  666</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_START                    ( 0x1 &lt;&lt; 1 )   </span><span class="comment">/* (ADC) Start Conversion */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;<span class="comment">/* -------- ADC_MR : (ADC Offset: 0x4) ADC Mode Register -------- */</span></div>
<div class="line"><a name="l00668"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#afbadae557258fc5fdebd433c7c82e317">  668</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_TRGEN                    ( 0x1 &lt;&lt; 0 )   </span><span class="comment">/* (ADC) Trigger Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00669"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ad0fa67049a0c2e2c6d94fada1229174d">  669</a></span>&#160;<span class="preprocessor">#define     AT91C_ADC_TRGEN_DIS            ( 0x0 )        </span><span class="comment">/* (ADC) Hardware triggers are disabled. Starting a conversion is only possible by software */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00670"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a68f7589a7d954c70630e02c0f3cd8aa8">  670</a></span>&#160;<span class="preprocessor">#define     AT91C_ADC_TRGEN_EN             ( 0x1 )        </span><span class="comment">/* (ADC) Hardware trigger selected by TRGSEL field is enabled. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00671"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a4972cf053a99608bcb9f985e45094b2d">  671</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_TRGSEL                   ( 0x7 &lt;&lt; 1 )   </span><span class="comment">/* (ADC) Trigger Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00672"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aac4efeaf92a198ed16e966f3de3540eb">  672</a></span>&#160;<span class="preprocessor">#define     AT91C_ADC_TRGSEL_TIOA0         ( 0x0 &lt;&lt; 1 )   </span><span class="comment">/* (ADC) Selected TRGSEL = TIAO0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00673"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ae8f35e26ac80db8962debf00d4870a84">  673</a></span>&#160;<span class="preprocessor">#define     AT91C_ADC_TRGSEL_TIOA1         ( 0x1 &lt;&lt; 1 )   </span><span class="comment">/* (ADC) Selected TRGSEL = TIAO1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00674"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a793108c98d4b5928a3a8dcaa4ba9e551">  674</a></span>&#160;<span class="preprocessor">#define     AT91C_ADC_TRGSEL_TIOA2         ( 0x2 &lt;&lt; 1 )   </span><span class="comment">/* (ADC) Selected TRGSEL = TIAO2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00675"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a9fdf32a82aa6510e7e618bcf708f62bd">  675</a></span>&#160;<span class="preprocessor">#define     AT91C_ADC_TRGSEL_TIOA3         ( 0x3 &lt;&lt; 1 )   </span><span class="comment">/* (ADC) Selected TRGSEL = TIAO3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00676"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ac78de193960c2adf54b775005c366b29">  676</a></span>&#160;<span class="preprocessor">#define     AT91C_ADC_TRGSEL_TIOA4         ( 0x4 &lt;&lt; 1 )   </span><span class="comment">/* (ADC) Selected TRGSEL = TIAO4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00677"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ac93c487076e168b665e0ad89487e49ed">  677</a></span>&#160;<span class="preprocessor">#define     AT91C_ADC_TRGSEL_TIOA5         ( 0x5 &lt;&lt; 1 )   </span><span class="comment">/* (ADC) Selected TRGSEL = TIAO5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00678"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ad1db4a714e44fdc0a4be538acdba7d02">  678</a></span>&#160;<span class="preprocessor">#define     AT91C_ADC_TRGSEL_EXT           ( 0x6 &lt;&lt; 1 )   </span><span class="comment">/* (ADC) Selected TRGSEL = External Trigger */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00679"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a88d155341c5779a0f08c51132d3375f7">  679</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_LOWRES                   ( 0x1 &lt;&lt; 4 )   </span><span class="comment">/* (ADC) Resolution. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00680"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aec8651275d453528e1272c588802ec58">  680</a></span>&#160;<span class="preprocessor">#define     AT91C_ADC_LOWRES_10_BIT        ( 0x0 &lt;&lt; 4 )   </span><span class="comment">/* (ADC) 10-bit resolution */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00681"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a2ef27533cf62837dbdb99ee4a8f566f0">  681</a></span>&#160;<span class="preprocessor">#define     AT91C_ADC_LOWRES_8_BIT         ( 0x1 &lt;&lt; 4 )   </span><span class="comment">/* (ADC) 8-bit resolution */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00682"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ada99816b2e9355e47ef51f9b5215c335">  682</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_SLEEP                    ( 0x1 &lt;&lt; 5 )   </span><span class="comment">/* (ADC) Sleep Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00683"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a2247eb3f048503b4180c764282469c7e">  683</a></span>&#160;<span class="preprocessor">#define     AT91C_ADC_SLEEP_NORMAL_MODE    ( 0x0 &lt;&lt; 5 )   </span><span class="comment">/* (ADC) Normal Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00684"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ac5c39d9e0e9f404fcad3f6057a907da7">  684</a></span>&#160;<span class="preprocessor">#define     AT91C_ADC_SLEEP_MODE           ( 0x1 &lt;&lt; 5 )   </span><span class="comment">/* (ADC) Sleep Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00685"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a666903aab4d6d173d6a2be5cbee5a91a">  685</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_PRESCAL                  ( 0x3F &lt;&lt; 8 )  </span><span class="comment">/* (ADC) Prescaler rate selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00686"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ad7ac5ddb52d3901392845a7785966639">  686</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_STARTUP                  ( 0x1F &lt;&lt; 16 ) </span><span class="comment">/* (ADC) Startup Time */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00687"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a9aa84fa92b822b39846338d8cccf74f7">  687</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_SHTIM                    ( 0xF &lt;&lt; 24 )  </span><span class="comment">/* (ADC) Sample &amp; Hold Time */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;<span class="comment">/* --------     ADC_CHER : (ADC Offset: 0x10) ADC Channel Enable Register -------- */</span></div>
<div class="line"><a name="l00689"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aa5f89d2bc957aae195bc3fd6afb85f3c">  689</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_CH0                      ( 0x1 &lt;&lt; 0 )   </span><span class="comment">/* (ADC) Channel 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00690"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a8cd6e3c8054b870d298bb5699c7316ff">  690</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_CH1                      ( 0x1 &lt;&lt; 1 )   </span><span class="comment">/* (ADC) Channel 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00691"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aad0995795a79ac1c1f1b74815f8e2293">  691</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_CH2                      ( 0x1 &lt;&lt; 2 )   </span><span class="comment">/* (ADC) Channel 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00692"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ab6e8f5691d393361fbacaafd8c89582e">  692</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_CH3                      ( 0x1 &lt;&lt; 3 )   </span><span class="comment">/* (ADC) Channel 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00693"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a97e16ace28251722c584b4280b622957">  693</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_CH4                      ( 0x1 &lt;&lt; 4 )   </span><span class="comment">/* (ADC) Channel 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00694"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a50f38360d62a234b31d0366fbdc34c76">  694</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_CH5                      ( 0x1 &lt;&lt; 5 )   </span><span class="comment">/* (ADC) Channel 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00695"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a1ce42d0cb7097148f687114a2ea0d397">  695</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_CH6                      ( 0x1 &lt;&lt; 6 )   </span><span class="comment">/* (ADC) Channel 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00696"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a6670a36ae39ba5d8c75aebccc4e1f1a1">  696</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_CH7                      ( 0x1 &lt;&lt; 7 )   </span><span class="comment">/* (ADC) Channel 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;<span class="comment">/* --------     ADC_CHDR : (ADC Offset: 0x14) ADC Channel Disable Register -------- */</span></div>
<div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="comment">/* --------     ADC_CHSR : (ADC Offset: 0x18) ADC Channel Status Register -------- */</span></div>
<div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;<span class="comment">/* -------- ADC_SR : (ADC Offset: 0x1c) ADC Status Register -------- */</span></div>
<div class="line"><a name="l00700"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aa316fae8475ce0c9a6682f044562f3d7">  700</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_EOC0      ( 0x1 &lt;&lt; 0 )      </span><span class="comment">/* (ADC) End of Conversion */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00701"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a6f91b3e18fd38b35269e5484f39eaf8a">  701</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_EOC1      ( 0x1 &lt;&lt; 1 )      </span><span class="comment">/* (ADC) End of Conversion */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00702"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ab4b40c319eaa030e00013e12a3bfa75a">  702</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_EOC2      ( 0x1 &lt;&lt; 2 )      </span><span class="comment">/* (ADC) End of Conversion */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00703"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ac567e555318a720b4d557849d2f6d700">  703</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_EOC3      ( 0x1 &lt;&lt; 3 )      </span><span class="comment">/* (ADC) End of Conversion */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00704"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ae472c5bf54ae7f27af0d10cbf25c370e">  704</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_EOC4      ( 0x1 &lt;&lt; 4 )      </span><span class="comment">/* (ADC) End of Conversion */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00705"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a2c318ddda1859a0e2dd2cceddc3e5f59">  705</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_EOC5      ( 0x1 &lt;&lt; 5 )      </span><span class="comment">/* (ADC) End of Conversion */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00706"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a36015c395ec0657baa15f9207018c936">  706</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_EOC6      ( 0x1 &lt;&lt; 6 )      </span><span class="comment">/* (ADC) End of Conversion */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00707"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a93825ffcb517ba9bfd8ccad3d4c5bf16">  707</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_EOC7      ( 0x1 &lt;&lt; 7 )      </span><span class="comment">/* (ADC) End of Conversion */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00708"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a349c689ac20864d4080a649ad30a22be">  708</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_OVRE0     ( 0x1 &lt;&lt; 8 )      </span><span class="comment">/* (ADC) Overrun Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00709"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a2e45ab30402efac24e53687833b5b78d">  709</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_OVRE1     ( 0x1 &lt;&lt; 9 )      </span><span class="comment">/* (ADC) Overrun Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00710"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a37198e39621f67c6606d1d23864989ff">  710</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_OVRE2     ( 0x1 &lt;&lt; 10 )     </span><span class="comment">/* (ADC) Overrun Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00711"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a88a63d788292588a66defcc65baae042">  711</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_OVRE3     ( 0x1 &lt;&lt; 11 )     </span><span class="comment">/* (ADC) Overrun Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00712"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a12cba051215d62f2a0938ba87186f124">  712</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_OVRE4     ( 0x1 &lt;&lt; 12 )     </span><span class="comment">/* (ADC) Overrun Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00713"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a857886e4f5ef6de9eebab40a7f72ea86">  713</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_OVRE5     ( 0x1 &lt;&lt; 13 )     </span><span class="comment">/* (ADC) Overrun Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00714"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#afe011a0b0ae4ff2821778c4f97274164">  714</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_OVRE6     ( 0x1 &lt;&lt; 14 )     </span><span class="comment">/* (ADC) Overrun Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00715"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a0a8c7c755a2cbda84ee8afae99aaa1eb">  715</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_OVRE7     ( 0x1 &lt;&lt; 15 )     </span><span class="comment">/* (ADC) Overrun Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00716"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a7df72b64904d8a4b55898f8f57759127">  716</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_DRDY      ( 0x1 &lt;&lt; 16 )     </span><span class="comment">/* (ADC) Data Ready */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00717"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a164f51f4ee4f9c89d6d1a8f791f59427">  717</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_GOVRE     ( 0x1 &lt;&lt; 17 )     </span><span class="comment">/* (ADC) General Overrun */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00718"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a572c3ce5be84a4270a62de38b7ea1ce0">  718</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_ENDRX     ( 0x1 &lt;&lt; 18 )     </span><span class="comment">/* (ADC) End of Receiver Transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00719"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a7793a830769075a3a15746803fb5027e">  719</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_RXBUFF    ( 0x1 &lt;&lt; 19 )     </span><span class="comment">/* (ADC) RXBUFF Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;<span class="comment">/* -------- ADC_LCDR : (ADC Offset: 0x20) ADC Last Converted Data Register -------- */</span></div>
<div class="line"><a name="l00721"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a1e83e24d50f62c20b423dd07075ae595">  721</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_LDATA     ( 0x3FF &lt;&lt; 0 )    </span><span class="comment">/* (ADC) Last Data Converted */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;<span class="comment">/* -------- ADC_IER : (ADC Offset: 0x24) ADC Interrupt Enable Register -------- */</span></div>
<div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;<span class="comment">/* -------- ADC_IDR : (ADC Offset: 0x28) ADC Interrupt Disable Register -------- */</span></div>
<div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;<span class="comment">/* -------- ADC_IMR : (ADC Offset: 0x2c) ADC Interrupt Mask Register -------- */</span></div>
<div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="comment">/* -------- ADC_CDR0 : (ADC Offset: 0x30) ADC Channel Data Register 0 -------- */</span></div>
<div class="line"><a name="l00726"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a0b5076a2aef46ea672a417316f410a96">  726</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_DATA    ( 0x3FF &lt;&lt; 0 )        </span><span class="comment">/* (ADC) Converted Data */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;<span class="comment">/* -------- ADC_CDR1 : (ADC Offset: 0x34) ADC Channel Data Register 1 -------- */</span></div>
<div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;<span class="comment">/* -------- ADC_CDR2 : (ADC Offset: 0x38) ADC Channel Data Register 2 -------- */</span></div>
<div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="comment">/* -------- ADC_CDR3 : (ADC Offset: 0x3c) ADC Channel Data Register 3 -------- */</span></div>
<div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;<span class="comment">/* -------- ADC_CDR4 : (ADC Offset: 0x40) ADC Channel Data Register 4 -------- */</span></div>
<div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;<span class="comment">/* -------- ADC_CDR5 : (ADC Offset: 0x44) ADC Channel Data Register 5 -------- */</span></div>
<div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;<span class="comment">/* -------- ADC_CDR6 : (ADC Offset: 0x48) ADC Channel Data Register 6 -------- */</span></div>
<div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;<span class="comment">/* -------- ADC_CDR7 : (ADC Offset: 0x4c) ADC Channel Data Register 7 -------- */</span></div>
<div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160; </div>
<div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;<span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;<span class="comment">/*              SOFTWARE API DEFINITION  FOR Synchronous Serial Controller Interface */</span></div>
<div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;<span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;<span class="comment">/* *** Register offset in AT91S_SSC structure *** */</span></div>
<div class="line"><a name="l00739"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a8333a0d563246b070743867d7ee973be">  739</a></span>&#160;<span class="preprocessor">#define SSC_CR                            ( 0 )          </span><span class="comment">/* Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00740"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ad3108df745eed38dbacdf7af537e1e8b">  740</a></span>&#160;<span class="preprocessor">#define SSC_CMR                           ( 4 )          </span><span class="comment">/* Clock Mode Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00741"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a340d3b36fc4244bf799b45439e66c995">  741</a></span>&#160;<span class="preprocessor">#define SSC_RCMR                          ( 16 )         </span><span class="comment">/* Receive Clock ModeRegister */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00742"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a3fb128790d1d6b4e9be45f80e8b201e7">  742</a></span>&#160;<span class="preprocessor">#define SSC_RFMR                          ( 20 )         </span><span class="comment">/* Receive Frame Mode Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00743"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a3ee6649e3943ba66a740c5210e81c40a">  743</a></span>&#160;<span class="preprocessor">#define SSC_TCMR                          ( 24 )         </span><span class="comment">/* Transmit Clock Mode Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00744"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aa862d4063504db595007b721590dd8a2">  744</a></span>&#160;<span class="preprocessor">#define SSC_TFMR                          ( 28 )         </span><span class="comment">/* Transmit Frame Mode Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00745"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a475d96e9865411e21d337f1dfd56b059">  745</a></span>&#160;<span class="preprocessor">#define SSC_RHR                           ( 32 )         </span><span class="comment">/* Receive Holding Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00746"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a5c51880f2cfda70338156a555eed1e16">  746</a></span>&#160;<span class="preprocessor">#define SSC_THR                           ( 36 )         </span><span class="comment">/* Transmit Holding Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00747"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a631c19db5d36a13277cc8ba4b757e3e3">  747</a></span>&#160;<span class="preprocessor">#define SSC_RSHR                          ( 48 )         </span><span class="comment">/* Receive Sync Holding Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00748"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a48081c1fa5413fd00f11f627fc97eb64">  748</a></span>&#160;<span class="preprocessor">#define SSC_TSHR                          ( 52 )         </span><span class="comment">/* Transmit Sync Holding Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00749"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a11e477004e4dc8f8d3dcec399fc1a05b">  749</a></span>&#160;<span class="preprocessor">#define SSC_RC0R                          ( 56 )         </span><span class="comment">/* Receive Compare 0 Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00750"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a692eff5becda7034b185f1edc62f670f">  750</a></span>&#160;<span class="preprocessor">#define SSC_RC1R                          ( 60 )         </span><span class="comment">/* Receive Compare 1 Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00751"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a90a127c193bd864152a396f6b71218ae">  751</a></span>&#160;<span class="preprocessor">#define SSC_SR                            ( 64 )         </span><span class="comment">/* Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00752"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a9c4f7e1ade47bc88ab797dd56d863075">  752</a></span>&#160;<span class="preprocessor">#define SSC_IER                           ( 68 )         </span><span class="comment">/* Interrupt Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00753"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a808b994115af005bf8529aae4cc4b3fd">  753</a></span>&#160;<span class="preprocessor">#define SSC_IDR                           ( 72 )         </span><span class="comment">/* Interrupt Disable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00754"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a6b93450dd7362357ec0043f85c9cc56c">  754</a></span>&#160;<span class="preprocessor">#define SSC_IMR                           ( 76 )         </span><span class="comment">/* Interrupt Mask Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00755"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ab2d3b46a38e2a7290da46376be6db59b">  755</a></span>&#160;<span class="preprocessor">#define SSC_RPR                           ( 256 )        </span><span class="comment">/* Receive Pointer Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00756"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a63bd8e8d0aa110debdab10aa03370600">  756</a></span>&#160;<span class="preprocessor">#define SSC_RCR                           ( 260 )        </span><span class="comment">/* Receive Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00757"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a4681441f3dca8575f8d989cc4b34154d">  757</a></span>&#160;<span class="preprocessor">#define SSC_TPR                           ( 264 )        </span><span class="comment">/* Transmit Pointer Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00758"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a368b0ef7321235e9316078e4b725fa63">  758</a></span>&#160;<span class="preprocessor">#define SSC_TCR                           ( 268 )        </span><span class="comment">/* Transmit Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00759"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a7dfdbdb8d6805210a076a9c64cae28c6">  759</a></span>&#160;<span class="preprocessor">#define SSC_RNPR                          ( 272 )        </span><span class="comment">/* Receive Next Pointer Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00760"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a90982c515d22a956d8759c330c212b07">  760</a></span>&#160;<span class="preprocessor">#define SSC_RNCR                          ( 276 )        </span><span class="comment">/* Receive Next Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00761"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#adb2b8483e2a43e20f1922899e3456e03">  761</a></span>&#160;<span class="preprocessor">#define SSC_TNPR                          ( 280 )        </span><span class="comment">/* Transmit Next Pointer Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00762"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ac95b3208d26eea6e6deb2d04b1151311">  762</a></span>&#160;<span class="preprocessor">#define SSC_TNCR                          ( 284 )        </span><span class="comment">/* Transmit Next Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00763"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a70d36d980f37d82af6c279119076ca73">  763</a></span>&#160;<span class="preprocessor">#define SSC_PTCR                          ( 288 )        </span><span class="comment">/* PDC Transfer Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00764"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ae098fb4b340cd405bc8b64e4a8466d93">  764</a></span>&#160;<span class="preprocessor">#define SSC_PTSR                          ( 292 )        </span><span class="comment">/* PDC Transfer Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;<span class="comment">/* -------- SSC_CR : (SSC Offset: 0x0) SSC Control Register -------- */</span></div>
<div class="line"><a name="l00766"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aa7df2761c0ae4a46514d91b2586d0c0b">  766</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_RXEN                    ( 0x1 &lt;&lt; 0 )   </span><span class="comment">/* (SSC) Receive Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00767"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aa071e5024c302d4051cb47cacaa48b70">  767</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_RXDIS                   ( 0x1 &lt;&lt; 1 )   </span><span class="comment">/* (SSC) Receive Disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00768"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a57ac83bbf3f2b07e8852e4af21a98590">  768</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_TXEN                    ( 0x1 &lt;&lt; 8 )   </span><span class="comment">/* (SSC) Transmit Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00769"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a98635a33b6c91953eb908c3bdb772ed3">  769</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_TXDIS                   ( 0x1 &lt;&lt; 9 )   </span><span class="comment">/* (SSC) Transmit Disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00770"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a9633270e3ed0b135ee575e473af59923">  770</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_SWRST                   ( 0x1 &lt;&lt; 15 )  </span><span class="comment">/* (SSC) Software Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;<span class="comment">/* -------- SSC_RCMR : (SSC Offset: 0x10) SSC Receive Clock Mode Register -------- */</span></div>
<div class="line"><a name="l00772"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a9e6b3d5f9d5231a49474899822f082b5">  772</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_CKS                     ( 0x3 &lt;&lt; 0 )   </span><span class="comment">/* (SSC) Receive/Transmit Clock Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00773"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#af3b0d5267e547d14533fe6ab39735b71">  773</a></span>&#160;<span class="preprocessor">#define     AT91C_SSC_CKS_DIV             ( 0x0 )        </span><span class="comment">/* (SSC) Divided Clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00774"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a91f865117049de686415648540bfbd17">  774</a></span>&#160;<span class="preprocessor">#define     AT91C_SSC_CKS_TK              ( 0x1 )        </span><span class="comment">/* (SSC) TK Clock signal */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00775"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a7abfd3e00e922c8d2c484aac620b5879">  775</a></span>&#160;<span class="preprocessor">#define     AT91C_SSC_CKS_RK              ( 0x2 )        </span><span class="comment">/* (SSC) RK pin */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00776"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a24072139b3dd18a7a36aa249794aa226">  776</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_CKO                     ( 0x7 &lt;&lt; 2 )   </span><span class="comment">/* (SSC) Receive/Transmit Clock Output Mode Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00777"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a0dbdf3ae9c352c6d4531acf0aa3aa0d7">  777</a></span>&#160;<span class="preprocessor">#define     AT91C_SSC_CKO_NONE            ( 0x0 &lt;&lt; 2 )   </span><span class="comment">/* (SSC) Receive/Transmit Clock Output Mode: None RK pin: Input-only */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00778"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a12b31ce3f441bc9ad9e4f3afb3a9b511">  778</a></span>&#160;<span class="preprocessor">#define     AT91C_SSC_CKO_CONTINUOUS      ( 0x1 &lt;&lt; 2 )   </span><span class="comment">/* (SSC) Continuous Receive/Transmit Clock RK pin: Output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00779"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a8ed1083dc80124599c9e85fe3fa600c2">  779</a></span>&#160;<span class="preprocessor">#define     AT91C_SSC_CKO_DATA_TX         ( 0x2 &lt;&lt; 2 )   </span><span class="comment">/* (SSC) Receive/Transmit Clock only during data transfers RK pin: Output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00780"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a2ccc913719c9e584d1c8a67f988696fb">  780</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_CKI                     ( 0x1 &lt;&lt; 5 )   </span><span class="comment">/* (SSC) Receive/Transmit Clock Inversion */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00781"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a7353d8790675efb05280d5585c3523a4">  781</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_CKG                     ( 0x3 &lt;&lt; 6 )   </span><span class="comment">/* (SSC) Receive/Transmit Clock Gating Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00782"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ad6c8ee4da1192f516eb19e651b371e95">  782</a></span>&#160;<span class="preprocessor">#define     AT91C_SSC_CKG_NONE            ( 0x0 &lt;&lt; 6 )   </span><span class="comment">/* (SSC) Receive/Transmit Clock Gating: None, continuous clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00783"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a87c9a8c39f58a1248a6236970e250535">  783</a></span>&#160;<span class="preprocessor">#define     AT91C_SSC_CKG_LOW             ( 0x1 &lt;&lt; 6 )   </span><span class="comment">/* (SSC) Receive/Transmit Clock enabled only if RF Low */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00784"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a8661d504a3f41e7d2b449056f309a870">  784</a></span>&#160;<span class="preprocessor">#define     AT91C_SSC_CKG_HIGH            ( 0x2 &lt;&lt; 6 )   </span><span class="comment">/* (SSC) Receive/Transmit Clock enabled only if RF High */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00785"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a4b085ac152c89d19d2119d4dbc4748d1">  785</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_START                   ( 0xF &lt;&lt; 8 )   </span><span class="comment">/* (SSC) Receive/Transmit Start Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00786"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a4f26f9688127b54f12826cf647c5da7d">  786</a></span>&#160;<span class="preprocessor">#define     AT91C_SSC_START_CONTINUOUS    ( 0x0 &lt;&lt; 8 )   </span><span class="comment">/* (SSC) Continuous, as soon as the receiver is enabled, and immediately after the end of transfer of the previous data. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00787"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a90707e309129adcae1a4ef93e66b4667">  787</a></span>&#160;<span class="preprocessor">#define     AT91C_SSC_START_TX            ( 0x1 &lt;&lt; 8 )   </span><span class="comment">/* (SSC) Transmit/Receive start */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00788"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a047db59e34c88b4624217e34e45f3786">  788</a></span>&#160;<span class="preprocessor">#define     AT91C_SSC_START_LOW_RF        ( 0x2 &lt;&lt; 8 )   </span><span class="comment">/* (SSC) Detection of a low level on RF input */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00789"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#af6987f76f45123f2eb48b4a22287407a">  789</a></span>&#160;<span class="preprocessor">#define     AT91C_SSC_START_HIGH_RF       ( 0x3 &lt;&lt; 8 )   </span><span class="comment">/* (SSC) Detection of a high level on RF input */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00790"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#afd4e58b365fb2e0c3a584f83c4a51706">  790</a></span>&#160;<span class="preprocessor">#define     AT91C_SSC_START_FALL_RF       ( 0x4 &lt;&lt; 8 )   </span><span class="comment">/* (SSC) Detection of a falling edge on RF input */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00791"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aeca4c3425f3a4b2da6dc816387833236">  791</a></span>&#160;<span class="preprocessor">#define     AT91C_SSC_START_RISE_RF       ( 0x5 &lt;&lt; 8 )   </span><span class="comment">/* (SSC) Detection of a rising edge on RF input */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00792"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ae7fd48e4a61e1b64933f02f2cb3dabff">  792</a></span>&#160;<span class="preprocessor">#define     AT91C_SSC_START_LEVEL_RF      ( 0x6 &lt;&lt; 8 )   </span><span class="comment">/* (SSC) Detection of any level change on RF input */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00793"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a556c5e6e3baaf31bb0a3d02a64caf930">  793</a></span>&#160;<span class="preprocessor">#define     AT91C_SSC_START_EDGE_RF       ( 0x7 &lt;&lt; 8 )   </span><span class="comment">/* (SSC) Detection of any edge on RF input */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00794"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a7fbcc0ca211fd65164db6e7f2b8e1db4">  794</a></span>&#160;<span class="preprocessor">#define     AT91C_SSC_START_0             ( 0x8 &lt;&lt; 8 )   </span><span class="comment">/* (SSC) Compare 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00795"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a5569537b412903515f8f6b574b397985">  795</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_STOP                    ( 0x1 &lt;&lt; 12 )  </span><span class="comment">/* (SSC) Receive Stop Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00796"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ae897a18834e6b5310681703fc3c43255">  796</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_STTOUT                  ( 0x1 &lt;&lt; 15 )  </span><span class="comment">/* (SSC) Receive/Transmit Start Output Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00797"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a8a4c629d363ed4f14b05873023f65242">  797</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_STTDLY                  ( 0xFF &lt;&lt; 16 ) </span><span class="comment">/* (SSC) Receive/Transmit Start Delay */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00798"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a5591a1d593f1a8cb1a37a02ed1f118dd">  798</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_PERIOD                  ( 0xFF &lt;&lt; 24 ) </span><span class="comment">/* (SSC) Receive/Transmit Period Divider Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;<span class="comment">/* -------- SSC_RFMR : (SSC Offset: 0x14) SSC Receive Frame Mode Register -------- */</span></div>
<div class="line"><a name="l00800"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aebfe3d53df7cd7457d21b8e7f577031e">  800</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_DATLEN                  ( 0x1F &lt;&lt; 0 )  </span><span class="comment">/* (SSC) Data Length */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00801"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a041f3a41034bc6b75137170b81747d0c">  801</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_LOOP                    ( 0x1 &lt;&lt; 5 )   </span><span class="comment">/* (SSC) Loop Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00802"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a934f2e5cc17964df08cf48c89913bfbe">  802</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_MSBF                    ( 0x1 &lt;&lt; 7 )   </span><span class="comment">/* (SSC) Most Significant Bit First */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00803"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#acc9a2e81348cda02f7ebd988a44a2453">  803</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_DATNB                   ( 0xF &lt;&lt; 8 )   </span><span class="comment">/* (SSC) Data Number per Frame */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00804"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a6583880582b7d73e3f014e218b83e844">  804</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_FSLEN                   ( 0xF &lt;&lt; 16 )  </span><span class="comment">/* (SSC) Receive/Transmit Frame Sync length */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00805"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aebae2d8d8c6dfda036da6c983c553a24">  805</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_FSOS                    ( 0x7 &lt;&lt; 20 )  </span><span class="comment">/* (SSC) Receive/Transmit Frame Sync Output Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00806"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a5ed0c5f75224acc7fc446a37bab08047">  806</a></span>&#160;<span class="preprocessor">#define     AT91C_SSC_FSOS_NONE           ( 0x0 &lt;&lt; 20 )  </span><span class="comment">/* (SSC) Selected Receive/Transmit Frame Sync Signal: None RK pin Input-only */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00807"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a27e019b859556184fb783c6efd30b8b1">  807</a></span>&#160;<span class="preprocessor">#define     AT91C_SSC_FSOS_NEGATIVE       ( 0x1 &lt;&lt; 20 )  </span><span class="comment">/* (SSC) Selected Receive/Transmit Frame Sync Signal: Negative Pulse */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00808"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a57270f9a9cc51b04afb30086fa4a3bb7">  808</a></span>&#160;<span class="preprocessor">#define     AT91C_SSC_FSOS_POSITIVE       ( 0x2 &lt;&lt; 20 )  </span><span class="comment">/* (SSC) Selected Receive/Transmit Frame Sync Signal: Positive Pulse */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00809"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ae16b1194e6d76a21e5842a168ce60c67">  809</a></span>&#160;<span class="preprocessor">#define     AT91C_SSC_FSOS_LOW            ( 0x3 &lt;&lt; 20 )  </span><span class="comment">/* (SSC) Selected Receive/Transmit Frame Sync Signal: Driver Low during data transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00810"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a010d88ba3e69717538818da4e93da453">  810</a></span>&#160;<span class="preprocessor">#define     AT91C_SSC_FSOS_HIGH           ( 0x4 &lt;&lt; 20 )  </span><span class="comment">/* (SSC) Selected Receive/Transmit Frame Sync Signal: Driver High during data transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00811"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a22f83ee68e0dd03aa8175a4a2c6ee48c">  811</a></span>&#160;<span class="preprocessor">#define     AT91C_SSC_FSOS_TOGGLE         ( 0x5 &lt;&lt; 20 )  </span><span class="comment">/* (SSC) Selected Receive/Transmit Frame Sync Signal: Toggling at each start of data transfer */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00812"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#abb16b227b07b73970fc7643a8e2c2677">  812</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_FSEDGE                  ( 0x1 &lt;&lt; 24 )  </span><span class="comment">/* (SSC) Frame Sync Edge Detection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;<span class="comment">/* -------- SSC_TCMR : (SSC Offset: 0x18) SSC Transmit Clock Mode Register -------- */</span></div>
<div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;<span class="comment">/* -------- SSC_TFMR : (SSC Offset: 0x1c) SSC Transmit Frame Mode Register -------- */</span></div>
<div class="line"><a name="l00815"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#abffd823a26b0bdc8736d168b7b29b2ae">  815</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_DATDEF                  ( 0x1 &lt;&lt; 5 )  </span><span class="comment">/* (SSC) Data Default Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00816"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a928cb94b3d4345577eb71a0384f1e2b1">  816</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_FSDEN                   ( 0x1 &lt;&lt; 23 ) </span><span class="comment">/* (SSC) Frame Sync Data Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;<span class="comment">/* -------- SSC_SR : (SSC Offset: 0x40) SSC Status Register -------- */</span></div>
<div class="line"><a name="l00818"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#afa0220dcd9f6cb602a72e0c594589c6b">  818</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_TXRDY                   ( 0x1 &lt;&lt; 0 )  </span><span class="comment">/* (SSC) Transmit Ready */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00819"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a3e83e20c81520ec24b1f2d58a623410b">  819</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_TXEMPTY                 ( 0x1 &lt;&lt; 1 )  </span><span class="comment">/* (SSC) Transmit Empty */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00820"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a94576c033a97680baef94a239ff51457">  820</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_ENDTX                   ( 0x1 &lt;&lt; 2 )  </span><span class="comment">/* (SSC) End Of Transmission */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00821"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a79bb1798c375e73a0ee053722fa6b9b6">  821</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_TXBUFE                  ( 0x1 &lt;&lt; 3 )  </span><span class="comment">/* (SSC) Transmit Buffer Empty */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00822"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a0943564de8f25d715a60277a1138ef85">  822</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_RXRDY                   ( 0x1 &lt;&lt; 4 )  </span><span class="comment">/* (SSC) Receive Ready */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00823"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a97cb0b39454b8384237dbd20a3d280d7">  823</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_OVRUN                   ( 0x1 &lt;&lt; 5 )  </span><span class="comment">/* (SSC) Receive Overrun */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00824"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a9f6a5f61fd3b42b7dada79d281d1cca8">  824</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_ENDRX                   ( 0x1 &lt;&lt; 6 )  </span><span class="comment">/* (SSC) End of Reception */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00825"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a89870caf2f23d997e01a5b7f61b09261">  825</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_RXBUFF                  ( 0x1 &lt;&lt; 7 )  </span><span class="comment">/* (SSC) Receive Buffer Full */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00826"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#af12d779a3a97b54a9dcb8c08a0b8bc71">  826</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_CP0                     ( 0x1 &lt;&lt; 8 )  </span><span class="comment">/* (SSC) Compare 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00827"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a47ebd15a43cbe3848b93b5eb63c5fb6b">  827</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_CP1                     ( 0x1 &lt;&lt; 9 )  </span><span class="comment">/* (SSC) Compare 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00828"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a00b33f71ce89a3d1482901b72a4b020f">  828</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_TXSYN                   ( 0x1 &lt;&lt; 10 ) </span><span class="comment">/* (SSC) Transmit Sync */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00829"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#adf5fa0d604e3edb42ac7dff9fd8d172a">  829</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_RXSYN                   ( 0x1 &lt;&lt; 11 ) </span><span class="comment">/* (SSC) Receive Sync */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00830"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ab5ed21f902c53a28156aef969036856c">  830</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_TXENA                   ( 0x1 &lt;&lt; 16 ) </span><span class="comment">/* (SSC) Transmit Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00831"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a8c6cc1f5eda5e84ed1b5030f90de8c55">  831</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_RXENA                   ( 0x1 &lt;&lt; 17 ) </span><span class="comment">/* (SSC) Receive Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;<span class="comment">/* -------- SSC_IER : (SSC Offset: 0x44) SSC Interrupt Enable Register -------- */</span></div>
<div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;<span class="comment">/* -------- SSC_IDR : (SSC Offset: 0x48) SSC Interrupt Disable Register -------- */</span></div>
<div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;<span class="comment">/* -------- SSC_IMR : (SSC Offset: 0x4c) SSC Interrupt Mask Register -------- */</span></div>
<div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160; </div>
<div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;<span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;<span class="comment">/*              SOFTWARE API DEFINITION  FOR Usart */</span></div>
<div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;<span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;<span class="comment">/* *** Register offset in AT91S_USART structure *** */</span></div>
<div class="line"><a name="l00840"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a1e167eda2ee18b471b374bcb1a097951">  840</a></span>&#160;<span class="preprocessor">#define US_CR                            ( 0 )         </span><span class="comment">/* Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00841"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a899b8039a83770823199dea65fb57b46">  841</a></span>&#160;<span class="preprocessor">#define US_MR                            ( 4 )         </span><span class="comment">/* Mode Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00842"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#affba74cfda7792045b1a473edbe2c1bf">  842</a></span>&#160;<span class="preprocessor">#define US_IER                           ( 8 )         </span><span class="comment">/* Interrupt Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00843"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a8b4dfee7087421aa962366899b560e91">  843</a></span>&#160;<span class="preprocessor">#define US_IDR                           ( 12 )        </span><span class="comment">/* Interrupt Disable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00844"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aecb5fc84bc8460871d70435a82959efb">  844</a></span>&#160;<span class="preprocessor">#define US_IMR                           ( 16 )        </span><span class="comment">/* Interrupt Mask Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00845"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a0f69cf550a56da11e972b20e36271aca">  845</a></span>&#160;<span class="preprocessor">#define US_CSR                           ( 20 )        </span><span class="comment">/* Channel Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00846"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ab3e732c83f7f5f9e16e23354c184e9b7">  846</a></span>&#160;<span class="preprocessor">#define US_RHR                           ( 24 )        </span><span class="comment">/* Receiver Holding Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00847"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a54c5ece60eafc031238f8fc9dc4a7d5e">  847</a></span>&#160;<span class="preprocessor">#define US_THR                           ( 28 )        </span><span class="comment">/* Transmitter Holding Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00848"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ae9a286387610d87e35bb5847652fb6ad">  848</a></span>&#160;<span class="preprocessor">#define US_BRGR                          ( 32 )        </span><span class="comment">/* Baud Rate Generator Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00849"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#afdaf4c0fe60a3d7d14bf4bc654550cc9">  849</a></span>&#160;<span class="preprocessor">#define US_RTOR                          ( 36 )        </span><span class="comment">/* Receiver Time-out Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00850"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a591f252a22d153ccbaacd94b5b01a012">  850</a></span>&#160;<span class="preprocessor">#define US_TTGR                          ( 40 )        </span><span class="comment">/* Transmitter Time-guard Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00851"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aa1b91c9fea1e279fa0365fbfcefd0aa4">  851</a></span>&#160;<span class="preprocessor">#define US_FIDI                          ( 64 )        </span><span class="comment">/* FI_DI_Ratio Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00852"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ada84a90038c809f27e19a3c105c20e2d">  852</a></span>&#160;<span class="preprocessor">#define US_NER                           ( 68 )        </span><span class="comment">/* Nb Errors Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00853"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a43abbb35fc16897aa77660575d59bec5">  853</a></span>&#160;<span class="preprocessor">#define US_XXR                           ( 72 )        </span><span class="comment">/* XON_XOFF Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00854"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a1d156ebb06a5d68a18cd3780fdbaabaf">  854</a></span>&#160;<span class="preprocessor">#define US_IF                            ( 76 )        </span><span class="comment">/* IRDA_FILTER Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00855"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a68d12f97ad0859499bb78abf865af626">  855</a></span>&#160;<span class="preprocessor">#define US_RPR                           ( 256 )       </span><span class="comment">/* Receive Pointer Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00856"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ae5ce6d247e18b2b0192005272ad3312d">  856</a></span>&#160;<span class="preprocessor">#define US_RCR                           ( 260 )       </span><span class="comment">/* Receive Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00857"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a1f6639380d59761cac4f97df90271e9a">  857</a></span>&#160;<span class="preprocessor">#define US_TPR                           ( 264 )       </span><span class="comment">/* Transmit Pointer Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00858"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a6f92e9b05ffef324bea116d815c74f6c">  858</a></span>&#160;<span class="preprocessor">#define US_TCR                           ( 268 )       </span><span class="comment">/* Transmit Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00859"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a006a5374eeaa2ed9b9aa4b1119f21fad">  859</a></span>&#160;<span class="preprocessor">#define US_RNPR                          ( 272 )       </span><span class="comment">/* Receive Next Pointer Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00860"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a0380c0bd7654ecbb4811482ff36384ff">  860</a></span>&#160;<span class="preprocessor">#define US_RNCR                          ( 276 )       </span><span class="comment">/* Receive Next Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00861"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aab08d8c7c5c0b01f1f2d6757f14a5771">  861</a></span>&#160;<span class="preprocessor">#define US_TNPR                          ( 280 )       </span><span class="comment">/* Transmit Next Pointer Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00862"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a29d749ac4f1714aef984221b3ddd3830">  862</a></span>&#160;<span class="preprocessor">#define US_TNCR                          ( 284 )       </span><span class="comment">/* Transmit Next Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00863"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aabe9fdc75c730b556f93a3e74db98509">  863</a></span>&#160;<span class="preprocessor">#define US_PTCR                          ( 288 )       </span><span class="comment">/* PDC Transfer Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00864"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#afa594ea4daade936659cf519753f1fdb">  864</a></span>&#160;<span class="preprocessor">#define US_PTSR                          ( 292 )       </span><span class="comment">/* PDC Transfer Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;<span class="comment">/* -------- US_CR : (USART Offset: 0x0) Debug Unit Control Register -------- */</span></div>
<div class="line"><a name="l00866"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ad6068f29012e7e34052e5fe9e4a22249">  866</a></span>&#160;<span class="preprocessor">#define AT91C_US_RSTSTA                  ( 0x1 &lt;&lt; 8 )  </span><span class="comment">/* (USART) Reset Status Bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00867"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a667a687bad11763e128d9d03f7872462">  867</a></span>&#160;<span class="preprocessor">#define AT91C_US_STTBRK                  ( 0x1 &lt;&lt; 9 )  </span><span class="comment">/* (USART) Start Break */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00868"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a34fbaef25acd1b86017f2969bc0af0c4">  868</a></span>&#160;<span class="preprocessor">#define AT91C_US_STPBRK                  ( 0x1 &lt;&lt; 10 ) </span><span class="comment">/* (USART) Stop Break */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00869"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a9bdbe4c51ea6128f03e65e4fe693b68c">  869</a></span>&#160;<span class="preprocessor">#define AT91C_US_STTTO                   ( 0x1 &lt;&lt; 11 ) </span><span class="comment">/* (USART) Start Time-out */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00870"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aee64c1f2590ee543e81b7a5f11bbda12">  870</a></span>&#160;<span class="preprocessor">#define AT91C_US_SENDA                   ( 0x1 &lt;&lt; 12 ) </span><span class="comment">/* (USART) Send Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00871"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a9696b5b211bed0957e0ce3fbb407e13b">  871</a></span>&#160;<span class="preprocessor">#define AT91C_US_RSTIT                   ( 0x1 &lt;&lt; 13 ) </span><span class="comment">/* (USART) Reset Iterations */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00872"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a7a9ec9ae8d3b8647cb0387535fe99878">  872</a></span>&#160;<span class="preprocessor">#define AT91C_US_RSTNACK                 ( 0x1 &lt;&lt; 14 ) </span><span class="comment">/* (USART) Reset Non Acknowledge */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00873"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a83f36ddece1b0f57d3c165b281c2a457">  873</a></span>&#160;<span class="preprocessor">#define AT91C_US_RETTO                   ( 0x1 &lt;&lt; 15 ) </span><span class="comment">/* (USART) Rearm Time-out */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00874"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aa8ff739ad732697c1e4b776f38d343ef">  874</a></span>&#160;<span class="preprocessor">#define AT91C_US_DTREN                   ( 0x1 &lt;&lt; 16 ) </span><span class="comment">/* (USART) Data Terminal ready Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00875"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a7e4bbffdbca1888ee3c9b9f5ab2bea6e">  875</a></span>&#160;<span class="preprocessor">#define AT91C_US_DTRDIS                  ( 0x1 &lt;&lt; 17 ) </span><span class="comment">/* (USART) Data Terminal ready Disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00876"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#afa2f776efe032418af98b643ffb3f8e3">  876</a></span>&#160;<span class="preprocessor">#define AT91C_US_RTSEN                   ( 0x1 &lt;&lt; 18 ) </span><span class="comment">/* (USART) Request to Send enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00877"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a211282d443fd0b66b9aeb52269bf8a19">  877</a></span>&#160;<span class="preprocessor">#define AT91C_US_RTSDIS                  ( 0x1 &lt;&lt; 19 ) </span><span class="comment">/* (USART) Request to Send Disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;<span class="comment">/* -------- US_MR : (USART Offset: 0x4) Debug Unit Mode Register -------- */</span></div>
<div class="line"><a name="l00879"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a54b74c8e47f7ab03edb6f2fa771bb8c9">  879</a></span>&#160;<span class="preprocessor">#define AT91C_US_USMODE                  ( 0xF &lt;&lt; 0 )  </span><span class="comment">/* (USART) Usart mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00880"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aedc8f1da3d47745d56ae7a94c9900e53">  880</a></span>&#160;<span class="preprocessor">#define     AT91C_US_USMODE_NORMAL       ( 0x0 )       </span><span class="comment">/* (USART) Normal */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00881"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a08841e157236369a9878ee21539c937a">  881</a></span>&#160;<span class="preprocessor">#define     AT91C_US_USMODE_RS485        ( 0x1 )       </span><span class="comment">/* (USART) RS485 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00882"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aff13736853d74e95c9bdf99b4d1d50c2">  882</a></span>&#160;<span class="preprocessor">#define     AT91C_US_USMODE_HWHSH        ( 0x2 )       </span><span class="comment">/* (USART) Hardware Handshaking */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00883"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a4785752b1bad8fdd33e9e2e211deb4ad">  883</a></span>&#160;<span class="preprocessor">#define     AT91C_US_USMODE_MODEM        ( 0x3 )       </span><span class="comment">/* (USART) Modem */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00884"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a485a64212cf24e677c95d32e0bf77bf4">  884</a></span>&#160;<span class="preprocessor">#define     AT91C_US_USMODE_ISO7816_0    ( 0x4 )       </span><span class="comment">/* (USART) ISO7816 protocol: T = 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00885"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a426462a8b108ad93aeee66c233ef7cfe">  885</a></span>&#160;<span class="preprocessor">#define     AT91C_US_USMODE_ISO7816_1    ( 0x6 )       </span><span class="comment">/* (USART) ISO7816 protocol: T = 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00886"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ac312d738280e765e9889e11981230bec">  886</a></span>&#160;<span class="preprocessor">#define     AT91C_US_USMODE_IRDA         ( 0x8 )       </span><span class="comment">/* (USART) IrDA */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00887"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a1ef61ea6cfc34a336b371add0d0e7bce">  887</a></span>&#160;<span class="preprocessor">#define     AT91C_US_USMODE_SWHSH        ( 0xC )       </span><span class="comment">/* (USART) Software Handshaking */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00888"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ab954e9525e22961efd5283060bf8c26e">  888</a></span>&#160;<span class="preprocessor">#define AT91C_US_CLKS                    ( 0x3 &lt;&lt; 4 )  </span><span class="comment">/* (USART) Clock Selection (Baud Rate generator Input Clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00889"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a96988c1c28f85099e88679fdc389b02f">  889</a></span>&#160;<span class="preprocessor">#define     AT91C_US_CLKS_CLOCK          ( 0x0 &lt;&lt; 4 )  </span><span class="comment">/* (USART) Clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00890"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#af59a5002bd0b6b0b544fea38b48d6df6">  890</a></span>&#160;<span class="preprocessor">#define     AT91C_US_CLKS_FDIV1          ( 0x1 &lt;&lt; 4 )  </span><span class="comment">/* (USART) fdiv1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00891"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a4d4ac43a530645d31920ab7a0e97656d">  891</a></span>&#160;<span class="preprocessor">#define     AT91C_US_CLKS_SLOW           ( 0x2 &lt;&lt; 4 )  </span><span class="comment">/* (USART) slow_clock (ARM) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00892"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a739f61b8aac76af08dc42b3af9505abd">  892</a></span>&#160;<span class="preprocessor">#define     AT91C_US_CLKS_EXT            ( 0x3 &lt;&lt; 4 )  </span><span class="comment">/* (USART) External (SCK) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00893"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a622f82c943fbb8dbe30d8c482ac27b8a">  893</a></span>&#160;<span class="preprocessor">#define AT91C_US_CHRL                    ( 0x3 &lt;&lt; 6 )  </span><span class="comment">/* (USART) Clock Selection (Baud Rate generator Input Clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00894"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a330e29f7f16295c2b25853dad22c87f7">  894</a></span>&#160;<span class="preprocessor">#define     AT91C_US_CHRL_5_BITS         ( 0x0 &lt;&lt; 6 )  </span><span class="comment">/* (USART) Character Length: 5 bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00895"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a8a05bbd1b8cd25765a81934f73e07e55">  895</a></span>&#160;<span class="preprocessor">#define     AT91C_US_CHRL_6_BITS         ( 0x1 &lt;&lt; 6 )  </span><span class="comment">/* (USART) Character Length: 6 bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00896"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a5f7c2375932edf30a8c807edbd43c8a1">  896</a></span>&#160;<span class="preprocessor">#define     AT91C_US_CHRL_7_BITS         ( 0x2 &lt;&lt; 6 )  </span><span class="comment">/* (USART) Character Length: 7 bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00897"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a24e961af79b1cf5bdd081e542fb0a68c">  897</a></span>&#160;<span class="preprocessor">#define     AT91C_US_CHRL_8_BITS         ( 0x3 &lt;&lt; 6 )  </span><span class="comment">/* (USART) Character Length: 8 bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00898"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a6742d5c71293dcf214b58d02f5204ed5">  898</a></span>&#160;<span class="preprocessor">#define AT91C_US_SYNC                    ( 0x1 &lt;&lt; 8 )  </span><span class="comment">/* (USART) Synchronous Mode Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00899"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a4e801e6efe31b19ce0259d2bc7d9bb75">  899</a></span>&#160;<span class="preprocessor">#define AT91C_US_NBSTOP                  ( 0x3 &lt;&lt; 12 ) </span><span class="comment">/* (USART) Number of Stop bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00900"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ae6197043098a1d7254e57377a20a6d1d">  900</a></span>&#160;<span class="preprocessor">#define     AT91C_US_NBSTOP_1_BIT        ( 0x0 &lt;&lt; 12 ) </span><span class="comment">/* (USART) 1 stop bit */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00901"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aab8436d580c1da51295b1a12ab1475b4">  901</a></span>&#160;<span class="preprocessor">#define     AT91C_US_NBSTOP_15_BIT       ( 0x1 &lt;&lt; 12 ) </span><span class="comment">/* (USART) Asynchronous (SYNC=0) 2 stop bits Synchronous (SYNC=1) 2 stop bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00902"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#af7368a739bd3b1d9eb2376ec66b549da">  902</a></span>&#160;<span class="preprocessor">#define     AT91C_US_NBSTOP_2_BIT        ( 0x2 &lt;&lt; 12 ) </span><span class="comment">/* (USART) 2 stop bits */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00903"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a931e762d6ef61bb5a32327f5c9cec346">  903</a></span>&#160;<span class="preprocessor">#define AT91C_US_MSBF                    ( 0x1 &lt;&lt; 16 ) </span><span class="comment">/* (USART) Bit Order */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00904"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#af875fd0e9ab43cb42bc2c7a3223f38af">  904</a></span>&#160;<span class="preprocessor">#define AT91C_US_MODE9                   ( 0x1 &lt;&lt; 17 ) </span><span class="comment">/* (USART) 9-bit Character length */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00905"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a8b3a1cb2f1fb38f2ea4fee9fb0c3b72b">  905</a></span>&#160;<span class="preprocessor">#define AT91C_US_CKLO                    ( 0x1 &lt;&lt; 18 ) </span><span class="comment">/* (USART) Clock Output Select */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00906"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a257c98ad8375c37549893754d71d847d">  906</a></span>&#160;<span class="preprocessor">#define AT91C_US_OVER                    ( 0x1 &lt;&lt; 19 ) </span><span class="comment">/* (USART) Over Sampling Mode */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00907"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ad19157e5761a347dc97cf7f7fb99db41">  907</a></span>&#160;<span class="preprocessor">#define AT91C_US_INACK                   ( 0x1 &lt;&lt; 20 ) </span><span class="comment">/* (USART) Inhibit Non Acknowledge */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00908"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a6ac6073d3ebf2a9a96cae6a2153b9578">  908</a></span>&#160;<span class="preprocessor">#define AT91C_US_DSNACK                  ( 0x1 &lt;&lt; 21 ) </span><span class="comment">/* (USART) Disable Successive NACK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00909"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a3f33466540b1af26616115483dadc50a">  909</a></span>&#160;<span class="preprocessor">#define AT91C_US_MAX_ITER                ( 0x1 &lt;&lt; 24 ) </span><span class="comment">/* (USART) Number of Repetitions */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00910"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a6dc21a41ebf3aa87e150902b2ec26f80">  910</a></span>&#160;<span class="preprocessor">#define AT91C_US_FILTER                  ( 0x1 &lt;&lt; 28 ) </span><span class="comment">/* (USART) Receive Line Filter */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;<span class="comment">/* -------- US_IER : (USART Offset: 0x8) Debug Unit Interrupt Enable Register -------- */</span></div>
<div class="line"><a name="l00912"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a2ec4bfa2ed1550ba194557620bb0e2f9">  912</a></span>&#160;<span class="preprocessor">#define AT91C_US_RXBRK                   ( 0x1 &lt;&lt; 2 )  </span><span class="comment">/* (USART) Break Received/End of Break */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00913"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a5f33b22453ba10500116bee8cd01bb11">  913</a></span>&#160;<span class="preprocessor">#define AT91C_US_TIMEOUT                 ( 0x1 &lt;&lt; 8 )  </span><span class="comment">/* (USART) Receiver Time-out */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00914"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a55202f99005121a026698260e1fcc7a2">  914</a></span>&#160;<span class="preprocessor">#define AT91C_US_ITERATION               ( 0x1 &lt;&lt; 10 ) </span><span class="comment">/* (USART) Max number of Repetitions Reached */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00915"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a5b583db472780465fd7c12d56869e836">  915</a></span>&#160;<span class="preprocessor">#define AT91C_US_NACK                    ( 0x1 &lt;&lt; 13 ) </span><span class="comment">/* (USART) Non Acknowledge */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00916"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a8b12a4e70bafb2468ce3407cdc13ea02">  916</a></span>&#160;<span class="preprocessor">#define AT91C_US_RIIC                    ( 0x1 &lt;&lt; 16 ) </span><span class="comment">/* (USART) Ring INdicator Input Change Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00917"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a500e29def8da7d0b281cf72e32d8e26b">  917</a></span>&#160;<span class="preprocessor">#define AT91C_US_DSRIC                   ( 0x1 &lt;&lt; 17 ) </span><span class="comment">/* (USART) Data Set Ready Input Change Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00918"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#af59df6b9a33fefc9b38335560957ed38">  918</a></span>&#160;<span class="preprocessor">#define AT91C_US_DCDIC                   ( 0x1 &lt;&lt; 18 ) </span><span class="comment">/* (USART) Data Carrier Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00919"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a1db34685cd82e7afb8a05927f7ad35aa">  919</a></span>&#160;<span class="preprocessor">#define AT91C_US_CTSIC                   ( 0x1 &lt;&lt; 19 ) </span><span class="comment">/* (USART) Clear To Send Input Change Flag */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;<span class="comment">/* -------- US_IDR : (USART Offset: 0xc) Debug Unit Interrupt Disable Register -------- */</span></div>
<div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;<span class="comment">/* -------- US_IMR : (USART Offset: 0x10) Debug Unit Interrupt Mask Register -------- */</span></div>
<div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;<span class="comment">/* -------- US_CSR : (USART Offset: 0x14) Debug Unit Channel Status Register -------- */</span></div>
<div class="line"><a name="l00923"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a78aad73d3d671a4b4835ab8de978e454">  923</a></span>&#160;<span class="preprocessor">#define AT91C_US_RI     ( 0x1 &lt;&lt; 20 )         </span><span class="comment">/* (USART) Image of RI Input */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00924"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aa175adb7c1f19272e1f480ce6010928f">  924</a></span>&#160;<span class="preprocessor">#define AT91C_US_DSR    ( 0x1 &lt;&lt; 21 )         </span><span class="comment">/* (USART) Image of DSR Input */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00925"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a6c2a1ad3ab3043766411bb50e7e6a50b">  925</a></span>&#160;<span class="preprocessor">#define AT91C_US_DCD    ( 0x1 &lt;&lt; 22 )         </span><span class="comment">/* (USART) Image of DCD Input */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00926"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a868e34a72467f269d9f054922b08b669">  926</a></span>&#160;<span class="preprocessor">#define AT91C_US_CTS    ( 0x1 &lt;&lt; 23 )         </span><span class="comment">/* (USART) Image of CTS Input */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160; </div>
<div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;<span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;<span class="comment">/*              SOFTWARE API DEFINITION  FOR Two-wire Interface */</span></div>
<div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;<span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;<span class="comment">/* *** Register offset in AT91S_TWI structure *** */</span></div>
<div class="line"><a name="l00932"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a02b3d1b1a042abb22c9de7bb29298911">  932</a></span>&#160;<span class="preprocessor">#define TWI_CR                         ( 0 )          </span><span class="comment">/* Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00933"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ad8d84be2df06ad45ecf3542a47af9ba1">  933</a></span>&#160;<span class="preprocessor">#define TWI_MMR                        ( 4 )          </span><span class="comment">/* Master Mode Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00934"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a4945f5cccad93021240ab34b889c0a6e">  934</a></span>&#160;<span class="preprocessor">#define TWI_SMR                        ( 8 )          </span><span class="comment">/* Slave Mode Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00935"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a8bead1fd15629dfaa03bcecaed7bd805">  935</a></span>&#160;<span class="preprocessor">#define TWI_IADR                       ( 12 )         </span><span class="comment">/* Internal Address Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00936"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ab596a5d1047574a8e0e6f28af3819bbd">  936</a></span>&#160;<span class="preprocessor">#define TWI_CWGR                       ( 16 )         </span><span class="comment">/* Clock Waveform Generator Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00937"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ace05219303a4d04f60d0667e05cc203a">  937</a></span>&#160;<span class="preprocessor">#define TWI_SR                         ( 32 )         </span><span class="comment">/* Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00938"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#acd0b43819e666d118cc878ded56bb806">  938</a></span>&#160;<span class="preprocessor">#define TWI_IER                        ( 36 )         </span><span class="comment">/* Interrupt Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00939"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a3b24e0af67309bddaf69254fc506d5b3">  939</a></span>&#160;<span class="preprocessor">#define TWI_IDR                        ( 40 )         </span><span class="comment">/* Interrupt Disable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00940"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a628dad2c0cd19a9ead7e62d30d5f0468">  940</a></span>&#160;<span class="preprocessor">#define TWI_IMR                        ( 44 )         </span><span class="comment">/* Interrupt Mask Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00941"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a10ec126222ab67b1b0d4d45a12bfce86">  941</a></span>&#160;<span class="preprocessor">#define TWI_RHR                        ( 48 )         </span><span class="comment">/* Receive Holding Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00942"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a4b03a7b68ca09ea527c41c27eb79b885">  942</a></span>&#160;<span class="preprocessor">#define TWI_THR                        ( 52 )         </span><span class="comment">/* Transmit Holding Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;<span class="comment">/* -------- TWI_CR : (TWI Offset: 0x0) TWI Control Register -------- */</span></div>
<div class="line"><a name="l00944"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a65d3781517ef6df35e4858dc60370c6d">  944</a></span>&#160;<span class="preprocessor">#define AT91C_TWI_START                ( 0x1 &lt;&lt; 0 )   </span><span class="comment">/* (TWI) Send a START Condition */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00945"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a5e464d6e72b1bb1c919dc94f5a4e9a19">  945</a></span>&#160;<span class="preprocessor">#define AT91C_TWI_STOP                 ( 0x1 &lt;&lt; 1 )   </span><span class="comment">/* (TWI) Send a STOP Condition */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00946"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a57e54d515cf6271cb8c3370cb6f2decb">  946</a></span>&#160;<span class="preprocessor">#define AT91C_TWI_MSEN                 ( 0x1 &lt;&lt; 2 )   </span><span class="comment">/* (TWI) TWI Master Transfer Enabled */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00947"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a9164ccbd0f08ec84953f634aff3b4c54">  947</a></span>&#160;<span class="preprocessor">#define AT91C_TWI_MSDIS                ( 0x1 &lt;&lt; 3 )   </span><span class="comment">/* (TWI) TWI Master Transfer Disabled */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00948"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#afe66acdbf666e8e581d9007f5a803bdc">  948</a></span>&#160;<span class="preprocessor">#define AT91C_TWI_SVEN                 ( 0x1 &lt;&lt; 4 )   </span><span class="comment">/* (TWI) TWI Slave Transfer Enabled */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00949"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a19a1bc51faa9156071e5a5c54e8d5de4">  949</a></span>&#160;<span class="preprocessor">#define AT91C_TWI_SVDIS                ( 0x1 &lt;&lt; 5 )   </span><span class="comment">/* (TWI) TWI Slave Transfer Disabled */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00950"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a062994c3d4283286adf67c183dbee328">  950</a></span>&#160;<span class="preprocessor">#define AT91C_TWI_SWRST                ( 0x1 &lt;&lt; 7 )   </span><span class="comment">/* (TWI) Software Reset */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;<span class="comment">/* -------- TWI_MMR : (TWI Offset: 0x4) TWI Master Mode Register -------- */</span></div>
<div class="line"><a name="l00952"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a1f25cd146fba43daf62840aea54c34aa">  952</a></span>&#160;<span class="preprocessor">#define AT91C_TWI_IADRSZ               ( 0x3 &lt;&lt; 8 )   </span><span class="comment">/* (TWI) Internal Device Address Size */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00953"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a4c065357c9430fa52f135d653b243ee3">  953</a></span>&#160;<span class="preprocessor">#define     AT91C_TWI_IADRSZ_NO        ( 0x0 &lt;&lt; 8 )   </span><span class="comment">/* (TWI) No internal device address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00954"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a5268dfd7f7bdcee41e811b5c90ce4c3f">  954</a></span>&#160;<span class="preprocessor">#define     AT91C_TWI_IADRSZ_1_BYTE    ( 0x1 &lt;&lt; 8 )   </span><span class="comment">/* (TWI) One-byte internal device address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00955"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a690289c1337ae72208f79d00d11f51f2">  955</a></span>&#160;<span class="preprocessor">#define     AT91C_TWI_IADRSZ_2_BYTE    ( 0x2 &lt;&lt; 8 )   </span><span class="comment">/* (TWI) Two-byte internal device address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00956"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a26d31e1aaffcdb5383f9ad995e757ce8">  956</a></span>&#160;<span class="preprocessor">#define     AT91C_TWI_IADRSZ_3_BYTE    ( 0x3 &lt;&lt; 8 )   </span><span class="comment">/* (TWI) Three-byte internal device address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00957"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#adb131e2f68f4b950a176ac7e436d2378">  957</a></span>&#160;<span class="preprocessor">#define AT91C_TWI_MREAD                ( 0x1 &lt;&lt; 12 )  </span><span class="comment">/* (TWI) Master Read Direction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00958"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#af3d4421d7e164c2e7be47890f9701d2f">  958</a></span>&#160;<span class="preprocessor">#define AT91C_TWI_DADR                 ( 0x7F &lt;&lt; 16 ) </span><span class="comment">/* (TWI) Device Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;<span class="comment">/* -------- TWI_SMR : (TWI Offset: 0x8) TWI Slave Mode Register -------- */</span></div>
<div class="line"><a name="l00960"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a7f512215c92bc5ea854cc51c9a170ab5">  960</a></span>&#160;<span class="preprocessor">#define AT91C_TWI_SADR                 ( 0x7F &lt;&lt; 16 ) </span><span class="comment">/* (TWI) Slave Device Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;<span class="comment">/* -------- TWI_CWGR : (TWI Offset: 0x10) TWI Clock Waveform Generator Register -------- */</span></div>
<div class="line"><a name="l00962"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a8ca43517fea8374f62e0e9e356dcf851">  962</a></span>&#160;<span class="preprocessor">#define AT91C_TWI_CLDIV                ( 0xFF &lt;&lt; 0 )  </span><span class="comment">/* (TWI) Clock Low Divider */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00963"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a1bd7d67abfe3f76283cc892ec6de333d">  963</a></span>&#160;<span class="preprocessor">#define AT91C_TWI_CHDIV                ( 0xFF &lt;&lt; 8 )  </span><span class="comment">/* (TWI) Clock High Divider */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00964"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a7825a75dd307f7fe4d31996276f8fa0d">  964</a></span>&#160;<span class="preprocessor">#define AT91C_TWI_CKDIV                ( 0x7 &lt;&lt; 16 )  </span><span class="comment">/* (TWI) Clock Divider */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;<span class="comment">/* -------- TWI_SR : (TWI Offset: 0x20) TWI Status Register -------- */</span></div>
<div class="line"><a name="l00966"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aae36af808d245102ba025846f22ab6d5">  966</a></span>&#160;<span class="preprocessor">#define AT91C_TWI_TXCOMP               ( 0x1 &lt;&lt; 0 )   </span><span class="comment">/* (TWI) Transmission Completed */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00967"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a5dc8759ecbd21842df75d82d1694c1a7">  967</a></span>&#160;<span class="preprocessor">#define AT91C_TWI_RXRDY                ( 0x1 &lt;&lt; 1 )   </span><span class="comment">/* (TWI) Receive holding register ReaDY */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00968"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a09539cd95a16cd31c083baa11a9131e2">  968</a></span>&#160;<span class="preprocessor">#define AT91C_TWI_TXRDY                ( 0x1 &lt;&lt; 2 )   </span><span class="comment">/* (TWI) Transmit holding register ReaDY */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00969"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ae93315290da18381b1030123a51087ca">  969</a></span>&#160;<span class="preprocessor">#define AT91C_TWI_SVREAD               ( 0x1 &lt;&lt; 3 )   </span><span class="comment">/* (TWI) Slave Read */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00970"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a08ac87f4e38a81b686c5d8f53a85e80f">  970</a></span>&#160;<span class="preprocessor">#define AT91C_TWI_SVACC                ( 0x1 &lt;&lt; 4 )   </span><span class="comment">/* (TWI) Slave Access */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00971"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a46c0ca13fe9aa5a2beb31f3784cd325b">  971</a></span>&#160;<span class="preprocessor">#define AT91C_TWI_GCACC                ( 0x1 &lt;&lt; 5 )   </span><span class="comment">/* (TWI) General Call Access */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00972"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a209a95835a9ac055170b6d99d4d9d2b5">  972</a></span>&#160;<span class="preprocessor">#define AT91C_TWI_OVRE                 ( 0x1 &lt;&lt; 6 )   </span><span class="comment">/* (TWI) Overrun Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00973"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a9d6fc48c612316cd17f298dea509a72c">  973</a></span>&#160;<span class="preprocessor">#define AT91C_TWI_UNRE                 ( 0x1 &lt;&lt; 7 )   </span><span class="comment">/* (TWI) Underrun Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00974"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a83fcbf48dfd5911539f04053f5945583">  974</a></span>&#160;<span class="preprocessor">#define AT91C_TWI_NACK                 ( 0x1 &lt;&lt; 8 )   </span><span class="comment">/* (TWI) Not Acknowledged */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00975"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a2870c21ac9a6659cbcc36008299f0aa7">  975</a></span>&#160;<span class="preprocessor">#define AT91C_TWI_ARBLST               ( 0x1 &lt;&lt; 9 )   </span><span class="comment">/* (TWI) Arbitration Lost */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;<span class="comment">/* -------- TWI_IER : (TWI Offset: 0x24) TWI Interrupt Enable Register -------- */</span></div>
<div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;<span class="comment">/* -------- TWI_IDR : (TWI Offset: 0x28) TWI Interrupt Disable Register -------- */</span></div>
<div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;<span class="comment">/* -------- TWI_IMR : (TWI Offset: 0x2c) TWI Interrupt Mask Register -------- */</span></div>
<div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160; </div>
<div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;<span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;<span class="comment">/*              SOFTWARE API DEFINITION  FOR Timer Counter Channel Interface */</span></div>
<div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;<span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;<span class="comment">/* *** Register offset in AT91S_TC structure *** */</span></div>
<div class="line"><a name="l00984"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a71d406d34e805c71199f5c52834c7653">  984</a></span>&#160;<span class="preprocessor">#define TC_CCR                                ( 0 )         </span><span class="comment">/* Channel Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00985"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#af7dbc159512d179e0a5fd0aa428f3951">  985</a></span>&#160;<span class="preprocessor">#define TC_CMR                                ( 4 )         </span><span class="comment">/* Channel Mode Register (Capture Mode / Waveform Mode) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00986"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a81c913378839f7a0f1f081cbbba60a31">  986</a></span>&#160;<span class="preprocessor">#define TC_CV                                 ( 16 )        </span><span class="comment">/* Counter Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00987"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a1c7785f1caaeb2fcaee737b65073ca57">  987</a></span>&#160;<span class="preprocessor">#define TC_RA                                 ( 20 )        </span><span class="comment">/* Register A */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00988"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#af113ceccd1e0ef440fc3b5f9237e530a">  988</a></span>&#160;<span class="preprocessor">#define TC_RB                                 ( 24 )        </span><span class="comment">/* Register B */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00989"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a8db28618289fd7cb91d4fd7825d9e55c">  989</a></span>&#160;<span class="preprocessor">#define TC_RC                                 ( 28 )        </span><span class="comment">/* Register C */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00990"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a988949bd59bf5b18614cba860a19ade5">  990</a></span>&#160;<span class="preprocessor">#define TC_SR                                 ( 32 )        </span><span class="comment">/* Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00991"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ab85081339ec947e661845897d34c4e87">  991</a></span>&#160;<span class="preprocessor">#define TC_IER                                ( 36 )        </span><span class="comment">/* Interrupt Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00992"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a06653023ddc4b6bbd5ba51f1c314b592">  992</a></span>&#160;<span class="preprocessor">#define TC_IDR                                ( 40 )        </span><span class="comment">/* Interrupt Disable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00993"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a1e2f1ea8966581e856ad0eda55650a8b">  993</a></span>&#160;<span class="preprocessor">#define TC_IMR                                ( 44 )        </span><span class="comment">/* Interrupt Mask Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;<span class="comment">/* -------- TC_CCR : (TC Offset: 0x0) TC Channel Control Register -------- */</span></div>
<div class="line"><a name="l00995"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#af1a6dfe8007f114c92f9a3cd3c5cf340">  995</a></span>&#160;<span class="preprocessor">#define AT91C_TC_CLKEN                        ( 0x1 &lt;&lt; 0 )  </span><span class="comment">/* (TC) Counter Clock Enable Command */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00996"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#abeeab439eaca14b7c407eacef297ac5e">  996</a></span>&#160;<span class="preprocessor">#define AT91C_TC_CLKDIS                       ( 0x1 &lt;&lt; 1 )  </span><span class="comment">/* (TC) Counter Clock Disable Command */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00997"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ad3ebce8686d4e5263febf879c0e0d638">  997</a></span>&#160;<span class="preprocessor">#define AT91C_TC_SWTRG                        ( 0x1 &lt;&lt; 2 )  </span><span class="comment">/* (TC) Software Trigger Command */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;<span class="comment">/* -------- TC_CMR : (TC Offset: 0x4) TC Channel Mode Register: Capture Mode / Waveform Mode -------- */</span></div>
<div class="line"><a name="l00999"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a6483dbb6cc585943611cf305469e07f9">  999</a></span>&#160;<span class="preprocessor">#define AT91C_TC_CLKS                         ( 0x7 &lt;&lt; 0 )  </span><span class="comment">/* (TC) Clock Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01000"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#affc3992c4020b0d514d3840a334062d0"> 1000</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_CLKS_TIMER_DIV1_CLOCK    ( 0x0 )       </span><span class="comment">/* (TC) Clock selected: TIMER_DIV1_CLOCK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01001"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a00cafb235b9e46d8227a0bdf82177100"> 1001</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_CLKS_TIMER_DIV2_CLOCK    ( 0x1 )       </span><span class="comment">/* (TC) Clock selected: TIMER_DIV2_CLOCK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01002"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ae67ad47df485c375b6e4b4ac96373cdf"> 1002</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_CLKS_TIMER_DIV3_CLOCK    ( 0x2 )       </span><span class="comment">/* (TC) Clock selected: TIMER_DIV3_CLOCK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01003"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a2c40b6bd0239ce1aeecba8eef3ba763b"> 1003</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_CLKS_TIMER_DIV4_CLOCK    ( 0x3 )       </span><span class="comment">/* (TC) Clock selected: TIMER_DIV4_CLOCK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01004"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ae913df889d5b850a30412b8dcbbedfeb"> 1004</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_CLKS_TIMER_DIV5_CLOCK    ( 0x4 )       </span><span class="comment">/* (TC) Clock selected: TIMER_DIV5_CLOCK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01005"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aefe111e881861fbd88303435f6d01f3a"> 1005</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_CLKS_XC0                 ( 0x5 )       </span><span class="comment">/* (TC) Clock selected: XC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01006"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a70ce543268d24ca798bb1ab7b170064f"> 1006</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_CLKS_XC1                 ( 0x6 )       </span><span class="comment">/* (TC) Clock selected: XC1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01007"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a3b0eb0fa02aec444b85c9726cb315de5"> 1007</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_CLKS_XC2                 ( 0x7 )       </span><span class="comment">/* (TC) Clock selected: XC2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01008"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a0089b84d52894b0a2c2f26fc33a6c139"> 1008</a></span>&#160;<span class="preprocessor">#define AT91C_TC_CLKI                         ( 0x1 &lt;&lt; 3 )  </span><span class="comment">/* (TC) Clock Invert */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01009"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a6808cd396d1645ea2893c8abb9a368cb"> 1009</a></span>&#160;<span class="preprocessor">#define AT91C_TC_BURST                        ( 0x3 &lt;&lt; 4 )  </span><span class="comment">/* (TC) Burst Signal Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01010"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ab82fe1f68c1ae6520b7fb1f76bf6ab8b"> 1010</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_BURST_NONE               ( 0x0 &lt;&lt; 4 )  </span><span class="comment">/* (TC) The clock is not gated by an external signal */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01011"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#af914fc7a0c776ca5ae40385fb8042f6f"> 1011</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_BURST_XC0                ( 0x1 &lt;&lt; 4 )  </span><span class="comment">/* (TC) XC0 is ANDed with the selected clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01012"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a3841762ae0e6b373423472d8bb9db465"> 1012</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_BURST_XC1                ( 0x2 &lt;&lt; 4 )  </span><span class="comment">/* (TC) XC1 is ANDed with the selected clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01013"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a85951d6105537748b91ceb7ce5d48da3"> 1013</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_BURST_XC2                ( 0x3 &lt;&lt; 4 )  </span><span class="comment">/* (TC) XC2 is ANDed with the selected clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01014"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a958ba9ee9e460fdfbfdf661587323e41"> 1014</a></span>&#160;<span class="preprocessor">#define AT91C_TC_CPCSTOP                      ( 0x1 &lt;&lt; 6 )  </span><span class="comment">/* (TC) Counter Clock Stopped with RC Compare */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01015"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a88951f5e910ef65911f3e97298b66f31"> 1015</a></span>&#160;<span class="preprocessor">#define AT91C_TC_LDBSTOP                      ( 0x1 &lt;&lt; 6 )  </span><span class="comment">/* (TC) Counter Clock Stopped with RB Loading */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01016"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a18e926912e73855038269a644ed60ffa"> 1016</a></span>&#160;<span class="preprocessor">#define AT91C_TC_LDBDIS                       ( 0x1 &lt;&lt; 7 )  </span><span class="comment">/* (TC) Counter Clock Disabled with RB Loading */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01017"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a2bf8ba07ce3032eedaf229a707575e37"> 1017</a></span>&#160;<span class="preprocessor">#define AT91C_TC_CPCDIS                       ( 0x1 &lt;&lt; 7 )  </span><span class="comment">/* (TC) Counter Clock Disable with RC Compare */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01018"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a68ebad65fed07cd1e1317c5b601a89b9"> 1018</a></span>&#160;<span class="preprocessor">#define AT91C_TC_ETRGEDG                      ( 0x3 &lt;&lt; 8 )  </span><span class="comment">/* (TC) External Trigger Edge Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01019"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ac62c6f0bdc17f7e3af5d1fd9538eb3d0"> 1019</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_ETRGEDG_NONE             ( 0x0 &lt;&lt; 8 )  </span><span class="comment">/* (TC) Edge: None */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01020"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a2cb60e148de13a65de2686684d540c8b"> 1020</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_ETRGEDG_RISING           ( 0x1 &lt;&lt; 8 )  </span><span class="comment">/* (TC) Edge: rising edge */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01021"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aebc67c7d7de20b43d18d959199854699"> 1021</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_ETRGEDG_FALLING          ( 0x2 &lt;&lt; 8 )  </span><span class="comment">/* (TC) Edge: falling edge */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01022"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aa7b486fb760a554cbd7b8ad6638aa180"> 1022</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_ETRGEDG_BOTH             ( 0x3 &lt;&lt; 8 )  </span><span class="comment">/* (TC) Edge: each edge */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01023"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#afabdab6176d1c2cdef3d9e53cf35ce07"> 1023</a></span>&#160;<span class="preprocessor">#define AT91C_TC_EEVTEDG                      ( 0x3 &lt;&lt; 8 )  </span><span class="comment">/* (TC) External Event Edge Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01024"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ad590f34fa2b8f0e1d0032ed02ffbd24b"> 1024</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_EEVTEDG_NONE             ( 0x0 &lt;&lt; 8 )  </span><span class="comment">/* (TC) Edge: None */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01025"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a2e7ab9a2f5e6a5160d3a21154be8a802"> 1025</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_EEVTEDG_RISING           ( 0x1 &lt;&lt; 8 )  </span><span class="comment">/* (TC) Edge: rising edge */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01026"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#af97fed24c44737498c063fe693fa1dd9"> 1026</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_EEVTEDG_FALLING          ( 0x2 &lt;&lt; 8 )  </span><span class="comment">/* (TC) Edge: falling edge */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01027"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a12d4c419ced277d5c99d2714809fea0a"> 1027</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_EEVTEDG_BOTH             ( 0x3 &lt;&lt; 8 )  </span><span class="comment">/* (TC) Edge: each edge */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01028"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a109e3bad371a947b453ea9b8019d4b89"> 1028</a></span>&#160;<span class="preprocessor">#define AT91C_TC_ABETRG                       ( 0x1 &lt;&lt; 10 ) </span><span class="comment">/* (TC) TIOA or TIOB External Trigger Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01029"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aa250a015ab6c84619aee58f529a492cb"> 1029</a></span>&#160;<span class="preprocessor">#define AT91C_TC_EEVT                         ( 0x3 &lt;&lt; 10 ) </span><span class="comment">/* (TC) External Event  Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01030"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a74b3f32f0fb222e5690c4e9f58bc6d49"> 1030</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_EEVT_NONE                ( 0x0 &lt;&lt; 10 ) </span><span class="comment">/* (TC) Signal selected as external event: TIOB TIOB direction: input */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01031"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#afa54df570206c6cd6ae110229e858e8b"> 1031</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_EEVT_RISING              ( 0x1 &lt;&lt; 10 ) </span><span class="comment">/* (TC) Signal selected as external event: XC0 TIOB direction: output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01032"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a4d8daf7ea6bddeaf58ff486c2bf4ee84"> 1032</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_EEVT_FALLING             ( 0x2 &lt;&lt; 10 ) </span><span class="comment">/* (TC) Signal selected as external event: XC1 TIOB direction: output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01033"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a104324d01706c618985539ef0db58872"> 1033</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_EEVT_BOTH                ( 0x3 &lt;&lt; 10 ) </span><span class="comment">/* (TC) Signal selected as external event: XC2 TIOB direction: output */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01034"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aeff65a55d0db8bc5948bee36246a8904"> 1034</a></span>&#160;<span class="preprocessor">#define AT91C_TC_ENETRG                       ( 0x1 &lt;&lt; 12 ) </span><span class="comment">/* (TC) External Event Trigger enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01035"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a3f3128540dbb6c12b7952d44935352b5"> 1035</a></span>&#160;<span class="preprocessor">#define AT91C_TC_WAVESEL                      ( 0x3 &lt;&lt; 13 ) </span><span class="comment">/* (TC) Waveform  Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01036"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a2f4d598eb12d993086ca756a7f9ca56e"> 1036</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_WAVESEL_UP               ( 0x0 &lt;&lt; 13 ) </span><span class="comment">/* (TC) UP mode without atomatic trigger on RC Compare */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01037"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a31bf0b1e930821ec5d6ca77e85f02e9d"> 1037</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_WAVESEL_UPDOWN           ( 0x1 &lt;&lt; 13 ) </span><span class="comment">/* (TC) UPDOWN mode without automatic trigger on RC Compare */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01038"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aaf016a588c98b762058406d6d58048f1"> 1038</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_WAVESEL_UP_AUTO          ( 0x2 &lt;&lt; 13 ) </span><span class="comment">/* (TC) UP mode with automatic trigger on RC Compare */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01039"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ae4d957303bbc72d1eed8bf39f942006a"> 1039</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_WAVESEL_UPDOWN_AUTO      ( 0x3 &lt;&lt; 13 ) </span><span class="comment">/* (TC) UPDOWN mode with automatic trigger on RC Compare */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01040"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a4995d161e9dc47d7d9e8e98e3a892961"> 1040</a></span>&#160;<span class="preprocessor">#define AT91C_TC_CPCTRG                       ( 0x1 &lt;&lt; 14 ) </span><span class="comment">/* (TC) RC Compare Trigger Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01041"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#af3e2eca76c15de93c68e811bf025b6ff"> 1041</a></span>&#160;<span class="preprocessor">#define AT91C_TC_WAVE                         ( 0x1 &lt;&lt; 15 ) </span><span class="comment">/* (TC) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01042"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#af287438e13f6b9c7d3e63e9fc2a389b8"> 1042</a></span>&#160;<span class="preprocessor">#define AT91C_TC_LDRA                         ( 0x3 &lt;&lt; 16 ) </span><span class="comment">/* (TC) RA Loading Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01043"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a596fb9ecade42a3db6beae556f90ea96"> 1043</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_LDRA_NONE                ( 0x0 &lt;&lt; 16 ) </span><span class="comment">/* (TC) Edge: None */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01044"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aae8bb1383fd86487a5ba3af321d95da2"> 1044</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_LDRA_RISING              ( 0x1 &lt;&lt; 16 ) </span><span class="comment">/* (TC) Edge: rising edge of TIOA */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01045"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ae504975b21d0c1b0b174ccb423398d5d"> 1045</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_LDRA_FALLING             ( 0x2 &lt;&lt; 16 ) </span><span class="comment">/* (TC) Edge: falling edge of TIOA */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01046"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ae3bcab1b3df23b1c3d4e311a5adc6adf"> 1046</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_LDRA_BOTH                ( 0x3 &lt;&lt; 16 ) </span><span class="comment">/* (TC) Edge: each edge of TIOA */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01047"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ac7d8f5ab48c28bf05547b7efa308093d"> 1047</a></span>&#160;<span class="preprocessor">#define AT91C_TC_ACPA                         ( 0x3 &lt;&lt; 16 ) </span><span class="comment">/* (TC) RA Compare Effect on TIOA */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01048"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a32405bd05c5a85e211a67c91ba8db852"> 1048</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_ACPA_NONE                ( 0x0 &lt;&lt; 16 ) </span><span class="comment">/* (TC) Effect: none */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01049"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ae2a44957573af617d94a9e439b598599"> 1049</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_ACPA_SET                 ( 0x1 &lt;&lt; 16 ) </span><span class="comment">/* (TC) Effect: set */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01050"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ab09baf7ae19fa26f334ac67b66850ed6"> 1050</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_ACPA_CLEAR               ( 0x2 &lt;&lt; 16 ) </span><span class="comment">/* (TC) Effect: clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01051"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ab7e9adab8492f93acfc31583e7d62a82"> 1051</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_ACPA_TOGGLE              ( 0x3 &lt;&lt; 16 ) </span><span class="comment">/* (TC) Effect: toggle */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01052"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ade0fdc20bb509e044542f700b69494db"> 1052</a></span>&#160;<span class="preprocessor">#define AT91C_TC_LDRB                         ( 0x3 &lt;&lt; 18 ) </span><span class="comment">/* (TC) RB Loading Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01053"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a62180255114397ab05fc6ade783c1267"> 1053</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_LDRB_NONE                ( 0x0 &lt;&lt; 18 ) </span><span class="comment">/* (TC) Edge: None */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01054"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ac03dec55b3dce937a45a61b2f2759be3"> 1054</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_LDRB_RISING              ( 0x1 &lt;&lt; 18 ) </span><span class="comment">/* (TC) Edge: rising edge of TIOA */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01055"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a8c417c02eecc238b30f71653ac2857ab"> 1055</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_LDRB_FALLING             ( 0x2 &lt;&lt; 18 ) </span><span class="comment">/* (TC) Edge: falling edge of TIOA */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01056"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a79b715c44ae1f3af977d97f7712580ca"> 1056</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_LDRB_BOTH                ( 0x3 &lt;&lt; 18 ) </span><span class="comment">/* (TC) Edge: each edge of TIOA */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01057"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a58c554f329dc6ec253b8650d045ecfb2"> 1057</a></span>&#160;<span class="preprocessor">#define AT91C_TC_ACPC                         ( 0x3 &lt;&lt; 18 ) </span><span class="comment">/* (TC) RC Compare Effect on TIOA */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01058"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a33da7c9f44471adb1467799470632c3d"> 1058</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_ACPC_NONE                ( 0x0 &lt;&lt; 18 ) </span><span class="comment">/* (TC) Effect: none */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01059"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a30b75955de1a85aaf2aabda5138f05be"> 1059</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_ACPC_SET                 ( 0x1 &lt;&lt; 18 ) </span><span class="comment">/* (TC) Effect: set */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01060"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a08782f417baf5ca5868383add7597754"> 1060</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_ACPC_CLEAR               ( 0x2 &lt;&lt; 18 ) </span><span class="comment">/* (TC) Effect: clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01061"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#afa8b99d8cbf2a48af4b0604bd1b98da4"> 1061</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_ACPC_TOGGLE              ( 0x3 &lt;&lt; 18 ) </span><span class="comment">/* (TC) Effect: toggle */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01062"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a88d040c0af65609a06c9a37cfd8ce20c"> 1062</a></span>&#160;<span class="preprocessor">#define AT91C_TC_AEEVT                        ( 0x3 &lt;&lt; 20 ) </span><span class="comment">/* (TC) External Event Effect on TIOA */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01063"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a71ad254bf8c0a85104590762ae7774fc"> 1063</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_AEEVT_NONE               ( 0x0 &lt;&lt; 20 ) </span><span class="comment">/* (TC) Effect: none */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01064"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a9a0fa7a18086b7ecac4af0001b946a06"> 1064</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_AEEVT_SET                ( 0x1 &lt;&lt; 20 ) </span><span class="comment">/* (TC) Effect: set */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01065"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#af326a9074408bd03701119693b5e5b68"> 1065</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_AEEVT_CLEAR              ( 0x2 &lt;&lt; 20 ) </span><span class="comment">/* (TC) Effect: clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01066"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a06cd80f4cc7ab26ba6ddc480cfebcfd9"> 1066</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_AEEVT_TOGGLE             ( 0x3 &lt;&lt; 20 ) </span><span class="comment">/* (TC) Effect: toggle */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01067"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a7b745aa903b20634e602c496fcad07bc"> 1067</a></span>&#160;<span class="preprocessor">#define AT91C_TC_ASWTRG                       ( 0x3 &lt;&lt; 22 ) </span><span class="comment">/* (TC) Software Trigger Effect on TIOA */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01068"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a3d4574db4ddce97f63e67b4a0cc948d3"> 1068</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_ASWTRG_NONE              ( 0x0 &lt;&lt; 22 ) </span><span class="comment">/* (TC) Effect: none */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01069"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a9aeb9be4fc92cf7ade10ded35713633e"> 1069</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_ASWTRG_SET               ( 0x1 &lt;&lt; 22 ) </span><span class="comment">/* (TC) Effect: set */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01070"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a9ccd13ad5e5574ab174f1d810fe9108a"> 1070</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_ASWTRG_CLEAR             ( 0x2 &lt;&lt; 22 ) </span><span class="comment">/* (TC) Effect: clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01071"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#adc3d78a23ffd039e749bc135f8d7d70a"> 1071</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_ASWTRG_TOGGLE            ( 0x3 &lt;&lt; 22 ) </span><span class="comment">/* (TC) Effect: toggle */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01072"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a5c755adb2f13698bd70e538fd9b28e52"> 1072</a></span>&#160;<span class="preprocessor">#define AT91C_TC_BCPB                         ( 0x3 &lt;&lt; 24 ) </span><span class="comment">/* (TC) RB Compare Effect on TIOB */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01073"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ac0c9ee09167f9188281015230db928d7"> 1073</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_BCPB_NONE                ( 0x0 &lt;&lt; 24 ) </span><span class="comment">/* (TC) Effect: none */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01074"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a4bf198d58f9b804c9d596a7d324fa255"> 1074</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_BCPB_SET                 ( 0x1 &lt;&lt; 24 ) </span><span class="comment">/* (TC) Effect: set */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01075"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#adb0ce065d061ea136ae69bc2de789de9"> 1075</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_BCPB_CLEAR               ( 0x2 &lt;&lt; 24 ) </span><span class="comment">/* (TC) Effect: clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01076"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a96df3690abd95de683721739eb9afe9a"> 1076</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_BCPB_TOGGLE              ( 0x3 &lt;&lt; 24 ) </span><span class="comment">/* (TC) Effect: toggle */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01077"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a33a0f6c7c40aebf48fb9aeee409520c9"> 1077</a></span>&#160;<span class="preprocessor">#define AT91C_TC_BCPC                         ( 0x3 &lt;&lt; 26 ) </span><span class="comment">/* (TC) RC Compare Effect on TIOB */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01078"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ac65d5a735b123e292ad5452ce2c91892"> 1078</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_BCPC_NONE                ( 0x0 &lt;&lt; 26 ) </span><span class="comment">/* (TC) Effect: none */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01079"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#af2db25a89fc99361e1c334a5647abe37"> 1079</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_BCPC_SET                 ( 0x1 &lt;&lt; 26 ) </span><span class="comment">/* (TC) Effect: set */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01080"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ab4d5cbfc2c49dcad06262d863bc70d0c"> 1080</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_BCPC_CLEAR               ( 0x2 &lt;&lt; 26 ) </span><span class="comment">/* (TC) Effect: clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01081"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a0275fb8cf32b14b8f2cddc361748a20a"> 1081</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_BCPC_TOGGLE              ( 0x3 &lt;&lt; 26 ) </span><span class="comment">/* (TC) Effect: toggle */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01082"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ad3457da8470b88dcbfdfcc4c181a3dfb"> 1082</a></span>&#160;<span class="preprocessor">#define AT91C_TC_BEEVT                        ( 0x3 &lt;&lt; 28 ) </span><span class="comment">/* (TC) External Event Effect on TIOB */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01083"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a68ee4a23932dd0ef1b3a1eed804e4861"> 1083</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_BEEVT_NONE               ( 0x0 &lt;&lt; 28 ) </span><span class="comment">/* (TC) Effect: none */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01084"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a762fa401e52f3601c9466a01d54e701e"> 1084</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_BEEVT_SET                ( 0x1 &lt;&lt; 28 ) </span><span class="comment">/* (TC) Effect: set */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01085"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a09d1c605501f937ffda26aeb184e3008"> 1085</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_BEEVT_CLEAR              ( 0x2 &lt;&lt; 28 ) </span><span class="comment">/* (TC) Effect: clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01086"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a82acd57eafa731f22bdff2018eefaec5"> 1086</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_BEEVT_TOGGLE             ( 0x3 &lt;&lt; 28 ) </span><span class="comment">/* (TC) Effect: toggle */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01087"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a04b0f1fc04bd6d6d11a5e194b2214188"> 1087</a></span>&#160;<span class="preprocessor">#define AT91C_TC_BSWTRG                       ( 0x3 &lt;&lt; 30 ) </span><span class="comment">/* (TC) Software Trigger Effect on TIOB */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01088"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a71490d4b2d6b8d5cdc246d71d696a360"> 1088</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_BSWTRG_NONE              ( 0x0 &lt;&lt; 30 ) </span><span class="comment">/* (TC) Effect: none */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01089"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a7d77e5117003e11e0c312ed33f142d5e"> 1089</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_BSWTRG_SET               ( 0x1 &lt;&lt; 30 ) </span><span class="comment">/* (TC) Effect: set */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01090"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a90da673f257cf292b7437a123d88058f"> 1090</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_BSWTRG_CLEAR             ( 0x2 &lt;&lt; 30 ) </span><span class="comment">/* (TC) Effect: clear */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01091"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a8fc9812c09bfb66ee19f8b5ecde86fe3"> 1091</a></span>&#160;<span class="preprocessor">#define     AT91C_TC_BSWTRG_TOGGLE            ( 0x3 &lt;&lt; 30 ) </span><span class="comment">/* (TC) Effect: toggle */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;<span class="comment">/* -------- TC_SR : (TC Offset: 0x20) TC Channel Status Register -------- */</span></div>
<div class="line"><a name="l01093"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a430dd419d79af2f49e86d63c5978169c"> 1093</a></span>&#160;<span class="preprocessor">#define AT91C_TC_COVFS                        ( 0x1 &lt;&lt; 0 )  </span><span class="comment">/* (TC) Counter Overflow */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01094"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a519a22eec8b5c618c2c51130106a8f81"> 1094</a></span>&#160;<span class="preprocessor">#define AT91C_TC_LOVRS                        ( 0x1 &lt;&lt; 1 )  </span><span class="comment">/* (TC) Load Overrun */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01095"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ac984dfb06785b4644e897331facbf791"> 1095</a></span>&#160;<span class="preprocessor">#define AT91C_TC_CPAS                         ( 0x1 &lt;&lt; 2 )  </span><span class="comment">/* (TC) RA Compare */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01096"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a9aab3e7ad396ec65293da7ed525b147c"> 1096</a></span>&#160;<span class="preprocessor">#define AT91C_TC_CPBS                         ( 0x1 &lt;&lt; 3 )  </span><span class="comment">/* (TC) RB Compare */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01097"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a58852a9496be093ae1bc2a0fa8895024"> 1097</a></span>&#160;<span class="preprocessor">#define AT91C_TC_CPCS                         ( 0x1 &lt;&lt; 4 )  </span><span class="comment">/* (TC) RC Compare */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01098"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ae95f62baf644c3bc39f3ae2d27634ddc"> 1098</a></span>&#160;<span class="preprocessor">#define AT91C_TC_LDRAS                        ( 0x1 &lt;&lt; 5 )  </span><span class="comment">/* (TC) RA Loading */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01099"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ab6f7c97949a8c6c0f1cd7f8e45d84361"> 1099</a></span>&#160;<span class="preprocessor">#define AT91C_TC_LDRBS                        ( 0x1 &lt;&lt; 6 )  </span><span class="comment">/* (TC) RB Loading */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01100"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aaaac907e8372575fa52e28dd604820ed"> 1100</a></span>&#160;<span class="preprocessor">#define AT91C_TC_ETRCS                        ( 0x1 &lt;&lt; 7 )  </span><span class="comment">/* (TC) External Trigger */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01101"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#af0d5bb0907975e95e87656bebcc275c7"> 1101</a></span>&#160;<span class="preprocessor">#define AT91C_TC_ETRGS                        ( 0x1 &lt;&lt; 16 ) </span><span class="comment">/* (TC) Clock Enabling */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01102"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#afcd600600083ddc63c832ee4e0236b44"> 1102</a></span>&#160;<span class="preprocessor">#define AT91C_TC_MTIOA                        ( 0x1 &lt;&lt; 17 ) </span><span class="comment">/* (TC) TIOA Mirror */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01103"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a77e62550ab18d593d893a15f04c48b11"> 1103</a></span>&#160;<span class="preprocessor">#define AT91C_TC_MTIOB                        ( 0x1 &lt;&lt; 18 ) </span><span class="comment">/* (TC) TIOA Mirror */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;<span class="comment">/* -------- TC_IER : (TC Offset: 0x24) TC Channel Interrupt Enable Register -------- */</span></div>
<div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;<span class="comment">/* -------- TC_IDR : (TC Offset: 0x28) TC Channel Interrupt Disable Register -------- */</span></div>
<div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;<span class="comment">/* -------- TC_IMR : (TC Offset: 0x2c) TC Channel Interrupt Mask Register -------- */</span></div>
<div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160; </div>
<div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;<span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;<span class="comment">/*              SOFTWARE API DEFINITION  FOR Timer Counter Interface */</span></div>
<div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;<span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;<span class="comment">/* *** Register offset in AT91S_TCB structure *** */</span></div>
<div class="line"><a name="l01112"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a2e02987c085b14b430de8a974e73dcf2"> 1112</a></span>&#160;<span class="preprocessor">#define TCB_TC0                        ( 0 )        </span><span class="comment">/* TC Channel 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01113"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aa8f4a7047b09a10ca401fa94bc0ada66"> 1113</a></span>&#160;<span class="preprocessor">#define TCB_TC1                        ( 64 )       </span><span class="comment">/* TC Channel 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01114"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a5bb50140d2cc55fe6f4fc1585535d2f4"> 1114</a></span>&#160;<span class="preprocessor">#define TCB_TC2                        ( 128 )      </span><span class="comment">/* TC Channel 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01115"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a0e94c0c067c3b035524a4f084a2d6367"> 1115</a></span>&#160;<span class="preprocessor">#define TCB_BCR                        ( 192 )      </span><span class="comment">/* TC Block Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01116"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a0a75ddbc59c2640a4534b0e4966eb422"> 1116</a></span>&#160;<span class="preprocessor">#define TCB_BMR                        ( 196 )      </span><span class="comment">/* TC Block Mode Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;<span class="comment">/* -------- TCB_BCR : (TCB Offset: 0xc0) TC Block Control Register -------- */</span></div>
<div class="line"><a name="l01118"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a107c19a568a5dec4983418a84564ef4b"> 1118</a></span>&#160;<span class="preprocessor">#define AT91C_TCB_SYNC                 ( 0x1 &lt;&lt; 0 ) </span><span class="comment">/* (TCB) Synchro Command */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;<span class="comment">/* -------- TCB_BMR : (TCB Offset: 0xc4) TC Block Mode Register -------- */</span></div>
<div class="line"><a name="l01120"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ae15ae07551e91230ddf723731d003945"> 1120</a></span>&#160;<span class="preprocessor">#define AT91C_TCB_TC0XC0S              ( 0x1 &lt;&lt; 0 ) </span><span class="comment">/* (TCB) External Clock Signal 0 Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01121"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ae698f28e6c2299165b7b69ad7f2f077b"> 1121</a></span>&#160;<span class="preprocessor">#define     AT91C_TCB_TC0XC0S_TCLK0    ( 0x0 )      </span><span class="comment">/* (TCB) TCLK0 connected to XC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01122"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a2a3d3630ca284f2cef9836838e499597"> 1122</a></span>&#160;<span class="preprocessor">#define     AT91C_TCB_TC0XC0S_NONE     ( 0x1 )      </span><span class="comment">/* (TCB) None signal connected to XC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01123"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aac6a33f8a77717cff071fa978eb40a02"> 1123</a></span>&#160;<span class="preprocessor">#define     AT91C_TCB_TC0XC0S_TIOA1    ( 0x2 )      </span><span class="comment">/* (TCB) TIOA1 connected to XC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01124"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a208d9f3f7e5d7a86e12bc766b5340d71"> 1124</a></span>&#160;<span class="preprocessor">#define     AT91C_TCB_TC0XC0S_TIOA2    ( 0x3 )      </span><span class="comment">/* (TCB) TIOA2 connected to XC0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01125"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ab841b88704c17e5e42b597dc4127c2f9"> 1125</a></span>&#160;<span class="preprocessor">#define AT91C_TCB_TC1XC1S              ( 0x1 &lt;&lt; 2 ) </span><span class="comment">/* (TCB) External Clock Signal 1 Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01126"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a27b0840e23ff09778d0208757359fc8d"> 1126</a></span>&#160;<span class="preprocessor">#define     AT91C_TCB_TC1XC1S_TCLK1    ( 0x0 &lt;&lt; 2 ) </span><span class="comment">/* (TCB) TCLK1 connected to XC1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01127"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a72487486b4357d1f250cab673364653d"> 1127</a></span>&#160;<span class="preprocessor">#define     AT91C_TCB_TC1XC1S_NONE     ( 0x1 &lt;&lt; 2 ) </span><span class="comment">/* (TCB) None signal connected to XC1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01128"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a0b119a2dcd261e236d36e69945f03d51"> 1128</a></span>&#160;<span class="preprocessor">#define     AT91C_TCB_TC1XC1S_TIOA0    ( 0x2 &lt;&lt; 2 ) </span><span class="comment">/* (TCB) TIOA0 connected to XC1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01129"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aef4e0cc9cfc6a26f0b78e82f01604d41"> 1129</a></span>&#160;<span class="preprocessor">#define     AT91C_TCB_TC1XC1S_TIOA2    ( 0x3 &lt;&lt; 2 ) </span><span class="comment">/* (TCB) TIOA2 connected to XC1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01130"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#afef7e2ad858ff351031a50dc5761b7cb"> 1130</a></span>&#160;<span class="preprocessor">#define AT91C_TCB_TC2XC2S              ( 0x1 &lt;&lt; 4 ) </span><span class="comment">/* (TCB) External Clock Signal 2 Selection */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01131"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a22a2ef64cb698fa796657a4a2568dc2b"> 1131</a></span>&#160;<span class="preprocessor">#define     AT91C_TCB_TC2XC2S_TCLK2    ( 0x0 &lt;&lt; 4 ) </span><span class="comment">/* (TCB) TCLK2 connected to XC2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01132"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a48647ce84e818212bf1c7bab2c271129"> 1132</a></span>&#160;<span class="preprocessor">#define     AT91C_TCB_TC2XC2S_NONE     ( 0x1 &lt;&lt; 4 ) </span><span class="comment">/* (TCB) None signal connected to XC2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01133"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#abdf5cf6482dc8886b3f26910ef5ad08b"> 1133</a></span>&#160;<span class="preprocessor">#define     AT91C_TCB_TC2XC2S_TIOA0    ( 0x2 &lt;&lt; 4 ) </span><span class="comment">/* (TCB) TIOA0 connected to XC2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01134"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#accc33dcfb2b2272a7227edf4a829202b"> 1134</a></span>&#160;<span class="preprocessor">#define     AT91C_TCB_TC2XC2S_TIOA2    ( 0x3 &lt;&lt; 4 ) </span><span class="comment">/* (TCB) TIOA2 connected to XC2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160; </div>
<div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;<span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;<span class="comment">/*              SOFTWARE API DEFINITION  FOR PWMC Channel Interface */</span></div>
<div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;<span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;<span class="comment">/* *** Register offset in AT91S_PWMC_CH structure *** */</span></div>
<div class="line"><a name="l01140"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a632034948348ad1713e632dc47e1a593"> 1140</a></span>&#160;<span class="preprocessor">#define PWMC_CMR                    ( 0 )         </span><span class="comment">/* Channel Mode Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01141"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a3ad338103b89eae5a7ad6eb49c879cac"> 1141</a></span>&#160;<span class="preprocessor">#define PWMC_CDTYR                  ( 4 )         </span><span class="comment">/* Channel Duty Cycle Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01142"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aa58744eced11c0ecee4daf466a3b6076"> 1142</a></span>&#160;<span class="preprocessor">#define PWMC_CPRDR                  ( 8 )         </span><span class="comment">/* Channel Period Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01143"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a743e65c6c68770b8bf204e7c75732d54"> 1143</a></span>&#160;<span class="preprocessor">#define PWMC_CCNTR                  ( 12 )        </span><span class="comment">/* Channel Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01144"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ad84c452b64f96f59b46cc8f1d67f6818"> 1144</a></span>&#160;<span class="preprocessor">#define PWMC_CUPDR                  ( 16 )        </span><span class="comment">/* Channel Update Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01145"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a36f3eaa4231551e9ac9f722c67e8e60a"> 1145</a></span>&#160;<span class="preprocessor">#define PWMC_Reserved               ( 20 )        </span><span class="comment">/* Reserved */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;<span class="comment">/* -------- PWMC_CMR : (PWMC_CH Offset: 0x0) PWMC Channel Mode Register -------- */</span></div>
<div class="line"><a name="l01147"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a92111764b223a0bf7305ec4693a80584"> 1147</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_CPRE             ( 0xF &lt;&lt; 0 )  </span><span class="comment">/* (PWMC_CH) Channel Pre-scaler : PWMC_CLKx */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01148"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a5016eb27e1ccdbcc0957873d46ec017a"> 1148</a></span>&#160;<span class="preprocessor">#define     AT91C_PWMC_CPRE_MCK     ( 0x0 )       </span><span class="comment">/* (PWMC_CH) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01149"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a5ef05931cd8d7c9c6239b82138e4ff22"> 1149</a></span>&#160;<span class="preprocessor">#define     AT91C_PWMC_CPRE_MCKA    ( 0xB )       </span><span class="comment">/* (PWMC_CH) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01150"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a5d72dd7e4351fcc2cea8ad191ef93e70"> 1150</a></span>&#160;<span class="preprocessor">#define     AT91C_PWMC_CPRE_MCKB    ( 0xC )       </span><span class="comment">/* (PWMC_CH) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01151"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a5343cdc8e24a06313c79c396e5e05007"> 1151</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_CALG             ( 0x1 &lt;&lt; 8 )  </span><span class="comment">/* (PWMC_CH) Channel Alignment */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01152"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a980337fe08cff463cf4b907afbf94b5b"> 1152</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_CPOL             ( 0x1 &lt;&lt; 9 )  </span><span class="comment">/* (PWMC_CH) Channel Polarity */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01153"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a52d089832ea954b3970fe3fa613871a4"> 1153</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_CPD              ( 0x1 &lt;&lt; 10 ) </span><span class="comment">/* (PWMC_CH) Channel Update Period */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;<span class="comment">/* -------- PWMC_CDTYR : (PWMC_CH Offset: 0x4) PWMC Channel Duty Cycle Register -------- */</span></div>
<div class="line"><a name="l01155"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ac334ec5d6b396e653abffe96a8d42904"> 1155</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_CDTY             ( 0x0 &lt;&lt; 0 )  </span><span class="comment">/* (PWMC_CH) Channel Duty Cycle */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;<span class="comment">/* -------- PWMC_CPRDR : (PWMC_CH Offset: 0x8) PWMC Channel Period Register -------- */</span></div>
<div class="line"><a name="l01157"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a87acdedf8ce9be836d024cfa1b213af0"> 1157</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_CPRD             ( 0x0 &lt;&lt; 0 )  </span><span class="comment">/* (PWMC_CH) Channel Period */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;<span class="comment">/* -------- PWMC_CCNTR : (PWMC_CH Offset: 0xc) PWMC Channel Counter Register -------- */</span></div>
<div class="line"><a name="l01159"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#afb29e1cc4a83bb7c7fe7f7481b47920b"> 1159</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_CCNT             ( 0x0 &lt;&lt; 0 )  </span><span class="comment">/* (PWMC_CH) Channel Counter */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;<span class="comment">/* -------- PWMC_CUPDR : (PWMC_CH Offset: 0x10) PWMC Channel Update Register -------- */</span></div>
<div class="line"><a name="l01161"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aee1a0a02872a39bf134892ec37efafac"> 1161</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_CUPD             ( 0x0 &lt;&lt; 0 )  </span><span class="comment">/* (PWMC_CH) Channel Update */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160; </div>
<div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;<span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;<span class="comment">/*              SOFTWARE API DEFINITION  FOR Pulse Width Modulation Controller Interface */</span></div>
<div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;<span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;<span class="comment">/* *** Register offset in AT91S_PWMC structure *** */</span></div>
<div class="line"><a name="l01167"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#afc236ccdfde1b75798af8efac0a3882b"> 1167</a></span>&#160;<span class="preprocessor">#define PWMC_MR                    ( 0 )          </span><span class="comment">/* PWMC Mode Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01168"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a9c4ed222ead736e732914168ced7b5ed"> 1168</a></span>&#160;<span class="preprocessor">#define PWMC_ENA                   ( 4 )          </span><span class="comment">/* PWMC Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01169"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a3541a68d876ed13805b8eebdea37d557"> 1169</a></span>&#160;<span class="preprocessor">#define PWMC_DIS                   ( 8 )          </span><span class="comment">/* PWMC Disable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01170"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ac77d514f3dd8679c6122e7b232045b42"> 1170</a></span>&#160;<span class="preprocessor">#define PWMC_SR                    ( 12 )         </span><span class="comment">/* PWMC Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01171"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a4427bc86b9c7afed97310c78a6f0fb35"> 1171</a></span>&#160;<span class="preprocessor">#define PWMC_IER                   ( 16 )         </span><span class="comment">/* PWMC Interrupt Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01172"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a7028938d7e75a5c678c434eb818dbbad"> 1172</a></span>&#160;<span class="preprocessor">#define PWMC_IDR                   ( 20 )         </span><span class="comment">/* PWMC Interrupt Disable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01173"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ab9351d5f1a187070b0996b81144ea5e4"> 1173</a></span>&#160;<span class="preprocessor">#define PWMC_IMR                   ( 24 )         </span><span class="comment">/* PWMC Interrupt Mask Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01174"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a7bbbd577e073a0765a21a6951068ffa1"> 1174</a></span>&#160;<span class="preprocessor">#define PWMC_ISR                   ( 28 )         </span><span class="comment">/* PWMC Interrupt Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01175"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#acd999344c479583f3c398ec7e1c7daa8"> 1175</a></span>&#160;<span class="preprocessor">#define PWMC_VR                    ( 252 )        </span><span class="comment">/* PWMC Version Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01176"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ad4ab53b0d2b14679ab61b334ab29c4b9"> 1176</a></span>&#160;<span class="preprocessor">#define PWMC_CH                    ( 512 )        </span><span class="comment">/* PWMC Channel 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;<span class="comment">/* -------- PWMC_MR : (PWMC Offset: 0x0) PWMC Mode Register -------- */</span></div>
<div class="line"><a name="l01178"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a3108f527efb1a0026e7a5bd7dbaf4613"> 1178</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_DIVA            ( 0xFF &lt;&lt; 0 )  </span><span class="comment">/* (PWMC) CLKA divide factor. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01179"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a9cbbd9f834ebf9858a6097cf5af5e63a"> 1179</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_PREA            ( 0xF &lt;&lt; 8 )   </span><span class="comment">/* (PWMC) Divider Input Clock Prescaler A */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01180"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a477e34e6f4e44028a66672fae268c633"> 1180</a></span>&#160;<span class="preprocessor">#define     AT91C_PWMC_PREA_MCK    ( 0x0 &lt;&lt; 8 )   </span><span class="comment">/* (PWMC) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01181"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ad34024a5488dc9ccbf410b85489eac28"> 1181</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_DIVB            ( 0xFF &lt;&lt; 16 ) </span><span class="comment">/* (PWMC) CLKB divide factor. */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01182"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a307a50fad99227683ab61e7be70d50cf"> 1182</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_PREB            ( 0xF &lt;&lt; 24 )  </span><span class="comment">/* (PWMC) Divider Input Clock Prescaler B */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01183"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a7900e3d28d1888130f9f70c954e6424a"> 1183</a></span>&#160;<span class="preprocessor">#define     AT91C_PWMC_PREB_MCK    ( 0x0 &lt;&lt; 24 )  </span><span class="comment">/* (PWMC) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;<span class="comment">/* -------- PWMC_ENA : (PWMC Offset: 0x4) PWMC Enable Register -------- */</span></div>
<div class="line"><a name="l01185"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a4ca7975eb170ea029255aa13efe63908"> 1185</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_CHID0           ( 0x1 &lt;&lt; 0 )   </span><span class="comment">/* (PWMC) Channel ID 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01186"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aa41d6106e3fe0a8366622de6bdbec2a8"> 1186</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_CHID1           ( 0x1 &lt;&lt; 1 )   </span><span class="comment">/* (PWMC) Channel ID 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01187"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a07679c8f5c52bb41c9317a2213f48dd4"> 1187</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_CHID2           ( 0x1 &lt;&lt; 2 )   </span><span class="comment">/* (PWMC) Channel ID 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01188"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ad9b989525e43ef5fcdb9eca00a9c4f75"> 1188</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_CHID3           ( 0x1 &lt;&lt; 3 )   </span><span class="comment">/* (PWMC) Channel ID 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01189"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a52d31c45649266ad53a48b54c1b3bbfe"> 1189</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_CHID4           ( 0x1 &lt;&lt; 4 )   </span><span class="comment">/* (PWMC) Channel ID 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01190"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ac3c9633f9bedfa3e6c0787b934e60a39"> 1190</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_CHID5           ( 0x1 &lt;&lt; 5 )   </span><span class="comment">/* (PWMC) Channel ID 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01191"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a2716272b7b6346e7aff09ad01ebd4fd2"> 1191</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_CHID6           ( 0x1 &lt;&lt; 6 )   </span><span class="comment">/* (PWMC) Channel ID 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01192"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a05e2f941f75dde8f79c2da8249313f50"> 1192</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_CHID7           ( 0x1 &lt;&lt; 7 )   </span><span class="comment">/* (PWMC) Channel ID 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;<span class="comment">/* -------- PWMC_DIS : (PWMC Offset: 0x8) PWMC Disable Register -------- */</span></div>
<div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;<span class="comment">/* -------- PWMC_SR : (PWMC Offset: 0xc) PWMC Status Register -------- */</span></div>
<div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;<span class="comment">/* -------- PWMC_IER : (PWMC Offset: 0x10) PWMC Interrupt Enable Register -------- */</span></div>
<div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;<span class="comment">/* -------- PWMC_IDR : (PWMC Offset: 0x14) PWMC Interrupt Disable Register -------- */</span></div>
<div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;<span class="comment">/* -------- PWMC_IMR : (PWMC Offset: 0x18) PWMC Interrupt Mask Register -------- */</span></div>
<div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;<span class="comment">/* -------- PWMC_ISR : (PWMC Offset: 0x1c) PWMC Interrupt Status Register -------- */</span></div>
<div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160; </div>
<div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;<span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;<span class="comment">/*              SOFTWARE API DEFINITION  FOR USB Device Interface */</span></div>
<div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;<span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;<span class="comment">/* *** Register offset in AT91S_UDP structure *** */</span></div>
<div class="line"><a name="l01204"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a51622153ab12def47cee4fec1481c907"> 1204</a></span>&#160;<span class="preprocessor">#define UDP_NUM              ( 0 )          </span><span class="comment">/* Frame Number Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01205"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#affc85b88cdcce4495ede1b37136357aa"> 1205</a></span>&#160;<span class="preprocessor">#define UDP_GLBSTATE         ( 4 )          </span><span class="comment">/* Global State Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01206"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a52592f8077f321361452d452d2723b02"> 1206</a></span>&#160;<span class="preprocessor">#define UDP_FADDR            ( 8 )          </span><span class="comment">/* Function Address Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01207"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a2b63ab7e8b1f4726fb8a211838d941c0"> 1207</a></span>&#160;<span class="preprocessor">#define UDP_IER              ( 16 )         </span><span class="comment">/* Interrupt Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01208"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a2abda30a7a18b86a0c6477929d679883"> 1208</a></span>&#160;<span class="preprocessor">#define UDP_IDR              ( 20 )         </span><span class="comment">/* Interrupt Disable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01209"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#af5e3f9aaceb184fd30e7a932ae660a8c"> 1209</a></span>&#160;<span class="preprocessor">#define UDP_IMR              ( 24 )         </span><span class="comment">/* Interrupt Mask Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01210"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a9ca9094c349a63d856deba6ece29b9bf"> 1210</a></span>&#160;<span class="preprocessor">#define UDP_ISR              ( 28 )         </span><span class="comment">/* Interrupt Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01211"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a613322f90ce4686f342e99dfc9777483"> 1211</a></span>&#160;<span class="preprocessor">#define UDP_ICR              ( 32 )         </span><span class="comment">/* Interrupt Clear Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01212"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a1995fa785edfc74696def269afe17e5b"> 1212</a></span>&#160;<span class="preprocessor">#define UDP_RSTEP            ( 40 )         </span><span class="comment">/* Reset Endpoint Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01213"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#adeabde67cea5ed0098b9d2c8f3ade1d5"> 1213</a></span>&#160;<span class="preprocessor">#define UDP_CSR              ( 48 )         </span><span class="comment">/* Endpoint Control and Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01214"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a517899d1d05e9c475358e6d40d41e08f"> 1214</a></span>&#160;<span class="preprocessor">#define UDP_FDR              ( 80 )         </span><span class="comment">/* Endpoint FIFO Data Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;<span class="comment">/* -------- UDP_FRM_NUM : (UDP Offset: 0x0) USB Frame Number Register -------- */</span></div>
<div class="line"><a name="l01216"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ae918f0a0813be8b451014b8f529f4012"> 1216</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_FRM_NUM    ( 0x7FF &lt;&lt; 0 ) </span><span class="comment">/* (UDP) Frame Number as Defined in the Packet Field Formats */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01217"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a45d1c10c52bf20f2dd6997252eb2ae18"> 1217</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_FRM_ERR    ( 0x1 &lt;&lt; 16 )  </span><span class="comment">/* (UDP) Frame Error */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01218"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aa2e68a9a62ba43d7a96792240ad058b3"> 1218</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_FRM_OK     ( 0x1 &lt;&lt; 17 )  </span><span class="comment">/* (UDP) Frame OK */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;<span class="comment">/* -------- UDP_GLB_STATE : (UDP Offset: 0x4) USB Global State Register -------- */</span></div>
<div class="line"><a name="l01220"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a3df939ec689fad23144ed35e84143477"> 1220</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_FADDEN     ( 0x1 &lt;&lt; 0 )   </span><span class="comment">/* (UDP) Function Address Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01221"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a3af25a93d8e82f42f92e4f79a5bbaa83"> 1221</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_CONFG      ( 0x1 &lt;&lt; 1 )   </span><span class="comment">/* (UDP) Configured */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01222"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#acb510a4b8b4bb3b293dc239627531361"> 1222</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_RMWUPE     ( 0x1 &lt;&lt; 2 )   </span><span class="comment">/* (UDP) Remote Wake Up Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01223"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aa1cebacb3bdd5541bc1de71ccdf92bd9"> 1223</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_RSMINPR    ( 0x1 &lt;&lt; 3 )   </span><span class="comment">/* (UDP) A Resume Has Been Sent to the Host */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;<span class="comment">/* -------- UDP_FADDR : (UDP Offset: 0x8) USB Function Address Register -------- */</span></div>
<div class="line"><a name="l01225"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aa399fdeb0df35c8553ef06c6da18eff7"> 1225</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_FADD       ( 0xFF &lt;&lt; 0 )  </span><span class="comment">/* (UDP) Function Address Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01226"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a6c6ce7f722bcfaaaa6c9053d448a91bf"> 1226</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_FEN        ( 0x1 &lt;&lt; 8 )   </span><span class="comment">/* (UDP) Function Enable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;<span class="comment">/* -------- UDP_IER : (UDP Offset: 0x10) USB Interrupt Enable Register -------- */</span></div>
<div class="line"><a name="l01228"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aa231db13123efe85390749a5f41655b3"> 1228</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_EPINT0     ( 0x1 &lt;&lt; 0 )   </span><span class="comment">/* (UDP) Endpoint 0 Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01229"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a1a17ba7dff62066021586d2c9da30148"> 1229</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_EPINT1     ( 0x1 &lt;&lt; 1 )   </span><span class="comment">/* (UDP) Endpoint 0 Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01230"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ae5d8fc722f9c7fcd51508e4b348dea0d"> 1230</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_EPINT2     ( 0x1 &lt;&lt; 2 )   </span><span class="comment">/* (UDP) Endpoint 2 Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01231"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a242f01d1ddfe223db69f230c267b37c0"> 1231</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_EPINT3     ( 0x1 &lt;&lt; 3 )   </span><span class="comment">/* (UDP) Endpoint 3 Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01232"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a8b92a2c29b38aa41e194f04fd1bd9583"> 1232</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_EPINT4     ( 0x1 &lt;&lt; 4 )   </span><span class="comment">/* (UDP) Endpoint 4 Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01233"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ae82098ed40ebf71c7ad652794ef79d3f"> 1233</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_EPINT5     ( 0x1 &lt;&lt; 5 )   </span><span class="comment">/* (UDP) Endpoint 5 Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01234"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ac388492383cbd75ef402e9c918eabf84"> 1234</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_EPINT6     ( 0x1 &lt;&lt; 6 )   </span><span class="comment">/* (UDP) Endpoint 6 Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01235"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a3d79400498a03ea70f61231f29843140"> 1235</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_EPINT7     ( 0x1 &lt;&lt; 7 )   </span><span class="comment">/* (UDP) Endpoint 7 Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01236"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aee76f53e58d0725d21b57e16a1872b91"> 1236</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_RXSUSP     ( 0x1 &lt;&lt; 8 )   </span><span class="comment">/* (UDP) USB Suspend Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01237"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a359943e009f7a44ba0bbe03db8eeedd5"> 1237</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_RXRSM      ( 0x1 &lt;&lt; 9 )   </span><span class="comment">/* (UDP) USB Resume Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01238"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a16457337bc108f926e0da7eb99643baf"> 1238</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_EXTRSM     ( 0x1 &lt;&lt; 10 )  </span><span class="comment">/* (UDP) USB External Resume Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01239"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a7bc497e4d0bcf0ad713648f9c13a890c"> 1239</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_SOFINT     ( 0x1 &lt;&lt; 11 )  </span><span class="comment">/* (UDP) USB Start Of frame Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01240"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aa8ef719c8714aedb7d302809d1cabff6"> 1240</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_WAKEUP     ( 0x1 &lt;&lt; 13 )  </span><span class="comment">/* (UDP) USB Resume Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;<span class="comment">/* -------- UDP_IDR : (UDP Offset: 0x14) USB Interrupt Disable Register -------- */</span></div>
<div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;<span class="comment">/* -------- UDP_IMR : (UDP Offset: 0x18) USB Interrupt Mask Register -------- */</span></div>
<div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;<span class="comment">/* -------- UDP_ISR : (UDP Offset: 0x1c) USB Interrupt Status Register -------- */</span></div>
<div class="line"><a name="l01244"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a963f4e535475fdca21e2b4462041ba16"> 1244</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_ENDBUSRES              ( 0x1 &lt;&lt; 12 ) </span><span class="comment">/* (UDP) USB End Of Bus Reset Interrupt */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;<span class="comment">/* -------- UDP_ICR : (UDP Offset: 0x20) USB Interrupt Clear Register -------- */</span></div>
<div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;<span class="comment">/* -------- UDP_RST_EP : (UDP Offset: 0x28) USB Reset Endpoint Register -------- */</span></div>
<div class="line"><a name="l01247"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a8eece1c2437e70c0d23995d182747169"> 1247</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_EP0                    ( 0x1 &lt;&lt; 0 )    </span><span class="comment">/* (UDP) Reset Endpoint 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01248"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a3192588280fa39ba88e7807162df2668"> 1248</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_EP1                    ( 0x1 &lt;&lt; 1 )    </span><span class="comment">/* (UDP) Reset Endpoint 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01249"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#afc01cc967634aaf6b34c009593ab6663"> 1249</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_EP2                    ( 0x1 &lt;&lt; 2 )    </span><span class="comment">/* (UDP) Reset Endpoint 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01250"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a55ff9f19b78ade374607ba1e30681b04"> 1250</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_EP3                    ( 0x1 &lt;&lt; 3 )    </span><span class="comment">/* (UDP) Reset Endpoint 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01251"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a06db7f870578c69ea91a04032855ebfa"> 1251</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_EP4                    ( 0x1 &lt;&lt; 4 )    </span><span class="comment">/* (UDP) Reset Endpoint 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01252"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aa5fabc45c94b0b55e2ff75b512aada4d"> 1252</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_EP5                    ( 0x1 &lt;&lt; 5 )    </span><span class="comment">/* (UDP) Reset Endpoint 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01253"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a3e2ce2d9909d197b4248aa66d5474607"> 1253</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_EP6                    ( 0x1 &lt;&lt; 6 )    </span><span class="comment">/* (UDP) Reset Endpoint 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01254"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a8a301ae88de134332de036bdb7276bef"> 1254</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_EP7                    ( 0x1 &lt;&lt; 7 )    </span><span class="comment">/* (UDP) Reset Endpoint 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;<span class="comment">/* -------- UDP_CSR : (UDP Offset: 0x30) USB Endpoint Control and Status Register -------- */</span></div>
<div class="line"><a name="l01256"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aa0248fd3450dbed0a4920efbd37a5c25"> 1256</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_TXCOMP                 ( 0x1 &lt;&lt; 0 )    </span><span class="comment">/* (UDP) Generates an IN packet with data previously written in the DPR */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01257"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ae313b496b0f57c6f1709a2fb4b57daaa"> 1257</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_RX_DATA_BK0            ( 0x1 &lt;&lt; 1 )    </span><span class="comment">/* (UDP) Receive Data Bank 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01258"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a2a28903a455889bb4db81566185e2470"> 1258</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_RXSETUP                ( 0x1 &lt;&lt; 2 )    </span><span class="comment">/* (UDP) Sends STALL to the Host (Control endpoints) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01259"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a59bb4c10c9e4abb9fbe812b22069f50f"> 1259</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_ISOERROR               ( 0x1 &lt;&lt; 3 )    </span><span class="comment">/* (UDP) Isochronous error (Isochronous endpoints) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01260"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#afb1da15a9600778181dba435272150da"> 1260</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_TXPKTRDY               ( 0x1 &lt;&lt; 4 )    </span><span class="comment">/* (UDP) Transmit Packet Ready */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01261"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a99191244fa595e96bec692b200b9c708"> 1261</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_FORCESTALL             ( 0x1 &lt;&lt; 5 )    </span><span class="comment">/* (UDP) Force Stall (used by Control, Bulk and Isochronous endpoints). */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01262"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#acb6db66df37f8269f54808965876452d"> 1262</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_RX_DATA_BK1            ( 0x1 &lt;&lt; 6 )    </span><span class="comment">/* (UDP) Receive Data Bank 1 (only used by endpoints with ping-pong attributes). */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01263"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ad5bb9f6b22cd7b71c41e0c5f21359147"> 1263</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_DIR                    ( 0x1 &lt;&lt; 7 )    </span><span class="comment">/* (UDP) Transfer Direction */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01264"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#adab36cc6d97194fd0c3a34dfe9f1076b"> 1264</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_EPTYPE                 ( 0x7 &lt;&lt; 8 )    </span><span class="comment">/* (UDP) Endpoint type */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01265"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a1d3aaad9ea154ac7ea6357eadd5c8a32"> 1265</a></span>&#160;<span class="preprocessor">#define     AT91C_UDP_EPTYPE_CTRL        ( 0x0 &lt;&lt; 8 )    </span><span class="comment">/* (UDP) Control */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01266"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ae1aec7e27eed3a2d7be3a15342b6299f"> 1266</a></span>&#160;<span class="preprocessor">#define     AT91C_UDP_EPTYPE_ISO_OUT     ( 0x1 &lt;&lt; 8 )    </span><span class="comment">/* (UDP) Isochronous OUT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01267"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ac94b088b5f232c505558cabead5719fd"> 1267</a></span>&#160;<span class="preprocessor">#define     AT91C_UDP_EPTYPE_BULK_OUT    ( 0x2 &lt;&lt; 8 )    </span><span class="comment">/* (UDP) Bulk OUT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01268"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ab1a1c8a2611827dd00b51592c13fc92e"> 1268</a></span>&#160;<span class="preprocessor">#define     AT91C_UDP_EPTYPE_INT_OUT     ( 0x3 &lt;&lt; 8 )    </span><span class="comment">/* (UDP) Interrupt OUT */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01269"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ab0038b2f8b27df3ad0d9715120e5eb24"> 1269</a></span>&#160;<span class="preprocessor">#define     AT91C_UDP_EPTYPE_ISO_IN      ( 0x5 &lt;&lt; 8 )    </span><span class="comment">/* (UDP) Isochronous IN */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01270"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a6662ace61cac91faf0ae2d564623105d"> 1270</a></span>&#160;<span class="preprocessor">#define     AT91C_UDP_EPTYPE_BULK_IN     ( 0x6 &lt;&lt; 8 )    </span><span class="comment">/* (UDP) Bulk IN */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01271"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ab04fd08051845f87617a29a73b99fbfe"> 1271</a></span>&#160;<span class="preprocessor">#define     AT91C_UDP_EPTYPE_INT_IN      ( 0x7 &lt;&lt; 8 )    </span><span class="comment">/* (UDP) Interrupt IN */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01272"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aa7f9626f06dff378615092a5c0d601a3"> 1272</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_DTGLE                  ( 0x1 &lt;&lt; 11 )   </span><span class="comment">/* (UDP) Data Toggle */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01273"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aa6a2e4bfbfd0b615450b6d812f21a0a3"> 1273</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_EPEDS                  ( 0x1 &lt;&lt; 15 )   </span><span class="comment">/* (UDP) Endpoint Enable Disable */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01274"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a6528ea478dd6f86c09ec5fb953238acd"> 1274</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_RXBYTECNT              ( 0x7FF &lt;&lt; 16 ) </span><span class="comment">/* (UDP) Number Of Bytes Available in the FIFO */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160; </div>
<div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;<span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;<span class="comment">/*               REGISTER ADDRESS DEFINITION FOR AT91SAM7S64 */</span></div>
<div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;<span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;<span class="comment">/* ========== Register definition for SYSC peripheral ========== */</span></div>
<div class="line"><a name="l01280"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a6d09105f13ca3a4faa63de3c139b1a13"> 1280</a></span>&#160;<span class="preprocessor">#define AT91C_SYSC_SYSC_VRPM    ( 0xFFFFFD60 ) </span><span class="comment">/* (SYSC) Voltage Regulator Power Mode Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;<span class="comment">/* ========== Register definition for AIC peripheral ========== */</span></div>
<div class="line"><a name="l01282"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a2ebc1521442e6301cbc1aebe8b6a60fe"> 1282</a></span>&#160;<span class="preprocessor">#define AT91C_AIC_ICCR          ( 0xFFFFF128 ) </span><span class="comment">/* (AIC) Interrupt Clear Command Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01283"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ab55840ce00a4bfa54acfd8b74809c71d"> 1283</a></span>&#160;<span class="preprocessor">#define AT91C_AIC_IECR          ( 0xFFFFF120 ) </span><span class="comment">/* (AIC) Interrupt Enable Command Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01284"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a4480f18cb6202e4fca4cfef8f5276705"> 1284</a></span>&#160;<span class="preprocessor">#define AT91C_AIC_SMR           ( 0xFFFFF000 ) </span><span class="comment">/* (AIC) Source Mode Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01285"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a02c05836353c43c959f4588438a09a2e"> 1285</a></span>&#160;<span class="preprocessor">#define AT91C_AIC_ISCR          ( 0xFFFFF12C ) </span><span class="comment">/* (AIC) Interrupt Set Command Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01286"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a4b9cd98d7ecaede481636cb8ed07aa3f"> 1286</a></span>&#160;<span class="preprocessor">#define AT91C_AIC_EOICR         ( 0xFFFFF130 ) </span><span class="comment">/* (AIC) End of Interrupt Command Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01287"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a658342079ef86ca02b400bca590157c5"> 1287</a></span>&#160;<span class="preprocessor">#define AT91C_AIC_DCR           ( 0xFFFFF138 ) </span><span class="comment">/* (AIC) Debug Control Register (Protect) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01288"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#acac44f7aa3c5256f6d1f2fce7174b45f"> 1288</a></span>&#160;<span class="preprocessor">#define AT91C_AIC_FFER          ( 0xFFFFF140 ) </span><span class="comment">/* (AIC) Fast Forcing Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01289"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a3706014afd66ae5afcfc65bafbb7a856"> 1289</a></span>&#160;<span class="preprocessor">#define AT91C_AIC_SVR           ( 0xFFFFF080 ) </span><span class="comment">/* (AIC) Source Vector Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01290"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#af3ef43da35c21f7decfeee386eefce49"> 1290</a></span>&#160;<span class="preprocessor">#define AT91C_AIC_SPU           ( 0xFFFFF134 ) </span><span class="comment">/* (AIC) Spurious Vector Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01291"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a79e930ea8ad33613147ad0f0917a90e8"> 1291</a></span>&#160;<span class="preprocessor">#define AT91C_AIC_FFDR          ( 0xFFFFF144 ) </span><span class="comment">/* (AIC) Fast Forcing Disable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01292"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a260f4fef8883877802b9f495afadedef"> 1292</a></span>&#160;<span class="preprocessor">#define AT91C_AIC_FVR           ( 0xFFFFF104 ) </span><span class="comment">/* (AIC) FIQ Vector Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01293"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aa3d9b233ceed49a9659357ad505e03e7"> 1293</a></span>&#160;<span class="preprocessor">#define AT91C_AIC_FFSR          ( 0xFFFFF148 ) </span><span class="comment">/* (AIC) Fast Forcing Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01294"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aec49d326140f483ce6a51125c04b4c45"> 1294</a></span>&#160;<span class="preprocessor">#define AT91C_AIC_IMR           ( 0xFFFFF110 ) </span><span class="comment">/* (AIC) Interrupt Mask Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01295"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a502b849eb0925da51ea1724bfb9ff675"> 1295</a></span>&#160;<span class="preprocessor">#define AT91C_AIC_ISR           ( 0xFFFFF108 ) </span><span class="comment">/* (AIC) Interrupt Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01296"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a59d48beaedc4723dde35e1da1290c72b"> 1296</a></span>&#160;<span class="preprocessor">#define AT91C_AIC_IVR           ( 0xFFFFF100 ) </span><span class="comment">/* (AIC) IRQ Vector Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01297"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a1d8f11768ada3d34e3d231ad3256cb2d"> 1297</a></span>&#160;<span class="preprocessor">#define AT91C_AIC_IDCR          ( 0xFFFFF124 ) </span><span class="comment">/* (AIC) Interrupt Disable Command Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01298"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a6d5196b096a59a7e16ecb1fb9d87c484"> 1298</a></span>&#160;<span class="preprocessor">#define AT91C_AIC_CISR          ( 0xFFFFF114 ) </span><span class="comment">/* (AIC) Core Interrupt Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01299"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#abf803377d831045384c1b12293880e75"> 1299</a></span>&#160;<span class="preprocessor">#define AT91C_AIC_IPR           ( 0xFFFFF10C ) </span><span class="comment">/* (AIC) Interrupt Pending Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;<span class="comment">/* ========== Register definition for DBGU peripheral ========== */</span></div>
<div class="line"><a name="l01301"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a5631a1b7971aca70b47da6170d65a736"> 1301</a></span>&#160;<span class="preprocessor">#define AT91C_DBGU_C2R          ( 0xFFFFF244 ) </span><span class="comment">/* (DBGU) Chip ID2 Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01302"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ae48c03ce04459be6c814abdfab687665"> 1302</a></span>&#160;<span class="preprocessor">#define AT91C_DBGU_THR          ( 0xFFFFF21C ) </span><span class="comment">/* (DBGU) Transmitter Holding Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01303"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#af6aadb08af97abf5e5bc84370188a9fc"> 1303</a></span>&#160;<span class="preprocessor">#define AT91C_DBGU_CSR          ( 0xFFFFF214 ) </span><span class="comment">/* (DBGU) Channel Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01304"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#acf568b5e33118d36d873ee727823d67a"> 1304</a></span>&#160;<span class="preprocessor">#define AT91C_DBGU_IDR          ( 0xFFFFF20C ) </span><span class="comment">/* (DBGU) Interrupt Disable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01305"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a7c33929d0f5af7047f9995e7a1e8578c"> 1305</a></span>&#160;<span class="preprocessor">#define AT91C_DBGU_MR           ( 0xFFFFF204 ) </span><span class="comment">/* (DBGU) Mode Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01306"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a5ab0033ea4e9cff2313119750a92e0f9"> 1306</a></span>&#160;<span class="preprocessor">#define AT91C_DBGU_FNTR         ( 0xFFFFF248 ) </span><span class="comment">/* (DBGU) Force NTRST Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01307"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a1b99b2e13c5312d5241bcddd6187ac7c"> 1307</a></span>&#160;<span class="preprocessor">#define AT91C_DBGU_C1R          ( 0xFFFFF240 ) </span><span class="comment">/* (DBGU) Chip ID1 Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01308"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aa3b5cb939e2298f254432f550fb463e0"> 1308</a></span>&#160;<span class="preprocessor">#define AT91C_DBGU_BRGR         ( 0xFFFFF220 ) </span><span class="comment">/* (DBGU) Baud Rate Generator Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01309"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#af348a2b1a503eb350207ac37a7223e05"> 1309</a></span>&#160;<span class="preprocessor">#define AT91C_DBGU_RHR          ( 0xFFFFF218 ) </span><span class="comment">/* (DBGU) Receiver Holding Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01310"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aac25413834b77b44602de7a3b4fbb4eb"> 1310</a></span>&#160;<span class="preprocessor">#define AT91C_DBGU_IMR          ( 0xFFFFF210 ) </span><span class="comment">/* (DBGU) Interrupt Mask Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01311"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ab5eaf17d54f6373dee1cd4bf5c00c438"> 1311</a></span>&#160;<span class="preprocessor">#define AT91C_DBGU_IER          ( 0xFFFFF208 ) </span><span class="comment">/* (DBGU) Interrupt Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01312"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a7fcdca5d607d446eb412ee0fbcb4390f"> 1312</a></span>&#160;<span class="preprocessor">#define AT91C_DBGU_CR           ( 0xFFFFF200 ) </span><span class="comment">/* (DBGU) Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;<span class="comment">/* ========== Register definition for PDC_DBGU peripheral ========== */</span></div>
<div class="line"><a name="l01314"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a23e6b5020286359a8057ab6ed844bdd9"> 1314</a></span>&#160;<span class="preprocessor">#define AT91C_DBGU_TNCR         ( 0xFFFFF31C ) </span><span class="comment">/* (PDC_DBGU) Transmit Next Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01315"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a100458251305b7e09f5291651fa42775"> 1315</a></span>&#160;<span class="preprocessor">#define AT91C_DBGU_RNCR         ( 0xFFFFF314 ) </span><span class="comment">/* (PDC_DBGU) Receive Next Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01316"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a261fe49a6c0d5a977e0ba8d21bce840b"> 1316</a></span>&#160;<span class="preprocessor">#define AT91C_DBGU_PTCR         ( 0xFFFFF320 ) </span><span class="comment">/* (PDC_DBGU) PDC Transfer Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01317"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#abc9bd6435abbf87311d1aba24c24ed5b"> 1317</a></span>&#160;<span class="preprocessor">#define AT91C_DBGU_PTSR         ( 0xFFFFF324 ) </span><span class="comment">/* (PDC_DBGU) PDC Transfer Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01318"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aa7a36d4facf6efb40dc61a7b6fb9cd54"> 1318</a></span>&#160;<span class="preprocessor">#define AT91C_DBGU_RCR          ( 0xFFFFF304 ) </span><span class="comment">/* (PDC_DBGU) Receive Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01319"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a41bc9657a3781147caba9eb659c440bd"> 1319</a></span>&#160;<span class="preprocessor">#define AT91C_DBGU_TCR          ( 0xFFFFF30C ) </span><span class="comment">/* (PDC_DBGU) Transmit Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01320"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a337ce11c82d64e6e573ff40e4d9a0830"> 1320</a></span>&#160;<span class="preprocessor">#define AT91C_DBGU_RPR          ( 0xFFFFF300 ) </span><span class="comment">/* (PDC_DBGU) Receive Pointer Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01321"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a1c9e7316fc10820f2bfd2b0516ee960b"> 1321</a></span>&#160;<span class="preprocessor">#define AT91C_DBGU_TPR          ( 0xFFFFF308 ) </span><span class="comment">/* (PDC_DBGU) Transmit Pointer Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01322"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ab7f706467663bc392173b45df73a764f"> 1322</a></span>&#160;<span class="preprocessor">#define AT91C_DBGU_RNPR         ( 0xFFFFF310 ) </span><span class="comment">/* (PDC_DBGU) Receive Next Pointer Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01323"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a2402eba2b61ad0fcc19d11e1711c9d16"> 1323</a></span>&#160;<span class="preprocessor">#define AT91C_DBGU_TNPR         ( 0xFFFFF318 ) </span><span class="comment">/* (PDC_DBGU) Transmit Next Pointer Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;<span class="comment">/* ========== Register definition for PIOA peripheral ========== */</span></div>
<div class="line"><a name="l01325"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a01f22180c95dde93f1143fccbb251031"> 1325</a></span>&#160;<span class="preprocessor">#define AT91C_PIOA_IMR          ( 0xFFFFF448 ) </span><span class="comment">/* (PIOA) Interrupt Mask Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01326"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a2282046182b9d9e56f33e32b84b90c19"> 1326</a></span>&#160;<span class="preprocessor">#define AT91C_PIOA_IER          ( 0xFFFFF440 ) </span><span class="comment">/* (PIOA) Interrupt Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01327"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a472cb7830b1001df23442820aec3b91b"> 1327</a></span>&#160;<span class="preprocessor">#define AT91C_PIOA_OWDR         ( 0xFFFFF4A4 ) </span><span class="comment">/* (PIOA) Output Write Disable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01328"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ae0cff3319fa040b979a6888f31085928"> 1328</a></span>&#160;<span class="preprocessor">#define AT91C_PIOA_ISR          ( 0xFFFFF44C ) </span><span class="comment">/* (PIOA) Interrupt Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01329"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a3baeebe6fac88770c77d797b6048922b"> 1329</a></span>&#160;<span class="preprocessor">#define AT91C_PIOA_PPUDR        ( 0xFFFFF460 ) </span><span class="comment">/* (PIOA) Pull-up Disable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01330"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aab89dee17d06a00b53da17c7d9c5dd85"> 1330</a></span>&#160;<span class="preprocessor">#define AT91C_PIOA_MDSR         ( 0xFFFFF458 ) </span><span class="comment">/* (PIOA) Multi-driver Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01331"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ad07fc5c8fd1916171d0ca229b741fc63"> 1331</a></span>&#160;<span class="preprocessor">#define AT91C_PIOA_MDER         ( 0xFFFFF450 ) </span><span class="comment">/* (PIOA) Multi-driver Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01332"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a93bd0ead4ceb2e8a1f257b31e8c7e14f"> 1332</a></span>&#160;<span class="preprocessor">#define AT91C_PIOA_PER          ( 0xFFFFF400 ) </span><span class="comment">/* (PIOA) PIO Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01333"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a494cb791cd75cfd5f0de7e87499e4a0a"> 1333</a></span>&#160;<span class="preprocessor">#define AT91C_PIOA_PSR          ( 0xFFFFF408 ) </span><span class="comment">/* (PIOA) PIO Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01334"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aa99369c2b219dda0c48740d90f21d939"> 1334</a></span>&#160;<span class="preprocessor">#define AT91C_PIOA_OER          ( 0xFFFFF410 ) </span><span class="comment">/* (PIOA) Output Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01335"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a8aa900d1f44e460a30758eeaa9a593cc"> 1335</a></span>&#160;<span class="preprocessor">#define AT91C_PIOA_BSR          ( 0xFFFFF474 ) </span><span class="comment">/* (PIOA) Select B Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01336"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a2d040b79be17e0a76ee72ef47b3a091f"> 1336</a></span>&#160;<span class="preprocessor">#define AT91C_PIOA_PPUER        ( 0xFFFFF464 ) </span><span class="comment">/* (PIOA) Pull-up Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01337"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#abc153eace206577541602e757731202f"> 1337</a></span>&#160;<span class="preprocessor">#define AT91C_PIOA_MDDR         ( 0xFFFFF454 ) </span><span class="comment">/* (PIOA) Multi-driver Disable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01338"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a883f9de2546cd5e0fc9d61f8abba8f86"> 1338</a></span>&#160;<span class="preprocessor">#define AT91C_PIOA_PDR          ( 0xFFFFF404 ) </span><span class="comment">/* (PIOA) PIO Disable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01339"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a7c2600aa7cf94e838b518579ae17682e"> 1339</a></span>&#160;<span class="preprocessor">#define AT91C_PIOA_ODR          ( 0xFFFFF414 ) </span><span class="comment">/* (PIOA) Output Disable Registerr */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01340"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a0b807513a47a5397bd4c2e8de2eef98a"> 1340</a></span>&#160;<span class="preprocessor">#define AT91C_PIOA_IFDR         ( 0xFFFFF424 ) </span><span class="comment">/* (PIOA) Input Filter Disable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01341"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aabe3c44e2ac75c9b425c87f406679824"> 1341</a></span>&#160;<span class="preprocessor">#define AT91C_PIOA_ABSR         ( 0xFFFFF478 ) </span><span class="comment">/* (PIOA) AB Select Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01342"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a8d6d24987acd9d2412e5cf72706a783f"> 1342</a></span>&#160;<span class="preprocessor">#define AT91C_PIOA_ASR          ( 0xFFFFF470 ) </span><span class="comment">/* (PIOA) Select A Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01343"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a57d571c97f9956583716b36e0f85f33a"> 1343</a></span>&#160;<span class="preprocessor">#define AT91C_PIOA_PPUSR        ( 0xFFFFF468 ) </span><span class="comment">/* (PIOA) Pad Pull-up Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01344"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ac75869d5dc9e09776095bb722dde7c5e"> 1344</a></span>&#160;<span class="preprocessor">#define AT91C_PIOA_ODSR         ( 0xFFFFF438 ) </span><span class="comment">/* (PIOA) Output Data Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01345"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a4ce61ea50f9aa86746d2438faa95c3fd"> 1345</a></span>&#160;<span class="preprocessor">#define AT91C_PIOA_SODR         ( 0xFFFFF430 ) </span><span class="comment">/* (PIOA) Set Output Data Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01346"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#af786ac9d28aadd31d7da6f38e0da6b6d"> 1346</a></span>&#160;<span class="preprocessor">#define AT91C_PIOA_IFSR         ( 0xFFFFF428 ) </span><span class="comment">/* (PIOA) Input Filter Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01347"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a9145c129d70318b62f4a5c53aeaeac0d"> 1347</a></span>&#160;<span class="preprocessor">#define AT91C_PIOA_IFER         ( 0xFFFFF420 ) </span><span class="comment">/* (PIOA) Input Filter Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01348"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a0911cba099368e416f4f0d4ff9a1d8e4"> 1348</a></span>&#160;<span class="preprocessor">#define AT91C_PIOA_OSR          ( 0xFFFFF418 ) </span><span class="comment">/* (PIOA) Output Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01349"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a8d1fc6d0940a0d04372c172882516c32"> 1349</a></span>&#160;<span class="preprocessor">#define AT91C_PIOA_IDR          ( 0xFFFFF444 ) </span><span class="comment">/* (PIOA) Interrupt Disable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01350"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a4592777ecfffcc2626d1db86e00ed1b6"> 1350</a></span>&#160;<span class="preprocessor">#define AT91C_PIOA_PDSR         ( 0xFFFFF43C ) </span><span class="comment">/* (PIOA) Pin Data Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01351"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a5930803de65239492ced9171471a103a"> 1351</a></span>&#160;<span class="preprocessor">#define AT91C_PIOA_CODR         ( 0xFFFFF434 ) </span><span class="comment">/* (PIOA) Clear Output Data Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01352"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a266284ebbfe87e1cbae28c7ffe3e490b"> 1352</a></span>&#160;<span class="preprocessor">#define AT91C_PIOA_OWSR         ( 0xFFFFF4A8 ) </span><span class="comment">/* (PIOA) Output Write Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01353"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a44d571365bcb5ff5e51eed14be4779bd"> 1353</a></span>&#160;<span class="preprocessor">#define AT91C_PIOA_OWER         ( 0xFFFFF4A0 ) </span><span class="comment">/* (PIOA) Output Write Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;<span class="comment">/* ========== Register definition for CKGR peripheral ========== */</span></div>
<div class="line"><a name="l01355"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ae67b4d21adfa7322ca97f86a7372b9cd"> 1355</a></span>&#160;<span class="preprocessor">#define AT91C_CKGR_PLLR         ( 0xFFFFFC2C ) </span><span class="comment">/* (CKGR) PLL Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01356"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ac8f4ff2752cc7fb3b24d4b2a036f8fab"> 1356</a></span>&#160;<span class="preprocessor">#define AT91C_CKGR_MCFR         ( 0xFFFFFC24 ) </span><span class="comment">/* (CKGR) Main Clock  Frequency Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01357"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a3d0808992286c8581278c9655a007821"> 1357</a></span>&#160;<span class="preprocessor">#define AT91C_CKGR_MOR          ( 0xFFFFFC20 ) </span><span class="comment">/* (CKGR) Main Oscillator Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;<span class="comment">/* ========== Register definition for PMC peripheral ========== */</span></div>
<div class="line"><a name="l01359"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a37faefdfe5ec7ef841972e1fc1877d5e"> 1359</a></span>&#160;<span class="preprocessor">#define AT91C_PMC_SCSR          ( 0xFFFFFC08 ) </span><span class="comment">/* (PMC) System Clock Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01360"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a1088f086d92d3ac3ad028428e29b2144"> 1360</a></span>&#160;<span class="preprocessor">#define AT91C_PMC_SCER          ( 0xFFFFFC00 ) </span><span class="comment">/* (PMC) System Clock Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01361"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a8a5b425ea5993ada144b8945aaeb01b9"> 1361</a></span>&#160;<span class="preprocessor">#define AT91C_PMC_IMR           ( 0xFFFFFC6C ) </span><span class="comment">/* (PMC) Interrupt Mask Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01362"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#abb1458f0e791aef764fdfd762f147874"> 1362</a></span>&#160;<span class="preprocessor">#define AT91C_PMC_IDR           ( 0xFFFFFC64 ) </span><span class="comment">/* (PMC) Interrupt Disable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01363"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a4221f74fe26f80f7001a68f3b3428587"> 1363</a></span>&#160;<span class="preprocessor">#define AT91C_PMC_PCDR          ( 0xFFFFFC14 ) </span><span class="comment">/* (PMC) Peripheral Clock Disable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01364"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a87bc88b19d5789ec85a38c66d4ebd0f3"> 1364</a></span>&#160;<span class="preprocessor">#define AT91C_PMC_SCDR          ( 0xFFFFFC04 ) </span><span class="comment">/* (PMC) System Clock Disable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01365"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a6b5b2d1ea05554869d89a3a2fc6bcd4e"> 1365</a></span>&#160;<span class="preprocessor">#define AT91C_PMC_SR            ( 0xFFFFFC68 ) </span><span class="comment">/* (PMC) Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01366"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ae13d5394223291f9364fb14552d4771c"> 1366</a></span>&#160;<span class="preprocessor">#define AT91C_PMC_IER           ( 0xFFFFFC60 ) </span><span class="comment">/* (PMC) Interrupt Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01367"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#abb85fb0075508332e1fde3b0141a1f77"> 1367</a></span>&#160;<span class="preprocessor">#define AT91C_PMC_MCKR          ( 0xFFFFFC30 ) </span><span class="comment">/* (PMC) Master Clock Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01368"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a51eb37fbaf5750d3e97aa86cebc88c1e"> 1368</a></span>&#160;<span class="preprocessor">#define AT91C_PMC_MOR           ( 0xFFFFFC20 ) </span><span class="comment">/* (PMC) Main Oscillator Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01369"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a4a25b7100b143d46b7eab974f8f383af"> 1369</a></span>&#160;<span class="preprocessor">#define AT91C_PMC_PCER          ( 0xFFFFFC10 ) </span><span class="comment">/* (PMC) Peripheral Clock Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01370"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a45941ff78c1aa2bce656679d88dcc6f1"> 1370</a></span>&#160;<span class="preprocessor">#define AT91C_PMC_PCSR          ( 0xFFFFFC18 ) </span><span class="comment">/* (PMC) Peripheral Clock Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01371"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ae50e3b1a9b5c04f26f656d5e1e631d15"> 1371</a></span>&#160;<span class="preprocessor">#define AT91C_PMC_PLLR          ( 0xFFFFFC2C ) </span><span class="comment">/* (PMC) PLL Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01372"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a24111130e9e504b91bb2d642578e5a89"> 1372</a></span>&#160;<span class="preprocessor">#define AT91C_PMC_MCFR          ( 0xFFFFFC24 ) </span><span class="comment">/* (PMC) Main Clock  Frequency Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01373"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a1d09bf3616f0ec2c9fa6b85eff2a97d6"> 1373</a></span>&#160;<span class="preprocessor">#define AT91C_PMC_PCKR          ( 0xFFFFFC40 ) </span><span class="comment">/* (PMC) Programmable Clock Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;<span class="comment">/* ========== Register definition for RSTC peripheral ========== */</span></div>
<div class="line"><a name="l01375"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a3e6d4b6d0e39356bf52e12e2fb982e8f"> 1375</a></span>&#160;<span class="preprocessor">#define AT91C_RSTC_RSR          ( 0xFFFFFD04 ) </span><span class="comment">/* (RSTC) Reset Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01376"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ad82c9e23066554637f65bc863f35a0e6"> 1376</a></span>&#160;<span class="preprocessor">#define AT91C_RSTC_RMR          ( 0xFFFFFD08 ) </span><span class="comment">/* (RSTC) Reset Mode Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01377"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aa8414408466eaac0fcf732684368f7b0"> 1377</a></span>&#160;<span class="preprocessor">#define AT91C_RSTC_RCR          ( 0xFFFFFD00 ) </span><span class="comment">/* (RSTC) Reset Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;<span class="comment">/* ========== Register definition for RTTC peripheral ========== */</span></div>
<div class="line"><a name="l01379"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aabc2e8ffc38e2582b71bf4647f592b34"> 1379</a></span>&#160;<span class="preprocessor">#define AT91C_RTTC_RTSR         ( 0xFFFFFD2C ) </span><span class="comment">/* (RTTC) Real-time Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01380"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a18e3408b2bf0d11fdfc3311c376c7f66"> 1380</a></span>&#160;<span class="preprocessor">#define AT91C_RTTC_RTAR         ( 0xFFFFFD24 ) </span><span class="comment">/* (RTTC) Real-time Alarm Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01381"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a09cf6a8ffec373af5be6af2bbe4a2b46"> 1381</a></span>&#160;<span class="preprocessor">#define AT91C_RTTC_RTVR         ( 0xFFFFFD28 ) </span><span class="comment">/* (RTTC) Real-time Value Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01382"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a5c5f38be61b98909c5794acc970d3559"> 1382</a></span>&#160;<span class="preprocessor">#define AT91C_RTTC_RTMR         ( 0xFFFFFD20 ) </span><span class="comment">/* (RTTC) Real-time Mode Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;<span class="comment">/* ========== Register definition for PITC peripheral ========== */</span></div>
<div class="line"><a name="l01384"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a38c7f20272da9adc377b5061f1614ccb"> 1384</a></span>&#160;<span class="preprocessor">#define AT91C_PITC_PIIR         ( 0xFFFFFD3C ) </span><span class="comment">/* (PITC) Period Interval Image Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01385"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a50f548a213ce527e05272128827d1a96"> 1385</a></span>&#160;<span class="preprocessor">#define AT91C_PITC_PISR         ( 0xFFFFFD34 ) </span><span class="comment">/* (PITC) Period Interval Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01386"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a5d9918c6442157386a416a8002a3353a"> 1386</a></span>&#160;<span class="preprocessor">#define AT91C_PITC_PIVR         ( 0xFFFFFD38 ) </span><span class="comment">/* (PITC) Period Interval Value Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01387"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ade8e662cf6facc2d3f6afe46362b823f"> 1387</a></span>&#160;<span class="preprocessor">#define AT91C_PITC_PIMR         ( 0xFFFFFD30 ) </span><span class="comment">/* (PITC) Period Interval Mode Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;<span class="comment">/* ========== Register definition for WDTC peripheral ========== */</span></div>
<div class="line"><a name="l01389"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a0ca679be254c23a41dc8c04f78d4a6f4"> 1389</a></span>&#160;<span class="preprocessor">#define AT91C_WDTC_WDMR         ( 0xFFFFFD44 ) </span><span class="comment">/* (WDTC) Watchdog Mode Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01390"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#af678a558e212a430e97466a931248b0b"> 1390</a></span>&#160;<span class="preprocessor">#define AT91C_WDTC_WDSR         ( 0xFFFFFD48 ) </span><span class="comment">/* (WDTC) Watchdog Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01391"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#afc2e9f8d797399fc2a9a92330c1feea1"> 1391</a></span>&#160;<span class="preprocessor">#define AT91C_WDTC_WDCR         ( 0xFFFFFD40 ) </span><span class="comment">/* (WDTC) Watchdog Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;<span class="comment">/* ========== Register definition for MC peripheral ========== */</span></div>
<div class="line"><a name="l01393"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#af36778483b430da5720ab5bc879c8a8b"> 1393</a></span>&#160;<span class="preprocessor">#define AT91C_MC_FCR            ( 0xFFFFFF64 ) </span><span class="comment">/* (MC) MC Flash Command Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01394"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a9480f757dc1ab0a0e8c285f24a916e9d"> 1394</a></span>&#160;<span class="preprocessor">#define AT91C_MC_ASR            ( 0xFFFFFF04 ) </span><span class="comment">/* (MC) MC Abort Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01395"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a4dc79ee02e20eba4cbaa71e2fd7e4434"> 1395</a></span>&#160;<span class="preprocessor">#define AT91C_MC_FSR            ( 0xFFFFFF68 ) </span><span class="comment">/* (MC) MC Flash Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01396"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a1ce0bfd4f4c60d6f0f2ba7033823ba11"> 1396</a></span>&#160;<span class="preprocessor">#define AT91C_MC_FMR            ( 0xFFFFFF60 ) </span><span class="comment">/* (MC) MC Flash Mode Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01397"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#af25be4608f5dec5cbf21293f1557a2f2"> 1397</a></span>&#160;<span class="preprocessor">#define AT91C_MC_AASR           ( 0xFFFFFF08 ) </span><span class="comment">/* (MC) MC Abort Address Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01398"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a084308496085ed2e8c3446577bf6a64c"> 1398</a></span>&#160;<span class="preprocessor">#define AT91C_MC_RCR            ( 0xFFFFFF00 ) </span><span class="comment">/* (MC) MC Remap Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;<span class="comment">/* ========== Register definition for PDC_SPI peripheral ========== */</span></div>
<div class="line"><a name="l01400"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a51a9b0ae49a977e9543b8319ec09cf85"> 1400</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_PTCR          ( 0xFFFE0120 ) </span><span class="comment">/* (PDC_SPI) PDC Transfer Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01401"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a471c5bc32cee42de03a63d0a163f0b93"> 1401</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_TNPR          ( 0xFFFE0118 ) </span><span class="comment">/* (PDC_SPI) Transmit Next Pointer Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01402"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a2c876733d8c5efa5e00119fad50d266f"> 1402</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_RNPR          ( 0xFFFE0110 ) </span><span class="comment">/* (PDC_SPI) Receive Next Pointer Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01403"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#acf292870b37606b21f0410027603120f"> 1403</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_TPR           ( 0xFFFE0108 ) </span><span class="comment">/* (PDC_SPI) Transmit Pointer Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01404"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a612f5f03a46b120ab039c06dcc2fa599"> 1404</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_RPR           ( 0xFFFE0100 ) </span><span class="comment">/* (PDC_SPI) Receive Pointer Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01405"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aa03c97608c017c8d90fc536c5d17ca2b"> 1405</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_PTSR          ( 0xFFFE0124 ) </span><span class="comment">/* (PDC_SPI) PDC Transfer Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01406"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a9ebc16a03b73147e6bb452a0deb79d8e"> 1406</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_TNCR          ( 0xFFFE011C ) </span><span class="comment">/* (PDC_SPI) Transmit Next Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01407"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ac5e8ec1639d069346a6a61327beeff1c"> 1407</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_RNCR          ( 0xFFFE0114 ) </span><span class="comment">/* (PDC_SPI) Receive Next Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01408"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a95b3dd8dec5d6a166c9a06ad010660d4"> 1408</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_TCR           ( 0xFFFE010C ) </span><span class="comment">/* (PDC_SPI) Transmit Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01409"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a26e580e91f218f9e7a144f05e3a6befd"> 1409</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_RCR           ( 0xFFFE0104 ) </span><span class="comment">/* (PDC_SPI) Receive Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;<span class="comment">/* ========== Register definition for SPI peripheral ========== */</span></div>
<div class="line"><a name="l01411"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aafdb14ccfd382f3c87b10ce317ec41c0"> 1411</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_CSR           ( 0xFFFE0030 ) </span><span class="comment">/* (SPI) Chip Select Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01412"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aa24383974bc0250165c3f429eb666934"> 1412</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_IDR           ( 0xFFFE0018 ) </span><span class="comment">/* (SPI) Interrupt Disable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01413"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#af2ad1abae74c687b5fbe3ef795f8cdc7"> 1413</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_SR            ( 0xFFFE0010 ) </span><span class="comment">/* (SPI) Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01414"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a299538dee33c3b08a70d94e82eee55b1"> 1414</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_RDR           ( 0xFFFE0008 ) </span><span class="comment">/* (SPI) Receive Data Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01415"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a68d87bb2d69eeeeb6462f99c7865b5b0"> 1415</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_CR            ( 0xFFFE0000 ) </span><span class="comment">/* (SPI) Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01416"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ac4d386ce1b94819f36916e742dd28850"> 1416</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_IMR           ( 0xFFFE001C ) </span><span class="comment">/* (SPI) Interrupt Mask Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01417"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ade75503c3c5f26d877c81549bc7600cb"> 1417</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_IER           ( 0xFFFE0014 ) </span><span class="comment">/* (SPI) Interrupt Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01418"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a06b36cf61f6591e873f1dbde3e063f7c"> 1418</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_TDR           ( 0xFFFE000C ) </span><span class="comment">/* (SPI) Transmit Data Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01419"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ad0cd85e74653d6f02d0c1bf896c0be3c"> 1419</a></span>&#160;<span class="preprocessor">#define AT91C_SPI_MR            ( 0xFFFE0004 ) </span><span class="comment">/* (SPI) Mode Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;<span class="comment">/* ========== Register definition for PDC_ADC peripheral ========== */</span></div>
<div class="line"><a name="l01421"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#acb2e0811e7c94f6d9a8bfecf7b5c4fca"> 1421</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_PTCR          ( 0xFFFD8120 ) </span><span class="comment">/* (PDC_ADC) PDC Transfer Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01422"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a687d5ee4e4d301a76d483c7843dfbfd2"> 1422</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_TNPR          ( 0xFFFD8118 ) </span><span class="comment">/* (PDC_ADC) Transmit Next Pointer Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01423"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aaf9a708c4e1f3fdd7161aa456b8cdf89"> 1423</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_RNPR          ( 0xFFFD8110 ) </span><span class="comment">/* (PDC_ADC) Receive Next Pointer Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01424"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a3bccb57bed16072b4616f112c3694c88"> 1424</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_TPR           ( 0xFFFD8108 ) </span><span class="comment">/* (PDC_ADC) Transmit Pointer Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01425"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a29ebb54cad9b08d7dfe19c6b99334e3b"> 1425</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_RPR           ( 0xFFFD8100 ) </span><span class="comment">/* (PDC_ADC) Receive Pointer Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01426"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aedd5fc8b746667f76d010547bebe7f75"> 1426</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_PTSR          ( 0xFFFD8124 ) </span><span class="comment">/* (PDC_ADC) PDC Transfer Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01427"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ac828a2db9a21ba3e5f2ff2e43353632b"> 1427</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_TNCR          ( 0xFFFD811C ) </span><span class="comment">/* (PDC_ADC) Transmit Next Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01428"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aad0066e0944197a569edfdf048b3e8fd"> 1428</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_RNCR          ( 0xFFFD8114 ) </span><span class="comment">/* (PDC_ADC) Receive Next Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01429"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a9c04ee8fc091c56447bc576629f7422b"> 1429</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_TCR           ( 0xFFFD810C ) </span><span class="comment">/* (PDC_ADC) Transmit Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01430"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a001ab907b43f9ced9cba11a18977bd38"> 1430</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_RCR           ( 0xFFFD8104 ) </span><span class="comment">/* (PDC_ADC) Receive Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;<span class="comment">/* ========== Register definition for ADC peripheral ========== */</span></div>
<div class="line"><a name="l01432"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ae1a9f653c6d5cbf3dedf0744f7a7d0ac"> 1432</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_IMR           ( 0xFFFD802C ) </span><span class="comment">/* (ADC) ADC Interrupt Mask Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01433"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a559fa100fd18c7176033e1fdf7680d03"> 1433</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_CDR4          ( 0xFFFD8040 ) </span><span class="comment">/* (ADC) ADC Channel Data Register 4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01434"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a22438fa7bedaa163f38fd9856d2ab7bf"> 1434</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_CDR2          ( 0xFFFD8038 ) </span><span class="comment">/* (ADC) ADC Channel Data Register 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01435"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a6cb14877b6cc91908cbde4dece6e3aa7"> 1435</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_CDR0          ( 0xFFFD8030 ) </span><span class="comment">/* (ADC) ADC Channel Data Register 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01436"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ae6c61a5731118fb1d2e45ff8aa288d3c"> 1436</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_CDR7          ( 0xFFFD804C ) </span><span class="comment">/* (ADC) ADC Channel Data Register 7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01437"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ad99e2dc67e83b6fa488479d1733eb48c"> 1437</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_CDR1          ( 0xFFFD8034 ) </span><span class="comment">/* (ADC) ADC Channel Data Register 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01438"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ab9623ccab1e65740bbb37261556afee2"> 1438</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_CDR3          ( 0xFFFD803C ) </span><span class="comment">/* (ADC) ADC Channel Data Register 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01439"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a592e6596725a224723b3cbc3ac0cfdf9"> 1439</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_CDR5          ( 0xFFFD8044 ) </span><span class="comment">/* (ADC) ADC Channel Data Register 5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01440"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ae21657c56292665c73e3de92ff227f99"> 1440</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_MR            ( 0xFFFD8004 ) </span><span class="comment">/* (ADC) ADC Mode Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01441"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#acfb5724dd3b3c5cd2a6536f07b31fbcf"> 1441</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_CDR6          ( 0xFFFD8048 ) </span><span class="comment">/* (ADC) ADC Channel Data Register 6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01442"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a042dee2d556b39e4514ea78479fbf281"> 1442</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_CR            ( 0xFFFD8000 ) </span><span class="comment">/* (ADC) ADC Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01443"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a073c7c22c54be83184c4d3a8e885ee5a"> 1443</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_CHER          ( 0xFFFD8010 ) </span><span class="comment">/* (ADC) ADC Channel Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01444"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ae0e58fc5c5066507fc970f44d871bf9b"> 1444</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_CHSR          ( 0xFFFD8018 ) </span><span class="comment">/* (ADC) ADC Channel Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01445"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a9313c0e3e66a87c7d7f060ad63f5a788"> 1445</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_IER           ( 0xFFFD8024 ) </span><span class="comment">/* (ADC) ADC Interrupt Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01446"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a00db6d32482d1a19ed2e52aabf3fac8b"> 1446</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_SR            ( 0xFFFD801C ) </span><span class="comment">/* (ADC) ADC Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01447"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a183514b7877b61f4d197a266f5fb3901"> 1447</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_CHDR          ( 0xFFFD8014 ) </span><span class="comment">/* (ADC) ADC Channel Disable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01448"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ad61c454c2163fd559a550e57438cc6d4"> 1448</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_IDR           ( 0xFFFD8028 ) </span><span class="comment">/* (ADC) ADC Interrupt Disable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01449"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a5a9ed21be1e440d5b6a55b2ec769881b"> 1449</a></span>&#160;<span class="preprocessor">#define AT91C_ADC_LCDR          ( 0xFFFD8020 ) </span><span class="comment">/* (ADC) ADC Last Converted Data Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;<span class="comment">/* ========== Register definition for PDC_SSC peripheral ========== */</span></div>
<div class="line"><a name="l01451"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aa5f6f7b779df4fc5f6289e6209187608"> 1451</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_PTCR          ( 0xFFFD4120 ) </span><span class="comment">/* (PDC_SSC) PDC Transfer Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01452"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aacda54a58a6d6706619c1d6088877fe1"> 1452</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_TNPR          ( 0xFFFD4118 ) </span><span class="comment">/* (PDC_SSC) Transmit Next Pointer Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01453"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a853daa41885819130b99a0e2214615ab"> 1453</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_RNPR          ( 0xFFFD4110 ) </span><span class="comment">/* (PDC_SSC) Receive Next Pointer Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01454"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a191a1106602f2d19c81e78c28cc8d588"> 1454</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_TPR           ( 0xFFFD4108 ) </span><span class="comment">/* (PDC_SSC) Transmit Pointer Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01455"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a10a6157b682e8d9170a7bd9b6b4288d3"> 1455</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_RPR           ( 0xFFFD4100 ) </span><span class="comment">/* (PDC_SSC) Receive Pointer Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01456"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a3ba2486c2064b7dd2b3506e37b19972d"> 1456</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_PTSR          ( 0xFFFD4124 ) </span><span class="comment">/* (PDC_SSC) PDC Transfer Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01457"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a53a7501045baecf8bd01c013dbe4c104"> 1457</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_TNCR          ( 0xFFFD411C ) </span><span class="comment">/* (PDC_SSC) Transmit Next Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01458"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a44508da72adc9ed12b256afe132dbc17"> 1458</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_RNCR          ( 0xFFFD4114 ) </span><span class="comment">/* (PDC_SSC) Receive Next Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01459"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a287e7b0b1d4ffecd1d8c407481606f98"> 1459</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_TCR           ( 0xFFFD410C ) </span><span class="comment">/* (PDC_SSC) Transmit Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01460"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a71cf421c0ff89108292103d07f9eebde"> 1460</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_RCR           ( 0xFFFD4104 ) </span><span class="comment">/* (PDC_SSC) Receive Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;<span class="comment">/* ========== Register definition for SSC peripheral ========== */</span></div>
<div class="line"><a name="l01462"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#adb294d06149c386bd8c826ca841f729b"> 1462</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_RFMR          ( 0xFFFD4014 ) </span><span class="comment">/* (SSC) Receive Frame Mode Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01463"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ae95efd136a149d3364e1c0407514f4fc"> 1463</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_CMR           ( 0xFFFD4004 ) </span><span class="comment">/* (SSC) Clock Mode Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01464"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a3e22415070eb929134f1e8136d65e2b3"> 1464</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_IDR           ( 0xFFFD4048 ) </span><span class="comment">/* (SSC) Interrupt Disable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01465"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a4cccd19cfbd79fa795a21c2d3c4aefaa"> 1465</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_SR            ( 0xFFFD4040 ) </span><span class="comment">/* (SSC) Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01466"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a0d7cc069fc343d458fe799864977ac1e"> 1466</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_RC0R          ( 0xFFFD4038 ) </span><span class="comment">/* (SSC) Receive Compare 0 Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01467"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aa5c99a0a45b091b298df7b19aead869b"> 1467</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_RSHR          ( 0xFFFD4030 ) </span><span class="comment">/* (SSC) Receive Sync Holding Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01468"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a89baf0bfdb0f0cda250d7caf61eee506"> 1468</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_RHR           ( 0xFFFD4020 ) </span><span class="comment">/* (SSC) Receive Holding Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01469"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a36a9a8eb55f9f87b90d335d2281a2417"> 1469</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_TCMR          ( 0xFFFD4018 ) </span><span class="comment">/* (SSC) Transmit Clock Mode Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01470"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ad4f7d43082ad7dee0c1af567fdd19dbf"> 1470</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_RCMR          ( 0xFFFD4010 ) </span><span class="comment">/* (SSC) Receive Clock ModeRegister */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01471"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a263bd24754999d5ecd4a2394ebe9454a"> 1471</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_CR            ( 0xFFFD4000 ) </span><span class="comment">/* (SSC) Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01472"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a6cef16080bfc99d378574efe37d4b842"> 1472</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_IMR           ( 0xFFFD404C ) </span><span class="comment">/* (SSC) Interrupt Mask Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01473"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a0c71849c66d910b2327e91ec53be2d5f"> 1473</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_IER           ( 0xFFFD4044 ) </span><span class="comment">/* (SSC) Interrupt Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01474"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ae6d311f7afc2cd0e38bacb757a5685cc"> 1474</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_RC1R          ( 0xFFFD403C ) </span><span class="comment">/* (SSC) Receive Compare 1 Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01475"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ade6190d9f20f8c615c1eeee3a69333a8"> 1475</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_TSHR          ( 0xFFFD4034 ) </span><span class="comment">/* (SSC) Transmit Sync Holding Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01476"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a4124d482012bea78bc1653ade8742848"> 1476</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_THR           ( 0xFFFD4024 ) </span><span class="comment">/* (SSC) Transmit Holding Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01477"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a604bc5ab5abb66756a3907e2fb829386"> 1477</a></span>&#160;<span class="preprocessor">#define AT91C_SSC_TFMR          ( 0xFFFD401C ) </span><span class="comment">/* (SSC) Transmit Frame Mode Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;<span class="comment">/* ========== Register definition for PDC_US1 peripheral ========== */</span></div>
<div class="line"><a name="l01479"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ac8bcc58a8a75d09ee4bc0e8914be6af1"> 1479</a></span>&#160;<span class="preprocessor">#define AT91C_US1_PTSR          ( 0xFFFC4124 ) </span><span class="comment">/* (PDC_US1) PDC Transfer Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01480"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a1917b9252da7a7ba72f3ba9c4a31621d"> 1480</a></span>&#160;<span class="preprocessor">#define AT91C_US1_TNCR          ( 0xFFFC411C ) </span><span class="comment">/* (PDC_US1) Transmit Next Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01481"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#af48f2dff20474c8c9a223beab727ca7a"> 1481</a></span>&#160;<span class="preprocessor">#define AT91C_US1_RNCR          ( 0xFFFC4114 ) </span><span class="comment">/* (PDC_US1) Receive Next Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01482"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a5ac408528d521e4e4b8c813855ad908b"> 1482</a></span>&#160;<span class="preprocessor">#define AT91C_US1_TCR           ( 0xFFFC410C ) </span><span class="comment">/* (PDC_US1) Transmit Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01483"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ae7bc9a61b4311410067210fe5be6cf4e"> 1483</a></span>&#160;<span class="preprocessor">#define AT91C_US1_RCR           ( 0xFFFC4104 ) </span><span class="comment">/* (PDC_US1) Receive Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01484"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a0321db964bde1db2f00018ab0767b893"> 1484</a></span>&#160;<span class="preprocessor">#define AT91C_US1_PTCR          ( 0xFFFC4120 ) </span><span class="comment">/* (PDC_US1) PDC Transfer Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01485"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a015371076e034d328e679f3fa6b8bb94"> 1485</a></span>&#160;<span class="preprocessor">#define AT91C_US1_TNPR          ( 0xFFFC4118 ) </span><span class="comment">/* (PDC_US1) Transmit Next Pointer Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01486"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a7ae00f6533a59997f3410cff4baa34f3"> 1486</a></span>&#160;<span class="preprocessor">#define AT91C_US1_RNPR          ( 0xFFFC4110 ) </span><span class="comment">/* (PDC_US1) Receive Next Pointer Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01487"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aa39b07d921ad67044b6bd587a5bb5e4d"> 1487</a></span>&#160;<span class="preprocessor">#define AT91C_US1_TPR           ( 0xFFFC4108 ) </span><span class="comment">/* (PDC_US1) Transmit Pointer Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01488"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aa310bed7d45bfe16684c8bf25f3efee7"> 1488</a></span>&#160;<span class="preprocessor">#define AT91C_US1_RPR           ( 0xFFFC4100 ) </span><span class="comment">/* (PDC_US1) Receive Pointer Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;<span class="comment">/* ========== Register definition for US1 peripheral ========== */</span></div>
<div class="line"><a name="l01490"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a478828676943b0dac24950a447e09d9e"> 1490</a></span>&#160;<span class="preprocessor">#define AT91C_US1_XXR           ( 0xFFFC4048 ) </span><span class="comment">/* (US1) XON_XOFF Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01491"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aa6cfe7f0e690577826727939c28f61c7"> 1491</a></span>&#160;<span class="preprocessor">#define AT91C_US1_RHR           ( 0xFFFC4018 ) </span><span class="comment">/* (US1) Receiver Holding Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01492"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a015e3681835f62cb310135951a0b3b34"> 1492</a></span>&#160;<span class="preprocessor">#define AT91C_US1_IMR           ( 0xFFFC4010 ) </span><span class="comment">/* (US1) Interrupt Mask Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01493"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a217b096eb2058c2233fdd0863005a100"> 1493</a></span>&#160;<span class="preprocessor">#define AT91C_US1_IER           ( 0xFFFC4008 ) </span><span class="comment">/* (US1) Interrupt Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01494"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a0ba13116cdbdc38c28a7947cb6e07208"> 1494</a></span>&#160;<span class="preprocessor">#define AT91C_US1_CR            ( 0xFFFC4000 ) </span><span class="comment">/* (US1) Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01495"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a3580e23d8e44cce7286834378b9bebf9"> 1495</a></span>&#160;<span class="preprocessor">#define AT91C_US1_RTOR          ( 0xFFFC4024 ) </span><span class="comment">/* (US1) Receiver Time-out Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01496"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a8c656e638af7231ef0e8a7eb91606e51"> 1496</a></span>&#160;<span class="preprocessor">#define AT91C_US1_THR           ( 0xFFFC401C ) </span><span class="comment">/* (US1) Transmitter Holding Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01497"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a1f2daa04e941f4f6dab81453467dfa9f"> 1497</a></span>&#160;<span class="preprocessor">#define AT91C_US1_CSR           ( 0xFFFC4014 ) </span><span class="comment">/* (US1) Channel Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01498"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ad6013f9d9db0531caae86476c7c535f2"> 1498</a></span>&#160;<span class="preprocessor">#define AT91C_US1_IDR           ( 0xFFFC400C ) </span><span class="comment">/* (US1) Interrupt Disable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01499"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a474dacf039451dbc1dd95647bf180710"> 1499</a></span>&#160;<span class="preprocessor">#define AT91C_US1_FIDI          ( 0xFFFC4040 ) </span><span class="comment">/* (US1) FI_DI_Ratio Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01500"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ae1b540599d25fd3e08e7796a4abad209"> 1500</a></span>&#160;<span class="preprocessor">#define AT91C_US1_BRGR          ( 0xFFFC4020 ) </span><span class="comment">/* (US1) Baud Rate Generator Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01501"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ac2a9703d1ccbfbf02efcbb24c780a78b"> 1501</a></span>&#160;<span class="preprocessor">#define AT91C_US1_TTGR          ( 0xFFFC4028 ) </span><span class="comment">/* (US1) Transmitter Time-guard Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01502"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ae1d05b2c8d6badfca979db9a8802be8e"> 1502</a></span>&#160;<span class="preprocessor">#define AT91C_US1_IF            ( 0xFFFC404C ) </span><span class="comment">/* (US1) IRDA_FILTER Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01503"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a19c4762d433ac3a9ad23ed80fd8984f3"> 1503</a></span>&#160;<span class="preprocessor">#define AT91C_US1_NER           ( 0xFFFC4044 ) </span><span class="comment">/* (US1) Nb Errors Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01504"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ac540adfcc59587e54b9e92d889019bb3"> 1504</a></span>&#160;<span class="preprocessor">#define AT91C_US1_MR            ( 0xFFFC4004 ) </span><span class="comment">/* (US1) Mode Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;<span class="comment">/* ========== Register definition for PDC_US0 peripheral ========== */</span></div>
<div class="line"><a name="l01506"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#adf3341465bd017c325b8202870f51a87"> 1506</a></span>&#160;<span class="preprocessor">#define AT91C_US0_PTCR          ( 0xFFFC0120 ) </span><span class="comment">/* (PDC_US0) PDC Transfer Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01507"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a1dff1393bfe24b37d2ffbbc026c18d5e"> 1507</a></span>&#160;<span class="preprocessor">#define AT91C_US0_TNPR          ( 0xFFFC0118 ) </span><span class="comment">/* (PDC_US0) Transmit Next Pointer Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01508"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ad4379d54617a5f94d3f21a07320bbd3a"> 1508</a></span>&#160;<span class="preprocessor">#define AT91C_US0_RNPR          ( 0xFFFC0110 ) </span><span class="comment">/* (PDC_US0) Receive Next Pointer Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01509"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a53cfafd838c21b78b9da1d82f664729a"> 1509</a></span>&#160;<span class="preprocessor">#define AT91C_US0_TPR           ( 0xFFFC0108 ) </span><span class="comment">/* (PDC_US0) Transmit Pointer Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01510"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a8d76d048d064cb8b1bda38d6b9225e8b"> 1510</a></span>&#160;<span class="preprocessor">#define AT91C_US0_RPR           ( 0xFFFC0100 ) </span><span class="comment">/* (PDC_US0) Receive Pointer Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01511"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#acd8b3f85323b001581da09ac44b51ba0"> 1511</a></span>&#160;<span class="preprocessor">#define AT91C_US0_PTSR          ( 0xFFFC0124 ) </span><span class="comment">/* (PDC_US0) PDC Transfer Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01512"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a3dfa7d709c1cdd2118badd3d86dbef05"> 1512</a></span>&#160;<span class="preprocessor">#define AT91C_US0_TNCR          ( 0xFFFC011C ) </span><span class="comment">/* (PDC_US0) Transmit Next Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01513"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a299bd61c801130a2bd54a9759ceed79a"> 1513</a></span>&#160;<span class="preprocessor">#define AT91C_US0_RNCR          ( 0xFFFC0114 ) </span><span class="comment">/* (PDC_US0) Receive Next Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01514"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a7c094c55fdb12ebd74ff16ee05837ee8"> 1514</a></span>&#160;<span class="preprocessor">#define AT91C_US0_TCR           ( 0xFFFC010C ) </span><span class="comment">/* (PDC_US0) Transmit Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01515"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#afb42edcfe4420c1741c67a6fcc1c7940"> 1515</a></span>&#160;<span class="preprocessor">#define AT91C_US0_RCR           ( 0xFFFC0104 ) </span><span class="comment">/* (PDC_US0) Receive Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;<span class="comment">/* ========== Register definition for US0 peripheral ========== */</span></div>
<div class="line"><a name="l01517"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#adb0859b2f4e268443144c8a12372740b"> 1517</a></span>&#160;<span class="preprocessor">#define AT91C_US0_TTGR          ( 0xFFFC0028 ) </span><span class="comment">/* (US0) Transmitter Time-guard Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01518"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a26bb61f30f66cf9e74945c0fe6c8081d"> 1518</a></span>&#160;<span class="preprocessor">#define AT91C_US0_BRGR          ( 0xFFFC0020 ) </span><span class="comment">/* (US0) Baud Rate Generator Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01519"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a56934e1cafe3743d3953503124783e23"> 1519</a></span>&#160;<span class="preprocessor">#define AT91C_US0_RHR           ( 0xFFFC0018 ) </span><span class="comment">/* (US0) Receiver Holding Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01520"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ab60291422f5f68fd0a3fb2cb0ada51ee"> 1520</a></span>&#160;<span class="preprocessor">#define AT91C_US0_IMR           ( 0xFFFC0010 ) </span><span class="comment">/* (US0) Interrupt Mask Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01521"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a0a64d545337665b0f1391160faaaced6"> 1521</a></span>&#160;<span class="preprocessor">#define AT91C_US0_NER           ( 0xFFFC0044 ) </span><span class="comment">/* (US0) Nb Errors Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01522"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a8f5751a6d87eb133bad4228b999269ea"> 1522</a></span>&#160;<span class="preprocessor">#define AT91C_US0_RTOR          ( 0xFFFC0024 ) </span><span class="comment">/* (US0) Receiver Time-out Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01523"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a949eb57676c8afb4bcd1db1dce635cfe"> 1523</a></span>&#160;<span class="preprocessor">#define AT91C_US0_XXR           ( 0xFFFC0048 ) </span><span class="comment">/* (US0) XON_XOFF Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01524"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a76e6e7e7a078af79d274422696176a91"> 1524</a></span>&#160;<span class="preprocessor">#define AT91C_US0_FIDI          ( 0xFFFC0040 ) </span><span class="comment">/* (US0) FI_DI_Ratio Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01525"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aeec6376a574c77da0d274a1fcbfa3326"> 1525</a></span>&#160;<span class="preprocessor">#define AT91C_US0_CR            ( 0xFFFC0000 ) </span><span class="comment">/* (US0) Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01526"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ad9e151567643bac9188d546ec8c83ad9"> 1526</a></span>&#160;<span class="preprocessor">#define AT91C_US0_IER           ( 0xFFFC0008 ) </span><span class="comment">/* (US0) Interrupt Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01527"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aafeaab3c273a4901d0c1ce6e27290623"> 1527</a></span>&#160;<span class="preprocessor">#define AT91C_US0_IF            ( 0xFFFC004C ) </span><span class="comment">/* (US0) IRDA_FILTER Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01528"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a6adc45bea5fc4a45ea9ba09cf6072683"> 1528</a></span>&#160;<span class="preprocessor">#define AT91C_US0_MR            ( 0xFFFC0004 ) </span><span class="comment">/* (US0) Mode Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01529"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a8fd2674d21225f8229f75558597722f4"> 1529</a></span>&#160;<span class="preprocessor">#define AT91C_US0_IDR           ( 0xFFFC000C ) </span><span class="comment">/* (US0) Interrupt Disable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01530"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#adf9eee205e881a7a9820a7448f65be88"> 1530</a></span>&#160;<span class="preprocessor">#define AT91C_US0_CSR           ( 0xFFFC0014 ) </span><span class="comment">/* (US0) Channel Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01531"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a0e435f536bb1948c1e97ca5e3b6133e0"> 1531</a></span>&#160;<span class="preprocessor">#define AT91C_US0_THR           ( 0xFFFC001C ) </span><span class="comment">/* (US0) Transmitter Holding Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;<span class="comment">/* ========== Register definition for TWI peripheral ========== */</span></div>
<div class="line"><a name="l01533"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aad7ee683b465e9e8ff024444b87ffb09"> 1533</a></span>&#160;<span class="preprocessor">#define AT91C_TWI_RHR           ( 0xFFFB8030 ) </span><span class="comment">/* (TWI) Receive Holding Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01534"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aa6bbe1d04237ac95769ee7165ceb2e88"> 1534</a></span>&#160;<span class="preprocessor">#define AT91C_TWI_IDR           ( 0xFFFB8028 ) </span><span class="comment">/* (TWI) Interrupt Disable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01535"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a35551b8aa5276e34c0c2db4fb32bbc38"> 1535</a></span>&#160;<span class="preprocessor">#define AT91C_TWI_SR            ( 0xFFFB8020 ) </span><span class="comment">/* (TWI) Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01536"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#af7b5a89edfd261b24b258e2730938593"> 1536</a></span>&#160;<span class="preprocessor">#define AT91C_TWI_CWGR          ( 0xFFFB8010 ) </span><span class="comment">/* (TWI) Clock Waveform Generator Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01537"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a22280439e40e39bfda227017e019c541"> 1537</a></span>&#160;<span class="preprocessor">#define AT91C_TWI_SMR           ( 0xFFFB8008 ) </span><span class="comment">/* (TWI) Slave Mode Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01538"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ab70866fe6980485abdc71436c4c666e3"> 1538</a></span>&#160;<span class="preprocessor">#define AT91C_TWI_CR            ( 0xFFFB8000 ) </span><span class="comment">/* (TWI) Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01539"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a552888d871fec466c05478ee2042b2ec"> 1539</a></span>&#160;<span class="preprocessor">#define AT91C_TWI_THR           ( 0xFFFB8034 ) </span><span class="comment">/* (TWI) Transmit Holding Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01540"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a8064786a95cc468d45e9f7037d6ad7c0"> 1540</a></span>&#160;<span class="preprocessor">#define AT91C_TWI_IMR           ( 0xFFFB802C ) </span><span class="comment">/* (TWI) Interrupt Mask Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01541"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#adfb146945a6be80740b8b6ffaf553de5"> 1541</a></span>&#160;<span class="preprocessor">#define AT91C_TWI_IER           ( 0xFFFB8024 ) </span><span class="comment">/* (TWI) Interrupt Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01542"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a3602dbdfaf7fe8915c8da17025bcce49"> 1542</a></span>&#160;<span class="preprocessor">#define AT91C_TWI_IADR          ( 0xFFFB800C ) </span><span class="comment">/* (TWI) Internal Address Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01543"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ab5fb1fb425f6ef83633501ea421a7973"> 1543</a></span>&#160;<span class="preprocessor">#define AT91C_TWI_MMR           ( 0xFFFB8004 ) </span><span class="comment">/* (TWI) Master Mode Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;<span class="comment">/* ========== Register definition for TC2 peripheral ========== */</span></div>
<div class="line"><a name="l01545"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ad7a7e692a485bd1984655fb775b5993f"> 1545</a></span>&#160;<span class="preprocessor">#define AT91C_TC2_IMR           ( 0xFFFA00AC ) </span><span class="comment">/* (TC2) Interrupt Mask Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01546"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#acde2cdbf96a6d3d9efe273e5484b1c8f"> 1546</a></span>&#160;<span class="preprocessor">#define AT91C_TC2_IER           ( 0xFFFA00A4 ) </span><span class="comment">/* (TC2) Interrupt Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01547"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a6e87e75bd04d57480f47bdd325ceb62a"> 1547</a></span>&#160;<span class="preprocessor">#define AT91C_TC2_RC            ( 0xFFFA009C ) </span><span class="comment">/* (TC2) Register C */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01548"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ab71cc78f9acf543d633fa4932ac6d0af"> 1548</a></span>&#160;<span class="preprocessor">#define AT91C_TC2_RA            ( 0xFFFA0094 ) </span><span class="comment">/* (TC2) Register A */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01549"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aa1eb803ee12cb377ff6415dd99ed7af3"> 1549</a></span>&#160;<span class="preprocessor">#define AT91C_TC2_CMR           ( 0xFFFA0084 ) </span><span class="comment">/* (TC2) Channel Mode Register (Capture Mode / Waveform Mode) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01550"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ac45691dc6c22a34bcf24d1f2a672091e"> 1550</a></span>&#160;<span class="preprocessor">#define AT91C_TC2_IDR           ( 0xFFFA00A8 ) </span><span class="comment">/* (TC2) Interrupt Disable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01551"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a6775d11c990ac2929003e4bed7dfd2eb"> 1551</a></span>&#160;<span class="preprocessor">#define AT91C_TC2_SR            ( 0xFFFA00A0 ) </span><span class="comment">/* (TC2) Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01552"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a0f940f585055b37bc1b28f7f884b845b"> 1552</a></span>&#160;<span class="preprocessor">#define AT91C_TC2_RB            ( 0xFFFA0098 ) </span><span class="comment">/* (TC2) Register B */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01553"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a89655cc2b3db98c2e3205e9697cca20e"> 1553</a></span>&#160;<span class="preprocessor">#define AT91C_TC2_CV            ( 0xFFFA0090 ) </span><span class="comment">/* (TC2) Counter Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01554"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aec022d7f98ede6ad9e7f39c7545b4c2c"> 1554</a></span>&#160;<span class="preprocessor">#define AT91C_TC2_CCR           ( 0xFFFA0080 ) </span><span class="comment">/* (TC2) Channel Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;<span class="comment">/* ========== Register definition for TC1 peripheral ========== */</span></div>
<div class="line"><a name="l01556"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#abd3beef9d8010832ed7fac32f9172186"> 1556</a></span>&#160;<span class="preprocessor">#define AT91C_TC1_IMR           ( 0xFFFA006C ) </span><span class="comment">/* (TC1) Interrupt Mask Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01557"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aedd80518a02dce6e3b515a146e765102"> 1557</a></span>&#160;<span class="preprocessor">#define AT91C_TC1_IER           ( 0xFFFA0064 ) </span><span class="comment">/* (TC1) Interrupt Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01558"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ae1ba87507afc334c83a8faf4220108bb"> 1558</a></span>&#160;<span class="preprocessor">#define AT91C_TC1_RC            ( 0xFFFA005C ) </span><span class="comment">/* (TC1) Register C */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01559"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a2abd9a801b7f3ccc6acb5c143f95e58e"> 1559</a></span>&#160;<span class="preprocessor">#define AT91C_TC1_RA            ( 0xFFFA0054 ) </span><span class="comment">/* (TC1) Register A */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01560"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ae6ff81ccb2c03eca5c0077f1f98d5287"> 1560</a></span>&#160;<span class="preprocessor">#define AT91C_TC1_CMR           ( 0xFFFA0044 ) </span><span class="comment">/* (TC1) Channel Mode Register (Capture Mode / Waveform Mode) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01561"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a096b8a1863b0a0b4f15d9c186bfab6fa"> 1561</a></span>&#160;<span class="preprocessor">#define AT91C_TC1_IDR           ( 0xFFFA0068 ) </span><span class="comment">/* (TC1) Interrupt Disable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01562"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#add3309812aa0e1201930857f83a25b78"> 1562</a></span>&#160;<span class="preprocessor">#define AT91C_TC1_SR            ( 0xFFFA0060 ) </span><span class="comment">/* (TC1) Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01563"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ad85f4c1ae474ae74a9f193f7c7cc81cf"> 1563</a></span>&#160;<span class="preprocessor">#define AT91C_TC1_RB            ( 0xFFFA0058 ) </span><span class="comment">/* (TC1) Register B */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01564"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aa7bc7d53130111ce71e3f194fafeabab"> 1564</a></span>&#160;<span class="preprocessor">#define AT91C_TC1_CV            ( 0xFFFA0050 ) </span><span class="comment">/* (TC1) Counter Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01565"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a6d1271089d8f94c1e91a638f60f1a30e"> 1565</a></span>&#160;<span class="preprocessor">#define AT91C_TC1_CCR           ( 0xFFFA0040 ) </span><span class="comment">/* (TC1) Channel Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;<span class="comment">/* ========== Register definition for TC0 peripheral ========== */</span></div>
<div class="line"><a name="l01567"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a910eb1ba8e12734da7c04c19707eb6b8"> 1567</a></span>&#160;<span class="preprocessor">#define AT91C_TC0_IMR           ( 0xFFFA002C ) </span><span class="comment">/* (TC0) Interrupt Mask Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01568"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a26e7f978fd38a87fcdf971dc8f870341"> 1568</a></span>&#160;<span class="preprocessor">#define AT91C_TC0_IER           ( 0xFFFA0024 ) </span><span class="comment">/* (TC0) Interrupt Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01569"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a70e91b7a4b022e8985559be791facecd"> 1569</a></span>&#160;<span class="preprocessor">#define AT91C_TC0_RC            ( 0xFFFA001C ) </span><span class="comment">/* (TC0) Register C */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01570"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ac36fce651dac995e60837f8afffc67f5"> 1570</a></span>&#160;<span class="preprocessor">#define AT91C_TC0_RA            ( 0xFFFA0014 ) </span><span class="comment">/* (TC0) Register A */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01571"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aac8cde05837a35a8246cb4b58400894c"> 1571</a></span>&#160;<span class="preprocessor">#define AT91C_TC0_CMR           ( 0xFFFA0004 ) </span><span class="comment">/* (TC0) Channel Mode Register (Capture Mode / Waveform Mode) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01572"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ae6ec17816f26986770aee105c7091c68"> 1572</a></span>&#160;<span class="preprocessor">#define AT91C_TC0_IDR           ( 0xFFFA0028 ) </span><span class="comment">/* (TC0) Interrupt Disable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01573"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a14381be1f6ceeb1de311e10d9aac62d9"> 1573</a></span>&#160;<span class="preprocessor">#define AT91C_TC0_SR            ( 0xFFFA0020 ) </span><span class="comment">/* (TC0) Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01574"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a46587d3344f065d9db3ffea75e4e3ed0"> 1574</a></span>&#160;<span class="preprocessor">#define AT91C_TC0_RB            ( 0xFFFA0018 ) </span><span class="comment">/* (TC0) Register B */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01575"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a902d83edf7113f99d72f1d8b67409a8a"> 1575</a></span>&#160;<span class="preprocessor">#define AT91C_TC0_CV            ( 0xFFFA0010 ) </span><span class="comment">/* (TC0) Counter Value */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01576"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ad139a6937250604e663db694ea526109"> 1576</a></span>&#160;<span class="preprocessor">#define AT91C_TC0_CCR           ( 0xFFFA0000 ) </span><span class="comment">/* (TC0) Channel Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;<span class="comment">/* ========== Register definition for TCB peripheral ========== */</span></div>
<div class="line"><a name="l01578"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a071d3dd587c3a4ed95c253a48cb1c9a6"> 1578</a></span>&#160;<span class="preprocessor">#define AT91C_TCB_BMR           ( 0xFFFA00C4 ) </span><span class="comment">/* (TCB) TC Block Mode Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01579"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a19ebea53a82e1963c02fb19f1fc43918"> 1579</a></span>&#160;<span class="preprocessor">#define AT91C_TCB_BCR           ( 0xFFFA00C0 ) </span><span class="comment">/* (TCB) TC Block Control Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;<span class="comment">/* ========== Register definition for PWMC_CH3 peripheral ========== */</span></div>
<div class="line"><a name="l01581"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a98e00c0ca45a41b90e2e04b7a9886590"> 1581</a></span>&#160;<span class="preprocessor">#define AT91C_CH3_CUPDR         ( 0xFFFCC270 ) </span><span class="comment">/* (PWMC_CH3) Channel Update Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01582"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a988a8881a148806bbc203a2b0ed0c8e7"> 1582</a></span>&#160;<span class="preprocessor">#define AT91C_CH3_CPRDR         ( 0xFFFCC268 ) </span><span class="comment">/* (PWMC_CH3) Channel Period Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01583"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a52665699c36c867d908897dff4e13372"> 1583</a></span>&#160;<span class="preprocessor">#define AT91C_CH3_CMR           ( 0xFFFCC260 ) </span><span class="comment">/* (PWMC_CH3) Channel Mode Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01584"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a5685fa69a6e6deb59c3e4ad9e88b64e2"> 1584</a></span>&#160;<span class="preprocessor">#define AT91C_CH3_Reserved      ( 0xFFFCC274 ) </span><span class="comment">/* (PWMC_CH3) Reserved */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01585"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a5b6faccb3144ab85d907e3241d5ff9ed"> 1585</a></span>&#160;<span class="preprocessor">#define AT91C_CH3_CCNTR         ( 0xFFFCC26C ) </span><span class="comment">/* (PWMC_CH3) Channel Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01586"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a1a1885dccadba25fcdd548a0ed5a0f9e"> 1586</a></span>&#160;<span class="preprocessor">#define AT91C_CH3_CDTYR         ( 0xFFFCC264 ) </span><span class="comment">/* (PWMC_CH3) Channel Duty Cycle Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;<span class="comment">/* ========== Register definition for PWMC_CH2 peripheral ========== */</span></div>
<div class="line"><a name="l01588"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a9df7eb31c58fc94007f051dfa780ef44"> 1588</a></span>&#160;<span class="preprocessor">#define AT91C_CH2_CUPDR         ( 0xFFFCC250 ) </span><span class="comment">/* (PWMC_CH2) Channel Update Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01589"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a3fd0ddccb8d6195d28901f3d391e7232"> 1589</a></span>&#160;<span class="preprocessor">#define AT91C_CH2_CPRDR         ( 0xFFFCC248 ) </span><span class="comment">/* (PWMC_CH2) Channel Period Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01590"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a5b844351b0caedaeeb5dcc1e2e4d87c7"> 1590</a></span>&#160;<span class="preprocessor">#define AT91C_CH2_CMR           ( 0xFFFCC240 ) </span><span class="comment">/* (PWMC_CH2) Channel Mode Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01591"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a6e1852f71589a50bed3e831da94faa17"> 1591</a></span>&#160;<span class="preprocessor">#define AT91C_CH2_Reserved      ( 0xFFFCC254 ) </span><span class="comment">/* (PWMC_CH2) Reserved */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01592"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a99b486993af242de6a198ebfdf357d66"> 1592</a></span>&#160;<span class="preprocessor">#define AT91C_CH2_CCNTR         ( 0xFFFCC24C ) </span><span class="comment">/* (PWMC_CH2) Channel Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01593"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a0fb3e52dde7b100a928a4741631f10bf"> 1593</a></span>&#160;<span class="preprocessor">#define AT91C_CH2_CDTYR         ( 0xFFFCC244 ) </span><span class="comment">/* (PWMC_CH2) Channel Duty Cycle Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;<span class="comment">/* ========== Register definition for PWMC_CH1 peripheral ========== */</span></div>
<div class="line"><a name="l01595"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a5b8736a3c6c2763ca44f8b62e9878d5b"> 1595</a></span>&#160;<span class="preprocessor">#define AT91C_CH1_CUPDR         ( 0xFFFCC230 ) </span><span class="comment">/* (PWMC_CH1) Channel Update Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01596"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a8fe23f54b0333474c2f39aad45778049"> 1596</a></span>&#160;<span class="preprocessor">#define AT91C_CH1_CPRDR         ( 0xFFFCC228 ) </span><span class="comment">/* (PWMC_CH1) Channel Period Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01597"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a3e26f16a2b0cd65a226e4046d93e758d"> 1597</a></span>&#160;<span class="preprocessor">#define AT91C_CH1_CMR           ( 0xFFFCC220 ) </span><span class="comment">/* (PWMC_CH1) Channel Mode Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01598"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a2524f9182f2692a930778f064a135a7b"> 1598</a></span>&#160;<span class="preprocessor">#define AT91C_CH1_Reserved      ( 0xFFFCC234 ) </span><span class="comment">/* (PWMC_CH1) Reserved */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01599"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aad2ef7db96b6768c53d05ca4f122adcd"> 1599</a></span>&#160;<span class="preprocessor">#define AT91C_CH1_CCNTR         ( 0xFFFCC22C ) </span><span class="comment">/* (PWMC_CH1) Channel Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01600"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a815c3ad1885d9a0a8087b8707382a766"> 1600</a></span>&#160;<span class="preprocessor">#define AT91C_CH1_CDTYR         ( 0xFFFCC224 ) </span><span class="comment">/* (PWMC_CH1) Channel Duty Cycle Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;<span class="comment">/* ========== Register definition for PWMC_CH0 peripheral ========== */</span></div>
<div class="line"><a name="l01602"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#afe56ae3a2992cf68cd3d5ef2949ea2d6"> 1602</a></span>&#160;<span class="preprocessor">#define AT91C_CH0_CUPDR         ( 0xFFFCC210 ) </span><span class="comment">/* (PWMC_CH0) Channel Update Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01603"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a93e1d12d11248e2fcbb0c668ea45206b"> 1603</a></span>&#160;<span class="preprocessor">#define AT91C_CH0_CPRDR         ( 0xFFFCC208 ) </span><span class="comment">/* (PWMC_CH0) Channel Period Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01604"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aae75b321cfaac68273a74735895d6751"> 1604</a></span>&#160;<span class="preprocessor">#define AT91C_CH0_CMR           ( 0xFFFCC200 ) </span><span class="comment">/* (PWMC_CH0) Channel Mode Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01605"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ae1995dfeb491ac5c32ac7d8822f78710"> 1605</a></span>&#160;<span class="preprocessor">#define AT91C_CH0_Reserved      ( 0xFFFCC214 ) </span><span class="comment">/* (PWMC_CH0) Reserved */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01606"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ae77b8a49337d83f4a57f3e416af95078"> 1606</a></span>&#160;<span class="preprocessor">#define AT91C_CH0_CCNTR         ( 0xFFFCC20C ) </span><span class="comment">/* (PWMC_CH0) Channel Counter Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01607"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a9c0601dd8b4da19b76b53c12f1acdea1"> 1607</a></span>&#160;<span class="preprocessor">#define AT91C_CH0_CDTYR         ( 0xFFFCC204 ) </span><span class="comment">/* (PWMC_CH0) Channel Duty Cycle Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160;<span class="comment">/* ========== Register definition for PWMC peripheral ========== */</span></div>
<div class="line"><a name="l01609"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a4deef43514fe6c052050cb67979421c7"> 1609</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_VR           ( 0xFFFCC0FC ) </span><span class="comment">/* (PWMC) PWMC Version Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01610"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a501d561efa98cdc2d1e92d45995baabf"> 1610</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_ISR          ( 0xFFFCC01C ) </span><span class="comment">/* (PWMC) PWMC Interrupt Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01611"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#abae5ad1dbcedf38d254c63f0cbf33dfc"> 1611</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_IDR          ( 0xFFFCC014 ) </span><span class="comment">/* (PWMC) PWMC Interrupt Disable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01612"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#afc443b3aad4ece9b474689b297d1fe6d"> 1612</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_SR           ( 0xFFFCC00C ) </span><span class="comment">/* (PWMC) PWMC Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01613"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a349c6cdf8efd599be9aad642d5947897"> 1613</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_ENA          ( 0xFFFCC004 ) </span><span class="comment">/* (PWMC) PWMC Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01614"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#af52294ff74025db434e4cd82eb504863"> 1614</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_IMR          ( 0xFFFCC018 ) </span><span class="comment">/* (PWMC) PWMC Interrupt Mask Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01615"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a1677fa23df0aebce419d3ed6f916cd55"> 1615</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_MR           ( 0xFFFCC000 ) </span><span class="comment">/* (PWMC) PWMC Mode Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01616"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a46b3482eea9839c7c0cb5b46981c25ee"> 1616</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_DIS          ( 0xFFFCC008 ) </span><span class="comment">/* (PWMC) PWMC Disable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01617"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a5748102c4fa746762dabc4b81b1d2028"> 1617</a></span>&#160;<span class="preprocessor">#define AT91C_PWMC_IER          ( 0xFFFCC010 ) </span><span class="comment">/* (PWMC) PWMC Interrupt Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160;<span class="comment">/* ========== Register definition for UDP peripheral ========== */</span></div>
<div class="line"><a name="l01619"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a823df82602fcb595b04c9a5235f7bd68"> 1619</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_ISR           ( 0xFFFB001C ) </span><span class="comment">/* (UDP) Interrupt Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01620"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#abaaf8614402eded1295065e638ef4905"> 1620</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_IDR           ( 0xFFFB0014 ) </span><span class="comment">/* (UDP) Interrupt Disable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01621"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a2d8e3c6d1d17dc2b6dfc2ab2339d06b1"> 1621</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_GLBSTATE      ( 0xFFFB0004 ) </span><span class="comment">/* (UDP) Global State Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01622"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a6a7f64596e71787c3efefff101b5e4e9"> 1622</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_FDR           ( 0xFFFB0050 ) </span><span class="comment">/* (UDP) Endpoint FIFO Data Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01623"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#af73c7ae5c085b4fa6b20700ccb0bf189"> 1623</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_CSR           ( 0xFFFB0030 ) </span><span class="comment">/* (UDP) Endpoint Control and Status Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01624"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a19e8a3d4c6e02916b80873505969f35e"> 1624</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_RSTEP         ( 0xFFFB0028 ) </span><span class="comment">/* (UDP) Reset Endpoint Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01625"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a0cd67205ffcc66f514740b7cacc95c4f"> 1625</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_ICR           ( 0xFFFB0020 ) </span><span class="comment">/* (UDP) Interrupt Clear Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01626"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#abb0413f682922a58ea1e83fe006b0439"> 1626</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_IMR           ( 0xFFFB0018 ) </span><span class="comment">/* (UDP) Interrupt Mask Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01627"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a2bf22f0aaf9a940db36d4b5ef7c2c53f"> 1627</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_IER           ( 0xFFFB0010 ) </span><span class="comment">/* (UDP) Interrupt Enable Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01628"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a1bb6a6bdaff5f26292c04974054a4a55"> 1628</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_FADDR         ( 0xFFFB0008 ) </span><span class="comment">/* (UDP) Function Address Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01629"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a825cf8db29e1346a4655ba9e4042073c"> 1629</a></span>&#160;<span class="preprocessor">#define AT91C_UDP_NUM           ( 0xFFFB0000 ) </span><span class="comment">/* (UDP) Frame Number Register */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160; </div>
<div class="line"><a name="l01631"></a><span class="lineno"> 1631</span>&#160;<span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a name="l01632"></a><span class="lineno"> 1632</span>&#160;<span class="comment">/*               PIO DEFINITIONS FOR AT91SAM7S64 */</span></div>
<div class="line"><a name="l01633"></a><span class="lineno"> 1633</span>&#160;<span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a name="l01634"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aeea54d22764c1f8519e7e7418e99fee1"> 1634</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PA0       ( 1 &lt;&lt; 0 )         </span><span class="comment">/* Pin Controlled by PA0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01635"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a6b6398a74b18f0032e25c34ff539d4b6"> 1635</a></span>&#160;<span class="preprocessor">#define AT91C_PA0_PWM0      ( AT91C_PIO_PA0 )  </span><span class="comment">/*  PWM Channel 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01636"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ab0a4dad85246171a1b4062468e7a8b52"> 1636</a></span>&#160;<span class="preprocessor">#define AT91C_PA0_TIOA0     ( AT91C_PIO_PA0 )  </span><span class="comment">/*  Timer Counter 0 Multipurpose Timer I/O Pin A */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01637"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a522269fc45e31f4d04bcc5b1c2a5d425"> 1637</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PA1       ( 1 &lt;&lt; 1 )         </span><span class="comment">/* Pin Controlled by PA1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01638"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a5cc0d20c61cdcee374ae6f709595a204"> 1638</a></span>&#160;<span class="preprocessor">#define AT91C_PA1_PWM1      ( AT91C_PIO_PA1 )  </span><span class="comment">/*  PWM Channel 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01639"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#af39f130ed88dc02fcdac09704045416f"> 1639</a></span>&#160;<span class="preprocessor">#define AT91C_PA1_TIOB0     ( AT91C_PIO_PA1 )  </span><span class="comment">/*  Timer Counter 0 Multipurpose Timer I/O Pin B */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01640"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ae235237779e93d17ad5c39b8c9031c18"> 1640</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PA10      ( 1 &lt;&lt; 10 )        </span><span class="comment">/* Pin Controlled by PA10 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01641"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a2c9be7c79768613769823fce68af63dc"> 1641</a></span>&#160;<span class="preprocessor">#define AT91C_PA10_DTXD     ( AT91C_PIO_PA10 ) </span><span class="comment">/*  DBGU Debug Transmit Data */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01642"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a55f4e55f27970f231fba4834d5a34f87"> 1642</a></span>&#160;<span class="preprocessor">#define AT91C_PA10_NPCS2    ( AT91C_PIO_PA10 ) </span><span class="comment">/*  SPI Peripheral Chip Select 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01643"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a39be3ba7ad9039551771e69e311a231a"> 1643</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PA11      ( 1 &lt;&lt; 11 )        </span><span class="comment">/* Pin Controlled by PA11 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01644"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a768042b418ea292c068f425875c2b2e5"> 1644</a></span>&#160;<span class="preprocessor">#define AT91C_PA11_NPCS0    ( AT91C_PIO_PA11 ) </span><span class="comment">/*  SPI Peripheral Chip Select 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01645"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a2a99afc9e3e08ca9af15d72e8c8e3754"> 1645</a></span>&#160;<span class="preprocessor">#define AT91C_PA11_PWM0     ( AT91C_PIO_PA11 ) </span><span class="comment">/*  PWM Channel 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01646"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a080ecb6380a731bc7de865a96dacf6ff"> 1646</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PA12      ( 1 &lt;&lt; 12 )        </span><span class="comment">/* Pin Controlled by PA12 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01647"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a03a7a1cc3791f96940d0e3c2f0d217f4"> 1647</a></span>&#160;<span class="preprocessor">#define AT91C_PA12_MISO     ( AT91C_PIO_PA12 ) </span><span class="comment">/*  SPI Master In Slave */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01648"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aef8684d047e18078cdd7e4651258f63a"> 1648</a></span>&#160;<span class="preprocessor">#define AT91C_PA12_PWM1     ( AT91C_PIO_PA12 ) </span><span class="comment">/*  PWM Channel 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01649"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a862f67ef82068efbfb0c9eee3ce1a09a"> 1649</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PA13      ( 1 &lt;&lt; 13 )        </span><span class="comment">/* Pin Controlled by PA13 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01650"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aabd92d78dcdf26d243d701709fdd2e2e"> 1650</a></span>&#160;<span class="preprocessor">#define AT91C_PA13_MOSI     ( AT91C_PIO_PA13 ) </span><span class="comment">/*  SPI Master Out Slave */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01651"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ae035436e6f76830472243ea737d49b7f"> 1651</a></span>&#160;<span class="preprocessor">#define AT91C_PA13_PWM2     ( AT91C_PIO_PA13 ) </span><span class="comment">/*  PWM Channel 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01652"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ab106d256f2373c4b8954adcadad53eca"> 1652</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PA14      ( 1 &lt;&lt; 14 )        </span><span class="comment">/* Pin Controlled by PA14 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01653"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a3bdba106f646133dcd8088804c4d6fca"> 1653</a></span>&#160;<span class="preprocessor">#define AT91C_PA14_SPCK     ( AT91C_PIO_PA14 ) </span><span class="comment">/*  SPI Serial Clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01654"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aa99b73b49ce9bc12628ae5ea080fd4d3"> 1654</a></span>&#160;<span class="preprocessor">#define AT91C_PA14_PWM3     ( AT91C_PIO_PA14 ) </span><span class="comment">/*  PWM Channel 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01655"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a80e8b61485c6d998cf7254a355562d69"> 1655</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PA15      ( 1 &lt;&lt; 15 )        </span><span class="comment">/* Pin Controlled by PA15 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01656"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aa1fa2f7fbe62475edfed37d9b5250542"> 1656</a></span>&#160;<span class="preprocessor">#define AT91C_PA15_TF       ( AT91C_PIO_PA15 ) </span><span class="comment">/*  SSC Transmit Frame Sync */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01657"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a686eba0a26ed388dece335c809c884e7"> 1657</a></span>&#160;<span class="preprocessor">#define AT91C_PA15_TIOA1    ( AT91C_PIO_PA15 ) </span><span class="comment">/*  Timer Counter 1 Multipurpose Timer I/O Pin A */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01658"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a133ac8b6b912d98c131fc86829208e37"> 1658</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PA16      ( 1 &lt;&lt; 16 )        </span><span class="comment">/* Pin Controlled by PA16 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01659"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a6b4dadb00edf493bd8840185926255be"> 1659</a></span>&#160;<span class="preprocessor">#define AT91C_PA16_TK       ( AT91C_PIO_PA16 ) </span><span class="comment">/*  SSC Transmit Clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01660"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a0b72e628c90b4e911f91a1ea831b925e"> 1660</a></span>&#160;<span class="preprocessor">#define AT91C_PA16_TIOB1    ( AT91C_PIO_PA16 ) </span><span class="comment">/*  Timer Counter 1 Multipurpose Timer I/O Pin B */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01661"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aa2427a5211cf4003560a5f56ff04ea00"> 1661</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PA17      ( 1 &lt;&lt; 17 )        </span><span class="comment">/* Pin Controlled by PA17 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01662"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ada2ad931e0e2bfb9f4fbba417fee79ef"> 1662</a></span>&#160;<span class="preprocessor">#define AT91C_PA17_TD       ( AT91C_PIO_PA17 ) </span><span class="comment">/*  SSC Transmit data */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01663"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aa14e2eb5112958d60aae1595239cf0c6"> 1663</a></span>&#160;<span class="preprocessor">#define AT91C_PA17_PCK1     ( AT91C_PIO_PA17 ) </span><span class="comment">/*  PMC Programmable Clock Output 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01664"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a638521370866f7680dd90859c1ba08fe"> 1664</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PA18      ( 1 &lt;&lt; 18 )        </span><span class="comment">/* Pin Controlled by PA18 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01665"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a61fa8094fd8fab9e07d957d6f8cff4b2"> 1665</a></span>&#160;<span class="preprocessor">#define AT91C_PA18_RD       ( AT91C_PIO_PA18 ) </span><span class="comment">/*  SSC Receive Data */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01666"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#acfb4a94de9dfc987d3ea83b68d9d47d9"> 1666</a></span>&#160;<span class="preprocessor">#define AT91C_PA18_PCK2     ( AT91C_PIO_PA18 ) </span><span class="comment">/*  PMC Programmable Clock Output 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01667"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aca5c14239b907072066cf81421a5b885"> 1667</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PA19      ( 1 &lt;&lt; 19 )        </span><span class="comment">/* Pin Controlled by PA19 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01668"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aa83b760d1ae21a08d3c35f0a78dbf38c"> 1668</a></span>&#160;<span class="preprocessor">#define AT91C_PA19_RK       ( AT91C_PIO_PA19 ) </span><span class="comment">/*  SSC Receive Clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01669"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#adc3b402090b815d672e9a7dc6075f9b8"> 1669</a></span>&#160;<span class="preprocessor">#define AT91C_PA19_FIQ      ( AT91C_PIO_PA19 ) </span><span class="comment">/*  AIC Fast Interrupt Input */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01670"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a04c1f6628e573d3e5be119da42e8920f"> 1670</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PA2       ( 1 &lt;&lt; 2 )         </span><span class="comment">/* Pin Controlled by PA2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01671"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a4d4ce14cd3aa7144c00986fb99033940"> 1671</a></span>&#160;<span class="preprocessor">#define AT91C_PA2_PWM2      ( AT91C_PIO_PA2 )  </span><span class="comment">/*  PWM Channel 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01672"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aca9f42f91351c6fa201e4b646d18551c"> 1672</a></span>&#160;<span class="preprocessor">#define AT91C_PA2_SCK0      ( AT91C_PIO_PA2 )  </span><span class="comment">/*  USART 0 Serial Clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01673"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a8a4416e6288f30100352d997d3e0958c"> 1673</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PA20      ( 1 &lt;&lt; 20 )        </span><span class="comment">/* Pin Controlled by PA20 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01674"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ad07b830324d63e03a687412b00b855fd"> 1674</a></span>&#160;<span class="preprocessor">#define AT91C_PA20_RF       ( AT91C_PIO_PA20 ) </span><span class="comment">/*  SSC Receive Frame Sync */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01675"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a73ae512bf60e3ae1d42de642130179b3"> 1675</a></span>&#160;<span class="preprocessor">#define AT91C_PA20_IRQ0     ( AT91C_PIO_PA20 ) </span><span class="comment">/*  External Interrupt 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01676"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a1f938aecf684443fe5cc29cfde5c9766"> 1676</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PA21      ( 1 &lt;&lt; 21 )        </span><span class="comment">/* Pin Controlled by PA21 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01677"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#af73365a9ad9a16957c4bd82654b93b95"> 1677</a></span>&#160;<span class="preprocessor">#define AT91C_PA21_RXD1     ( AT91C_PIO_PA21 ) </span><span class="comment">/*  USART 1 Receive Data */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01678"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a8a8c9c3b139bf37dca761195b3420ec2"> 1678</a></span>&#160;<span class="preprocessor">#define AT91C_PA21_PCK1     ( AT91C_PIO_PA21 ) </span><span class="comment">/*  PMC Programmable Clock Output 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01679"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a9a605b68cdbe4ae1729fc9b4be7dad4f"> 1679</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PA22      ( 1 &lt;&lt; 22 )        </span><span class="comment">/* Pin Controlled by PA22 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01680"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ac8b9cbcba3917af3a48ed69c619096ea"> 1680</a></span>&#160;<span class="preprocessor">#define AT91C_PA22_TXD1     ( AT91C_PIO_PA22 ) </span><span class="comment">/*  USART 1 Transmit Data */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01681"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a9052824898ba5a35df89c3a5591ceb88"> 1681</a></span>&#160;<span class="preprocessor">#define AT91C_PA22_NPCS3    ( AT91C_PIO_PA22 ) </span><span class="comment">/*  SPI Peripheral Chip Select 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01682"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a5b2f60a820cda3a1550d66f78f57f549"> 1682</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PA23      ( 1 &lt;&lt; 23 )        </span><span class="comment">/* Pin Controlled by PA23 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01683"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a8ab2faebd77063c6092df12ac5ec74b4"> 1683</a></span>&#160;<span class="preprocessor">#define AT91C_PA23_SCK1     ( AT91C_PIO_PA23 ) </span><span class="comment">/*  USART 1 Serial Clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01684"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#af7c829d7cc0ff7219fd8970b8703dc71"> 1684</a></span>&#160;<span class="preprocessor">#define AT91C_PA23_PWM0     ( AT91C_PIO_PA23 ) </span><span class="comment">/*  PWM Channel 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01685"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#adb532ae4b7a34d41f7a436a3125eccec"> 1685</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PA24      ( 1 &lt;&lt; 24 )        </span><span class="comment">/* Pin Controlled by PA24 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01686"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a25b451d7a35633fce9f961d38c054533"> 1686</a></span>&#160;<span class="preprocessor">#define AT91C_PA24_RTS1     ( AT91C_PIO_PA24 ) </span><span class="comment">/*  USART 1 Ready To Send */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01687"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a42e5e50913f74f82e32ca6bc6513c54f"> 1687</a></span>&#160;<span class="preprocessor">#define AT91C_PA24_PWM1     ( AT91C_PIO_PA24 ) </span><span class="comment">/*  PWM Channel 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01688"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a305975cc37d59ebe61dc6b7f9cbd3063"> 1688</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PA25      ( 1 &lt;&lt; 25 )        </span><span class="comment">/* Pin Controlled by PA25 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01689"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a02df6d1479833aa8b2a7a4a7ce443209"> 1689</a></span>&#160;<span class="preprocessor">#define AT91C_PA25_CTS1     ( AT91C_PIO_PA25 ) </span><span class="comment">/*  USART 1 Clear To Send */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01690"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ac52467fa1c75fd5f7198aefb638347ce"> 1690</a></span>&#160;<span class="preprocessor">#define AT91C_PA25_PWM2     ( AT91C_PIO_PA25 ) </span><span class="comment">/*  PWM Channel 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01691"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a3debdc9672c6df1bfd6224835c2331ce"> 1691</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PA26      ( 1 &lt;&lt; 26 )        </span><span class="comment">/* Pin Controlled by PA26 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01692"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a415a88b135d0ac0aff0eba34a4271dcc"> 1692</a></span>&#160;<span class="preprocessor">#define AT91C_PA26_DCD1     ( AT91C_PIO_PA26 ) </span><span class="comment">/*  USART 1 Data Carrier Detect */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01693"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a3e8ce759b4232d932e3ad840751f4ffe"> 1693</a></span>&#160;<span class="preprocessor">#define AT91C_PA26_TIOA2    ( AT91C_PIO_PA26 ) </span><span class="comment">/*  Timer Counter 2 Multipurpose Timer I/O Pin A */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01694"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a76530ab67e450e55c18f790f43f16a7c"> 1694</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PA27      ( 1 &lt;&lt; 27 )        </span><span class="comment">/* Pin Controlled by PA27 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01695"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a80c91948aa22a0dafff9fa49ed8cdc6b"> 1695</a></span>&#160;<span class="preprocessor">#define AT91C_PA27_DTR1     ( AT91C_PIO_PA27 ) </span><span class="comment">/*  USART 1 Data Terminal ready */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01696"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ac3cca5487270cea7c38d1b9bc7435a58"> 1696</a></span>&#160;<span class="preprocessor">#define AT91C_PA27_TIOB2    ( AT91C_PIO_PA27 ) </span><span class="comment">/*  Timer Counter 2 Multipurpose Timer I/O Pin B */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01697"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#afc03a891232129aa4e694419b6227ef7"> 1697</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PA28      ( 1 &lt;&lt; 28 )        </span><span class="comment">/* Pin Controlled by PA28 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01698"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a8d1cab4e7dbfad454a8b18dcd06aa618"> 1698</a></span>&#160;<span class="preprocessor">#define AT91C_PA28_DSR1     ( AT91C_PIO_PA28 ) </span><span class="comment">/*  USART 1 Data Set ready */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01699"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a32e046d61283df2f957a1cbd834bcdcc"> 1699</a></span>&#160;<span class="preprocessor">#define AT91C_PA28_TCLK1    ( AT91C_PIO_PA28 ) </span><span class="comment">/*  Timer Counter 1 external clock input */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01700"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a23c662ae5654da8fdc81785799632ee1"> 1700</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PA29      ( 1 &lt;&lt; 29 )        </span><span class="comment">/* Pin Controlled by PA29 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01701"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ab462ab2e37bc79d97943737b21086260"> 1701</a></span>&#160;<span class="preprocessor">#define AT91C_PA29_RI1      ( AT91C_PIO_PA29 ) </span><span class="comment">/*  USART 1 Ring Indicator */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01702"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a2bb855769a7af702acf2438dce347c4f"> 1702</a></span>&#160;<span class="preprocessor">#define AT91C_PA29_TCLK2    ( AT91C_PIO_PA29 ) </span><span class="comment">/*  Timer Counter 2 external clock input */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01703"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aa093f6b38813c359c8f91c6b7ba656a9"> 1703</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PA3       ( 1 &lt;&lt; 3 )         </span><span class="comment">/* Pin Controlled by PA3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01704"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ae7f99fbe935ee072effde79e0f1e76f1"> 1704</a></span>&#160;<span class="preprocessor">#define AT91C_PA3_TWD       ( AT91C_PIO_PA3 )  </span><span class="comment">/*  TWI Two-wire Serial Data */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01705"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#adbf7d14f0495c1e26416e4041113d0c1"> 1705</a></span>&#160;<span class="preprocessor">#define AT91C_PA3_NPCS3     ( AT91C_PIO_PA3 )  </span><span class="comment">/*  SPI Peripheral Chip Select 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01706"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a4a4adbd2483d8f529366a2e7472172c8"> 1706</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PA30      ( 1 &lt;&lt; 30 )        </span><span class="comment">/* Pin Controlled by PA30 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01707"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a470edeacc9a1e47b00c37fdbd8ed7f74"> 1707</a></span>&#160;<span class="preprocessor">#define AT91C_PA30_IRQ1     ( AT91C_PIO_PA30 ) </span><span class="comment">/*  External Interrupt 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01708"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a0b3b420a94ddb1ed072e00d47fc528ee"> 1708</a></span>&#160;<span class="preprocessor">#define AT91C_PA30_NPCS2    ( AT91C_PIO_PA30 ) </span><span class="comment">/*  SPI Peripheral Chip Select 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01709"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a80a4319a357994fac01be5e4cec84b76"> 1709</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PA31      ( 1 &lt;&lt; 31 )        </span><span class="comment">/* Pin Controlled by PA31 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01710"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a348aadfc3bd8c1d78611cf2b7493af39"> 1710</a></span>&#160;<span class="preprocessor">#define AT91C_PA31_NPCS1    ( AT91C_PIO_PA31 ) </span><span class="comment">/*  SPI Peripheral Chip Select 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01711"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a5397d434dbe2441cd7d8cebdefccdd58"> 1711</a></span>&#160;<span class="preprocessor">#define AT91C_PA31_PCK2     ( AT91C_PIO_PA31 ) </span><span class="comment">/*  PMC Programmable Clock Output 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01712"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a5ca57e2345a5a38d158ea8e56b83b23f"> 1712</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PA4       ( 1 &lt;&lt; 4 )         </span><span class="comment">/* Pin Controlled by PA4 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01713"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a1c58a9f1aed88984cf87fd0464970f4b"> 1713</a></span>&#160;<span class="preprocessor">#define AT91C_PA4_TWCK      ( AT91C_PIO_PA4 )  </span><span class="comment">/*  TWI Two-wire Serial Clock */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01714"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a591f92f7e41ab9d37c738ca7662da127"> 1714</a></span>&#160;<span class="preprocessor">#define AT91C_PA4_TCLK0     ( AT91C_PIO_PA4 )  </span><span class="comment">/*  Timer Counter 0 external clock input */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01715"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a5096171be0ea590a81beb2aadb9dba29"> 1715</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PA5       ( 1 &lt;&lt; 5 )         </span><span class="comment">/* Pin Controlled by PA5 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01716"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a21b7a23d113a4b6dc68e7237909558e8"> 1716</a></span>&#160;<span class="preprocessor">#define AT91C_PA5_RXD0      ( AT91C_PIO_PA5 )  </span><span class="comment">/*  USART 0 Receive Data */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01717"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a001ccca2ccaa286d35b3f6d00a050741"> 1717</a></span>&#160;<span class="preprocessor">#define AT91C_PA5_NPCS3     ( AT91C_PIO_PA5 )  </span><span class="comment">/*  SPI Peripheral Chip Select 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01718"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#adde445b47732bff0955f9b79a65c2abb"> 1718</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PA6       ( 1 &lt;&lt; 6 )         </span><span class="comment">/* Pin Controlled by PA6 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01719"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a4df33c07b989621d5ad9ce269535be1f"> 1719</a></span>&#160;<span class="preprocessor">#define AT91C_PA6_TXD0      ( AT91C_PIO_PA6 )  </span><span class="comment">/*  USART 0 Transmit Data */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01720"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a65c854dcfffa1c71133df6414221a32d"> 1720</a></span>&#160;<span class="preprocessor">#define AT91C_PA6_PCK0      ( AT91C_PIO_PA6 )  </span><span class="comment">/*  PMC Programmable Clock Output 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01721"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a92630fd5d17ea2d00d53d02ea400907d"> 1721</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PA7       ( 1 &lt;&lt; 7 )         </span><span class="comment">/* Pin Controlled by PA7 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01722"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a86d56d865770bbf1551224e911832d7a"> 1722</a></span>&#160;<span class="preprocessor">#define AT91C_PA7_RTS0      ( AT91C_PIO_PA7 )  </span><span class="comment">/*  USART 0 Ready To Send */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01723"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a4c39854cb2b4d8ad2c29a492108731ae"> 1723</a></span>&#160;<span class="preprocessor">#define AT91C_PA7_PWM3      ( AT91C_PIO_PA7 )  </span><span class="comment">/*  PWM Channel 3 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01724"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ae943dc78ec9df64f417a87c83348b235"> 1724</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PA8       ( 1 &lt;&lt; 8 )         </span><span class="comment">/* Pin Controlled by PA8 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01725"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a11ec0760528b453413d71c29f16c8ef1"> 1725</a></span>&#160;<span class="preprocessor">#define AT91C_PA8_CTS0      ( AT91C_PIO_PA8 )  </span><span class="comment">/*  USART 0 Clear To Send */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01726"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a7abeb5b67fbce6c132e4138a03a92b17"> 1726</a></span>&#160;<span class="preprocessor">#define AT91C_PA8_ADTRG     ( AT91C_PIO_PA8 )  </span><span class="comment">/*  ADC External Trigger */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01727"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a4b0a25fca6be57889ba1ebb18c79433a"> 1727</a></span>&#160;<span class="preprocessor">#define AT91C_PIO_PA9       ( 1 &lt;&lt; 9 )         </span><span class="comment">/* Pin Controlled by PA9 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01728"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a1f97abd17e3a037a7ad294f443a97cb1"> 1728</a></span>&#160;<span class="preprocessor">#define AT91C_PA9_DRXD      ( AT91C_PIO_PA9 )  </span><span class="comment">/*  DBGU Debug Receive Data */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01729"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a0dab362225e9cbb82678993be7340020"> 1729</a></span>&#160;<span class="preprocessor">#define AT91C_PA9_NPCS1     ( AT91C_PIO_PA9 )  </span><span class="comment">/*  SPI Peripheral Chip Select 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01730"></a><span class="lineno"> 1730</span>&#160; </div>
<div class="line"><a name="l01731"></a><span class="lineno"> 1731</span>&#160;<span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a name="l01732"></a><span class="lineno"> 1732</span>&#160;<span class="comment">/*               PERIPHERAL ID DEFINITIONS FOR AT91SAM7S64 */</span></div>
<div class="line"><a name="l01733"></a><span class="lineno"> 1733</span>&#160;<span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a name="l01734"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aba6ab10a585bb8180565dceba4f597f8"> 1734</a></span>&#160;<span class="preprocessor">#define AT91C_ID_FIQ            ( 0 )  </span><span class="comment">/* Advanced Interrupt Controller (FIQ) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01735"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aa5883b521ba307e7e6d6fa8730768a9e"> 1735</a></span>&#160;<span class="preprocessor">#define AT91C_ID_SYS            ( 1 )  </span><span class="comment">/* System Peripheral */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01736"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a9367949b8183635487afdcc8ed41609e"> 1736</a></span>&#160;<span class="preprocessor">#define AT91C_ID_PIOA           ( 2 )  </span><span class="comment">/* Parallel IO Controller */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01737"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a9f3d43f2cc5b94d99b0ff9a6854f368a"> 1737</a></span>&#160;<span class="preprocessor">#define AT91C_ID_3_Reserved     ( 3 )  </span><span class="comment">/* Reserved */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01738"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a33d377204b9547cb1c1cf23b83b32ec8"> 1738</a></span>&#160;<span class="preprocessor">#define AT91C_ID_ADC            ( 4 )  </span><span class="comment">/* Analog-to-Digital Converter */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01739"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#af58625121d8ada787679ae120ce9da8e"> 1739</a></span>&#160;<span class="preprocessor">#define AT91C_ID_SPI            ( 5 )  </span><span class="comment">/* Serial Peripheral Interface */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01740"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a17f82b8148cea0ecaefb7d65c1421f97"> 1740</a></span>&#160;<span class="preprocessor">#define AT91C_ID_US0            ( 6 )  </span><span class="comment">/* USART 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01741"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ac4890f3c72510710505f5e9bc167946a"> 1741</a></span>&#160;<span class="preprocessor">#define AT91C_ID_US1            ( 7 )  </span><span class="comment">/* USART 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01742"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a60d9e827556a4afd9d4c2b032702fbce"> 1742</a></span>&#160;<span class="preprocessor">#define AT91C_ID_SSC            ( 8 )  </span><span class="comment">/* Serial Synchronous Controller */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01743"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a8244d5da18b5534d5253a0d0ed5141a2"> 1743</a></span>&#160;<span class="preprocessor">#define AT91C_ID_TWI            ( 9 )  </span><span class="comment">/* Two-Wire Interface */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01744"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a853cd7a504bc4cb3ce240b16f7ef226c"> 1744</a></span>&#160;<span class="preprocessor">#define AT91C_ID_PWMC           ( 10 ) </span><span class="comment">/* PWM Controller */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01745"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#abc583accceb7605cd8a6d24e93961e87"> 1745</a></span>&#160;<span class="preprocessor">#define AT91C_ID_UDP            ( 11 ) </span><span class="comment">/* USB Device Port */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01746"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a5a4eb8a4700b1b3f87a589498d394a01"> 1746</a></span>&#160;<span class="preprocessor">#define AT91C_ID_TC0            ( 12 ) </span><span class="comment">/* Timer Counter 0 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01747"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a055623f976c96e2683a217da3cfb87c6"> 1747</a></span>&#160;<span class="preprocessor">#define AT91C_ID_TC1            ( 13 ) </span><span class="comment">/* Timer Counter 1 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01748"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a0393b452e5ae992bb30004d072335e1b"> 1748</a></span>&#160;<span class="preprocessor">#define AT91C_ID_TC2            ( 14 ) </span><span class="comment">/* Timer Counter 2 */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01749"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#acbd240421827ccf52acddcb9298aa4bc"> 1749</a></span>&#160;<span class="preprocessor">#define AT91C_ID_15_Reserved    ( 15 ) </span><span class="comment">/* Reserved */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01750"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ac2ef7d4a3f605088ba108ad79f814f63"> 1750</a></span>&#160;<span class="preprocessor">#define AT91C_ID_16_Reserved    ( 16 ) </span><span class="comment">/* Reserved */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01751"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ab926fbc67c540e149cf158b608c81c2b"> 1751</a></span>&#160;<span class="preprocessor">#define AT91C_ID_17_Reserved    ( 17 ) </span><span class="comment">/* Reserved */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01752"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a9f5a2132181ea52d7262045e4439ece5"> 1752</a></span>&#160;<span class="preprocessor">#define AT91C_ID_18_Reserved    ( 18 ) </span><span class="comment">/* Reserved */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01753"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a54c2d2f465363726c5083feb01c0b7d5"> 1753</a></span>&#160;<span class="preprocessor">#define AT91C_ID_19_Reserved    ( 19 ) </span><span class="comment">/* Reserved */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01754"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a6fb88276d3afd829d8040cffda45930d"> 1754</a></span>&#160;<span class="preprocessor">#define AT91C_ID_20_Reserved    ( 20 ) </span><span class="comment">/* Reserved */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01755"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#af5d97e75c30d3d0a5283b0cea298818d"> 1755</a></span>&#160;<span class="preprocessor">#define AT91C_ID_21_Reserved    ( 21 ) </span><span class="comment">/* Reserved */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01756"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a267061f5f28a0c3163622d6055dc22a8"> 1756</a></span>&#160;<span class="preprocessor">#define AT91C_ID_22_Reserved    ( 22 ) </span><span class="comment">/* Reserved */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01757"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aca42ce85d90a04e674e5c1d95e5c926d"> 1757</a></span>&#160;<span class="preprocessor">#define AT91C_ID_23_Reserved    ( 23 ) </span><span class="comment">/* Reserved */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01758"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a1a3f3a497fcebbbb0ca7e760d4182a25"> 1758</a></span>&#160;<span class="preprocessor">#define AT91C_ID_24_Reserved    ( 24 ) </span><span class="comment">/* Reserved */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01759"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a750de9c822c42fbedb95f5aaf4e12491"> 1759</a></span>&#160;<span class="preprocessor">#define AT91C_ID_25_Reserved    ( 25 ) </span><span class="comment">/* Reserved */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01760"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#acfcdb29887f9345c78b69d7b42262299"> 1760</a></span>&#160;<span class="preprocessor">#define AT91C_ID_26_Reserved    ( 26 ) </span><span class="comment">/* Reserved */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01761"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a6c877dedb1be3feff7ab2c8e20fa7066"> 1761</a></span>&#160;<span class="preprocessor">#define AT91C_ID_27_Reserved    ( 27 ) </span><span class="comment">/* Reserved */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01762"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a23270efd613eed668e86aff2eeca1b05"> 1762</a></span>&#160;<span class="preprocessor">#define AT91C_ID_28_Reserved    ( 28 ) </span><span class="comment">/* Reserved */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01763"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a29a591331bb374e65d7964ceb03dcf1b"> 1763</a></span>&#160;<span class="preprocessor">#define AT91C_ID_29_Reserved    ( 29 ) </span><span class="comment">/* Reserved */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01764"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a4a65d0aa928d22f16f3fc40b481c4b87"> 1764</a></span>&#160;<span class="preprocessor">#define AT91C_ID_IRQ0           ( 30 ) </span><span class="comment">/* Advanced Interrupt Controller (IRQ0) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01765"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a9cabc2ca62358f58d11e0887f9c18fd9"> 1765</a></span>&#160;<span class="preprocessor">#define AT91C_ID_IRQ1           ( 31 ) </span><span class="comment">/* Advanced Interrupt Controller (IRQ1) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01766"></a><span class="lineno"> 1766</span>&#160; </div>
<div class="line"><a name="l01767"></a><span class="lineno"> 1767</span>&#160;<span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a name="l01768"></a><span class="lineno"> 1768</span>&#160;<span class="comment">/*               BASE ADDRESS DEFINITIONS FOR AT91SAM7S64 */</span></div>
<div class="line"><a name="l01769"></a><span class="lineno"> 1769</span>&#160;<span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a name="l01770"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a9d0b8c206d7190df6240e12f09428fe4"> 1770</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_SYSC        ( 0xFFFFF000 )  </span><span class="comment">/* (SYSC) Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01771"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ae353aca328b3d22ff19e9086c99e77d7"> 1771</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_AIC         ( 0xFFFFF000 )  </span><span class="comment">/* (AIC) Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01772"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a32fc454872b1c641d8fed6f014f7ba1e"> 1772</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_DBGU        ( 0xFFFFF200 )  </span><span class="comment">/* (DBGU) Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01773"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ad583a3c0f21caa3eb742bf21a5230e76"> 1773</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_PDC_DBGU    ( 0xFFFFF300 )  </span><span class="comment">/* (PDC_DBGU) Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01774"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#afd59d3e413ad4a05804ead0fd6c48622"> 1774</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_PIOA        ( 0xFFFFF400 )  </span><span class="comment">/* (PIOA) Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01775"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a10dce3ba9279316fe6d2320af5880040"> 1775</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_CKGR        ( 0xFFFFFC20 )  </span><span class="comment">/* (CKGR) Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01776"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a88f638978d677a52e3bad3966caa40ab"> 1776</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_PMC         ( 0xFFFFFC00 )  </span><span class="comment">/* (PMC) Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01777"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a1417c31e180c8f542044e6fccb465610"> 1777</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_RSTC        ( 0xFFFFFD00 )  </span><span class="comment">/* (RSTC) Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01778"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ad91cc891870f10043e5935b8f587f2af"> 1778</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_RTTC        ( 0xFFFFFD20 )  </span><span class="comment">/* (RTTC) Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01779"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ac0679d8ee5a5c92e6d808bd31e216277"> 1779</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_PITC        ( 0xFFFFFD30 )  </span><span class="comment">/* (PITC) Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01780"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aaf6dc0a816031c6ed3ecdc62590c5da4"> 1780</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_WDTC        ( 0xFFFFFD40 )  </span><span class="comment">/* (WDTC) Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01781"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a235bf6db2f49947de6fd62d0439d4af9"> 1781</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_MC          ( 0xFFFFFF00 )  </span><span class="comment">/* (MC) Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01782"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a719a2834b04fd7dadd93971f17844025"> 1782</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_PDC_SPI     ( 0xFFFE0100 )  </span><span class="comment">/* (PDC_SPI) Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01783"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a71756ec471e894d8f8877b5d33a8ea5b"> 1783</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_SPI         ( 0xFFFE0000 )  </span><span class="comment">/* (SPI) Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01784"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ad99b4bec9100b0faee5c2ec4c5816010"> 1784</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_PDC_ADC     ( 0xFFFD8100 )  </span><span class="comment">/* (PDC_ADC) Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01785"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a9adbfb8048d73603846d6fb348a64ace"> 1785</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_ADC         ( 0xFFFD8000 )  </span><span class="comment">/* (ADC) Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01786"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a6b352bd9e050f30440d75b3b7c92696a"> 1786</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_PDC_SSC     ( 0xFFFD4100 )  </span><span class="comment">/* (PDC_SSC) Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01787"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a7cfef3966881ac79efe0a889a18f0e0a"> 1787</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_SSC         ( 0xFFFD4000 )  </span><span class="comment">/* (SSC) Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01788"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a689aaee7d35e38c15f0d096850549494"> 1788</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_PDC_US1     ( 0xFFFC4100 )  </span><span class="comment">/* (PDC_US1) Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01789"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ace9a2e5287fcacab6f3050f66b382eae"> 1789</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_US1         ( 0xFFFC4000 )  </span><span class="comment">/* (US1) Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01790"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ae1d89d92d26566a0593501750dd45690"> 1790</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_PDC_US0     ( 0xFFFC0100 )  </span><span class="comment">/* (PDC_US0) Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01791"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a9059088da859f9cedaa5cee3cc0ff6cf"> 1791</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_US0         ( 0xFFFC0000 )  </span><span class="comment">/* (US0) Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01792"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#acec2e14822c165bf9c2fb5e91e1652ca"> 1792</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_TWI         ( 0xFFFB8000 )  </span><span class="comment">/* (TWI) Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01793"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a0bd9ed3557b04fd390eb27f66c6e8ead"> 1793</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_TC2         ( 0xFFFA0080 )  </span><span class="comment">/* (TC2) Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01794"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a5ecf7114cc5c9f9d559792f92dd584ca"> 1794</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_TC1         ( 0xFFFA0040 )  </span><span class="comment">/* (TC1) Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01795"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ac5f6642a35bcb83fbe8cf358511ba895"> 1795</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_TC0         ( 0xFFFA0000 )  </span><span class="comment">/* (TC0) Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01796"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aaf7850d86742be51cc4bf623488a92af"> 1796</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_TCB         ( 0xFFFA0000 )  </span><span class="comment">/* (TCB) Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01797"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aac63200f2a1e7bb0992ab1acd3bcf75e"> 1797</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_PWMC_CH3    ( 0xFFFCC260 )  </span><span class="comment">/* (PWMC_CH3) Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01798"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a95a11e0109fe908e382c77b4dbd4b886"> 1798</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_PWMC_CH2    ( 0xFFFCC240 )  </span><span class="comment">/* (PWMC_CH2) Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01799"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a532256b939d55cf8d64421ae895d9f61"> 1799</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_PWMC_CH1    ( 0xFFFCC220 )  </span><span class="comment">/* (PWMC_CH1) Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01800"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ad327bf8d078e66885418142dcf7ecb69"> 1800</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_PWMC_CH0    ( 0xFFFCC200 )  </span><span class="comment">/* (PWMC_CH0) Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01801"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#aa11003c2d8bcee4dd58e45522edde4a9"> 1801</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_PWMC        ( 0xFFFCC000 )  </span><span class="comment">/* (PWMC) Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01802"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#ac9f3ffaccf5b51517ab51c004fc9643c"> 1802</a></span>&#160;<span class="preprocessor">#define AT91C_BASE_UDP         ( 0xFFFB0000 )  </span><span class="comment">/* (UDP) Base Address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01803"></a><span class="lineno"> 1803</span>&#160; </div>
<div class="line"><a name="l01804"></a><span class="lineno"> 1804</span>&#160;<span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a name="l01805"></a><span class="lineno"> 1805</span>&#160;<span class="comment">/*               MEMORY MAPPING DEFINITIONS FOR AT91SAM7S64 */</span></div>
<div class="line"><a name="l01806"></a><span class="lineno"> 1806</span>&#160;<span class="comment">/* ***************************************************************************** */</span></div>
<div class="line"><a name="l01807"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a03e412c1f537b06c9cf737703442dde4"> 1807</a></span>&#160;<span class="preprocessor">#define AT91C_ISRAM          ( 0x00200000 )    </span><span class="comment">/* Internal SRAM base address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01808"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a2ff3e67e4ded320c0ce9316d4f55c1ad"> 1808</a></span>&#160;<span class="preprocessor">#define AT91C_ISRAM_SIZE     ( 0x00004000 )    </span><span class="comment">/* Internal SRAM size in byte (16 Kbyte) */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01809"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a7715d6de3269c66590f7c1d8dba0003d"> 1809</a></span>&#160;<span class="preprocessor">#define AT91C_IFLASH         ( 0x00100000 )    </span><span class="comment">/* Internal ROM base address */</span><span class="preprocessor"></span></div>
<div class="line"><a name="l01810"></a><span class="lineno"><a class="line" href="AT91SAM7S64__inc_8h.html#a96ee4d4fa7d006adb1d0c2082765e5f7"> 1810</a></span>&#160;<span class="preprocessor">#define AT91C_IFLASH_SIZE    ( 0x00010000 )    </span><span class="comment">/* Internal ROM size in byte (64 Kbyte) */</span><span class="preprocessor"></span></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_62de1d95c13882ec1f5cd196758a7a2e.html">Gbox420_PicoW</a></li><li class="navelem"><a class="el" href="dir_30d0ac52d9488d0d5f1f668118086567.html">ExternalLibraries</a></li><li class="navelem"><a class="el" href="dir_4ae535d9bd242e490b90e3e0b0655edd.html">FreeRTOS-Kernel-main</a></li><li class="navelem"><a class="el" href="dir_373b3c5b8411067b1cc6a63a0a540976.html">portable</a></li><li class="navelem"><a class="el" href="dir_b4cbd838b2cc8230bb293c6c257cafea.html">IAR</a></li><li class="navelem"><a class="el" href="dir_44e2763f72c246380306519d6b30be13.html">AtmelSAM7S64</a></li><li class="navelem"><a class="el" href="AT91SAM7S64__inc_8h.html">AT91SAM7S64_inc.h</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
