Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date             : Wed Nov 20 09:21:09 2024
| Host             : bazaar running 64-bit Ubuntu 22.04.5 LTS
| Command          : report_power -file mcs_top_sampler_power_routed.rpt -pb mcs_top_sampler_power_summary_routed.pb -rpx mcs_top_sampler_power_routed.rpx
| Design           : mcs_top_sampler
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.138        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.040        |
| Device Static (W)        | 0.099        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 84.4         |
| Junction Temperature (C) | 25.6         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.009 |        5 |       --- |             --- |
| Slice Logic              |     0.005 |     5233 |       --- |             --- |
|   LUT as Logic           |     0.004 |     1650 |     63400 |            2.60 |
|   LUT as Distributed RAM |    <0.001 |      272 |     19000 |            1.43 |
|   CARRY4                 |    <0.001 |      149 |     15850 |            0.94 |
|   Register               |    <0.001 |     1937 |    126800 |            1.53 |
|   F7/F8 Muxes            |    <0.001 |       40 |     63400 |            0.06 |
|   LUT as Shift Register  |    <0.001 |       88 |     19000 |            0.46 |
|   Others                 |     0.000 |      547 |       --- |             --- |
| Signals                  |     0.009 |     3727 |       --- |             --- |
| Block RAM                |     0.001 |       32 |       135 |           23.70 |
| DSPs                     |     0.000 |        1 |       240 |            0.42 |
| I/O                      |     0.014 |       89 |       210 |           42.38 |
| XADC                     |     0.002 |        1 |       --- |             --- |
| Static Power             |     0.099 |          |           |                 |
| Total                    |     0.138 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     0.040 |       0.024 |      0.016 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.019 |       0.001 |      0.018 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.008 |       0.004 |      0.004 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.021 |       0.001 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+---------------------------------------------------------------+----------------------------------------------------+-----------------+
| Clock                                                         | Domain                                             | Constraint (ns) |
+---------------------------------------------------------------+----------------------------------------------------+-----------------+
| cpu_unit/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK   | cpu_unit/inst/mdm_0/U0/Use_E2.BSCAN_I/DRCK         |            33.3 |
| cpu_unit/inst/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE | cpu_unit/inst/mdm_0/U0/Use_E2.BSCAN_I/Dbg_Update_0 |            33.3 |
| sys_clk_pin                                                   | clk                                                |            10.0 |
+---------------------------------------------------------------+----------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------+-----------+
| Name               | Power (W) |
+--------------------+-----------+
| mcs_top_sampler    |     0.040 |
|   cpu_unit         |     0.012 |
|     inst           |     0.012 |
|       lmb_bram_I   |     0.001 |
|       mdm_0        |     0.001 |
|       microblaze_I |     0.009 |
|   mmio_unit        |     0.014 |
|     adsr_slot13    |     0.005 |
|       adsr_unit    |     0.004 |
|     ddfs_slot12    |     0.001 |
|     uart_slot1     |     0.001 |
|       uart_unit    |     0.001 |
|     xadc_slot5     |     0.002 |
|       xadc_unit    |     0.002 |
+--------------------+-----------+


