# Info: [9566]: Logging project transcript to file B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2/precision.log
# Info: [9566]: Logging suppressed messages transcript to file B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2/precision.log.suppressed
# Info: [9550]: Activated implementation project_2_impl_2 in project B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2.psp.
add_input_file {B:/OneDrive/sandbox/book_examples/chapter-05/5-01_concatenate_op-1.sv}
# COMMAND: setup_design -manufacturer Xilinx -family VIRTEX -part v50bg256 -speed -6
# Info: [15298]: Setting up the design to use synthesis library "xcv.syn"
# Info: [574]: The global max fanout is currently set to 10000 for Xilinx - VIRTEX.
# Info: [15324]: Setting Part to: "v50bg256".
# Info: [15325]: Setting Process to: "6".
# Info: [7512]: The place and route tool for current technology is ISE.
setup_design -manufacturer Xilinx -family VIRTEX -part v50bg256 -speed -6
# COMMAND: setup_design -max_fanout=10000
# Info: [574]: The global max fanout is currently set to 10000 for Xilinx - VIRTEX.
setup_design -max_fanout=10000
# COMMAND: compile
# Info: [3022]: Reading file: C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/techlibs/xcv.syn.
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/chapter-05/5-01_concatenate_op-1.sv" ...
# Info: [658]: Top module of the design is set to: status_reg.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 13:53:11
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 14:17:16
# Info: [44512]: Initializing...
# Info: [44522]: Root Module status_reg: Pre-processing...
# Info: [44523]: Root Module status_reg: Compiling...
# Info: [45309]: "B:/OneDrive/sandbox/book_examples/chapter-05/5-01_concatenate_op-1.sv", line 33: Optimizing state bit(s) status[6:5] to constant 1
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 18.
# Info: [44835]: Total CPU time for compilation: 0.2 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [15330]: Doing rtl optimizations.
# Info: [659]: Finished compiling design.
compile
# COMMAND: remove_input_file {B:/OneDrive/sandbox/book_examples/chapter-05/5-01_concatenate_op-1.sv}
remove_input_file {B:/OneDrive/sandbox/book_examples/chapter-05/5-01_concatenate_op-1.sv}
# COMMAND: add_input_file {../../chapter-05/5-16_unsigned-adder.sv}
add_input_file {../../chapter-05/5-16_unsigned-adder.sv}
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-05/5-16_unsigned-adder.sv" ...
# Info: [658]: Top module of the design is set to: unsigned_adder.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 13:53:11
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 14:17:16
# Info: [44512]: Initializing...
# Info: [44522]: Root Module unsigned_adder: Pre-processing...
# Info: [44523]: Root Module unsigned_adder: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 9.
# Info: [44835]: Total CPU time for compilation: 0.3 secs.
# Info: [44513]: Overall running time for compilation: 0.0 secs.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [15330]: Doing rtl optimizations.
# Info: [659]: Finished compiling design.
compile
# COMMAND: save_project
# Info: [9562]: Saved implementation project_2_impl_2 in project B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2.psp.
save_project
# COMMAND: exit -force
# Info: [9565]: Appending project transcript to file B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2/precision.log
# Info: [9565]: Appending suppressed messages transcript to file B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2/precision.log.suppressed
# Info: [15298]: Setting up the design to use synthesis library "xcv.syn"
# Info: [574]: The global max fanout is currently set to 10000 for Xilinx - VIRTEX.
# Info: [9565]: Appending project transcript to file B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2/precision.log
# Info: [9565]: Appending suppressed messages transcript to file B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2/precision.log.suppressed
# Info: [15298]: Setting up the design to use synthesis library "xcv.syn"
# Info: [574]: The global max fanout is currently set to 10000 for Xilinx - VIRTEX.
# Info: [9565]: Appending project transcript to file B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2/precision.log
# Info: [9565]: Appending suppressed messages transcript to file B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2/precision.log.suppressed
# Info: [15298]: Setting up the design to use synthesis library "xcv.syn"
# Info: [574]: The global max fanout is currently set to 10000 for Xilinx - VIRTEX.
# Info: [15324]: Setting Part to: "v50bg256".
# Info: [15325]: Setting Process to: "6".
# Info: [7512]: The place and route tool for current technology is ISE.
# Warning: [569]: Setting 'optimize_power_effort' is not allowed in RTL product mode. Ignoring.
# Info: [3022]: Reading file: C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/techlibs/xcv.syn.
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [9550]: Activated implementation project_2_impl_2 in project B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2.psp.
open_project B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2.psp
# COMMAND: save_project
# Info: [9562]: Saved implementation project_2_impl_2 in project B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2.psp.
save_project
# COMMAND: exit -force
# Info: [9565]: Appending project transcript to file B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2/precision.log
# Info: [9565]: Appending suppressed messages transcript to file B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2/precision.log.suppressed
# Info: [15298]: Setting up the design to use synthesis library "xcv.syn"
# Info: [574]: The global max fanout is currently set to 10000 for Xilinx - VIRTEX.
# Info: [15324]: Setting Part to: "v50bg256".
# Info: [15325]: Setting Process to: "6".
# Info: [7512]: The place and route tool for current technology is ISE.
# Warning: [569]: Setting 'optimize_power_effort' is not allowed in RTL product mode. Ignoring.
# Info: [3022]: Reading file: C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/techlibs/xcv.syn.
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [9550]: Activated implementation project_2_impl_2 in project B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2.psp.
open_project B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2.psp
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-05/5-16_unsigned-adder.sv" ...
# Info: [658]: Top module of the design is set to: unsigned_adder.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 13:53:11
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 14:17:16
# Info: [44512]: Initializing...
# Info: [44522]: Root Module unsigned_adder: Pre-processing...
# Info: [44523]: Root Module unsigned_adder: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 9.
# Info: [44835]: Total CPU time for compilation: 0.2 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [15330]: Doing rtl optimizations.
# Info: [659]: Finished compiling design.
compile
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-05/5-16_unsigned-adder.sv" ...
# Info: [658]: Top module of the design is set to: unsigned_adder.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 13:53:11
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 14:17:16
# Info: [44512]: Initializing...
# Info: [44522]: Root Module unsigned_adder: Pre-processing...
# Info: [44523]: Root Module unsigned_adder: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 9.
# Info: [44835]: Total CPU time for compilation: 0.3 secs.
# Info: [44513]: Overall running time for compilation: 0.0 secs.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [15330]: Doing rtl optimizations.
# Info: [659]: Finished compiling design.
compile
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-05/5-16_unsigned-adder.sv" ...
# Info: [658]: Top module of the design is set to: unsigned_adder.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 13:53:11
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 14:17:16
# Info: [44512]: Initializing...
# Info: [44522]: Root Module unsigned_adder: Pre-processing...
# Info: [44523]: Root Module unsigned_adder: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 9.
# Info: [44835]: Total CPU time for compilation: 0.2 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [15330]: Doing rtl optimizations.
# Info: [659]: Finished compiling design.
compile
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-05/5-16_unsigned-adder.sv" ...
# Info: [658]: Top module of the design is set to: unsigned_adder.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 13:53:11
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 14:17:16
# Info: [44512]: Initializing...
# Info: [44522]: Root Module unsigned_adder: Pre-processing...
# Info: [44523]: Root Module unsigned_adder: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 9.
# Info: [44835]: Total CPU time for compilation: 0.3 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [15330]: Doing rtl optimizations.
# Info: [659]: Finished compiling design.
compile
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-05/5-16_unsigned-adder.sv" ...
# Info: [658]: Top module of the design is set to: unsigned_adder.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 13:53:11
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 14:17:16
# Info: [44512]: Initializing...
# Info: [44522]: Root Module unsigned_adder: Pre-processing...
# Info: [44523]: Root Module unsigned_adder: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 9.
# Info: [44835]: Total CPU time for compilation: 0.3 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [15330]: Doing rtl optimizations.
# Info: [659]: Finished compiling design.
compile
# COMMAND: synthesize
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [15002]: Optimizing design view:.work.unsigned_adder.INTERFACE
# Info: ***********************************************
# Info: Device Utilization for v50bg256
# Info: ***************************************************************
# Info: Resource                          Used    Avail   Utilization
# Info: ---------------------------------------------------------------
# Info: IOs                               384     180     213.33%
# Info: Global Buffers                    0       4         0.00%
# Info: LUTs                              128     1536      8.33%
# Info: CLB Slices                        64      768       8.33%
# Info: Dffs or Latches                   0       1536      0.00%
# Info: Block RAMs                        0       8         0.00%
# Info: ---------------------------------------------------------------
# Warning: This design does not fit in the device specified!
# Info: Recommending to try an alternate device v400bg560
# Info: ***********************************************
# Info: [3027]: Writing file: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2/unsigned_adder.edf.
# Info: [3027]: Writing file: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2/unsigned_adder.ucf.
# Info: [659]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 1.0 s secs.
# Info: [11020]: Overall running time for synthesis: 1.1 s secs.
synthesize
# COMMAND: setup_design -manufacturer Xilinx -family "Virtex Ultrascale" -part xcvu080-ffvc1517 -speed -1-c
# Info: [15298]: Setting up the design to use synthesis library "xcvu.syn"
# Info: [15324]: Setting Part to: "xcvu080-ffvc1517".
# Info: [15325]: Setting Process to: "1".
# Warning: [557]: transform_tristates option is set to value all internally for the current technology.
# Info: [7513]: The default input to Vivado place and route has been set to "Verilog".
# Info: [7512]: The place and route tool for current technology is Vivado.
setup_design -manufacturer Xilinx -family "Virtex Ultrascale" -part xcvu080-ffvc1517 -speed -1-c
# COMMAND: compile
# Info: [3022]: Reading file: C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/techlibs/xcvu.syn.
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-05/5-16_unsigned-adder.sv" ...
# Info: [658]: Top module of the design is set to: unsigned_adder.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 13:53:11
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 14:17:16
# Info: [44512]: Initializing...
# Info: [44522]: Root Module unsigned_adder: Pre-processing...
# Info: [44523]: Root Module unsigned_adder: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 9.
# Info: [44835]: Total CPU time for compilation: 0.3 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [15330]: Doing rtl optimizations.
# Info: [659]: Finished compiling design.
compile
# COMMAND: synthesize
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [15002]: Optimizing design view:.work.unsigned_adder.INTERFACE
# Info: [15002]: Optimizing design view:.work.unsigned_adder.INTERFACE
# Info: [3027]: Writing file: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2/unsigned_adder.edf.
# Info: [3027]: Writing file: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2/unsigned_adder.xdc.
# Info: Warning, no constraints removing B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2/unsigned_adder.xdc
# Info: [3027]: Writing file: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2/unsigned_adder.v.
# Info: -- Writing file B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2/unsigned_adder.tcl
# Info: [3027]: Writing file: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2/unsigned_adder.xdc.
# Info: Warning, no constraints removing B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2/unsigned_adder.xdc
# Info: [659]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 14.3 s secs.
# Info: [11020]: Overall running time for synthesis: 14.7 s secs.
synthesize
# COMMAND: setup_design -manufacturer Xilinx -family VIRTEX -part v50bg256 -speed -6
# Info: [15298]: Setting up the design to use synthesis library "xcv.syn"
# Info: [15324]: Setting Part to: "v50bg256".
# Info: [15325]: Setting Process to: "6".
# Info: [7512]: The place and route tool for current technology is ISE.
setup_design -manufacturer Xilinx -family VIRTEX -part v50bg256 -speed -6
# COMMAND: compile
# Info: [3022]: Reading file: C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/techlibs/xcv.syn.
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-05/5-16_unsigned-adder.sv" ...
# Info: [658]: Top module of the design is set to: unsigned_adder.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 13:53:11
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 14:17:16
# Info: [44512]: Initializing...
# Info: [44522]: Root Module unsigned_adder: Pre-processing...
# Info: [44523]: Root Module unsigned_adder: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 9.
# Info: [44835]: Total CPU time for compilation: 0.3 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [15330]: Doing rtl optimizations.
# Info: [659]: Finished compiling design.
compile
# COMMAND: synthesize
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [15002]: Optimizing design view:.work.unsigned_adder.INTERFACE
# Info: [3027]: Writing file: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2/unsigned_adder.edf.
# Info: [3027]: Writing file: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2/unsigned_adder.ucf.
# Info: [3027]: Writing file: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2/unsigned_adder.v.
# Info: [659]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 0.1 s secs.
# Info: [11020]: Overall running time for synthesis: 0.2 s secs.
synthesize
# COMMAND: save_project
# Info: [9562]: Saved implementation project_2_impl_2 in project B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2.psp.
save_project
# COMMAND: remove_input_file {B:/OneDrive/sandbox/book_examples/chapter-05/5-16_unsigned-adder.sv}
remove_input_file {B:/OneDrive/sandbox/book_examples/chapter-05/5-16_unsigned-adder.sv}
# COMMAND: add_input_file {../../chapter-05/5-17_signed-adder.sv}
add_input_file {../../chapter-05/5-17_signed-adder.sv}
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-05/5-17_signed-adder.sv" ...
# Info: [658]: Top module of the design is set to: signed_adder.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 13:53:11
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 14:17:16
# Info: [44512]: Initializing...
# Info: [44522]: Root Module signed_adder: Pre-processing...
# Info: [44523]: Root Module signed_adder: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 9.
# Info: [44835]: Total CPU time for compilation: 0.2 secs.
# Info: [44513]: Overall running time for compilation: 0.0 secs.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [15330]: Doing rtl optimizations.
# Info: [659]: Finished compiling design.
compile
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-05/5-17_signed-adder.sv" ...
# Info: [658]: Top module of the design is set to: signed_adder.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 13:53:11
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 14:17:16
# Info: [44512]: Initializing...
# Info: [44522]: Root Module signed_adder: Pre-processing...
# Info: [44523]: Root Module signed_adder: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 9.
# Info: [44835]: Total CPU time for compilation: 0.8 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [15330]: Doing rtl optimizations.
# Info: [659]: Finished compiling design.
compile
# COMMAND: remove_input_file {B:/OneDrive/sandbox/book_examples/chapter-05/5-17_signed-adder.sv}
remove_input_file {B:/OneDrive/sandbox/book_examples/chapter-05/5-17_signed-adder.sv}
# COMMAND: add_input_file {../../chapter-05/5-16_unsigned-adder.sv}
add_input_file {../../chapter-05/5-16_unsigned-adder.sv}
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-05/5-16_unsigned-adder.sv" ...
# Info: [658]: Top module of the design is set to: unsigned_adder.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 13:53:11
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 14:17:16
# Info: [44512]: Initializing...
# Info: [44522]: Root Module unsigned_adder: Pre-processing...
# Info: [44523]: Root Module unsigned_adder: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 9.
# Info: [44835]: Total CPU time for compilation: 0.8 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [15330]: Doing rtl optimizations.
# Info: [659]: Finished compiling design.
compile
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-05/5-16_unsigned-adder.sv" ...
# Info: [658]: Top module of the design is set to: unsigned_adder.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 13:53:11
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 14:17:16
# Info: [44512]: Initializing...
# Info: [44522]: Root Module unsigned_adder: Pre-processing...
# Info: [44523]: Root Module unsigned_adder: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 9.
# Info: [44835]: Total CPU time for compilation: 0.2 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [15330]: Doing rtl optimizations.
# Info: [659]: Finished compiling design.
compile
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-05/5-16_unsigned-adder.sv" ...
# Info: [658]: Top module of the design is set to: unsigned_adder.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 13:53:11
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 14:17:16
# Info: [44512]: Initializing...
# Info: [44522]: Root Module unsigned_adder: Pre-processing...
# Info: [44523]: Root Module unsigned_adder: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 9.
# Info: [44835]: Total CPU time for compilation: 0.3 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [15330]: Doing rtl optimizations.
# Info: [659]: Finished compiling design.
compile
# COMMAND: remove_input_file {B:/OneDrive/sandbox/book_examples/chapter-05/5-16_unsigned-adder.sv}
remove_input_file {B:/OneDrive/sandbox/book_examples/chapter-05/5-16_unsigned-adder.sv}
# COMMAND: add_input_file {../../chapter-05/5-17_signed-adder.sv}
add_input_file {../../chapter-05/5-17_signed-adder.sv}
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-05/5-17_signed-adder.sv" ...
# Info: [658]: Top module of the design is set to: signed_adder.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 13:53:11
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 14:17:16
# Info: [44512]: Initializing...
# Info: [44522]: Root Module signed_adder: Pre-processing...
# Info: [44523]: Root Module signed_adder: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 9.
# Info: [44835]: Total CPU time for compilation: 0.2 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [15330]: Doing rtl optimizations.
# Info: [659]: Finished compiling design.
compile
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-05/5-17_signed-adder.sv" ...
# Info: [658]: Top module of the design is set to: signed_adder.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 13:53:11
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 14:17:16
# Info: [44512]: Initializing...
# Info: [44522]: Root Module signed_adder: Pre-processing...
# Info: [44523]: Root Module signed_adder: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 9.
# Info: [44835]: Total CPU time for compilation: 0.2 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [15330]: Doing rtl optimizations.
# Info: [659]: Finished compiling design.
compile
# COMMAND: remove_input_file {B:/OneDrive/sandbox/book_examples/chapter-05/5-17_signed-adder.sv}
remove_input_file {B:/OneDrive/sandbox/book_examples/chapter-05/5-17_signed-adder.sv}
# COMMAND: add_input_file {../../chapter-05/5-18_floating-point-adder.sv}
add_input_file {../../chapter-05/5-18_floating-point-adder.sv}
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-05/5-18_floating-point-adder.sv" ...
# Error: [41129]: "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-05/5-18_floating-point-adder.sv", line 18: REAL declarations are not supported. Design Unit containing this construct will not be compiled.
# Error: [41129]: "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-05/5-18_floating-point-adder.sv", line 19: REAL declarations are not supported. Design Unit containing this construct will not be compiled.
# Info: [658]: Top module of the design is set to: floating_point_adder.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 13:53:11
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 14:17:16
# Info: [44512]: Initializing...
# Warning: [45383]: Module floating_point_adder: This module cannot be compiled because it contains non-RTL constructs.
# Error: [46390]: "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-05/5-18_floating-point-adder.sv", line 23: Real type ports are not supported . Exiting...
# Info: [44859]: Compilation failed...
# Info: [44835]: Total CPU time for compilation: 0.2 secs.
# Error: [47002]: RTLCompiler error... aborting compilation.
# Info: [44859]: Compilation failed...
# Info: [44513]: Overall running time for compilation: 0.0 secs.
# Error: [46259]: Design compilation failed, unsupported or non-rtl constructs detected in the following modules :
# Info: [40000]: floating_point_adder
# Info: [40000]: Please check the log for details pertaining to unsupported or non-rtl construct(s)
# Error: [673]: Unable to elaborate design work.floating_point_adder in verilog.
compile
# COMMAND: save_project
# Info: [9562]: Saved implementation project_2_impl_2 in project B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2.psp.
save_project
# COMMAND: close_project -discard
# Info: [9565]: Appending project transcript to file B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2/precision.log
# Info: [9565]: Appending suppressed messages transcript to file B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2/precision.log.suppressed
# Info: [15298]: Setting up the design to use synthesis library "xcv.syn"
# Info: [574]: The global max fanout is currently set to 10000 for Xilinx - VIRTEX.
# Info: [15324]: Setting Part to: "v50bg256".
# Info: [15325]: Setting Process to: "6".
# Info: [7512]: The place and route tool for current technology is ISE.
# Warning: [569]: Setting 'optimize_power_effort' is not allowed in RTL product mode. Ignoring.
# Info: [3022]: Reading file: C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/techlibs/xcv.syn.
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [9550]: Activated implementation project_2_impl_2 in project B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2.psp.
open_project B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2.psp
# COMMAND: remove_input_file {B:/OneDrive/sandbox/book_examples/chapter-05/5-18_floating-point-adder.sv}
remove_input_file {B:/OneDrive/sandbox/book_examples/chapter-05/5-18_floating-point-adder.sv}
# COMMAND: add_input_file {../../chapter-05/5-19_increment-decrement.sv}
add_input_file {../../chapter-05/5-19_increment-decrement.sv}
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-05/5-19_increment-decrement.sv" ...
# Info: [658]: Top module of the design is set to: count_ones.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 13:53:11
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 14:17:16
# Info: [44512]: Initializing...
# Info: [44522]: Root Module count_ones: Pre-processing...
# Info: [44523]: Root Module count_ones: Compiling...
# Info: [44846]: Rebalanced Expression Tree...
# Info: [44842]: Compilation successfully completed.
# Info: [44841]: Counter Inferencing === Detected : 1, Inferred (Modgen/Selcounter/AddSub) : 0 (0 / 0 / 0), AcrossDH (Merged/Not-Merged) : (0 / 0), Not-Inferred (Acrossdh/Attempted) : (0 / 1), Local Vars : 0 ===
# Info: [44856]: Total lines of RTL compiled: 12.
# Info: [44835]: Total CPU time for compilation: 0.4 secs.
# Info: [44513]: Overall running time for compilation: 2.0 secs.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [15330]: Doing rtl optimizations.
# Info: [659]: Finished compiling design.
compile
# COMMAND: synthesize
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [15002]: Optimizing design view:.work.count_ones.INTERFACE
# Info: [3027]: Writing file: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2/count_ones.edf.
# Info: [3027]: Writing file: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2/count_ones.ucf.
# Info: [3027]: Writing file: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2/count_ones.v.
# Info: [659]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 0.3 s secs.
# Info: [11020]: Overall running time for synthesis: 0.3 s secs.
synthesize
# COMMAND: setup_design -transformations=false -compile_for_area=true -control_set_optimize=false
setup_design -transformations=false -compile_for_area=true -control_set_optimize=false
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-05/5-19_increment-decrement.sv" ...
# Info: [658]: Top module of the design is set to: count_ones.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 13:53:11
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 14:17:16
# Info: [44512]: Initializing...
# Info: [44522]: Root Module count_ones: Pre-processing...
# Info: [44523]: Root Module count_ones: Compiling...
# Info: [44846]: Rebalanced Expression Tree...
# Info: [44842]: Compilation successfully completed.
# Info: [44841]: Counter Inferencing === Detected : 1, Inferred (Modgen/Selcounter/AddSub) : 0 (0 / 0 / 0), AcrossDH (Merged/Not-Merged) : (0 / 0), Not-Inferred (Acrossdh/Attempted) : (0 / 1), Local Vars : 0 ===
# Info: [44856]: Total lines of RTL compiled: 12.
# Info: [44835]: Total CPU time for compilation: 0.3 secs.
# Info: [44513]: Overall running time for compilation: 0.0 secs.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [15330]: Doing rtl optimizations.
# Info: [659]: Finished compiling design.
compile
# COMMAND: set_attribute -design rtl -name HIERARCHY -value flatten_block -instance {modgen_adderblock}
set_attribute -design rtl -name HIERARCHY -value flatten_block -instance {modgen_adderblock}
# COMMAND: update_constraint_file
update_constraint_file
# COMMAND: set_attribute -design rtl -name HIERARCHY -value flatten_sub_blocks -instance {modgen_adderblock}
set_attribute -design rtl -name HIERARCHY -value flatten_sub_blocks -instance {modgen_adderblock}
# COMMAND: update_constraint_file
update_constraint_file
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-05/5-19_increment-decrement.sv" ...
# Info: [658]: Top module of the design is set to: count_ones.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 13:53:11
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 14:17:16
# Info: [44512]: Initializing...
# Info: [44522]: Root Module count_ones: Pre-processing...
# Info: [44523]: Root Module count_ones: Compiling...
# Info: [44846]: Rebalanced Expression Tree...
# Info: [44842]: Compilation successfully completed.
# Info: [44841]: Counter Inferencing === Detected : 1, Inferred (Modgen/Selcounter/AddSub) : 0 (0 / 0 / 0), AcrossDH (Merged/Not-Merged) : (0 / 0), Not-Inferred (Acrossdh/Attempted) : (0 / 1), Local Vars : 0 ===
# Info: [44856]: Total lines of RTL compiled: 12.
# Info: [44835]: Total CPU time for compilation: 0.3 secs.
# Info: [44513]: Overall running time for compilation: 0.0 secs.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [15330]: Doing rtl optimizations.
# Info: [659]: Finished compiling design.
compile
# COMMAND: set_attribute -design rtl -name HIERARCHY -value preserve_block -instance {modgen_adderblock}
set_attribute -design rtl -name HIERARCHY -value preserve_block -instance {modgen_adderblock}
# COMMAND: update_constraint_file
update_constraint_file
# COMMAND: set_attribute -design rtl -name HIERARCHY -value flatten_block -instance {modgen_adderblock}
set_attribute -design rtl -name HIERARCHY -value flatten_block -instance {modgen_adderblock}
# COMMAND: update_constraint_file
update_constraint_file
# COMMAND: setup_design -compile_for_area=false
setup_design -compile_for_area=false
# COMMAND: setup_design -edif=false -verilog=true
setup_design -edif=false -verilog=true
# COMMAND: save_project
# Info: [9562]: Saved implementation project_2_impl_2 in project B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2.psp.
save_project
# COMMAND: close_project -discard
# Info: [9565]: Appending project transcript to file B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2/precision.log
# Info: [9565]: Appending suppressed messages transcript to file B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2/precision.log.suppressed
# Info: [15298]: Setting up the design to use synthesis library "xcv.syn"
# Info: [574]: The global max fanout is currently set to 10000 for Xilinx - VIRTEX.
# Info: [15324]: Setting Part to: "v50bg256".
# Info: [15325]: Setting Process to: "6".
# Info: [7512]: The place and route tool for current technology is ISE.
# Warning: [569]: Setting 'optimize_power_effort' is not allowed in RTL product mode. Ignoring.
# Info: [3022]: Reading file: C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/techlibs/xcv.syn.
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [9550]: Activated implementation project_2_impl_2 in project B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2.psp.
open_project B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2.psp
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-05/5-19_increment-decrement.sv" ...
# Info: [658]: Top module of the design is set to: count_ones.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 13:53:11
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 14:17:16
# Info: [44512]: Initializing...
# Info: [44522]: Root Module count_ones: Pre-processing...
# Info: [44523]: Root Module count_ones: Compiling...
# Info: [44846]: Rebalanced Expression Tree...
# Info: [44842]: Compilation successfully completed.
# Info: [44841]: Counter Inferencing === Detected : 1, Inferred (Modgen/Selcounter/AddSub) : 0 (0 / 0 / 0), AcrossDH (Merged/Not-Merged) : (0 / 0), Not-Inferred (Acrossdh/Attempted) : (0 / 1), Local Vars : 0 ===
# Info: [44856]: Total lines of RTL compiled: 12.
# Info: [44835]: Total CPU time for compilation: 0.3 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [15330]: Doing rtl optimizations.
# Info: [659]: Finished compiling design.
compile
# COMMAND: remove_input_file {B:/OneDrive/sandbox/book_examples/chapter-05/5-19_increment-decrement.sv}
remove_input_file {B:/OneDrive/sandbox/book_examples/chapter-05/5-19_increment-decrement.sv}
# COMMAND: add_input_file {../../chapter-05/5-19_increment-decrement.sv}
add_input_file {../../chapter-05/5-19_increment-decrement.sv}
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-05/5-19_increment-decrement.sv" ...
# Info: [658]: Top module of the design is set to: count_ones.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 13:53:11
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 14:17:16
# Info: [44512]: Initializing...
# Info: [44522]: Root Module count_ones: Pre-processing...
# Info: [44523]: Root Module count_ones: Compiling...
# Info: [44846]: Rebalanced Expression Tree...
# Info: [44842]: Compilation successfully completed.
# Info: [44841]: Counter Inferencing === Detected : 1, Inferred (Modgen/Selcounter/AddSub) : 0 (0 / 0 / 0), AcrossDH (Merged/Not-Merged) : (0 / 0), Not-Inferred (Acrossdh/Attempted) : (0 / 1), Local Vars : 0 ===
# Info: [44856]: Total lines of RTL compiled: 12.
# Info: [44835]: Total CPU time for compilation: 0.3 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [15330]: Doing rtl optimizations.
# Info: [659]: Finished compiling design.
compile
# COMMAND: set_attribute -design rtl -name resource_sharing -value FALSE -instance {modgen_adderblock}
set_attribute -design rtl -name resource_sharing -value FALSE -instance {modgen_adderblock}
# COMMAND: update_constraint_file
update_constraint_file
# COMMAND: setup_design -verilog=true
setup_design -verilog=true
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-05/5-19_increment-decrement.sv" ...
# Info: [658]: Top module of the design is set to: count_ones.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 13:53:11
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 14:17:16
# Info: [44512]: Initializing...
# Info: [44522]: Root Module count_ones: Pre-processing...
# Info: [44523]: Root Module count_ones: Compiling...
# Info: [44846]: Rebalanced Expression Tree...
# Info: [44842]: Compilation successfully completed.
# Info: [44841]: Counter Inferencing === Detected : 1, Inferred (Modgen/Selcounter/AddSub) : 0 (0 / 0 / 0), AcrossDH (Merged/Not-Merged) : (0 / 0), Not-Inferred (Acrossdh/Attempted) : (0 / 1), Local Vars : 0 ===
# Info: [44856]: Total lines of RTL compiled: 12.
# Info: [44835]: Total CPU time for compilation: 0.3 secs.
# Info: [44513]: Overall running time for compilation: 0.0 secs.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [15330]: Doing rtl optimizations.
# Warning: [686]: Unable to find specified object(s): modgen_adderblock.
# Warning: [686]: Unable to find specified object(s): modgen_adderblock.
# Info: [659]: Finished compiling design.
compile
# COMMAND: remove_input_file {B:/OneDrive/sandbox/book_examples/chapter-05/5-19_increment-decrement.sv}
remove_input_file {B:/OneDrive/sandbox/book_examples/chapter-05/5-19_increment-decrement.sv}
# COMMAND: add_input_file {../../chapter-05/5-20_assignment-ops.sv}
add_input_file {../../chapter-05/5-20_assignment-ops.sv}
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-05/5-20_assignment-ops.sv" ...
# Error: [41482]: "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-05/5-20_assignment-ops.sv", line 28: Syntax error near ( # ).
# Info: [40000]: # <-
# Error: [40008]: HDL analysis failed.
compile
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-05/5-20_assignment-ops.sv" ...
# Info: [658]: Top module of the design is set to: bitwise_unit.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 13:53:11
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 14:17:16
# Info: [44512]: Initializing...
# Info: [44522]: Root Module bitwise_unit: Pre-processing...
# Info: [44523]: Root Module bitwise_unit: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 18.
# Info: [44835]: Total CPU time for compilation: 0.3 secs.
# Info: [44513]: Overall running time for compilation: 2.0 secs.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [15330]: Doing rtl optimizations.
# Info: [659]: Finished compiling design.
compile
# COMMAND: remove_input_file {B:/OneDrive/sandbox/book_examples/chapter-05/5-20_assignment-ops.sv}
remove_input_file {B:/OneDrive/sandbox/book_examples/chapter-05/5-20_assignment-ops.sv}
# COMMAND: add_input_file {../../chapter-05/5-21_size-cast.sv}
add_input_file {../../chapter-05/5-21_size-cast.sv}
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-05/5-21_size-cast.sv" ...
# Info: [658]: Top module of the design is set to: rotate_left_n.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 13:53:11
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 14:17:16
# Info: [44512]: Initializing...
# Info: [44522]: Root Module rotate_left_n: Pre-processing...
# Info: [44523]: Root Module rotate_left_n: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 11.
# Info: [44835]: Total CPU time for compilation: 0.3 secs.
# Info: [44513]: Overall running time for compilation: 2.0 secs.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [15330]: Doing rtl optimizations.
# Info: [659]: Finished compiling design.
compile
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-05/5-21_size-cast.sv" ...
# Info: [658]: Top module of the design is set to: rotate_left_n.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 13:53:11
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 14:17:16
# Info: [44512]: Initializing...
# Info: [44522]: Root Module rotate_left_n: Pre-processing...
# Info: [44523]: Root Module rotate_left_n: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 11.
# Info: [44835]: Total CPU time for compilation: 0.2 secs.
# Info: [44513]: Overall running time for compilation: 0.0 secs.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [15330]: Doing rtl optimizations.
# Info: [659]: Finished compiling design.
compile
# COMMAND: setup_design -reencode_fsm_outputs=false
setup_design -reencode_fsm_outputs=false
# COMMAND: save_project
# Info: [9562]: Saved implementation project_2_impl_2 in project B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2.psp.
save_project
# COMMAND: close_project -discard
# Info: [9565]: Appending project transcript to file B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2/precision.log
# Info: [9565]: Appending suppressed messages transcript to file B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2/precision.log.suppressed
# Info: [15298]: Setting up the design to use synthesis library "xcv.syn"
# Info: [574]: The global max fanout is currently set to 10000 for Xilinx - VIRTEX.
# Info: [15324]: Setting Part to: "v50bg256".
# Info: [15325]: Setting Process to: "6".
# Info: [7512]: The place and route tool for current technology is ISE.
# Warning: [569]: Setting 'optimize_power_effort' is not allowed in RTL product mode. Ignoring.
# Info: [3022]: Reading file: C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/techlibs/xcv.syn.
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [9550]: Activated implementation project_2_impl_2 in project B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2.psp.
open_project B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2.psp
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-05/5-21_size-cast.sv" ...
# Info: [658]: Top module of the design is set to: rotate_right_n.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 13:53:11
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 14:17:16
# Info: [44512]: Initializing...
# Info: [44522]: Root Module rotate_right_n: Pre-processing...
# Info: [44523]: Root Module rotate_right_n: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 10.
# Info: [44835]: Total CPU time for compilation: 0.4 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [15330]: Doing rtl optimizations.
# Info: [659]: Finished compiling design.
compile
# COMMAND: remove_input_file {B:/OneDrive/sandbox/book_examples/chapter-05/5-21_size-cast.sv}
remove_input_file {B:/OneDrive/sandbox/book_examples/chapter-05/5-21_size-cast.sv}
# COMMAND: add_input_file {../../chapter-05/5-22_signed_compare.sv}
add_input_file {../../chapter-05/5-22_signed_compare.sv}
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-05/5-22_signed_compare.sv" ...
# Info: [658]: Top module of the design is set to: signed_comparator.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 13:53:11
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 14:17:16
# Info: [44512]: Initializing...
# Info: [44522]: Root Module signed_comparator: Pre-processing...
# Info: [44523]: Root Module signed_comparator: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 19.
# Info: [44835]: Total CPU time for compilation: 0.3 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [15330]: Doing rtl optimizations.
# Info: [659]: Finished compiling design.
compile
# COMMAND: save_project
# Info: [9562]: Saved implementation project_2_impl_2 in project B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2.psp.
save_project
# COMMAND: close_project -discard
# Info: [9565]: Appending project transcript to file B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2/precision.log
# Info: [9565]: Appending suppressed messages transcript to file B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2/precision.log.suppressed
# Info: [15298]: Setting up the design to use synthesis library "xcv.syn"
# Info: [574]: The global max fanout is currently set to 10000 for Xilinx - VIRTEX.
# Info: [15324]: Setting Part to: "v50bg256".
# Info: [15325]: Setting Process to: "6".
# Info: [7512]: The place and route tool for current technology is ISE.
# Warning: [569]: Setting 'optimize_power_effort' is not allowed in RTL product mode. Ignoring.
# Info: [3022]: Reading file: C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/techlibs/xcv.syn.
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [9550]: Activated implementation project_2_impl_2 in project B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2.psp.
open_project B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2.psp
# COMMAND: remove_input_file {B:/OneDrive/sandbox/book_examples/chapter-05/5-22_signed_compare.sv}
remove_input_file {B:/OneDrive/sandbox/book_examples/chapter-05/5-22_signed_compare.sv}
# COMMAND: add_input_file {../../chapter-06/6-01_if-else_mux.sv}
add_input_file {../../chapter-06/6-01_if-else_mux.sv}
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-06/6-01_if-else_mux.sv" ...
# Error: [41482]: "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-06/6-01_if-else_mux.sv", line 19: Syntax error near ( ; ).
# Info: [40000]: timeunit 1ns/1ns; <-
# Error: [40008]: HDL analysis failed.
compile
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-06/6-01_if-else_mux.sv" ...
# Info: [658]: Top module of the design is set to: mux2to1.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 13:53:11
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 14:17:16
# Info: [44512]: Initializing...
# Info: [44522]: Root Module mux2to1: Pre-processing...
# Info: [44523]: Root Module mux2to1: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 13.
# Info: [44835]: Total CPU time for compilation: 0.3 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [15330]: Doing rtl optimizations.
# Info: [659]: Finished compiling design.
compile
# COMMAND: remove_input_file {B:/OneDrive/sandbox/book_examples/chapter-06/6-01_if-else_mux.sv}
remove_input_file {B:/OneDrive/sandbox/book_examples/chapter-06/6-01_if-else_mux.sv}
# COMMAND: add_input_file {../../chapter-06/6-02_if_latch.sv}
add_input_file {../../chapter-06/6-02_if_latch.sv}
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-06/6-02_if_latch.sv" ...
# Info: [658]: Top module of the design is set to: latch.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 13:53:11
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 14:17:16
# Info: [44512]: Initializing...
# Info: [44522]: Root Module latch: Pre-processing...
# Info: [44523]: Root Module latch: Compiling...
# Warning: [45568]: "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-06/6-02_if_latch.sv", line 21: Latch inferred for net out[3:0] inside always_comb block
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 12.
# Info: [44835]: Total CPU time for compilation: 0.3 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [15330]: Doing rtl optimizations.
# Info: [659]: Finished compiling design.
compile
# COMMAND: synthesize
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [15002]: Optimizing design view:.work.latch.INTERFACE
# Info: [8048]: Added global buffer BUFGP for Port port:ena
# Info: [3027]: Writing file: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2/latch.v.
# Info: [659]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 0.0 s secs.
# Info: [11020]: Overall running time for synthesis: 0.1 s secs.
synthesize
# COMMAND: setup_design -addio=false
setup_design -addio=false
# COMMAND: setup_design -verilog=true
setup_design -verilog=true
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-06/6-02_if_latch.sv" ...
# Info: [658]: Top module of the design is set to: latch.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 13:53:11
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 14:17:16
# Info: [44512]: Initializing...
# Info: [44522]: Root Module latch: Pre-processing...
# Info: [44523]: Root Module latch: Compiling...
# Warning: [45568]: "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-06/6-02_if_latch.sv", line 21: Latch inferred for net out[3:0] inside always_comb block
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 12.
# Info: [44835]: Total CPU time for compilation: 0.2 secs.
# Info: [44513]: Overall running time for compilation: 0.0 secs.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [15330]: Doing rtl optimizations.
# Info: [659]: Finished compiling design.
compile
# COMMAND: synthesize
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [15002]: Optimizing design view:.work.latch.INTERFACE
# Info: [3027]: Writing file: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2/latch.v.
# Info: [659]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 0.0 s secs.
# Info: [11020]: Overall running time for synthesis: 0.1 s secs.
synthesize
# COMMAND: remove_input_file {B:/OneDrive/sandbox/book_examples/chapter-06/6-02_if_latch.sv}
remove_input_file {B:/OneDrive/sandbox/book_examples/chapter-06/6-02_if_latch.sv}
# COMMAND: add_input_file {../../chapter-06/6-03_if-else-if_bcd_encoder.sv}
add_input_file {../../chapter-06/6-03_if-else-if_bcd_encoder.sv}
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-06/6-03_if-else-if_bcd_encoder.sv" ...
# Error: [41482]: "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-06/6-03_if-else-if_bcd_encoder.sv", line 20: Syntax error near ( : ).
# Info: [40000]: if      (decimal_in[9]: <-  [ Expected Token(s): `')'' ]
# Error: [41312]: "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-06/6-03_if-else-if_bcd_encoder.sv", line 32: `end_keywords is not allowed within design unit.
# Error: [40008]: HDL analysis failed.
compile
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-06/6-03_if-else-if_bcd_encoder.sv" ...
# Info: [658]: Top module of the design is set to: bcd_encoder.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 13:53:11
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 14:17:16
# Info: [44512]: Initializing...
# Info: [44522]: Root Module bcd_encoder: Pre-processing...
# Info: [44523]: Root Module bcd_encoder: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 18.
# Info: [44835]: Total CPU time for compilation: 0.3 secs.
# Info: [44513]: Overall running time for compilation: 0.0 secs.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [15330]: Doing rtl optimizations.
# Info: [659]: Finished compiling design.
compile
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-06/6-03_if-else-if_bcd_encoder.sv" ...
# Info: [658]: Top module of the design is set to: bcd_encoder.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 13:53:11
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 14:17:16
# Info: [44512]: Initializing...
# Info: [44522]: Root Module bcd_encoder: Pre-processing...
# Warning: [45729]: "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-06/6-03_if-else-if_bcd_encoder.sv", line 15: Input port decimal_in[0] has never been used.
# Info: [44523]: Root Module bcd_encoder: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 12.
# Info: [44835]: Total CPU time for compilation: 0.2 secs.
# Info: [44513]: Overall running time for compilation: 0.0 secs.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [15330]: Doing rtl optimizations.
# Info: [659]: Finished compiling design.
compile
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-06/6-03_if-else-if_bcd_encoder.sv" ...
# Info: [658]: Top module of the design is set to: priority_interrupt_decoder.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 13:53:11
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 14:17:16
# Info: [44512]: Initializing...
# Info: [44522]: Root Module priority_interrupt_decoder: Pre-processing...
# Info: [44523]: Root Module priority_interrupt_decoder: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 13.
# Info: [44835]: Total CPU time for compilation: 0.2 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [15330]: Doing rtl optimizations.
# Info: [659]: Finished compiling design.
compile
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-06/6-03_if-else-if_bcd_encoder.sv" ...
# Info: [658]: Top module of the design is set to: bcd_encoder.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 13:53:11
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 14:17:16
# Info: [44512]: Initializing...
# Info: [44522]: Root Module bcd_encoder: Pre-processing...
# Info: [44523]: Root Module bcd_encoder: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 18.
# Info: [44835]: Total CPU time for compilation: 0.3 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [15330]: Doing rtl optimizations.
# Info: [659]: Finished compiling design.
compile
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-06/6-03_if-else-if_bcd_encoder.sv" ...
# Info: [658]: Top module of the design is set to: priority_encoder.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 13:53:11
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 14:17:16
# Info: [44512]: Initializing...
# Info: [44522]: Root Module priority_encoder: Pre-processing...
# Info: [44523]: Root Module priority_encoder: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 13.
# Info: [44835]: Total CPU time for compilation: 0.2 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [15330]: Doing rtl optimizations.
# Info: [659]: Finished compiling design.
compile
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-06/6-03_if-else-if_bcd_encoder.sv" ...
# Error: [41482]: "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-06/6-03_if-else-if_bcd_encoder.sv", line 34: Syntax error near ( end ).
# Info: [40000]: end <-
# Error: [40008]: HDL analysis failed.
compile
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-06/6-03_if-else-if_bcd_encoder.sv" ...
# Info: [658]: Top module of the design is set to: priority_bcd_encoder.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 13:53:11
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 14:17:16
# Info: [44512]: Initializing...
# Info: [44522]: Root Module priority_bcd_encoder: Pre-processing...
# Info: [44523]: Root Module priority_bcd_encoder: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 24.
# Info: [44835]: Total CPU time for compilation: 0.2 secs.
# Info: [44513]: Overall running time for compilation: 0.0 secs.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [15330]: Doing rtl optimizations.
# Info: [659]: Finished compiling design.
compile
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-06/6-03_if-else-if_bcd_encoder.sv" ...
# Info: [658]: Top module of the design is set to: priority_bcd_encoder.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 13:53:11
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 14:17:16
# Info: [44512]: Initializing...
# Info: [44522]: Root Module priority_bcd_encoder: Pre-processing...
# Info: [44523]: Root Module priority_bcd_encoder: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 24.
# Info: [44835]: Total CPU time for compilation: 0.2 secs.
# Info: [44513]: Overall running time for compilation: 0.0 secs.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [15330]: Doing rtl optimizations.
# Info: [659]: Finished compiling design.
compile
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-06/6-03_if-else-if_bcd_encoder.sv" ...
# Info: [658]: Top module of the design is set to: priority_bcd_encoder.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 13:53:11
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 14:17:16
# Info: [44512]: Initializing...
# Info: [44522]: Root Module priority_bcd_encoder: Pre-processing...
# Info: [44523]: Root Module priority_bcd_encoder: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 24.
# Info: [44835]: Total CPU time for compilation: 0.2 secs.
# Info: [44513]: Overall running time for compilation: 0.0 secs.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [15330]: Doing rtl optimizations.
# Info: [659]: Finished compiling design.
compile
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-06/6-03_if-else-if_bcd_encoder.sv" ...
# Info: [658]: Top module of the design is set to: priority_bcd_encoder.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 13:53:11
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 14:17:16
# Info: [44512]: Initializing...
# Info: [44522]: Root Module priority_bcd_encoder: Pre-processing...
# Info: [44523]: Root Module priority_bcd_encoder: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 24.
# Info: [44835]: Total CPU time for compilation: 0.2 secs.
# Info: [44513]: Overall running time for compilation: 0.0 secs.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [15330]: Doing rtl optimizations.
# Info: [659]: Finished compiling design.
compile
# COMMAND: remove_input_file {B:/OneDrive/sandbox/book_examples/chapter-06/6-03_if-else-if_bcd_encoder.sv}
remove_input_file {B:/OneDrive/sandbox/book_examples/chapter-06/6-03_if-else-if_bcd_encoder.sv}
# COMMAND: add_input_file {../../chapter-06/6-04_if-else-if_srff.sv}
add_input_file {../../chapter-06/6-04_if-else-if_srff.sv}
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-06/6-04_if-else-if_srff.sv" ...
# Info: [658]: Top module of the design is set to: srff.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 13:53:11
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 14:17:16
# Info: [44512]: Initializing...
# Info: [44522]: Root Module srff: Pre-processing...
# Info: [44523]: Root Module srff: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 13.
# Info: [44835]: Total CPU time for compilation: 0.2 secs.
# Info: [44513]: Overall running time for compilation: 2.0 secs.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [15330]: Doing rtl optimizations.
# Info: [659]: Finished compiling design.
compile
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-06/6-04_if-else-if_srff.sv" ...
# Info: [658]: Top module of the design is set to: srff.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 13:53:11
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 14:17:16
# Info: [44512]: Initializing...
# Info: [44522]: Root Module srff: Pre-processing...
# Info: [44523]: Root Module srff: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 13.
# Info: [44835]: Total CPU time for compilation: 0.2 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [15330]: Doing rtl optimizations.
# Info: [659]: Finished compiling design.
compile
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-06/6-04_if-else-if_srff.sv" ...
# Info: [658]: Top module of the design is set to: srff.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 13:53:11
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 14:17:16
# Info: [44512]: Initializing...
# Info: [44522]: Root Module srff: Pre-processing...
# Info: [44523]: Root Module srff: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 13.
# Info: [44835]: Total CPU time for compilation: 0.2 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [15330]: Doing rtl optimizations.
# Info: [659]: Finished compiling design.
compile
# COMMAND: synthesize
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [15002]: Optimizing design view:.work.srff.INTERFACE
# Info: [3027]: Writing file: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2/srff.v.
# Info: [659]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 0.0 s secs.
# Info: [11020]: Overall running time for synthesis: 0.1 s secs.
synthesize
# COMMAND: remove_input_file {B:/OneDrive/sandbox/book_examples/chapter-06/6-04_if-else-if_srff.sv}
remove_input_file {B:/OneDrive/sandbox/book_examples/chapter-06/6-04_if-else-if_srff.sv}
# COMMAND: add_input_file {../../chapter-06/6-05_case_bcd_encoder.sv}
add_input_file {../../chapter-06/6-05_case_bcd_encoder.sv}
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-06/6-05_case_bcd_encoder.sv" ...
# Info: [658]: Top module of the design is set to: priority_bcd_encoder.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 13:53:11
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 14:17:16
# Info: [44512]: Initializing...
# Info: [44522]: Root Module priority_bcd_encoder: Pre-processing...
# Info: [44523]: Root Module priority_bcd_encoder: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 16.
# Info: [44835]: Total CPU time for compilation: 0.2 secs.
# Info: [44513]: Overall running time for compilation: 2.0 secs.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [15330]: Doing rtl optimizations.
# Info: [659]: Finished compiling design.
compile
# COMMAND: remove_input_file {B:/OneDrive/sandbox/book_examples/chapter-06/6-05_case_bcd_encoder.sv}
remove_input_file {B:/OneDrive/sandbox/book_examples/chapter-06/6-05_case_bcd_encoder.sv}
# COMMAND: add_input_file {../../chapter-06/6-06_for-loop_logical-op.sv}
add_input_file {../../chapter-06/6-06_for-loop_logical-op.sv}
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-06/6-06_for-loop_logical-op.sv" ...
# Info: [658]: Top module of the design is set to: bus_xor.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 13:53:11
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 14:17:16
# Info: [44512]: Initializing...
# Info: [44522]: Root Module bus_xor: Pre-processing...
# Info: [44523]: Root Module bus_xor: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 13.
# Info: [44835]: Total CPU time for compilation: 0.3 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [15330]: Doing rtl optimizations.
# Info: [659]: Finished compiling design.
compile
# COMMAND: remove_input_file {B:/OneDrive/sandbox/book_examples/chapter-06/6-06_for-loop_logical-op.sv}
remove_input_file {B:/OneDrive/sandbox/book_examples/chapter-06/6-06_for-loop_logical-op.sv}
# COMMAND: add_input_file {../../chapter-06/6-07_for-loop_with_abort.sv}
add_input_file {../../chapter-06/6-07_for-loop_with_abort.sv}
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-06/6-07_for-loop_with_abort.sv" ...
# Info: [658]: Top module of the design is set to: find_lowest_bit.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 13:53:11
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 14:17:16
# Info: [44512]: Initializing...
# Info: [44522]: Root Module find_lowest_bit: Pre-processing...
# Info: [44523]: Root Module find_lowest_bit: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 22.
# Info: [44835]: Total CPU time for compilation: 0.5 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [15330]: Doing rtl optimizations.
# Info: [659]: Finished compiling design.
compile
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-06/6-07_for-loop_with_abort.sv" ...
# Info: [658]: Top module of the design is set to: find_lowest_bit.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 13:53:11
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 14:17:16
# Info: [44512]: Initializing...
# Info: [44522]: Root Module find_lowest_bit: Pre-processing...
# Info: [44523]: Root Module find_lowest_bit: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 23.
# Info: [44835]: Total CPU time for compilation: 0.2 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [15330]: Doing rtl optimizations.
# Info: [659]: Finished compiling design.
compile
# COMMAND: save_project
# Info: [9562]: Saved implementation project_2_impl_2 in project B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2.psp.
save_project
# COMMAND: exit -force
# Info: [9565]: Appending project transcript to file B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2/precision.log
# Info: [9565]: Appending suppressed messages transcript to file B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2/precision.log.suppressed
# Info: [15298]: Setting up the design to use synthesis library "xcv.syn"
# Info: [574]: The global max fanout is currently set to 10000 for Xilinx - VIRTEX.
# Info: [15324]: Setting Part to: "v50bg256".
# Info: [15325]: Setting Process to: "6".
# Info: [7512]: The place and route tool for current technology is ISE.
# Warning: [569]: Setting 'optimize_power_effort' is not allowed in RTL product mode. Ignoring.
# Info: [3022]: Reading file: C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/techlibs/xcv.syn.
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [9550]: Activated implementation project_2_impl_2 in project B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2.psp.
open_project B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2.psp
# COMMAND: remove_input_file {B:/OneDrive/sandbox/book_examples/chapter-06/6-07_for-loop_with_abort.sv}
remove_input_file {B:/OneDrive/sandbox/book_examples/chapter-06/6-07_for-loop_with_abort.sv}
# COMMAND: add_input_file {../../chapter-06/6-08_repeat-loop_power-op.sv}
add_input_file {../../chapter-06/6-08_repeat-loop_power-op.sv}
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-06/6-08_repeat-loop_power-op.sv" ...
# Error: [42738]: "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-06/6-08_repeat-loop_power-op.sv", line 18: Port declartion without identifier is allowed only for task/function prototype declaration.
# Error: [41482]: "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-06/6-08_repeat-loop_power-op.sv", line 18: Syntax error near ( ] ).
# Info: [40000]: output logic [(N-1)*2:0]] <-  [ Expected Token(s): `')'' or `','' ]
# Error: [41607]: "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-06/6-08_repeat-loop_power-op.sv", line 27: Identifier ( result ) not declared in current scope.
# Error: [41607]: "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-06/6-08_repeat-loop_power-op.sv", line 29: Identifier ( result ) not declared in current scope.
# Error: [41607]: "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-06/6-08_repeat-loop_power-op.sv", line 31: Identifier ( result ) not declared in current scope.
# Error: [41350]: "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-06/6-08_repeat-loop_power-op.sv", line 31: Task or function name ( result ) not defined.
# Error: [40008]: HDL analysis failed.
compile
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-06/6-08_repeat-loop_power-op.sv" ...
# Info: [658]: Top module of the design is set to: exponential.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 13:53:11
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 14:17:16
# Info: [44512]: Initializing...
# Info: [44522]: Root Module exponential: Pre-processing...
# Warning: [45729]: "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-06/6-08_repeat-loop_power-op.sv", line 22: done has never been used.
# Info: [44523]: Root Module exponential: Compiling...
# Info: [44846]: Rebalanced Expression Tree...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 23.
# Info: [44835]: Total CPU time for compilation: 0.3 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [15330]: Doing rtl optimizations.
# Info: [659]: Finished compiling design.
compile
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-06/6-08_repeat-loop_power-op.sv" ...
# Info: [658]: Top module of the design is set to: exponential.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 13:53:11
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 14:17:16
# Info: [44512]: Initializing...
# Info: [44522]: Root Module exponential: Pre-processing...
# Info: [44523]: Root Module exponential: Compiling...
# Info: [44846]: Rebalanced Expression Tree...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 21.
# Info: [44835]: Total CPU time for compilation: 0.3 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [15330]: Doing rtl optimizations.
# Info: [659]: Finished compiling design.
compile
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-06/6-08_repeat-loop_power-op.sv" ...
# Info: [658]: Top module of the design is set to: exponential.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 13:53:11
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 14:17:16
# Info: [44512]: Initializing...
# Info: [44522]: Root Module exponential: Pre-processing...
# Info: [44523]: Root Module exponential: Compiling...
# Info: [44846]: Rebalanced Expression Tree...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 21.
# Info: [44835]: Total CPU time for compilation: 0.3 secs.
# Info: [44513]: Overall running time for compilation: 0.0 secs.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [15330]: Doing rtl optimizations.
# Info: [659]: Finished compiling design.
compile
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-06/6-08_repeat-loop_power-op.sv" ...
# Info: [658]: Top module of the design is set to: exponential.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 13:53:11
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 14:17:16
# Info: [44512]: Initializing...
# Info: [44522]: Root Module exponential: Pre-processing...
# Info: [44523]: Root Module exponential: Compiling...
# Info: [44846]: Rebalanced Expression Tree...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 23.
# Info: [44835]: Total CPU time for compilation: 0.3 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [15330]: Doing rtl optimizations.
# Info: [659]: Finished compiling design.
compile
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-06/6-08_repeat-loop_power-op.sv" ...
# Error: [41113]: "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-06/6-08_repeat-loop_power-op.sv", line 31: REPEAT event control specifications are not supported. Design Unit containing this construct will not be compiled.
# Error: [42841]: "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-06/6-08_repeat-loop_power-op.sv", line 31: Only one event control can be specified for an always_ff block.
# Error: [40008]: HDL analysis failed.
compile
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-06/6-08_repeat-loop_power-op.sv" ...
# Error: [41482]: "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-06/6-08_repeat-loop_power-op.sv", line 16: Syntax error near ( localparam ).
# Info: [40000]: localparam <-
# Error: [40008]: HDL analysis failed.
compile
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-06/6-08_repeat-loop_power-op.sv" ...
# Info: [658]: Top module of the design is set to: exponential.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 13:53:11
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 14:17:16
# Info: [44512]: Initializing...
# Info: [44522]: Root Module exponential: Pre-processing...
# Info: [44523]: Root Module exponential: Compiling...
# Info: [44846]: Rebalanced Expression Tree...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 21.
# Info: [44835]: Total CPU time for compilation: 0.3 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [15330]: Doing rtl optimizations.
# Info: [659]: Finished compiling design.
compile
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-06/6-08_repeat-loop_power-op.sv" ...
# Info: [658]: Top module of the design is set to: exponential.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 13:53:11
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 14:17:16
# Info: [44512]: Initializing...
# Info: [44522]: Root Module exponential: Pre-processing...
# Info: [44523]: Root Module exponential: Compiling...
# Info: [44846]: Rebalanced Expression Tree...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 21.
# Info: [44835]: Total CPU time for compilation: 0.2 secs.
# Info: [44513]: Overall running time for compilation: 0.0 secs.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [15330]: Doing rtl optimizations.
# Info: [659]: Finished compiling design.
compile
# COMMAND: remove_input_file {B:/OneDrive/sandbox/book_examples/chapter-06/6-08_repeat-loop_power-op.sv}
remove_input_file {B:/OneDrive/sandbox/book_examples/chapter-06/6-08_repeat-loop_power-op.sv}
# COMMAND: add_input_file {../../chapter-06/6-09_while-loop_count-ones.sv}
add_input_file {../../chapter-06/6-09_while-loop_count-ones.sv}
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-06/6-09_while-loop_count-ones.sv" ...
# Info: [658]: Top module of the design is set to: address_range_decode_1.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 13:53:11
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 14:17:16
# Info: [44512]: Initializing...
# Info: [44522]: Root Module address_range_decode_1: Pre-processing...
# Error: [46574]: "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-06/6-09_while-loop_count-ones.sv", line 23: Number of iterations in for/while loop exceeded maximum allowed value [default 5000]. If its a genuine loop of large size, increase the maximum allowed iterations using 'setup_design -max_loop_count <count>'.
# Warning: [45383]: Module address_range_decode_1: This module cannot be compiled because it contains non-RTL constructs.
# Info: [44536]: No modules were compiled in this run of RTLC, please check the logs for blackboxes or non-rtl constructs in the design.
# Error: [47002]: RTLCompiler error... aborting compilation.
# Info: [44513]: Overall running time for compilation: 2.0 secs.
# Error: [46259]: Design compilation failed, unsupported or non-rtl constructs detected in the following modules :
# Info: [40000]: address_range_decode_1
# Info: [40000]: Please check the log for details pertaining to unsupported or non-rtl construct(s)
# Error: [673]: Unable to elaborate design work.address_range_decode_1 in verilog.
compile
# COMMAND: remove_input_file {B:/OneDrive/sandbox/book_examples/chapter-06/6-09_while-loop_count-ones.sv}
remove_input_file {B:/OneDrive/sandbox/book_examples/chapter-06/6-09_while-loop_count-ones.sv}
# COMMAND: add_input_file {../../chapter-06/6-09_loop_continue-break.sv}
add_input_file {../../chapter-06/6-09_loop_continue-break.sv}
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-06/6-09_loop_continue-break.sv" ...
# Info: [658]: Top module of the design is set to: address_range_decode_1.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 13:53:11
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 14:17:16
# Info: [44512]: Initializing...
# Info: [44522]: Root Module address_range_decode_1: Pre-processing...
# Info: [44523]: Root Module address_range_decode_1: Compiling...
# Info: [45308]: "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-06/6-09_loop_continue-break.sv", line 25: The comparison operator has been optimized to constant 1.
# Info: [45308]: "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-06/6-09_loop_continue-break.sv", line 24: The comparison operator has been optimized to constant 0.
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 21.
# Info: [44835]: Total CPU time for compilation: 1.1 secs.
# Info: [44513]: Overall running time for compilation: 2.0 secs.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [15330]: Doing rtl optimizations.
# Info: [659]: Finished compiling design.
compile
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-06/6-09_loop_continue-break.sv" ...
# Info: [658]: Top module of the design is set to: address_range_decode_1.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 13:53:11
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 14:17:16
# Info: [44512]: Initializing...
# Info: [44522]: Root Module address_range_decode_1: Pre-processing...
# Info: [44523]: Root Module address_range_decode_1: Compiling...
# Info: [45308]: "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-06/6-09_loop_continue-break.sv", line 25: The comparison operator has been optimized to constant 1.
# Info: [45308]: "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-06/6-09_loop_continue-break.sv", line 24: The comparison operator has been optimized to constant 0.
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 21.
# Info: [44835]: Total CPU time for compilation: 0.3 secs.
# Info: [44513]: Overall running time for compilation: 0.0 secs.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [15330]: Doing rtl optimizations.
# Info: [659]: Finished compiling design.
compile
# COMMAND: remove_input_file {B:/OneDrive/sandbox/book_examples/chapter-06/6-09_loop_continue-break.sv}
remove_input_file {B:/OneDrive/sandbox/book_examples/chapter-06/6-09_loop_continue-break.sv}
# COMMAND: add_input_file {../../chapter-06/6-10_loop_disable.sv}
add_input_file {../../chapter-06/6-10_loop_disable.sv}
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-06/6-10_loop_disable.sv" ...
# Info: [658]: Top module of the design is set to: find_bit_in_range_2.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 13:53:11
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 14:17:16
# Info: [44512]: Initializing...
# Info: [44522]: Root Module find_bit_in_range_2: Pre-processing...
# Info: [44523]: Root Module find_bit_in_range_2: Compiling...
# Info: [45308]: "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-06/6-10_loop_disable.sv", line 26: The comparison operator has been optimized to constant 1.
# Info: [45308]: "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-06/6-10_loop_disable.sv", line 25: The comparison operator has been optimized to constant 0.
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 23.
# Info: [44835]: Total CPU time for compilation: 0.3 secs.
# Info: [44513]: Overall running time for compilation: 2.0 secs.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [15330]: Doing rtl optimizations.
# Info: [659]: Finished compiling design.
compile
# COMMAND: save_project
# Info: [9562]: Saved implementation project_2_impl_2 in project B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2.psp.
save_project
# COMMAND: close_project -discard
# Info: [9565]: Appending project transcript to file B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2/precision.log
# Info: [9565]: Appending suppressed messages transcript to file B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2/precision.log.suppressed
# Info: [15298]: Setting up the design to use synthesis library "xcv.syn"
# Info: [574]: The global max fanout is currently set to 10000 for Xilinx - VIRTEX.
# Info: [15324]: Setting Part to: "v50bg256".
# Info: [15325]: Setting Process to: "6".
# Info: [7512]: The place and route tool for current technology is ISE.
# Warning: [569]: Setting 'optimize_power_effort' is not allowed in RTL product mode. Ignoring.
# Info: [3022]: Reading file: C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/techlibs/xcv.syn.
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [9550]: Activated implementation project_2_impl_2 in project B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2.psp.
open_project B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2.psp
# COMMAND: remove_input_file {B:/OneDrive/sandbox/book_examples/chapter-06/6-10_loop_disable.sv}
remove_input_file {B:/OneDrive/sandbox/book_examples/chapter-06/6-10_loop_disable.sv}
# COMMAND: add_input_file {../../chapter-07/7-01_dataflow.sv}
add_input_file {../../chapter-07/7-01_dataflow.sv}
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-07/7-01_dataflow.sv" ...
# Info: [658]: Top module of the design is set to: dataflow.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 13:53:11
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 14:17:16
# Info: [44512]: Initializing...
# Info: [44522]: Root Module dataflow: Pre-processing...
# Info: [44523]: Root Module dataflow: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 18.
# Info: [44835]: Total CPU time for compilation: 0.3 secs.
# Info: [44513]: Overall running time for compilation: 2.0 secs.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [15330]: Doing rtl optimizations.
# Info: [659]: Finished compiling design.
compile
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-07/7-01_dataflow.sv" ...
# Info: [658]: Top module of the design is set to: dataflow.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 13:53:11
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 14:17:16
# Info: [44512]: Initializing...
# Info: [44522]: Root Module dataflow: Pre-processing...
# Warning: [45729]: "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-07/7-01_dataflow.sv", line 22: sum has never been used.
# Info: [44523]: Root Module dataflow: Compiling...
# Info: [45193]: "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-07/7-01_dataflow.sv", line 16: Net b[3:0] is unused after optimization
# Info: [45193]: "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-07/7-01_dataflow.sv", line 16: Net c[3:0] is unused after optimization
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 18.
# Info: [44835]: Total CPU time for compilation: 0.3 secs.
# Info: [44513]: Overall running time for compilation: 0.0 secs.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [15330]: Doing rtl optimizations.
# Info: [659]: Finished compiling design.
compile
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-07/7-01_dataflow.sv" ...
# Info: [658]: Top module of the design is set to: dataflow.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 13:53:11
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 14:17:16
# Info: [44512]: Initializing...
# Info: [44522]: Root Module dataflow: Pre-processing...
# Info: [44523]: Root Module dataflow: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 18.
# Info: [44835]: Total CPU time for compilation: 0.3 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [15330]: Doing rtl optimizations.
# Info: [659]: Finished compiling design.
compile
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-07/7-01_dataflow.sv" ...
# Info: [658]: Top module of the design is set to: dataflow.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 13:53:11
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 14:17:16
# Info: [44512]: Initializing...
# Info: [44522]: Root Module dataflow: Pre-processing...
# Info: [44523]: Root Module dataflow: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 18.
# Info: [44835]: Total CPU time for compilation: 0.7 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [15330]: Doing rtl optimizations.
# Info: [659]: Finished compiling design.
compile
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-07/7-01_dataflow.sv" ...
# Info: [658]: Top module of the design is set to: dataflow.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 13:53:11
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 14:17:16
# Info: [44512]: Initializing...
# Info: [44522]: Root Module dataflow: Pre-processing...
# Info: [44523]: Root Module dataflow: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 18.
# Info: [44835]: Total CPU time for compilation: 0.3 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [15330]: Doing rtl optimizations.
# Info: [659]: Finished compiling design.
compile
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-07/7-01_dataflow.sv" ...
# Info: [658]: Top module of the design is set to: dataflow.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 13:53:11
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 14:17:16
# Info: [44512]: Initializing...
# Info: [44522]: Root Module dataflow: Pre-processing...
# Info: [44523]: Root Module dataflow: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 18.
# Info: [44835]: Total CPU time for compilation: 0.3 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [15330]: Doing rtl optimizations.
# Info: [659]: Finished compiling design.
compile
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-07/7-01_dataflow.sv" ...
# Info: [658]: Top module of the design is set to: dataflow.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 13:53:11
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 14:17:16
# Info: [44512]: Initializing...
# Info: [44522]: Root Module dataflow: Pre-processing...
# Info: [44523]: Root Module dataflow: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 18.
# Info: [44835]: Total CPU time for compilation: 0.3 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [15330]: Doing rtl optimizations.
# Info: [659]: Finished compiling design.
compile
# COMMAND: remove_input_file {B:/OneDrive/sandbox/book_examples/chapter-07/7-01_dataflow.sv}
remove_input_file {B:/OneDrive/sandbox/book_examples/chapter-07/7-01_dataflow.sv}
# COMMAND: add_input_file {../../chapter-07/7-02_always_comb.sv}
add_input_file {../../chapter-07/7-02_always_comb.sv}
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-07/7-02_always_comb.sv" ...
# Info: [658]: Top module of the design is set to: simple_alu.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 13:53:11
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 14:17:16
# Info: [44512]: Initializing...
# Info: [44522]: Root Module simple_alu: Pre-processing...
# Info: [44523]: Root Module simple_alu: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 17.
# Info: [44835]: Total CPU time for compilation: 0.8 secs.
# Info: [44513]: Overall running time for compilation: 2.0 secs.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [15330]: Doing rtl optimizations.
# Info: [659]: Finished compiling design.
compile
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-07/7-02_always_comb.sv" ...
# Info: [658]: Top module of the design is set to: simple_alu.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 13:53:11
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 14:17:16
# Info: [44512]: Initializing...
# Info: [44522]: Root Module simple_alu: Pre-processing...
# Info: [44523]: Root Module simple_alu: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 17.
# Info: [44835]: Total CPU time for compilation: 0.7 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [15330]: Doing rtl optimizations.
# Info: [659]: Finished compiling design.
compile
# COMMAND: remove_input_file {B:/OneDrive/sandbox/book_examples/chapter-07/7-02_always_comb.sv}
remove_input_file {B:/OneDrive/sandbox/book_examples/chapter-07/7-02_always_comb.sv}
# COMMAND: add_input_file {../../chapter-07/07-03_snippets_always_comb_synth_warning.sv}
add_input_file {../../chapter-07/07-03_snippets_always_comb_synth_warning.sv}
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-07/07-03_snippets_always_comb_synth_warning.sv" ...
# Info: [658]: Top module of the design is set to: mux_with_latch.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 13:53:11
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 14:17:16
# Info: [44512]: Initializing...
# Info: [44522]: Root Module mux_with_latch: Pre-processing...
# Warning: [45730]: "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-07/07-03_snippets_always_comb_synth_warning.sv", line 19: in[7:0] has no drivers, will be treated as don't care.
# Warning: [45730]: "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-07/07-03_snippets_always_comb_synth_warning.sv", line 20: sel has no drivers, will be treated as don't care.
# Info: [44523]: Root Module mux_with_latch: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 9.
# Info: [44835]: Total CPU time for compilation: 0.2 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Warning: [4559]: Found black-box: work.mux_with_latch; "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-07/07-03_snippets_always_comb_synth_warning.sv", line 18:.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [15330]: Doing rtl optimizations.
# Info: [659]: Finished compiling design.
compile
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-07/07-03_snippets_always_comb_synth_warning.sv" ...
# Info: [658]: Top module of the design is set to: mux_with_latch.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 13:53:11
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 14:17:16
# Info: [44512]: Initializing...
# Info: [44522]: Root Module mux_with_latch: Pre-processing...
# Info: [44523]: Root Module mux_with_latch: Compiling...
# Warning: [45568]: "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-07/07-03_snippets_always_comb_synth_warning.sv", line 24: Latch inferred for net y1[7:0] inside always_comb block
# Warning: [45568]: "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-07/07-03_snippets_always_comb_synth_warning.sv", line 24: Latch inferred for net y2[7:0] inside always_comb block
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 11.
# Info: [44835]: Total CPU time for compilation: 0.3 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [15330]: Doing rtl optimizations.
# Info: [659]: Finished compiling design.
compile
# COMMAND: save_project
# Info: [9562]: Saved implementation project_2_impl_2 in project B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2.psp.
save_project
# COMMAND: close_project -discard
# Info: [9565]: Appending project transcript to file B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2/precision.log
# Info: [9565]: Appending suppressed messages transcript to file B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2/precision.log.suppressed
# Info: [15298]: Setting up the design to use synthesis library "xcv.syn"
# Info: [574]: The global max fanout is currently set to 10000 for Xilinx - VIRTEX.
# Info: [15324]: Setting Part to: "v50bg256".
# Info: [15325]: Setting Process to: "6".
# Info: [7512]: The place and route tool for current technology is ISE.
# Warning: [569]: Setting 'optimize_power_effort' is not allowed in RTL product mode. Ignoring.
# Info: [3022]: Reading file: C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/techlibs/xcv.syn.
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [9550]: Activated implementation project_2_impl_2 in project B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2.psp.
open_project B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2.psp
# COMMAND: remove_input_file {B:/OneDrive/sandbox/book_examples/chapter-07/07-03_snippets_always_comb_synth_warning.sv}
remove_input_file {B:/OneDrive/sandbox/book_examples/chapter-07/07-03_snippets_always_comb_synth_warning.sv}
# COMMAND: add_input_file {../../chapter-07/7-03_fsm_with_latches.sv}
add_input_file {../../chapter-07/7-03_fsm_with_latches.sv}
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-07/7-03_fsm_with_latches.sv" ...
# Info: [658]: Top module of the design is set to: simple_fsm.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 13:53:11
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 14:17:16
# Info: [44512]: Initializing...
# Info: [44522]: Root Module simple_fsm: Pre-processing...
# Warning: [45766]: Disabling FSM Extraction for state variable current_state[2:0] in module simple_fsm, because decoding logic needs to be created.
# Info: [44523]: Root Module simple_fsm: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 33.
# Info: [44835]: Total CPU time for compilation: 0.2 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [15330]: Doing rtl optimizations.
# Info: [659]: Finished compiling design.
compile
# COMMAND: setup_design -safe_fsm_type=basic
setup_design -safe_fsm_type=basic
# COMMAND: setup_design -verilog=true
setup_design -verilog=true
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-07/7-03_fsm_with_latches.sv" ...
# Info: [658]: Top module of the design is set to: simple_fsm.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 13:53:11
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 14:17:16
# Info: [44512]: Initializing...
# Info: [44522]: Root Module simple_fsm: Pre-processing...
# Warning: [45766]: Disabling FSM Extraction for state variable current_state[2:0] in module simple_fsm, because decoding logic needs to be created.
# Info: [44523]: Root Module simple_fsm: Compiling...
# Warning: [45568]: "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-07/7-03_fsm_with_latches.sv", line 43: Latch inferred for net next_state[2:0] inside always_comb block
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 33.
# Info: [44835]: Total CPU time for compilation: 0.3 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [15330]: Doing rtl optimizations.
# Info: [659]: Finished compiling design.
compile
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-07/7-03_fsm_with_latches.sv" ...
# Info: [658]: Top module of the design is set to: simple_fsm.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 13:53:11
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 14:17:16
# Info: [44512]: Initializing...
# Info: [44522]: Root Module simple_fsm: Pre-processing...
# Warning: [45766]: Disabling FSM Extraction for state variable current_state[2:0] in module simple_fsm, because decoding logic needs to be created.
# Info: [44523]: Root Module simple_fsm: Compiling...
# Info: [45205]: "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-07/7-03_fsm_with_latches.sv", line 43: Module simple_fsm, Net(s) next_state[2:0]: Latch inferred.
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 33.
# Info: [44835]: Total CPU time for compilation: 0.3 secs.
# Info: [44513]: Overall running time for compilation: 2.0 secs.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [15330]: Doing rtl optimizations.
# Info: [659]: Finished compiling design.
compile
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-07/7-03_fsm_with_latches.sv" ...
# Info: [658]: Top module of the design is set to: simple_fsm.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 13:53:11
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 14:17:16
# Info: [44512]: Initializing...
# Info: [44522]: Root Module simple_fsm: Pre-processing...
# Warning: [45766]: Disabling FSM Extraction for state variable current_state[2:0] in module simple_fsm, because decoding logic needs to be created.
# Info: [44523]: Root Module simple_fsm: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 34.
# Info: [44835]: Total CPU time for compilation: 0.3 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [15330]: Doing rtl optimizations.
# Info: [659]: Finished compiling design.
compile
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-07/7-03_fsm_with_latches.sv" ...
# Info: [658]: Top module of the design is set to: simple_fsm.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 13:53:11
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 14:17:16
# Info: [44512]: Initializing...
# Info: [44522]: Root Module simple_fsm: Pre-processing...
# Warning: [45766]: Disabling FSM Extraction for state variable current_state[2:0] in module simple_fsm, because decoding logic needs to be created.
# Info: [44523]: Root Module simple_fsm: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 34.
# Info: [44835]: Total CPU time for compilation: 0.2 secs.
# Info: [44513]: Overall running time for compilation: 0.0 secs.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [15330]: Doing rtl optimizations.
# Info: [659]: Finished compiling design.
compile
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-07/7-03_fsm_with_latches.sv" ...
# Info: [658]: Top module of the design is set to: simple_fsm.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 13:53:11
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 14:17:16
# Info: [44512]: Initializing...
# Info: [44522]: Root Module simple_fsm: Pre-processing...
# Warning: [45404]: Module simple_fsm: Reading 'X' value either for assignment or for comparison. 'X' value will be ignored and will be treated as '0'.
# Warning: [45782]: "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-07/7-03_fsm_with_latches.sv", line 47: Module simple_fsm: Reading 4-state value ('X' or 'U' or 'W' or 'Z') for assignment or comparison.  This may lead to simulation mismatch.
# Warning: [45766]: Disabling FSM Extraction for state variable current_state[2:0] in module simple_fsm, because decoding logic needs to be created.
# Info: [44523]: Root Module simple_fsm: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 34.
# Info: [44835]: Total CPU time for compilation: 0.2 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [15330]: Doing rtl optimizations.
# Info: [659]: Finished compiling design.
compile
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-07/7-03_fsm_with_latches.sv" ...
# Info: [658]: Top module of the design is set to: simple_fsm.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 13:53:11
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 14:17:16
# Info: [44512]: Initializing...
# Info: [44522]: Root Module simple_fsm: Pre-processing...
# Warning: [45766]: Disabling FSM Extraction for state variable current_state[2:0] in module simple_fsm, because decoding logic needs to be created.
# Info: [44523]: Root Module simple_fsm: Compiling...
# Warning: [45568]: "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-07/7-03_fsm_with_latches.sv", line 43: Latch inferred for net next_state[2:0] inside always_comb block
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 33.
# Info: [44835]: Total CPU time for compilation: 0.3 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [15330]: Doing rtl optimizations.
# Info: [659]: Finished compiling design.
compile
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-07/7-03_fsm_with_latches.sv" ...
# Info: [658]: Top module of the design is set to: simple_fsm.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 13:53:11
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 14:17:16
# Info: [44512]: Initializing...
# Info: [44522]: Root Module simple_fsm: Pre-processing...
# Warning: [45766]: Disabling FSM Extraction for state variable current_state[2:0] in module simple_fsm, because decoding logic needs to be created.
# Info: [44523]: Root Module simple_fsm: Compiling...
# Warning: [45568]: "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-07/7-03_fsm_with_latches.sv", line 43: Latch inferred for net next_state[2:0] inside always_comb block
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 33.
# Info: [44835]: Total CPU time for compilation: 0.3 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [15330]: Doing rtl optimizations.
# Info: [659]: Finished compiling design.
compile
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-07/7-03_fsm_with_latches.sv" ...
# Info: [658]: Top module of the design is set to: simple_fsm.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 13:53:11
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 14:17:16
# Info: [44512]: Initializing...
# Info: [44522]: Root Module simple_fsm: Pre-processing...
# Warning: [45766]: Disabling FSM Extraction for state variable current_state[2:0] in module simple_fsm, because decoding logic needs to be created.
# Info: [44523]: Root Module simple_fsm: Compiling...
# Warning: [45568]: "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-07/7-03_fsm_with_latches.sv", line 43: Latch inferred for net next_state[2:0] inside always_comb block
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 33.
# Info: [44835]: Total CPU time for compilation: 0.3 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [15330]: Doing rtl optimizations.
# Info: [659]: Finished compiling design.
compile
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-07/7-03_fsm_with_latches.sv" ...
# Info: [658]: Top module of the design is set to: simple_fsm.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 13:53:11
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 14:17:16
# Info: [44512]: Initializing...
# Info: [44522]: Root Module simple_fsm: Pre-processing...
# Warning: [45766]: Disabling FSM Extraction for state variable current_state[2:0] in module simple_fsm, because decoding logic needs to be created.
# Info: [44523]: Root Module simple_fsm: Compiling...
# Warning: [45568]: "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-07/7-03_fsm_with_latches.sv", line 43: Latch inferred for net next_state[2:0] inside always_comb block
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 33.
# Info: [44835]: Total CPU time for compilation: 0.3 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [15330]: Doing rtl optimizations.
# Info: [659]: Finished compiling design.
compile
# COMMAND: setup_design -safe_fsm_type=none
setup_design -safe_fsm_type=none
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-07/7-03_fsm_with_latches.sv" ...
# Info: [658]: Top module of the design is set to: simple_fsm.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 13:53:11
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 14:17:16
# Info: [44512]: Initializing...
# Info: [44522]: Root Module simple_fsm: Pre-processing...
# Warning: [45766]: Disabling FSM Extraction for state variable current_state[2:0] in module simple_fsm, because decoding logic needs to be created.
# Info: [44523]: Root Module simple_fsm: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 33.
# Info: [44835]: Total CPU time for compilation: 0.2 secs.
# Info: [44513]: Overall running time for compilation: 0.0 secs.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [15330]: Doing rtl optimizations.
# Info: [659]: Finished compiling design.
compile
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-07/7-03_fsm_with_latches.sv" ...
# Info: [658]: Top module of the design is set to: simple_fsm.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 13:53:11
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 14:17:16
# Info: [44512]: Initializing...
# Info: [44522]: Root Module simple_fsm: Pre-processing...
# Warning: [45766]: Disabling FSM Extraction for state variable current_state[2:0] in module simple_fsm, because decoding logic needs to be created.
# Info: [44523]: Root Module simple_fsm: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 33.
# Info: [44835]: Total CPU time for compilation: 0.2 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [15330]: Doing rtl optimizations.
# Info: [659]: Finished compiling design.
compile
# COMMAND: setup_design -safe_fsm_type=basic
setup_design -safe_fsm_type=basic
# COMMAND: remove_input_file {B:/OneDrive/sandbox/book_examples/chapter-07/7-03_fsm_with_latches.sv}
remove_input_file {B:/OneDrive/sandbox/book_examples/chapter-07/7-03_fsm_with_latches.sv}
# COMMAND: add_input_file {../../chapter-09/9-01_intentional_latches.sv}
add_input_file {../../chapter-09/9-01_intentional_latches.sv}
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-09/9-01_intentional_latches.sv" ...
# Error: [41607]: "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-09/9-01_intentional_latches.sv", line 27: Identifier ( tmp ) not declared in current scope.
# Error: [41350]: "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-09/9-01_intentional_latches.sv", line 32: Task or function name ( tmp ) not defined.
# Error: [40008]: HDL analysis failed.
compile
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-09/9-01_intentional_latches.sv" ...
# Info: [658]: Top module of the design is set to: latch_pipeline.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 13:53:11
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 14:17:16
# Info: [44512]: Initializing...
# Info: [44522]: Root Module latch_pipeline: Pre-processing...
# Info: [44523]: Root Module latch_pipeline: Compiling...
# Info: [45205]: "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-09/9-01_intentional_latches.sv", line 32: Module latch_pipeline, Net(s) out[3:0]: Latch inferred.
# Info: [45205]: "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-09/9-01_intentional_latches.sv", line 27: Module latch_pipeline, Net(s) tmp[3:0]: Latch inferred.
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 19.
# Info: [44835]: Total CPU time for compilation: 0.3 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [15330]: Doing rtl optimizations.
# Info: [659]: Finished compiling design.
compile
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-09/9-01_intentional_latches.sv" ...
# Info: [658]: Top module of the design is set to: latch_pipeline.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 13:53:11
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 14:17:16
# Info: [44512]: Initializing...
# Info: [44522]: Root Module latch_pipeline: Pre-processing...
# Info: [44523]: Root Module latch_pipeline: Compiling...
# Info: [45205]: "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-09/9-01_intentional_latches.sv", line 33: Module latch_pipeline, Net(s) out[3:0]: Latch inferred.
# Info: [45205]: "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-09/9-01_intentional_latches.sv", line 28: Module latch_pipeline, Net(s) tmp[3:0]: Latch inferred.
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 20.
# Info: [44835]: Total CPU time for compilation: 0.3 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [15330]: Doing rtl optimizations.
# Info: [659]: Finished compiling design.
compile
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-09/9-01_intentional_latches.sv" ...
# Info: [658]: Top module of the design is set to: latch_pipeline.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 13:53:11
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 14:17:16
# Info: [44512]: Initializing...
# Info: [44522]: Root Module latch_pipeline: Pre-processing...
# Info: [44523]: Root Module latch_pipeline: Compiling...
# Info: [45205]: "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-09/9-01_intentional_latches.sv", line 33: Module latch_pipeline, Net(s) out[3:0]: Latch inferred.
# Info: [45205]: "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-09/9-01_intentional_latches.sv", line 28: Module latch_pipeline, Net(s) tmp[3:0]: Latch inferred.
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 20.
# Info: [44835]: Total CPU time for compilation: 0.3 secs.
# Info: [44513]: Overall running time for compilation: 0.0 secs.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [15330]: Doing rtl optimizations.
# Info: [659]: Finished compiling design.
compile
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-09/9-01_intentional_latches.sv" ...
# Info: [658]: Top module of the design is set to: latch_pipeline.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 13:53:11
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 14:17:16
# Info: [44512]: Initializing...
# Info: [44522]: Root Module latch_pipeline: Pre-processing...
# Info: [44523]: Root Module latch_pipeline: Compiling...
# Info: [45205]: "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-09/9-01_intentional_latches.sv", line 33: Module latch_pipeline, Net(s) out[3:0]: Latch inferred.
# Info: [45205]: "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-09/9-01_intentional_latches.sv", line 28: Module latch_pipeline, Net(s) tmp[3:0]: Latch inferred.
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 20.
# Info: [44835]: Total CPU time for compilation: 0.3 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [15330]: Doing rtl optimizations.
# Info: [659]: Finished compiling design.
compile
# COMMAND: remove_input_file {B:/OneDrive/sandbox/book_examples/chapter-09/9-01_intentional_latches.sv}
remove_input_file {B:/OneDrive/sandbox/book_examples/chapter-09/9-01_intentional_latches.sv}
# COMMAND: add_input_file {../../chapter-09/9-02-v1_fsm_with_default.sv}
add_input_file {../../chapter-09/9-02-v1_fsm_with_default.sv}
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-09/9-02-v1_fsm_with_default.sv" ...
# Info: [658]: Top module of the design is set to: simple_fsm.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 13:53:11
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 14:17:16
# Info: [44512]: Initializing...
# Info: [44522]: Root Module simple_fsm: Pre-processing...
# Warning: [45766]: Disabling FSM Extraction for state variable current_state[2:0] in module simple_fsm, because decoding logic needs to be created.
# Info: [44523]: Root Module simple_fsm: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 34.
# Info: [44835]: Total CPU time for compilation: 0.2 secs.
# Info: [44513]: Overall running time for compilation: 0.0 secs.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [15330]: Doing rtl optimizations.
# Info: [659]: Finished compiling design.
compile
# COMMAND: remove_input_file {B:/OneDrive/sandbox/book_examples/chapter-09/9-02-v1_fsm_with_default.sv}
remove_input_file {B:/OneDrive/sandbox/book_examples/chapter-09/9-02-v1_fsm_with_default.sv}
# COMMAND: add_input_file {../../chapter-09/9-02-2_fsm_with_init_assign.sv}
add_input_file {../../chapter-09/9-02-2_fsm_with_init_assign.sv}
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-09/9-02-2_fsm_with_init_assign.sv" ...
# Info: [658]: Top module of the design is set to: simple_fsm.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 13:53:11
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 14:17:16
# Info: [44512]: Initializing...
# Info: [44522]: Root Module simple_fsm: Pre-processing...
# Warning: [45766]: Disabling FSM Extraction for state variable current_state[2:0] in module simple_fsm, because decoding logic needs to be created.
# Info: [44523]: Root Module simple_fsm: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 34.
# Info: [44835]: Total CPU time for compilation: 0.2 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [15330]: Doing rtl optimizations.
# Info: [659]: Finished compiling design.
compile
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-09/9-02-2_fsm_with_init_assign.sv" ...
# Error: [42429]: "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-09/9-02-2_fsm_with_init_assign.sv", line 44: Enum can only be assigned to same enum type or enum member.
# Error: [40008]: HDL analysis failed.
compile
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-09/9-02-2_fsm_with_init_assign.sv" ...
# Info: [658]: Top module of the design is set to: simple_fsm.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 13:53:11
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 14:17:16
# Info: [44512]: Initializing...
# Info: [44522]: Root Module simple_fsm: Pre-processing...
# Warning: [45404]: Module simple_fsm: Reading 'X' value either for assignment or for comparison. 'X' value will be ignored and will be treated as '0'.
# Warning: [45782]: "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-09/9-02-2_fsm_with_init_assign.sv", line 44: Module simple_fsm: Reading 4-state value ('X' or 'U' or 'W' or 'Z') for assignment or comparison.  This may lead to simulation mismatch.
# Warning: [45766]: Disabling FSM Extraction for state variable current_state[2:0] in module simple_fsm, because decoding logic needs to be created.
# Info: [44523]: Root Module simple_fsm: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 35.
# Info: [44835]: Total CPU time for compilation: 0.2 secs.
# Info: [44513]: Overall running time for compilation: 0.0 secs.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [15330]: Doing rtl optimizations.
# Info: [659]: Finished compiling design.
compile
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-09/9-02-2_fsm_with_init_assign.sv" ...
# Info: [658]: Top module of the design is set to: simple_fsm.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 13:53:11
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 14:17:16
# Info: [44512]: Initializing...
# Info: [44522]: Root Module simple_fsm: Pre-processing...
# Warning: [45766]: Disabling FSM Extraction for state variable current_state[2:0] in module simple_fsm, because decoding logic needs to be created.
# Info: [44523]: Root Module simple_fsm: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 34.
# Info: [44835]: Total CPU time for compilation: 0.2 secs.
# Info: [44513]: Overall running time for compilation: 0.0 secs.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [15330]: Doing rtl optimizations.
# Info: [659]: Finished compiling design.
compile
# COMMAND: remove_input_file {B:/OneDrive/sandbox/book_examples/chapter-09/9-02-2_fsm_with_init_assign.sv}
remove_input_file {B:/OneDrive/sandbox/book_examples/chapter-09/9-02-2_fsm_with_init_assign.sv}
# COMMAND: add_input_file {../../chapter-09/9-02-3_fsm_with_unique_case.sv}
add_input_file {../../chapter-09/9-02-3_fsm_with_unique_case.sv}
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-09/9-02-3_fsm_with_unique_case.sv" ...
# Info: [658]: Top module of the design is set to: simple_fsm.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 13:53:11
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 14:17:16
# Info: [44512]: Initializing...
# Info: [44522]: Root Module simple_fsm: Pre-processing...
# Warning: [45565]: "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-09/9-02-3_fsm_with_unique_case.sv", line 43: Default Condition is not given for Unique case.
# Warning: [45766]: Disabling FSM Extraction for state variable current_state[2:0] in module simple_fsm, because decoding logic needs to be created.
# Info: [44523]: Root Module simple_fsm: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 33.
# Info: [44835]: Total CPU time for compilation: 0.2 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [15330]: Doing rtl optimizations.
# Info: [659]: Finished compiling design.
compile
# COMMAND: remove_input_file {B:/OneDrive/sandbox/book_examples/chapter-09/9-02-3_fsm_with_unique_case.sv}
remove_input_file {B:/OneDrive/sandbox/book_examples/chapter-09/9-02-3_fsm_with_unique_case.sv}
# COMMAND: add_input_file {../../chapter-09/9-02-4_fsm_with_x_default.sv}
add_input_file {../../chapter-09/9-02-4_fsm_with_x_default.sv}
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-09/9-02-4_fsm_with_x_default.sv" ...
# Info: [658]: Top module of the design is set to: simple_fsm.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 13:53:11
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 14:17:16
# Info: [44512]: Initializing...
# Info: [44522]: Root Module simple_fsm: Pre-processing...
# Warning: [45404]: Module simple_fsm: Reading 'X' value either for assignment or for comparison. 'X' value will be ignored and will be treated as '0'.
# Warning: [45782]: "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-09/9-02-4_fsm_with_x_default.sv", line 47: Module simple_fsm: Reading 4-state value ('X' or 'U' or 'W' or 'Z') for assignment or comparison.  This may lead to simulation mismatch.
# Warning: [45766]: Disabling FSM Extraction for state variable current_state[2:0] in module simple_fsm, because decoding logic needs to be created.
# Info: [44523]: Root Module simple_fsm: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 34.
# Info: [44835]: Total CPU time for compilation: 0.2 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [15330]: Doing rtl optimizations.
# Info: [659]: Finished compiling design.
compile
# COMMAND: remove_input_file {B:/OneDrive/sandbox/book_examples/chapter-09/9-02-4_fsm_with_x_default.sv}
remove_input_file {B:/OneDrive/sandbox/book_examples/chapter-09/9-02-4_fsm_with_x_default.sv}
# COMMAND: add_input_file {../../chapter-09/9-02-e_fsm_with_init_x_assign.sv}
add_input_file {../../chapter-09/9-02-e_fsm_with_init_x_assign.sv}
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-09/9-02-e_fsm_with_init_x_assign.sv" ...
# Info: [658]: Top module of the design is set to: simple_fsm.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 13:53:11
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 14:17:16
# Info: [44512]: Initializing...
# Info: [44522]: Root Module simple_fsm: Pre-processing...
# Warning: [45766]: Disabling FSM Extraction for state variable current_state[2:0] in module simple_fsm, because decoding logic needs to be created.
# Info: [44523]: Root Module simple_fsm: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 34.
# Info: [44835]: Total CPU time for compilation: 0.2 secs.
# Info: [44513]: Overall running time for compilation: 0.0 secs.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [15330]: Doing rtl optimizations.
# Info: [659]: Finished compiling design.
compile
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-09/9-02-e_fsm_with_init_x_assign.sv" ...
# Info: [658]: Top module of the design is set to: simple_fsm.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 13:53:11
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 14:17:16
# Info: [44512]: Initializing...
# Info: [44522]: Root Module simple_fsm: Pre-processing...
# Warning: [45404]: Module simple_fsm: Reading 'X' value either for assignment or for comparison. 'X' value will be ignored and will be treated as '0'.
# Warning: [45782]: "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-09/9-02-e_fsm_with_init_x_assign.sv", line 43: Module simple_fsm: Reading 4-state value ('X' or 'U' or 'W' or 'Z') for assignment or comparison.  This may lead to simulation mismatch.
# Warning: [45766]: Disabling FSM Extraction for state variable current_state[2:0] in module simple_fsm, because decoding logic needs to be created.
# Info: [44523]: Root Module simple_fsm: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 34.
# Info: [44835]: Total CPU time for compilation: 0.2 secs.
# Info: [44513]: Overall running time for compilation: 0.0 secs.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [15330]: Doing rtl optimizations.
# Info: [659]: Finished compiling design.
compile
# COMMAND: remove_input_file {B:/OneDrive/sandbox/book_examples/chapter-09/9-02-e_fsm_with_init_x_assign.sv}
remove_input_file {B:/OneDrive/sandbox/book_examples/chapter-09/9-02-e_fsm_with_init_x_assign.sv}
# COMMAND: add_input_file {../../chapter-09/9-02-f_fsm_with_full_case_pragma.sv}
add_input_file {../../chapter-09/9-02-f_fsm_with_full_case_pragma.sv}
# COMMAND: remove_input_file {B:/OneDrive/sandbox/book_examples/chapter-09/9-02-f_fsm_with_full_case_pragma.sv}
remove_input_file {B:/OneDrive/sandbox/book_examples/chapter-09/9-02-f_fsm_with_full_case_pragma.sv}
# COMMAND: add_input_file {../../chapter-09/9-03_reverse_one-hot.sv}
add_input_file {../../chapter-09/9-03_reverse_one-hot.sv}
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-09/9-03_reverse_one-hot.sv" ...
# Info: [658]: Top module of the design is set to: reverse_case_without_modifier.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 13:53:11
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 14:17:16
# Info: [44512]: Initializing...
# Info: [44522]: Root Module reverse_case_without_modifier: Pre-processing...
# Info: [44523]: Root Module reverse_case_without_modifier: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 15.
# Info: [44835]: Total CPU time for compilation: 0.2 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [15330]: Doing rtl optimizations.
# Info: [659]: Finished compiling design.
compile
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-09/9-03_reverse_one-hot.sv" ...
# Info: [658]: Top module of the design is set to: reverse_case_without_modifier.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 13:53:11
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 14:17:16
# Info: [44512]: Initializing...
# Info: [44522]: Root Module reverse_case_without_modifier: Pre-processing...
# Info: [44523]: Root Module reverse_case_without_modifier: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 18.
# Info: [44835]: Total CPU time for compilation: 0.2 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [15330]: Doing rtl optimizations.
# Info: [659]: Finished compiling design.
compile
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-09/9-03_reverse_one-hot.sv" ...
# Info: [658]: Top module of the design is set to: reverse_case_without_modifier.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 13:53:11
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 14:17:16
# Info: [44512]: Initializing...
# Info: [44522]: Root Module reverse_case_without_modifier: Pre-processing...
# Info: [44895]: "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-09/9-03_reverse_one-hot.sv", line 21: There might be potential overlap in the conditions of Unique case.
# Info: [44896]: "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-09/9-03_reverse_one-hot.sv", line 21: Default Condition is not given for Unique case.
# Info: [44523]: Root Module reverse_case_without_modifier: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 19.
# Info: [44835]: Total CPU time for compilation: 0.2 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [15330]: Doing rtl optimizations.
# Info: [659]: Finished compiling design.
compile
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-09/9-03_reverse_one-hot.sv" ...
# Info: [658]: Top module of the design is set to: reverse_case_without_modifier.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 13:53:11
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 14:17:16
# Info: [44512]: Initializing...
# Info: [44522]: Root Module reverse_case_without_modifier: Pre-processing...
# Info: [44523]: Root Module reverse_case_without_modifier: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 19.
# Info: [44835]: Total CPU time for compilation: 0.2 secs.
# Info: [44513]: Overall running time for compilation: 0.0 secs.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [15330]: Doing rtl optimizations.
# Info: [659]: Finished compiling design.
compile
# COMMAND: remove_input_file {B:/OneDrive/sandbox/book_examples/chapter-09/9-03_reverse_one-hot.sv}
remove_input_file {B:/OneDrive/sandbox/book_examples/chapter-09/9-03_reverse_one-hot.sv}
# COMMAND: add_input_file {../../chapter-09/9-04_reverse_unique_one-hot.sv}
add_input_file {../../chapter-09/9-04_reverse_unique_one-hot.sv}
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-09/9-04_reverse_unique_one-hot.sv" ...
# Info: [658]: Top module of the design is set to: reverse_case_with_unique_modifier.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 13:53:11
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 14:17:16
# Info: [44512]: Initializing...
# Info: [44522]: Root Module reverse_case_with_unique_modifier: Pre-processing...
# Info: [44895]: "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-09/9-04_reverse_unique_one-hot.sv", line 21: There might be potential overlap in the conditions of Unique case.
# Info: [44896]: "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-09/9-04_reverse_unique_one-hot.sv", line 21: Default Condition is not given for Unique case.
# Info: [44523]: Root Module reverse_case_with_unique_modifier: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 19.
# Info: [44835]: Total CPU time for compilation: 0.2 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [15330]: Doing rtl optimizations.
# Info: [659]: Finished compiling design.
compile
# COMMAND: save_project
# Info: [9562]: Saved implementation project_2_impl_2 in project B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2.psp.
save_project
# COMMAND: close_project -discard
# Info: [9565]: Appending project transcript to file B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2/precision.log
# Info: [9565]: Appending suppressed messages transcript to file B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2/precision.log.suppressed
# Info: [15298]: Setting up the design to use synthesis library "xcv.syn"
# Info: [574]: The global max fanout is currently set to 10000 for Xilinx - VIRTEX.
# Info: [15324]: Setting Part to: "v50bg256".
# Info: [15325]: Setting Process to: "6".
# Info: [7512]: The place and route tool for current technology is ISE.
# Warning: [569]: Setting 'optimize_power_effort' is not allowed in RTL product mode. Ignoring.
# Info: [3022]: Reading file: C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/techlibs/xcv.syn.
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [9550]: Activated implementation project_2_impl_2 in project B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2.psp.
open_project B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2.psp
# COMMAND: remove_input_file {B:/OneDrive/sandbox/book_examples/chapter-09/9-04_reverse_unique_one-hot.sv}
remove_input_file {B:/OneDrive/sandbox/book_examples/chapter-09/9-04_reverse_unique_one-hot.sv}
# COMMAND: add_input_file {../../chapter-06/6-01_if-else_mux.sv}
add_input_file {../../chapter-06/6-01_if-else_mux.sv}
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-06/6-01_if-else_mux.sv" ...
# Info: [658]: Top module of the design is set to: mux2to1.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 13:53:11
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 14:17:16
# Info: [44512]: Initializing...
# Info: [44522]: Root Module mux2to1: Pre-processing...
# Info: [44523]: Root Module mux2to1: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 13.
# Info: [44835]: Total CPU time for compilation: 0.3 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [15330]: Doing rtl optimizations.
# Info: [659]: Finished compiling design.
compile
# COMMAND: remove_input_file {B:/OneDrive/sandbox/book_examples/chapter-06/6-01_if-else_mux.sv}
remove_input_file {B:/OneDrive/sandbox/book_examples/chapter-06/6-01_if-else_mux.sv}
# COMMAND: add_input_file {../../chapter-07/7-01_dataflow.sv}
add_input_file {../../chapter-07/7-01_dataflow.sv}
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-07/7-01_dataflow.sv" ...
# Info: [658]: Top module of the design is set to: dataflow.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 13:53:11
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 14:17:16
# Info: [44512]: Initializing...
# Info: [44522]: Root Module dataflow: Pre-processing...
# Info: [44523]: Root Module dataflow: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 18.
# Info: [44835]: Total CPU time for compilation: 0.3 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [15330]: Doing rtl optimizations.
# Info: [659]: Finished compiling design.
compile
# COMMAND: remove_input_file {B:/OneDrive/sandbox/book_examples/chapter-07/7-01_dataflow.sv}
remove_input_file {B:/OneDrive/sandbox/book_examples/chapter-07/7-01_dataflow.sv}
# COMMAND: add_input_file {../../chapter-07/7-02_always_comb.sv}
add_input_file {../../chapter-07/7-02_always_comb.sv}
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-07/7-02_always_comb.sv" ...
# Info: [658]: Top module of the design is set to: simple_alu.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 13:53:11
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 14:17:16
# Info: [44512]: Initializing...
# Info: [44522]: Root Module simple_alu: Pre-processing...
# Info: [44523]: Root Module simple_alu: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 17.
# Info: [44835]: Total CPU time for compilation: 0.8 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [15330]: Doing rtl optimizations.
# Info: [659]: Finished compiling design.
compile
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-07/7-02_always_comb.sv" ...
# Error: [41482]: "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-07/7-02_always_comb.sv", line 27: Syntax error near ( # ).
# Info: [40000]: # <-
# Error: [40008]: HDL analysis failed.
compile
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-07/7-02_always_comb.sv" ...
# Error: [41482]: "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-07/7-02_always_comb.sv", line 34: Syntax error near ( opcode ).
# Info: [40000]: input  op_t          opcode <-  [ Expected Token(s): `')'' or `','' ]
# Error: [41574]: "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-07/7-02_always_comb.sv", line 35: semicolon missing.
# Error: [41649]: "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-07/7-02_always_comb.sv", line 35: ( result ) is declared as output though not in module header.
# Error: [41482]: "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-07/7-02_always_comb.sv", line 36: Syntax error near ( ) ).
# Info: [40000]: ) <-
# Error: [42304]: "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-07/7-02_always_comb.sv", line 37: The First TimeUnit or TimePrecision Not Precede other items.
# Error: [42304]: "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-07/7-02_always_comb.sv", line 37: The First TimeUnit or TimePrecision Not Precede other items.
# Error: [41350]: "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-07/7-02_always_comb.sv", line 40: Task or function name ( opcode ) not defined.
# Error: [41350]: "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-07/7-02_always_comb.sv", line 41: Task or function name ( ADD ) not defined.
# Error: [41350]: "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-07/7-02_always_comb.sv", line 42: Task or function name ( SUB ) not defined.
# Error: [41350]: "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-07/7-02_always_comb.sv", line 43: Task or function name ( MUL ) not defined.
# Error: [41350]: "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-07/7-02_always_comb.sv", line 44: Task or function name ( DIV ) not defined.
# Error: [40008]: HDL analysis failed.
compile
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-07/7-02_always_comb.sv" ...
# Error: [41482]: "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-07/7-02_always_comb.sv", line 33: Syntax error near ( ( ).
# Info: [40000]: ( <-
# Error: [40008]: HDL analysis failed.
compile
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-07/7-02_always_comb.sv" ...
# Info: [658]: Top module of the design is set to: simple_alu.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 13:53:11
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 14:17:16
# Info: [44512]: Initializing...
# Info: [44522]: Root Module simple_alu: Pre-processing...
# Info: [44523]: Root Module simple_alu: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 17.
# Info: [44835]: Total CPU time for compilation: 0.7 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [15330]: Doing rtl optimizations.
# Info: [659]: Finished compiling design.
compile
# COMMAND: remove_input_file {B:/OneDrive/sandbox/book_examples/chapter-07/7-02_always_comb.sv}
remove_input_file {B:/OneDrive/sandbox/book_examples/chapter-07/7-02_always_comb.sv}
# COMMAND: add_input_file {../../chapter-07/7-03_functions.sv}
add_input_file {../../chapter-07/7-03_functions.sv}
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-07/7-03_functions.sv" ...
# Error: [42567]: "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-07/7-03_functions.sv", line 25: The package identifier ( operation_types_pkg ) not found.
# Error: [41482]: "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-07/7-03_functions.sv", line 25: Syntax error near ( operation_types_pkg ).
# Info: [40000]: import operation_types_pkg <-
# Error: [41482]: "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-07/7-03_functions.sv", line 25: Syntax error near ( ::* ).
# Info: [40000]: import operation_types_pkg::* <-
# Error: [40008]: HDL analysis failed.
compile
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-07/7-03_functions.sv" ...
# Info: [658]: Top module of the design is set to: algorithmic_multiplier.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 13:53:11
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 14:17:16
# Info: [44512]: Initializing...
# Info: [44522]: Root Module algorithmic_multiplier: Pre-processing...
# Info: [44523]: Root Module algorithmic_multiplier: Compiling...
# Info: [45193]: "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-07/7-03_functions.sv", line 29: Net a[3] is unused after optimization
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 20.
# Info: [44835]: Total CPU time for compilation: 0.4 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [15330]: Doing rtl optimizations.
# Info: [9028]: "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-07/7-03_functions.sv", line 39: : Inferred selective adder Instance 'instance:ix84' of type 'cell:seladd_6_6_6_0_0'
# Info: [659]: Finished compiling design.
compile
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-07/7-03_functions.sv" ...
# Info: [658]: Top module of the design is set to: algorithmic_multiplier.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 13:53:11
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 14:17:16
# Info: [44512]: Initializing...
# Info: [44522]: Root Module algorithmic_multiplier: Pre-processing...
# Info: [44523]: Root Module algorithmic_multiplier: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 10.
# Info: [44835]: Total CPU time for compilation: 0.4 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [15330]: Doing rtl optimizations.
# Info: [9028]: "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-07/7-03_functions.sv", line 28: : Inferred selective adder Instance 'instance:ix117' of type 'cell:seladd_6_6_6_0_0'
# Info: [9028]: "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-07/7-03_functions.sv", line 28: : Inferred selective adder Instance 'instance:ix118' of type 'cell:seladd_5_5_5_0_0'
# Info: [659]: Finished compiling design.
compile
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-07/7-03_functions.sv" ...
# Info: [658]: Top module of the design is set to: algorithmic_multiplier.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 13:53:11
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 14:17:16
# Info: [44512]: Initializing...
# Info: [44522]: Root Module algorithmic_multiplier: Pre-processing...
# Info: [44523]: Root Module algorithmic_multiplier: Compiling...
# Info: [45193]: "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-07/7-03_functions.sv", line 38: Net a[7] is unused after optimization
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 9.
# Info: [44835]: Total CPU time for compilation: 0.4 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [15330]: Doing rtl optimizations.
# Info: [9028]: "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-07/7-03_functions.sv", line 26: : Inferred selective adder Instance 'instance:ix392' of type 'cell:seladd_8_9_9_0_0'
# Info: [9028]: "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-07/7-03_functions.sv", line 26: : Inferred selective adder Instance 'instance:ix393' of type 'cell:seladd_10_11_11_0_0'
# Info: [9028]: "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-07/7-03_functions.sv", line 26: : Inferred selective adder Instance 'instance:ix394' of type 'cell:seladd_13_13_13_0_0'
# Info: [9028]: "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-07/7-03_functions.sv", line 26: : Inferred selective adder Instance 'instance:ix395' of type 'cell:seladd_12_12_12_0_0'
# Info: [9028]: "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-07/7-03_functions.sv", line 26: : Inferred selective adder Instance 'instance:ix396' of type 'cell:seladd_11_11_11_0_0'
# Info: [9028]: "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-07/7-03_functions.sv", line 26: : Inferred selective adder Instance 'instance:ix397' of type 'cell:seladd_10_10_10_0_0'
# Info: [659]: Finished compiling design.
compile
# Info: [9565]: Appending project transcript to file B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2/precision.log
# Info: [9565]: Appending suppressed messages transcript to file B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2/precision.log.suppressed
# Info: [15298]: Setting up the design to use synthesis library "xcv.syn"
# Info: [574]: The global max fanout is currently set to 10000 for Xilinx - VIRTEX.
# Info: [15324]: Setting Part to: "v50bg256".
# Info: [15325]: Setting Process to: "6".
# Info: [7512]: The place and route tool for current technology is ISE.
# Warning: [569]: Setting 'optimize_power_effort' is not allowed in RTL product mode. Ignoring.
# Info: [3022]: Reading file: C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/techlibs/xcv.syn.
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [9550]: Activated implementation project_2_impl_2 in project B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2.psp.
open_project B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2.psp
# COMMAND: remove_input_file {B:/OneDrive/sandbox/book_examples/chapter-09/9-04_reverse_unique_one-hot.sv}
remove_input_file {B:/OneDrive/sandbox/book_examples/chapter-09/9-04_reverse_unique_one-hot.sv}
# COMMAND: add_input_file {../../chapter-08/8-01_jcounter.sv}
add_input_file {../../chapter-08/8-01_jcounter.sv}
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-08/8-01_jcounter.sv" ...
# Error: [41482]: "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-08/8-01_jcounter.sv", line 17: Syntax error near ( ; ).
# Info: [40000]: timeunit 1ns/1ns; <-
# Error: [40008]: HDL analysis failed.
compile
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-08/8-01_jcounter.sv" ...
# Info: [658]: Top module of the design is set to: jcounter.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 13:53:11
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 14:17:16
# Info: [44512]: Initializing...
# Info: [44522]: Root Module jcounter: Pre-processing...
# Info: [44523]: Root Module jcounter: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 17.
# Info: [44835]: Total CPU time for compilation: 0.3 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [15330]: Doing rtl optimizations.
# Info: [659]: Finished compiling design.
compile
# COMMAND: remove_input_file {B:/OneDrive/sandbox/book_examples/chapter-08/8-01_jcounter.sv}
remove_input_file {B:/OneDrive/sandbox/book_examples/chapter-08/8-01_jcounter.sv}
# COMMAND: add_input_file {../../chapter-08/8-02_jcounter-bad.sv}
add_input_file {../../chapter-08/8-02_jcounter-bad.sv}
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-08/8-02_jcounter-bad.sv" ...
# Info: [658]: Top module of the design is set to: jcounter_bad.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 13:53:11
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 14:17:16
# Info: [44512]: Initializing...
# Info: [44522]: Root Module jcounter_bad: Pre-processing...
# Info: [44523]: Root Module jcounter_bad: Compiling...
# Info: [44812]: "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-08/8-02_jcounter-bad.sv", line 19: Sharing register cnt[3] with cnt[2]
# Info: [44812]: "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-08/8-02_jcounter-bad.sv", line 19: Sharing register cnt[3] with cnt[1]
# Info: [44812]: "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-08/8-02_jcounter-bad.sv", line 19: Sharing register cnt[3] with cnt[0]
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 17.
# Info: [44835]: Total CPU time for compilation: 0.2 secs.
# Info: [44513]: Overall running time for compilation: 0.0 secs.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [15330]: Doing rtl optimizations.
# Info: [659]: Finished compiling design.
compile
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-08/8-02_jcounter-bad.sv" ...
# Info: [658]: Top module of the design is set to: jcounter_bad.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 13:53:11
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 14:17:16
# Info: [44512]: Initializing...
# Info: [44522]: Root Module jcounter_bad: Pre-processing...
# Info: [44523]: Root Module jcounter_bad: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 25.
# Info: [44835]: Total CPU time for compilation: 0.2 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [15330]: Doing rtl optimizations.
# Info: [659]: Finished compiling design.
compile
# COMMAND: remove_input_file {B:/OneDrive/sandbox/book_examples/chapter-08/8-02_jcounter-bad.sv}
remove_input_file {B:/OneDrive/sandbox/book_examples/chapter-08/8-02_jcounter-bad.sv}
# COMMAND: add_input_file {../../chapter-08/8-03_ff_no_reset.sv}
add_input_file {../../chapter-08/8-03_ff_no_reset.sv}
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-08/8-03_ff_no_reset.sv" ...
# Info: [658]: Top module of the design is set to: ff_no_reset.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 13:53:11
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 14:17:16
# Info: [44512]: Initializing...
# Info: [44522]: Root Module ff_no_reset: Pre-processing...
# Info: [44523]: Root Module ff_no_reset: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 11.
# Info: [44835]: Total CPU time for compilation: 0.2 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [15330]: Doing rtl optimizations.
# Info: [659]: Finished compiling design.
compile
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-08/8-03_ff_no_reset.sv" ...
# Info: [658]: Top module of the design is set to: ff_no_reset.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 13:53:11
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 14:17:16
# Info: [44512]: Initializing...
# Info: [44522]: Root Module ff_no_reset: Pre-processing...
# Info: [44523]: Root Module ff_no_reset: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 11.
# Info: [44835]: Total CPU time for compilation: 0.2 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [15330]: Doing rtl optimizations.
# Info: [659]: Finished compiling design.
compile
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-08/8-03_ff_no_reset.sv" ...
# Info: [658]: Top module of the design is set to: ff_no_reset.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 13:53:11
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 14:17:16
# Info: [44512]: Initializing...
# Info: [44522]: Root Module ff_no_reset: Pre-processing...
# Info: [44523]: Root Module ff_no_reset: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 11.
# Info: [44835]: Total CPU time for compilation: 0.2 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [15330]: Doing rtl optimizations.
# Info: [659]: Finished compiling design.
compile
# COMMAND: remove_input_file {B:/OneDrive/sandbox/book_examples/chapter-08/8-03_ff_no_reset.sv}
remove_input_file {B:/OneDrive/sandbox/book_examples/chapter-08/8-03_ff_no_reset.sv}
# COMMAND: add_input_file {../../chapter-08/8-04_ff_synchronous_reset.sv}
add_input_file {../../chapter-08/8-04_ff_synchronous_reset.sv}
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-08/8-04_ff_synchronous_reset.sv" ...
# Info: [658]: Top module of the design is set to: ff_synchronous_reset.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 13:53:11
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 14:17:16
# Info: [44512]: Initializing...
# Info: [44522]: Root Module ff_synchronous_reset: Pre-processing...
# Info: [44523]: Root Module ff_synchronous_reset: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 12.
# Info: [44835]: Total CPU time for compilation: 0.2 secs.
# Info: [44513]: Overall running time for compilation: 0.0 secs.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [15330]: Doing rtl optimizations.
# Info: [659]: Finished compiling design.
compile
# COMMAND: synthesize
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [15002]: Optimizing design view:.work.ff_synchronous_reset.INTERFACE
# Info: [3027]: Writing file: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2/ff_synchronous_reset.v.
# Info: [659]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 0.0 s secs.
# Info: [11020]: Overall running time for synthesis: 0.2 s secs.
synthesize
# COMMAND: setup_design -manufacturer Altera -family Stratix -part EP1S25F1020C -speed 5
# Info: [15298]: Setting up the design to use synthesis library "stratix.syn"
# Info: [574]: The global max fanout is currently set to 1000 for Altera - Stratix.
# Info: [15324]: Setting Part to: "EP1S25F1020C".
# Info: [15325]: Setting Process to: "5".
setup_design -manufacturer Altera -family Stratix -part EP1S25F1020C -speed 5
# COMMAND: setup_design -max_fanout=1000
# Info: [574]: The global max fanout is currently set to 1000 for Altera - Stratix.
setup_design -max_fanout=1000
# COMMAND: compile
# Info: [3022]: Reading file: C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/techlibs/stratix.syn.
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/yeager_rename.tcl
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-08/8-04_ff_synchronous_reset.sv" ...
# Info: [658]: Top module of the design is set to: ff_synchronous_reset.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 13:53:11
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 14:17:16
# Info: [44512]: Initializing...
# Info: [44522]: Root Module ff_synchronous_reset: Pre-processing...
# Info: [44523]: Root Module ff_synchronous_reset: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 12.
# Info: [44835]: Total CPU time for compilation: 0.2 secs.
# Info: [44513]: Overall running time for compilation: 0.0 secs.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [15330]: Doing rtl optimizations.
# Info: [659]: Finished compiling design.
compile
# COMMAND: synthesize
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [15002]: Optimizing design view:.work.ff_synchronous_reset.INTERFACE
# Info: [3027]: Writing file: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2/ff_synchronous_reset.v.
# Info: Info, Writing xrf file 'B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2/ff_synchronous_reset.xrf'
# Info: [3027]: Writing file: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2/ff_synchronous_reset.xrf.
# Info: [3027]: Writing file: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2/ff_synchronous_reset.vqm.
# Info: [3027]: Writing file: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2/ff_synchronous_reset.xrf.
# Info: -- Writing file B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2/ff_synchronous_reset.tcl
# Info: exq_pr_compile_project gen_vcf ff_synchronous_reset 1
# Info: [659]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 0.2 s secs.
# Info: [11020]: Overall running time for synthesis: 0.3 s secs.
synthesize
# COMMAND: setup_design -manufacturer Altera -family "FLEX 10K" -part EPF10K10LC84 -speed -3
# Info: [15298]: Setting up the design to use synthesis library "flex10.syn"
# Info: [15324]: Setting Part to: "EPF10K10LC84".
# Info: [15325]: Setting Process to: "3".
setup_design -manufacturer Altera -family "FLEX 10K" -part EPF10K10LC84 -speed -3
# COMMAND: compile
# Info: [3022]: Reading file: C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/techlibs/flex10.syn.
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/flex10_rename.tcl
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-08/8-04_ff_synchronous_reset.sv" ...
# Info: [658]: Top module of the design is set to: ff_synchronous_reset.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 13:53:11
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 14:17:16
# Info: [44512]: Initializing...
# Info: [44522]: Root Module ff_synchronous_reset: Pre-processing...
# Info: [44523]: Root Module ff_synchronous_reset: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 12.
# Info: [44835]: Total CPU time for compilation: 0.2 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [15330]: Doing rtl optimizations.
# Info: [659]: Finished compiling design.
compile
# COMMAND: synthesize
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [15002]: Optimizing design view:.work.ff_synchronous_reset.INTERFACE
# Info: [15085]: Running timing optimization for design .work.ff_synchronous_reset.INTERFACE.
# Info: [3027]: Writing file: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2/ff_synchronous_reset.edf.
# Info: -- Writing file B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2/ff_synchronous_reset.tcl
# Info: exq_pr_compile_project gen_vcf ff_synchronous_reset 1
# Info: [3027]: Writing file: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2/ff_synchronous_reset.v.
# Info: [659]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 0.2 s secs.
# Info: [11020]: Overall running time for synthesis: 0.3 s secs.
synthesize
# COMMAND: remove_input_file {B:/OneDrive/sandbox/book_examples/chapter-08/8-04_ff_synchronous_reset.sv}
remove_input_file {B:/OneDrive/sandbox/book_examples/chapter-08/8-04_ff_synchronous_reset.sv}
# COMMAND: add_input_file {../../chapter-08/8-05_ff_asynchronous_reset.sv}
add_input_file {../../chapter-08/8-05_ff_asynchronous_reset.sv}
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/flex10_rename.tcl
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-08/8-05_ff_asynchronous_reset.sv" ...
# Info: [658]: Top module of the design is set to: ff_asynchronous_reset.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 13:53:11
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 14:17:16
# Info: [44512]: Initializing...
# Info: [44522]: Root Module ff_asynchronous_reset: Pre-processing...
# Info: [44523]: Root Module ff_asynchronous_reset: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 12.
# Info: [44835]: Total CPU time for compilation: 0.2 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [15330]: Doing rtl optimizations.
# Info: [659]: Finished compiling design.
compile
# COMMAND: remove_input_file {B:/OneDrive/sandbox/book_examples/chapter-08/8-05_ff_asynchronous_reset.sv}
remove_input_file {B:/OneDrive/sandbox/book_examples/chapter-08/8-05_ff_asynchronous_reset.sv}
# COMMAND: add_input_file {../../chapter-06/6-04_if-else-if_srff.sv}
add_input_file {../../chapter-06/6-04_if-else-if_srff.sv}
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/flex10_rename.tcl
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-06/6-04_if-else-if_srff.sv" ...
# Info: [658]: Top module of the design is set to: srff.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 13:53:11
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 14:17:16
# Info: [44512]: Initializing...
# Info: [44522]: Root Module srff: Pre-processing...
# Info: [44523]: Root Module srff: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 13.
# Info: [44835]: Total CPU time for compilation: 0.2 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [15330]: Doing rtl optimizations.
# Info: [659]: Finished compiling design.
compile
# COMMAND: remove_input_file {B:/OneDrive/sandbox/book_examples/chapter-06/6-04_if-else-if_srff.sv}
remove_input_file {B:/OneDrive/sandbox/book_examples/chapter-06/6-04_if-else-if_srff.sv}
# COMMAND: add_input_file {../../chapter-06/6-01_if-else_mux.sv}
add_input_file {../../chapter-06/6-01_if-else_mux.sv}
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/flex10_rename.tcl
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-06/6-01_if-else_mux.sv" ...
# Info: [658]: Top module of the design is set to: mux2to1.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 13:53:11
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 14:17:16
# Info: [44512]: Initializing...
# Info: [44522]: Root Module mux2to1: Pre-processing...
# Info: [44523]: Root Module mux2to1: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 13.
# Info: [44835]: Total CPU time for compilation: 0.2 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [15330]: Doing rtl optimizations.
# Info: [659]: Finished compiling design.
compile
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/flex10_rename.tcl
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-06/6-01_if-else_mux.sv" ...
# Info: [658]: Top module of the design is set to: mux2to1.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 13:53:11
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 14:17:16
# Info: [44512]: Initializing...
# Info: [44522]: Root Module mux2to1: Pre-processing...
# Info: [44523]: Root Module mux2to1: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 13.
# Info: [44835]: Total CPU time for compilation: 0.2 secs.
# Info: [44513]: Overall running time for compilation: 0.0 secs.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [15330]: Doing rtl optimizations.
# Info: [659]: Finished compiling design.
compile
# COMMAND: remove_input_file {B:/OneDrive/sandbox/book_examples/chapter-06/6-01_if-else_mux.sv}
remove_input_file {B:/OneDrive/sandbox/book_examples/chapter-06/6-01_if-else_mux.sv}
# COMMAND: add_input_file {../../chapter-06/6-02_if_latch.sv}
add_input_file {../../chapter-06/6-02_if_latch.sv}
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/flex10_rename.tcl
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-06/6-02_if_latch.sv" ...
# Info: [658]: Top module of the design is set to: latch.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 13:53:11
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 14:17:16
# Info: [44512]: Initializing...
# Info: [44522]: Root Module latch: Pre-processing...
# Info: [44523]: Root Module latch: Compiling...
# Warning: [45568]: "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-06/6-02_if_latch.sv", line 21: Latch inferred for net out[3:0] inside always_comb block
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 12.
# Info: [44835]: Total CPU time for compilation: 0.2 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [15330]: Doing rtl optimizations.
# Info: [659]: Finished compiling design.
compile
# COMMAND: remove_input_file {B:/OneDrive/sandbox/book_examples/chapter-06/6-02_if_latch.sv}
remove_input_file {B:/OneDrive/sandbox/book_examples/chapter-06/6-02_if_latch.sv}
# COMMAND: add_input_file {../../chapter-06/6-03_if-else-if_bcd_encoder.sv}
add_input_file {../../chapter-06/6-03_if-else-if_bcd_encoder.sv}
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/flex10_rename.tcl
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-06/6-03_if-else-if_bcd_encoder.sv" ...
# Info: [658]: Top module of the design is set to: priority_bcd_encoder.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 13:53:11
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 14:17:16
# Info: [44512]: Initializing...
# Info: [44522]: Root Module priority_bcd_encoder: Pre-processing...
# Info: [44523]: Root Module priority_bcd_encoder: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 13.
# Info: [44835]: Total CPU time for compilation: 0.2 secs.
# Info: [44513]: Overall running time for compilation: 0.0 secs.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [15330]: Doing rtl optimizations.
# Info: [659]: Finished compiling design.
compile
# COMMAND: remove_input_file {B:/OneDrive/sandbox/book_examples/chapter-06/6-03_if-else-if_bcd_encoder.sv}
remove_input_file {B:/OneDrive/sandbox/book_examples/chapter-06/6-03_if-else-if_bcd_encoder.sv}
# COMMAND: add_input_file {../../chapter-06/6-05_case_bcd_encoder.sv}
add_input_file {../../chapter-06/6-05_case_bcd_encoder.sv}
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/flex10_rename.tcl
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-06/6-05_case_bcd_encoder.sv" ...
# Info: [658]: Top module of the design is set to: priority_bcd_encoder.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 13:53:11
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 14:17:16
# Info: [44512]: Initializing...
# Info: [44522]: Root Module priority_bcd_encoder: Pre-processing...
# Info: [44523]: Root Module priority_bcd_encoder: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 16.
# Info: [44835]: Total CPU time for compilation: 0.2 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [15330]: Doing rtl optimizations.
# Info: [659]: Finished compiling design.
compile
# COMMAND: remove_input_file {B:/OneDrive/sandbox/book_examples/chapter-06/6-05_case_bcd_encoder.sv}
remove_input_file {B:/OneDrive/sandbox/book_examples/chapter-06/6-05_case_bcd_encoder.sv}
# COMMAND: add_input_file {../../chapter-06/6-06_for-loop_logical-op.sv}
add_input_file {../../chapter-06/6-06_for-loop_logical-op.sv}
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/flex10_rename.tcl
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-06/6-06_for-loop_logical-op.sv" ...
# Info: [658]: Top module of the design is set to: bus_xor.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 13:53:11
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 14:17:16
# Info: [44512]: Initializing...
# Info: [44522]: Root Module bus_xor: Pre-processing...
# Info: [44523]: Root Module bus_xor: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 13.
# Info: [44835]: Total CPU time for compilation: 0.2 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [15330]: Doing rtl optimizations.
# Info: [659]: Finished compiling design.
compile
# COMMAND: remove_input_file {B:/OneDrive/sandbox/book_examples/chapter-06/6-06_for-loop_logical-op.sv}
remove_input_file {B:/OneDrive/sandbox/book_examples/chapter-06/6-06_for-loop_logical-op.sv}
# COMMAND: add_input_file {../../chapter-06/6-07_for-loop_with_abort.sv}
add_input_file {../../chapter-06/6-07_for-loop_with_abort.sv}
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/flex10_rename.tcl
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-06/6-07_for-loop_with_abort.sv" ...
# Info: [658]: Top module of the design is set to: find_lowest_bit.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 13:53:11
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 14:17:16
# Info: [44512]: Initializing...
# Info: [44522]: Root Module find_lowest_bit: Pre-processing...
# Info: [44523]: Root Module find_lowest_bit: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 23.
# Info: [44835]: Total CPU time for compilation: 0.2 secs.
# Info: [44513]: Overall running time for compilation: 0.0 secs.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [15330]: Doing rtl optimizations.
# Info: [659]: Finished compiling design.
compile
# COMMAND: remove_input_file {B:/OneDrive/sandbox/book_examples/chapter-06/6-07_for-loop_with_abort.sv}
remove_input_file {B:/OneDrive/sandbox/book_examples/chapter-06/6-07_for-loop_with_abort.sv}
# COMMAND: add_input_file {../../chapter-06/6-08_repeat-loop_power-op.sv}
add_input_file {../../chapter-06/6-08_repeat-loop_power-op.sv}
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/flex10_rename.tcl
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-06/6-08_repeat-loop_power-op.sv" ...
# Info: [658]: Top module of the design is set to: exponential.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 13:53:11
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 14:17:16
# Info: [44512]: Initializing...
# Info: [44522]: Root Module exponential: Pre-processing...
# Info: [44523]: Root Module exponential: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 21.
# Info: [44835]: Total CPU time for compilation: 0.3 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [15330]: Doing rtl optimizations.
# Info: [659]: Finished compiling design.
compile
# COMMAND: remove_input_file {B:/OneDrive/sandbox/book_examples/chapter-06/6-08_repeat-loop_power-op.sv}
remove_input_file {B:/OneDrive/sandbox/book_examples/chapter-06/6-08_repeat-loop_power-op.sv}
# COMMAND: add_input_file {../../chapter-06/6-09_loop_continue-break.sv}
add_input_file {../../chapter-06/6-09_loop_continue-break.sv}
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/flex10_rename.tcl
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-06/6-09_loop_continue-break.sv" ...
# Info: [658]: Top module of the design is set to: find_bit_in_range.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 13:53:11
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 14:17:16
# Info: [44512]: Initializing...
# Info: [44522]: Root Module find_bit_in_range: Pre-processing...
# Info: [44523]: Root Module find_bit_in_range: Compiling...
# Info: [45308]: "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-06/6-09_loop_continue-break.sv", line 25: The comparison operator has been optimized to constant 1.
# Info: [45308]: "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-06/6-09_loop_continue-break.sv", line 24: The comparison operator has been optimized to constant 0.
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 21.
# Info: [44835]: Total CPU time for compilation: 0.3 secs.
# Info: [44513]: Overall running time for compilation: 0.0 secs.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [15330]: Doing rtl optimizations.
# Info: [659]: Finished compiling design.
compile
# COMMAND: remove_input_file {B:/OneDrive/sandbox/book_examples/chapter-06/6-09_loop_continue-break.sv}
remove_input_file {B:/OneDrive/sandbox/book_examples/chapter-06/6-09_loop_continue-break.sv}
# COMMAND: add_input_file {../../chapter-06/6-10_loop_disable.sv}
add_input_file {../../chapter-06/6-10_loop_disable.sv}
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/flex10_rename.tcl
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-06/6-10_loop_disable.sv" ...
# Info: [658]: Top module of the design is set to: find_bit_in_range_2.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 13:53:11
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 14:17:16
# Info: [44512]: Initializing...
# Info: [44522]: Root Module find_bit_in_range_2: Pre-processing...
# Info: [44523]: Root Module find_bit_in_range_2: Compiling...
# Info: [45308]: "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-06/6-10_loop_disable.sv", line 26: The comparison operator has been optimized to constant 1.
# Info: [45308]: "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-06/6-10_loop_disable.sv", line 25: The comparison operator has been optimized to constant 0.
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 23.
# Info: [44835]: Total CPU time for compilation: 0.3 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [15330]: Doing rtl optimizations.
# Info: [659]: Finished compiling design.
compile
# COMMAND: remove_input_file {B:/OneDrive/sandbox/book_examples/chapter-06/6-10_loop_disable.sv}
remove_input_file {B:/OneDrive/sandbox/book_examples/chapter-06/6-10_loop_disable.sv}
# COMMAND: add_input_file {../../chapter-08/8-06_srff.sv}
add_input_file {../../chapter-08/8-06_srff.sv}
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/flex10_rename.tcl
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-08/8-06_srff.sv" ...
# Info: [658]: Top module of the design is set to: srff.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 13:53:11
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 14:17:16
# Info: [44512]: Initializing...
# Error: [46263]: "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-08/8-06_srff.sv", line 29: Non-synthesizable Clocking Style: Before all asynchronous conditions have been tested, checking for other expressions is not allowed.
# Error: [46505]: "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-08/8-06_srff.sv", line 29: This module cannot be compiled because it contains non-RTL constructs
# Error: [46879]: Compilation cannot continue due to previous errors. Please check the previous errors. Exiting ...
# Info: [44859]: Compilation failed...
# Info: [44835]: Total CPU time for compilation: 0.2 secs.
# Error: [47002]: RTLCompiler error... aborting compilation.
# Info: [44859]: Compilation failed...
# Info: [44513]: Overall running time for compilation: 0.0 secs.
# Error: [673]: Unable to elaborate design work.srff in verilog.
compile
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/flex10_rename.tcl
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-08/8-06_srff.sv" ...
# Info: [658]: Top module of the design is set to: srff.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 13:53:11
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 14:17:16
# Info: [44512]: Initializing...
# Info: [44522]: Root Module srff: Pre-processing...
# Info: [44523]: Root Module srff: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 20.
# Info: [44835]: Total CPU time for compilation: 0.2 secs.
# Info: [44513]: Overall running time for compilation: 0.0 secs.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [15330]: Doing rtl optimizations.
# Info: [659]: Finished compiling design.
compile
# COMMAND: remove_input_file {B:/OneDrive/sandbox/book_examples/chapter-08/8-06_srff.sv}
remove_input_file {B:/OneDrive/sandbox/book_examples/chapter-08/8-06_srff.sv}
# COMMAND: add_input_file {../../chapter-08/snippet_08-07_enable_ff.sv}
add_input_file {../../chapter-08/snippet_08-07_enable_ff.sv}
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/flex10_rename.tcl
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-08/snippet_08-07_enable_ff.sv" ...
# Info: [658]: Top module of the design is set to: enable_ff.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 13:53:11
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 14:17:16
# Info: [44512]: Initializing...
# Info: [44522]: Root Module enable_ff: Pre-processing...
# Info: [44523]: Root Module enable_ff: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 14.
# Info: [44835]: Total CPU time for compilation: 0.2 secs.
# Info: [44513]: Overall running time for compilation: 2.0 secs.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [15330]: Doing rtl optimizations.
# Info: [659]: Finished compiling design.
compile
# COMMAND: remove_input_file {B:/OneDrive/sandbox/book_examples/chapter-08/snippet_08-07_enable_ff.sv}
remove_input_file {B:/OneDrive/sandbox/book_examples/chapter-08/snippet_08-07_enable_ff.sv}
# COMMAND: add_input_file {../../chapter-08/snippet_8-07_unit-delay_ff.sv}
add_input_file {../../chapter-08/snippet_8-07_unit-delay_ff.sv}
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/flex10_rename.tcl
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-08/snippet_8-07_unit-delay_ff.sv" ...
# Info: [658]: Top module of the design is set to: reg32.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 13:53:11
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 14:17:16
# Info: [44512]: Initializing...
# Info: [44522]: Root Module reg32: Pre-processing...
# Info: [44523]: Root Module reg32: Compiling...
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 11.
# Info: [44835]: Total CPU time for compilation: 0.3 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [15330]: Doing rtl optimizations.
# Info: [659]: Finished compiling design.
compile
# COMMAND: save_project
# Info: [9562]: Saved implementation project_2_impl_2 in project B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2.psp.
save_project
# COMMAND: close_project -discard
# Info: [9565]: Appending project transcript to file B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2/precision.log
# Info: [9565]: Appending suppressed messages transcript to file B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2/precision.log.suppressed
# Info: [15298]: Setting up the design to use synthesis library "flex10.syn"
# Info: [574]: The global max fanout is currently set to 1000 for Altera - FLEX 10K.
# Info: [15324]: Setting Part to: "EPF10K10LC84".
# Info: [15325]: Setting Process to: "3".
# Warning: [569]: Setting 'optimize_power_effort' is not allowed in RTL product mode. Ignoring.
# Info: [3022]: Reading file: C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/techlibs/flex10.syn.
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/flex10_rename.tcl
# Info: [9550]: Activated implementation project_2_impl_2 in project B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2.psp.
open_project B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2.psp
# COMMAND: exit -force
# Info: [9565]: Appending project transcript to file B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2/precision.log
# Info: [9565]: Appending suppressed messages transcript to file B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2/precision.log.suppressed
# Info: [15298]: Setting up the design to use synthesis library "flex10.syn"
# Info: [574]: The global max fanout is currently set to 1000 for Altera - FLEX 10K.
# Info: [15324]: Setting Part to: "EPF10K10LC84".
# Info: [15325]: Setting Process to: "3".
# Warning: [569]: Setting 'optimize_power_effort' is not allowed in RTL product mode. Ignoring.
# Info: [3022]: Reading file: C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/techlibs/flex10.syn.
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/flex10_rename.tcl
# Info: [9550]: Activated implementation project_2_impl_2 in project B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2.psp.
open_project B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2.psp
# COMMAND: remove_input_file {B:/OneDrive/sandbox/book_examples/chapter-08/snippet_8-07_unit-delay_ff.sv}
remove_input_file {B:/OneDrive/sandbox/book_examples/chapter-08/snippet_8-07_unit-delay_ff.sv}
# COMMAND: add_input_file {../../chapter-08/example_8-3_simple_spi.sv}
add_input_file {../../chapter-08/example_8-3_simple_spi.sv}
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/flex10_rename.tcl
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-08/example_8-3_simple_spi.sv" ...
# Info: [658]: Top module of the design is set to: simple_spi.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 13:53:11
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 14:17:16
# Info: [44512]: Initializing...
# Info: [44522]: Root Module simple_spi: Pre-processing...
# Warning: [45766]: Disabling FSM Extraction for state variable state[2:0] in module simple_spi, because decoding logic needs to be created.
# Info: [44523]: Root Module simple_spi: Compiling...
# Info: [44838]: "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-08/example_8-3_simple_spi.sv", line 90: Macro Modgen_Counter "counter_dn_aset_clock_0_3" inferred for node "downcount".
# Warning: [45568]: "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-08/example_8-3_simple_spi.sv", line 66: Latch inferred for net ready inside always_comb block
# Warning: [45568]: "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-08/example_8-3_simple_spi.sv", line 66: Latch inferred for net cntr_rstN inside always_comb block
# Warning: [45568]: "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-08/example_8-3_simple_spi.sv", line 46: Latch inferred for net next_state[2:0] inside always_comb block
# Info: [44842]: Compilation successfully completed.
# Info: [44841]: Counter Inferencing === Detected : 1, Inferred (Modgen/Selcounter/AddSub) : 1 (1 / 0 / 0), AcrossDH (Merged/Not-Merged) : (0 / 0), Not-Inferred (Acrossdh/Attempted) : (0 / 0), Local Vars : 0 ===
# Info: [44856]: Total lines of RTL compiled: 79.
# Info: [44835]: Total CPU time for compilation: 0.4 secs.
# Info: [44513]: Overall running time for compilation: 2.0 secs.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [15330]: Doing rtl optimizations.
# Info: [659]: Finished compiling design.
compile
# COMMAND: compile
# Info: [633]: Loading library initialization file C:/MentorGraphics/PS2015.1.6_32-bit/Mgc_home/pkgs/psr/userware/flex10_rename.tcl
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2015a.4
# Info: [41002]: Analyzing input file "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-08/example_8-3_simple_spi.sv" ...
# Info: [658]: Top module of the design is set to: simple_spi.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 13:53:11
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2015a.4
# Info: [40000]: Last compiled on Jun  4 2015 14:17:16
# Info: [44512]: Initializing...
# Info: [44522]: Root Module simple_spi: Pre-processing...
# Warning: [45565]: "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-08/example_8-3_simple_spi.sv", line 46: Default Condition is not given for Unique case.
# Warning: [45565]: "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-08/example_8-3_simple_spi.sv", line 66: Default Condition is not given for Unique case.
# Warning: [45766]: Disabling FSM Extraction for state variable state[2:0] in module simple_spi, because decoding logic needs to be created.
# Info: [44523]: Root Module simple_spi: Compiling...
# Info: [44838]: "B:/OneDrive/sandbox/book_examples/synthesis/precision/../../chapter-08/example_8-3_simple_spi.sv", line 90: Macro Modgen_Counter "counter_dn_aset_clock_0_3" inferred for node "downcount".
# Info: [44842]: Compilation successfully completed.
# Info: [44841]: Counter Inferencing === Detected : 1, Inferred (Modgen/Selcounter/AddSub) : 1 (1 / 0 / 0), AcrossDH (Merged/Not-Merged) : (0 / 0), Not-Inferred (Acrossdh/Attempted) : (0 / 0), Local Vars : 0 ===
# Info: [44856]: Total lines of RTL compiled: 79.
# Info: [44835]: Total CPU time for compilation: 0.3 secs.
# Info: [44513]: Overall running time for compilation: 0.0 secs.
# Info: [656]: Current working directory: B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2_impl_2.
# Info: [15330]: Doing rtl optimizations.
# Info: [659]: Finished compiling design.
compile
# COMMAND: save_project
# Info: [9562]: Saved implementation project_2_impl_2 in project B:/OneDrive/sandbox/book_examples/synthesis/precision/project_2.psp.
save_project
# COMMAND: close_project -discard
