cocci_test_suite() {
	u32 *cocci_id/* drivers/gpu/drm/vc4/vc4_render_cl.c 70 */;
	u32 cocci_id/* drivers/gpu/drm/vc4/vc4_render_cl.c 68 */;
	u16 *cocci_id/* drivers/gpu/drm/vc4/vc4_render_cl.c 64 */;
	u16 cocci_id/* drivers/gpu/drm/vc4/vc4_render_cl.c 62 */;
	struct vc4_rcl_setup cocci_id/* drivers/gpu/drm/vc4/vc4_render_cl.c 596 */;
	u8 *cocci_id/* drivers/gpu/drm/vc4/vc4_render_cl.c 58 */;
	u8 cocci_id/* drivers/gpu/drm/vc4/vc4_render_cl.c 56 */;
	struct vc4_rcl_setup {
		struct drm_gem_cma_object *color_read;
		struct drm_gem_cma_object *color_write;
		struct drm_gem_cma_object *zs_read;
		struct drm_gem_cma_object *zs_write;
		struct drm_gem_cma_object *msaa_color_write;
		struct drm_gem_cma_object *msaa_zs_write;
		struct drm_gem_cma_object *rcl;
		u32 next_offset;
		u32 next_write_bo_index;
	} cocci_id/* drivers/gpu/drm/vc4/vc4_render_cl.c 42 */;
	struct drm_gem_cma_object **cocci_id/* drivers/gpu/drm/vc4/vc4_render_cl.c 410 */;
	struct drm_vc4_submit_rcl_surface *cocci_id/* drivers/gpu/drm/vc4/vc4_render_cl.c 385 */;
	struct drm_gem_cma_object *cocci_id/* drivers/gpu/drm/vc4/vc4_render_cl.c 384 */;
	struct drm_device *cocci_id/* drivers/gpu/drm/vc4/vc4_render_cl.c 253 */;
	int cocci_id/* drivers/gpu/drm/vc4/vc4_render_cl.c 253 */;
	uint32_t cocci_id/* drivers/gpu/drm/vc4/vc4_render_cl.c 193 */;
	struct drm_vc4_submit_cl *cocci_id/* drivers/gpu/drm/vc4/vc4_render_cl.c 127 */;
	uint8_t cocci_id/* drivers/gpu/drm/vc4/vc4_render_cl.c 125 */;
	bool cocci_id/* drivers/gpu/drm/vc4/vc4_render_cl.c 125 */;
	struct vc4_rcl_setup *cocci_id/* drivers/gpu/drm/vc4/vc4_render_cl.c 124 */;
	struct vc4_exec_info *cocci_id/* drivers/gpu/drm/vc4/vc4_render_cl.c 123 */;
	void cocci_id/* drivers/gpu/drm/vc4/vc4_render_cl.c 123 */;
}
