$date
	Wed Aug  4 21:17:52 2021
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module main $end
$var wire 8 ! data [7:0] $end
$var reg 4 " addr [3:0] $end
$var reg 1 # clk $end
$var reg 1 $ re $end
$var integer 32 % idx [31:0] $end
$scope module uut $end
$var wire 4 & addr [3:0] $end
$var wire 1 # clk $end
$var wire 1 $ re $end
$var reg 8 ' data [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx '
bx &
bx %
x$
1#
bx "
bx !
$end
#100
b0 %
b10 "
b10 &
0$
#2500
0#
#5000
1#
#5100
b1 %
1$
b0 "
b0 &
#7500
0#
#10000
b1 !
b1 '
1#
#10100
b10 %
b1 "
b1 &
#12500
0#
#15000
b10 !
b10 '
1#
#15100
b11 %
b10 "
b10 &
#17500
0#
#20000
b100 !
b100 '
1#
#20100
b100 %
b11 "
b11 &
#22500
0#
#25000
b1000 !
b1000 '
1#
#25100
b101 %
b100 "
b100 &
#27500
0#
#30000
b10000 !
b10000 '
1#
#30100
b110 %
b101 "
b101 &
#32500
0#
#35000
b100000 !
b100000 '
1#
#35100
b111 %
b110 "
b110 &
#37500
0#
#40000
b1000000 !
b1000000 '
1#
#40100
b1000 %
b111 "
b111 &
#42500
0#
#45000
b10000000 !
b10000000 '
1#
#45100
b1001 %
b1000 "
b1000 &
#47500
0#
#50000
b1 !
b1 '
1#
#50100
b1010 %
b1001 "
b1001 &
#52500
0#
#55000
b11 !
b11 '
1#
#55100
b1011 %
b1010 "
b1010 &
#57500
0#
#60000
b111 !
b111 '
1#
#60100
b1100 %
b1011 "
b1011 &
#62500
0#
#65000
b1111 !
b1111 '
1#
#65100
b1101 %
b1100 "
b1100 &
#67500
0#
#70000
b11111 !
b11111 '
1#
#70100
b1110 %
b1101 "
b1101 &
#72500
0#
#75000
b111111 !
b111111 '
1#
#75100
b1111 %
b1110 "
b1110 &
#77500
0#
#80000
b1111111 !
b1111111 '
1#
#80100
b10000 %
b1111 "
b1111 &
#82500
0#
#85000
b11111111 !
b11111111 '
1#
#85100
