---
title: "Poly-Si Thin-Film Transistors: An Efficient and Low-Cost Option for Digital Operation"
date: 2007-11-01
publishDate: 2019-08-08T18:23:49.241420Z
authors: ["Jing Li", "Aditya Bansal", "Kaushik Roy"]
publication_types: ["2"]
abstract: ""
featured: false
publication: "*IEEE Transactions on Electron Devices*"
tags: ["journal", "elemental semiconductors", "low-power electronics", "silicon", "silicon-on-insulator", "thin film transistors", "LTPS TFT", "SOI", "Si - Interface", "driving current", "low-temperature polycrystalline-silicon thin-film transistors", "midgap trap density", "poly-Si thin-film transistors", "silicon-on-insulator", "single-crystalline silicon", "submicrometer ultralow-power digital operation", "ultralow-power subthreshold operation", "Costs", "Design methodology", "Design optimization", "Energy consumption", "Fabrication", "Glass", "Polymers", "Silicon", "Substrates", "Thin film transistors", "Grain boundary (GB)", "low-pressure chemical vapor deposition (LPCVD)", "low-temperature polycrystalline silicon (LTPS)", "thin-film transistor (TFT)"]
doi: "10.1109/TED.2007.906940"
---

