Return-Path: <linux-kernel+bounces-895483-lists+linux-kernel=lfdr.de@vger.kernel.org>
X-Original-To: lists+linux-kernel@lfdr.de
Delivered-To: lists+linux-kernel@lfdr.de
Received: from sv.mirrors.kernel.org (sv.mirrors.kernel.org [139.178.88.99])
	by mail.lfdr.de (Postfix) with ESMTPS id 6D54FC4E11B
	for <lists+linux-kernel@lfdr.de>; Tue, 11 Nov 2025 14:15:10 +0100 (CET)
Received: from smtp.subspace.kernel.org (relay.kernel.org [52.25.139.140])
	(using TLSv1.2 with cipher ECDHE-ECDSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by sv.mirrors.kernel.org (Postfix) with ESMTPS id 34D1B3A0FF1
	for <lists+linux-kernel@lfdr.de>; Tue, 11 Nov 2025 13:13:39 +0000 (UTC)
Received: from localhost.localdomain (localhost.localdomain [127.0.0.1])
	by smtp.subspace.kernel.org (Postfix) with ESMTP id 4CC9B32827A;
	Tue, 11 Nov 2025 13:13:21 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org;
	dkim=pass (1024-bit key) header.d=amd.com header.i=@amd.com header.b="TnbFNz8r"
Received: from CH4PR04CU002.outbound.protection.outlook.com (mail-northcentralusazon11013013.outbound.protection.outlook.com [40.107.201.13])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.subspace.kernel.org (Postfix) with ESMTPS id 7D1BB328256
	for <linux-kernel@vger.kernel.org>; Tue, 11 Nov 2025 13:13:18 +0000 (UTC)
Authentication-Results: smtp.subspace.kernel.org; arc=fail smtp.client-ip=40.107.201.13
ARC-Seal:i=2; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116;
	t=1762866800; cv=fail; b=Z9vNgGfDUq/sOfLW8yIen0rtY6xunlj8vw65d7DcGhblYpZXAUK+cvSqXKu6SVkk7UI3Eslird9Qc4eCC9bL76uZ8P+5dJ5zk4oe1YatYVV3jpoD9IX6TEmqXW6ORWVuVEPZ9MXH0cpL+5fWMZ2w9hw9OR5olQ7MWty6+1D7yT0=
ARC-Message-Signature:i=2; a=rsa-sha256; d=subspace.kernel.org;
	s=arc-20240116; t=1762866800; c=relaxed/simple;
	bh=jl3d4CJHx5RpmLo8oOkG3+mFXLsJBV7ibN5vzyZoyYs=;
	h=Date:From:To:CC:Subject:Message-ID:References:MIME-Version:
	 Content-Type:Content-Disposition:In-Reply-To; b=f/mdF8DFEWamaXoGKXAFzLkxK1A52UdO1Ng4Hg3RFkpOE/FYjgyA3iyyZd+K8AKQDQMZHwjQWg/HZNsrS5htr4PlfPX3+4+1YW/WsEwVbfiGbgDmiFiGTqHAkRYrejSoDWdy9Ttu0ZQcYyPwTk134JcHnYgcKqS5c6ll/AkarbQ=
ARC-Authentication-Results:i=2; smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=amd.com; spf=fail smtp.mailfrom=amd.com; dkim=pass (1024-bit key) header.d=amd.com header.i=@amd.com header.b=TnbFNz8r; arc=fail smtp.client-ip=40.107.201.13
Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=quarantine dis=none) header.from=amd.com
Authentication-Results: smtp.subspace.kernel.org; spf=fail smtp.mailfrom=amd.com
ARC-Seal: i=1; a=rsa-sha256; s=arcselector10001; d=microsoft.com; cv=none;
 b=fGra7rztGQu7fKBZzir61OldNky0nl1Bdk+FczuZP07AsEc35QlR4SI8t97ij6oSXCQcGfCRXdsr732oh3yQfF7zaTSsMhRT1zHHvB8YYPQ7xbKQ47WHgjwZTJ3TWf8D8X4pD+kHnOph94XtkmaetUN+YhN6766SiAuBGySfdWexz1rs4UPOPKGrO6ttHRiAaZnu3N85j7VXt0Sy03Ut9JJ0MRewFs447BeMwZIKBA9XR3Pd0ctGa6gxN+HPVOBByOeZXaamKhUIn0+dFZP3jYi4UZslt5tFpWP66KIyfmippXRjWdTcpTvf3fTFc31jvkHoAhtDVkQddUeJCKpzHA==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=microsoft.com;
 s=arcselector10001;
 h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-AntiSpam-MessageData-ChunkCount:X-MS-Exchange-AntiSpam-MessageData-0:X-MS-Exchange-AntiSpam-MessageData-1;
 bh=1ttAUFuVVIwTwiF5Vp94hmb/cQiud6IIjui2KdEXA6Y=;
 b=Aswxp8mIEJo1HXZ1uRQeiJx33cwRFZ4cxl2IznoSPi2Jc0I0HsKAquyRa4CgsMgGsvQb5DDPqWmnVjQAbVTJcNagPa/kJaiAWvn2/t5jCknCL9JlPVeuAEq0LL65JWFZQDThDYizxDIP31woKKpGOu8Lqmemw1FXGbKJi/XZzdrFlxxMeItCoMYlzHgE+42Ch8nLkvX3rFbY+l++cWCzKIJSY32HRyEVpNI1SnKcKHHOw5dY8PHY2Ai0lqJyohqcl1A+uyKmIdwmerjTlf3JY01XC6UOgq6xPAZdrfunvoNiTSAseACjFks6y7e12kS6zR98r8zIkzsvKpasRIzN/w==
ARC-Authentication-Results: i=1; mx.microsoft.com 1; spf=pass (sender ip is
 165.204.84.17) smtp.rcpttodomain=8bytes.org smtp.mailfrom=amd.com; dmarc=pass
 (p=quarantine sp=quarantine pct=100) action=none header.from=amd.com;
 dkim=none (message not signed); arc=none (0)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amd.com; s=selector1;
 h=From:Date:Subject:Message-ID:Content-Type:MIME-Version:X-MS-Exchange-SenderADCheck;
 bh=1ttAUFuVVIwTwiF5Vp94hmb/cQiud6IIjui2KdEXA6Y=;
 b=TnbFNz8rHi6GJ5ANlz1Uo5IxBlc19fsn4/BOrU7ETmQgLdwzunqVYsavlARbDUAu9Zxnc0uEKBHPiX0Cid2CwR/4te5R4m2NlCw3OlGSaufgR84DDtpVHni3CQzGztdU+K2sQQtcnjm2ZnYJSAzssVRHDywBSRF0avieXSf76sE=
Received: from MN2PR05CA0041.namprd05.prod.outlook.com (2603:10b6:208:236::10)
 by LV3PR12MB9410.namprd12.prod.outlook.com (2603:10b6:408:212::19) with
 Microsoft SMTP Server (version=TLS1_2,
 cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.9298.16; Tue, 11 Nov
 2025 13:13:08 +0000
Received: from BL6PEPF0001AB55.namprd02.prod.outlook.com
 (2603:10b6:208:236:cafe::b6) by MN2PR05CA0041.outlook.office365.com
 (2603:10b6:208:236::10) with Microsoft SMTP Server (version=TLS1_3,
 cipher=TLS_AES_256_GCM_SHA384) id 15.20.9320.15 via Frontend Transport; Tue,
 11 Nov 2025 13:13:08 +0000
X-MS-Exchange-Authentication-Results: spf=pass (sender IP is 165.204.84.17)
 smtp.mailfrom=amd.com; dkim=none (message not signed)
 header.d=none;dmarc=pass action=none header.from=amd.com;
Received-SPF: Pass (protection.outlook.com: domain of amd.com designates
 165.204.84.17 as permitted sender) receiver=protection.outlook.com;
 client-ip=165.204.84.17; helo=satlexmb07.amd.com; pr=C
Received: from satlexmb07.amd.com (165.204.84.17) by
 BL6PEPF0001AB55.mail.protection.outlook.com (10.167.241.7) with Microsoft
 SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id
 15.20.9320.13 via Frontend Transport; Tue, 11 Nov 2025 13:13:07 +0000
Received: from Satlexmb09.amd.com (10.181.42.218) by satlexmb07.amd.com
 (10.181.42.216) with Microsoft SMTP Server (version=TLS1_2,
 cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.17; Tue, 11 Nov
 2025 05:13:05 -0800
Received: from satlexmb07.amd.com (10.181.42.216) by satlexmb09.amd.com
 (10.181.42.218) with Microsoft SMTP Server (version=TLS1_2,
 cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.17; Tue, 11 Nov
 2025 05:13:04 -0800
Received: from amd.com (10.180.168.240) by satlexmb07.amd.com (10.181.42.216)
 with Microsoft SMTP Server (version=TLS1_2,
 cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.2562.17 via Frontend
 Transport; Tue, 11 Nov 2025 05:13:02 -0800
Date: Tue, 11 Nov 2025 13:12:57 +0000
From: Ankit Soni <Ankit.Soni@amd.com>
To: Dheeraj Kumar Srivastava <dheerajkumar.srivastava@amd.com>
CC: <joro@8bytes.org>, <will@kernel.org>, <robin.murphy@arm.com>,
	<iommu@lists.linux.dev>, <linux-kernel@vger.kernel.org>,
	<suravee.suthikulpanit@amd.com>, <Vasant.Hegde@amd.com>,
	<Santosh.Shukla@amd.com>
Subject: Re: [PATCH v4] iommu/amd: Enhance "Completion-wait Time-out" error
 message
Message-ID: <dlltdxqonvdylyg24yvv3kgtyt7s7diku3kzzbnjxup3wa44of@iaidqqze3hll>
References: <20251105080342.820-1-dheerajkumar.srivastava@amd.com>
 <mmmsb4pp37slzy65ez4z5i7z342zx3vdxbll5axuio2ugdzzbt@i6yurbrb7k2o>
 <3a81ba12-ca32-4565-9b07-5b89629f0ed5@amd.com>
Precedence: bulk
X-Mailing-List: linux-kernel@vger.kernel.org
List-Id: <linux-kernel.vger.kernel.org>
List-Subscribe: <mailto:linux-kernel+subscribe@vger.kernel.org>
List-Unsubscribe: <mailto:linux-kernel+unsubscribe@vger.kernel.org>
MIME-Version: 1.0
Content-Type: text/plain; charset="utf-8"
Content-Disposition: inline
Content-Transfer-Encoding: 8bit
In-Reply-To: <3a81ba12-ca32-4565-9b07-5b89629f0ed5@amd.com>
X-EOPAttributedMessage: 0
X-MS-PublicTrafficType: Email
X-MS-TrafficTypeDiagnostic: BL6PEPF0001AB55:EE_|LV3PR12MB9410:EE_
X-MS-Office365-Filtering-Correlation-Id: 1db041a7-fe44-45f3-9dca-08de21240e94
X-MS-Exchange-SenderADCheck: 1
X-MS-Exchange-AntiSpam-Relay: 0
X-Microsoft-Antispam:
	BCL:0;ARA:13230040|82310400026|376014|36860700013|1800799024;
X-Microsoft-Antispam-Message-Info:
	=?utf-8?B?Y0thdVpLSURWZkpRLytVS0R3TkpUUGNGRmZuM3hRT3h6TkQzRHRFNkhoMmJQ?=
 =?utf-8?B?QVUwRXl1Q0JtUDAwNVZMVkZ6SVFDcHhERVZHaG1iS2xhWXd3WS9qTzNOWnF6?=
 =?utf-8?B?TVUvbklOSDl2QlRkT1hlZVM3czJ5WHk5WEMrbUtmUG51azZkNTZFbEdLV3Qw?=
 =?utf-8?B?ZGFBRjhVbDA2aXFtSWJaU0ZLREJaUGNBcloxQVduS2NkYmNvSWlLTk8vMHhF?=
 =?utf-8?B?aDU0by9KYnpLUXB6U0NMYnFhaURIa0VqTERUUDZFOWpwQkpEc211RldZQVZo?=
 =?utf-8?B?dWhSbVR3YVlXTk5tUENqazluMmM2MkRVY3V1aXFTclJDZld1Y3pJT0RvNWtU?=
 =?utf-8?B?czIyak95c0x2VUEySUs4ZVd6RkxVQ0Y5dWlhMWgzcEMyditDT1ZYVEE1M1A4?=
 =?utf-8?B?ZUFCVSs2K2ZMb1JXSDFzTGhhU1dkcWVPd3hLR1JSS1l1UGJSVG4zc09OYVZs?=
 =?utf-8?B?YzM4UFF1UFF4aG10bHNJcnFrYWZ2czk3NUc3alk5TkdtMmtrdnlyWENEQlRW?=
 =?utf-8?B?NzFvTlpmWU51TnN1a1duQzhDeUJvSzY3aWY4YXZQL1R1STZPYTUwMytjTEEz?=
 =?utf-8?B?OHRNMU9QcGVzcE5IdjlTQklsODZnT2I1U0JWb0RNTFB0RjRRb3NWcGdZT1Nl?=
 =?utf-8?B?VWhwdjBITDVWdEVZK2pmRnJSaUloaU8xVEtWWWVhaTFlQk1ISTdtSFVUUVlj?=
 =?utf-8?B?UXRrajlWNitEc0s5aHh3dWVVc1J5WkhKY1RuQ3dnRndseHdaSnl5RTlSdzFV?=
 =?utf-8?B?L0RpcVU4c3dnREJyOXk4ejVGTWk1NXdLRUJiQkFLOGZKYVVQUjdiK3h4MHZ1?=
 =?utf-8?B?Q2tjSjRyUFpyb0hJSUFUSy9SOUFuZmIweEpudC9zQ3JZblJLYVU0Q1BXNG1a?=
 =?utf-8?B?OXo3VVhIRzVsUXdrR2lRdXRMQy9HTkVXYXRxamoxcHpFbzFKc21Qb2Jvcnl1?=
 =?utf-8?B?TE5NOFZJNFgwNUg2K1NzeFJYWWlERUpoNEU1YmNHemR2OWNmbHlsOFp5UzN2?=
 =?utf-8?B?Ri95U00xaGlvK0g1ZFc3dk1odGFiUkc5Z09qU1pBT3cxZVlORkNnWm96ZkRy?=
 =?utf-8?B?Y3NxVlAvVzZ3RzRTcmJQRk9IVWFYdzUzMS82NnpSSUhEendzRXVqYmpNR0cy?=
 =?utf-8?B?dVpQTjk5RUd1ZjArNDBrOTh0MTQwZ1Qvb1VFTXBxVEh5QXI5Z3BhUklJZWwr?=
 =?utf-8?B?aTRudW1EaTU1eDFOaEdFaXpwaU82SWxQQlluQktGdEtaS0swdTB1Y1N4UXda?=
 =?utf-8?B?ZUVEN0pXU2JmUjZXS2Z6amdEWUMxSTYvQm1JSjRFNmNhOThMMFVUMDJoUk5I?=
 =?utf-8?B?YUhJTHlOaGFsV2RlQ2FTSTdBMjUyVFJUaTZyRUxrenNZWlFtZzZLZG1pOWRX?=
 =?utf-8?B?d01xMnQySWNVaGJta2VJQXRiVXVqbXpHODJiSmNvM2VyaEUzYmxSL3o1Tmgz?=
 =?utf-8?B?bHJJZ3VoeGpkd3g0WlpTelNCbzZqb1lWUTJFL2V1NUJXVmJjb1d3cklqbXNK?=
 =?utf-8?B?NDErcEM3TlZIa0RXQks3cW8xMG55c0wwaE43VEFWdmIrRGpuQUY4Z1JObEZy?=
 =?utf-8?B?cVlqT3l3ZWJxdjUyL1M1SDVjWDhPajNRUTJNVlAxR1pZMDBoakFBMFA5OTdH?=
 =?utf-8?B?c1VJVUV4cm9YTGRjcFcyWlVCVGpvT0luZTVGcXQ0SzZQM1hrQ3MrSi9ENVdt?=
 =?utf-8?B?eC9MZVdrOWcwNWo0dFRMZlJxanZvb2diOUQzeXdQVDJzOUlkWEFTbHVoem9s?=
 =?utf-8?B?MXMrRmR5T2VLQkk4ekdmb0ErUkVaYXh2K3FrNmFWK3Vkcm9wWDRxNmhySUUz?=
 =?utf-8?B?K29CYXlkRG1RNStHbnN1RkxmUmtsVlMwelRuT0p1S2RBdDNOUHBKQTByVG96?=
 =?utf-8?B?OW9WcjYyZHB5SjhkTEd2SHV2VGxFVTkzYlpST3FGMkIyaytMaFEwaWttZ2t4?=
 =?utf-8?B?RG96bkFHazkvVGl6Q3UwL04xV2VhS2lwalhzdGFMTHJVeS93dFMzdzhlbG9Q?=
 =?utf-8?B?RGJtUTVRK3lGbWllRTNxZ2t6NS9tMDdzQzIyMDBxRGMvRmZORmRvazZWdCtC?=
 =?utf-8?B?R0sxRkFlV29maXFIQjQwZTlMZ1B1RlhJY0J3RSs1M3JzOCtmTjI3NHFFRXRO?=
 =?utf-8?Q?Bs70=3D?=
X-Forefront-Antispam-Report:
	CIP:165.204.84.17;CTRY:US;LANG:en;SCL:1;SRV:;IPV:CAL;SFV:NSPM;H:satlexmb07.amd.com;PTR:InfoDomainNonexistent;CAT:NONE;SFS:(13230040)(82310400026)(376014)(36860700013)(1800799024);DIR:OUT;SFP:1101;
X-OriginatorOrg: amd.com
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 11 Nov 2025 13:13:07.9906
 (UTC)
X-MS-Exchange-CrossTenant-Network-Message-Id: 1db041a7-fe44-45f3-9dca-08de21240e94
X-MS-Exchange-CrossTenant-Id: 3dd8961f-e488-4e60-8e11-a82d994e183d
X-MS-Exchange-CrossTenant-OriginalAttributedTenantConnectingIp: TenantId=3dd8961f-e488-4e60-8e11-a82d994e183d;Ip=[165.204.84.17];Helo=[satlexmb07.amd.com]
X-MS-Exchange-CrossTenant-AuthSource:
	BL6PEPF0001AB55.namprd02.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Anonymous
X-MS-Exchange-CrossTenant-FromEntityHeader: HybridOnPrem
X-MS-Exchange-Transport-CrossTenantHeadersStamped: LV3PR12MB9410

On Tue, Nov 11, 2025 at 04:54:40PM +0530, Dheeraj Kumar Srivastava wrote:
> Hi Ankit,
> 
> Thanks for reviewing the patch.
> 
> On 11/7/2025 7:36 PM, Ankit Soni wrote:
> > Hello Dheeraj,
> > 
> > On Wed, Nov 05, 2025 at 01:33:42PM +0530, Dheeraj Kumar Srivastava wrote:
> > > Current IOMMU driver prints "Completion-wait Time-out" error message with
> > > insufficient information to further debug the issue.
> > > 
> > > Enhancing the error message as following:
> > > 1. Log IOMMU PCI device ID in the error message.
> > > 2. With "amd_iommu_dump=1" kernel command line option, dump entire
> > >     command buffer entries including Head and Tail offset.
> > > 
> > > Dump the entire command buffer only on the first 'Completion-wait Time-out'
> > > to avoid dmesg spam.
> > > 
> > > Signed-off-by: Dheeraj Kumar Srivastava <dheerajkumar.srivastava@amd.com>
> > > ---
> > > Changes since v3:
> > > -> Dump the entire command buffer only on the first 'Completion-wait Time-out'
> > >     when amd_iommu_dump=1, instead of dumping it on every occurrence.
> > > 
> > >   drivers/iommu/amd/amd_iommu_types.h |  4 ++++
> > >   drivers/iommu/amd/iommu.c           | 28 +++++++++++++++++++++++++++-
> > >   2 files changed, 31 insertions(+), 1 deletion(-)
> > > 
> > > diff --git a/drivers/iommu/amd/amd_iommu_types.h b/drivers/iommu/amd/amd_iommu_types.h
> > > index 95f63c5f6159..7576814f944d 100644
> > > --- a/drivers/iommu/amd/amd_iommu_types.h
> > > +++ b/drivers/iommu/amd/amd_iommu_types.h
> > > @@ -247,6 +247,10 @@
> > >   #define CMD_BUFFER_ENTRIES 512
> > >   #define MMIO_CMD_SIZE_SHIFT 56
> > >   #define MMIO_CMD_SIZE_512 (0x9ULL << MMIO_CMD_SIZE_SHIFT)
> > 
> > It's worth adding comment for MASK 4-18.
> > 
> 
> Sure.
> 
> > > +#define MMIO_CMD_HEAD_MASK	GENMASK_ULL(18, 4)
> > > +#define MMIO_CMD_BUFFER_HEAD(x) FIELD_GET(MMIO_CMD_HEAD_MASK, (x))
> > > +#define MMIO_CMD_TAIL_MASK	GENMASK_ULL(18, 4)
> > 
> > Since HEAD and TAIL masks are same, may be, you can use something like
> > MMIO_CMD_HEAD_TAIL_MASK().
> > 
> 
> Agree, but I’d prefer to keep them as separate definitions for clarity and
> potential future changes. Let me know if you have any further comments.
> 

Okay, that's fine.

> > > +#define MMIO_CMD_BUFFER_TAIL(x) FIELD_GET(MMIO_CMD_TAIL_MASK, (x))
> > >   /* constants for event buffer handling */
> > >   #define EVT_BUFFER_SIZE		8192 /* 512 entries */
> > > diff --git a/drivers/iommu/amd/iommu.c b/drivers/iommu/amd/iommu.c
> > > index eb348c63a8d0..abce078d2323 100644
> > > --- a/drivers/iommu/amd/iommu.c
> > > +++ b/drivers/iommu/amd/iommu.c
> > > @@ -1156,6 +1156,25 @@ irqreturn_t amd_iommu_int_handler(int irq, void *data)
> > >    *
> > >    ****************************************************************************/
> > > +static void dump_command_buffer(struct amd_iommu *iommu)
> > > +{
> > > +	struct iommu_cmd *cmd;
> > > +	int head, tail, i;
> > 
> > Since readl returns u32, prefer u32 for head/tail to avoid any surprises
> > or sign-ext issues.
> 
> Sure.
> 
> > and similarly use %u in pr_err() below.
> 
> I’d prefer dumping the head and tail values as integers, so they can be
> easily mapped to the command buffer entries indexed by integer offsets. Let
> me know if you have any further comments?
> 

%u and %d will print same value for mask above. Since you were seeking
non negative value, it will be good to keep %u.

Otherwise patch looks good to me.

Reviewed-by: Ankit Soni <Ankit.Soni@amd.com>

- Ankit
> > 
> > > +
> > > +	head = readl(iommu->mmio_base + MMIO_CMD_HEAD_OFFSET);
> > > +	tail = readl(iommu->mmio_base + MMIO_CMD_TAIL_OFFSET);
> > > +
> > > +	pr_err("CMD Buffer head=%d tail=%d\n", (int)(MMIO_CMD_BUFFER_HEAD(head)),
> > > +	       (int)(MMIO_CMD_BUFFER_TAIL(tail)));
> > > +
> > > +	for (i = 0; i < CMD_BUFFER_ENTRIES; i++) {
> > > +		cmd = (struct iommu_cmd *)(iommu->cmd_buf + i * sizeof(*cmd));
> > > +		pr_err("%3d: %08x %08x %08x %08x\n", i, cmd->data[0], cmd->data[1], cmd->data[2],
> > > +		       cmd->data[3]);
> > > +	}
> > > +}
> > > +
> > > +
> > 
> > Remove extra line.
> > 
> 
> Sure.
> 
> Thanks
> Dheeraj
> 
> > Best,
> > Ankit
> > 
> > >   static int wait_on_sem(struct amd_iommu *iommu, u64 data)
> > >   {
> > >   	int i = 0;
> > > @@ -1166,7 +1185,14 @@ static int wait_on_sem(struct amd_iommu *iommu, u64 data)
> > >   	}
> > >   	if (i == LOOP_TIMEOUT) {
> > > -		pr_alert("Completion-Wait loop timed out\n");
> > > +
> > > +		pr_alert("IOMMU %04x:%02x:%02x.%01x: Completion-Wait loop timed out\n",
> > > +			 iommu->pci_seg->id, PCI_BUS_NUM(iommu->devid),
> > > +			 PCI_SLOT(iommu->devid), PCI_FUNC(iommu->devid));
> > > +
> > > +		if (amd_iommu_dump)
> > > +			DO_ONCE_LITE(dump_command_buffer, iommu);
> > > +
> > >   		return -EIO;
> > >   	}
> > > -- 
> > > 2.25.1
> > > 
> 

