# ----------------------------------------
# Jasper Version Info
# tool      : Jasper 2022.06
# platform  : Linux 4.18.0-513.9.1.el8_9.x86_64
# version   : 2022.06p002 64 bits
# build date: 2022.08.24 16:38:21 UTC
# ----------------------------------------
# started   : 2024-04-12 20:02:54 CDT
# hostname  : pal-achieve-06.(none)
# pid       : 235031
# arguments : '-label' 'session_0' '-console' '//127.0.0.1:44883' '-nowindow' '-style' 'windows' '-data' 'AAABLnicdY/BasJAFEVPKEhxUVz6CaWglELBhYtudFEqFgvdBrVRLJIJzaQFN/6qf5KeTtadYe5783LmvpcMmJ7btiWtq5My4IUFK2bqkncjPPPIAxPueWLLmg8KSrOChoNxzI/5hppI4Mt8bP3oPsgFtbZS+K7pOmWXLjLNlJ7nhlFCc/bJFK6t7Kj4Nr9lzqvD5DYLctEmQftctpSO2ke/HWXvfLdOzYNjdUStVu6/4WIaJPfn3qT70lVy+/Q2/Nff9QtETDHP' '-proj' '/home/vpulav2/Work/Jasper/control_unit/control_unit/sessionLogs/session_0' '-init' '-hidden' '/home/vpulav2/Work/Jasper/control_unit/control_unit/.tmp/.initCmds.tcl' 'FPV_control_unit.tcl'

Any disclosure about the Cadence Design Systems software or its use
model to any third party violates the written Non-Disclosure Agreement
between Cadence Design Systems, Inc. and the customer.

THIS SOFTWARE CONTAINS CONFIDENTIAL INFORMATION AND TRADE SECRETS OF
CADENCE DESIGN SYSTEMS, INC. USE, DISCLOSURE, OR REPRODUCTION IS
PROHIBITED WITHOUT THE PRIOR EXPRESS WRITTEN PERMISSION OF CADENCE
DESIGN SYSTEMS, INC.

Copyright (C) 2000-2022 Cadence Design Systems, Inc. All Rights
Reserved.  Unpublished -- rights reserved under the copyright laws of
the United States.

This product includes software developed by others and redistributed
according to license agreement. See doc/third_party_readme.txt for
further details.

RESTRICTED RIGHTS LEGEND

Use, duplication, or disclosure by the Government is subject to
restrictions as set forth in subparagraph (c) (1) (ii) of the Rights in
Technical Data and Computer Software clause at DFARS 252.227-7013 or
subparagraphs (c) (1) and (2) of Commercial Computer Software -- Restricted
Rights at 48 CFR 52.227-19, as applicable.


                          Cadence Design Systems, Inc.
                          2655 Seely Avenue
                          San Jose, CA 95134
                          Phone: 408.943.1234

For technical assistance visit http://support.cadence.com.

Jasper Apps Analysis Session - /home/vpulav2/Work/Jasper/control_unit/control_unit/sessionLogs/session_0

INFO: successfully checked out licenses "jasper_interactive" and "jasper_fao".
INFO: reading configuration file "/home/vpulav2/.config/cadence/jasper.conf".
% # ----------------------------------------
% #  Copyright (c) 2017 Cadence Design Systems, Inc. All Rights
% #  Reserved.  Unpublished -- rights reserved under the copyright 
% #  laws of the United States.
% # ----------------------------------------
% 
% # Analyze design under verification files
% set ROOT_PATH ./
./
% set RTL_PATH ${ROOT_PATH}
./
% set PROP_PATH ${ROOT_PATH}
./
% 
% analyze -v2k \
  ${RTL_PATH}/control_unit.v
[-- (VERI-1482)] Analyzing Verilog file './/control_unit.v'
% #  ${RTL_PATH}/port_select.v \
#  ${RTL_PATH}/bridge.v \
#  ${RTL_PATH}/egress.v \
#  ${RTL_PATH}/ingress.v \
#  ${RTL_PATH}/top.v
% 
% # Analyze property files
% analyze -sva \
  ${RTL_PATH}/bindings.sva \
  ${RTL_PATH}/property.sva
[-- (VERI-1482)] Analyzing Verilog file '/tools/Cadence/Jasper/jasper_2022.06p002/lib/verilog/packages/std/std.sv' into library 'std'
[-- (VERI-1482)] Analyzing Verilog file './/bindings.sva'
[-- (VERI-1482)] Analyzing Verilog file './/property.sva'
%   
% # Elaborate design and properties
% elaborate -top control_unit
INFO (ISW003): Top module name is "control_unit".
[INFO (HIER-8002)] .//control_unit.v(602): Disabling old hierarchical reference handler
[INFO (VERI-1018)] .//property.sva(3): compiling module 'i_control_unit'
[INFO (VERI-1018)] .//control_unit.v(76): compiling module 'control_unit'
[WARN (VERI-1330)] .//bindings.sva(28): actual bit length 4 differs from formal bit length 1 for port 'state'
[WARN (VERI-1330)] .//bindings.sva(29): actual bit length 4 differs from formal bit length 1 for port 'next_state'
[WARN (VERI-1330)] .//bindings.sva(30): actual bit length 4 differs from formal bit length 1 for port 'rd_count'
[WARN (VERI-1330)] .//bindings.sva(34): actual bit length 2 differs from formal bit length 1 for port 'op_mode'
INFO (INL208): Elaboration synthesis summary:
  Number of synthesized netlists          3 (1 packages)
  Single run mode                         On
  Pipeline                                On (2 pipelined netlists)
  Late hierarchical reference connection  On
  Number of analyzed Verilog modules      3 (3 synthesized)
  Number of analyzed VHDL entities        0 (0 synthesized)
INFO (INL003): Clearing all state information (assumes, stopats, and so forth).
control_unit
[<embedded>] % 
[<embedded>] % # Set up Clocks and Resets
[<embedded>] % clock clk
[<embedded>] % reset rst_n
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "rst_n".
[<embedded>] % 
[<embedded>] % # Get design information to check general complexity
[<embedded>] % get_design_info
Statistics [for instance "control_unit"]
---------------------------
# Flops:         2 (8) (0 property flop bits)
# Latches:       0 (0)
# Gates:         296 (1018)
# Nets:          359
# Ports:         26
# RTL Lines:     2058
# RTL Instances: 2
# Embedded Assumptions: 0
# Embedded Assertions:  4
# Embedded Covers:      4
8
[<embedded>] % 
[<embedded>] % # Prove properties
[<embedded>] % prove -all
Ncustom1: Custom engine code is hT3Ng7hPPfiYQOTDZ3qhYOwGAM51eA+J/FjkM5shLioAsqhgLR4Ft+O1BuKG6ilQ83B9tLXSl+CwjiTMAQA
Bcustom2: Custom engine code is hT3NZbhPDfiY2AbBQnsjfOxn6c+6e6yL+/e8fYmWaKaTqwEA
AMcustom3: Custom engine code is hT3Ng7hP/feYQOTDZ3qhYOwGAM51eA+J/FjkM5shLioAsqhgLR4Ft+O1BuKG6ilQ83B9tLXSmmqwm7g9AQA
INFO (IPF036): Starting proof on task: "<embedded>", 8 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis: phase 2 of 4.
INFO (IRS031): Running reset analysis: phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 3 analyzed.
INFO (IRS018): Reset analysis simulation executed for 2 iterations. Assigned values for 0 of 8 design flops, 0 of 0 design latches, 8 of 8 internal elements.
WARNING (WRS031): 8 of 8 design flop(s) with asynchronous reset condition, but not reset. Run "get_reset_info -x_value -with_reset_pin" to get a list of such flops.
INFO (IRS039): Reset analysis complete.
INFO (IPF031): Settings used for proof thread 0:
    orchestration                 = on (auto)
    time_limit                    = 86400s
    per_property_time_limit       = 1s * 10 ^ scan
    engine_mode                   = auto
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = auto
    proofgrid_mode                = local
    proofgrid_restarts            = 10
AMcustom4: Custom engine code is hT3N1rhP11/52HrFRS21ROp2LOjVTgPvT8L8BGXHgLhaIuqtT4nARFjUqrBL+7pLmaTOzBepZW/Jm8SSrHDybSQtoNiO3y43wk+dEoWlsZizu97Fih6O6lPVG/LpWP5SsUPwlGagLNa1FKEFvwVXyX7//8prySbvSxIHXr5er+z4RAEA
Ncustom5: Custom engine code is hT3OXrhPByJp3TrFSTLhUmMH4KVtJgmTCnNDF46yMXOKY48m4LS5nE7yBzFjA7kDuwO/GhGUpEPiky3p3wmPn3dJZHxFMsafSoObRzSC+tn7sEY0WbTdZ/FV4hL3MYH/b1CIUvXSWR4wqEoVLsmMOD4xIPT4lI1LO6ZCO7PnnWQuLwetnvKlrXx6wCW/A+x+enqslg1YPobi4wEF/EvbzOvcTYdJvl2s4H2yZg2b2ofAVN5WvhWk1HoBAA
ADcustom6: Custom engine code is hT3Nv7hPv1752HrFRa2kROx2f/ECJeZB2AZsLdlO8VwmIuqtT4nIDFXclhg+O+o+DMmQCekbheGk0kK28laA9gaOFDXsQp29J3X615HY1IPHJWd6FUFvCHjO+p1k652b5JJvZlShNpGlGSXAiQe/mEAj6tEBAA
Ncustom7: Custom engine code is hT3NR7hPByFp3TrFSTLhUmMH4KWtJglTyV/c51BHEeZWamnJv767nE6PCak26bd3gf3XGN3rIRheufhDieCJQVISo+gNYUKhiUedBKGtsP/a18svAnlMJZudHxDFwK5ufsyoxsIyiAeSY2oi3tEuoDHr5gw42DFKAG3PqO3CEsl8Azzdt3pl5nGA1Ifv2H02eYsFzWb/nfp8PMb3F0krE/EgBcm8TD9Div8BAA
Tricustom8: Custom engine code is hT3Nu7hP3fiYQADBZnYcglNHp9bfd7EOeniIqP/ji8sGLQu8yhsFO+wxJ+O+R0bU8g/IewXFomyos+viQnWc2xYNYmMqpo3i40O7DaZR7qfp4YqNx26KRvQ/qx0BAA
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "control_unit.v_control_unit.assert_a1_gold" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "control_unit.v_control_unit.assert_a0_gold" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "control_unit.v_control_unit.assert_a2_gold" was proven in 0.00 s.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property "control_unit.v_control_unit.assert_a3_gold" was proven in 0.00 s.
0: Found proofs for 4 properties in preprocessing
0: Using multistage preprocessing
0: Starting reduce
0: Finished reduce in 0.053s
0.0.PRE: Performing Proof Simplification...
0.0.N: clocks: 1, declared: 1, looping: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: Proof Simplification Iteration 1	[0.00 s]
0.0.PRE: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.PRE: The cover property "control_unit.v_control_unit.assert_a1_gold:precondition1" was covered in 1 cycles in 0.00 s.
0.0.PRE: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.PRE: The cover property "control_unit.v_control_unit.assert_a2_gold:precondition1" was covered in 1 cycles in 0.00 s.
0.0.PRE: A trace with 1 cycles was found. [0.01 s]
INFO (IPF047): 0.0.PRE: The cover property "control_unit.v_control_unit.assert_a0_gold:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.PRE: The cover property "control_unit.v_control_unit.assert_a3_gold:precondition1" was covered in 1 cycles in 0.00 s.
0.0.N: Proof Simplification Iteration 2	[0.04 s]
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noDeadEnd" was proven in 0.00 s.
    Use check_assumptions -show -dead_end to show this property in the property table.
0.0.PRE: A proof was found: No trace exists. [0.00 s]
INFO (IPF057): 0.0.PRE: The property ":noConflict" was proven in 0.00 s.
    Use check_assumptions -show to show this property in the property table.
INFO (IPF047): 0.0.PRE: The cover property ":live" was covered in 1 cycles in 0.00 s.
    Use check_assumptions -show -live to show this property in the property table.
0.0.PRE: Proof Simplification completed in 0.14 s
INFO (IPF059): Completed proof on task: "<embedded>" for proof thread 0

==============================================================
SUMMARY
==============================================================
           Properties Considered              : 8
                 assertions                   : 4
                  - proven                    : 4 (100%)
                  - bounded_proven (user)     : 0 (0%)
                  - bounded_proven (auto)     : 0 (0%)
                  - marked_proven             : 0 (0%)
                  - cex                       : 0 (0%)
                  - ar_cex                    : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
                 covers                       : 4
                  - unreachable               : 0 (0%)
                  - bounded_unreachable (user): 0 (0%)
                  - covered                   : 4 (100%)
                  - ar_covered                : 0 (0%)
                  - undetermined              : 0 (0%)
                  - unknown                   : 0 (0%)
                  - error                     : 0 (0%)
determined
[<embedded>] % 
[<embedded>] % # Report proof results
[<embedded>] % report

==============================================================
    Jasper Verification Results
==============================================================
    2022.06p002 64 bits for Linux64 3.10.0-1160.21.1.el7.x86_64
    Host Name: pal-achieve-06.uic.edu
    User Name: vpulav2
    Printed on: Friday, Apr12, 2024 08:02:59 PM CDT
    Working Directory: /home/vpulav2/Work/Jasper/control_unit


==============================================================
RESULTS
==============================================================

---------------------------------------------------------------------------------------------------------------------
       Name                                                         |    Result    |  Engine  |  Bound  |  Time    
---------------------------------------------------------------------------------------------------------------------

---[ <embedded> ]----------------------------------------------------------------------------------------------------
[1]   control_unit.v_control_unit.assert_a1_gold                         proven          PRE    Infinite    0.000 s      
[2]   control_unit.v_control_unit.assert_a1_gold:precondition1           covered         PRE           1    0.000 s      
[3]   control_unit.v_control_unit.assert_a0_gold                         proven          PRE    Infinite    0.000 s      
[4]   control_unit.v_control_unit.assert_a0_gold:precondition1           covered         PRE           1    0.000 s      
[5]   control_unit.v_control_unit.assert_a2_gold                         proven          PRE    Infinite    0.000 s      
[6]   control_unit.v_control_unit.assert_a2_gold:precondition1           covered         PRE           1    0.000 s      
[7]   control_unit.v_control_unit.assert_a3_gold                         proven          PRE    Infinite    0.000 s      
[8]   control_unit.v_control_unit.assert_a3_gold:precondition1           covered         PRE           1    0.000 s      
[<embedded>] % 
[<embedded>] % exit
INFO (IPL005): Received request to exit from the console.
INFO (IPL014): Waiting for the Tcl-thread to exit.
INFO: Waiting for proof threads to stop...
INFO: Proof threads stopped.
INFO (IPL018): The peak resident set memory use for this session was 0.422 GB.
INFO (IPL015): The Tcl-thread exited with status 0.
INFO (IPL016): Exiting the analysis session with status 0.
