.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* USB_arb_int */
.set USB_arb_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USB_arb_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USB_arb_int__INTC_MASK, 0x400000
.set USB_arb_int__INTC_NUMBER, 22
.set USB_arb_int__INTC_PRIOR_NUM, 7
.set USB_arb_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_22
.set USB_arb_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USB_arb_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USB_bus_reset */
.set USB_bus_reset__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USB_bus_reset__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USB_bus_reset__INTC_MASK, 0x800000
.set USB_bus_reset__INTC_NUMBER, 23
.set USB_bus_reset__INTC_PRIOR_NUM, 7
.set USB_bus_reset__INTC_PRIOR_REG, CYREG_NVIC_PRI_23
.set USB_bus_reset__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USB_bus_reset__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USB_Dm */
.set USB_Dm__0__INTTYPE, CYREG_PICU15_INTTYPE7
.set USB_Dm__0__MASK, 0x80
.set USB_Dm__0__PC, CYREG_IO_PC_PRT15_7_6_PC1
.set USB_Dm__0__PORT, 15
.set USB_Dm__0__SHIFT, 7
.set USB_Dm__AG, CYREG_PRT15_AG
.set USB_Dm__AMUX, CYREG_PRT15_AMUX
.set USB_Dm__BIE, CYREG_PRT15_BIE
.set USB_Dm__BIT_MASK, CYREG_PRT15_BIT_MASK
.set USB_Dm__BYP, CYREG_PRT15_BYP
.set USB_Dm__CTL, CYREG_PRT15_CTL
.set USB_Dm__DM0, CYREG_PRT15_DM0
.set USB_Dm__DM1, CYREG_PRT15_DM1
.set USB_Dm__DM2, CYREG_PRT15_DM2
.set USB_Dm__DR, CYREG_PRT15_DR
.set USB_Dm__INP_DIS, CYREG_PRT15_INP_DIS
.set USB_Dm__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set USB_Dm__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set USB_Dm__LCD_EN, CYREG_PRT15_LCD_EN
.set USB_Dm__MASK, 0x80
.set USB_Dm__PORT, 15
.set USB_Dm__PRT, CYREG_PRT15_PRT
.set USB_Dm__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set USB_Dm__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set USB_Dm__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set USB_Dm__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set USB_Dm__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set USB_Dm__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set USB_Dm__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set USB_Dm__PS, CYREG_PRT15_PS
.set USB_Dm__SHIFT, 7
.set USB_Dm__SLW, CYREG_PRT15_SLW

/* USB_Dp */
.set USB_Dp__0__INTTYPE, CYREG_PICU15_INTTYPE6
.set USB_Dp__0__MASK, 0x40
.set USB_Dp__0__PC, CYREG_IO_PC_PRT15_7_6_PC0
.set USB_Dp__0__PORT, 15
.set USB_Dp__0__SHIFT, 6
.set USB_Dp__AG, CYREG_PRT15_AG
.set USB_Dp__AMUX, CYREG_PRT15_AMUX
.set USB_Dp__BIE, CYREG_PRT15_BIE
.set USB_Dp__BIT_MASK, CYREG_PRT15_BIT_MASK
.set USB_Dp__BYP, CYREG_PRT15_BYP
.set USB_Dp__CTL, CYREG_PRT15_CTL
.set USB_Dp__DM0, CYREG_PRT15_DM0
.set USB_Dp__DM1, CYREG_PRT15_DM1
.set USB_Dp__DM2, CYREG_PRT15_DM2
.set USB_Dp__DR, CYREG_PRT15_DR
.set USB_Dp__INP_DIS, CYREG_PRT15_INP_DIS
.set USB_Dp__INTSTAT, CYREG_PICU15_INTSTAT
.set USB_Dp__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set USB_Dp__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set USB_Dp__LCD_EN, CYREG_PRT15_LCD_EN
.set USB_Dp__MASK, 0x40
.set USB_Dp__PORT, 15
.set USB_Dp__PRT, CYREG_PRT15_PRT
.set USB_Dp__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set USB_Dp__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set USB_Dp__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set USB_Dp__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set USB_Dp__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set USB_Dp__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set USB_Dp__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set USB_Dp__PS, CYREG_PRT15_PS
.set USB_Dp__SHIFT, 6
.set USB_Dp__SLW, CYREG_PRT15_SLW
.set USB_Dp__SNAP, CYREG_PICU_15_SNAP_15

/* USB_dp_int */
.set USB_dp_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USB_dp_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USB_dp_int__INTC_MASK, 0x1000
.set USB_dp_int__INTC_NUMBER, 12
.set USB_dp_int__INTC_PRIOR_NUM, 7
.set USB_dp_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_12
.set USB_dp_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USB_dp_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USB_ep_0 */
.set USB_ep_0__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USB_ep_0__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USB_ep_0__INTC_MASK, 0x1000000
.set USB_ep_0__INTC_NUMBER, 24
.set USB_ep_0__INTC_PRIOR_NUM, 7
.set USB_ep_0__INTC_PRIOR_REG, CYREG_NVIC_PRI_24
.set USB_ep_0__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USB_ep_0__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USB_ep_1 */
.set USB_ep_1__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USB_ep_1__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USB_ep_1__INTC_MASK, 0x100
.set USB_ep_1__INTC_NUMBER, 8
.set USB_ep_1__INTC_PRIOR_NUM, 7
.set USB_ep_1__INTC_PRIOR_REG, CYREG_NVIC_PRI_8
.set USB_ep_1__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USB_ep_1__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USB_ep_2 */
.set USB_ep_2__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USB_ep_2__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USB_ep_2__INTC_MASK, 0x200
.set USB_ep_2__INTC_NUMBER, 9
.set USB_ep_2__INTC_PRIOR_NUM, 7
.set USB_ep_2__INTC_PRIOR_REG, CYREG_NVIC_PRI_9
.set USB_ep_2__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USB_ep_2__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USB_sof_int */
.set USB_sof_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USB_sof_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USB_sof_int__INTC_MASK, 0x200000
.set USB_sof_int__INTC_NUMBER, 21
.set USB_sof_int__INTC_PRIOR_NUM, 7
.set USB_sof_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_21
.set USB_sof_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USB_sof_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USB_USB */
.set USB_USB__ARB_CFG, CYREG_USB_ARB_CFG
.set USB_USB__ARB_EP1_CFG, CYREG_USB_ARB_EP1_CFG
.set USB_USB__ARB_EP1_INT_EN, CYREG_USB_ARB_EP1_INT_EN
.set USB_USB__ARB_EP1_SR, CYREG_USB_ARB_EP1_SR
.set USB_USB__ARB_EP2_CFG, CYREG_USB_ARB_EP2_CFG
.set USB_USB__ARB_EP2_INT_EN, CYREG_USB_ARB_EP2_INT_EN
.set USB_USB__ARB_EP2_SR, CYREG_USB_ARB_EP2_SR
.set USB_USB__ARB_EP3_CFG, CYREG_USB_ARB_EP3_CFG
.set USB_USB__ARB_EP3_INT_EN, CYREG_USB_ARB_EP3_INT_EN
.set USB_USB__ARB_EP3_SR, CYREG_USB_ARB_EP3_SR
.set USB_USB__ARB_EP4_CFG, CYREG_USB_ARB_EP4_CFG
.set USB_USB__ARB_EP4_INT_EN, CYREG_USB_ARB_EP4_INT_EN
.set USB_USB__ARB_EP4_SR, CYREG_USB_ARB_EP4_SR
.set USB_USB__ARB_EP5_CFG, CYREG_USB_ARB_EP5_CFG
.set USB_USB__ARB_EP5_INT_EN, CYREG_USB_ARB_EP5_INT_EN
.set USB_USB__ARB_EP5_SR, CYREG_USB_ARB_EP5_SR
.set USB_USB__ARB_EP6_CFG, CYREG_USB_ARB_EP6_CFG
.set USB_USB__ARB_EP6_INT_EN, CYREG_USB_ARB_EP6_INT_EN
.set USB_USB__ARB_EP6_SR, CYREG_USB_ARB_EP6_SR
.set USB_USB__ARB_EP7_CFG, CYREG_USB_ARB_EP7_CFG
.set USB_USB__ARB_EP7_INT_EN, CYREG_USB_ARB_EP7_INT_EN
.set USB_USB__ARB_EP7_SR, CYREG_USB_ARB_EP7_SR
.set USB_USB__ARB_EP8_CFG, CYREG_USB_ARB_EP8_CFG
.set USB_USB__ARB_EP8_INT_EN, CYREG_USB_ARB_EP8_INT_EN
.set USB_USB__ARB_EP8_SR, CYREG_USB_ARB_EP8_SR
.set USB_USB__ARB_INT_EN, CYREG_USB_ARB_INT_EN
.set USB_USB__ARB_INT_SR, CYREG_USB_ARB_INT_SR
.set USB_USB__ARB_RW1_DR, CYREG_USB_ARB_RW1_DR
.set USB_USB__ARB_RW1_RA, CYREG_USB_ARB_RW1_RA
.set USB_USB__ARB_RW1_RA_MSB, CYREG_USB_ARB_RW1_RA_MSB
.set USB_USB__ARB_RW1_WA, CYREG_USB_ARB_RW1_WA
.set USB_USB__ARB_RW1_WA_MSB, CYREG_USB_ARB_RW1_WA_MSB
.set USB_USB__ARB_RW2_DR, CYREG_USB_ARB_RW2_DR
.set USB_USB__ARB_RW2_RA, CYREG_USB_ARB_RW2_RA
.set USB_USB__ARB_RW2_RA_MSB, CYREG_USB_ARB_RW2_RA_MSB
.set USB_USB__ARB_RW2_WA, CYREG_USB_ARB_RW2_WA
.set USB_USB__ARB_RW2_WA_MSB, CYREG_USB_ARB_RW2_WA_MSB
.set USB_USB__ARB_RW3_DR, CYREG_USB_ARB_RW3_DR
.set USB_USB__ARB_RW3_RA, CYREG_USB_ARB_RW3_RA
.set USB_USB__ARB_RW3_RA_MSB, CYREG_USB_ARB_RW3_RA_MSB
.set USB_USB__ARB_RW3_WA, CYREG_USB_ARB_RW3_WA
.set USB_USB__ARB_RW3_WA_MSB, CYREG_USB_ARB_RW3_WA_MSB
.set USB_USB__ARB_RW4_DR, CYREG_USB_ARB_RW4_DR
.set USB_USB__ARB_RW4_RA, CYREG_USB_ARB_RW4_RA
.set USB_USB__ARB_RW4_RA_MSB, CYREG_USB_ARB_RW4_RA_MSB
.set USB_USB__ARB_RW4_WA, CYREG_USB_ARB_RW4_WA
.set USB_USB__ARB_RW4_WA_MSB, CYREG_USB_ARB_RW4_WA_MSB
.set USB_USB__ARB_RW5_DR, CYREG_USB_ARB_RW5_DR
.set USB_USB__ARB_RW5_RA, CYREG_USB_ARB_RW5_RA
.set USB_USB__ARB_RW5_RA_MSB, CYREG_USB_ARB_RW5_RA_MSB
.set USB_USB__ARB_RW5_WA, CYREG_USB_ARB_RW5_WA
.set USB_USB__ARB_RW5_WA_MSB, CYREG_USB_ARB_RW5_WA_MSB
.set USB_USB__ARB_RW6_DR, CYREG_USB_ARB_RW6_DR
.set USB_USB__ARB_RW6_RA, CYREG_USB_ARB_RW6_RA
.set USB_USB__ARB_RW6_RA_MSB, CYREG_USB_ARB_RW6_RA_MSB
.set USB_USB__ARB_RW6_WA, CYREG_USB_ARB_RW6_WA
.set USB_USB__ARB_RW6_WA_MSB, CYREG_USB_ARB_RW6_WA_MSB
.set USB_USB__ARB_RW7_DR, CYREG_USB_ARB_RW7_DR
.set USB_USB__ARB_RW7_RA, CYREG_USB_ARB_RW7_RA
.set USB_USB__ARB_RW7_RA_MSB, CYREG_USB_ARB_RW7_RA_MSB
.set USB_USB__ARB_RW7_WA, CYREG_USB_ARB_RW7_WA
.set USB_USB__ARB_RW7_WA_MSB, CYREG_USB_ARB_RW7_WA_MSB
.set USB_USB__ARB_RW8_DR, CYREG_USB_ARB_RW8_DR
.set USB_USB__ARB_RW8_RA, CYREG_USB_ARB_RW8_RA
.set USB_USB__ARB_RW8_RA_MSB, CYREG_USB_ARB_RW8_RA_MSB
.set USB_USB__ARB_RW8_WA, CYREG_USB_ARB_RW8_WA
.set USB_USB__ARB_RW8_WA_MSB, CYREG_USB_ARB_RW8_WA_MSB
.set USB_USB__BUF_SIZE, CYREG_USB_BUF_SIZE
.set USB_USB__BUS_RST_CNT, CYREG_USB_BUS_RST_CNT
.set USB_USB__CR0, CYREG_USB_CR0
.set USB_USB__CR1, CYREG_USB_CR1
.set USB_USB__CWA, CYREG_USB_CWA
.set USB_USB__CWA_MSB, CYREG_USB_CWA_MSB
.set USB_USB__DMA_THRES, CYREG_USB_DMA_THRES
.set USB_USB__DMA_THRES_MSB, CYREG_USB_DMA_THRES_MSB
.set USB_USB__DYN_RECONFIG, CYREG_USB_DYN_RECONFIG
.set USB_USB__EP_ACTIVE, CYREG_USB_EP_ACTIVE
.set USB_USB__EP_TYPE, CYREG_USB_EP_TYPE
.set USB_USB__EP0_CNT, CYREG_USB_EP0_CNT
.set USB_USB__EP0_CR, CYREG_USB_EP0_CR
.set USB_USB__EP0_DR0, CYREG_USB_EP0_DR0
.set USB_USB__EP0_DR1, CYREG_USB_EP0_DR1
.set USB_USB__EP0_DR2, CYREG_USB_EP0_DR2
.set USB_USB__EP0_DR3, CYREG_USB_EP0_DR3
.set USB_USB__EP0_DR4, CYREG_USB_EP0_DR4
.set USB_USB__EP0_DR5, CYREG_USB_EP0_DR5
.set USB_USB__EP0_DR6, CYREG_USB_EP0_DR6
.set USB_USB__EP0_DR7, CYREG_USB_EP0_DR7
.set USB_USB__MEM_DATA, CYREG_USB_MEM_DATA_MBASE
.set USB_USB__PM_ACT_CFG, CYREG_PM_ACT_CFG5
.set USB_USB__PM_ACT_MSK, 0x01
.set USB_USB__PM_STBY_CFG, CYREG_PM_STBY_CFG5
.set USB_USB__PM_STBY_MSK, 0x01
.set USB_USB__SIE_EP_INT_EN, CYREG_USB_SIE_EP_INT_EN
.set USB_USB__SIE_EP_INT_SR, CYREG_USB_SIE_EP_INT_SR
.set USB_USB__SIE_EP1_CNT0, CYREG_USB_SIE_EP1_CNT0
.set USB_USB__SIE_EP1_CNT1, CYREG_USB_SIE_EP1_CNT1
.set USB_USB__SIE_EP1_CR0, CYREG_USB_SIE_EP1_CR0
.set USB_USB__SIE_EP2_CNT0, CYREG_USB_SIE_EP2_CNT0
.set USB_USB__SIE_EP2_CNT1, CYREG_USB_SIE_EP2_CNT1
.set USB_USB__SIE_EP2_CR0, CYREG_USB_SIE_EP2_CR0
.set USB_USB__SIE_EP3_CNT0, CYREG_USB_SIE_EP3_CNT0
.set USB_USB__SIE_EP3_CNT1, CYREG_USB_SIE_EP3_CNT1
.set USB_USB__SIE_EP3_CR0, CYREG_USB_SIE_EP3_CR0
.set USB_USB__SIE_EP4_CNT0, CYREG_USB_SIE_EP4_CNT0
.set USB_USB__SIE_EP4_CNT1, CYREG_USB_SIE_EP4_CNT1
.set USB_USB__SIE_EP4_CR0, CYREG_USB_SIE_EP4_CR0
.set USB_USB__SIE_EP5_CNT0, CYREG_USB_SIE_EP5_CNT0
.set USB_USB__SIE_EP5_CNT1, CYREG_USB_SIE_EP5_CNT1
.set USB_USB__SIE_EP5_CR0, CYREG_USB_SIE_EP5_CR0
.set USB_USB__SIE_EP6_CNT0, CYREG_USB_SIE_EP6_CNT0
.set USB_USB__SIE_EP6_CNT1, CYREG_USB_SIE_EP6_CNT1
.set USB_USB__SIE_EP6_CR0, CYREG_USB_SIE_EP6_CR0
.set USB_USB__SIE_EP7_CNT0, CYREG_USB_SIE_EP7_CNT0
.set USB_USB__SIE_EP7_CNT1, CYREG_USB_SIE_EP7_CNT1
.set USB_USB__SIE_EP7_CR0, CYREG_USB_SIE_EP7_CR0
.set USB_USB__SIE_EP8_CNT0, CYREG_USB_SIE_EP8_CNT0
.set USB_USB__SIE_EP8_CNT1, CYREG_USB_SIE_EP8_CNT1
.set USB_USB__SIE_EP8_CR0, CYREG_USB_SIE_EP8_CR0
.set USB_USB__SOF0, CYREG_USB_SOF0
.set USB_USB__SOF1, CYREG_USB_SOF1
.set USB_USB__USB_CLK_EN, CYREG_USB_USB_CLK_EN
.set USB_USB__USBIO_CR0, CYREG_USB_USBIO_CR0
.set USB_USB__USBIO_CR1, CYREG_USB_USBIO_CR1

/* UART_BUART */
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B0_UDB04_05_A0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B0_UDB04_05_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B0_UDB04_05_D0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B0_UDB04_05_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B0_UDB04_05_F0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B0_UDB04_05_F1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B0_UDB04_A0_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B0_UDB04_A0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B0_UDB04_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B0_UDB04_D0_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B0_UDB04_D0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B0_UDB04_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B0_UDB04_F0_F1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B0_UDB04_F0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B0_UDB04_F1
.set UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB07_08_A0
.set UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB07_08_A1
.set UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB07_08_D0
.set UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB07_08_D1
.set UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB07_08_F0
.set UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB07_08_F1
.set UART_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B1_UDB07_A0_A1
.set UART_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B1_UDB07_A0
.set UART_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B1_UDB07_A1
.set UART_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B1_UDB07_D0_D1
.set UART_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B1_UDB07_D0
.set UART_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B1_UDB07_D1
.set UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set UART_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B1_UDB07_F0_F1
.set UART_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B1_UDB07_F0
.set UART_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B1_UDB07_F1
.set UART_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_BUART_sTX_TxSts__0__POS, 0
.set UART_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_BUART_sTX_TxSts__1__POS, 1
.set UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set UART_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B1_UDB07_08_ST
.set UART_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_BUART_sTX_TxSts__2__POS, 2
.set UART_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_BUART_sTX_TxSts__3__POS, 3
.set UART_BUART_sTX_TxSts__MASK, 0x0F
.set UART_BUART_sTX_TxSts__MASK_REG, CYREG_B1_UDB07_MSK
.set UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set UART_BUART_sTX_TxSts__STATUS_REG, CYREG_B1_UDB07_ST

/* SCL_1 */
.set SCL_1__0__INTTYPE, CYREG_PICU12_INTTYPE0
.set SCL_1__0__MASK, 0x01
.set SCL_1__0__PC, CYREG_PRT12_PC0
.set SCL_1__0__PORT, 12
.set SCL_1__0__SHIFT, 0
.set SCL_1__AG, CYREG_PRT12_AG
.set SCL_1__BIE, CYREG_PRT12_BIE
.set SCL_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set SCL_1__BYP, CYREG_PRT12_BYP
.set SCL_1__DM0, CYREG_PRT12_DM0
.set SCL_1__DM1, CYREG_PRT12_DM1
.set SCL_1__DM2, CYREG_PRT12_DM2
.set SCL_1__DR, CYREG_PRT12_DR
.set SCL_1__INP_DIS, CYREG_PRT12_INP_DIS
.set SCL_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set SCL_1__MASK, 0x01
.set SCL_1__PORT, 12
.set SCL_1__PRT, CYREG_PRT12_PRT
.set SCL_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set SCL_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set SCL_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set SCL_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set SCL_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set SCL_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set SCL_1__PS, CYREG_PRT12_PS
.set SCL_1__SHIFT, 0
.set SCL_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set SCL_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set SCL_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set SCL_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set SCL_1__SLW, CYREG_PRT12_SLW

/* SDA_1 */
.set SDA_1__0__INTTYPE, CYREG_PICU12_INTTYPE1
.set SDA_1__0__MASK, 0x02
.set SDA_1__0__PC, CYREG_PRT12_PC1
.set SDA_1__0__PORT, 12
.set SDA_1__0__SHIFT, 1
.set SDA_1__AG, CYREG_PRT12_AG
.set SDA_1__BIE, CYREG_PRT12_BIE
.set SDA_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set SDA_1__BYP, CYREG_PRT12_BYP
.set SDA_1__DM0, CYREG_PRT12_DM0
.set SDA_1__DM1, CYREG_PRT12_DM1
.set SDA_1__DM2, CYREG_PRT12_DM2
.set SDA_1__DR, CYREG_PRT12_DR
.set SDA_1__INP_DIS, CYREG_PRT12_INP_DIS
.set SDA_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set SDA_1__MASK, 0x02
.set SDA_1__PORT, 12
.set SDA_1__PRT, CYREG_PRT12_PRT
.set SDA_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set SDA_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set SDA_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set SDA_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set SDA_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set SDA_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set SDA_1__PS, CYREG_PRT12_PS
.set SDA_1__SHIFT, 1
.set SDA_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set SDA_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set SDA_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set SDA_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set SDA_1__SLW, CYREG_PRT12_SLW

/* isr_1 */
.set isr_1__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_1__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_1__INTC_MASK, 0x400
.set isr_1__INTC_NUMBER, 10
.set isr_1__INTC_PRIOR_NUM, 7
.set isr_1__INTC_PRIOR_REG, CYREG_NVIC_PRI_10
.set isr_1__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_1__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* MIC_IN */
.set MIC_IN__0__INTTYPE, CYREG_PICU2_INTTYPE6
.set MIC_IN__0__MASK, 0x40
.set MIC_IN__0__PC, CYREG_PRT2_PC6
.set MIC_IN__0__PORT, 2
.set MIC_IN__0__SHIFT, 6
.set MIC_IN__AG, CYREG_PRT2_AG
.set MIC_IN__AMUX, CYREG_PRT2_AMUX
.set MIC_IN__BIE, CYREG_PRT2_BIE
.set MIC_IN__BIT_MASK, CYREG_PRT2_BIT_MASK
.set MIC_IN__BYP, CYREG_PRT2_BYP
.set MIC_IN__CTL, CYREG_PRT2_CTL
.set MIC_IN__DM0, CYREG_PRT2_DM0
.set MIC_IN__DM1, CYREG_PRT2_DM1
.set MIC_IN__DM2, CYREG_PRT2_DM2
.set MIC_IN__DR, CYREG_PRT2_DR
.set MIC_IN__INP_DIS, CYREG_PRT2_INP_DIS
.set MIC_IN__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set MIC_IN__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set MIC_IN__LCD_EN, CYREG_PRT2_LCD_EN
.set MIC_IN__MASK, 0x40
.set MIC_IN__PORT, 2
.set MIC_IN__PRT, CYREG_PRT2_PRT
.set MIC_IN__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set MIC_IN__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set MIC_IN__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set MIC_IN__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set MIC_IN__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set MIC_IN__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set MIC_IN__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set MIC_IN__PS, CYREG_PRT2_PS
.set MIC_IN__SHIFT, 6
.set MIC_IN__SLW, CYREG_PRT2_SLW

/* UI_ADC_bSAR_SEQ */
.set UI_ADC_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set UI_ADC_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set UI_ADC_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set UI_ADC_bSAR_SEQ_ChannelCounter__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB09_10_CTL
.set UI_ADC_bSAR_SEQ_ChannelCounter__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB09_10_CTL
.set UI_ADC_bSAR_SEQ_ChannelCounter__16BIT_MASK_MASK_REG, CYREG_B1_UDB09_10_MSK
.set UI_ADC_bSAR_SEQ_ChannelCounter__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set UI_ADC_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB09_10_MSK
.set UI_ADC_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB09_10_MSK
.set UI_ADC_bSAR_SEQ_ChannelCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set UI_ADC_bSAR_SEQ_ChannelCounter__CONTROL_REG, CYREG_B1_UDB09_CTL
.set UI_ADC_bSAR_SEQ_ChannelCounter__CONTROL_ST_REG, CYREG_B1_UDB09_ST_CTL
.set UI_ADC_bSAR_SEQ_ChannelCounter__COUNT_REG, CYREG_B1_UDB09_CTL
.set UI_ADC_bSAR_SEQ_ChannelCounter__COUNT_ST_REG, CYREG_B1_UDB09_ST_CTL
.set UI_ADC_bSAR_SEQ_ChannelCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set UI_ADC_bSAR_SEQ_ChannelCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set UI_ADC_bSAR_SEQ_ChannelCounter__PERIOD_REG, CYREG_B1_UDB09_MSK
.set UI_ADC_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB09_10_ACTL
.set UI_ADC_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_REG, CYREG_B1_UDB09_10_ST
.set UI_ADC_bSAR_SEQ_ChannelCounter_ST__MASK_REG, CYREG_B1_UDB09_MSK
.set UI_ADC_bSAR_SEQ_ChannelCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set UI_ADC_bSAR_SEQ_ChannelCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB09_MSK_ACTL
.set UI_ADC_bSAR_SEQ_ChannelCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB09_ACTL
.set UI_ADC_bSAR_SEQ_ChannelCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB09_ST_CTL
.set UI_ADC_bSAR_SEQ_ChannelCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB09_ST_CTL
.set UI_ADC_bSAR_SEQ_ChannelCounter_ST__STATUS_REG, CYREG_B1_UDB09_ST
.set UI_ADC_bSAR_SEQ_CtrlReg__0__MASK, 0x01
.set UI_ADC_bSAR_SEQ_CtrlReg__0__POS, 0
.set UI_ADC_bSAR_SEQ_CtrlReg__1__MASK, 0x02
.set UI_ADC_bSAR_SEQ_CtrlReg__1__POS, 1
.set UI_ADC_bSAR_SEQ_CtrlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB09_10_ACTL
.set UI_ADC_bSAR_SEQ_CtrlReg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB09_10_CTL
.set UI_ADC_bSAR_SEQ_CtrlReg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB09_10_CTL
.set UI_ADC_bSAR_SEQ_CtrlReg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB09_10_CTL
.set UI_ADC_bSAR_SEQ_CtrlReg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB09_10_CTL
.set UI_ADC_bSAR_SEQ_CtrlReg__16BIT_MASK_MASK_REG, CYREG_B0_UDB09_10_MSK
.set UI_ADC_bSAR_SEQ_CtrlReg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB09_10_MSK
.set UI_ADC_bSAR_SEQ_CtrlReg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB09_10_MSK
.set UI_ADC_bSAR_SEQ_CtrlReg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB09_10_MSK
.set UI_ADC_bSAR_SEQ_CtrlReg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB09_ACTL
.set UI_ADC_bSAR_SEQ_CtrlReg__CONTROL_REG, CYREG_B0_UDB09_CTL
.set UI_ADC_bSAR_SEQ_CtrlReg__CONTROL_ST_REG, CYREG_B0_UDB09_ST_CTL
.set UI_ADC_bSAR_SEQ_CtrlReg__COUNT_REG, CYREG_B0_UDB09_CTL
.set UI_ADC_bSAR_SEQ_CtrlReg__COUNT_ST_REG, CYREG_B0_UDB09_ST_CTL
.set UI_ADC_bSAR_SEQ_CtrlReg__MASK, 0x03
.set UI_ADC_bSAR_SEQ_CtrlReg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set UI_ADC_bSAR_SEQ_CtrlReg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB09_MSK_ACTL
.set UI_ADC_bSAR_SEQ_CtrlReg__PERIOD_REG, CYREG_B0_UDB09_MSK
.set UI_ADC_bSAR_SEQ_EOCSts__0__MASK, 0x01
.set UI_ADC_bSAR_SEQ_EOCSts__0__POS, 0
.set UI_ADC_bSAR_SEQ_EOCSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set UI_ADC_bSAR_SEQ_EOCSts__16BIT_STATUS_REG, CYREG_B0_UDB14_15_ST
.set UI_ADC_bSAR_SEQ_EOCSts__MASK, 0x01
.set UI_ADC_bSAR_SEQ_EOCSts__MASK_REG, CYREG_B0_UDB14_MSK
.set UI_ADC_bSAR_SEQ_EOCSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set UI_ADC_bSAR_SEQ_EOCSts__STATUS_REG, CYREG_B0_UDB14_ST

/* UI_ADC_FinalBuf */
.set UI_ADC_FinalBuf__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set UI_ADC_FinalBuf__DRQ_NUMBER, 0
.set UI_ADC_FinalBuf__NUMBEROF_TDS, 0
.set UI_ADC_FinalBuf__PRIORITY, 2
.set UI_ADC_FinalBuf__TERMIN_EN, 0
.set UI_ADC_FinalBuf__TERMIN_SEL, 0
.set UI_ADC_FinalBuf__TERMOUT0_EN, 1
.set UI_ADC_FinalBuf__TERMOUT0_SEL, 0
.set UI_ADC_FinalBuf__TERMOUT1_EN, 0
.set UI_ADC_FinalBuf__TERMOUT1_SEL, 0

/* UI_ADC_IntClock */
.set UI_ADC_IntClock__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set UI_ADC_IntClock__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set UI_ADC_IntClock__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set UI_ADC_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UI_ADC_IntClock__INDEX, 0x01
.set UI_ADC_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UI_ADC_IntClock__PM_ACT_MSK, 0x02
.set UI_ADC_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UI_ADC_IntClock__PM_STBY_MSK, 0x02

/* UI_ADC_IRQ */
.set UI_ADC_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set UI_ADC_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set UI_ADC_IRQ__INTC_MASK, 0x80
.set UI_ADC_IRQ__INTC_NUMBER, 7
.set UI_ADC_IRQ__INTC_PRIOR_NUM, 7
.set UI_ADC_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_7
.set UI_ADC_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set UI_ADC_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* UI_ADC_SAR_ADC_SAR */
.set UI_ADC_SAR_ADC_SAR__CLK, CYREG_SAR0_CLK
.set UI_ADC_SAR_ADC_SAR__CSR0, CYREG_SAR0_CSR0
.set UI_ADC_SAR_ADC_SAR__CSR1, CYREG_SAR0_CSR1
.set UI_ADC_SAR_ADC_SAR__CSR2, CYREG_SAR0_CSR2
.set UI_ADC_SAR_ADC_SAR__CSR3, CYREG_SAR0_CSR3
.set UI_ADC_SAR_ADC_SAR__CSR4, CYREG_SAR0_CSR4
.set UI_ADC_SAR_ADC_SAR__CSR5, CYREG_SAR0_CSR5
.set UI_ADC_SAR_ADC_SAR__CSR6, CYREG_SAR0_CSR6
.set UI_ADC_SAR_ADC_SAR__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set UI_ADC_SAR_ADC_SAR__PM_ACT_MSK, 0x01
.set UI_ADC_SAR_ADC_SAR__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set UI_ADC_SAR_ADC_SAR__PM_STBY_MSK, 0x01
.set UI_ADC_SAR_ADC_SAR__SW0, CYREG_SAR0_SW0
.set UI_ADC_SAR_ADC_SAR__SW2, CYREG_SAR0_SW2
.set UI_ADC_SAR_ADC_SAR__SW3, CYREG_SAR0_SW3
.set UI_ADC_SAR_ADC_SAR__SW4, CYREG_SAR0_SW4
.set UI_ADC_SAR_ADC_SAR__SW6, CYREG_SAR0_SW6
.set UI_ADC_SAR_ADC_SAR__TR0, CYREG_SAR0_TR0
.set UI_ADC_SAR_ADC_SAR__WRK0, CYREG_SAR0_WRK0
.set UI_ADC_SAR_ADC_SAR__WRK1, CYREG_SAR0_WRK1

/* UI_ADC_TempBuf */
.set UI_ADC_TempBuf__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set UI_ADC_TempBuf__DRQ_NUMBER, 1
.set UI_ADC_TempBuf__NUMBEROF_TDS, 0
.set UI_ADC_TempBuf__PRIORITY, 2
.set UI_ADC_TempBuf__TERMIN_EN, 0
.set UI_ADC_TempBuf__TERMIN_SEL, 0
.set UI_ADC_TempBuf__TERMOUT0_EN, 1
.set UI_ADC_TempBuf__TERMOUT0_SEL, 1
.set UI_ADC_TempBuf__TERMOUT1_EN, 0
.set UI_ADC_TempBuf__TERMOUT1_SEL, 0

/* UI_isr */
.set UI_isr__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set UI_isr__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set UI_isr__INTC_MASK, 0x02
.set UI_isr__INTC_NUMBER, 1
.set UI_isr__INTC_PRIOR_NUM, 7
.set UI_isr__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set UI_isr__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set UI_isr__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Clock_1 */
.set Clock_1__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set Clock_1__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set Clock_1__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set Clock_1__CFG2_SRC_SEL_MASK, 0x07
.set Clock_1__INDEX, 0x02
.set Clock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_1__PM_ACT_MSK, 0x04
.set Clock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_1__PM_STBY_MSK, 0x04

/* MIC_GND */
.set MIC_GND__0__INTTYPE, CYREG_PICU2_INTTYPE5
.set MIC_GND__0__MASK, 0x20
.set MIC_GND__0__PC, CYREG_PRT2_PC5
.set MIC_GND__0__PORT, 2
.set MIC_GND__0__SHIFT, 5
.set MIC_GND__AG, CYREG_PRT2_AG
.set MIC_GND__AMUX, CYREG_PRT2_AMUX
.set MIC_GND__BIE, CYREG_PRT2_BIE
.set MIC_GND__BIT_MASK, CYREG_PRT2_BIT_MASK
.set MIC_GND__BYP, CYREG_PRT2_BYP
.set MIC_GND__CTL, CYREG_PRT2_CTL
.set MIC_GND__DM0, CYREG_PRT2_DM0
.set MIC_GND__DM1, CYREG_PRT2_DM1
.set MIC_GND__DM2, CYREG_PRT2_DM2
.set MIC_GND__DR, CYREG_PRT2_DR
.set MIC_GND__INP_DIS, CYREG_PRT2_INP_DIS
.set MIC_GND__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set MIC_GND__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set MIC_GND__LCD_EN, CYREG_PRT2_LCD_EN
.set MIC_GND__MASK, 0x20
.set MIC_GND__PORT, 2
.set MIC_GND__PRT, CYREG_PRT2_PRT
.set MIC_GND__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set MIC_GND__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set MIC_GND__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set MIC_GND__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set MIC_GND__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set MIC_GND__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set MIC_GND__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set MIC_GND__PS, CYREG_PRT2_PS
.set MIC_GND__SHIFT, 5
.set MIC_GND__SLW, CYREG_PRT2_SLW

/* Timer_1_TimerUDB */
.set Timer_1_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set Timer_1_TimerUDB_rstSts_stsreg__0__POS, 0
.set Timer_1_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set Timer_1_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB07_08_ST
.set Timer_1_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set Timer_1_TimerUDB_rstSts_stsreg__2__POS, 2
.set Timer_1_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set Timer_1_TimerUDB_rstSts_stsreg__3__POS, 3
.set Timer_1_TimerUDB_rstSts_stsreg__MASK, 0x0D
.set Timer_1_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_B0_UDB07_MSK
.set Timer_1_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set Timer_1_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_B0_UDB07_ST
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB05_06_MSK
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB05_06_MSK
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_B0_UDB05_CTL
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB05_ST_CTL
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_B0_UDB05_CTL
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB05_ST_CTL
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x80
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_B0_UDB05_MSK
.set Timer_1_TimerUDB_sT24_timerdp_u0__16BIT_A0_REG, CYREG_B0_UDB05_06_A0
.set Timer_1_TimerUDB_sT24_timerdp_u0__16BIT_A1_REG, CYREG_B0_UDB05_06_A1
.set Timer_1_TimerUDB_sT24_timerdp_u0__16BIT_D0_REG, CYREG_B0_UDB05_06_D0
.set Timer_1_TimerUDB_sT24_timerdp_u0__16BIT_D1_REG, CYREG_B0_UDB05_06_D1
.set Timer_1_TimerUDB_sT24_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set Timer_1_TimerUDB_sT24_timerdp_u0__16BIT_F0_REG, CYREG_B0_UDB05_06_F0
.set Timer_1_TimerUDB_sT24_timerdp_u0__16BIT_F1_REG, CYREG_B0_UDB05_06_F1
.set Timer_1_TimerUDB_sT24_timerdp_u0__A0_A1_REG, CYREG_B0_UDB05_A0_A1
.set Timer_1_TimerUDB_sT24_timerdp_u0__A0_REG, CYREG_B0_UDB05_A0
.set Timer_1_TimerUDB_sT24_timerdp_u0__A1_REG, CYREG_B0_UDB05_A1
.set Timer_1_TimerUDB_sT24_timerdp_u0__D0_D1_REG, CYREG_B0_UDB05_D0_D1
.set Timer_1_TimerUDB_sT24_timerdp_u0__D0_REG, CYREG_B0_UDB05_D0
.set Timer_1_TimerUDB_sT24_timerdp_u0__D1_REG, CYREG_B0_UDB05_D1
.set Timer_1_TimerUDB_sT24_timerdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set Timer_1_TimerUDB_sT24_timerdp_u0__F0_F1_REG, CYREG_B0_UDB05_F0_F1
.set Timer_1_TimerUDB_sT24_timerdp_u0__F0_REG, CYREG_B0_UDB05_F0
.set Timer_1_TimerUDB_sT24_timerdp_u0__F1_REG, CYREG_B0_UDB05_F1
.set Timer_1_TimerUDB_sT24_timerdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set Timer_1_TimerUDB_sT24_timerdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set Timer_1_TimerUDB_sT24_timerdp_u1__16BIT_A0_REG, CYREG_B0_UDB06_07_A0
.set Timer_1_TimerUDB_sT24_timerdp_u1__16BIT_A1_REG, CYREG_B0_UDB06_07_A1
.set Timer_1_TimerUDB_sT24_timerdp_u1__16BIT_D0_REG, CYREG_B0_UDB06_07_D0
.set Timer_1_TimerUDB_sT24_timerdp_u1__16BIT_D1_REG, CYREG_B0_UDB06_07_D1
.set Timer_1_TimerUDB_sT24_timerdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set Timer_1_TimerUDB_sT24_timerdp_u1__16BIT_F0_REG, CYREG_B0_UDB06_07_F0
.set Timer_1_TimerUDB_sT24_timerdp_u1__16BIT_F1_REG, CYREG_B0_UDB06_07_F1
.set Timer_1_TimerUDB_sT24_timerdp_u1__A0_A1_REG, CYREG_B0_UDB06_A0_A1
.set Timer_1_TimerUDB_sT24_timerdp_u1__A0_REG, CYREG_B0_UDB06_A0
.set Timer_1_TimerUDB_sT24_timerdp_u1__A1_REG, CYREG_B0_UDB06_A1
.set Timer_1_TimerUDB_sT24_timerdp_u1__D0_D1_REG, CYREG_B0_UDB06_D0_D1
.set Timer_1_TimerUDB_sT24_timerdp_u1__D0_REG, CYREG_B0_UDB06_D0
.set Timer_1_TimerUDB_sT24_timerdp_u1__D1_REG, CYREG_B0_UDB06_D1
.set Timer_1_TimerUDB_sT24_timerdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set Timer_1_TimerUDB_sT24_timerdp_u1__F0_F1_REG, CYREG_B0_UDB06_F0_F1
.set Timer_1_TimerUDB_sT24_timerdp_u1__F0_REG, CYREG_B0_UDB06_F0
.set Timer_1_TimerUDB_sT24_timerdp_u1__F1_REG, CYREG_B0_UDB06_F1
.set Timer_1_TimerUDB_sT24_timerdp_u2__16BIT_A0_REG, CYREG_B0_UDB07_08_A0
.set Timer_1_TimerUDB_sT24_timerdp_u2__16BIT_A1_REG, CYREG_B0_UDB07_08_A1
.set Timer_1_TimerUDB_sT24_timerdp_u2__16BIT_D0_REG, CYREG_B0_UDB07_08_D0
.set Timer_1_TimerUDB_sT24_timerdp_u2__16BIT_D1_REG, CYREG_B0_UDB07_08_D1
.set Timer_1_TimerUDB_sT24_timerdp_u2__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set Timer_1_TimerUDB_sT24_timerdp_u2__16BIT_F0_REG, CYREG_B0_UDB07_08_F0
.set Timer_1_TimerUDB_sT24_timerdp_u2__16BIT_F1_REG, CYREG_B0_UDB07_08_F1
.set Timer_1_TimerUDB_sT24_timerdp_u2__A0_A1_REG, CYREG_B0_UDB07_A0_A1
.set Timer_1_TimerUDB_sT24_timerdp_u2__A0_REG, CYREG_B0_UDB07_A0
.set Timer_1_TimerUDB_sT24_timerdp_u2__A1_REG, CYREG_B0_UDB07_A1
.set Timer_1_TimerUDB_sT24_timerdp_u2__D0_D1_REG, CYREG_B0_UDB07_D0_D1
.set Timer_1_TimerUDB_sT24_timerdp_u2__D0_REG, CYREG_B0_UDB07_D0
.set Timer_1_TimerUDB_sT24_timerdp_u2__D1_REG, CYREG_B0_UDB07_D1
.set Timer_1_TimerUDB_sT24_timerdp_u2__DP_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set Timer_1_TimerUDB_sT24_timerdp_u2__F0_F1_REG, CYREG_B0_UDB07_F0_F1
.set Timer_1_TimerUDB_sT24_timerdp_u2__F0_REG, CYREG_B0_UDB07_F0
.set Timer_1_TimerUDB_sT24_timerdp_u2__F1_REG, CYREG_B0_UDB07_F1

/* MIDI_IN1 */
.set MIDI_IN1__0__INTTYPE, CYREG_PICU15_INTTYPE3
.set MIDI_IN1__0__MASK, 0x08
.set MIDI_IN1__0__PC, CYREG_IO_PC_PRT15_PC3
.set MIDI_IN1__0__PORT, 15
.set MIDI_IN1__0__SHIFT, 3
.set MIDI_IN1__AG, CYREG_PRT15_AG
.set MIDI_IN1__AMUX, CYREG_PRT15_AMUX
.set MIDI_IN1__BIE, CYREG_PRT15_BIE
.set MIDI_IN1__BIT_MASK, CYREG_PRT15_BIT_MASK
.set MIDI_IN1__BYP, CYREG_PRT15_BYP
.set MIDI_IN1__CTL, CYREG_PRT15_CTL
.set MIDI_IN1__DM0, CYREG_PRT15_DM0
.set MIDI_IN1__DM1, CYREG_PRT15_DM1
.set MIDI_IN1__DM2, CYREG_PRT15_DM2
.set MIDI_IN1__DR, CYREG_PRT15_DR
.set MIDI_IN1__INP_DIS, CYREG_PRT15_INP_DIS
.set MIDI_IN1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set MIDI_IN1__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set MIDI_IN1__LCD_EN, CYREG_PRT15_LCD_EN
.set MIDI_IN1__MASK, 0x08
.set MIDI_IN1__PORT, 15
.set MIDI_IN1__PRT, CYREG_PRT15_PRT
.set MIDI_IN1__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set MIDI_IN1__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set MIDI_IN1__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set MIDI_IN1__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set MIDI_IN1__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set MIDI_IN1__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set MIDI_IN1__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set MIDI_IN1__PS, CYREG_PRT15_PS
.set MIDI_IN1__SHIFT, 3
.set MIDI_IN1__SLW, CYREG_PRT15_SLW

/* MIDI_IN2 */
.set MIDI_IN2__0__INTTYPE, CYREG_PICU12_INTTYPE2
.set MIDI_IN2__0__MASK, 0x04
.set MIDI_IN2__0__PC, CYREG_PRT12_PC2
.set MIDI_IN2__0__PORT, 12
.set MIDI_IN2__0__SHIFT, 2
.set MIDI_IN2__AG, CYREG_PRT12_AG
.set MIDI_IN2__BIE, CYREG_PRT12_BIE
.set MIDI_IN2__BIT_MASK, CYREG_PRT12_BIT_MASK
.set MIDI_IN2__BYP, CYREG_PRT12_BYP
.set MIDI_IN2__DM0, CYREG_PRT12_DM0
.set MIDI_IN2__DM1, CYREG_PRT12_DM1
.set MIDI_IN2__DM2, CYREG_PRT12_DM2
.set MIDI_IN2__DR, CYREG_PRT12_DR
.set MIDI_IN2__INP_DIS, CYREG_PRT12_INP_DIS
.set MIDI_IN2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set MIDI_IN2__MASK, 0x04
.set MIDI_IN2__PORT, 12
.set MIDI_IN2__PRT, CYREG_PRT12_PRT
.set MIDI_IN2__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set MIDI_IN2__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set MIDI_IN2__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set MIDI_IN2__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set MIDI_IN2__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set MIDI_IN2__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set MIDI_IN2__PS, CYREG_PRT12_PS
.set MIDI_IN2__SHIFT, 2
.set MIDI_IN2__SIO_CFG, CYREG_PRT12_SIO_CFG
.set MIDI_IN2__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set MIDI_IN2__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set MIDI_IN2__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set MIDI_IN2__SLW, CYREG_PRT12_SLW

/* MIDI_OUT */
.set MIDI_OUT__0__INTTYPE, CYREG_PICU3_INTTYPE0
.set MIDI_OUT__0__MASK, 0x01
.set MIDI_OUT__0__PC, CYREG_PRT3_PC0
.set MIDI_OUT__0__PORT, 3
.set MIDI_OUT__0__SHIFT, 0
.set MIDI_OUT__AG, CYREG_PRT3_AG
.set MIDI_OUT__AMUX, CYREG_PRT3_AMUX
.set MIDI_OUT__BIE, CYREG_PRT3_BIE
.set MIDI_OUT__BIT_MASK, CYREG_PRT3_BIT_MASK
.set MIDI_OUT__BYP, CYREG_PRT3_BYP
.set MIDI_OUT__CTL, CYREG_PRT3_CTL
.set MIDI_OUT__DM0, CYREG_PRT3_DM0
.set MIDI_OUT__DM1, CYREG_PRT3_DM1
.set MIDI_OUT__DM2, CYREG_PRT3_DM2
.set MIDI_OUT__DR, CYREG_PRT3_DR
.set MIDI_OUT__INP_DIS, CYREG_PRT3_INP_DIS
.set MIDI_OUT__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set MIDI_OUT__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set MIDI_OUT__LCD_EN, CYREG_PRT3_LCD_EN
.set MIDI_OUT__MASK, 0x01
.set MIDI_OUT__PORT, 3
.set MIDI_OUT__PRT, CYREG_PRT3_PRT
.set MIDI_OUT__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set MIDI_OUT__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set MIDI_OUT__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set MIDI_OUT__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set MIDI_OUT__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set MIDI_OUT__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set MIDI_OUT__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set MIDI_OUT__PS, CYREG_PRT3_PS
.set MIDI_OUT__SHIFT, 0
.set MIDI_OUT__SLW, CYREG_PRT3_SLW

/* MIDI_PWR */
.set MIDI_PWR__0__INTTYPE, CYREG_PICU0_INTTYPE4
.set MIDI_PWR__0__MASK, 0x10
.set MIDI_PWR__0__PC, CYREG_PRT0_PC4
.set MIDI_PWR__0__PORT, 0
.set MIDI_PWR__0__SHIFT, 4
.set MIDI_PWR__AG, CYREG_PRT0_AG
.set MIDI_PWR__AMUX, CYREG_PRT0_AMUX
.set MIDI_PWR__BIE, CYREG_PRT0_BIE
.set MIDI_PWR__BIT_MASK, CYREG_PRT0_BIT_MASK
.set MIDI_PWR__BYP, CYREG_PRT0_BYP
.set MIDI_PWR__CTL, CYREG_PRT0_CTL
.set MIDI_PWR__DM0, CYREG_PRT0_DM0
.set MIDI_PWR__DM1, CYREG_PRT0_DM1
.set MIDI_PWR__DM2, CYREG_PRT0_DM2
.set MIDI_PWR__DR, CYREG_PRT0_DR
.set MIDI_PWR__INP_DIS, CYREG_PRT0_INP_DIS
.set MIDI_PWR__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set MIDI_PWR__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set MIDI_PWR__LCD_EN, CYREG_PRT0_LCD_EN
.set MIDI_PWR__MASK, 0x10
.set MIDI_PWR__PORT, 0
.set MIDI_PWR__PRT, CYREG_PRT0_PRT
.set MIDI_PWR__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set MIDI_PWR__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set MIDI_PWR__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set MIDI_PWR__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set MIDI_PWR__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set MIDI_PWR__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set MIDI_PWR__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set MIDI_PWR__PS, CYREG_PRT0_PS
.set MIDI_PWR__SHIFT, 4
.set MIDI_PWR__SLW, CYREG_PRT0_SLW

/* UI_TIMER_TimerUDB */
.set UI_TIMER_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set UI_TIMER_TimerUDB_rstSts_stsreg__0__POS, 0
.set UI_TIMER_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set UI_TIMER_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB05_06_ST
.set UI_TIMER_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set UI_TIMER_TimerUDB_rstSts_stsreg__2__POS, 2
.set UI_TIMER_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set UI_TIMER_TimerUDB_rstSts_stsreg__3__POS, 3
.set UI_TIMER_TimerUDB_rstSts_stsreg__MASK, 0x0D
.set UI_TIMER_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_B1_UDB05_MSK
.set UI_TIMER_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set UI_TIMER_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_B1_UDB05_ST
.set UI_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set UI_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB04_05_CTL
.set UI_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB04_05_CTL
.set UI_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB04_05_CTL
.set UI_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB04_05_CTL
.set UI_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B1_UDB04_05_MSK
.set UI_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB04_05_MSK
.set UI_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB04_05_MSK
.set UI_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB04_05_MSK
.set UI_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set UI_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set UI_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set UI_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_B1_UDB04_CTL
.set UI_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB04_ST_CTL
.set UI_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_B1_UDB04_CTL
.set UI_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB04_ST_CTL
.set UI_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x80
.set UI_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set UI_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set UI_TIMER_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_B1_UDB04_MSK
.set UI_TIMER_TimerUDB_sT24_timerdp_u0__16BIT_A0_REG, CYREG_B1_UDB04_05_A0
.set UI_TIMER_TimerUDB_sT24_timerdp_u0__16BIT_A1_REG, CYREG_B1_UDB04_05_A1
.set UI_TIMER_TimerUDB_sT24_timerdp_u0__16BIT_D0_REG, CYREG_B1_UDB04_05_D0
.set UI_TIMER_TimerUDB_sT24_timerdp_u0__16BIT_D1_REG, CYREG_B1_UDB04_05_D1
.set UI_TIMER_TimerUDB_sT24_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set UI_TIMER_TimerUDB_sT24_timerdp_u0__16BIT_F0_REG, CYREG_B1_UDB04_05_F0
.set UI_TIMER_TimerUDB_sT24_timerdp_u0__16BIT_F1_REG, CYREG_B1_UDB04_05_F1
.set UI_TIMER_TimerUDB_sT24_timerdp_u0__A0_A1_REG, CYREG_B1_UDB04_A0_A1
.set UI_TIMER_TimerUDB_sT24_timerdp_u0__A0_REG, CYREG_B1_UDB04_A0
.set UI_TIMER_TimerUDB_sT24_timerdp_u0__A1_REG, CYREG_B1_UDB04_A1
.set UI_TIMER_TimerUDB_sT24_timerdp_u0__D0_D1_REG, CYREG_B1_UDB04_D0_D1
.set UI_TIMER_TimerUDB_sT24_timerdp_u0__D0_REG, CYREG_B1_UDB04_D0
.set UI_TIMER_TimerUDB_sT24_timerdp_u0__D1_REG, CYREG_B1_UDB04_D1
.set UI_TIMER_TimerUDB_sT24_timerdp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set UI_TIMER_TimerUDB_sT24_timerdp_u0__F0_F1_REG, CYREG_B1_UDB04_F0_F1
.set UI_TIMER_TimerUDB_sT24_timerdp_u0__F0_REG, CYREG_B1_UDB04_F0
.set UI_TIMER_TimerUDB_sT24_timerdp_u0__F1_REG, CYREG_B1_UDB04_F1
.set UI_TIMER_TimerUDB_sT24_timerdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set UI_TIMER_TimerUDB_sT24_timerdp_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB04_MSK_ACTL
.set UI_TIMER_TimerUDB_sT24_timerdp_u1__16BIT_A0_REG, CYREG_B1_UDB05_06_A0
.set UI_TIMER_TimerUDB_sT24_timerdp_u1__16BIT_A1_REG, CYREG_B1_UDB05_06_A1
.set UI_TIMER_TimerUDB_sT24_timerdp_u1__16BIT_D0_REG, CYREG_B1_UDB05_06_D0
.set UI_TIMER_TimerUDB_sT24_timerdp_u1__16BIT_D1_REG, CYREG_B1_UDB05_06_D1
.set UI_TIMER_TimerUDB_sT24_timerdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set UI_TIMER_TimerUDB_sT24_timerdp_u1__16BIT_F0_REG, CYREG_B1_UDB05_06_F0
.set UI_TIMER_TimerUDB_sT24_timerdp_u1__16BIT_F1_REG, CYREG_B1_UDB05_06_F1
.set UI_TIMER_TimerUDB_sT24_timerdp_u1__A0_A1_REG, CYREG_B1_UDB05_A0_A1
.set UI_TIMER_TimerUDB_sT24_timerdp_u1__A0_REG, CYREG_B1_UDB05_A0
.set UI_TIMER_TimerUDB_sT24_timerdp_u1__A1_REG, CYREG_B1_UDB05_A1
.set UI_TIMER_TimerUDB_sT24_timerdp_u1__D0_D1_REG, CYREG_B1_UDB05_D0_D1
.set UI_TIMER_TimerUDB_sT24_timerdp_u1__D0_REG, CYREG_B1_UDB05_D0
.set UI_TIMER_TimerUDB_sT24_timerdp_u1__D1_REG, CYREG_B1_UDB05_D1
.set UI_TIMER_TimerUDB_sT24_timerdp_u1__DP_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set UI_TIMER_TimerUDB_sT24_timerdp_u1__F0_F1_REG, CYREG_B1_UDB05_F0_F1
.set UI_TIMER_TimerUDB_sT24_timerdp_u1__F0_REG, CYREG_B1_UDB05_F0
.set UI_TIMER_TimerUDB_sT24_timerdp_u1__F1_REG, CYREG_B1_UDB05_F1
.set UI_TIMER_TimerUDB_sT24_timerdp_u2__16BIT_A0_REG, CYREG_B1_UDB06_07_A0
.set UI_TIMER_TimerUDB_sT24_timerdp_u2__16BIT_A1_REG, CYREG_B1_UDB06_07_A1
.set UI_TIMER_TimerUDB_sT24_timerdp_u2__16BIT_D0_REG, CYREG_B1_UDB06_07_D0
.set UI_TIMER_TimerUDB_sT24_timerdp_u2__16BIT_D1_REG, CYREG_B1_UDB06_07_D1
.set UI_TIMER_TimerUDB_sT24_timerdp_u2__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB06_07_ACTL
.set UI_TIMER_TimerUDB_sT24_timerdp_u2__16BIT_F0_REG, CYREG_B1_UDB06_07_F0
.set UI_TIMER_TimerUDB_sT24_timerdp_u2__16BIT_F1_REG, CYREG_B1_UDB06_07_F1
.set UI_TIMER_TimerUDB_sT24_timerdp_u2__A0_A1_REG, CYREG_B1_UDB06_A0_A1
.set UI_TIMER_TimerUDB_sT24_timerdp_u2__A0_REG, CYREG_B1_UDB06_A0
.set UI_TIMER_TimerUDB_sT24_timerdp_u2__A1_REG, CYREG_B1_UDB06_A1
.set UI_TIMER_TimerUDB_sT24_timerdp_u2__D0_D1_REG, CYREG_B1_UDB06_D0_D1
.set UI_TIMER_TimerUDB_sT24_timerdp_u2__D0_REG, CYREG_B1_UDB06_D0
.set UI_TIMER_TimerUDB_sT24_timerdp_u2__D1_REG, CYREG_B1_UDB06_D1
.set UI_TIMER_TimerUDB_sT24_timerdp_u2__DP_AUX_CTL_REG, CYREG_B1_UDB06_ACTL
.set UI_TIMER_TimerUDB_sT24_timerdp_u2__F0_F1_REG, CYREG_B1_UDB06_F0_F1
.set UI_TIMER_TimerUDB_sT24_timerdp_u2__F0_REG, CYREG_B1_UDB06_F0
.set UI_TIMER_TimerUDB_sT24_timerdp_u2__F1_REG, CYREG_B1_UDB06_F1

/* ADC_SAR_1_ADC_SAR */
.set ADC_SAR_1_ADC_SAR__CLK, CYREG_SAR1_CLK
.set ADC_SAR_1_ADC_SAR__CSR0, CYREG_SAR1_CSR0
.set ADC_SAR_1_ADC_SAR__CSR1, CYREG_SAR1_CSR1
.set ADC_SAR_1_ADC_SAR__CSR2, CYREG_SAR1_CSR2
.set ADC_SAR_1_ADC_SAR__CSR3, CYREG_SAR1_CSR3
.set ADC_SAR_1_ADC_SAR__CSR4, CYREG_SAR1_CSR4
.set ADC_SAR_1_ADC_SAR__CSR5, CYREG_SAR1_CSR5
.set ADC_SAR_1_ADC_SAR__CSR6, CYREG_SAR1_CSR6
.set ADC_SAR_1_ADC_SAR__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set ADC_SAR_1_ADC_SAR__PM_ACT_MSK, 0x02
.set ADC_SAR_1_ADC_SAR__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set ADC_SAR_1_ADC_SAR__PM_STBY_MSK, 0x02
.set ADC_SAR_1_ADC_SAR__SW0, CYREG_SAR1_SW0
.set ADC_SAR_1_ADC_SAR__SW2, CYREG_SAR1_SW2
.set ADC_SAR_1_ADC_SAR__SW3, CYREG_SAR1_SW3
.set ADC_SAR_1_ADC_SAR__SW4, CYREG_SAR1_SW4
.set ADC_SAR_1_ADC_SAR__SW6, CYREG_SAR1_SW6
.set ADC_SAR_1_ADC_SAR__TR0, CYREG_SAR1_TR0
.set ADC_SAR_1_ADC_SAR__WRK0, CYREG_SAR1_WRK0
.set ADC_SAR_1_ADC_SAR__WRK1, CYREG_SAR1_WRK1

/* ADC_SAR_1_IRQ */
.set ADC_SAR_1_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_SAR_1_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_SAR_1_IRQ__INTC_MASK, 0x04
.set ADC_SAR_1_IRQ__INTC_NUMBER, 2
.set ADC_SAR_1_IRQ__INTC_PRIOR_NUM, 7
.set ADC_SAR_1_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set ADC_SAR_1_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_SAR_1_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* ADC_SAR_1_theACLK */
.set ADC_SAR_1_theACLK__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set ADC_SAR_1_theACLK__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set ADC_SAR_1_theACLK__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set ADC_SAR_1_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set ADC_SAR_1_theACLK__INDEX, 0x00
.set ADC_SAR_1_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set ADC_SAR_1_theACLK__PM_ACT_MSK, 0x01
.set ADC_SAR_1_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set ADC_SAR_1_theACLK__PM_STBY_MSK, 0x01

/* MIDI_OUT1 */
.set MIDI_OUT1__0__INTTYPE, CYREG_PICU0_INTTYPE1
.set MIDI_OUT1__0__MASK, 0x02
.set MIDI_OUT1__0__PC, CYREG_PRT0_PC1
.set MIDI_OUT1__0__PORT, 0
.set MIDI_OUT1__0__SHIFT, 1
.set MIDI_OUT1__AG, CYREG_PRT0_AG
.set MIDI_OUT1__AMUX, CYREG_PRT0_AMUX
.set MIDI_OUT1__BIE, CYREG_PRT0_BIE
.set MIDI_OUT1__BIT_MASK, CYREG_PRT0_BIT_MASK
.set MIDI_OUT1__BYP, CYREG_PRT0_BYP
.set MIDI_OUT1__CTL, CYREG_PRT0_CTL
.set MIDI_OUT1__DM0, CYREG_PRT0_DM0
.set MIDI_OUT1__DM1, CYREG_PRT0_DM1
.set MIDI_OUT1__DM2, CYREG_PRT0_DM2
.set MIDI_OUT1__DR, CYREG_PRT0_DR
.set MIDI_OUT1__INP_DIS, CYREG_PRT0_INP_DIS
.set MIDI_OUT1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set MIDI_OUT1__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set MIDI_OUT1__LCD_EN, CYREG_PRT0_LCD_EN
.set MIDI_OUT1__MASK, 0x02
.set MIDI_OUT1__PORT, 0
.set MIDI_OUT1__PRT, CYREG_PRT0_PRT
.set MIDI_OUT1__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set MIDI_OUT1__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set MIDI_OUT1__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set MIDI_OUT1__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set MIDI_OUT1__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set MIDI_OUT1__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set MIDI_OUT1__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set MIDI_OUT1__PS, CYREG_PRT0_PS
.set MIDI_OUT1__SHIFT, 1
.set MIDI_OUT1__SLW, CYREG_PRT0_SLW

/* MIDI_OUT2 */
.set MIDI_OUT2__0__INTTYPE, CYREG_PICU0_INTTYPE7
.set MIDI_OUT2__0__MASK, 0x80
.set MIDI_OUT2__0__PC, CYREG_PRT0_PC7
.set MIDI_OUT2__0__PORT, 0
.set MIDI_OUT2__0__SHIFT, 7
.set MIDI_OUT2__AG, CYREG_PRT0_AG
.set MIDI_OUT2__AMUX, CYREG_PRT0_AMUX
.set MIDI_OUT2__BIE, CYREG_PRT0_BIE
.set MIDI_OUT2__BIT_MASK, CYREG_PRT0_BIT_MASK
.set MIDI_OUT2__BYP, CYREG_PRT0_BYP
.set MIDI_OUT2__CTL, CYREG_PRT0_CTL
.set MIDI_OUT2__DM0, CYREG_PRT0_DM0
.set MIDI_OUT2__DM1, CYREG_PRT0_DM1
.set MIDI_OUT2__DM2, CYREG_PRT0_DM2
.set MIDI_OUT2__DR, CYREG_PRT0_DR
.set MIDI_OUT2__INP_DIS, CYREG_PRT0_INP_DIS
.set MIDI_OUT2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set MIDI_OUT2__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set MIDI_OUT2__LCD_EN, CYREG_PRT0_LCD_EN
.set MIDI_OUT2__MASK, 0x80
.set MIDI_OUT2__PORT, 0
.set MIDI_OUT2__PRT, CYREG_PRT0_PRT
.set MIDI_OUT2__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set MIDI_OUT2__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set MIDI_OUT2__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set MIDI_OUT2__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set MIDI_OUT2__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set MIDI_OUT2__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set MIDI_OUT2__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set MIDI_OUT2__PS, CYREG_PRT0_PS
.set MIDI_OUT2__SHIFT, 7
.set MIDI_OUT2__SLW, CYREG_PRT0_SLW

/* Sleep_isr */
.set Sleep_isr__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set Sleep_isr__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set Sleep_isr__INTC_MASK, 0x01
.set Sleep_isr__INTC_NUMBER, 0
.set Sleep_isr__INTC_PRIOR_NUM, 7
.set Sleep_isr__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set Sleep_isr__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set Sleep_isr__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* MIDI1_UART_BUART */
.set MIDI1_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set MIDI1_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB12_13_CTL
.set MIDI1_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB12_13_CTL
.set MIDI1_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB12_13_CTL
.set MIDI1_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB12_13_CTL
.set MIDI1_UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB12_13_MSK
.set MIDI1_UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB12_13_MSK
.set MIDI1_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB12_13_MSK
.set MIDI1_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB12_13_MSK
.set MIDI1_UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set MIDI1_UART_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B0_UDB12_CTL
.set MIDI1_UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B0_UDB12_ST_CTL
.set MIDI1_UART_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B0_UDB12_CTL
.set MIDI1_UART_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B0_UDB12_ST_CTL
.set MIDI1_UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set MIDI1_UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set MIDI1_UART_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B0_UDB12_MSK
.set MIDI1_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set MIDI1_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB12_13_ST
.set MIDI1_UART_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B0_UDB12_MSK
.set MIDI1_UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set MIDI1_UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB12_MSK_ACTL
.set MIDI1_UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set MIDI1_UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB12_ST_CTL
.set MIDI1_UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB12_ST_CTL
.set MIDI1_UART_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B0_UDB12_ST
.set MIDI1_UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB08_09_A0
.set MIDI1_UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB08_09_A1
.set MIDI1_UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB08_09_D0
.set MIDI1_UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB08_09_D1
.set MIDI1_UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set MIDI1_UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB08_09_F0
.set MIDI1_UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB08_09_F1
.set MIDI1_UART_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B0_UDB08_A0_A1
.set MIDI1_UART_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B0_UDB08_A0
.set MIDI1_UART_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B0_UDB08_A1
.set MIDI1_UART_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B0_UDB08_D0_D1
.set MIDI1_UART_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B0_UDB08_D0
.set MIDI1_UART_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B0_UDB08_D1
.set MIDI1_UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set MIDI1_UART_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B0_UDB08_F0_F1
.set MIDI1_UART_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B0_UDB08_F0
.set MIDI1_UART_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B0_UDB08_F1
.set MIDI1_UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set MIDI1_UART_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B0_UDB04_05_ST
.set MIDI1_UART_BUART_sRX_RxSts__3__MASK, 0x08
.set MIDI1_UART_BUART_sRX_RxSts__3__POS, 3
.set MIDI1_UART_BUART_sRX_RxSts__4__MASK, 0x10
.set MIDI1_UART_BUART_sRX_RxSts__4__POS, 4
.set MIDI1_UART_BUART_sRX_RxSts__5__MASK, 0x20
.set MIDI1_UART_BUART_sRX_RxSts__5__POS, 5
.set MIDI1_UART_BUART_sRX_RxSts__MASK, 0x38
.set MIDI1_UART_BUART_sRX_RxSts__MASK_REG, CYREG_B0_UDB04_MSK
.set MIDI1_UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set MIDI1_UART_BUART_sRX_RxSts__STATUS_REG, CYREG_B0_UDB04_ST
.set MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B0_UDB02_03_A0
.set MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B0_UDB02_03_A1
.set MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B0_UDB02_03_D0
.set MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B0_UDB02_03_D1
.set MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B0_UDB02_03_F0
.set MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B0_UDB02_03_F1
.set MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B0_UDB02_A0_A1
.set MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B0_UDB02_A0
.set MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B0_UDB02_A1
.set MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B0_UDB02_D0_D1
.set MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B0_UDB02_D0
.set MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B0_UDB02_D1
.set MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B0_UDB02_F0_F1
.set MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B0_UDB02_F0
.set MIDI1_UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B0_UDB02_F1
.set MIDI1_UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB00_01_A0
.set MIDI1_UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB00_01_A1
.set MIDI1_UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB00_01_D0
.set MIDI1_UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB00_01_D1
.set MIDI1_UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set MIDI1_UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB00_01_F0
.set MIDI1_UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB00_01_F1
.set MIDI1_UART_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B0_UDB00_A0_A1
.set MIDI1_UART_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B0_UDB00_A0
.set MIDI1_UART_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B0_UDB00_A1
.set MIDI1_UART_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B0_UDB00_D0_D1
.set MIDI1_UART_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B0_UDB00_D0
.set MIDI1_UART_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B0_UDB00_D1
.set MIDI1_UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set MIDI1_UART_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B0_UDB00_F0_F1
.set MIDI1_UART_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B0_UDB00_F0
.set MIDI1_UART_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B0_UDB00_F1
.set MIDI1_UART_BUART_sTX_TxSts__0__MASK, 0x01
.set MIDI1_UART_BUART_sTX_TxSts__0__POS, 0
.set MIDI1_UART_BUART_sTX_TxSts__1__MASK, 0x02
.set MIDI1_UART_BUART_sTX_TxSts__1__POS, 1
.set MIDI1_UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set MIDI1_UART_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B0_UDB00_01_ST
.set MIDI1_UART_BUART_sTX_TxSts__2__MASK, 0x04
.set MIDI1_UART_BUART_sTX_TxSts__2__POS, 2
.set MIDI1_UART_BUART_sTX_TxSts__3__MASK, 0x08
.set MIDI1_UART_BUART_sTX_TxSts__3__POS, 3
.set MIDI1_UART_BUART_sTX_TxSts__MASK, 0x0F
.set MIDI1_UART_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB00_MSK
.set MIDI1_UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set MIDI1_UART_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB00_ST

/* MIDI1_UART_RXInternalInterrupt */
.set MIDI1_UART_RXInternalInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set MIDI1_UART_RXInternalInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set MIDI1_UART_RXInternalInterrupt__INTC_MASK, 0x08
.set MIDI1_UART_RXInternalInterrupt__INTC_NUMBER, 3
.set MIDI1_UART_RXInternalInterrupt__INTC_PRIOR_NUM, 7
.set MIDI1_UART_RXInternalInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_3
.set MIDI1_UART_RXInternalInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set MIDI1_UART_RXInternalInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* MIDI1_UART_TXInternalInterrupt */
.set MIDI1_UART_TXInternalInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set MIDI1_UART_TXInternalInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set MIDI1_UART_TXInternalInterrupt__INTC_MASK, 0x10
.set MIDI1_UART_TXInternalInterrupt__INTC_NUMBER, 4
.set MIDI1_UART_TXInternalInterrupt__INTC_PRIOR_NUM, 7
.set MIDI1_UART_TXInternalInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_4
.set MIDI1_UART_TXInternalInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set MIDI1_UART_TXInternalInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* MIDI2_UART_BUART */
.set MIDI2_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set MIDI2_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB10_11_CTL
.set MIDI2_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB10_11_CTL
.set MIDI2_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB10_11_CTL
.set MIDI2_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB10_11_CTL
.set MIDI2_UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B1_UDB10_11_MSK
.set MIDI2_UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB10_11_MSK
.set MIDI2_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB10_11_MSK
.set MIDI2_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB10_11_MSK
.set MIDI2_UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set MIDI2_UART_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B1_UDB10_CTL
.set MIDI2_UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B1_UDB10_ST_CTL
.set MIDI2_UART_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B1_UDB10_CTL
.set MIDI2_UART_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B1_UDB10_ST_CTL
.set MIDI2_UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set MIDI2_UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set MIDI2_UART_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B1_UDB10_MSK
.set MIDI2_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set MIDI2_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B1_UDB10_11_ST
.set MIDI2_UART_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B1_UDB10_MSK
.set MIDI2_UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set MIDI2_UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB10_MSK_ACTL
.set MIDI2_UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set MIDI2_UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB10_ST_CTL
.set MIDI2_UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB10_ST_CTL
.set MIDI2_UART_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B1_UDB10_ST
.set MIDI2_UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB08_09_A0
.set MIDI2_UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB08_09_A1
.set MIDI2_UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB08_09_D0
.set MIDI2_UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB08_09_D1
.set MIDI2_UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set MIDI2_UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB08_09_F0
.set MIDI2_UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB08_09_F1
.set MIDI2_UART_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B1_UDB08_A0_A1
.set MIDI2_UART_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B1_UDB08_A0
.set MIDI2_UART_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B1_UDB08_A1
.set MIDI2_UART_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B1_UDB08_D0_D1
.set MIDI2_UART_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B1_UDB08_D0
.set MIDI2_UART_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B1_UDB08_D1
.set MIDI2_UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set MIDI2_UART_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B1_UDB08_F0_F1
.set MIDI2_UART_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B1_UDB08_F0
.set MIDI2_UART_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B1_UDB08_F1
.set MIDI2_UART_BUART_sRX_RxSts__3__MASK, 0x08
.set MIDI2_UART_BUART_sRX_RxSts__3__POS, 3
.set MIDI2_UART_BUART_sRX_RxSts__4__MASK, 0x10
.set MIDI2_UART_BUART_sRX_RxSts__4__POS, 4
.set MIDI2_UART_BUART_sRX_RxSts__5__MASK, 0x20
.set MIDI2_UART_BUART_sRX_RxSts__5__POS, 5
.set MIDI2_UART_BUART_sRX_RxSts__MASK, 0x38
.set MIDI2_UART_BUART_sRX_RxSts__MASK_REG, CYREG_B1_UDB11_MSK
.set MIDI2_UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set MIDI2_UART_BUART_sRX_RxSts__STATUS_REG, CYREG_B1_UDB11_ST
.set MIDI2_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B0_UDB03_04_A0
.set MIDI2_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B0_UDB03_04_A1
.set MIDI2_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B0_UDB03_04_D0
.set MIDI2_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B0_UDB03_04_D1
.set MIDI2_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set MIDI2_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B0_UDB03_04_F0
.set MIDI2_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B0_UDB03_04_F1
.set MIDI2_UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B0_UDB03_A0_A1
.set MIDI2_UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B0_UDB03_A0
.set MIDI2_UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B0_UDB03_A1
.set MIDI2_UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B0_UDB03_D0_D1
.set MIDI2_UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B0_UDB03_D0
.set MIDI2_UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B0_UDB03_D1
.set MIDI2_UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set MIDI2_UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B0_UDB03_F0_F1
.set MIDI2_UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B0_UDB03_F0
.set MIDI2_UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B0_UDB03_F1
.set MIDI2_UART_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B0_UDB15_A0_A1
.set MIDI2_UART_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B0_UDB15_A0
.set MIDI2_UART_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B0_UDB15_A1
.set MIDI2_UART_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B0_UDB15_D0_D1
.set MIDI2_UART_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B0_UDB15_D0
.set MIDI2_UART_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B0_UDB15_D1
.set MIDI2_UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set MIDI2_UART_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B0_UDB15_F0_F1
.set MIDI2_UART_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B0_UDB15_F0
.set MIDI2_UART_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B0_UDB15_F1
.set MIDI2_UART_BUART_sTX_TxSts__0__MASK, 0x01
.set MIDI2_UART_BUART_sTX_TxSts__0__POS, 0
.set MIDI2_UART_BUART_sTX_TxSts__1__MASK, 0x02
.set MIDI2_UART_BUART_sTX_TxSts__1__POS, 1
.set MIDI2_UART_BUART_sTX_TxSts__2__MASK, 0x04
.set MIDI2_UART_BUART_sTX_TxSts__2__POS, 2
.set MIDI2_UART_BUART_sTX_TxSts__3__MASK, 0x08
.set MIDI2_UART_BUART_sTX_TxSts__3__POS, 3
.set MIDI2_UART_BUART_sTX_TxSts__MASK, 0x0F
.set MIDI2_UART_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB15_MSK
.set MIDI2_UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set MIDI2_UART_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB15_ST

/* MIDI2_UART_RXInternalInterrupt */
.set MIDI2_UART_RXInternalInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set MIDI2_UART_RXInternalInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set MIDI2_UART_RXInternalInterrupt__INTC_MASK, 0x20
.set MIDI2_UART_RXInternalInterrupt__INTC_NUMBER, 5
.set MIDI2_UART_RXInternalInterrupt__INTC_PRIOR_NUM, 7
.set MIDI2_UART_RXInternalInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_5
.set MIDI2_UART_RXInternalInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set MIDI2_UART_RXInternalInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* MIDI2_UART_TXInternalInterrupt */
.set MIDI2_UART_TXInternalInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set MIDI2_UART_TXInternalInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set MIDI2_UART_TXInternalInterrupt__INTC_MASK, 0x40
.set MIDI2_UART_TXInternalInterrupt__INTC_NUMBER, 6
.set MIDI2_UART_TXInternalInterrupt__INTC_PRIOR_NUM, 7
.set MIDI2_UART_TXInternalInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_6
.set MIDI2_UART_TXInternalInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set MIDI2_UART_TXInternalInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* POT_IN_KEY */
.set POT_IN_KEY__0__INTTYPE, CYREG_PICU1_INTTYPE6
.set POT_IN_KEY__0__MASK, 0x40
.set POT_IN_KEY__0__PC, CYREG_PRT1_PC6
.set POT_IN_KEY__0__PORT, 1
.set POT_IN_KEY__0__SHIFT, 6
.set POT_IN_KEY__AG, CYREG_PRT1_AG
.set POT_IN_KEY__AMUX, CYREG_PRT1_AMUX
.set POT_IN_KEY__BIE, CYREG_PRT1_BIE
.set POT_IN_KEY__BIT_MASK, CYREG_PRT1_BIT_MASK
.set POT_IN_KEY__BYP, CYREG_PRT1_BYP
.set POT_IN_KEY__CTL, CYREG_PRT1_CTL
.set POT_IN_KEY__DM0, CYREG_PRT1_DM0
.set POT_IN_KEY__DM1, CYREG_PRT1_DM1
.set POT_IN_KEY__DM2, CYREG_PRT1_DM2
.set POT_IN_KEY__DR, CYREG_PRT1_DR
.set POT_IN_KEY__INP_DIS, CYREG_PRT1_INP_DIS
.set POT_IN_KEY__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set POT_IN_KEY__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set POT_IN_KEY__LCD_EN, CYREG_PRT1_LCD_EN
.set POT_IN_KEY__MASK, 0x40
.set POT_IN_KEY__PORT, 1
.set POT_IN_KEY__PRT, CYREG_PRT1_PRT
.set POT_IN_KEY__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set POT_IN_KEY__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set POT_IN_KEY__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set POT_IN_KEY__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set POT_IN_KEY__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set POT_IN_KEY__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set POT_IN_KEY__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set POT_IN_KEY__PS, CYREG_PRT1_PS
.set POT_IN_KEY__SHIFT, 6
.set POT_IN_KEY__SLW, CYREG_PRT1_SLW

/* I2C_CharLCD_I2C_FF */
.set I2C_CharLCD_I2C_FF__ADR, CYREG_I2C_ADR
.set I2C_CharLCD_I2C_FF__CFG, CYREG_I2C_CFG
.set I2C_CharLCD_I2C_FF__CLK_DIV1, CYREG_I2C_CLK_DIV1
.set I2C_CharLCD_I2C_FF__CLK_DIV2, CYREG_I2C_CLK_DIV2
.set I2C_CharLCD_I2C_FF__CSR, CYREG_I2C_CSR
.set I2C_CharLCD_I2C_FF__D, CYREG_I2C_D
.set I2C_CharLCD_I2C_FF__MCSR, CYREG_I2C_MCSR
.set I2C_CharLCD_I2C_FF__PM_ACT_CFG, CYREG_PM_ACT_CFG5
.set I2C_CharLCD_I2C_FF__PM_ACT_MSK, 0x04
.set I2C_CharLCD_I2C_FF__PM_STBY_CFG, CYREG_PM_STBY_CFG5
.set I2C_CharLCD_I2C_FF__PM_STBY_MSK, 0x04
.set I2C_CharLCD_I2C_FF__TMOUT_CFG0, CYREG_I2C_TMOUT_CFG0
.set I2C_CharLCD_I2C_FF__TMOUT_CFG1, CYREG_I2C_TMOUT_CFG1
.set I2C_CharLCD_I2C_FF__TMOUT_CSR, CYREG_I2C_TMOUT_CSR
.set I2C_CharLCD_I2C_FF__TMOUT_SR, CYREG_I2C_TMOUT_SR
.set I2C_CharLCD_I2C_FF__XCFG, CYREG_I2C_XCFG

/* I2C_CharLCD_I2C_IRQ */
.set I2C_CharLCD_I2C_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set I2C_CharLCD_I2C_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set I2C_CharLCD_I2C_IRQ__INTC_MASK, 0x8000
.set I2C_CharLCD_I2C_IRQ__INTC_NUMBER, 15
.set I2C_CharLCD_I2C_IRQ__INTC_PRIOR_NUM, 7
.set I2C_CharLCD_I2C_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_15
.set I2C_CharLCD_I2C_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set I2C_CharLCD_I2C_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* POT_IN_HYST */
.set POT_IN_HYST__0__INTTYPE, CYREG_PICU2_INTTYPE0
.set POT_IN_HYST__0__MASK, 0x01
.set POT_IN_HYST__0__PC, CYREG_PRT2_PC0
.set POT_IN_HYST__0__PORT, 2
.set POT_IN_HYST__0__SHIFT, 0
.set POT_IN_HYST__AG, CYREG_PRT2_AG
.set POT_IN_HYST__AMUX, CYREG_PRT2_AMUX
.set POT_IN_HYST__BIE, CYREG_PRT2_BIE
.set POT_IN_HYST__BIT_MASK, CYREG_PRT2_BIT_MASK
.set POT_IN_HYST__BYP, CYREG_PRT2_BYP
.set POT_IN_HYST__CTL, CYREG_PRT2_CTL
.set POT_IN_HYST__DM0, CYREG_PRT2_DM0
.set POT_IN_HYST__DM1, CYREG_PRT2_DM1
.set POT_IN_HYST__DM2, CYREG_PRT2_DM2
.set POT_IN_HYST__DR, CYREG_PRT2_DR
.set POT_IN_HYST__INP_DIS, CYREG_PRT2_INP_DIS
.set POT_IN_HYST__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set POT_IN_HYST__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set POT_IN_HYST__LCD_EN, CYREG_PRT2_LCD_EN
.set POT_IN_HYST__MASK, 0x01
.set POT_IN_HYST__PORT, 2
.set POT_IN_HYST__PRT, CYREG_PRT2_PRT
.set POT_IN_HYST__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set POT_IN_HYST__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set POT_IN_HYST__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set POT_IN_HYST__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set POT_IN_HYST__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set POT_IN_HYST__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set POT_IN_HYST__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set POT_IN_HYST__PS, CYREG_PRT2_PS
.set POT_IN_HYST__SHIFT, 0
.set POT_IN_HYST__SLW, CYREG_PRT2_SLW

/* POT_IN_VELO */
.set POT_IN_VELO__0__INTTYPE, CYREG_PICU2_INTTYPE1
.set POT_IN_VELO__0__MASK, 0x02
.set POT_IN_VELO__0__PC, CYREG_PRT2_PC1
.set POT_IN_VELO__0__PORT, 2
.set POT_IN_VELO__0__SHIFT, 1
.set POT_IN_VELO__AG, CYREG_PRT2_AG
.set POT_IN_VELO__AMUX, CYREG_PRT2_AMUX
.set POT_IN_VELO__BIE, CYREG_PRT2_BIE
.set POT_IN_VELO__BIT_MASK, CYREG_PRT2_BIT_MASK
.set POT_IN_VELO__BYP, CYREG_PRT2_BYP
.set POT_IN_VELO__CTL, CYREG_PRT2_CTL
.set POT_IN_VELO__DM0, CYREG_PRT2_DM0
.set POT_IN_VELO__DM1, CYREG_PRT2_DM1
.set POT_IN_VELO__DM2, CYREG_PRT2_DM2
.set POT_IN_VELO__DR, CYREG_PRT2_DR
.set POT_IN_VELO__INP_DIS, CYREG_PRT2_INP_DIS
.set POT_IN_VELO__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set POT_IN_VELO__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set POT_IN_VELO__LCD_EN, CYREG_PRT2_LCD_EN
.set POT_IN_VELO__MASK, 0x02
.set POT_IN_VELO__PORT, 2
.set POT_IN_VELO__PRT, CYREG_PRT2_PRT
.set POT_IN_VELO__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set POT_IN_VELO__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set POT_IN_VELO__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set POT_IN_VELO__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set POT_IN_VELO__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set POT_IN_VELO__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set POT_IN_VELO__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set POT_IN_VELO__PS, CYREG_PRT2_PS
.set POT_IN_VELO__SHIFT, 1
.set POT_IN_VELO__SLW, CYREG_PRT2_SLW

/* POT_IN_SCALE */
.set POT_IN_SCALE__0__INTTYPE, CYREG_PICU1_INTTYPE7
.set POT_IN_SCALE__0__MASK, 0x80
.set POT_IN_SCALE__0__PC, CYREG_PRT1_PC7
.set POT_IN_SCALE__0__PORT, 1
.set POT_IN_SCALE__0__SHIFT, 7
.set POT_IN_SCALE__AG, CYREG_PRT1_AG
.set POT_IN_SCALE__AMUX, CYREG_PRT1_AMUX
.set POT_IN_SCALE__BIE, CYREG_PRT1_BIE
.set POT_IN_SCALE__BIT_MASK, CYREG_PRT1_BIT_MASK
.set POT_IN_SCALE__BYP, CYREG_PRT1_BYP
.set POT_IN_SCALE__CTL, CYREG_PRT1_CTL
.set POT_IN_SCALE__DM0, CYREG_PRT1_DM0
.set POT_IN_SCALE__DM1, CYREG_PRT1_DM1
.set POT_IN_SCALE__DM2, CYREG_PRT1_DM2
.set POT_IN_SCALE__DR, CYREG_PRT1_DR
.set POT_IN_SCALE__INP_DIS, CYREG_PRT1_INP_DIS
.set POT_IN_SCALE__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set POT_IN_SCALE__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set POT_IN_SCALE__LCD_EN, CYREG_PRT1_LCD_EN
.set POT_IN_SCALE__MASK, 0x80
.set POT_IN_SCALE__PORT, 1
.set POT_IN_SCALE__PRT, CYREG_PRT1_PRT
.set POT_IN_SCALE__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set POT_IN_SCALE__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set POT_IN_SCALE__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set POT_IN_SCALE__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set POT_IN_SCALE__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set POT_IN_SCALE__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set POT_IN_SCALE__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set POT_IN_SCALE__PS, CYREG_PRT1_PS
.set POT_IN_SCALE__SHIFT, 7
.set POT_IN_SCALE__SLW, CYREG_PRT1_SLW

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 60000000
.set BCLK__BUS_CLK__KHZ, 60000
.set BCLK__BUS_CLK__MHZ, 60
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 12
.set CYDEV_CHIP_DIE_PSOC5LP, 19
.set CYDEV_CHIP_DIE_PSOC5TM, 20
.set CYDEV_CHIP_DIE_TMA4, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 4
.set CYDEV_CHIP_FAMILY_FM3, 5
.set CYDEV_CHIP_FAMILY_FM4, 6
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 12
.set CYDEV_CHIP_MEMBER_4C, 18
.set CYDEV_CHIP_MEMBER_4D, 8
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 13
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4H, 11
.set CYDEV_CHIP_MEMBER_4I, 17
.set CYDEV_CHIP_MEMBER_4J, 9
.set CYDEV_CHIP_MEMBER_4K, 10
.set CYDEV_CHIP_MEMBER_4L, 16
.set CYDEV_CHIP_MEMBER_4M, 15
.set CYDEV_CHIP_MEMBER_4N, 6
.set CYDEV_CHIP_MEMBER_4O, 5
.set CYDEV_CHIP_MEMBER_4P, 14
.set CYDEV_CHIP_MEMBER_4Q, 7
.set CYDEV_CHIP_MEMBER_4U, 3
.set CYDEV_CHIP_MEMBER_5A, 20
.set CYDEV_CHIP_MEMBER_5B, 19
.set CYDEV_CHIP_MEMBER_FM3, 24
.set CYDEV_CHIP_MEMBER_FM4, 25
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 21
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 22
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 23
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 0
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x000084FE
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP, 1
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000003
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
