ISim log file
Running: D:\file2\topmodule\test_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb D:/file2/topmodule/test_isim_beh.wdb 
ISim P.68d (signature 0x7708f090)
This is a Full version of ISim.
WARNING: File "D:/file2/topmodule/top.v" Line 32.  For instance uut/jicunqi/, width 32 of formal port R_Data_A is not equal to width 1 of actual signal R_Data_A.
WARNING: File "D:/file2/topmodule/top.v" Line 32.  For instance uut/jicunqi/, width 32 of formal port R_Data_B is not equal to width 1 of actual signal R_Data_B.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Finished circuit initialization process.
