<profile>

<section name = "Vitis HLS Report for 'LSTM_Top'" level="0">
<item name = "Date">Thu May 22 16:58:34 2025
</item>
<item name = "Version">2024.2 (Build 5238294 on Nov  8 2024)</item>
<item name = "Project">lstm_hls</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.297 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">13463365, 13463365, 0.135 sec, 0.135 sec, 13463366, 13463366, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_LSTM_Top_Pipeline_VITIS_LOOP_13_1_fu_68">LSTM_Top_Pipeline_VITIS_LOOP_13_1, 802, 802, 8.020 us, 8.020 us, 785, 785, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_infer_fu_75">infer, 13462544, 13462544, 0.135 sec, 0.135 sec, 13462544, 13462544, no</column>
<column name="grp_LSTM_Top_Pipeline_VITIS_LOOP_27_2_fu_107">LSTM_Top_Pipeline_VITIS_LOOP_27_2, 12, 12, 0.120 us, 0.120 us, 11, 11, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 2, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">282, 64, 16734, 16506, 0</column>
<column name="Memory">2, -, 64, 5, 0</column>
<column name="Multiplexer">-, -, 0, 191, -</column>
<column name="Register">-, -, 107, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">101, 29, 15, 31, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_LSTM_Top_Pipeline_VITIS_LOOP_13_1_fu_68">LSTM_Top_Pipeline_VITIS_LOOP_13_1, 0, 0, 152, 107, 0</column>
<column name="grp_LSTM_Top_Pipeline_VITIS_LOOP_27_2_fu_107">LSTM_Top_Pipeline_VITIS_LOOP_27_2, 0, 0, 8, 88, 0</column>
<column name="fdiv_32ns_32ns_32_16_no_dsp_1_U157">fdiv_32ns_32ns_32_16_no_dsp_1, 0, 0, 0, 0, 0</column>
<column name="grp_infer_fu_75">infer, 282, 64, 16574, 16311, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="img_dat_U">img_dat_RAM_AUTO_1R1W, 2, 0, 0, 0, 784, 32, 1, 25088</column>
<column name="res_U">res_RAM_AUTO_1R1W, 0, 64, 5, 0, 10, 32, 1, 320</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="grp_LSTM_Top_Pipeline_VITIS_LOOP_27_2_fu_107_out_r_TREADY">and, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">48, 9, 1, 9</column>
<column name="grp_fu_114_ce">14, 3, 1, 3</column>
<column name="grp_fu_114_p0">14, 3, 32, 96</column>
<column name="grp_fu_114_p1">14, 3, 32, 96</column>
<column name="img_dat_address0">14, 3, 10, 30</column>
<column name="img_dat_ce0">14, 3, 1, 3</column>
<column name="img_dat_we0">9, 2, 1, 2</column>
<column name="in_r_TREADY_int_regslice">9, 2, 1, 2</column>
<column name="out_r_TDATA_int_regslice">9, 2, 96, 192</column>
<column name="res_address0">14, 3, 4, 12</column>
<column name="res_ce0">14, 3, 1, 3</column>
<column name="res_ce1">9, 2, 1, 2</column>
<column name="res_we0">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">8, 0, 8, 0</column>
<column name="grp_LSTM_Top_Pipeline_VITIS_LOOP_13_1_fu_68_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_LSTM_Top_Pipeline_VITIS_LOOP_27_2_fu_107_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_infer_fu_75_ap_start_reg">1, 0, 1, 0</column>
<column name="out_r_TDATA_reg">96, 0, 96, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_none, LSTM_Top, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_none, LSTM_Top, return value</column>
<column name="in_r_TDATA">in, 96, axis, in_r, pointer</column>
<column name="in_r_TVALID">in, 1, axis, in_r, pointer</column>
<column name="in_r_TREADY">out, 1, axis, in_r, pointer</column>
<column name="out_r_TDATA">out, 96, axis, out_r, pointer</column>
<column name="out_r_TVALID">out, 1, axis, out_r, pointer</column>
<column name="out_r_TREADY">in, 1, axis, out_r, pointer</column>
</table>
</item>
</section>
</profile>
