{
 "Files" : [
  {
   "Path" : "/home/muheet-ghani/fpga_project/src/ball.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/muheet-ghani/fpga_project/src/frame.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/muheet-ghani/fpga_project/src/gowin_clkdiv.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/muheet-ghani/fpga_project/src/gowin_rpll.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/muheet-ghani/fpga_project/src/paddle.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/muheet-ghani/fpga_project/src/text.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/muheet-ghani/fpga_project/src/uart_rx.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/muheet-ghani/fpga_project/src/uart_top.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/muheet-ghani/fpga_project/src/uart_tx.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/muheet-ghani/fpga_project/src/vga_top.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/muheet-ghani/fpga_project/src/score.v",
   "Type" : "verilog"
  },
  {
   "Path" : "/home/muheet-ghani/fpga_project/src/points.v",
   "Type" : "verilog"
  }
 ],
 "IncludePath" : [

 ],
 "LoopLimit" : 2000,
 "ResultFile" : "/home/muheet-ghani/fpga_project/impl/temp/rtl_parser.result",
 "Top" : "",
 "VerilogStd" : "verilog_2001",
 "VhdlStd" : "vhdl_93"
}