

================================================================
== Vitis HLS Report for 'fiat_25519_carry_square'
================================================================
* Date:           Fri May 10 12:46:23 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D3
* Solution:       comb_33 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       75|       75|  0.750 us|  0.750 us|   76|   76|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 39
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.00>
ST_1 : Operation 40 [1/1] (1.00ns)   --->   "%arg1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %arg1"   --->   Operation 40 'read' 'arg1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 41 [1/1] (1.00ns)   --->   "%out1_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %out1"   --->   Operation 41 'read' 'out1_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 122 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%arg1_r = alloca i64 1" [d3.cpp:11]   --->   Operation 42 'alloca' 'arg1_r' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%out1_w = alloca i64 1" [d3.cpp:12]   --->   Operation 43 'alloca' 'out1_w' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%arr = alloca i64 1" [d3.cpp:13]   --->   Operation 44 'alloca' 'arr' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%arr_1 = alloca i64 1" [d3.cpp:13]   --->   Operation 45 'alloca' 'arr_1' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %arg1_read, i32 2, i32 63" [d3.cpp:17]   --->   Operation 46 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %out1_read, i32 2, i32 63" [d3.cpp:126]   --->   Operation 47 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln17 = sext i62 %trunc_ln" [d3.cpp:17]   --->   Operation 48 'sext' 'sext_ln17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%mem_addr = getelementptr i32 %mem, i64 %sext_ln17" [d3.cpp:17]   --->   Operation 49 'getelementptr' 'mem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 50 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 51 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 51 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 52 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 52 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 53 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 53 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 54 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 54 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 55 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 55 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 56 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 56 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 57 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %mem_addr, i32 10" [d3.cpp:17]   --->   Operation 57 'readreq' 'empty' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 58 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fiat_25519_carry_square_Pipeline_1, i64 %arr, i64 %arr_1"   --->   Operation 58 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 59 [2/2] (0.00ns)   --->   "%call_ln17 = call void @fiat_25519_carry_square_Pipeline_ARRAY_1_READ, i32 %mem, i62 %trunc_ln, i32 %arg1_r" [d3.cpp:17]   --->   Operation 59 'call' 'call_ln17' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 60 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fiat_25519_carry_square_Pipeline_1, i64 %arr, i64 %arr_1"   --->   Operation 60 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 61 [1/2] (0.00ns)   --->   "%call_ln17 = call void @fiat_25519_carry_square_Pipeline_ARRAY_1_READ, i32 %mem, i62 %trunc_ln, i32 %arg1_r" [d3.cpp:17]   --->   Operation 61 'call' 'call_ln17' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.67>
ST_12 : Operation 62 [1/1] (0.00ns)   --->   "%arg1_r_addr = getelementptr i32 %arg1_r, i64 0, i64 9"   --->   Operation 62 'getelementptr' 'arg1_r_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 63 [2/2] (0.67ns)   --->   "%arg1_r_load = load i4 %arg1_r_addr"   --->   Operation 63 'load' 'arg1_r_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 13 <SV = 12> <Delay = 4.09>
ST_13 : Operation 64 [1/2] (0.67ns)   --->   "%arg1_r_load = load i4 %arg1_r_addr"   --->   Operation 64 'load' 'arg1_r_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_13 : [1/1] (0.57ns)   --->   Input mux for Operation 65 '%mul16 = mul i32 %arg1_r_load, i32 38'
ST_13 : Operation 65 [1/1] (2.84ns)   --->   "%mul16 = mul i32 %arg1_r_load, i32 38"   --->   Operation 65 'mul' 'mul16' <Predicate = true> <Delay = 2.84> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 66 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1, i64 %arr_1, i64 %arr, i32 %arg1_r, i32 %mul16, i32 %mul16"   --->   Operation 66 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 67 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fiat_25519_carry_square_Pipeline_VITIS_LOOP_23_1, i64 %arr_1, i64 %arr, i32 %arg1_r, i32 %mul16, i32 %mul16"   --->   Operation 67 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.67>
ST_16 : Operation 68 [1/1] (0.00ns)   --->   "%arg1_r_addr_3 = getelementptr i32 %arg1_r, i64 0, i64 8"   --->   Operation 68 'getelementptr' 'arg1_r_addr_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 69 [2/2] (0.67ns)   --->   "%arg1_r_load_2 = load i4 %arg1_r_addr_3"   --->   Operation 69 'load' 'arg1_r_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 17 <SV = 16> <Delay = 4.09>
ST_17 : Operation 70 [1/2] (0.67ns)   --->   "%arg1_r_load_2 = load i4 %arg1_r_addr_3"   --->   Operation 70 'load' 'arg1_r_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_17 : [1/1] (0.57ns)   --->   Input mux for Operation 71 '%mul45 = mul i32 %arg1_r_load_2, i32 19'
ST_17 : Operation 71 [1/1] (2.84ns)   --->   "%mul45 = mul i32 %arg1_r_load_2, i32 19"   --->   Operation 71 'mul' 'mul45' <Predicate = true> <Delay = 2.84> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 72 [2/2] (0.00ns)   --->   "%call_ln0 = call void @fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3, i64 %arr_1, i64 %arr, i32 %arg1_r, i32 %mul45"   --->   Operation 72 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 0.00>
ST_19 : Operation 73 [1/2] (0.00ns)   --->   "%call_ln0 = call void @fiat_25519_carry_square_Pipeline_VITIS_LOOP_34_3, i64 %arr_1, i64 %arr, i32 %arg1_r, i32 %mul45"   --->   Operation 73 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 0.67>
ST_20 : Operation 74 [1/1] (0.00ns)   --->   "%arg1_r_addr_5 = getelementptr i32 %arg1_r, i64 0, i64 1" [d3.cpp:50]   --->   Operation 74 'getelementptr' 'arg1_r_addr_5' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 75 [2/2] (0.67ns)   --->   "%arg1_r_load_4 = load i4 %arg1_r_addr_5" [d3.cpp:50]   --->   Operation 75 'load' 'arg1_r_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 21 <SV = 20> <Delay = 0.67>
ST_21 : Operation 76 [1/1] (0.00ns)   --->   "%arg1_r_addr_4 = getelementptr i32 %arg1_r, i64 0, i64 0" [d3.cpp:50]   --->   Operation 76 'getelementptr' 'arg1_r_addr_4' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 77 [2/2] (0.67ns)   --->   "%arg1_r_load_3 = load i4 %arg1_r_addr_4" [d3.cpp:50]   --->   Operation 77 'load' 'arg1_r_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_21 : Operation 78 [1/2] (0.67ns)   --->   "%arg1_r_load_4 = load i4 %arg1_r_addr_5" [d3.cpp:50]   --->   Operation 78 'load' 'arg1_r_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_21 : Operation 79 [1/1] (0.00ns)   --->   "%arg1_r_addr_7 = getelementptr i32 %arg1_r, i64 0, i64 7" [d3.cpp:50]   --->   Operation 79 'getelementptr' 'arg1_r_addr_7' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 80 [2/2] (0.67ns)   --->   "%arg1_r_load_6 = load i4 %arg1_r_addr_7" [d3.cpp:50]   --->   Operation 80 'load' 'arg1_r_load_6' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 22 <SV = 21> <Delay = 0.67>
ST_22 : Operation 81 [1/1] (0.00ns)   --->   "%arr_1_addr_1 = getelementptr i64 %arr_1, i64 0, i64 4"   --->   Operation 81 'getelementptr' 'arr_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 82 [1/2] (0.67ns)   --->   "%arg1_r_load_3 = load i4 %arg1_r_addr_4" [d3.cpp:50]   --->   Operation 82 'load' 'arg1_r_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_22 : Operation 83 [2/2] (0.67ns)   --->   "%arr_1_load = load i3 %arr_1_addr_1" [d3.cpp:50]   --->   Operation 83 'load' 'arr_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_22 : Operation 84 [1/1] (0.00ns)   --->   "%arg1_r_addr_6 = getelementptr i32 %arg1_r, i64 0, i64 2" [d3.cpp:50]   --->   Operation 84 'getelementptr' 'arg1_r_addr_6' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 85 [2/2] (0.67ns)   --->   "%arg1_r_load_5 = load i4 %arg1_r_addr_6" [d3.cpp:50]   --->   Operation 85 'load' 'arg1_r_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_22 : Operation 86 [1/2] (0.67ns)   --->   "%arg1_r_load_6 = load i4 %arg1_r_addr_7" [d3.cpp:50]   --->   Operation 86 'load' 'arg1_r_load_6' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_22 : Operation 87 [1/1] (0.00ns)   --->   "%arg1_r_addr_9 = getelementptr i32 %arg1_r, i64 0, i64 6" [d3.cpp:50]   --->   Operation 87 'getelementptr' 'arg1_r_addr_9' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 88 [2/2] (0.67ns)   --->   "%arg1_r_load_8 = load i4 %arg1_r_addr_9" [d3.cpp:50]   --->   Operation 88 'load' 'arg1_r_load_8' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 23 <SV = 22> <Delay = 0.67>
ST_23 : Operation 89 [1/1] (0.00ns)   --->   "%arr_addr = getelementptr i64 %arr, i64 0, i64 0"   --->   Operation 89 'getelementptr' 'arr_addr' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 90 [1/1] (0.00ns)   --->   "%arr_1_addr = getelementptr i64 %arr_1, i64 0, i64 0"   --->   Operation 90 'getelementptr' 'arr_1_addr' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 91 [1/2] (0.67ns)   --->   "%arr_1_load = load i3 %arr_1_addr_1" [d3.cpp:50]   --->   Operation 91 'load' 'arr_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_23 : Operation 92 [1/2] (0.67ns)   --->   "%arg1_r_load_5 = load i4 %arg1_r_addr_6" [d3.cpp:50]   --->   Operation 92 'load' 'arg1_r_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_23 : Operation 93 [1/1] (0.00ns)   --->   "%arg1_r_addr_8 = getelementptr i32 %arg1_r, i64 0, i64 3" [d3.cpp:50]   --->   Operation 93 'getelementptr' 'arg1_r_addr_8' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 94 [2/2] (0.67ns)   --->   "%arg1_r_load_7 = load i4 %arg1_r_addr_8" [d3.cpp:50]   --->   Operation 94 'load' 'arg1_r_load_7' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_23 : Operation 95 [1/2] (0.67ns)   --->   "%arg1_r_load_8 = load i4 %arg1_r_addr_9" [d3.cpp:50]   --->   Operation 95 'load' 'arg1_r_load_8' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_23 : Operation 96 [1/1] (0.00ns)   --->   "%arg1_r_addr_11 = getelementptr i32 %arg1_r, i64 0, i64 5" [d3.cpp:50]   --->   Operation 96 'getelementptr' 'arg1_r_addr_11' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 97 [2/2] (0.67ns)   --->   "%arg1_r_load_10 = load i4 %arg1_r_addr_11" [d3.cpp:50]   --->   Operation 97 'load' 'arg1_r_load_10' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_23 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln50 = trunc i64 %arr_1_load" [d3.cpp:50]   --->   Operation 98 'trunc' 'trunc_ln50' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 99 [1/1] (0.00ns)   --->   "%arr_addr_1 = getelementptr i64 %arr, i64 0, i64 1"   --->   Operation 99 'getelementptr' 'arr_addr_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 100 [1/1] (0.00ns)   --->   "%arr_1_addr_2 = getelementptr i64 %arr_1, i64 0, i64 1"   --->   Operation 100 'getelementptr' 'arr_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 101 [2/2] (0.67ns)   --->   "%arr_load = load i3 %arr_addr" [d3.cpp:60]   --->   Operation 101 'load' 'arr_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_23 : Operation 102 [2/2] (0.67ns)   --->   "%arr_1_load_1 = load i3 %arr_1_addr" [d3.cpp:61]   --->   Operation 102 'load' 'arr_1_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_23 : Operation 103 [2/2] (0.67ns)   --->   "%arr_load_1 = load i3 %arr_addr_1" [d3.cpp:62]   --->   Operation 103 'load' 'arr_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_23 : Operation 104 [2/2] (0.67ns)   --->   "%arr_1_load_2 = load i3 %arr_1_addr_2" [d3.cpp:64]   --->   Operation 104 'load' 'arr_1_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>

State 24 <SV = 23> <Delay = 4.09>
ST_24 : Operation 105 [1/2] (0.67ns)   --->   "%arg1_r_load_7 = load i4 %arg1_r_addr_8" [d3.cpp:50]   --->   Operation 105 'load' 'arg1_r_load_7' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_24 : Operation 106 [1/1] (0.00ns)   --->   "%arg1_r_addr_10 = getelementptr i32 %arg1_r, i64 0, i64 4" [d3.cpp:50]   --->   Operation 106 'getelementptr' 'arg1_r_addr_10' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 107 [2/2] (0.67ns)   --->   "%arg1_r_load_9 = load i4 %arg1_r_addr_10" [d3.cpp:50]   --->   Operation 107 'load' 'arg1_r_load_9' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_24 : Operation 108 [1/2] (0.67ns)   --->   "%arg1_r_load_10 = load i4 %arg1_r_addr_11" [d3.cpp:50]   --->   Operation 108 'load' 'arg1_r_load_10' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_24 : [1/1] (0.57ns)   --->   Input mux for Operation 109 '%mul219 = mul i32 %arg1_r_load_6, i32 38'
ST_24 : Operation 109 [1/1] (2.84ns)   --->   "%mul219 = mul i32 %arg1_r_load_6, i32 38" [d3.cpp:50]   --->   Operation 109 'mul' 'mul219' <Predicate = true> <Delay = 2.84> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 110 [1/1] (0.00ns)   --->   "%arr_1_addr_3 = getelementptr i64 %arr_1, i64 0, i64 2"   --->   Operation 110 'getelementptr' 'arr_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (0.57ns)   --->   Input mux for Operation 111 '%mul244 = mul i32 %arg1_r_load_8, i32 19'
ST_24 : Operation 111 [1/1] (2.84ns)   --->   "%mul244 = mul i32 %arg1_r_load_8, i32 19" [d3.cpp:50]   --->   Operation 111 'mul' 'mul244' <Predicate = true> <Delay = 2.84> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 112 [1/1] (0.00ns)   --->   "%arr_addr_2 = getelementptr i64 %arr, i64 0, i64 3"   --->   Operation 112 'getelementptr' 'arr_addr_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 113 [1/1] (0.00ns)   --->   "%arr_1_addr_4 = getelementptr i64 %arr_1, i64 0, i64 3"   --->   Operation 113 'getelementptr' 'arr_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 114 [1/1] (0.00ns)   --->   "%arr_addr_3 = getelementptr i64 %arr, i64 0, i64 4"   --->   Operation 114 'getelementptr' 'arr_addr_3' <Predicate = true> <Delay = 0.00>
ST_24 : [1/1] (0.57ns)   --->   Input mux for Operation 115 '%mul316 = mul i32 %arg1_r_load_10, i32 38'
ST_24 : Operation 115 [1/1] (2.84ns)   --->   "%mul316 = mul i32 %arg1_r_load_10, i32 38" [d3.cpp:50]   --->   Operation 115 'mul' 'mul316' <Predicate = true> <Delay = 2.84> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 116 [1/2] (0.67ns)   --->   "%arr_load = load i3 %arr_addr" [d3.cpp:60]   --->   Operation 116 'load' 'arr_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_24 : Operation 117 [1/1] (0.00ns)   --->   "%trunc_ln78 = trunc i64 %arr_load" [d3.cpp:78]   --->   Operation 117 'trunc' 'trunc_ln78' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 118 [1/2] (0.67ns)   --->   "%arr_1_load_1 = load i3 %arr_1_addr" [d3.cpp:61]   --->   Operation 118 'load' 'arr_1_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_24 : Operation 119 [1/1] (0.00ns)   --->   "%trunc_ln61_2 = trunc i64 %arr_1_load_1" [d3.cpp:61]   --->   Operation 119 'trunc' 'trunc_ln61_2' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 120 [1/2] (0.67ns)   --->   "%arr_load_1 = load i3 %arr_addr_1" [d3.cpp:62]   --->   Operation 120 'load' 'arr_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_24 : Operation 121 [1/1] (0.00ns)   --->   "%trunc_ln62_3 = trunc i64 %arr_load_1" [d3.cpp:62]   --->   Operation 121 'trunc' 'trunc_ln62_3' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 122 [1/2] (0.67ns)   --->   "%arr_1_load_2 = load i3 %arr_1_addr_2" [d3.cpp:64]   --->   Operation 122 'load' 'arr_1_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_24 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln64 = trunc i64 %arr_1_load_2" [d3.cpp:64]   --->   Operation 123 'trunc' 'trunc_ln64' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 124 [2/2] (0.67ns)   --->   "%arr_1_load_3 = load i3 %arr_1_addr_3" [d3.cpp:81]   --->   Operation 124 'load' 'arr_1_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_24 : Operation 125 [2/2] (0.67ns)   --->   "%arr_load_2 = load i3 %arr_addr_2" [d3.cpp:86]   --->   Operation 125 'load' 'arr_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_24 : Operation 126 [2/2] (0.67ns)   --->   "%arr_1_load_4 = load i3 %arr_1_addr_4" [d3.cpp:92]   --->   Operation 126 'load' 'arr_1_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_24 : Operation 127 [2/2] (0.67ns)   --->   "%arr_load_3 = load i3 %arr_addr_3" [d3.cpp:97]   --->   Operation 127 'load' 'arr_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>

State 25 <SV = 24> <Delay = 7.08>
ST_25 : Operation 128 [1/1] (0.00ns)   --->   "%conv17 = zext i32 %mul16"   --->   Operation 128 'zext' 'conv17' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 129 [1/1] (0.00ns)   --->   "%conv46 = zext i32 %mul45"   --->   Operation 129 'zext' 'conv46' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln50 = zext i32 %arg1_r_load_3" [d3.cpp:50]   --->   Operation 130 'zext' 'zext_ln50' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 131 [1/1] (0.00ns)   --->   "%shl_ln50 = shl i32 %arg1_r_load, i32 1" [d3.cpp:50]   --->   Operation 131 'shl' 'shl_ln50' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln50_1 = zext i32 %shl_ln50" [d3.cpp:50]   --->   Operation 132 'zext' 'zext_ln50_1' <Predicate = true> <Delay = 0.00>
ST_25 : [1/1] (0.82ns)   --->   Input mux for Operation 133 '%mul_ln50 = mul i64 %zext_ln50, i64 %zext_ln50_1'
ST_25 : Operation 133 [1/1] (2.59ns)   --->   "%mul_ln50 = mul i64 %zext_ln50, i64 %zext_ln50_1" [d3.cpp:50]   --->   Operation 133 'mul' 'mul_ln50' <Predicate = true> <Delay = 2.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln50_2 = zext i32 %arg1_r_load_4" [d3.cpp:50]   --->   Operation 134 'zext' 'zext_ln50_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 135 [1/1] (0.00ns)   --->   "%shl_ln50_1 = shl i32 %arg1_r_load_2, i32 1" [d3.cpp:50]   --->   Operation 135 'shl' 'shl_ln50_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln50_3 = zext i32 %shl_ln50_1" [d3.cpp:50]   --->   Operation 136 'zext' 'zext_ln50_3' <Predicate = true> <Delay = 0.00>
ST_25 : [1/1] (0.82ns)   --->   Input mux for Operation 137 '%mul_ln50_1 = mul i64 %zext_ln50_2, i64 %zext_ln50_3'
ST_25 : Operation 137 [1/1] (2.59ns)   --->   "%mul_ln50_1 = mul i64 %zext_ln50_2, i64 %zext_ln50_3" [d3.cpp:50]   --->   Operation 137 'mul' 'mul_ln50_1' <Predicate = true> <Delay = 2.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln50_4 = zext i32 %arg1_r_load_5" [d3.cpp:50]   --->   Operation 138 'zext' 'zext_ln50_4' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 139 [1/1] (0.00ns)   --->   "%shl_ln50_2 = shl i32 %arg1_r_load_6, i32 1" [d3.cpp:50]   --->   Operation 139 'shl' 'shl_ln50_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln50_5 = zext i32 %shl_ln50_2" [d3.cpp:50]   --->   Operation 140 'zext' 'zext_ln50_5' <Predicate = true> <Delay = 0.00>
ST_25 : [1/1] (0.82ns)   --->   Input mux for Operation 141 '%mul_ln50_2 = mul i64 %zext_ln50_5, i64 %zext_ln50_4'
ST_25 : Operation 141 [1/1] (2.59ns)   --->   "%mul_ln50_2 = mul i64 %zext_ln50_5, i64 %zext_ln50_4" [d3.cpp:50]   --->   Operation 141 'mul' 'mul_ln50_2' <Predicate = true> <Delay = 2.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln50_6 = zext i32 %arg1_r_load_7" [d3.cpp:50]   --->   Operation 142 'zext' 'zext_ln50_6' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 143 [1/1] (0.00ns)   --->   "%shl_ln50_3 = shl i32 %arg1_r_load_8, i32 1" [d3.cpp:50]   --->   Operation 143 'shl' 'shl_ln50_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln50_7 = zext i32 %shl_ln50_3" [d3.cpp:50]   --->   Operation 144 'zext' 'zext_ln50_7' <Predicate = true> <Delay = 0.00>
ST_25 : [1/1] (0.82ns)   --->   Input mux for Operation 145 '%mul_ln50_3 = mul i64 %zext_ln50_7, i64 %zext_ln50_6'
ST_25 : Operation 145 [1/1] (2.59ns)   --->   "%mul_ln50_3 = mul i64 %zext_ln50_7, i64 %zext_ln50_6" [d3.cpp:50]   --->   Operation 145 'mul' 'mul_ln50_3' <Predicate = true> <Delay = 2.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 146 [1/2] (0.67ns)   --->   "%arg1_r_load_9 = load i4 %arg1_r_addr_10" [d3.cpp:50]   --->   Operation 146 'load' 'arg1_r_load_9' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_25 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln50_8 = zext i32 %arg1_r_load_9" [d3.cpp:50]   --->   Operation 147 'zext' 'zext_ln50_8' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 148 [1/1] (0.00ns)   --->   "%shl_ln50_4 = shl i32 %arg1_r_load_10, i32 1" [d3.cpp:50]   --->   Operation 148 'shl' 'shl_ln50_4' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln50_9 = zext i32 %shl_ln50_4" [d3.cpp:50]   --->   Operation 149 'zext' 'zext_ln50_9' <Predicate = true> <Delay = 0.00>
ST_25 : [1/1] (0.82ns)   --->   Input mux for Operation 150 '%mul_ln50_4 = mul i64 %zext_ln50_9, i64 %zext_ln50_8'
ST_25 : Operation 150 [1/1] (2.59ns)   --->   "%mul_ln50_4 = mul i64 %zext_ln50_9, i64 %zext_ln50_8" [d3.cpp:50]   --->   Operation 150 'mul' 'mul_ln50_4' <Predicate = true> <Delay = 2.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 151 [1/1] (1.08ns)   --->   "%add_ln50 = add i64 %mul_ln50_2, i64 %mul_ln50_3" [d3.cpp:50]   --->   Operation 151 'add' 'add_ln50' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 152 [1/1] (0.00ns)   --->   "%trunc_ln50_1 = trunc i64 %add_ln50" [d3.cpp:50]   --->   Operation 152 'trunc' 'trunc_ln50_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 153 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln50_1 = add i64 %add_ln50, i64 %arr_1_load" [d3.cpp:50]   --->   Operation 153 'add' 'add_ln50_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 154 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln50_2 = add i64 %mul_ln50, i64 %mul_ln50_4" [d3.cpp:50]   --->   Operation 154 'add' 'add_ln50_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 155 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln50_3 = add i64 %add_ln50_2, i64 %mul_ln50_1" [d3.cpp:50]   --->   Operation 155 'add' 'add_ln50_3' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 156 [1/1] (0.94ns)   --->   "%add_ln50_5 = add i25 %trunc_ln50_1, i25 %trunc_ln50" [d3.cpp:50]   --->   Operation 156 'add' 'add_ln50_5' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 157 [1/1] (0.00ns)   --->   "%trunc_ln50_2 = trunc i64 %add_ln50_3" [d3.cpp:50]   --->   Operation 157 'trunc' 'trunc_ln50_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 158 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln50_4 = add i64 %add_ln50_3, i64 %add_ln50_1" [d3.cpp:50]   --->   Operation 158 'add' 'add_ln50_4' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 159 [1/1] (0.00ns)   --->   "%conv153 = zext i32 %arg1_r_load_2"   --->   Operation 159 'zext' 'conv153' <Predicate = true> <Delay = 0.00>
ST_25 : [1/1] (0.82ns)   --->   Input mux for Operation 160 '%mul157 = mul i64 %conv46, i64 %conv153'
ST_25 : Operation 160 [1/1] (2.59ns)   --->   "%mul157 = mul i64 %conv46, i64 %conv153"   --->   Operation 160 'mul' 'mul157' <Predicate = true> <Delay = 2.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (0.82ns)   --->   Input mux for Operation 161 '%mul_ln60 = mul i64 %zext_ln50, i64 %zext_ln50_3'
ST_25 : Operation 161 [1/1] (2.59ns)   --->   "%mul_ln60 = mul i64 %zext_ln50, i64 %zext_ln50_3" [d3.cpp:60]   --->   Operation 161 'mul' 'mul_ln60' <Predicate = true> <Delay = 2.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (0.82ns)   --->   Input mux for Operation 162 '%mul_ln61 = mul i64 %zext_ln50_5, i64 %zext_ln50'
ST_25 : Operation 162 [1/1] (2.59ns)   --->   "%mul_ln61 = mul i64 %zext_ln50_5, i64 %zext_ln50" [d3.cpp:61]   --->   Operation 162 'mul' 'mul_ln61' <Predicate = true> <Delay = 2.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (0.82ns)   --->   Input mux for Operation 163 '%mul_ln62 = mul i64 %zext_ln50_7, i64 %zext_ln50'
ST_25 : Operation 163 [1/1] (2.59ns)   --->   "%mul_ln62 = mul i64 %zext_ln50_7, i64 %zext_ln50" [d3.cpp:62]   --->   Operation 163 'mul' 'mul_ln62' <Predicate = true> <Delay = 2.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (0.82ns)   --->   Input mux for Operation 164 '%mul_ln64 = mul i64 %zext_ln50_9, i64 %zext_ln50'
ST_25 : Operation 164 [1/1] (2.59ns)   --->   "%mul_ln64 = mul i64 %zext_ln50_9, i64 %zext_ln50" [d3.cpp:64]   --->   Operation 164 'mul' 'mul_ln64' <Predicate = true> <Delay = 2.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 165 [1/1] (0.00ns)   --->   "%shl_ln60 = shl i32 %arg1_r_load_6, i32 2" [d3.cpp:60]   --->   Operation 165 'shl' 'shl_ln60' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i32 %shl_ln60" [d3.cpp:60]   --->   Operation 166 'zext' 'zext_ln60' <Predicate = true> <Delay = 0.00>
ST_25 : [1/1] (0.82ns)   --->   Input mux for Operation 167 '%mul_ln60_1 = mul i64 %zext_ln60, i64 %zext_ln50_2'
ST_25 : Operation 167 [1/1] (2.59ns)   --->   "%mul_ln60_1 = mul i64 %zext_ln60, i64 %zext_ln50_2" [d3.cpp:60]   --->   Operation 167 'mul' 'mul_ln60_1' <Predicate = true> <Delay = 2.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (0.82ns)   --->   Input mux for Operation 168 '%mul_ln61_1 = mul i64 %zext_ln50_7, i64 %zext_ln50_2'
ST_25 : Operation 168 [1/1] (2.59ns)   --->   "%mul_ln61_1 = mul i64 %zext_ln50_7, i64 %zext_ln50_2" [d3.cpp:61]   --->   Operation 168 'mul' 'mul_ln61_1' <Predicate = true> <Delay = 2.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln62 = zext i32 %arg1_r_load_4" [d3.cpp:62]   --->   Operation 169 'zext' 'zext_ln62' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln62_1 = zext i32 %shl_ln50_4" [d3.cpp:62]   --->   Operation 170 'zext' 'zext_ln62_1' <Predicate = true> <Delay = 0.00>
ST_25 : [1/1] (0.72ns)   --->   Input mux for Operation 171 '%mul_ln62_1 = mul i63 %zext_ln62, i63 %zext_ln62_1'
ST_25 : Operation 171 [1/1] (2.69ns)   --->   "%mul_ln62_1 = mul i63 %zext_ln62, i63 %zext_ln62_1" [d3.cpp:62]   --->   Operation 171 'mul' 'mul_ln62_1' <Predicate = true> <Delay = 2.69> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 172 [1/1] (0.00ns)   --->   "%shl_ln4 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul_ln62_1, i1 0" [d3.cpp:62]   --->   Operation 172 'bitconcatenate' 'shl_ln4' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 173 [1/1] (0.00ns)   --->   "%shl_ln64 = shl i32 %arg1_r_load_9, i32 1" [d3.cpp:64]   --->   Operation 173 'shl' 'shl_ln64' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln64 = zext i32 %shl_ln64" [d3.cpp:64]   --->   Operation 174 'zext' 'zext_ln64' <Predicate = true> <Delay = 0.00>
ST_25 : [1/1] (0.82ns)   --->   Input mux for Operation 175 '%mul_ln64_1 = mul i64 %zext_ln64, i64 %zext_ln50_2'
ST_25 : Operation 175 [1/1] (2.59ns)   --->   "%mul_ln64_1 = mul i64 %zext_ln64, i64 %zext_ln50_2" [d3.cpp:64]   --->   Operation 175 'mul' 'mul_ln64_1' <Predicate = true> <Delay = 2.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (0.82ns)   --->   Input mux for Operation 176 '%mul_ln60_2 = mul i64 %zext_ln50_7, i64 %zext_ln50_4'
ST_25 : Operation 176 [1/1] (2.59ns)   --->   "%mul_ln60_2 = mul i64 %zext_ln50_7, i64 %zext_ln50_4" [d3.cpp:60]   --->   Operation 176 'mul' 'mul_ln60_2' <Predicate = true> <Delay = 2.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (0.82ns)   --->   Input mux for Operation 177 '%mul_ln61_2 = mul i64 %zext_ln50_9, i64 %zext_ln50_4'
ST_25 : Operation 177 [1/1] (2.59ns)   --->   "%mul_ln61_2 = mul i64 %zext_ln50_9, i64 %zext_ln50_4" [d3.cpp:61]   --->   Operation 177 'mul' 'mul_ln61_2' <Predicate = true> <Delay = 2.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (0.82ns)   --->   Input mux for Operation 178 '%mul_ln62_2 = mul i64 %zext_ln64, i64 %zext_ln50_4'
ST_25 : Operation 178 [1/1] (2.59ns)   --->   "%mul_ln62_2 = mul i64 %zext_ln64, i64 %zext_ln50_4" [d3.cpp:62]   --->   Operation 178 'mul' 'mul_ln62_2' <Predicate = true> <Delay = 2.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 179 [1/1] (0.00ns)   --->   "%shl_ln64_1 = shl i32 %arg1_r_load_7, i32 1" [d3.cpp:64]   --->   Operation 179 'shl' 'shl_ln64_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln64_1 = zext i32 %shl_ln64_1" [d3.cpp:64]   --->   Operation 180 'zext' 'zext_ln64_1' <Predicate = true> <Delay = 0.00>
ST_25 : [1/1] (0.82ns)   --->   Input mux for Operation 181 '%mul_ln64_2 = mul i64 %zext_ln64_1, i64 %zext_ln50_4'
ST_25 : Operation 181 [1/1] (2.59ns)   --->   "%mul_ln64_2 = mul i64 %zext_ln64_1, i64 %zext_ln50_4" [d3.cpp:64]   --->   Operation 181 'mul' 'mul_ln64_2' <Predicate = true> <Delay = 2.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 182 [1/1] (0.00ns)   --->   "%shl_ln60_1 = shl i32 %arg1_r_load_10, i32 2" [d3.cpp:60]   --->   Operation 182 'shl' 'shl_ln60_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln60_1 = zext i32 %shl_ln60_1" [d3.cpp:60]   --->   Operation 183 'zext' 'zext_ln60_1' <Predicate = true> <Delay = 0.00>
ST_25 : [1/1] (0.82ns)   --->   Input mux for Operation 184 '%mul_ln60_3 = mul i64 %zext_ln60_1, i64 %zext_ln50_6'
ST_25 : Operation 184 [1/1] (2.59ns)   --->   "%mul_ln60_3 = mul i64 %zext_ln60_1, i64 %zext_ln50_6" [d3.cpp:60]   --->   Operation 184 'mul' 'mul_ln60_3' <Predicate = true> <Delay = 2.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (0.82ns)   --->   Input mux for Operation 185 '%mul_ln61_3 = mul i64 %zext_ln64, i64 %zext_ln50_6'
ST_25 : Operation 185 [1/1] (2.59ns)   --->   "%mul_ln61_3 = mul i64 %zext_ln64, i64 %zext_ln50_6" [d3.cpp:61]   --->   Operation 185 'mul' 'mul_ln61_3' <Predicate = true> <Delay = 2.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (0.82ns)   --->   Input mux for Operation 186 '%mul_ln62_3 = mul i64 %zext_ln64_1, i64 %zext_ln50_6'
ST_25 : Operation 186 [1/1] (2.59ns)   --->   "%mul_ln62_3 = mul i64 %zext_ln64_1, i64 %zext_ln50_6" [d3.cpp:62]   --->   Operation 186 'mul' 'mul_ln62_3' <Predicate = true> <Delay = 2.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (0.82ns)   --->   Input mux for Operation 187 '%mul202 = mul i64 %zext_ln50_8, i64 %zext_ln50_8'
ST_25 : Operation 187 [1/1] (2.59ns)   --->   "%mul202 = mul i64 %zext_ln50_8, i64 %zext_ln50_8" [d3.cpp:50]   --->   Operation 187 'mul' 'mul202' <Predicate = true> <Delay = 2.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 188 [1/1] (0.00ns)   --->   "%conv206 = zext i32 %arg1_r_load"   --->   Operation 188 'zext' 'conv206' <Predicate = true> <Delay = 0.00>
ST_25 : [1/1] (0.82ns)   --->   Input mux for Operation 189 '%mul211 = mul i64 %conv17, i64 %conv206'
ST_25 : Operation 189 [1/1] (2.59ns)   --->   "%mul211 = mul i64 %conv17, i64 %conv206"   --->   Operation 189 'mul' 'mul211' <Predicate = true> <Delay = 2.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 190 [1/1] (0.00ns)   --->   "%conv216 = zext i32 %arg1_r_load_8" [d3.cpp:50]   --->   Operation 190 'zext' 'conv216' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 191 [1/1] (0.00ns)   --->   "%conv220 = zext i32 %mul219" [d3.cpp:50]   --->   Operation 191 'zext' 'conv220' <Predicate = true> <Delay = 0.00>
ST_25 : [1/1] (0.82ns)   --->   Input mux for Operation 192 '%mul221 = mul i64 %conv216, i64 %conv220'
ST_25 : Operation 192 [1/1] (2.59ns)   --->   "%mul221 = mul i64 %conv216, i64 %conv220" [d3.cpp:50]   --->   Operation 192 'mul' 'mul221' <Predicate = true> <Delay = 2.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (0.82ns)   --->   Input mux for Operation 193 '%mul229 = mul i64 %zext_ln64_1, i64 %zext_ln50'
ST_25 : Operation 193 [1/1] (2.59ns)   --->   "%mul229 = mul i64 %zext_ln64_1, i64 %zext_ln50" [d3.cpp:64]   --->   Operation 193 'mul' 'mul229' <Predicate = true> <Delay = 2.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 194 [1/1] (0.00ns)   --->   "%empty_25 = shl i32 %arg1_r_load_5, i32 1" [d3.cpp:50]   --->   Operation 194 'shl' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 195 [1/1] (0.00ns)   --->   "%conv236 = zext i32 %empty_25" [d3.cpp:50]   --->   Operation 195 'zext' 'conv236' <Predicate = true> <Delay = 0.00>
ST_25 : [1/1] (0.82ns)   --->   Input mux for Operation 196 '%mul237 = mul i64 %conv236, i64 %zext_ln50_2'
ST_25 : Operation 196 [1/1] (2.59ns)   --->   "%mul237 = mul i64 %conv236, i64 %zext_ln50_2" [d3.cpp:50]   --->   Operation 196 'mul' 'mul237' <Predicate = true> <Delay = 2.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 197 [1/1] (0.00ns)   --->   "%conv245 = zext i32 %mul244" [d3.cpp:50]   --->   Operation 197 'zext' 'conv245' <Predicate = true> <Delay = 0.00>
ST_25 : [1/1] (0.82ns)   --->   Input mux for Operation 198 '%mul246 = mul i64 %conv245, i64 %conv216'
ST_25 : Operation 198 [1/1] (2.59ns)   --->   "%mul246 = mul i64 %conv245, i64 %conv216" [d3.cpp:50]   --->   Operation 198 'mul' 'mul246' <Predicate = true> <Delay = 2.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (0.82ns)   --->   Input mux for Operation 199 '%mul254 = mul i64 %conv236, i64 %zext_ln50'
ST_25 : Operation 199 [1/1] (2.59ns)   --->   "%mul254 = mul i64 %conv236, i64 %zext_ln50" [d3.cpp:50]   --->   Operation 199 'mul' 'mul254' <Predicate = true> <Delay = 2.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 200 [1/1] (0.00ns)   --->   "%empty_26 = shl i32 %arg1_r_load_4, i32 1" [d3.cpp:50]   --->   Operation 200 'shl' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 201 [1/1] (0.00ns)   --->   "%conv261 = zext i32 %empty_26" [d3.cpp:50]   --->   Operation 201 'zext' 'conv261' <Predicate = true> <Delay = 0.00>
ST_25 : [1/1] (0.82ns)   --->   Input mux for Operation 202 '%mul262 = mul i64 %conv261, i64 %zext_ln50_2'
ST_25 : Operation 202 [1/1] (2.59ns)   --->   "%mul262 = mul i64 %conv261, i64 %zext_ln50_2" [d3.cpp:50]   --->   Operation 202 'mul' 'mul262' <Predicate = true> <Delay = 2.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 203 [1/1] (0.00ns)   --->   "%conv266 = zext i32 %arg1_r_load_10" [d3.cpp:50]   --->   Operation 203 'zext' 'conv266' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 204 [1/1] (0.00ns)   --->   "%mul219_cast = zext i32 %mul219" [d3.cpp:50]   --->   Operation 204 'zext' 'mul219_cast' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 205 [1/1] (0.00ns)   --->   "%arg1_r_load_13_cast = zext i32 %arg1_r_load_10" [d3.cpp:50]   --->   Operation 205 'zext' 'arg1_r_load_13_cast' <Predicate = true> <Delay = 0.00>
ST_25 : [1/1] (0.72ns)   --->   Input mux for Operation 206 '%mul2721321 = mul i63 %mul219_cast, i63 %arg1_r_load_13_cast'
ST_25 : Operation 206 [1/1] (2.69ns)   --->   "%mul2721321 = mul i63 %mul219_cast, i63 %arg1_r_load_13_cast" [d3.cpp:50]   --->   Operation 206 'mul' 'mul2721321' <Predicate = true> <Delay = 2.69> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 207 [1/1] (0.00ns)   --->   "%mul2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul2721321, i1 0" [d3.cpp:50]   --->   Operation 207 'bitconcatenate' 'mul2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 208 [1/1] (0.00ns)   --->   "%mul244_cast = zext i32 %mul244" [d3.cpp:50]   --->   Operation 208 'zext' 'mul244_cast' <Predicate = true> <Delay = 0.00>
ST_25 : [1/1] (0.72ns)   --->   Input mux for Operation 209 '%mul2821219 = mul i63 %mul244_cast, i63 %arg1_r_load_13_cast'
ST_25 : Operation 209 [1/1] (2.69ns)   --->   "%mul2821219 = mul i63 %mul244_cast, i63 %arg1_r_load_13_cast" [d3.cpp:50]   --->   Operation 209 'mul' 'mul2821219' <Predicate = true> <Delay = 2.69> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 210 [1/1] (0.00ns)   --->   "%mul3 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul2821219, i1 0" [d3.cpp:50]   --->   Operation 210 'bitconcatenate' 'mul3' <Predicate = true> <Delay = 0.00>
ST_25 : [1/1] (0.82ns)   --->   Input mux for Operation 211 '%mul290 = mul i64 %conv261, i64 %zext_ln50'
ST_25 : Operation 211 [1/1] (2.59ns)   --->   "%mul290 = mul i64 %conv261, i64 %zext_ln50" [d3.cpp:50]   --->   Operation 211 'mul' 'mul290' <Predicate = true> <Delay = 2.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (0.82ns)   --->   Input mux for Operation 212 '%mul299 = mul i64 %zext_ln50_8, i64 %conv220'
ST_25 : Operation 212 [1/1] (2.59ns)   --->   "%mul299 = mul i64 %zext_ln50_8, i64 %conv220" [d3.cpp:50]   --->   Operation 212 'mul' 'mul299' <Predicate = true> <Delay = 2.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 213 [1/1] (0.00ns)   --->   "%arg1_r_load_12_cast = zext i32 %arg1_r_load_9" [d3.cpp:50]   --->   Operation 213 'zext' 'arg1_r_load_12_cast' <Predicate = true> <Delay = 0.00>
ST_25 : [1/1] (0.72ns)   --->   Input mux for Operation 214 '%mul3091117 = mul i63 %mul244_cast, i63 %arg1_r_load_12_cast'
ST_25 : Operation 214 [1/1] (2.69ns)   --->   "%mul3091117 = mul i63 %mul244_cast, i63 %arg1_r_load_12_cast" [d3.cpp:50]   --->   Operation 214 'mul' 'mul3091117' <Predicate = true> <Delay = 2.69> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 215 [1/1] (0.00ns)   --->   "%mul4 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul3091117, i1 0" [d3.cpp:50]   --->   Operation 215 'bitconcatenate' 'mul4' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 216 [1/1] (0.00ns)   --->   "%conv317 = zext i32 %mul316" [d3.cpp:50]   --->   Operation 216 'zext' 'conv317' <Predicate = true> <Delay = 0.00>
ST_25 : [1/1] (0.82ns)   --->   Input mux for Operation 217 '%mul318 = mul i64 %conv317, i64 %conv266'
ST_25 : Operation 217 [1/1] (2.59ns)   --->   "%mul318 = mul i64 %conv317, i64 %conv266" [d3.cpp:50]   --->   Operation 217 'mul' 'mul318' <Predicate = true> <Delay = 2.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (0.82ns)   --->   Input mux for Operation 218 '%mul325 = mul i64 %zext_ln50, i64 %zext_ln50'
ST_25 : Operation 218 [1/1] (2.59ns)   --->   "%mul325 = mul i64 %zext_ln50, i64 %zext_ln50" [d3.cpp:50]   --->   Operation 218 'mul' 'mul325' <Predicate = true> <Delay = 2.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 219 [1/1] (0.00ns)   --->   "%arg1_r_load_10_cast = zext i32 %arg1_r_load_7" [d3.cpp:50]   --->   Operation 219 'zext' 'arg1_r_load_10_cast' <Predicate = true> <Delay = 0.00>
ST_25 : [1/1] (0.72ns)   --->   Input mux for Operation 220 '%mul3351015 = mul i63 %mul219_cast, i63 %arg1_r_load_10_cast'
ST_25 : Operation 220 [1/1] (2.69ns)   --->   "%mul3351015 = mul i63 %mul219_cast, i63 %arg1_r_load_10_cast" [d3.cpp:50]   --->   Operation 220 'mul' 'mul3351015' <Predicate = true> <Delay = 2.69> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 221 [1/1] (0.00ns)   --->   "%mul5 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i63.i1, i63 %mul3351015, i1 0" [d3.cpp:50]   --->   Operation 221 'bitconcatenate' 'mul5' <Predicate = true> <Delay = 0.00>
ST_25 : [1/1] (0.82ns)   --->   Input mux for Operation 222 '%mul344 = mul i64 %zext_ln64, i64 %zext_ln50'
ST_25 : Operation 222 [1/1] (2.59ns)   --->   "%mul344 = mul i64 %zext_ln64, i64 %zext_ln50" [d3.cpp:64]   --->   Operation 222 'mul' 'mul344' <Predicate = true> <Delay = 2.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 223 [1/1] (0.00ns)   --->   "%arr_addr_4 = getelementptr i64 %arr, i64 0, i64 2"   --->   Operation 223 'getelementptr' 'arr_addr_4' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 224 [1/1] (0.00ns)   --->   "%empty_27 = shl i32 %arg1_r_load_7, i32 2" [d3.cpp:50]   --->   Operation 224 'shl' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 225 [1/1] (0.00ns)   --->   "%conv352 = zext i32 %empty_27" [d3.cpp:50]   --->   Operation 225 'zext' 'conv352' <Predicate = true> <Delay = 0.00>
ST_25 : [1/1] (0.82ns)   --->   Input mux for Operation 226 '%mul353 = mul i64 %conv352, i64 %zext_ln50_2'
ST_25 : Operation 226 [1/1] (2.59ns)   --->   "%mul353 = mul i64 %conv352, i64 %zext_ln50_2" [d3.cpp:50]   --->   Operation 226 'mul' 'mul353' <Predicate = true> <Delay = 2.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (0.82ns)   --->   Input mux for Operation 227 '%mul360 = mul i64 %zext_ln50_4, i64 %zext_ln50_4'
ST_25 : Operation 227 [1/1] (2.59ns)   --->   "%mul360 = mul i64 %zext_ln50_4, i64 %zext_ln50_4" [d3.cpp:50]   --->   Operation 227 'mul' 'mul360' <Predicate = true> <Delay = 2.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 228 [1/1] (0.00ns)   --->   "%conv364 = zext i32 %arg1_r_load_6" [d3.cpp:50]   --->   Operation 228 'zext' 'conv364' <Predicate = true> <Delay = 0.00>
ST_25 : [1/1] (0.82ns)   --->   Input mux for Operation 229 '%mul369 = mul i64 %conv220, i64 %conv364'
ST_25 : Operation 229 [1/1] (2.59ns)   --->   "%mul369 = mul i64 %conv220, i64 %conv364" [d3.cpp:50]   --->   Operation 229 'mul' 'mul369' <Predicate = true> <Delay = 2.59> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 230 [1/1] (1.08ns)   --->   "%add_ln78_1 = add i64 %mul_ln60_2, i64 %mul202" [d3.cpp:78]   --->   Operation 230 'add' 'add_ln78_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 231 [1/1] (0.00ns)   --->   "%trunc_ln78_1 = trunc i64 %add_ln78_1" [d3.cpp:78]   --->   Operation 231 'trunc' 'trunc_ln78_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 232 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln78_2 = add i64 %add_ln78_1, i64 %arr_load" [d3.cpp:78]   --->   Operation 232 'add' 'add_ln78_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 233 [1/1] (1.08ns)   --->   "%add_ln78_3 = add i64 %mul_ln60_1, i64 %mul211" [d3.cpp:78]   --->   Operation 233 'add' 'add_ln78_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 234 [1/1] (1.08ns)   --->   "%add_ln78_4 = add i64 %mul_ln60, i64 %mul_ln60_3" [d3.cpp:78]   --->   Operation 234 'add' 'add_ln78_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 235 [1/1] (0.00ns)   --->   "%trunc_ln78_2 = trunc i64 %add_ln78_3" [d3.cpp:78]   --->   Operation 235 'trunc' 'trunc_ln78_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 236 [1/1] (0.00ns)   --->   "%trunc_ln78_3 = trunc i64 %add_ln78_4" [d3.cpp:78]   --->   Operation 236 'trunc' 'trunc_ln78_3' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 237 [1/1] (1.08ns)   --->   "%add_ln78_5 = add i64 %add_ln78_4, i64 %add_ln78_3" [d3.cpp:78]   --->   Operation 237 'add' 'add_ln78_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 238 [1/1] (0.95ns)   --->   "%add_ln78_6 = add i26 %trunc_ln78_1, i26 %trunc_ln78" [d3.cpp:78]   --->   Operation 238 'add' 'add_ln78_6' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 239 [1/1] (0.95ns)   --->   "%add_ln78_7 = add i26 %trunc_ln78_3, i26 %trunc_ln78_2" [d3.cpp:78]   --->   Operation 239 'add' 'add_ln78_7' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 240 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln78 = add i64 %add_ln78_5, i64 %add_ln78_2" [d3.cpp:78]   --->   Operation 240 'add' 'add_ln78' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 241 [1/1] (1.08ns)   --->   "%add_ln61 = add i64 %mul_ln61, i64 %mul_ln61_3" [d3.cpp:61]   --->   Operation 241 'add' 'add_ln61' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 242 [1/1] (1.08ns)   --->   "%add_ln61_1 = add i64 %mul_ln61_1, i64 %mul_ln61_2" [d3.cpp:61]   --->   Operation 242 'add' 'add_ln61_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 243 [1/1] (0.00ns)   --->   "%trunc_ln61 = trunc i64 %add_ln61" [d3.cpp:61]   --->   Operation 243 'trunc' 'trunc_ln61' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 244 [1/1] (0.00ns)   --->   "%trunc_ln61_1 = trunc i64 %add_ln61_1" [d3.cpp:61]   --->   Operation 244 'trunc' 'trunc_ln61_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 245 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln61_2 = add i64 %add_ln61_1, i64 %add_ln61" [d3.cpp:61]   --->   Operation 245 'add' 'add_ln61_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 246 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln61_3 = add i64 %arr_1_load_1, i64 %add_ln61_2" [d3.cpp:61]   --->   Operation 246 'add' 'add_ln61_3' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 247 [1/1] (1.08ns)   --->   "%add_ln62 = add i64 %mul157, i64 %mul_ln62" [d3.cpp:62]   --->   Operation 247 'add' 'add_ln62' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 248 [1/1] (1.08ns)   --->   "%add_ln62_2 = add i64 %mul_ln62_3, i64 %mul_ln62_2" [d3.cpp:62]   --->   Operation 248 'add' 'add_ln62_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 249 [1/1] (0.00ns)   --->   "%trunc_ln62 = trunc i64 %add_ln62" [d3.cpp:62]   --->   Operation 249 'trunc' 'trunc_ln62' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 250 [1/1] (0.00ns)   --->   "%trunc_ln62_1 = trunc i64 %add_ln62_2" [d3.cpp:62]   --->   Operation 250 'trunc' 'trunc_ln62_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 251 [1/1] (1.08ns)   --->   "%add_ln62_1 = add i64 %add_ln62_2, i64 %add_ln62" [d3.cpp:62]   --->   Operation 251 'add' 'add_ln62_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 252 [1/1] (0.00ns)   --->   "%trunc_ln62_2 = trunc i63 %mul_ln62_1" [d3.cpp:62]   --->   Operation 252 'trunc' 'trunc_ln62_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 253 [1/1] (0.95ns)   --->   "%add_ln62_4 = add i26 %trunc_ln62_1, i26 %trunc_ln62" [d3.cpp:62]   --->   Operation 253 'add' 'add_ln62_4' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 254 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln62_5 = add i64 %add_ln62_1, i64 %shl_ln4" [d3.cpp:62]   --->   Operation 254 'add' 'add_ln62_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 255 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln62_3 = add i64 %add_ln62_5, i64 %arr_load_1" [d3.cpp:62]   --->   Operation 255 'add' 'add_ln62_3' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 256 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln64 = add i64 %mul_ln64_2, i64 %mul_ln64" [d3.cpp:64]   --->   Operation 256 'add' 'add_ln64' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 257 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln64_1 = add i64 %add_ln64, i64 %mul_ln64_1" [d3.cpp:64]   --->   Operation 257 'add' 'add_ln64_1' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 258 [1/1] (0.00ns)   --->   "%trunc_ln64_1 = trunc i64 %add_ln64_1" [d3.cpp:64]   --->   Operation 258 'trunc' 'trunc_ln64_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 259 [1/1] (1.08ns)   --->   "%add_ln64_2 = add i64 %arr_1_load_2, i64 %add_ln64_1" [d3.cpp:64]   --->   Operation 259 'add' 'add_ln64_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 260 [1/2] (0.67ns)   --->   "%arr_1_load_3 = load i3 %arr_1_addr_3" [d3.cpp:81]   --->   Operation 260 'load' 'arr_1_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_25 : Operation 261 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln82_1 = add i64 %mul237, i64 %mul221" [d3.cpp:82]   --->   Operation 261 'add' 'add_ln82_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 262 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln82 = add i64 %add_ln82_1, i64 %mul229" [d3.cpp:82]   --->   Operation 262 'add' 'add_ln82' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 263 [1/1] (0.00ns)   --->   "%trunc_ln83 = trunc i64 %arr_1_load_3" [d3.cpp:83]   --->   Operation 263 'trunc' 'trunc_ln83' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 264 [1/1] (0.00ns)   --->   "%trunc_ln83_1 = trunc i64 %add_ln82" [d3.cpp:83]   --->   Operation 264 'trunc' 'trunc_ln83_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 265 [1/1] (1.08ns)   --->   "%add_ln83 = add i64 %arr_1_load_3, i64 %add_ln82" [d3.cpp:83]   --->   Operation 265 'add' 'add_ln83' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 266 [1/2] (0.67ns)   --->   "%arr_load_2 = load i3 %arr_addr_2" [d3.cpp:86]   --->   Operation 266 'load' 'arr_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_25 : Operation 267 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln87_1 = add i64 %mul262, i64 %mul246" [d3.cpp:87]   --->   Operation 267 'add' 'add_ln87_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 268 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln87 = add i64 %add_ln87_1, i64 %mul254" [d3.cpp:87]   --->   Operation 268 'add' 'add_ln87' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 269 [1/1] (0.00ns)   --->   "%trunc_ln88 = trunc i63 %mul2721321" [d3.cpp:88]   --->   Operation 269 'trunc' 'trunc_ln88' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 270 [1/1] (0.00ns)   --->   "%trunc_ln88_1 = trunc i64 %add_ln87" [d3.cpp:88]   --->   Operation 270 'trunc' 'trunc_ln88_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 271 [1/1] (0.00ns)   --->   "%trunc_ln89 = trunc i64 %arr_load_2" [d3.cpp:89]   --->   Operation 271 'trunc' 'trunc_ln89' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 272 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln89_1 = add i64 %add_ln87, i64 %mul2" [d3.cpp:89]   --->   Operation 272 'add' 'add_ln89_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 273 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln89 = add i64 %add_ln89_1, i64 %arr_load_2" [d3.cpp:89]   --->   Operation 273 'add' 'add_ln89' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 274 [1/2] (0.67ns)   --->   "%arr_1_load_4 = load i3 %arr_1_addr_4" [d3.cpp:92]   --->   Operation 274 'load' 'arr_1_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_25 : Operation 275 [1/1] (1.08ns)   --->   "%add_ln92 = add i64 %mul299, i64 %mul290" [d3.cpp:92]   --->   Operation 275 'add' 'add_ln92' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 276 [1/1] (0.00ns)   --->   "%trunc_ln93 = trunc i63 %mul2821219" [d3.cpp:93]   --->   Operation 276 'trunc' 'trunc_ln93' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 277 [1/1] (0.00ns)   --->   "%trunc_ln93_1 = trunc i64 %add_ln92" [d3.cpp:93]   --->   Operation 277 'trunc' 'trunc_ln93_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 278 [1/1] (0.00ns)   --->   "%trunc_ln94 = trunc i64 %arr_1_load_4" [d3.cpp:94]   --->   Operation 278 'trunc' 'trunc_ln94' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 279 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln94_1 = add i64 %add_ln92, i64 %mul3" [d3.cpp:94]   --->   Operation 279 'add' 'add_ln94_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 280 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln94 = add i64 %add_ln94_1, i64 %arr_1_load_4" [d3.cpp:94]   --->   Operation 280 'add' 'add_ln94' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 281 [1/2] (0.67ns)   --->   "%arr_load_3 = load i3 %arr_addr_3" [d3.cpp:97]   --->   Operation 281 'load' 'arr_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_25 : Operation 282 [1/1] (1.08ns)   --->   "%add_ln99_1 = add i64 %mul325, i64 %mul4" [d3.cpp:99]   --->   Operation 282 'add' 'add_ln99_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 283 [1/1] (1.08ns)   --->   "%add_ln99_2 = add i64 %mul5, i64 %mul318" [d3.cpp:99]   --->   Operation 283 'add' 'add_ln99_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 284 [1/1] (0.00ns)   --->   "%trunc_ln99 = trunc i64 %add_ln99_1" [d3.cpp:99]   --->   Operation 284 'trunc' 'trunc_ln99' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 285 [1/1] (0.00ns)   --->   "%trunc_ln99_1 = trunc i64 %add_ln99_2" [d3.cpp:99]   --->   Operation 285 'trunc' 'trunc_ln99_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 286 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln99 = add i64 %add_ln99_2, i64 %add_ln99_1" [d3.cpp:99]   --->   Operation 286 'add' 'add_ln99' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 287 [1/1] (0.00ns)   --->   "%trunc_ln100 = trunc i64 %arr_load_3" [d3.cpp:100]   --->   Operation 287 'trunc' 'trunc_ln100' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 288 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln100_1 = add i26 %trunc_ln99_1, i26 %trunc_ln99" [d3.cpp:100]   --->   Operation 288 'add' 'add_ln100_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 289 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln100 = add i64 %arr_load_3, i64 %add_ln99" [d3.cpp:100]   --->   Operation 289 'add' 'add_ln100' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 290 [2/2] (0.67ns)   --->   "%arr_load_4 = load i3 %arr_addr_4" [d3.cpp:103]   --->   Operation 290 'load' 'arr_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_25 : Operation 291 [1/1] (1.08ns)   --->   "%add_ln105_1 = add i64 %mul360, i64 %mul353" [d3.cpp:105]   --->   Operation 291 'add' 'add_ln105_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 292 [1/1] (1.08ns)   --->   "%add_ln105_2 = add i64 %mul369, i64 %mul344" [d3.cpp:105]   --->   Operation 292 'add' 'add_ln105_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 293 [1/1] (0.00ns)   --->   "%trunc_ln105 = trunc i64 %add_ln105_1" [d3.cpp:105]   --->   Operation 293 'trunc' 'trunc_ln105' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 294 [1/1] (0.00ns)   --->   "%trunc_ln105_1 = trunc i64 %add_ln105_2" [d3.cpp:105]   --->   Operation 294 'trunc' 'trunc_ln105_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 295 [1/1] (0.67ns)   --->   "%store_ln50 = store i64 %add_ln50_4, i3 %arr_1_addr_1" [d3.cpp:50]   --->   Operation 295 'store' 'store_ln50' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_25 : Operation 296 [1/1] (0.67ns)   --->   "%store_ln83 = store i64 %add_ln83, i3 %arr_1_addr_3" [d3.cpp:83]   --->   Operation 296 'store' 'store_ln83' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_25 : Operation 297 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln113_10 = add i26 %add_ln100_1, i26 %trunc_ln100" [d3.cpp:113]   --->   Operation 297 'add' 'add_ln113_10' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 298 [1/1] (0.00ns)   --->   "%lshr_ln2 = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %add_ln100, i32 26, i32 63" [d3.cpp:113]   --->   Operation 298 'partselect' 'lshr_ln2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 299 [1/1] (0.00ns)   --->   "%zext_ln113_2 = zext i38 %lshr_ln2" [d3.cpp:113]   --->   Operation 299 'zext' 'zext_ln113_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 300 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %add_ln100, i32 26, i32 50" [d3.cpp:113]   --->   Operation 300 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 301 [1/1] (1.08ns)   --->   "%add_ln113 = add i64 %zext_ln113_2, i64 %add_ln94" [d3.cpp:113]   --->   Operation 301 'add' 'add_ln113' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 302 [1/1] (0.00ns)   --->   "%lshr_ln113_1 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln113, i32 25, i32 63" [d3.cpp:113]   --->   Operation 302 'partselect' 'lshr_ln113_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 303 [1/1] (0.00ns)   --->   "%trunc_ln113_2 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %add_ln113, i32 25, i32 50" [d3.cpp:113]   --->   Operation 303 'partselect' 'trunc_ln113_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 304 [1/1] (0.94ns)   --->   "%add_ln114_4 = add i25 %trunc_ln93_1, i25 %trunc_ln2" [d3.cpp:114]   --->   Operation 304 'add' 'add_ln114_4' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.22>
ST_26 : Operation 305 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln61_4 = add i25 %trunc_ln61_1, i25 %trunc_ln61" [d3.cpp:61]   --->   Operation 305 'add' 'add_ln61_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 306 [1/1] (0.00ns)   --->   "%trunc_ln5 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i25.i1, i25 %trunc_ln62_2, i1 0" [d3.cpp:62]   --->   Operation 306 'bitconcatenate' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 307 [1/1] (0.00ns)   --->   "%trunc_ln8 = bitconcatenate i26 @_ssdm_op_BitConcatenate.i26.i25.i1, i25 %trunc_ln88, i1 0" [d3.cpp:88]   --->   Operation 307 'bitconcatenate' 'trunc_ln8' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 308 [1/1] (0.00ns)   --->   "%trunc_ln1 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i24.i1, i24 %trunc_ln93, i1 0" [d3.cpp:93]   --->   Operation 308 'bitconcatenate' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 309 [1/2] (0.67ns)   --->   "%arr_load_4 = load i3 %arr_addr_4" [d3.cpp:103]   --->   Operation 309 'load' 'arr_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_26 : Operation 310 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln105 = add i64 %add_ln105_2, i64 %add_ln105_1" [d3.cpp:105]   --->   Operation 310 'add' 'add_ln105' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 311 [1/1] (0.00ns)   --->   "%trunc_ln106 = trunc i64 %arr_load_4" [d3.cpp:106]   --->   Operation 311 'trunc' 'trunc_ln106' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 312 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln106_1 = add i26 %trunc_ln105_1, i26 %trunc_ln105" [d3.cpp:106]   --->   Operation 312 'add' 'add_ln106_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 313 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln106 = add i64 %arr_load_4, i64 %add_ln105" [d3.cpp:106]   --->   Operation 313 'add' 'add_ln106' <Predicate = true> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 314 [1/1] (0.67ns)   --->   "%store_ln64 = store i64 %add_ln64_2, i3 %arr_1_addr_2" [d3.cpp:64]   --->   Operation 314 'store' 'store_ln64' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_26 : Operation 315 [1/1] (0.67ns)   --->   "%store_ln61 = store i64 %add_ln61_3, i3 %arr_1_addr" [d3.cpp:61]   --->   Operation 315 'store' 'store_ln61' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_26 : Operation 316 [1/1] (0.67ns)   --->   "%store_ln63 = store i64 %add_ln62_3, i3 %arr_addr_1" [d3.cpp:63]   --->   Operation 316 'store' 'store_ln63' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_26 : Operation 317 [1/1] (0.67ns)   --->   "%store_ln78 = store i64 %add_ln78, i3 %arr_addr" [d3.cpp:78]   --->   Operation 317 'store' 'store_ln78' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_26 : Operation 318 [1/1] (0.00ns)   --->   "%zext_ln113_3 = zext i39 %lshr_ln113_1" [d3.cpp:113]   --->   Operation 318 'zext' 'zext_ln113_3' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 319 [1/1] (1.08ns)   --->   "%add_ln113_1 = add i64 %zext_ln113_3, i64 %add_ln89" [d3.cpp:113]   --->   Operation 319 'add' 'add_ln113_1' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 320 [1/1] (0.00ns)   --->   "%lshr_ln113_2 = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %add_ln113_1, i32 26, i32 63" [d3.cpp:113]   --->   Operation 320 'partselect' 'lshr_ln113_2' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 321 [1/1] (0.00ns)   --->   "%zext_ln113_4 = zext i38 %lshr_ln113_2" [d3.cpp:113]   --->   Operation 321 'zext' 'zext_ln113_4' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 322 [1/1] (0.00ns)   --->   "%trunc_ln113_3 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %add_ln113_1, i32 26, i32 50" [d3.cpp:113]   --->   Operation 322 'partselect' 'trunc_ln113_3' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 323 [1/1] (1.08ns)   --->   "%add_ln113_2 = add i64 %zext_ln113_4, i64 %add_ln83" [d3.cpp:113]   --->   Operation 323 'add' 'add_ln113_2' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 324 [1/1] (0.00ns)   --->   "%lshr_ln113_3 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln113_2, i32 25, i32 63" [d3.cpp:113]   --->   Operation 324 'partselect' 'lshr_ln113_3' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 325 [1/1] (0.00ns)   --->   "%zext_ln113_5 = zext i39 %lshr_ln113_3" [d3.cpp:113]   --->   Operation 325 'zext' 'zext_ln113_5' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 326 [1/1] (0.00ns)   --->   "%trunc_ln113_4 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %add_ln113_2, i32 25, i32 50" [d3.cpp:113]   --->   Operation 326 'partselect' 'trunc_ln113_4' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 327 [1/1] (1.08ns)   --->   "%add_ln113_3 = add i64 %zext_ln113_5, i64 %add_ln106" [d3.cpp:113]   --->   Operation 327 'add' 'add_ln113_3' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 328 [1/1] (0.00ns)   --->   "%lshr_ln113_4 = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %add_ln113_3, i32 26, i32 63" [d3.cpp:113]   --->   Operation 328 'partselect' 'lshr_ln113_4' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 329 [1/1] (0.00ns)   --->   "%zext_ln113_6 = zext i38 %lshr_ln113_4" [d3.cpp:113]   --->   Operation 329 'zext' 'zext_ln113_6' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 330 [1/1] (0.00ns)   --->   "%trunc_ln113_5 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %add_ln113_3, i32 26, i32 50" [d3.cpp:113]   --->   Operation 330 'partselect' 'trunc_ln113_5' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 331 [1/1] (1.08ns)   --->   "%add_ln113_4 = add i64 %zext_ln113_6, i64 %add_ln64_2" [d3.cpp:113]   --->   Operation 331 'add' 'add_ln113_4' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 332 [1/1] (0.00ns)   --->   "%lshr_ln113_5 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln113_4, i32 25, i32 63" [d3.cpp:113]   --->   Operation 332 'partselect' 'lshr_ln113_5' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 333 [1/1] (0.00ns)   --->   "%zext_ln113_7 = zext i39 %lshr_ln113_5" [d3.cpp:113]   --->   Operation 333 'zext' 'zext_ln113_7' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 334 [1/1] (0.00ns)   --->   "%trunc_ln113_6 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %add_ln113_4, i32 25, i32 50" [d3.cpp:113]   --->   Operation 334 'partselect' 'trunc_ln113_6' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 335 [1/1] (1.08ns)   --->   "%add_ln113_5 = add i64 %zext_ln113_7, i64 %add_ln62_3" [d3.cpp:113]   --->   Operation 335 'add' 'add_ln113_5' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 336 [1/1] (0.00ns)   --->   "%lshr_ln113_6 = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %add_ln113_5, i32 26, i32 63" [d3.cpp:113]   --->   Operation 336 'partselect' 'lshr_ln113_6' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 337 [1/1] (0.00ns)   --->   "%zext_ln113_8 = zext i38 %lshr_ln113_6" [d3.cpp:113]   --->   Operation 337 'zext' 'zext_ln113_8' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 338 [1/1] (0.00ns)   --->   "%trunc_ln113_7 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %add_ln113_5, i32 26, i32 50" [d3.cpp:113]   --->   Operation 338 'partselect' 'trunc_ln113_7' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 339 [1/1] (1.08ns)   --->   "%add_ln113_6 = add i64 %zext_ln113_8, i64 %add_ln61_3" [d3.cpp:113]   --->   Operation 339 'add' 'add_ln113_6' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 340 [1/1] (0.00ns)   --->   "%lshr_ln113_7 = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln113_6, i32 25, i32 63" [d3.cpp:113]   --->   Operation 340 'partselect' 'lshr_ln113_7' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 341 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_11 = add i26 %add_ln78_7, i26 %add_ln78_6" [d3.cpp:113]   --->   Operation 341 'add' 'add_ln113_11' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 342 [1/1] (0.00ns)   --->   "%trunc_ln113_8 = partselect i26 @_ssdm_op_PartSelect.i26.i64.i32.i32, i64 %add_ln113_6, i32 25, i32 50" [d3.cpp:113]   --->   Operation 342 'partselect' 'trunc_ln113_8' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 343 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln114_3 = add i25 %trunc_ln1, i25 %trunc_ln94" [d3.cpp:114]   --->   Operation 343 'add' 'add_ln114_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 344 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln114_2 = add i25 %add_ln114_4, i25 %add_ln114_3" [d3.cpp:114]   --->   Operation 344 'add' 'add_ln114_2' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 345 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln115_3 = add i26 %trunc_ln88_1, i26 %trunc_ln8" [d3.cpp:115]   --->   Operation 345 'add' 'add_ln115_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 346 [1/1] (0.95ns)   --->   "%add_ln115_4 = add i26 %trunc_ln89, i26 %trunc_ln113_2" [d3.cpp:115]   --->   Operation 346 'add' 'add_ln115_4' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 347 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln115_2 = add i26 %add_ln115_4, i26 %add_ln115_3" [d3.cpp:115]   --->   Operation 347 'add' 'add_ln115_2' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 348 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln116_1 = add i25 %trunc_ln83, i25 %trunc_ln113_3" [d3.cpp:116]   --->   Operation 348 'add' 'add_ln116_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 349 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln116 = add i25 %add_ln116_1, i25 %trunc_ln83_1" [d3.cpp:116]   --->   Operation 349 'add' 'add_ln116' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 350 [1/1] (0.95ns)   --->   "%add_ln117_1 = add i26 %trunc_ln106, i26 %trunc_ln113_4" [d3.cpp:117]   --->   Operation 350 'add' 'add_ln117_1' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 351 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln117 = add i26 %add_ln117_1, i26 %add_ln106_1" [d3.cpp:117]   --->   Operation 351 'add' 'add_ln117' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 352 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln118_1 = add i25 %trunc_ln64, i25 %trunc_ln113_5" [d3.cpp:118]   --->   Operation 352 'add' 'add_ln118_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 353 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln118 = add i25 %add_ln118_1, i25 %trunc_ln64_1" [d3.cpp:118]   --->   Operation 353 'add' 'add_ln118' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 354 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln119_1 = add i26 %add_ln62_4, i26 %trunc_ln5" [d3.cpp:119]   --->   Operation 354 'add' 'add_ln119_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 355 [1/1] (0.95ns)   --->   "%add_ln119_2 = add i26 %trunc_ln62_3, i26 %trunc_ln113_6" [d3.cpp:119]   --->   Operation 355 'add' 'add_ln119_2' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 356 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln119 = add i26 %add_ln119_2, i26 %add_ln119_1" [d3.cpp:119]   --->   Operation 356 'add' 'add_ln119' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 357 [1/1] (0.94ns)   --->   "%add_ln120_1 = add i25 %trunc_ln61_2, i25 %trunc_ln113_7" [d3.cpp:120]   --->   Operation 357 'add' 'add_ln120_1' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 358 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln120 = add i25 %add_ln120_1, i25 %add_ln61_4" [d3.cpp:120]   --->   Operation 358 'add' 'add_ln120' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 359 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln121 = add i26 %trunc_ln113_8, i26 %add_ln113_11" [d3.cpp:121]   --->   Operation 359 'add' 'add_ln121' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 27 <SV = 26> <Delay = 7.25>
ST_27 : Operation 360 [1/1] (0.67ns)   --->   "%store_ln89 = store i64 %add_ln89, i3 %arr_addr_2" [d3.cpp:89]   --->   Operation 360 'store' 'store_ln89' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_27 : Operation 361 [1/1] (0.67ns)   --->   "%store_ln94 = store i64 %add_ln94, i3 %arr_1_addr_4" [d3.cpp:94]   --->   Operation 361 'store' 'store_ln94' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_27 : Operation 362 [1/1] (0.67ns)   --->   "%store_ln100 = store i64 %add_ln100, i3 %arr_addr_3" [d3.cpp:100]   --->   Operation 362 'store' 'store_ln100' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_27 : Operation 363 [1/1] (0.00ns)   --->   "%zext_ln113_9 = zext i39 %lshr_ln113_7" [d3.cpp:113]   --->   Operation 363 'zext' 'zext_ln113_9' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 364 [1/1] (1.08ns)   --->   "%add_ln113_7 = add i64 %zext_ln113_9, i64 %add_ln78" [d3.cpp:113]   --->   Operation 364 'add' 'add_ln113_7' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 365 [1/1] (0.00ns)   --->   "%lshr_ln113_8 = partselect i38 @_ssdm_op_PartSelect.i38.i64.i32.i32, i64 %add_ln113_7, i32 26, i32 63" [d3.cpp:113]   --->   Operation 365 'partselect' 'lshr_ln113_8' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 366 [1/1] (0.00ns)   --->   "%zext_ln113_10 = zext i38 %lshr_ln113_8" [d3.cpp:113]   --->   Operation 366 'zext' 'zext_ln113_10' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 367 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln113_12 = add i25 %trunc_ln50_2, i25 %add_ln50_5" [d3.cpp:113]   --->   Operation 367 'add' 'add_ln113_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 368 [1/1] (0.00ns)   --->   "%trunc_ln113_9 = partselect i25 @_ssdm_op_PartSelect.i25.i64.i32.i32, i64 %add_ln113_7, i32 26, i32 50" [d3.cpp:113]   --->   Operation 368 'partselect' 'trunc_ln113_9' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 369 [1/1] (1.08ns)   --->   "%add_ln113_8 = add i64 %zext_ln113_10, i64 %add_ln50_4" [d3.cpp:113]   --->   Operation 369 'add' 'add_ln113_8' <Predicate = true> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 370 [1/1] (0.00ns)   --->   "%trunc_ln113_s = partselect i39 @_ssdm_op_PartSelect.i39.i64.i32.i32, i64 %add_ln113_8, i32 25, i32 63" [d3.cpp:113]   --->   Operation 370 'partselect' 'trunc_ln113_s' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 371 [1/1] (0.00ns)   --->   "%zext_ln113 = zext i39 %trunc_ln113_s" [d3.cpp:113]   --->   Operation 371 'zext' 'zext_ln113' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 372 [1/1] (3.45ns)   --->   "%mul_ln113 = mul i44 %zext_ln113, i44 19" [d3.cpp:113]   --->   Operation 372 'mul' 'mul_ln113' <Predicate = true> <Delay = 3.45> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.45> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 373 [1/1] (0.00ns)   --->   "%trunc_ln113 = trunc i44 %mul_ln113" [d3.cpp:113]   --->   Operation 373 'trunc' 'trunc_ln113' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 374 [1/1] (0.95ns)   --->   "%add_ln113_9 = add i26 %trunc_ln113, i26 %add_ln113_10" [d3.cpp:113]   --->   Operation 374 'add' 'add_ln113_9' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 375 [1/1] (0.00ns)   --->   "%zext_ln113_1 = zext i26 %add_ln113_9" [d3.cpp:113]   --->   Operation 375 'zext' 'zext_ln113_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 376 [1/1] (0.00ns)   --->   "%out1_w_addr = getelementptr i27 %out1_w, i64 0, i64 0" [d3.cpp:113]   --->   Operation 376 'getelementptr' 'out1_w_addr' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 377 [1/1] (0.67ns)   --->   "%store_ln113 = store i27 %zext_ln113_1, i4 %out1_w_addr" [d3.cpp:113]   --->   Operation 377 'store' 'store_ln113' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_27 : Operation 378 [1/1] (0.00ns)   --->   "%zext_ln114 = zext i26 %add_ln113_10" [d3.cpp:114]   --->   Operation 378 'zext' 'zext_ln114' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 379 [1/1] (1.06ns)   --->   "%add_ln114 = add i44 %mul_ln113, i44 %zext_ln114" [d3.cpp:114]   --->   Operation 379 'add' 'add_ln114' <Predicate = true> <Delay = 1.06> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.06> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 380 [1/1] (0.00ns)   --->   "%tmp_s = partselect i18 @_ssdm_op_PartSelect.i18.i44.i32.i32, i44 %add_ln114, i32 26, i32 43" [d3.cpp:114]   --->   Operation 380 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 381 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln122 = add i25 %trunc_ln113_9, i25 %add_ln113_12" [d3.cpp:122]   --->   Operation 381 'add' 'add_ln122' <Predicate = true> <Delay = 0.71> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 28 <SV = 27> <Delay = 2.57>
ST_28 : Operation 382 [1/1] (0.67ns)   --->   "%store_ln106 = store i64 %add_ln106, i3 %arr_addr_4" [d3.cpp:106]   --->   Operation 382 'store' 'store_ln106' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 5> <RAM>
ST_28 : Operation 383 [1/1] (0.00ns)   --->   "%zext_ln114_2 = zext i18 %tmp_s" [d3.cpp:114]   --->   Operation 383 'zext' 'zext_ln114_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 384 [1/1] (0.00ns)   --->   "%zext_ln114_3 = zext i18 %tmp_s" [d3.cpp:114]   --->   Operation 384 'zext' 'zext_ln114_3' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 385 [1/1] (0.94ns)   --->   "%add_ln114_1 = add i25 %zext_ln114_3, i25 %add_ln114_2" [d3.cpp:114]   --->   Operation 385 'add' 'add_ln114_1' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 386 [1/1] (0.00ns)   --->   "%zext_ln114_1 = zext i25 %add_ln114_1" [d3.cpp:114]   --->   Operation 386 'zext' 'zext_ln114_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 387 [1/1] (0.00ns)   --->   "%out1_w_addr_1 = getelementptr i27 %out1_w, i64 0, i64 1" [d3.cpp:114]   --->   Operation 387 'getelementptr' 'out1_w_addr_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 388 [1/1] (0.67ns)   --->   "%store_ln114 = store i27 %zext_ln114_1, i4 %out1_w_addr_1" [d3.cpp:114]   --->   Operation 388 'store' 'store_ln114' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_28 : Operation 389 [1/1] (0.00ns)   --->   "%zext_ln115 = zext i25 %add_ln114_2" [d3.cpp:115]   --->   Operation 389 'zext' 'zext_ln115' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 390 [1/1] (0.94ns)   --->   "%add_ln115 = add i26 %zext_ln114_2, i26 %zext_ln115" [d3.cpp:115]   --->   Operation 390 'add' 'add_ln115' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 391 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %add_ln115, i32 25" [d3.cpp:115]   --->   Operation 391 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 392 [1/1] (0.00ns)   --->   "%zext_ln115_1 = zext i1 %tmp" [d3.cpp:115]   --->   Operation 392 'zext' 'zext_ln115_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 393 [1/1] (0.00ns)   --->   "%zext_ln115_2 = zext i26 %add_ln115_2" [d3.cpp:115]   --->   Operation 393 'zext' 'zext_ln115_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 394 [1/1] (0.95ns)   --->   "%add_ln115_1 = add i27 %zext_ln115_2, i27 %zext_ln115_1" [d3.cpp:115]   --->   Operation 394 'add' 'add_ln115_1' <Predicate = true> <Delay = 0.95> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 395 [1/1] (0.00ns)   --->   "%out1_w_addr_2 = getelementptr i27 %out1_w, i64 0, i64 2" [d3.cpp:115]   --->   Operation 395 'getelementptr' 'out1_w_addr_2' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 396 [1/1] (0.67ns)   --->   "%store_ln115 = store i27 %add_ln115_1, i4 %out1_w_addr_2" [d3.cpp:115]   --->   Operation 396 'store' 'store_ln115' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>

State 29 <SV = 28> <Delay = 0.67>
ST_29 : Operation 397 [1/1] (0.00ns)   --->   "%zext_ln116 = zext i25 %add_ln116" [d3.cpp:116]   --->   Operation 397 'zext' 'zext_ln116' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 398 [1/1] (0.00ns)   --->   "%out1_w_addr_3 = getelementptr i27 %out1_w, i64 0, i64 3" [d3.cpp:116]   --->   Operation 398 'getelementptr' 'out1_w_addr_3' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 399 [1/1] (0.67ns)   --->   "%store_ln116 = store i27 %zext_ln116, i4 %out1_w_addr_3" [d3.cpp:116]   --->   Operation 399 'store' 'store_ln116' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_29 : Operation 400 [1/1] (0.00ns)   --->   "%zext_ln117 = zext i26 %add_ln117" [d3.cpp:117]   --->   Operation 400 'zext' 'zext_ln117' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 401 [1/1] (0.00ns)   --->   "%out1_w_addr_4 = getelementptr i27 %out1_w, i64 0, i64 4" [d3.cpp:117]   --->   Operation 401 'getelementptr' 'out1_w_addr_4' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 402 [1/1] (0.67ns)   --->   "%store_ln117 = store i27 %zext_ln117, i4 %out1_w_addr_4" [d3.cpp:117]   --->   Operation 402 'store' 'store_ln117' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>

State 30 <SV = 29> <Delay = 0.67>
ST_30 : Operation 403 [1/1] (0.00ns)   --->   "%zext_ln118 = zext i25 %add_ln118" [d3.cpp:118]   --->   Operation 403 'zext' 'zext_ln118' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 404 [1/1] (0.00ns)   --->   "%out1_w_addr_5 = getelementptr i27 %out1_w, i64 0, i64 5" [d3.cpp:118]   --->   Operation 404 'getelementptr' 'out1_w_addr_5' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 405 [1/1] (0.67ns)   --->   "%store_ln118 = store i27 %zext_ln118, i4 %out1_w_addr_5" [d3.cpp:118]   --->   Operation 405 'store' 'store_ln118' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_30 : Operation 406 [1/1] (0.00ns)   --->   "%zext_ln119 = zext i26 %add_ln119" [d3.cpp:119]   --->   Operation 406 'zext' 'zext_ln119' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 407 [1/1] (0.00ns)   --->   "%out1_w_addr_6 = getelementptr i27 %out1_w, i64 0, i64 6" [d3.cpp:119]   --->   Operation 407 'getelementptr' 'out1_w_addr_6' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 408 [1/1] (0.67ns)   --->   "%store_ln119 = store i27 %zext_ln119, i4 %out1_w_addr_6" [d3.cpp:119]   --->   Operation 408 'store' 'store_ln119' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>

State 31 <SV = 30> <Delay = 0.67>
ST_31 : Operation 409 [1/1] (0.00ns)   --->   "%zext_ln120 = zext i25 %add_ln120" [d3.cpp:120]   --->   Operation 409 'zext' 'zext_ln120' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 410 [1/1] (0.00ns)   --->   "%out1_w_addr_7 = getelementptr i27 %out1_w, i64 0, i64 7" [d3.cpp:120]   --->   Operation 410 'getelementptr' 'out1_w_addr_7' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 411 [1/1] (0.67ns)   --->   "%store_ln120 = store i27 %zext_ln120, i4 %out1_w_addr_7" [d3.cpp:120]   --->   Operation 411 'store' 'store_ln120' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_31 : Operation 412 [1/1] (0.00ns)   --->   "%zext_ln121 = zext i26 %add_ln121" [d3.cpp:121]   --->   Operation 412 'zext' 'zext_ln121' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 413 [1/1] (0.00ns)   --->   "%out1_w_addr_8 = getelementptr i27 %out1_w, i64 0, i64 8" [d3.cpp:121]   --->   Operation 413 'getelementptr' 'out1_w_addr_8' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 414 [1/1] (0.67ns)   --->   "%store_ln121 = store i27 %zext_ln121, i4 %out1_w_addr_8" [d3.cpp:121]   --->   Operation 414 'store' 'store_ln121' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>

State 32 <SV = 31> <Delay = 7.30>
ST_32 : Operation 415 [1/1] (0.00ns)   --->   "%zext_ln122 = zext i25 %add_ln122" [d3.cpp:122]   --->   Operation 415 'zext' 'zext_ln122' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 416 [1/1] (0.00ns)   --->   "%out1_w_addr_9 = getelementptr i27 %out1_w, i64 0, i64 9" [d3.cpp:122]   --->   Operation 416 'getelementptr' 'out1_w_addr_9' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 417 [1/1] (0.67ns)   --->   "%store_ln122 = store i27 %zext_ln122, i4 %out1_w_addr_9" [d3.cpp:122]   --->   Operation 417 'store' 'store_ln122' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 10> <RAM>
ST_32 : Operation 418 [1/1] (0.00ns)   --->   "%sext_ln126 = sext i62 %trunc_ln3" [d3.cpp:126]   --->   Operation 418 'sext' 'sext_ln126' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 419 [1/1] (0.00ns)   --->   "%mem_addr_1 = getelementptr i32 %mem, i64 %sext_ln126" [d3.cpp:126]   --->   Operation 419 'getelementptr' 'mem_addr_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 420 [1/1] (7.30ns)   --->   "%empty_28 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %mem_addr_1, i32 10" [d3.cpp:126]   --->   Operation 420 'writereq' 'empty_28' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 0.00>
ST_33 : Operation 421 [2/2] (0.00ns)   --->   "%call_ln126 = call void @fiat_25519_carry_square_Pipeline_ARRAY_WRITE, i32 %mem, i62 %trunc_ln3, i27 %out1_w" [d3.cpp:126]   --->   Operation 421 'call' 'call_ln126' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 33> <Delay = 0.00>
ST_34 : Operation 422 [1/2] (0.00ns)   --->   "%call_ln126 = call void @fiat_25519_carry_square_Pipeline_ARRAY_WRITE, i32 %mem, i62 %trunc_ln3, i27 %out1_w" [d3.cpp:126]   --->   Operation 422 'call' 'call_ln126' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 34> <Delay = 7.30>
ST_35 : Operation 423 [5/5] (7.30ns)   --->   "%empty_29 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_1" [d3.cpp:131]   --->   Operation 423 'writeresp' 'empty_29' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 7.30>
ST_36 : Operation 424 [4/5] (7.30ns)   --->   "%empty_29 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_1" [d3.cpp:131]   --->   Operation 424 'writeresp' 'empty_29' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 7.30>
ST_37 : Operation 425 [3/5] (7.30ns)   --->   "%empty_29 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_1" [d3.cpp:131]   --->   Operation 425 'writeresp' 'empty_29' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 7.30>
ST_38 : Operation 426 [2/5] (7.30ns)   --->   "%empty_29 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_1" [d3.cpp:131]   --->   Operation 426 'writeresp' 'empty_29' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 7.30>
ST_39 : Operation 427 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_5" [d3.cpp:3]   --->   Operation 427 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 428 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mem, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 10, void @empty_4, void @empty_13, void @empty_3, i32 16, i32 16, i32 16, i32 16, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 428 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 429 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %mem"   --->   Operation 429 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 430 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out1, void @empty_12, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty, void @empty_0, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_1, i32 4294967295, i32 0"   --->   Operation 430 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 431 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out1, void @empty_10, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_1, i32 4294967295, i32 0"   --->   Operation 431 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 432 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg1, void @empty_12, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty, void @empty_11, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_1, i32 4294967295, i32 0"   --->   Operation 432 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 433 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %arg1, void @empty_10, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_1, i32 4294967295, i32 0"   --->   Operation 433 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 434 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_12, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 434 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_39 : Operation 435 [1/5] (7.30ns)   --->   "%empty_29 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %mem_addr_1" [d3.cpp:131]   --->   Operation 435 'writeresp' 'empty_29' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 436 [1/1] (0.00ns)   --->   "%ret_ln131 = ret" [d3.cpp:131]   --->   Operation 436 'ret' 'ret_ln131' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.000ns
The critical path consists of the following:
	s_axi read operation ('arg1_read') on port 'arg1' [12]  (1.000 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr', d3.cpp:17) [23]  (0.000 ns)
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [24]  (7.300 ns)

 <State 3>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [24]  (7.300 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [24]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [24]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [24]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [24]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [24]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty', d3.cpp:17) on port 'mem' (d3.cpp:17) [24]  (7.300 ns)

 <State 10>: 0.000ns
The critical path consists of the following:

 <State 11>: 0.000ns
The critical path consists of the following:

 <State 12>: 0.677ns
The critical path consists of the following:
	'getelementptr' operation ('arg1_r_addr') [26]  (0.000 ns)
	'load' operation ('arg1_r_load') on array 'arg1_r', d3.cpp:11 [27]  (0.677 ns)

 <State 13>: 4.097ns
The critical path consists of the following:
	'load' operation ('arg1_r_load') on array 'arg1_r', d3.cpp:11 [27]  (0.677 ns)
	multiplexor before operation 'mul' with delay (0.574 ns)
'mul' operation ('mul16') [28]  (2.846 ns)

 <State 14>: 0.000ns
The critical path consists of the following:

 <State 15>: 0.000ns
The critical path consists of the following:

 <State 16>: 0.677ns
The critical path consists of the following:
	'getelementptr' operation ('arg1_r_addr_3') [31]  (0.000 ns)
	'load' operation ('arg1_r_load_2') on array 'arg1_r', d3.cpp:11 [32]  (0.677 ns)

 <State 17>: 4.097ns
The critical path consists of the following:
	'load' operation ('arg1_r_load_2') on array 'arg1_r', d3.cpp:11 [32]  (0.677 ns)
	multiplexor before operation 'mul' with delay (0.574 ns)
'mul' operation ('mul45') [33]  (2.846 ns)

 <State 18>: 0.000ns
The critical path consists of the following:

 <State 19>: 0.000ns
The critical path consists of the following:

 <State 20>: 0.677ns
The critical path consists of the following:
	'getelementptr' operation ('arg1_r_addr_5', d3.cpp:50) [44]  (0.000 ns)
	'load' operation ('arg1_r_load_4', d3.cpp:50) on array 'arg1_r', d3.cpp:11 [45]  (0.677 ns)

 <State 21>: 0.677ns
The critical path consists of the following:
	'getelementptr' operation ('arg1_r_addr_4', d3.cpp:50) [37]  (0.000 ns)
	'load' operation ('arg1_r_load_3', d3.cpp:50) on array 'arg1_r', d3.cpp:11 [38]  (0.677 ns)

 <State 22>: 0.677ns
The critical path consists of the following:
	'load' operation ('arg1_r_load_3', d3.cpp:50) on array 'arg1_r', d3.cpp:11 [38]  (0.677 ns)

 <State 23>: 0.677ns
The critical path consists of the following:
	'load' operation ('arr_1_load', d3.cpp:50) on array 'arr', d3.cpp:13 [43]  (0.677 ns)

 <State 24>: 4.097ns
The critical path consists of the following:
	'load' operation ('arg1_r_load_10', d3.cpp:50) on array 'arg1_r', d3.cpp:11 [70]  (0.677 ns)
	multiplexor before operation 'mul' with delay (0.574 ns)
'mul' operation ('mul316', d3.cpp:50) [148]  (2.846 ns)

 <State 25>: 7.086ns
The critical path consists of the following:
	'load' operation ('arg1_r_load_9', d3.cpp:50) on array 'arg1_r', d3.cpp:11 [67]  (0.677 ns)
	'shl' operation ('shl_ln64', d3.cpp:64) [99]  (0.000 ns)
	multiplexor before operation 'mul' with delay (0.823 ns)
'mul' operation ('mul_ln62_2', d3.cpp:62) [104]  (2.597 ns)
	'add' operation ('add_ln62_2', d3.cpp:62) [187]  (1.085 ns)
	'add' operation ('add_ln62_1', d3.cpp:62) [190]  (1.085 ns)
	'add' operation ('add_ln62_5', d3.cpp:62) [195]  (0.000 ns)
	'add' operation ('add_ln62_3', d3.cpp:62) [196]  (0.819 ns)

 <State 26>: 7.224ns
The critical path consists of the following:
	'add' operation ('add_ln113_1', d3.cpp:113) [262]  (1.085 ns)
	'add' operation ('add_ln113_2', d3.cpp:113) [266]  (1.085 ns)
	'add' operation ('add_ln113_3', d3.cpp:113) [270]  (1.085 ns)
	'add' operation ('add_ln113_4', d3.cpp:113) [274]  (1.085 ns)
	'add' operation ('add_ln113_5', d3.cpp:113) [278]  (1.085 ns)
	'add' operation ('add_ln113_6', d3.cpp:113) [282]  (1.085 ns)
	'add' operation ('add_ln121', d3.cpp:121) [350]  (0.715 ns)

 <State 27>: 7.257ns
The critical path consists of the following:
	'add' operation ('add_ln113_7', d3.cpp:113) [287]  (1.085 ns)
	'add' operation ('add_ln113_8', d3.cpp:113) [292]  (1.085 ns)
	'mul' operation ('mul_ln113', d3.cpp:113) [295]  (3.455 ns)
	'add' operation ('add_ln113_9', d3.cpp:113) [297]  (0.955 ns)
	'store' operation ('store_ln113', d3.cpp:113) of variable 'zext_ln113_1', d3.cpp:113 on array 'out1_w', d3.cpp:12 [300]  (0.677 ns)

 <State 28>: 2.577ns
The critical path consists of the following:
	'add' operation ('add_ln115', d3.cpp:115) [314]  (0.945 ns)
	'add' operation ('add_ln115_1', d3.cpp:115) [321]  (0.955 ns)
	'store' operation ('store_ln115', d3.cpp:115) of variable 'add_ln115_1', d3.cpp:115 on array 'out1_w', d3.cpp:12 [323]  (0.677 ns)

 <State 29>: 0.677ns
The critical path consists of the following:
	'store' operation ('store_ln116', d3.cpp:116) of variable 'zext_ln116', d3.cpp:116 on array 'out1_w', d3.cpp:12 [328]  (0.677 ns)

 <State 30>: 0.677ns
The critical path consists of the following:
	'store' operation ('store_ln118', d3.cpp:118) of variable 'zext_ln118', d3.cpp:118 on array 'out1_w', d3.cpp:12 [338]  (0.677 ns)

 <State 31>: 0.677ns
The critical path consists of the following:
	'store' operation ('store_ln120', d3.cpp:120) of variable 'zext_ln120', d3.cpp:120 on array 'out1_w', d3.cpp:12 [349]  (0.677 ns)

 <State 32>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('mem_addr_1', d3.cpp:126) [360]  (0.000 ns)
	bus request operation ('empty_28', d3.cpp:126) on port 'mem' (d3.cpp:126) [361]  (7.300 ns)

 <State 33>: 0.000ns
The critical path consists of the following:

 <State 34>: 0.000ns
The critical path consists of the following:

 <State 35>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_29', d3.cpp:131) on port 'mem' (d3.cpp:131) [363]  (7.300 ns)

 <State 36>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_29', d3.cpp:131) on port 'mem' (d3.cpp:131) [363]  (7.300 ns)

 <State 37>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_29', d3.cpp:131) on port 'mem' (d3.cpp:131) [363]  (7.300 ns)

 <State 38>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_29', d3.cpp:131) on port 'mem' (d3.cpp:131) [363]  (7.300 ns)

 <State 39>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_29', d3.cpp:131) on port 'mem' (d3.cpp:131) [363]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
