# ðŸš€ Week 0: Tool Installation & Setup

Welcome aboard my RISC-V tapeout journey!  
This Week 0 marks the foundation of my digital design environmentâ€”where simulation meets synthesis.  
Whether you're a fellow explorer or just curious, this guide walks you through the essential tools I installed to kickstart RTL development.

---

## ðŸŒŸ Week 0 Milestones

- ðŸ“ Created this GitHub repository to document my tapeout progress  
- ðŸŽ¥ Summarized the kickoff video and outlined program goals  
- ðŸ§° Installed core tools for RTL simulation, synthesis, and waveform analysis  
- ðŸ§ª Verified system configuration and tool versions  
- ðŸ“¸ Captured screenshots for reproducibility and clarity  

All steps are documented with visuals to help others replicate the setup with confidence.

---

## ðŸ–¥ï¸ System Requirements

| Component     | Minimum Requirement         |
|---------------|-----------------------------|
| ðŸ’¾ RAM         | 6 GB                        |
| ðŸ—„ï¸ Storage     | 50 GB HDD                   |
| ðŸ§  CPU         | 4 vCPU                      |
| ðŸ§ OS          | Ubuntu 20.04 or higher      |

---

## ðŸ”§ Tools Installed

| ðŸ› ï¸ Tool            | ðŸ” Purpose                  | âœ… Status       |
|--------------------|-----------------------------|----------------|
| **Yosys**           | RTL synthesis               | âœ… Installed    |
| **Icarus Verilog**  | Verilog simulation          | âœ… Installed    |
| **GTKWave**         | Waveform visualization      | âœ… Installed    |

---

## ðŸ“¦ Installation Guide

### ðŸ”¹ Yosys â€“ Synthesis Tool
```bash
sudo apt update
sudo apt install yosys
```
**Check version:**
```bash
yosys -version
```
![Image Alt](https://github.com/gitARRhub/India_RISC-V_Chip_Tapeout/blob/main/Week-0/Images/yosys%20installed.png?raw=true)
 
> Used for converting Verilog RTL to gate-level netlists.

---

### ðŸ”¹ Icarus Verilog â€“ Simulation Engine
```bash
sudo apt install iverilog
```
**Check version:**
```bash
iverilog -v
```
> Helps simulate Verilog modules and generate `.vcd` files for waveform analysis.

 ![Image Alt](https://github.com/gitARRhub/India_RISC-V_Chip_Tapeout/blob/main/Week-0/Images/iverilog%20installed.png?raw=true)
---

### ðŸ”¹ GTKWave â€“ Waveform Viewer
```bash
sudo apt install gtkwave
```
**Check version:**
```bash
gtkwave -version
```
**Launch GUI:**
```bash
gtkwave
```

 ![Image Alt](https://github.com/gitARRhub/India_RISC-V_Chip_Tapeout/blob/main/Week-0/Images/gtk%20installed.png?raw=true)
> Visualizes simulation outputs from Icarus Verilog.

---
