$date
	Fri Oct 11 12:11:01 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tff_async_reset_tb $end
$var wire 1 ! q $end
$var wire 1 " nclk $end
$var reg 1 # clk $end
$scope module f $end
$var wire 1 # clk $end
$var wire 1 ! q $end
$var wire 1 " nclk $end
$var reg 1 $ reset $end
$scope module uut $end
$var wire 1 # clk $end
$var wire 1 $ reset $end
$var wire 1 # t $end
$var reg 1 ! q $end
$upscope $end
$scope module uut2 $end
$var wire 1 % clk $end
$var wire 1 $ reset $end
$var wire 1 & t $end
$var reg 1 " q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1&
1%
1$
0#
0"
0!
$end
#5
0$
#10
0&
0%
1!
1#
#20
0#
#30
1"
1&
1%
0!
1#
#40
0#
#50
0&
0%
1!
1#
#60
0#
#70
0"
1&
1%
0!
1#
#80
0#
#90
0&
0%
1!
1#
#100
0#
#110
1"
1&
1%
0!
1#
#120
0#
#130
0&
0%
1!
1#
#140
0#
#150
0"
1&
1%
0!
1#
#160
0#
#170
0&
0%
1!
1#
#180
0#
#190
1"
1&
1%
0!
1#
#200
0#
#210
0&
0%
1!
1#
#220
0#
#230
0"
1&
1%
0!
1#
#240
0#
#250
0&
0%
1!
1#
#260
0#
#270
1"
1&
1%
0!
1#
#280
0#
#290
0&
0%
1!
1#
#300
0#
#310
0"
1&
1%
0!
1#
#320
0#
#330
0&
0%
1!
1#
#340
0#
#350
1"
1&
1%
0!
1#
#360
0#
#370
0&
0%
1!
1#
#380
0#
#390
0"
1&
1%
0!
1#
#400
0#
#410
0&
0%
1!
1#
#420
0#
#430
1"
1&
1%
0!
1#
#440
0#
#450
0&
0%
1!
1#
#460
0#
#470
0"
1&
1%
0!
1#
#480
0#
#490
0&
0%
1!
1#
#500
0#
#505
