// Seed: 1336264901
module module_0;
  tri0 id_1, id_2 = 1;
  function id_3();
    logic [7:0] id_4, id_5;
    begin
      $display(1, 1, (id_4[1]));
      disable id_6;
    end
  endfunction
  id_7(
      .id_0(id_1), .id_1(1 - 1'b0), .id_2(id_1)
  );
endmodule
module module_1 (
    input tri1 id_0,
    output supply0 id_1
);
  assign id_1 = id_0;
  tri  id_3 = 1;
  module_0();
  wire id_4;
  wire id_5;
  wor  id_6 = 1;
  initial id_4 = id_5;
endmodule
