==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:756:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:759:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:682:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1630:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 209.297 ; gain = 119.523
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 209.297 ; gain = 119.523
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 209.297 ; gain = 119.523
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:314) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:424) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:168) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:190) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:194) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:215) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:525) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:596) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:66: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:47 . Memory (MB): peak = 209.297 ; gain = 119.523
INFO: [XFORM 203-102] Partitioning array 'tempa' (NIST-KATs/aes.c:155) automatically.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:314) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:424) automatically.
INFO: [XFORM 203-602] Inlining function 'MixColumns' into 'Cipher' (NIST-KATs/aes.c:425) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:168) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:190) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:194) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:215) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:525) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:596) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (NIST-KATs/aes.c:168:4) to (NIST-KATs/aes.c:167:53) in function 'KeyExpansion'... converting 5 basic blocks.
INFO: [XFORM 203-602] Inlining function 'picnic_write_public_key' into 'crypto_sign_keypair' (api.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'crypto_sign_keypair' (api.c:75) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:66:71)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:114)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Cipher' (NIST-KATs/aes.c:411)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:48 . Memory (MB): peak = 209.297 ; gain = 119.523
WARNING: [XFORM 203-631] Renaming function 'AES256_CTR_DRBG_Update' to 'AES256_CTR_DRBG_Upda' (NIST-KATs/rng.c:328:19)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:235:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:237:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:255:11)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:262:16)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:210:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:212:6)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:213:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:214:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:222:6)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:223:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:231:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:232:6)
INFO: [HLS 200-472] Inferring partial write operation for 'prod' (picnic_impl.c:127:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:134:6)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:264:7)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:163:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:109:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:182:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:183:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:210:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:109:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:109:9)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:160:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:161:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:163:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:218:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:219:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:220:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:221:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:278:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:279:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:280:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:281:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:285:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:286:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:289:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:290:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:297:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:314:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:315:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:316:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:317:47)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:278:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:279:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:280:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:281:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:285:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:286:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:289:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:290:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:297:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:250:7)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:166:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:167:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:168:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:169:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:170:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:171:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:172:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:173:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:174:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:175:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:176:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:177:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:178:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:179:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:180:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:181:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:186:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:187:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:188:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:189:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:190:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:191:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:192:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:193:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:194:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:195:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:196:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:197:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:198:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:199:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:200:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:201:5)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:332:17)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:334:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:347:6)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:349:6)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:50 . Memory (MB): peak = 311.691 ; gain = 221.918
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'AES256_ECB.1' to 'AES256_ECB_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 49.973 seconds; current allocated memory: 252.347 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.178 seconds; current allocated memory: 252.776 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.194 seconds; current allocated memory: 252.908 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.106 seconds; current allocated memory: 253.032 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.121 seconds; current allocated memory: 253.098 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.101 seconds; current allocated memory: 253.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.158 seconds; current allocated memory: 253.530 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 253.985 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.246 seconds; current allocated memory: 254.251 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.245 seconds; current allocated memory: 254.623 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.299 seconds; current allocated memory: 255.006 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.282 seconds; current allocated memory: 255.503 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.277 seconds; current allocated memory: 255.707 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.155 seconds; current allocated memory: 255.933 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.235 seconds; current allocated memory: 256.181 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.302 seconds; current allocated memory: 256.565 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.336 seconds; current allocated memory: 257.093 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.185 seconds; current allocated memory: 257.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.257 seconds; current allocated memory: 257.963 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.179 seconds; current allocated memory: 258.403 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.281 seconds; current allocated memory: 258.888 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.272 seconds; current allocated memory: 259.427 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.362 seconds; current allocated memory: 259.912 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.493 seconds; current allocated memory: 260.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.511 seconds; current allocated memory: 261.190 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.268 seconds; current allocated memory: 261.540 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.501 seconds; current allocated memory: 262.640 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.353 seconds; current allocated memory: 263.080 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.197 seconds; current allocated memory: 263.282 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 264.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_1_ctx_RoundKey' to 'AES256_ECB_1_ctx_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB_1'.
INFO: [HLS 200-111]  Elapsed time: 0.408 seconds; current allocated memory: 264.869 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_Rocud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.408 seconds; current allocated memory: 265.759 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_CTR_DRBG_Upda_temp' to 'AES256_CTR_DRBG_UdEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_CTR_DRBG_Upda'.
INFO: [HLS 200-111]  Elapsed time: 0.466 seconds; current allocated memory: 266.374 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.345 seconds; current allocated memory: 267.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.496 seconds; current allocated memory: 268.181 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.491 seconds; current allocated memory: 269.271 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LowMCEnc_temp_matrix3' to 'LowMCEnc_temp_matg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.503 seconds; current allocated memory: 270.495 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 0.636 seconds; current allocated memory: 271.862 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 0.899 seconds; current allocated memory: 273.163 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.53 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_Rcon_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'SubBytes_sbox_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_ctx_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_Rocud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_CTR_DRBG_UdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'randombytes_block_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_prod_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LowMCEnc_temp_matg8j_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypahbi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypakbM_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:17 ; elapsed = 00:01:08 . Memory (MB): peak = 369.137 ; gain = 279.363
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 67.908 seconds; peak allocated memory: 273.163 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
ERROR: [COSIM 212-317] C++ compile error.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-331] Aborting co-simulation: C simulation failed, compilation errors.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
ERROR: [COSIM 212-317] C++ compile error.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-321] EXE file generate failed.
ERROR: [COSIM 212-331] Aborting co-simulation: C simulation failed, compilation errors.
ERROR: [COSIM 212-5] *** C/RTL co-simulation file generation failed. ***
ERROR: [COSIM 212-4] *** C/RTL co-simulation finished: FAIL ***
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:756:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:759:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:682:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1630:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 210.160 ; gain = 120.801
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 210.160 ; gain = 120.801
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:47 . Memory (MB): peak = 210.160 ; gain = 120.801
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:314) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:424) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:168) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:190) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:194) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:215) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:525) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:596) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:66: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 210.160 ; gain = 120.801
INFO: [XFORM 203-102] Partitioning array 'tempa' (NIST-KATs/aes.c:155) automatically.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:314) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:424) automatically.
INFO: [XFORM 203-602] Inlining function 'MixColumns' into 'Cipher' (NIST-KATs/aes.c:425) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:168) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:190) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:194) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:215) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:525) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:596) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (NIST-KATs/aes.c:168:4) to (NIST-KATs/aes.c:167:53) in function 'KeyExpansion'... converting 5 basic blocks.
INFO: [XFORM 203-602] Inlining function 'picnic_write_public_key' into 'crypto_sign_keypair' (api.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'crypto_sign_keypair' (api.c:75) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:66:71)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:114)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Cipher' (NIST-KATs/aes.c:411)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:48 . Memory (MB): peak = 210.160 ; gain = 120.801
WARNING: [XFORM 203-631] Renaming function 'AES256_CTR_DRBG_Update' to 'AES256_CTR_DRBG_Upda' (NIST-KATs/rng.c:328:19)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:235:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:237:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:255:11)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:262:16)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:210:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:212:6)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:213:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:214:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:222:6)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:223:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:231:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:232:6)
INFO: [HLS 200-472] Inferring partial write operation for 'prod' (picnic_impl.c:127:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:134:6)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:264:7)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:163:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:109:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:182:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:183:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:210:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:109:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:109:9)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:160:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:161:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:163:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:218:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:219:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:220:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:221:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:278:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:279:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:280:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:281:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:285:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:286:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:289:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:290:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:297:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:314:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:315:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:316:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:317:47)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:278:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:279:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:280:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:281:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:285:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:286:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:289:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:290:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:297:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:250:7)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:166:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:167:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:168:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:169:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:170:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:171:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:172:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:173:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:174:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:175:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:176:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:177:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:178:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:179:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:180:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:181:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:186:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:187:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:188:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:189:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:190:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:191:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:192:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:193:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:194:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:195:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:196:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:197:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:198:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:199:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:200:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:201:5)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:332:17)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:334:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:347:6)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:349:6)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:50 . Memory (MB): peak = 312.023 ; gain = 222.664
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'AES256_ECB.1' to 'AES256_ECB_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 49.923 seconds; current allocated memory: 252.347 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.179 seconds; current allocated memory: 252.776 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.195 seconds; current allocated memory: 252.908 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.105 seconds; current allocated memory: 253.032 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 253.098 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.158 seconds; current allocated memory: 253.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.153 seconds; current allocated memory: 253.530 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.214 seconds; current allocated memory: 253.985 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.248 seconds; current allocated memory: 254.251 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.242 seconds; current allocated memory: 254.623 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.323 seconds; current allocated memory: 255.006 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 255.503 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.281 seconds; current allocated memory: 255.707 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.155 seconds; current allocated memory: 255.933 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.228 seconds; current allocated memory: 256.165 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.313 seconds; current allocated memory: 256.565 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.332 seconds; current allocated memory: 257.077 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.183 seconds; current allocated memory: 257.519 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.258 seconds; current allocated memory: 257.947 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.181 seconds; current allocated memory: 258.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.276 seconds; current allocated memory: 258.873 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 259.411 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.357 seconds; current allocated memory: 259.896 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.478 seconds; current allocated memory: 260.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.495 seconds; current allocated memory: 261.190 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.267 seconds; current allocated memory: 261.524 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 262.640 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.351 seconds; current allocated memory: 263.081 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.189 seconds; current allocated memory: 263.282 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher'.
INFO: [HLS 200-111]  Elapsed time: 0.213 seconds; current allocated memory: 264.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_1_ctx_RoundKey' to 'AES256_ECB_1_ctx_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB_1'.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 264.869 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_Rocud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.417 seconds; current allocated memory: 265.759 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_CTR_DRBG_Upda_temp' to 'AES256_CTR_DRBG_UdEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_CTR_DRBG_Upda'.
INFO: [HLS 200-111]  Elapsed time: 0.455 seconds; current allocated memory: 266.358 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.342 seconds; current allocated memory: 267.149 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.495 seconds; current allocated memory: 268.196 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.605 seconds; current allocated memory: 269.287 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LowMCEnc_temp_matrix3' to 'LowMCEnc_temp_matg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.484 seconds; current allocated memory: 270.511 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 0.618 seconds; current allocated memory: 271.877 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 0.897 seconds; current allocated memory: 273.163 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.53 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_Rcon_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'SubBytes_sbox_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_ctx_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_Rocud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_CTR_DRBG_UdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'randombytes_block_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_prod_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LowMCEnc_temp_matg8j_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypahbi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypakbM_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:17 ; elapsed = 00:01:08 . Memory (MB): peak = 370.012 ; gain = 280.652
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 67.732 seconds; peak allocated memory: 273.163 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:756:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:759:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:682:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1630:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:48 . Memory (MB): peak = 210.324 ; gain = 118.984
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:48 . Memory (MB): peak = 210.324 ; gain = 118.984
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:48 . Memory (MB): peak = 210.324 ; gain = 118.984
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:314) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:424) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:168) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:190) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:194) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:215) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:525) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:596) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:66: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:49 . Memory (MB): peak = 210.324 ; gain = 118.984
INFO: [XFORM 203-102] Partitioning array 'tempa' (NIST-KATs/aes.c:155) automatically.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:314) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:424) automatically.
INFO: [XFORM 203-602] Inlining function 'MixColumns' into 'Cipher' (NIST-KATs/aes.c:425) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:168) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:190) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:194) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:215) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:525) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:596) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (NIST-KATs/aes.c:168:4) to (NIST-KATs/aes.c:167:53) in function 'KeyExpansion'... converting 5 basic blocks.
INFO: [XFORM 203-602] Inlining function 'picnic_write_public_key' into 'crypto_sign_keypair' (api.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'crypto_sign_keypair' (api.c:75) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:66:71)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:114)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Cipher' (NIST-KATs/aes.c:411)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:50 . Memory (MB): peak = 210.324 ; gain = 118.984
WARNING: [XFORM 203-631] Renaming function 'AES256_CTR_DRBG_Update' to 'AES256_CTR_DRBG_Upda' (NIST-KATs/rng.c:328:19)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:235:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:237:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:255:11)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:210:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:212:6)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:213:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:214:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:222:6)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:223:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:231:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:232:6)
INFO: [HLS 200-472] Inferring partial write operation for 'prod' (picnic_impl.c:127:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:134:6)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:264:7)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:163:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:109:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:182:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:183:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:210:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:109:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:109:9)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:160:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:161:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:163:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:218:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:219:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:220:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:221:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:278:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:279:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:280:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:281:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:285:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:286:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:289:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:290:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:297:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:314:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:315:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:316:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:317:47)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:278:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:279:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:280:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:281:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:285:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:286:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:289:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:290:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:297:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:250:7)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:166:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:167:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:168:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:169:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:170:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:171:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:172:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:173:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:174:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:175:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:176:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:177:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:178:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:179:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:180:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:181:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:186:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:187:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:188:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:189:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:190:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:191:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:192:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:193:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:194:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:195:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:196:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:197:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:198:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:199:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:200:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:201:5)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:332:17)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:334:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:347:6)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:349:6)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:51 . Memory (MB): peak = 311.750 ; gain = 220.410
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'AES256_ECB.1' to 'AES256_ECB_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 51.514 seconds; current allocated memory: 252.123 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.182 seconds; current allocated memory: 252.552 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.194 seconds; current allocated memory: 252.685 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.108 seconds; current allocated memory: 252.808 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.121 seconds; current allocated memory: 252.874 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.103 seconds; current allocated memory: 252.975 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.158 seconds; current allocated memory: 253.307 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.237 seconds; current allocated memory: 253.761 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 254.028 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.245 seconds; current allocated memory: 254.400 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.303 seconds; current allocated memory: 254.782 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 255.280 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 255.483 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.155 seconds; current allocated memory: 255.710 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.223 seconds; current allocated memory: 255.856 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.217 seconds; current allocated memory: 256.083 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.309 seconds; current allocated memory: 256.611 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.181 seconds; current allocated memory: 257.053 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 257.465 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.184 seconds; current allocated memory: 257.905 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.278 seconds; current allocated memory: 258.390 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.275 seconds; current allocated memory: 258.929 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.361 seconds; current allocated memory: 259.414 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.484 seconds; current allocated memory: 260.169 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.553 seconds; current allocated memory: 260.708 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.264 seconds; current allocated memory: 261.042 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.485 seconds; current allocated memory: 262.157 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.361 seconds; current allocated memory: 262.530 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.206 seconds; current allocated memory: 262.732 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher'.
INFO: [HLS 200-111]  Elapsed time: 0.216 seconds; current allocated memory: 263.623 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_1_ctx_RoundKey' to 'AES256_ECB_1_ctx_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB_1'.
INFO: [HLS 200-111]  Elapsed time: 0.556 seconds; current allocated memory: 264.331 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_Rocud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.437 seconds; current allocated memory: 265.206 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_CTR_DRBG_Upda_temp' to 'AES256_CTR_DRBG_UdEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_CTR_DRBG_Upda'.
INFO: [HLS 200-111]  Elapsed time: 0.479 seconds; current allocated memory: 265.842 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.357 seconds; current allocated memory: 266.491 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.439 seconds; current allocated memory: 267.468 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.523 seconds; current allocated memory: 268.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LowMCEnc_temp_matrix3' to 'LowMCEnc_temp_matg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.518 seconds; current allocated memory: 269.783 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 0.649 seconds; current allocated memory: 271.165 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 0.977 seconds; current allocated memory: 272.451 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.53 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_Rcon_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'SubBytes_sbox_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_ctx_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_Rocud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_CTR_DRBG_UdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'randombytes_block_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_prod_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LowMCEnc_temp_matg8j_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypahbi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypakbM_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:17 ; elapsed = 00:01:10 . Memory (MB): peak = 369.504 ; gain = 278.164
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 69.736 seconds; peak allocated memory: 272.451 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:756:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:759:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:682:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1630:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 210.488 ; gain = 121.008
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 210.488 ; gain = 121.008
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:47 . Memory (MB): peak = 210.488 ; gain = 121.008
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:314) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:424) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:168) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:190) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:194) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:215) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:525) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:596) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:66: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:47 . Memory (MB): peak = 210.488 ; gain = 121.008
INFO: [XFORM 203-102] Partitioning array 'tempa' (NIST-KATs/aes.c:155) automatically.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:314) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:424) automatically.
INFO: [XFORM 203-602] Inlining function 'MixColumns' into 'Cipher' (NIST-KATs/aes.c:425) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:168) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:190) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:194) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:215) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:525) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:596) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (NIST-KATs/aes.c:168:4) to (NIST-KATs/aes.c:167:53) in function 'KeyExpansion'... converting 5 basic blocks.
INFO: [XFORM 203-602] Inlining function 'picnic_write_public_key' into 'crypto_sign_keypair' (api.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'crypto_sign_keypair' (api.c:75) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:66:71)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:114)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Cipher' (NIST-KATs/aes.c:411)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:48 . Memory (MB): peak = 210.488 ; gain = 121.008
WARNING: [XFORM 203-631] Renaming function 'AES256_CTR_DRBG_Update' to 'AES256_CTR_DRBG_Upda' (NIST-KATs/rng.c:328:19)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:235:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:237:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:255:11)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:210:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:212:6)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:213:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:214:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:222:6)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:223:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:231:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:232:6)
INFO: [HLS 200-472] Inferring partial write operation for 'prod' (picnic_impl.c:127:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:134:6)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:264:7)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:163:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:109:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:182:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:183:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:210:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:109:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:109:9)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:160:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:161:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:163:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:218:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:219:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:220:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:221:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:278:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:279:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:280:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:281:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:285:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:286:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:289:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:290:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:297:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:314:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:315:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:316:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:317:47)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:278:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:279:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:280:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:281:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:285:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:286:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:289:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:290:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:297:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:250:7)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:166:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:167:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:168:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:169:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:170:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:171:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:172:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:173:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:174:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:175:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:176:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:177:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:178:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:179:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:180:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:181:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:186:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:187:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:188:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:189:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:190:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:191:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:192:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:193:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:194:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:195:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:196:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:197:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:198:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:199:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:200:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:201:5)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:332:17)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:334:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:347:6)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:349:6)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:49 . Memory (MB): peak = 311.785 ; gain = 222.305
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'AES256_ECB.1' to 'AES256_ECB_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 49.644 seconds; current allocated memory: 252.066 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 252.495 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.199 seconds; current allocated memory: 252.627 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.106 seconds; current allocated memory: 252.751 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 252.817 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.104 seconds; current allocated memory: 252.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.157 seconds; current allocated memory: 253.249 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.213 seconds; current allocated memory: 253.704 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.252 seconds; current allocated memory: 253.971 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.242 seconds; current allocated memory: 254.343 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.297 seconds; current allocated memory: 254.725 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.309 seconds; current allocated memory: 255.222 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.283 seconds; current allocated memory: 255.426 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.154 seconds; current allocated memory: 255.653 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.221 seconds; current allocated memory: 255.814 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.222 seconds; current allocated memory: 256.041 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.313 seconds; current allocated memory: 256.553 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.211 seconds; current allocated memory: 256.995 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.379 seconds; current allocated memory: 257.423 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.284 seconds; current allocated memory: 257.864 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.352 seconds; current allocated memory: 258.333 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 258.872 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.373 seconds; current allocated memory: 259.363 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.481 seconds; current allocated memory: 260.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 260.618 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.293 seconds; current allocated memory: 260.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.729 seconds; current allocated memory: 262.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.401 seconds; current allocated memory: 262.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.233 seconds; current allocated memory: 262.674 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher'.
INFO: [HLS 200-111]  Elapsed time: 0.231 seconds; current allocated memory: 263.550 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_1_ctx_RoundKey' to 'AES256_ECB_1_ctx_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB_1'.
INFO: [HLS 200-111]  Elapsed time: 0.437 seconds; current allocated memory: 264.261 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_Rocud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.417 seconds; current allocated memory: 265.182 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_CTR_DRBG_Upda_temp' to 'AES256_CTR_DRBG_UdEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_CTR_DRBG_Upda'.
INFO: [HLS 200-111]  Elapsed time: 0.478 seconds; current allocated memory: 265.818 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.344 seconds; current allocated memory: 266.412 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.503 seconds; current allocated memory: 267.442 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.505 seconds; current allocated memory: 268.532 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LowMCEnc_temp_matrix3' to 'LowMCEnc_temp_matg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.498 seconds; current allocated memory: 269.756 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 0.651 seconds; current allocated memory: 271.083 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 0.932 seconds; current allocated memory: 272.316 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.53 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_Rcon_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'SubBytes_sbox_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_ctx_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_Rocud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_CTR_DRBG_UdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'randombytes_block_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_prod_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LowMCEnc_temp_matg8j_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypahbi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypakbM_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:01:08 . Memory (MB): peak = 368.973 ; gain = 279.492
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 68.391 seconds; peak allocated memory: 272.316 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:763:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:766:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:682:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1630:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 210.316 ; gain = 120.926
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 210.316 ; gain = 120.926
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 210.316 ; gain = 120.926
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:314) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:424) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:168) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:190) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:194) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:215) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:532) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:603) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:66: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 210.316 ; gain = 120.926
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (picnic.c:211) in function 'picnic_keygen' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (picnic.c:224) in function 'picnic_keygen' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (picnic.c:235) in function 'picnic_keygen' partially with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'tempa' (NIST-KATs/aes.c:155) automatically.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:314) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:424) automatically.
INFO: [XFORM 203-602] Inlining function 'MixColumns' into 'Cipher' (NIST-KATs/aes.c:425) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:129) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:168) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:190) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:194) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:215) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:532) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:603) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (NIST-KATs/aes.c:168:4) to (NIST-KATs/aes.c:167:53) in function 'KeyExpansion'... converting 5 basic blocks.
INFO: [XFORM 203-602] Inlining function 'picnic_write_public_key' into 'crypto_sign_keypair' (api.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'crypto_sign_keypair' (api.c:75) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:66:71)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:114)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Cipher' (NIST-KATs/aes.c:411)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:49 . Memory (MB): peak = 210.316 ; gain = 120.926
WARNING: [XFORM 203-631] Renaming function 'AES256_CTR_DRBG_Update' to 'AES256_CTR_DRBG_Upda' (NIST-KATs/rng.c:328:19)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:235:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:237:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:255:11)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:210:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:215:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:216:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:217:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:227:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:228:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:238:2)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:239:6)
INFO: [HLS 200-472] Inferring partial write operation for 'prod' (picnic_impl.c:127:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:134:6)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:264:7)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:163:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:109:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:182:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:183:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:210:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:109:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:109:9)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:160:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:161:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:163:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:218:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:219:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:220:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:221:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:278:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:279:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:280:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:281:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:285:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:286:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:289:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:290:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:297:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:314:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:315:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:316:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:317:47)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:278:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:279:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:280:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:281:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:285:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:286:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:289:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:290:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:297:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:250:7)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:166:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:167:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:168:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:169:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:170:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:171:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:172:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:173:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:174:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:175:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:176:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:177:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:178:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:179:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:180:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:181:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:186:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:187:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:188:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:189:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:190:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:191:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:192:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:193:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:194:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:195:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:196:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:197:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:198:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:199:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:200:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:201:5)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:332:17)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:334:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:347:6)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:349:6)
WARNING: [XFORM 203-532] Unable to perform loop rewinding: Function 'picnic_keygen' (picnic.c:165) contains multiple loops.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:50 . Memory (MB): peak = 312.746 ; gain = 223.355
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'AES256_ECB.1' to 'AES256_ECB_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 50.393 seconds; current allocated memory: 253.332 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.177 seconds; current allocated memory: 253.761 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.197 seconds; current allocated memory: 253.857 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.107 seconds; current allocated memory: 253.981 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.123 seconds; current allocated memory: 254.047 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.103 seconds; current allocated memory: 254.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.155 seconds; current allocated memory: 254.516 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.217 seconds; current allocated memory: 254.934 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.252 seconds; current allocated memory: 255.237 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.248 seconds; current allocated memory: 255.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 256.007 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.283 seconds; current allocated memory: 256.452 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.283 seconds; current allocated memory: 256.656 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.158 seconds; current allocated memory: 256.882 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.217 seconds; current allocated memory: 257.028 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.221 seconds; current allocated memory: 257.271 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.313 seconds; current allocated memory: 257.783 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.186 seconds; current allocated memory: 258.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.259 seconds; current allocated memory: 258.653 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.184 seconds; current allocated memory: 259.130 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.277 seconds; current allocated memory: 259.563 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.328 seconds; current allocated memory: 260.138 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-72] Pipeline flush is not supported for loop pipelining, 'enable_flush' option will be dropped for Loop 'Loop 4'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('pk_ciphertext_load_2', picnic.c:215) on array 'pk_ciphertext' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'pk_ciphertext'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 8, Depth = 9.
WARNING: [SCHED 204-72] Pipeline flush is not supported for loop pipelining, 'enable_flush' option will be dropped for Loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
WARNING: [SCHED 204-68] The II Violation in module 'picnic_keygen' (Loop: Loop 5): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('temp_addr_5_write_ln228', picnic.c:228) of variable 'zext_ln228', picnic.c:228 on array 'temp', picnic.c:210 and 'load' operation ('temp_load', picnic.c:227) on array 'temp', picnic.c:210.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
WARNING: [SCHED 204-72] Pipeline flush is not supported for loop pipelining, 'enable_flush' option will be dropped for Loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.585 seconds; current allocated memory: 260.994 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.621 seconds; current allocated memory: 262.213 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.599 seconds; current allocated memory: 262.752 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 263.102 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.495 seconds; current allocated memory: 264.202 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.359 seconds; current allocated memory: 264.642 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 264.844 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher'.
INFO: [HLS 200-111]  Elapsed time: 0.219 seconds; current allocated memory: 265.683 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_1_ctx_RoundKey' to 'AES256_ECB_1_ctx_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB_1'.
INFO: [HLS 200-111]  Elapsed time: 0.409 seconds; current allocated memory: 266.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_Rocud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.409 seconds; current allocated memory: 267.347 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_CTR_DRBG_Upda_temp' to 'AES256_CTR_DRBG_UdEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_CTR_DRBG_Upda'.
INFO: [HLS 200-111]  Elapsed time: 0.467 seconds; current allocated memory: 267.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.351 seconds; current allocated memory: 268.598 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.438 seconds; current allocated memory: 269.591 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.495 seconds; current allocated memory: 270.697 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LowMCEnc_temp_matrix3' to 'LowMCEnc_temp_matg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.485 seconds; current allocated memory: 271.942 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 0.868 seconds; current allocated memory: 273.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 1.139 seconds; current allocated memory: 275.363 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.53 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_Rcon_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'SubBytes_sbox_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_ctx_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_Rocud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_CTR_DRBG_UdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'randombytes_block_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_prod_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LowMCEnc_temp_matg8j_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypahbi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypaibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypakbM_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:17 ; elapsed = 00:01:09 . Memory (MB): peak = 373.828 ; gain = 284.438
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 69.466 seconds; peak allocated memory: 275.363 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:760:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:763:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:687:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1635:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 210.297 ; gain = 120.133
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 210.297 ; gain = 120.133
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:47 . Memory (MB): peak = 210.297 ; gain = 120.133
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:314) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:424) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:133) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:133) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:133) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:133) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:173) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:195) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:199) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:220) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:529) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:600) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:66: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 210.297 ; gain = 120.133
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (picnic.c:211) in function 'picnic_keygen' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (picnic.c:223) in function 'picnic_keygen' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (picnic.c:233) in function 'picnic_keygen' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:138) in function 'matrix_mul' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:138) in function 'matrix_mul.1' partially with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'tempa' (NIST-KATs/aes.c:155) automatically.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:314) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:424) automatically.
INFO: [XFORM 203-602] Inlining function 'MixColumns' into 'Cipher' (NIST-KATs/aes.c:425) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:133) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:133) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:133) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:133) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:173) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:195) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:199) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:220) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:529) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:600) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (NIST-KATs/aes.c:168:4) to (NIST-KATs/aes.c:167:53) in function 'KeyExpansion'... converting 5 basic blocks.
INFO: [XFORM 203-602] Inlining function 'picnic_write_public_key' into 'crypto_sign_keypair' (api.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'crypto_sign_keypair' (api.c:75) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:66:68)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:114)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Cipher' (NIST-KATs/aes.c:411)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:48 . Memory (MB): peak = 210.297 ; gain = 120.133
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:127:74) in function 'matrix_mul.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:127:74) in function 'matrix_mul' : 

more than one sub loop.
INFO: [XFORM 203-151] Mapping array 'prod' (picnic_impl.c:121) with offset 0 and array 'temp' (picnic_impl.c:122) with offset 64 into array 'array3' horizontally.
INFO: [XFORM 203-151] Mapping array 'prod' (picnic_impl.c:121) with offset 0 and array 'temp' (picnic_impl.c:122) with offset 64 into array 'array3' horizontally.
WARNING: [XFORM 203-631] Renaming function 'AES256_CTR_DRBG_Update' to 'AES256_CTR_DRBG_Upda' (NIST-KATs/rng.c:328:19)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:235:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:237:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:255:11)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:210:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:214:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:215:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:216:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:225:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:226:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:235:2)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:236:6)
INFO: [HLS 200-472] Inferring partial write operation for 'array3' (picnic_impl.c:131:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:139:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:264:7)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:168:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:109:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:187:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:188:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:215:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:109:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:109:9)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:160:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:161:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:163:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:218:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:219:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:220:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:221:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:278:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:279:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:280:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:281:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:285:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:286:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:289:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:290:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:297:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:314:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:315:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:316:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:317:47)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:278:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:279:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:280:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:281:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:285:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:286:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:289:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:290:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:297:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:250:7)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:166:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:167:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:168:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:169:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:170:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:171:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:172:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:173:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:174:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:175:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:176:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:177:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:178:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:179:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:180:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:181:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:186:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:187:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:188:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:189:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:190:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:191:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:192:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:193:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:194:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:195:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:196:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:197:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:198:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:199:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:200:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:201:5)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:332:17)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:334:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:347:6)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:349:6)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:50 . Memory (MB): peak = 313.094 ; gain = 222.930
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'AES256_ECB.1' to 'AES256_ECB_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 50.219 seconds; current allocated memory: 253.430 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.178 seconds; current allocated memory: 253.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.193 seconds; current allocated memory: 253.976 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.106 seconds; current allocated memory: 254.099 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.118 seconds; current allocated memory: 254.165 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.103 seconds; current allocated memory: 254.267 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.151 seconds; current allocated memory: 254.598 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 255.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.242 seconds; current allocated memory: 255.319 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.244 seconds; current allocated memory: 255.691 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.289 seconds; current allocated memory: 256.089 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.273 seconds; current allocated memory: 256.571 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.278 seconds; current allocated memory: 256.775 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.156 seconds; current allocated memory: 256.964 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.215 seconds; current allocated memory: 257.163 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.213 seconds; current allocated memory: 257.390 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.345 seconds; current allocated memory: 257.939 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 258.423 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.292 seconds; current allocated memory: 258.871 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.188 seconds; current allocated memory: 259.354 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.282 seconds; current allocated memory: 259.839 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.271 seconds; current allocated memory: 260.378 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.403 seconds; current allocated memory: 261.165 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.582 seconds; current allocated memory: 262.349 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.585 seconds; current allocated memory: 262.888 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.267 seconds; current allocated memory: 263.222 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.484 seconds; current allocated memory: 264.300 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.349 seconds; current allocated memory: 264.726 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 264.943 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher'.
INFO: [HLS 200-111]  Elapsed time: 0.221 seconds; current allocated memory: 265.834 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_1_ctx_RoundKey' to 'AES256_ECB_1_ctx_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB_1'.
INFO: [HLS 200-111]  Elapsed time: 0.409 seconds; current allocated memory: 266.576 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_Rocud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.409 seconds; current allocated memory: 267.513 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_CTR_DRBG_Upda_temp' to 'AES256_CTR_DRBG_UdEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_CTR_DRBG_Upda'.
INFO: [HLS 200-111]  Elapsed time: 0.456 seconds; current allocated memory: 268.149 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 268.728 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.447 seconds; current allocated memory: 269.884 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.526 seconds; current allocated memory: 271.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LowMCEnc_temp_matrix3' to 'LowMCEnc_temp_matg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.508 seconds; current allocated memory: 272.366 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 0.646 seconds; current allocated memory: 274.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 1.093 seconds; current allocated memory: 275.718 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.53 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_Rcon_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'SubBytes_sbox_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_ctx_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_Rocud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_CTR_DRBG_UdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'randombytes_block_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_array3_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LowMCEnc_temp_matg8j_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp2_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypahbi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypaibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypakbM_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:17 ; elapsed = 00:01:09 . Memory (MB): peak = 375.340 ; gain = 285.176
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 68.727 seconds; peak allocated memory: 275.718 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:760:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:763:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:687:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1635:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 210.297 ; gain = 120.246
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 210.297 ; gain = 120.246
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:47 . Memory (MB): peak = 210.297 ; gain = 120.246
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:314) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:424) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:133) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:133) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:133) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:133) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:173) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:195) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:199) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:220) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:529) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:600) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:66: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 210.297 ; gain = 120.246
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (picnic.c:211) in function 'picnic_keygen' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (picnic.c:223) in function 'picnic_keygen' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (picnic.c:233) in function 'picnic_keygen' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:138) in function 'matrix_mul' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:138) in function 'matrix_mul.1' partially with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'tempa' (NIST-KATs/aes.c:155) automatically.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:314) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:424) automatically.
INFO: [XFORM 203-602] Inlining function 'MixColumns' into 'Cipher' (NIST-KATs/aes.c:425) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:133) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:133) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:133) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:133) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:173) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:195) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:199) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:220) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:529) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:600) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (NIST-KATs/aes.c:168:4) to (NIST-KATs/aes.c:167:53) in function 'KeyExpansion'... converting 5 basic blocks.
INFO: [XFORM 203-602] Inlining function 'picnic_write_public_key' into 'crypto_sign_keypair' (api.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'crypto_sign_keypair' (api.c:75) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:66:68)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:114)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Cipher' (NIST-KATs/aes.c:411)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:48 . Memory (MB): peak = 210.297 ; gain = 120.246
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:127:74) in function 'matrix_mul.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:127:74) in function 'matrix_mul' : 

more than one sub loop.
INFO: [XFORM 203-151] Mapping array 'prod' (picnic_impl.c:121) with offset 0 and array 'temp' (picnic_impl.c:122) with offset 64 into array 'array3' horizontally.
INFO: [XFORM 203-151] Mapping array 'prod' (picnic_impl.c:121) with offset 0 and array 'temp' (picnic_impl.c:122) with offset 64 into array 'array3' horizontally.
WARNING: [XFORM 203-631] Renaming function 'AES256_CTR_DRBG_Update' to 'AES256_CTR_DRBG_Upda' (NIST-KATs/rng.c:328:19)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:235:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:237:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:255:11)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:210:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:214:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:215:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:216:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:225:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:226:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:235:2)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:236:6)
INFO: [HLS 200-472] Inferring partial write operation for 'array3' (picnic_impl.c:131:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:139:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:264:7)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:168:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:109:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:187:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:188:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:215:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:109:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:109:9)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:160:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:161:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:163:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:218:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:219:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:220:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:221:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:278:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:279:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:280:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:281:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:285:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:286:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:289:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:290:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:297:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:314:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:315:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:316:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:317:47)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:278:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:279:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:280:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:281:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:285:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:286:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:289:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:290:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:297:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:250:7)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:166:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:167:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:168:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:169:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:170:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:171:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:172:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:173:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:174:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:175:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:176:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:177:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:178:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:179:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:180:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:181:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:186:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:187:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:188:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:189:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:190:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:191:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:192:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:193:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:194:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:195:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:196:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:197:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:198:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:199:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:200:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:201:5)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:332:17)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:334:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:347:6)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:349:6)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:50 . Memory (MB): peak = 312.879 ; gain = 222.828
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'AES256_ECB.1' to 'AES256_ECB_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 50.107 seconds; current allocated memory: 253.383 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.182 seconds; current allocated memory: 253.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 253.960 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 254.084 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.124 seconds; current allocated memory: 254.150 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.105 seconds; current allocated memory: 254.251 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.161 seconds; current allocated memory: 254.582 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.216 seconds; current allocated memory: 255.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.255 seconds; current allocated memory: 255.303 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.247 seconds; current allocated memory: 255.675 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.305 seconds; current allocated memory: 256.058 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.283 seconds; current allocated memory: 256.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.287 seconds; current allocated memory: 256.759 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.159 seconds; current allocated memory: 256.949 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.224 seconds; current allocated memory: 257.131 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.219 seconds; current allocated memory: 257.374 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 257.923 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.197 seconds; current allocated memory: 258.407 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 258.855 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.199 seconds; current allocated memory: 259.338 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.294 seconds; current allocated memory: 259.823 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.282 seconds; current allocated memory: 260.362 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 261.149 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.599 seconds; current allocated memory: 262.333 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.593 seconds; current allocated memory: 262.872 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.308 seconds; current allocated memory: 263.206 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.495 seconds; current allocated memory: 264.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.399 seconds; current allocated memory: 264.741 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.195 seconds; current allocated memory: 264.943 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher'.
INFO: [HLS 200-111]  Elapsed time: 0.215 seconds; current allocated memory: 265.819 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_1_ctx_RoundKey' to 'AES256_ECB_1_ctx_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB_1'.
INFO: [HLS 200-111]  Elapsed time: 0.427 seconds; current allocated memory: 266.576 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_Rocud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.415 seconds; current allocated memory: 267.498 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_CTR_DRBG_Upda_temp' to 'AES256_CTR_DRBG_UdEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_CTR_DRBG_Upda'.
INFO: [HLS 200-111]  Elapsed time: 0.621 seconds; current allocated memory: 268.131 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.336 seconds; current allocated memory: 268.728 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.439 seconds; current allocated memory: 269.884 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.524 seconds; current allocated memory: 271.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LowMCEnc_temp_matrix3' to 'LowMCEnc_temp_matg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.511 seconds; current allocated memory: 272.350 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 0.662 seconds; current allocated memory: 274.255 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 1.123 seconds; current allocated memory: 275.703 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.53 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_Rcon_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'SubBytes_sbox_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_ctx_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_Rocud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_CTR_DRBG_UdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'randombytes_block_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_array3_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LowMCEnc_temp_matg8j_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp2_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypahbi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypaibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypakbM_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:01:09 . Memory (MB): peak = 375.063 ; gain = 285.012
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 68.941 seconds; peak allocated memory: 275.703 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:760:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:763:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:685:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1633:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:47 . Memory (MB): peak = 210.711 ; gain = 120.293
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:47 . Memory (MB): peak = 210.711 ; gain = 120.293
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 210.711 ; gain = 120.293
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:314) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:424) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:131) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:131) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:131) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:131) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:171) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:193) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:197) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:218) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:529) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:600) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:66: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:48 . Memory (MB): peak = 210.711 ; gain = 120.293
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'parity' (picnic_impl.c:81).
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'matrix_mul_label6' (picnic_impl.c:124) in function 'matrix_mul' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'matrix_mul_label6' (picnic_impl.c:124) in function 'matrix_mul.1' for pipelining.
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (picnic.c:211) in function 'picnic_keygen' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (picnic.c:223) in function 'picnic_keygen' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (picnic.c:233) in function 'picnic_keygen' partially with a factor of 2.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1' (picnic_impl.c:85) in function 'parity' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'matrix_mul_label5' (picnic_impl.c:126) in function 'matrix_mul': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:136) in function 'matrix_mul' partially with a factor of 2.
WARNING: [XFORM 203-503] Cannot unroll loop 'matrix_mul_label5' (picnic_impl.c:126) in function 'matrix_mul.1': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:136) in function 'matrix_mul.1' partially with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'tempa' (NIST-KATs/aes.c:155) automatically.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:314) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:424) automatically.
INFO: [XFORM 203-602] Inlining function 'MixColumns' into 'Cipher' (NIST-KATs/aes.c:425) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:131) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:131) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:131) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:131) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:171) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:193) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:197) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:218) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:529) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:600) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (NIST-KATs/aes.c:168:4) to (NIST-KATs/aes.c:167:53) in function 'KeyExpansion'... converting 5 basic blocks.
INFO: [XFORM 203-602] Inlining function 'picnic_write_public_key' into 'crypto_sign_keypair' (api.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'crypto_sign_keypair' (api.c:75) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:66:71)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:114)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Cipher' (NIST-KATs/aes.c:411)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:49 . Memory (MB): peak = 210.711 ; gain = 120.293
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:124:77) in function 'matrix_mul.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:124:77) in function 'matrix_mul' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'AES256_CTR_DRBG_Update' to 'AES256_CTR_DRBG_Upda' (NIST-KATs/rng.c:328:19)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:235:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:237:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:255:11)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:210:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:214:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:215:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:216:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:225:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:226:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:235:2)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:236:6)
INFO: [HLS 200-472] Inferring partial write operation for 'prod' (picnic_impl.c:129:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:137:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:264:7)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:166:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:109:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:185:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:186:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:213:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:109:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:109:9)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:160:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:161:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:163:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:218:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:219:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:220:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:221:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:278:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:279:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:280:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:281:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:285:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:286:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:289:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:290:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:297:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:314:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:315:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:316:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:317:47)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:278:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:279:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:280:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:281:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:285:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:286:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:289:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:290:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:297:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:250:7)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:166:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:167:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:168:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:169:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:170:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:171:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:172:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:173:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:174:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:175:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:176:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:177:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:178:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:179:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:180:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:181:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:186:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:187:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:188:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:189:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:190:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:191:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:192:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:193:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:194:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:195:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:196:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:197:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:198:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:199:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:200:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:201:5)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:332:17)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:334:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:347:6)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:349:6)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:51 . Memory (MB): peak = 313.461 ; gain = 223.043
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'AES256_ECB.1' to 'AES256_ECB_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 50.818 seconds; current allocated memory: 253.340 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 253.806 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.196 seconds; current allocated memory: 253.886 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.108 seconds; current allocated memory: 254.010 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.118 seconds; current allocated memory: 254.076 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.104 seconds; current allocated memory: 254.177 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.161 seconds; current allocated memory: 254.545 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.217 seconds; current allocated memory: 254.963 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.253 seconds; current allocated memory: 255.266 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.251 seconds; current allocated memory: 255.654 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.303 seconds; current allocated memory: 256.036 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 256.497 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.298 seconds; current allocated memory: 256.701 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.162 seconds; current allocated memory: 256.927 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.223 seconds; current allocated memory: 257.073 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.223 seconds; current allocated memory: 257.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.352 seconds; current allocated memory: 257.856 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.196 seconds; current allocated memory: 258.365 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive: Loop contains subloop(s) not being unrolled or flattened.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.309 seconds; current allocated memory: 258.767 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.201 seconds; current allocated memory: 259.274 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.295 seconds; current allocated memory: 259.723 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.286 seconds; current allocated memory: 260.298 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.415 seconds; current allocated memory: 261.085 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.606 seconds; current allocated memory: 262.269 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.618 seconds; current allocated memory: 262.772 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.278 seconds; current allocated memory: 263.106 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.523 seconds; current allocated memory: 264.221 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.363 seconds; current allocated memory: 264.662 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.198 seconds; current allocated memory: 264.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher'.
INFO: [HLS 200-111]  Elapsed time: 0.223 seconds; current allocated memory: 265.702 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_1_ctx_RoundKey' to 'AES256_ECB_1_ctx_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB_1'.
INFO: [HLS 200-111]  Elapsed time: 0.422 seconds; current allocated memory: 266.497 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_Rocud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.413 seconds; current allocated memory: 267.400 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_CTR_DRBG_Upda_temp' to 'AES256_CTR_DRBG_UdEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_CTR_DRBG_Upda'.
INFO: [HLS 200-111]  Elapsed time: 0.476 seconds; current allocated memory: 268.015 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.333 seconds; current allocated memory: 268.632 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.475 seconds; current allocated memory: 269.740 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.519 seconds; current allocated memory: 270.883 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LowMCEnc_temp_matrix3' to 'LowMCEnc_temp_matg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.558 seconds; current allocated memory: 272.176 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 0.651 seconds; current allocated memory: 274.065 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 1.104 seconds; current allocated memory: 275.497 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.53 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_Rcon_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'SubBytes_sbox_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_ctx_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_Rocud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_CTR_DRBG_UdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'randombytes_block_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_prod_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LowMCEnc_temp_matg8j_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp2_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypahbi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypaibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypakbM_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:01:10 . Memory (MB): peak = 375.426 ; gain = 285.008
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 69.715 seconds; peak allocated memory: 275.497 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:760:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:763:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:685:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1633:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 209.742 ; gain = 119.574
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 209.742 ; gain = 119.574
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 209.742 ; gain = 119.574
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:314) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:424) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:131) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:131) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:131) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:131) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:171) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:193) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:197) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:218) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:529) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:600) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:66: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:47 . Memory (MB): peak = 209.742 ; gain = 119.574
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (picnic.c:211) in function 'picnic_keygen' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (picnic.c:223) in function 'picnic_keygen' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (picnic.c:233) in function 'picnic_keygen' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:136) in function 'matrix_mul' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:136) in function 'matrix_mul.1' partially with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'tempa' (NIST-KATs/aes.c:155) automatically.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:314) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:424) automatically.
INFO: [XFORM 203-602] Inlining function 'MixColumns' into 'Cipher' (NIST-KATs/aes.c:425) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:131) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:131) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:131) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:131) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:171) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:193) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:197) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:218) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:529) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:600) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (NIST-KATs/aes.c:168:4) to (NIST-KATs/aes.c:167:53) in function 'KeyExpansion'... converting 5 basic blocks.
INFO: [XFORM 203-602] Inlining function 'picnic_write_public_key' into 'crypto_sign_keypair' (api.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'crypto_sign_keypair' (api.c:75) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:66:71)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:114)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Cipher' (NIST-KATs/aes.c:411)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:48 . Memory (MB): peak = 209.742 ; gain = 119.574
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:124:77) in function 'matrix_mul.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:124:77) in function 'matrix_mul' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'AES256_CTR_DRBG_Update' to 'AES256_CTR_DRBG_Upda' (NIST-KATs/rng.c:328:19)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:235:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:237:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:255:11)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:210:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:214:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:215:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:216:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:225:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:226:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:235:2)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:236:6)
INFO: [HLS 200-472] Inferring partial write operation for 'prod' (picnic_impl.c:129:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:137:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:264:7)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:166:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:109:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:185:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:186:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:213:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:109:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:109:9)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:160:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:161:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:163:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:218:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:219:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:220:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:221:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:278:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:279:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:280:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:281:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:285:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:286:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:289:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:290:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:297:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:314:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:315:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:316:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:317:47)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:278:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:279:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:280:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:281:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:285:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:286:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:289:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:290:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:297:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:250:7)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:166:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:167:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:168:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:169:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:170:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:171:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:172:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:173:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:174:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:175:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:176:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:177:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:178:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:179:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:180:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:181:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:186:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:187:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:188:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:189:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:190:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:191:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:192:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:193:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:194:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:195:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:196:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:197:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:198:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:199:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:200:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:201:5)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:332:17)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:334:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:347:6)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:349:6)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:50 . Memory (MB): peak = 313.145 ; gain = 222.977
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'AES256_ECB.1' to 'AES256_ECB_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 50.191 seconds; current allocated memory: 253.333 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.183 seconds; current allocated memory: 253.799 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 253.879 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.107 seconds; current allocated memory: 254.002 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.123 seconds; current allocated memory: 254.068 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.103 seconds; current allocated memory: 254.170 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.156 seconds; current allocated memory: 254.537 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.261 seconds; current allocated memory: 254.955 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.256 seconds; current allocated memory: 255.259 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.249 seconds; current allocated memory: 255.646 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.302 seconds; current allocated memory: 256.044 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.286 seconds; current allocated memory: 256.489 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.292 seconds; current allocated memory: 256.693 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.161 seconds; current allocated memory: 256.919 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.224 seconds; current allocated memory: 257.081 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.223 seconds; current allocated memory: 257.308 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 2, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.353 seconds; current allocated memory: 257.854 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.194 seconds; current allocated memory: 258.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 2, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.306 seconds; current allocated memory: 258.791 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.193 seconds; current allocated memory: 259.303 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.292 seconds; current allocated memory: 259.751 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.277 seconds; current allocated memory: 260.327 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.411 seconds; current allocated memory: 261.114 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.627 seconds; current allocated memory: 262.298 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.597 seconds; current allocated memory: 262.784 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.279 seconds; current allocated memory: 263.134 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.499 seconds; current allocated memory: 264.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 264.690 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.194 seconds; current allocated memory: 264.892 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher'.
INFO: [HLS 200-111]  Elapsed time: 0.214 seconds; current allocated memory: 265.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_1_ctx_RoundKey' to 'AES256_ECB_1_ctx_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB_1'.
INFO: [HLS 200-111]  Elapsed time: 0.431 seconds; current allocated memory: 266.494 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_Rocud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.417 seconds; current allocated memory: 267.400 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_CTR_DRBG_Upda_temp' to 'AES256_CTR_DRBG_UdEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_CTR_DRBG_Upda'.
INFO: [HLS 200-111]  Elapsed time: 0.474 seconds; current allocated memory: 267.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.454 seconds; current allocated memory: 268.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.461 seconds; current allocated memory: 269.759 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.858 seconds; current allocated memory: 270.893 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LowMCEnc_temp_matrix3' to 'LowMCEnc_temp_matg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.658 seconds; current allocated memory: 272.200 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 0.669 seconds; current allocated memory: 274.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 1.268 seconds; current allocated memory: 275.537 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.53 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_Rcon_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'SubBytes_sbox_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_ctx_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_Rocud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_CTR_DRBG_UdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'randombytes_block_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_prod_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LowMCEnc_temp_matg8j_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp2_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypahbi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypaibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypakbM_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:01:11 . Memory (MB): peak = 374.930 ; gain = 284.762
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 71.12 seconds; peak allocated memory: 275.537 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:760:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:763:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:685:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1633:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:48 . Memory (MB): peak = 210.516 ; gain = 118.230
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:48 . Memory (MB): peak = 210.516 ; gain = 118.230
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:49 . Memory (MB): peak = 210.516 ; gain = 118.230
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:314) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:424) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:131) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:131) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:131) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:131) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:171) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:193) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:197) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:218) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:529) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:600) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:66: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:49 . Memory (MB): peak = 210.516 ; gain = 118.230
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (picnic.c:211) in function 'picnic_keygen' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (picnic.c:223) in function 'picnic_keygen' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (picnic.c:233) in function 'picnic_keygen' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label5' (picnic_impl.c:125) in function 'matrix_mul' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:136) in function 'matrix_mul' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label5' (picnic_impl.c:125) in function 'matrix_mul.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:136) in function 'matrix_mul.1' partially with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'tempa' (NIST-KATs/aes.c:155) automatically.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:314) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:424) automatically.
INFO: [XFORM 203-602] Inlining function 'MixColumns' into 'Cipher' (NIST-KATs/aes.c:425) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:131) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:131) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:131) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:131) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:171) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:193) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:197) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:218) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:529) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:600) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (NIST-KATs/aes.c:168:4) to (NIST-KATs/aes.c:167:53) in function 'KeyExpansion'... converting 5 basic blocks.
INFO: [XFORM 203-602] Inlining function 'picnic_write_public_key' into 'crypto_sign_keypair' (api.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'crypto_sign_keypair' (api.c:75) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:66:71)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:114)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Cipher' (NIST-KATs/aes.c:411)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:50 . Memory (MB): peak = 210.516 ; gain = 118.230
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:124:77) in function 'matrix_mul.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:124:77) in function 'matrix_mul' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'AES256_CTR_DRBG_Update' to 'AES256_CTR_DRBG_Upda' (NIST-KATs/rng.c:328:19)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:235:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:237:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:255:11)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:210:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:214:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:215:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:216:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:225:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:226:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:235:2)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:236:6)
INFO: [HLS 200-472] Inferring partial write operation for 'prod' (picnic_impl.c:129:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:137:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:264:7)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:166:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:109:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:185:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:186:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:213:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:109:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:109:9)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:160:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:161:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:163:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:218:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:219:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:220:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:221:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:278:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:279:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:280:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:281:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:285:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:286:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:289:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:290:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:297:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:314:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:315:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:316:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:317:47)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:278:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:279:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:280:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:281:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:285:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:286:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:289:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:290:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:297:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:250:7)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:166:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:167:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:168:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:169:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:170:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:171:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:172:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:173:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:174:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:175:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:176:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:177:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:178:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:179:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:180:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:181:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:186:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:187:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:188:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:189:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:190:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:191:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:192:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:193:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:194:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:195:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:196:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:197:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:198:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:199:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:200:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:201:5)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:332:17)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:334:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:347:6)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:349:6)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:52 . Memory (MB): peak = 313.184 ; gain = 220.898
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'AES256_ECB.1' to 'AES256_ECB_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 52.267 seconds; current allocated memory: 253.442 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.175 seconds; current allocated memory: 253.908 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.199 seconds; current allocated memory: 253.988 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.103 seconds; current allocated memory: 254.111 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.119 seconds; current allocated memory: 254.177 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.101 seconds; current allocated memory: 254.279 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.155 seconds; current allocated memory: 254.646 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.216 seconds; current allocated memory: 255.065 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.247 seconds; current allocated memory: 255.368 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.239 seconds; current allocated memory: 255.755 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.292 seconds; current allocated memory: 256.153 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.277 seconds; current allocated memory: 256.598 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.276 seconds; current allocated memory: 256.802 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.151 seconds; current allocated memory: 257.029 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.214 seconds; current allocated memory: 257.190 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.213 seconds; current allocated memory: 257.417 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.345 seconds; current allocated memory: 257.991 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.196 seconds; current allocated memory: 258.542 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.306 seconds; current allocated memory: 258.992 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.196 seconds; current allocated memory: 259.540 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.296 seconds; current allocated memory: 260.003 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.275 seconds; current allocated memory: 260.579 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.402 seconds; current allocated memory: 261.366 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.588 seconds; current allocated memory: 262.550 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 263.073 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.265 seconds; current allocated memory: 263.407 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.492 seconds; current allocated memory: 264.483 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.346 seconds; current allocated memory: 264.908 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 265.109 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher'.
INFO: [HLS 200-111]  Elapsed time: 0.212 seconds; current allocated memory: 265.985 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_1_ctx_RoundKey' to 'AES256_ECB_1_ctx_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB_1'.
INFO: [HLS 200-111]  Elapsed time: 0.409 seconds; current allocated memory: 266.728 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_Rocud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.405 seconds; current allocated memory: 267.649 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_CTR_DRBG_Upda_temp' to 'AES256_CTR_DRBG_UdEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_CTR_DRBG_Upda'.
INFO: [HLS 200-111]  Elapsed time: 0.456 seconds; current allocated memory: 268.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.331 seconds; current allocated memory: 268.866 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.436 seconds; current allocated memory: 270.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.532 seconds; current allocated memory: 271.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LowMCEnc_temp_matrix3' to 'LowMCEnc_temp_matg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.525 seconds; current allocated memory: 272.724 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 0.776 seconds; current allocated memory: 274.647 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 1.107 seconds; current allocated memory: 276.124 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.53 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_Rcon_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'SubBytes_sbox_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_ctx_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_Rocud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_CTR_DRBG_UdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'randombytes_block_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_prod_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LowMCEnc_temp_matg8j_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp2_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp3_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypahbi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypaibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypakbM_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:01:11 . Memory (MB): peak = 375.707 ; gain = 283.422
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 70.784 seconds; peak allocated memory: 276.124 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:760:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:763:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:685:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1633:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 209.188 ; gain = 119.785
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 209.188 ; gain = 119.785
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 209.188 ; gain = 119.785
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:314) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:424) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:131) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:131) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:131) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:131) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:171) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:193) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:197) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:218) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:529) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:600) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:66: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 209.188 ; gain = 119.785
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (picnic.c:211) in function 'picnic_keygen' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (picnic.c:223) in function 'picnic_keygen' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (picnic.c:233) in function 'picnic_keygen' partially with a factor of 2.
WARNING: [XFORM 203-503] Cannot unroll loop 'matrix_mul_label5' (picnic_impl.c:125) in function 'matrix_mul': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'matrix_mul_label7' (picnic_impl.c:136) in function 'matrix_mul': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'matrix_mul_label5' (picnic_impl.c:125) in function 'matrix_mul.1': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'matrix_mul_label7' (picnic_impl.c:136) in function 'matrix_mul.1': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-102] Partitioning array 'tempa' (NIST-KATs/aes.c:155) automatically.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:314) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:424) automatically.
INFO: [XFORM 203-602] Inlining function 'MixColumns' into 'Cipher' (NIST-KATs/aes.c:425) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:131) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:131) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:131) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:131) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:171) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:193) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:197) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:218) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:529) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:600) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (NIST-KATs/aes.c:168:4) to (NIST-KATs/aes.c:167:53) in function 'KeyExpansion'... converting 5 basic blocks.
INFO: [XFORM 203-602] Inlining function 'picnic_write_public_key' into 'crypto_sign_keypair' (api.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'crypto_sign_keypair' (api.c:75) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:66:71)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:114)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Cipher' (NIST-KATs/aes.c:411)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:48 . Memory (MB): peak = 209.188 ; gain = 119.785
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:124:77) in function 'matrix_mul.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:124:77) in function 'matrix_mul' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'AES256_CTR_DRBG_Update' to 'AES256_CTR_DRBG_Upda' (NIST-KATs/rng.c:328:19)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:235:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:237:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:255:11)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:210:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:214:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:215:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:216:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:225:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:226:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:235:2)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:236:6)
INFO: [HLS 200-472] Inferring partial write operation for 'prod' (picnic_impl.c:129:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:137:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:264:7)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:166:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:109:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:185:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:186:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:213:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:109:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:109:9)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:160:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:161:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:163:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:218:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:219:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:220:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:221:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:278:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:279:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:280:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:281:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:285:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:286:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:289:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:290:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:297:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:314:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:315:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:316:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:317:47)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:278:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:279:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:280:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:281:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:285:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:286:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:289:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:290:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:297:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:250:7)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:166:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:167:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:168:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:169:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:170:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:171:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:172:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:173:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:174:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:175:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:176:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:177:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:178:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:179:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:180:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:181:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:186:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:187:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:188:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:189:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:190:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:191:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:192:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:193:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:194:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:195:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:196:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:197:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:198:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:199:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:200:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:201:5)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:332:17)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:334:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:347:6)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:349:6)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:50 . Memory (MB): peak = 312.871 ; gain = 223.469
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'AES256_ECB.1' to 'AES256_ECB_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 49.833 seconds; current allocated memory: 253.283 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 253.749 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.198 seconds; current allocated memory: 253.829 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.109 seconds; current allocated memory: 253.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.121 seconds; current allocated memory: 254.018 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.102 seconds; current allocated memory: 254.120 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.155 seconds; current allocated memory: 254.487 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.219 seconds; current allocated memory: 254.906 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.254 seconds; current allocated memory: 255.209 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.245 seconds; current allocated memory: 255.596 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.298 seconds; current allocated memory: 255.994 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.281 seconds; current allocated memory: 256.439 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 256.643 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.156 seconds; current allocated memory: 256.870 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.223 seconds; current allocated memory: 257.031 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.219 seconds; current allocated memory: 257.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.345 seconds; current allocated memory: 257.788 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.186 seconds; current allocated memory: 258.284 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.296 seconds; current allocated memory: 258.691 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.191 seconds; current allocated memory: 259.185 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.287 seconds; current allocated memory: 259.633 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.274 seconds; current allocated memory: 260.209 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.403 seconds; current allocated memory: 260.996 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.579 seconds; current allocated memory: 262.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.586 seconds; current allocated memory: 262.666 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.277 seconds; current allocated memory: 263.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.492 seconds; current allocated memory: 264.116 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 264.572 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.322 seconds; current allocated memory: 264.773 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher'.
INFO: [HLS 200-111]  Elapsed time: 0.216 seconds; current allocated memory: 265.628 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_1_ctx_RoundKey' to 'AES256_ECB_1_ctx_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB_1'.
INFO: [HLS 200-111]  Elapsed time: 0.412 seconds; current allocated memory: 266.376 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_Rocud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.409 seconds; current allocated memory: 267.282 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_CTR_DRBG_Upda_temp' to 'AES256_CTR_DRBG_UdEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_CTR_DRBG_Upda'.
INFO: [HLS 200-111]  Elapsed time: 0.459 seconds; current allocated memory: 267.881 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.338 seconds; current allocated memory: 268.530 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.439 seconds; current allocated memory: 269.644 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.567 seconds; current allocated memory: 270.776 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LowMCEnc_temp_matrix3' to 'LowMCEnc_temp_matg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.498 seconds; current allocated memory: 272.046 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 273.896 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 1.165 seconds; current allocated memory: 275.342 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.53 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_Rcon_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'SubBytes_sbox_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_ctx_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_Rocud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_CTR_DRBG_UdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'randombytes_block_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_prod_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LowMCEnc_temp_matg8j_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypahbi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypaibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypakbM_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:17 ; elapsed = 00:01:09 . Memory (MB): peak = 373.949 ; gain = 284.547
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 68.706 seconds; peak allocated memory: 275.342 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:760:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:763:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:685:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1633:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 210.047 ; gain = 120.559
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 210.047 ; gain = 120.559
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 210.047 ; gain = 120.559
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:314) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:424) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:131) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:131) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:131) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:131) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:171) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:193) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:197) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:218) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:529) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:600) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:66: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:02 ; elapsed = 00:00:47 . Memory (MB): peak = 210.047 ; gain = 120.559
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (picnic.c:211) in function 'picnic_keygen' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (picnic.c:223) in function 'picnic_keygen' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (picnic.c:233) in function 'picnic_keygen' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label5' (picnic_impl.c:125) in function 'matrix_mul' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:136) in function 'matrix_mul' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label5' (picnic_impl.c:125) in function 'matrix_mul.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:136) in function 'matrix_mul.1' partially with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'tempa' (NIST-KATs/aes.c:155) automatically.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:314) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:424) automatically.
INFO: [XFORM 203-602] Inlining function 'MixColumns' into 'Cipher' (NIST-KATs/aes.c:425) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:131) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:131) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:131) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:131) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:171) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:193) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:197) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:218) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:529) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:600) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (NIST-KATs/aes.c:168:4) to (NIST-KATs/aes.c:167:53) in function 'KeyExpansion'... converting 5 basic blocks.
INFO: [XFORM 203-602] Inlining function 'picnic_write_public_key' into 'crypto_sign_keypair' (api.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'crypto_sign_keypair' (api.c:75) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:66:71)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:114)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Cipher' (NIST-KATs/aes.c:411)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:48 . Memory (MB): peak = 210.047 ; gain = 120.559
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:124:77) in function 'matrix_mul.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:124:77) in function 'matrix_mul' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'AES256_CTR_DRBG_Update' to 'AES256_CTR_DRBG_Upda' (NIST-KATs/rng.c:328:19)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:235:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:237:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:255:11)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:210:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:214:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:215:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:216:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:225:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:226:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:235:2)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:236:6)
INFO: [HLS 200-472] Inferring partial write operation for 'prod' (picnic_impl.c:129:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:137:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:264:7)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:166:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:109:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:185:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:186:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:213:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:109:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:109:9)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:160:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:161:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:163:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:218:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:219:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:220:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:221:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:278:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:279:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:280:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:281:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:285:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:286:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:289:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:290:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:297:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:314:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:315:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:316:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:317:47)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:278:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:279:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:280:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:281:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:285:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:286:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:289:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:290:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:297:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:250:7)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:166:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:167:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:168:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:169:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:170:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:171:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:172:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:173:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:174:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:175:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:176:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:177:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:178:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:179:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:180:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:181:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:186:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:187:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:188:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:189:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:190:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:191:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:192:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:193:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:194:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:195:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:196:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:197:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:198:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:199:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:200:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:201:5)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:332:17)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:334:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:347:6)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:349:6)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:50 . Memory (MB): peak = 313.164 ; gain = 223.676
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'AES256_ECB.1' to 'AES256_ECB_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 50.093 seconds; current allocated memory: 253.442 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.178 seconds; current allocated memory: 253.908 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.192 seconds; current allocated memory: 253.988 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.108 seconds; current allocated memory: 254.111 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.119 seconds; current allocated memory: 254.177 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.104 seconds; current allocated memory: 254.279 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.153 seconds; current allocated memory: 254.646 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.217 seconds; current allocated memory: 255.064 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.248 seconds; current allocated memory: 255.368 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.244 seconds; current allocated memory: 255.755 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.298 seconds; current allocated memory: 256.153 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.276 seconds; current allocated memory: 256.598 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.284 seconds; current allocated memory: 256.802 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.158 seconds; current allocated memory: 257.029 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.221 seconds; current allocated memory: 257.190 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.217 seconds; current allocated memory: 257.417 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 257.991 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.201 seconds; current allocated memory: 258.542 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.311 seconds; current allocated memory: 258.992 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.259 seconds; current allocated memory: 259.540 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.294 seconds; current allocated memory: 260.003 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.275 seconds; current allocated memory: 260.579 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.406 seconds; current allocated memory: 261.366 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.597 seconds; current allocated memory: 262.550 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.596 seconds; current allocated memory: 263.073 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.275 seconds; current allocated memory: 263.407 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.503 seconds; current allocated memory: 264.486 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.356 seconds; current allocated memory: 264.911 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.195 seconds; current allocated memory: 265.112 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher'.
INFO: [HLS 200-111]  Elapsed time: 0.215 seconds; current allocated memory: 265.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_1_ctx_RoundKey' to 'AES256_ECB_1_ctx_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB_1'.
INFO: [HLS 200-111]  Elapsed time: 0.461 seconds; current allocated memory: 266.731 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_Rocud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.413 seconds; current allocated memory: 267.652 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_CTR_DRBG_Upda_temp' to 'AES256_CTR_DRBG_UdEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_CTR_DRBG_Upda'.
INFO: [HLS 200-111]  Elapsed time: 0.467 seconds; current allocated memory: 268.288 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 268.866 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.453 seconds; current allocated memory: 270.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.541 seconds; current allocated memory: 271.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LowMCEnc_temp_matrix3' to 'LowMCEnc_temp_matg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 272.724 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 0.661 seconds; current allocated memory: 274.647 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 1.106 seconds; current allocated memory: 276.124 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.53 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_Rcon_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'SubBytes_sbox_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_ctx_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_Rocud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_CTR_DRBG_UdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'randombytes_block_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_prod_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LowMCEnc_temp_matg8j_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp2_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp3_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypahbi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypaibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypakbM_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:17 ; elapsed = 00:01:09 . Memory (MB): peak = 375.895 ; gain = 286.406
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 68.825 seconds; peak allocated memory: 276.124 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:760:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:763:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:688:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1636:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 210.449 ; gain = 120.914
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 210.449 ; gain = 120.914
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 210.449 ; gain = 120.914
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:314) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:424) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:134) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:134) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:134) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:134) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:174) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:196) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:200) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:221) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:529) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:600) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:66: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:47 . Memory (MB): peak = 210.449 ; gain = 120.914
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (picnic.c:211) in function 'picnic_keygen' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (picnic.c:223) in function 'picnic_keygen' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (picnic.c:233) in function 'picnic_keygen' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'xor_array_label4' (picnic_impl.c:109) in function 'xor_array' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'xor_array_label4' (picnic_impl.c:109) in function 'xor_array.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label5' (picnic_impl.c:128) in function 'matrix_mul' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:139) in function 'matrix_mul' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label5' (picnic_impl.c:128) in function 'matrix_mul.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:139) in function 'matrix_mul.1' partially with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'tempa' (NIST-KATs/aes.c:155) automatically.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:314) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:424) automatically.
INFO: [XFORM 203-602] Inlining function 'MixColumns' into 'Cipher' (NIST-KATs/aes.c:425) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:134) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:134) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:134) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:134) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:196) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:200) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:221) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:529) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:600) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (NIST-KATs/aes.c:168:4) to (NIST-KATs/aes.c:167:53) in function 'KeyExpansion'... converting 5 basic blocks.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:174) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_public_key' into 'crypto_sign_keypair' (api.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'crypto_sign_keypair' (api.c:75) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:66:71)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:117)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Cipher' (NIST-KATs/aes.c:411)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:48 . Memory (MB): peak = 210.449 ; gain = 120.914
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:127:77) in function 'matrix_mul.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:127:77) in function 'matrix_mul' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-3' (picnic_impl.c:183:24) in function 'LowMCEnc' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'AES256_CTR_DRBG_Update' to 'AES256_CTR_DRBG_Upda' (NIST-KATs/rng.c:328:19)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:235:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:237:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:255:11)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:210:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:214:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:215:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:216:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:225:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:226:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:235:2)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:236:6)
INFO: [HLS 200-472] Inferring partial write operation for 'prod' (picnic_impl.c:132:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:140:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:264:7)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:169:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:112:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:188:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:189:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:216:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:112:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:112:2)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:160:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:161:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:163:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:218:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:219:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:220:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:221:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:278:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:279:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:280:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:281:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:285:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:286:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:289:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:290:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:297:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:314:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:315:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:316:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:317:47)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:278:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:279:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:280:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:281:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:285:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:286:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:289:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:290:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:297:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:250:7)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:166:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:167:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:168:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:169:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:170:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:171:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:172:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:173:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:174:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:175:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:176:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:177:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:178:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:179:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:180:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:181:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:186:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:187:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:188:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:189:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:190:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:191:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:192:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:193:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:194:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:195:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:196:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:197:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:198:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:199:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:200:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:201:5)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:332:17)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:334:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:347:6)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:349:6)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:50 . Memory (MB): peak = 313.059 ; gain = 223.523
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'AES256_ECB.1' to 'AES256_ECB_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 50.412 seconds; current allocated memory: 253.614 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.177 seconds; current allocated memory: 254.080 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.217 seconds; current allocated memory: 254.176 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.106 seconds; current allocated memory: 254.299 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 254.365 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.099 seconds; current allocated memory: 254.467 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 254.834 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.212 seconds; current allocated memory: 255.252 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 255.556 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.242 seconds; current allocated memory: 255.928 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.294 seconds; current allocated memory: 256.310 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.276 seconds; current allocated memory: 256.771 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.278 seconds; current allocated memory: 256.974 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.155 seconds; current allocated memory: 257.201 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.219 seconds; current allocated memory: 257.347 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 257.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 258.148 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.199 seconds; current allocated memory: 258.698 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.307 seconds; current allocated memory: 259.149 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.199 seconds; current allocated memory: 259.697 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'xor_array_label4'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('output_addr_5_write_ln112', picnic_impl.c:112->picnic_impl.c:174) of variable 'xor_ln112_1', picnic_impl.c:112->picnic_impl.c:174 on array 'output_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'output_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'xor_array_label4'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('output_addr_3_write_ln112', picnic_impl.c:112->picnic_impl.c:221) of variable 'xor_ln112', picnic_impl.c:112->picnic_impl.c:221 on array 'output_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'output_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'xor_array_label4'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('output_addr_7_write_ln112', picnic_impl.c:112->picnic_impl.c:222) of variable 'xor_ln112_4', picnic_impl.c:112->picnic_impl.c:222 on array 'output_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'output_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 260.281 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.322 seconds; current allocated memory: 260.989 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.435 seconds; current allocated memory: 261.793 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.599 seconds; current allocated memory: 262.977 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.606 seconds; current allocated memory: 263.516 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.274 seconds; current allocated memory: 263.850 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.496 seconds; current allocated memory: 264.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.358 seconds; current allocated memory: 265.369 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.199 seconds; current allocated memory: 265.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher'.
INFO: [HLS 200-111]  Elapsed time: 0.214 seconds; current allocated memory: 266.462 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_1_ctx_RoundKey' to 'AES256_ECB_1_ctx_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB_1'.
INFO: [HLS 200-111]  Elapsed time: 0.408 seconds; current allocated memory: 267.204 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_Rocud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.405 seconds; current allocated memory: 268.126 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_CTR_DRBG_Upda_temp' to 'AES256_CTR_DRBG_UdEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_CTR_DRBG_Upda'.
INFO: [HLS 200-111]  Elapsed time: 0.454 seconds; current allocated memory: 268.774 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.341 seconds; current allocated memory: 269.355 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.563 seconds; current allocated memory: 270.579 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.533 seconds; current allocated memory: 271.877 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LowMCEnc_temp_matrix3' to 'LowMCEnc_temp_matg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.622 seconds; current allocated memory: 273.418 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 0.714 seconds; current allocated memory: 275.354 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 1.107 seconds; current allocated memory: 276.800 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.53 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_Rcon_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'SubBytes_sbox_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_ctx_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_Rocud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_CTR_DRBG_UdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'randombytes_block_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_prod_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LowMCEnc_temp_matg8j_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp2_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp3_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypahbi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypaibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypakbM_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:19 ; elapsed = 00:01:10 . Memory (MB): peak = 376.332 ; gain = 286.797
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 69.679 seconds; peak allocated memory: 276.800 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:760:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:763:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:688:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1636:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 209.602 ; gain = 120.297
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 209.602 ; gain = 120.297
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 209.602 ; gain = 120.297
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:314) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:424) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:134) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:134) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:134) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:134) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:174) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:196) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:200) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:221) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:529) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:600) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:66: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 209.602 ; gain = 120.297
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (picnic.c:211) in function 'picnic_keygen' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (picnic.c:223) in function 'picnic_keygen' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (picnic.c:233) in function 'picnic_keygen' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'xor_array_label4' (picnic_impl.c:109) in function 'xor_array' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'xor_array_label4' (picnic_impl.c:109) in function 'xor_array.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label5' (picnic_impl.c:128) in function 'matrix_mul' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:139) in function 'matrix_mul' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label5' (picnic_impl.c:128) in function 'matrix_mul.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:139) in function 'matrix_mul.1' partially with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'tempa' (NIST-KATs/aes.c:155) automatically.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:314) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:424) automatically.
INFO: [XFORM 203-602] Inlining function 'MixColumns' into 'Cipher' (NIST-KATs/aes.c:425) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:134) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:134) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:134) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:134) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:196) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:200) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:221) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:529) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:600) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (NIST-KATs/aes.c:168:4) to (NIST-KATs/aes.c:167:53) in function 'KeyExpansion'... converting 5 basic blocks.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:174) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_public_key' into 'crypto_sign_keypair' (api.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'crypto_sign_keypair' (api.c:75) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:66:71)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:117)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Cipher' (NIST-KATs/aes.c:411)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:48 . Memory (MB): peak = 209.602 ; gain = 120.297
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:127:77) in function 'matrix_mul.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:127:77) in function 'matrix_mul' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-3' (picnic_impl.c:183:24) in function 'LowMCEnc' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'AES256_CTR_DRBG_Update' to 'AES256_CTR_DRBG_Upda' (NIST-KATs/rng.c:328:19)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:235:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:237:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:255:11)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:210:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:214:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:215:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:216:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:225:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:226:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:235:2)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:236:6)
INFO: [HLS 200-472] Inferring partial write operation for 'prod' (picnic_impl.c:132:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:140:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:264:7)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:169:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:112:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:188:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:189:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:216:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:112:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:112:2)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:160:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:161:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:163:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:218:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:219:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:220:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:221:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:278:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:279:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:280:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:281:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:285:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:286:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:289:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:290:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:297:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:314:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:315:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:316:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:317:47)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:278:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:279:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:280:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:281:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:285:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:286:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:289:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:290:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:297:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:250:7)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:166:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:167:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:168:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:169:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:170:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:171:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:172:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:173:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:174:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:175:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:176:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:177:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:178:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:179:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:180:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:181:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:186:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:187:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:188:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:189:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:190:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:191:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:192:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:193:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:194:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:195:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:196:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:197:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:198:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:199:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:200:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:201:5)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:332:17)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:334:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:347:6)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:349:6)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:50 . Memory (MB): peak = 313.020 ; gain = 223.715
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'AES256_ECB.1' to 'AES256_ECB_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 49.958 seconds; current allocated memory: 253.614 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.175 seconds; current allocated memory: 254.079 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.194 seconds; current allocated memory: 254.160 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.106 seconds; current allocated memory: 254.283 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.118 seconds; current allocated memory: 254.349 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.103 seconds; current allocated memory: 254.450 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.157 seconds; current allocated memory: 254.818 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.213 seconds; current allocated memory: 255.236 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.244 seconds; current allocated memory: 255.540 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.238 seconds; current allocated memory: 255.927 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.294 seconds; current allocated memory: 256.325 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.276 seconds; current allocated memory: 256.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.295 seconds; current allocated memory: 256.974 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.153 seconds; current allocated memory: 257.200 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.228 seconds; current allocated memory: 257.362 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.225 seconds; current allocated memory: 257.589 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.388 seconds; current allocated memory: 258.163 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.198 seconds; current allocated memory: 258.713 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.321 seconds; current allocated memory: 259.164 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.199 seconds; current allocated memory: 259.712 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'xor_array_label4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 2, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'xor_array_label4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'xor_array_label4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.373 seconds; current allocated memory: 260.292 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.326 seconds; current allocated memory: 260.999 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.441 seconds; current allocated memory: 261.803 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.603 seconds; current allocated memory: 262.987 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.619 seconds; current allocated memory: 263.510 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.292 seconds; current allocated memory: 263.860 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.504 seconds; current allocated memory: 264.975 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 265.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 265.565 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher'.
INFO: [HLS 200-111]  Elapsed time: 0.242 seconds; current allocated memory: 266.441 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_1_ctx_RoundKey' to 'AES256_ECB_1_ctx_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB_1'.
INFO: [HLS 200-111]  Elapsed time: 0.412 seconds; current allocated memory: 267.167 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_Rocud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.405 seconds; current allocated memory: 268.073 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_CTR_DRBG_Upda_temp' to 'AES256_CTR_DRBG_UdEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_CTR_DRBG_Upda'.
INFO: [HLS 200-111]  Elapsed time: 0.455 seconds; current allocated memory: 268.709 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.335 seconds; current allocated memory: 269.318 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.435 seconds; current allocated memory: 270.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.532 seconds; current allocated memory: 271.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LowMCEnc_temp_matrix3' to 'LowMCEnc_temp_matg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.535 seconds; current allocated memory: 273.350 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 0.706 seconds; current allocated memory: 275.317 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 1.097 seconds; current allocated memory: 276.778 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.53 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_Rcon_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'SubBytes_sbox_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_ctx_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_Rocud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_CTR_DRBG_UdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'randombytes_block_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_prod_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LowMCEnc_temp_matg8j_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp2_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp3_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypahbi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypaibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypakbM_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:01:09 . Memory (MB): peak = 376.219 ; gain = 286.914
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 68.729 seconds; peak allocated memory: 276.778 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:760:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:763:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:687:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1635:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 210.289 ; gain = 120.680
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 210.289 ; gain = 120.680
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 210.289 ; gain = 120.680
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:314) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:424) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:133) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:133) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:133) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:133) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:173) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:195) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:199) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:220) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:529) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:600) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:66: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 210.289 ; gain = 120.680
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (picnic.c:211) in function 'picnic_keygen' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (picnic.c:223) in function 'picnic_keygen' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (picnic.c:233) in function 'picnic_keygen' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label5' (picnic_impl.c:127) in function 'matrix_mul' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:138) in function 'matrix_mul' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label5' (picnic_impl.c:127) in function 'matrix_mul.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:138) in function 'matrix_mul.1' partially with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'tempa' (NIST-KATs/aes.c:155) automatically.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:314) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:424) automatically.
INFO: [XFORM 203-602] Inlining function 'MixColumns' into 'Cipher' (NIST-KATs/aes.c:425) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:133) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:133) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:133) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:133) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:173) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:195) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:199) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:220) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:529) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:600) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (NIST-KATs/aes.c:168:4) to (NIST-KATs/aes.c:167:53) in function 'KeyExpansion'... converting 5 basic blocks.
INFO: [XFORM 203-602] Inlining function 'picnic_write_public_key' into 'crypto_sign_keypair' (api.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'crypto_sign_keypair' (api.c:75) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:66:71)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:116)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Cipher' (NIST-KATs/aes.c:411)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:48 . Memory (MB): peak = 210.289 ; gain = 120.680
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:126:77) in function 'matrix_mul.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:126:77) in function 'matrix_mul' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-3' (picnic_impl.c:182:24) in function 'LowMCEnc' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'AES256_CTR_DRBG_Update' to 'AES256_CTR_DRBG_Upda' (NIST-KATs/rng.c:328:19)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:235:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:237:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:255:11)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:210:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:214:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:215:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:216:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:225:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:226:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:235:2)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:236:6)
INFO: [HLS 200-472] Inferring partial write operation for 'prod' (picnic_impl.c:131:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:139:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:264:7)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:168:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:111:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:187:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:188:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:215:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:111:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:111:2)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:160:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:161:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:163:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:218:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:219:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:220:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:221:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:278:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:279:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:280:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:281:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:285:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:286:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:289:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:290:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:297:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:314:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:315:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:316:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:317:47)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:278:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:279:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:280:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:281:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:285:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:286:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:289:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:290:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:297:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:250:7)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:166:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:167:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:168:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:169:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:170:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:171:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:172:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:173:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:174:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:175:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:176:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:177:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:178:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:179:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:180:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:181:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:186:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:187:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:188:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:189:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:190:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:191:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:192:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:193:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:194:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:195:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:196:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:197:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:198:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:199:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:200:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:201:5)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:332:17)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:334:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:347:6)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:349:6)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:50 . Memory (MB): peak = 312.992 ; gain = 223.383
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'AES256_ECB.1' to 'AES256_ECB_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 49.94 seconds; current allocated memory: 253.484 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.174 seconds; current allocated memory: 253.950 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.192 seconds; current allocated memory: 254.030 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.103 seconds; current allocated memory: 254.154 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.118 seconds; current allocated memory: 254.220 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.099 seconds; current allocated memory: 254.321 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.149 seconds; current allocated memory: 254.689 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.209 seconds; current allocated memory: 255.107 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.246 seconds; current allocated memory: 255.410 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 255.798 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 256.196 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.273 seconds; current allocated memory: 256.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.276 seconds; current allocated memory: 256.845 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 257.071 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.213 seconds; current allocated memory: 257.233 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.213 seconds; current allocated memory: 257.460 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 258.034 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.195 seconds; current allocated memory: 258.584 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.305 seconds; current allocated memory: 259.035 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.196 seconds; current allocated memory: 259.583 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'xor_array_label4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 2, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'xor_array_label4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 2, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'xor_array_label4'.
INFO: [SCHED 204-61] Pipelining result : Target II = 2, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.345 seconds; current allocated memory: 260.109 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.293 seconds; current allocated memory: 260.735 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.404 seconds; current allocated memory: 261.522 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.586 seconds; current allocated memory: 262.707 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.596 seconds; current allocated memory: 263.230 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.266 seconds; current allocated memory: 263.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.494 seconds; current allocated memory: 264.642 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 265.083 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.189 seconds; current allocated memory: 265.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher'.
INFO: [HLS 200-111]  Elapsed time: 0.208 seconds; current allocated memory: 266.124 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_1_ctx_RoundKey' to 'AES256_ECB_1_ctx_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB_1'.
INFO: [HLS 200-111]  Elapsed time: 0.407 seconds; current allocated memory: 266.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_Rocud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.407 seconds; current allocated memory: 267.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_CTR_DRBG_Upda_temp' to 'AES256_CTR_DRBG_UdEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_CTR_DRBG_Upda'.
INFO: [HLS 200-111]  Elapsed time: 0.452 seconds; current allocated memory: 268.444 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.334 seconds; current allocated memory: 269.057 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.438 seconds; current allocated memory: 270.278 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.534 seconds; current allocated memory: 271.575 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LowMCEnc_temp_matrix3' to 'LowMCEnc_temp_matg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.524 seconds; current allocated memory: 272.943 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 0.657 seconds; current allocated memory: 274.866 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 1.092 seconds; current allocated memory: 276.275 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.53 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_Rcon_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'SubBytes_sbox_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_ctx_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_Rocud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_CTR_DRBG_UdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'randombytes_block_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_prod_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LowMCEnc_temp_matg8j_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp2_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp3_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypahbi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypaibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypakbM_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:01:08 . Memory (MB): peak = 375.789 ; gain = 286.180
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 68.224 seconds; peak allocated memory: 276.275 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:760:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:763:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:688:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1636:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: picnic_impl.c:112:2
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file picnic_impl.c
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 210.449 ; gain = 120.141
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 210.449 ; gain = 120.141
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 210.449 ; gain = 120.141
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:314) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:424) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:134) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:134) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:134) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:134) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:196) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:200) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:529) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:600) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:66: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 210.449 ; gain = 120.141
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (picnic.c:211) in function 'picnic_keygen' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (picnic.c:223) in function 'picnic_keygen' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (picnic.c:233) in function 'picnic_keygen' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label5' (picnic_impl.c:128) in function 'matrix_mul' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:139) in function 'matrix_mul' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label5' (picnic_impl.c:128) in function 'matrix_mul.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:139) in function 'matrix_mul.1' partially with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'tempa' (NIST-KATs/aes.c:155) automatically.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:314) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:424) automatically.
INFO: [XFORM 203-602] Inlining function 'MixColumns' into 'Cipher' (NIST-KATs/aes.c:425) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:134) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:134) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:134) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:134) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:196) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:200) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:529) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:600) automatically.
INFO: [XFORM 203-721] Extract dataflow region from loop xor_array_label4 (picnic_impl.c:109)  of function 'xor_array'.
INFO: [XFORM 203-721] Extract dataflow region from loop xor_array_label4 (picnic_impl.c:109)  of function 'xor_array.1'.
INFO: [XFORM 203-712] Store statement on variable  'out'  in a dataflow region ( 'dataflow_in_loop_xor_array_label4') is synthesized to a separate process, please move it inside another function for better QoR.
INFO: [XFORM 203-712] Store statement on variable  'out'  in a dataflow region ( 'dataflow_in_loop_xor_array_label450') is synthesized to a separate process, please move it inside another function for better QoR.
WARNING: [XFORM 203-713] All the elements of global array 'out'  should be updated in process function 'Block_entry_proc_proc', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'out'  should be updated in process function 'Block_entry_proc_proc52', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_xor_array_label4', detected/extracted 1 process function(s): 
	 'Block_entry_proc_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_xor_array_label450', detected/extracted 1 process function(s): 
	 'Block_entry_proc_proc52'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (NIST-KATs/aes.c:168:4) to (NIST-KATs/aes.c:167:53) in function 'KeyExpansion'... converting 5 basic blocks.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:174) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:221) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_public_key' into 'crypto_sign_keypair' (api.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'crypto_sign_keypair' (api.c:75) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:66:71)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:117)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Cipher' (NIST-KATs/aes.c:411)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:48 . Memory (MB): peak = 210.449 ; gain = 120.141
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:127:77) in function 'matrix_mul.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:127:77) in function 'matrix_mul' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'dataflow_parent_loop_proc51' to 'dataflow_parent_loop.1' (picnic_impl.c:108:72)
WARNING: [XFORM 203-631] Renaming function 'dataflow_parent_loop_proc' to 'dataflow_parent_loop.1.1' (picnic_impl.c:108:72)
WARNING: [XFORM 203-631] Renaming function 'dataflow_in_loop_xor_array_label450' to 'dataflow_in_loop_xor' (picnic_impl.c:110:2)
WARNING: [XFORM 203-631] Renaming function 'dataflow_in_loop_xor_array_label4' to 'dataflow_in_loop_xor.1' (picnic_impl.c:110:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc52' to 'Block_entry_proc_pro' (picnic_impl.c:112:2)
WARNING: [XFORM 203-631] Renaming function 'Block_entry_proc_proc' to 'Block_entry_proc_pro.1' (picnic_impl.c:112:2)
WARNING: [XFORM 203-631] Renaming function 'AES256_CTR_DRBG_Update' to 'AES256_CTR_DRBG_Upda' (NIST-KATs/rng.c:328:19)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:235:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:237:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:255:11)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:210:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:214:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:215:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:216:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:225:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:226:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:235:2)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:236:6)
INFO: [HLS 200-472] Inferring partial write operation for 'prod' (picnic_impl.c:132:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:140:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:264:7)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:169:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:188:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:189:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:216:10)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:160:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:161:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:163:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:218:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:219:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:220:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:221:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:278:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:279:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:280:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:281:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:285:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:286:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:289:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:290:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:297:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:314:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:315:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:316:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:317:47)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:278:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:279:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:280:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:281:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:285:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:286:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:289:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:290:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:297:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:250:7)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:166:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:167:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:168:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:169:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:170:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:171:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:172:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:173:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:174:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:175:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:176:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:177:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:178:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:179:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:180:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:181:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:186:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:187:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:188:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:189:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:190:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:191:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:192:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:193:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:194:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:195:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:196:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:197:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:198:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:199:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:200:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:201:5)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:332:17)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:334:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:347:6)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:349:6)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (picnic_impl.c:112:2)
WARNING: [XFORM 203-631] Renaming function 'dataflow_parent_loop.1.1' to 'dataflow_parent_loop.2' (picnic_impl.c:108:72)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:50 . Memory (MB): peak = 370.996 ; gain = 280.688
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'AES256_ECB.1' to 'AES256_ECB_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
WARNING: [SYN 201-103] Legalizing function name 'Block_entry_proc_pro.1' to 'Block_entry_proc_pro_1'.
WARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop_xor.1' to 'dataflow_in_loop_xor_1'.
WARNING: [SYN 201-103] Legalizing function name 'dataflow_parent_loop.1' to 'dataflow_parent_loop_1'.
WARNING: [SYN 201-103] Legalizing function name 'dataflow_parent_loop.2' to 'dataflow_parent_loop_2'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 50.243 seconds; current allocated memory: 310.963 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.174 seconds; current allocated memory: 311.429 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.192 seconds; current allocated memory: 311.523 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.106 seconds; current allocated memory: 311.644 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 311.710 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.106 seconds; current allocated memory: 311.848 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.151 seconds; current allocated memory: 312.179 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.209 seconds; current allocated memory: 312.597 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.242 seconds; current allocated memory: 312.900 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.241 seconds; current allocated memory: 313.272 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.346 seconds; current allocated memory: 313.659 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.276 seconds; current allocated memory: 314.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.279 seconds; current allocated memory: 314.361 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.154 seconds; current allocated memory: 314.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.217 seconds; current allocated memory: 314.750 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.214 seconds; current allocated memory: 314.940 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.344 seconds; current allocated memory: 315.500 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.199 seconds; current allocated memory: 316.053 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.228 seconds; current allocated memory: 316.147 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.098 seconds; current allocated memory: 316.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.103 seconds; current allocated memory: 316.215 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.098 seconds; current allocated memory: 316.257 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.107 seconds; current allocated memory: 316.288 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 316.351 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.321 seconds; current allocated memory: 316.736 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.202 seconds; current allocated memory: 317.286 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.234 seconds; current allocated memory: 317.374 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.105 seconds; current allocated memory: 317.436 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.109 seconds; current allocated memory: 317.454 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 317.502 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.111 seconds; current allocated memory: 317.535 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.107 seconds; current allocated memory: 317.604 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.171 seconds; current allocated memory: 317.932 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.338 seconds; current allocated memory: 318.464 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.386 seconds; current allocated memory: 319.215 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.595 seconds; current allocated memory: 320.435 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.601 seconds; current allocated memory: 320.922 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.271 seconds; current allocated memory: 321.272 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.518 seconds; current allocated memory: 322.374 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.368 seconds; current allocated memory: 322.831 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.205 seconds; current allocated memory: 323.049 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher'.
INFO: [HLS 200-111]  Elapsed time: 0.226 seconds; current allocated memory: 323.907 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_1_ctx_RoundKey' to 'AES256_ECB_1_ctx_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB_1'.
INFO: [HLS 200-111]  Elapsed time: 0.443 seconds; current allocated memory: 324.689 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_Rocud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.465 seconds; current allocated memory: 325.590 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_CTR_DRBG_Upda_temp' to 'AES256_CTR_DRBG_UdEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_CTR_DRBG_Upda'.
INFO: [HLS 200-111]  Elapsed time: 0.489 seconds; current allocated memory: 326.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.474 seconds; current allocated memory: 326.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.461 seconds; current allocated memory: 328.078 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro_1'.
INFO: [HLS 200-111]  Elapsed time: 0.504 seconds; current allocated memory: 328.450 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_xor_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_xor_1'.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 328.649 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_1'.
INFO: [HLS 200-111]  Elapsed time: 0.179 seconds; current allocated memory: 328.843 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.267 seconds; current allocated memory: 329.875 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_pro' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'Block_entry_proc_pro_temp_matrix3' to 'Block_entry_proc_g8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_pro'.
INFO: [HLS 200-111]  Elapsed time: 0.552 seconds; current allocated memory: 330.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_xor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_xor'.
INFO: [HLS 200-111]  Elapsed time: 0.209 seconds; current allocated memory: 330.350 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_2'.
INFO: [HLS 200-111]  Elapsed time: 0.307 seconds; current allocated memory: 330.561 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.237 seconds; current allocated memory: 331.670 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 0.612 seconds; current allocated memory: 333.491 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 1.162 seconds; current allocated memory: 334.973 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.53 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_Rcon_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'SubBytes_sbox_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_ctx_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_Rocud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_CTR_DRBG_UdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'randombytes_block_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_prod_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'Block_entry_proc_g8j_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp2_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp3_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypahbi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypaibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypakbM_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:20 ; elapsed = 00:01:12 . Memory (MB): peak = 435.375 ; gain = 345.066
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 72.381 seconds; peak allocated memory: 334.973 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:760:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:763:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:688:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1636:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 209.383 ; gain = 119.086
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 209.383 ; gain = 119.086
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 209.383 ; gain = 119.086
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:314) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:424) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:134) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:134) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:134) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:134) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:174) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:196) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:200) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:221) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:529) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:600) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:66: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:47 . Memory (MB): peak = 209.383 ; gain = 119.086
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (picnic.c:211) in function 'picnic_keygen' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (picnic.c:223) in function 'picnic_keygen' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (picnic.c:233) in function 'picnic_keygen' partially with a factor of 2.
WARNING: [XFORM 203-503] Cannot unroll loop 'xor_array_label4' (picnic_impl.c:109) in function 'xor_array': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-503] Cannot unroll loop 'xor_array_label4' (picnic_impl.c:109) in function 'xor_array.1': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label5' (picnic_impl.c:128) in function 'matrix_mul' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:139) in function 'matrix_mul' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label5' (picnic_impl.c:128) in function 'matrix_mul.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:139) in function 'matrix_mul.1' partially with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'tempa' (NIST-KATs/aes.c:155) automatically.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:314) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:424) automatically.
INFO: [XFORM 203-602] Inlining function 'MixColumns' into 'Cipher' (NIST-KATs/aes.c:425) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:134) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:134) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:134) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:134) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:174) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:196) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:200) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:221) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:529) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:600) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (NIST-KATs/aes.c:168:4) to (NIST-KATs/aes.c:167:53) in function 'KeyExpansion'... converting 5 basic blocks.
INFO: [XFORM 203-602] Inlining function 'picnic_write_public_key' into 'crypto_sign_keypair' (api.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'crypto_sign_keypair' (api.c:75) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:66:71)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:117)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Cipher' (NIST-KATs/aes.c:411)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:48 . Memory (MB): peak = 209.383 ; gain = 119.086
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:127:77) in function 'matrix_mul.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:127:77) in function 'matrix_mul' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'AES256_CTR_DRBG_Update' to 'AES256_CTR_DRBG_Upda' (NIST-KATs/rng.c:328:19)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:235:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:237:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:255:11)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:210:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:214:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:215:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:216:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:225:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:226:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:235:2)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:236:6)
INFO: [HLS 200-472] Inferring partial write operation for 'prod' (picnic_impl.c:132:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:140:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:264:7)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:169:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:112:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:188:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:189:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:216:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:112:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:112:2)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:160:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:161:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:163:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:218:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:219:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:220:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:221:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:278:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:279:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:280:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:281:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:285:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:286:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:289:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:290:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:297:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:314:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:315:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:316:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:317:47)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:278:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:279:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:280:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:281:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:285:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:286:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:289:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:290:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:297:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:250:7)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:166:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:167:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:168:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:169:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:170:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:171:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:172:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:173:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:174:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:175:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:176:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:177:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:178:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:179:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:180:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:181:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:186:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:187:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:188:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:189:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:190:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:191:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:192:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:193:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:194:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:195:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:196:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:197:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:198:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:199:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:200:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:201:5)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:332:17)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:334:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:347:6)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:349:6)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:50 . Memory (MB): peak = 313.301 ; gain = 223.004
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'AES256_ECB.1' to 'AES256_ECB_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 49.945 seconds; current allocated memory: 253.446 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.178 seconds; current allocated memory: 253.912 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.196 seconds; current allocated memory: 253.992 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.108 seconds; current allocated memory: 254.115 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.116 seconds; current allocated memory: 254.181 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.103 seconds; current allocated memory: 254.283 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.153 seconds; current allocated memory: 254.650 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.213 seconds; current allocated memory: 255.068 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.246 seconds; current allocated memory: 255.372 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.261 seconds; current allocated memory: 255.759 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.289 seconds; current allocated memory: 256.157 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.277 seconds; current allocated memory: 256.602 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.275 seconds; current allocated memory: 256.806 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.153 seconds; current allocated memory: 257.033 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.212 seconds; current allocated memory: 257.194 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.216 seconds; current allocated memory: 257.421 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.345 seconds; current allocated memory: 257.995 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.196 seconds; current allocated memory: 258.546 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.303 seconds; current allocated memory: 258.996 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.195 seconds; current allocated memory: 259.544 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.291 seconds; current allocated memory: 260.007 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 260.583 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.404 seconds; current allocated memory: 261.370 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.586 seconds; current allocated memory: 262.554 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.592 seconds; current allocated memory: 263.077 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.267 seconds; current allocated memory: 263.411 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.494 seconds; current allocated memory: 264.490 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.347 seconds; current allocated memory: 264.915 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.195 seconds; current allocated memory: 265.116 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher'.
INFO: [HLS 200-111]  Elapsed time: 0.208 seconds; current allocated memory: 265.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_1_ctx_RoundKey' to 'AES256_ECB_1_ctx_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB_1'.
INFO: [HLS 200-111]  Elapsed time: 0.406 seconds; current allocated memory: 266.735 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_Rocud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.399 seconds; current allocated memory: 267.656 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_CTR_DRBG_Upda_temp' to 'AES256_CTR_DRBG_UdEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_CTR_DRBG_Upda'.
INFO: [HLS 200-111]  Elapsed time: 0.456 seconds; current allocated memory: 268.292 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.331 seconds; current allocated memory: 268.873 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.436 seconds; current allocated memory: 270.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 271.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LowMCEnc_temp_matrix3' to 'LowMCEnc_temp_matg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.523 seconds; current allocated memory: 272.728 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 0.657 seconds; current allocated memory: 274.651 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 1.09 seconds; current allocated memory: 276.128 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.53 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_Rcon_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'SubBytes_sbox_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_ctx_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_Rocud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_CTR_DRBG_UdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'randombytes_block_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_prod_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LowMCEnc_temp_matg8j_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp2_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp3_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypahbi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypaibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypakbM_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:01:08 . Memory (MB): peak = 375.941 ; gain = 285.645
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 68.163 seconds; peak allocated memory: 276.128 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:760:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:763:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:688:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1636:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 209.457 ; gain = 120.109
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 209.457 ; gain = 120.109
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 209.457 ; gain = 120.109
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:314) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:424) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:134) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:134) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:134) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:134) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:174) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:196) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:200) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:221) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:529) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:600) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:66: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:47 . Memory (MB): peak = 209.457 ; gain = 120.109
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (picnic.c:211) in function 'picnic_keygen' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (picnic.c:223) in function 'picnic_keygen' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (picnic.c:233) in function 'picnic_keygen' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'xor_array_label4' (picnic_impl.c:109) in function 'xor_array' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'xor_array_label4' (picnic_impl.c:109) in function 'xor_array.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label5' (picnic_impl.c:128) in function 'matrix_mul' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:139) in function 'matrix_mul' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label5' (picnic_impl.c:128) in function 'matrix_mul.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:139) in function 'matrix_mul.1' partially with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'tempa' (NIST-KATs/aes.c:155) automatically.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:314) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:424) automatically.
INFO: [XFORM 203-602] Inlining function 'MixColumns' into 'Cipher' (NIST-KATs/aes.c:425) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:134) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:134) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:134) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:134) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:196) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:200) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:221) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:529) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:600) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (NIST-KATs/aes.c:168:4) to (NIST-KATs/aes.c:167:53) in function 'KeyExpansion'... converting 5 basic blocks.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:174) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_public_key' into 'crypto_sign_keypair' (api.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'crypto_sign_keypair' (api.c:75) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:66:71)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:117)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Cipher' (NIST-KATs/aes.c:411)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:48 . Memory (MB): peak = 209.457 ; gain = 120.109
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:127:77) in function 'matrix_mul.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:127:77) in function 'matrix_mul' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'AES256_CTR_DRBG_Update' to 'AES256_CTR_DRBG_Upda' (NIST-KATs/rng.c:328:19)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:235:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:237:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:255:11)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:210:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:214:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:215:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:216:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:225:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:226:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:235:2)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:236:6)
INFO: [HLS 200-472] Inferring partial write operation for 'prod' (picnic_impl.c:132:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:140:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:264:7)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:169:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:112:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:188:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:189:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:66:5)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:216:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:112:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:112:2)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:160:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:161:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:163:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:218:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:219:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:220:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:221:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:278:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:279:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:280:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:281:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:285:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:286:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:289:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:290:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:297:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:314:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:315:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:316:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:317:47)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:278:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:279:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:280:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:281:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:285:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:286:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:289:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:290:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:297:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:250:7)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:166:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:167:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:168:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:169:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:170:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:171:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:172:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:173:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:174:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:175:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:176:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:177:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:178:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:179:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:180:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:181:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:186:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:187:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:188:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:189:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:190:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:191:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:192:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:193:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:194:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:195:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:196:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:197:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:198:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:199:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:200:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:201:5)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:332:17)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:334:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:347:6)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:349:6)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:50 . Memory (MB): peak = 312.777 ; gain = 223.430
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'AES256_ECB.1' to 'AES256_ECB_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 49.952 seconds; current allocated memory: 253.571 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.176 seconds; current allocated memory: 254.037 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.209 seconds; current allocated memory: 254.117 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.108 seconds; current allocated memory: 254.241 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.117 seconds; current allocated memory: 254.307 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 254.408 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.173 seconds; current allocated memory: 254.776 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.228 seconds; current allocated memory: 255.194 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.254 seconds; current allocated memory: 255.497 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.255 seconds; current allocated memory: 255.885 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.325 seconds; current allocated memory: 256.283 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.293 seconds; current allocated memory: 256.728 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.304 seconds; current allocated memory: 256.932 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 257.158 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.231 seconds; current allocated memory: 257.320 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.224 seconds; current allocated memory: 257.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.353 seconds; current allocated memory: 258.121 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.203 seconds; current allocated memory: 258.671 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.319 seconds; current allocated memory: 259.122 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.203 seconds; current allocated memory: 259.670 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.304 seconds; current allocated memory: 260.180 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.303 seconds; current allocated memory: 260.841 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.434 seconds; current allocated memory: 261.628 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.602 seconds; current allocated memory: 262.813 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.603 seconds; current allocated memory: 263.351 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.276 seconds; current allocated memory: 263.701 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.541 seconds; current allocated memory: 264.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.352 seconds; current allocated memory: 265.205 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.195 seconds; current allocated memory: 265.443 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher'.
INFO: [HLS 200-111]  Elapsed time: 0.239 seconds; current allocated memory: 266.282 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_1_ctx_RoundKey' to 'AES256_ECB_1_ctx_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB_1'.
INFO: [HLS 200-111]  Elapsed time: 0.419 seconds; current allocated memory: 267.025 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_Rocud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.415 seconds; current allocated memory: 267.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_CTR_DRBG_Upda_temp' to 'AES256_CTR_DRBG_UdEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_CTR_DRBG_Upda'.
INFO: [HLS 200-111]  Elapsed time: 0.456 seconds; current allocated memory: 268.579 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.339 seconds; current allocated memory: 269.212 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.505 seconds; current allocated memory: 270.400 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.543 seconds; current allocated memory: 271.681 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LowMCEnc_temp_matrix3' to 'LowMCEnc_temp_matg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.541 seconds; current allocated memory: 273.112 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 0.715 seconds; current allocated memory: 275.063 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 1.127 seconds; current allocated memory: 276.546 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.53 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_Rcon_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'SubBytes_sbox_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_ctx_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_Rocud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_CTR_DRBG_UdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'randombytes_block_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_prod_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LowMCEnc_temp_matg8j_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp2_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp3_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypahbi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypaibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypakbM_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:19 ; elapsed = 00:01:09 . Memory (MB): peak = 376.684 ; gain = 287.336
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 68.931 seconds; peak allocated memory: 276.546 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:760:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:763:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:693:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1641:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 209.938 ; gain = 120.566
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 209.938 ; gain = 120.566
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'setBit' into 'matrix_mul' (picnic_impl.c:136).
INFO: [XFORM 203-603] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:207).
INFO: [XFORM 203-603] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:206).
INFO: [XFORM 203-603] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:205).
INFO: [XFORM 203-603] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:203).
INFO: [XFORM 203-603] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:202).
INFO: [XFORM 203-603] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:201).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 209.938 ; gain = 120.566
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:314) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:424) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:136) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:136) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:176) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:226) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:529) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:600) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:68: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:47 . Memory (MB): peak = 209.938 ; gain = 120.566
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (picnic.c:211) in function 'picnic_keygen' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (picnic.c:223) in function 'picnic_keygen' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (picnic.c:233) in function 'picnic_keygen' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'xor_array_label4' (picnic_impl.c:111) in function 'xor_array' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'xor_array_label4' (picnic_impl.c:111) in function 'xor_array.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label5' (picnic_impl.c:130) in function 'matrix_mul' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:141) in function 'matrix_mul' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label5' (picnic_impl.c:130) in function 'matrix_mul.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:141) in function 'matrix_mul.1' partially with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'tempa' (NIST-KATs/aes.c:155) automatically.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:314) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:424) automatically.
INFO: [XFORM 203-602] Inlining function 'MixColumns' into 'Cipher' (NIST-KATs/aes.c:425) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:136) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:136) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:226) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:529) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:600) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (NIST-KATs/aes.c:168:4) to (NIST-KATs/aes.c:167:53) in function 'KeyExpansion'... converting 5 basic blocks.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:176) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_public_key' into 'crypto_sign_keypair' (api.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'crypto_sign_keypair' (api.c:75) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:68:71)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:119)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Cipher' (NIST-KATs/aes.c:411)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:48 . Memory (MB): peak = 209.938 ; gain = 120.566
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:129:77) in function 'matrix_mul.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:129:77) in function 'matrix_mul' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'AES256_CTR_DRBG_Update' to 'AES256_CTR_DRBG_Upda' (NIST-KATs/rng.c:328:19)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:235:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:237:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:255:11)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:210:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:214:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:215:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:216:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:225:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:226:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:235:2)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:236:6)
INFO: [HLS 200-472] Inferring partial write operation for 'prod' (picnic_impl.c:134:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:142:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:264:7)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:171:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:114:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:192:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:193:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:221:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:114:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:114:2)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:160:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:161:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:163:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:218:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:219:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:220:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:221:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:278:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:279:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:280:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:281:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:285:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:286:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:289:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:290:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:297:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:314:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:315:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:316:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:317:47)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:278:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:279:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:280:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:281:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:285:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:286:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:289:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:290:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:297:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:250:7)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:166:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:167:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:168:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:169:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:170:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:171:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:172:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:173:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:174:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:175:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:176:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:177:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:178:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:179:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:180:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:181:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:186:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:187:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:188:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:189:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:190:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:191:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:192:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:193:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:194:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:195:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:196:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:197:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:198:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:199:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:200:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:201:5)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:332:17)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:334:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:347:6)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:349:6)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:50 . Memory (MB): peak = 313.219 ; gain = 223.848
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'AES256_ECB.1' to 'AES256_ECB_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 49.836 seconds; current allocated memory: 253.573 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.177 seconds; current allocated memory: 254.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.192 seconds; current allocated memory: 254.135 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.106 seconds; current allocated memory: 254.259 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.121 seconds; current allocated memory: 254.324 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.103 seconds; current allocated memory: 254.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.154 seconds; current allocated memory: 254.793 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.212 seconds; current allocated memory: 255.212 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 255.515 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.241 seconds; current allocated memory: 255.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.291 seconds; current allocated memory: 256.285 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.273 seconds; current allocated memory: 256.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.279 seconds; current allocated memory: 256.934 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.156 seconds; current allocated memory: 257.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.215 seconds; current allocated memory: 257.322 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.217 seconds; current allocated memory: 257.549 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.343 seconds; current allocated memory: 258.123 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.199 seconds; current allocated memory: 258.673 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.308 seconds; current allocated memory: 259.124 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 259.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.298 seconds; current allocated memory: 260.182 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.296 seconds; current allocated memory: 260.843 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.445 seconds; current allocated memory: 261.630 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.616 seconds; current allocated memory: 262.814 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.615 seconds; current allocated memory: 263.353 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.285 seconds; current allocated memory: 263.687 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.509 seconds; current allocated memory: 264.803 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.352 seconds; current allocated memory: 265.222 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.199 seconds; current allocated memory: 265.460 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher'.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 266.300 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_1_ctx_RoundKey' to 'AES256_ECB_1_ctx_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB_1'.
INFO: [HLS 200-111]  Elapsed time: 0.423 seconds; current allocated memory: 267.042 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_Rocud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.431 seconds; current allocated memory: 267.963 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_CTR_DRBG_Upda_temp' to 'AES256_CTR_DRBG_UdEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_CTR_DRBG_Upda'.
INFO: [HLS 200-111]  Elapsed time: 0.468 seconds; current allocated memory: 268.599 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.356 seconds; current allocated memory: 269.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.437 seconds; current allocated memory: 270.417 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.535 seconds; current allocated memory: 271.714 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LowMCEnc_temp_matrix3' to 'LowMCEnc_temp_matg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.531 seconds; current allocated memory: 273.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 0.706 seconds; current allocated memory: 275.112 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 1.19 seconds; current allocated memory: 276.564 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.53 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_Rcon_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'SubBytes_sbox_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_ctx_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_Rocud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_CTR_DRBG_UdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'randombytes_block_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_prod_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LowMCEnc_temp_matg8j_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp2_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp3_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypahbi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypaibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypakbM_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:19 ; elapsed = 00:01:08 . Memory (MB): peak = 376.738 ; gain = 287.367
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 68.47 seconds; peak allocated memory: 276.564 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
WARNING: [HLS 214-112] Functions with a return value cannot be used inside a dataflow region: api.c:65:5
WARNING: [HLS 214-112] Functions with a return value cannot be used inside a dataflow region: api.c:71:5
WARNING: [HLS 214-112] Functions with a return value cannot be used inside a dataflow region: api.c:76:5
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: api.c:67:5
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: api.c:72:5
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: api.c:77:5
WARNING: [HLS 200-471] Dataflow form checks found 6 issue(s) in file api.c
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:760:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:763:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:693:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1641:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 210.336 ; gain = 120.305
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 210.336 ; gain = 120.305
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'setBit' into 'matrix_mul' (picnic_impl.c:136).
INFO: [XFORM 203-603] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:207).
INFO: [XFORM 203-603] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:206).
INFO: [XFORM 203-603] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:205).
INFO: [XFORM 203-603] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:203).
INFO: [XFORM 203-603] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:202).
INFO: [XFORM 203-603] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:201).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:47 . Memory (MB): peak = 210.336 ; gain = 120.305
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:314) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:424) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:136) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:136) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:176) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:226) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:529) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:600) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:68: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 210.336 ; gain = 120.305
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (picnic.c:211) in function 'picnic_keygen' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (picnic.c:223) in function 'picnic_keygen' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (picnic.c:233) in function 'picnic_keygen' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'xor_array_label4' (picnic_impl.c:111) in function 'xor_array' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'xor_array_label4' (picnic_impl.c:111) in function 'xor_array.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label5' (picnic_impl.c:130) in function 'matrix_mul' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:141) in function 'matrix_mul' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label5' (picnic_impl.c:130) in function 'matrix_mul.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:141) in function 'matrix_mul.1' partially with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'tempa' (NIST-KATs/aes.c:155) automatically.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:314) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:424) automatically.
INFO: [XFORM 203-602] Inlining function 'MixColumns' into 'Cipher' (NIST-KATs/aes.c:425) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:136) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:136) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:226) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:529) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:600) automatically.
WARNING: [XFORM 203-713] All the elements of global array 'pubkey.plaintext' should be updated in process function 'picnic_keygen', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'secret.data' should be updated in process function 'picnic_keygen', otherwise it may not be synthesized correctly.
WARNING: [XFORM 203-713] All the elements of global array 'sk' should be updated in process function 'Block__proc', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'crypto_sign_keypair', detected/extracted 3 process function(s): 
	 'picnic_keygen'
	 'Block__proc'
	 'Block_codeRepl_proc_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (NIST-KATs/aes.c:168:4) to (NIST-KATs/aes.c:167:53) in function 'KeyExpansion'... converting 5 basic blocks.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:176) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_public_key' into 'Block__proc' (api.c:71) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'Block__proc' (api.c:76) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:68:71)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:119)...9 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Cipher' (NIST-KATs/aes.c:411)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:49 . Memory (MB): peak = 210.336 ; gain = 120.305
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:129:77) in function 'matrix_mul.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:129:77) in function 'matrix_mul' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'Block_codeRepl_proc_proc' to 'Block_codeRepl_proc_' (api.c:81:1)
WARNING: [XFORM 203-631] Renaming function 'AES256_CTR_DRBG_Update' to 'AES256_CTR_DRBG_Upda' (NIST-KATs/rng.c:328:19)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:235:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:237:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:255:11)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:210:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:214:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:215:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:216:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:225:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:226:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:235:2)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:236:6)
INFO: [HLS 200-472] Inferring partial write operation for 'prod' (picnic_impl.c:134:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:142:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:264:7)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:171:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:114:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:192:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:193:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:221:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:114:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:114:2)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:160:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:161:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:163:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:218:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:219:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:220:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:221:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:278:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:279:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:280:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:281:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:285:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:286:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:289:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:290:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:297:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:314:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:315:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:316:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:317:47)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:278:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:279:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:280:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:281:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:285:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:286:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:289:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:290:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:297:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:250:7)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:166:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:167:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:168:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:169:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:170:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:171:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:172:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:173:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:174:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:175:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:176:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:177:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:178:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:179:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:180:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:181:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:186:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:187:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:188:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:189:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:190:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:191:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:192:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:193:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:194:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:195:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:196:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:197:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:198:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:199:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:200:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:201:5)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:332:17)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:334:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:347:6)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:349:6)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:51 . Memory (MB): peak = 333.207 ; gain = 243.176
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'AES256_ECB.1' to 'AES256_ECB_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.
WARNING: [SYN 201-103] Legalizing function name 'Block_codeRepl_proc_' to 'Block_codeRepl_proc_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 50.791 seconds; current allocated memory: 273.436 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.185 seconds; current allocated memory: 273.865 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.201 seconds; current allocated memory: 273.943 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.119 seconds; current allocated memory: 274.064 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.126 seconds; current allocated memory: 274.167 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.105 seconds; current allocated memory: 274.268 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.155 seconds; current allocated memory: 274.599 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.229 seconds; current allocated memory: 275.017 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.262 seconds; current allocated memory: 275.321 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.249 seconds; current allocated memory: 275.694 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.301 seconds; current allocated memory: 276.096 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.286 seconds; current allocated memory: 276.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.285 seconds; current allocated memory: 276.784 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.161 seconds; current allocated memory: 276.976 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.239 seconds; current allocated memory: 277.174 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.224 seconds; current allocated memory: 277.368 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.353 seconds; current allocated memory: 277.944 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.202 seconds; current allocated memory: 278.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.323 seconds; current allocated memory: 278.934 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.207 seconds; current allocated memory: 279.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 279.996 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.307 seconds; current allocated memory: 280.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.464 seconds; current allocated memory: 281.599 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.613 seconds; current allocated memory: 282.788 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.646 seconds; current allocated memory: 283.294 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.192 seconds; current allocated memory: 283.518 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_codeRepl_proc_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.165 seconds; current allocated memory: 283.526 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.098 seconds; current allocated memory: 283.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.107 seconds; current allocated memory: 283.604 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.575 seconds; current allocated memory: 284.169 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.479 seconds; current allocated memory: 285.233 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.353 seconds; current allocated memory: 285.685 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.211 seconds; current allocated memory: 285.888 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher'.
INFO: [HLS 200-111]  Elapsed time: 0.229 seconds; current allocated memory: 286.765 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_1_ctx_RoundKey' to 'AES256_ECB_1_ctx_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB_1'.
INFO: [HLS 200-111]  Elapsed time: 0.437 seconds; current allocated memory: 287.499 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_Rocud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.454 seconds; current allocated memory: 288.409 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_CTR_DRBG_Upda_temp_i' to 'AES256_CTR_DRBG_UdEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_CTR_DRBG_Upda'.
INFO: [HLS 200-111]  Elapsed time: 0.465 seconds; current allocated memory: 289.048 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.339 seconds; current allocated memory: 289.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.444 seconds; current allocated memory: 290.890 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.545 seconds; current allocated memory: 292.193 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LowMCEnc_temp_matrix3' to 'LowMCEnc_temp_matg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.543 seconds; current allocated memory: 293.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 0.739 seconds; current allocated memory: 295.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc'.
INFO: [HLS 200-111]  Elapsed time: 0.916 seconds; current allocated memory: 296.590 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_codeRepl_proc_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_codeRepl_proc_s'.
INFO: [HLS 200-111]  Elapsed time: 0.305 seconds; current allocated memory: 296.764 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 0.438 seconds; current allocated memory: 297.836 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.53 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_Rcon_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'SubBytes_sbox44_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_ctx_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_Rocud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_CTR_DRBG_UdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'randombytes_block_i_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_prod_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LowMCEnc_temp_matg8j_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp2_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp3_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-740] Implementing PIPO crypto_sign_keypahbi_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypahbi_memcore_ram (RAM)' using distributed RAMs.
INFO: [HLS 200-740] Implementing PIPO crypto_sign_keypaibs_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypaibs_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-740] Implementing PIPO crypto_sign_keypakbM_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypakbM_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'p_channel_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'pubkey_params_c_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'secret_params_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'UnifiedRetVal_loc_ch_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [HLS 200-740] Implementing PIPO crypto_sign_keypahbi_memcore using a separate memory for each block
INFO: [HLS 200-740] Implementing PIPO crypto_sign_keypaibs_memcore using a separate memory for each block
INFO: [HLS 200-740] Implementing PIPO crypto_sign_keypakbM_memcore using a separate memory for each block
INFO: [HLS 200-740] Implementing PIPO crypto_sign_keypahbi_memcore using a separate memory for each block
INFO: [HLS 200-740] Implementing PIPO crypto_sign_keypaibs_memcore using a separate memory for each block
INFO: [HLS 200-740] Implementing PIPO crypto_sign_keypakbM_memcore using a separate memory for each block
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:20 ; elapsed = 00:01:12 . Memory (MB): peak = 399.395 ; gain = 309.363
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 72.078 seconds; peak allocated memory: 297.836 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:760:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:763:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:697:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1645:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 210.445 ; gain = 121.121
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 210.445 ; gain = 121.121
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'setBit' into 'matrix_mul' (picnic_impl.c:136).
INFO: [XFORM 203-603] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:211).
INFO: [XFORM 203-603] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:210).
INFO: [XFORM 203-603] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:209).
INFO: [XFORM 203-603] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:207).
INFO: [XFORM 203-603] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:206).
INFO: [XFORM 203-603] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:205).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 210.445 ; gain = 121.121
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:314) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:424) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:136) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:136) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:179) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:230) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:529) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:600) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:68: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:47 . Memory (MB): peak = 210.445 ; gain = 121.121
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (picnic.c:211) in function 'picnic_keygen' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (picnic.c:223) in function 'picnic_keygen' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (picnic.c:233) in function 'picnic_keygen' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (picnic_impl.c:171) in function 'LowMCEnc' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'xor_array_label4' (picnic_impl.c:111) in function 'xor_array' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'xor_array_label4' (picnic_impl.c:111) in function 'xor_array.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label5' (picnic_impl.c:130) in function 'matrix_mul' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:141) in function 'matrix_mul' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label5' (picnic_impl.c:130) in function 'matrix_mul.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:141) in function 'matrix_mul.1' partially with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'tempa' (NIST-KATs/aes.c:155) automatically.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:314) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:424) automatically.
INFO: [XFORM 203-602] Inlining function 'MixColumns' into 'Cipher' (NIST-KATs/aes.c:425) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:136) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:136) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:230) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:529) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:600) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (NIST-KATs/aes.c:168:4) to (NIST-KATs/aes.c:167:53) in function 'KeyExpansion'... converting 5 basic blocks.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:179) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_public_key' into 'crypto_sign_keypair' (api.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'crypto_sign_keypair' (api.c:75) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:68:71)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:119)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Cipher' (NIST-KATs/aes.c:411)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:48 . Memory (MB): peak = 210.445 ; gain = 121.121
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:129:77) in function 'matrix_mul.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:129:77) in function 'matrix_mul' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'AES256_CTR_DRBG_Update' to 'AES256_CTR_DRBG_Upda' (NIST-KATs/rng.c:328:19)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:235:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:237:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:255:11)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:210:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:214:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:215:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:216:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:225:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:226:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:235:2)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:236:6)
INFO: [HLS 200-472] Inferring partial write operation for 'prod' (picnic_impl.c:134:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:142:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:264:7)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:174:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:114:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:196:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:197:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:225:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:114:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:114:2)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:160:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:161:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:163:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:218:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:219:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:220:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:221:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:278:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:279:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:280:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:281:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:285:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:286:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:289:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:290:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:297:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:314:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:315:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:316:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:317:47)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:278:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:279:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:280:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:281:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:285:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:286:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:289:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:290:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:297:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:250:7)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:166:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:167:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:168:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:169:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:170:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:171:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:172:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:173:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:174:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:175:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:176:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:177:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:178:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:179:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:180:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:181:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:186:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:187:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:188:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:189:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:190:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:191:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:192:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:193:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:194:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:195:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:196:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:197:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:198:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:199:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:200:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:201:5)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:332:17)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:334:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:347:6)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:349:6)
WARNING: [XFORM 203-532] Unable to perform loop rewinding: Function 'LowMCEnc' (picnic_impl.c:162) contains multiple loops.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:50 . Memory (MB): peak = 313.875 ; gain = 224.551
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'AES256_ECB.1' to 'AES256_ECB_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 50.302 seconds; current allocated memory: 253.811 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.182 seconds; current allocated memory: 254.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.208 seconds; current allocated memory: 254.372 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.107 seconds; current allocated memory: 254.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.123 seconds; current allocated memory: 254.562 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.105 seconds; current allocated memory: 254.663 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.157 seconds; current allocated memory: 255.031 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.218 seconds; current allocated memory: 255.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.256 seconds; current allocated memory: 255.752 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.248 seconds; current allocated memory: 256.124 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.304 seconds; current allocated memory: 256.522 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.288 seconds; current allocated memory: 256.967 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.288 seconds; current allocated memory: 257.171 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 257.398 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.227 seconds; current allocated memory: 257.559 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.224 seconds; current allocated memory: 257.786 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.353 seconds; current allocated memory: 258.360 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.207 seconds; current allocated memory: 258.911 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 259.361 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.202 seconds; current allocated memory: 259.909 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.323 seconds; current allocated memory: 260.482 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.321 seconds; current allocated memory: 261.202 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.439 seconds; current allocated memory: 261.990 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.596 seconds; current allocated memory: 263.174 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.604 seconds; current allocated memory: 263.713 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.272 seconds; current allocated memory: 264.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 265.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.355 seconds; current allocated memory: 265.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.202 seconds; current allocated memory: 265.783 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher'.
INFO: [HLS 200-111]  Elapsed time: 0.207 seconds; current allocated memory: 266.659 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_1_ctx_RoundKey' to 'AES256_ECB_1_ctx_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB_1'.
INFO: [HLS 200-111]  Elapsed time: 0.411 seconds; current allocated memory: 267.401 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_Rocud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.408 seconds; current allocated memory: 268.323 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_CTR_DRBG_Upda_temp' to 'AES256_CTR_DRBG_UdEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_CTR_DRBG_Upda'.
INFO: [HLS 200-111]  Elapsed time: 0.453 seconds; current allocated memory: 268.956 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.354 seconds; current allocated memory: 269.552 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.453 seconds; current allocated memory: 270.776 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.551 seconds; current allocated memory: 272.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LowMCEnc_temp_matrix3' to 'LowMCEnc_temp_matg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.544 seconds; current allocated memory: 273.577 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 0.839 seconds; current allocated memory: 275.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 1.12 seconds; current allocated memory: 277.043 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.53 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_Rcon_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'SubBytes_sbox_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_ctx_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_Rocud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_CTR_DRBG_UdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'randombytes_block_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_prod_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LowMCEnc_temp_matg8j_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp2_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypahbi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypaibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypakbM_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:19 ; elapsed = 00:01:09 . Memory (MB): peak = 377.555 ; gain = 288.230
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 69.332 seconds; peak allocated memory: 277.043 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:760:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:763:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:701:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1649:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 209.484 ; gain = 119.508
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 209.484 ; gain = 119.508
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'setBit' into 'matrix_mul' (picnic_impl.c:136).
INFO: [XFORM 203-603] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:215).
INFO: [XFORM 203-603] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:214).
INFO: [XFORM 203-603] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:213).
INFO: [XFORM 203-603] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:211).
INFO: [XFORM 203-603] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:210).
INFO: [XFORM 203-603] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:209).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:47 . Memory (MB): peak = 209.484 ; gain = 119.508
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:314) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:424) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:136) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:136) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:179) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:234) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:529) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:600) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:68: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 209.484 ; gain = 119.508
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (picnic.c:211) in function 'picnic_keygen' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (picnic.c:223) in function 'picnic_keygen' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (picnic.c:233) in function 'picnic_keygen' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (picnic_impl.c:171) in function 'LowMCEnc' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (picnic_impl.c:194) in function 'LowMCEnc' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.2' (picnic_impl.c:201) in function 'LowMCEnc' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'xor_array_label4' (picnic_impl.c:111) in function 'xor_array' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'xor_array_label4' (picnic_impl.c:111) in function 'xor_array.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label5' (picnic_impl.c:130) in function 'matrix_mul' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:141) in function 'matrix_mul' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label5' (picnic_impl.c:130) in function 'matrix_mul.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:141) in function 'matrix_mul.1' partially with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'tempa' (NIST-KATs/aes.c:155) automatically.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:314) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:424) automatically.
INFO: [XFORM 203-602] Inlining function 'MixColumns' into 'Cipher' (NIST-KATs/aes.c:425) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:136) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:136) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:234) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:529) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:600) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (NIST-KATs/aes.c:168:4) to (NIST-KATs/aes.c:167:53) in function 'KeyExpansion'... converting 5 basic blocks.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:179) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_public_key' into 'crypto_sign_keypair' (api.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'crypto_sign_keypair' (api.c:75) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:68:71)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:119)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Cipher' (NIST-KATs/aes.c:411)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:48 . Memory (MB): peak = 209.484 ; gain = 119.508
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:129:77) in function 'matrix_mul.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:129:77) in function 'matrix_mul' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-3' (picnic_impl.c:189:24) in function 'LowMCEnc' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'AES256_CTR_DRBG_Update' to 'AES256_CTR_DRBG_Upda' (NIST-KATs/rng.c:328:19)
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'Loop-2' in function 'LowMCEnc'.
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 20 for loop 'Loop-2' in function 'LowMCEnc'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 20 for loop 'Loop-2' in function 'LowMCEnc'.
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:235:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:237:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:255:11)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:210:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:214:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:215:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:216:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:225:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:226:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:235:2)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:236:6)
INFO: [HLS 200-472] Inferring partial write operation for 'prod' (picnic_impl.c:134:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:142:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:264:7)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:174:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:114:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:198:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:199:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:229:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:114:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:114:2)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:160:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:161:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:163:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:218:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:219:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:220:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:221:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:278:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:279:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:280:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:281:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:285:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:286:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:289:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:290:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:297:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:314:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:315:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:316:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:317:47)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:278:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:279:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:280:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:281:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:285:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:286:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:289:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:290:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:297:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:250:7)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:166:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:167:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:168:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:169:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:170:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:171:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:172:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:173:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:174:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:175:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:176:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:177:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:178:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:179:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:180:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:181:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:186:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:187:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:188:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:189:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:190:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:191:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:192:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:193:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:194:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:195:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:196:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:197:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:198:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:199:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:200:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:201:5)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:332:17)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:334:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:347:6)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:349:6)
WARNING: [XFORM 203-532] Unable to perform loop rewinding: Function 'LowMCEnc' (picnic_impl.c:162) contains multiple loops.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:50 . Memory (MB): peak = 313.734 ; gain = 223.758
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'AES256_ECB.1' to 'AES256_ECB_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 50.466 seconds; current allocated memory: 254.071 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.179 seconds; current allocated memory: 254.536 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.197 seconds; current allocated memory: 254.632 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.106 seconds; current allocated memory: 254.756 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.122 seconds; current allocated memory: 254.822 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.104 seconds; current allocated memory: 254.923 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.155 seconds; current allocated memory: 255.291 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.219 seconds; current allocated memory: 255.709 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.253 seconds; current allocated memory: 256.012 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.249 seconds; current allocated memory: 256.384 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.294 seconds; current allocated memory: 256.782 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.284 seconds; current allocated memory: 257.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.284 seconds; current allocated memory: 257.431 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.156 seconds; current allocated memory: 257.657 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 257.819 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.221 seconds; current allocated memory: 258.046 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.356 seconds; current allocated memory: 258.620 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.202 seconds; current allocated memory: 259.170 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.326 seconds; current allocated memory: 259.621 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.208 seconds; current allocated memory: 260.169 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3.1'.
WARNING: [SCHED 204-68] The II Violation in module 'LowMCEnc' (Loop: Loop 3.1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('output_addr_write_ln199', picnic_impl.c:199) of variable 'zext_ln199', picnic_impl.c:199 on array 'output_r' and 'load' operation ('output_load', picnic_impl.c:198) on array 'output_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3.2'.
WARNING: [SCHED 204-68] The II Violation in module 'LowMCEnc' (Loop: Loop 3.2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('temp_addr_11_write_ln68', picnic_impl.c:68->picnic_impl.c:213) of variable 'or_ln68', picnic_impl.c:68->picnic_impl.c:213 on array 'temp', picnic_impl.c:186 and 'load' operation ('temp_load', picnic_impl.c:55->picnic_impl.c:209) on array 'temp', picnic_impl.c:186.
WARNING: [SCHED 204-68] The II Violation in module 'LowMCEnc' (Loop: Loop 3.2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('temp_addr_12_write_ln68', picnic_impl.c:68->picnic_impl.c:215) of variable 'or_ln68_2', picnic_impl.c:68->picnic_impl.c:215 on array 'temp', picnic_impl.c:186 and 'load' operation ('temp_load_2', picnic_impl.c:55->picnic_impl.c:210) on array 'temp', picnic_impl.c:186.
WARNING: [SCHED 204-68] The II Violation in module 'LowMCEnc' (Loop: Loop 3.2): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('temp_addr_12_write_ln68', picnic_impl.c:68->picnic_impl.c:215) of variable 'or_ln68_2', picnic_impl.c:68->picnic_impl.c:215 on array 'temp', picnic_impl.c:186 and 'load' operation ('temp_load_2', picnic_impl.c:55->picnic_impl.c:210) on array 'temp', picnic_impl.c:186.
WARNING: [SCHED 204-68] The II Violation in module 'LowMCEnc' (Loop: Loop 3.2): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('temp_addr_15_write_ln68', picnic_impl.c:68->picnic_impl.c:215) of variable 'or_ln68_5', picnic_impl.c:68->picnic_impl.c:215 on array 'temp', picnic_impl.c:186 and 'load' operation ('temp_load_10', picnic_impl.c:55->picnic_impl.c:211) on array 'temp', picnic_impl.c:186.
WARNING: [SCHED 204-68] The II Violation in module 'LowMCEnc' (Loop: Loop 3.2): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1)
   between 'store' operation ('temp_addr_14_write_ln68', picnic_impl.c:68->picnic_impl.c:214) of variable 'or_ln68_4', picnic_impl.c:68->picnic_impl.c:214 on array 'temp', picnic_impl.c:186 and 'load' operation ('temp_load', picnic_impl.c:55->picnic_impl.c:209) on array 'temp', picnic_impl.c:186.
WARNING: [SCHED 204-68] The II Violation in module 'LowMCEnc' (Loop: Loop 3.2): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1)
   between 'store' operation ('temp_addr_15_write_ln68', picnic_impl.c:68->picnic_impl.c:215) of variable 'or_ln68_5', picnic_impl.c:68->picnic_impl.c:215 on array 'temp', picnic_impl.c:186 and 'load' operation ('temp_load', picnic_impl.c:55->picnic_impl.c:209) on array 'temp', picnic_impl.c:186.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('temp_load_10', picnic_impl.c:55->picnic_impl.c:211) on array 'temp', picnic_impl.c:186 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'temp'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 11, Depth = 11.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.516 seconds; current allocated memory: 260.950 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.375 seconds; current allocated memory: 261.892 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.501 seconds; current allocated memory: 262.710 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.623 seconds; current allocated memory: 263.947 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.625 seconds; current allocated memory: 264.485 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.276 seconds; current allocated memory: 264.835 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.524 seconds; current allocated memory: 265.987 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.346 seconds; current allocated memory: 266.407 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.199 seconds; current allocated memory: 266.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher'.
INFO: [HLS 200-111]  Elapsed time: 0.213 seconds; current allocated memory: 267.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_1_ctx_RoundKey' to 'AES256_ECB_1_ctx_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB_1'.
INFO: [HLS 200-111]  Elapsed time: 0.425 seconds; current allocated memory: 268.226 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_Rocud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.406 seconds; current allocated memory: 269.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_CTR_DRBG_Upda_temp' to 'AES256_CTR_DRBG_UdEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_CTR_DRBG_Upda'.
INFO: [HLS 200-111]  Elapsed time: 0.456 seconds; current allocated memory: 269.780 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.336 seconds; current allocated memory: 270.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.439 seconds; current allocated memory: 271.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.552 seconds; current allocated memory: 272.899 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LowMCEnc_temp_matrix3' to 'LowMCEnc_temp_matg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.549 seconds; current allocated memory: 274.795 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 0.863 seconds; current allocated memory: 276.955 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 1.136 seconds; current allocated memory: 278.423 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.53 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_Rcon_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'SubBytes_sbox_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_ctx_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_Rocud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_CTR_DRBG_UdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'randombytes_block_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_prod_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LowMCEnc_temp_matg8j_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp2_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypahbi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypaibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypakbM_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:19 ; elapsed = 00:01:10 . Memory (MB): peak = 379.465 ; gain = 289.488
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 69.612 seconds; peak allocated memory: 278.423 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:760:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:763:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:701:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1649:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 210.465 ; gain = 120.582
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 210.465 ; gain = 120.582
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'setBit' into 'matrix_mul' (picnic_impl.c:136).
INFO: [XFORM 203-603] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:215).
INFO: [XFORM 203-603] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:214).
INFO: [XFORM 203-603] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:213).
INFO: [XFORM 203-603] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:211).
INFO: [XFORM 203-603] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:210).
INFO: [XFORM 203-603] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:209).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 210.465 ; gain = 120.582
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:314) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:424) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:136) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:136) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:179) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:234) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:529) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:600) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:68: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 210.465 ; gain = 120.582
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (picnic.c:211) in function 'picnic_keygen' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (picnic.c:223) in function 'picnic_keygen' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (picnic.c:233) in function 'picnic_keygen' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (picnic_impl.c:171) in function 'LowMCEnc' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (picnic_impl.c:194) in function 'LowMCEnc' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.2' (picnic_impl.c:201) in function 'LowMCEnc' partially with a factor of 3.
INFO: [XFORM 203-501] Unrolling loop 'xor_array_label4' (picnic_impl.c:111) in function 'xor_array' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'xor_array_label4' (picnic_impl.c:111) in function 'xor_array.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label5' (picnic_impl.c:130) in function 'matrix_mul' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:141) in function 'matrix_mul' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label5' (picnic_impl.c:130) in function 'matrix_mul.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:141) in function 'matrix_mul.1' partially with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'tempa' (NIST-KATs/aes.c:155) automatically.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:314) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:424) automatically.
INFO: [XFORM 203-602] Inlining function 'MixColumns' into 'Cipher' (NIST-KATs/aes.c:425) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:136) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:136) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:234) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:529) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:600) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (NIST-KATs/aes.c:168:4) to (NIST-KATs/aes.c:167:53) in function 'KeyExpansion'... converting 5 basic blocks.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:179) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_public_key' into 'crypto_sign_keypair' (api.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'crypto_sign_keypair' (api.c:75) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:68:71)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:119)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Cipher' (NIST-KATs/aes.c:411)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:48 . Memory (MB): peak = 210.465 ; gain = 120.582
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:129:77) in function 'matrix_mul.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:129:77) in function 'matrix_mul' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-3' (picnic_impl.c:189:24) in function 'LowMCEnc' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'AES256_CTR_DRBG_Update' to 'AES256_CTR_DRBG_Upda' (NIST-KATs/rng.c:328:19)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:235:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:237:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:255:11)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:210:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:214:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:215:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:216:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:225:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:226:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:235:2)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:236:6)
INFO: [HLS 200-472] Inferring partial write operation for 'prod' (picnic_impl.c:134:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:142:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:264:7)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:174:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:114:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:198:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:199:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:229:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:114:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:114:2)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:160:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:161:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:163:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:218:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:219:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:220:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:221:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:278:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:279:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:280:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:281:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:285:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:286:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:289:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:290:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:297:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:314:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:315:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:316:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:317:47)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:278:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:279:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:280:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:281:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:285:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:286:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:289:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:290:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:297:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:250:7)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:166:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:167:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:168:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:169:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:170:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:171:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:172:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:173:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:174:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:175:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:176:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:177:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:178:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:179:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:180:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:181:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:186:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:187:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:188:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:189:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:190:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:191:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:192:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:193:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:194:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:195:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:196:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:197:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:198:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:199:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:200:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:201:5)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:332:17)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:334:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:347:6)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:349:6)
WARNING: [XFORM 203-532] Unable to perform loop rewinding: Function 'LowMCEnc' (picnic_impl.c:162) contains multiple loops.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:50 . Memory (MB): peak = 314.277 ; gain = 224.395
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'AES256_ECB.1' to 'AES256_ECB_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 50.258 seconds; current allocated memory: 254.411 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.182 seconds; current allocated memory: 254.877 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.199 seconds; current allocated memory: 254.972 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.109 seconds; current allocated memory: 255.096 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.126 seconds; current allocated memory: 255.162 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.106 seconds; current allocated memory: 255.263 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 255.631 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.217 seconds; current allocated memory: 256.049 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.255 seconds; current allocated memory: 256.352 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.249 seconds; current allocated memory: 256.724 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.301 seconds; current allocated memory: 257.122 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.286 seconds; current allocated memory: 257.567 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.285 seconds; current allocated memory: 257.771 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.162 seconds; current allocated memory: 257.998 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.219 seconds; current allocated memory: 258.159 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.214 seconds; current allocated memory: 258.386 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.342 seconds; current allocated memory: 258.960 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.202 seconds; current allocated memory: 259.511 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 259.961 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.199 seconds; current allocated memory: 260.509 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3.1'.
WARNING: [SCHED 204-68] The II Violation in module 'LowMCEnc' (Loop: Loop 3.1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('output_addr_write_ln199', picnic_impl.c:199) of variable 'zext_ln199', picnic_impl.c:199 on array 'output_r' and 'load' operation ('output_load', picnic_impl.c:198) on array 'output_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3.2'.
WARNING: [SCHED 204-68] The II Violation in module 'LowMCEnc' (Loop: Loop 3.2): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('temp_addr_write_ln68', picnic_impl.c:68->picnic_impl.c:213) of variable 'or_ln68', picnic_impl.c:68->picnic_impl.c:213 on array 'temp', picnic_impl.c:186 and 'load' operation ('temp_load', picnic_impl.c:55->picnic_impl.c:209) on array 'temp', picnic_impl.c:186.
WARNING: [SCHED 204-68] The II Violation in module 'LowMCEnc' (Loop: Loop 3.2): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('temp_addr_9_write_ln68', picnic_impl.c:68->picnic_impl.c:214) of variable 'or_ln68_1', picnic_impl.c:68->picnic_impl.c:214 on array 'temp', picnic_impl.c:186 and 'load' operation ('temp_load_2', picnic_impl.c:55->picnic_impl.c:210) on array 'temp', picnic_impl.c:186.
WARNING: [SCHED 204-68] The II Violation in module 'LowMCEnc' (Loop: Loop 3.2): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('temp_addr_9_write_ln68', picnic_impl.c:68->picnic_impl.c:214) of variable 'or_ln68_1', picnic_impl.c:68->picnic_impl.c:214 on array 'temp', picnic_impl.c:186 and 'load' operation ('temp_load_2', picnic_impl.c:55->picnic_impl.c:210) on array 'temp', picnic_impl.c:186.
WARNING: [SCHED 204-68] The II Violation in module 'LowMCEnc' (Loop: Loop 3.2): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('temp_addr_10_write_ln68', picnic_impl.c:68->picnic_impl.c:215) of variable 'or_ln68_2', picnic_impl.c:68->picnic_impl.c:215 on array 'temp', picnic_impl.c:186 and 'load' operation ('temp_load_3', picnic_impl.c:55->picnic_impl.c:211) on array 'temp', picnic_impl.c:186.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('temp_load', picnic_impl.c:55->picnic_impl.c:209) on array 'temp', picnic_impl.c:186 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'temp'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 21, Depth = 21.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.602 seconds; current allocated memory: 261.461 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.429 seconds; current allocated memory: 262.549 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.562 seconds; current allocated memory: 263.472 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.637 seconds; current allocated memory: 264.708 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.821 seconds; current allocated memory: 265.263 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.284 seconds; current allocated memory: 265.649 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.539 seconds; current allocated memory: 266.780 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.349 seconds; current allocated memory: 267.221 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.193 seconds; current allocated memory: 267.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher'.
INFO: [HLS 200-111]  Elapsed time: 0.213 seconds; current allocated memory: 268.298 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_1_ctx_RoundKey' to 'AES256_ECB_1_ctx_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB_1'.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 269.053 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_Rocud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.439 seconds; current allocated memory: 269.974 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_CTR_DRBG_Upda_temp' to 'AES256_CTR_DRBG_UdEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_CTR_DRBG_Upda'.
INFO: [HLS 200-111]  Elapsed time: 0.468 seconds; current allocated memory: 270.610 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.346 seconds; current allocated memory: 271.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.457 seconds; current allocated memory: 272.415 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.549 seconds; current allocated memory: 273.713 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LowMCEnc_temp_matrix3' to 'LowMCEnc_temp_matg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.562 seconds; current allocated memory: 275.942 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 1.023 seconds; current allocated memory: 278.204 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 1.207 seconds; current allocated memory: 279.724 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.53 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_Rcon_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'SubBytes_sbox_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_ctx_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_Rocud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_CTR_DRBG_UdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'randombytes_block_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_prod_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LowMCEnc_temp_matg8j_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp2_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypahbi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypaibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypakbM_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:19 ; elapsed = 00:01:10 . Memory (MB): peak = 382.961 ; gain = 293.078
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 70.363 seconds; peak allocated memory: 279.724 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:760:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:763:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:697:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1645:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 209.395 ; gain = 120.188
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 209.395 ; gain = 120.188
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'setBit' into 'matrix_mul' (picnic_impl.c:136).
INFO: [XFORM 203-603] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:211).
INFO: [XFORM 203-603] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:210).
INFO: [XFORM 203-603] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:209).
INFO: [XFORM 203-603] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:207).
INFO: [XFORM 203-603] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:206).
INFO: [XFORM 203-603] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:205).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:47 . Memory (MB): peak = 209.395 ; gain = 120.188
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:314) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:424) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:136) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:136) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:179) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:230) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:529) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:600) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:68: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 209.395 ; gain = 120.188
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (picnic.c:211) in function 'picnic_keygen' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (picnic.c:223) in function 'picnic_keygen' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (picnic.c:233) in function 'picnic_keygen' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (picnic_impl.c:171) in function 'LowMCEnc' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'xor_array_label4' (picnic_impl.c:111) in function 'xor_array' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'xor_array_label4' (picnic_impl.c:111) in function 'xor_array.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label5' (picnic_impl.c:130) in function 'matrix_mul' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:141) in function 'matrix_mul' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label5' (picnic_impl.c:130) in function 'matrix_mul.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:141) in function 'matrix_mul.1' partially with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'tempa' (NIST-KATs/aes.c:155) automatically.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:314) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:424) automatically.
INFO: [XFORM 203-602] Inlining function 'MixColumns' into 'Cipher' (NIST-KATs/aes.c:425) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:136) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:136) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:230) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:529) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:600) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (NIST-KATs/aes.c:168:4) to (NIST-KATs/aes.c:167:53) in function 'KeyExpansion'... converting 5 basic blocks.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:179) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_public_key' into 'crypto_sign_keypair' (api.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'crypto_sign_keypair' (api.c:75) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:68:71)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:119)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Cipher' (NIST-KATs/aes.c:411)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:48 . Memory (MB): peak = 209.395 ; gain = 120.188
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:129:77) in function 'matrix_mul.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:129:77) in function 'matrix_mul' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'AES256_CTR_DRBG_Update' to 'AES256_CTR_DRBG_Upda' (NIST-KATs/rng.c:328:19)
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'matrix_mul_label6' in function 'matrix_mul.1'.
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 128 for loop 'matrix_mul_label6' in function 'matrix_mul.1'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 128 for loop 'matrix_mul_label6' in function 'matrix_mul.1'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'matrix_mul_label6' in function 'matrix_mul'.
WARNING: [XFORM 203-561] Updating loop upper bound from 2 to 128 for loop 'matrix_mul_label6' in function 'matrix_mul'.
WARNING: [XFORM 203-561] Updating loop lower bound from 2 to 128 for loop 'matrix_mul_label6' in function 'matrix_mul'.
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:235:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:237:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:255:11)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:210:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:214:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:215:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:216:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:225:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:226:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:235:2)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:236:6)
INFO: [HLS 200-472] Inferring partial write operation for 'prod' (picnic_impl.c:134:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:142:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:264:7)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:174:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:114:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:196:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:197:10)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:225:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:114:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:114:2)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:160:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:161:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:163:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:218:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:219:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:220:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:221:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:278:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:279:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:280:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:281:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:285:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:286:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:289:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:290:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:297:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:314:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:315:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:316:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:317:47)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:278:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:279:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:280:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:281:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:285:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:286:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:289:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:290:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:297:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:250:7)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:166:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:167:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:168:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:169:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:170:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:171:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:172:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:173:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:174:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:175:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:176:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:177:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:178:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:179:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:180:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:181:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:186:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:187:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:188:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:189:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:190:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:191:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:192:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:193:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:194:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:195:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:196:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:197:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:198:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:199:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:200:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:201:5)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:332:17)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:334:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:347:6)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:349:6)
WARNING: [XFORM 203-532] Unable to perform loop rewinding: Function 'matrix_mul.1' (picnic_impl.c:68:1) contains multiple loops.
WARNING: [XFORM 203-532] Unable to perform loop rewinding: Function 'matrix_mul' (picnic_impl.c:119) contains multiple loops.
WARNING: [XFORM 203-532] Unable to perform loop rewinding: Function 'LowMCEnc' (picnic_impl.c:162) contains multiple loops.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:50 . Memory (MB): peak = 313.406 ; gain = 224.199
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'AES256_ECB.1' to 'AES256_ECB_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 50.195 seconds; current allocated memory: 253.824 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.177 seconds; current allocated memory: 254.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.192 seconds; current allocated memory: 254.385 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.105 seconds; current allocated memory: 254.509 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.116 seconds; current allocated memory: 254.575 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.102 seconds; current allocated memory: 254.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.152 seconds; current allocated memory: 255.044 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 255.462 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 255.765 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.239 seconds; current allocated memory: 256.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 256.535 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.274 seconds; current allocated memory: 256.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.277 seconds; current allocated memory: 257.184 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.152 seconds; current allocated memory: 257.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.216 seconds; current allocated memory: 257.572 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.215 seconds; current allocated memory: 257.799 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.341 seconds; current allocated memory: 258.368 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.195 seconds; current allocated memory: 258.921 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.309 seconds; current allocated memory: 259.368 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.196 seconds; current allocated memory: 259.919 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.325 seconds; current allocated memory: 260.493 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.319 seconds; current allocated memory: 261.212 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.435 seconds; current allocated memory: 262.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.589 seconds; current allocated memory: 263.184 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.599 seconds; current allocated memory: 263.723 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.336 seconds; current allocated memory: 264.073 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 265.151 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.344 seconds; current allocated memory: 265.592 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.195 seconds; current allocated memory: 265.794 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher'.
INFO: [HLS 200-111]  Elapsed time: 0.212 seconds; current allocated memory: 266.670 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_1_ctx_RoundKey' to 'AES256_ECB_1_ctx_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB_1'.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 267.412 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_Rocud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.404 seconds; current allocated memory: 268.333 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_CTR_DRBG_Upda_temp' to 'AES256_CTR_DRBG_UdEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_CTR_DRBG_Upda'.
INFO: [HLS 200-111]  Elapsed time: 0.458 seconds; current allocated memory: 268.966 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.336 seconds; current allocated memory: 269.563 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.434 seconds; current allocated memory: 270.774 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.537 seconds; current allocated memory: 272.063 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LowMCEnc_temp_matrix3' to 'LowMCEnc_temp_matg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.533 seconds; current allocated memory: 273.571 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 0.716 seconds; current allocated memory: 275.554 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 1.104 seconds; current allocated memory: 277.021 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.53 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_Rcon_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'SubBytes_sbox_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_ctx_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_Rocud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_CTR_DRBG_UdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'randombytes_block_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_prod_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LowMCEnc_temp_matg8j_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp2_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypahbi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypaibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypakbM_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:17 ; elapsed = 00:01:09 . Memory (MB): peak = 376.539 ; gain = 287.332
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 68.683 seconds; peak allocated memory: 277.021 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:760:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:763:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:708:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1656:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 210.605 ; gain = 120.648
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 210.605 ; gain = 120.648
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'setBit' into 'matrix_mul' (picnic_impl.c:136).
INFO: [XFORM 203-603] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:222).
INFO: [XFORM 203-603] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:221).
INFO: [XFORM 203-603] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:220).
INFO: [XFORM 203-603] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:218).
INFO: [XFORM 203-603] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:217).
INFO: [XFORM 203-603] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:216).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 210.605 ; gain = 120.648
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:314) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:424) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:136) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:136) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:179) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:241) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:529) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:600) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:68: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:47 . Memory (MB): peak = 210.605 ; gain = 120.648
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (picnic.c:211) in function 'picnic_keygen' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (picnic.c:223) in function 'picnic_keygen' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (picnic.c:233) in function 'picnic_keygen' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (picnic_impl.c:171) in function 'LowMCEnc' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'xor_array_label4' (picnic_impl.c:111) in function 'xor_array' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'xor_array_label4' (picnic_impl.c:111) in function 'xor_array.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label5' (picnic_impl.c:130) in function 'matrix_mul' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:141) in function 'matrix_mul' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label5' (picnic_impl.c:130) in function 'matrix_mul.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:141) in function 'matrix_mul.1' partially with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'tempa' (NIST-KATs/aes.c:155) automatically.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:314) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:424) automatically.
INFO: [XFORM 203-602] Inlining function 'MixColumns' into 'Cipher' (NIST-KATs/aes.c:425) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:136) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:136) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:241) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:529) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:600) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (NIST-KATs/aes.c:168:4) to (NIST-KATs/aes.c:167:53) in function 'KeyExpansion'... converting 5 basic blocks.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:179) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_public_key' into 'crypto_sign_keypair' (api.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'crypto_sign_keypair' (api.c:75) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:68:71)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:119)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Cipher' (NIST-KATs/aes.c:411)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:48 . Memory (MB): peak = 210.605 ; gain = 120.648
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:129:77) in function 'matrix_mul.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:129:77) in function 'matrix_mul' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'AES256_CTR_DRBG_Update' to 'AES256_CTR_DRBG_Upda' (NIST-KATs/rng.c:328:19)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:235:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:237:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:255:11)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:210:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:214:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:215:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:216:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:225:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:226:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:235:2)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:236:6)
INFO: [HLS 200-472] Inferring partial write operation for 'prod' (picnic_impl.c:134:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:142:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:264:7)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:174:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:114:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:195:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:197:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:199:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:201:3)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:236:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:114:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:114:2)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:160:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:161:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:163:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:218:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:219:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:220:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:221:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:278:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:279:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:280:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:281:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:285:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:286:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:289:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:290:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:297:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:314:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:315:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:316:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:317:47)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:278:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:279:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:280:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:281:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:285:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:286:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:289:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:290:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:297:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:250:7)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:166:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:167:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:168:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:169:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:170:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:171:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:172:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:173:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:174:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:175:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:176:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:177:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:178:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:179:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:180:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:181:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:186:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:187:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:188:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:189:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:190:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:191:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:192:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:193:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:194:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:195:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:196:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:197:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:198:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:199:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:200:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:201:5)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:332:17)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:334:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:347:6)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:349:6)
WARNING: [XFORM 203-532] Unable to perform loop rewinding: Function 'matrix_mul.1' (picnic_impl.c:68:33) contains multiple loops.
WARNING: [XFORM 203-532] Unable to perform loop rewinding: Function 'matrix_mul' (picnic_impl.c:119) contains multiple loops.
WARNING: [XFORM 203-532] Unable to perform loop rewinding: Function 'LowMCEnc' (picnic_impl.c:162) contains multiple loops.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:50 . Memory (MB): peak = 313.273 ; gain = 223.316
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'AES256_ECB.1' to 'AES256_ECB_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 50.055 seconds; current allocated memory: 253.610 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.176 seconds; current allocated memory: 254.076 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.19 seconds; current allocated memory: 254.171 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.106 seconds; current allocated memory: 254.295 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.119 seconds; current allocated memory: 254.361 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 254.462 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.149 seconds; current allocated memory: 254.830 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.213 seconds; current allocated memory: 255.248 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.244 seconds; current allocated memory: 255.551 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.238 seconds; current allocated memory: 255.923 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.289 seconds; current allocated memory: 256.321 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.273 seconds; current allocated memory: 256.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.275 seconds; current allocated memory: 256.970 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.153 seconds; current allocated memory: 257.196 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.211 seconds; current allocated memory: 257.358 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.214 seconds; current allocated memory: 257.585 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.343 seconds; current allocated memory: 258.159 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.197 seconds; current allocated memory: 258.712 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.304 seconds; current allocated memory: 259.163 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.199 seconds; current allocated memory: 259.713 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.319 seconds; current allocated memory: 260.274 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.313 seconds; current allocated memory: 260.962 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.437 seconds; current allocated memory: 261.766 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.588 seconds; current allocated memory: 262.950 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.595 seconds; current allocated memory: 263.452 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.266 seconds; current allocated memory: 263.786 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.496 seconds; current allocated memory: 264.901 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.349 seconds; current allocated memory: 265.342 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.192 seconds; current allocated memory: 265.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher'.
INFO: [HLS 200-111]  Elapsed time: 0.208 seconds; current allocated memory: 266.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_1_ctx_RoundKey' to 'AES256_ECB_1_ctx_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB_1'.
INFO: [HLS 200-111]  Elapsed time: 0.407 seconds; current allocated memory: 267.162 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_Rocud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.402 seconds; current allocated memory: 268.083 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_CTR_DRBG_Upda_temp' to 'AES256_CTR_DRBG_UdEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_CTR_DRBG_Upda'.
INFO: [HLS 200-111]  Elapsed time: 0.526 seconds; current allocated memory: 268.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.345 seconds; current allocated memory: 269.313 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.451 seconds; current allocated memory: 270.534 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.547 seconds; current allocated memory: 271.830 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LowMCEnc_temp_matrix3' to 'LowMCEnc_temp_matg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.546 seconds; current allocated memory: 273.275 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 0.729 seconds; current allocated memory: 275.276 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 1.11 seconds; current allocated memory: 276.706 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.53 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_Rcon_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'SubBytes_sbox_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_ctx_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_Rocud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_CTR_DRBG_UdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'randombytes_block_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_prod_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LowMCEnc_temp_matg8j_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp2_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypahbi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypaibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypakbM_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:19 ; elapsed = 00:01:09 . Memory (MB): peak = 377.320 ; gain = 287.363
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 68.664 seconds; peak allocated memory: 276.706 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:760:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:763:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:710:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1658:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 210.797 ; gain = 121.254
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 210.797 ; gain = 121.254
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'setBit' into 'matrix_mul' (picnic_impl.c:136).
INFO: [XFORM 203-603] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:224).
INFO: [XFORM 203-603] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:223).
INFO: [XFORM 203-603] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:222).
INFO: [XFORM 203-603] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:220).
INFO: [XFORM 203-603] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:219).
INFO: [XFORM 203-603] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:218).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 210.797 ; gain = 121.254
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:314) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:424) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:136) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:136) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:179) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:243) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:529) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:600) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:68: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 210.797 ; gain = 121.254
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (picnic.c:211) in function 'picnic_keygen' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (picnic.c:223) in function 'picnic_keygen' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (picnic.c:233) in function 'picnic_keygen' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (picnic_impl.c:171) in function 'LowMCEnc' partially with a factor of 2.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-2.1' (picnic_impl.c:210) in function 'LowMCEnc' completely: variable loop bound.
INFO: [XFORM 203-501] Unrolling loop 'xor_array_label4' (picnic_impl.c:111) in function 'xor_array' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'xor_array_label4' (picnic_impl.c:111) in function 'xor_array.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label5' (picnic_impl.c:130) in function 'matrix_mul' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:141) in function 'matrix_mul' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label5' (picnic_impl.c:130) in function 'matrix_mul.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:141) in function 'matrix_mul.1' partially with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'tempa' (NIST-KATs/aes.c:155) automatically.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:314) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:424) automatically.
INFO: [XFORM 203-602] Inlining function 'MixColumns' into 'Cipher' (NIST-KATs/aes.c:425) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:136) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:136) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:243) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:529) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:600) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (NIST-KATs/aes.c:168:4) to (NIST-KATs/aes.c:167:53) in function 'KeyExpansion'... converting 5 basic blocks.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:179) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_public_key' into 'crypto_sign_keypair' (api.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'crypto_sign_keypair' (api.c:75) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:68:71)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:119)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Cipher' (NIST-KATs/aes.c:411)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:48 . Memory (MB): peak = 210.797 ; gain = 121.254
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:129:77) in function 'matrix_mul.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:129:77) in function 'matrix_mul' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'AES256_CTR_DRBG_Update' to 'AES256_CTR_DRBG_Upda' (NIST-KATs/rng.c:328:19)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:235:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:237:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:255:11)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:210:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:214:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:215:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:216:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:225:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:226:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:235:2)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:236:6)
INFO: [HLS 200-472] Inferring partial write operation for 'prod' (picnic_impl.c:134:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:142:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:264:7)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:174:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:114:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:195:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:197:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:199:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:201:3)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:238:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:114:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:114:2)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:160:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:161:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:163:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:218:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:219:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:220:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:221:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:278:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:279:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:280:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:281:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:285:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:286:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:289:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:290:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:297:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:314:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:315:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:316:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:317:47)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:278:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:279:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:280:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:281:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:285:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:286:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:289:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:290:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:297:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:250:7)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:166:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:167:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:168:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:169:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:170:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:171:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:172:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:173:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:174:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:175:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:176:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:177:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:178:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:179:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:180:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:181:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:186:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:187:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:188:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:189:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:190:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:191:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:192:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:193:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:194:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:195:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:196:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:197:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:198:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:199:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:200:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:201:5)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:332:17)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:334:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:347:6)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:349:6)
WARNING: [XFORM 203-532] Unable to perform loop rewinding: Function 'matrix_mul.1' (picnic_impl.c:68:33) contains multiple loops.
WARNING: [XFORM 203-532] Unable to perform loop rewinding: Function 'matrix_mul' (picnic_impl.c:119) contains multiple loops.
WARNING: [XFORM 203-532] Unable to perform loop rewinding: Function 'LowMCEnc' (picnic_impl.c:162) contains multiple loops.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:50 . Memory (MB): peak = 313.816 ; gain = 224.273
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'AES256_ECB.1' to 'AES256_ECB_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 50.524 seconds; current allocated memory: 253.613 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.193 seconds; current allocated memory: 254.079 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.195 seconds; current allocated memory: 254.175 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.107 seconds; current allocated memory: 254.298 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 254.364 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.106 seconds; current allocated memory: 254.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.167 seconds; current allocated memory: 254.833 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.231 seconds; current allocated memory: 255.251 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.273 seconds; current allocated memory: 255.555 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.248 seconds; current allocated memory: 255.926 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.298 seconds; current allocated memory: 256.324 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.281 seconds; current allocated memory: 256.769 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.284 seconds; current allocated memory: 256.973 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 257.200 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.234 seconds; current allocated memory: 257.361 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.228 seconds; current allocated memory: 257.588 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.357 seconds; current allocated memory: 258.162 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.204 seconds; current allocated memory: 258.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 259.166 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.207 seconds; current allocated memory: 259.716 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.334 seconds; current allocated memory: 260.277 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.321 seconds; current allocated memory: 260.965 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.441 seconds; current allocated memory: 261.769 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.604 seconds; current allocated memory: 262.953 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.607 seconds; current allocated memory: 263.455 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.277 seconds; current allocated memory: 263.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.505 seconds; current allocated memory: 264.904 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.353 seconds; current allocated memory: 265.345 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.199 seconds; current allocated memory: 265.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher'.
INFO: [HLS 200-111]  Elapsed time: 0.218 seconds; current allocated memory: 266.386 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_1_ctx_RoundKey' to 'AES256_ECB_1_ctx_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB_1'.
INFO: [HLS 200-111]  Elapsed time: 0.418 seconds; current allocated memory: 267.165 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_Rocud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.408 seconds; current allocated memory: 268.083 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_CTR_DRBG_Upda_temp' to 'AES256_CTR_DRBG_UdEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_CTR_DRBG_Upda'.
INFO: [HLS 200-111]  Elapsed time: 0.462 seconds; current allocated memory: 268.719 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.343 seconds; current allocated memory: 269.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.445 seconds; current allocated memory: 270.537 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.608 seconds; current allocated memory: 271.833 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LowMCEnc_temp_matrix3' to 'LowMCEnc_temp_matg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.543 seconds; current allocated memory: 273.278 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 0.717 seconds; current allocated memory: 275.279 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 1.116 seconds; current allocated memory: 276.710 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.53 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_Rcon_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'SubBytes_sbox_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_ctx_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_Rocud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_CTR_DRBG_UdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'randombytes_block_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_prod_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LowMCEnc_temp_matg8j_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp2_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypahbi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypaibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypakbM_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:01:09 . Memory (MB): peak = 376.219 ; gain = 286.676
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 69.484 seconds; peak allocated memory: 276.710 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:764:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:767:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:710:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1658:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 210.133 ; gain = 119.582
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 210.133 ; gain = 119.582
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'setBit' into 'matrix_mul' (picnic_impl.c:136).
INFO: [XFORM 203-603] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:224).
INFO: [XFORM 203-603] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:223).
INFO: [XFORM 203-603] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:222).
INFO: [XFORM 203-603] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:220).
INFO: [XFORM 203-603] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:219).
INFO: [XFORM 203-603] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:218).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:47 . Memory (MB): peak = 210.133 ; gain = 119.582
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:314) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:424) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:136) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:136) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:179) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:243) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:533) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:604) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:68: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:47 . Memory (MB): peak = 210.133 ; gain = 119.582
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (picnic.c:223) in function 'picnic_keygen' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (picnic.c:235) in function 'picnic_keygen' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (picnic_impl.c:171) in function 'LowMCEnc' partially with a factor of 2.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-2.1' (picnic_impl.c:210) in function 'LowMCEnc' completely: variable loop bound.
INFO: [XFORM 203-501] Unrolling loop 'xor_array_label4' (picnic_impl.c:111) in function 'xor_array' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'xor_array_label4' (picnic_impl.c:111) in function 'xor_array.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label5' (picnic_impl.c:130) in function 'matrix_mul' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:141) in function 'matrix_mul' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label5' (picnic_impl.c:130) in function 'matrix_mul.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:141) in function 'matrix_mul.1' partially with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'tempa' (NIST-KATs/aes.c:155) automatically.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:314) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:424) automatically.
INFO: [XFORM 203-602] Inlining function 'MixColumns' into 'Cipher' (NIST-KATs/aes.c:425) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:136) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:136) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:243) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:533) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:604) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (NIST-KATs/aes.c:168:4) to (NIST-KATs/aes.c:167:53) in function 'KeyExpansion'... converting 5 basic blocks.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:179) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_public_key' into 'crypto_sign_keypair' (api.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'crypto_sign_keypair' (api.c:75) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:68:71)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:119)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Cipher' (NIST-KATs/aes.c:411)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:48 . Memory (MB): peak = 210.133 ; gain = 119.582
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:129:77) in function 'matrix_mul.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:129:77) in function 'matrix_mul' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'AES256_CTR_DRBG_Update' to 'AES256_CTR_DRBG_Upda' (NIST-KATs/rng.c:328:19)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:235:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:237:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:255:11)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:210:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:214:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:215:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:216:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:227:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:228:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:239:2)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:240:6)
INFO: [HLS 200-472] Inferring partial write operation for 'prod' (picnic_impl.c:134:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:142:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:264:7)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:174:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:114:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:195:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:197:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:199:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:201:3)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:238:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:114:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:114:2)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:160:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:161:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:163:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:218:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:219:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:220:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:221:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:278:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:279:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:280:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:281:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:285:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:286:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:289:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:290:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:297:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:314:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:315:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:316:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:317:47)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:278:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:279:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:280:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:281:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:285:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:286:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:289:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:290:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:297:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:250:7)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:166:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:167:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:168:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:169:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:170:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:171:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:172:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:173:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:174:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:175:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:176:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:177:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:178:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:179:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:180:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:181:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:186:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:187:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:188:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:189:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:190:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:191:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:192:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:193:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:194:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:195:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:196:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:197:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:198:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:199:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:200:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:201:5)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:332:17)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:334:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:347:6)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:349:6)
WARNING: [XFORM 203-532] Unable to perform loop rewinding: Function 'matrix_mul.1' (picnic_impl.c:68:33) contains multiple loops.
WARNING: [XFORM 203-532] Unable to perform loop rewinding: Function 'matrix_mul' (picnic_impl.c:119) contains multiple loops.
WARNING: [XFORM 203-532] Unable to perform loop rewinding: Function 'LowMCEnc' (picnic_impl.c:162) contains multiple loops.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:50 . Memory (MB): peak = 312.148 ; gain = 221.598
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'AES256_ECB.1' to 'AES256_ECB_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 50.155 seconds; current allocated memory: 252.864 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.182 seconds; current allocated memory: 253.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.195 seconds; current allocated memory: 253.389 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.106 seconds; current allocated memory: 253.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.125 seconds; current allocated memory: 253.578 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.104 seconds; current allocated memory: 253.679 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.156 seconds; current allocated memory: 254.047 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.215 seconds; current allocated memory: 254.465 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 254.769 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.244 seconds; current allocated memory: 255.140 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.295 seconds; current allocated memory: 255.538 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.282 seconds; current allocated memory: 255.999 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.283 seconds; current allocated memory: 256.203 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.152 seconds; current allocated memory: 256.429 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.212 seconds; current allocated memory: 256.575 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.214 seconds; current allocated memory: 256.802 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.344 seconds; current allocated memory: 257.376 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.198 seconds; current allocated memory: 257.929 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.303 seconds; current allocated memory: 258.380 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.197 seconds; current allocated memory: 258.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.32 seconds; current allocated memory: 259.507 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.315 seconds; current allocated memory: 260.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('pk_ciphertext_load_2', picnic.c:214) on array 'pk_ciphertext' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'pk_ciphertext'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
WARNING: [SCHED 204-68] The II Violation in module 'picnic_keygen' (Loop: Loop 5): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('temp_addr_2_write_ln228', picnic.c:228) of variable 'zext_ln228', picnic.c:228 on array 'temp', picnic.c:210 and 'load' operation ('temp_load', picnic.c:227) on array 'temp', picnic.c:210.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.479 seconds; current allocated memory: 260.771 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.512 seconds; current allocated memory: 261.599 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.522 seconds; current allocated memory: 262.138 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.269 seconds; current allocated memory: 262.488 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 263.588 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.345 seconds; current allocated memory: 264.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.189 seconds; current allocated memory: 264.245 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher'.
INFO: [HLS 200-111]  Elapsed time: 0.209 seconds; current allocated memory: 265.085 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_1_ctx_RoundKey' to 'AES256_ECB_1_ctx_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB_1'.
INFO: [HLS 200-111]  Elapsed time: 0.416 seconds; current allocated memory: 265.827 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_Rocud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.408 seconds; current allocated memory: 266.748 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_CTR_DRBG_Upda_temp' to 'AES256_CTR_DRBG_UdEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_CTR_DRBG_Upda'.
INFO: [HLS 200-111]  Elapsed time: 0.454 seconds; current allocated memory: 267.384 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.403 seconds; current allocated memory: 268.030 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.458 seconds; current allocated memory: 269.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.532 seconds; current allocated memory: 270.496 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LowMCEnc_temp_matrix3' to 'LowMCEnc_temp_matg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.526 seconds; current allocated memory: 271.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 0.715 seconds; current allocated memory: 273.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 0.974 seconds; current allocated memory: 275.004 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.53 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_Rcon_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'SubBytes_sbox_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_ctx_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_Rocud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_CTR_DRBG_UdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'randombytes_block_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_prod_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LowMCEnc_temp_matg8j_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp2_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypahbi_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypaibs_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypakbM_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:18 ; elapsed = 00:01:08 . Memory (MB): peak = 372.809 ; gain = 282.258
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 68.509 seconds; peak allocated memory: 275.004 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:763:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:766:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:710:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1658:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 209.406 ; gain = 120.000
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 209.406 ; gain = 120.000
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'setBit' into 'matrix_mul' (picnic_impl.c:136).
INFO: [XFORM 203-603] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:224).
INFO: [XFORM 203-603] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:223).
INFO: [XFORM 203-603] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:222).
INFO: [XFORM 203-603] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:220).
INFO: [XFORM 203-603] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:219).
INFO: [XFORM 203-603] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:218).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:47 . Memory (MB): peak = 209.406 ; gain = 120.000
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:314) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:424) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:136) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:136) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:179) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:243) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:532) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:603) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:68: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 209.406 ; gain = 120.000
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (picnic.c:211) in function 'picnic_keygen' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (picnic.c:223) in function 'picnic_keygen' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (picnic.c:235) in function 'picnic_keygen' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (picnic_impl.c:171) in function 'LowMCEnc' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (picnic_impl.c:210) in function 'LowMCEnc' partially with a factor of 3.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (NIST-KATs/rng.c:231) in function 'randombytes' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (NIST-KATs/rng.c:255) in function 'randombytes' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'xor_array_label4' (picnic_impl.c:111) in function 'xor_array' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'xor_array_label4' (picnic_impl.c:111) in function 'xor_array.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label5' (picnic_impl.c:130) in function 'matrix_mul' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:141) in function 'matrix_mul' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label5' (picnic_impl.c:130) in function 'matrix_mul.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:141) in function 'matrix_mul.1' partially with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'tempa' (NIST-KATs/aes.c:155) automatically.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:314) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:424) automatically.
INFO: [XFORM 203-602] Inlining function 'MixColumns' into 'Cipher' (NIST-KATs/aes.c:425) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:136) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:136) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:243) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:532) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:603) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (NIST-KATs/aes.c:168:4) to (NIST-KATs/aes.c:167:53) in function 'KeyExpansion'... converting 5 basic blocks.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:179) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_public_key' into 'crypto_sign_keypair' (api.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'crypto_sign_keypair' (api.c:75) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:68:71)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:119)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Cipher' (NIST-KATs/aes.c:411)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:48 . Memory (MB): peak = 209.406 ; gain = 120.000
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:129:77) in function 'matrix_mul.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:129:77) in function 'matrix_mul' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'AES256_CTR_DRBG_Update' to 'AES256_CTR_DRBG_Upda' (NIST-KATs/rng.c:328:19)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:238:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:235:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:257:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:210:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:214:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:215:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:216:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:227:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:228:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:239:2)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:240:6)
INFO: [HLS 200-472] Inferring partial write operation for 'prod' (picnic_impl.c:134:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:142:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:264:7)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:174:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:114:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:195:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:197:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:199:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:201:3)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:238:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:114:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:114:2)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:160:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:161:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:163:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:218:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:219:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:220:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:221:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:278:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:279:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:280:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:281:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:285:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:286:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:289:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:290:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:297:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:314:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:315:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:316:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:317:47)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:278:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:279:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:280:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:281:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:285:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:286:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:289:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:290:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:297:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:250:7)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:166:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:167:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:168:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:169:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:170:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:171:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:172:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:173:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:174:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:175:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:176:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:177:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:178:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:179:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:180:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:181:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:186:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:187:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:188:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:189:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:190:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:191:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:192:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:193:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:194:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:195:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:196:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:197:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:198:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:199:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:200:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:201:5)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:332:17)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:334:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:347:6)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:349:6)
WARNING: [XFORM 203-532] Unable to perform loop rewinding: Function 'matrix_mul.1' (picnic_impl.c:68:33) contains multiple loops.
WARNING: [XFORM 203-532] Unable to perform loop rewinding: Function 'matrix_mul' (picnic_impl.c:119) contains multiple loops.
WARNING: [XFORM 203-532] Unable to perform loop rewinding: Function 'LowMCEnc' (picnic_impl.c:162) contains multiple loops.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:50 . Memory (MB): peak = 313.902 ; gain = 224.496
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'AES256_ECB.1' to 'AES256_ECB_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 50.498 seconds; current allocated memory: 254.367 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.182 seconds; current allocated memory: 254.797 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.198 seconds; current allocated memory: 254.892 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.108 seconds; current allocated memory: 255.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.123 seconds; current allocated memory: 255.082 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.11 seconds; current allocated memory: 255.183 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.157 seconds; current allocated memory: 255.551 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.221 seconds; current allocated memory: 255.969 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.247 seconds; current allocated memory: 256.272 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.252 seconds; current allocated memory: 256.660 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.298 seconds; current allocated memory: 257.058 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.284 seconds; current allocated memory: 257.503 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.286 seconds; current allocated memory: 257.707 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.159 seconds; current allocated memory: 257.933 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.234 seconds; current allocated memory: 258.232 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.247 seconds; current allocated memory: 258.568 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 259.142 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.201 seconds; current allocated memory: 259.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.331 seconds; current allocated memory: 260.145 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.205 seconds; current allocated memory: 260.696 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.409 seconds; current allocated memory: 261.564 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.415 seconds; current allocated memory: 262.630 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('pk_ciphertext_addr_10_write_ln227', picnic.c:227) of variable 'trunc_ln227_2', picnic.c:227 on array 'pk_ciphertext' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'pk_ciphertext'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 6'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('pk_ciphertext_load_10', picnic.c:239) on array 'pk_ciphertext' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'pk_ciphertext'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.606 seconds; current allocated memory: 263.407 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.622 seconds; current allocated memory: 264.501 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.641 seconds; current allocated memory: 265.108 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.297 seconds; current allocated memory: 265.458 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 266.625 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.365 seconds; current allocated memory: 267.050 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.198 seconds; current allocated memory: 267.252 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher'.
INFO: [HLS 200-111]  Elapsed time: 0.221 seconds; current allocated memory: 268.091 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_1_ctx_RoundKey' to 'AES256_ECB_1_ctx_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB_1'.
INFO: [HLS 200-111]  Elapsed time: 0.421 seconds; current allocated memory: 268.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_Rocud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.406 seconds; current allocated memory: 269.757 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_CTR_DRBG_Upda_temp' to 'AES256_CTR_DRBG_UdEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_CTR_DRBG_Upda'.
INFO: [HLS 200-111]  Elapsed time: 0.463 seconds; current allocated memory: 270.409 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.344 seconds; current allocated memory: 271.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.524 seconds; current allocated memory: 272.493 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.533 seconds; current allocated memory: 273.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LowMCEnc_temp_matrix3' to 'LowMCEnc_temp_matg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.551 seconds; current allocated memory: 275.940 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 0.975 seconds; current allocated memory: 278.159 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 1.107 seconds; current allocated memory: 279.644 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.53 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_Rcon_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'SubBytes_sbox_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_ctx_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_Rocud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_CTR_DRBG_UdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_prod_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LowMCEnc_temp_matg8j_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp2_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypahbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypakbM_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:19 ; elapsed = 00:01:10 . Memory (MB): peak = 382.258 ; gain = 292.852
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 70.158 seconds; peak allocated memory: 279.644 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:761:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:764:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:710:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1658:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 209.828 ; gain = 119.625
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 209.828 ; gain = 119.625
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'setBit' into 'matrix_mul' (picnic_impl.c:136).
INFO: [XFORM 203-603] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:224).
INFO: [XFORM 203-603] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:223).
INFO: [XFORM 203-603] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:222).
INFO: [XFORM 203-603] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:220).
INFO: [XFORM 203-603] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:219).
INFO: [XFORM 203-603] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:218).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:47 . Memory (MB): peak = 209.828 ; gain = 119.625
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:314) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:424) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:136) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:136) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:179) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:243) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:530) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:601) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:68: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 209.828 ; gain = 119.625
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (picnic.c:211) in function 'picnic_keygen' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (picnic.c:223) in function 'picnic_keygen' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (picnic.c:234) in function 'picnic_keygen' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (picnic_impl.c:171) in function 'LowMCEnc' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (picnic_impl.c:210) in function 'LowMCEnc' partially with a factor of 3.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (NIST-KATs/rng.c:231) in function 'randombytes' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (NIST-KATs/rng.c:255) in function 'randombytes' partially with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (NIST-KATs/rng.c:347) in function 'AES256_CTR_DRBG_Update' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (NIST-KATs/rng.c:350) in function 'AES256_CTR_DRBG_Update' completely with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'xor_array_label4' (picnic_impl.c:111) in function 'xor_array' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'xor_array_label4' (picnic_impl.c:111) in function 'xor_array.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label5' (picnic_impl.c:130) in function 'matrix_mul' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:141) in function 'matrix_mul' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label5' (picnic_impl.c:130) in function 'matrix_mul.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:141) in function 'matrix_mul.1' partially with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'tempa' (NIST-KATs/aes.c:155) automatically.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:314) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:424) automatically.
INFO: [XFORM 203-602] Inlining function 'MixColumns' into 'Cipher' (NIST-KATs/aes.c:425) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:136) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:136) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:243) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:530) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:601) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (NIST-KATs/aes.c:168:4) to (NIST-KATs/aes.c:167:53) in function 'KeyExpansion'... converting 5 basic blocks.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:179) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_public_key' into 'crypto_sign_keypair' (api.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'crypto_sign_keypair' (api.c:75) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:68:71)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:119)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Cipher' (NIST-KATs/aes.c:411)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:48 . Memory (MB): peak = 209.828 ; gain = 119.625
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:129:77) in function 'matrix_mul.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:129:77) in function 'matrix_mul' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (NIST-KATs/rng.c:328:10) in function 'AES256_CTR_DRBG_Update' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-631] Renaming function 'AES256_CTR_DRBG_Update' to 'AES256_CTR_DRBG_Upda' (NIST-KATs/rng.c:328:20)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:238:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:235:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:257:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:210:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:214:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:215:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:216:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:226:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:227:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:237:2)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:238:6)
INFO: [HLS 200-472] Inferring partial write operation for 'prod' (picnic_impl.c:134:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:142:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:264:7)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:174:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:114:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:195:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:197:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:199:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:201:3)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:238:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:114:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:114:2)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:160:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:161:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:163:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:218:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:219:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:220:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:221:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:278:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:279:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:280:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:281:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:285:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:286:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:289:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:290:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:297:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:314:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:315:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:316:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:317:47)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:278:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:279:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:280:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:281:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:285:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:286:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:289:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:290:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:297:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:250:7)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:166:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:167:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:168:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:169:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:170:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:171:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:172:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:173:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:174:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:175:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:176:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:177:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:178:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:179:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:180:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:181:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:186:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:187:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:188:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:189:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:190:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:191:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:192:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:193:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:194:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:195:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:196:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:197:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:198:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:199:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:200:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:201:5)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:334:17)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:336:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:349:2)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:352:2)
WARNING: [XFORM 203-532] Unable to perform loop rewinding: Function 'matrix_mul.1' (picnic_impl.c:68:33) contains multiple loops.
WARNING: [XFORM 203-532] Unable to perform loop rewinding: Function 'matrix_mul' (picnic_impl.c:119) contains multiple loops.
WARNING: [XFORM 203-532] Unable to perform loop rewinding: Function 'LowMCEnc' (picnic_impl.c:162) contains multiple loops.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:50 . Memory (MB): peak = 315.070 ; gain = 224.867
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'AES256_ECB.1' to 'AES256_ECB_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 50.428 seconds; current allocated memory: 255.105 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.183 seconds; current allocated memory: 255.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.2 seconds; current allocated memory: 255.666 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.109 seconds; current allocated memory: 255.790 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.124 seconds; current allocated memory: 255.856 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.102 seconds; current allocated memory: 255.994 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.154 seconds; current allocated memory: 256.325 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.225 seconds; current allocated memory: 256.743 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.253 seconds; current allocated memory: 257.046 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.249 seconds; current allocated memory: 257.418 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.299 seconds; current allocated memory: 257.816 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.282 seconds; current allocated memory: 258.261 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.348 seconds; current allocated memory: 258.791 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.299 seconds; current allocated memory: 259.388 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 259.649 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.261 seconds; current allocated memory: 260.022 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.391 seconds; current allocated memory: 260.595 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.266 seconds; current allocated memory: 261.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.316 seconds; current allocated memory: 261.599 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.207 seconds; current allocated memory: 262.149 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.417 seconds; current allocated memory: 262.981 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.436 seconds; current allocated memory: 264.047 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.543 seconds; current allocated memory: 264.795 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.615 seconds; current allocated memory: 265.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 266.442 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.295 seconds; current allocated memory: 266.807 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.557 seconds; current allocated memory: 267.959 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.381 seconds; current allocated memory: 268.415 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.199 seconds; current allocated memory: 268.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher'.
INFO: [HLS 200-111]  Elapsed time: 0.222 seconds; current allocated memory: 269.472 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_1_ctx_RoundKey' to 'AES256_ECB_1_ctx_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB_1'.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 270.248 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_Rocud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.421 seconds; current allocated memory: 271.153 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_CTR_DRBG_Upda_temp' to 'AES256_CTR_DRBG_UdEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_CTR_DRBG_Upda'.
INFO: [HLS 200-111]  Elapsed time: 0.487 seconds; current allocated memory: 272.178 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.614 seconds; current allocated memory: 273.080 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.531 seconds; current allocated memory: 274.337 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.55 seconds; current allocated memory: 275.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LowMCEnc_temp_matrix3' to 'LowMCEnc_temp_matg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 277.716 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 0.995 seconds; current allocated memory: 279.791 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 1.102 seconds; current allocated memory: 281.337 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.53 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_Rcon_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'SubBytes_sbox_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_ctx_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_Rocud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_CTR_DRBG_UdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_prod_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LowMCEnc_temp_matg8j_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp2_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypahbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypakbM_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:19 ; elapsed = 00:01:11 . Memory (MB): peak = 384.883 ; gain = 294.680
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 70.801 seconds; peak allocated memory: 281.337 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:761:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:764:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:710:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1658:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 210.074 ; gain = 119.641
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 210.074 ; gain = 119.641
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'setBit' into 'matrix_mul' (picnic_impl.c:136).
INFO: [XFORM 203-603] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:224).
INFO: [XFORM 203-603] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:223).
INFO: [XFORM 203-603] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:222).
INFO: [XFORM 203-603] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:220).
INFO: [XFORM 203-603] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:219).
INFO: [XFORM 203-603] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:218).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 210.074 ; gain = 119.641
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:314) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:424) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:136) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:136) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:179) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:243) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:530) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:601) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:68: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:47 . Memory (MB): peak = 210.074 ; gain = 119.641
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (picnic.c:211) in function 'picnic_keygen' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (picnic.c:223) in function 'picnic_keygen' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (picnic.c:234) in function 'picnic_keygen' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (picnic_impl.c:171) in function 'LowMCEnc' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (picnic_impl.c:210) in function 'LowMCEnc' partially with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (NIST-KATs/rng.c:231) in function 'randombytes' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (NIST-KATs/rng.c:255) in function 'randombytes' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (NIST-KATs/rng.c:349) in function 'AES256_CTR_DRBG_Update' completely with a factor of 32.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-2' (NIST-KATs/rng.c:349) in function 'AES256_CTR_DRBG_Update' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (NIST-KATs/rng.c:353) in function 'AES256_CTR_DRBG_Update' completely with a factor of 16.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-3' (NIST-KATs/rng.c:353) in function 'AES256_CTR_DRBG_Update' has been removed because the loop is unrolled completely.
INFO: [XFORM 203-501] Unrolling loop 'xor_array_label4' (picnic_impl.c:111) in function 'xor_array' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'xor_array_label4' (picnic_impl.c:111) in function 'xor_array.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label5' (picnic_impl.c:130) in function 'matrix_mul' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:141) in function 'matrix_mul' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label5' (picnic_impl.c:130) in function 'matrix_mul.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:141) in function 'matrix_mul.1' partially with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'tempa' (NIST-KATs/aes.c:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'block' automatically.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:314) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:424) automatically.
INFO: [XFORM 203-602] Inlining function 'MixColumns' into 'Cipher' (NIST-KATs/aes.c:425) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:136) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:136) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:243) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:530) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:601) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (NIST-KATs/aes.c:168:4) to (NIST-KATs/aes.c:167:53) in function 'KeyExpansion'... converting 5 basic blocks.
INFO: [XFORM 203-602] Inlining function 'AES256_ECB.1' into 'randombytes' (NIST-KATs/rng.c:242) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:179) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_public_key' into 'crypto_sign_keypair' (api.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'crypto_sign_keypair' (api.c:75) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:68:71)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:119)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Cipher' (NIST-KATs/aes.c:411)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:48 . Memory (MB): peak = 210.074 ; gain = 119.641
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:129:77) in function 'matrix_mul.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:129:77) in function 'matrix_mul' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (NIST-KATs/rng.c:328:10) in function 'AES256_CTR_DRBG_Update' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-631] Renaming function 'AES256_CTR_DRBG_Update' to 'AES256_CTR_DRBG_Upda' (NIST-KATs/rng.c:328:20)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:238:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:235:17)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:166:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:167:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:168:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:169:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:170:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:171:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:172:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:173:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:174:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:175:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:176:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:177:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:178:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:179:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:180:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:181:5)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:257:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:210:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:214:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:215:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:216:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:226:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:227:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:237:2)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:238:6)
INFO: [HLS 200-472] Inferring partial write operation for 'prod' (picnic_impl.c:134:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:142:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:264:7)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:174:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:114:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:195:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:197:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:199:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:201:3)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:238:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:114:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:114:2)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:160:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:161:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:163:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:218:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:219:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:220:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:221:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:278:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:279:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:280:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:281:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:285:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:286:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:289:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:290:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:297:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:314:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:315:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:316:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:317:47)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:278:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:279:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:280:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:281:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:285:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:286:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:289:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:290:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:295:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:297:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:250:7)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:166:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:167:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:168:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:169:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:170:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:171:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:172:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:173:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:174:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:175:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:176:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:177:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:178:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:179:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:180:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:181:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:186:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:187:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:188:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:189:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:190:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:191:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:192:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:193:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:194:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:195:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:196:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:197:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:198:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:199:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:200:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:201:5)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:334:17)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:336:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:352:2)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:356:2)
WARNING: [XFORM 203-532] Unable to perform loop rewinding: Function 'matrix_mul.1' (picnic_impl.c:68:33) contains multiple loops.
WARNING: [XFORM 203-532] Unable to perform loop rewinding: Function 'matrix_mul' (picnic_impl.c:119) contains multiple loops.
WARNING: [XFORM 203-532] Unable to perform loop rewinding: Function 'LowMCEnc' (picnic_impl.c:162) contains multiple loops.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:50 . Memory (MB): peak = 305.770 ; gain = 215.336
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 50.552 seconds; current allocated memory: 245.710 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.191 seconds; current allocated memory: 246.175 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.209 seconds; current allocated memory: 246.271 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.109 seconds; current allocated memory: 246.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.129 seconds; current allocated memory: 246.461 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.115 seconds; current allocated memory: 246.599 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.161 seconds; current allocated memory: 246.930 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.229 seconds; current allocated memory: 247.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.284 seconds; current allocated memory: 247.715 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.297 seconds; current allocated memory: 248.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.349 seconds; current allocated memory: 248.690 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.303 seconds; current allocated memory: 249.287 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.447 seconds; current allocated memory: 249.801 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.394 seconds; current allocated memory: 250.462 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.503 seconds; current allocated memory: 251.019 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.219 seconds; current allocated memory: 251.572 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.315 seconds; current allocated memory: 252.059 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.205 seconds; current allocated memory: 252.573 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.413 seconds; current allocated memory: 253.472 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 254.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.537 seconds; current allocated memory: 255.255 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.596 seconds; current allocated memory: 256.311 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.603 seconds; current allocated memory: 256.866 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.284 seconds; current allocated memory: 257.214 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.542 seconds; current allocated memory: 258.381 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 0.349 seconds; current allocated memory: 258.837 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.211 seconds; current allocated memory: 259.038 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher'.
INFO: [HLS 200-111]  Elapsed time: 0.215 seconds; current allocated memory: 259.877 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_Robkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.446 seconds; current allocated memory: 260.804 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_CTR_DRBG_Upda_temp' to 'AES256_CTR_DRBG_Ucud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_CTR_DRBG_Upda'.
INFO: [HLS 200-111]  Elapsed time: 0.481 seconds; current allocated memory: 261.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'randombytes_ctx_RoundKey' to 'randombytes_ctx_RdEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.561 seconds; current allocated memory: 263.151 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.64 seconds; current allocated memory: 264.411 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.537 seconds; current allocated memory: 265.654 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LowMCEnc_temp_matrix3' to 'LowMCEnc_temp_matg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.558 seconds; current allocated memory: 267.788 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 0.979 seconds; current allocated memory: 269.862 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 1.128 seconds; current allocated memory: 271.370 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.53 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_Rcon_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'SubBytes_sbox_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_Robkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_CTR_DRBG_Ucud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'randombytes_ctx_RdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_prod_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LowMCEnc_temp_matg8j_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp2_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypahbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypakbM_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:20 ; elapsed = 00:01:10 . Memory (MB): peak = 374.902 ; gain = 284.469
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 70.254 seconds; peak allocated memory: 271.370 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:761:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:764:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:710:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1658:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 210.313 ; gain = 120.781
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 210.313 ; gain = 120.781
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'setBit' into 'matrix_mul' (picnic_impl.c:136).
INFO: [XFORM 203-603] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:224).
INFO: [XFORM 203-603] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:223).
INFO: [XFORM 203-603] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:222).
INFO: [XFORM 203-603] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:220).
INFO: [XFORM 203-603] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:219).
INFO: [XFORM 203-603] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:218).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:47 . Memory (MB): peak = 210.313 ; gain = 120.781
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:316) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:426) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:136) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:136) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:179) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:243) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:530) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:601) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:68: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 210.313 ; gain = 120.781
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (picnic.c:211) in function 'picnic_keygen' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (picnic.c:223) in function 'picnic_keygen' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (picnic.c:234) in function 'picnic_keygen' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (picnic_impl.c:171) in function 'LowMCEnc' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (picnic_impl.c:210) in function 'LowMCEnc' partially with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (NIST-KATs/rng.c:231) in function 'randombytes' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (NIST-KATs/rng.c:255) in function 'randombytes' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (NIST-KATs/rng.c:348) in function 'AES256_CTR_DRBG_Update' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (NIST-KATs/rng.c:351) in function 'AES256_CTR_DRBG_Update' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'KeyExpansion_label4' (NIST-KATs/aes.c:159) in function 'KeyExpansion' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'KeyExpansion_label5' (NIST-KATs/aes.c:169) in function 'KeyExpansion' completely with a factor of 52.
INFO: [XFORM 203-501] Unrolling loop 'xor_array_label4' (picnic_impl.c:111) in function 'xor_array' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'xor_array_label4' (picnic_impl.c:111) in function 'xor_array.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label5' (picnic_impl.c:130) in function 'matrix_mul' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:141) in function 'matrix_mul' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label5' (picnic_impl.c:130) in function 'matrix_mul.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:141) in function 'matrix_mul.1' partially with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'tempa' (NIST-KATs/aes.c:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'block' automatically.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:316) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:426) automatically.
INFO: [XFORM 203-602] Inlining function 'MixColumns' into 'Cipher' (NIST-KATs/aes.c:427) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:136) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:136) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:243) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:530) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:601) automatically.
INFO: [XFORM 203-602] Inlining function 'AES256_ECB.1' into 'randombytes' (NIST-KATs/rng.c:242) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:179) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_public_key' into 'crypto_sign_keypair' (api.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'crypto_sign_keypair' (api.c:75) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:68:71)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:119)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'Cipher' (NIST-KATs/aes.c:413)...9 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:04 ; elapsed = 00:00:49 . Memory (MB): peak = 210.313 ; gain = 120.781
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:129:77) in function 'matrix_mul.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:129:77) in function 'matrix_mul' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (NIST-KATs/rng.c:328:10) in function 'AES256_CTR_DRBG_Update' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-631] Renaming function 'AES256_CTR_DRBG_Update' to 'AES256_CTR_DRBG_Upda' (NIST-KATs/rng.c:328:20)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:238:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:235:17)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:166:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:167:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:168:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:169:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:170:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:171:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:172:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:173:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:174:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:175:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:176:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:177:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:178:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:179:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:180:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:181:5)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:257:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:210:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:214:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:215:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:216:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:226:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:227:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:237:2)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:238:6)
INFO: [HLS 200-472] Inferring partial write operation for 'prod' (picnic_impl.c:134:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:142:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:266:7)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:174:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:114:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:195:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:197:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:199:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:201:3)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:238:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:114:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:114:2)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:161:2)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:163:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:164:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:220:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:221:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:222:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:223:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:280:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:281:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:282:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:283:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:287:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:288:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:291:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:292:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:297:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:298:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:299:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:316:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:317:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:318:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:319:47)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:280:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:281:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:282:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:283:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:287:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:288:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:291:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:292:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:296:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:297:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:298:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:299:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:252:7)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:166:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:167:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:168:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:169:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:170:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:171:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:172:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:173:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:174:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:175:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:176:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:177:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:178:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:179:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:180:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:181:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:186:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:187:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:188:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:189:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:190:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:191:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:192:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:193:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:194:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:195:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:196:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:197:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:198:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:199:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:200:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:201:5)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:334:17)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:336:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:350:2)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:353:2)
WARNING: [XFORM 203-532] Unable to perform loop rewinding: Function 'matrix_mul.1' (picnic_impl.c:68:33) contains multiple loops.
WARNING: [XFORM 203-532] Unable to perform loop rewinding: Function 'matrix_mul' (picnic_impl.c:119) contains multiple loops.
WARNING: [XFORM 203-532] Unable to perform loop rewinding: Function 'LowMCEnc' (picnic_impl.c:162) contains multiple loops.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:52 . Memory (MB): peak = 311.336 ; gain = 221.805
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 52.416 seconds; current allocated memory: 251.907 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.798 seconds; current allocated memory: 254.771 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.781 seconds; current allocated memory: 255.014 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.124 seconds; current allocated memory: 255.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.129 seconds; current allocated memory: 255.203 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.151 seconds; current allocated memory: 255.304 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.164 seconds; current allocated memory: 255.672 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.256 seconds; current allocated memory: 256.090 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.286 seconds; current allocated memory: 256.473 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.384 seconds; current allocated memory: 257.088 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.451 seconds; current allocated memory: 257.789 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.384 seconds; current allocated memory: 258.400 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.516 seconds; current allocated memory: 259.102 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.591 seconds; current allocated memory: 260.104 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.671 seconds; current allocated memory: 261.038 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.219 seconds; current allocated memory: 261.554 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.333 seconds; current allocated memory: 262.041 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.218 seconds; current allocated memory: 262.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.425 seconds; current allocated memory: 263.422 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.442 seconds; current allocated memory: 264.485 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.563 seconds; current allocated memory: 265.233 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.82 seconds; current allocated memory: 266.631 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.817 seconds; current allocated memory: 267.546 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.364 seconds; current allocated memory: 268.013 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 1.006 seconds; current allocated memory: 272.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 1.598 seconds; current allocated memory: 274.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.239 seconds; current allocated memory: 274.727 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Cipher' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Cipher'.
INFO: [HLS 200-111]  Elapsed time: 0.307 seconds; current allocated memory: 275.565 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_Robkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.482 seconds; current allocated memory: 276.415 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_CTR_DRBG_Upda_temp' to 'AES256_CTR_DRBG_Ucud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_CTR_DRBG_Upda'.
INFO: [HLS 200-111]  Elapsed time: 0.615 seconds; current allocated memory: 277.590 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'randombytes_ctx_RoundKey' to 'randombytes_ctx_RdEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 279.031 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.866 seconds; current allocated memory: 280.599 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.576 seconds; current allocated memory: 281.894 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LowMCEnc_temp_matrix3' to 'LowMCEnc_temp_matg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.646 seconds; current allocated memory: 284.006 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 1.011 seconds; current allocated memory: 286.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 1.327 seconds; current allocated memory: 287.922 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.53 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'SubBytes_sbox_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_Robkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_CTR_DRBG_Ucud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'randombytes_ctx_RdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_prod_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LowMCEnc_temp_matg8j_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp2_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypahbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypakbM_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:24 ; elapsed = 00:01:17 . Memory (MB): peak = 404.129 ; gain = 314.598
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 77.463 seconds; peak allocated memory: 287.922 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:761:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:764:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:710:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1658:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 210.305 ; gain = 121.078
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 210.305 ; gain = 121.078
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'setBit' into 'matrix_mul' (picnic_impl.c:136).
INFO: [XFORM 203-603] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:224).
INFO: [XFORM 203-603] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:223).
INFO: [XFORM 203-603] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:222).
INFO: [XFORM 203-603] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:220).
INFO: [XFORM 203-603] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:219).
INFO: [XFORM 203-603] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:218).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:47 . Memory (MB): peak = 210.305 ; gain = 121.078
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:319) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:432) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:136) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:136) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:179) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:243) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:530) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:601) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:68: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 210.305 ; gain = 121.078
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (picnic.c:211) in function 'picnic_keygen' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (picnic.c:223) in function 'picnic_keygen' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (picnic.c:234) in function 'picnic_keygen' partially with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label0' (NIST-KATs/aes.c:266) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'MixColumns_label2' (NIST-KATs/aes.c:315) in function 'MixColumns' completely with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (picnic_impl.c:171) in function 'LowMCEnc' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (picnic_impl.c:210) in function 'LowMCEnc' partially with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (NIST-KATs/rng.c:231) in function 'randombytes' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (NIST-KATs/rng.c:255) in function 'randombytes' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (NIST-KATs/rng.c:348) in function 'AES256_CTR_DRBG_Update' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (NIST-KATs/rng.c:351) in function 'AES256_CTR_DRBG_Update' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Cipher_label3' (NIST-KATs/aes.c:429) in function 'Cipher' completely with a factor of 13.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label1' (NIST-KATs/aes.c:251) in function 'AddRoundKey' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KeyExpansion_label4' (NIST-KATs/aes.c:159) in function 'KeyExpansion' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'KeyExpansion_label5' (NIST-KATs/aes.c:169) in function 'KeyExpansion' completely with a factor of 52.
INFO: [XFORM 203-501] Unrolling loop 'xor_array_label4' (picnic_impl.c:111) in function 'xor_array' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'xor_array_label4' (picnic_impl.c:111) in function 'xor_array.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label5' (picnic_impl.c:130) in function 'matrix_mul' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:141) in function 'matrix_mul' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label5' (picnic_impl.c:130) in function 'matrix_mul.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:141) in function 'matrix_mul.1' partially with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'tempa' (NIST-KATs/aes.c:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'block' automatically.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:319) automatically.
INFO: [XFORM 203-602] Inlining function 'Cipher' into 'AES_ECB_encrypt' (NIST-KATs/aes.c:481) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:156) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:184) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:136) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:136) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:243) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:530) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:601) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:179) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_public_key' into 'crypto_sign_keypair' (api.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'crypto_sign_keypair' (api.c:75) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:68:71)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:119)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (NIST-KATs/aes.c:310)...36 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:49 . Memory (MB): peak = 210.305 ; gain = 121.078
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:129:77) in function 'matrix_mul.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:129:77) in function 'matrix_mul' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (NIST-KATs/rng.c:328:10) in function 'AES256_CTR_DRBG_Update' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-631] Renaming function 'AES256_CTR_DRBG_Update' to 'AES256_CTR_DRBG_Upda' (NIST-KATs/rng.c:328:20)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:238:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:235:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:257:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:210:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:214:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:215:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:216:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:226:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:227:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:237:2)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:238:6)
INFO: [HLS 200-472] Inferring partial write operation for 'prod' (picnic_impl.c:134:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:142:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:268:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:282:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:283:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:284:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:285:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:289:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:290:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:298:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:299:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:319:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:320:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:321:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:322:47)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:174:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:114:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:195:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:197:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:199:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:201:3)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:238:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:114:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:114:2)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:161:2)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:163:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:164:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:220:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:221:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:222:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:223:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:253:2)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:166:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:167:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:168:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:169:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:170:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:171:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:172:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:173:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:174:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:175:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:176:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:177:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:178:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:179:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:180:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:181:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:186:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:187:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:188:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:189:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:190:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:191:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:192:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:193:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:194:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:195:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:196:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:197:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:198:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:199:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:200:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:201:5)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:334:17)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:336:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:350:2)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:353:2)
WARNING: [XFORM 203-532] Unable to perform loop rewinding: Function 'matrix_mul.1' (picnic_impl.c:68:33) contains multiple loops.
WARNING: [XFORM 203-532] Unable to perform loop rewinding: Function 'matrix_mul' (picnic_impl.c:119) contains multiple loops.
WARNING: [XFORM 203-532] Unable to perform loop rewinding: Function 'LowMCEnc' (picnic_impl.c:162) contains multiple loops.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:53 . Memory (MB): peak = 334.305 ; gain = 245.078
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'AES256_ECB.1' to 'AES256_ECB_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 53.158 seconds; current allocated memory: 274.258 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.813 seconds; current allocated memory: 277.123 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.796 seconds; current allocated memory: 277.399 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.129 seconds; current allocated memory: 277.571 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.145 seconds; current allocated memory: 277.658 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.207 seconds; current allocated memory: 277.785 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.142 seconds; current allocated memory: 277.879 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.135 seconds; current allocated memory: 278.014 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.208 seconds; current allocated memory: 278.407 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.219 seconds; current allocated memory: 278.884 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.328 seconds; current allocated memory: 279.521 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 280.720 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 281.636 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.775 seconds; current allocated memory: 282.999 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.528 seconds; current allocated memory: 283.768 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.357 seconds; current allocated memory: 284.415 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.518 seconds; current allocated memory: 285.030 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.477 seconds; current allocated memory: 285.840 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.675 seconds; current allocated memory: 286.893 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.226 seconds; current allocated memory: 287.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.332 seconds; current allocated memory: 287.881 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.225 seconds; current allocated memory: 288.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.563 seconds; current allocated memory: 289.277 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.466 seconds; current allocated memory: 290.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.565 seconds; current allocated memory: 291.076 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.872 seconds; current allocated memory: 292.573 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.869 seconds; current allocated memory: 293.592 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.385 seconds; current allocated memory: 294.112 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.971 seconds; current allocated memory: 299.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 1.589 seconds; current allocated memory: 300.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.266 seconds; current allocated memory: 301.055 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows'.
INFO: [HLS 200-111]  Elapsed time: 0.285 seconds; current allocated memory: 301.290 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.467 seconds; current allocated memory: 302.214 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_1_ctx_RoundKey' to 'AES256_ECB_1_ctx_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB_1'.
INFO: [HLS 200-111]  Elapsed time: 0.603 seconds; current allocated memory: 304.896 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_Rocud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.728 seconds; current allocated memory: 307.143 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_CTR_DRBG_Upda_temp' to 'AES256_CTR_DRBG_UdEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_CTR_DRBG_Upda'.
INFO: [HLS 200-111]  Elapsed time: 0.774 seconds; current allocated memory: 308.266 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.717 seconds; current allocated memory: 309.894 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.868 seconds; current allocated memory: 311.540 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.589 seconds; current allocated memory: 312.835 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LowMCEnc_temp_matrix3' to 'LowMCEnc_temp_matg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.601 seconds; current allocated memory: 314.985 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 1.047 seconds; current allocated memory: 317.055 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 1.397 seconds; current allocated memory: 318.986 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.53 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_ctx_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_Rocud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_CTR_DRBG_UdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_prod_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LowMCEnc_temp_matg8j_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp2_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypahbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypakbM_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:28 ; elapsed = 00:01:22 . Memory (MB): peak = 441.176 ; gain = 351.949
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 82.238 seconds; peak allocated memory: 318.986 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:761:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:764:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:709:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1657:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 209.785 ; gain = 119.730
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 209.785 ; gain = 119.730
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'setBit' into 'matrix_mul' (picnic_impl.c:135).
INFO: [XFORM 203-603] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:223).
INFO: [XFORM 203-603] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:222).
INFO: [XFORM 203-603] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:221).
INFO: [XFORM 203-603] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:219).
INFO: [XFORM 203-603] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:218).
INFO: [XFORM 203-603] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:217).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 209.785 ; gain = 119.730
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:319) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:432) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:178) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:242) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:530) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:601) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:68: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:47 . Memory (MB): peak = 209.785 ; gain = 119.730
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (picnic.c:211) in function 'picnic_keygen' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (picnic.c:223) in function 'picnic_keygen' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (picnic.c:234) in function 'picnic_keygen' partially with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label0' (NIST-KATs/aes.c:266) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'MixColumns_label2' (NIST-KATs/aes.c:315) in function 'MixColumns' completely with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (picnic_impl.c:170) in function 'LowMCEnc' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (picnic_impl.c:209) in function 'LowMCEnc' partially with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (NIST-KATs/rng.c:225) in function 'randombytes' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (NIST-KATs/rng.c:249) in function 'randombytes' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (NIST-KATs/rng.c:342) in function 'AES256_CTR_DRBG_Update' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (NIST-KATs/rng.c:345) in function 'AES256_CTR_DRBG_Update' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Cipher_label3' (NIST-KATs/aes.c:429) in function 'Cipher' completely with a factor of 13.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label1' (NIST-KATs/aes.c:251) in function 'AddRoundKey' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KeyExpansion_label4' (NIST-KATs/aes.c:159) in function 'KeyExpansion' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'KeyExpansion_label5' (NIST-KATs/aes.c:169) in function 'KeyExpansion' completely with a factor of 52.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label5' (picnic_impl.c:129) in function 'matrix_mul' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:140) in function 'matrix_mul' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label5' (picnic_impl.c:129) in function 'matrix_mul.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:140) in function 'matrix_mul.1' partially with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'tempa' (NIST-KATs/aes.c:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'block' automatically.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:319) automatically.
INFO: [XFORM 203-602] Inlining function 'Cipher' into 'AES_ECB_encrypt' (NIST-KATs/aes.c:482) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:178) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:242) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:530) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:601) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_public_key' into 'crypto_sign_keypair' (api.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'crypto_sign_keypair' (api.c:75) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:68:71)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:118)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (NIST-KATs/aes.c:310)...36 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:49 . Memory (MB): peak = 209.785 ; gain = 119.730
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:128:77) in function 'matrix_mul.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:128:77) in function 'matrix_mul' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (NIST-KATs/rng.c:322:10) in function 'AES256_CTR_DRBG_Update' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-631] Renaming function 'AES256_CTR_DRBG_Update' to 'AES256_CTR_DRBG_Upda' (NIST-KATs/rng.c:322:20)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:232:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:229:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:251:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:210:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:214:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:215:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:216:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:226:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:227:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:237:2)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:238:6)
INFO: [HLS 200-472] Inferring partial write operation for 'prod' (picnic_impl.c:133:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:141:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:268:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:282:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:283:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:284:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:285:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:289:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:290:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:298:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:299:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:319:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:320:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:321:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:322:47)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:173:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:113:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:194:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:196:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:198:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:200:3)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:237:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:113:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:113:9)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:161:2)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:163:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:164:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:220:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:221:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:222:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:223:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:253:2)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:164:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:165:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:166:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:167:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:168:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:169:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:170:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:171:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:172:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:173:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:174:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:175:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:176:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:177:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:178:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:179:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:183:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:184:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:185:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:186:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:187:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:188:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:189:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:190:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:191:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:192:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:193:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:194:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:195:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:196:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:197:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:198:5)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:328:17)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:330:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:344:2)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:347:2)
WARNING: [XFORM 203-532] Unable to perform loop rewinding: Function 'matrix_mul.1' (picnic_impl.c:68:33) contains multiple loops.
WARNING: [XFORM 203-532] Unable to perform loop rewinding: Function 'matrix_mul' (picnic_impl.c:118) contains multiple loops.
WARNING: [XFORM 203-532] Unable to perform loop rewinding: Function 'LowMCEnc' (picnic_impl.c:161) contains multiple loops.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:52 . Memory (MB): peak = 333.879 ; gain = 243.824
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'AES256_ECB.1' to 'AES256_ECB_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 52.539 seconds; current allocated memory: 273.857 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.787 seconds; current allocated memory: 276.721 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.779 seconds; current allocated memory: 276.997 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.129 seconds; current allocated memory: 277.170 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.142 seconds; current allocated memory: 277.257 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.178 seconds; current allocated memory: 277.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 277.478 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.129 seconds; current allocated memory: 277.612 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.199 seconds; current allocated memory: 278.005 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.211 seconds; current allocated memory: 278.482 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.312 seconds; current allocated memory: 279.120 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.722 seconds; current allocated memory: 280.319 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.505 seconds; current allocated memory: 281.235 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.791 seconds; current allocated memory: 282.598 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.526 seconds; current allocated memory: 283.367 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.354 seconds; current allocated memory: 284.014 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.532 seconds; current allocated memory: 284.632 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.476 seconds; current allocated memory: 285.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.687 seconds; current allocated memory: 286.492 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.228 seconds; current allocated memory: 287.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 287.480 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.217 seconds; current allocated memory: 287.994 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.453 seconds; current allocated memory: 288.814 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.455 seconds; current allocated memory: 289.794 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.597 seconds; current allocated memory: 290.542 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.903 seconds; current allocated memory: 292.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.972 seconds; current allocated memory: 293.058 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.408 seconds; current allocated memory: 293.542 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.996 seconds; current allocated memory: 298.575 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 1.548 seconds; current allocated memory: 300.287 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.242 seconds; current allocated memory: 300.536 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows'.
INFO: [HLS 200-111]  Elapsed time: 0.228 seconds; current allocated memory: 300.772 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.255 seconds; current allocated memory: 301.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_1_ctx_RoundKey' to 'AES256_ECB_1_ctx_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB_1'.
INFO: [HLS 200-111]  Elapsed time: 0.583 seconds; current allocated memory: 304.378 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_Rocud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.714 seconds; current allocated memory: 306.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_CTR_DRBG_Upda_temp' to 'AES256_CTR_DRBG_UdEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_CTR_DRBG_Upda'.
INFO: [HLS 200-111]  Elapsed time: 0.752 seconds; current allocated memory: 307.732 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.715 seconds; current allocated memory: 309.323 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.868 seconds; current allocated memory: 311.005 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.611 seconds; current allocated memory: 312.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LowMCEnc_temp_matrix3' to 'LowMCEnc_temp_matg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.597 seconds; current allocated memory: 314.354 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 0.998 seconds; current allocated memory: 316.361 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 1.381 seconds; current allocated memory: 318.323 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.53 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_ctx_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_Rocud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_CTR_DRBG_UdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_prod_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LowMCEnc_temp_matg8j_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp2_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypahbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypakbM_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:29 ; elapsed = 00:01:21 . Memory (MB): peak = 440.492 ; gain = 350.438
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 81.099 seconds; peak allocated memory: 318.323 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:761:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:764:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:707:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1655:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 209.785 ; gain = 119.289
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 209.785 ; gain = 119.289
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'setBit' into 'matrix_mul' (picnic_impl.c:134).
INFO: [XFORM 203-603] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:221).
INFO: [XFORM 203-603] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:220).
INFO: [XFORM 203-603] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:219).
INFO: [XFORM 203-603] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:217).
INFO: [XFORM 203-603] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:216).
INFO: [XFORM 203-603] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:215).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 209.785 ; gain = 119.289
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:319) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:432) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:134) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:134) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:176) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:240) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:530) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:601) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:68: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 209.785 ; gain = 119.289
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (picnic.c:211) in function 'picnic_keygen' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (picnic.c:223) in function 'picnic_keygen' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (picnic.c:234) in function 'picnic_keygen' partially with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label0' (NIST-KATs/aes.c:266) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'MixColumns_label2' (NIST-KATs/aes.c:315) in function 'MixColumns' completely with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (picnic_impl.c:168) in function 'LowMCEnc' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (picnic_impl.c:207) in function 'LowMCEnc' partially with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (NIST-KATs/rng.c:225) in function 'randombytes' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (NIST-KATs/rng.c:249) in function 'randombytes' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (NIST-KATs/rng.c:342) in function 'AES256_CTR_DRBG_Update' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (NIST-KATs/rng.c:345) in function 'AES256_CTR_DRBG_Update' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Cipher_label3' (NIST-KATs/aes.c:429) in function 'Cipher' completely with a factor of 13.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label1' (NIST-KATs/aes.c:251) in function 'AddRoundKey' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KeyExpansion_label4' (NIST-KATs/aes.c:159) in function 'KeyExpansion' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'KeyExpansion_label5' (NIST-KATs/aes.c:169) in function 'KeyExpansion' completely with a factor of 52.
INFO: [XFORM 203-102] Partitioning array 'tempa' (NIST-KATs/aes.c:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'block' automatically.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:319) automatically.
INFO: [XFORM 203-602] Inlining function 'Cipher' into 'AES_ECB_encrypt' (NIST-KATs/aes.c:482) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:134) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:134) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:176) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:240) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:530) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:601) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_public_key' into 'crypto_sign_keypair' (api.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'crypto_sign_keypair' (api.c:75) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:68:71)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:118)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (NIST-KATs/aes.c:310)...36 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:49 . Memory (MB): peak = 209.785 ; gain = 119.289
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:128:77) in function 'matrix_mul.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:128:77) in function 'matrix_mul' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (NIST-KATs/rng.c:322:10) in function 'AES256_CTR_DRBG_Update' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-631] Renaming function 'AES256_CTR_DRBG_Update' to 'AES256_CTR_DRBG_Upda' (NIST-KATs/rng.c:322:20)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:232:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:229:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:251:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:210:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:214:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:215:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:216:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:226:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:227:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:237:2)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:238:6)
INFO: [HLS 200-472] Inferring partial write operation for 'prod' (picnic_impl.c:132:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:139:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:268:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:282:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:283:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:284:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:285:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:289:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:290:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:298:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:299:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:319:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:320:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:321:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:322:47)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:171:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:113:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:192:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:194:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:196:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:198:3)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:235:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:113:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:113:9)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:161:2)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:163:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:164:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:220:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:221:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:222:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:223:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:253:2)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:164:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:165:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:166:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:167:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:168:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:169:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:170:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:171:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:172:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:173:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:174:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:175:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:176:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:177:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:178:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:179:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:183:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:184:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:185:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:186:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:187:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:188:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:189:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:190:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:191:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:192:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:193:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:194:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:195:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:196:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:197:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:198:5)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:328:17)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:330:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:344:2)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:347:2)
WARNING: [XFORM 203-532] Unable to perform loop rewinding: Function 'LowMCEnc' (picnic_impl.c:159) contains multiple loops.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:52 . Memory (MB): peak = 333.746 ; gain = 243.250
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'AES256_ECB.1' to 'AES256_ECB_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 52.869 seconds; current allocated memory: 273.634 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.804 seconds; current allocated memory: 276.498 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.797 seconds; current allocated memory: 276.806 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.128 seconds; current allocated memory: 276.978 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.144 seconds; current allocated memory: 277.065 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.125 seconds; current allocated memory: 277.192 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.142 seconds; current allocated memory: 277.286 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.158 seconds; current allocated memory: 277.421 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.173 seconds; current allocated memory: 277.814 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.223 seconds; current allocated memory: 278.290 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.309 seconds; current allocated memory: 278.928 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.709 seconds; current allocated memory: 280.127 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.508 seconds; current allocated memory: 281.043 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.775 seconds; current allocated memory: 282.406 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.524 seconds; current allocated memory: 283.175 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.357 seconds; current allocated memory: 283.822 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.522 seconds; current allocated memory: 284.440 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.471 seconds; current allocated memory: 285.231 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.667 seconds; current allocated memory: 286.242 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.204 seconds; current allocated memory: 286.700 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.309 seconds; current allocated memory: 287.129 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.208 seconds; current allocated memory: 287.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.407 seconds; current allocated memory: 288.406 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.411 seconds; current allocated memory: 289.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.524 seconds; current allocated memory: 290.113 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.85 seconds; current allocated memory: 291.615 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.862 seconds; current allocated memory: 292.613 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.384 seconds; current allocated memory: 293.134 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.95 seconds; current allocated memory: 298.183 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 1.601 seconds; current allocated memory: 299.863 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.257 seconds; current allocated memory: 300.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows'.
INFO: [HLS 200-111]  Elapsed time: 0.249 seconds; current allocated memory: 300.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.274 seconds; current allocated memory: 301.287 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_1_ctx_RoundKey' to 'AES256_ECB_1_ctx_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB_1'.
INFO: [HLS 200-111]  Elapsed time: 0.627 seconds; current allocated memory: 303.970 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_Rocud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.748 seconds; current allocated memory: 306.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_CTR_DRBG_Upda_temp' to 'AES256_CTR_DRBG_UdEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_CTR_DRBG_Upda'.
INFO: [HLS 200-111]  Elapsed time: 0.806 seconds; current allocated memory: 307.308 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.721 seconds; current allocated memory: 308.900 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.906 seconds; current allocated memory: 310.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.574 seconds; current allocated memory: 311.608 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LowMCEnc_temp_matrix3' to 'LowMCEnc_temp_matg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 313.568 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 0.968 seconds; current allocated memory: 315.576 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 1.412 seconds; current allocated memory: 317.489 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.53 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_ctx_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_Rocud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_CTR_DRBG_UdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_prod_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LowMCEnc_temp_matg8j_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp2_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp3_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypahbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypakbM_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:28 ; elapsed = 00:01:21 . Memory (MB): peak = 438.746 ; gain = 348.250
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 81.485 seconds; peak allocated memory: 317.489 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:761:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:764:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:709:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1657:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 210.082 ; gain = 119.086
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 210.082 ; gain = 119.086
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'setBit' into 'matrix_mul' (picnic_impl.c:135).
INFO: [XFORM 203-603] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:223).
INFO: [XFORM 203-603] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:222).
INFO: [XFORM 203-603] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:221).
INFO: [XFORM 203-603] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:219).
INFO: [XFORM 203-603] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:218).
INFO: [XFORM 203-603] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:217).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:47 . Memory (MB): peak = 210.082 ; gain = 119.086
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:319) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:432) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:178) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:242) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:530) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:601) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:68: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:47 . Memory (MB): peak = 210.082 ; gain = 119.086
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (picnic.c:211) in function 'picnic_keygen' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (picnic.c:223) in function 'picnic_keygen' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (picnic.c:234) in function 'picnic_keygen' partially with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label0' (NIST-KATs/aes.c:266) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'MixColumns_label2' (NIST-KATs/aes.c:315) in function 'MixColumns' completely with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (picnic_impl.c:170) in function 'LowMCEnc' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (picnic_impl.c:209) in function 'LowMCEnc' partially with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (NIST-KATs/rng.c:225) in function 'randombytes' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (NIST-KATs/rng.c:249) in function 'randombytes' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (NIST-KATs/rng.c:342) in function 'AES256_CTR_DRBG_Update' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (NIST-KATs/rng.c:345) in function 'AES256_CTR_DRBG_Update' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Cipher_label3' (NIST-KATs/aes.c:429) in function 'Cipher' completely with a factor of 13.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label1' (NIST-KATs/aes.c:251) in function 'AddRoundKey' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KeyExpansion_label4' (NIST-KATs/aes.c:159) in function 'KeyExpansion' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'KeyExpansion_label5' (NIST-KATs/aes.c:169) in function 'KeyExpansion' completely with a factor of 52.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label5' (picnic_impl.c:129) in function 'matrix_mul' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:140) in function 'matrix_mul' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label5' (picnic_impl.c:129) in function 'matrix_mul.1' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:140) in function 'matrix_mul.1' partially with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'tempa' (NIST-KATs/aes.c:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'block' automatically.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:319) automatically.
INFO: [XFORM 203-602] Inlining function 'Cipher' into 'AES_ECB_encrypt' (NIST-KATs/aes.c:482) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:178) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:242) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:530) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:601) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_public_key' into 'crypto_sign_keypair' (api.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'crypto_sign_keypair' (api.c:75) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:68:71)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:118)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (NIST-KATs/aes.c:310)...36 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:49 . Memory (MB): peak = 210.082 ; gain = 119.086
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:128:77) in function 'matrix_mul.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:128:77) in function 'matrix_mul' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (NIST-KATs/rng.c:322:10) in function 'AES256_CTR_DRBG_Update' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-631] Renaming function 'AES256_CTR_DRBG_Update' to 'AES256_CTR_DRBG_Upda' (NIST-KATs/rng.c:322:20)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:232:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:229:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:251:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:210:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:214:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:215:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:216:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:226:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:227:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:237:2)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:238:6)
INFO: [HLS 200-472] Inferring partial write operation for 'prod' (picnic_impl.c:133:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:141:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:268:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:282:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:283:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:284:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:285:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:289:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:290:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:298:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:299:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:319:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:320:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:321:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:322:47)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:173:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:113:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:194:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:196:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:198:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:200:3)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:237:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:113:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:113:9)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:161:2)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:163:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:164:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:220:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:221:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:222:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:223:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:253:2)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:164:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:165:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:166:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:167:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:168:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:169:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:170:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:171:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:172:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:173:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:174:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:175:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:176:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:177:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:178:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:179:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:183:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:184:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:185:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:186:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:187:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:188:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:189:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:190:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:191:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:192:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:193:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:194:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:195:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:196:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:197:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:198:5)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:328:17)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:330:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:344:2)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:347:2)
WARNING: [XFORM 203-532] Unable to perform loop rewinding: Function 'matrix_mul.1' (picnic_impl.c:68:33) contains multiple loops.
WARNING: [XFORM 203-532] Unable to perform loop rewinding: Function 'matrix_mul' (picnic_impl.c:118) contains multiple loops.
WARNING: [XFORM 203-532] Unable to perform loop rewinding: Function 'LowMCEnc' (picnic_impl.c:161) contains multiple loops.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:53 . Memory (MB): peak = 334.793 ; gain = 243.797
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'AES256_ECB.1' to 'AES256_ECB_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 53.254 seconds; current allocated memory: 274.298 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.807 seconds; current allocated memory: 277.163 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.795 seconds; current allocated memory: 277.439 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.129 seconds; current allocated memory: 277.612 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.144 seconds; current allocated memory: 277.698 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.124 seconds; current allocated memory: 277.825 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.147 seconds; current allocated memory: 277.920 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.132 seconds; current allocated memory: 278.054 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.175 seconds; current allocated memory: 278.447 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.225 seconds; current allocated memory: 278.924 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.309 seconds; current allocated memory: 279.562 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.712 seconds; current allocated memory: 280.760 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.508 seconds; current allocated memory: 281.677 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.791 seconds; current allocated memory: 283.040 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.53 seconds; current allocated memory: 283.808 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.372 seconds; current allocated memory: 284.456 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 285.070 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.476 seconds; current allocated memory: 285.880 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('prod_addr_3_write_ln133', picnic_impl.c:133) of variable 'and_ln133_3', picnic_impl.c:133 on array 'prod', picnic_impl.c:125 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'prod'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('temp_load_2', picnic_impl.c:141) on array 'temp', picnic_impl.c:126 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'temp'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.709 seconds; current allocated memory: 286.991 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.246 seconds; current allocated memory: 287.588 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('prod_addr_8_write_ln133', picnic_impl.c:133) of variable 'and_ln133_3', picnic_impl.c:133 on array 'prod', picnic_impl.c:125 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'prod'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('temp_load_2', picnic_impl.c:141) on array 'temp', picnic_impl.c:126 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'temp'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.547 seconds; current allocated memory: 288.124 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 288.708 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.451 seconds; current allocated memory: 289.513 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.619 seconds; current allocated memory: 290.561 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.549 seconds; current allocated memory: 291.309 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.88 seconds; current allocated memory: 292.790 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.88 seconds; current allocated memory: 293.825 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 294.346 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.98 seconds; current allocated memory: 299.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 1.67 seconds; current allocated memory: 301.054 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.271 seconds; current allocated memory: 301.304 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows'.
INFO: [HLS 200-111]  Elapsed time: 0.233 seconds; current allocated memory: 301.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.271 seconds; current allocated memory: 302.478 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_1_ctx_RoundKey' to 'AES256_ECB_1_ctx_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB_1'.
INFO: [HLS 200-111]  Elapsed time: 0.674 seconds; current allocated memory: 305.182 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_Rocud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.767 seconds; current allocated memory: 307.376 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_CTR_DRBG_Upda_temp' to 'AES256_CTR_DRBG_UdEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_CTR_DRBG_Upda'.
INFO: [HLS 200-111]  Elapsed time: 0.779 seconds; current allocated memory: 308.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.708 seconds; current allocated memory: 310.143 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.882 seconds; current allocated memory: 311.891 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.663 seconds; current allocated memory: 313.285 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LowMCEnc_temp_matrix3' to 'LowMCEnc_temp_matg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.676 seconds; current allocated memory: 315.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 1.012 seconds; current allocated memory: 317.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 1.431 seconds; current allocated memory: 319.366 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.53 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_ctx_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_Rocud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_CTR_DRBG_UdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempeOg_rom' using block ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_prod_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mfYi_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'LowMCEnc_temp_matg8j_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp2_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypahbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypakbM_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:30 ; elapsed = 00:01:23 . Memory (MB): peak = 446.691 ; gain = 355.695
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 83.122 seconds; peak allocated memory: 319.366 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:761:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:764:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:709:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1657:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 210.234 ; gain = 121.008
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 210.234 ; gain = 121.008
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'setBit' into 'matrix_mul' (picnic_impl.c:135).
INFO: [XFORM 203-603] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:223).
INFO: [XFORM 203-603] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:222).
INFO: [XFORM 203-603] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:221).
INFO: [XFORM 203-603] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:219).
INFO: [XFORM 203-603] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:218).
INFO: [XFORM 203-603] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:217).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 210.234 ; gain = 121.008
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:319) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:432) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:178) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:242) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:530) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:601) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:68: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 210.234 ; gain = 121.008
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (picnic.c:211) in function 'picnic_keygen' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (picnic.c:223) in function 'picnic_keygen' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (picnic.c:234) in function 'picnic_keygen' partially with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label0' (NIST-KATs/aes.c:266) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'MixColumns_label2' (NIST-KATs/aes.c:315) in function 'MixColumns' completely with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (picnic_impl.c:170) in function 'LowMCEnc' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (picnic_impl.c:209) in function 'LowMCEnc' partially with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (NIST-KATs/rng.c:225) in function 'randombytes' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (NIST-KATs/rng.c:249) in function 'randombytes' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (NIST-KATs/rng.c:342) in function 'AES256_CTR_DRBG_Update' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (NIST-KATs/rng.c:345) in function 'AES256_CTR_DRBG_Update' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Cipher_label3' (NIST-KATs/aes.c:429) in function 'Cipher' completely with a factor of 13.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label1' (NIST-KATs/aes.c:251) in function 'AddRoundKey' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KeyExpansion_label4' (NIST-KATs/aes.c:159) in function 'KeyExpansion' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'KeyExpansion_label5' (NIST-KATs/aes.c:169) in function 'KeyExpansion' completely with a factor of 52.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label5' (picnic_impl.c:129) in function 'matrix_mul' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:140) in function 'matrix_mul' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label5' (picnic_impl.c:129) in function 'matrix_mul.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:140) in function 'matrix_mul.1' partially with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'tempa' (NIST-KATs/aes.c:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'block' automatically.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:319) automatically.
INFO: [XFORM 203-602] Inlining function 'Cipher' into 'AES_ECB_encrypt' (NIST-KATs/aes.c:482) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:178) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:242) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:530) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:601) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_public_key' into 'crypto_sign_keypair' (api.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'crypto_sign_keypair' (api.c:75) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:68:71)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:118)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (NIST-KATs/aes.c:310)...36 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:49 . Memory (MB): peak = 210.234 ; gain = 121.008
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:128:77) in function 'matrix_mul.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:128:77) in function 'matrix_mul' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (NIST-KATs/rng.c:322:10) in function 'AES256_CTR_DRBG_Update' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-631] Renaming function 'AES256_CTR_DRBG_Update' to 'AES256_CTR_DRBG_Upda' (NIST-KATs/rng.c:322:20)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:232:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:229:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:251:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:210:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:214:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:215:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:216:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:226:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:227:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:237:2)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:238:6)
INFO: [HLS 200-472] Inferring partial write operation for 'prod' (picnic_impl.c:133:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:141:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:268:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:282:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:283:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:284:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:285:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:289:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:290:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:298:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:299:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:319:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:320:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:321:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:322:47)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:173:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:113:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:194:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:196:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:198:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:200:3)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:237:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:113:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:113:9)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:161:2)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:163:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:164:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:220:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:221:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:222:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:223:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:253:2)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:164:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:165:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:166:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:167:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:168:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:169:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:170:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:171:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:172:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:173:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:174:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:175:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:176:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:177:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:178:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:179:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:183:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:184:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:185:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:186:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:187:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:188:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:189:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:190:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:191:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:192:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:193:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:194:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:195:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:196:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:197:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:198:5)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:328:17)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:330:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:344:2)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:347:2)
WARNING: [XFORM 203-532] Unable to perform loop rewinding: Function 'LowMCEnc' (picnic_impl.c:161) contains multiple loops.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:52 . Memory (MB): peak = 333.672 ; gain = 244.445
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'AES256_ECB.1' to 'AES256_ECB_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 53.023 seconds; current allocated memory: 273.845 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.799 seconds; current allocated memory: 276.709 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.783 seconds; current allocated memory: 276.986 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.151 seconds; current allocated memory: 277.158 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.147 seconds; current allocated memory: 277.245 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.125 seconds; current allocated memory: 277.372 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.142 seconds; current allocated memory: 277.466 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.133 seconds; current allocated memory: 277.601 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.178 seconds; current allocated memory: 277.993 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.218 seconds; current allocated memory: 278.470 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.37 seconds; current allocated memory: 279.108 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.702 seconds; current allocated memory: 280.307 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.499 seconds; current allocated memory: 281.223 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.775 seconds; current allocated memory: 282.586 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.514 seconds; current allocated memory: 283.355 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.351 seconds; current allocated memory: 284.002 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.519 seconds; current allocated memory: 284.620 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.475 seconds; current allocated memory: 285.427 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.674 seconds; current allocated memory: 286.480 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 286.994 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.327 seconds; current allocated memory: 287.466 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.225 seconds; current allocated memory: 287.977 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.428 seconds; current allocated memory: 288.797 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.415 seconds; current allocated memory: 289.777 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.537 seconds; current allocated memory: 290.525 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.869 seconds; current allocated memory: 292.022 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.892 seconds; current allocated memory: 293.041 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.383 seconds; current allocated memory: 293.525 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.965 seconds; current allocated memory: 298.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 1.578 seconds; current allocated memory: 300.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.255 seconds; current allocated memory: 300.520 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows'.
INFO: [HLS 200-111]  Elapsed time: 0.232 seconds; current allocated memory: 300.755 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.259 seconds; current allocated memory: 301.678 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_1_ctx_RoundKey' to 'AES256_ECB_1_ctx_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB_1'.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 304.361 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_Rocud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.744 seconds; current allocated memory: 306.592 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_CTR_DRBG_Upda_temp' to 'AES256_CTR_DRBG_UdEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_CTR_DRBG_Upda'.
INFO: [HLS 200-111]  Elapsed time: 0.768 seconds; current allocated memory: 307.715 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.748 seconds; current allocated memory: 309.307 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.857 seconds; current allocated memory: 310.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.579 seconds; current allocated memory: 312.288 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LowMCEnc_temp_matrix3' to 'LowMCEnc_temp_matg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.598 seconds; current allocated memory: 314.339 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 0.978 seconds; current allocated memory: 316.346 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 1.38 seconds; current allocated memory: 318.308 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.53 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_ctx_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_Rocud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_CTR_DRBG_UdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_prod_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LowMCEnc_temp_matg8j_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp2_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypahbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypakbM_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:28 ; elapsed = 00:01:21 . Memory (MB): peak = 439.500 ; gain = 350.273
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 81.473 seconds; peak allocated memory: 318.308 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:761:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:764:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:710:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1658:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 210.137 ; gain = 120.613
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 210.137 ; gain = 120.613
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'setBit' into 'matrix_mul' (picnic_impl.c:135).
INFO: [XFORM 203-603] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:224).
INFO: [XFORM 203-603] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:223).
INFO: [XFORM 203-603] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:222).
INFO: [XFORM 203-603] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:220).
INFO: [XFORM 203-603] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:219).
INFO: [XFORM 203-603] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:218).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:47 . Memory (MB): peak = 210.137 ; gain = 120.613
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:319) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:432) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:178) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:243) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:530) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:601) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:68: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 210.137 ; gain = 120.613
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (picnic.c:211) in function 'picnic_keygen' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (picnic.c:223) in function 'picnic_keygen' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (picnic.c:234) in function 'picnic_keygen' partially with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label0' (NIST-KATs/aes.c:266) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'MixColumns_label2' (NIST-KATs/aes.c:315) in function 'MixColumns' completely with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (picnic_impl.c:170) in function 'LowMCEnc' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (picnic_impl.c:209) in function 'LowMCEnc' partially with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (NIST-KATs/rng.c:225) in function 'randombytes' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (NIST-KATs/rng.c:249) in function 'randombytes' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (NIST-KATs/rng.c:342) in function 'AES256_CTR_DRBG_Update' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (NIST-KATs/rng.c:345) in function 'AES256_CTR_DRBG_Update' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Cipher_label3' (NIST-KATs/aes.c:429) in function 'Cipher' completely with a factor of 13.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label1' (NIST-KATs/aes.c:251) in function 'AddRoundKey' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KeyExpansion_label4' (NIST-KATs/aes.c:159) in function 'KeyExpansion' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'KeyExpansion_label5' (NIST-KATs/aes.c:169) in function 'KeyExpansion' completely with a factor of 52.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label5' (picnic_impl.c:129) in function 'matrix_mul' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:140) in function 'matrix_mul' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label5' (picnic_impl.c:129) in function 'matrix_mul.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:140) in function 'matrix_mul.1' partially with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'tempa' (NIST-KATs/aes.c:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'block' automatically.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:319) automatically.
INFO: [XFORM 203-602] Inlining function 'Cipher' into 'AES_ECB_encrypt' (NIST-KATs/aes.c:482) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:178) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:243) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:530) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:601) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_public_key' into 'crypto_sign_keypair' (api.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'crypto_sign_keypair' (api.c:75) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:68:71)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:118)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (NIST-KATs/aes.c:310)...36 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:49 . Memory (MB): peak = 210.137 ; gain = 120.613
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:128:77) in function 'matrix_mul.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:128:77) in function 'matrix_mul' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-3' (picnic_impl.c:188:24) in function 'LowMCEnc' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (NIST-KATs/rng.c:322:10) in function 'AES256_CTR_DRBG_Update' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-631] Renaming function 'AES256_CTR_DRBG_Update' to 'AES256_CTR_DRBG_Upda' (NIST-KATs/rng.c:322:20)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:232:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:229:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:251:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:210:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:214:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:215:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:216:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:226:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:227:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:237:2)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:238:6)
INFO: [HLS 200-472] Inferring partial write operation for 'prod' (picnic_impl.c:133:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:141:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:268:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:282:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:283:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:284:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:285:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:289:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:290:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:298:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:299:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:319:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:320:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:321:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:322:47)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:173:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:113:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:194:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:196:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:198:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:200:3)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:238:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:113:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:113:9)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:161:2)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:163:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:164:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:220:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:221:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:222:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:223:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:253:2)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:164:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:165:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:166:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:167:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:168:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:169:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:170:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:171:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:172:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:173:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:174:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:175:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:176:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:177:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:178:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:179:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:183:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:184:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:185:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:186:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:187:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:188:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:189:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:190:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:191:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:192:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:193:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:194:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:195:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:196:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:197:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:198:5)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:328:17)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:330:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:344:2)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:347:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:52 . Memory (MB): peak = 333.871 ; gain = 244.348
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'AES256_ECB.1' to 'AES256_ECB_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 52.591 seconds; current allocated memory: 273.860 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.794 seconds; current allocated memory: 276.724 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.784 seconds; current allocated memory: 277.001 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.125 seconds; current allocated memory: 277.173 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.141 seconds; current allocated memory: 277.260 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.121 seconds; current allocated memory: 277.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.138 seconds; current allocated memory: 277.481 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.128 seconds; current allocated memory: 277.616 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.169 seconds; current allocated memory: 278.008 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 278.485 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.298 seconds; current allocated memory: 279.123 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.696 seconds; current allocated memory: 280.322 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.521 seconds; current allocated memory: 281.238 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.765 seconds; current allocated memory: 282.601 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.524 seconds; current allocated memory: 283.370 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.345 seconds; current allocated memory: 284.017 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.537 seconds; current allocated memory: 284.635 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.465 seconds; current allocated memory: 285.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.712 seconds; current allocated memory: 286.495 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.216 seconds; current allocated memory: 287.009 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.326 seconds; current allocated memory: 287.481 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.221 seconds; current allocated memory: 287.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3.1'.
WARNING: [SCHED 204-68] The II Violation in module 'LowMCEnc' (Loop: Loop 3.1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('temp_addr_write_ln68', picnic_impl.c:68->picnic_impl.c:222) of variable 'or_ln68', picnic_impl.c:68->picnic_impl.c:222 on array 'temp', picnic_impl.c:185 and 'load' operation ('temp_load', picnic_impl.c:55->picnic_impl.c:218) on array 'temp', picnic_impl.c:185.
WARNING: [SCHED 204-68] The II Violation in module 'LowMCEnc' (Loop: Loop 3.1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('temp_addr_7_write_ln68', picnic_impl.c:68->picnic_impl.c:223) of variable 'or_ln68_1', picnic_impl.c:68->picnic_impl.c:223 on array 'temp', picnic_impl.c:185 and 'load' operation ('temp_load_4', picnic_impl.c:55->picnic_impl.c:219) on array 'temp', picnic_impl.c:185.
WARNING: [SCHED 204-68] The II Violation in module 'LowMCEnc' (Loop: Loop 3.1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'store' operation ('temp_addr_7_write_ln68', picnic_impl.c:68->picnic_impl.c:223) of variable 'or_ln68_1', picnic_impl.c:68->picnic_impl.c:223 on array 'temp', picnic_impl.c:185 and 'load' operation ('temp_load_4', picnic_impl.c:55->picnic_impl.c:219) on array 'temp', picnic_impl.c:185.
WARNING: [SCHED 204-68] The II Violation in module 'LowMCEnc' (Loop: Loop 3.1): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'store' operation ('temp_addr_8_write_ln68', picnic_impl.c:68->picnic_impl.c:224) of variable 'or_ln68_2', picnic_impl.c:68->picnic_impl.c:224 on array 'temp', picnic_impl.c:185 and 'load' operation ('temp_load_8', picnic_impl.c:55->picnic_impl.c:220) on array 'temp', picnic_impl.c:185.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('temp_load', picnic_impl.c:55->picnic_impl.c:218) on array 'temp', picnic_impl.c:185 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'temp'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 21, Depth = 21.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.579 seconds; current allocated memory: 288.843 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.425 seconds; current allocated memory: 289.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.538 seconds; current allocated memory: 290.607 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.863 seconds; current allocated memory: 292.104 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.868 seconds; current allocated memory: 293.124 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.38 seconds; current allocated memory: 293.607 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.983 seconds; current allocated memory: 298.641 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 1.56 seconds; current allocated memory: 300.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.241 seconds; current allocated memory: 300.602 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows'.
INFO: [HLS 200-111]  Elapsed time: 0.228 seconds; current allocated memory: 300.837 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.252 seconds; current allocated memory: 301.761 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_1_ctx_RoundKey' to 'AES256_ECB_1_ctx_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB_1'.
INFO: [HLS 200-111]  Elapsed time: 0.582 seconds; current allocated memory: 304.443 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_Rocud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.712 seconds; current allocated memory: 306.690 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_CTR_DRBG_Upda_temp' to 'AES256_CTR_DRBG_UdEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_CTR_DRBG_Upda'.
INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 307.813 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.701 seconds; current allocated memory: 309.404 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.843 seconds; current allocated memory: 311.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.583 seconds; current allocated memory: 312.370 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LowMCEnc_temp_matrix3' to 'LowMCEnc_temp_matg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.594 seconds; current allocated memory: 314.443 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 0.991 seconds; current allocated memory: 316.446 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 1.41 seconds; current allocated memory: 318.408 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.53 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_ctx_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_Rocud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_CTR_DRBG_UdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_prod_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LowMCEnc_temp_matg8j_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp2_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypahbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypakbM_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:27 ; elapsed = 00:01:21 . Memory (MB): peak = 440.418 ; gain = 350.895
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 80.993 seconds; peak allocated memory: 318.408 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:761:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:764:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:708:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1656:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 210.145 ; gain = 119.633
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 210.145 ; gain = 119.633
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'setBit' into 'matrix_mul' (picnic_impl.c:134).
INFO: [XFORM 203-603] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:222).
INFO: [XFORM 203-603] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:221).
INFO: [XFORM 203-603] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:220).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 210.145 ; gain = 119.633
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:319) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:432) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:134) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:134) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:177) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:216) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:241) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:530) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:601) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:67: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:47 . Memory (MB): peak = 210.145 ; gain = 119.633
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (picnic.c:211) in function 'picnic_keygen' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (picnic.c:223) in function 'picnic_keygen' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (picnic.c:234) in function 'picnic_keygen' partially with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label0' (NIST-KATs/aes.c:266) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'MixColumns_label2' (NIST-KATs/aes.c:315) in function 'MixColumns' completely with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (picnic_impl.c:169) in function 'LowMCEnc' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (picnic_impl.c:208) in function 'LowMCEnc' partially with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (NIST-KATs/rng.c:225) in function 'randombytes' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (NIST-KATs/rng.c:249) in function 'randombytes' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (NIST-KATs/rng.c:342) in function 'AES256_CTR_DRBG_Update' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (NIST-KATs/rng.c:345) in function 'AES256_CTR_DRBG_Update' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Cipher_label3' (NIST-KATs/aes.c:429) in function 'Cipher' completely with a factor of 13.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label1' (NIST-KATs/aes.c:251) in function 'AddRoundKey' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KeyExpansion_label4' (NIST-KATs/aes.c:159) in function 'KeyExpansion' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'KeyExpansion_label5' (NIST-KATs/aes.c:169) in function 'KeyExpansion' completely with a factor of 52.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label5' (picnic_impl.c:128) in function 'matrix_mul' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:139) in function 'matrix_mul' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label5' (picnic_impl.c:128) in function 'matrix_mul.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:139) in function 'matrix_mul.1' partially with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'tempa' (NIST-KATs/aes.c:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'block' automatically.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:319) automatically.
INFO: [XFORM 203-602] Inlining function 'Cipher' into 'AES_ECB_encrypt' (NIST-KATs/aes.c:482) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:134) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:134) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:177) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:216) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:241) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:530) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:601) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_public_key' into 'crypto_sign_keypair' (api.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'crypto_sign_keypair' (api.c:75) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:67:71)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:117)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (NIST-KATs/aes.c:310)...36 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:49 . Memory (MB): peak = 210.145 ; gain = 119.633
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:127:77) in function 'matrix_mul.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:127:77) in function 'matrix_mul' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (NIST-KATs/rng.c:322:10) in function 'AES256_CTR_DRBG_Update' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-631] Renaming function 'AES256_CTR_DRBG_Update' to 'AES256_CTR_DRBG_Upda' (NIST-KATs/rng.c:322:20)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:232:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:229:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:251:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:210:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:214:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:215:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:216:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:226:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:227:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:237:2)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:238:6)
INFO: [HLS 200-472] Inferring partial write operation for 'prod' (picnic_impl.c:132:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:67:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:140:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:268:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:282:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:283:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:284:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:285:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:289:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:290:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:298:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:299:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:319:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:320:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:321:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:322:47)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:172:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:112:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:193:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:195:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:197:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:199:3)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:67:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:67:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:67:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:236:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:112:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:112:9)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:161:2)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:163:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:164:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:220:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:221:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:222:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:223:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:253:2)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:164:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:165:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:166:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:167:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:168:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:169:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:170:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:171:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:172:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:173:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:174:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:175:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:176:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:177:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:178:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:179:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:183:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:184:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:185:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:186:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:187:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:188:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:189:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:190:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:191:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:192:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:193:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:194:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:195:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:196:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:197:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:198:5)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:328:17)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:330:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:344:2)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:347:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:52 . Memory (MB): peak = 332.953 ; gain = 242.441
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'AES256_ECB.1' to 'AES256_ECB_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 52.951 seconds; current allocated memory: 273.849 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.844 seconds; current allocated memory: 276.713 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.826 seconds; current allocated memory: 276.990 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.132 seconds; current allocated memory: 277.162 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.148 seconds; current allocated memory: 277.249 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.128 seconds; current allocated memory: 277.376 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.143 seconds; current allocated memory: 277.470 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.137 seconds; current allocated memory: 277.605 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.179 seconds; current allocated memory: 277.997 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.225 seconds; current allocated memory: 278.474 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.313 seconds; current allocated memory: 279.112 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.723 seconds; current allocated memory: 280.311 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.514 seconds; current allocated memory: 281.227 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.794 seconds; current allocated memory: 282.590 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.534 seconds; current allocated memory: 283.359 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 284.006 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.536 seconds; current allocated memory: 284.621 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.482 seconds; current allocated memory: 285.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.688 seconds; current allocated memory: 286.484 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.228 seconds; current allocated memory: 286.998 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 287.470 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.225 seconds; current allocated memory: 287.981 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.434 seconds; current allocated memory: 288.801 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.437 seconds; current allocated memory: 289.779 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.545 seconds; current allocated memory: 290.527 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.871 seconds; current allocated memory: 292.024 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.885 seconds; current allocated memory: 293.043 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.405 seconds; current allocated memory: 293.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.966 seconds; current allocated memory: 298.560 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 1.602 seconds; current allocated memory: 300.272 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.259 seconds; current allocated memory: 300.521 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows'.
INFO: [HLS 200-111]  Elapsed time: 0.24 seconds; current allocated memory: 300.757 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.268 seconds; current allocated memory: 301.680 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_1_ctx_RoundKey' to 'AES256_ECB_1_ctx_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB_1'.
INFO: [HLS 200-111]  Elapsed time: 0.603 seconds; current allocated memory: 304.363 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_Rocud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.738 seconds; current allocated memory: 306.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_CTR_DRBG_Upda_temp' to 'AES256_CTR_DRBG_UdEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_CTR_DRBG_Upda'.
INFO: [HLS 200-111]  Elapsed time: 0.758 seconds; current allocated memory: 307.717 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.716 seconds; current allocated memory: 309.308 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.872 seconds; current allocated memory: 310.993 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 312.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LowMCEnc_temp_matrix3' to 'LowMCEnc_temp_matg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.617 seconds; current allocated memory: 314.345 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 1.016 seconds; current allocated memory: 316.350 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 1.406 seconds; current allocated memory: 318.312 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.53 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_ctx_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_Rocud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_CTR_DRBG_UdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_prod_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LowMCEnc_temp_matg8j_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp2_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypahbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypakbM_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:29 ; elapsed = 00:01:22 . Memory (MB): peak = 439.172 ; gain = 348.660
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 81.729 seconds; peak allocated memory: 318.312 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:761:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:764:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:709:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1657:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 209.684 ; gain = 120.305
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 209.684 ; gain = 120.305
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 209.684 ; gain = 120.305
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:319) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:432) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:178) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:217) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:221) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:242) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:530) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:601) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:68: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 209.684 ; gain = 120.305
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (picnic.c:211) in function 'picnic_keygen' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (picnic.c:223) in function 'picnic_keygen' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6' (picnic.c:234) in function 'picnic_keygen' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label0' (NIST-KATs/aes.c:266) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'MixColumns_label2' (NIST-KATs/aes.c:315) in function 'MixColumns' completely with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (picnic_impl.c:170) in function 'LowMCEnc' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (picnic_impl.c:209) in function 'LowMCEnc' partially with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (NIST-KATs/rng.c:225) in function 'randombytes' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (NIST-KATs/rng.c:249) in function 'randombytes' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (NIST-KATs/rng.c:342) in function 'AES256_CTR_DRBG_Update' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (NIST-KATs/rng.c:345) in function 'AES256_CTR_DRBG_Update' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Cipher_label3' (NIST-KATs/aes.c:429) in function 'Cipher' completely with a factor of 13.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label1' (NIST-KATs/aes.c:251) in function 'AddRoundKey' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KeyExpansion_label4' (NIST-KATs/aes.c:159) in function 'KeyExpansion' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'KeyExpansion_label5' (NIST-KATs/aes.c:169) in function 'KeyExpansion' completely with a factor of 52.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label5' (picnic_impl.c:129) in function 'matrix_mul' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:140) in function 'matrix_mul' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label5' (picnic_impl.c:129) in function 'matrix_mul.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:140) in function 'matrix_mul.1' partially with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'tempa' (NIST-KATs/aes.c:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'block' automatically.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:319) automatically.
INFO: [XFORM 203-602] Inlining function 'Cipher' into 'AES_ECB_encrypt' (NIST-KATs/aes.c:482) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:178) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:217) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:242) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:530) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:601) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_public_key' into 'crypto_sign_keypair' (api.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'crypto_sign_keypair' (api.c:75) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:68:71)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:118)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (NIST-KATs/aes.c:310)...36 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:50 . Memory (MB): peak = 209.684 ; gain = 120.305
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:128:77) in function 'matrix_mul.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:128:77) in function 'matrix_mul' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (NIST-KATs/rng.c:322:10) in function 'AES256_CTR_DRBG_Update' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-631] Renaming function 'AES256_CTR_DRBG_Update' to 'AES256_CTR_DRBG_Upda' (NIST-KATs/rng.c:322:20)
INFO: [HLS 200-472] Inferring partial write operation for 'bytes' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:232:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:229:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:251:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:210:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:214:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:215:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:216:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:226:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:227:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:237:2)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:238:6)
INFO: [HLS 200-472] Inferring partial write operation for 'prod' (picnic_impl.c:133:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:141:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:268:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:282:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:283:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:284:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:285:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:289:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:290:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:298:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:299:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:319:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:320:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:321:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:322:47)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:173:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:113:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:194:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:196:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:198:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:200:3)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:237:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:113:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:113:9)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:161:2)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:163:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:164:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:220:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:221:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:222:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:223:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:253:2)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:164:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:165:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:166:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:167:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:168:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:169:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:170:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:171:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:172:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:173:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:174:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:175:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:176:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:177:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:178:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:179:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:183:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:184:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:185:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:186:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:187:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:188:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:189:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:190:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:191:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:192:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:193:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:194:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:195:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:196:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:197:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:198:5)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:328:17)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:330:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:344:2)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:347:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:54 . Memory (MB): peak = 344.828 ; gain = 255.449
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'AES256_ECB.1' to 'AES256_ECB_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 54.085 seconds; current allocated memory: 284.878 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.807 seconds; current allocated memory: 287.743 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.794 seconds; current allocated memory: 288.035 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.132 seconds; current allocated memory: 288.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.148 seconds; current allocated memory: 288.294 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.138 seconds; current allocated memory: 288.421 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.139 seconds; current allocated memory: 288.515 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 288.650 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.172 seconds; current allocated memory: 289.042 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.221 seconds; current allocated memory: 289.519 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.307 seconds; current allocated memory: 290.157 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.708 seconds; current allocated memory: 291.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.501 seconds; current allocated memory: 292.272 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.774 seconds; current allocated memory: 293.651 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.529 seconds; current allocated memory: 294.401 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.351 seconds; current allocated memory: 295.048 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.523 seconds; current allocated memory: 295.666 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.477 seconds; current allocated memory: 296.460 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.681 seconds; current allocated memory: 297.529 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.223 seconds; current allocated memory: 298.043 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'setBit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.255 seconds; current allocated memory: 298.135 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.114 seconds; current allocated memory: 298.206 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.222 seconds; current allocated memory: 298.625 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.229 seconds; current allocated memory: 299.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.426 seconds; current allocated memory: 299.782 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.428 seconds; current allocated memory: 300.718 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.641 seconds; current allocated memory: 302.114 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.182 seconds; current allocated memory: 304.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.11 seconds; current allocated memory: 305.384 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.381 seconds; current allocated memory: 305.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.945 seconds; current allocated memory: 310.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 1.57 seconds; current allocated memory: 312.546 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.464 seconds; current allocated memory: 312.796 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows'.
INFO: [HLS 200-111]  Elapsed time: 0.248 seconds; current allocated memory: 313.048 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.268 seconds; current allocated memory: 313.987 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_1_ctx_RoundKey' to 'AES256_ECB_1_ctx_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB_1'.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 316.670 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_Rocud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.735 seconds; current allocated memory: 318.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_CTR_DRBG_Upda_temp' to 'AES256_CTR_DRBG_UdEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_CTR_DRBG_Upda'.
INFO: [HLS 200-111]  Elapsed time: 0.893 seconds; current allocated memory: 320.077 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.716 seconds; current allocated memory: 321.670 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.872 seconds; current allocated memory: 323.339 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'setBit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'setBit'.
INFO: [HLS 200-111]  Elapsed time: 0.532 seconds; current allocated memory: 323.741 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.359 seconds; current allocated memory: 324.790 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LowMCEnc_temp_matrix3' to 'LowMCEnc_temp_matg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.605 seconds; current allocated memory: 326.662 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 0.918 seconds; current allocated memory: 329.275 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 1.786 seconds; current allocated memory: 331.268 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.53 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_ctx_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_Rocud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_CTR_DRBG_UdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_prod_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LowMCEnc_temp_matg8j_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp2_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypahbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypakbM_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:30 ; elapsed = 00:01:24 . Memory (MB): peak = 456.961 ; gain = 367.582
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 84.365 seconds; peak allocated memory: 331.268 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:761:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:764:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:709:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1657:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 210.188 ; gain = 120.004
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 210.188 ; gain = 120.004
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 210.188 ; gain = 120.004
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:319) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:432) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:178) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:217) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:221) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:242) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:530) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:601) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:68: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 210.188 ; gain = 120.004
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (picnic.c:211) in function 'picnic_keygen' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (picnic.c:223) in function 'picnic_keygen' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6' (picnic.c:234) in function 'picnic_keygen' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label0' (NIST-KATs/aes.c:266) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'MixColumns_label2' (NIST-KATs/aes.c:315) in function 'MixColumns' completely with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (picnic_impl.c:170) in function 'LowMCEnc' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (picnic_impl.c:209) in function 'LowMCEnc' partially with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (NIST-KATs/rng.c:225) in function 'randombytes' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (NIST-KATs/rng.c:249) in function 'randombytes' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (NIST-KATs/rng.c:342) in function 'AES256_CTR_DRBG_Update' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (NIST-KATs/rng.c:345) in function 'AES256_CTR_DRBG_Update' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Cipher_label3' (NIST-KATs/aes.c:429) in function 'Cipher' completely with a factor of 13.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label1' (NIST-KATs/aes.c:251) in function 'AddRoundKey' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KeyExpansion_label4' (NIST-KATs/aes.c:159) in function 'KeyExpansion' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'KeyExpansion_label5' (NIST-KATs/aes.c:169) in function 'KeyExpansion' completely with a factor of 52.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label5' (picnic_impl.c:129) in function 'matrix_mul' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:140) in function 'matrix_mul' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label5' (picnic_impl.c:129) in function 'matrix_mul.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:140) in function 'matrix_mul.1' partially with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'tempa' (NIST-KATs/aes.c:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'block' automatically.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:319) automatically.
INFO: [XFORM 203-602] Inlining function 'Cipher' into 'AES_ECB_encrypt' (NIST-KATs/aes.c:482) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:178) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:217) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:242) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:530) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:601) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_public_key' into 'crypto_sign_keypair' (api.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'crypto_sign_keypair' (api.c:75) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:68:71)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:118)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (NIST-KATs/aes.c:310)...36 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:50 . Memory (MB): peak = 210.188 ; gain = 120.004
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:128:77) in function 'matrix_mul.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:128:77) in function 'matrix_mul' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (NIST-KATs/rng.c:322:10) in function 'AES256_CTR_DRBG_Update' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-631] Renaming function 'AES256_CTR_DRBG_Update' to 'AES256_CTR_DRBG_Upda' (NIST-KATs/rng.c:322:20)
INFO: [HLS 200-472] Inferring partial write operation for 'bytes' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:232:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:229:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:251:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:210:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:214:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:215:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:216:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:226:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:227:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:237:2)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:238:6)
INFO: [HLS 200-472] Inferring partial write operation for 'prod' (picnic_impl.c:133:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:141:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:268:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:282:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:283:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:284:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:285:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:289:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:290:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:298:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:299:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:319:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:320:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:321:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:322:47)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:173:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:113:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:194:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:196:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:198:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:200:3)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:237:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:113:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:113:9)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:161:2)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:163:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:164:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:220:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:221:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:222:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:223:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:253:2)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:164:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:165:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:166:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:167:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:168:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:169:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:170:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:171:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:172:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:173:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:174:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:175:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:176:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:177:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:178:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:179:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:183:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:184:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:185:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:186:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:187:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:188:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:189:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:190:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:191:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:192:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:193:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:194:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:195:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:196:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:197:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:198:5)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:328:17)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:330:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:344:2)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:347:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:53 . Memory (MB): peak = 344.629 ; gain = 254.445
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'AES256_ECB.1' to 'AES256_ECB_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 53.578 seconds; current allocated memory: 284.847 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.827 seconds; current allocated memory: 287.712 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.815 seconds; current allocated memory: 288.035 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.131 seconds; current allocated memory: 288.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.154 seconds; current allocated memory: 288.294 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.124 seconds; current allocated memory: 288.421 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.144 seconds; current allocated memory: 288.515 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.185 seconds; current allocated memory: 288.650 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.174 seconds; current allocated memory: 289.042 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.232 seconds; current allocated memory: 289.519 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.321 seconds; current allocated memory: 290.142 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.733 seconds; current allocated memory: 291.372 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.555 seconds; current allocated memory: 292.257 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.758 seconds; current allocated memory: 293.635 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.525 seconds; current allocated memory: 294.404 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.351 seconds; current allocated memory: 295.048 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.52 seconds; current allocated memory: 295.666 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.473 seconds; current allocated memory: 296.476 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.889 seconds; current allocated memory: 297.514 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.223 seconds; current allocated memory: 298.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'setBit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.253 seconds; current allocated memory: 298.120 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.111 seconds; current allocated memory: 298.190 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.206 seconds; current allocated memory: 298.610 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.219 seconds; current allocated memory: 299.121 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.389 seconds; current allocated memory: 299.767 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.478 seconds; current allocated memory: 300.718 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.635 seconds; current allocated memory: 302.098 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.164 seconds; current allocated memory: 304.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.114 seconds; current allocated memory: 305.369 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.375 seconds; current allocated memory: 305.837 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.951 seconds; current allocated memory: 310.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 1.568 seconds; current allocated memory: 312.515 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.459 seconds; current allocated memory: 312.765 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows'.
INFO: [HLS 200-111]  Elapsed time: 0.241 seconds; current allocated memory: 313.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.269 seconds; current allocated memory: 313.956 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_1_ctx_RoundKey' to 'AES256_ECB_1_ctx_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB_1'.
INFO: [HLS 200-111]  Elapsed time: 0.708 seconds; current allocated memory: 316.639 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_Rocud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.723 seconds; current allocated memory: 318.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_CTR_DRBG_Upda_temp' to 'AES256_CTR_DRBG_UdEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_CTR_DRBG_Upda'.
INFO: [HLS 200-111]  Elapsed time: 0.752 seconds; current allocated memory: 320.031 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.721 seconds; current allocated memory: 321.623 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.863 seconds; current allocated memory: 323.308 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'setBit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'setBit'.
INFO: [HLS 200-111]  Elapsed time: 0.524 seconds; current allocated memory: 323.710 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.305 seconds; current allocated memory: 324.758 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LowMCEnc_temp_matrix3' to 'LowMCEnc_temp_matg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.605 seconds; current allocated memory: 326.616 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 1.041 seconds; current allocated memory: 329.228 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 1.774 seconds; current allocated memory: 331.221 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.53 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_ctx_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_Rocud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_CTR_DRBG_UdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_prod_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LowMCEnc_temp_matg8j_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp2_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypahbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypakbM_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:30 ; elapsed = 00:01:24 . Memory (MB): peak = 456.996 ; gain = 366.813
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 84.298 seconds; peak allocated memory: 331.221 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:761:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:764:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:709:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1657:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 210.047 ; gain = 119.656
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 210.047 ; gain = 119.656
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 210.047 ; gain = 119.656
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:319) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:432) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:178) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:217) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:221) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:242) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:530) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:601) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:68: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 210.047 ; gain = 119.656
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (picnic.c:211) in function 'picnic_keygen' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (picnic.c:223) in function 'picnic_keygen' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (picnic.c:234) in function 'picnic_keygen' partially with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label0' (NIST-KATs/aes.c:266) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'MixColumns_label2' (NIST-KATs/aes.c:315) in function 'MixColumns' completely with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (picnic_impl.c:170) in function 'LowMCEnc' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (picnic_impl.c:209) in function 'LowMCEnc' partially with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (NIST-KATs/rng.c:225) in function 'randombytes' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (NIST-KATs/rng.c:249) in function 'randombytes' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (NIST-KATs/rng.c:342) in function 'AES256_CTR_DRBG_Update' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (NIST-KATs/rng.c:345) in function 'AES256_CTR_DRBG_Update' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Cipher_label3' (NIST-KATs/aes.c:429) in function 'Cipher' completely with a factor of 13.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label1' (NIST-KATs/aes.c:251) in function 'AddRoundKey' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KeyExpansion_label4' (NIST-KATs/aes.c:159) in function 'KeyExpansion' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'KeyExpansion_label5' (NIST-KATs/aes.c:169) in function 'KeyExpansion' completely with a factor of 52.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label5' (picnic_impl.c:129) in function 'matrix_mul' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:140) in function 'matrix_mul' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label5' (picnic_impl.c:129) in function 'matrix_mul.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:140) in function 'matrix_mul.1' partially with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'tempa' (NIST-KATs/aes.c:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'block' automatically.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:319) automatically.
INFO: [XFORM 203-602] Inlining function 'Cipher' into 'AES_ECB_encrypt' (NIST-KATs/aes.c:482) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:178) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:217) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:242) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:530) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:601) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_public_key' into 'crypto_sign_keypair' (api.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'crypto_sign_keypair' (api.c:75) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:68:71)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:118)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (NIST-KATs/aes.c:310)...36 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:49 . Memory (MB): peak = 210.047 ; gain = 119.656
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:128:77) in function 'matrix_mul.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:128:77) in function 'matrix_mul' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (NIST-KATs/rng.c:322:10) in function 'AES256_CTR_DRBG_Update' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-631] Renaming function 'AES256_CTR_DRBG_Update' to 'AES256_CTR_DRBG_Upda' (NIST-KATs/rng.c:322:20)
INFO: [HLS 200-472] Inferring partial write operation for 'bytes' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:232:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:229:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:251:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:210:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:214:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:215:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:216:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:226:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:227:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:237:2)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:238:6)
INFO: [HLS 200-472] Inferring partial write operation for 'prod' (picnic_impl.c:133:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:141:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:268:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:282:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:283:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:284:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:285:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:289:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:290:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:298:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:299:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:319:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:320:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:321:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:322:47)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:173:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:113:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:194:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:196:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:198:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:200:3)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:237:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:113:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:113:9)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:161:2)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:163:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:164:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:220:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:221:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:222:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:223:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:253:2)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:164:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:165:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:166:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:167:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:168:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:169:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:170:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:171:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:172:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:173:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:174:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:175:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:176:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:177:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:178:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:179:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:183:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:184:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:185:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:186:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:187:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:188:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:189:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:190:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:191:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:192:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:193:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:194:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:195:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:196:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:197:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:198:5)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:328:17)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:330:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:344:2)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:347:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:52 . Memory (MB): peak = 344.102 ; gain = 253.711
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'AES256_ECB.1' to 'AES256_ECB_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 52.925 seconds; current allocated memory: 283.901 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.861 seconds; current allocated memory: 286.765 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.802 seconds; current allocated memory: 287.057 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.128 seconds; current allocated memory: 287.229 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.142 seconds; current allocated memory: 287.316 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.181 seconds; current allocated memory: 287.443 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.139 seconds; current allocated memory: 287.537 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.129 seconds; current allocated memory: 287.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.173 seconds; current allocated memory: 288.065 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.214 seconds; current allocated memory: 288.542 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 289.180 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.738 seconds; current allocated memory: 290.409 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.556 seconds; current allocated memory: 291.294 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.771 seconds; current allocated memory: 292.673 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.525 seconds; current allocated memory: 293.426 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.348 seconds; current allocated memory: 294.073 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.526 seconds; current allocated memory: 294.688 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.472 seconds; current allocated memory: 295.482 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.681 seconds; current allocated memory: 296.552 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.216 seconds; current allocated memory: 297.065 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'setBit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.245 seconds; current allocated memory: 297.158 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.109 seconds; current allocated memory: 297.228 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 297.648 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.219 seconds; current allocated memory: 298.159 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.387 seconds; current allocated memory: 298.805 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.416 seconds; current allocated memory: 299.740 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.503 seconds; current allocated memory: 300.612 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.907 seconds; current allocated memory: 302.333 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.924 seconds; current allocated memory: 303.316 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.375 seconds; current allocated memory: 303.820 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.946 seconds; current allocated memory: 308.834 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 1.626 seconds; current allocated memory: 310.514 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.256 seconds; current allocated memory: 310.764 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows'.
INFO: [HLS 200-111]  Elapsed time: 0.243 seconds; current allocated memory: 311.016 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.268 seconds; current allocated memory: 311.955 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_1_ctx_RoundKey' to 'AES256_ECB_1_ctx_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB_1'.
INFO: [HLS 200-111]  Elapsed time: 0.602 seconds; current allocated memory: 314.639 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_Rocud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.774 seconds; current allocated memory: 316.849 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_CTR_DRBG_Upda_temp' to 'AES256_CTR_DRBG_UdEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_CTR_DRBG_Upda'.
INFO: [HLS 200-111]  Elapsed time: 0.756 seconds; current allocated memory: 318.025 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.717 seconds; current allocated memory: 319.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.892 seconds; current allocated memory: 321.287 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'setBit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'setBit'.
INFO: [HLS 200-111]  Elapsed time: 0.528 seconds; current allocated memory: 321.725 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.301 seconds; current allocated memory: 322.774 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LowMCEnc_temp_matrix3' to 'LowMCEnc_temp_matg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.606 seconds; current allocated memory: 324.631 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 0.883 seconds; current allocated memory: 326.765 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 1.512 seconds; current allocated memory: 328.733 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.53 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_ctx_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_Rocud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_CTR_DRBG_UdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_prod_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LowMCEnc_temp_matg8j_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp2_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypahbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypakbM_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:28 ; elapsed = 00:01:22 . Memory (MB): peak = 451.445 ; gain = 361.055
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 81.921 seconds; peak allocated memory: 328.733 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:761:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:764:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:709:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1657:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 210.156 ; gain = 120.723
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 210.156 ; gain = 120.723
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:47 . Memory (MB): peak = 210.156 ; gain = 120.723
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:319) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:432) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:178) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:217) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:221) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:242) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:530) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:601) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:68: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:47 . Memory (MB): peak = 210.156 ; gain = 120.723
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (picnic.c:211) in function 'picnic_keygen' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (picnic.c:223) in function 'picnic_keygen' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-6' (picnic.c:234) in function 'picnic_keygen' partially with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label0' (NIST-KATs/aes.c:266) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'MixColumns_label2' (NIST-KATs/aes.c:315) in function 'MixColumns' completely with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (picnic_impl.c:170) in function 'LowMCEnc' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (picnic_impl.c:209) in function 'LowMCEnc' partially with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (NIST-KATs/rng.c:225) in function 'randombytes' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (NIST-KATs/rng.c:249) in function 'randombytes' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (NIST-KATs/rng.c:342) in function 'AES256_CTR_DRBG_Update' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (NIST-KATs/rng.c:345) in function 'AES256_CTR_DRBG_Update' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Cipher_label3' (NIST-KATs/aes.c:429) in function 'Cipher' completely with a factor of 13.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label1' (NIST-KATs/aes.c:251) in function 'AddRoundKey' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KeyExpansion_label4' (NIST-KATs/aes.c:159) in function 'KeyExpansion' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'KeyExpansion_label5' (NIST-KATs/aes.c:169) in function 'KeyExpansion' completely with a factor of 52.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label5' (picnic_impl.c:129) in function 'matrix_mul' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:140) in function 'matrix_mul' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label5' (picnic_impl.c:129) in function 'matrix_mul.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:140) in function 'matrix_mul.1' partially with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'tempa' (NIST-KATs/aes.c:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'block' automatically.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:319) automatically.
INFO: [XFORM 203-602] Inlining function 'Cipher' into 'AES_ECB_encrypt' (NIST-KATs/aes.c:482) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:178) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:217) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:242) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:530) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:601) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_public_key' into 'crypto_sign_keypair' (api.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'crypto_sign_keypair' (api.c:75) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:68:71)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:118)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (NIST-KATs/aes.c:310)...36 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:49 . Memory (MB): peak = 210.156 ; gain = 120.723
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:128:77) in function 'matrix_mul.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:128:77) in function 'matrix_mul' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (NIST-KATs/rng.c:322:10) in function 'AES256_CTR_DRBG_Update' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-631] Renaming function 'AES256_CTR_DRBG_Update' to 'AES256_CTR_DRBG_Upda' (NIST-KATs/rng.c:322:20)
INFO: [HLS 200-472] Inferring partial write operation for 'bytes' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:232:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:229:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:251:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:210:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:214:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:215:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:216:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:226:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:227:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:237:2)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:238:6)
INFO: [HLS 200-472] Inferring partial write operation for 'prod' (picnic_impl.c:133:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:141:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:268:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:282:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:283:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:284:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:285:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:289:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:290:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:298:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:299:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:319:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:320:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:321:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:322:47)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:173:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:113:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:194:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:196:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:198:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:200:3)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:237:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:113:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:113:9)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:161:2)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:163:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:164:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:220:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:221:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:222:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:223:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:253:2)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:164:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:165:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:166:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:167:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:168:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:169:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:170:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:171:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:172:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:173:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:174:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:175:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:176:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:177:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:178:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:179:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:183:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:184:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:185:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:186:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:187:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:188:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:189:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:190:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:191:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:192:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:193:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:194:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:195:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:196:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:197:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:198:5)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:328:17)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:330:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:344:2)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:347:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:52 . Memory (MB): peak = 343.816 ; gain = 254.383
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'AES256_ECB.1' to 'AES256_ECB_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 52.903 seconds; current allocated memory: 283.253 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.799 seconds; current allocated memory: 286.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.791 seconds; current allocated memory: 286.409 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.128 seconds; current allocated memory: 286.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 286.669 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.123 seconds; current allocated memory: 286.796 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.139 seconds; current allocated memory: 286.890 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.134 seconds; current allocated memory: 287.024 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.172 seconds; current allocated memory: 287.417 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.215 seconds; current allocated memory: 287.894 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.304 seconds; current allocated memory: 288.532 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.732 seconds; current allocated memory: 289.762 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.504 seconds; current allocated memory: 290.647 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.766 seconds; current allocated memory: 292.025 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.515 seconds; current allocated memory: 292.779 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.372 seconds; current allocated memory: 293.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.524 seconds; current allocated memory: 294.044 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.477 seconds; current allocated memory: 294.835 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.681 seconds; current allocated memory: 295.904 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 296.418 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'setBit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.257 seconds; current allocated memory: 296.510 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.113 seconds; current allocated memory: 296.581 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.212 seconds; current allocated memory: 297.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.223 seconds; current allocated memory: 297.511 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.397 seconds; current allocated memory: 298.157 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.417 seconds; current allocated memory: 299.092 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.482 seconds; current allocated memory: 299.788 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.905 seconds; current allocated memory: 301.254 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.855 seconds; current allocated memory: 302.236 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.377 seconds; current allocated memory: 302.741 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.954 seconds; current allocated memory: 307.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 1.567 seconds; current allocated memory: 309.435 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.251 seconds; current allocated memory: 309.685 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows'.
INFO: [HLS 200-111]  Elapsed time: 0.239 seconds; current allocated memory: 309.936 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.257 seconds; current allocated memory: 310.876 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_1_ctx_RoundKey' to 'AES256_ECB_1_ctx_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB_1'.
INFO: [HLS 200-111]  Elapsed time: 0.588 seconds; current allocated memory: 313.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_Rocud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.734 seconds; current allocated memory: 315.769 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_CTR_DRBG_Upda_temp' to 'AES256_CTR_DRBG_UdEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_CTR_DRBG_Upda'.
INFO: [HLS 200-111]  Elapsed time: 0.792 seconds; current allocated memory: 316.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.793 seconds; current allocated memory: 318.537 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.942 seconds; current allocated memory: 320.207 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'setBit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'setBit'.
INFO: [HLS 200-111]  Elapsed time: 0.548 seconds; current allocated memory: 320.645 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.309 seconds; current allocated memory: 321.694 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LowMCEnc_temp_matrix3' to 'LowMCEnc_temp_matg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.628 seconds; current allocated memory: 323.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 0.907 seconds; current allocated memory: 325.403 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 1.377 seconds; current allocated memory: 327.313 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.53 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_ctx_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_Rocud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_CTR_DRBG_UdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_prod_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LowMCEnc_temp_matg8j_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp2_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypahbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypakbM_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:29 ; elapsed = 00:01:22 . Memory (MB): peak = 449.145 ; gain = 359.711
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 81.729 seconds; peak allocated memory: 327.313 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:763:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:766:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:709:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1657:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 209.805 ; gain = 119.883
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 209.805 ; gain = 119.883
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 209.805 ; gain = 119.883
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:319) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:432) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:178) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:217) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:221) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:242) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:532) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:603) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:68: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:47 . Memory (MB): peak = 209.805 ; gain = 119.883
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (picnic.c:211) in function 'picnic_keygen' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (picnic.c:223) in function 'picnic_keygen' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6' (picnic.c:234) in function 'picnic_keygen' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label0' (NIST-KATs/aes.c:266) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'MixColumns_label2' (NIST-KATs/aes.c:315) in function 'MixColumns' completely with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (picnic_impl.c:170) in function 'LowMCEnc' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (picnic_impl.c:209) in function 'LowMCEnc' partially with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (NIST-KATs/rng.c:225) in function 'randombytes' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (NIST-KATs/rng.c:249) in function 'randombytes' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (NIST-KATs/rng.c:342) in function 'AES256_CTR_DRBG_Update' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (NIST-KATs/rng.c:345) in function 'AES256_CTR_DRBG_Update' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Cipher_label3' (NIST-KATs/aes.c:429) in function 'Cipher' completely with a factor of 13.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label1' (NIST-KATs/aes.c:251) in function 'AddRoundKey' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KeyExpansion_label4' (NIST-KATs/aes.c:159) in function 'KeyExpansion' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'KeyExpansion_label5' (NIST-KATs/aes.c:169) in function 'KeyExpansion' completely with a factor of 52.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label5' (picnic_impl.c:129) in function 'matrix_mul' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:140) in function 'matrix_mul' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label5' (picnic_impl.c:129) in function 'matrix_mul.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:140) in function 'matrix_mul.1' partially with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'tempa' (NIST-KATs/aes.c:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'block' automatically.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:319) automatically.
INFO: [XFORM 203-602] Inlining function 'Cipher' into 'AES_ECB_encrypt' (NIST-KATs/aes.c:482) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:178) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:217) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:242) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:532) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:603) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_public_key' into 'crypto_sign_keypair' (api.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'crypto_sign_keypair' (api.c:75) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:68:71)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:118)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (NIST-KATs/aes.c:310)...36 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:50 . Memory (MB): peak = 209.805 ; gain = 119.883
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:128:77) in function 'matrix_mul.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:128:77) in function 'matrix_mul' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1' (NIST-KATs/rng.c:322:10) in function 'AES256_CTR_DRBG_Update' : 

the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [XFORM 203-631] Renaming function 'AES256_CTR_DRBG_Update' to 'AES256_CTR_DRBG_Upda' (NIST-KATs/rng.c:322:20)
INFO: [HLS 200-472] Inferring partial write operation for 'bytes' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:232:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:229:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:251:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:210:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:214:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:215:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:216:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:226:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:227:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:237:2)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:238:6)
INFO: [HLS 200-472] Inferring partial write operation for 'prod' (picnic_impl.c:133:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:141:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:268:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:282:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:283:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:284:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:285:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:289:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:290:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:298:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:299:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:319:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:320:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:321:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:322:47)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:173:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:113:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:194:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:196:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:198:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:200:3)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:237:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:113:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:113:9)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:161:2)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:163:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:164:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:220:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:221:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:222:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:223:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:253:2)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:164:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:165:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:166:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:167:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:168:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:169:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:170:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:171:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:172:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:173:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:174:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:175:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:176:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:177:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:178:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:179:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:183:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:184:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:185:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:186:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:187:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:188:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:189:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:190:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:191:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:192:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:193:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:194:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:195:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:196:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:197:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:198:5)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:328:17)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:330:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:344:2)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:347:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:53 . Memory (MB): peak = 344.594 ; gain = 254.672
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'AES256_ECB.1' to 'AES256_ECB_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 53.855 seconds; current allocated memory: 284.877 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.83 seconds; current allocated memory: 287.741 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.8 seconds; current allocated memory: 288.033 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.131 seconds; current allocated memory: 288.205 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.148 seconds; current allocated memory: 288.292 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.125 seconds; current allocated memory: 288.419 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.168 seconds; current allocated memory: 288.513 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.135 seconds; current allocated memory: 288.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.176 seconds; current allocated memory: 289.041 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.224 seconds; current allocated memory: 289.518 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.308 seconds; current allocated memory: 290.155 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.717 seconds; current allocated memory: 291.385 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.504 seconds; current allocated memory: 292.270 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.781 seconds; current allocated memory: 293.649 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.532 seconds; current allocated memory: 294.402 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.361 seconds; current allocated memory: 295.046 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.525 seconds; current allocated memory: 295.664 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.473 seconds; current allocated memory: 296.458 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 297.528 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.228 seconds; current allocated memory: 298.041 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'setBit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.262 seconds; current allocated memory: 298.133 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.113 seconds; current allocated memory: 298.204 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.212 seconds; current allocated memory: 298.624 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.225 seconds; current allocated memory: 299.135 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.401 seconds; current allocated memory: 299.780 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.428 seconds; current allocated memory: 300.716 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.649 seconds; current allocated memory: 302.112 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.174 seconds; current allocated memory: 304.400 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.128 seconds; current allocated memory: 305.382 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.382 seconds; current allocated memory: 305.850 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.961 seconds; current allocated memory: 310.900 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 1.614 seconds; current allocated memory: 312.544 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.266 seconds; current allocated memory: 312.794 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows'.
INFO: [HLS 200-111]  Elapsed time: 0.386 seconds; current allocated memory: 313.046 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.271 seconds; current allocated memory: 313.985 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_1_ctx_RoundKey' to 'AES256_ECB_1_ctx_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB_1'.
INFO: [HLS 200-111]  Elapsed time: 0.601 seconds; current allocated memory: 316.669 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_Rocud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.734 seconds; current allocated memory: 318.916 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_CTR_DRBG_Upda_temp' to 'AES256_CTR_DRBG_UdEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_CTR_DRBG_Upda'.
INFO: [HLS 200-111]  Elapsed time: 0.763 seconds; current allocated memory: 320.076 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.723 seconds; current allocated memory: 321.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 1.015 seconds; current allocated memory: 323.338 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'setBit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'setBit'.
INFO: [HLS 200-111]  Elapsed time: 0.544 seconds; current allocated memory: 323.739 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.307 seconds; current allocated memory: 324.788 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LowMCEnc_temp_matrix3' to 'LowMCEnc_temp_matg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.612 seconds; current allocated memory: 326.661 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 0.931 seconds; current allocated memory: 329.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 1.802 seconds; current allocated memory: 331.266 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.53 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_ctx_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_Rocud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_CTR_DRBG_UdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_prod_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LowMCEnc_temp_matg8j_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp2_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypahbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypakbM_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:31 ; elapsed = 00:01:24 . Memory (MB): peak = 456.984 ; gain = 367.063
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 84.269 seconds; peak allocated memory: 331.266 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:763:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:766:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:709:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1657:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 210.184 ; gain = 120.922
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 210.184 ; gain = 120.922
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 210.184 ; gain = 120.922
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:319) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:432) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:178) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:217) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:221) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:242) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:532) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:603) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:68: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:47 . Memory (MB): peak = 210.184 ; gain = 120.922
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (picnic.c:211) in function 'picnic_keygen' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (picnic.c:223) in function 'picnic_keygen' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6' (picnic.c:234) in function 'picnic_keygen' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label0' (NIST-KATs/aes.c:266) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'MixColumns_label2' (NIST-KATs/aes.c:315) in function 'MixColumns' completely with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (picnic_impl.c:170) in function 'LowMCEnc' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (picnic_impl.c:209) in function 'LowMCEnc' partially with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (NIST-KATs/rng.c:225) in function 'randombytes' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (NIST-KATs/rng.c:249) in function 'randombytes' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (NIST-KATs/rng.c:324) in function 'AES256_CTR_DRBG_Update' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (NIST-KATs/rng.c:343) in function 'AES256_CTR_DRBG_Update' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (NIST-KATs/rng.c:346) in function 'AES256_CTR_DRBG_Update' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Cipher_label3' (NIST-KATs/aes.c:429) in function 'Cipher' completely with a factor of 13.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label1' (NIST-KATs/aes.c:251) in function 'AddRoundKey' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KeyExpansion_label4' (NIST-KATs/aes.c:159) in function 'KeyExpansion' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'KeyExpansion_label5' (NIST-KATs/aes.c:169) in function 'KeyExpansion' completely with a factor of 52.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label5' (picnic_impl.c:129) in function 'matrix_mul' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:140) in function 'matrix_mul' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label5' (picnic_impl.c:129) in function 'matrix_mul.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:140) in function 'matrix_mul.1' partially with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'tempa' (NIST-KATs/aes.c:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'block' automatically.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:319) automatically.
INFO: [XFORM 203-602] Inlining function 'Cipher' into 'AES_ECB_encrypt' (NIST-KATs/aes.c:482) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:178) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:217) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:242) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:188) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:532) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:603) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_public_key' into 'crypto_sign_keypair' (api.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'crypto_sign_keypair' (api.c:75) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:68:71)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:118)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (NIST-KATs/aes.c:310)...36 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:50 . Memory (MB): peak = 210.184 ; gain = 120.922
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:128:77) in function 'matrix_mul.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:128:77) in function 'matrix_mul' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'AES256_CTR_DRBG_Update' to 'AES256_CTR_DRBG_Upda' (NIST-KATs/rng.c:322:17)
INFO: [HLS 200-472] Inferring partial write operation for 'bytes' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:232:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:229:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:251:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:210:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:214:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:215:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:216:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:226:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:227:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:237:2)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:238:6)
INFO: [HLS 200-472] Inferring partial write operation for 'prod' (picnic_impl.c:133:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:141:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:268:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:282:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:283:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:284:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:285:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:289:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:290:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:298:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:299:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:319:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:320:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:321:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:322:47)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:173:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:113:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:194:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:196:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:198:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:200:3)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:237:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:113:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:113:9)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:161:2)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:163:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:164:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:220:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:221:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:222:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:223:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:253:2)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:164:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:165:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:166:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:167:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:168:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:169:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:170:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:171:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:172:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:173:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:174:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:175:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:176:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:177:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:178:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:179:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:183:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:184:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:185:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:186:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:187:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:188:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:189:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:190:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:191:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:192:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:193:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:194:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:195:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:196:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:197:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:198:5)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:331:17)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:329:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:345:2)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:348:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:54 . Memory (MB): peak = 345.906 ; gain = 256.645
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'AES256_ECB.1' to 'AES256_ECB_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 54.151 seconds; current allocated memory: 285.785 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.824 seconds; current allocated memory: 288.649 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.808 seconds; current allocated memory: 288.941 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.197 seconds; current allocated memory: 289.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.146 seconds; current allocated memory: 289.200 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.123 seconds; current allocated memory: 289.327 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.142 seconds; current allocated memory: 289.421 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.129 seconds; current allocated memory: 289.556 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.173 seconds; current allocated memory: 289.949 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.219 seconds; current allocated memory: 290.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.301 seconds; current allocated memory: 291.064 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.694 seconds; current allocated memory: 292.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.505 seconds; current allocated memory: 293.178 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.766 seconds; current allocated memory: 294.557 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.549 seconds; current allocated memory: 295.454 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.411 seconds; current allocated memory: 296.342 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.574 seconds; current allocated memory: 296.976 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 297.770 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.672 seconds; current allocated memory: 298.824 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.217 seconds; current allocated memory: 299.337 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'setBit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.253 seconds; current allocated memory: 299.430 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.113 seconds; current allocated memory: 299.500 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.205 seconds; current allocated memory: 299.920 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.221 seconds; current allocated memory: 300.431 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.388 seconds; current allocated memory: 301.113 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.413 seconds; current allocated memory: 302.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.756 seconds; current allocated memory: 303.408 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.165 seconds; current allocated memory: 305.696 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.147 seconds; current allocated memory: 306.679 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.375 seconds; current allocated memory: 307.183 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.95 seconds; current allocated memory: 312.197 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 1.595 seconds; current allocated memory: 313.841 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.263 seconds; current allocated memory: 314.091 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows'.
INFO: [HLS 200-111]  Elapsed time: 0.241 seconds; current allocated memory: 314.342 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 315.281 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_1_ctx_RoundKey' to 'AES256_ECB_1_ctx_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB_1'.
INFO: [HLS 200-111]  Elapsed time: 0.597 seconds; current allocated memory: 318.001 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_Rocud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.726 seconds; current allocated memory: 320.212 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_CTR_DRBG_Upda_temp' to 'AES256_CTR_DRBG_UdEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_CTR_DRBG_Upda'.
INFO: [HLS 200-111]  Elapsed time: 0.775 seconds; current allocated memory: 321.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.798 seconds; current allocated memory: 323.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.858 seconds; current allocated memory: 324.963 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'setBit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'setBit'.
INFO: [HLS 200-111]  Elapsed time: 0.532 seconds; current allocated memory: 325.380 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.328 seconds; current allocated memory: 326.444 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LowMCEnc_temp_matrix3' to 'LowMCEnc_temp_matg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.598 seconds; current allocated memory: 328.286 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 0.91 seconds; current allocated memory: 330.935 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 1.783 seconds; current allocated memory: 332.928 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.53 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_ctx_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_Rocud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_CTR_DRBG_UdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_prod_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LowMCEnc_temp_matg8j_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp2_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypahbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypakbM_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:31 ; elapsed = 00:01:24 . Memory (MB): peak = 459.645 ; gain = 370.383
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 84.251 seconds; peak allocated memory: 332.928 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:769:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:772:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:709:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1657:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 210.500 ; gain = 121.055
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 210.500 ; gain = 121.055
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 210.500 ; gain = 121.055
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:319) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:432) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:178) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:217) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:221) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:242) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:189) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:533) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:610) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:68: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:47 . Memory (MB): peak = 210.500 ; gain = 121.055
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (picnic.c:212) in function 'picnic_keygen' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (picnic.c:224) in function 'picnic_keygen' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6' (picnic.c:235) in function 'picnic_keygen' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label0' (NIST-KATs/aes.c:266) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'MixColumns_label2' (NIST-KATs/aes.c:315) in function 'MixColumns' completely with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (picnic_impl.c:170) in function 'LowMCEnc' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (picnic_impl.c:209) in function 'LowMCEnc' partially with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (NIST-KATs/rng.c:225) in function 'randombytes' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (NIST-KATs/rng.c:249) in function 'randombytes' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (NIST-KATs/rng.c:324) in function 'AES256_CTR_DRBG_Update' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (NIST-KATs/rng.c:343) in function 'AES256_CTR_DRBG_Update' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (NIST-KATs/rng.c:346) in function 'AES256_CTR_DRBG_Update' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Cipher_label3' (NIST-KATs/aes.c:429) in function 'Cipher' completely with a factor of 13.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label1' (NIST-KATs/aes.c:251) in function 'AddRoundKey' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KeyExpansion_label4' (NIST-KATs/aes.c:159) in function 'KeyExpansion' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'KeyExpansion_label5' (NIST-KATs/aes.c:169) in function 'KeyExpansion' completely with a factor of 52.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label5' (picnic_impl.c:129) in function 'matrix_mul' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:140) in function 'matrix_mul' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label5' (picnic_impl.c:129) in function 'matrix_mul.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:140) in function 'matrix_mul.1' partially with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'tempa' (NIST-KATs/aes.c:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'block' automatically.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:319) automatically.
INFO: [XFORM 203-602] Inlining function 'Cipher' into 'AES_ECB_encrypt' (NIST-KATs/aes.c:482) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:178) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:217) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:242) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:189) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:533) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:610) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'crypto_sign_keypair' (api.c:75) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:68:71)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:118)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (NIST-KATs/aes.c:310)...36 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:50 . Memory (MB): peak = 210.500 ; gain = 121.055
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:128:77) in function 'matrix_mul.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:128:77) in function 'matrix_mul' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'picnic_write_public_key' to 'picnic_write_public_' (picnic.c:525:45)
WARNING: [XFORM 203-631] Renaming function 'AES256_CTR_DRBG_Update' to 'AES256_CTR_DRBG_Upda' (NIST-KATs/rng.c:322:17)
INFO: [HLS 200-472] Inferring partial write operation for 'bytes' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:232:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:229:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:251:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:211:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:215:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:216:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:217:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:227:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:228:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:238:2)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:239:6)
INFO: [HLS 200-472] Inferring partial write operation for 'prod' (picnic_impl.c:133:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:141:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:268:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:282:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:283:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:284:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:285:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:289:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:290:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:298:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:299:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:319:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:320:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:321:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:322:47)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:173:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:113:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:194:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:196:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:198:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:200:3)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:237:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:113:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:113:9)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:161:2)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:163:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:164:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:220:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:221:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:222:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:223:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:253:2)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:164:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:165:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:166:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:167:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:168:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:169:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:170:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:171:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:172:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:173:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:174:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:175:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:176:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:177:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:178:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:179:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:183:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:184:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:185:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:186:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:187:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:188:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:189:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:190:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:191:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:192:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:193:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:194:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:195:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:196:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:197:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:198:5)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:331:17)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:329:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:345:2)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:348:2)
INFO: [XFORM 203-531] Rewinding loop (picnic.c:549) in function 'picnic_write_public_'.
WARNING: [XFORM 203-561] Ignored multiple trip count directives for loop 'Loop-0' in function 'picnic_write_public_'.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:54 . Memory (MB): peak = 355.883 ; gain = 266.438
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'AES256_ECB.1' to 'AES256_ECB_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
WARNING: [SYN 201-103] Legalizing function name 'picnic_write_public_' to 'picnic_write_public_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 54.381 seconds; current allocated memory: 295.372 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.818 seconds; current allocated memory: 298.236 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.811 seconds; current allocated memory: 298.544 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.134 seconds; current allocated memory: 298.716 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.156 seconds; current allocated memory: 298.803 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.125 seconds; current allocated memory: 298.930 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.143 seconds; current allocated memory: 299.024 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.134 seconds; current allocated memory: 299.159 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.174 seconds; current allocated memory: 299.552 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.225 seconds; current allocated memory: 300.029 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.324 seconds; current allocated memory: 300.651 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.715 seconds; current allocated memory: 301.881 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.514 seconds; current allocated memory: 302.766 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.773 seconds; current allocated memory: 304.144 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 305.056 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 305.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.585 seconds; current allocated memory: 306.563 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.485 seconds; current allocated memory: 307.357 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.678 seconds; current allocated memory: 308.411 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.223 seconds; current allocated memory: 308.925 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'setBit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.258 seconds; current allocated memory: 309.017 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.113 seconds; current allocated memory: 309.088 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.211 seconds; current allocated memory: 309.507 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.231 seconds; current allocated memory: 310.018 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.398 seconds; current allocated memory: 310.701 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.449 seconds; current allocated memory: 311.615 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.649 seconds; current allocated memory: 312.996 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.18 seconds; current allocated memory: 315.299 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_write_public_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('buf_addr_2_write_ln553', picnic.c:553) of variable 'key_plaintext_load', picnic.c:553 on array 'buf_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'buf_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.148 seconds; current allocated memory: 316.171 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.138 seconds; current allocated memory: 316.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.162 seconds; current allocated memory: 316.408 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.772 seconds; current allocated memory: 317.358 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.935 seconds; current allocated memory: 322.356 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 1.578 seconds; current allocated memory: 324.037 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.265 seconds; current allocated memory: 324.287 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows'.
INFO: [HLS 200-111]  Elapsed time: 0.251 seconds; current allocated memory: 324.524 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.271 seconds; current allocated memory: 325.448 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_1_ctx_RoundKey' to 'AES256_ECB_1_ctx_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB_1'.
INFO: [HLS 200-111]  Elapsed time: 0.605 seconds; current allocated memory: 328.132 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_Rocud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.742 seconds; current allocated memory: 330.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_CTR_DRBG_Upda_temp' to 'AES256_CTR_DRBG_UdEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_CTR_DRBG_Upda'.
INFO: [HLS 200-111]  Elapsed time: 0.779 seconds; current allocated memory: 331.842 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.801 seconds; current allocated memory: 333.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.87 seconds; current allocated memory: 335.111 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'setBit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'setBit'.
INFO: [HLS 200-111]  Elapsed time: 0.535 seconds; current allocated memory: 335.549 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.315 seconds; current allocated memory: 336.599 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LowMCEnc_temp_matrix3' to 'LowMCEnc_temp_matg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.614 seconds; current allocated memory: 338.456 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 0.932 seconds; current allocated memory: 341.084 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_write_public_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_write_public_s'.
INFO: [HLS 200-111]  Elapsed time: 1.583 seconds; current allocated memory: 342.385 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 0.543 seconds; current allocated memory: 343.247 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.53 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_ctx_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_Rocud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_CTR_DRBG_UdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_prod_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LowMCEnc_temp_matg8j_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp2_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypahbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypakbM_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:31 ; elapsed = 00:01:25 . Memory (MB): peak = 469.980 ; gain = 380.535
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 85.546 seconds; peak allocated memory: 343.247 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:769:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:772:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:709:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1657:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 209.926 ; gain = 120.500
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 209.926 ; gain = 120.500
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 209.926 ; gain = 120.500
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:319) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:432) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:178) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:217) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:221) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:242) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:189) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:533) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:610) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:68: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:47 . Memory (MB): peak = 209.926 ; gain = 120.500
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (picnic.c:212) in function 'picnic_keygen' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (picnic.c:224) in function 'picnic_keygen' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6' (picnic.c:235) in function 'picnic_keygen' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label0' (NIST-KATs/aes.c:266) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'MixColumns_label2' (NIST-KATs/aes.c:315) in function 'MixColumns' completely with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (picnic_impl.c:170) in function 'LowMCEnc' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (picnic_impl.c:209) in function 'LowMCEnc' partially with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (NIST-KATs/rng.c:225) in function 'randombytes' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (NIST-KATs/rng.c:249) in function 'randombytes' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (NIST-KATs/rng.c:324) in function 'AES256_CTR_DRBG_Update' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (NIST-KATs/rng.c:343) in function 'AES256_CTR_DRBG_Update' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (NIST-KATs/rng.c:346) in function 'AES256_CTR_DRBG_Update' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Cipher_label3' (NIST-KATs/aes.c:429) in function 'Cipher' completely with a factor of 13.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label1' (NIST-KATs/aes.c:251) in function 'AddRoundKey' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KeyExpansion_label4' (NIST-KATs/aes.c:159) in function 'KeyExpansion' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'KeyExpansion_label5' (NIST-KATs/aes.c:169) in function 'KeyExpansion' completely with a factor of 52.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label5' (picnic_impl.c:129) in function 'matrix_mul' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:140) in function 'matrix_mul' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label5' (picnic_impl.c:129) in function 'matrix_mul.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:140) in function 'matrix_mul.1' partially with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'tempa' (NIST-KATs/aes.c:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'block' automatically.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:319) automatically.
INFO: [XFORM 203-602] Inlining function 'Cipher' into 'AES_ECB_encrypt' (NIST-KATs/aes.c:482) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:178) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:217) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:242) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:189) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:533) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:610) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_public_key' into 'crypto_sign_keypair' (api.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'crypto_sign_keypair' (api.c:75) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:68:71)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:118)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (NIST-KATs/aes.c:310)...36 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:50 . Memory (MB): peak = 209.926 ; gain = 120.500
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:128:77) in function 'matrix_mul.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:128:77) in function 'matrix_mul' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'AES256_CTR_DRBG_Update' to 'AES256_CTR_DRBG_Upda' (NIST-KATs/rng.c:322:17)
INFO: [HLS 200-472] Inferring partial write operation for 'bytes' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:232:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:229:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:251:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:211:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:215:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:216:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:217:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:227:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:228:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:238:2)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:239:6)
INFO: [HLS 200-472] Inferring partial write operation for 'prod' (picnic_impl.c:133:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:141:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:268:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:282:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:283:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:284:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:285:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:289:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:290:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:298:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:299:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:319:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:320:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:321:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:322:47)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:173:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:113:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:194:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:196:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:198:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:200:3)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:237:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:113:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:113:9)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:161:2)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:163:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:164:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:220:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:221:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:222:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:223:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:253:2)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:164:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:165:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:166:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:167:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:168:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:169:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:170:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:171:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:172:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:173:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:174:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:175:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:176:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:177:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:178:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:179:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:183:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:184:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:185:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:186:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:187:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:188:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:189:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:190:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:191:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:192:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:193:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:194:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:195:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:196:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:197:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:198:5)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:331:17)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:329:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:345:2)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:348:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:54 . Memory (MB): peak = 345.859 ; gain = 256.434
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'AES256_ECB.1' to 'AES256_ECB_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 54.206 seconds; current allocated memory: 285.829 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.817 seconds; current allocated memory: 288.693 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.822 seconds; current allocated memory: 289.001 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.131 seconds; current allocated memory: 289.173 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.143 seconds; current allocated memory: 289.260 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.125 seconds; current allocated memory: 289.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.143 seconds; current allocated memory: 289.481 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.133 seconds; current allocated memory: 289.616 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.179 seconds; current allocated memory: 290.009 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 290.486 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.314 seconds; current allocated memory: 291.108 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.713 seconds; current allocated memory: 292.338 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.511 seconds; current allocated memory: 293.223 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.784 seconds; current allocated memory: 294.601 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.556 seconds; current allocated memory: 295.513 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 296.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.581 seconds; current allocated memory: 297.020 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.478 seconds; current allocated memory: 297.814 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.688 seconds; current allocated memory: 298.868 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.222 seconds; current allocated memory: 299.382 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'setBit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.255 seconds; current allocated memory: 299.474 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.114 seconds; current allocated memory: 299.545 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.211 seconds; current allocated memory: 299.964 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.225 seconds; current allocated memory: 300.475 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 301.158 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.478 seconds; current allocated memory: 302.056 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.638 seconds; current allocated memory: 303.453 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.173 seconds; current allocated memory: 305.756 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.153 seconds; current allocated memory: 306.740 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.441 seconds; current allocated memory: 307.280 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.954 seconds; current allocated memory: 312.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 1.583 seconds; current allocated memory: 313.974 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.264 seconds; current allocated memory: 314.224 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 314.460 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 315.384 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_1_ctx_RoundKey' to 'AES256_ECB_1_ctx_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB_1'.
INFO: [HLS 200-111]  Elapsed time: 0.607 seconds; current allocated memory: 318.051 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_Rocud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.731 seconds; current allocated memory: 320.298 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_CTR_DRBG_Upda_temp' to 'AES256_CTR_DRBG_UdEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_CTR_DRBG_Upda'.
INFO: [HLS 200-111]  Elapsed time: 0.781 seconds; current allocated memory: 321.745 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.804 seconds; current allocated memory: 323.343 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.873 seconds; current allocated memory: 325.029 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'setBit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'setBit'.
INFO: [HLS 200-111]  Elapsed time: 0.535 seconds; current allocated memory: 325.467 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.316 seconds; current allocated memory: 326.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LowMCEnc_temp_matrix3' to 'LowMCEnc_temp_matg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.618 seconds; current allocated memory: 328.372 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 0.917 seconds; current allocated memory: 331.000 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 1.793 seconds; current allocated memory: 333.059 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.53 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_ctx_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_Rocud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_CTR_DRBG_UdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_prod_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LowMCEnc_temp_matg8j_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp2_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypahbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypakbM_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:31 ; elapsed = 00:01:25 . Memory (MB): peak = 459.582 ; gain = 370.156
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 84.761 seconds; peak allocated memory: 333.059 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:771:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:774:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:709:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1657:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 210.430 ; gain = 121.344
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 210.430 ; gain = 121.344
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:47 . Memory (MB): peak = 210.430 ; gain = 121.344
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:319) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:432) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:178) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:217) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:221) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:242) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:189) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:533) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:612) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:68: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 210.430 ; gain = 121.344
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (picnic.c:212) in function 'picnic_keygen' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (picnic.c:224) in function 'picnic_keygen' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6' (picnic.c:235) in function 'picnic_keygen' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label0' (NIST-KATs/aes.c:266) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'MixColumns_label2' (NIST-KATs/aes.c:315) in function 'MixColumns' completely with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (picnic.c:549) in function 'picnic_write_public_key' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (picnic.c:556) in function 'picnic_write_public_key' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (picnic_impl.c:170) in function 'LowMCEnc' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (picnic_impl.c:209) in function 'LowMCEnc' partially with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (NIST-KATs/rng.c:225) in function 'randombytes' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (NIST-KATs/rng.c:249) in function 'randombytes' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (NIST-KATs/rng.c:324) in function 'AES256_CTR_DRBG_Update' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (NIST-KATs/rng.c:343) in function 'AES256_CTR_DRBG_Update' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (NIST-KATs/rng.c:346) in function 'AES256_CTR_DRBG_Update' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Cipher_label3' (NIST-KATs/aes.c:429) in function 'Cipher' completely with a factor of 13.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label1' (NIST-KATs/aes.c:251) in function 'AddRoundKey' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KeyExpansion_label4' (NIST-KATs/aes.c:159) in function 'KeyExpansion' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'KeyExpansion_label5' (NIST-KATs/aes.c:169) in function 'KeyExpansion' completely with a factor of 52.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label5' (picnic_impl.c:129) in function 'matrix_mul' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:140) in function 'matrix_mul' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label5' (picnic_impl.c:129) in function 'matrix_mul.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:140) in function 'matrix_mul.1' partially with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'tempa' (NIST-KATs/aes.c:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'block' automatically.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:319) automatically.
INFO: [XFORM 203-602] Inlining function 'Cipher' into 'AES_ECB_encrypt' (NIST-KATs/aes.c:482) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:178) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:217) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:242) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:189) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:533) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:612) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_public_key' into 'crypto_sign_keypair' (api.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'crypto_sign_keypair' (api.c:75) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:68:71)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:118)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (NIST-KATs/aes.c:310)...36 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:50 . Memory (MB): peak = 210.430 ; gain = 121.344
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:128:77) in function 'matrix_mul.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:128:77) in function 'matrix_mul' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'AES256_CTR_DRBG_Update' to 'AES256_CTR_DRBG_Upda' (NIST-KATs/rng.c:322:17)
INFO: [HLS 200-472] Inferring partial write operation for 'bytes' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:232:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:229:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:251:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:211:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:215:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:216:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:217:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:227:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:228:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:238:2)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:239:6)
INFO: [HLS 200-472] Inferring partial write operation for 'prod' (picnic_impl.c:133:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:141:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:268:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:282:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:283:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:284:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:285:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:289:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:290:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:298:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:299:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:319:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:320:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:321:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:322:47)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:173:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:113:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:194:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:196:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:198:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:200:3)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:237:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:113:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:113:9)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:161:2)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:163:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:164:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:220:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:221:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:222:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:223:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:253:2)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:164:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:165:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:166:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:167:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:168:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:169:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:170:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:171:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:172:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:173:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:174:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:175:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:176:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:177:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:178:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:179:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:183:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:184:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:185:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:186:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:187:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:188:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:189:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:190:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:191:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:192:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:193:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:194:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:195:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:196:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:197:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:198:5)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:331:17)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:329:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:345:2)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:348:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:54 . Memory (MB): peak = 346.090 ; gain = 257.004
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'AES256_ECB.1' to 'AES256_ECB_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 54.205 seconds; current allocated memory: 285.901 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.828 seconds; current allocated memory: 288.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.804 seconds; current allocated memory: 289.073 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.131 seconds; current allocated memory: 289.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.145 seconds; current allocated memory: 289.332 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.127 seconds; current allocated memory: 289.459 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.143 seconds; current allocated memory: 289.554 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.135 seconds; current allocated memory: 289.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.175 seconds; current allocated memory: 290.081 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.223 seconds; current allocated memory: 290.558 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.308 seconds; current allocated memory: 291.180 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.719 seconds; current allocated memory: 292.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 293.295 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.837 seconds; current allocated memory: 294.674 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.561 seconds; current allocated memory: 295.586 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.443 seconds; current allocated memory: 296.475 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.587 seconds; current allocated memory: 297.092 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.479 seconds; current allocated memory: 297.887 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.714 seconds; current allocated memory: 298.940 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.224 seconds; current allocated memory: 299.454 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'setBit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.257 seconds; current allocated memory: 299.546 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.118 seconds; current allocated memory: 299.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.213 seconds; current allocated memory: 300.036 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.233 seconds; current allocated memory: 300.548 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.405 seconds; current allocated memory: 301.230 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.465 seconds; current allocated memory: 302.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.673 seconds; current allocated memory: 303.525 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.264 seconds; current allocated memory: 305.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.237 seconds; current allocated memory: 306.849 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.432 seconds; current allocated memory: 307.442 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.997 seconds; current allocated memory: 312.456 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 1.602 seconds; current allocated memory: 314.136 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.266 seconds; current allocated memory: 314.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 314.622 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 315.546 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_1_ctx_RoundKey' to 'AES256_ECB_1_ctx_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB_1'.
INFO: [HLS 200-111]  Elapsed time: 0.615 seconds; current allocated memory: 318.214 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_Rocud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.803 seconds; current allocated memory: 320.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_CTR_DRBG_Upda_temp' to 'AES256_CTR_DRBG_UdEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_CTR_DRBG_Upda'.
INFO: [HLS 200-111]  Elapsed time: 0.799 seconds; current allocated memory: 321.907 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.81 seconds; current allocated memory: 323.505 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.894 seconds; current allocated memory: 325.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'setBit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'setBit'.
INFO: [HLS 200-111]  Elapsed time: 0.545 seconds; current allocated memory: 325.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.307 seconds; current allocated memory: 326.694 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LowMCEnc_temp_matrix3' to 'LowMCEnc_temp_matg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.608 seconds; current allocated memory: 328.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 0.963 seconds; current allocated memory: 331.163 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 1.939 seconds; current allocated memory: 333.283 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.53 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_ctx_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_Rocud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_CTR_DRBG_UdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_prod_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LowMCEnc_temp_matg8j_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp2_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypahbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypakbM_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:31 ; elapsed = 00:01:25 . Memory (MB): peak = 460.305 ; gain = 371.219
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 85.358 seconds; peak allocated memory: 333.283 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:773:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:776:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:709:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1657:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 210.027 ; gain = 120.680
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 210.027 ; gain = 120.680
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:47 . Memory (MB): peak = 210.027 ; gain = 120.680
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:319) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:432) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:178) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:217) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:221) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:242) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:189) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:533) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:612) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:68: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:47 . Memory (MB): peak = 210.027 ; gain = 120.680
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (picnic.c:212) in function 'picnic_keygen' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (picnic.c:224) in function 'picnic_keygen' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6' (picnic.c:235) in function 'picnic_keygen' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label0' (NIST-KATs/aes.c:266) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'MixColumns_label2' (NIST-KATs/aes.c:315) in function 'MixColumns' completely with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (picnic.c:630) in function 'picnic_write_private_key' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (picnic.c:549) in function 'picnic_write_public_key' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (picnic.c:556) in function 'picnic_write_public_key' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (picnic_impl.c:170) in function 'LowMCEnc' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (picnic_impl.c:209) in function 'LowMCEnc' partially with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (NIST-KATs/rng.c:225) in function 'randombytes' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (NIST-KATs/rng.c:249) in function 'randombytes' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (NIST-KATs/rng.c:324) in function 'AES256_CTR_DRBG_Update' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (NIST-KATs/rng.c:343) in function 'AES256_CTR_DRBG_Update' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (NIST-KATs/rng.c:346) in function 'AES256_CTR_DRBG_Update' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Cipher_label3' (NIST-KATs/aes.c:429) in function 'Cipher' completely with a factor of 13.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label1' (NIST-KATs/aes.c:251) in function 'AddRoundKey' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KeyExpansion_label4' (NIST-KATs/aes.c:159) in function 'KeyExpansion' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'KeyExpansion_label5' (NIST-KATs/aes.c:169) in function 'KeyExpansion' completely with a factor of 52.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label5' (picnic_impl.c:129) in function 'matrix_mul' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:140) in function 'matrix_mul' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label5' (picnic_impl.c:129) in function 'matrix_mul.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:140) in function 'matrix_mul.1' partially with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'tempa' (NIST-KATs/aes.c:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'block' automatically.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:319) automatically.
INFO: [XFORM 203-602] Inlining function 'Cipher' into 'AES_ECB_encrypt' (NIST-KATs/aes.c:482) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:178) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:217) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:242) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:189) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:533) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:612) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_public_key' into 'crypto_sign_keypair' (api.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'crypto_sign_keypair' (api.c:75) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:68:71)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:118)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (NIST-KATs/aes.c:310)...36 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:50 . Memory (MB): peak = 210.027 ; gain = 120.680
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:128:77) in function 'matrix_mul.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:128:77) in function 'matrix_mul' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'AES256_CTR_DRBG_Update' to 'AES256_CTR_DRBG_Upda' (NIST-KATs/rng.c:322:17)
INFO: [HLS 200-472] Inferring partial write operation for 'bytes' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:232:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:229:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:251:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:211:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:215:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:216:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:217:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:227:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:228:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:238:2)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:239:6)
INFO: [HLS 200-472] Inferring partial write operation for 'prod' (picnic_impl.c:133:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:141:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:268:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:282:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:283:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:284:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:285:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:289:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:290:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:298:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:299:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:319:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:320:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:321:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:322:47)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:173:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:113:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:194:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:196:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:198:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:200:3)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:237:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:113:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:113:9)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:161:2)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:163:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:164:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:220:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:221:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:222:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:223:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:253:2)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:164:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:165:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:166:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:167:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:168:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:169:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:170:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:171:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:172:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:173:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:174:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:175:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:176:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:177:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:178:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:179:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:183:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:184:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:185:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:186:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:187:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:188:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:189:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:190:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:191:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:192:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:193:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:194:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:195:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:196:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:197:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:198:5)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:331:17)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:329:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:345:2)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:348:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:54 . Memory (MB): peak = 346.234 ; gain = 256.887
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'AES256_ECB.1' to 'AES256_ECB_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 54.094 seconds; current allocated memory: 286.016 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.804 seconds; current allocated memory: 288.880 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.798 seconds; current allocated memory: 289.188 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.128 seconds; current allocated memory: 289.360 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 289.447 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.124 seconds; current allocated memory: 289.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.136 seconds; current allocated memory: 289.668 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.134 seconds; current allocated memory: 289.803 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.193 seconds; current allocated memory: 290.195 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.214 seconds; current allocated memory: 290.672 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 291.295 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.708 seconds; current allocated memory: 292.525 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.5 seconds; current allocated memory: 293.410 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.841 seconds; current allocated memory: 294.788 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.555 seconds; current allocated memory: 295.700 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.409 seconds; current allocated memory: 296.589 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.575 seconds; current allocated memory: 297.207 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.518 seconds; current allocated memory: 298.001 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.675 seconds; current allocated memory: 299.055 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.218 seconds; current allocated memory: 299.569 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'setBit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.251 seconds; current allocated memory: 299.661 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.116 seconds; current allocated memory: 299.731 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.204 seconds; current allocated memory: 300.151 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 300.662 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.398 seconds; current allocated memory: 301.344 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.419 seconds; current allocated memory: 302.243 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.665 seconds; current allocated memory: 303.639 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.218 seconds; current allocated memory: 305.943 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-68] The II Violation in module 'crypto_sign_keypair' (Loop: Loop 3): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('sk_addr_3_write_ln636', picnic.c:636->api.c:75) of variable 'secret_pk_plaintext_1', picnic.c:636->api.c:75 on array 'sk' and 'store' operation ('sk_addr_1_write_ln634', picnic.c:634->api.c:75) of variable 'secret_data_load', picnic.c:634->api.c:75 on array 'sk'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('sk_addr_1_write_ln634', picnic.c:634->api.c:75) of variable 'secret_data_load', picnic.c:634->api.c:75 on array 'sk' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sk'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.23 seconds; current allocated memory: 307.044 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.435 seconds; current allocated memory: 307.689 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.997 seconds; current allocated memory: 312.703 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 1.591 seconds; current allocated memory: 314.399 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 314.650 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows'.
INFO: [HLS 200-111]  Elapsed time: 0.247 seconds; current allocated memory: 314.885 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.273 seconds; current allocated memory: 315.809 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_1_ctx_RoundKey' to 'AES256_ECB_1_ctx_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB_1'.
INFO: [HLS 200-111]  Elapsed time: 0.62 seconds; current allocated memory: 318.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_Rocud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.792 seconds; current allocated memory: 320.708 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_CTR_DRBG_Upda_temp' to 'AES256_CTR_DRBG_UdEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_CTR_DRBG_Upda'.
INFO: [HLS 200-111]  Elapsed time: 0.791 seconds; current allocated memory: 322.155 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.819 seconds; current allocated memory: 323.753 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.885 seconds; current allocated memory: 325.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'setBit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'setBit'.
INFO: [HLS 200-111]  Elapsed time: 0.541 seconds; current allocated memory: 325.877 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.314 seconds; current allocated memory: 326.925 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LowMCEnc_temp_matrix3' to 'LowMCEnc_temp_matg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.613 seconds; current allocated memory: 328.782 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 0.93 seconds; current allocated memory: 331.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 1.815 seconds; current allocated memory: 333.733 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.53 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_ctx_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_Rocud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_CTR_DRBG_UdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_prod_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LowMCEnc_temp_matg8j_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp2_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypahbi_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:31 ; elapsed = 00:01:24 . Memory (MB): peak = 460.863 ; gain = 371.516
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 84.601 seconds; peak allocated memory: 333.733 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:775:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:778:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:709:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1657:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 209.527 ; gain = 118.969
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 209.527 ; gain = 118.969
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:47 . Memory (MB): peak = 209.527 ; gain = 118.969
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:319) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:432) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:178) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:217) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:221) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:242) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:189) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:533) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:612) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:68: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:47 . Memory (MB): peak = 209.527 ; gain = 118.969
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (picnic.c:212) in function 'picnic_keygen' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (picnic.c:224) in function 'picnic_keygen' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6' (picnic.c:235) in function 'picnic_keygen' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label0' (NIST-KATs/aes.c:266) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'MixColumns_label2' (NIST-KATs/aes.c:315) in function 'MixColumns' completely with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (picnic.c:632) in function 'picnic_write_private_key' partially with a factor of 3.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (picnic.c:549) in function 'picnic_write_public_key' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (picnic.c:556) in function 'picnic_write_public_key' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (picnic_impl.c:170) in function 'LowMCEnc' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (picnic_impl.c:209) in function 'LowMCEnc' partially with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (NIST-KATs/rng.c:225) in function 'randombytes' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (NIST-KATs/rng.c:249) in function 'randombytes' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (NIST-KATs/rng.c:324) in function 'AES256_CTR_DRBG_Update' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (NIST-KATs/rng.c:343) in function 'AES256_CTR_DRBG_Update' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (NIST-KATs/rng.c:346) in function 'AES256_CTR_DRBG_Update' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Cipher_label3' (NIST-KATs/aes.c:429) in function 'Cipher' completely with a factor of 13.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label1' (NIST-KATs/aes.c:251) in function 'AddRoundKey' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KeyExpansion_label4' (NIST-KATs/aes.c:159) in function 'KeyExpansion' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'KeyExpansion_label5' (NIST-KATs/aes.c:169) in function 'KeyExpansion' completely with a factor of 52.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label5' (picnic_impl.c:129) in function 'matrix_mul' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:140) in function 'matrix_mul' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label5' (picnic_impl.c:129) in function 'matrix_mul.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:140) in function 'matrix_mul.1' partially with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'tempa' (NIST-KATs/aes.c:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'block' automatically.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:319) automatically.
INFO: [XFORM 203-602] Inlining function 'Cipher' into 'AES_ECB_encrypt' (NIST-KATs/aes.c:482) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:178) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:217) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:242) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:189) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:533) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:612) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_public_key' into 'crypto_sign_keypair' (api.c:70) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:68:71)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:118)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (NIST-KATs/aes.c:310)...36 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:50 . Memory (MB): peak = 209.527 ; gain = 118.969
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:128:77) in function 'matrix_mul.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:128:77) in function 'matrix_mul' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'picnic_write_private_key' to 'picnic_write_private' (picnic.c:604:23)
WARNING: [XFORM 203-631] Renaming function 'AES256_CTR_DRBG_Update' to 'AES256_CTR_DRBG_Upda' (NIST-KATs/rng.c:322:17)
INFO: [HLS 200-472] Inferring partial write operation for 'bytes' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:232:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:229:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:251:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:211:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:215:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:216:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:217:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:227:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:228:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:238:2)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:239:6)
INFO: [HLS 200-472] Inferring partial write operation for 'prod' (picnic_impl.c:133:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:141:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:268:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:282:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:283:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:284:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:285:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:289:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:290:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:298:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:299:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:319:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:320:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:321:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:322:47)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:173:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:113:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:194:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:196:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:198:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:200:3)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:237:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:113:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:113:9)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:161:2)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:163:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:164:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:220:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:221:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:222:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:223:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:253:2)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:164:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:165:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:166:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:167:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:168:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:169:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:170:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:171:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:172:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:173:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:174:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:175:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:176:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:177:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:178:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:179:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:183:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:184:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:185:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:186:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:187:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:188:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:189:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:190:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:191:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:192:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:193:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:194:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:195:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:196:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:197:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:198:5)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:331:17)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:329:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:345:2)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:348:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:54 . Memory (MB): peak = 355.805 ; gain = 265.246
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'AES256_ECB.1' to 'AES256_ECB_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 54.253 seconds; current allocated memory: 295.682 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.825 seconds; current allocated memory: 298.546 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.823 seconds; current allocated memory: 298.854 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.131 seconds; current allocated memory: 299.026 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.149 seconds; current allocated memory: 299.113 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.124 seconds; current allocated memory: 299.240 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.144 seconds; current allocated memory: 299.334 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.136 seconds; current allocated memory: 299.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.175 seconds; current allocated memory: 299.861 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.224 seconds; current allocated memory: 300.338 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.307 seconds; current allocated memory: 300.961 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.718 seconds; current allocated memory: 302.191 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.513 seconds; current allocated memory: 303.075 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.775 seconds; current allocated memory: 304.454 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.592 seconds; current allocated memory: 305.366 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.415 seconds; current allocated memory: 306.255 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.581 seconds; current allocated memory: 306.873 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.485 seconds; current allocated memory: 307.667 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.682 seconds; current allocated memory: 308.721 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.225 seconds; current allocated memory: 309.234 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'setBit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.256 seconds; current allocated memory: 309.327 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.115 seconds; current allocated memory: 309.397 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.213 seconds; current allocated memory: 309.817 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.232 seconds; current allocated memory: 310.328 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.398 seconds; current allocated memory: 311.010 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.431 seconds; current allocated memory: 311.925 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.651 seconds; current allocated memory: 313.305 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.192 seconds; current allocated memory: 315.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_write_private' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('key_data_load_2', picnic.c:636) on array 'key_data' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'key_data'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('buf_addr_5_write_ln637', picnic.c:637) of variable 'key_pk_ciphertext_lo_1', picnic.c:637 on array 'buf_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'buf_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 5, Depth = 6.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.215 seconds; current allocated memory: 316.579 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.177 seconds; current allocated memory: 316.842 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.235 seconds; current allocated memory: 317.013 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.793 seconds; current allocated memory: 318.063 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.978 seconds; current allocated memory: 323.077 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 1.604 seconds; current allocated memory: 324.774 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.271 seconds; current allocated memory: 325.024 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows'.
INFO: [HLS 200-111]  Elapsed time: 0.252 seconds; current allocated memory: 325.261 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.273 seconds; current allocated memory: 326.185 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_1_ctx_RoundKey' to 'AES256_ECB_1_ctx_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB_1'.
INFO: [HLS 200-111]  Elapsed time: 0.609 seconds; current allocated memory: 328.869 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_Rocud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.75 seconds; current allocated memory: 331.116 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_CTR_DRBG_Upda_temp' to 'AES256_CTR_DRBG_UdEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_CTR_DRBG_Upda'.
INFO: [HLS 200-111]  Elapsed time: 0.784 seconds; current allocated memory: 332.563 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.812 seconds; current allocated memory: 334.162 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 1.086 seconds; current allocated memory: 335.833 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'setBit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'setBit'.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 336.287 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.317 seconds; current allocated memory: 337.352 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LowMCEnc_temp_matrix3' to 'LowMCEnc_temp_matg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.644 seconds; current allocated memory: 339.194 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 0.931 seconds; current allocated memory: 341.806 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_write_private' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_write_private'.
INFO: [HLS 200-111]  Elapsed time: 1.613 seconds; current allocated memory: 343.458 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 0.596 seconds; current allocated memory: 344.518 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.53 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_ctx_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_Rocud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_CTR_DRBG_UdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_prod_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LowMCEnc_temp_matg8j_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp2_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypahbi_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:33 ; elapsed = 00:01:26 . Memory (MB): peak = 472.465 ; gain = 381.906
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 86.299 seconds; peak allocated memory: 344.518 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:774:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:777:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:709:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1657:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 210.711 ; gain = 120.504
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 210.711 ; gain = 120.504
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:47 . Memory (MB): peak = 210.711 ; gain = 120.504
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:319) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:432) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:178) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:217) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:221) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:242) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:189) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:533) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:612) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:68: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 210.711 ; gain = 120.504
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (picnic.c:212) in function 'picnic_keygen' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (picnic.c:224) in function 'picnic_keygen' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6' (picnic.c:235) in function 'picnic_keygen' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label0' (NIST-KATs/aes.c:266) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'MixColumns_label2' (NIST-KATs/aes.c:315) in function 'MixColumns' completely with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (picnic.c:549) in function 'picnic_write_public_key' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (picnic.c:556) in function 'picnic_write_public_key' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (picnic_impl.c:170) in function 'LowMCEnc' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (picnic_impl.c:209) in function 'LowMCEnc' partially with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (NIST-KATs/rng.c:225) in function 'randombytes' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (NIST-KATs/rng.c:249) in function 'randombytes' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (NIST-KATs/rng.c:324) in function 'AES256_CTR_DRBG_Update' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (NIST-KATs/rng.c:343) in function 'AES256_CTR_DRBG_Update' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (NIST-KATs/rng.c:346) in function 'AES256_CTR_DRBG_Update' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Cipher_label3' (NIST-KATs/aes.c:429) in function 'Cipher' completely with a factor of 13.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label1' (NIST-KATs/aes.c:251) in function 'AddRoundKey' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KeyExpansion_label4' (NIST-KATs/aes.c:159) in function 'KeyExpansion' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'KeyExpansion_label5' (NIST-KATs/aes.c:169) in function 'KeyExpansion' completely with a factor of 52.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label5' (picnic_impl.c:129) in function 'matrix_mul' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:140) in function 'matrix_mul' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label5' (picnic_impl.c:129) in function 'matrix_mul.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:140) in function 'matrix_mul.1' partially with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'tempa' (NIST-KATs/aes.c:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'block' automatically.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:319) automatically.
INFO: [XFORM 203-602] Inlining function 'Cipher' into 'AES_ECB_encrypt' (NIST-KATs/aes.c:482) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:178) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:217) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:242) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:189) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:533) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:612) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_public_key' into 'crypto_sign_keypair' (api.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'crypto_sign_keypair' (api.c:75) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:68:71)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:118)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (NIST-KATs/aes.c:310)...36 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:50 . Memory (MB): peak = 210.711 ; gain = 120.504
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:128:77) in function 'matrix_mul.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:128:77) in function 'matrix_mul' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'AES256_CTR_DRBG_Update' to 'AES256_CTR_DRBG_Upda' (NIST-KATs/rng.c:322:17)
INFO: [HLS 200-472] Inferring partial write operation for 'bytes' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:232:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:229:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:251:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:211:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:215:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:216:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:217:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:227:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:228:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:238:2)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:239:6)
INFO: [HLS 200-472] Inferring partial write operation for 'prod' (picnic_impl.c:133:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:141:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:268:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:282:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:283:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:284:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:285:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:289:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:290:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:298:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:299:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:319:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:320:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:321:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:322:47)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:173:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:113:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:194:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:196:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:198:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:200:3)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:237:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:113:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:113:9)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:161:2)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:163:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:164:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:220:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:221:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:222:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:223:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:253:2)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:164:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:165:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:166:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:167:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:168:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:169:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:170:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:171:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:172:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:173:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:174:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:175:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:176:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:177:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:178:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:179:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:183:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:184:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:185:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:186:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:187:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:188:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:189:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:190:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:191:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:192:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:193:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:194:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:195:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:196:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:197:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:198:5)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:331:17)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:329:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:345:2)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:348:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:53 . Memory (MB): peak = 346.570 ; gain = 256.363
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'AES256_ECB.1' to 'AES256_ECB_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 54.087 seconds; current allocated memory: 285.917 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.847 seconds; current allocated memory: 288.782 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.802 seconds; current allocated memory: 289.089 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.127 seconds; current allocated memory: 289.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.141 seconds; current allocated memory: 289.349 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.123 seconds; current allocated memory: 289.475 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.139 seconds; current allocated memory: 289.570 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.133 seconds; current allocated memory: 289.704 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.183 seconds; current allocated memory: 290.097 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.215 seconds; current allocated memory: 290.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.311 seconds; current allocated memory: 291.196 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.712 seconds; current allocated memory: 292.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.51 seconds; current allocated memory: 293.311 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.77 seconds; current allocated memory: 294.690 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.556 seconds; current allocated memory: 295.602 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.411 seconds; current allocated memory: 296.491 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.576 seconds; current allocated memory: 297.109 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.471 seconds; current allocated memory: 297.903 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.675 seconds; current allocated memory: 298.956 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.216 seconds; current allocated memory: 299.470 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'setBit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.249 seconds; current allocated memory: 299.562 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.112 seconds; current allocated memory: 299.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.205 seconds; current allocated memory: 300.053 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 300.564 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.387 seconds; current allocated memory: 301.246 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.417 seconds; current allocated memory: 302.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.633 seconds; current allocated memory: 303.541 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.171 seconds; current allocated memory: 305.844 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('sk_addr_3_write_ln637', picnic.c:637->api.c:75) of variable 'secret_pk_plaintext_1', picnic.c:637->api.c:75 on array 'sk' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sk'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.188 seconds; current allocated memory: 306.879 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.405 seconds; current allocated memory: 307.478 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.962 seconds; current allocated memory: 312.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 1.574 seconds; current allocated memory: 314.157 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.295 seconds; current allocated memory: 314.407 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows'.
INFO: [HLS 200-111]  Elapsed time: 0.238 seconds; current allocated memory: 314.658 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.267 seconds; current allocated memory: 315.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_1_ctx_RoundKey' to 'AES256_ECB_1_ctx_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB_1'.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 318.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_Rocud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.777 seconds; current allocated memory: 320.481 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_CTR_DRBG_Upda_temp' to 'AES256_CTR_DRBG_UdEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_CTR_DRBG_Upda'.
INFO: [HLS 200-111]  Elapsed time: 0.773 seconds; current allocated memory: 321.943 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.839 seconds; current allocated memory: 323.541 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.861 seconds; current allocated memory: 325.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'setBit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'setBit'.
INFO: [HLS 200-111]  Elapsed time: 0.537 seconds; current allocated memory: 325.665 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.306 seconds; current allocated memory: 326.714 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LowMCEnc_temp_matrix3' to 'LowMCEnc_temp_matg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.621 seconds; current allocated memory: 328.571 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 0.911 seconds; current allocated memory: 331.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 1.808 seconds; current allocated memory: 333.374 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.53 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_ctx_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_Rocud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_CTR_DRBG_UdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_prod_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LowMCEnc_temp_matg8j_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp2_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypahbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypakbM_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:30 ; elapsed = 00:01:24 . Memory (MB): peak = 460.613 ; gain = 370.406
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 84.329 seconds; peak allocated memory: 333.374 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:774:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:777:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:709:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1657:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 209.563 ; gain = 120.305
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 209.563 ; gain = 120.305
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:47 . Memory (MB): peak = 209.563 ; gain = 120.305
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:319) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:432) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:178) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:217) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:221) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:242) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:189) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:533) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:612) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:68: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 209.563 ; gain = 120.305
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (picnic.c:212) in function 'picnic_keygen' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (picnic.c:224) in function 'picnic_keygen' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6' (picnic.c:235) in function 'picnic_keygen' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label0' (NIST-KATs/aes.c:266) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'MixColumns_label2' (NIST-KATs/aes.c:315) in function 'MixColumns' completely with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (picnic.c:549) in function 'picnic_write_public_key' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (picnic.c:556) in function 'picnic_write_public_key' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (picnic_impl.c:170) in function 'LowMCEnc' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2.1' (picnic_impl.c:209) in function 'LowMCEnc' partially with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (NIST-KATs/rng.c:225) in function 'randombytes' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (NIST-KATs/rng.c:249) in function 'randombytes' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (NIST-KATs/rng.c:324) in function 'AES256_CTR_DRBG_Update' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (NIST-KATs/rng.c:343) in function 'AES256_CTR_DRBG_Update' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (NIST-KATs/rng.c:346) in function 'AES256_CTR_DRBG_Update' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Cipher_label3' (NIST-KATs/aes.c:429) in function 'Cipher' completely with a factor of 13.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label1' (NIST-KATs/aes.c:251) in function 'AddRoundKey' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KeyExpansion_label4' (NIST-KATs/aes.c:159) in function 'KeyExpansion' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'KeyExpansion_label5' (NIST-KATs/aes.c:169) in function 'KeyExpansion' completely with a factor of 52.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label5' (picnic_impl.c:129) in function 'matrix_mul' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:140) in function 'matrix_mul' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label5' (picnic_impl.c:129) in function 'matrix_mul.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:140) in function 'matrix_mul.1' partially with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'tempa' (NIST-KATs/aes.c:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'block' automatically.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:319) automatically.
INFO: [XFORM 203-602] Inlining function 'Cipher' into 'AES_ECB_encrypt' (NIST-KATs/aes.c:482) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:178) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:217) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:242) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:189) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:533) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:612) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_public_key' into 'crypto_sign_keypair' (api.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'crypto_sign_keypair' (api.c:75) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:68:71)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:118)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (NIST-KATs/aes.c:310)...36 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:50 . Memory (MB): peak = 209.563 ; gain = 120.305
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:128:77) in function 'matrix_mul.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:128:77) in function 'matrix_mul' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'AES256_CTR_DRBG_Update' to 'AES256_CTR_DRBG_Upda' (NIST-KATs/rng.c:322:17)
INFO: [HLS 200-472] Inferring partial write operation for 'bytes' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:232:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:229:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:251:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:211:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:215:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:216:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:217:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:227:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:228:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:238:2)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:239:6)
INFO: [HLS 200-472] Inferring partial write operation for 'prod' (picnic_impl.c:133:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:141:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:268:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:282:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:283:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:284:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:285:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:289:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:290:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:298:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:299:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:319:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:320:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:321:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:322:47)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:173:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:113:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:194:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:196:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:198:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:200:3)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:237:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:113:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:113:9)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:161:2)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:163:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:164:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:220:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:221:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:222:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:223:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:253:2)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:164:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:165:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:166:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:167:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:168:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:169:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:170:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:171:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:172:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:173:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:174:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:175:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:176:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:177:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:178:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:179:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:183:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:184:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:185:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:186:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:187:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:188:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:189:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:190:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:191:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:192:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:193:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:194:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:195:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:196:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:197:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:198:5)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:331:17)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:329:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:345:2)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:348:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:53 . Memory (MB): peak = 346.457 ; gain = 257.199
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'AES256_ECB.1' to 'AES256_ECB_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 53.84 seconds; current allocated memory: 285.917 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.803 seconds; current allocated memory: 288.782 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.804 seconds; current allocated memory: 289.089 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.129 seconds; current allocated memory: 289.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.144 seconds; current allocated memory: 289.349 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.123 seconds; current allocated memory: 289.475 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.138 seconds; current allocated memory: 289.570 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.131 seconds; current allocated memory: 289.704 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.175 seconds; current allocated memory: 290.097 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.214 seconds; current allocated memory: 290.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.301 seconds; current allocated memory: 291.196 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.699 seconds; current allocated memory: 292.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.502 seconds; current allocated memory: 293.311 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.774 seconds; current allocated memory: 294.690 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.551 seconds; current allocated memory: 295.605 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 296.491 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.574 seconds; current allocated memory: 297.109 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 297.903 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.671 seconds; current allocated memory: 298.956 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.218 seconds; current allocated memory: 299.470 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'setBit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.248 seconds; current allocated memory: 299.562 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.111 seconds; current allocated memory: 299.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.206 seconds; current allocated memory: 300.053 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.221 seconds; current allocated memory: 300.564 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.387 seconds; current allocated memory: 301.246 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.416 seconds; current allocated memory: 302.145 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.733 seconds; current allocated memory: 303.541 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.17 seconds; current allocated memory: 305.844 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('sk_addr_3_write_ln637', picnic.c:637->api.c:75) of variable 'secret_pk_plaintext_1', picnic.c:637->api.c:75 on array 'sk' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sk'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.183 seconds; current allocated memory: 306.879 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.409 seconds; current allocated memory: 307.478 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.955 seconds; current allocated memory: 312.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 1.587 seconds; current allocated memory: 314.157 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.292 seconds; current allocated memory: 314.407 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows'.
INFO: [HLS 200-111]  Elapsed time: 0.244 seconds; current allocated memory: 314.658 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.267 seconds; current allocated memory: 315.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_1_ctx_RoundKey' to 'AES256_ECB_1_ctx_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB_1'.
INFO: [HLS 200-111]  Elapsed time: 0.777 seconds; current allocated memory: 318.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_Rocud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.727 seconds; current allocated memory: 320.481 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_CTR_DRBG_Upda_temp' to 'AES256_CTR_DRBG_UdEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_CTR_DRBG_Upda'.
INFO: [HLS 200-111]  Elapsed time: 0.768 seconds; current allocated memory: 321.943 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.797 seconds; current allocated memory: 323.541 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.863 seconds; current allocated memory: 325.227 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'setBit' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'setBit'.
INFO: [HLS 200-111]  Elapsed time: 0.525 seconds; current allocated memory: 325.665 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.305 seconds; current allocated memory: 326.714 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LowMCEnc_temp_matrix3' to 'LowMCEnc_temp_matg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.597 seconds; current allocated memory: 328.571 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 0.912 seconds; current allocated memory: 331.199 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 1.794 seconds; current allocated memory: 333.374 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.53 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_ctx_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_Rocud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_CTR_DRBG_UdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_prod_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LowMCEnc_temp_matg8j_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp2_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypahbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypakbM_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:30 ; elapsed = 00:01:24 . Memory (MB): peak = 459.949 ; gain = 370.691
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 84.087 seconds; peak allocated memory: 333.374 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:774:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:777:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:708:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1656:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 210.398 ; gain = 120.398
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 210.398 ; gain = 120.398
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 210.398 ; gain = 120.398
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:319) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:432) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:178) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:216) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:220) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:241) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:189) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:533) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:612) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:68: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 210.398 ; gain = 120.398
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (picnic.c:212) in function 'picnic_keygen' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (picnic.c:224) in function 'picnic_keygen' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6' (picnic.c:235) in function 'picnic_keygen' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label0' (NIST-KATs/aes.c:266) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'MixColumns_label2' (NIST-KATs/aes.c:315) in function 'MixColumns' completely with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (picnic.c:549) in function 'picnic_write_public_key' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (picnic.c:556) in function 'picnic_write_public_key' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (picnic_impl.c:170) in function 'LowMCEnc' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (NIST-KATs/rng.c:225) in function 'randombytes' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (NIST-KATs/rng.c:249) in function 'randombytes' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (NIST-KATs/rng.c:324) in function 'AES256_CTR_DRBG_Update' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (NIST-KATs/rng.c:343) in function 'AES256_CTR_DRBG_Update' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (NIST-KATs/rng.c:346) in function 'AES256_CTR_DRBG_Update' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Cipher_label3' (NIST-KATs/aes.c:429) in function 'Cipher' completely with a factor of 13.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label1' (NIST-KATs/aes.c:251) in function 'AddRoundKey' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KeyExpansion_label4' (NIST-KATs/aes.c:159) in function 'KeyExpansion' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'KeyExpansion_label5' (NIST-KATs/aes.c:169) in function 'KeyExpansion' completely with a factor of 52.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label5' (picnic_impl.c:129) in function 'matrix_mul' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:140) in function 'matrix_mul' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label5' (picnic_impl.c:129) in function 'matrix_mul.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:140) in function 'matrix_mul.1' partially with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'tempa' (NIST-KATs/aes.c:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'block' automatically.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:319) automatically.
INFO: [XFORM 203-602] Inlining function 'Cipher' into 'AES_ECB_encrypt' (NIST-KATs/aes.c:482) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:178) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:216) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:220) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:241) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:189) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:533) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:612) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_public_key' into 'crypto_sign_keypair' (api.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'crypto_sign_keypair' (api.c:75) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:68:71)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:118)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (NIST-KATs/aes.c:310)...36 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:50 . Memory (MB): peak = 210.398 ; gain = 120.398
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:128:77) in function 'matrix_mul.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:128:77) in function 'matrix_mul' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'AES256_CTR_DRBG_Update' to 'AES256_CTR_DRBG_Upda' (NIST-KATs/rng.c:322:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:232:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:229:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:251:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:211:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:215:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:216:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:217:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:227:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:228:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:238:2)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:239:6)
INFO: [HLS 200-472] Inferring partial write operation for 'prod' (picnic_impl.c:133:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:141:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:268:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:282:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:283:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:284:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:285:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:289:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:290:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:298:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:299:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:319:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:320:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:321:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:322:47)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:173:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:113:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:193:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:195:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:197:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:199:3)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:236:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:113:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:113:9)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:161:2)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:163:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:164:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:220:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:221:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:222:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:223:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:253:2)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:164:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:165:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:166:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:167:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:168:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:169:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:170:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:171:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:172:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:173:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:174:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:175:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:176:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:177:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:178:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:179:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:183:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:184:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:185:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:186:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:187:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:188:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:189:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:190:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:191:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:192:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:193:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:194:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:195:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:196:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:197:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:198:5)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:331:17)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:329:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:345:2)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:348:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:53 . Memory (MB): peak = 335.816 ; gain = 245.816
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'AES256_ECB.1' to 'AES256_ECB_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 53.564 seconds; current allocated memory: 275.559 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.829 seconds; current allocated memory: 278.423 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.828 seconds; current allocated memory: 278.731 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.131 seconds; current allocated memory: 278.903 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.156 seconds; current allocated memory: 278.990 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.136 seconds; current allocated memory: 279.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.147 seconds; current allocated memory: 279.211 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.141 seconds; current allocated memory: 279.346 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.188 seconds; current allocated memory: 279.739 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.219 seconds; current allocated memory: 280.216 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.325 seconds; current allocated memory: 280.853 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.764 seconds; current allocated memory: 282.052 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.529 seconds; current allocated memory: 282.968 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.849 seconds; current allocated memory: 284.331 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.614 seconds; current allocated memory: 285.246 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.408 seconds; current allocated memory: 286.132 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.567 seconds; current allocated memory: 286.750 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.534 seconds; current allocated memory: 287.560 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.671 seconds; current allocated memory: 288.614 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.222 seconds; current allocated memory: 289.127 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.329 seconds; current allocated memory: 289.599 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.217 seconds; current allocated memory: 290.110 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.338 seconds; current allocated memory: 290.610 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.314 seconds; current allocated memory: 291.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.57 seconds; current allocated memory: 292.623 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.14 seconds; current allocated memory: 294.858 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('sk_addr_3_write_ln637', picnic.c:637->api.c:75) of variable 'secret_pk_plaintext_1', picnic.c:637->api.c:75 on array 'sk' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sk'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.163 seconds; current allocated memory: 295.893 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.397 seconds; current allocated memory: 296.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.941 seconds; current allocated memory: 301.453 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 1.563 seconds; current allocated memory: 303.117 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.266 seconds; current allocated memory: 303.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows'.
INFO: [HLS 200-111]  Elapsed time: 0.248 seconds; current allocated memory: 303.602 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.273 seconds; current allocated memory: 304.525 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_1_ctx_RoundKey' to 'AES256_ECB_1_ctx_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB_1'.
INFO: [HLS 200-111]  Elapsed time: 0.599 seconds; current allocated memory: 307.193 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_Rocud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.727 seconds; current allocated memory: 309.424 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_CTR_DRBG_Upda_temp' to 'AES256_CTR_DRBG_UdEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_CTR_DRBG_Upda'.
INFO: [HLS 200-111]  Elapsed time: 0.771 seconds; current allocated memory: 310.869 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.807 seconds; current allocated memory: 312.504 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.897 seconds; current allocated memory: 314.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.626 seconds; current allocated memory: 315.433 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LowMCEnc_temp_matrix3' to 'LowMCEnc_temp_matg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 316.834 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 0.797 seconds; current allocated memory: 319.368 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 1.78 seconds; current allocated memory: 321.506 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.53 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_ctx_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_Rocud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_CTR_DRBG_UdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_prod_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LowMCEnc_temp_matg8j_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp2_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypahbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypakbM_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:29 ; elapsed = 00:01:23 . Memory (MB): peak = 447.414 ; gain = 357.414
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 83.151 seconds; peak allocated memory: 321.506 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:774:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:777:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:709:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1657:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 209.555 ; gain = 120.160
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 209.555 ; gain = 120.160
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 209.555 ; gain = 120.160
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:319) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:432) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:178) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:217) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:221) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:242) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:189) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:533) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:612) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:68: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:47 . Memory (MB): peak = 209.555 ; gain = 120.160
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (picnic.c:212) in function 'picnic_keygen' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (picnic.c:224) in function 'picnic_keygen' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6' (picnic.c:235) in function 'picnic_keygen' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label0' (NIST-KATs/aes.c:266) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'MixColumns_label2' (NIST-KATs/aes.c:315) in function 'MixColumns' completely with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (picnic.c:549) in function 'picnic_write_public_key' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (picnic.c:556) in function 'picnic_write_public_key' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (picnic_impl.c:170) in function 'LowMCEnc' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (NIST-KATs/rng.c:225) in function 'randombytes' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (NIST-KATs/rng.c:249) in function 'randombytes' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (NIST-KATs/rng.c:324) in function 'AES256_CTR_DRBG_Update' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (NIST-KATs/rng.c:343) in function 'AES256_CTR_DRBG_Update' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (NIST-KATs/rng.c:346) in function 'AES256_CTR_DRBG_Update' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Cipher_label3' (NIST-KATs/aes.c:429) in function 'Cipher' completely with a factor of 13.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label1' (NIST-KATs/aes.c:251) in function 'AddRoundKey' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KeyExpansion_label4' (NIST-KATs/aes.c:159) in function 'KeyExpansion' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'KeyExpansion_label5' (NIST-KATs/aes.c:169) in function 'KeyExpansion' completely with a factor of 52.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label5' (picnic_impl.c:129) in function 'matrix_mul' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:140) in function 'matrix_mul' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label5' (picnic_impl.c:129) in function 'matrix_mul.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:140) in function 'matrix_mul.1' partially with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'tempa' (NIST-KATs/aes.c:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'block' automatically.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:319) automatically.
INFO: [XFORM 203-602] Inlining function 'Cipher' into 'AES_ECB_encrypt' (NIST-KATs/aes.c:482) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:178) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:217) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:221) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:242) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:189) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:533) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:612) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_public_key' into 'crypto_sign_keypair' (api.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'crypto_sign_keypair' (api.c:75) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:68:71)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:118)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (NIST-KATs/aes.c:310)...36 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:50 . Memory (MB): peak = 209.555 ; gain = 120.160
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:128:77) in function 'matrix_mul.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:128:77) in function 'matrix_mul' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'AES256_CTR_DRBG_Update' to 'AES256_CTR_DRBG_Upda' (NIST-KATs/rng.c:322:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:232:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:229:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:251:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:211:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:215:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:216:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:217:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:227:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:228:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:238:2)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:239:6)
INFO: [HLS 200-472] Inferring partial write operation for 'prod' (picnic_impl.c:133:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:141:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:268:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:282:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:283:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:284:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:285:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:289:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:290:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:298:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:299:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:319:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:320:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:321:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:322:47)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:173:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:113:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:193:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:195:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:197:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:199:3)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:237:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:113:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:113:9)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:161:2)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:163:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:164:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:220:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:221:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:222:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:223:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:253:2)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:164:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:165:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:166:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:167:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:168:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:169:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:170:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:171:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:172:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:173:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:174:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:175:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:176:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:177:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:178:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:179:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:183:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:184:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:185:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:186:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:187:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:188:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:189:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:190:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:191:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:192:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:193:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:194:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:195:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:196:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:197:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:198:5)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:331:17)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:329:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:345:2)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:348:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:53 . Memory (MB): peak = 335.707 ; gain = 246.313
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'AES256_ECB.1' to 'AES256_ECB_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 53.717 seconds; current allocated memory: 275.590 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.803 seconds; current allocated memory: 278.455 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.791 seconds; current allocated memory: 278.747 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.128 seconds; current allocated memory: 278.919 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.145 seconds; current allocated memory: 279.006 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.126 seconds; current allocated memory: 279.133 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.145 seconds; current allocated memory: 279.227 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.134 seconds; current allocated memory: 279.361 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.171 seconds; current allocated memory: 279.754 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.223 seconds; current allocated memory: 280.231 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.305 seconds; current allocated memory: 280.853 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.699 seconds; current allocated memory: 282.068 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.504 seconds; current allocated memory: 282.968 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.772 seconds; current allocated memory: 284.347 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.572 seconds; current allocated memory: 285.262 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.406 seconds; current allocated memory: 286.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.577 seconds; current allocated memory: 286.766 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.468 seconds; current allocated memory: 287.575 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.676 seconds; current allocated memory: 288.614 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 289.127 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.328 seconds; current allocated memory: 289.599 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 290.110 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.344 seconds; current allocated memory: 290.610 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.316 seconds; current allocated memory: 291.242 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.571 seconds; current allocated memory: 292.607 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.229 seconds; current allocated memory: 294.858 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('sk_addr_3_write_ln637', picnic.c:637->api.c:75) of variable 'secret_pk_plaintext_1', picnic.c:637->api.c:75 on array 'sk' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sk'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.164 seconds; current allocated memory: 295.893 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.395 seconds; current allocated memory: 296.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.938 seconds; current allocated memory: 301.468 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 1.564 seconds; current allocated memory: 303.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.259 seconds; current allocated memory: 303.398 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows'.
INFO: [HLS 200-111]  Elapsed time: 0.243 seconds; current allocated memory: 303.633 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.276 seconds; current allocated memory: 304.557 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_1_ctx_RoundKey' to 'AES256_ECB_1_ctx_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB_1'.
INFO: [HLS 200-111]  Elapsed time: 0.591 seconds; current allocated memory: 307.208 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_Rocud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.933 seconds; current allocated memory: 309.439 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_CTR_DRBG_Upda_temp' to 'AES256_CTR_DRBG_UdEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_CTR_DRBG_Upda'.
INFO: [HLS 200-111]  Elapsed time: 0.778 seconds; current allocated memory: 310.885 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.803 seconds; current allocated memory: 312.519 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.865 seconds; current allocated memory: 314.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.588 seconds; current allocated memory: 315.464 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LowMCEnc_temp_matrix3' to 'LowMCEnc_temp_matg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.588 seconds; current allocated memory: 316.865 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 0.761 seconds; current allocated memory: 319.399 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 1.762 seconds; current allocated memory: 321.537 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.53 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_ctx_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_Rocud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_CTR_DRBG_UdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_prod_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LowMCEnc_temp_matg8j_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp2_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypahbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypakbM_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:29 ; elapsed = 00:01:23 . Memory (MB): peak = 447.055 ; gain = 357.660
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 82.977 seconds; peak allocated memory: 321.537 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:709:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1657:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:776:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:779:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:47 . Memory (MB): peak = 210.332 ; gain = 120.988
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:47 . Memory (MB): peak = 210.332 ; gain = 120.988
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:48 . Memory (MB): peak = 210.332 ; gain = 120.988
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:319) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:432) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:178) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:217) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:221) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:242) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:189) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:533) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:614) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:68: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:48 . Memory (MB): peak = 210.332 ; gain = 120.988
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (picnic.c:212) in function 'picnic_keygen' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (picnic.c:224) in function 'picnic_keygen' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6' (picnic.c:235) in function 'picnic_keygen' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label0' (NIST-KATs/aes.c:266) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'MixColumns_label2' (NIST-KATs/aes.c:315) in function 'MixColumns' completely with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (picnic.c:549) in function 'picnic_write_public_key' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (picnic.c:556) in function 'picnic_write_public_key' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (picnic_impl.c:170) in function 'LowMCEnc' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (NIST-KATs/rng.c:225) in function 'randombytes' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (NIST-KATs/rng.c:249) in function 'randombytes' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (NIST-KATs/rng.c:324) in function 'AES256_CTR_DRBG_Update' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (NIST-KATs/rng.c:343) in function 'AES256_CTR_DRBG_Update' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (NIST-KATs/rng.c:346) in function 'AES256_CTR_DRBG_Update' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Cipher_label3' (NIST-KATs/aes.c:429) in function 'Cipher' completely with a factor of 13.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label1' (NIST-KATs/aes.c:251) in function 'AddRoundKey' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KeyExpansion_label4' (NIST-KATs/aes.c:159) in function 'KeyExpansion' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'KeyExpansion_label5' (NIST-KATs/aes.c:169) in function 'KeyExpansion' completely with a factor of 52.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label5' (picnic_impl.c:129) in function 'matrix_mul' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:140) in function 'matrix_mul' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label5' (picnic_impl.c:129) in function 'matrix_mul.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:140) in function 'matrix_mul.1' partially with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'tempa' (NIST-KATs/aes.c:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'block' automatically.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:319) automatically.
INFO: [XFORM 203-602] Inlining function 'Cipher' into 'AES_ECB_encrypt' (NIST-KATs/aes.c:482) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:178) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:217) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:221) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:242) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:189) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:533) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:614) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_public_key' into 'crypto_sign_keypair' (api.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'crypto_sign_keypair' (api.c:75) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:68:71)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:118)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (NIST-KATs/aes.c:310)...36 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:51 . Memory (MB): peak = 210.332 ; gain = 120.988
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:128:77) in function 'matrix_mul.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:128:77) in function 'matrix_mul' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'AES256_CTR_DRBG_Update' to 'AES256_CTR_DRBG_Upda' (NIST-KATs/rng.c:322:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:232:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:229:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:251:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:211:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:215:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:216:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:217:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:227:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:228:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:238:2)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:239:6)
INFO: [HLS 200-472] Inferring partial write operation for 'prod' (picnic_impl.c:133:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:141:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:268:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:282:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:283:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:284:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:285:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:289:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:290:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:298:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:299:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:319:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:320:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:321:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:322:47)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:173:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:113:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:193:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:195:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:197:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:199:3)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:237:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:113:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:113:9)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:161:2)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:163:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:164:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:220:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:221:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:222:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:223:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:253:2)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:164:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:165:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:166:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:167:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:168:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:169:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:170:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:171:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:172:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:173:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:174:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:175:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:176:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:177:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:178:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:179:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:183:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:184:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:185:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:186:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:187:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:188:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:189:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:190:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:191:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:192:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:193:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:194:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:195:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:196:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:197:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:198:5)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:331:17)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:329:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:345:2)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:348:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:54 . Memory (MB): peak = 335.969 ; gain = 246.625
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'AES256_ECB.1' to 'AES256_ECB_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 55.056 seconds; current allocated memory: 275.621 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.851 seconds; current allocated memory: 278.486 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.8 seconds; current allocated memory: 278.778 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 278.950 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.154 seconds; current allocated memory: 279.037 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.122 seconds; current allocated memory: 279.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.145 seconds; current allocated memory: 279.258 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.135 seconds; current allocated memory: 279.393 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 279.786 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.219 seconds; current allocated memory: 280.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.305 seconds; current allocated memory: 280.869 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.716 seconds; current allocated memory: 282.068 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.508 seconds; current allocated memory: 282.937 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.777 seconds; current allocated memory: 284.250 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.559 seconds; current allocated memory: 285.165 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.413 seconds; current allocated memory: 286.054 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 286.672 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 287.466 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.684 seconds; current allocated memory: 288.520 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.222 seconds; current allocated memory: 289.034 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.335 seconds; current allocated memory: 289.521 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.229 seconds; current allocated memory: 290.032 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.356 seconds; current allocated memory: 290.563 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.328 seconds; current allocated memory: 291.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.636 seconds; current allocated memory: 292.545 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.148 seconds; current allocated memory: 294.780 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('sk_addr_3_write_ln639', picnic.c:639->api.c:75) of variable 'secret_pk_plaintext_1', picnic.c:639->api.c:75 on array 'sk' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sk'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.187 seconds; current allocated memory: 295.815 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.404 seconds; current allocated memory: 296.414 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.953 seconds; current allocated memory: 301.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 1.586 seconds; current allocated memory: 303.039 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.271 seconds; current allocated memory: 303.289 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows'.
INFO: [HLS 200-111]  Elapsed time: 0.257 seconds; current allocated memory: 303.524 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.279 seconds; current allocated memory: 304.447 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_1_ctx_RoundKey' to 'AES256_ECB_1_ctx_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB_1'.
INFO: [HLS 200-111]  Elapsed time: 0.712 seconds; current allocated memory: 307.099 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_Rocud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.735 seconds; current allocated memory: 309.330 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_CTR_DRBG_Upda_temp' to 'AES256_CTR_DRBG_UdEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_CTR_DRBG_Upda'.
INFO: [HLS 200-111]  Elapsed time: 0.783 seconds; current allocated memory: 310.776 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.844 seconds; current allocated memory: 312.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.933 seconds; current allocated memory: 314.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.623 seconds; current allocated memory: 315.354 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LowMCEnc_temp_matrix3' to 'LowMCEnc_temp_matg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.624 seconds; current allocated memory: 316.756 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 0.808 seconds; current allocated memory: 319.290 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 1.886 seconds; current allocated memory: 321.428 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.53 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_ctx_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_Rocud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_CTR_DRBG_UdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_prod_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LowMCEnc_temp_matg8j_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp2_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypahbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypakbM_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:30 ; elapsed = 00:01:25 . Memory (MB): peak = 447.004 ; gain = 357.660
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 84.935 seconds; peak allocated memory: 321.428 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:709:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1657:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:776:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:779:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 210.230 ; gain = 119.777
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 210.230 ; gain = 119.777
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:47 . Memory (MB): peak = 210.230 ; gain = 119.777
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:319) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:432) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:178) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:217) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:221) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:242) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:189) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:533) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:614) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:68: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 210.230 ; gain = 119.777
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (picnic.c:212) in function 'picnic_keygen' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (picnic.c:224) in function 'picnic_keygen' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6' (picnic.c:235) in function 'picnic_keygen' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label0' (NIST-KATs/aes.c:266) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'MixColumns_label2' (NIST-KATs/aes.c:315) in function 'MixColumns' completely with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (picnic.c:549) in function 'picnic_write_public_key' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (picnic.c:556) in function 'picnic_write_public_key' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (picnic_impl.c:170) in function 'LowMCEnc' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (NIST-KATs/rng.c:225) in function 'randombytes' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (NIST-KATs/rng.c:249) in function 'randombytes' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (NIST-KATs/rng.c:324) in function 'AES256_CTR_DRBG_Update' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (NIST-KATs/rng.c:343) in function 'AES256_CTR_DRBG_Update' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (NIST-KATs/rng.c:346) in function 'AES256_CTR_DRBG_Update' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Cipher_label3' (NIST-KATs/aes.c:429) in function 'Cipher' completely with a factor of 13.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label1' (NIST-KATs/aes.c:251) in function 'AddRoundKey' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KeyExpansion_label4' (NIST-KATs/aes.c:159) in function 'KeyExpansion' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'KeyExpansion_label5' (NIST-KATs/aes.c:169) in function 'KeyExpansion' completely with a factor of 52.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label5' (picnic_impl.c:129) in function 'matrix_mul' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:140) in function 'matrix_mul' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label5' (picnic_impl.c:129) in function 'matrix_mul.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:140) in function 'matrix_mul.1' partially with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'tempa' (NIST-KATs/aes.c:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'block' automatically.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:319) automatically.
INFO: [XFORM 203-602] Inlining function 'Cipher' into 'AES_ECB_encrypt' (NIST-KATs/aes.c:482) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:178) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:217) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:221) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:242) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:189) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:533) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:614) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_public_key' into 'crypto_sign_keypair' (api.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'crypto_sign_keypair' (api.c:75) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:68:71)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:118)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (NIST-KATs/aes.c:310)...36 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:50 . Memory (MB): peak = 210.230 ; gain = 119.777
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:128:77) in function 'matrix_mul.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:128:77) in function 'matrix_mul' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'AES256_CTR_DRBG_Update' to 'AES256_CTR_DRBG_Upda' (NIST-KATs/rng.c:322:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:232:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:229:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:251:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:211:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:215:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:216:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:217:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:227:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:228:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:238:2)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:239:6)
INFO: [HLS 200-472] Inferring partial write operation for 'prod' (picnic_impl.c:133:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:141:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:268:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:282:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:283:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:284:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:285:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:289:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:290:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:298:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:299:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:319:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:320:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:321:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:322:47)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:173:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:113:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:193:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:195:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:197:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:199:3)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:237:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:113:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:113:9)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:161:2)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:163:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:164:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:220:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:221:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:222:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:223:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:253:2)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:164:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:165:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:166:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:167:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:168:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:169:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:170:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:171:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:172:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:173:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:174:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:175:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:176:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:177:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:178:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:179:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:183:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:184:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:185:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:186:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:187:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:188:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:189:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:190:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:191:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:192:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:193:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:194:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:195:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:196:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:197:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:198:5)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:331:17)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:329:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:345:2)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:348:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:54 . Memory (MB): peak = 336.063 ; gain = 245.609
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'AES256_ECB.1' to 'AES256_ECB_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 54.109 seconds; current allocated memory: 275.637 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.827 seconds; current allocated memory: 278.501 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.815 seconds; current allocated memory: 278.793 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.132 seconds; current allocated memory: 278.966 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.151 seconds; current allocated memory: 279.053 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.127 seconds; current allocated memory: 279.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.146 seconds; current allocated memory: 279.274 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.135 seconds; current allocated memory: 279.408 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.179 seconds; current allocated memory: 279.801 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.225 seconds; current allocated memory: 280.278 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.318 seconds; current allocated memory: 280.900 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.719 seconds; current allocated memory: 282.068 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.524 seconds; current allocated memory: 282.937 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.784 seconds; current allocated memory: 284.269 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.568 seconds; current allocated memory: 285.197 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.424 seconds; current allocated memory: 286.085 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.582 seconds; current allocated memory: 286.703 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 287.497 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.695 seconds; current allocated memory: 288.551 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.226 seconds; current allocated memory: 289.065 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.342 seconds; current allocated memory: 289.537 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.231 seconds; current allocated memory: 290.048 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.346 seconds; current allocated memory: 290.547 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.329 seconds; current allocated memory: 291.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.598 seconds; current allocated memory: 292.560 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.167 seconds; current allocated memory: 294.811 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('sk_addr_3_write_ln639', picnic.c:639->api.c:75) of variable 'secret_pk_plaintext_1', picnic.c:639->api.c:75 on array 'sk' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sk'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.182 seconds; current allocated memory: 295.846 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.409 seconds; current allocated memory: 296.429 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.959 seconds; current allocated memory: 301.390 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 1.601 seconds; current allocated memory: 303.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.387 seconds; current allocated memory: 303.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows'.
INFO: [HLS 200-111]  Elapsed time: 0.266 seconds; current allocated memory: 303.571 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.273 seconds; current allocated memory: 304.494 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_1_ctx_RoundKey' to 'AES256_ECB_1_ctx_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB_1'.
INFO: [HLS 200-111]  Elapsed time: 0.606 seconds; current allocated memory: 307.146 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_Rocud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.758 seconds; current allocated memory: 309.377 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_CTR_DRBG_Upda_temp' to 'AES256_CTR_DRBG_UdEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_CTR_DRBG_Upda'.
INFO: [HLS 200-111]  Elapsed time: 0.794 seconds; current allocated memory: 310.838 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.818 seconds; current allocated memory: 312.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.879 seconds; current allocated memory: 314.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.615 seconds; current allocated memory: 315.401 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LowMCEnc_temp_matrix3' to 'LowMCEnc_temp_matg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.599 seconds; current allocated memory: 316.803 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 0.782 seconds; current allocated memory: 319.337 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 1.793 seconds; current allocated memory: 321.475 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.53 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_ctx_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_Rocud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_CTR_DRBG_UdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_prod_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LowMCEnc_temp_matg8j_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp2_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypahbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypakbM_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:30 ; elapsed = 00:01:24 . Memory (MB): peak = 446.406 ; gain = 355.953
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 84.008 seconds; peak allocated memory: 321.475 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:709:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1657:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:772:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:775:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 210.285 ; gain = 119.910
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 210.285 ; gain = 119.910
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:47 . Memory (MB): peak = 210.285 ; gain = 119.910
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:319) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:432) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:178) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:217) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:221) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:242) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:189) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:533) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:610) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:68: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 210.285 ; gain = 119.910
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (picnic.c:212) in function 'picnic_keygen' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (picnic.c:224) in function 'picnic_keygen' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6' (picnic.c:235) in function 'picnic_keygen' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label0' (NIST-KATs/aes.c:266) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'MixColumns_label2' (NIST-KATs/aes.c:315) in function 'MixColumns' completely with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (picnic.c:549) in function 'picnic_write_public_key' partially (and skipping exit check) with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (picnic.c:555) in function 'picnic_write_public_key' partially (and skipping exit check) with a factor of 16.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (picnic_impl.c:170) in function 'LowMCEnc' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (NIST-KATs/rng.c:225) in function 'randombytes' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (NIST-KATs/rng.c:249) in function 'randombytes' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (NIST-KATs/rng.c:324) in function 'AES256_CTR_DRBG_Update' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (NIST-KATs/rng.c:343) in function 'AES256_CTR_DRBG_Update' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (NIST-KATs/rng.c:346) in function 'AES256_CTR_DRBG_Update' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Cipher_label3' (NIST-KATs/aes.c:429) in function 'Cipher' completely with a factor of 13.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label1' (NIST-KATs/aes.c:251) in function 'AddRoundKey' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KeyExpansion_label4' (NIST-KATs/aes.c:159) in function 'KeyExpansion' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'KeyExpansion_label5' (NIST-KATs/aes.c:169) in function 'KeyExpansion' completely with a factor of 52.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label5' (picnic_impl.c:129) in function 'matrix_mul' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:140) in function 'matrix_mul' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label5' (picnic_impl.c:129) in function 'matrix_mul.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:140) in function 'matrix_mul.1' partially with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'tempa' (NIST-KATs/aes.c:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'block' automatically.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:319) automatically.
INFO: [XFORM 203-602] Inlining function 'Cipher' into 'AES_ECB_encrypt' (NIST-KATs/aes.c:482) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:178) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:217) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:221) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:242) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:189) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:533) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:610) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'crypto_sign_keypair' (api.c:75) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:68:71)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:118)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (NIST-KATs/aes.c:310)...36 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:50 . Memory (MB): peak = 210.285 ; gain = 119.910
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:128:77) in function 'matrix_mul.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:128:77) in function 'matrix_mul' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'picnic_write_public_key' to 'picnic_write_public_' (picnic.c:525:45)
WARNING: [XFORM 203-631] Renaming function 'AES256_CTR_DRBG_Update' to 'AES256_CTR_DRBG_Upda' (NIST-KATs/rng.c:322:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:232:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:229:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:251:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:211:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:215:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:216:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:217:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:227:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:228:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:238:2)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:239:6)
INFO: [HLS 200-472] Inferring partial write operation for 'prod' (picnic_impl.c:133:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:141:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:268:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:282:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:283:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:284:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:285:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:289:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:290:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:298:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:299:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:319:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:320:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:321:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:322:47)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:173:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:113:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:193:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:195:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:197:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:199:3)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:237:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:113:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:113:9)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:161:2)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:163:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:164:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:220:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:221:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:222:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:223:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:253:2)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:164:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:165:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:166:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:167:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:168:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:169:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:170:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:171:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:172:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:173:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:174:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:175:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:176:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:177:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:178:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:179:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:183:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:184:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:185:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:186:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:187:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:188:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:189:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:190:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:191:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:192:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:193:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:194:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:195:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:196:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:197:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:198:5)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:331:17)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:329:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:345:2)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:348:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:54 . Memory (MB): peak = 345.938 ; gain = 255.563
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'AES256_ECB.1' to 'AES256_ECB_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
WARNING: [SYN 201-103] Legalizing function name 'picnic_write_public_' to 'picnic_write_public_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 54.382 seconds; current allocated memory: 285.965 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.822 seconds; current allocated memory: 288.829 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.805 seconds; current allocated memory: 289.121 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.129 seconds; current allocated memory: 289.293 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.148 seconds; current allocated memory: 289.380 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.159 seconds; current allocated memory: 289.507 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.144 seconds; current allocated memory: 289.601 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.136 seconds; current allocated memory: 289.736 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.184 seconds; current allocated memory: 290.129 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.221 seconds; current allocated memory: 290.606 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.314 seconds; current allocated memory: 291.228 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 292.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.507 seconds; current allocated memory: 293.265 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.782 seconds; current allocated memory: 294.596 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.558 seconds; current allocated memory: 295.524 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.421 seconds; current allocated memory: 296.413 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.588 seconds; current allocated memory: 297.031 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.484 seconds; current allocated memory: 297.825 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.749 seconds; current allocated memory: 298.879 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.225 seconds; current allocated memory: 299.392 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.335 seconds; current allocated memory: 299.864 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.227 seconds; current allocated memory: 300.375 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.345 seconds; current allocated memory: 300.875 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.326 seconds; current allocated memory: 301.507 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.599 seconds; current allocated memory: 302.888 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.154 seconds; current allocated memory: 305.139 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_write_public_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.133 seconds; current allocated memory: 306.262 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.243 seconds; current allocated memory: 306.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('sk_addr_3_write_ln635', picnic.c:635->api.c:75) of variable 'secret_pk_plaintext_1', picnic.c:635->api.c:75 on array 'sk' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sk'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.283 seconds; current allocated memory: 306.864 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.741 seconds; current allocated memory: 307.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.925 seconds; current allocated memory: 312.822 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 1.608 seconds; current allocated memory: 314.503 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.268 seconds; current allocated memory: 314.753 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows'.
INFO: [HLS 200-111]  Elapsed time: 0.255 seconds; current allocated memory: 314.988 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.274 seconds; current allocated memory: 315.912 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_1_ctx_RoundKey' to 'AES256_ECB_1_ctx_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB_1'.
INFO: [HLS 200-111]  Elapsed time: 0.615 seconds; current allocated memory: 318.564 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_Rocud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.752 seconds; current allocated memory: 320.790 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_CTR_DRBG_Upda_temp' to 'AES256_CTR_DRBG_UdEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_CTR_DRBG_Upda'.
INFO: [HLS 200-111]  Elapsed time: 0.898 seconds; current allocated memory: 322.273 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.814 seconds; current allocated memory: 323.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.874 seconds; current allocated memory: 325.541 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.604 seconds; current allocated memory: 326.802 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LowMCEnc_temp_matrix3' to 'LowMCEnc_temp_matg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.604 seconds; current allocated memory: 328.203 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 0.786 seconds; current allocated memory: 330.737 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_write_public_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_write_public_s'.
INFO: [HLS 200-111]  Elapsed time: 1.587 seconds; current allocated memory: 332.458 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 0.677 seconds; current allocated memory: 333.424 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.53 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_ctx_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_Rocud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_CTR_DRBG_UdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_prod_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LowMCEnc_temp_matg8j_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp2_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypahbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypakbM_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:31 ; elapsed = 00:01:25 . Memory (MB): peak = 460.523 ; gain = 370.148
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 85.345 seconds; peak allocated memory: 333.424 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:709:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1657:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:774:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:777:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 210.336 ; gain = 119.836
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 210.336 ; gain = 119.836
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 210.336 ; gain = 119.836
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:319) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:432) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:178) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:217) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:221) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:242) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:189) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:533) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:612) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:68: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 210.336 ; gain = 119.836
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (picnic.c:212) in function 'picnic_keygen' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (picnic.c:224) in function 'picnic_keygen' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6' (picnic.c:235) in function 'picnic_keygen' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label0' (NIST-KATs/aes.c:266) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'MixColumns_label2' (NIST-KATs/aes.c:315) in function 'MixColumns' completely with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (picnic.c:549) in function 'picnic_write_public_key' partially (and skipping exit check) with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (picnic.c:556) in function 'picnic_write_public_key' partially (and skipping exit check) with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (picnic_impl.c:170) in function 'LowMCEnc' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (NIST-KATs/rng.c:225) in function 'randombytes' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (NIST-KATs/rng.c:249) in function 'randombytes' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (NIST-KATs/rng.c:324) in function 'AES256_CTR_DRBG_Update' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (NIST-KATs/rng.c:343) in function 'AES256_CTR_DRBG_Update' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (NIST-KATs/rng.c:346) in function 'AES256_CTR_DRBG_Update' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Cipher_label3' (NIST-KATs/aes.c:429) in function 'Cipher' completely with a factor of 13.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label1' (NIST-KATs/aes.c:251) in function 'AddRoundKey' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KeyExpansion_label4' (NIST-KATs/aes.c:159) in function 'KeyExpansion' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'KeyExpansion_label5' (NIST-KATs/aes.c:169) in function 'KeyExpansion' completely with a factor of 52.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label5' (picnic_impl.c:129) in function 'matrix_mul' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:140) in function 'matrix_mul' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label5' (picnic_impl.c:129) in function 'matrix_mul.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:140) in function 'matrix_mul.1' partially with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'tempa' (NIST-KATs/aes.c:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'block' automatically.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:319) automatically.
INFO: [XFORM 203-602] Inlining function 'Cipher' into 'AES_ECB_encrypt' (NIST-KATs/aes.c:482) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:178) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:217) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:221) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:242) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:189) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:533) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:612) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_public_key' into 'crypto_sign_keypair' (api.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'crypto_sign_keypair' (api.c:75) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:68:71)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:118)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (NIST-KATs/aes.c:310)...36 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:50 . Memory (MB): peak = 210.336 ; gain = 119.836
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:128:77) in function 'matrix_mul.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:128:77) in function 'matrix_mul' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'AES256_CTR_DRBG_Update' to 'AES256_CTR_DRBG_Upda' (NIST-KATs/rng.c:322:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:232:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:229:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:251:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:211:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:215:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:216:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:217:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:227:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:228:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:238:2)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:239:6)
INFO: [HLS 200-472] Inferring partial write operation for 'prod' (picnic_impl.c:133:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:141:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:268:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:282:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:283:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:284:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:285:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:289:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:290:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:298:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:299:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:319:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:320:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:321:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:322:47)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:173:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:113:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:193:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:195:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:197:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:199:3)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:237:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:113:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:113:9)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:161:2)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:163:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:164:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:220:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:221:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:222:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:223:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:253:2)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:164:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:165:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:166:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:167:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:168:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:169:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:170:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:171:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:172:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:173:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:174:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:175:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:176:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:177:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:178:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:179:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:183:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:184:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:185:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:186:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:187:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:188:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:189:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:190:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:191:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:192:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:193:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:194:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:195:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:196:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:197:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:198:5)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:331:17)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:329:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:345:2)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:348:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:54 . Memory (MB): peak = 335.805 ; gain = 245.305
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'AES256_ECB.1' to 'AES256_ECB_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 54.142 seconds; current allocated memory: 275.637 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.811 seconds; current allocated memory: 278.501 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.798 seconds; current allocated memory: 278.793 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.129 seconds; current allocated memory: 278.966 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.146 seconds; current allocated memory: 279.053 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.128 seconds; current allocated memory: 279.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.141 seconds; current allocated memory: 279.274 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.134 seconds; current allocated memory: 279.408 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.178 seconds; current allocated memory: 279.801 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.218 seconds; current allocated memory: 280.278 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.312 seconds; current allocated memory: 280.900 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.725 seconds; current allocated memory: 282.068 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.533 seconds; current allocated memory: 282.937 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.783 seconds; current allocated memory: 284.269 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 285.197 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.411 seconds; current allocated memory: 286.085 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.575 seconds; current allocated memory: 286.703 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 287.497 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.683 seconds; current allocated memory: 288.551 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.223 seconds; current allocated memory: 289.065 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 289.537 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.221 seconds; current allocated memory: 290.048 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.406 seconds; current allocated memory: 290.547 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.323 seconds; current allocated memory: 291.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.584 seconds; current allocated memory: 292.560 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.148 seconds; current allocated memory: 294.811 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('sk_addr_3_write_ln637', picnic.c:637->api.c:75) of variable 'secret_pk_plaintext_1', picnic.c:637->api.c:75 on array 'sk' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sk'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.165 seconds; current allocated memory: 295.846 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.439 seconds; current allocated memory: 296.429 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.959 seconds; current allocated memory: 301.390 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 1.605 seconds; current allocated memory: 303.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 303.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows'.
INFO: [HLS 200-111]  Elapsed time: 0.252 seconds; current allocated memory: 303.571 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.276 seconds; current allocated memory: 304.494 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_1_ctx_RoundKey' to 'AES256_ECB_1_ctx_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB_1'.
INFO: [HLS 200-111]  Elapsed time: 0.611 seconds; current allocated memory: 307.146 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_Rocud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.776 seconds; current allocated memory: 309.377 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_CTR_DRBG_Upda_temp' to 'AES256_CTR_DRBG_UdEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_CTR_DRBG_Upda'.
INFO: [HLS 200-111]  Elapsed time: 0.822 seconds; current allocated memory: 310.838 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.808 seconds; current allocated memory: 312.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.879 seconds; current allocated memory: 314.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.597 seconds; current allocated memory: 315.401 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LowMCEnc_temp_matrix3' to 'LowMCEnc_temp_matg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.598 seconds; current allocated memory: 316.803 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 0.783 seconds; current allocated memory: 319.337 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 1.793 seconds; current allocated memory: 321.475 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.53 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_ctx_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_Rocud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_CTR_DRBG_UdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_prod_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LowMCEnc_temp_matg8j_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp2_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypahbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypakbM_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:30 ; elapsed = 00:01:24 . Memory (MB): peak = 446.590 ; gain = 356.090
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 83.868 seconds; peak allocated memory: 321.475 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:709:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1657:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:775:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:778:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 210.566 ; gain = 120.820
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 210.566 ; gain = 120.820
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:47 . Memory (MB): peak = 210.566 ; gain = 120.820
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:319) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:432) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:178) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:217) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:221) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:242) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:189) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:533) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:612) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:68: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 210.566 ; gain = 120.820
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (picnic.c:212) in function 'picnic_keygen' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (picnic.c:224) in function 'picnic_keygen' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6' (picnic.c:235) in function 'picnic_keygen' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label0' (NIST-KATs/aes.c:266) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'MixColumns_label2' (NIST-KATs/aes.c:315) in function 'MixColumns' completely with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (picnic.c:632) in function 'picnic_write_private_key' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (picnic.c:549) in function 'picnic_write_public_key' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (picnic.c:556) in function 'picnic_write_public_key' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (picnic_impl.c:170) in function 'LowMCEnc' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (NIST-KATs/rng.c:225) in function 'randombytes' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (NIST-KATs/rng.c:249) in function 'randombytes' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (NIST-KATs/rng.c:324) in function 'AES256_CTR_DRBG_Update' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (NIST-KATs/rng.c:343) in function 'AES256_CTR_DRBG_Update' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (NIST-KATs/rng.c:346) in function 'AES256_CTR_DRBG_Update' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Cipher_label3' (NIST-KATs/aes.c:429) in function 'Cipher' completely with a factor of 13.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label1' (NIST-KATs/aes.c:251) in function 'AddRoundKey' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KeyExpansion_label4' (NIST-KATs/aes.c:159) in function 'KeyExpansion' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'KeyExpansion_label5' (NIST-KATs/aes.c:169) in function 'KeyExpansion' completely with a factor of 52.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label5' (picnic_impl.c:129) in function 'matrix_mul' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:140) in function 'matrix_mul' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label5' (picnic_impl.c:129) in function 'matrix_mul.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:140) in function 'matrix_mul.1' partially with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'tempa' (NIST-KATs/aes.c:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'block' automatically.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:319) automatically.
INFO: [XFORM 203-602] Inlining function 'Cipher' into 'AES_ECB_encrypt' (NIST-KATs/aes.c:482) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:178) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:217) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:221) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:242) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:189) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:533) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:612) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_public_key' into 'crypto_sign_keypair' (api.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'crypto_sign_keypair' (api.c:75) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:68:71)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:118)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (NIST-KATs/aes.c:310)...36 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:50 . Memory (MB): peak = 210.566 ; gain = 120.820
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:128:77) in function 'matrix_mul.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:128:77) in function 'matrix_mul' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'AES256_CTR_DRBG_Update' to 'AES256_CTR_DRBG_Upda' (NIST-KATs/rng.c:322:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:232:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:229:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:251:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:211:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:215:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:216:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:217:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:227:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:228:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:238:2)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:239:6)
INFO: [HLS 200-472] Inferring partial write operation for 'prod' (picnic_impl.c:133:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:141:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:268:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:282:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:283:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:284:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:285:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:289:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:290:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:298:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:299:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:319:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:320:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:321:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:322:47)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:173:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:113:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:193:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:195:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:197:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:199:3)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:237:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:113:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:113:9)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:161:2)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:163:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:164:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:220:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:221:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:222:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:223:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:253:2)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:164:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:165:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:166:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:167:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:168:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:169:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:170:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:171:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:172:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:173:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:174:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:175:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:176:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:177:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:178:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:179:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:183:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:184:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:185:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:186:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:187:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:188:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:189:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:190:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:191:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:192:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:193:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:194:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:195:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:196:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:197:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:198:5)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:331:17)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:329:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:345:2)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:348:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:54 . Memory (MB): peak = 336.496 ; gain = 246.750
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'AES256_ECB.1' to 'AES256_ECB_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 54.168 seconds; current allocated memory: 276.108 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.817 seconds; current allocated memory: 278.973 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.806 seconds; current allocated memory: 279.265 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.134 seconds; current allocated memory: 279.437 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.146 seconds; current allocated memory: 279.524 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.139 seconds; current allocated memory: 279.651 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.142 seconds; current allocated memory: 279.745 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.134 seconds; current allocated memory: 279.880 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 280.272 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.231 seconds; current allocated memory: 280.749 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 281.372 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 282.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.508 seconds; current allocated memory: 283.408 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.777 seconds; current allocated memory: 284.740 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.561 seconds; current allocated memory: 285.668 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.417 seconds; current allocated memory: 286.557 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 287.175 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.483 seconds; current allocated memory: 287.969 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.687 seconds; current allocated memory: 289.022 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.226 seconds; current allocated memory: 289.536 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.334 seconds; current allocated memory: 290.008 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.248 seconds; current allocated memory: 290.519 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.393 seconds; current allocated memory: 291.019 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.324 seconds; current allocated memory: 291.651 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.588 seconds; current allocated memory: 293.032 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.159 seconds; current allocated memory: 295.283 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-68] The II Violation in module 'crypto_sign_keypair' (Loop: Loop 3): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('sk_addr_3_write_ln638', picnic.c:638->api.c:75) of variable 'secret_pk_plaintext_1', picnic.c:638->api.c:75 on array 'sk' and 'store' operation ('sk_addr_1_write_ln636', picnic.c:636->api.c:75) of variable 'secret_data_load', picnic.c:636->api.c:75 on array 'sk'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('sk_addr_1_write_ln636', picnic.c:636->api.c:75) of variable 'secret_data_load', picnic.c:636->api.c:75 on array 'sk' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sk'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.216 seconds; current allocated memory: 296.368 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.459 seconds; current allocated memory: 297.014 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.984 seconds; current allocated memory: 302.011 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 1.59 seconds; current allocated memory: 303.671 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.268 seconds; current allocated memory: 303.920 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows'.
INFO: [HLS 200-111]  Elapsed time: 0.248 seconds; current allocated memory: 304.155 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.293 seconds; current allocated memory: 305.079 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_1_ctx_RoundKey' to 'AES256_ECB_1_ctx_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB_1'.
INFO: [HLS 200-111]  Elapsed time: 0.615 seconds; current allocated memory: 307.730 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_Rocud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.754 seconds; current allocated memory: 309.977 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_CTR_DRBG_Upda_temp' to 'AES256_CTR_DRBG_UdEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_CTR_DRBG_Upda'.
INFO: [HLS 200-111]  Elapsed time: 0.781 seconds; current allocated memory: 311.423 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.81 seconds; current allocated memory: 313.057 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.878 seconds; current allocated memory: 314.705 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.602 seconds; current allocated memory: 316.001 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LowMCEnc_temp_matrix3' to 'LowMCEnc_temp_matg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.595 seconds; current allocated memory: 317.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 0.785 seconds; current allocated memory: 319.921 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 1.791 seconds; current allocated memory: 322.228 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.53 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_ctx_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_Rocud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_CTR_DRBG_UdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_prod_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LowMCEnc_temp_matg8j_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp2_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypahbi_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:30 ; elapsed = 00:01:24 . Memory (MB): peak = 447.547 ; gain = 357.801
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 83.722 seconds; peak allocated memory: 322.228 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:709:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1657:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:776:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:779:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 209.316 ; gain = 119.324
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 209.316 ; gain = 119.324
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:47 . Memory (MB): peak = 209.316 ; gain = 119.324
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:319) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:432) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:178) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:217) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:221) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:242) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:189) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:533) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:612) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:68: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:47 . Memory (MB): peak = 209.316 ; gain = 119.324
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (picnic.c:212) in function 'picnic_keygen' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (picnic.c:224) in function 'picnic_keygen' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6' (picnic.c:235) in function 'picnic_keygen' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label0' (NIST-KATs/aes.c:266) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'MixColumns_label2' (NIST-KATs/aes.c:315) in function 'MixColumns' completely with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (picnic.c:549) in function 'picnic_write_public_key' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (picnic.c:556) in function 'picnic_write_public_key' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (picnic_impl.c:170) in function 'LowMCEnc' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (NIST-KATs/rng.c:225) in function 'randombytes' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (NIST-KATs/rng.c:249) in function 'randombytes' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (NIST-KATs/rng.c:324) in function 'AES256_CTR_DRBG_Update' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (NIST-KATs/rng.c:343) in function 'AES256_CTR_DRBG_Update' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (NIST-KATs/rng.c:346) in function 'AES256_CTR_DRBG_Update' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Cipher_label3' (NIST-KATs/aes.c:429) in function 'Cipher' completely with a factor of 13.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label1' (NIST-KATs/aes.c:251) in function 'AddRoundKey' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KeyExpansion_label4' (NIST-KATs/aes.c:159) in function 'KeyExpansion' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'KeyExpansion_label5' (NIST-KATs/aes.c:169) in function 'KeyExpansion' completely with a factor of 52.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label5' (picnic_impl.c:129) in function 'matrix_mul' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:140) in function 'matrix_mul' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label5' (picnic_impl.c:129) in function 'matrix_mul.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:140) in function 'matrix_mul.1' partially with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'tempa' (NIST-KATs/aes.c:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'block' automatically.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:319) automatically.
INFO: [XFORM 203-602] Inlining function 'Cipher' into 'AES_ECB_encrypt' (NIST-KATs/aes.c:482) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:178) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:217) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:221) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:242) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:189) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:533) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:612) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_public_key' into 'crypto_sign_keypair' (api.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'crypto_sign_keypair' (api.c:75) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:68:71)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:118)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (NIST-KATs/aes.c:310)...36 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:50 . Memory (MB): peak = 209.316 ; gain = 119.324
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:128:77) in function 'matrix_mul.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:128:77) in function 'matrix_mul' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'AES256_CTR_DRBG_Update' to 'AES256_CTR_DRBG_Upda' (NIST-KATs/rng.c:322:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:232:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:229:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:251:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:211:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:215:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:216:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:217:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:227:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:228:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:238:2)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:239:6)
INFO: [HLS 200-472] Inferring partial write operation for 'prod' (picnic_impl.c:133:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:141:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:268:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:282:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:283:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:284:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:285:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:289:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:290:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:298:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:299:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:319:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:320:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:321:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:322:47)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:173:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:113:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:193:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:195:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:197:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:199:3)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:237:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:113:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:113:9)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:161:2)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:163:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:164:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:220:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:221:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:222:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:223:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:253:2)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:164:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:165:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:166:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:167:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:168:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:169:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:170:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:171:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:172:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:173:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:174:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:175:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:176:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:177:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:178:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:179:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:183:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:184:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:185:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:186:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:187:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:188:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:189:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:190:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:191:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:192:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:193:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:194:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:195:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:196:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:197:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:198:5)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:331:17)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:329:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:345:2)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:348:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:54 . Memory (MB): peak = 336.109 ; gain = 246.117
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'AES256_ECB.1' to 'AES256_ECB_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 54.293 seconds; current allocated memory: 275.637 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.806 seconds; current allocated memory: 278.501 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.792 seconds; current allocated memory: 278.793 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.131 seconds; current allocated memory: 278.966 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.146 seconds; current allocated memory: 279.053 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.127 seconds; current allocated memory: 279.179 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 279.274 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.133 seconds; current allocated memory: 279.408 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.178 seconds; current allocated memory: 279.801 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.231 seconds; current allocated memory: 280.278 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.313 seconds; current allocated memory: 280.900 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.721 seconds; current allocated memory: 282.068 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.504 seconds; current allocated memory: 282.937 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.778 seconds; current allocated memory: 284.269 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.556 seconds; current allocated memory: 285.197 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.416 seconds; current allocated memory: 286.085 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.608 seconds; current allocated memory: 286.703 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 287.497 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.687 seconds; current allocated memory: 288.551 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.224 seconds; current allocated memory: 289.065 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.334 seconds; current allocated memory: 289.536 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.226 seconds; current allocated memory: 290.048 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.339 seconds; current allocated memory: 290.547 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 291.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.589 seconds; current allocated memory: 292.560 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.156 seconds; current allocated memory: 294.811 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('sk_addr_3_write_ln639', picnic.c:639->api.c:75) of variable 'secret_pk_plaintext_1', picnic.c:639->api.c:75 on array 'sk' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sk'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.166 seconds; current allocated memory: 295.846 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.408 seconds; current allocated memory: 296.429 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.952 seconds; current allocated memory: 301.390 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 1.584 seconds; current allocated memory: 303.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.459 seconds; current allocated memory: 303.336 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows'.
INFO: [HLS 200-111]  Elapsed time: 0.247 seconds; current allocated memory: 303.571 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.276 seconds; current allocated memory: 304.494 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_1_ctx_RoundKey' to 'AES256_ECB_1_ctx_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB_1'.
INFO: [HLS 200-111]  Elapsed time: 0.607 seconds; current allocated memory: 307.146 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_Rocud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.745 seconds; current allocated memory: 309.377 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_CTR_DRBG_Upda_temp' to 'AES256_CTR_DRBG_UdEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_CTR_DRBG_Upda'.
INFO: [HLS 200-111]  Elapsed time: 0.784 seconds; current allocated memory: 310.838 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.842 seconds; current allocated memory: 312.472 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.874 seconds; current allocated memory: 314.105 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.607 seconds; current allocated memory: 315.401 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LowMCEnc_temp_matrix3' to 'LowMCEnc_temp_matg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.594 seconds; current allocated memory: 316.803 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 0.793 seconds; current allocated memory: 319.337 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 1.771 seconds; current allocated memory: 321.475 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.53 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_ctx_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_Rocud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_CTR_DRBG_UdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_prod_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LowMCEnc_temp_matg8j_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp2_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypahbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypakbM_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:31 ; elapsed = 00:01:24 . Memory (MB): peak = 446.414 ; gain = 356.422
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 83.749 seconds; peak allocated memory: 321.475 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:709:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1657:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:779:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:782:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 209.445 ; gain = 119.031
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 209.445 ; gain = 119.031
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 209.445 ; gain = 119.031
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:319) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:432) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:178) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:217) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:221) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:242) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:189) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:536) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:615) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:68: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 209.445 ; gain = 119.031
INFO: [XFORM 203-501] Unrolling loop 'Loop-4' (picnic.c:212) in function 'picnic_keygen' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-5' (picnic.c:225) in function 'picnic_keygen' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-6' (picnic.c:237) in function 'picnic_keygen' completely with a factor of 32.
WARNING: [XFORM 203-505] Pipeline directive for loop 'Loop-6' (picnic.c:237) in function 'picnic_keygen' has been removed because the loop is unrolled completely.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label0' (NIST-KATs/aes.c:266) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'MixColumns_label2' (NIST-KATs/aes.c:315) in function 'MixColumns' completely with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (picnic.c:552) in function 'picnic_write_public_key' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (picnic.c:559) in function 'picnic_write_public_key' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (picnic_impl.c:170) in function 'LowMCEnc' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (NIST-KATs/rng.c:225) in function 'randombytes' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (NIST-KATs/rng.c:249) in function 'randombytes' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (NIST-KATs/rng.c:324) in function 'AES256_CTR_DRBG_Update' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (NIST-KATs/rng.c:343) in function 'AES256_CTR_DRBG_Update' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (NIST-KATs/rng.c:346) in function 'AES256_CTR_DRBG_Update' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Cipher_label3' (NIST-KATs/aes.c:429) in function 'Cipher' completely with a factor of 13.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label1' (NIST-KATs/aes.c:251) in function 'AddRoundKey' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KeyExpansion_label4' (NIST-KATs/aes.c:159) in function 'KeyExpansion' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'KeyExpansion_label5' (NIST-KATs/aes.c:169) in function 'KeyExpansion' completely with a factor of 52.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label5' (picnic_impl.c:129) in function 'matrix_mul' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:140) in function 'matrix_mul' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label5' (picnic_impl.c:129) in function 'matrix_mul.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:140) in function 'matrix_mul.1' partially with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'tempa' (NIST-KATs/aes.c:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'block' automatically.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:319) automatically.
INFO: [XFORM 203-602] Inlining function 'Cipher' into 'AES_ECB_encrypt' (NIST-KATs/aes.c:482) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:178) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:217) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:221) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:242) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:189) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:536) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:615) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_public_key' into 'crypto_sign_keypair' (api.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'crypto_sign_keypair' (api.c:75) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:68:71)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:118)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (NIST-KATs/aes.c:310)...36 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:49 . Memory (MB): peak = 209.445 ; gain = 119.031
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:128:77) in function 'matrix_mul.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:128:77) in function 'matrix_mul' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'AES256_CTR_DRBG_Update' to 'AES256_CTR_DRBG_Upda' (NIST-KATs/rng.c:322:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:232:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:229:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:251:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:211:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:216:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:217:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:218:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:229:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:230:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:241:2)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:242:6)
INFO: [HLS 200-472] Inferring partial write operation for 'prod' (picnic_impl.c:133:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:141:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:268:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:282:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:283:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:284:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:285:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:289:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:290:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:298:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:299:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:319:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:320:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:321:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:322:47)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:173:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:113:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:193:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:195:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:197:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:199:3)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:237:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:113:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:113:9)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:161:2)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:163:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:164:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:220:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:221:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:222:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:223:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:253:2)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:164:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:165:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:166:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:167:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:168:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:169:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:170:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:171:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:172:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:173:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:174:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:175:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:176:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:177:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:178:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:179:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:183:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:184:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:185:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:186:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:187:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:188:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:189:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:190:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:191:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:192:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:193:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:194:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:195:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:196:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:197:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:198:5)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:331:17)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:329:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:345:2)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:348:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:52 . Memory (MB): peak = 335.535 ; gain = 245.121
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'AES256_ECB.1' to 'AES256_ECB_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 52.946 seconds; current allocated memory: 275.047 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.854 seconds; current allocated memory: 277.912 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.821 seconds; current allocated memory: 278.204 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.134 seconds; current allocated memory: 278.376 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.146 seconds; current allocated memory: 278.463 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.127 seconds; current allocated memory: 278.590 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.145 seconds; current allocated memory: 278.684 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.136 seconds; current allocated memory: 278.819 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.182 seconds; current allocated memory: 279.211 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.223 seconds; current allocated memory: 279.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.313 seconds; current allocated memory: 280.311 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.722 seconds; current allocated memory: 281.478 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.503 seconds; current allocated memory: 282.347 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.894 seconds; current allocated memory: 283.679 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.548 seconds; current allocated memory: 284.610 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.409 seconds; current allocated memory: 285.499 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.575 seconds; current allocated memory: 286.113 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.471 seconds; current allocated memory: 286.908 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.676 seconds; current allocated memory: 287.961 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.216 seconds; current allocated memory: 288.475 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.328 seconds; current allocated memory: 288.947 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.216 seconds; current allocated memory: 289.458 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.334 seconds; current allocated memory: 289.957 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.318 seconds; current allocated memory: 290.590 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 4'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('pk_ciphertext_load_2', picnic.c:216) on array 'pk_ciphertext' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'pk_ciphertext'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 5.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
WARNING: [SCHED 204-68] The II Violation in module 'picnic_keygen' (Loop: Loop 5): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('temp_addr_3_write_ln230', picnic.c:230) of variable 'zext_ln230', picnic.c:230 on array 'temp', picnic.c:211 and 'load' operation ('temp_load', picnic.c:229) on array 'temp', picnic.c:211.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.581 seconds; current allocated memory: 291.730 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.036 seconds; current allocated memory: 293.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('sk_addr_3_write_ln642', picnic.c:642->api.c:75) of variable 'secret_pk_plaintext_1', picnic.c:642->api.c:75 on array 'sk' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sk'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.108 seconds; current allocated memory: 294.824 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.42 seconds; current allocated memory: 295.423 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.987 seconds; current allocated memory: 300.420 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 1.675 seconds; current allocated memory: 302.064 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 302.313 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows'.
INFO: [HLS 200-111]  Elapsed time: 0.276 seconds; current allocated memory: 302.549 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.289 seconds; current allocated memory: 303.472 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_1_ctx_RoundKey' to 'AES256_ECB_1_ctx_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB_1'.
INFO: [HLS 200-111]  Elapsed time: 0.632 seconds; current allocated memory: 306.124 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_Rocud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.76 seconds; current allocated memory: 308.370 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_CTR_DRBG_Upda_temp' to 'AES256_CTR_DRBG_UdEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_CTR_DRBG_Upda'.
INFO: [HLS 200-111]  Elapsed time: 0.935 seconds; current allocated memory: 309.868 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.827 seconds; current allocated memory: 311.466 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.867 seconds; current allocated memory: 313.135 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.588 seconds; current allocated memory: 314.395 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LowMCEnc_temp_matrix3' to 'LowMCEnc_temp_matg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.583 seconds; current allocated memory: 315.796 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 0.753 seconds; current allocated memory: 318.028 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 1.617 seconds; current allocated memory: 320.185 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.53 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_ctx_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_Rocud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_CTR_DRBG_UdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_prod_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LowMCEnc_temp_matg8j_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp2_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypahbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypakbM_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:30 ; elapsed = 00:01:22 . Memory (MB): peak = 443.750 ; gain = 353.336
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 82.202 seconds; peak allocated memory: 320.185 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:711:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1659:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
ERROR: [HLS 200-70] '#pragma HLS DIRECTIVE' is not a valid pragma.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.875ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
WARNING: [HLS 200-483] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release. Use 'config_export -vivado_optimization_level' as its replacement.
INFO: [HLS 200-435] Setting 'config_sdx -optimization_level' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
WARNING: [HLS 200-484] The 'config_sdx -optimization_level' command is deprecated and will be removed in a future release.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:710:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1658:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:776:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:779:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:48 . Memory (MB): peak = 210.043 ; gain = 124.730
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:48 . Memory (MB): peak = 210.043 ; gain = 124.730
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:49 . Memory (MB): peak = 210.043 ; gain = 124.730
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:319) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:432) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:178) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:217) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:221) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:243) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:189) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:533) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:612) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:68: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:49 . Memory (MB): peak = 210.043 ; gain = 124.730
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (picnic.c:212) in function 'picnic_keygen' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (picnic.c:224) in function 'picnic_keygen' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6' (picnic.c:235) in function 'picnic_keygen' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label0' (NIST-KATs/aes.c:266) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'MixColumns_label2' (NIST-KATs/aes.c:315) in function 'MixColumns' completely with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (picnic.c:549) in function 'picnic_write_public_key' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (picnic.c:556) in function 'picnic_write_public_key' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (picnic_impl.c:170) in function 'LowMCEnc' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (NIST-KATs/rng.c:225) in function 'randombytes' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (NIST-KATs/rng.c:249) in function 'randombytes' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (NIST-KATs/rng.c:324) in function 'AES256_CTR_DRBG_Update' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (NIST-KATs/rng.c:343) in function 'AES256_CTR_DRBG_Update' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (NIST-KATs/rng.c:346) in function 'AES256_CTR_DRBG_Update' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Cipher_label3' (NIST-KATs/aes.c:429) in function 'Cipher' completely with a factor of 13.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label1' (NIST-KATs/aes.c:251) in function 'AddRoundKey' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KeyExpansion_label4' (NIST-KATs/aes.c:159) in function 'KeyExpansion' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'KeyExpansion_label5' (NIST-KATs/aes.c:169) in function 'KeyExpansion' completely with a factor of 52.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label5' (picnic_impl.c:129) in function 'matrix_mul' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:140) in function 'matrix_mul' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label5' (picnic_impl.c:129) in function 'matrix_mul.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:140) in function 'matrix_mul.1' partially with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'tempa' (NIST-KATs/aes.c:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'block' automatically.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:319) automatically.
INFO: [XFORM 203-602] Inlining function 'Cipher' into 'AES_ECB_encrypt' (NIST-KATs/aes.c:482) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:178) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:217) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:221) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:243) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:189) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:533) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:612) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_public_key' into 'crypto_sign_keypair' (api.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'crypto_sign_keypair' (api.c:75) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:68:71)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:118)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (NIST-KATs/aes.c:310)...36 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:52 . Memory (MB): peak = 210.043 ; gain = 124.730
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:128:77) in function 'matrix_mul.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:128:77) in function 'matrix_mul' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'AES256_CTR_DRBG_Update' to 'AES256_CTR_DRBG_Upda' (NIST-KATs/rng.c:322:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:232:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:229:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:251:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:211:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:215:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:216:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:217:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:227:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:228:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:238:2)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:239:6)
INFO: [HLS 200-472] Inferring partial write operation for 'prod' (picnic_impl.c:133:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:141:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:268:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:282:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:283:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:284:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:285:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:289:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:290:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:298:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:299:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:319:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:320:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:321:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:322:47)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:173:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:113:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:193:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:195:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:197:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:199:3)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:238:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:113:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:113:9)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:161:2)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:163:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:164:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:220:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:221:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:222:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:223:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:253:2)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:164:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:165:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:166:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:167:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:168:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:169:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:170:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:171:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:172:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:173:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:174:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:175:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:176:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:177:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:178:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:179:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:183:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:184:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:185:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:186:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:187:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:188:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:189:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:190:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:191:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:192:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:193:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:194:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:195:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:196:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:197:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:198:5)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:331:17)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:329:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:345:2)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:348:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:56 . Memory (MB): peak = 336.039 ; gain = 250.727
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'AES256_ECB.1' to 'AES256_ECB_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 56.167 seconds; current allocated memory: 275.670 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.857 seconds; current allocated memory: 278.571 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.838 seconds; current allocated memory: 278.827 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 278.999 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.147 seconds; current allocated memory: 279.086 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.126 seconds; current allocated memory: 279.213 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.153 seconds; current allocated memory: 279.344 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.138 seconds; current allocated memory: 279.478 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.194 seconds; current allocated memory: 279.834 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.221 seconds; current allocated memory: 280.311 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.339 seconds; current allocated memory: 280.915 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.729 seconds; current allocated memory: 282.135 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.505 seconds; current allocated memory: 282.983 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.776 seconds; current allocated memory: 284.315 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.559 seconds; current allocated memory: 285.214 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.409 seconds; current allocated memory: 286.103 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.583 seconds; current allocated memory: 286.721 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.476 seconds; current allocated memory: 287.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.681 seconds; current allocated memory: 288.569 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.245 seconds; current allocated memory: 289.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.335 seconds; current allocated memory: 289.570 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.224 seconds; current allocated memory: 290.081 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.344 seconds; current allocated memory: 290.581 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.326 seconds; current allocated memory: 291.197 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.816 seconds; current allocated memory: 292.578 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.157 seconds; current allocated memory: 294.829 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('sk_addr_3_write_ln639', picnic.c:639->api.c:75) of variable 'secret_pk_plaintext_1', picnic.c:639->api.c:75 on array 'sk' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sk'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.163 seconds; current allocated memory: 295.863 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.407 seconds; current allocated memory: 296.447 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.961 seconds; current allocated memory: 301.444 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 1.582 seconds; current allocated memory: 303.104 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.274 seconds; current allocated memory: 303.353 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows'.
INFO: [HLS 200-111]  Elapsed time: 0.255 seconds; current allocated memory: 303.588 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.273 seconds; current allocated memory: 304.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_1_ctx_RoundKey' to 'AES256_ECB_1_ctx_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB_1'.
INFO: [HLS 200-111]  Elapsed time: 0.795 seconds; current allocated memory: 307.163 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_Rocud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.753 seconds; current allocated memory: 309.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_CTR_DRBG_Upda_temp' to 'AES256_CTR_DRBG_UdEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_CTR_DRBG_Upda'.
INFO: [HLS 200-111]  Elapsed time: 0.785 seconds; current allocated memory: 310.856 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.812 seconds; current allocated memory: 312.490 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.886 seconds; current allocated memory: 314.139 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.611 seconds; current allocated memory: 315.435 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LowMCEnc_temp_matrix3' to 'LowMCEnc_temp_matg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.602 seconds; current allocated memory: 316.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 0.778 seconds; current allocated memory: 319.370 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 1.788 seconds; current allocated memory: 321.544 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.53 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_ctx_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_Rocud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_CTR_DRBG_UdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_prod_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LowMCEnc_temp_matg8j_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp2_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypahbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypakbM_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:30 ; elapsed = 00:01:26 . Memory (MB): peak = 446.879 ; gain = 361.566
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 86.2 seconds; peak allocated memory: 321.544 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8.5ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_interface -m_axi_addr64=0
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.063ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8.5ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:710:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1658:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:776:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:779:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 209.695 ; gain = 118.539
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 209.695 ; gain = 118.539
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:47 . Memory (MB): peak = 209.695 ; gain = 118.539
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:319) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:432) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:178) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:217) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:221) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:243) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:189) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:533) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:612) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:68: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 209.695 ; gain = 118.539
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (picnic.c:212) in function 'picnic_keygen' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (picnic.c:224) in function 'picnic_keygen' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6' (picnic.c:235) in function 'picnic_keygen' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label0' (NIST-KATs/aes.c:266) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'MixColumns_label2' (NIST-KATs/aes.c:315) in function 'MixColumns' completely with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (picnic.c:549) in function 'picnic_write_public_key' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (picnic.c:556) in function 'picnic_write_public_key' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (picnic_impl.c:170) in function 'LowMCEnc' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (NIST-KATs/rng.c:225) in function 'randombytes' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (NIST-KATs/rng.c:249) in function 'randombytes' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (NIST-KATs/rng.c:324) in function 'AES256_CTR_DRBG_Update' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (NIST-KATs/rng.c:343) in function 'AES256_CTR_DRBG_Update' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (NIST-KATs/rng.c:346) in function 'AES256_CTR_DRBG_Update' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Cipher_label3' (NIST-KATs/aes.c:429) in function 'Cipher' completely with a factor of 13.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label1' (NIST-KATs/aes.c:251) in function 'AddRoundKey' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KeyExpansion_label4' (NIST-KATs/aes.c:159) in function 'KeyExpansion' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'KeyExpansion_label5' (NIST-KATs/aes.c:169) in function 'KeyExpansion' completely with a factor of 52.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label5' (picnic_impl.c:129) in function 'matrix_mul' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:140) in function 'matrix_mul' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label5' (picnic_impl.c:129) in function 'matrix_mul.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:140) in function 'matrix_mul.1' partially with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'tempa' (NIST-KATs/aes.c:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'block' automatically.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:319) automatically.
INFO: [XFORM 203-602] Inlining function 'Cipher' into 'AES_ECB_encrypt' (NIST-KATs/aes.c:482) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:178) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:217) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:221) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:243) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:189) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:533) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:612) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_public_key' into 'crypto_sign_keypair' (api.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'crypto_sign_keypair' (api.c:75) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:68:71)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:118)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (NIST-KATs/aes.c:310)...36 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:50 . Memory (MB): peak = 209.695 ; gain = 118.539
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:128:77) in function 'matrix_mul.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:128:77) in function 'matrix_mul' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'AES256_CTR_DRBG_Update' to 'AES256_CTR_DRBG_Upda' (NIST-KATs/rng.c:322:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:232:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:229:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:251:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:211:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:215:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:216:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:217:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:227:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:228:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:238:2)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:239:6)
INFO: [HLS 200-472] Inferring partial write operation for 'prod' (picnic_impl.c:133:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:141:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:268:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:282:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:283:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:284:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:285:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:289:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:290:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:298:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:299:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:319:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:320:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:321:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:322:47)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:173:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:113:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:193:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:195:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:197:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:199:3)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:238:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:113:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:113:9)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:161:2)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:163:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:164:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:220:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:221:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:222:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:223:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:253:2)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:164:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:165:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:166:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:167:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:168:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:169:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:170:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:171:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:172:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:173:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:174:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:175:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:176:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:177:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:178:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:179:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:183:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:184:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:185:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:186:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:187:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:188:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:189:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:190:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:191:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:192:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:193:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:194:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:195:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:196:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:197:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:198:5)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:331:17)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:329:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:345:2)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:348:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:54 . Memory (MB): peak = 336.613 ; gain = 245.457
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'AES256_ECB.1' to 'AES256_ECB_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 54.505 seconds; current allocated memory: 275.686 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.819 seconds; current allocated memory: 278.550 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.803 seconds; current allocated memory: 278.842 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.129 seconds; current allocated memory: 279.015 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.145 seconds; current allocated memory: 279.102 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.125 seconds; current allocated memory: 279.228 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.144 seconds; current allocated memory: 279.359 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.134 seconds; current allocated memory: 279.494 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.177 seconds; current allocated memory: 279.850 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.222 seconds; current allocated memory: 280.327 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.315 seconds; current allocated memory: 280.918 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.717 seconds; current allocated memory: 282.138 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.512 seconds; current allocated memory: 282.970 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.784 seconds; current allocated memory: 284.299 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.564 seconds; current allocated memory: 285.214 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.416 seconds; current allocated memory: 286.103 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.583 seconds; current allocated memory: 286.721 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.483 seconds; current allocated memory: 287.515 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.689 seconds; current allocated memory: 288.570 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 289.091 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.336 seconds; current allocated memory: 289.564 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.226 seconds; current allocated memory: 290.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.347 seconds; current allocated memory: 290.583 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.326 seconds; current allocated memory: 291.217 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.603 seconds; current allocated memory: 292.597 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.159 seconds; current allocated memory: 294.849 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('sk_addr_3_write_ln639', picnic.c:639->api.c:75) of variable 'secret_pk_plaintext_1', picnic.c:639->api.c:75 on array 'sk' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sk'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.176 seconds; current allocated memory: 295.883 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.418 seconds; current allocated memory: 296.467 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.955 seconds; current allocated memory: 301.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 1.577 seconds; current allocated memory: 303.107 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 303.357 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows'.
INFO: [HLS 200-111]  Elapsed time: 0.247 seconds; current allocated memory: 303.592 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.279 seconds; current allocated memory: 304.516 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_1_ctx_RoundKey' to 'AES256_ECB_1_ctx_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB_1'.
INFO: [HLS 200-111]  Elapsed time: 0.612 seconds; current allocated memory: 307.183 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_Rocud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.746 seconds; current allocated memory: 309.429 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_CTR_DRBG_Upda_temp' to 'AES256_CTR_DRBG_UdEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_CTR_DRBG_Upda'.
INFO: [HLS 200-111]  Elapsed time: 0.793 seconds; current allocated memory: 310.875 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.817 seconds; current allocated memory: 312.510 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.886 seconds; current allocated memory: 314.174 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.625 seconds; current allocated memory: 315.490 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LowMCEnc_temp_matrix3' to 'LowMCEnc_temp_matg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.608 seconds; current allocated memory: 316.902 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 0.792 seconds; current allocated memory: 319.436 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 1.788 seconds; current allocated memory: 321.610 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.92 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_ctx_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_Rocud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_CTR_DRBG_UdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_prod_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LowMCEnc_temp_matg8j_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp2_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypahbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypakbM_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:30 ; elapsed = 00:01:24 . Memory (MB): peak = 446.969 ; gain = 355.813
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 83.938 seconds; peak allocated memory: 321.610 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8.5ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.063ns.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 9ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_interface -m_axi_addr64=0
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.125ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 9ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:710:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1658:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:776:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:779:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 209.793 ; gain = 120.496
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 209.793 ; gain = 120.496
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 209.793 ; gain = 120.496
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:319) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:432) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:178) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:217) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:221) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:243) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:189) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:533) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:612) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:68: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:47 . Memory (MB): peak = 209.793 ; gain = 120.496
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (picnic.c:212) in function 'picnic_keygen' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (picnic.c:224) in function 'picnic_keygen' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6' (picnic.c:235) in function 'picnic_keygen' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label0' (NIST-KATs/aes.c:266) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'MixColumns_label2' (NIST-KATs/aes.c:315) in function 'MixColumns' completely with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (picnic.c:549) in function 'picnic_write_public_key' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (picnic.c:556) in function 'picnic_write_public_key' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (picnic_impl.c:170) in function 'LowMCEnc' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (NIST-KATs/rng.c:225) in function 'randombytes' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (NIST-KATs/rng.c:249) in function 'randombytes' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (NIST-KATs/rng.c:324) in function 'AES256_CTR_DRBG_Update' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (NIST-KATs/rng.c:343) in function 'AES256_CTR_DRBG_Update' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (NIST-KATs/rng.c:346) in function 'AES256_CTR_DRBG_Update' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Cipher_label3' (NIST-KATs/aes.c:429) in function 'Cipher' completely with a factor of 13.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label1' (NIST-KATs/aes.c:251) in function 'AddRoundKey' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KeyExpansion_label4' (NIST-KATs/aes.c:159) in function 'KeyExpansion' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'KeyExpansion_label5' (NIST-KATs/aes.c:169) in function 'KeyExpansion' completely with a factor of 52.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label5' (picnic_impl.c:129) in function 'matrix_mul' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:140) in function 'matrix_mul' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label5' (picnic_impl.c:129) in function 'matrix_mul.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:140) in function 'matrix_mul.1' partially with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'tempa' (NIST-KATs/aes.c:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'block' automatically.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:319) automatically.
INFO: [XFORM 203-602] Inlining function 'Cipher' into 'AES_ECB_encrypt' (NIST-KATs/aes.c:482) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:178) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:217) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:221) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:243) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:189) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:533) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:612) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_public_key' into 'crypto_sign_keypair' (api.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'crypto_sign_keypair' (api.c:75) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:68:71)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:118)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (NIST-KATs/aes.c:310)...36 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:50 . Memory (MB): peak = 209.793 ; gain = 120.496
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:128:77) in function 'matrix_mul.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:128:77) in function 'matrix_mul' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'AES256_CTR_DRBG_Update' to 'AES256_CTR_DRBG_Upda' (NIST-KATs/rng.c:322:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:232:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:229:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:251:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:211:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:215:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:216:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:217:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:227:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:228:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:238:2)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:239:6)
INFO: [HLS 200-472] Inferring partial write operation for 'prod' (picnic_impl.c:133:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:141:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:268:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:282:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:283:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:284:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:285:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:289:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:290:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:298:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:299:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:319:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:320:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:321:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:322:47)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:173:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:113:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:193:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:195:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:197:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:199:3)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:238:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:113:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:113:9)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:161:2)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:163:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:164:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:220:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:221:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:222:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:223:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:253:2)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:164:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:165:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:166:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:167:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:168:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:169:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:170:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:171:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:172:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:173:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:174:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:175:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:176:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:177:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:178:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:179:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:183:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:184:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:185:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:186:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:187:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:188:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:189:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:190:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:191:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:192:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:193:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:194:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:195:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:196:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:197:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:198:5)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:331:17)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:329:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:345:2)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:348:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:54 . Memory (MB): peak = 337.113 ; gain = 247.816
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'AES256_ECB.1' to 'AES256_ECB_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 54.232 seconds; current allocated memory: 275.686 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.817 seconds; current allocated memory: 278.550 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.84 seconds; current allocated memory: 278.827 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 278.999 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.147 seconds; current allocated memory: 279.086 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.126 seconds; current allocated memory: 279.213 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.146 seconds; current allocated memory: 279.344 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.133 seconds; current allocated memory: 279.478 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.179 seconds; current allocated memory: 279.834 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.222 seconds; current allocated memory: 280.311 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 280.918 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.724 seconds; current allocated memory: 282.138 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 282.986 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.78 seconds; current allocated memory: 284.318 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.566 seconds; current allocated memory: 285.214 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.414 seconds; current allocated memory: 286.103 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.579 seconds; current allocated memory: 286.721 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 287.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 288.570 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.226 seconds; current allocated memory: 289.089 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.341 seconds; current allocated memory: 289.577 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.245 seconds; current allocated memory: 290.093 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.343 seconds; current allocated memory: 290.593 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.324 seconds; current allocated memory: 291.209 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.594 seconds; current allocated memory: 292.590 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.161 seconds; current allocated memory: 294.841 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('sk_addr_3_write_ln639', picnic.c:639->api.c:75) of variable 'secret_pk_plaintext_1', picnic.c:639->api.c:75 on array 'sk' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sk'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.169 seconds; current allocated memory: 295.875 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.411 seconds; current allocated memory: 296.459 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.956 seconds; current allocated memory: 301.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 1.593 seconds; current allocated memory: 303.116 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.324 seconds; current allocated memory: 303.365 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows'.
INFO: [HLS 200-111]  Elapsed time: 0.272 seconds; current allocated memory: 303.601 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.274 seconds; current allocated memory: 304.524 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_1_ctx_RoundKey' to 'AES256_ECB_1_ctx_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB_1'.
INFO: [HLS 200-111]  Elapsed time: 0.622 seconds; current allocated memory: 307.175 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_Rocud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.753 seconds; current allocated memory: 309.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_CTR_DRBG_Upda_temp' to 'AES256_CTR_DRBG_UdEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_CTR_DRBG_Upda'.
INFO: [HLS 200-111]  Elapsed time: 0.789 seconds; current allocated memory: 310.868 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.816 seconds; current allocated memory: 312.502 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.88 seconds; current allocated memory: 314.163 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.617 seconds; current allocated memory: 315.475 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LowMCEnc_temp_matrix3' to 'LowMCEnc_temp_matg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 316.877 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 0.793 seconds; current allocated memory: 319.411 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 1.995 seconds; current allocated memory: 321.585 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 128.14 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_ctx_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_Rocud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_CTR_DRBG_UdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_prod_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LowMCEnc_temp_matg8j_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp2_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypahbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypakbM_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:30 ; elapsed = 00:01:24 . Memory (MB): peak = 448.316 ; gain = 359.020
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 84.304 seconds; peak allocated memory: 321.585 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 9ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.125ns.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 11ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_interface -m_axi_addr64=0
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.375ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 11ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:710:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1658:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:776:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:779:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 208.977 ; gain = 119.633
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 208.977 ; gain = 119.633
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:47 . Memory (MB): peak = 208.977 ; gain = 119.633
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:319) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:432) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:178) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:217) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:221) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:243) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:189) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:533) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:612) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:68: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 208.977 ; gain = 119.633
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (picnic.c:212) in function 'picnic_keygen' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (picnic.c:224) in function 'picnic_keygen' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6' (picnic.c:235) in function 'picnic_keygen' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label0' (NIST-KATs/aes.c:266) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'MixColumns_label2' (NIST-KATs/aes.c:315) in function 'MixColumns' completely with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (picnic.c:549) in function 'picnic_write_public_key' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (picnic.c:556) in function 'picnic_write_public_key' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (picnic_impl.c:170) in function 'LowMCEnc' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (NIST-KATs/rng.c:225) in function 'randombytes' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (NIST-KATs/rng.c:249) in function 'randombytes' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (NIST-KATs/rng.c:324) in function 'AES256_CTR_DRBG_Update' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (NIST-KATs/rng.c:343) in function 'AES256_CTR_DRBG_Update' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (NIST-KATs/rng.c:346) in function 'AES256_CTR_DRBG_Update' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Cipher_label3' (NIST-KATs/aes.c:429) in function 'Cipher' completely with a factor of 13.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label1' (NIST-KATs/aes.c:251) in function 'AddRoundKey' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KeyExpansion_label4' (NIST-KATs/aes.c:159) in function 'KeyExpansion' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'KeyExpansion_label5' (NIST-KATs/aes.c:169) in function 'KeyExpansion' completely with a factor of 52.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label5' (picnic_impl.c:129) in function 'matrix_mul' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:140) in function 'matrix_mul' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label5' (picnic_impl.c:129) in function 'matrix_mul.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:140) in function 'matrix_mul.1' partially with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'tempa' (NIST-KATs/aes.c:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'block' automatically.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:319) automatically.
INFO: [XFORM 203-602] Inlining function 'Cipher' into 'AES_ECB_encrypt' (NIST-KATs/aes.c:482) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:178) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:217) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:221) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:243) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:189) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:533) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:612) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_public_key' into 'crypto_sign_keypair' (api.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'crypto_sign_keypair' (api.c:75) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:68:71)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:118)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (NIST-KATs/aes.c:310)...36 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:50 . Memory (MB): peak = 208.977 ; gain = 119.633
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:128:77) in function 'matrix_mul.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:128:77) in function 'matrix_mul' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'AES256_CTR_DRBG_Update' to 'AES256_CTR_DRBG_Upda' (NIST-KATs/rng.c:322:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:232:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:229:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:251:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:211:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:215:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:216:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:217:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:227:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:228:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:238:2)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:239:6)
INFO: [HLS 200-472] Inferring partial write operation for 'prod' (picnic_impl.c:133:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:141:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:268:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:282:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:283:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:284:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:285:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:289:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:290:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:298:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:299:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:319:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:320:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:321:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:322:47)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:173:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:113:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:193:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:195:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:197:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:199:3)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:238:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:113:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:113:9)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:161:2)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:163:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:164:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:220:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:221:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:222:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:223:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:253:2)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:164:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:165:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:166:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:167:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:168:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:169:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:170:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:171:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:172:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:173:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:174:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:175:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:176:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:177:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:178:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:179:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:183:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:184:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:185:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:186:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:187:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:188:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:189:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:190:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:191:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:192:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:193:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:194:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:195:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:196:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:197:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:198:5)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:331:17)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:329:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:345:2)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:348:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:54 . Memory (MB): peak = 336.609 ; gain = 247.266
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'AES256_ECB.1' to 'AES256_ECB_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 54.23 seconds; current allocated memory: 275.686 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.805 seconds; current allocated memory: 278.550 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.796 seconds; current allocated memory: 278.827 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.131 seconds; current allocated memory: 278.999 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.148 seconds; current allocated memory: 279.086 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.126 seconds; current allocated memory: 279.213 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 279.344 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.186 seconds; current allocated memory: 279.478 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.184 seconds; current allocated memory: 279.834 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.222 seconds; current allocated memory: 280.311 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 280.918 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.719 seconds; current allocated memory: 282.138 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.511 seconds; current allocated memory: 282.986 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.778 seconds; current allocated memory: 284.318 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.567 seconds; current allocated memory: 285.214 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.409 seconds; current allocated memory: 286.103 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 286.721 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.48 seconds; current allocated memory: 287.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.688 seconds; current allocated memory: 288.569 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.222 seconds; current allocated memory: 289.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.338 seconds; current allocated memory: 289.570 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.228 seconds; current allocated memory: 290.081 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.348 seconds; current allocated memory: 290.581 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.475 seconds; current allocated memory: 291.197 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.588 seconds; current allocated memory: 292.578 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.15 seconds; current allocated memory: 294.829 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('sk_addr_3_write_ln639', picnic.c:639->api.c:75) of variable 'secret_pk_plaintext_1', picnic.c:639->api.c:75 on array 'sk' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sk'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.166 seconds; current allocated memory: 295.863 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.409 seconds; current allocated memory: 296.447 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.956 seconds; current allocated memory: 301.444 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 1.573 seconds; current allocated memory: 303.104 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.269 seconds; current allocated memory: 303.353 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 303.588 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.283 seconds; current allocated memory: 304.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_1_ctx_RoundKey' to 'AES256_ECB_1_ctx_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB_1'.
INFO: [HLS 200-111]  Elapsed time: 0.654 seconds; current allocated memory: 307.163 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_Rocud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.749 seconds; current allocated memory: 309.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_CTR_DRBG_Upda_temp' to 'AES256_CTR_DRBG_UdEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_CTR_DRBG_Upda'.
INFO: [HLS 200-111]  Elapsed time: 0.79 seconds; current allocated memory: 310.856 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.813 seconds; current allocated memory: 312.490 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.883 seconds; current allocated memory: 314.138 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.615 seconds; current allocated memory: 315.435 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LowMCEnc_temp_matrix3' to 'LowMCEnc_temp_matg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.601 seconds; current allocated memory: 316.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 0.786 seconds; current allocated memory: 319.370 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 1.748 seconds; current allocated memory: 321.544 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.53 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_ctx_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_Rocud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_CTR_DRBG_UdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_prod_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LowMCEnc_temp_matg8j_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp2_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypahbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypakbM_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:30 ; elapsed = 00:01:24 . Memory (MB): peak = 447.344 ; gain = 358.000
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 84.051 seconds; peak allocated memory: 321.544 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 11ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.375ns.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_interface -m_axi_addr64=0
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:710:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1658:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:776:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:779:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 210.223 ; gain = 120.676
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 210.223 ; gain = 120.676
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 210.223 ; gain = 120.676
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:319) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:432) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:178) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:217) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:221) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:243) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:189) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:533) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:612) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:68: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 210.223 ; gain = 120.676
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (picnic.c:212) in function 'picnic_keygen' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (picnic.c:224) in function 'picnic_keygen' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6' (picnic.c:235) in function 'picnic_keygen' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label0' (NIST-KATs/aes.c:266) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'MixColumns_label2' (NIST-KATs/aes.c:315) in function 'MixColumns' completely with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (picnic.c:549) in function 'picnic_write_public_key' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (picnic.c:556) in function 'picnic_write_public_key' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (picnic_impl.c:170) in function 'LowMCEnc' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (NIST-KATs/rng.c:225) in function 'randombytes' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (NIST-KATs/rng.c:249) in function 'randombytes' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (NIST-KATs/rng.c:324) in function 'AES256_CTR_DRBG_Update' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (NIST-KATs/rng.c:343) in function 'AES256_CTR_DRBG_Update' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (NIST-KATs/rng.c:346) in function 'AES256_CTR_DRBG_Update' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Cipher_label3' (NIST-KATs/aes.c:429) in function 'Cipher' completely with a factor of 13.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label1' (NIST-KATs/aes.c:251) in function 'AddRoundKey' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KeyExpansion_label4' (NIST-KATs/aes.c:159) in function 'KeyExpansion' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'KeyExpansion_label5' (NIST-KATs/aes.c:169) in function 'KeyExpansion' completely with a factor of 52.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label5' (picnic_impl.c:129) in function 'matrix_mul' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:140) in function 'matrix_mul' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label5' (picnic_impl.c:129) in function 'matrix_mul.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:140) in function 'matrix_mul.1' partially with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'tempa' (NIST-KATs/aes.c:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'block' automatically.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:319) automatically.
INFO: [XFORM 203-602] Inlining function 'Cipher' into 'AES_ECB_encrypt' (NIST-KATs/aes.c:482) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:178) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:217) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:221) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:243) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:189) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:533) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:612) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_public_key' into 'crypto_sign_keypair' (api.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'crypto_sign_keypair' (api.c:75) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:68:71)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:118)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (NIST-KATs/aes.c:310)...36 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:50 . Memory (MB): peak = 210.223 ; gain = 120.676
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:128:77) in function 'matrix_mul.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:128:77) in function 'matrix_mul' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'AES256_CTR_DRBG_Update' to 'AES256_CTR_DRBG_Upda' (NIST-KATs/rng.c:322:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:232:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:229:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:251:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:211:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:215:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:216:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:217:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:227:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:228:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:238:2)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:239:6)
INFO: [HLS 200-472] Inferring partial write operation for 'prod' (picnic_impl.c:133:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:141:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:268:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:282:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:283:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:284:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:285:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:289:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:290:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:298:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:299:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:319:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:320:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:321:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:322:47)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:173:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:113:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:193:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:195:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:197:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:199:3)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:238:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:113:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:113:9)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:161:2)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:163:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:164:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:220:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:221:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:222:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:223:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:253:2)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:164:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:165:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:166:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:167:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:168:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:169:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:170:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:171:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:172:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:173:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:174:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:175:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:176:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:177:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:178:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:179:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:183:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:184:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:185:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:186:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:187:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:188:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:189:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:190:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:191:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:192:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:193:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:194:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:195:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:196:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:197:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:198:5)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:331:17)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:329:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:345:2)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:348:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:54 . Memory (MB): peak = 336.508 ; gain = 246.961
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'AES256_ECB.1' to 'AES256_ECB_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 54.335 seconds; current allocated memory: 275.686 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.81 seconds; current allocated memory: 278.550 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.8 seconds; current allocated memory: 278.827 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.133 seconds; current allocated memory: 278.999 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.145 seconds; current allocated memory: 279.086 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.128 seconds; current allocated memory: 279.213 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.147 seconds; current allocated memory: 279.344 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.136 seconds; current allocated memory: 279.478 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.182 seconds; current allocated memory: 279.834 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.3 seconds; current allocated memory: 280.311 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 280.918 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.72 seconds; current allocated memory: 282.138 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.517 seconds; current allocated memory: 282.986 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.783 seconds; current allocated memory: 284.318 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.557 seconds; current allocated memory: 285.214 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.416 seconds; current allocated memory: 286.103 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 286.721 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.484 seconds; current allocated memory: 287.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.686 seconds; current allocated memory: 288.569 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.221 seconds; current allocated memory: 289.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.338 seconds; current allocated memory: 289.570 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.221 seconds; current allocated memory: 290.081 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.349 seconds; current allocated memory: 290.581 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.325 seconds; current allocated memory: 291.197 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.599 seconds; current allocated memory: 292.578 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.163 seconds; current allocated memory: 294.829 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('sk_addr_3_write_ln639', picnic.c:639->api.c:75) of variable 'secret_pk_plaintext_1', picnic.c:639->api.c:75 on array 'sk' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sk'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.173 seconds; current allocated memory: 295.863 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.409 seconds; current allocated memory: 296.447 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.962 seconds; current allocated memory: 301.444 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 1.598 seconds; current allocated memory: 303.104 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.273 seconds; current allocated memory: 303.353 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows'.
INFO: [HLS 200-111]  Elapsed time: 0.251 seconds; current allocated memory: 303.588 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.278 seconds; current allocated memory: 304.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_1_ctx_RoundKey' to 'AES256_ECB_1_ctx_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB_1'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 307.163 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_Rocud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.746 seconds; current allocated memory: 309.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_CTR_DRBG_Upda_temp' to 'AES256_CTR_DRBG_UdEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_CTR_DRBG_Upda'.
INFO: [HLS 200-111]  Elapsed time: 0.792 seconds; current allocated memory: 310.856 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.836 seconds; current allocated memory: 312.490 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.884 seconds; current allocated memory: 314.138 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.609 seconds; current allocated memory: 315.435 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LowMCEnc_temp_matrix3' to 'LowMCEnc_temp_matg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.602 seconds; current allocated memory: 316.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 0.785 seconds; current allocated memory: 319.370 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 1.783 seconds; current allocated memory: 321.544 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.53 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_ctx_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_Rocud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_CTR_DRBG_UdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_prod_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LowMCEnc_temp_matg8j_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp2_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypahbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypakbM_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:30 ; elapsed = 00:01:24 . Memory (MB): peak = 447.047 ; gain = 357.500
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 84.062 seconds; peak allocated memory: 321.544 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 12ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.5ns.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 13ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_interface -m_axi_addr64=0
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.625ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 13ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:710:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1658:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:776:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:779:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 209.906 ; gain = 120.488
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 209.906 ; gain = 120.488
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:47 . Memory (MB): peak = 209.906 ; gain = 120.488
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:319) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:432) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:178) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:217) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:221) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:243) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:189) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:533) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:612) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:68: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:47 . Memory (MB): peak = 209.906 ; gain = 120.488
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (picnic.c:212) in function 'picnic_keygen' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (picnic.c:224) in function 'picnic_keygen' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6' (picnic.c:235) in function 'picnic_keygen' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label0' (NIST-KATs/aes.c:266) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'MixColumns_label2' (NIST-KATs/aes.c:315) in function 'MixColumns' completely with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (picnic.c:549) in function 'picnic_write_public_key' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (picnic.c:556) in function 'picnic_write_public_key' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (picnic_impl.c:170) in function 'LowMCEnc' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (NIST-KATs/rng.c:225) in function 'randombytes' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (NIST-KATs/rng.c:249) in function 'randombytes' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (NIST-KATs/rng.c:324) in function 'AES256_CTR_DRBG_Update' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (NIST-KATs/rng.c:343) in function 'AES256_CTR_DRBG_Update' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (NIST-KATs/rng.c:346) in function 'AES256_CTR_DRBG_Update' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Cipher_label3' (NIST-KATs/aes.c:429) in function 'Cipher' completely with a factor of 13.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label1' (NIST-KATs/aes.c:251) in function 'AddRoundKey' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KeyExpansion_label4' (NIST-KATs/aes.c:159) in function 'KeyExpansion' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'KeyExpansion_label5' (NIST-KATs/aes.c:169) in function 'KeyExpansion' completely with a factor of 52.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label5' (picnic_impl.c:129) in function 'matrix_mul' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:140) in function 'matrix_mul' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label5' (picnic_impl.c:129) in function 'matrix_mul.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:140) in function 'matrix_mul.1' partially with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'tempa' (NIST-KATs/aes.c:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'block' automatically.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:319) automatically.
INFO: [XFORM 203-602] Inlining function 'Cipher' into 'AES_ECB_encrypt' (NIST-KATs/aes.c:482) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:178) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:217) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:221) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:243) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:189) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:533) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:612) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_public_key' into 'crypto_sign_keypair' (api.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'crypto_sign_keypair' (api.c:75) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:68:71)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:118)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (NIST-KATs/aes.c:310)...36 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:50 . Memory (MB): peak = 209.906 ; gain = 120.488
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:128:77) in function 'matrix_mul.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:128:77) in function 'matrix_mul' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'AES256_CTR_DRBG_Update' to 'AES256_CTR_DRBG_Upda' (NIST-KATs/rng.c:322:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:232:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:229:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:251:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:211:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:215:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:216:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:217:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:227:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:228:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:238:2)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:239:6)
INFO: [HLS 200-472] Inferring partial write operation for 'prod' (picnic_impl.c:133:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:141:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:268:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:282:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:283:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:284:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:285:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:289:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:290:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:298:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:299:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:319:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:320:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:321:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:322:47)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:173:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:113:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:193:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:195:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:197:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:199:3)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:238:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:113:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:113:9)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:161:2)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:163:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:164:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:220:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:221:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:222:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:223:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:253:2)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:164:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:165:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:166:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:167:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:168:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:169:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:170:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:171:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:172:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:173:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:174:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:175:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:176:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:177:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:178:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:179:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:183:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:184:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:185:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:186:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:187:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:188:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:189:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:190:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:191:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:192:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:193:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:194:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:195:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:196:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:197:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:198:5)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:331:17)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:329:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:345:2)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:348:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:53 . Memory (MB): peak = 336.406 ; gain = 246.988
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'AES256_ECB.1' to 'AES256_ECB_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 53.936 seconds; current allocated memory: 275.686 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.805 seconds; current allocated memory: 278.550 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.794 seconds; current allocated memory: 278.827 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.126 seconds; current allocated memory: 278.999 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.225 seconds; current allocated memory: 279.086 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.122 seconds; current allocated memory: 279.213 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.139 seconds; current allocated memory: 279.344 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.134 seconds; current allocated memory: 279.478 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.176 seconds; current allocated memory: 279.834 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.212 seconds; current allocated memory: 280.311 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.306 seconds; current allocated memory: 280.918 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.736 seconds; current allocated memory: 282.138 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.507 seconds; current allocated memory: 282.986 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.768 seconds; current allocated memory: 284.318 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.552 seconds; current allocated memory: 285.214 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.414 seconds; current allocated memory: 286.103 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.571 seconds; current allocated memory: 286.721 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.519 seconds; current allocated memory: 287.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.679 seconds; current allocated memory: 288.569 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.217 seconds; current allocated memory: 289.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.33 seconds; current allocated memory: 289.570 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.216 seconds; current allocated memory: 290.081 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.387 seconds; current allocated memory: 290.581 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.312 seconds; current allocated memory: 291.197 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.582 seconds; current allocated memory: 292.578 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.237 seconds; current allocated memory: 294.829 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('sk_addr_3_write_ln639', picnic.c:639->api.c:75) of variable 'secret_pk_plaintext_1', picnic.c:639->api.c:75 on array 'sk' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sk'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.22 seconds; current allocated memory: 295.863 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.41 seconds; current allocated memory: 296.447 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 1.058 seconds; current allocated memory: 301.444 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 1.66 seconds; current allocated memory: 303.104 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 303.353 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows'.
INFO: [HLS 200-111]  Elapsed time: 0.256 seconds; current allocated memory: 303.588 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.268 seconds; current allocated memory: 304.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_1_ctx_RoundKey' to 'AES256_ECB_1_ctx_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB_1'.
INFO: [HLS 200-111]  Elapsed time: 0.605 seconds; current allocated memory: 307.163 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_Rocud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.74 seconds; current allocated memory: 309.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_CTR_DRBG_Upda_temp' to 'AES256_CTR_DRBG_UdEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_CTR_DRBG_Upda'.
INFO: [HLS 200-111]  Elapsed time: 0.802 seconds; current allocated memory: 310.856 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.804 seconds; current allocated memory: 312.490 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.868 seconds; current allocated memory: 314.138 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.594 seconds; current allocated memory: 315.435 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LowMCEnc_temp_matrix3' to 'LowMCEnc_temp_matg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.601 seconds; current allocated memory: 316.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 0.79 seconds; current allocated memory: 319.370 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 1.756 seconds; current allocated memory: 321.544 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.53 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_ctx_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_Rocud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_CTR_DRBG_UdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_prod_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LowMCEnc_temp_matg8j_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp2_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypahbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypakbM_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:31 ; elapsed = 00:01:23 . Memory (MB): peak = 447.703 ; gain = 358.285
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 83.534 seconds; peak allocated memory: 321.544 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 13ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.625ns.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_interface -m_axi_addr64=0
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.875ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:710:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1658:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:776:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:779:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 209.855 ; gain = 119.422
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 209.855 ; gain = 119.422
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:47 . Memory (MB): peak = 209.855 ; gain = 119.422
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:319) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:432) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:178) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:217) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:221) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:243) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:189) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:533) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:612) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:68: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 209.855 ; gain = 119.422
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (picnic.c:212) in function 'picnic_keygen' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (picnic.c:224) in function 'picnic_keygen' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6' (picnic.c:235) in function 'picnic_keygen' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label0' (NIST-KATs/aes.c:266) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'MixColumns_label2' (NIST-KATs/aes.c:315) in function 'MixColumns' completely with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (picnic.c:549) in function 'picnic_write_public_key' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (picnic.c:556) in function 'picnic_write_public_key' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (picnic_impl.c:170) in function 'LowMCEnc' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (NIST-KATs/rng.c:225) in function 'randombytes' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (NIST-KATs/rng.c:249) in function 'randombytes' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (NIST-KATs/rng.c:324) in function 'AES256_CTR_DRBG_Update' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (NIST-KATs/rng.c:343) in function 'AES256_CTR_DRBG_Update' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (NIST-KATs/rng.c:346) in function 'AES256_CTR_DRBG_Update' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Cipher_label3' (NIST-KATs/aes.c:429) in function 'Cipher' completely with a factor of 13.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label1' (NIST-KATs/aes.c:251) in function 'AddRoundKey' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KeyExpansion_label4' (NIST-KATs/aes.c:159) in function 'KeyExpansion' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'KeyExpansion_label5' (NIST-KATs/aes.c:169) in function 'KeyExpansion' completely with a factor of 52.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label5' (picnic_impl.c:129) in function 'matrix_mul' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:140) in function 'matrix_mul' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label5' (picnic_impl.c:129) in function 'matrix_mul.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:140) in function 'matrix_mul.1' partially with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'tempa' (NIST-KATs/aes.c:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'block' automatically.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:319) automatically.
INFO: [XFORM 203-602] Inlining function 'Cipher' into 'AES_ECB_encrypt' (NIST-KATs/aes.c:482) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:178) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:217) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:221) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:243) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:189) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:533) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:612) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_public_key' into 'crypto_sign_keypair' (api.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'crypto_sign_keypair' (api.c:75) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:68:71)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:118)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (NIST-KATs/aes.c:310)...36 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:50 . Memory (MB): peak = 209.855 ; gain = 119.422
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:128:77) in function 'matrix_mul.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:128:77) in function 'matrix_mul' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'AES256_CTR_DRBG_Update' to 'AES256_CTR_DRBG_Upda' (NIST-KATs/rng.c:322:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:232:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:229:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:251:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:211:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:215:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:216:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:217:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:227:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:228:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:238:2)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:239:6)
INFO: [HLS 200-472] Inferring partial write operation for 'prod' (picnic_impl.c:133:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:141:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:268:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:282:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:283:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:284:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:285:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:289:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:290:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:298:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:299:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:319:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:320:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:321:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:322:47)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:173:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:113:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:193:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:195:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:197:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:199:3)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:238:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:113:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:113:9)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:161:2)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:163:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:164:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:220:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:221:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:222:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:223:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:253:2)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:164:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:165:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:166:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:167:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:168:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:169:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:170:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:171:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:172:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:173:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:174:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:175:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:176:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:177:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:178:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:179:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:183:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:184:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:185:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:186:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:187:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:188:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:189:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:190:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:191:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:192:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:193:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:194:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:195:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:196:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:197:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:198:5)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:331:17)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:329:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:345:2)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:348:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:53 . Memory (MB): peak = 336.766 ; gain = 246.332
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'AES256_ECB.1' to 'AES256_ECB_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 53.882 seconds; current allocated memory: 275.686 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.802 seconds; current allocated memory: 278.550 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.796 seconds; current allocated memory: 278.827 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.129 seconds; current allocated memory: 278.999 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.23 seconds; current allocated memory: 279.086 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 279.213 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.145 seconds; current allocated memory: 279.344 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.135 seconds; current allocated memory: 279.478 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.176 seconds; current allocated memory: 279.834 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.218 seconds; current allocated memory: 280.311 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.304 seconds; current allocated memory: 280.918 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.711 seconds; current allocated memory: 282.138 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.508 seconds; current allocated memory: 282.986 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.788 seconds; current allocated memory: 284.318 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.556 seconds; current allocated memory: 285.214 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.409 seconds; current allocated memory: 286.103 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.573 seconds; current allocated memory: 286.721 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.473 seconds; current allocated memory: 287.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.681 seconds; current allocated memory: 288.569 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.219 seconds; current allocated memory: 289.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.334 seconds; current allocated memory: 289.570 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.219 seconds; current allocated memory: 290.081 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.342 seconds; current allocated memory: 290.580 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.315 seconds; current allocated memory: 291.197 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.582 seconds; current allocated memory: 292.578 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.138 seconds; current allocated memory: 294.829 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('sk_addr_3_write_ln639', picnic.c:639->api.c:75) of variable 'secret_pk_plaintext_1', picnic.c:639->api.c:75 on array 'sk' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sk'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.159 seconds; current allocated memory: 295.863 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.401 seconds; current allocated memory: 296.447 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.95 seconds; current allocated memory: 301.444 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 1.575 seconds; current allocated memory: 303.104 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.267 seconds; current allocated memory: 303.353 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows'.
INFO: [HLS 200-111]  Elapsed time: 0.338 seconds; current allocated memory: 303.588 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.267 seconds; current allocated memory: 304.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_1_ctx_RoundKey' to 'AES256_ECB_1_ctx_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB_1'.
INFO: [HLS 200-111]  Elapsed time: 0.601 seconds; current allocated memory: 307.163 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_Rocud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.773 seconds; current allocated memory: 309.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_CTR_DRBG_Upda_temp' to 'AES256_CTR_DRBG_UdEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_CTR_DRBG_Upda'.
INFO: [HLS 200-111]  Elapsed time: 0.785 seconds; current allocated memory: 310.856 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.813 seconds; current allocated memory: 312.490 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.871 seconds; current allocated memory: 314.138 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.604 seconds; current allocated memory: 315.435 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LowMCEnc_temp_matrix3' to 'LowMCEnc_temp_matg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.597 seconds; current allocated memory: 316.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 0.773 seconds; current allocated memory: 319.370 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 1.763 seconds; current allocated memory: 321.544 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.53 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_ctx_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_Rocud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_CTR_DRBG_UdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_prod_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LowMCEnc_temp_matg8j_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp2_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypahbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypakbM_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:29 ; elapsed = 00:01:23 . Memory (MB): peak = 447.746 ; gain = 357.313
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 83.198 seconds; peak allocated memory: 321.544 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 15ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.875ns.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 11ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_interface -m_axi_addr64=0
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.375ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 11ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:710:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1658:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:776:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:779:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 209.438 ; gain = 119.414
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 209.438 ; gain = 119.414
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:47 . Memory (MB): peak = 209.438 ; gain = 119.414
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:319) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:432) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:178) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:217) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:221) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:243) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:189) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:533) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:612) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:68: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:47 . Memory (MB): peak = 209.438 ; gain = 119.414
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (picnic.c:212) in function 'picnic_keygen' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (picnic.c:224) in function 'picnic_keygen' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6' (picnic.c:235) in function 'picnic_keygen' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label0' (NIST-KATs/aes.c:266) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'MixColumns_label2' (NIST-KATs/aes.c:315) in function 'MixColumns' completely with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (picnic.c:549) in function 'picnic_write_public_key' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (picnic.c:556) in function 'picnic_write_public_key' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (picnic_impl.c:170) in function 'LowMCEnc' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (NIST-KATs/rng.c:225) in function 'randombytes' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (NIST-KATs/rng.c:249) in function 'randombytes' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (NIST-KATs/rng.c:324) in function 'AES256_CTR_DRBG_Update' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (NIST-KATs/rng.c:343) in function 'AES256_CTR_DRBG_Update' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (NIST-KATs/rng.c:346) in function 'AES256_CTR_DRBG_Update' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Cipher_label3' (NIST-KATs/aes.c:429) in function 'Cipher' completely with a factor of 13.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label1' (NIST-KATs/aes.c:251) in function 'AddRoundKey' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KeyExpansion_label4' (NIST-KATs/aes.c:159) in function 'KeyExpansion' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'KeyExpansion_label5' (NIST-KATs/aes.c:169) in function 'KeyExpansion' completely with a factor of 52.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label5' (picnic_impl.c:129) in function 'matrix_mul' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:140) in function 'matrix_mul' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label5' (picnic_impl.c:129) in function 'matrix_mul.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:140) in function 'matrix_mul.1' partially with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'tempa' (NIST-KATs/aes.c:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'block' automatically.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:319) automatically.
INFO: [XFORM 203-602] Inlining function 'Cipher' into 'AES_ECB_encrypt' (NIST-KATs/aes.c:482) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:178) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:217) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:221) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:243) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:189) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:533) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:612) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_public_key' into 'crypto_sign_keypair' (api.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'crypto_sign_keypair' (api.c:75) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:68:71)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:118)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (NIST-KATs/aes.c:310)...36 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:50 . Memory (MB): peak = 209.438 ; gain = 119.414
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:128:77) in function 'matrix_mul.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:128:77) in function 'matrix_mul' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'AES256_CTR_DRBG_Update' to 'AES256_CTR_DRBG_Upda' (NIST-KATs/rng.c:322:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:232:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:229:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:251:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:211:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:215:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:216:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:217:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:227:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:228:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:238:2)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:239:6)
INFO: [HLS 200-472] Inferring partial write operation for 'prod' (picnic_impl.c:133:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:141:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:268:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:282:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:283:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:284:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:285:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:289:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:290:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:298:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:299:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:319:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:320:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:321:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:322:47)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:173:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:113:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:193:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:195:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:197:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:199:3)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:238:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:113:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:113:9)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:161:2)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:163:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:164:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:220:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:221:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:222:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:223:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:253:2)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:164:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:165:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:166:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:167:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:168:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:169:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:170:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:171:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:172:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:173:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:174:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:175:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:176:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:177:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:178:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:179:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:183:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:184:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:185:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:186:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:187:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:188:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:189:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:190:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:191:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:192:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:193:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:194:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:195:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:196:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:197:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:198:5)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:331:17)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:329:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:345:2)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:348:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:53 . Memory (MB): peak = 336.664 ; gain = 246.641
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'AES256_ECB.1' to 'AES256_ECB_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 53.792 seconds; current allocated memory: 275.686 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.804 seconds; current allocated memory: 278.550 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.802 seconds; current allocated memory: 278.827 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.126 seconds; current allocated memory: 278.999 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 279.086 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.122 seconds; current allocated memory: 279.213 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.137 seconds; current allocated memory: 279.344 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.155 seconds; current allocated memory: 279.478 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.173 seconds; current allocated memory: 279.834 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.213 seconds; current allocated memory: 280.311 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.305 seconds; current allocated memory: 280.918 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.708 seconds; current allocated memory: 282.138 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.504 seconds; current allocated memory: 282.986 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.769 seconds; current allocated memory: 284.318 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.552 seconds; current allocated memory: 285.217 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.407 seconds; current allocated memory: 286.103 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.571 seconds; current allocated memory: 286.721 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.472 seconds; current allocated memory: 287.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.677 seconds; current allocated memory: 288.569 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.216 seconds; current allocated memory: 289.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.328 seconds; current allocated memory: 289.570 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 290.081 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.338 seconds; current allocated memory: 290.580 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.316 seconds; current allocated memory: 291.197 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.582 seconds; current allocated memory: 292.578 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.151 seconds; current allocated memory: 294.829 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('sk_addr_3_write_ln639', picnic.c:639->api.c:75) of variable 'secret_pk_plaintext_1', picnic.c:639->api.c:75 on array 'sk' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sk'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.168 seconds; current allocated memory: 295.863 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.401 seconds; current allocated memory: 296.447 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.951 seconds; current allocated memory: 301.444 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 1.571 seconds; current allocated memory: 303.104 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.261 seconds; current allocated memory: 303.353 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows'.
INFO: [HLS 200-111]  Elapsed time: 0.244 seconds; current allocated memory: 303.588 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.268 seconds; current allocated memory: 304.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_1_ctx_RoundKey' to 'AES256_ECB_1_ctx_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB_1'.
INFO: [HLS 200-111]  Elapsed time: 0.704 seconds; current allocated memory: 307.163 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_Rocud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.738 seconds; current allocated memory: 309.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_CTR_DRBG_Upda_temp' to 'AES256_CTR_DRBG_UdEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_CTR_DRBG_Upda'.
INFO: [HLS 200-111]  Elapsed time: 0.778 seconds; current allocated memory: 310.856 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.801 seconds; current allocated memory: 312.490 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.867 seconds; current allocated memory: 314.138 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.604 seconds; current allocated memory: 315.435 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LowMCEnc_temp_matrix3' to 'LowMCEnc_temp_matg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.592 seconds; current allocated memory: 316.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 0.768 seconds; current allocated memory: 319.370 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 1.759 seconds; current allocated memory: 321.544 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.53 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_ctx_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_Rocud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_CTR_DRBG_UdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_prod_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LowMCEnc_temp_matg8j_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp2_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypahbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypakbM_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:30 ; elapsed = 00:01:23 . Memory (MB): peak = 447.602 ; gain = 357.578
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 83.066 seconds; peak allocated memory: 321.544 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 11ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.375ns.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10.5ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_interface -m_axi_addr64=0
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.313ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10.5ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:710:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1658:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:776:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:779:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 209.152 ; gain = 119.957
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 209.152 ; gain = 119.957
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:47 . Memory (MB): peak = 209.152 ; gain = 119.957
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:319) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:432) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:178) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:217) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:221) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:243) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:189) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:533) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:612) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:68: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:47 . Memory (MB): peak = 209.152 ; gain = 119.957
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (picnic.c:212) in function 'picnic_keygen' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (picnic.c:224) in function 'picnic_keygen' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6' (picnic.c:235) in function 'picnic_keygen' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label0' (NIST-KATs/aes.c:266) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'MixColumns_label2' (NIST-KATs/aes.c:315) in function 'MixColumns' completely with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (picnic.c:549) in function 'picnic_write_public_key' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (picnic.c:556) in function 'picnic_write_public_key' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (picnic_impl.c:170) in function 'LowMCEnc' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (NIST-KATs/rng.c:225) in function 'randombytes' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (NIST-KATs/rng.c:249) in function 'randombytes' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (NIST-KATs/rng.c:324) in function 'AES256_CTR_DRBG_Update' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (NIST-KATs/rng.c:343) in function 'AES256_CTR_DRBG_Update' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (NIST-KATs/rng.c:346) in function 'AES256_CTR_DRBG_Update' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Cipher_label3' (NIST-KATs/aes.c:429) in function 'Cipher' completely with a factor of 13.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label1' (NIST-KATs/aes.c:251) in function 'AddRoundKey' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KeyExpansion_label4' (NIST-KATs/aes.c:159) in function 'KeyExpansion' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'KeyExpansion_label5' (NIST-KATs/aes.c:169) in function 'KeyExpansion' completely with a factor of 52.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label5' (picnic_impl.c:129) in function 'matrix_mul' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:140) in function 'matrix_mul' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label5' (picnic_impl.c:129) in function 'matrix_mul.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:140) in function 'matrix_mul.1' partially with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'tempa' (NIST-KATs/aes.c:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'block' automatically.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:319) automatically.
INFO: [XFORM 203-602] Inlining function 'Cipher' into 'AES_ECB_encrypt' (NIST-KATs/aes.c:482) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:178) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:217) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:221) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:243) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:189) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:533) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:612) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_public_key' into 'crypto_sign_keypair' (api.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'crypto_sign_keypair' (api.c:75) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:68:71)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:118)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (NIST-KATs/aes.c:310)...36 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:50 . Memory (MB): peak = 209.152 ; gain = 119.957
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:128:77) in function 'matrix_mul.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:128:77) in function 'matrix_mul' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'AES256_CTR_DRBG_Update' to 'AES256_CTR_DRBG_Upda' (NIST-KATs/rng.c:322:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:232:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:229:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:251:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:211:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:215:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:216:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:217:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:227:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:228:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:238:2)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:239:6)
INFO: [HLS 200-472] Inferring partial write operation for 'prod' (picnic_impl.c:133:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:141:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:268:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:282:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:283:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:284:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:285:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:289:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:290:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:298:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:299:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:319:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:320:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:321:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:322:47)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:173:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:113:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:193:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:195:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:197:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:199:3)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:238:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:113:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:113:9)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:161:2)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:163:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:164:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:220:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:221:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:222:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:223:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:253:2)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:164:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:165:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:166:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:167:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:168:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:169:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:170:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:171:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:172:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:173:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:174:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:175:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:176:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:177:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:178:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:179:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:183:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:184:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:185:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:186:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:187:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:188:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:189:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:190:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:191:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:192:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:193:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:194:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:195:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:196:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:197:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:198:5)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:331:17)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:329:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:345:2)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:348:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:53 . Memory (MB): peak = 336.316 ; gain = 247.121
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'AES256_ECB.1' to 'AES256_ECB_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 53.804 seconds; current allocated memory: 275.686 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.799 seconds; current allocated memory: 278.550 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.793 seconds; current allocated memory: 278.827 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 278.999 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.141 seconds; current allocated memory: 279.086 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.12 seconds; current allocated memory: 279.213 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.139 seconds; current allocated memory: 279.344 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.129 seconds; current allocated memory: 279.478 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.176 seconds; current allocated memory: 279.834 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.213 seconds; current allocated memory: 280.311 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.301 seconds; current allocated memory: 280.918 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.71 seconds; current allocated memory: 282.138 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.506 seconds; current allocated memory: 282.986 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.76 seconds; current allocated memory: 284.318 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.556 seconds; current allocated memory: 285.217 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.408 seconds; current allocated memory: 286.103 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.579 seconds; current allocated memory: 286.721 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.475 seconds; current allocated memory: 287.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.677 seconds; current allocated memory: 288.569 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.215 seconds; current allocated memory: 289.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.331 seconds; current allocated memory: 289.570 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.216 seconds; current allocated memory: 290.081 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.339 seconds; current allocated memory: 290.581 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.314 seconds; current allocated memory: 291.197 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.618 seconds; current allocated memory: 292.578 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.132 seconds; current allocated memory: 294.829 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('sk_addr_3_write_ln639', picnic.c:639->api.c:75) of variable 'secret_pk_plaintext_1', picnic.c:639->api.c:75 on array 'sk' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sk'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.162 seconds; current allocated memory: 295.863 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.399 seconds; current allocated memory: 296.447 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.95 seconds; current allocated memory: 301.444 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 1.57 seconds; current allocated memory: 303.104 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.267 seconds; current allocated memory: 303.353 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows'.
INFO: [HLS 200-111]  Elapsed time: 0.249 seconds; current allocated memory: 303.588 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.266 seconds; current allocated memory: 304.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_1_ctx_RoundKey' to 'AES256_ECB_1_ctx_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB_1'.
INFO: [HLS 200-111]  Elapsed time: 0.742 seconds; current allocated memory: 307.163 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_Rocud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.748 seconds; current allocated memory: 309.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_CTR_DRBG_Upda_temp' to 'AES256_CTR_DRBG_UdEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_CTR_DRBG_Upda'.
INFO: [HLS 200-111]  Elapsed time: 0.779 seconds; current allocated memory: 310.856 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.804 seconds; current allocated memory: 312.490 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.925 seconds; current allocated memory: 314.138 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.604 seconds; current allocated memory: 315.435 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LowMCEnc_temp_matrix3' to 'LowMCEnc_temp_matg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.655 seconds; current allocated memory: 316.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 0.779 seconds; current allocated memory: 319.370 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 2.023 seconds; current allocated memory: 321.544 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.53 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_ctx_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_Rocud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_CTR_DRBG_UdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_prod_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LowMCEnc_temp_matg8j_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp2_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypahbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypakbM_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:30 ; elapsed = 00:01:23 . Memory (MB): peak = 446.977 ; gain = 357.781
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 83.551 seconds; peak allocated memory: 321.544 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10.5ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.313ns.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_interface -m_axi_addr64=0
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:710:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1658:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:776:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:779:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 209.965 ; gain = 120.059
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 209.965 ; gain = 120.059
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:47 . Memory (MB): peak = 209.965 ; gain = 120.059
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:319) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:432) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:178) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:217) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:221) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:243) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:189) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:533) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:612) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:68: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 209.965 ; gain = 120.059
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (picnic.c:212) in function 'picnic_keygen' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (picnic.c:224) in function 'picnic_keygen' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6' (picnic.c:235) in function 'picnic_keygen' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label0' (NIST-KATs/aes.c:266) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'MixColumns_label2' (NIST-KATs/aes.c:315) in function 'MixColumns' completely with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (picnic.c:549) in function 'picnic_write_public_key' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (picnic.c:556) in function 'picnic_write_public_key' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (picnic_impl.c:170) in function 'LowMCEnc' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (NIST-KATs/rng.c:225) in function 'randombytes' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (NIST-KATs/rng.c:249) in function 'randombytes' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (NIST-KATs/rng.c:324) in function 'AES256_CTR_DRBG_Update' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (NIST-KATs/rng.c:343) in function 'AES256_CTR_DRBG_Update' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (NIST-KATs/rng.c:346) in function 'AES256_CTR_DRBG_Update' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Cipher_label3' (NIST-KATs/aes.c:429) in function 'Cipher' completely with a factor of 13.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label1' (NIST-KATs/aes.c:251) in function 'AddRoundKey' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KeyExpansion_label4' (NIST-KATs/aes.c:159) in function 'KeyExpansion' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'KeyExpansion_label5' (NIST-KATs/aes.c:169) in function 'KeyExpansion' completely with a factor of 52.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label5' (picnic_impl.c:129) in function 'matrix_mul' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:140) in function 'matrix_mul' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label5' (picnic_impl.c:129) in function 'matrix_mul.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:140) in function 'matrix_mul.1' partially with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'tempa' (NIST-KATs/aes.c:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'block' automatically.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:319) automatically.
INFO: [XFORM 203-602] Inlining function 'Cipher' into 'AES_ECB_encrypt' (NIST-KATs/aes.c:482) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:178) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:217) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:221) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:243) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:189) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:533) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:612) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_public_key' into 'crypto_sign_keypair' (api.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'crypto_sign_keypair' (api.c:75) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:68:71)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:118)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (NIST-KATs/aes.c:310)...36 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:50 . Memory (MB): peak = 209.965 ; gain = 120.059
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:128:77) in function 'matrix_mul.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:128:77) in function 'matrix_mul' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'AES256_CTR_DRBG_Update' to 'AES256_CTR_DRBG_Upda' (NIST-KATs/rng.c:322:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:232:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:229:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:251:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:211:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:215:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:216:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:217:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:227:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:228:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:238:2)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:239:6)
INFO: [HLS 200-472] Inferring partial write operation for 'prod' (picnic_impl.c:133:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:141:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:268:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:282:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:283:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:284:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:285:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:289:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:290:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:298:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:299:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:319:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:320:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:321:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:322:47)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:173:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:113:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:193:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:195:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:197:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:199:3)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:238:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:113:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:113:9)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:161:2)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:163:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:164:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:220:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:221:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:222:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:223:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:253:2)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:164:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:165:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:166:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:167:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:168:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:169:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:170:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:171:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:172:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:173:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:174:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:175:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:176:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:177:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:178:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:179:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:183:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:184:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:185:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:186:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:187:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:188:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:189:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:190:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:191:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:192:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:193:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:194:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:195:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:196:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:197:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:198:5)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:331:17)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:329:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:345:2)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:348:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:53 . Memory (MB): peak = 336.414 ; gain = 246.508
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'AES256_ECB.1' to 'AES256_ECB_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 53.943 seconds; current allocated memory: 275.702 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.822 seconds; current allocated memory: 278.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.836 seconds; current allocated memory: 278.858 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.129 seconds; current allocated memory: 279.030 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.144 seconds; current allocated memory: 279.117 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.122 seconds; current allocated memory: 279.244 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.141 seconds; current allocated memory: 279.375 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.134 seconds; current allocated memory: 279.510 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.219 seconds; current allocated memory: 279.866 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.217 seconds; current allocated memory: 280.343 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.309 seconds; current allocated memory: 280.949 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.709 seconds; current allocated memory: 282.153 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.512 seconds; current allocated memory: 282.986 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.769 seconds; current allocated memory: 284.333 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 285.230 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.411 seconds; current allocated memory: 286.119 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.579 seconds; current allocated memory: 286.737 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.475 seconds; current allocated memory: 287.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.682 seconds; current allocated memory: 288.600 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 289.114 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.334 seconds; current allocated memory: 289.585 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 290.097 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.347 seconds; current allocated memory: 290.612 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.317 seconds; current allocated memory: 291.228 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.587 seconds; current allocated memory: 292.609 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.15 seconds; current allocated memory: 294.845 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('sk_addr_3_write_ln639', picnic.c:639->api.c:75) of variable 'secret_pk_plaintext_1', picnic.c:639->api.c:75 on array 'sk' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sk'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.161 seconds; current allocated memory: 295.879 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.395 seconds; current allocated memory: 296.478 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.957 seconds; current allocated memory: 301.476 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 1.582 seconds; current allocated memory: 303.119 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.266 seconds; current allocated memory: 303.369 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows'.
INFO: [HLS 200-111]  Elapsed time: 0.25 seconds; current allocated memory: 303.604 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.276 seconds; current allocated memory: 304.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_1_ctx_RoundKey' to 'AES256_ECB_1_ctx_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB_1'.
INFO: [HLS 200-111]  Elapsed time: 0.608 seconds; current allocated memory: 307.179 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_Rocud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.742 seconds; current allocated memory: 309.426 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_CTR_DRBG_Upda_temp' to 'AES256_CTR_DRBG_UdEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_CTR_DRBG_Upda'.
INFO: [HLS 200-111]  Elapsed time: 0.78 seconds; current allocated memory: 310.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.806 seconds; current allocated memory: 312.506 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.87 seconds; current allocated memory: 314.154 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.607 seconds; current allocated memory: 315.451 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LowMCEnc_temp_matrix3' to 'LowMCEnc_temp_matg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.597 seconds; current allocated memory: 316.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 0.781 seconds; current allocated memory: 319.385 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 1.784 seconds; current allocated memory: 321.560 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.53 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_ctx_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_Rocud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_CTR_DRBG_UdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_prod_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LowMCEnc_temp_matg8j_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp2_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypahbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypakbM_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:30 ; elapsed = 00:01:23 . Memory (MB): peak = 447.586 ; gain = 357.680
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 83.316 seconds; peak allocated memory: 321.560 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 9ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_interface -m_axi_addr64=0
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.125ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 9ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:710:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1658:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:776:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:779:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 209.156 ; gain = 119.316
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 209.156 ; gain = 119.316
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 209.156 ; gain = 119.316
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:319) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:432) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:178) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:217) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:221) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:243) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:189) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:533) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:612) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:68: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:47 . Memory (MB): peak = 209.156 ; gain = 119.316
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (picnic.c:212) in function 'picnic_keygen' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (picnic.c:224) in function 'picnic_keygen' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6' (picnic.c:235) in function 'picnic_keygen' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label0' (NIST-KATs/aes.c:266) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'MixColumns_label2' (NIST-KATs/aes.c:315) in function 'MixColumns' completely with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (picnic.c:549) in function 'picnic_write_public_key' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (picnic.c:556) in function 'picnic_write_public_key' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (picnic_impl.c:170) in function 'LowMCEnc' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (NIST-KATs/rng.c:225) in function 'randombytes' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (NIST-KATs/rng.c:249) in function 'randombytes' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (NIST-KATs/rng.c:324) in function 'AES256_CTR_DRBG_Update' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (NIST-KATs/rng.c:343) in function 'AES256_CTR_DRBG_Update' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (NIST-KATs/rng.c:346) in function 'AES256_CTR_DRBG_Update' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Cipher_label3' (NIST-KATs/aes.c:429) in function 'Cipher' completely with a factor of 13.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label1' (NIST-KATs/aes.c:251) in function 'AddRoundKey' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KeyExpansion_label4' (NIST-KATs/aes.c:159) in function 'KeyExpansion' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'KeyExpansion_label5' (NIST-KATs/aes.c:169) in function 'KeyExpansion' completely with a factor of 52.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label5' (picnic_impl.c:129) in function 'matrix_mul' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:140) in function 'matrix_mul' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label5' (picnic_impl.c:129) in function 'matrix_mul.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:140) in function 'matrix_mul.1' partially with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'tempa' (NIST-KATs/aes.c:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'block' automatically.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:319) automatically.
INFO: [XFORM 203-602] Inlining function 'Cipher' into 'AES_ECB_encrypt' (NIST-KATs/aes.c:482) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:178) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:217) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:221) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:243) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:189) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:533) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:612) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_public_key' into 'crypto_sign_keypair' (api.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'crypto_sign_keypair' (api.c:75) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:68:71)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:118)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (NIST-KATs/aes.c:310)...36 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:50 . Memory (MB): peak = 209.156 ; gain = 119.316
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:128:77) in function 'matrix_mul.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:128:77) in function 'matrix_mul' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'AES256_CTR_DRBG_Update' to 'AES256_CTR_DRBG_Upda' (NIST-KATs/rng.c:322:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:232:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:229:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:251:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:211:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:215:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:216:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:217:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:227:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:228:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:238:2)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:239:6)
INFO: [HLS 200-472] Inferring partial write operation for 'prod' (picnic_impl.c:133:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:141:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:268:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:282:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:283:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:284:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:285:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:289:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:290:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:298:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:299:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:319:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:320:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:321:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:322:47)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:173:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:113:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:193:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:195:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:197:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:199:3)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:238:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:113:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:113:9)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:161:2)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:163:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:164:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:220:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:221:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:222:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:223:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:253:2)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:164:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:165:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:166:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:167:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:168:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:169:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:170:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:171:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:172:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:173:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:174:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:175:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:176:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:177:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:178:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:179:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:183:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:184:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:185:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:186:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:187:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:188:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:189:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:190:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:191:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:192:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:193:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:194:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:195:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:196:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:197:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:198:5)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:331:17)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:329:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:345:2)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:348:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:53 . Memory (MB): peak = 336.656 ; gain = 246.816
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'AES256_ECB.1' to 'AES256_ECB_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 53.873 seconds; current allocated memory: 275.686 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.832 seconds; current allocated memory: 278.550 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.818 seconds; current allocated memory: 278.827 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 278.999 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.146 seconds; current allocated memory: 279.086 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.122 seconds; current allocated memory: 279.213 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.145 seconds; current allocated memory: 279.344 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.131 seconds; current allocated memory: 279.478 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.176 seconds; current allocated memory: 279.834 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.225 seconds; current allocated memory: 280.311 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.319 seconds; current allocated memory: 280.918 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.771 seconds; current allocated memory: 282.138 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.504 seconds; current allocated memory: 282.986 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.771 seconds; current allocated memory: 284.318 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.558 seconds; current allocated memory: 285.214 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.414 seconds; current allocated memory: 286.103 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.584 seconds; current allocated memory: 286.721 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.471 seconds; current allocated memory: 287.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.684 seconds; current allocated memory: 288.570 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 289.089 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.332 seconds; current allocated memory: 289.577 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.242 seconds; current allocated memory: 290.093 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 290.593 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.317 seconds; current allocated memory: 291.209 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.582 seconds; current allocated memory: 292.590 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.153 seconds; current allocated memory: 294.841 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('sk_addr_3_write_ln639', picnic.c:639->api.c:75) of variable 'secret_pk_plaintext_1', picnic.c:639->api.c:75 on array 'sk' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sk'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.169 seconds; current allocated memory: 295.875 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.403 seconds; current allocated memory: 296.459 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.952 seconds; current allocated memory: 301.457 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 1.58 seconds; current allocated memory: 303.116 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.262 seconds; current allocated memory: 303.365 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows'.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 303.600 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.272 seconds; current allocated memory: 304.524 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_1_ctx_RoundKey' to 'AES256_ECB_1_ctx_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB_1'.
INFO: [HLS 200-111]  Elapsed time: 0.608 seconds; current allocated memory: 307.175 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_Rocud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.744 seconds; current allocated memory: 309.422 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_CTR_DRBG_Upda_temp' to 'AES256_CTR_DRBG_UdEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_CTR_DRBG_Upda'.
INFO: [HLS 200-111]  Elapsed time: 0.792 seconds; current allocated memory: 310.868 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.813 seconds; current allocated memory: 312.502 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 1.076 seconds; current allocated memory: 314.163 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.607 seconds; current allocated memory: 315.475 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LowMCEnc_temp_matrix3' to 'LowMCEnc_temp_matg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.597 seconds; current allocated memory: 316.877 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 0.784 seconds; current allocated memory: 319.411 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 1.766 seconds; current allocated memory: 321.585 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 128.14 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_ctx_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_Rocud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_CTR_DRBG_UdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_prod_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LowMCEnc_temp_matg8j_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp2_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypahbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypakbM_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:31 ; elapsed = 00:01:23 . Memory (MB): peak = 447.293 ; gain = 357.453
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 83.415 seconds; peak allocated memory: 321.585 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 9ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.125ns.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_interface -m_axi_addr64=0
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:710:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1658:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:776:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:779:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 210.828 ; gain = 121.496
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 210.828 ; gain = 121.496
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 210.828 ; gain = 121.496
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:319) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:432) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:178) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:217) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:221) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:243) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:189) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:533) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:612) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:68: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 210.828 ; gain = 121.496
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (picnic.c:212) in function 'picnic_keygen' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (picnic.c:224) in function 'picnic_keygen' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6' (picnic.c:235) in function 'picnic_keygen' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label0' (NIST-KATs/aes.c:266) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'MixColumns_label2' (NIST-KATs/aes.c:315) in function 'MixColumns' completely with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (picnic.c:549) in function 'picnic_write_public_key' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (picnic.c:556) in function 'picnic_write_public_key' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (picnic_impl.c:170) in function 'LowMCEnc' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (NIST-KATs/rng.c:225) in function 'randombytes' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (NIST-KATs/rng.c:249) in function 'randombytes' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (NIST-KATs/rng.c:324) in function 'AES256_CTR_DRBG_Update' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (NIST-KATs/rng.c:343) in function 'AES256_CTR_DRBG_Update' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (NIST-KATs/rng.c:346) in function 'AES256_CTR_DRBG_Update' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Cipher_label3' (NIST-KATs/aes.c:429) in function 'Cipher' completely with a factor of 13.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label1' (NIST-KATs/aes.c:251) in function 'AddRoundKey' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KeyExpansion_label4' (NIST-KATs/aes.c:159) in function 'KeyExpansion' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'KeyExpansion_label5' (NIST-KATs/aes.c:169) in function 'KeyExpansion' completely with a factor of 52.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label5' (picnic_impl.c:129) in function 'matrix_mul' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:140) in function 'matrix_mul' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label5' (picnic_impl.c:129) in function 'matrix_mul.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:140) in function 'matrix_mul.1' partially with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'tempa' (NIST-KATs/aes.c:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'block' automatically.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:319) automatically.
INFO: [XFORM 203-602] Inlining function 'Cipher' into 'AES_ECB_encrypt' (NIST-KATs/aes.c:482) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:135) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:178) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:217) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:221) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:243) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:189) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:533) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:612) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_public_key' into 'crypto_sign_keypair' (api.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'crypto_sign_keypair' (api.c:75) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:68:71)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:118)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (NIST-KATs/aes.c:310)...36 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:50 . Memory (MB): peak = 210.828 ; gain = 121.496
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:128:77) in function 'matrix_mul.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:128:77) in function 'matrix_mul' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'AES256_CTR_DRBG_Update' to 'AES256_CTR_DRBG_Upda' (NIST-KATs/rng.c:322:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:232:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:229:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:251:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:211:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:215:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:216:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:217:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:227:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:228:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:238:2)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:239:6)
INFO: [HLS 200-472] Inferring partial write operation for 'prod' (picnic_impl.c:133:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:141:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:268:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:282:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:283:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:284:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:285:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:289:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:290:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:298:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:299:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:319:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:320:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:321:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:322:47)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:173:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:113:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:193:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:195:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:197:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:199:3)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:238:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:113:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:113:9)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:161:2)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:163:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:164:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:220:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:221:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:222:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:223:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:253:2)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:164:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:165:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:166:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:167:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:168:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:169:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:170:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:171:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:172:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:173:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:174:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:175:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:176:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:177:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:178:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:179:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:183:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:184:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:185:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:186:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:187:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:188:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:189:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:190:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:191:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:192:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:193:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:194:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:195:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:196:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:197:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:198:5)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:331:17)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:329:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:345:2)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:348:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:53 . Memory (MB): peak = 336.711 ; gain = 247.379
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'AES256_ECB.1' to 'AES256_ECB_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 53.92 seconds; current allocated memory: 275.702 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.8 seconds; current allocated memory: 278.566 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.795 seconds; current allocated memory: 278.858 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.132 seconds; current allocated memory: 279.030 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.145 seconds; current allocated memory: 279.117 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.124 seconds; current allocated memory: 279.244 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.141 seconds; current allocated memory: 279.375 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 279.510 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.226 seconds; current allocated memory: 279.866 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.216 seconds; current allocated memory: 280.343 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.303 seconds; current allocated memory: 280.949 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.71 seconds; current allocated memory: 282.153 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.506 seconds; current allocated memory: 282.986 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.768 seconds; current allocated memory: 284.333 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 285.230 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.413 seconds; current allocated memory: 286.119 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.573 seconds; current allocated memory: 286.737 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.473 seconds; current allocated memory: 287.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.687 seconds; current allocated memory: 288.600 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.228 seconds; current allocated memory: 289.114 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.337 seconds; current allocated memory: 289.585 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.222 seconds; current allocated memory: 290.097 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.346 seconds; current allocated memory: 290.612 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.319 seconds; current allocated memory: 291.228 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 292.609 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.141 seconds; current allocated memory: 294.845 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('sk_addr_3_write_ln639', picnic.c:639->api.c:75) of variable 'secret_pk_plaintext_1', picnic.c:639->api.c:75 on array 'sk' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sk'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.165 seconds; current allocated memory: 295.879 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.397 seconds; current allocated memory: 296.478 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.94 seconds; current allocated memory: 301.476 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 1.569 seconds; current allocated memory: 303.119 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.261 seconds; current allocated memory: 303.369 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows'.
INFO: [HLS 200-111]  Elapsed time: 0.244 seconds; current allocated memory: 303.604 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.264 seconds; current allocated memory: 304.527 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_1_ctx_RoundKey' to 'AES256_ECB_1_ctx_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB_1'.
INFO: [HLS 200-111]  Elapsed time: 0.602 seconds; current allocated memory: 307.179 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_Rocud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.735 seconds; current allocated memory: 309.425 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_CTR_DRBG_Upda_temp' to 'AES256_CTR_DRBG_UdEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_CTR_DRBG_Upda'.
INFO: [HLS 200-111]  Elapsed time: 0.803 seconds; current allocated memory: 310.871 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.796 seconds; current allocated memory: 312.506 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.87 seconds; current allocated memory: 314.154 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.596 seconds; current allocated memory: 315.451 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LowMCEnc_temp_matrix3' to 'LowMCEnc_temp_matg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.599 seconds; current allocated memory: 316.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 0.804 seconds; current allocated memory: 319.385 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 1.884 seconds; current allocated memory: 321.560 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.53 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_ctx_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_Rocud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_CTR_DRBG_UdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_prod_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LowMCEnc_temp_matg8j_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp2_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypahbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypakbM_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:30 ; elapsed = 00:01:23 . Memory (MB): peak = 447.633 ; gain = 358.301
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 83.405 seconds; peak allocated memory: 321.560 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:711:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1659:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:776:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:779:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 209.594 ; gain = 120.180
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 209.594 ; gain = 120.180
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:47 . Memory (MB): peak = 209.594 ; gain = 120.180
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:319) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:432) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:136) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:136) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:136) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:136) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:179) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:218) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:222) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:244) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:189) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:533) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:612) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:68: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 209.594 ; gain = 120.180
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (picnic.c:212) in function 'picnic_keygen' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (picnic.c:224) in function 'picnic_keygen' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6' (picnic.c:235) in function 'picnic_keygen' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label0' (NIST-KATs/aes.c:266) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'MixColumns_label2' (NIST-KATs/aes.c:315) in function 'MixColumns' completely with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (picnic.c:549) in function 'picnic_write_public_key' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (picnic.c:556) in function 'picnic_write_public_key' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (picnic_impl.c:171) in function 'LowMCEnc' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (NIST-KATs/rng.c:225) in function 'randombytes' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (NIST-KATs/rng.c:249) in function 'randombytes' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (NIST-KATs/rng.c:324) in function 'AES256_CTR_DRBG_Update' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (NIST-KATs/rng.c:343) in function 'AES256_CTR_DRBG_Update' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (NIST-KATs/rng.c:346) in function 'AES256_CTR_DRBG_Update' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Cipher_label3' (NIST-KATs/aes.c:429) in function 'Cipher' completely with a factor of 13.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label1' (NIST-KATs/aes.c:251) in function 'AddRoundKey' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KeyExpansion_label4' (NIST-KATs/aes.c:159) in function 'KeyExpansion' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'KeyExpansion_label5' (NIST-KATs/aes.c:169) in function 'KeyExpansion' completely with a factor of 52.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label5' (picnic_impl.c:130) in function 'matrix_mul' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:141) in function 'matrix_mul' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label5' (picnic_impl.c:130) in function 'matrix_mul.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:141) in function 'matrix_mul.1' partially with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'tempa' (NIST-KATs/aes.c:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'block' automatically.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:319) automatically.
INFO: [XFORM 203-602] Inlining function 'Cipher' into 'AES_ECB_encrypt' (NIST-KATs/aes.c:482) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:136) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:136) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:136) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:136) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:179) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:218) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:222) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:244) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:189) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:533) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:612) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_public_key' into 'crypto_sign_keypair' (api.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'crypto_sign_keypair' (api.c:75) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:68:71)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:119)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (NIST-KATs/aes.c:310)...36 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:50 . Memory (MB): peak = 209.594 ; gain = 120.180
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:129:77) in function 'matrix_mul.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:129:77) in function 'matrix_mul' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'AES256_CTR_DRBG_Update' to 'AES256_CTR_DRBG_Upda' (NIST-KATs/rng.c:322:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:232:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:229:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:251:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:211:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:215:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:216:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:217:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:227:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:228:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:238:2)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:239:6)
INFO: [HLS 200-472] Inferring partial write operation for 'prod' (picnic_impl.c:134:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:142:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:268:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:282:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:283:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:284:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:285:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:289:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:290:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:298:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:299:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:319:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:320:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:321:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:322:47)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:174:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:114:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:194:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:196:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:198:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:200:3)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:239:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:114:9)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:114:9)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:161:2)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:163:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:164:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:220:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:221:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:222:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:223:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:253:2)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:164:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:165:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:166:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:167:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:168:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:169:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:170:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:171:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:172:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:173:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:174:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:175:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:176:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:177:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:178:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:179:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:183:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:184:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:185:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:186:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:187:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:188:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:189:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:190:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:191:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:192:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:193:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:194:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:195:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:196:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:197:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:198:5)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:331:17)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:329:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:345:2)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:348:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:53 . Memory (MB): peak = 336.742 ; gain = 247.328
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'AES256_ECB.1' to 'AES256_ECB_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 53.786 seconds; current allocated memory: 275.671 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.806 seconds; current allocated memory: 278.535 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.79 seconds; current allocated memory: 278.827 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.131 seconds; current allocated memory: 278.999 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.143 seconds; current allocated memory: 279.086 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.123 seconds; current allocated memory: 279.213 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.142 seconds; current allocated memory: 279.307 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.133 seconds; current allocated memory: 279.442 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.178 seconds; current allocated memory: 279.835 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.215 seconds; current allocated memory: 280.312 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.302 seconds; current allocated memory: 280.918 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.725 seconds; current allocated memory: 282.138 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.505 seconds; current allocated memory: 282.986 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.768 seconds; current allocated memory: 284.318 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 285.202 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.412 seconds; current allocated memory: 286.088 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.577 seconds; current allocated memory: 286.721 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.478 seconds; current allocated memory: 287.531 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 288.569 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.274 seconds; current allocated memory: 289.083 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.335 seconds; current allocated memory: 289.570 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.222 seconds; current allocated memory: 290.081 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.392 seconds; current allocated memory: 290.581 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.313 seconds; current allocated memory: 291.198 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.581 seconds; current allocated memory: 292.578 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.142 seconds; current allocated memory: 294.829 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('sk_addr_3_write_ln639', picnic.c:639->api.c:75) of variable 'secret_pk_plaintext_1', picnic.c:639->api.c:75 on array 'sk' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sk'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.159 seconds; current allocated memory: 295.848 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 296.447 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.951 seconds; current allocated memory: 301.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 1.57 seconds; current allocated memory: 303.088 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.271 seconds; current allocated memory: 303.338 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows'.
INFO: [HLS 200-111]  Elapsed time: 0.251 seconds; current allocated memory: 303.589 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.29 seconds; current allocated memory: 304.512 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_1_ctx_RoundKey' to 'AES256_ECB_1_ctx_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB_1'.
INFO: [HLS 200-111]  Elapsed time: 0.612 seconds; current allocated memory: 307.164 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_Rocud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.741 seconds; current allocated memory: 309.410 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_CTR_DRBG_Upda_temp' to 'AES256_CTR_DRBG_UdEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_CTR_DRBG_Upda'.
INFO: [HLS 200-111]  Elapsed time: 0.782 seconds; current allocated memory: 310.856 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.934 seconds; current allocated memory: 312.490 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.87 seconds; current allocated memory: 314.139 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.599 seconds; current allocated memory: 315.436 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LowMCEnc_temp_matrix3' to 'LowMCEnc_temp_matg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.61 seconds; current allocated memory: 316.836 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 0.819 seconds; current allocated memory: 319.370 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 1.772 seconds; current allocated memory: 321.545 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.53 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_ctx_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_Rocud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_CTR_DRBG_UdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_prod_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LowMCEnc_temp_matg8j_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp2_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypahbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypakbM_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:30 ; elapsed = 00:01:23 . Memory (MB): peak = 446.863 ; gain = 357.449
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 83.161 seconds; peak allocated memory: 321.545 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:715:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1663:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:776:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:779:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 210.004 ; gain = 120.609
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 210.004 ; gain = 120.609
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:47 . Memory (MB): peak = 210.004 ; gain = 120.609
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:319) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:432) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:140) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:140) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:140) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:140) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:183) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:222) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:226) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:248) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:189) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:533) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:612) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:68: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 210.004 ; gain = 120.609
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (picnic.c:212) in function 'picnic_keygen' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (picnic.c:224) in function 'picnic_keygen' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6' (picnic.c:235) in function 'picnic_keygen' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label0' (NIST-KATs/aes.c:266) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'MixColumns_label2' (NIST-KATs/aes.c:315) in function 'MixColumns' completely with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (picnic.c:549) in function 'picnic_write_public_key' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (picnic.c:556) in function 'picnic_write_public_key' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (picnic_impl.c:175) in function 'LowMCEnc' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (NIST-KATs/rng.c:225) in function 'randombytes' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (NIST-KATs/rng.c:249) in function 'randombytes' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (NIST-KATs/rng.c:324) in function 'AES256_CTR_DRBG_Update' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (NIST-KATs/rng.c:343) in function 'AES256_CTR_DRBG_Update' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (NIST-KATs/rng.c:346) in function 'AES256_CTR_DRBG_Update' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Cipher_label3' (NIST-KATs/aes.c:429) in function 'Cipher' completely with a factor of 13.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label1' (NIST-KATs/aes.c:251) in function 'AddRoundKey' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KeyExpansion_label4' (NIST-KATs/aes.c:159) in function 'KeyExpansion' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'KeyExpansion_label5' (NIST-KATs/aes.c:169) in function 'KeyExpansion' completely with a factor of 52.
INFO: [XFORM 203-501] Unrolling loop 'xor_array_label4' (picnic_impl.c:112) in function 'xor_array' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'xor_array_label4' (picnic_impl.c:112) in function 'xor_array.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label5' (picnic_impl.c:134) in function 'matrix_mul' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:145) in function 'matrix_mul' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label5' (picnic_impl.c:134) in function 'matrix_mul.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:145) in function 'matrix_mul.1' partially with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'tempa' (NIST-KATs/aes.c:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'block' automatically.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:319) automatically.
INFO: [XFORM 203-602] Inlining function 'Cipher' into 'AES_ECB_encrypt' (NIST-KATs/aes.c:482) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:140) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:140) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:140) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:140) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:222) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:226) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:248) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:189) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:533) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:612) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:183) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_public_key' into 'crypto_sign_keypair' (api.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'crypto_sign_keypair' (api.c:75) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:68:71)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:123)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (NIST-KATs/aes.c:310)...36 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:05 ; elapsed = 00:00:50 . Memory (MB): peak = 210.004 ; gain = 120.609
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:133:77) in function 'matrix_mul.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:133:77) in function 'matrix_mul' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-3' (picnic_impl.c:192:24) in function 'LowMCEnc' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'AES256_CTR_DRBG_Update' to 'AES256_CTR_DRBG_Upda' (NIST-KATs/rng.c:322:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:232:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:229:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:251:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:211:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:215:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:216:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:217:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:227:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:228:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:238:2)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:239:6)
INFO: [HLS 200-472] Inferring partial write operation for 'prod' (picnic_impl.c:138:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:146:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:268:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:282:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:283:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:284:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:285:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:289:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:290:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:298:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:299:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:319:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:320:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:321:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:322:47)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:178:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:118:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:198:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:200:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:202:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:204:3)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:243:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:118:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:118:2)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:161:2)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:163:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:164:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:220:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:221:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:222:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:223:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:253:2)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:164:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:165:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:166:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:167:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:168:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:169:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:170:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:171:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:172:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:173:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:174:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:175:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:176:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:177:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:178:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:179:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:183:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:184:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:185:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:186:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:187:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:188:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:189:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:190:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:191:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:192:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:193:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:194:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:195:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:196:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:197:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:198:5)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:331:17)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:329:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:345:2)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:348:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:54 . Memory (MB): peak = 336.805 ; gain = 247.410
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'AES256_ECB.1' to 'AES256_ECB_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 54.097 seconds; current allocated memory: 276.225 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.811 seconds; current allocated memory: 279.089 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.799 seconds; current allocated memory: 279.381 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.127 seconds; current allocated memory: 279.554 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.142 seconds; current allocated memory: 279.641 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.123 seconds; current allocated memory: 279.767 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.144 seconds; current allocated memory: 279.862 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.129 seconds; current allocated memory: 279.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.171 seconds; current allocated memory: 280.389 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.214 seconds; current allocated memory: 280.866 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.306 seconds; current allocated memory: 281.473 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.71 seconds; current allocated memory: 282.692 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.504 seconds; current allocated memory: 283.541 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.769 seconds; current allocated memory: 284.872 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.554 seconds; current allocated memory: 285.753 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.408 seconds; current allocated memory: 286.642 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.572 seconds; current allocated memory: 287.276 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.472 seconds; current allocated memory: 288.085 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.681 seconds; current allocated memory: 289.123 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.217 seconds; current allocated memory: 289.637 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.332 seconds; current allocated memory: 290.124 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.218 seconds; current allocated memory: 290.636 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'xor_array_label4'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('output_addr_6_write_ln118', picnic_impl.c:118->picnic_impl.c:183) of variable 'xor_ln118_1', picnic_impl.c:118->picnic_impl.c:183 on array 'output_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'output_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'xor_array_label4'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('output_addr_4_write_ln118', picnic_impl.c:118->picnic_impl.c:248) of variable 'xor_ln118', picnic_impl.c:118->picnic_impl.c:248 on array 'output_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'output_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 4.
INFO: [SCHED 204-61] Pipelining loop 'xor_array_label4'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('output_addr_8_write_ln118', picnic_impl.c:118->picnic_impl.c:249) of variable 'xor_ln118_4', picnic_impl.c:118->picnic_impl.c:249 on array 'output_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'output_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.491 seconds; current allocated memory: 291.230 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.347 seconds; current allocated memory: 291.950 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.607 seconds; current allocated memory: 293.315 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.149 seconds; current allocated memory: 295.603 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('sk_addr_3_write_ln639', picnic.c:639->api.c:75) of variable 'secret_pk_plaintext_1', picnic.c:639->api.c:75 on array 'sk' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sk'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.172 seconds; current allocated memory: 296.599 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.402 seconds; current allocated memory: 297.183 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.967 seconds; current allocated memory: 302.181 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 1.609 seconds; current allocated memory: 303.876 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.455 seconds; current allocated memory: 304.126 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows'.
INFO: [HLS 200-111]  Elapsed time: 0.254 seconds; current allocated memory: 304.361 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.277 seconds; current allocated memory: 305.284 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_1_ctx_RoundKey' to 'AES256_ECB_1_ctx_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB_1'.
INFO: [HLS 200-111]  Elapsed time: 0.615 seconds; current allocated memory: 307.936 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_Rocud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.75 seconds; current allocated memory: 310.146 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_CTR_DRBG_Upda_temp' to 'AES256_CTR_DRBG_UdEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_CTR_DRBG_Upda'.
INFO: [HLS 200-111]  Elapsed time: 0.91 seconds; current allocated memory: 311.628 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.825 seconds; current allocated memory: 313.226 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.881 seconds; current allocated memory: 314.911 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.609 seconds; current allocated memory: 316.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LowMCEnc_temp_matrix3' to 'LowMCEnc_temp_matg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.605 seconds; current allocated memory: 317.756 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 0.978 seconds; current allocated memory: 320.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 1.927 seconds; current allocated memory: 322.490 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.53 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_ctx_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_Rocud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_CTR_DRBG_UdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_prod_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LowMCEnc_temp_matg8j_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp2_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypahbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypakbM_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:30 ; elapsed = 00:01:24 . Memory (MB): peak = 449.574 ; gain = 360.180
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 84.384 seconds; peak allocated memory: 322.490 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim file generation done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:714:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1662:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:776:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:779:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 210.410 ; gain = 120.594
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 210.410 ; gain = 120.594
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:04 ; elapsed = 00:00:47 . Memory (MB): peak = 210.410 ; gain = 120.594
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:319) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:432) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:139) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:139) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:139) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:139) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:182) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:221) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:225) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:247) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:189) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:533) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:612) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:68: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:47 . Memory (MB): peak = 210.410 ; gain = 120.594
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (picnic.c:212) in function 'picnic_keygen' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (picnic.c:224) in function 'picnic_keygen' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6' (picnic.c:235) in function 'picnic_keygen' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label0' (NIST-KATs/aes.c:266) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'MixColumns_label2' (NIST-KATs/aes.c:315) in function 'MixColumns' completely with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (picnic.c:549) in function 'picnic_write_public_key' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (picnic.c:556) in function 'picnic_write_public_key' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (picnic_impl.c:174) in function 'LowMCEnc' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (NIST-KATs/rng.c:225) in function 'randombytes' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (NIST-KATs/rng.c:249) in function 'randombytes' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (NIST-KATs/rng.c:324) in function 'AES256_CTR_DRBG_Update' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (NIST-KATs/rng.c:343) in function 'AES256_CTR_DRBG_Update' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (NIST-KATs/rng.c:346) in function 'AES256_CTR_DRBG_Update' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Cipher_label3' (NIST-KATs/aes.c:429) in function 'Cipher' completely with a factor of 13.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label1' (NIST-KATs/aes.c:251) in function 'AddRoundKey' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KeyExpansion_label4' (NIST-KATs/aes.c:159) in function 'KeyExpansion' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'KeyExpansion_label5' (NIST-KATs/aes.c:169) in function 'KeyExpansion' completely with a factor of 52.
INFO: [XFORM 203-501] Unrolling loop 'xor_array_label4' (picnic_impl.c:111) in function 'xor_array' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'xor_array_label4' (picnic_impl.c:111) in function 'xor_array.1' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label5' (picnic_impl.c:133) in function 'matrix_mul' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:144) in function 'matrix_mul' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label5' (picnic_impl.c:133) in function 'matrix_mul.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:144) in function 'matrix_mul.1' partially with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'tempa' (NIST-KATs/aes.c:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'block' automatically.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:319) automatically.
INFO: [XFORM 203-602] Inlining function 'Cipher' into 'AES_ECB_encrypt' (NIST-KATs/aes.c:482) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:139) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:139) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:139) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:139) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:221) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:225) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:189) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:533) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:612) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:247) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_public_key' into 'crypto_sign_keypair' (api.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'crypto_sign_keypair' (api.c:75) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:68:71)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:122)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (NIST-KATs/aes.c:310)...36 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:07 ; elapsed = 00:00:50 . Memory (MB): peak = 210.410 ; gain = 120.594
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:132:77) in function 'matrix_mul.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:132:77) in function 'matrix_mul' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-2' (picnic_impl.c:191:24) in function 'LowMCEnc' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'AES256_CTR_DRBG_Update' to 'AES256_CTR_DRBG_Upda' (NIST-KATs/rng.c:322:17)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (picnic_impl.c:117:2)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:232:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:229:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:251:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:211:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:215:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:216:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:217:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:227:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:228:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:238:2)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:239:6)
INFO: [HLS 200-472] Inferring partial write operation for 'prod' (picnic_impl.c:137:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:145:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:268:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:282:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:283:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:284:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:285:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:289:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:290:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:298:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:299:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:319:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:320:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:321:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:322:47)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:177:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:197:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:199:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:201:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:203:3)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:242:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:117:2)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:161:2)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:163:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:164:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:220:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:221:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:222:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:223:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:253:2)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:164:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:165:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:166:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:167:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:168:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:169:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:170:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:171:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:172:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:173:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:174:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:175:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:176:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:177:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:178:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:179:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:183:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:184:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:185:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:186:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:187:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:188:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:189:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:190:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:191:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:192:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:193:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:194:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:195:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:196:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:197:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:198:5)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:331:17)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:329:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:345:2)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:348:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:54 . Memory (MB): peak = 346.902 ; gain = 257.086
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'AES256_ECB.1' to 'AES256_ECB_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 54.269 seconds; current allocated memory: 285.751 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.805 seconds; current allocated memory: 288.616 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.799 seconds; current allocated memory: 288.908 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 289.080 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.149 seconds; current allocated memory: 289.167 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.125 seconds; current allocated memory: 289.294 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.143 seconds; current allocated memory: 289.388 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.146 seconds; current allocated memory: 289.522 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.179 seconds; current allocated memory: 289.915 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.284 seconds; current allocated memory: 290.392 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 290.999 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.773 seconds; current allocated memory: 292.218 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.529 seconds; current allocated memory: 293.067 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.85 seconds; current allocated memory: 294.396 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.607 seconds; current allocated memory: 295.279 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.416 seconds; current allocated memory: 296.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.649 seconds; current allocated memory: 296.802 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.485 seconds; current allocated memory: 297.596 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.687 seconds; current allocated memory: 298.650 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.229 seconds; current allocated memory: 299.163 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xor_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'xor_array_label4'.
WARNING: [SCHED 204-68] The II Violation in module 'xor_array' (Loop: xor_array_label4): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('in1_addr_1_write_ln117', picnic_impl.c:117) of variable 'xor_ln117_1', picnic_impl.c:117 on array 'out_r' and 'load' operation ('in1_load_1', picnic_impl.c:117) on array 'out_r'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('in1_addr_write_ln117', picnic_impl.c:117) of variable 'xor_ln117', picnic_impl.c:117 on array 'out_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'out_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.294 seconds; current allocated memory: 299.312 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.138 seconds; current allocated memory: 299.437 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.228 seconds; current allocated memory: 299.856 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.268 seconds; current allocated memory: 300.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'xor_array_label4'.
WARNING: [SCHED 204-68] The II Violation in module 'LowMCEnc' (Loop: xor_array_label4): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('output_addr_5_write_ln117', picnic_impl.c:117->picnic_impl.c:247) of variable 'xor_ln117_4', picnic_impl.c:117->picnic_impl.c:247 on array 'output_r' and 'load' operation ('output_load_2', picnic_impl.c:117->picnic_impl.c:247) on array 'output_r'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('output_addr_4_write_ln117', picnic_impl.c:117->picnic_impl.c:247) of variable 'xor_ln117', picnic_impl.c:117->picnic_impl.c:247 on array 'output_r' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'output_r'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.576 seconds; current allocated memory: 300.875 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.366 seconds; current allocated memory: 301.552 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.599 seconds; current allocated memory: 302.932 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.169 seconds; current allocated memory: 305.183 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('sk_addr_3_write_ln639', picnic.c:639->api.c:75) of variable 'secret_pk_plaintext_1', picnic.c:639->api.c:75 on array 'sk' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sk'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.182 seconds; current allocated memory: 306.216 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.423 seconds; current allocated memory: 306.816 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.972 seconds; current allocated memory: 311.813 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 1.585 seconds; current allocated memory: 313.442 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.275 seconds; current allocated memory: 313.692 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows'.
INFO: [HLS 200-111]  Elapsed time: 0.248 seconds; current allocated memory: 313.943 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.279 seconds; current allocated memory: 314.866 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_1_ctx_RoundKey' to 'AES256_ECB_1_ctx_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB_1'.
INFO: [HLS 200-111]  Elapsed time: 0.619 seconds; current allocated memory: 317.571 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_Rocud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.749 seconds; current allocated memory: 319.781 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_CTR_DRBG_Upda_temp' to 'AES256_CTR_DRBG_UdEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_CTR_DRBG_Upda'.
INFO: [HLS 200-111]  Elapsed time: 0.785 seconds; current allocated memory: 321.264 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.828 seconds; current allocated memory: 322.862 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.882 seconds; current allocated memory: 324.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xor_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xor_array'.
INFO: [HLS 200-111]  Elapsed time: 0.609 seconds; current allocated memory: 324.996 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.354 seconds; current allocated memory: 326.048 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LowMCEnc_temp_matrix3' to 'LowMCEnc_temp_matg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.598 seconds; current allocated memory: 327.541 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 0.808 seconds; current allocated memory: 330.089 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 1.788 seconds; current allocated memory: 332.276 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.53 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_ctx_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_Rocud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_CTR_DRBG_UdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_prod_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LowMCEnc_temp_matg8j_rom' using block ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp2_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypahbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypakbM_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:32 ; elapsed = 00:01:25 . Memory (MB): peak = 459.672 ; gain = 369.855
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 85.347 seconds; peak allocated memory: 332.276 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:713:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1661:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:776:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:779:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 210.488 ; gain = 120.574
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 210.488 ; gain = 120.574
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 210.488 ; gain = 120.574
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:319) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:432) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:138) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:138) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:138) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:138) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:220) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:224) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:246) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:189) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:533) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:612) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:68: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 210.488 ; gain = 120.574
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (picnic.c:212) in function 'picnic_keygen' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (picnic.c:224) in function 'picnic_keygen' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6' (picnic.c:235) in function 'picnic_keygen' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label0' (NIST-KATs/aes.c:266) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'MixColumns_label2' (NIST-KATs/aes.c:315) in function 'MixColumns' completely with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (picnic.c:549) in function 'picnic_write_public_key' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (picnic.c:556) in function 'picnic_write_public_key' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (picnic_impl.c:173) in function 'LowMCEnc' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (NIST-KATs/rng.c:225) in function 'randombytes' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (NIST-KATs/rng.c:249) in function 'randombytes' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (NIST-KATs/rng.c:324) in function 'AES256_CTR_DRBG_Update' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (NIST-KATs/rng.c:343) in function 'AES256_CTR_DRBG_Update' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (NIST-KATs/rng.c:346) in function 'AES256_CTR_DRBG_Update' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Cipher_label3' (NIST-KATs/aes.c:429) in function 'Cipher' completely with a factor of 13.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label1' (NIST-KATs/aes.c:251) in function 'AddRoundKey' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KeyExpansion_label4' (NIST-KATs/aes.c:159) in function 'KeyExpansion' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'KeyExpansion_label5' (NIST-KATs/aes.c:169) in function 'KeyExpansion' completely with a factor of 52.
INFO: [XFORM 203-501] Unrolling loop 'xor_array_label4' (picnic_impl.c:111) in function 'xor_array' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'xor_array_label4' (picnic_impl.c:111) in function 'xor_array.1' partially with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label5' (picnic_impl.c:132) in function 'matrix_mul' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:143) in function 'matrix_mul' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label5' (picnic_impl.c:132) in function 'matrix_mul.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:143) in function 'matrix_mul.1' partially with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'tempa' (NIST-KATs/aes.c:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'block' automatically.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:319) automatically.
INFO: [XFORM 203-602] Inlining function 'Cipher' into 'AES_ECB_encrypt' (NIST-KATs/aes.c:482) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:138) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:138) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:138) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:138) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:220) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:224) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:189) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:533) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:612) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:246) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_public_key' into 'crypto_sign_keypair' (api.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'crypto_sign_keypair' (api.c:75) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:68:71)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:121)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (NIST-KATs/aes.c:310)...36 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:50 . Memory (MB): peak = 210.488 ; gain = 120.574
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:131:77) in function 'matrix_mul.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:131:77) in function 'matrix_mul' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'AES256_CTR_DRBG_Update' to 'AES256_CTR_DRBG_Upda' (NIST-KATs/rng.c:322:17)
INFO: [HLS 200-472] Inferring partial write operation for 'out' (picnic_impl.c:116:2)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:232:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:229:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:251:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:211:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:215:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:216:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:217:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:227:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:228:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:238:2)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:239:6)
INFO: [HLS 200-472] Inferring partial write operation for 'prod' (picnic_impl.c:136:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:144:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:268:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:282:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:283:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:284:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:285:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:289:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:290:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:298:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:299:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:319:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:320:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:321:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:322:47)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:176:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:196:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:198:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:200:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:202:3)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:241:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:116:2)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:161:2)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:163:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:164:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:220:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:221:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:222:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:223:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:253:2)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:164:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:165:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:166:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:167:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:168:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:169:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:170:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:171:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:172:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:173:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:174:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:175:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:176:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:177:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:178:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:179:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:183:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:184:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:185:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:186:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:187:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:188:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:189:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:190:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:191:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:192:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:193:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:194:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:195:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:196:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:197:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:198:5)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:331:17)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:329:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:345:2)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:348:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:00:53 . Memory (MB): peak = 346.742 ; gain = 256.828
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'AES256_ECB.1' to 'AES256_ECB_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 53.922 seconds; current allocated memory: 285.720 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.809 seconds; current allocated memory: 288.584 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.797 seconds; current allocated memory: 288.876 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.128 seconds; current allocated memory: 289.049 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.144 seconds; current allocated memory: 289.136 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.123 seconds; current allocated memory: 289.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.161 seconds; current allocated memory: 289.357 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.131 seconds; current allocated memory: 289.491 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.178 seconds; current allocated memory: 289.884 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.232 seconds; current allocated memory: 290.361 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.313 seconds; current allocated memory: 290.968 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.73 seconds; current allocated memory: 292.187 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.519 seconds; current allocated memory: 293.035 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.783 seconds; current allocated memory: 294.367 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.586 seconds; current allocated memory: 295.248 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.427 seconds; current allocated memory: 296.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.619 seconds; current allocated memory: 296.770 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.49 seconds; current allocated memory: 297.565 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.731 seconds; current allocated memory: 298.618 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.218 seconds; current allocated memory: 299.132 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xor_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.269 seconds; current allocated memory: 299.264 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.137 seconds; current allocated memory: 299.380 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.237 seconds; current allocated memory: 299.800 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.257 seconds; current allocated memory: 300.311 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.367 seconds; current allocated memory: 300.807 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.377 seconds; current allocated memory: 301.479 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.631 seconds; current allocated memory: 302.859 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.153 seconds; current allocated memory: 305.110 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('sk_addr_3_write_ln639', picnic.c:639->api.c:75) of variable 'secret_pk_plaintext_1', picnic.c:639->api.c:75 on array 'sk' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sk'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.182 seconds; current allocated memory: 306.145 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.405 seconds; current allocated memory: 306.744 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.947 seconds; current allocated memory: 311.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 1.59 seconds; current allocated memory: 313.370 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.265 seconds; current allocated memory: 313.620 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows'.
INFO: [HLS 200-111]  Elapsed time: 0.244 seconds; current allocated memory: 313.855 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.27 seconds; current allocated memory: 314.779 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_1_ctx_RoundKey' to 'AES256_ECB_1_ctx_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB_1'.
INFO: [HLS 200-111]  Elapsed time: 0.669 seconds; current allocated memory: 317.462 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_Rocud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.739 seconds; current allocated memory: 319.709 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_CTR_DRBG_Upda_temp' to 'AES256_CTR_DRBG_UdEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_CTR_DRBG_Upda'.
INFO: [HLS 200-111]  Elapsed time: 0.777 seconds; current allocated memory: 321.192 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.803 seconds; current allocated memory: 322.790 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.873 seconds; current allocated memory: 324.475 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xor_array' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'xor_array'.
INFO: [HLS 200-111]  Elapsed time: 0.539 seconds; current allocated memory: 324.920 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.344 seconds; current allocated memory: 325.987 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LowMCEnc_temp_matrix3' to 'LowMCEnc_temp_matg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.595 seconds; current allocated memory: 327.459 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 0.81 seconds; current allocated memory: 330.008 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 1.79 seconds; current allocated memory: 332.195 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.53 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_ctx_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_Rocud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_CTR_DRBG_UdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_prod_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LowMCEnc_temp_matg8j_rom' using block ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp2_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypahbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypakbM_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:31 ; elapsed = 00:01:24 . Memory (MB): peak = 458.992 ; gain = 369.078
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 84.435 seconds; peak allocated memory: 332.195 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'tree.c' ... 
WARNING: [HLS 200-40] In file included from tree.c:1:
tree.c:221:24: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("seed %lu", i);
                     ~~^   ~
                     %llu
1 warning generated.
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/rng.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_types.c' ... 
INFO: [HLS 200-10] Analyzing design file 'picnic_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic_impl.c:1:
picnic_impl.c:711:16: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
        memcpy(proof->view3UnruhG, gs->G[(challenge + 2) % 3], view3UnruhLength);
               ^~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\string.h:41:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic_impl.c:1:
picnic_impl.c:1659:12: warning: incompatible pointer types returning 'seeds_2t *' (aka 'struct seeds_2t *') from a function with result type 'seeds_t *' (aka 'struct seeds_t *') [-Wincompatible-pointer-types]
    return allSeeds;
           ^~~~~~~~
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic2_impl.c' ... 
WARNING: [HLS 200-40] In file included from picnic2_impl.c:1:
picnic2_impl.c:749:65: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("Failed to reconstruct seeds for round %lu\n", t);
                                                              ~~^     ~
                                                              %llu
picnic2_impl.c:818:59: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
                printf("MPC simulation failed for round %lu, signature invalid\n", t);
                                                        ~~^                        ~
                                                        %llu
picnic2_impl.c:1140:37: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                  ~~^                                             ~~~~~~~~~~~
                                  %llu
picnic2_impl.c:1140:67: warning: format specifies type 'unsigned long' but the argument has type 'size_t' (aka 'unsigned long long') [-Wformat]
        printf("%s: sigBytesLen = %lu, expected bytesRequired = %lu\n", __func__, sigBytesLen, bytesRequired);
                                                                ~~^                            ~~~~~~~~~~~~~
                                                                %llu
4 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'picnic.c' ... 
WARNING: [HLS 200-40] In file included from picnic.c:1:
picnic.c:776:20: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'void *' [-Wint-conversion]
            memcpy(proofs[i].view3UnruhG, sigBytes, view3UnruhLength);
                   ^~~~~~~~~~~~~~~~~~~~~
D:/Xilinx_Vivado/Vivado/2019.2/win64/tools/clang/bin/../lib/clang/3.1/../../../x86_64-w64-mingw32/include\memory.h:28:37: note: passing argument to parameter '_Dst' here
  void * memcpy(void * __restrict__ _Dst,const void * __restrict__ _Src,size_t _Size) ;
                                    ^
In file included from picnic.c:1:
picnic.c:779:29: warning: incompatible integer to pointer conversion passing 'uint8_t' (aka 'unsigned char') to parameter of type 'const uint8_t *' (aka 'const unsigned char *'); take the address with & [-Wint-conversion]
            printHex(label, proofs[i].view3UnruhG, view3UnruhLength);
                            ^~~~~~~~~~~~~~~~~~~~~
                            &
./picnic_impl.h:88:45: note: passing argument to parameter 'data' here
void printHex(const char* s, const uint8_t* data, size_t len);
                                            ^
2 warnings generated.
INFO: [HLS 200-10] Analyzing design file 'lowmc_constants.c' ... 
INFO: [HLS 200-10] Analyzing design file 'hash.c' ... 
INFO: [HLS 200-10] Analyzing design file 'api.c' ... 
INFO: [HLS 200-10] Analyzing design file 'NIST-KATs/aes.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakSpongeWidth1600.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakP-1600-reference.c' ... 
INFO: [HLS 200-10] Analyzing design file 'sha3/KeccakHash.c' ... 
WARNING: [HLS 200-40] In file included from sha3/KeccakHash.c:1:
sha3/KeccakHash.c:73:1: warning: control reaches end of non-void function [-Wreturn-type]
}
^
1 warning generated.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 209.625 ; gain = 119.309
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 209.625 ; gain = 119.309
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:47 . Memory (MB): peak = 209.625 ; gain = 119.309
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:92) automatically.
INFO: [XFORM 203-602] Inlining function 'get_transform' into 'get_param_set' (picnic.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:319) automatically.
INFO: [XFORM 203-602] Inlining function 'ShiftRows' into 'Cipher' (NIST-KATs/aes.c:432) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:136) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:136) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:136) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:136) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:179) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:218) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:222) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:244) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:189) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:533) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:612) automatically.
WARNING: [SYNCHK 200-23] picnic_impl.c:68: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:47 . Memory (MB): peak = 209.625 ; gain = 119.309
INFO: [HLS 200-489] Unrolling loop 'Loop-4' (picnic.c:212) in function 'picnic_keygen' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-5' (picnic.c:224) in function 'picnic_keygen' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-6' (picnic.c:235) in function 'picnic_keygen' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'SubBytes_label0' (NIST-KATs/aes.c:266) in function 'SubBytes' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'MixColumns_label2' (NIST-KATs/aes.c:315) in function 'MixColumns' completely with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (picnic.c:549) in function 'picnic_write_public_key' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (picnic.c:556) in function 'picnic_write_public_key' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (picnic_impl.c:171) in function 'LowMCEnc' partially with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (NIST-KATs/rng.c:225) in function 'randombytes' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (NIST-KATs/rng.c:249) in function 'randombytes' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (NIST-KATs/rng.c:324) in function 'AES256_CTR_DRBG_Update' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (NIST-KATs/rng.c:343) in function 'AES256_CTR_DRBG_Update' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-3' (NIST-KATs/rng.c:346) in function 'AES256_CTR_DRBG_Update' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Cipher_label3' (NIST-KATs/aes.c:429) in function 'Cipher' completely with a factor of 13.
INFO: [HLS 200-489] Unrolling loop 'AddRoundKey_label1' (NIST-KATs/aes.c:251) in function 'AddRoundKey' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'KeyExpansion_label4' (NIST-KATs/aes.c:159) in function 'KeyExpansion' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'KeyExpansion_label5' (NIST-KATs/aes.c:169) in function 'KeyExpansion' completely with a factor of 52.
INFO: [XFORM 203-501] Unrolling loop 'xor_array_label4' (picnic_impl.c:111) in function 'xor_array' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'xor_array_label4' (picnic_impl.c:111) in function 'xor_array.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label5' (picnic_impl.c:130) in function 'matrix_mul' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:141) in function 'matrix_mul' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label5' (picnic_impl.c:130) in function 'matrix_mul.1' partially with a factor of 2.
INFO: [XFORM 203-501] Unrolling loop 'matrix_mul_label7' (picnic_impl.c:141) in function 'matrix_mul.1' partially with a factor of 2.
INFO: [XFORM 203-102] Partitioning array 'tempa' (NIST-KATs/aes.c:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'block' automatically.
INFO: [XFORM 203-602] Inlining function 'numBytes' into 'get_param_set' (picnic.c:150) automatically.
INFO: [XFORM 203-602] Inlining function 'xtime' into 'MixColumns' (NIST-KATs/aes.c:319) automatically.
INFO: [XFORM 203-602] Inlining function 'Cipher' into 'AES_ECB_encrypt' (NIST-KATs/aes.c:482) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB.1' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB.1' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_init_ctx' into 'AES256_ECB' (NIST-KATs/rng.c:154) automatically.
INFO: [XFORM 203-602] Inlining function 'AES_ECB_encrypt' into 'AES256_ECB' (NIST-KATs/rng.c:181) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul.1' (picnic_impl.c:136) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul.1' (picnic_impl.c:136) automatically.
INFO: [XFORM 203-602] Inlining function 'parity' into 'matrix_mul' (picnic_impl.c:136) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit.1' into 'matrix_mul' (picnic_impl.c:136) automatically.
INFO: [XFORM 203-602] Inlining function 'getBit' into 'LowMCEnc' (picnic_impl.c:218) automatically.
INFO: [XFORM 203-602] Inlining function 'setBit' into 'LowMCEnc' (picnic_impl.c:222) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array.1' into 'LowMCEnc' (picnic_impl.c:244) automatically.
INFO: [XFORM 203-602] Inlining function 'is_valid_params' into 'picnic_keygen' (picnic.c:169) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_keygen' (picnic.c:189) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_public_key' (picnic.c:533) automatically.
INFO: [XFORM 203-602] Inlining function 'get_param_set' into 'picnic_write_private_key' (picnic.c:612) automatically.
INFO: [XFORM 203-602] Inlining function 'xor_array' into 'LowMCEnc' (picnic_impl.c:179) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_public_key' into 'crypto_sign_keypair' (api.c:70) automatically.
INFO: [XFORM 203-602] Inlining function 'picnic_write_private_key' into 'crypto_sign_keypair' (api.c:75) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul.1' (picnic_impl.c:68:71)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'matrix_mul' (picnic_impl.c:119)...5 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (NIST-KATs/aes.c:310)...36 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:50 . Memory (MB): peak = 209.625 ; gain = 119.309
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:129:77) in function 'matrix_mul.1' : 

more than one sub loop.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'matrix_mul_label6' (picnic_impl.c:129:77) in function 'matrix_mul' : 

more than one sub loop.
WARNING: [XFORM 203-631] Renaming function 'AES256_CTR_DRBG_Update' to 'AES256_CTR_DRBG_Upda' (NIST-KATs/rng.c:322:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:232:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.V' (NIST-KATs/rng.c:229:17)
INFO: [HLS 200-472] Inferring partial write operation for 'x' (NIST-KATs/rng.c:251:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:211:68)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:215:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp2' (picnic.c:216:7)
INFO: [HLS 200-472] Inferring partial write operation for 'temp3' (picnic.c:217:7)
INFO: [HLS 200-472] Inferring partial write operation for 'pk.ciphertext' (picnic.c:227:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic.c:228:6)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.ciphertext' (picnic.c:238:2)
INFO: [HLS 200-472] Inferring partial write operation for 'sk.pk.plaintext' (picnic.c:239:6)
INFO: [HLS 200-472] Inferring partial write operation for 'prod' (picnic_impl.c:134:13)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:142:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:268:2)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:282:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:283:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:284:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:285:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:289:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:290:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:293:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:294:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:298:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:299:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:300:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:301:3)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:319:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:320:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:321:60)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:322:47)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:174:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:114:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:194:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:196:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:198:9)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:200:3)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'temp' (picnic_impl.c:68:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:239:10)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:114:2)
INFO: [HLS 200-472] Inferring partial write operation for 'output' (picnic_impl.c:114:2)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:161:2)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:162:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:163:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:164:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:220:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:221:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:222:5)
INFO: [HLS 200-472] Inferring partial write operation for 'RoundKey' (NIST-KATs/aes.c:223:5)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (NIST-KATs/aes.c:253:2)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:164:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:165:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:166:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:167:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:168:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:169:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:170:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:171:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:172:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:173:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:174:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:175:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:176:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:177:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:178:5)
INFO: [HLS 200-472] Inferring partial write operation for 'test' (NIST-KATs/rng.c:179:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:183:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:184:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:185:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:186:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:187:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:188:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:189:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:190:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:191:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:192:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:193:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:194:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:195:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:196:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:197:5)
INFO: [HLS 200-472] Inferring partial write operation for 'buffer' (NIST-KATs/rng.c:198:5)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:331:17)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:329:17)
INFO: [HLS 200-472] Inferring partial write operation for 'DRBG_ctx.Key' (NIST-KATs/rng.c:345:2)
INFO: [HLS 200-472] Inferring partial write operation for 'V' (NIST-KATs/rng.c:348:2)
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:10 ; elapsed = 00:00:54 . Memory (MB): peak = 337.027 ; gain = 246.711
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'crypto_sign_keypair' ...
WARNING: [SYN 201-103] Legalizing function name 'AES256_ECB.1' to 'AES256_ECB_1'.
WARNING: [SYN 201-103] Legalizing function name 'matrix_mul.1' to 'matrix_mul_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 54.14 seconds; current allocated memory: 276.185 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.808 seconds; current allocated memory: 279.050 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.808 seconds; current allocated memory: 279.342 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.129 seconds; current allocated memory: 279.514 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.193 seconds; current allocated memory: 279.601 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.123 seconds; current allocated memory: 279.728 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.138 seconds; current allocated memory: 279.822 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 279.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.173 seconds; current allocated memory: 280.350 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.217 seconds; current allocated memory: 280.826 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 281.433 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.708 seconds; current allocated memory: 282.653 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.501 seconds; current allocated memory: 283.501 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.771 seconds; current allocated memory: 284.833 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.552 seconds; current allocated memory: 285.714 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.413 seconds; current allocated memory: 286.603 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.596 seconds; current allocated memory: 287.236 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.473 seconds; current allocated memory: 288.046 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.681 seconds; current allocated memory: 289.084 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 289.598 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'matrix_mul_label7'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.332 seconds; current allocated memory: 290.085 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.222 seconds; current allocated memory: 290.596 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.363 seconds; current allocated memory: 291.158 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.348 seconds; current allocated memory: 291.843 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.608 seconds; current allocated memory: 293.224 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.137 seconds; current allocated memory: 295.475 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
WARNING: [SCHED 204-69] Unable to schedule 'store' operation ('sk_addr_3_write_ln639', picnic.c:639->api.c:75) of variable 'secret_pk_plaintext_1', picnic.c:639->api.c:75 on array 'sk' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'sk'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.164 seconds; current allocated memory: 296.494 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.401 seconds; current allocated memory: 297.093 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'KeyExpansion' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'KeyExpansion'.
INFO: [HLS 200-111]  Elapsed time: 0.939 seconds; current allocated memory: 302.091 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111]  Elapsed time: 1.576 seconds; current allocated memory: 303.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111]  Elapsed time: 0.266 seconds; current allocated memory: 303.984 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows'.
INFO: [HLS 200-111]  Elapsed time: 0.343 seconds; current allocated memory: 304.235 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111]  Elapsed time: 0.272 seconds; current allocated memory: 305.158 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_1_ctx_RoundKey' to 'AES256_ECB_1_ctx_bkb' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB_1'.
INFO: [HLS 200-111]  Elapsed time: 0.606 seconds; current allocated memory: 307.831 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_ECB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_ECB_ctx_RoundKey' to 'AES256_ECB_ctx_Rocud' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_ECB'.
INFO: [HLS 200-111]  Elapsed time: 0.775 seconds; current allocated memory: 310.041 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES256_CTR_DRBG_Upda' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'AES256_CTR_DRBG_Upda_temp' to 'AES256_CTR_DRBG_UdEe' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES256_CTR_DRBG_Upda'.
INFO: [HLS 200-111]  Elapsed time: 0.839 seconds; current allocated memory: 311.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'randombytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'randombytes'.
INFO: [HLS 200-111]  Elapsed time: 0.83 seconds; current allocated memory: 313.136 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_1_temp_matrix' to 'matrix_mul_1_tempeOg' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul_1'.
INFO: [HLS 200-111]  Elapsed time: 0.895 seconds; current allocated memory: 314.821 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrix_mul' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'matrix_mul_temp_matrix2' to 'matrix_mul_temp_mfYi' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrix_mul'.
INFO: [HLS 200-111]  Elapsed time: 0.607 seconds; current allocated memory: 316.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LowMCEnc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'LowMCEnc_temp_matrix3' to 'LowMCEnc_temp_matg8j' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'LowMCEnc'.
INFO: [HLS 200-111]  Elapsed time: 0.591 seconds; current allocated memory: 317.576 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'picnic_keygen' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'picnic_keygen'.
INFO: [HLS 200-111]  Elapsed time: 0.821 seconds; current allocated memory: 320.137 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'crypto_sign_keypair' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/pk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/sk' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/params' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_V' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_Key' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'crypto_sign_keypair/DRBG_ctx_reseed_counter' to 'ap_ovld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'crypto_sign_keypair' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Global scalar 'params' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_V' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'DRBG_ctx_Key' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'DRBG_ctx_reseed_counter' will be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global array 'temp_matrix3' will not be exposed as RTL port.
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_plaintext' to 'crypto_sign_keypahbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_pubkey_ciphertext' to 'crypto_sign_keypaibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_data' to 'crypto_sign_keypajbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_plaintext' to 'crypto_sign_keypakbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'crypto_sign_keypair_secret_pk_ciphertext' to 'crypto_sign_keypalbW' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'crypto_sign_keypair'.
INFO: [HLS 200-111]  Elapsed time: 1.766 seconds; current allocated memory: 322.318 MB.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 119.53 MHz
INFO: [RTMG 210-279] Implementing memory 'KeyExpansion_sbox_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_ctx_bkb_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_1_test_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_ECB_ctx_Rocud_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'AES256_CTR_DRBG_UdEe_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_1_tempeOg_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_prod_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'matrix_mul_1_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-279] Implementing memory 'matrix_mul_temp_mfYi_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'LowMCEnc_temp_matg8j_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_roundKey_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'LowMCEnc_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'picnic_keygen_temp2_ram (RAM)' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypahbi_ram (RAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'crypto_sign_keypakbM_ram (RAM)' using block RAMs.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:31 ; elapsed = 00:01:24 . Memory (MB): peak = 448.973 ; gain = 358.656
INFO: [VHDL 208-304] Generating VHDL RTL for crypto_sign_keypair.
INFO: [VLOG 209-307] Generating Verilog RTL for crypto_sign_keypair.
INFO: [HLS 200-112] Total elapsed time: 83.675 seconds; peak allocated memory: 322.318 MB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a200t-fbg676-2'
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1172] Optimizing floating point zeros and discarding its signedness.
INFO: [XFORM 203-1173] Reordering floating point operations aggressively.
INFO: [XFORM 203-1176] Optimizing floating point comparison without checking NaN.
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
