Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sun May 12 22:44:07 2024
| Host         : LAPTOP-7GF0693T running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file project_timing_summary_routed.rpt -pb project_timing_summary_routed.pb -rpx project_timing_summary_routed.rpx -warn_on_violation
| Design       : project
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     1000        
LUTAR-1    Warning           LUT drives async reset alert    1           
SYNTH-10   Warning           Wide multiplier                 6           
TIMING-18  Warning           Missing input or output delay   4           
TIMING-23  Warning           Combinational loop found        32          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4567)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (11895)
5. checking no_input_delay (1)
6. checking no_output_delay (28)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (32)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4567)
---------------------------
 There are 4502 register/latch pins with no clock driven by root clock pin: comp_clk10Hz/pulse_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: comp_clk50MHz/pulse_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: comp_ssd_ctrl/comp_clk100Hz/pulse_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (11895)
----------------------------------------------------
 There are 11877 pins that are not constrained for maximum delay. (HIGH)

 There are 18 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (28)
--------------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (32)
----------------------
 There are 32 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.442        0.000                      0                  465        0.055        0.000                      0                  465        4.500        0.000                       0                   229  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 4.442        0.000                      0                  465        0.055        0.000                      0                  465        4.500        0.000                       0                   229  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.442ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.442ns  (required time - arrival time)
  Source:                 joystick_test/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.487ns  (logic 1.272ns (23.183%)  route 4.215ns (76.817%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.138ns = ( 15.138 - 10.000 ) 
    Source Clock Delay      (SCD):    5.597ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.835     5.597    joystick_test/clk_IBUF_BUFG
    SLICE_X3Y6           FDRE                                         r  joystick_test/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.456     6.053 f  joystick_test/count_reg[22]/Q
                         net (fo=4, routed)           0.893     6.946    joystick_test/count_reg_n_0_[22]
    SLICE_X2Y6           LUT2 (Prop_lut2_I0_O)        0.124     7.070 r  joystick_test/FSM_sequential_state[2]_i_15/O
                         net (fo=1, routed)           0.689     7.760    joystick_test/FSM_sequential_state[2]_i_15_n_0
    SLICE_X2Y6           LUT6 (Prop_lut6_I5_O)        0.124     7.884 f  joystick_test/FSM_sequential_state[2]_i_7/O
                         net (fo=2, routed)           0.557     8.441    joystick_test/FSM_sequential_state[2]_i_7_n_0
    SLICE_X2Y4           LUT4 (Prop_lut4_I3_O)        0.124     8.565 f  joystick_test/FSM_sequential_state[2]_i_10/O
                         net (fo=5, routed)           0.589     9.154    joystick_test/FSM_sequential_state[2]_i_10_n_0
    SLICE_X2Y7           LUT5 (Prop_lut5_I3_O)        0.116     9.270 r  joystick_test/count[23]_i_3/O
                         net (fo=24, routed)          1.487    10.756    joystick_test/count[23]_i_3_n_0
    SLICE_X5Y3           LUT6 (Prop_lut6_I0_O)        0.328    11.084 r  joystick_test/count[11]_i_1__0/O
                         net (fo=1, routed)           0.000    11.084    joystick_test/count[11]_i_1__0_n_0
    SLICE_X5Y3           FDRE                                         r  joystick_test/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.655    15.138    joystick_test/clk_IBUF_BUFG
    SLICE_X5Y3           FDRE                                         r  joystick_test/count_reg[11]/C
                         clock pessimism              0.394    15.532    
                         clock uncertainty           -0.035    15.497    
    SLICE_X5Y3           FDRE (Setup_fdre_C_D)        0.029    15.526    joystick_test/count_reg[11]
  -------------------------------------------------------------------
                         required time                         15.526    
                         arrival time                         -11.084    
  -------------------------------------------------------------------
                         slack                                  4.442    

Slack (MET) :             4.487ns  (required time - arrival time)
  Source:                 joystick_test/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.532ns  (logic 1.272ns (22.992%)  route 4.260ns (77.008%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.140ns = ( 15.140 - 10.000 ) 
    Source Clock Delay      (SCD):    5.597ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.835     5.597    joystick_test/clk_IBUF_BUFG
    SLICE_X3Y6           FDRE                                         r  joystick_test/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.456     6.053 f  joystick_test/count_reg[22]/Q
                         net (fo=4, routed)           0.893     6.946    joystick_test/count_reg_n_0_[22]
    SLICE_X2Y6           LUT2 (Prop_lut2_I0_O)        0.124     7.070 r  joystick_test/FSM_sequential_state[2]_i_15/O
                         net (fo=1, routed)           0.689     7.760    joystick_test/FSM_sequential_state[2]_i_15_n_0
    SLICE_X2Y6           LUT6 (Prop_lut6_I5_O)        0.124     7.884 f  joystick_test/FSM_sequential_state[2]_i_7/O
                         net (fo=2, routed)           0.557     8.441    joystick_test/FSM_sequential_state[2]_i_7_n_0
    SLICE_X2Y4           LUT4 (Prop_lut4_I3_O)        0.124     8.565 f  joystick_test/FSM_sequential_state[2]_i_10/O
                         net (fo=5, routed)           0.589     9.154    joystick_test/FSM_sequential_state[2]_i_10_n_0
    SLICE_X2Y7           LUT5 (Prop_lut5_I3_O)        0.116     9.270 r  joystick_test/count[23]_i_3/O
                         net (fo=24, routed)          1.532    10.802    joystick_test/count[23]_i_3_n_0
    SLICE_X2Y1           LUT6 (Prop_lut6_I0_O)        0.328    11.130 r  joystick_test/count[8]_i_1__0/O
                         net (fo=1, routed)           0.000    11.130    joystick_test/count[8]_i_1__0_n_0
    SLICE_X2Y1           FDRE                                         r  joystick_test/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.657    15.140    joystick_test/clk_IBUF_BUFG
    SLICE_X2Y1           FDRE                                         r  joystick_test/count_reg[8]/C
                         clock pessimism              0.433    15.573    
                         clock uncertainty           -0.035    15.538    
    SLICE_X2Y1           FDRE (Setup_fdre_C_D)        0.079    15.617    joystick_test/count_reg[8]
  -------------------------------------------------------------------
                         required time                         15.617    
                         arrival time                         -11.130    
  -------------------------------------------------------------------
                         slack                                  4.487    

Slack (MET) :             4.506ns  (required time - arrival time)
  Source:                 joystick_test/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.424ns  (logic 1.522ns (28.063%)  route 3.902ns (71.937%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.139ns = ( 15.139 - 10.000 ) 
    Source Clock Delay      (SCD):    5.597ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.835     5.597    joystick_test/clk_IBUF_BUFG
    SLICE_X3Y6           FDRE                                         r  joystick_test/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.456     6.053 f  joystick_test/count_reg[22]/Q
                         net (fo=4, routed)           0.893     6.946    joystick_test/count_reg_n_0_[22]
    SLICE_X2Y6           LUT2 (Prop_lut2_I0_O)        0.124     7.070 r  joystick_test/FSM_sequential_state[2]_i_15/O
                         net (fo=1, routed)           0.689     7.760    joystick_test/FSM_sequential_state[2]_i_15_n_0
    SLICE_X2Y6           LUT6 (Prop_lut6_I5_O)        0.124     7.884 f  joystick_test/FSM_sequential_state[2]_i_7/O
                         net (fo=2, routed)           0.557     8.441    joystick_test/FSM_sequential_state[2]_i_7_n_0
    SLICE_X2Y4           LUT5 (Prop_lut5_I0_O)        0.116     8.557 f  joystick_test/FSM_sequential_state[2]_i_3/O
                         net (fo=3, routed)           0.747     9.304    joystick_test/FSM_sequential_state[2]_i_3_n_0
    SLICE_X2Y7           LUT5 (Prop_lut5_I0_O)        0.354     9.658 f  joystick_test/count[23]_i_7/O
                         net (fo=24, routed)          1.015    10.673    joystick_test/count[23]_i_7_n_0
    SLICE_X5Y1           LUT6 (Prop_lut6_I5_O)        0.348    11.021 r  joystick_test/count[12]_i_1__0/O
                         net (fo=1, routed)           0.000    11.021    joystick_test/count[12]_i_1__0_n_0
    SLICE_X5Y1           FDRE                                         r  joystick_test/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.656    15.139    joystick_test/clk_IBUF_BUFG
    SLICE_X5Y1           FDRE                                         r  joystick_test/count_reg[12]/C
                         clock pessimism              0.394    15.533    
                         clock uncertainty           -0.035    15.498    
    SLICE_X5Y1           FDRE (Setup_fdre_C_D)        0.029    15.527    joystick_test/count_reg[12]
  -------------------------------------------------------------------
                         required time                         15.527    
                         arrival time                         -11.021    
  -------------------------------------------------------------------
                         slack                                  4.506    

Slack (MET) :             4.519ns  (required time - arrival time)
  Source:                 comp_clk50MHz/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_clk50MHz/pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.405ns  (logic 1.076ns (19.908%)  route 4.329ns (80.092%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.498ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.736     5.498    comp_clk50MHz/clk_IBUF_BUFG
    SLICE_X89Y46         FDRE                                         r  comp_clk50MHz/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y46         FDRE (Prop_fdre_C_Q)         0.456     5.954 f  comp_clk50MHz/count_reg[22]/Q
                         net (fo=2, routed)           1.004     6.959    comp_clk50MHz/count_reg_n_0_[22]
    SLICE_X88Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.083 f  comp_clk50MHz/count[31]_i_8__1/O
                         net (fo=1, routed)           0.433     7.516    comp_clk50MHz/count[31]_i_8__1_n_0
    SLICE_X88Y46         LUT5 (Prop_lut5_I0_O)        0.124     7.640 f  comp_clk50MHz/count[31]_i_7__1/O
                         net (fo=1, routed)           0.674     8.314    comp_clk50MHz/count[31]_i_7__1_n_0
    SLICE_X88Y46         LUT6 (Prop_lut6_I5_O)        0.124     8.438 f  comp_clk50MHz/count[31]_i_4__1/O
                         net (fo=1, routed)           0.567     9.006    comp_clk50MHz/count[31]_i_4__1_n_0
    SLICE_X88Y42         LUT6 (Prop_lut6_I5_O)        0.124     9.130 r  comp_clk50MHz/count[31]_i_1__1/O
                         net (fo=33, routed)          1.650    10.779    comp_clk50MHz/pulse
    SLICE_X59Y46         LUT2 (Prop_lut2_I0_O)        0.124    10.903 r  comp_clk50MHz/pulse_i_1__1/O
                         net (fo=1, routed)           0.000    10.903    comp_clk50MHz/pulse_i_1__1_n_0
    SLICE_X59Y46         FDRE                                         r  comp_clk50MHz/pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.551    15.034    comp_clk50MHz/clk_IBUF_BUFG
    SLICE_X59Y46         FDRE                                         r  comp_clk50MHz/pulse_reg/C
                         clock pessimism              0.394    15.428    
                         clock uncertainty           -0.035    15.393    
    SLICE_X59Y46         FDRE (Setup_fdre_C_D)        0.029    15.422    comp_clk50MHz/pulse_reg
  -------------------------------------------------------------------
                         required time                         15.422    
                         arrival time                         -10.903    
  -------------------------------------------------------------------
                         slack                                  4.519    

Slack (MET) :             4.527ns  (required time - arrival time)
  Source:                 joystick_test/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.495ns  (logic 1.522ns (27.700%)  route 3.973ns (72.300%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.140ns = ( 15.140 - 10.000 ) 
    Source Clock Delay      (SCD):    5.597ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.835     5.597    joystick_test/clk_IBUF_BUFG
    SLICE_X3Y6           FDRE                                         r  joystick_test/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.456     6.053 f  joystick_test/count_reg[22]/Q
                         net (fo=4, routed)           0.893     6.946    joystick_test/count_reg_n_0_[22]
    SLICE_X2Y6           LUT2 (Prop_lut2_I0_O)        0.124     7.070 r  joystick_test/FSM_sequential_state[2]_i_15/O
                         net (fo=1, routed)           0.689     7.760    joystick_test/FSM_sequential_state[2]_i_15_n_0
    SLICE_X2Y6           LUT6 (Prop_lut6_I5_O)        0.124     7.884 f  joystick_test/FSM_sequential_state[2]_i_7/O
                         net (fo=2, routed)           0.557     8.441    joystick_test/FSM_sequential_state[2]_i_7_n_0
    SLICE_X2Y4           LUT5 (Prop_lut5_I0_O)        0.116     8.557 f  joystick_test/FSM_sequential_state[2]_i_3/O
                         net (fo=3, routed)           0.747     9.304    joystick_test/FSM_sequential_state[2]_i_3_n_0
    SLICE_X2Y7           LUT5 (Prop_lut5_I0_O)        0.354     9.658 f  joystick_test/count[23]_i_7/O
                         net (fo=24, routed)          1.086    10.744    joystick_test/count[23]_i_7_n_0
    SLICE_X2Y1           LUT6 (Prop_lut6_I5_O)        0.348    11.092 r  joystick_test/count[5]_i_1/O
                         net (fo=1, routed)           0.000    11.092    joystick_test/count[5]_i_1_n_0
    SLICE_X2Y1           FDRE                                         r  joystick_test/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.657    15.140    joystick_test/clk_IBUF_BUFG
    SLICE_X2Y1           FDRE                                         r  joystick_test/count_reg[5]/C
                         clock pessimism              0.433    15.573    
                         clock uncertainty           -0.035    15.538    
    SLICE_X2Y1           FDRE (Setup_fdre_C_D)        0.081    15.619    joystick_test/count_reg[5]
  -------------------------------------------------------------------
                         required time                         15.619    
                         arrival time                         -11.092    
  -------------------------------------------------------------------
                         slack                                  4.527    

Slack (MET) :             4.590ns  (required time - arrival time)
  Source:                 joystick_test/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.342ns  (logic 1.272ns (23.813%)  route 4.070ns (76.187%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.139ns = ( 15.139 - 10.000 ) 
    Source Clock Delay      (SCD):    5.597ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.835     5.597    joystick_test/clk_IBUF_BUFG
    SLICE_X3Y6           FDRE                                         r  joystick_test/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.456     6.053 f  joystick_test/count_reg[22]/Q
                         net (fo=4, routed)           0.893     6.946    joystick_test/count_reg_n_0_[22]
    SLICE_X2Y6           LUT2 (Prop_lut2_I0_O)        0.124     7.070 r  joystick_test/FSM_sequential_state[2]_i_15/O
                         net (fo=1, routed)           0.689     7.760    joystick_test/FSM_sequential_state[2]_i_15_n_0
    SLICE_X2Y6           LUT6 (Prop_lut6_I5_O)        0.124     7.884 f  joystick_test/FSM_sequential_state[2]_i_7/O
                         net (fo=2, routed)           0.557     8.441    joystick_test/FSM_sequential_state[2]_i_7_n_0
    SLICE_X2Y4           LUT4 (Prop_lut4_I3_O)        0.124     8.565 f  joystick_test/FSM_sequential_state[2]_i_10/O
                         net (fo=5, routed)           0.589     9.154    joystick_test/FSM_sequential_state[2]_i_10_n_0
    SLICE_X2Y7           LUT5 (Prop_lut5_I3_O)        0.116     9.270 r  joystick_test/count[23]_i_3/O
                         net (fo=24, routed)          1.341    10.611    joystick_test/count[23]_i_3_n_0
    SLICE_X5Y1           LUT6 (Prop_lut6_I0_O)        0.328    10.939 r  joystick_test/count[9]_i_1__0/O
                         net (fo=1, routed)           0.000    10.939    joystick_test/count[9]_i_1__0_n_0
    SLICE_X5Y1           FDRE                                         r  joystick_test/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.656    15.139    joystick_test/clk_IBUF_BUFG
    SLICE_X5Y1           FDRE                                         r  joystick_test/count_reg[9]/C
                         clock pessimism              0.394    15.533    
                         clock uncertainty           -0.035    15.498    
    SLICE_X5Y1           FDRE (Setup_fdre_C_D)        0.031    15.529    joystick_test/count_reg[9]
  -------------------------------------------------------------------
                         required time                         15.529    
                         arrival time                         -10.939    
  -------------------------------------------------------------------
                         slack                                  4.590    

Slack (MET) :             4.622ns  (required time - arrival time)
  Source:                 joystick_test/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.396ns  (logic 1.272ns (23.574%)  route 4.124ns (76.426%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.140ns = ( 15.140 - 10.000 ) 
    Source Clock Delay      (SCD):    5.597ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.835     5.597    joystick_test/clk_IBUF_BUFG
    SLICE_X3Y6           FDRE                                         r  joystick_test/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.456     6.053 f  joystick_test/count_reg[22]/Q
                         net (fo=4, routed)           0.893     6.946    joystick_test/count_reg_n_0_[22]
    SLICE_X2Y6           LUT2 (Prop_lut2_I0_O)        0.124     7.070 r  joystick_test/FSM_sequential_state[2]_i_15/O
                         net (fo=1, routed)           0.689     7.760    joystick_test/FSM_sequential_state[2]_i_15_n_0
    SLICE_X2Y6           LUT6 (Prop_lut6_I5_O)        0.124     7.884 f  joystick_test/FSM_sequential_state[2]_i_7/O
                         net (fo=2, routed)           0.557     8.441    joystick_test/FSM_sequential_state[2]_i_7_n_0
    SLICE_X2Y4           LUT4 (Prop_lut4_I3_O)        0.124     8.565 f  joystick_test/FSM_sequential_state[2]_i_10/O
                         net (fo=5, routed)           0.589     9.154    joystick_test/FSM_sequential_state[2]_i_10_n_0
    SLICE_X2Y7           LUT5 (Prop_lut5_I3_O)        0.116     9.270 r  joystick_test/count[23]_i_3/O
                         net (fo=24, routed)          1.396    10.665    joystick_test/count[23]_i_3_n_0
    SLICE_X2Y1           LUT6 (Prop_lut6_I0_O)        0.328    10.993 r  joystick_test/count[10]_i_1__0/O
                         net (fo=1, routed)           0.000    10.993    joystick_test/count[10]_i_1__0_n_0
    SLICE_X2Y1           FDRE                                         r  joystick_test/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.657    15.140    joystick_test/clk_IBUF_BUFG
    SLICE_X2Y1           FDRE                                         r  joystick_test/count_reg[10]/C
                         clock pessimism              0.433    15.573    
                         clock uncertainty           -0.035    15.538    
    SLICE_X2Y1           FDRE (Setup_fdre_C_D)        0.077    15.615    joystick_test/count_reg[10]
  -------------------------------------------------------------------
                         required time                         15.615    
                         arrival time                         -10.993    
  -------------------------------------------------------------------
                         slack                                  4.622    

Slack (MET) :             4.676ns  (required time - arrival time)
  Source:                 joystick_test/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.256ns  (logic 1.522ns (28.960%)  route 3.734ns (71.040%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.139ns = ( 15.139 - 10.000 ) 
    Source Clock Delay      (SCD):    5.597ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.835     5.597    joystick_test/clk_IBUF_BUFG
    SLICE_X3Y6           FDRE                                         r  joystick_test/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.456     6.053 f  joystick_test/count_reg[22]/Q
                         net (fo=4, routed)           0.893     6.946    joystick_test/count_reg_n_0_[22]
    SLICE_X2Y6           LUT2 (Prop_lut2_I0_O)        0.124     7.070 r  joystick_test/FSM_sequential_state[2]_i_15/O
                         net (fo=1, routed)           0.689     7.760    joystick_test/FSM_sequential_state[2]_i_15_n_0
    SLICE_X2Y6           LUT6 (Prop_lut6_I5_O)        0.124     7.884 f  joystick_test/FSM_sequential_state[2]_i_7/O
                         net (fo=2, routed)           0.557     8.441    joystick_test/FSM_sequential_state[2]_i_7_n_0
    SLICE_X2Y4           LUT5 (Prop_lut5_I0_O)        0.116     8.557 f  joystick_test/FSM_sequential_state[2]_i_3/O
                         net (fo=3, routed)           0.747     9.304    joystick_test/FSM_sequential_state[2]_i_3_n_0
    SLICE_X2Y7           LUT5 (Prop_lut5_I0_O)        0.354     9.658 f  joystick_test/count[23]_i_7/O
                         net (fo=24, routed)          0.847    10.505    joystick_test/count[23]_i_7_n_0
    SLICE_X5Y1           LUT6 (Prop_lut6_I5_O)        0.348    10.853 r  joystick_test/count[6]_i_1__0/O
                         net (fo=1, routed)           0.000    10.853    joystick_test/count[6]_i_1__0_n_0
    SLICE_X5Y1           FDRE                                         r  joystick_test/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.656    15.139    joystick_test/clk_IBUF_BUFG
    SLICE_X5Y1           FDRE                                         r  joystick_test/count_reg[6]/C
                         clock pessimism              0.394    15.533    
                         clock uncertainty           -0.035    15.498    
    SLICE_X5Y1           FDRE (Setup_fdre_C_D)        0.031    15.529    joystick_test/count_reg[6]
  -------------------------------------------------------------------
                         required time                         15.529    
                         arrival time                         -10.853    
  -------------------------------------------------------------------
                         slack                                  4.676    

Slack (MET) :             4.701ns  (required time - arrival time)
  Source:                 joystick_test/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.229ns  (logic 1.522ns (29.108%)  route 3.707ns (70.892%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.139ns = ( 15.139 - 10.000 ) 
    Source Clock Delay      (SCD):    5.597ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.835     5.597    joystick_test/clk_IBUF_BUFG
    SLICE_X3Y6           FDRE                                         r  joystick_test/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.456     6.053 f  joystick_test/count_reg[22]/Q
                         net (fo=4, routed)           0.893     6.946    joystick_test/count_reg_n_0_[22]
    SLICE_X2Y6           LUT2 (Prop_lut2_I0_O)        0.124     7.070 r  joystick_test/FSM_sequential_state[2]_i_15/O
                         net (fo=1, routed)           0.689     7.760    joystick_test/FSM_sequential_state[2]_i_15_n_0
    SLICE_X2Y6           LUT6 (Prop_lut6_I5_O)        0.124     7.884 f  joystick_test/FSM_sequential_state[2]_i_7/O
                         net (fo=2, routed)           0.557     8.441    joystick_test/FSM_sequential_state[2]_i_7_n_0
    SLICE_X2Y4           LUT5 (Prop_lut5_I0_O)        0.116     8.557 f  joystick_test/FSM_sequential_state[2]_i_3/O
                         net (fo=3, routed)           0.747     9.304    joystick_test/FSM_sequential_state[2]_i_3_n_0
    SLICE_X2Y7           LUT5 (Prop_lut5_I0_O)        0.354     9.658 f  joystick_test/count[23]_i_7/O
                         net (fo=24, routed)          0.821    10.478    joystick_test/count[23]_i_7_n_0
    SLICE_X5Y0           LUT6 (Prop_lut6_I5_O)        0.348    10.826 r  joystick_test/count[1]_i_1/O
                         net (fo=1, routed)           0.000    10.826    joystick_test/count[1]_i_1_n_0
    SLICE_X5Y0           FDRE                                         r  joystick_test/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.656    15.139    joystick_test/clk_IBUF_BUFG
    SLICE_X5Y0           FDRE                                         r  joystick_test/count_reg[1]/C
                         clock pessimism              0.394    15.533    
                         clock uncertainty           -0.035    15.498    
    SLICE_X5Y0           FDRE (Setup_fdre_C_D)        0.029    15.527    joystick_test/count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.527    
                         arrival time                         -10.826    
  -------------------------------------------------------------------
                         slack                                  4.701    

Slack (MET) :             4.706ns  (required time - arrival time)
  Source:                 joystick_test/count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            joystick_test/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.226ns  (logic 1.522ns (29.124%)  route 3.704ns (70.876%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.139ns = ( 15.139 - 10.000 ) 
    Source Clock Delay      (SCD):    5.597ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.835     5.597    joystick_test/clk_IBUF_BUFG
    SLICE_X3Y6           FDRE                                         r  joystick_test/count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y6           FDRE (Prop_fdre_C_Q)         0.456     6.053 f  joystick_test/count_reg[22]/Q
                         net (fo=4, routed)           0.893     6.946    joystick_test/count_reg_n_0_[22]
    SLICE_X2Y6           LUT2 (Prop_lut2_I0_O)        0.124     7.070 r  joystick_test/FSM_sequential_state[2]_i_15/O
                         net (fo=1, routed)           0.689     7.760    joystick_test/FSM_sequential_state[2]_i_15_n_0
    SLICE_X2Y6           LUT6 (Prop_lut6_I5_O)        0.124     7.884 f  joystick_test/FSM_sequential_state[2]_i_7/O
                         net (fo=2, routed)           0.557     8.441    joystick_test/FSM_sequential_state[2]_i_7_n_0
    SLICE_X2Y4           LUT5 (Prop_lut5_I0_O)        0.116     8.557 f  joystick_test/FSM_sequential_state[2]_i_3/O
                         net (fo=3, routed)           0.747     9.304    joystick_test/FSM_sequential_state[2]_i_3_n_0
    SLICE_X2Y7           LUT5 (Prop_lut5_I0_O)        0.354     9.658 f  joystick_test/count[23]_i_7/O
                         net (fo=24, routed)          0.818    10.475    joystick_test/count[23]_i_7_n_0
    SLICE_X5Y0           LUT6 (Prop_lut6_I5_O)        0.348    10.823 r  joystick_test/count[7]_i_1__0/O
                         net (fo=1, routed)           0.000    10.823    joystick_test/count[7]_i_1__0_n_0
    SLICE_X5Y0           FDRE                                         r  joystick_test/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.656    15.139    joystick_test/clk_IBUF_BUFG
    SLICE_X5Y0           FDRE                                         r  joystick_test/count_reg[7]/C
                         clock pessimism              0.394    15.533    
                         clock uncertainty           -0.035    15.498    
    SLICE_X5Y0           FDRE (Setup_fdre_C_D)        0.031    15.529    joystick_test/count_reg[7]
  -------------------------------------------------------------------
                         required time                         15.529    
                         arrival time                         -10.823    
  -------------------------------------------------------------------
                         slack                                  4.706    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 comp_ssd_ctrl/comp_clk100Hz/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_ssd_ctrl/comp_clk100Hz/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.413ns (76.452%)  route 0.127ns (23.548%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.126ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.576     1.523    comp_ssd_ctrl/comp_clk100Hz/clk_IBUF_BUFG
    SLICE_X26Y98         FDRE                                         r  comp_ssd_ctrl/comp_clk100Hz/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y98         FDRE (Prop_fdre_C_Q)         0.164     1.687 r  comp_ssd_ctrl/comp_clk100Hz/count_reg[3]/Q
                         net (fo=2, routed)           0.127     1.813    comp_ssd_ctrl/comp_clk100Hz/count[3]
    SLICE_X26Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.969 r  comp_ssd_ctrl/comp_clk100Hz/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.969    comp_ssd_ctrl/comp_clk100Hz/count0_carry_n_0
    SLICE_X26Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.009 r  comp_ssd_ctrl/comp_clk100Hz/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     2.010    comp_ssd_ctrl/comp_clk100Hz/count0_carry__0_n_0
    SLICE_X26Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.063 r  comp_ssd_ctrl/comp_clk100Hz/count0_carry__1/O[0]
                         net (fo=1, routed)           0.000     2.063    comp_ssd_ctrl/comp_clk100Hz/p_1_in[9]
    SLICE_X26Y100        FDRE                                         r  comp_ssd_ctrl/comp_clk100Hz/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.932     2.126    comp_ssd_ctrl/comp_clk100Hz/clk_IBUF_BUFG
    SLICE_X26Y100        FDRE                                         r  comp_ssd_ctrl/comp_clk100Hz/count_reg[9]/C
                         clock pessimism             -0.252     1.874    
    SLICE_X26Y100        FDRE (Hold_fdre_C_D)         0.134     2.008    comp_ssd_ctrl/comp_clk100Hz/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.008    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 comp_ssd_ctrl/comp_clk100Hz/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_ssd_ctrl/comp_clk100Hz/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.426ns (77.005%)  route 0.127ns (22.995%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.126ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.576     1.523    comp_ssd_ctrl/comp_clk100Hz/clk_IBUF_BUFG
    SLICE_X26Y98         FDRE                                         r  comp_ssd_ctrl/comp_clk100Hz/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y98         FDRE (Prop_fdre_C_Q)         0.164     1.687 r  comp_ssd_ctrl/comp_clk100Hz/count_reg[3]/Q
                         net (fo=2, routed)           0.127     1.813    comp_ssd_ctrl/comp_clk100Hz/count[3]
    SLICE_X26Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.969 r  comp_ssd_ctrl/comp_clk100Hz/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.969    comp_ssd_ctrl/comp_clk100Hz/count0_carry_n_0
    SLICE_X26Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.009 r  comp_ssd_ctrl/comp_clk100Hz/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     2.010    comp_ssd_ctrl/comp_clk100Hz/count0_carry__0_n_0
    SLICE_X26Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.076 r  comp_ssd_ctrl/comp_clk100Hz/count0_carry__1/O[2]
                         net (fo=1, routed)           0.000     2.076    comp_ssd_ctrl/comp_clk100Hz/p_1_in[11]
    SLICE_X26Y100        FDRE                                         r  comp_ssd_ctrl/comp_clk100Hz/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.932     2.126    comp_ssd_ctrl/comp_clk100Hz/clk_IBUF_BUFG
    SLICE_X26Y100        FDRE                                         r  comp_ssd_ctrl/comp_clk100Hz/count_reg[11]/C
                         clock pessimism             -0.252     1.874    
    SLICE_X26Y100        FDRE (Hold_fdre_C_D)         0.134     2.008    comp_ssd_ctrl/comp_clk100Hz/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.008    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 comp_ssd_ctrl/comp_clk100Hz/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_ssd_ctrl/comp_clk100Hz/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.449ns (77.923%)  route 0.127ns (22.077%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.126ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.576     1.523    comp_ssd_ctrl/comp_clk100Hz/clk_IBUF_BUFG
    SLICE_X26Y98         FDRE                                         r  comp_ssd_ctrl/comp_clk100Hz/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y98         FDRE (Prop_fdre_C_Q)         0.164     1.687 r  comp_ssd_ctrl/comp_clk100Hz/count_reg[3]/Q
                         net (fo=2, routed)           0.127     1.813    comp_ssd_ctrl/comp_clk100Hz/count[3]
    SLICE_X26Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.969 r  comp_ssd_ctrl/comp_clk100Hz/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.969    comp_ssd_ctrl/comp_clk100Hz/count0_carry_n_0
    SLICE_X26Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.009 r  comp_ssd_ctrl/comp_clk100Hz/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     2.010    comp_ssd_ctrl/comp_clk100Hz/count0_carry__0_n_0
    SLICE_X26Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.099 r  comp_ssd_ctrl/comp_clk100Hz/count0_carry__1/O[1]
                         net (fo=1, routed)           0.000     2.099    comp_ssd_ctrl/comp_clk100Hz/p_1_in[10]
    SLICE_X26Y100        FDRE                                         r  comp_ssd_ctrl/comp_clk100Hz/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.932     2.126    comp_ssd_ctrl/comp_clk100Hz/clk_IBUF_BUFG
    SLICE_X26Y100        FDRE                                         r  comp_ssd_ctrl/comp_clk100Hz/count_reg[10]/C
                         clock pessimism             -0.252     1.874    
    SLICE_X26Y100        FDRE (Hold_fdre_C_D)         0.134     2.008    comp_ssd_ctrl/comp_clk100Hz/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.008    
                         arrival time                           2.099    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 comp_ssd_ctrl/comp_clk100Hz/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_ssd_ctrl/comp_clk100Hz/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.451ns (78.000%)  route 0.127ns (22.000%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.126ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.576     1.523    comp_ssd_ctrl/comp_clk100Hz/clk_IBUF_BUFG
    SLICE_X26Y98         FDRE                                         r  comp_ssd_ctrl/comp_clk100Hz/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y98         FDRE (Prop_fdre_C_Q)         0.164     1.687 r  comp_ssd_ctrl/comp_clk100Hz/count_reg[3]/Q
                         net (fo=2, routed)           0.127     1.813    comp_ssd_ctrl/comp_clk100Hz/count[3]
    SLICE_X26Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.969 r  comp_ssd_ctrl/comp_clk100Hz/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.969    comp_ssd_ctrl/comp_clk100Hz/count0_carry_n_0
    SLICE_X26Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.009 r  comp_ssd_ctrl/comp_clk100Hz/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     2.010    comp_ssd_ctrl/comp_clk100Hz/count0_carry__0_n_0
    SLICE_X26Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.101 r  comp_ssd_ctrl/comp_clk100Hz/count0_carry__1/O[3]
                         net (fo=1, routed)           0.000     2.101    comp_ssd_ctrl/comp_clk100Hz/p_1_in[12]
    SLICE_X26Y100        FDRE                                         r  comp_ssd_ctrl/comp_clk100Hz/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.932     2.126    comp_ssd_ctrl/comp_clk100Hz/clk_IBUF_BUFG
    SLICE_X26Y100        FDRE                                         r  comp_ssd_ctrl/comp_clk100Hz/count_reg[12]/C
                         clock pessimism             -0.252     1.874    
    SLICE_X26Y100        FDRE (Hold_fdre_C_D)         0.134     2.008    comp_ssd_ctrl/comp_clk100Hz/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.008    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 comp_ssd_ctrl/comp_clk100Hz/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_ssd_ctrl/comp_clk100Hz/count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.580ns  (logic 0.453ns (78.075%)  route 0.127ns (21.924%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.126ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.576     1.523    comp_ssd_ctrl/comp_clk100Hz/clk_IBUF_BUFG
    SLICE_X26Y98         FDRE                                         r  comp_ssd_ctrl/comp_clk100Hz/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y98         FDRE (Prop_fdre_C_Q)         0.164     1.687 r  comp_ssd_ctrl/comp_clk100Hz/count_reg[3]/Q
                         net (fo=2, routed)           0.127     1.813    comp_ssd_ctrl/comp_clk100Hz/count[3]
    SLICE_X26Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.969 r  comp_ssd_ctrl/comp_clk100Hz/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.969    comp_ssd_ctrl/comp_clk100Hz/count0_carry_n_0
    SLICE_X26Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.009 r  comp_ssd_ctrl/comp_clk100Hz/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     2.010    comp_ssd_ctrl/comp_clk100Hz/count0_carry__0_n_0
    SLICE_X26Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.050 r  comp_ssd_ctrl/comp_clk100Hz/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.050    comp_ssd_ctrl/comp_clk100Hz/count0_carry__1_n_0
    SLICE_X26Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.103 r  comp_ssd_ctrl/comp_clk100Hz/count0_carry__2/O[0]
                         net (fo=1, routed)           0.000     2.103    comp_ssd_ctrl/comp_clk100Hz/p_1_in[13]
    SLICE_X26Y101        FDRE                                         r  comp_ssd_ctrl/comp_clk100Hz/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.932     2.126    comp_ssd_ctrl/comp_clk100Hz/clk_IBUF_BUFG
    SLICE_X26Y101        FDRE                                         r  comp_ssd_ctrl/comp_clk100Hz/count_reg[13]/C
                         clock pessimism             -0.252     1.874    
    SLICE_X26Y101        FDRE (Hold_fdre_C_D)         0.134     2.008    comp_ssd_ctrl/comp_clk100Hz/count_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.008    
                         arrival time                           2.103    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 comp_ssd_ctrl/comp_clk100Hz/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_ssd_ctrl/comp_clk100Hz/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.466ns (78.556%)  route 0.127ns (21.444%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.126ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.576     1.523    comp_ssd_ctrl/comp_clk100Hz/clk_IBUF_BUFG
    SLICE_X26Y98         FDRE                                         r  comp_ssd_ctrl/comp_clk100Hz/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y98         FDRE (Prop_fdre_C_Q)         0.164     1.687 r  comp_ssd_ctrl/comp_clk100Hz/count_reg[3]/Q
                         net (fo=2, routed)           0.127     1.813    comp_ssd_ctrl/comp_clk100Hz/count[3]
    SLICE_X26Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.969 r  comp_ssd_ctrl/comp_clk100Hz/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.969    comp_ssd_ctrl/comp_clk100Hz/count0_carry_n_0
    SLICE_X26Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.009 r  comp_ssd_ctrl/comp_clk100Hz/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     2.010    comp_ssd_ctrl/comp_clk100Hz/count0_carry__0_n_0
    SLICE_X26Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.050 r  comp_ssd_ctrl/comp_clk100Hz/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.050    comp_ssd_ctrl/comp_clk100Hz/count0_carry__1_n_0
    SLICE_X26Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.116 r  comp_ssd_ctrl/comp_clk100Hz/count0_carry__2/O[2]
                         net (fo=1, routed)           0.000     2.116    comp_ssd_ctrl/comp_clk100Hz/p_1_in[15]
    SLICE_X26Y101        FDRE                                         r  comp_ssd_ctrl/comp_clk100Hz/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.932     2.126    comp_ssd_ctrl/comp_clk100Hz/clk_IBUF_BUFG
    SLICE_X26Y101        FDRE                                         r  comp_ssd_ctrl/comp_clk100Hz/count_reg[15]/C
                         clock pessimism             -0.252     1.874    
    SLICE_X26Y101        FDRE (Hold_fdre_C_D)         0.134     2.008    comp_ssd_ctrl/comp_clk100Hz/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.008    
                         arrival time                           2.116    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 comp_ssd_ctrl/comp_clk100Hz/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_ssd_ctrl/comp_clk100Hz/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.616ns  (logic 0.489ns (79.356%)  route 0.127ns (20.644%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.126ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.576     1.523    comp_ssd_ctrl/comp_clk100Hz/clk_IBUF_BUFG
    SLICE_X26Y98         FDRE                                         r  comp_ssd_ctrl/comp_clk100Hz/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y98         FDRE (Prop_fdre_C_Q)         0.164     1.687 r  comp_ssd_ctrl/comp_clk100Hz/count_reg[3]/Q
                         net (fo=2, routed)           0.127     1.813    comp_ssd_ctrl/comp_clk100Hz/count[3]
    SLICE_X26Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.969 r  comp_ssd_ctrl/comp_clk100Hz/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.969    comp_ssd_ctrl/comp_clk100Hz/count0_carry_n_0
    SLICE_X26Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.009 r  comp_ssd_ctrl/comp_clk100Hz/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     2.010    comp_ssd_ctrl/comp_clk100Hz/count0_carry__0_n_0
    SLICE_X26Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.050 r  comp_ssd_ctrl/comp_clk100Hz/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.050    comp_ssd_ctrl/comp_clk100Hz/count0_carry__1_n_0
    SLICE_X26Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.139 r  comp_ssd_ctrl/comp_clk100Hz/count0_carry__2/O[1]
                         net (fo=1, routed)           0.000     2.139    comp_ssd_ctrl/comp_clk100Hz/p_1_in[14]
    SLICE_X26Y101        FDRE                                         r  comp_ssd_ctrl/comp_clk100Hz/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.932     2.126    comp_ssd_ctrl/comp_clk100Hz/clk_IBUF_BUFG
    SLICE_X26Y101        FDRE                                         r  comp_ssd_ctrl/comp_clk100Hz/count_reg[14]/C
                         clock pessimism             -0.252     1.874    
    SLICE_X26Y101        FDRE (Hold_fdre_C_D)         0.134     2.008    comp_ssd_ctrl/comp_clk100Hz/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.008    
                         arrival time                           2.139    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 comp_ssd_ctrl/comp_clk100Hz/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_ssd_ctrl/comp_clk100Hz/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.618ns  (logic 0.491ns (79.423%)  route 0.127ns (20.577%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.126ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.576     1.523    comp_ssd_ctrl/comp_clk100Hz/clk_IBUF_BUFG
    SLICE_X26Y98         FDRE                                         r  comp_ssd_ctrl/comp_clk100Hz/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y98         FDRE (Prop_fdre_C_Q)         0.164     1.687 r  comp_ssd_ctrl/comp_clk100Hz/count_reg[3]/Q
                         net (fo=2, routed)           0.127     1.813    comp_ssd_ctrl/comp_clk100Hz/count[3]
    SLICE_X26Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.969 r  comp_ssd_ctrl/comp_clk100Hz/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.969    comp_ssd_ctrl/comp_clk100Hz/count0_carry_n_0
    SLICE_X26Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.009 r  comp_ssd_ctrl/comp_clk100Hz/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     2.010    comp_ssd_ctrl/comp_clk100Hz/count0_carry__0_n_0
    SLICE_X26Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.050 r  comp_ssd_ctrl/comp_clk100Hz/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.050    comp_ssd_ctrl/comp_clk100Hz/count0_carry__1_n_0
    SLICE_X26Y101        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.141 r  comp_ssd_ctrl/comp_clk100Hz/count0_carry__2/O[3]
                         net (fo=1, routed)           0.000     2.141    comp_ssd_ctrl/comp_clk100Hz/p_1_in[16]
    SLICE_X26Y101        FDRE                                         r  comp_ssd_ctrl/comp_clk100Hz/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.932     2.126    comp_ssd_ctrl/comp_clk100Hz/clk_IBUF_BUFG
    SLICE_X26Y101        FDRE                                         r  comp_ssd_ctrl/comp_clk100Hz/count_reg[16]/C
                         clock pessimism             -0.252     1.874    
    SLICE_X26Y101        FDRE (Hold_fdre_C_D)         0.134     2.008    comp_ssd_ctrl/comp_clk100Hz/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.008    
                         arrival time                           2.141    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 comp_ssd_ctrl/comp_clk100Hz/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_ssd_ctrl/comp_clk100Hz/count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.493ns (79.490%)  route 0.127ns (20.510%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.126ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.576     1.523    comp_ssd_ctrl/comp_clk100Hz/clk_IBUF_BUFG
    SLICE_X26Y98         FDRE                                         r  comp_ssd_ctrl/comp_clk100Hz/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y98         FDRE (Prop_fdre_C_Q)         0.164     1.687 r  comp_ssd_ctrl/comp_clk100Hz/count_reg[3]/Q
                         net (fo=2, routed)           0.127     1.813    comp_ssd_ctrl/comp_clk100Hz/count[3]
    SLICE_X26Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.969 r  comp_ssd_ctrl/comp_clk100Hz/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.969    comp_ssd_ctrl/comp_clk100Hz/count0_carry_n_0
    SLICE_X26Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.009 r  comp_ssd_ctrl/comp_clk100Hz/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     2.010    comp_ssd_ctrl/comp_clk100Hz/count0_carry__0_n_0
    SLICE_X26Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.050 r  comp_ssd_ctrl/comp_clk100Hz/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.050    comp_ssd_ctrl/comp_clk100Hz/count0_carry__1_n_0
    SLICE_X26Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.090 r  comp_ssd_ctrl/comp_clk100Hz/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.090    comp_ssd_ctrl/comp_clk100Hz/count0_carry__2_n_0
    SLICE_X26Y102        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.143 r  comp_ssd_ctrl/comp_clk100Hz/count0_carry__3/O[0]
                         net (fo=1, routed)           0.000     2.143    comp_ssd_ctrl/comp_clk100Hz/p_1_in[17]
    SLICE_X26Y102        FDRE                                         r  comp_ssd_ctrl/comp_clk100Hz/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.932     2.126    comp_ssd_ctrl/comp_clk100Hz/clk_IBUF_BUFG
    SLICE_X26Y102        FDRE                                         r  comp_ssd_ctrl/comp_clk100Hz/count_reg[17]/C
                         clock pessimism             -0.252     1.874    
    SLICE_X26Y102        FDRE (Hold_fdre_C_D)         0.134     2.008    comp_ssd_ctrl/comp_clk100Hz/count_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.008    
                         arrival time                           2.143    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 comp_ssd_ctrl/comp_clk100Hz/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            comp_ssd_ctrl/comp_clk100Hz/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.506ns (79.911%)  route 0.127ns (20.089%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.126ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.576     1.523    comp_ssd_ctrl/comp_clk100Hz/clk_IBUF_BUFG
    SLICE_X26Y98         FDRE                                         r  comp_ssd_ctrl/comp_clk100Hz/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y98         FDRE (Prop_fdre_C_Q)         0.164     1.687 r  comp_ssd_ctrl/comp_clk100Hz/count_reg[3]/Q
                         net (fo=2, routed)           0.127     1.813    comp_ssd_ctrl/comp_clk100Hz/count[3]
    SLICE_X26Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.969 r  comp_ssd_ctrl/comp_clk100Hz/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.969    comp_ssd_ctrl/comp_clk100Hz/count0_carry_n_0
    SLICE_X26Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.009 r  comp_ssd_ctrl/comp_clk100Hz/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.001     2.010    comp_ssd_ctrl/comp_clk100Hz/count0_carry__0_n_0
    SLICE_X26Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.050 r  comp_ssd_ctrl/comp_clk100Hz/count0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.050    comp_ssd_ctrl/comp_clk100Hz/count0_carry__1_n_0
    SLICE_X26Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.090 r  comp_ssd_ctrl/comp_clk100Hz/count0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     2.090    comp_ssd_ctrl/comp_clk100Hz/count0_carry__2_n_0
    SLICE_X26Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.156 r  comp_ssd_ctrl/comp_clk100Hz/count0_carry__3/O[2]
                         net (fo=1, routed)           0.000     2.156    comp_ssd_ctrl/comp_clk100Hz/p_1_in[19]
    SLICE_X26Y102        FDRE                                         r  comp_ssd_ctrl/comp_clk100Hz/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.932     2.126    comp_ssd_ctrl/comp_clk100Hz/clk_IBUF_BUFG
    SLICE_X26Y102        FDRE                                         r  comp_ssd_ctrl/comp_clk100Hz/count_reg[19]/C
                         clock pessimism             -0.252     1.874    
    SLICE_X26Y102        FDRE (Hold_fdre_C_D)         0.134     2.008    comp_ssd_ctrl/comp_clk100Hz/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.008    
                         arrival time                           2.156    
  -------------------------------------------------------------------
                         slack                                  0.148    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y11    mosi_OBUFT_inst_i_1/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y13   comp_clk10Hz/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y14   comp_clk10Hz/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y14   comp_clk10Hz/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y14   comp_clk10Hz/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y15   comp_clk10Hz/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y15   comp_clk10Hz/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y15   comp_clk10Hz/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y15   comp_clk10Hz/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y11    mosi_OBUFT_inst_i_1/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y11    mosi_OBUFT_inst_i_1/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y13   comp_clk10Hz/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y13   comp_clk10Hz/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y14   comp_clk10Hz/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y14   comp_clk10Hz/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y14   comp_clk10Hz/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y14   comp_clk10Hz/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y14   comp_clk10Hz/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y14   comp_clk10Hz/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y11    mosi_OBUFT_inst_i_1/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y11    mosi_OBUFT_inst_i_1/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y13   comp_clk10Hz/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X89Y13   comp_clk10Hz/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y14   comp_clk10Hz/count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y14   comp_clk10Hz/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y14   comp_clk10Hz/count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y14   comp_clk10Hz/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y14   comp_clk10Hz/count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y14   comp_clk10Hz/count_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay         11902 Endpoints
Min Delay         11902 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_display/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            red[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        90.369ns  (logic 26.216ns (29.010%)  route 64.153ns (70.990%))
  Logic Levels:           88  (CARRY4=50 FDRE=1 LDPE=1 LUT1=2 LUT2=2 LUT3=6 LUT4=6 LUT5=6 LUT6=13 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y13         FDRE                         0.000     0.000 r  vga_display/hcount_reg[3]/C
    SLICE_X21Y13         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  vga_display/hcount_reg[3]/Q
                         net (fo=30, routed)          3.278     3.734    vga_display/hcount[3]
    SLICE_X29Y28         LUT1 (Prop_lut1_I0_O)        0.124     3.858 r  vga_display/blue_reg[1]_i_151/O
                         net (fo=1, routed)           0.000     3.858    vga_display/blue_reg[1]_i_151_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.408 r  vga_display/blue_reg[1]_i_63/CO[3]
                         net (fo=1, routed)           0.000     4.408    vga_display/blue_reg[1]_i_63_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.522 r  vga_display/blue_reg[1]_i_61/CO[3]
                         net (fo=1, routed)           0.000     4.522    vga_display/blue_reg[1]_i_61_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.636 r  vga_display/red_reg[2]_i_277/CO[3]
                         net (fo=1, routed)           0.000     4.636    vga_display/red_reg[2]_i_277_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.750 r  vga_display/blue_reg[1]_i_293/CO[3]
                         net (fo=1, routed)           0.000     4.750    vga_display/blue_reg[1]_i_293_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.864 r  vga_display/red_reg[3]_i_2284/CO[3]
                         net (fo=1, routed)           0.000     4.864    vga_display/red_reg[3]_i_2284_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.978 r  vga_display/red_reg[3]_i_1230/CO[3]
                         net (fo=1, routed)           0.000     4.978    vga_display/red_reg[3]_i_1230_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.092 r  vga_display/red_reg[3]_i_636/CO[3]
                         net (fo=1, routed)           0.000     5.092    vga_display/red_reg[3]_i_636_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.426 r  vga_display/red_reg[3]_i_281/O[1]
                         net (fo=335, routed)         2.858     8.284    vga_display/red_reg[3]_i_281_n_6
    SLICE_X29Y26         LUT3 (Prop_lut3_I1_O)        0.303     8.587 r  vga_display/blue_reg[1]_i_294/O
                         net (fo=9, routed)           1.759    10.346    vga_display/blue_reg[1]_i_294_n_0
    SLICE_X30Y33         LUT6 (Prop_lut6_I0_O)        0.124    10.470 r  vga_display/blue_reg[1]_i_156/O
                         net (fo=4, routed)           1.347    11.817    vga_display/blue_reg[1]_i_156_n_0
    SLICE_X24Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.941 r  vga_display/blue_reg[1]_i_280/O
                         net (fo=1, routed)           0.000    11.941    vga_display/blue_reg[1]_i_280_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.342 r  vga_display/blue_reg[1]_i_120/CO[3]
                         net (fo=1, routed)           0.000    12.342    vga_display/blue_reg[1]_i_120_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.456 r  vga_display/blue_reg[1]_i_119/CO[3]
                         net (fo=1, routed)           0.000    12.456    vga_display/blue_reg[1]_i_119_n_0
    SLICE_X24Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.790 r  vga_display/blue_reg[1]_i_60/O[1]
                         net (fo=2, routed)           1.161    13.951    vga_display/blue_reg[1]_i_60_n_6
    SLICE_X26Y26         LUT5 (Prop_lut5_I1_O)        0.303    14.254 r  vga_display/blue_reg[1]_i_18/O
                         net (fo=2, routed)           1.323    15.577    vga_display/blue_reg[1]_i_18_n_0
    SLICE_X27Y26         LUT6 (Prop_lut6_I0_O)        0.124    15.701 r  vga_display/blue_reg[1]_i_22/O
                         net (fo=1, routed)           0.000    15.701    vga_display/blue_reg[1]_i_22_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.281 r  vga_display/blue_reg[1]_i_7/O[2]
                         net (fo=9, routed)           1.718    17.999    vga_display/blue_reg[1]_i_7_n_5
    SLICE_X32Y29         LUT2 (Prop_lut2_I0_O)        0.302    18.301 r  vga_display/blue_reg[1]_i_569/O
                         net (fo=1, routed)           0.000    18.301    vga_display/blue_reg[1]_i_569_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.814 r  vga_display/blue_reg[1]_i_514/CO[3]
                         net (fo=1, routed)           0.000    18.814    vga_display/blue_reg[1]_i_514_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.931 r  vga_display/blue_reg[1]_i_458/CO[3]
                         net (fo=1, routed)           0.000    18.931    vga_display/blue_reg[1]_i_458_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.254 r  vga_display/blue_reg[1]_i_378/O[1]
                         net (fo=3, routed)           1.491    20.745    vga_display/blue_reg[1]_i_378_n_6
    SLICE_X18Y31         LUT4 (Prop_lut4_I0_O)        0.306    21.051 r  vga_display/blue_reg[1]_i_368/O
                         net (fo=1, routed)           1.008    22.059    vga_display/blue_reg[1]_i_368_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    22.579 r  vga_display/blue_reg[1]_i_247/CO[3]
                         net (fo=1, routed)           0.000    22.579    vga_display/blue_reg[1]_i_247_n_0
    SLICE_X26Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.696 r  vga_display/blue_reg[1]_i_97/CO[3]
                         net (fo=1, routed)           0.000    22.696    vga_display/blue_reg[1]_i_97_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.813 r  vga_display/blue_reg[1]_i_37/CO[3]
                         net (fo=1, routed)           0.000    22.813    vga_display/blue_reg[1]_i_37_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.930 f  vga_display/blue_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           1.101    24.031    vga_display/blue_reg[1]_i_12_n_0
    SLICE_X27Y34         LUT5 (Prop_lut5_I0_O)        0.124    24.155 r  vga_display/blue_reg[1]_i_6/O
                         net (fo=104, routed)         1.471    25.626    vga_display/blue_reg[1]_i_6_n_0
    SLICE_X23Y16         LUT3 (Prop_lut3_I1_O)        0.124    25.750 f  vga_display/blue_reg[1]_i_3/O
                         net (fo=18, routed)          1.809    27.558    vga_display/X_COORD[0]
    SLICE_X34Y28         LUT1 (Prop_lut1_I0_O)        0.124    27.682 r  vga_display/red_reg[2]_i_131/O
                         net (fo=1, routed)           0.483    28.165    vga_display/red_reg[2]_i_131_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    28.745 r  vga_display/red_reg[2]_i_54/CO[3]
                         net (fo=1, routed)           0.000    28.745    vga_display/red_reg[2]_i_54_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.859 r  vga_display/red3__2_i_159/CO[3]
                         net (fo=1, routed)           0.000    28.859    vga_display/red3__2_i_159_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.081 r  vga_display/red3__2_i_155/O[0]
                         net (fo=3, routed)           1.146    30.227    vga_display/X_COORD1[9]
    SLICE_X32Y36         LUT5 (Prop_lut5_I0_O)        0.299    30.526 r  vga_display/red3__2_i_127/O
                         net (fo=5, routed)           0.871    31.397    vga_display/red3__2_i_127_n_0
    SLICE_X35Y32         LUT6 (Prop_lut6_I5_O)        0.124    31.521 r  vga_display/red3__2_i_228/O
                         net (fo=1, routed)           0.000    31.521    vga_display/red3__2_i_228_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.071 r  vga_display/red3__2_i_158/CO[3]
                         net (fo=1, routed)           0.000    32.071    vga_display/red3__2_i_158_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.405 r  vga_display/red3__2_i_154/O[1]
                         net (fo=1, routed)           0.799    33.204    vga_display/red3__2_i_154_n_6
    SLICE_X34Y33         LUT6 (Prop_lut6_I5_O)        0.303    33.507 r  vga_display/red3__2_i_122/O
                         net (fo=1, routed)           0.000    33.507    vga_display/red3__2_i_122_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.040 r  vga_display/red3__2_i_83/CO[3]
                         net (fo=1, routed)           0.000    34.040    vga_display/red3__2_i_83_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.157 r  vga_display/red3__2_i_82/CO[3]
                         net (fo=1, routed)           0.000    34.157    vga_display/red3__2_i_82_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    34.480 r  vga_display/red3__2_i_80/O[1]
                         net (fo=6, routed)           1.653    36.133    vga_display/red3__2_i_80_n_6
    SLICE_X28Y23         LUT4 (Prop_lut4_I2_O)        0.306    36.439 r  vga_display/red_reg[3]_i_3527/O
                         net (fo=1, routed)           0.000    36.439    vga_display/red_reg[3]_i_3527_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    36.971 r  vga_display/red_reg[3]_i_2648/CO[3]
                         net (fo=1, routed)           0.000    36.971    vga_display/red_reg[3]_i_2648_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    37.284 r  vga_display/red_reg[3]_i_1804/O[3]
                         net (fo=337, routed)         4.976    42.260    vga_display/red_reg[3]_i_1804_n_4
    SLICE_X25Y16         LUT3 (Prop_lut3_I1_O)        0.306    42.566 r  vga_display/red_reg[3]_i_6274/O
                         net (fo=13, routed)          1.495    44.061    vga_display/red_reg[3]_i_6274_n_0
    SLICE_X31Y24         LUT6 (Prop_lut6_I5_O)        0.124    44.185 r  vga_display/red_reg[3]_i_5482/O
                         net (fo=10, routed)          1.641    45.826    vga_display/red_reg[3]_i_5482_n_0
    SLICE_X32Y19         LUT6 (Prop_lut6_I0_O)        0.124    45.950 r  vga_display/red_reg[3]_i_7598/O
                         net (fo=1, routed)           0.000    45.950    vga_display/red_reg[3]_i_7598_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    46.558 r  vga_display/red_reg[3]_i_7365/O[3]
                         net (fo=2, routed)           1.472    48.030    vga_display/red_reg[3]_i_7365_n_4
    SLICE_X29Y14         LUT3 (Prop_lut3_I1_O)        0.307    48.337 r  vga_display/red_reg[3]_i_6970/O
                         net (fo=2, routed)           1.119    49.457    vga_display/red_reg[3]_i_6970_n_0
    SLICE_X29Y17         LUT4 (Prop_lut4_I3_O)        0.124    49.581 r  vga_display/red_reg[3]_i_6974/O
                         net (fo=1, routed)           0.000    49.581    vga_display/red_reg[3]_i_6974_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    49.979 r  vga_display/red_reg[3]_i_6321/CO[3]
                         net (fo=1, routed)           0.000    49.979    vga_display/red_reg[3]_i_6321_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.093 r  vga_display/red_reg[3]_i_5602/CO[3]
                         net (fo=1, routed)           0.000    50.093    vga_display/red_reg[3]_i_5602_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.207 r  vga_display/red_reg[3]_i_4493/CO[3]
                         net (fo=1, routed)           0.000    50.207    vga_display/red_reg[3]_i_4493_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    50.429 r  vga_display/red_reg[3]_i_4481/O[0]
                         net (fo=2, routed)           1.250    51.679    vga_display/red_reg[3]_i_4481_n_7
    SLICE_X37Y18         LUT3 (Prop_lut3_I0_O)        0.299    51.978 r  vga_display/red_reg[3]_i_3625/O
                         net (fo=2, routed)           0.956    52.934    vga_display/red_reg[3]_i_3625_n_0
    SLICE_X35Y18         LUT4 (Prop_lut4_I3_O)        0.124    53.058 r  vga_display/red_reg[3]_i_3629/O
                         net (fo=1, routed)           0.000    53.058    vga_display/red_reg[3]_i_3629_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.608 r  vga_display/red_reg[3]_i_2683/CO[3]
                         net (fo=1, routed)           0.000    53.608    vga_display/red_reg[3]_i_2683_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.722 r  vga_display/red_reg[3]_i_2681/CO[3]
                         net (fo=1, routed)           0.000    53.722    vga_display/red_reg[3]_i_2681_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.836 r  vga_display/red_reg[3]_i_2690/CO[3]
                         net (fo=1, routed)           0.000    53.836    vga_display/red_reg[3]_i_2690_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.950 r  vga_display/red_reg[3]_i_2674/CO[3]
                         net (fo=1, routed)           0.000    53.950    vga_display/red_reg[3]_i_2674_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    54.284 r  vga_display/red_reg[3]_i_2671/O[1]
                         net (fo=6, routed)           1.493    55.777    vga_display/red_reg[3]_i_2671_n_6
    SLICE_X36Y19         LUT2 (Prop_lut2_I1_O)        0.303    56.080 r  vga_display/red_reg[3]_i_7338/O
                         net (fo=1, routed)           0.000    56.080    vga_display/red_reg[3]_i_7338_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    56.460 r  vga_display/red_reg[3]_i_6843/CO[3]
                         net (fo=1, routed)           0.000    56.460    vga_display/red_reg[3]_i_6843_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.577 r  vga_display/red_reg[3]_i_6225/CO[3]
                         net (fo=1, routed)           0.000    56.577    vga_display/red_reg[3]_i_6225_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.694 r  vga_display/red_reg[3]_i_5397/CO[3]
                         net (fo=1, routed)           0.000    56.694    vga_display/red_reg[3]_i_5397_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    57.009 r  vga_display/red_reg[3]_i_4425/O[3]
                         net (fo=3, routed)           1.796    58.805    vga_display/red_reg[3]_i_4425_n_4
    SLICE_X23Y21         LUT4 (Prop_lut4_I0_O)        0.307    59.112 r  vga_display/red_reg[3]_i_4418/O
                         net (fo=1, routed)           0.711    59.823    vga_display/red_reg[3]_i_4418_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    60.363 r  vga_display/red_reg[3]_i_3530/CO[2]
                         net (fo=1, routed)           0.961    61.324    vga_display/red_reg[3]_i_3530_n_1
    SLICE_X31Y23         LUT5 (Prop_lut5_I0_O)        0.313    61.637 r  vga_display/red_reg[3]_i_2657/O
                         net (fo=61, routed)          2.575    64.212    vga_display/red_reg[3]_i_2657_n_0
    SLICE_X36Y13         LUT3 (Prop_lut3_I1_O)        0.150    64.362 r  vga_display/red_reg[3]_i_3608/O
                         net (fo=1, routed)           0.327    64.689    vga_display/red_reg[3]_i_3608_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.799    65.488 r  vga_display/red_reg[3]_i_2680/CO[3]
                         net (fo=1, routed)           0.000    65.488    vga_display/red_reg[3]_i_2680_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    65.803 r  vga_display/red_reg[3]_i_2689/O[3]
                         net (fo=1, routed)           0.656    66.459    vga_display/red_reg[3]_i_2689_n_4
    SLICE_X36Y14         LUT5 (Prop_lut5_I0_O)        0.307    66.766 r  vga_display/red_reg[3]_i_1836/O
                         net (fo=3, routed)           1.794    68.560    vga_display/red40_in[8]
    SLICE_X36Y6          LUT6 (Prop_lut6_I1_O)        0.124    68.684 r  vga_display/red_reg[3]_i_1840/O
                         net (fo=1, routed)           0.000    68.684    vga_display/red_reg[3]_i_1840_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    69.197 r  vga_display/red_reg[3]_i_953/CO[3]
                         net (fo=1, routed)           0.000    69.197    vga_display/red_reg[3]_i_953_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.314 r  vga_display/red_reg[3]_i_951/CO[3]
                         net (fo=1, routed)           0.000    69.314    vga_display/red_reg[3]_i_951_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.431 r  vga_display/red_reg[3]_i_955/CO[3]
                         net (fo=1, routed)           0.000    69.431    vga_display/red_reg[3]_i_955_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    69.650 r  vga_display/red_reg[3]_i_958/O[0]
                         net (fo=1, routed)           0.838    70.488    vga_display/red_reg[3]_i_958_n_7
    SLICE_X34Y10         LUT4 (Prop_lut4_I3_O)        0.295    70.783 r  vga_display/red_reg[3]_i_957/O
                         net (fo=1, routed)           0.680    71.463    vga_display/red_reg[3]_i_957_n_0
    SLICE_X34Y10         LUT5 (Prop_lut5_I4_O)        0.124    71.587 r  vga_display/red_reg[3]_i_404/O
                         net (fo=1, routed)           0.829    72.416    vga_display/red_reg[3]_i_404_n_0
    SLICE_X36Y12         LUT6 (Prop_lut6_I2_O)        0.124    72.540 r  vga_display/red_reg[3]_i_143/O
                         net (fo=4, routed)           3.273    75.812    vga_display/red_reg[3]_i_143_n_0
    SLICE_X51Y85         LUT6 (Prop_lut6_I5_O)        0.124    75.936 r  vga_display/red_reg[3]_i_113/O
                         net (fo=1, routed)           1.280    77.217    vga_display/red_reg[3]_i_113_n_0
    SLICE_X41Y86         LUT6 (Prop_lut6_I5_O)        0.124    77.341 f  vga_display/red_reg[3]_i_26/O
                         net (fo=1, routed)           2.007    79.347    vga_display/red_reg[3]_i_26_n_0
    SLICE_X41Y52         LUT6 (Prop_lut6_I2_O)        0.124    79.471 f  vga_display/red_reg[3]_i_5/O
                         net (fo=1, routed)           1.649    81.120    vga_display/red_reg[3]_i_5_n_0
    SLICE_X30Y44         LUT6 (Prop_lut6_I2_O)        0.124    81.244 r  vga_display/red_reg[3]_i_1/O
                         net (fo=1, routed)           0.692    81.937    vga_display/red_reg[3]_i_1_n_0
    SLICE_X30Y38         LDPE (DToQ_ldpe_D_Q)         0.496    82.433 r  vga_display/red_reg[3]/Q
                         net (fo=1, routed)           4.407    86.840    red_OBUF[3]
    V18                  OBUF (Prop_obuf_I_O)         3.529    90.369 r  red_OBUF[3]_inst/O
                         net (fo=0)                   0.000    90.369    red[3]
    V18                                                               r  red[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        89.287ns  (logic 26.047ns (29.172%)  route 63.240ns (70.828%))
  Logic Levels:           87  (CARRY4=50 FDRE=1 LDPE=1 LUT1=2 LUT2=2 LUT3=6 LUT4=7 LUT5=6 LUT6=11 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y13         FDRE                         0.000     0.000 r  vga_display/hcount_reg[3]/C
    SLICE_X21Y13         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  vga_display/hcount_reg[3]/Q
                         net (fo=30, routed)          3.278     3.734    vga_display/hcount[3]
    SLICE_X29Y28         LUT1 (Prop_lut1_I0_O)        0.124     3.858 r  vga_display/blue_reg[1]_i_151/O
                         net (fo=1, routed)           0.000     3.858    vga_display/blue_reg[1]_i_151_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.408 r  vga_display/blue_reg[1]_i_63/CO[3]
                         net (fo=1, routed)           0.000     4.408    vga_display/blue_reg[1]_i_63_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.522 r  vga_display/blue_reg[1]_i_61/CO[3]
                         net (fo=1, routed)           0.000     4.522    vga_display/blue_reg[1]_i_61_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.636 r  vga_display/red_reg[2]_i_277/CO[3]
                         net (fo=1, routed)           0.000     4.636    vga_display/red_reg[2]_i_277_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.750 r  vga_display/blue_reg[1]_i_293/CO[3]
                         net (fo=1, routed)           0.000     4.750    vga_display/blue_reg[1]_i_293_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.864 r  vga_display/red_reg[3]_i_2284/CO[3]
                         net (fo=1, routed)           0.000     4.864    vga_display/red_reg[3]_i_2284_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.978 r  vga_display/red_reg[3]_i_1230/CO[3]
                         net (fo=1, routed)           0.000     4.978    vga_display/red_reg[3]_i_1230_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.092 r  vga_display/red_reg[3]_i_636/CO[3]
                         net (fo=1, routed)           0.000     5.092    vga_display/red_reg[3]_i_636_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.426 r  vga_display/red_reg[3]_i_281/O[1]
                         net (fo=335, routed)         2.858     8.284    vga_display/red_reg[3]_i_281_n_6
    SLICE_X29Y26         LUT3 (Prop_lut3_I1_O)        0.303     8.587 r  vga_display/blue_reg[1]_i_294/O
                         net (fo=9, routed)           1.759    10.346    vga_display/blue_reg[1]_i_294_n_0
    SLICE_X30Y33         LUT6 (Prop_lut6_I0_O)        0.124    10.470 r  vga_display/blue_reg[1]_i_156/O
                         net (fo=4, routed)           1.347    11.817    vga_display/blue_reg[1]_i_156_n_0
    SLICE_X24Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.941 r  vga_display/blue_reg[1]_i_280/O
                         net (fo=1, routed)           0.000    11.941    vga_display/blue_reg[1]_i_280_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.342 r  vga_display/blue_reg[1]_i_120/CO[3]
                         net (fo=1, routed)           0.000    12.342    vga_display/blue_reg[1]_i_120_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.456 r  vga_display/blue_reg[1]_i_119/CO[3]
                         net (fo=1, routed)           0.000    12.456    vga_display/blue_reg[1]_i_119_n_0
    SLICE_X24Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.790 r  vga_display/blue_reg[1]_i_60/O[1]
                         net (fo=2, routed)           1.161    13.951    vga_display/blue_reg[1]_i_60_n_6
    SLICE_X26Y26         LUT5 (Prop_lut5_I1_O)        0.303    14.254 r  vga_display/blue_reg[1]_i_18/O
                         net (fo=2, routed)           1.323    15.577    vga_display/blue_reg[1]_i_18_n_0
    SLICE_X27Y26         LUT6 (Prop_lut6_I0_O)        0.124    15.701 r  vga_display/blue_reg[1]_i_22/O
                         net (fo=1, routed)           0.000    15.701    vga_display/blue_reg[1]_i_22_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.281 r  vga_display/blue_reg[1]_i_7/O[2]
                         net (fo=9, routed)           1.718    17.999    vga_display/blue_reg[1]_i_7_n_5
    SLICE_X32Y29         LUT2 (Prop_lut2_I0_O)        0.302    18.301 r  vga_display/blue_reg[1]_i_569/O
                         net (fo=1, routed)           0.000    18.301    vga_display/blue_reg[1]_i_569_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.814 r  vga_display/blue_reg[1]_i_514/CO[3]
                         net (fo=1, routed)           0.000    18.814    vga_display/blue_reg[1]_i_514_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.931 r  vga_display/blue_reg[1]_i_458/CO[3]
                         net (fo=1, routed)           0.000    18.931    vga_display/blue_reg[1]_i_458_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.254 r  vga_display/blue_reg[1]_i_378/O[1]
                         net (fo=3, routed)           1.491    20.745    vga_display/blue_reg[1]_i_378_n_6
    SLICE_X18Y31         LUT4 (Prop_lut4_I0_O)        0.306    21.051 r  vga_display/blue_reg[1]_i_368/O
                         net (fo=1, routed)           1.008    22.059    vga_display/blue_reg[1]_i_368_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    22.579 r  vga_display/blue_reg[1]_i_247/CO[3]
                         net (fo=1, routed)           0.000    22.579    vga_display/blue_reg[1]_i_247_n_0
    SLICE_X26Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.696 r  vga_display/blue_reg[1]_i_97/CO[3]
                         net (fo=1, routed)           0.000    22.696    vga_display/blue_reg[1]_i_97_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.813 r  vga_display/blue_reg[1]_i_37/CO[3]
                         net (fo=1, routed)           0.000    22.813    vga_display/blue_reg[1]_i_37_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.930 f  vga_display/blue_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           1.101    24.031    vga_display/blue_reg[1]_i_12_n_0
    SLICE_X27Y34         LUT5 (Prop_lut5_I0_O)        0.124    24.155 r  vga_display/blue_reg[1]_i_6/O
                         net (fo=104, routed)         1.471    25.626    vga_display/blue_reg[1]_i_6_n_0
    SLICE_X23Y16         LUT3 (Prop_lut3_I1_O)        0.124    25.750 f  vga_display/blue_reg[1]_i_3/O
                         net (fo=18, routed)          1.809    27.558    vga_display/X_COORD[0]
    SLICE_X34Y28         LUT1 (Prop_lut1_I0_O)        0.124    27.682 r  vga_display/red_reg[2]_i_131/O
                         net (fo=1, routed)           0.483    28.165    vga_display/red_reg[2]_i_131_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    28.745 r  vga_display/red_reg[2]_i_54/CO[3]
                         net (fo=1, routed)           0.000    28.745    vga_display/red_reg[2]_i_54_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.859 r  vga_display/red3__2_i_159/CO[3]
                         net (fo=1, routed)           0.000    28.859    vga_display/red3__2_i_159_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.081 r  vga_display/red3__2_i_155/O[0]
                         net (fo=3, routed)           1.146    30.227    vga_display/X_COORD1[9]
    SLICE_X32Y36         LUT5 (Prop_lut5_I0_O)        0.299    30.526 r  vga_display/red3__2_i_127/O
                         net (fo=5, routed)           0.871    31.397    vga_display/red3__2_i_127_n_0
    SLICE_X35Y32         LUT6 (Prop_lut6_I5_O)        0.124    31.521 r  vga_display/red3__2_i_228/O
                         net (fo=1, routed)           0.000    31.521    vga_display/red3__2_i_228_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.071 r  vga_display/red3__2_i_158/CO[3]
                         net (fo=1, routed)           0.000    32.071    vga_display/red3__2_i_158_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.405 r  vga_display/red3__2_i_154/O[1]
                         net (fo=1, routed)           0.799    33.204    vga_display/red3__2_i_154_n_6
    SLICE_X34Y33         LUT6 (Prop_lut6_I5_O)        0.303    33.507 r  vga_display/red3__2_i_122/O
                         net (fo=1, routed)           0.000    33.507    vga_display/red3__2_i_122_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.040 r  vga_display/red3__2_i_83/CO[3]
                         net (fo=1, routed)           0.000    34.040    vga_display/red3__2_i_83_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.157 r  vga_display/red3__2_i_82/CO[3]
                         net (fo=1, routed)           0.000    34.157    vga_display/red3__2_i_82_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    34.480 r  vga_display/red3__2_i_80/O[1]
                         net (fo=6, routed)           1.653    36.133    vga_display/red3__2_i_80_n_6
    SLICE_X28Y23         LUT4 (Prop_lut4_I2_O)        0.306    36.439 r  vga_display/red_reg[3]_i_3527/O
                         net (fo=1, routed)           0.000    36.439    vga_display/red_reg[3]_i_3527_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    36.971 r  vga_display/red_reg[3]_i_2648/CO[3]
                         net (fo=1, routed)           0.000    36.971    vga_display/red_reg[3]_i_2648_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    37.284 r  vga_display/red_reg[3]_i_1804/O[3]
                         net (fo=337, routed)         4.976    42.260    vga_display/red_reg[3]_i_1804_n_4
    SLICE_X25Y16         LUT3 (Prop_lut3_I1_O)        0.306    42.566 r  vga_display/red_reg[3]_i_6274/O
                         net (fo=13, routed)          1.495    44.061    vga_display/red_reg[3]_i_6274_n_0
    SLICE_X31Y24         LUT6 (Prop_lut6_I5_O)        0.124    44.185 r  vga_display/red_reg[3]_i_5482/O
                         net (fo=10, routed)          1.641    45.826    vga_display/red_reg[3]_i_5482_n_0
    SLICE_X32Y19         LUT6 (Prop_lut6_I0_O)        0.124    45.950 r  vga_display/red_reg[3]_i_7598/O
                         net (fo=1, routed)           0.000    45.950    vga_display/red_reg[3]_i_7598_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    46.558 r  vga_display/red_reg[3]_i_7365/O[3]
                         net (fo=2, routed)           1.472    48.030    vga_display/red_reg[3]_i_7365_n_4
    SLICE_X29Y14         LUT3 (Prop_lut3_I1_O)        0.307    48.337 r  vga_display/red_reg[3]_i_6970/O
                         net (fo=2, routed)           1.119    49.457    vga_display/red_reg[3]_i_6970_n_0
    SLICE_X29Y17         LUT4 (Prop_lut4_I3_O)        0.124    49.581 r  vga_display/red_reg[3]_i_6974/O
                         net (fo=1, routed)           0.000    49.581    vga_display/red_reg[3]_i_6974_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    49.979 r  vga_display/red_reg[3]_i_6321/CO[3]
                         net (fo=1, routed)           0.000    49.979    vga_display/red_reg[3]_i_6321_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.093 r  vga_display/red_reg[3]_i_5602/CO[3]
                         net (fo=1, routed)           0.000    50.093    vga_display/red_reg[3]_i_5602_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.207 r  vga_display/red_reg[3]_i_4493/CO[3]
                         net (fo=1, routed)           0.000    50.207    vga_display/red_reg[3]_i_4493_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    50.429 r  vga_display/red_reg[3]_i_4481/O[0]
                         net (fo=2, routed)           1.250    51.679    vga_display/red_reg[3]_i_4481_n_7
    SLICE_X37Y18         LUT3 (Prop_lut3_I0_O)        0.299    51.978 r  vga_display/red_reg[3]_i_3625/O
                         net (fo=2, routed)           0.956    52.934    vga_display/red_reg[3]_i_3625_n_0
    SLICE_X35Y18         LUT4 (Prop_lut4_I3_O)        0.124    53.058 r  vga_display/red_reg[3]_i_3629/O
                         net (fo=1, routed)           0.000    53.058    vga_display/red_reg[3]_i_3629_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.608 r  vga_display/red_reg[3]_i_2683/CO[3]
                         net (fo=1, routed)           0.000    53.608    vga_display/red_reg[3]_i_2683_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.722 r  vga_display/red_reg[3]_i_2681/CO[3]
                         net (fo=1, routed)           0.000    53.722    vga_display/red_reg[3]_i_2681_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.836 r  vga_display/red_reg[3]_i_2690/CO[3]
                         net (fo=1, routed)           0.000    53.836    vga_display/red_reg[3]_i_2690_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.950 r  vga_display/red_reg[3]_i_2674/CO[3]
                         net (fo=1, routed)           0.000    53.950    vga_display/red_reg[3]_i_2674_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    54.284 r  vga_display/red_reg[3]_i_2671/O[1]
                         net (fo=6, routed)           1.493    55.777    vga_display/red_reg[3]_i_2671_n_6
    SLICE_X36Y19         LUT2 (Prop_lut2_I1_O)        0.303    56.080 r  vga_display/red_reg[3]_i_7338/O
                         net (fo=1, routed)           0.000    56.080    vga_display/red_reg[3]_i_7338_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    56.460 r  vga_display/red_reg[3]_i_6843/CO[3]
                         net (fo=1, routed)           0.000    56.460    vga_display/red_reg[3]_i_6843_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.577 r  vga_display/red_reg[3]_i_6225/CO[3]
                         net (fo=1, routed)           0.000    56.577    vga_display/red_reg[3]_i_6225_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.694 r  vga_display/red_reg[3]_i_5397/CO[3]
                         net (fo=1, routed)           0.000    56.694    vga_display/red_reg[3]_i_5397_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    57.009 r  vga_display/red_reg[3]_i_4425/O[3]
                         net (fo=3, routed)           1.796    58.805    vga_display/red_reg[3]_i_4425_n_4
    SLICE_X23Y21         LUT4 (Prop_lut4_I0_O)        0.307    59.112 r  vga_display/red_reg[3]_i_4418/O
                         net (fo=1, routed)           0.711    59.823    vga_display/red_reg[3]_i_4418_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    60.363 r  vga_display/red_reg[3]_i_3530/CO[2]
                         net (fo=1, routed)           0.961    61.324    vga_display/red_reg[3]_i_3530_n_1
    SLICE_X31Y23         LUT5 (Prop_lut5_I0_O)        0.313    61.637 r  vga_display/red_reg[3]_i_2657/O
                         net (fo=61, routed)          2.575    64.212    vga_display/red_reg[3]_i_2657_n_0
    SLICE_X36Y13         LUT3 (Prop_lut3_I1_O)        0.150    64.362 r  vga_display/red_reg[3]_i_3608/O
                         net (fo=1, routed)           0.327    64.689    vga_display/red_reg[3]_i_3608_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.799    65.488 r  vga_display/red_reg[3]_i_2680/CO[3]
                         net (fo=1, routed)           0.000    65.488    vga_display/red_reg[3]_i_2680_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    65.803 r  vga_display/red_reg[3]_i_2689/O[3]
                         net (fo=1, routed)           0.656    66.459    vga_display/red_reg[3]_i_2689_n_4
    SLICE_X36Y14         LUT5 (Prop_lut5_I0_O)        0.307    66.766 r  vga_display/red_reg[3]_i_1836/O
                         net (fo=3, routed)           1.794    68.560    vga_display/red40_in[8]
    SLICE_X36Y6          LUT6 (Prop_lut6_I1_O)        0.124    68.684 r  vga_display/red_reg[3]_i_1840/O
                         net (fo=1, routed)           0.000    68.684    vga_display/red_reg[3]_i_1840_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    69.197 r  vga_display/red_reg[3]_i_953/CO[3]
                         net (fo=1, routed)           0.000    69.197    vga_display/red_reg[3]_i_953_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.314 r  vga_display/red_reg[3]_i_951/CO[3]
                         net (fo=1, routed)           0.000    69.314    vga_display/red_reg[3]_i_951_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.431 r  vga_display/red_reg[3]_i_955/CO[3]
                         net (fo=1, routed)           0.000    69.431    vga_display/red_reg[3]_i_955_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    69.650 r  vga_display/red_reg[3]_i_958/O[0]
                         net (fo=1, routed)           0.838    70.488    vga_display/red_reg[3]_i_958_n_7
    SLICE_X34Y10         LUT4 (Prop_lut4_I3_O)        0.295    70.783 r  vga_display/red_reg[3]_i_957/O
                         net (fo=1, routed)           0.680    71.463    vga_display/red_reg[3]_i_957_n_0
    SLICE_X34Y10         LUT5 (Prop_lut5_I4_O)        0.124    71.587 r  vga_display/red_reg[3]_i_404/O
                         net (fo=1, routed)           0.829    72.416    vga_display/red_reg[3]_i_404_n_0
    SLICE_X36Y12         LUT6 (Prop_lut6_I2_O)        0.124    72.540 r  vga_display/red_reg[3]_i_143/O
                         net (fo=4, routed)           3.295    75.834    vga_display/red_reg[3]_i_143_n_0
    SLICE_X41Y83         LUT4 (Prop_lut4_I0_O)        0.124    75.958 r  vga_display/red_reg[3]_i_37/O
                         net (fo=3, routed)           1.183    77.141    vga_display/red_reg[3]_i_37_n_0
    SLICE_X39Y78         LUT6 (Prop_lut6_I2_O)        0.124    77.265 f  vga_display/red_reg[2]_i_2/O
                         net (fo=6, routed)           2.514    79.779    vga_display/red_reg[2]_i_2_n_0
    SLICE_X29Y44         LUT6 (Prop_lut6_I1_O)        0.124    79.903 r  vga_display/red_reg[2]_i_1/O
                         net (fo=1, routed)           0.719    80.622    vga_display/red_reg[2]_i_1_n_0
    SLICE_X29Y38         LDPE (DToQ_ldpe_D_Q)         0.469    81.091 r  vga_display/red_reg[2]/Q
                         net (fo=1, routed)           4.685    85.776    red_OBUF[2]
    V19                  OBUF (Prop_obuf_I_O)         3.511    89.287 r  red_OBUF[2]_inst/O
                         net (fo=0)                   0.000    89.287    red[2]
    V19                                                               r  red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        88.943ns  (logic 26.068ns (29.309%)  route 62.875ns (70.691%))
  Logic Levels:           87  (CARRY4=50 FDRE=1 LDPE=1 LUT1=2 LUT2=2 LUT3=6 LUT4=7 LUT5=6 LUT6=11 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y13         FDRE                         0.000     0.000 r  vga_display/hcount_reg[3]/C
    SLICE_X21Y13         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  vga_display/hcount_reg[3]/Q
                         net (fo=30, routed)          3.278     3.734    vga_display/hcount[3]
    SLICE_X29Y28         LUT1 (Prop_lut1_I0_O)        0.124     3.858 r  vga_display/blue_reg[1]_i_151/O
                         net (fo=1, routed)           0.000     3.858    vga_display/blue_reg[1]_i_151_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.408 r  vga_display/blue_reg[1]_i_63/CO[3]
                         net (fo=1, routed)           0.000     4.408    vga_display/blue_reg[1]_i_63_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.522 r  vga_display/blue_reg[1]_i_61/CO[3]
                         net (fo=1, routed)           0.000     4.522    vga_display/blue_reg[1]_i_61_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.636 r  vga_display/red_reg[2]_i_277/CO[3]
                         net (fo=1, routed)           0.000     4.636    vga_display/red_reg[2]_i_277_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.750 r  vga_display/blue_reg[1]_i_293/CO[3]
                         net (fo=1, routed)           0.000     4.750    vga_display/blue_reg[1]_i_293_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.864 r  vga_display/red_reg[3]_i_2284/CO[3]
                         net (fo=1, routed)           0.000     4.864    vga_display/red_reg[3]_i_2284_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.978 r  vga_display/red_reg[3]_i_1230/CO[3]
                         net (fo=1, routed)           0.000     4.978    vga_display/red_reg[3]_i_1230_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.092 r  vga_display/red_reg[3]_i_636/CO[3]
                         net (fo=1, routed)           0.000     5.092    vga_display/red_reg[3]_i_636_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.426 r  vga_display/red_reg[3]_i_281/O[1]
                         net (fo=335, routed)         2.858     8.284    vga_display/red_reg[3]_i_281_n_6
    SLICE_X29Y26         LUT3 (Prop_lut3_I1_O)        0.303     8.587 r  vga_display/blue_reg[1]_i_294/O
                         net (fo=9, routed)           1.759    10.346    vga_display/blue_reg[1]_i_294_n_0
    SLICE_X30Y33         LUT6 (Prop_lut6_I0_O)        0.124    10.470 r  vga_display/blue_reg[1]_i_156/O
                         net (fo=4, routed)           1.347    11.817    vga_display/blue_reg[1]_i_156_n_0
    SLICE_X24Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.941 r  vga_display/blue_reg[1]_i_280/O
                         net (fo=1, routed)           0.000    11.941    vga_display/blue_reg[1]_i_280_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.342 r  vga_display/blue_reg[1]_i_120/CO[3]
                         net (fo=1, routed)           0.000    12.342    vga_display/blue_reg[1]_i_120_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.456 r  vga_display/blue_reg[1]_i_119/CO[3]
                         net (fo=1, routed)           0.000    12.456    vga_display/blue_reg[1]_i_119_n_0
    SLICE_X24Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.790 r  vga_display/blue_reg[1]_i_60/O[1]
                         net (fo=2, routed)           1.161    13.951    vga_display/blue_reg[1]_i_60_n_6
    SLICE_X26Y26         LUT5 (Prop_lut5_I1_O)        0.303    14.254 r  vga_display/blue_reg[1]_i_18/O
                         net (fo=2, routed)           1.323    15.577    vga_display/blue_reg[1]_i_18_n_0
    SLICE_X27Y26         LUT6 (Prop_lut6_I0_O)        0.124    15.701 r  vga_display/blue_reg[1]_i_22/O
                         net (fo=1, routed)           0.000    15.701    vga_display/blue_reg[1]_i_22_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.281 r  vga_display/blue_reg[1]_i_7/O[2]
                         net (fo=9, routed)           1.718    17.999    vga_display/blue_reg[1]_i_7_n_5
    SLICE_X32Y29         LUT2 (Prop_lut2_I0_O)        0.302    18.301 r  vga_display/blue_reg[1]_i_569/O
                         net (fo=1, routed)           0.000    18.301    vga_display/blue_reg[1]_i_569_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.814 r  vga_display/blue_reg[1]_i_514/CO[3]
                         net (fo=1, routed)           0.000    18.814    vga_display/blue_reg[1]_i_514_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.931 r  vga_display/blue_reg[1]_i_458/CO[3]
                         net (fo=1, routed)           0.000    18.931    vga_display/blue_reg[1]_i_458_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.254 r  vga_display/blue_reg[1]_i_378/O[1]
                         net (fo=3, routed)           1.491    20.745    vga_display/blue_reg[1]_i_378_n_6
    SLICE_X18Y31         LUT4 (Prop_lut4_I0_O)        0.306    21.051 r  vga_display/blue_reg[1]_i_368/O
                         net (fo=1, routed)           1.008    22.059    vga_display/blue_reg[1]_i_368_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    22.579 r  vga_display/blue_reg[1]_i_247/CO[3]
                         net (fo=1, routed)           0.000    22.579    vga_display/blue_reg[1]_i_247_n_0
    SLICE_X26Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.696 r  vga_display/blue_reg[1]_i_97/CO[3]
                         net (fo=1, routed)           0.000    22.696    vga_display/blue_reg[1]_i_97_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.813 r  vga_display/blue_reg[1]_i_37/CO[3]
                         net (fo=1, routed)           0.000    22.813    vga_display/blue_reg[1]_i_37_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.930 f  vga_display/blue_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           1.101    24.031    vga_display/blue_reg[1]_i_12_n_0
    SLICE_X27Y34         LUT5 (Prop_lut5_I0_O)        0.124    24.155 r  vga_display/blue_reg[1]_i_6/O
                         net (fo=104, routed)         1.471    25.626    vga_display/blue_reg[1]_i_6_n_0
    SLICE_X23Y16         LUT3 (Prop_lut3_I1_O)        0.124    25.750 f  vga_display/blue_reg[1]_i_3/O
                         net (fo=18, routed)          1.809    27.558    vga_display/X_COORD[0]
    SLICE_X34Y28         LUT1 (Prop_lut1_I0_O)        0.124    27.682 r  vga_display/red_reg[2]_i_131/O
                         net (fo=1, routed)           0.483    28.165    vga_display/red_reg[2]_i_131_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    28.745 r  vga_display/red_reg[2]_i_54/CO[3]
                         net (fo=1, routed)           0.000    28.745    vga_display/red_reg[2]_i_54_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.859 r  vga_display/red3__2_i_159/CO[3]
                         net (fo=1, routed)           0.000    28.859    vga_display/red3__2_i_159_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.081 r  vga_display/red3__2_i_155/O[0]
                         net (fo=3, routed)           1.146    30.227    vga_display/X_COORD1[9]
    SLICE_X32Y36         LUT5 (Prop_lut5_I0_O)        0.299    30.526 r  vga_display/red3__2_i_127/O
                         net (fo=5, routed)           0.871    31.397    vga_display/red3__2_i_127_n_0
    SLICE_X35Y32         LUT6 (Prop_lut6_I5_O)        0.124    31.521 r  vga_display/red3__2_i_228/O
                         net (fo=1, routed)           0.000    31.521    vga_display/red3__2_i_228_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.071 r  vga_display/red3__2_i_158/CO[3]
                         net (fo=1, routed)           0.000    32.071    vga_display/red3__2_i_158_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.405 r  vga_display/red3__2_i_154/O[1]
                         net (fo=1, routed)           0.799    33.204    vga_display/red3__2_i_154_n_6
    SLICE_X34Y33         LUT6 (Prop_lut6_I5_O)        0.303    33.507 r  vga_display/red3__2_i_122/O
                         net (fo=1, routed)           0.000    33.507    vga_display/red3__2_i_122_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.040 r  vga_display/red3__2_i_83/CO[3]
                         net (fo=1, routed)           0.000    34.040    vga_display/red3__2_i_83_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.157 r  vga_display/red3__2_i_82/CO[3]
                         net (fo=1, routed)           0.000    34.157    vga_display/red3__2_i_82_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    34.480 r  vga_display/red3__2_i_80/O[1]
                         net (fo=6, routed)           1.653    36.133    vga_display/red3__2_i_80_n_6
    SLICE_X28Y23         LUT4 (Prop_lut4_I2_O)        0.306    36.439 r  vga_display/red_reg[3]_i_3527/O
                         net (fo=1, routed)           0.000    36.439    vga_display/red_reg[3]_i_3527_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    36.971 r  vga_display/red_reg[3]_i_2648/CO[3]
                         net (fo=1, routed)           0.000    36.971    vga_display/red_reg[3]_i_2648_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    37.284 r  vga_display/red_reg[3]_i_1804/O[3]
                         net (fo=337, routed)         4.976    42.260    vga_display/red_reg[3]_i_1804_n_4
    SLICE_X25Y16         LUT3 (Prop_lut3_I1_O)        0.306    42.566 r  vga_display/red_reg[3]_i_6274/O
                         net (fo=13, routed)          1.495    44.061    vga_display/red_reg[3]_i_6274_n_0
    SLICE_X31Y24         LUT6 (Prop_lut6_I5_O)        0.124    44.185 r  vga_display/red_reg[3]_i_5482/O
                         net (fo=10, routed)          1.641    45.826    vga_display/red_reg[3]_i_5482_n_0
    SLICE_X32Y19         LUT6 (Prop_lut6_I0_O)        0.124    45.950 r  vga_display/red_reg[3]_i_7598/O
                         net (fo=1, routed)           0.000    45.950    vga_display/red_reg[3]_i_7598_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    46.558 r  vga_display/red_reg[3]_i_7365/O[3]
                         net (fo=2, routed)           1.472    48.030    vga_display/red_reg[3]_i_7365_n_4
    SLICE_X29Y14         LUT3 (Prop_lut3_I1_O)        0.307    48.337 r  vga_display/red_reg[3]_i_6970/O
                         net (fo=2, routed)           1.119    49.457    vga_display/red_reg[3]_i_6970_n_0
    SLICE_X29Y17         LUT4 (Prop_lut4_I3_O)        0.124    49.581 r  vga_display/red_reg[3]_i_6974/O
                         net (fo=1, routed)           0.000    49.581    vga_display/red_reg[3]_i_6974_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    49.979 r  vga_display/red_reg[3]_i_6321/CO[3]
                         net (fo=1, routed)           0.000    49.979    vga_display/red_reg[3]_i_6321_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.093 r  vga_display/red_reg[3]_i_5602/CO[3]
                         net (fo=1, routed)           0.000    50.093    vga_display/red_reg[3]_i_5602_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.207 r  vga_display/red_reg[3]_i_4493/CO[3]
                         net (fo=1, routed)           0.000    50.207    vga_display/red_reg[3]_i_4493_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    50.429 r  vga_display/red_reg[3]_i_4481/O[0]
                         net (fo=2, routed)           1.250    51.679    vga_display/red_reg[3]_i_4481_n_7
    SLICE_X37Y18         LUT3 (Prop_lut3_I0_O)        0.299    51.978 r  vga_display/red_reg[3]_i_3625/O
                         net (fo=2, routed)           0.956    52.934    vga_display/red_reg[3]_i_3625_n_0
    SLICE_X35Y18         LUT4 (Prop_lut4_I3_O)        0.124    53.058 r  vga_display/red_reg[3]_i_3629/O
                         net (fo=1, routed)           0.000    53.058    vga_display/red_reg[3]_i_3629_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.608 r  vga_display/red_reg[3]_i_2683/CO[3]
                         net (fo=1, routed)           0.000    53.608    vga_display/red_reg[3]_i_2683_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.722 r  vga_display/red_reg[3]_i_2681/CO[3]
                         net (fo=1, routed)           0.000    53.722    vga_display/red_reg[3]_i_2681_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.836 r  vga_display/red_reg[3]_i_2690/CO[3]
                         net (fo=1, routed)           0.000    53.836    vga_display/red_reg[3]_i_2690_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.950 r  vga_display/red_reg[3]_i_2674/CO[3]
                         net (fo=1, routed)           0.000    53.950    vga_display/red_reg[3]_i_2674_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    54.284 r  vga_display/red_reg[3]_i_2671/O[1]
                         net (fo=6, routed)           1.493    55.777    vga_display/red_reg[3]_i_2671_n_6
    SLICE_X36Y19         LUT2 (Prop_lut2_I1_O)        0.303    56.080 r  vga_display/red_reg[3]_i_7338/O
                         net (fo=1, routed)           0.000    56.080    vga_display/red_reg[3]_i_7338_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    56.460 r  vga_display/red_reg[3]_i_6843/CO[3]
                         net (fo=1, routed)           0.000    56.460    vga_display/red_reg[3]_i_6843_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.577 r  vga_display/red_reg[3]_i_6225/CO[3]
                         net (fo=1, routed)           0.000    56.577    vga_display/red_reg[3]_i_6225_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.694 r  vga_display/red_reg[3]_i_5397/CO[3]
                         net (fo=1, routed)           0.000    56.694    vga_display/red_reg[3]_i_5397_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    57.009 r  vga_display/red_reg[3]_i_4425/O[3]
                         net (fo=3, routed)           1.796    58.805    vga_display/red_reg[3]_i_4425_n_4
    SLICE_X23Y21         LUT4 (Prop_lut4_I0_O)        0.307    59.112 r  vga_display/red_reg[3]_i_4418/O
                         net (fo=1, routed)           0.711    59.823    vga_display/red_reg[3]_i_4418_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    60.363 r  vga_display/red_reg[3]_i_3530/CO[2]
                         net (fo=1, routed)           0.961    61.324    vga_display/red_reg[3]_i_3530_n_1
    SLICE_X31Y23         LUT5 (Prop_lut5_I0_O)        0.313    61.637 r  vga_display/red_reg[3]_i_2657/O
                         net (fo=61, routed)          2.575    64.212    vga_display/red_reg[3]_i_2657_n_0
    SLICE_X36Y13         LUT3 (Prop_lut3_I1_O)        0.150    64.362 r  vga_display/red_reg[3]_i_3608/O
                         net (fo=1, routed)           0.327    64.689    vga_display/red_reg[3]_i_3608_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.799    65.488 r  vga_display/red_reg[3]_i_2680/CO[3]
                         net (fo=1, routed)           0.000    65.488    vga_display/red_reg[3]_i_2680_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    65.803 r  vga_display/red_reg[3]_i_2689/O[3]
                         net (fo=1, routed)           0.656    66.459    vga_display/red_reg[3]_i_2689_n_4
    SLICE_X36Y14         LUT5 (Prop_lut5_I0_O)        0.307    66.766 r  vga_display/red_reg[3]_i_1836/O
                         net (fo=3, routed)           1.794    68.560    vga_display/red40_in[8]
    SLICE_X36Y6          LUT6 (Prop_lut6_I1_O)        0.124    68.684 r  vga_display/red_reg[3]_i_1840/O
                         net (fo=1, routed)           0.000    68.684    vga_display/red_reg[3]_i_1840_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    69.197 r  vga_display/red_reg[3]_i_953/CO[3]
                         net (fo=1, routed)           0.000    69.197    vga_display/red_reg[3]_i_953_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.314 r  vga_display/red_reg[3]_i_951/CO[3]
                         net (fo=1, routed)           0.000    69.314    vga_display/red_reg[3]_i_951_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.431 r  vga_display/red_reg[3]_i_955/CO[3]
                         net (fo=1, routed)           0.000    69.431    vga_display/red_reg[3]_i_955_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    69.650 r  vga_display/red_reg[3]_i_958/O[0]
                         net (fo=1, routed)           0.838    70.488    vga_display/red_reg[3]_i_958_n_7
    SLICE_X34Y10         LUT4 (Prop_lut4_I3_O)        0.295    70.783 r  vga_display/red_reg[3]_i_957/O
                         net (fo=1, routed)           0.680    71.463    vga_display/red_reg[3]_i_957_n_0
    SLICE_X34Y10         LUT5 (Prop_lut5_I4_O)        0.124    71.587 r  vga_display/red_reg[3]_i_404/O
                         net (fo=1, routed)           0.829    72.416    vga_display/red_reg[3]_i_404_n_0
    SLICE_X36Y12         LUT6 (Prop_lut6_I2_O)        0.124    72.540 r  vga_display/red_reg[3]_i_143/O
                         net (fo=4, routed)           3.295    75.834    vga_display/red_reg[3]_i_143_n_0
    SLICE_X41Y83         LUT4 (Prop_lut4_I0_O)        0.124    75.958 r  vga_display/red_reg[3]_i_37/O
                         net (fo=3, routed)           1.186    77.145    vga_display/red_reg[3]_i_37_n_0
    SLICE_X39Y78         LUT6 (Prop_lut6_I3_O)        0.124    77.269 f  vga_display/green_reg[2]_i_2/O
                         net (fo=2, routed)           2.126    79.395    vga_display/green_reg[2]_i_2_n_0
    SLICE_X31Y43         LUT6 (Prop_lut6_I1_O)        0.124    79.519 r  vga_display/red_reg[1]_i_1/O
                         net (fo=1, routed)           0.340    79.859    vga_display/red_reg[1]_i_1_n_0
    SLICE_X31Y43         LDPE (DToQ_ldpe_D_Q)         0.469    80.328 r  vga_display/red_reg[1]/Q
                         net (fo=2, routed)           5.083    85.411    blue_OBUF[0]
    Y21                  OBUF (Prop_obuf_I_O)         3.532    88.943 r  blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    88.943    blue[0]
    Y21                                                               r  blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        88.934ns  (logic 26.081ns (29.326%)  route 62.853ns (70.674%))
  Logic Levels:           87  (CARRY4=50 FDRE=1 LDPE=1 LUT1=2 LUT2=2 LUT3=6 LUT4=7 LUT5=6 LUT6=11 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y13         FDRE                         0.000     0.000 r  vga_display/hcount_reg[3]/C
    SLICE_X21Y13         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  vga_display/hcount_reg[3]/Q
                         net (fo=30, routed)          3.278     3.734    vga_display/hcount[3]
    SLICE_X29Y28         LUT1 (Prop_lut1_I0_O)        0.124     3.858 r  vga_display/blue_reg[1]_i_151/O
                         net (fo=1, routed)           0.000     3.858    vga_display/blue_reg[1]_i_151_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.408 r  vga_display/blue_reg[1]_i_63/CO[3]
                         net (fo=1, routed)           0.000     4.408    vga_display/blue_reg[1]_i_63_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.522 r  vga_display/blue_reg[1]_i_61/CO[3]
                         net (fo=1, routed)           0.000     4.522    vga_display/blue_reg[1]_i_61_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.636 r  vga_display/red_reg[2]_i_277/CO[3]
                         net (fo=1, routed)           0.000     4.636    vga_display/red_reg[2]_i_277_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.750 r  vga_display/blue_reg[1]_i_293/CO[3]
                         net (fo=1, routed)           0.000     4.750    vga_display/blue_reg[1]_i_293_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.864 r  vga_display/red_reg[3]_i_2284/CO[3]
                         net (fo=1, routed)           0.000     4.864    vga_display/red_reg[3]_i_2284_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.978 r  vga_display/red_reg[3]_i_1230/CO[3]
                         net (fo=1, routed)           0.000     4.978    vga_display/red_reg[3]_i_1230_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.092 r  vga_display/red_reg[3]_i_636/CO[3]
                         net (fo=1, routed)           0.000     5.092    vga_display/red_reg[3]_i_636_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.426 r  vga_display/red_reg[3]_i_281/O[1]
                         net (fo=335, routed)         2.858     8.284    vga_display/red_reg[3]_i_281_n_6
    SLICE_X29Y26         LUT3 (Prop_lut3_I1_O)        0.303     8.587 r  vga_display/blue_reg[1]_i_294/O
                         net (fo=9, routed)           1.759    10.346    vga_display/blue_reg[1]_i_294_n_0
    SLICE_X30Y33         LUT6 (Prop_lut6_I0_O)        0.124    10.470 r  vga_display/blue_reg[1]_i_156/O
                         net (fo=4, routed)           1.347    11.817    vga_display/blue_reg[1]_i_156_n_0
    SLICE_X24Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.941 r  vga_display/blue_reg[1]_i_280/O
                         net (fo=1, routed)           0.000    11.941    vga_display/blue_reg[1]_i_280_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.342 r  vga_display/blue_reg[1]_i_120/CO[3]
                         net (fo=1, routed)           0.000    12.342    vga_display/blue_reg[1]_i_120_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.456 r  vga_display/blue_reg[1]_i_119/CO[3]
                         net (fo=1, routed)           0.000    12.456    vga_display/blue_reg[1]_i_119_n_0
    SLICE_X24Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.790 r  vga_display/blue_reg[1]_i_60/O[1]
                         net (fo=2, routed)           1.161    13.951    vga_display/blue_reg[1]_i_60_n_6
    SLICE_X26Y26         LUT5 (Prop_lut5_I1_O)        0.303    14.254 r  vga_display/blue_reg[1]_i_18/O
                         net (fo=2, routed)           1.323    15.577    vga_display/blue_reg[1]_i_18_n_0
    SLICE_X27Y26         LUT6 (Prop_lut6_I0_O)        0.124    15.701 r  vga_display/blue_reg[1]_i_22/O
                         net (fo=1, routed)           0.000    15.701    vga_display/blue_reg[1]_i_22_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.281 r  vga_display/blue_reg[1]_i_7/O[2]
                         net (fo=9, routed)           1.718    17.999    vga_display/blue_reg[1]_i_7_n_5
    SLICE_X32Y29         LUT2 (Prop_lut2_I0_O)        0.302    18.301 r  vga_display/blue_reg[1]_i_569/O
                         net (fo=1, routed)           0.000    18.301    vga_display/blue_reg[1]_i_569_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.814 r  vga_display/blue_reg[1]_i_514/CO[3]
                         net (fo=1, routed)           0.000    18.814    vga_display/blue_reg[1]_i_514_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.931 r  vga_display/blue_reg[1]_i_458/CO[3]
                         net (fo=1, routed)           0.000    18.931    vga_display/blue_reg[1]_i_458_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.254 r  vga_display/blue_reg[1]_i_378/O[1]
                         net (fo=3, routed)           1.491    20.745    vga_display/blue_reg[1]_i_378_n_6
    SLICE_X18Y31         LUT4 (Prop_lut4_I0_O)        0.306    21.051 r  vga_display/blue_reg[1]_i_368/O
                         net (fo=1, routed)           1.008    22.059    vga_display/blue_reg[1]_i_368_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    22.579 r  vga_display/blue_reg[1]_i_247/CO[3]
                         net (fo=1, routed)           0.000    22.579    vga_display/blue_reg[1]_i_247_n_0
    SLICE_X26Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.696 r  vga_display/blue_reg[1]_i_97/CO[3]
                         net (fo=1, routed)           0.000    22.696    vga_display/blue_reg[1]_i_97_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.813 r  vga_display/blue_reg[1]_i_37/CO[3]
                         net (fo=1, routed)           0.000    22.813    vga_display/blue_reg[1]_i_37_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.930 f  vga_display/blue_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           1.101    24.031    vga_display/blue_reg[1]_i_12_n_0
    SLICE_X27Y34         LUT5 (Prop_lut5_I0_O)        0.124    24.155 r  vga_display/blue_reg[1]_i_6/O
                         net (fo=104, routed)         1.471    25.626    vga_display/blue_reg[1]_i_6_n_0
    SLICE_X23Y16         LUT3 (Prop_lut3_I1_O)        0.124    25.750 f  vga_display/blue_reg[1]_i_3/O
                         net (fo=18, routed)          1.809    27.558    vga_display/X_COORD[0]
    SLICE_X34Y28         LUT1 (Prop_lut1_I0_O)        0.124    27.682 r  vga_display/red_reg[2]_i_131/O
                         net (fo=1, routed)           0.483    28.165    vga_display/red_reg[2]_i_131_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    28.745 r  vga_display/red_reg[2]_i_54/CO[3]
                         net (fo=1, routed)           0.000    28.745    vga_display/red_reg[2]_i_54_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.859 r  vga_display/red3__2_i_159/CO[3]
                         net (fo=1, routed)           0.000    28.859    vga_display/red3__2_i_159_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.081 r  vga_display/red3__2_i_155/O[0]
                         net (fo=3, routed)           1.146    30.227    vga_display/X_COORD1[9]
    SLICE_X32Y36         LUT5 (Prop_lut5_I0_O)        0.299    30.526 r  vga_display/red3__2_i_127/O
                         net (fo=5, routed)           0.871    31.397    vga_display/red3__2_i_127_n_0
    SLICE_X35Y32         LUT6 (Prop_lut6_I5_O)        0.124    31.521 r  vga_display/red3__2_i_228/O
                         net (fo=1, routed)           0.000    31.521    vga_display/red3__2_i_228_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.071 r  vga_display/red3__2_i_158/CO[3]
                         net (fo=1, routed)           0.000    32.071    vga_display/red3__2_i_158_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.405 r  vga_display/red3__2_i_154/O[1]
                         net (fo=1, routed)           0.799    33.204    vga_display/red3__2_i_154_n_6
    SLICE_X34Y33         LUT6 (Prop_lut6_I5_O)        0.303    33.507 r  vga_display/red3__2_i_122/O
                         net (fo=1, routed)           0.000    33.507    vga_display/red3__2_i_122_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.040 r  vga_display/red3__2_i_83/CO[3]
                         net (fo=1, routed)           0.000    34.040    vga_display/red3__2_i_83_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.157 r  vga_display/red3__2_i_82/CO[3]
                         net (fo=1, routed)           0.000    34.157    vga_display/red3__2_i_82_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    34.480 r  vga_display/red3__2_i_80/O[1]
                         net (fo=6, routed)           1.653    36.133    vga_display/red3__2_i_80_n_6
    SLICE_X28Y23         LUT4 (Prop_lut4_I2_O)        0.306    36.439 r  vga_display/red_reg[3]_i_3527/O
                         net (fo=1, routed)           0.000    36.439    vga_display/red_reg[3]_i_3527_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    36.971 r  vga_display/red_reg[3]_i_2648/CO[3]
                         net (fo=1, routed)           0.000    36.971    vga_display/red_reg[3]_i_2648_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    37.284 r  vga_display/red_reg[3]_i_1804/O[3]
                         net (fo=337, routed)         4.976    42.260    vga_display/red_reg[3]_i_1804_n_4
    SLICE_X25Y16         LUT3 (Prop_lut3_I1_O)        0.306    42.566 r  vga_display/red_reg[3]_i_6274/O
                         net (fo=13, routed)          1.495    44.061    vga_display/red_reg[3]_i_6274_n_0
    SLICE_X31Y24         LUT6 (Prop_lut6_I5_O)        0.124    44.185 r  vga_display/red_reg[3]_i_5482/O
                         net (fo=10, routed)          1.641    45.826    vga_display/red_reg[3]_i_5482_n_0
    SLICE_X32Y19         LUT6 (Prop_lut6_I0_O)        0.124    45.950 r  vga_display/red_reg[3]_i_7598/O
                         net (fo=1, routed)           0.000    45.950    vga_display/red_reg[3]_i_7598_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    46.558 r  vga_display/red_reg[3]_i_7365/O[3]
                         net (fo=2, routed)           1.472    48.030    vga_display/red_reg[3]_i_7365_n_4
    SLICE_X29Y14         LUT3 (Prop_lut3_I1_O)        0.307    48.337 r  vga_display/red_reg[3]_i_6970/O
                         net (fo=2, routed)           1.119    49.457    vga_display/red_reg[3]_i_6970_n_0
    SLICE_X29Y17         LUT4 (Prop_lut4_I3_O)        0.124    49.581 r  vga_display/red_reg[3]_i_6974/O
                         net (fo=1, routed)           0.000    49.581    vga_display/red_reg[3]_i_6974_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    49.979 r  vga_display/red_reg[3]_i_6321/CO[3]
                         net (fo=1, routed)           0.000    49.979    vga_display/red_reg[3]_i_6321_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.093 r  vga_display/red_reg[3]_i_5602/CO[3]
                         net (fo=1, routed)           0.000    50.093    vga_display/red_reg[3]_i_5602_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.207 r  vga_display/red_reg[3]_i_4493/CO[3]
                         net (fo=1, routed)           0.000    50.207    vga_display/red_reg[3]_i_4493_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    50.429 r  vga_display/red_reg[3]_i_4481/O[0]
                         net (fo=2, routed)           1.250    51.679    vga_display/red_reg[3]_i_4481_n_7
    SLICE_X37Y18         LUT3 (Prop_lut3_I0_O)        0.299    51.978 r  vga_display/red_reg[3]_i_3625/O
                         net (fo=2, routed)           0.956    52.934    vga_display/red_reg[3]_i_3625_n_0
    SLICE_X35Y18         LUT4 (Prop_lut4_I3_O)        0.124    53.058 r  vga_display/red_reg[3]_i_3629/O
                         net (fo=1, routed)           0.000    53.058    vga_display/red_reg[3]_i_3629_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.608 r  vga_display/red_reg[3]_i_2683/CO[3]
                         net (fo=1, routed)           0.000    53.608    vga_display/red_reg[3]_i_2683_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.722 r  vga_display/red_reg[3]_i_2681/CO[3]
                         net (fo=1, routed)           0.000    53.722    vga_display/red_reg[3]_i_2681_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.836 r  vga_display/red_reg[3]_i_2690/CO[3]
                         net (fo=1, routed)           0.000    53.836    vga_display/red_reg[3]_i_2690_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.950 r  vga_display/red_reg[3]_i_2674/CO[3]
                         net (fo=1, routed)           0.000    53.950    vga_display/red_reg[3]_i_2674_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    54.284 r  vga_display/red_reg[3]_i_2671/O[1]
                         net (fo=6, routed)           1.493    55.777    vga_display/red_reg[3]_i_2671_n_6
    SLICE_X36Y19         LUT2 (Prop_lut2_I1_O)        0.303    56.080 r  vga_display/red_reg[3]_i_7338/O
                         net (fo=1, routed)           0.000    56.080    vga_display/red_reg[3]_i_7338_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    56.460 r  vga_display/red_reg[3]_i_6843/CO[3]
                         net (fo=1, routed)           0.000    56.460    vga_display/red_reg[3]_i_6843_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.577 r  vga_display/red_reg[3]_i_6225/CO[3]
                         net (fo=1, routed)           0.000    56.577    vga_display/red_reg[3]_i_6225_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.694 r  vga_display/red_reg[3]_i_5397/CO[3]
                         net (fo=1, routed)           0.000    56.694    vga_display/red_reg[3]_i_5397_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    57.009 r  vga_display/red_reg[3]_i_4425/O[3]
                         net (fo=3, routed)           1.796    58.805    vga_display/red_reg[3]_i_4425_n_4
    SLICE_X23Y21         LUT4 (Prop_lut4_I0_O)        0.307    59.112 r  vga_display/red_reg[3]_i_4418/O
                         net (fo=1, routed)           0.711    59.823    vga_display/red_reg[3]_i_4418_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    60.363 r  vga_display/red_reg[3]_i_3530/CO[2]
                         net (fo=1, routed)           0.961    61.324    vga_display/red_reg[3]_i_3530_n_1
    SLICE_X31Y23         LUT5 (Prop_lut5_I0_O)        0.313    61.637 r  vga_display/red_reg[3]_i_2657/O
                         net (fo=61, routed)          2.575    64.212    vga_display/red_reg[3]_i_2657_n_0
    SLICE_X36Y13         LUT3 (Prop_lut3_I1_O)        0.150    64.362 r  vga_display/red_reg[3]_i_3608/O
                         net (fo=1, routed)           0.327    64.689    vga_display/red_reg[3]_i_3608_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.799    65.488 r  vga_display/red_reg[3]_i_2680/CO[3]
                         net (fo=1, routed)           0.000    65.488    vga_display/red_reg[3]_i_2680_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    65.803 r  vga_display/red_reg[3]_i_2689/O[3]
                         net (fo=1, routed)           0.656    66.459    vga_display/red_reg[3]_i_2689_n_4
    SLICE_X36Y14         LUT5 (Prop_lut5_I0_O)        0.307    66.766 r  vga_display/red_reg[3]_i_1836/O
                         net (fo=3, routed)           1.794    68.560    vga_display/red40_in[8]
    SLICE_X36Y6          LUT6 (Prop_lut6_I1_O)        0.124    68.684 r  vga_display/red_reg[3]_i_1840/O
                         net (fo=1, routed)           0.000    68.684    vga_display/red_reg[3]_i_1840_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    69.197 r  vga_display/red_reg[3]_i_953/CO[3]
                         net (fo=1, routed)           0.000    69.197    vga_display/red_reg[3]_i_953_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.314 r  vga_display/red_reg[3]_i_951/CO[3]
                         net (fo=1, routed)           0.000    69.314    vga_display/red_reg[3]_i_951_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.431 r  vga_display/red_reg[3]_i_955/CO[3]
                         net (fo=1, routed)           0.000    69.431    vga_display/red_reg[3]_i_955_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    69.650 r  vga_display/red_reg[3]_i_958/O[0]
                         net (fo=1, routed)           0.838    70.488    vga_display/red_reg[3]_i_958_n_7
    SLICE_X34Y10         LUT4 (Prop_lut4_I3_O)        0.295    70.783 r  vga_display/red_reg[3]_i_957/O
                         net (fo=1, routed)           0.680    71.463    vga_display/red_reg[3]_i_957_n_0
    SLICE_X34Y10         LUT5 (Prop_lut5_I4_O)        0.124    71.587 r  vga_display/red_reg[3]_i_404/O
                         net (fo=1, routed)           0.829    72.416    vga_display/red_reg[3]_i_404_n_0
    SLICE_X36Y12         LUT6 (Prop_lut6_I2_O)        0.124    72.540 r  vga_display/red_reg[3]_i_143/O
                         net (fo=4, routed)           3.295    75.834    vga_display/red_reg[3]_i_143_n_0
    SLICE_X41Y83         LUT4 (Prop_lut4_I0_O)        0.124    75.958 r  vga_display/red_reg[3]_i_37/O
                         net (fo=3, routed)           1.183    77.141    vga_display/red_reg[3]_i_37_n_0
    SLICE_X39Y78         LUT6 (Prop_lut6_I2_O)        0.124    77.265 f  vga_display/red_reg[2]_i_2/O
                         net (fo=6, routed)           2.528    79.793    vga_display/red_reg[2]_i_2_n_0
    SLICE_X31Y43         LUT6 (Prop_lut6_I0_O)        0.124    79.917 r  vga_display/blue_reg[1]_i_1/O
                         net (fo=1, routed)           0.619    80.536    vga_display/blue_reg[1]_i_1_n_0
    SLICE_X31Y38         LDPE (DToQ_ldpe_D_Q)         0.483    81.019 r  vga_display/blue_reg[1]/Q
                         net (fo=1, routed)           4.384    85.403    blue_OBUF[1]
    Y20                  OBUF (Prop_obuf_I_O)         3.531    88.934 r  blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    88.934    blue[1]
    Y20                                                               r  blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        88.738ns  (logic 26.110ns (29.424%)  route 62.628ns (70.576%))
  Logic Levels:           87  (CARRY4=50 FDRE=1 LDPE=1 LUT1=2 LUT2=2 LUT3=6 LUT4=7 LUT5=6 LUT6=11 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y13         FDRE                         0.000     0.000 r  vga_display/hcount_reg[3]/C
    SLICE_X21Y13         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  vga_display/hcount_reg[3]/Q
                         net (fo=30, routed)          3.278     3.734    vga_display/hcount[3]
    SLICE_X29Y28         LUT1 (Prop_lut1_I0_O)        0.124     3.858 r  vga_display/blue_reg[1]_i_151/O
                         net (fo=1, routed)           0.000     3.858    vga_display/blue_reg[1]_i_151_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.408 r  vga_display/blue_reg[1]_i_63/CO[3]
                         net (fo=1, routed)           0.000     4.408    vga_display/blue_reg[1]_i_63_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.522 r  vga_display/blue_reg[1]_i_61/CO[3]
                         net (fo=1, routed)           0.000     4.522    vga_display/blue_reg[1]_i_61_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.636 r  vga_display/red_reg[2]_i_277/CO[3]
                         net (fo=1, routed)           0.000     4.636    vga_display/red_reg[2]_i_277_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.750 r  vga_display/blue_reg[1]_i_293/CO[3]
                         net (fo=1, routed)           0.000     4.750    vga_display/blue_reg[1]_i_293_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.864 r  vga_display/red_reg[3]_i_2284/CO[3]
                         net (fo=1, routed)           0.000     4.864    vga_display/red_reg[3]_i_2284_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.978 r  vga_display/red_reg[3]_i_1230/CO[3]
                         net (fo=1, routed)           0.000     4.978    vga_display/red_reg[3]_i_1230_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.092 r  vga_display/red_reg[3]_i_636/CO[3]
                         net (fo=1, routed)           0.000     5.092    vga_display/red_reg[3]_i_636_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.426 r  vga_display/red_reg[3]_i_281/O[1]
                         net (fo=335, routed)         2.858     8.284    vga_display/red_reg[3]_i_281_n_6
    SLICE_X29Y26         LUT3 (Prop_lut3_I1_O)        0.303     8.587 r  vga_display/blue_reg[1]_i_294/O
                         net (fo=9, routed)           1.759    10.346    vga_display/blue_reg[1]_i_294_n_0
    SLICE_X30Y33         LUT6 (Prop_lut6_I0_O)        0.124    10.470 r  vga_display/blue_reg[1]_i_156/O
                         net (fo=4, routed)           1.347    11.817    vga_display/blue_reg[1]_i_156_n_0
    SLICE_X24Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.941 r  vga_display/blue_reg[1]_i_280/O
                         net (fo=1, routed)           0.000    11.941    vga_display/blue_reg[1]_i_280_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.342 r  vga_display/blue_reg[1]_i_120/CO[3]
                         net (fo=1, routed)           0.000    12.342    vga_display/blue_reg[1]_i_120_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.456 r  vga_display/blue_reg[1]_i_119/CO[3]
                         net (fo=1, routed)           0.000    12.456    vga_display/blue_reg[1]_i_119_n_0
    SLICE_X24Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.790 r  vga_display/blue_reg[1]_i_60/O[1]
                         net (fo=2, routed)           1.161    13.951    vga_display/blue_reg[1]_i_60_n_6
    SLICE_X26Y26         LUT5 (Prop_lut5_I1_O)        0.303    14.254 r  vga_display/blue_reg[1]_i_18/O
                         net (fo=2, routed)           1.323    15.577    vga_display/blue_reg[1]_i_18_n_0
    SLICE_X27Y26         LUT6 (Prop_lut6_I0_O)        0.124    15.701 r  vga_display/blue_reg[1]_i_22/O
                         net (fo=1, routed)           0.000    15.701    vga_display/blue_reg[1]_i_22_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.281 r  vga_display/blue_reg[1]_i_7/O[2]
                         net (fo=9, routed)           1.718    17.999    vga_display/blue_reg[1]_i_7_n_5
    SLICE_X32Y29         LUT2 (Prop_lut2_I0_O)        0.302    18.301 r  vga_display/blue_reg[1]_i_569/O
                         net (fo=1, routed)           0.000    18.301    vga_display/blue_reg[1]_i_569_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.814 r  vga_display/blue_reg[1]_i_514/CO[3]
                         net (fo=1, routed)           0.000    18.814    vga_display/blue_reg[1]_i_514_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.931 r  vga_display/blue_reg[1]_i_458/CO[3]
                         net (fo=1, routed)           0.000    18.931    vga_display/blue_reg[1]_i_458_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.254 r  vga_display/blue_reg[1]_i_378/O[1]
                         net (fo=3, routed)           1.491    20.745    vga_display/blue_reg[1]_i_378_n_6
    SLICE_X18Y31         LUT4 (Prop_lut4_I0_O)        0.306    21.051 r  vga_display/blue_reg[1]_i_368/O
                         net (fo=1, routed)           1.008    22.059    vga_display/blue_reg[1]_i_368_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    22.579 r  vga_display/blue_reg[1]_i_247/CO[3]
                         net (fo=1, routed)           0.000    22.579    vga_display/blue_reg[1]_i_247_n_0
    SLICE_X26Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.696 r  vga_display/blue_reg[1]_i_97/CO[3]
                         net (fo=1, routed)           0.000    22.696    vga_display/blue_reg[1]_i_97_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.813 r  vga_display/blue_reg[1]_i_37/CO[3]
                         net (fo=1, routed)           0.000    22.813    vga_display/blue_reg[1]_i_37_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.930 f  vga_display/blue_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           1.101    24.031    vga_display/blue_reg[1]_i_12_n_0
    SLICE_X27Y34         LUT5 (Prop_lut5_I0_O)        0.124    24.155 r  vga_display/blue_reg[1]_i_6/O
                         net (fo=104, routed)         1.471    25.626    vga_display/blue_reg[1]_i_6_n_0
    SLICE_X23Y16         LUT3 (Prop_lut3_I1_O)        0.124    25.750 f  vga_display/blue_reg[1]_i_3/O
                         net (fo=18, routed)          1.809    27.558    vga_display/X_COORD[0]
    SLICE_X34Y28         LUT1 (Prop_lut1_I0_O)        0.124    27.682 r  vga_display/red_reg[2]_i_131/O
                         net (fo=1, routed)           0.483    28.165    vga_display/red_reg[2]_i_131_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    28.745 r  vga_display/red_reg[2]_i_54/CO[3]
                         net (fo=1, routed)           0.000    28.745    vga_display/red_reg[2]_i_54_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.859 r  vga_display/red3__2_i_159/CO[3]
                         net (fo=1, routed)           0.000    28.859    vga_display/red3__2_i_159_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.081 r  vga_display/red3__2_i_155/O[0]
                         net (fo=3, routed)           1.146    30.227    vga_display/X_COORD1[9]
    SLICE_X32Y36         LUT5 (Prop_lut5_I0_O)        0.299    30.526 r  vga_display/red3__2_i_127/O
                         net (fo=5, routed)           0.871    31.397    vga_display/red3__2_i_127_n_0
    SLICE_X35Y32         LUT6 (Prop_lut6_I5_O)        0.124    31.521 r  vga_display/red3__2_i_228/O
                         net (fo=1, routed)           0.000    31.521    vga_display/red3__2_i_228_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.071 r  vga_display/red3__2_i_158/CO[3]
                         net (fo=1, routed)           0.000    32.071    vga_display/red3__2_i_158_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.405 r  vga_display/red3__2_i_154/O[1]
                         net (fo=1, routed)           0.799    33.204    vga_display/red3__2_i_154_n_6
    SLICE_X34Y33         LUT6 (Prop_lut6_I5_O)        0.303    33.507 r  vga_display/red3__2_i_122/O
                         net (fo=1, routed)           0.000    33.507    vga_display/red3__2_i_122_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.040 r  vga_display/red3__2_i_83/CO[3]
                         net (fo=1, routed)           0.000    34.040    vga_display/red3__2_i_83_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.157 r  vga_display/red3__2_i_82/CO[3]
                         net (fo=1, routed)           0.000    34.157    vga_display/red3__2_i_82_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    34.480 r  vga_display/red3__2_i_80/O[1]
                         net (fo=6, routed)           1.653    36.133    vga_display/red3__2_i_80_n_6
    SLICE_X28Y23         LUT4 (Prop_lut4_I2_O)        0.306    36.439 r  vga_display/red_reg[3]_i_3527/O
                         net (fo=1, routed)           0.000    36.439    vga_display/red_reg[3]_i_3527_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    36.971 r  vga_display/red_reg[3]_i_2648/CO[3]
                         net (fo=1, routed)           0.000    36.971    vga_display/red_reg[3]_i_2648_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    37.284 r  vga_display/red_reg[3]_i_1804/O[3]
                         net (fo=337, routed)         4.976    42.260    vga_display/red_reg[3]_i_1804_n_4
    SLICE_X25Y16         LUT3 (Prop_lut3_I1_O)        0.306    42.566 r  vga_display/red_reg[3]_i_6274/O
                         net (fo=13, routed)          1.495    44.061    vga_display/red_reg[3]_i_6274_n_0
    SLICE_X31Y24         LUT6 (Prop_lut6_I5_O)        0.124    44.185 r  vga_display/red_reg[3]_i_5482/O
                         net (fo=10, routed)          1.641    45.826    vga_display/red_reg[3]_i_5482_n_0
    SLICE_X32Y19         LUT6 (Prop_lut6_I0_O)        0.124    45.950 r  vga_display/red_reg[3]_i_7598/O
                         net (fo=1, routed)           0.000    45.950    vga_display/red_reg[3]_i_7598_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    46.558 r  vga_display/red_reg[3]_i_7365/O[3]
                         net (fo=2, routed)           1.472    48.030    vga_display/red_reg[3]_i_7365_n_4
    SLICE_X29Y14         LUT3 (Prop_lut3_I1_O)        0.307    48.337 r  vga_display/red_reg[3]_i_6970/O
                         net (fo=2, routed)           1.119    49.457    vga_display/red_reg[3]_i_6970_n_0
    SLICE_X29Y17         LUT4 (Prop_lut4_I3_O)        0.124    49.581 r  vga_display/red_reg[3]_i_6974/O
                         net (fo=1, routed)           0.000    49.581    vga_display/red_reg[3]_i_6974_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    49.979 r  vga_display/red_reg[3]_i_6321/CO[3]
                         net (fo=1, routed)           0.000    49.979    vga_display/red_reg[3]_i_6321_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.093 r  vga_display/red_reg[3]_i_5602/CO[3]
                         net (fo=1, routed)           0.000    50.093    vga_display/red_reg[3]_i_5602_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.207 r  vga_display/red_reg[3]_i_4493/CO[3]
                         net (fo=1, routed)           0.000    50.207    vga_display/red_reg[3]_i_4493_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    50.429 r  vga_display/red_reg[3]_i_4481/O[0]
                         net (fo=2, routed)           1.250    51.679    vga_display/red_reg[3]_i_4481_n_7
    SLICE_X37Y18         LUT3 (Prop_lut3_I0_O)        0.299    51.978 r  vga_display/red_reg[3]_i_3625/O
                         net (fo=2, routed)           0.956    52.934    vga_display/red_reg[3]_i_3625_n_0
    SLICE_X35Y18         LUT4 (Prop_lut4_I3_O)        0.124    53.058 r  vga_display/red_reg[3]_i_3629/O
                         net (fo=1, routed)           0.000    53.058    vga_display/red_reg[3]_i_3629_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.608 r  vga_display/red_reg[3]_i_2683/CO[3]
                         net (fo=1, routed)           0.000    53.608    vga_display/red_reg[3]_i_2683_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.722 r  vga_display/red_reg[3]_i_2681/CO[3]
                         net (fo=1, routed)           0.000    53.722    vga_display/red_reg[3]_i_2681_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.836 r  vga_display/red_reg[3]_i_2690/CO[3]
                         net (fo=1, routed)           0.000    53.836    vga_display/red_reg[3]_i_2690_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.950 r  vga_display/red_reg[3]_i_2674/CO[3]
                         net (fo=1, routed)           0.000    53.950    vga_display/red_reg[3]_i_2674_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    54.284 r  vga_display/red_reg[3]_i_2671/O[1]
                         net (fo=6, routed)           1.493    55.777    vga_display/red_reg[3]_i_2671_n_6
    SLICE_X36Y19         LUT2 (Prop_lut2_I1_O)        0.303    56.080 r  vga_display/red_reg[3]_i_7338/O
                         net (fo=1, routed)           0.000    56.080    vga_display/red_reg[3]_i_7338_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    56.460 r  vga_display/red_reg[3]_i_6843/CO[3]
                         net (fo=1, routed)           0.000    56.460    vga_display/red_reg[3]_i_6843_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.577 r  vga_display/red_reg[3]_i_6225/CO[3]
                         net (fo=1, routed)           0.000    56.577    vga_display/red_reg[3]_i_6225_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.694 r  vga_display/red_reg[3]_i_5397/CO[3]
                         net (fo=1, routed)           0.000    56.694    vga_display/red_reg[3]_i_5397_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    57.009 r  vga_display/red_reg[3]_i_4425/O[3]
                         net (fo=3, routed)           1.796    58.805    vga_display/red_reg[3]_i_4425_n_4
    SLICE_X23Y21         LUT4 (Prop_lut4_I0_O)        0.307    59.112 r  vga_display/red_reg[3]_i_4418/O
                         net (fo=1, routed)           0.711    59.823    vga_display/red_reg[3]_i_4418_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    60.363 r  vga_display/red_reg[3]_i_3530/CO[2]
                         net (fo=1, routed)           0.961    61.324    vga_display/red_reg[3]_i_3530_n_1
    SLICE_X31Y23         LUT5 (Prop_lut5_I0_O)        0.313    61.637 r  vga_display/red_reg[3]_i_2657/O
                         net (fo=61, routed)          2.575    64.212    vga_display/red_reg[3]_i_2657_n_0
    SLICE_X36Y13         LUT3 (Prop_lut3_I1_O)        0.150    64.362 r  vga_display/red_reg[3]_i_3608/O
                         net (fo=1, routed)           0.327    64.689    vga_display/red_reg[3]_i_3608_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.799    65.488 r  vga_display/red_reg[3]_i_2680/CO[3]
                         net (fo=1, routed)           0.000    65.488    vga_display/red_reg[3]_i_2680_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    65.803 r  vga_display/red_reg[3]_i_2689/O[3]
                         net (fo=1, routed)           0.656    66.459    vga_display/red_reg[3]_i_2689_n_4
    SLICE_X36Y14         LUT5 (Prop_lut5_I0_O)        0.307    66.766 r  vga_display/red_reg[3]_i_1836/O
                         net (fo=3, routed)           1.794    68.560    vga_display/red40_in[8]
    SLICE_X36Y6          LUT6 (Prop_lut6_I1_O)        0.124    68.684 r  vga_display/red_reg[3]_i_1840/O
                         net (fo=1, routed)           0.000    68.684    vga_display/red_reg[3]_i_1840_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    69.197 r  vga_display/red_reg[3]_i_953/CO[3]
                         net (fo=1, routed)           0.000    69.197    vga_display/red_reg[3]_i_953_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.314 r  vga_display/red_reg[3]_i_951/CO[3]
                         net (fo=1, routed)           0.000    69.314    vga_display/red_reg[3]_i_951_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.431 r  vga_display/red_reg[3]_i_955/CO[3]
                         net (fo=1, routed)           0.000    69.431    vga_display/red_reg[3]_i_955_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    69.650 r  vga_display/red_reg[3]_i_958/O[0]
                         net (fo=1, routed)           0.838    70.488    vga_display/red_reg[3]_i_958_n_7
    SLICE_X34Y10         LUT4 (Prop_lut4_I3_O)        0.295    70.783 r  vga_display/red_reg[3]_i_957/O
                         net (fo=1, routed)           0.680    71.463    vga_display/red_reg[3]_i_957_n_0
    SLICE_X34Y10         LUT5 (Prop_lut5_I4_O)        0.124    71.587 r  vga_display/red_reg[3]_i_404/O
                         net (fo=1, routed)           0.829    72.416    vga_display/red_reg[3]_i_404_n_0
    SLICE_X36Y12         LUT6 (Prop_lut6_I2_O)        0.124    72.540 r  vga_display/red_reg[3]_i_143/O
                         net (fo=4, routed)           3.295    75.834    vga_display/red_reg[3]_i_143_n_0
    SLICE_X41Y83         LUT4 (Prop_lut4_I0_O)        0.124    75.958 r  vga_display/red_reg[3]_i_37/O
                         net (fo=3, routed)           1.183    77.141    vga_display/red_reg[3]_i_37_n_0
    SLICE_X39Y78         LUT6 (Prop_lut6_I2_O)        0.124    77.265 f  vga_display/red_reg[2]_i_2/O
                         net (fo=6, routed)           2.513    79.778    vga_display/red_reg[2]_i_2_n_0
    SLICE_X30Y43         LUT6 (Prop_lut6_I2_O)        0.124    79.902 r  vga_display/green_reg[3]_i_1/O
                         net (fo=1, routed)           0.379    80.281    vga_display/green_reg[3]_i_1_n_0
    SLICE_X30Y43         LDPE (DToQ_ldpe_D_Q)         0.496    80.777 r  vga_display/green_reg[3]/Q
                         net (fo=2, routed)           4.414    85.191    green_OBUF[1]
    AA22                 OBUF (Prop_obuf_I_O)         3.547    88.738 r  green_OBUF[1]_inst/O
                         net (fo=0)                   0.000    88.738    green[1]
    AA22                                                              r  green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        88.737ns  (logic 26.110ns (29.424%)  route 62.627ns (70.576%))
  Logic Levels:           87  (CARRY4=50 FDRE=1 LDPE=1 LUT1=2 LUT2=2 LUT3=6 LUT4=7 LUT5=6 LUT6=11 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y13         FDRE                         0.000     0.000 r  vga_display/hcount_reg[3]/C
    SLICE_X21Y13         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  vga_display/hcount_reg[3]/Q
                         net (fo=30, routed)          3.278     3.734    vga_display/hcount[3]
    SLICE_X29Y28         LUT1 (Prop_lut1_I0_O)        0.124     3.858 r  vga_display/blue_reg[1]_i_151/O
                         net (fo=1, routed)           0.000     3.858    vga_display/blue_reg[1]_i_151_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.408 r  vga_display/blue_reg[1]_i_63/CO[3]
                         net (fo=1, routed)           0.000     4.408    vga_display/blue_reg[1]_i_63_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.522 r  vga_display/blue_reg[1]_i_61/CO[3]
                         net (fo=1, routed)           0.000     4.522    vga_display/blue_reg[1]_i_61_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.636 r  vga_display/red_reg[2]_i_277/CO[3]
                         net (fo=1, routed)           0.000     4.636    vga_display/red_reg[2]_i_277_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.750 r  vga_display/blue_reg[1]_i_293/CO[3]
                         net (fo=1, routed)           0.000     4.750    vga_display/blue_reg[1]_i_293_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.864 r  vga_display/red_reg[3]_i_2284/CO[3]
                         net (fo=1, routed)           0.000     4.864    vga_display/red_reg[3]_i_2284_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.978 r  vga_display/red_reg[3]_i_1230/CO[3]
                         net (fo=1, routed)           0.000     4.978    vga_display/red_reg[3]_i_1230_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.092 r  vga_display/red_reg[3]_i_636/CO[3]
                         net (fo=1, routed)           0.000     5.092    vga_display/red_reg[3]_i_636_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.426 r  vga_display/red_reg[3]_i_281/O[1]
                         net (fo=335, routed)         2.858     8.284    vga_display/red_reg[3]_i_281_n_6
    SLICE_X29Y26         LUT3 (Prop_lut3_I1_O)        0.303     8.587 r  vga_display/blue_reg[1]_i_294/O
                         net (fo=9, routed)           1.759    10.346    vga_display/blue_reg[1]_i_294_n_0
    SLICE_X30Y33         LUT6 (Prop_lut6_I0_O)        0.124    10.470 r  vga_display/blue_reg[1]_i_156/O
                         net (fo=4, routed)           1.347    11.817    vga_display/blue_reg[1]_i_156_n_0
    SLICE_X24Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.941 r  vga_display/blue_reg[1]_i_280/O
                         net (fo=1, routed)           0.000    11.941    vga_display/blue_reg[1]_i_280_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.342 r  vga_display/blue_reg[1]_i_120/CO[3]
                         net (fo=1, routed)           0.000    12.342    vga_display/blue_reg[1]_i_120_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.456 r  vga_display/blue_reg[1]_i_119/CO[3]
                         net (fo=1, routed)           0.000    12.456    vga_display/blue_reg[1]_i_119_n_0
    SLICE_X24Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.790 r  vga_display/blue_reg[1]_i_60/O[1]
                         net (fo=2, routed)           1.161    13.951    vga_display/blue_reg[1]_i_60_n_6
    SLICE_X26Y26         LUT5 (Prop_lut5_I1_O)        0.303    14.254 r  vga_display/blue_reg[1]_i_18/O
                         net (fo=2, routed)           1.323    15.577    vga_display/blue_reg[1]_i_18_n_0
    SLICE_X27Y26         LUT6 (Prop_lut6_I0_O)        0.124    15.701 r  vga_display/blue_reg[1]_i_22/O
                         net (fo=1, routed)           0.000    15.701    vga_display/blue_reg[1]_i_22_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.281 r  vga_display/blue_reg[1]_i_7/O[2]
                         net (fo=9, routed)           1.718    17.999    vga_display/blue_reg[1]_i_7_n_5
    SLICE_X32Y29         LUT2 (Prop_lut2_I0_O)        0.302    18.301 r  vga_display/blue_reg[1]_i_569/O
                         net (fo=1, routed)           0.000    18.301    vga_display/blue_reg[1]_i_569_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.814 r  vga_display/blue_reg[1]_i_514/CO[3]
                         net (fo=1, routed)           0.000    18.814    vga_display/blue_reg[1]_i_514_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.931 r  vga_display/blue_reg[1]_i_458/CO[3]
                         net (fo=1, routed)           0.000    18.931    vga_display/blue_reg[1]_i_458_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.254 r  vga_display/blue_reg[1]_i_378/O[1]
                         net (fo=3, routed)           1.491    20.745    vga_display/blue_reg[1]_i_378_n_6
    SLICE_X18Y31         LUT4 (Prop_lut4_I0_O)        0.306    21.051 r  vga_display/blue_reg[1]_i_368/O
                         net (fo=1, routed)           1.008    22.059    vga_display/blue_reg[1]_i_368_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    22.579 r  vga_display/blue_reg[1]_i_247/CO[3]
                         net (fo=1, routed)           0.000    22.579    vga_display/blue_reg[1]_i_247_n_0
    SLICE_X26Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.696 r  vga_display/blue_reg[1]_i_97/CO[3]
                         net (fo=1, routed)           0.000    22.696    vga_display/blue_reg[1]_i_97_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.813 r  vga_display/blue_reg[1]_i_37/CO[3]
                         net (fo=1, routed)           0.000    22.813    vga_display/blue_reg[1]_i_37_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.930 f  vga_display/blue_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           1.101    24.031    vga_display/blue_reg[1]_i_12_n_0
    SLICE_X27Y34         LUT5 (Prop_lut5_I0_O)        0.124    24.155 r  vga_display/blue_reg[1]_i_6/O
                         net (fo=104, routed)         1.471    25.626    vga_display/blue_reg[1]_i_6_n_0
    SLICE_X23Y16         LUT3 (Prop_lut3_I1_O)        0.124    25.750 f  vga_display/blue_reg[1]_i_3/O
                         net (fo=18, routed)          1.809    27.558    vga_display/X_COORD[0]
    SLICE_X34Y28         LUT1 (Prop_lut1_I0_O)        0.124    27.682 r  vga_display/red_reg[2]_i_131/O
                         net (fo=1, routed)           0.483    28.165    vga_display/red_reg[2]_i_131_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    28.745 r  vga_display/red_reg[2]_i_54/CO[3]
                         net (fo=1, routed)           0.000    28.745    vga_display/red_reg[2]_i_54_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.859 r  vga_display/red3__2_i_159/CO[3]
                         net (fo=1, routed)           0.000    28.859    vga_display/red3__2_i_159_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.081 r  vga_display/red3__2_i_155/O[0]
                         net (fo=3, routed)           1.146    30.227    vga_display/X_COORD1[9]
    SLICE_X32Y36         LUT5 (Prop_lut5_I0_O)        0.299    30.526 r  vga_display/red3__2_i_127/O
                         net (fo=5, routed)           0.871    31.397    vga_display/red3__2_i_127_n_0
    SLICE_X35Y32         LUT6 (Prop_lut6_I5_O)        0.124    31.521 r  vga_display/red3__2_i_228/O
                         net (fo=1, routed)           0.000    31.521    vga_display/red3__2_i_228_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.071 r  vga_display/red3__2_i_158/CO[3]
                         net (fo=1, routed)           0.000    32.071    vga_display/red3__2_i_158_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.405 r  vga_display/red3__2_i_154/O[1]
                         net (fo=1, routed)           0.799    33.204    vga_display/red3__2_i_154_n_6
    SLICE_X34Y33         LUT6 (Prop_lut6_I5_O)        0.303    33.507 r  vga_display/red3__2_i_122/O
                         net (fo=1, routed)           0.000    33.507    vga_display/red3__2_i_122_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.040 r  vga_display/red3__2_i_83/CO[3]
                         net (fo=1, routed)           0.000    34.040    vga_display/red3__2_i_83_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.157 r  vga_display/red3__2_i_82/CO[3]
                         net (fo=1, routed)           0.000    34.157    vga_display/red3__2_i_82_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    34.480 r  vga_display/red3__2_i_80/O[1]
                         net (fo=6, routed)           1.653    36.133    vga_display/red3__2_i_80_n_6
    SLICE_X28Y23         LUT4 (Prop_lut4_I2_O)        0.306    36.439 r  vga_display/red_reg[3]_i_3527/O
                         net (fo=1, routed)           0.000    36.439    vga_display/red_reg[3]_i_3527_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    36.971 r  vga_display/red_reg[3]_i_2648/CO[3]
                         net (fo=1, routed)           0.000    36.971    vga_display/red_reg[3]_i_2648_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    37.284 r  vga_display/red_reg[3]_i_1804/O[3]
                         net (fo=337, routed)         4.976    42.260    vga_display/red_reg[3]_i_1804_n_4
    SLICE_X25Y16         LUT3 (Prop_lut3_I1_O)        0.306    42.566 r  vga_display/red_reg[3]_i_6274/O
                         net (fo=13, routed)          1.495    44.061    vga_display/red_reg[3]_i_6274_n_0
    SLICE_X31Y24         LUT6 (Prop_lut6_I5_O)        0.124    44.185 r  vga_display/red_reg[3]_i_5482/O
                         net (fo=10, routed)          1.641    45.826    vga_display/red_reg[3]_i_5482_n_0
    SLICE_X32Y19         LUT6 (Prop_lut6_I0_O)        0.124    45.950 r  vga_display/red_reg[3]_i_7598/O
                         net (fo=1, routed)           0.000    45.950    vga_display/red_reg[3]_i_7598_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    46.558 r  vga_display/red_reg[3]_i_7365/O[3]
                         net (fo=2, routed)           1.472    48.030    vga_display/red_reg[3]_i_7365_n_4
    SLICE_X29Y14         LUT3 (Prop_lut3_I1_O)        0.307    48.337 r  vga_display/red_reg[3]_i_6970/O
                         net (fo=2, routed)           1.119    49.457    vga_display/red_reg[3]_i_6970_n_0
    SLICE_X29Y17         LUT4 (Prop_lut4_I3_O)        0.124    49.581 r  vga_display/red_reg[3]_i_6974/O
                         net (fo=1, routed)           0.000    49.581    vga_display/red_reg[3]_i_6974_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    49.979 r  vga_display/red_reg[3]_i_6321/CO[3]
                         net (fo=1, routed)           0.000    49.979    vga_display/red_reg[3]_i_6321_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.093 r  vga_display/red_reg[3]_i_5602/CO[3]
                         net (fo=1, routed)           0.000    50.093    vga_display/red_reg[3]_i_5602_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.207 r  vga_display/red_reg[3]_i_4493/CO[3]
                         net (fo=1, routed)           0.000    50.207    vga_display/red_reg[3]_i_4493_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    50.429 r  vga_display/red_reg[3]_i_4481/O[0]
                         net (fo=2, routed)           1.250    51.679    vga_display/red_reg[3]_i_4481_n_7
    SLICE_X37Y18         LUT3 (Prop_lut3_I0_O)        0.299    51.978 r  vga_display/red_reg[3]_i_3625/O
                         net (fo=2, routed)           0.956    52.934    vga_display/red_reg[3]_i_3625_n_0
    SLICE_X35Y18         LUT4 (Prop_lut4_I3_O)        0.124    53.058 r  vga_display/red_reg[3]_i_3629/O
                         net (fo=1, routed)           0.000    53.058    vga_display/red_reg[3]_i_3629_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.608 r  vga_display/red_reg[3]_i_2683/CO[3]
                         net (fo=1, routed)           0.000    53.608    vga_display/red_reg[3]_i_2683_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.722 r  vga_display/red_reg[3]_i_2681/CO[3]
                         net (fo=1, routed)           0.000    53.722    vga_display/red_reg[3]_i_2681_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.836 r  vga_display/red_reg[3]_i_2690/CO[3]
                         net (fo=1, routed)           0.000    53.836    vga_display/red_reg[3]_i_2690_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.950 r  vga_display/red_reg[3]_i_2674/CO[3]
                         net (fo=1, routed)           0.000    53.950    vga_display/red_reg[3]_i_2674_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    54.284 r  vga_display/red_reg[3]_i_2671/O[1]
                         net (fo=6, routed)           1.493    55.777    vga_display/red_reg[3]_i_2671_n_6
    SLICE_X36Y19         LUT2 (Prop_lut2_I1_O)        0.303    56.080 r  vga_display/red_reg[3]_i_7338/O
                         net (fo=1, routed)           0.000    56.080    vga_display/red_reg[3]_i_7338_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    56.460 r  vga_display/red_reg[3]_i_6843/CO[3]
                         net (fo=1, routed)           0.000    56.460    vga_display/red_reg[3]_i_6843_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.577 r  vga_display/red_reg[3]_i_6225/CO[3]
                         net (fo=1, routed)           0.000    56.577    vga_display/red_reg[3]_i_6225_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.694 r  vga_display/red_reg[3]_i_5397/CO[3]
                         net (fo=1, routed)           0.000    56.694    vga_display/red_reg[3]_i_5397_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    57.009 r  vga_display/red_reg[3]_i_4425/O[3]
                         net (fo=3, routed)           1.796    58.805    vga_display/red_reg[3]_i_4425_n_4
    SLICE_X23Y21         LUT4 (Prop_lut4_I0_O)        0.307    59.112 r  vga_display/red_reg[3]_i_4418/O
                         net (fo=1, routed)           0.711    59.823    vga_display/red_reg[3]_i_4418_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    60.363 r  vga_display/red_reg[3]_i_3530/CO[2]
                         net (fo=1, routed)           0.961    61.324    vga_display/red_reg[3]_i_3530_n_1
    SLICE_X31Y23         LUT5 (Prop_lut5_I0_O)        0.313    61.637 r  vga_display/red_reg[3]_i_2657/O
                         net (fo=61, routed)          2.575    64.212    vga_display/red_reg[3]_i_2657_n_0
    SLICE_X36Y13         LUT3 (Prop_lut3_I1_O)        0.150    64.362 r  vga_display/red_reg[3]_i_3608/O
                         net (fo=1, routed)           0.327    64.689    vga_display/red_reg[3]_i_3608_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.799    65.488 r  vga_display/red_reg[3]_i_2680/CO[3]
                         net (fo=1, routed)           0.000    65.488    vga_display/red_reg[3]_i_2680_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    65.803 r  vga_display/red_reg[3]_i_2689/O[3]
                         net (fo=1, routed)           0.656    66.459    vga_display/red_reg[3]_i_2689_n_4
    SLICE_X36Y14         LUT5 (Prop_lut5_I0_O)        0.307    66.766 r  vga_display/red_reg[3]_i_1836/O
                         net (fo=3, routed)           1.794    68.560    vga_display/red40_in[8]
    SLICE_X36Y6          LUT6 (Prop_lut6_I1_O)        0.124    68.684 r  vga_display/red_reg[3]_i_1840/O
                         net (fo=1, routed)           0.000    68.684    vga_display/red_reg[3]_i_1840_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    69.197 r  vga_display/red_reg[3]_i_953/CO[3]
                         net (fo=1, routed)           0.000    69.197    vga_display/red_reg[3]_i_953_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.314 r  vga_display/red_reg[3]_i_951/CO[3]
                         net (fo=1, routed)           0.000    69.314    vga_display/red_reg[3]_i_951_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.431 r  vga_display/red_reg[3]_i_955/CO[3]
                         net (fo=1, routed)           0.000    69.431    vga_display/red_reg[3]_i_955_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    69.650 r  vga_display/red_reg[3]_i_958/O[0]
                         net (fo=1, routed)           0.838    70.488    vga_display/red_reg[3]_i_958_n_7
    SLICE_X34Y10         LUT4 (Prop_lut4_I3_O)        0.295    70.783 r  vga_display/red_reg[3]_i_957/O
                         net (fo=1, routed)           0.680    71.463    vga_display/red_reg[3]_i_957_n_0
    SLICE_X34Y10         LUT5 (Prop_lut5_I4_O)        0.124    71.587 r  vga_display/red_reg[3]_i_404/O
                         net (fo=1, routed)           0.829    72.416    vga_display/red_reg[3]_i_404_n_0
    SLICE_X36Y12         LUT6 (Prop_lut6_I2_O)        0.124    72.540 r  vga_display/red_reg[3]_i_143/O
                         net (fo=4, routed)           3.295    75.834    vga_display/red_reg[3]_i_143_n_0
    SLICE_X41Y83         LUT4 (Prop_lut4_I0_O)        0.124    75.958 r  vga_display/red_reg[3]_i_37/O
                         net (fo=3, routed)           1.183    77.141    vga_display/red_reg[3]_i_37_n_0
    SLICE_X39Y78         LUT6 (Prop_lut6_I2_O)        0.124    77.265 f  vga_display/red_reg[2]_i_2/O
                         net (fo=6, routed)           2.513    79.778    vga_display/red_reg[2]_i_2_n_0
    SLICE_X30Y43         LUT6 (Prop_lut6_I2_O)        0.124    79.902 r  vga_display/green_reg[3]_i_1/O
                         net (fo=1, routed)           0.379    80.281    vga_display/green_reg[3]_i_1_n_0
    SLICE_X30Y43         LDPE (DToQ_ldpe_D_Q)         0.496    80.777 r  vga_display/green_reg[3]/Q
                         net (fo=2, routed)           4.413    85.190    green_OBUF[1]
    AA21                 OBUF (Prop_obuf_I_O)         3.547    88.737 r  green_OBUF[3]_inst/O
                         net (fo=0)                   0.000    88.737    green[3]
    AA21                                                              r  green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            red[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        88.702ns  (logic 26.084ns (29.406%)  route 62.618ns (70.594%))
  Logic Levels:           87  (CARRY4=50 FDRE=1 LDPE=1 LUT1=2 LUT2=2 LUT3=6 LUT4=7 LUT5=6 LUT6=11 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y13         FDRE                         0.000     0.000 r  vga_display/hcount_reg[3]/C
    SLICE_X21Y13         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  vga_display/hcount_reg[3]/Q
                         net (fo=30, routed)          3.278     3.734    vga_display/hcount[3]
    SLICE_X29Y28         LUT1 (Prop_lut1_I0_O)        0.124     3.858 r  vga_display/blue_reg[1]_i_151/O
                         net (fo=1, routed)           0.000     3.858    vga_display/blue_reg[1]_i_151_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.408 r  vga_display/blue_reg[1]_i_63/CO[3]
                         net (fo=1, routed)           0.000     4.408    vga_display/blue_reg[1]_i_63_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.522 r  vga_display/blue_reg[1]_i_61/CO[3]
                         net (fo=1, routed)           0.000     4.522    vga_display/blue_reg[1]_i_61_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.636 r  vga_display/red_reg[2]_i_277/CO[3]
                         net (fo=1, routed)           0.000     4.636    vga_display/red_reg[2]_i_277_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.750 r  vga_display/blue_reg[1]_i_293/CO[3]
                         net (fo=1, routed)           0.000     4.750    vga_display/blue_reg[1]_i_293_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.864 r  vga_display/red_reg[3]_i_2284/CO[3]
                         net (fo=1, routed)           0.000     4.864    vga_display/red_reg[3]_i_2284_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.978 r  vga_display/red_reg[3]_i_1230/CO[3]
                         net (fo=1, routed)           0.000     4.978    vga_display/red_reg[3]_i_1230_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.092 r  vga_display/red_reg[3]_i_636/CO[3]
                         net (fo=1, routed)           0.000     5.092    vga_display/red_reg[3]_i_636_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.426 r  vga_display/red_reg[3]_i_281/O[1]
                         net (fo=335, routed)         2.858     8.284    vga_display/red_reg[3]_i_281_n_6
    SLICE_X29Y26         LUT3 (Prop_lut3_I1_O)        0.303     8.587 r  vga_display/blue_reg[1]_i_294/O
                         net (fo=9, routed)           1.759    10.346    vga_display/blue_reg[1]_i_294_n_0
    SLICE_X30Y33         LUT6 (Prop_lut6_I0_O)        0.124    10.470 r  vga_display/blue_reg[1]_i_156/O
                         net (fo=4, routed)           1.347    11.817    vga_display/blue_reg[1]_i_156_n_0
    SLICE_X24Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.941 r  vga_display/blue_reg[1]_i_280/O
                         net (fo=1, routed)           0.000    11.941    vga_display/blue_reg[1]_i_280_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.342 r  vga_display/blue_reg[1]_i_120/CO[3]
                         net (fo=1, routed)           0.000    12.342    vga_display/blue_reg[1]_i_120_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.456 r  vga_display/blue_reg[1]_i_119/CO[3]
                         net (fo=1, routed)           0.000    12.456    vga_display/blue_reg[1]_i_119_n_0
    SLICE_X24Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.790 r  vga_display/blue_reg[1]_i_60/O[1]
                         net (fo=2, routed)           1.161    13.951    vga_display/blue_reg[1]_i_60_n_6
    SLICE_X26Y26         LUT5 (Prop_lut5_I1_O)        0.303    14.254 r  vga_display/blue_reg[1]_i_18/O
                         net (fo=2, routed)           1.323    15.577    vga_display/blue_reg[1]_i_18_n_0
    SLICE_X27Y26         LUT6 (Prop_lut6_I0_O)        0.124    15.701 r  vga_display/blue_reg[1]_i_22/O
                         net (fo=1, routed)           0.000    15.701    vga_display/blue_reg[1]_i_22_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.281 r  vga_display/blue_reg[1]_i_7/O[2]
                         net (fo=9, routed)           1.718    17.999    vga_display/blue_reg[1]_i_7_n_5
    SLICE_X32Y29         LUT2 (Prop_lut2_I0_O)        0.302    18.301 r  vga_display/blue_reg[1]_i_569/O
                         net (fo=1, routed)           0.000    18.301    vga_display/blue_reg[1]_i_569_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.814 r  vga_display/blue_reg[1]_i_514/CO[3]
                         net (fo=1, routed)           0.000    18.814    vga_display/blue_reg[1]_i_514_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.931 r  vga_display/blue_reg[1]_i_458/CO[3]
                         net (fo=1, routed)           0.000    18.931    vga_display/blue_reg[1]_i_458_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.254 r  vga_display/blue_reg[1]_i_378/O[1]
                         net (fo=3, routed)           1.491    20.745    vga_display/blue_reg[1]_i_378_n_6
    SLICE_X18Y31         LUT4 (Prop_lut4_I0_O)        0.306    21.051 r  vga_display/blue_reg[1]_i_368/O
                         net (fo=1, routed)           1.008    22.059    vga_display/blue_reg[1]_i_368_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    22.579 r  vga_display/blue_reg[1]_i_247/CO[3]
                         net (fo=1, routed)           0.000    22.579    vga_display/blue_reg[1]_i_247_n_0
    SLICE_X26Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.696 r  vga_display/blue_reg[1]_i_97/CO[3]
                         net (fo=1, routed)           0.000    22.696    vga_display/blue_reg[1]_i_97_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.813 r  vga_display/blue_reg[1]_i_37/CO[3]
                         net (fo=1, routed)           0.000    22.813    vga_display/blue_reg[1]_i_37_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.930 f  vga_display/blue_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           1.101    24.031    vga_display/blue_reg[1]_i_12_n_0
    SLICE_X27Y34         LUT5 (Prop_lut5_I0_O)        0.124    24.155 r  vga_display/blue_reg[1]_i_6/O
                         net (fo=104, routed)         1.471    25.626    vga_display/blue_reg[1]_i_6_n_0
    SLICE_X23Y16         LUT3 (Prop_lut3_I1_O)        0.124    25.750 f  vga_display/blue_reg[1]_i_3/O
                         net (fo=18, routed)          1.809    27.558    vga_display/X_COORD[0]
    SLICE_X34Y28         LUT1 (Prop_lut1_I0_O)        0.124    27.682 r  vga_display/red_reg[2]_i_131/O
                         net (fo=1, routed)           0.483    28.165    vga_display/red_reg[2]_i_131_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    28.745 r  vga_display/red_reg[2]_i_54/CO[3]
                         net (fo=1, routed)           0.000    28.745    vga_display/red_reg[2]_i_54_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.859 r  vga_display/red3__2_i_159/CO[3]
                         net (fo=1, routed)           0.000    28.859    vga_display/red3__2_i_159_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.081 r  vga_display/red3__2_i_155/O[0]
                         net (fo=3, routed)           1.146    30.227    vga_display/X_COORD1[9]
    SLICE_X32Y36         LUT5 (Prop_lut5_I0_O)        0.299    30.526 r  vga_display/red3__2_i_127/O
                         net (fo=5, routed)           0.871    31.397    vga_display/red3__2_i_127_n_0
    SLICE_X35Y32         LUT6 (Prop_lut6_I5_O)        0.124    31.521 r  vga_display/red3__2_i_228/O
                         net (fo=1, routed)           0.000    31.521    vga_display/red3__2_i_228_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.071 r  vga_display/red3__2_i_158/CO[3]
                         net (fo=1, routed)           0.000    32.071    vga_display/red3__2_i_158_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.405 r  vga_display/red3__2_i_154/O[1]
                         net (fo=1, routed)           0.799    33.204    vga_display/red3__2_i_154_n_6
    SLICE_X34Y33         LUT6 (Prop_lut6_I5_O)        0.303    33.507 r  vga_display/red3__2_i_122/O
                         net (fo=1, routed)           0.000    33.507    vga_display/red3__2_i_122_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.040 r  vga_display/red3__2_i_83/CO[3]
                         net (fo=1, routed)           0.000    34.040    vga_display/red3__2_i_83_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.157 r  vga_display/red3__2_i_82/CO[3]
                         net (fo=1, routed)           0.000    34.157    vga_display/red3__2_i_82_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    34.480 r  vga_display/red3__2_i_80/O[1]
                         net (fo=6, routed)           1.653    36.133    vga_display/red3__2_i_80_n_6
    SLICE_X28Y23         LUT4 (Prop_lut4_I2_O)        0.306    36.439 r  vga_display/red_reg[3]_i_3527/O
                         net (fo=1, routed)           0.000    36.439    vga_display/red_reg[3]_i_3527_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    36.971 r  vga_display/red_reg[3]_i_2648/CO[3]
                         net (fo=1, routed)           0.000    36.971    vga_display/red_reg[3]_i_2648_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    37.284 r  vga_display/red_reg[3]_i_1804/O[3]
                         net (fo=337, routed)         4.976    42.260    vga_display/red_reg[3]_i_1804_n_4
    SLICE_X25Y16         LUT3 (Prop_lut3_I1_O)        0.306    42.566 r  vga_display/red_reg[3]_i_6274/O
                         net (fo=13, routed)          1.495    44.061    vga_display/red_reg[3]_i_6274_n_0
    SLICE_X31Y24         LUT6 (Prop_lut6_I5_O)        0.124    44.185 r  vga_display/red_reg[3]_i_5482/O
                         net (fo=10, routed)          1.641    45.826    vga_display/red_reg[3]_i_5482_n_0
    SLICE_X32Y19         LUT6 (Prop_lut6_I0_O)        0.124    45.950 r  vga_display/red_reg[3]_i_7598/O
                         net (fo=1, routed)           0.000    45.950    vga_display/red_reg[3]_i_7598_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    46.558 r  vga_display/red_reg[3]_i_7365/O[3]
                         net (fo=2, routed)           1.472    48.030    vga_display/red_reg[3]_i_7365_n_4
    SLICE_X29Y14         LUT3 (Prop_lut3_I1_O)        0.307    48.337 r  vga_display/red_reg[3]_i_6970/O
                         net (fo=2, routed)           1.119    49.457    vga_display/red_reg[3]_i_6970_n_0
    SLICE_X29Y17         LUT4 (Prop_lut4_I3_O)        0.124    49.581 r  vga_display/red_reg[3]_i_6974/O
                         net (fo=1, routed)           0.000    49.581    vga_display/red_reg[3]_i_6974_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    49.979 r  vga_display/red_reg[3]_i_6321/CO[3]
                         net (fo=1, routed)           0.000    49.979    vga_display/red_reg[3]_i_6321_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.093 r  vga_display/red_reg[3]_i_5602/CO[3]
                         net (fo=1, routed)           0.000    50.093    vga_display/red_reg[3]_i_5602_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.207 r  vga_display/red_reg[3]_i_4493/CO[3]
                         net (fo=1, routed)           0.000    50.207    vga_display/red_reg[3]_i_4493_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    50.429 r  vga_display/red_reg[3]_i_4481/O[0]
                         net (fo=2, routed)           1.250    51.679    vga_display/red_reg[3]_i_4481_n_7
    SLICE_X37Y18         LUT3 (Prop_lut3_I0_O)        0.299    51.978 r  vga_display/red_reg[3]_i_3625/O
                         net (fo=2, routed)           0.956    52.934    vga_display/red_reg[3]_i_3625_n_0
    SLICE_X35Y18         LUT4 (Prop_lut4_I3_O)        0.124    53.058 r  vga_display/red_reg[3]_i_3629/O
                         net (fo=1, routed)           0.000    53.058    vga_display/red_reg[3]_i_3629_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.608 r  vga_display/red_reg[3]_i_2683/CO[3]
                         net (fo=1, routed)           0.000    53.608    vga_display/red_reg[3]_i_2683_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.722 r  vga_display/red_reg[3]_i_2681/CO[3]
                         net (fo=1, routed)           0.000    53.722    vga_display/red_reg[3]_i_2681_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.836 r  vga_display/red_reg[3]_i_2690/CO[3]
                         net (fo=1, routed)           0.000    53.836    vga_display/red_reg[3]_i_2690_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.950 r  vga_display/red_reg[3]_i_2674/CO[3]
                         net (fo=1, routed)           0.000    53.950    vga_display/red_reg[3]_i_2674_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    54.284 r  vga_display/red_reg[3]_i_2671/O[1]
                         net (fo=6, routed)           1.493    55.777    vga_display/red_reg[3]_i_2671_n_6
    SLICE_X36Y19         LUT2 (Prop_lut2_I1_O)        0.303    56.080 r  vga_display/red_reg[3]_i_7338/O
                         net (fo=1, routed)           0.000    56.080    vga_display/red_reg[3]_i_7338_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    56.460 r  vga_display/red_reg[3]_i_6843/CO[3]
                         net (fo=1, routed)           0.000    56.460    vga_display/red_reg[3]_i_6843_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.577 r  vga_display/red_reg[3]_i_6225/CO[3]
                         net (fo=1, routed)           0.000    56.577    vga_display/red_reg[3]_i_6225_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.694 r  vga_display/red_reg[3]_i_5397/CO[3]
                         net (fo=1, routed)           0.000    56.694    vga_display/red_reg[3]_i_5397_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    57.009 r  vga_display/red_reg[3]_i_4425/O[3]
                         net (fo=3, routed)           1.796    58.805    vga_display/red_reg[3]_i_4425_n_4
    SLICE_X23Y21         LUT4 (Prop_lut4_I0_O)        0.307    59.112 r  vga_display/red_reg[3]_i_4418/O
                         net (fo=1, routed)           0.711    59.823    vga_display/red_reg[3]_i_4418_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    60.363 r  vga_display/red_reg[3]_i_3530/CO[2]
                         net (fo=1, routed)           0.961    61.324    vga_display/red_reg[3]_i_3530_n_1
    SLICE_X31Y23         LUT5 (Prop_lut5_I0_O)        0.313    61.637 r  vga_display/red_reg[3]_i_2657/O
                         net (fo=61, routed)          2.575    64.212    vga_display/red_reg[3]_i_2657_n_0
    SLICE_X36Y13         LUT3 (Prop_lut3_I1_O)        0.150    64.362 r  vga_display/red_reg[3]_i_3608/O
                         net (fo=1, routed)           0.327    64.689    vga_display/red_reg[3]_i_3608_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.799    65.488 r  vga_display/red_reg[3]_i_2680/CO[3]
                         net (fo=1, routed)           0.000    65.488    vga_display/red_reg[3]_i_2680_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    65.803 r  vga_display/red_reg[3]_i_2689/O[3]
                         net (fo=1, routed)           0.656    66.459    vga_display/red_reg[3]_i_2689_n_4
    SLICE_X36Y14         LUT5 (Prop_lut5_I0_O)        0.307    66.766 r  vga_display/red_reg[3]_i_1836/O
                         net (fo=3, routed)           1.794    68.560    vga_display/red40_in[8]
    SLICE_X36Y6          LUT6 (Prop_lut6_I1_O)        0.124    68.684 r  vga_display/red_reg[3]_i_1840/O
                         net (fo=1, routed)           0.000    68.684    vga_display/red_reg[3]_i_1840_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    69.197 r  vga_display/red_reg[3]_i_953/CO[3]
                         net (fo=1, routed)           0.000    69.197    vga_display/red_reg[3]_i_953_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.314 r  vga_display/red_reg[3]_i_951/CO[3]
                         net (fo=1, routed)           0.000    69.314    vga_display/red_reg[3]_i_951_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.431 r  vga_display/red_reg[3]_i_955/CO[3]
                         net (fo=1, routed)           0.000    69.431    vga_display/red_reg[3]_i_955_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    69.650 r  vga_display/red_reg[3]_i_958/O[0]
                         net (fo=1, routed)           0.838    70.488    vga_display/red_reg[3]_i_958_n_7
    SLICE_X34Y10         LUT4 (Prop_lut4_I3_O)        0.295    70.783 r  vga_display/red_reg[3]_i_957/O
                         net (fo=1, routed)           0.680    71.463    vga_display/red_reg[3]_i_957_n_0
    SLICE_X34Y10         LUT5 (Prop_lut5_I4_O)        0.124    71.587 r  vga_display/red_reg[3]_i_404/O
                         net (fo=1, routed)           0.829    72.416    vga_display/red_reg[3]_i_404_n_0
    SLICE_X36Y12         LUT6 (Prop_lut6_I2_O)        0.124    72.540 r  vga_display/red_reg[3]_i_143/O
                         net (fo=4, routed)           3.295    75.834    vga_display/red_reg[3]_i_143_n_0
    SLICE_X41Y83         LUT4 (Prop_lut4_I0_O)        0.124    75.958 r  vga_display/red_reg[3]_i_37/O
                         net (fo=3, routed)           1.183    77.141    vga_display/red_reg[3]_i_37_n_0
    SLICE_X39Y78         LUT6 (Prop_lut6_I2_O)        0.124    77.265 f  vga_display/red_reg[2]_i_2/O
                         net (fo=6, routed)           2.532    79.797    vga_display/red_reg[2]_i_2_n_0
    SLICE_X30Y43         LUT6 (Prop_lut6_I0_O)        0.124    79.921 r  vga_display/red_reg[0]_i_1/O
                         net (fo=1, routed)           0.379    80.300    vga_display/red_reg[0]_i_1_n_0
    SLICE_X30Y43         LDPE (DToQ_ldpe_D_Q)         0.479    80.779 r  vga_display/red_reg[0]/Q
                         net (fo=1, routed)           4.385    85.164    red_OBUF[0]
    V20                  OBUF (Prop_obuf_I_O)         3.538    88.702 r  red_OBUF[0]_inst/O
                         net (fo=0)                   0.000    88.702    red[0]
    V20                                                               r  red[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        88.559ns  (logic 26.106ns (29.478%)  route 62.454ns (70.522%))
  Logic Levels:           87  (CARRY4=50 FDRE=1 LDPE=1 LUT1=2 LUT2=2 LUT3=6 LUT4=7 LUT5=6 LUT6=11 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y13         FDRE                         0.000     0.000 r  vga_display/hcount_reg[3]/C
    SLICE_X21Y13         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  vga_display/hcount_reg[3]/Q
                         net (fo=30, routed)          3.278     3.734    vga_display/hcount[3]
    SLICE_X29Y28         LUT1 (Prop_lut1_I0_O)        0.124     3.858 r  vga_display/blue_reg[1]_i_151/O
                         net (fo=1, routed)           0.000     3.858    vga_display/blue_reg[1]_i_151_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.408 r  vga_display/blue_reg[1]_i_63/CO[3]
                         net (fo=1, routed)           0.000     4.408    vga_display/blue_reg[1]_i_63_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.522 r  vga_display/blue_reg[1]_i_61/CO[3]
                         net (fo=1, routed)           0.000     4.522    vga_display/blue_reg[1]_i_61_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.636 r  vga_display/red_reg[2]_i_277/CO[3]
                         net (fo=1, routed)           0.000     4.636    vga_display/red_reg[2]_i_277_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.750 r  vga_display/blue_reg[1]_i_293/CO[3]
                         net (fo=1, routed)           0.000     4.750    vga_display/blue_reg[1]_i_293_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.864 r  vga_display/red_reg[3]_i_2284/CO[3]
                         net (fo=1, routed)           0.000     4.864    vga_display/red_reg[3]_i_2284_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.978 r  vga_display/red_reg[3]_i_1230/CO[3]
                         net (fo=1, routed)           0.000     4.978    vga_display/red_reg[3]_i_1230_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.092 r  vga_display/red_reg[3]_i_636/CO[3]
                         net (fo=1, routed)           0.000     5.092    vga_display/red_reg[3]_i_636_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.426 r  vga_display/red_reg[3]_i_281/O[1]
                         net (fo=335, routed)         2.858     8.284    vga_display/red_reg[3]_i_281_n_6
    SLICE_X29Y26         LUT3 (Prop_lut3_I1_O)        0.303     8.587 r  vga_display/blue_reg[1]_i_294/O
                         net (fo=9, routed)           1.759    10.346    vga_display/blue_reg[1]_i_294_n_0
    SLICE_X30Y33         LUT6 (Prop_lut6_I0_O)        0.124    10.470 r  vga_display/blue_reg[1]_i_156/O
                         net (fo=4, routed)           1.347    11.817    vga_display/blue_reg[1]_i_156_n_0
    SLICE_X24Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.941 r  vga_display/blue_reg[1]_i_280/O
                         net (fo=1, routed)           0.000    11.941    vga_display/blue_reg[1]_i_280_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.342 r  vga_display/blue_reg[1]_i_120/CO[3]
                         net (fo=1, routed)           0.000    12.342    vga_display/blue_reg[1]_i_120_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.456 r  vga_display/blue_reg[1]_i_119/CO[3]
                         net (fo=1, routed)           0.000    12.456    vga_display/blue_reg[1]_i_119_n_0
    SLICE_X24Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.790 r  vga_display/blue_reg[1]_i_60/O[1]
                         net (fo=2, routed)           1.161    13.951    vga_display/blue_reg[1]_i_60_n_6
    SLICE_X26Y26         LUT5 (Prop_lut5_I1_O)        0.303    14.254 r  vga_display/blue_reg[1]_i_18/O
                         net (fo=2, routed)           1.323    15.577    vga_display/blue_reg[1]_i_18_n_0
    SLICE_X27Y26         LUT6 (Prop_lut6_I0_O)        0.124    15.701 r  vga_display/blue_reg[1]_i_22/O
                         net (fo=1, routed)           0.000    15.701    vga_display/blue_reg[1]_i_22_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.281 r  vga_display/blue_reg[1]_i_7/O[2]
                         net (fo=9, routed)           1.718    17.999    vga_display/blue_reg[1]_i_7_n_5
    SLICE_X32Y29         LUT2 (Prop_lut2_I0_O)        0.302    18.301 r  vga_display/blue_reg[1]_i_569/O
                         net (fo=1, routed)           0.000    18.301    vga_display/blue_reg[1]_i_569_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.814 r  vga_display/blue_reg[1]_i_514/CO[3]
                         net (fo=1, routed)           0.000    18.814    vga_display/blue_reg[1]_i_514_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.931 r  vga_display/blue_reg[1]_i_458/CO[3]
                         net (fo=1, routed)           0.000    18.931    vga_display/blue_reg[1]_i_458_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.254 r  vga_display/blue_reg[1]_i_378/O[1]
                         net (fo=3, routed)           1.491    20.745    vga_display/blue_reg[1]_i_378_n_6
    SLICE_X18Y31         LUT4 (Prop_lut4_I0_O)        0.306    21.051 r  vga_display/blue_reg[1]_i_368/O
                         net (fo=1, routed)           1.008    22.059    vga_display/blue_reg[1]_i_368_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    22.579 r  vga_display/blue_reg[1]_i_247/CO[3]
                         net (fo=1, routed)           0.000    22.579    vga_display/blue_reg[1]_i_247_n_0
    SLICE_X26Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.696 r  vga_display/blue_reg[1]_i_97/CO[3]
                         net (fo=1, routed)           0.000    22.696    vga_display/blue_reg[1]_i_97_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.813 r  vga_display/blue_reg[1]_i_37/CO[3]
                         net (fo=1, routed)           0.000    22.813    vga_display/blue_reg[1]_i_37_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.930 f  vga_display/blue_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           1.101    24.031    vga_display/blue_reg[1]_i_12_n_0
    SLICE_X27Y34         LUT5 (Prop_lut5_I0_O)        0.124    24.155 r  vga_display/blue_reg[1]_i_6/O
                         net (fo=104, routed)         1.471    25.626    vga_display/blue_reg[1]_i_6_n_0
    SLICE_X23Y16         LUT3 (Prop_lut3_I1_O)        0.124    25.750 f  vga_display/blue_reg[1]_i_3/O
                         net (fo=18, routed)          1.809    27.558    vga_display/X_COORD[0]
    SLICE_X34Y28         LUT1 (Prop_lut1_I0_O)        0.124    27.682 r  vga_display/red_reg[2]_i_131/O
                         net (fo=1, routed)           0.483    28.165    vga_display/red_reg[2]_i_131_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    28.745 r  vga_display/red_reg[2]_i_54/CO[3]
                         net (fo=1, routed)           0.000    28.745    vga_display/red_reg[2]_i_54_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.859 r  vga_display/red3__2_i_159/CO[3]
                         net (fo=1, routed)           0.000    28.859    vga_display/red3__2_i_159_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.081 r  vga_display/red3__2_i_155/O[0]
                         net (fo=3, routed)           1.146    30.227    vga_display/X_COORD1[9]
    SLICE_X32Y36         LUT5 (Prop_lut5_I0_O)        0.299    30.526 r  vga_display/red3__2_i_127/O
                         net (fo=5, routed)           0.871    31.397    vga_display/red3__2_i_127_n_0
    SLICE_X35Y32         LUT6 (Prop_lut6_I5_O)        0.124    31.521 r  vga_display/red3__2_i_228/O
                         net (fo=1, routed)           0.000    31.521    vga_display/red3__2_i_228_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.071 r  vga_display/red3__2_i_158/CO[3]
                         net (fo=1, routed)           0.000    32.071    vga_display/red3__2_i_158_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.405 r  vga_display/red3__2_i_154/O[1]
                         net (fo=1, routed)           0.799    33.204    vga_display/red3__2_i_154_n_6
    SLICE_X34Y33         LUT6 (Prop_lut6_I5_O)        0.303    33.507 r  vga_display/red3__2_i_122/O
                         net (fo=1, routed)           0.000    33.507    vga_display/red3__2_i_122_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.040 r  vga_display/red3__2_i_83/CO[3]
                         net (fo=1, routed)           0.000    34.040    vga_display/red3__2_i_83_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.157 r  vga_display/red3__2_i_82/CO[3]
                         net (fo=1, routed)           0.000    34.157    vga_display/red3__2_i_82_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    34.480 r  vga_display/red3__2_i_80/O[1]
                         net (fo=6, routed)           1.653    36.133    vga_display/red3__2_i_80_n_6
    SLICE_X28Y23         LUT4 (Prop_lut4_I2_O)        0.306    36.439 r  vga_display/red_reg[3]_i_3527/O
                         net (fo=1, routed)           0.000    36.439    vga_display/red_reg[3]_i_3527_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    36.971 r  vga_display/red_reg[3]_i_2648/CO[3]
                         net (fo=1, routed)           0.000    36.971    vga_display/red_reg[3]_i_2648_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    37.284 r  vga_display/red_reg[3]_i_1804/O[3]
                         net (fo=337, routed)         4.976    42.260    vga_display/red_reg[3]_i_1804_n_4
    SLICE_X25Y16         LUT3 (Prop_lut3_I1_O)        0.306    42.566 r  vga_display/red_reg[3]_i_6274/O
                         net (fo=13, routed)          1.495    44.061    vga_display/red_reg[3]_i_6274_n_0
    SLICE_X31Y24         LUT6 (Prop_lut6_I5_O)        0.124    44.185 r  vga_display/red_reg[3]_i_5482/O
                         net (fo=10, routed)          1.641    45.826    vga_display/red_reg[3]_i_5482_n_0
    SLICE_X32Y19         LUT6 (Prop_lut6_I0_O)        0.124    45.950 r  vga_display/red_reg[3]_i_7598/O
                         net (fo=1, routed)           0.000    45.950    vga_display/red_reg[3]_i_7598_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    46.558 r  vga_display/red_reg[3]_i_7365/O[3]
                         net (fo=2, routed)           1.472    48.030    vga_display/red_reg[3]_i_7365_n_4
    SLICE_X29Y14         LUT3 (Prop_lut3_I1_O)        0.307    48.337 r  vga_display/red_reg[3]_i_6970/O
                         net (fo=2, routed)           1.119    49.457    vga_display/red_reg[3]_i_6970_n_0
    SLICE_X29Y17         LUT4 (Prop_lut4_I3_O)        0.124    49.581 r  vga_display/red_reg[3]_i_6974/O
                         net (fo=1, routed)           0.000    49.581    vga_display/red_reg[3]_i_6974_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    49.979 r  vga_display/red_reg[3]_i_6321/CO[3]
                         net (fo=1, routed)           0.000    49.979    vga_display/red_reg[3]_i_6321_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.093 r  vga_display/red_reg[3]_i_5602/CO[3]
                         net (fo=1, routed)           0.000    50.093    vga_display/red_reg[3]_i_5602_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.207 r  vga_display/red_reg[3]_i_4493/CO[3]
                         net (fo=1, routed)           0.000    50.207    vga_display/red_reg[3]_i_4493_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    50.429 r  vga_display/red_reg[3]_i_4481/O[0]
                         net (fo=2, routed)           1.250    51.679    vga_display/red_reg[3]_i_4481_n_7
    SLICE_X37Y18         LUT3 (Prop_lut3_I0_O)        0.299    51.978 r  vga_display/red_reg[3]_i_3625/O
                         net (fo=2, routed)           0.956    52.934    vga_display/red_reg[3]_i_3625_n_0
    SLICE_X35Y18         LUT4 (Prop_lut4_I3_O)        0.124    53.058 r  vga_display/red_reg[3]_i_3629/O
                         net (fo=1, routed)           0.000    53.058    vga_display/red_reg[3]_i_3629_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.608 r  vga_display/red_reg[3]_i_2683/CO[3]
                         net (fo=1, routed)           0.000    53.608    vga_display/red_reg[3]_i_2683_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.722 r  vga_display/red_reg[3]_i_2681/CO[3]
                         net (fo=1, routed)           0.000    53.722    vga_display/red_reg[3]_i_2681_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.836 r  vga_display/red_reg[3]_i_2690/CO[3]
                         net (fo=1, routed)           0.000    53.836    vga_display/red_reg[3]_i_2690_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.950 r  vga_display/red_reg[3]_i_2674/CO[3]
                         net (fo=1, routed)           0.000    53.950    vga_display/red_reg[3]_i_2674_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    54.284 r  vga_display/red_reg[3]_i_2671/O[1]
                         net (fo=6, routed)           1.493    55.777    vga_display/red_reg[3]_i_2671_n_6
    SLICE_X36Y19         LUT2 (Prop_lut2_I1_O)        0.303    56.080 r  vga_display/red_reg[3]_i_7338/O
                         net (fo=1, routed)           0.000    56.080    vga_display/red_reg[3]_i_7338_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    56.460 r  vga_display/red_reg[3]_i_6843/CO[3]
                         net (fo=1, routed)           0.000    56.460    vga_display/red_reg[3]_i_6843_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.577 r  vga_display/red_reg[3]_i_6225/CO[3]
                         net (fo=1, routed)           0.000    56.577    vga_display/red_reg[3]_i_6225_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.694 r  vga_display/red_reg[3]_i_5397/CO[3]
                         net (fo=1, routed)           0.000    56.694    vga_display/red_reg[3]_i_5397_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    57.009 r  vga_display/red_reg[3]_i_4425/O[3]
                         net (fo=3, routed)           1.796    58.805    vga_display/red_reg[3]_i_4425_n_4
    SLICE_X23Y21         LUT4 (Prop_lut4_I0_O)        0.307    59.112 r  vga_display/red_reg[3]_i_4418/O
                         net (fo=1, routed)           0.711    59.823    vga_display/red_reg[3]_i_4418_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    60.363 r  vga_display/red_reg[3]_i_3530/CO[2]
                         net (fo=1, routed)           0.961    61.324    vga_display/red_reg[3]_i_3530_n_1
    SLICE_X31Y23         LUT5 (Prop_lut5_I0_O)        0.313    61.637 r  vga_display/red_reg[3]_i_2657/O
                         net (fo=61, routed)          2.575    64.212    vga_display/red_reg[3]_i_2657_n_0
    SLICE_X36Y13         LUT3 (Prop_lut3_I1_O)        0.150    64.362 r  vga_display/red_reg[3]_i_3608/O
                         net (fo=1, routed)           0.327    64.689    vga_display/red_reg[3]_i_3608_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.799    65.488 r  vga_display/red_reg[3]_i_2680/CO[3]
                         net (fo=1, routed)           0.000    65.488    vga_display/red_reg[3]_i_2680_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    65.803 r  vga_display/red_reg[3]_i_2689/O[3]
                         net (fo=1, routed)           0.656    66.459    vga_display/red_reg[3]_i_2689_n_4
    SLICE_X36Y14         LUT5 (Prop_lut5_I0_O)        0.307    66.766 r  vga_display/red_reg[3]_i_1836/O
                         net (fo=3, routed)           1.794    68.560    vga_display/red40_in[8]
    SLICE_X36Y6          LUT6 (Prop_lut6_I1_O)        0.124    68.684 r  vga_display/red_reg[3]_i_1840/O
                         net (fo=1, routed)           0.000    68.684    vga_display/red_reg[3]_i_1840_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    69.197 r  vga_display/red_reg[3]_i_953/CO[3]
                         net (fo=1, routed)           0.000    69.197    vga_display/red_reg[3]_i_953_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.314 r  vga_display/red_reg[3]_i_951/CO[3]
                         net (fo=1, routed)           0.000    69.314    vga_display/red_reg[3]_i_951_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.431 r  vga_display/red_reg[3]_i_955/CO[3]
                         net (fo=1, routed)           0.000    69.431    vga_display/red_reg[3]_i_955_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    69.650 r  vga_display/red_reg[3]_i_958/O[0]
                         net (fo=1, routed)           0.838    70.488    vga_display/red_reg[3]_i_958_n_7
    SLICE_X34Y10         LUT4 (Prop_lut4_I3_O)        0.295    70.783 r  vga_display/red_reg[3]_i_957/O
                         net (fo=1, routed)           0.680    71.463    vga_display/red_reg[3]_i_957_n_0
    SLICE_X34Y10         LUT5 (Prop_lut5_I4_O)        0.124    71.587 r  vga_display/red_reg[3]_i_404/O
                         net (fo=1, routed)           0.829    72.416    vga_display/red_reg[3]_i_404_n_0
    SLICE_X36Y12         LUT6 (Prop_lut6_I2_O)        0.124    72.540 r  vga_display/red_reg[3]_i_143/O
                         net (fo=4, routed)           3.295    75.834    vga_display/red_reg[3]_i_143_n_0
    SLICE_X41Y83         LUT4 (Prop_lut4_I0_O)        0.124    75.958 r  vga_display/red_reg[3]_i_37/O
                         net (fo=3, routed)           1.183    77.141    vga_display/red_reg[3]_i_37_n_0
    SLICE_X39Y78         LUT6 (Prop_lut6_I2_O)        0.124    77.265 f  vga_display/red_reg[2]_i_2/O
                         net (fo=6, routed)           2.226    79.491    vga_display/red_reg[2]_i_2_n_0
    SLICE_X30Y43         LUT6 (Prop_lut6_I1_O)        0.124    79.615 r  vga_display/green_reg[0]_i_1/O
                         net (fo=1, routed)           0.379    79.994    vga_display/green_reg[0]_i_1_n_0
    SLICE_X30Y43         LDPE (DToQ_ldpe_D_Q)         0.482    80.476 r  vga_display/green_reg[0]/Q
                         net (fo=1, routed)           4.527    85.003    green_OBUF[0]
    AB22                 OBUF (Prop_obuf_I_O)         3.557    88.559 r  green_OBUF[0]_inst/O
                         net (fo=0)                   0.000    88.559    green[0]
    AB22                                                              r  green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        88.438ns  (logic 26.051ns (29.457%)  route 62.387ns (70.543%))
  Logic Levels:           87  (CARRY4=50 FDRE=1 LDPE=1 LUT1=2 LUT2=2 LUT3=6 LUT4=7 LUT5=6 LUT6=11 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y13         FDRE                         0.000     0.000 r  vga_display/hcount_reg[3]/C
    SLICE_X21Y13         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  vga_display/hcount_reg[3]/Q
                         net (fo=30, routed)          3.278     3.734    vga_display/hcount[3]
    SLICE_X29Y28         LUT1 (Prop_lut1_I0_O)        0.124     3.858 r  vga_display/blue_reg[1]_i_151/O
                         net (fo=1, routed)           0.000     3.858    vga_display/blue_reg[1]_i_151_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.408 r  vga_display/blue_reg[1]_i_63/CO[3]
                         net (fo=1, routed)           0.000     4.408    vga_display/blue_reg[1]_i_63_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.522 r  vga_display/blue_reg[1]_i_61/CO[3]
                         net (fo=1, routed)           0.000     4.522    vga_display/blue_reg[1]_i_61_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.636 r  vga_display/red_reg[2]_i_277/CO[3]
                         net (fo=1, routed)           0.000     4.636    vga_display/red_reg[2]_i_277_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.750 r  vga_display/blue_reg[1]_i_293/CO[3]
                         net (fo=1, routed)           0.000     4.750    vga_display/blue_reg[1]_i_293_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.864 r  vga_display/red_reg[3]_i_2284/CO[3]
                         net (fo=1, routed)           0.000     4.864    vga_display/red_reg[3]_i_2284_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.978 r  vga_display/red_reg[3]_i_1230/CO[3]
                         net (fo=1, routed)           0.000     4.978    vga_display/red_reg[3]_i_1230_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.092 r  vga_display/red_reg[3]_i_636/CO[3]
                         net (fo=1, routed)           0.000     5.092    vga_display/red_reg[3]_i_636_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.426 r  vga_display/red_reg[3]_i_281/O[1]
                         net (fo=335, routed)         2.858     8.284    vga_display/red_reg[3]_i_281_n_6
    SLICE_X29Y26         LUT3 (Prop_lut3_I1_O)        0.303     8.587 r  vga_display/blue_reg[1]_i_294/O
                         net (fo=9, routed)           1.759    10.346    vga_display/blue_reg[1]_i_294_n_0
    SLICE_X30Y33         LUT6 (Prop_lut6_I0_O)        0.124    10.470 r  vga_display/blue_reg[1]_i_156/O
                         net (fo=4, routed)           1.347    11.817    vga_display/blue_reg[1]_i_156_n_0
    SLICE_X24Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.941 r  vga_display/blue_reg[1]_i_280/O
                         net (fo=1, routed)           0.000    11.941    vga_display/blue_reg[1]_i_280_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.342 r  vga_display/blue_reg[1]_i_120/CO[3]
                         net (fo=1, routed)           0.000    12.342    vga_display/blue_reg[1]_i_120_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.456 r  vga_display/blue_reg[1]_i_119/CO[3]
                         net (fo=1, routed)           0.000    12.456    vga_display/blue_reg[1]_i_119_n_0
    SLICE_X24Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.790 r  vga_display/blue_reg[1]_i_60/O[1]
                         net (fo=2, routed)           1.161    13.951    vga_display/blue_reg[1]_i_60_n_6
    SLICE_X26Y26         LUT5 (Prop_lut5_I1_O)        0.303    14.254 r  vga_display/blue_reg[1]_i_18/O
                         net (fo=2, routed)           1.323    15.577    vga_display/blue_reg[1]_i_18_n_0
    SLICE_X27Y26         LUT6 (Prop_lut6_I0_O)        0.124    15.701 r  vga_display/blue_reg[1]_i_22/O
                         net (fo=1, routed)           0.000    15.701    vga_display/blue_reg[1]_i_22_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.281 r  vga_display/blue_reg[1]_i_7/O[2]
                         net (fo=9, routed)           1.718    17.999    vga_display/blue_reg[1]_i_7_n_5
    SLICE_X32Y29         LUT2 (Prop_lut2_I0_O)        0.302    18.301 r  vga_display/blue_reg[1]_i_569/O
                         net (fo=1, routed)           0.000    18.301    vga_display/blue_reg[1]_i_569_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.814 r  vga_display/blue_reg[1]_i_514/CO[3]
                         net (fo=1, routed)           0.000    18.814    vga_display/blue_reg[1]_i_514_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.931 r  vga_display/blue_reg[1]_i_458/CO[3]
                         net (fo=1, routed)           0.000    18.931    vga_display/blue_reg[1]_i_458_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.254 r  vga_display/blue_reg[1]_i_378/O[1]
                         net (fo=3, routed)           1.491    20.745    vga_display/blue_reg[1]_i_378_n_6
    SLICE_X18Y31         LUT4 (Prop_lut4_I0_O)        0.306    21.051 r  vga_display/blue_reg[1]_i_368/O
                         net (fo=1, routed)           1.008    22.059    vga_display/blue_reg[1]_i_368_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    22.579 r  vga_display/blue_reg[1]_i_247/CO[3]
                         net (fo=1, routed)           0.000    22.579    vga_display/blue_reg[1]_i_247_n_0
    SLICE_X26Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.696 r  vga_display/blue_reg[1]_i_97/CO[3]
                         net (fo=1, routed)           0.000    22.696    vga_display/blue_reg[1]_i_97_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.813 r  vga_display/blue_reg[1]_i_37/CO[3]
                         net (fo=1, routed)           0.000    22.813    vga_display/blue_reg[1]_i_37_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.930 f  vga_display/blue_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           1.101    24.031    vga_display/blue_reg[1]_i_12_n_0
    SLICE_X27Y34         LUT5 (Prop_lut5_I0_O)        0.124    24.155 r  vga_display/blue_reg[1]_i_6/O
                         net (fo=104, routed)         1.471    25.626    vga_display/blue_reg[1]_i_6_n_0
    SLICE_X23Y16         LUT3 (Prop_lut3_I1_O)        0.124    25.750 f  vga_display/blue_reg[1]_i_3/O
                         net (fo=18, routed)          1.809    27.558    vga_display/X_COORD[0]
    SLICE_X34Y28         LUT1 (Prop_lut1_I0_O)        0.124    27.682 r  vga_display/red_reg[2]_i_131/O
                         net (fo=1, routed)           0.483    28.165    vga_display/red_reg[2]_i_131_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    28.745 r  vga_display/red_reg[2]_i_54/CO[3]
                         net (fo=1, routed)           0.000    28.745    vga_display/red_reg[2]_i_54_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.859 r  vga_display/red3__2_i_159/CO[3]
                         net (fo=1, routed)           0.000    28.859    vga_display/red3__2_i_159_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.081 r  vga_display/red3__2_i_155/O[0]
                         net (fo=3, routed)           1.146    30.227    vga_display/X_COORD1[9]
    SLICE_X32Y36         LUT5 (Prop_lut5_I0_O)        0.299    30.526 r  vga_display/red3__2_i_127/O
                         net (fo=5, routed)           0.871    31.397    vga_display/red3__2_i_127_n_0
    SLICE_X35Y32         LUT6 (Prop_lut6_I5_O)        0.124    31.521 r  vga_display/red3__2_i_228/O
                         net (fo=1, routed)           0.000    31.521    vga_display/red3__2_i_228_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.071 r  vga_display/red3__2_i_158/CO[3]
                         net (fo=1, routed)           0.000    32.071    vga_display/red3__2_i_158_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.405 r  vga_display/red3__2_i_154/O[1]
                         net (fo=1, routed)           0.799    33.204    vga_display/red3__2_i_154_n_6
    SLICE_X34Y33         LUT6 (Prop_lut6_I5_O)        0.303    33.507 r  vga_display/red3__2_i_122/O
                         net (fo=1, routed)           0.000    33.507    vga_display/red3__2_i_122_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.040 r  vga_display/red3__2_i_83/CO[3]
                         net (fo=1, routed)           0.000    34.040    vga_display/red3__2_i_83_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.157 r  vga_display/red3__2_i_82/CO[3]
                         net (fo=1, routed)           0.000    34.157    vga_display/red3__2_i_82_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    34.480 r  vga_display/red3__2_i_80/O[1]
                         net (fo=6, routed)           1.653    36.133    vga_display/red3__2_i_80_n_6
    SLICE_X28Y23         LUT4 (Prop_lut4_I2_O)        0.306    36.439 r  vga_display/red_reg[3]_i_3527/O
                         net (fo=1, routed)           0.000    36.439    vga_display/red_reg[3]_i_3527_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    36.971 r  vga_display/red_reg[3]_i_2648/CO[3]
                         net (fo=1, routed)           0.000    36.971    vga_display/red_reg[3]_i_2648_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    37.284 r  vga_display/red_reg[3]_i_1804/O[3]
                         net (fo=337, routed)         4.976    42.260    vga_display/red_reg[3]_i_1804_n_4
    SLICE_X25Y16         LUT3 (Prop_lut3_I1_O)        0.306    42.566 r  vga_display/red_reg[3]_i_6274/O
                         net (fo=13, routed)          1.495    44.061    vga_display/red_reg[3]_i_6274_n_0
    SLICE_X31Y24         LUT6 (Prop_lut6_I5_O)        0.124    44.185 r  vga_display/red_reg[3]_i_5482/O
                         net (fo=10, routed)          1.641    45.826    vga_display/red_reg[3]_i_5482_n_0
    SLICE_X32Y19         LUT6 (Prop_lut6_I0_O)        0.124    45.950 r  vga_display/red_reg[3]_i_7598/O
                         net (fo=1, routed)           0.000    45.950    vga_display/red_reg[3]_i_7598_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    46.558 r  vga_display/red_reg[3]_i_7365/O[3]
                         net (fo=2, routed)           1.472    48.030    vga_display/red_reg[3]_i_7365_n_4
    SLICE_X29Y14         LUT3 (Prop_lut3_I1_O)        0.307    48.337 r  vga_display/red_reg[3]_i_6970/O
                         net (fo=2, routed)           1.119    49.457    vga_display/red_reg[3]_i_6970_n_0
    SLICE_X29Y17         LUT4 (Prop_lut4_I3_O)        0.124    49.581 r  vga_display/red_reg[3]_i_6974/O
                         net (fo=1, routed)           0.000    49.581    vga_display/red_reg[3]_i_6974_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    49.979 r  vga_display/red_reg[3]_i_6321/CO[3]
                         net (fo=1, routed)           0.000    49.979    vga_display/red_reg[3]_i_6321_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.093 r  vga_display/red_reg[3]_i_5602/CO[3]
                         net (fo=1, routed)           0.000    50.093    vga_display/red_reg[3]_i_5602_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.207 r  vga_display/red_reg[3]_i_4493/CO[3]
                         net (fo=1, routed)           0.000    50.207    vga_display/red_reg[3]_i_4493_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    50.429 r  vga_display/red_reg[3]_i_4481/O[0]
                         net (fo=2, routed)           1.250    51.679    vga_display/red_reg[3]_i_4481_n_7
    SLICE_X37Y18         LUT3 (Prop_lut3_I0_O)        0.299    51.978 r  vga_display/red_reg[3]_i_3625/O
                         net (fo=2, routed)           0.956    52.934    vga_display/red_reg[3]_i_3625_n_0
    SLICE_X35Y18         LUT4 (Prop_lut4_I3_O)        0.124    53.058 r  vga_display/red_reg[3]_i_3629/O
                         net (fo=1, routed)           0.000    53.058    vga_display/red_reg[3]_i_3629_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.608 r  vga_display/red_reg[3]_i_2683/CO[3]
                         net (fo=1, routed)           0.000    53.608    vga_display/red_reg[3]_i_2683_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.722 r  vga_display/red_reg[3]_i_2681/CO[3]
                         net (fo=1, routed)           0.000    53.722    vga_display/red_reg[3]_i_2681_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.836 r  vga_display/red_reg[3]_i_2690/CO[3]
                         net (fo=1, routed)           0.000    53.836    vga_display/red_reg[3]_i_2690_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.950 r  vga_display/red_reg[3]_i_2674/CO[3]
                         net (fo=1, routed)           0.000    53.950    vga_display/red_reg[3]_i_2674_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    54.284 r  vga_display/red_reg[3]_i_2671/O[1]
                         net (fo=6, routed)           1.493    55.777    vga_display/red_reg[3]_i_2671_n_6
    SLICE_X36Y19         LUT2 (Prop_lut2_I1_O)        0.303    56.080 r  vga_display/red_reg[3]_i_7338/O
                         net (fo=1, routed)           0.000    56.080    vga_display/red_reg[3]_i_7338_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    56.460 r  vga_display/red_reg[3]_i_6843/CO[3]
                         net (fo=1, routed)           0.000    56.460    vga_display/red_reg[3]_i_6843_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.577 r  vga_display/red_reg[3]_i_6225/CO[3]
                         net (fo=1, routed)           0.000    56.577    vga_display/red_reg[3]_i_6225_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.694 r  vga_display/red_reg[3]_i_5397/CO[3]
                         net (fo=1, routed)           0.000    56.694    vga_display/red_reg[3]_i_5397_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    57.009 r  vga_display/red_reg[3]_i_4425/O[3]
                         net (fo=3, routed)           1.796    58.805    vga_display/red_reg[3]_i_4425_n_4
    SLICE_X23Y21         LUT4 (Prop_lut4_I0_O)        0.307    59.112 r  vga_display/red_reg[3]_i_4418/O
                         net (fo=1, routed)           0.711    59.823    vga_display/red_reg[3]_i_4418_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    60.363 r  vga_display/red_reg[3]_i_3530/CO[2]
                         net (fo=1, routed)           0.961    61.324    vga_display/red_reg[3]_i_3530_n_1
    SLICE_X31Y23         LUT5 (Prop_lut5_I0_O)        0.313    61.637 r  vga_display/red_reg[3]_i_2657/O
                         net (fo=61, routed)          2.575    64.212    vga_display/red_reg[3]_i_2657_n_0
    SLICE_X36Y13         LUT3 (Prop_lut3_I1_O)        0.150    64.362 r  vga_display/red_reg[3]_i_3608/O
                         net (fo=1, routed)           0.327    64.689    vga_display/red_reg[3]_i_3608_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.799    65.488 r  vga_display/red_reg[3]_i_2680/CO[3]
                         net (fo=1, routed)           0.000    65.488    vga_display/red_reg[3]_i_2680_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    65.803 r  vga_display/red_reg[3]_i_2689/O[3]
                         net (fo=1, routed)           0.656    66.459    vga_display/red_reg[3]_i_2689_n_4
    SLICE_X36Y14         LUT5 (Prop_lut5_I0_O)        0.307    66.766 r  vga_display/red_reg[3]_i_1836/O
                         net (fo=3, routed)           1.794    68.560    vga_display/red40_in[8]
    SLICE_X36Y6          LUT6 (Prop_lut6_I1_O)        0.124    68.684 r  vga_display/red_reg[3]_i_1840/O
                         net (fo=1, routed)           0.000    68.684    vga_display/red_reg[3]_i_1840_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    69.197 r  vga_display/red_reg[3]_i_953/CO[3]
                         net (fo=1, routed)           0.000    69.197    vga_display/red_reg[3]_i_953_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.314 r  vga_display/red_reg[3]_i_951/CO[3]
                         net (fo=1, routed)           0.000    69.314    vga_display/red_reg[3]_i_951_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.431 r  vga_display/red_reg[3]_i_955/CO[3]
                         net (fo=1, routed)           0.000    69.431    vga_display/red_reg[3]_i_955_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    69.650 r  vga_display/red_reg[3]_i_958/O[0]
                         net (fo=1, routed)           0.838    70.488    vga_display/red_reg[3]_i_958_n_7
    SLICE_X34Y10         LUT4 (Prop_lut4_I3_O)        0.295    70.783 r  vga_display/red_reg[3]_i_957/O
                         net (fo=1, routed)           0.680    71.463    vga_display/red_reg[3]_i_957_n_0
    SLICE_X34Y10         LUT5 (Prop_lut5_I4_O)        0.124    71.587 r  vga_display/red_reg[3]_i_404/O
                         net (fo=1, routed)           0.829    72.416    vga_display/red_reg[3]_i_404_n_0
    SLICE_X36Y12         LUT6 (Prop_lut6_I2_O)        0.124    72.540 r  vga_display/red_reg[3]_i_143/O
                         net (fo=4, routed)           3.295    75.834    vga_display/red_reg[3]_i_143_n_0
    SLICE_X41Y83         LUT4 (Prop_lut4_I0_O)        0.124    75.958 r  vga_display/red_reg[3]_i_37/O
                         net (fo=3, routed)           1.186    77.145    vga_display/red_reg[3]_i_37_n_0
    SLICE_X39Y78         LUT6 (Prop_lut6_I3_O)        0.124    77.269 f  vga_display/green_reg[2]_i_2/O
                         net (fo=2, routed)           2.126    79.395    vga_display/green_reg[2]_i_2_n_0
    SLICE_X31Y43         LUT6 (Prop_lut6_I1_O)        0.124    79.519 r  vga_display/red_reg[1]_i_1/O
                         net (fo=1, routed)           0.340    79.859    vga_display/red_reg[1]_i_1_n_0
    SLICE_X31Y43         LDPE (DToQ_ldpe_D_Q)         0.469    80.328 r  vga_display/red_reg[1]/Q
                         net (fo=2, routed)           4.595    84.923    blue_OBUF[0]
    U20                  OBUF (Prop_obuf_I_O)         3.515    88.438 r  red_OBUF[1]_inst/O
                         net (fo=0)                   0.000    88.438    red[1]
    U20                                                               r  red[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display/hcount_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        88.398ns  (logic 26.074ns (29.496%)  route 62.324ns (70.504%))
  Logic Levels:           87  (CARRY4=50 FDRE=1 LDPE=1 LUT1=2 LUT2=2 LUT3=6 LUT4=7 LUT5=6 LUT6=11 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y13         FDRE                         0.000     0.000 r  vga_display/hcount_reg[3]/C
    SLICE_X21Y13         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  vga_display/hcount_reg[3]/Q
                         net (fo=30, routed)          3.278     3.734    vga_display/hcount[3]
    SLICE_X29Y28         LUT1 (Prop_lut1_I0_O)        0.124     3.858 r  vga_display/blue_reg[1]_i_151/O
                         net (fo=1, routed)           0.000     3.858    vga_display/blue_reg[1]_i_151_n_0
    SLICE_X29Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.408 r  vga_display/blue_reg[1]_i_63/CO[3]
                         net (fo=1, routed)           0.000     4.408    vga_display/blue_reg[1]_i_63_n_0
    SLICE_X29Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.522 r  vga_display/blue_reg[1]_i_61/CO[3]
                         net (fo=1, routed)           0.000     4.522    vga_display/blue_reg[1]_i_61_n_0
    SLICE_X29Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.636 r  vga_display/red_reg[2]_i_277/CO[3]
                         net (fo=1, routed)           0.000     4.636    vga_display/red_reg[2]_i_277_n_0
    SLICE_X29Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.750 r  vga_display/blue_reg[1]_i_293/CO[3]
                         net (fo=1, routed)           0.000     4.750    vga_display/blue_reg[1]_i_293_n_0
    SLICE_X29Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.864 r  vga_display/red_reg[3]_i_2284/CO[3]
                         net (fo=1, routed)           0.000     4.864    vga_display/red_reg[3]_i_2284_n_0
    SLICE_X29Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.978 r  vga_display/red_reg[3]_i_1230/CO[3]
                         net (fo=1, routed)           0.000     4.978    vga_display/red_reg[3]_i_1230_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.092 r  vga_display/red_reg[3]_i_636/CO[3]
                         net (fo=1, routed)           0.000     5.092    vga_display/red_reg[3]_i_636_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.426 r  vga_display/red_reg[3]_i_281/O[1]
                         net (fo=335, routed)         2.858     8.284    vga_display/red_reg[3]_i_281_n_6
    SLICE_X29Y26         LUT3 (Prop_lut3_I1_O)        0.303     8.587 r  vga_display/blue_reg[1]_i_294/O
                         net (fo=9, routed)           1.759    10.346    vga_display/blue_reg[1]_i_294_n_0
    SLICE_X30Y33         LUT6 (Prop_lut6_I0_O)        0.124    10.470 r  vga_display/blue_reg[1]_i_156/O
                         net (fo=4, routed)           1.347    11.817    vga_display/blue_reg[1]_i_156_n_0
    SLICE_X24Y27         LUT6 (Prop_lut6_I0_O)        0.124    11.941 r  vga_display/blue_reg[1]_i_280/O
                         net (fo=1, routed)           0.000    11.941    vga_display/blue_reg[1]_i_280_n_0
    SLICE_X24Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.342 r  vga_display/blue_reg[1]_i_120/CO[3]
                         net (fo=1, routed)           0.000    12.342    vga_display/blue_reg[1]_i_120_n_0
    SLICE_X24Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.456 r  vga_display/blue_reg[1]_i_119/CO[3]
                         net (fo=1, routed)           0.000    12.456    vga_display/blue_reg[1]_i_119_n_0
    SLICE_X24Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.790 r  vga_display/blue_reg[1]_i_60/O[1]
                         net (fo=2, routed)           1.161    13.951    vga_display/blue_reg[1]_i_60_n_6
    SLICE_X26Y26         LUT5 (Prop_lut5_I1_O)        0.303    14.254 r  vga_display/blue_reg[1]_i_18/O
                         net (fo=2, routed)           1.323    15.577    vga_display/blue_reg[1]_i_18_n_0
    SLICE_X27Y26         LUT6 (Prop_lut6_I0_O)        0.124    15.701 r  vga_display/blue_reg[1]_i_22/O
                         net (fo=1, routed)           0.000    15.701    vga_display/blue_reg[1]_i_22_n_0
    SLICE_X27Y26         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.281 r  vga_display/blue_reg[1]_i_7/O[2]
                         net (fo=9, routed)           1.718    17.999    vga_display/blue_reg[1]_i_7_n_5
    SLICE_X32Y29         LUT2 (Prop_lut2_I0_O)        0.302    18.301 r  vga_display/blue_reg[1]_i_569/O
                         net (fo=1, routed)           0.000    18.301    vga_display/blue_reg[1]_i_569_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    18.814 r  vga_display/blue_reg[1]_i_514/CO[3]
                         net (fo=1, routed)           0.000    18.814    vga_display/blue_reg[1]_i_514_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.931 r  vga_display/blue_reg[1]_i_458/CO[3]
                         net (fo=1, routed)           0.000    18.931    vga_display/blue_reg[1]_i_458_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.254 r  vga_display/blue_reg[1]_i_378/O[1]
                         net (fo=3, routed)           1.491    20.745    vga_display/blue_reg[1]_i_378_n_6
    SLICE_X18Y31         LUT4 (Prop_lut4_I0_O)        0.306    21.051 r  vga_display/blue_reg[1]_i_368/O
                         net (fo=1, routed)           1.008    22.059    vga_display/blue_reg[1]_i_368_n_0
    SLICE_X26Y30         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    22.579 r  vga_display/blue_reg[1]_i_247/CO[3]
                         net (fo=1, routed)           0.000    22.579    vga_display/blue_reg[1]_i_247_n_0
    SLICE_X26Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.696 r  vga_display/blue_reg[1]_i_97/CO[3]
                         net (fo=1, routed)           0.000    22.696    vga_display/blue_reg[1]_i_97_n_0
    SLICE_X26Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.813 r  vga_display/blue_reg[1]_i_37/CO[3]
                         net (fo=1, routed)           0.000    22.813    vga_display/blue_reg[1]_i_37_n_0
    SLICE_X26Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    22.930 f  vga_display/blue_reg[1]_i_12/CO[3]
                         net (fo=1, routed)           1.101    24.031    vga_display/blue_reg[1]_i_12_n_0
    SLICE_X27Y34         LUT5 (Prop_lut5_I0_O)        0.124    24.155 r  vga_display/blue_reg[1]_i_6/O
                         net (fo=104, routed)         1.471    25.626    vga_display/blue_reg[1]_i_6_n_0
    SLICE_X23Y16         LUT3 (Prop_lut3_I1_O)        0.124    25.750 f  vga_display/blue_reg[1]_i_3/O
                         net (fo=18, routed)          1.809    27.558    vga_display/X_COORD[0]
    SLICE_X34Y28         LUT1 (Prop_lut1_I0_O)        0.124    27.682 r  vga_display/red_reg[2]_i_131/O
                         net (fo=1, routed)           0.483    28.165    vga_display/red_reg[2]_i_131_n_0
    SLICE_X33Y31         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580    28.745 r  vga_display/red_reg[2]_i_54/CO[3]
                         net (fo=1, routed)           0.000    28.745    vga_display/red_reg[2]_i_54_n_0
    SLICE_X33Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.859 r  vga_display/red3__2_i_159/CO[3]
                         net (fo=1, routed)           0.000    28.859    vga_display/red3__2_i_159_n_0
    SLICE_X33Y33         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.081 r  vga_display/red3__2_i_155/O[0]
                         net (fo=3, routed)           1.146    30.227    vga_display/X_COORD1[9]
    SLICE_X32Y36         LUT5 (Prop_lut5_I0_O)        0.299    30.526 r  vga_display/red3__2_i_127/O
                         net (fo=5, routed)           0.871    31.397    vga_display/red3__2_i_127_n_0
    SLICE_X35Y32         LUT6 (Prop_lut6_I5_O)        0.124    31.521 r  vga_display/red3__2_i_228/O
                         net (fo=1, routed)           0.000    31.521    vga_display/red3__2_i_228_n_0
    SLICE_X35Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    32.071 r  vga_display/red3__2_i_158/CO[3]
                         net (fo=1, routed)           0.000    32.071    vga_display/red3__2_i_158_n_0
    SLICE_X35Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    32.405 r  vga_display/red3__2_i_154/O[1]
                         net (fo=1, routed)           0.799    33.204    vga_display/red3__2_i_154_n_6
    SLICE_X34Y33         LUT6 (Prop_lut6_I5_O)        0.303    33.507 r  vga_display/red3__2_i_122/O
                         net (fo=1, routed)           0.000    33.507    vga_display/red3__2_i_122_n_0
    SLICE_X34Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.040 r  vga_display/red3__2_i_83/CO[3]
                         net (fo=1, routed)           0.000    34.040    vga_display/red3__2_i_83_n_0
    SLICE_X34Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.157 r  vga_display/red3__2_i_82/CO[3]
                         net (fo=1, routed)           0.000    34.157    vga_display/red3__2_i_82_n_0
    SLICE_X34Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    34.480 r  vga_display/red3__2_i_80/O[1]
                         net (fo=6, routed)           1.653    36.133    vga_display/red3__2_i_80_n_6
    SLICE_X28Y23         LUT4 (Prop_lut4_I2_O)        0.306    36.439 r  vga_display/red_reg[3]_i_3527/O
                         net (fo=1, routed)           0.000    36.439    vga_display/red_reg[3]_i_3527_n_0
    SLICE_X28Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    36.971 r  vga_display/red_reg[3]_i_2648/CO[3]
                         net (fo=1, routed)           0.000    36.971    vga_display/red_reg[3]_i_2648_n_0
    SLICE_X28Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    37.284 r  vga_display/red_reg[3]_i_1804/O[3]
                         net (fo=337, routed)         4.976    42.260    vga_display/red_reg[3]_i_1804_n_4
    SLICE_X25Y16         LUT3 (Prop_lut3_I1_O)        0.306    42.566 r  vga_display/red_reg[3]_i_6274/O
                         net (fo=13, routed)          1.495    44.061    vga_display/red_reg[3]_i_6274_n_0
    SLICE_X31Y24         LUT6 (Prop_lut6_I5_O)        0.124    44.185 r  vga_display/red_reg[3]_i_5482/O
                         net (fo=10, routed)          1.641    45.826    vga_display/red_reg[3]_i_5482_n_0
    SLICE_X32Y19         LUT6 (Prop_lut6_I0_O)        0.124    45.950 r  vga_display/red_reg[3]_i_7598/O
                         net (fo=1, routed)           0.000    45.950    vga_display/red_reg[3]_i_7598_n_0
    SLICE_X32Y19         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.608    46.558 r  vga_display/red_reg[3]_i_7365/O[3]
                         net (fo=2, routed)           1.472    48.030    vga_display/red_reg[3]_i_7365_n_4
    SLICE_X29Y14         LUT3 (Prop_lut3_I1_O)        0.307    48.337 r  vga_display/red_reg[3]_i_6970/O
                         net (fo=2, routed)           1.119    49.457    vga_display/red_reg[3]_i_6970_n_0
    SLICE_X29Y17         LUT4 (Prop_lut4_I3_O)        0.124    49.581 r  vga_display/red_reg[3]_i_6974/O
                         net (fo=1, routed)           0.000    49.581    vga_display/red_reg[3]_i_6974_n_0
    SLICE_X29Y17         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    49.979 r  vga_display/red_reg[3]_i_6321/CO[3]
                         net (fo=1, routed)           0.000    49.979    vga_display/red_reg[3]_i_6321_n_0
    SLICE_X29Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.093 r  vga_display/red_reg[3]_i_5602/CO[3]
                         net (fo=1, routed)           0.000    50.093    vga_display/red_reg[3]_i_5602_n_0
    SLICE_X29Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.207 r  vga_display/red_reg[3]_i_4493/CO[3]
                         net (fo=1, routed)           0.000    50.207    vga_display/red_reg[3]_i_4493_n_0
    SLICE_X29Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    50.429 r  vga_display/red_reg[3]_i_4481/O[0]
                         net (fo=2, routed)           1.250    51.679    vga_display/red_reg[3]_i_4481_n_7
    SLICE_X37Y18         LUT3 (Prop_lut3_I0_O)        0.299    51.978 r  vga_display/red_reg[3]_i_3625/O
                         net (fo=2, routed)           0.956    52.934    vga_display/red_reg[3]_i_3625_n_0
    SLICE_X35Y18         LUT4 (Prop_lut4_I3_O)        0.124    53.058 r  vga_display/red_reg[3]_i_3629/O
                         net (fo=1, routed)           0.000    53.058    vga_display/red_reg[3]_i_3629_n_0
    SLICE_X35Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.608 r  vga_display/red_reg[3]_i_2683/CO[3]
                         net (fo=1, routed)           0.000    53.608    vga_display/red_reg[3]_i_2683_n_0
    SLICE_X35Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.722 r  vga_display/red_reg[3]_i_2681/CO[3]
                         net (fo=1, routed)           0.000    53.722    vga_display/red_reg[3]_i_2681_n_0
    SLICE_X35Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.836 r  vga_display/red_reg[3]_i_2690/CO[3]
                         net (fo=1, routed)           0.000    53.836    vga_display/red_reg[3]_i_2690_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.950 r  vga_display/red_reg[3]_i_2674/CO[3]
                         net (fo=1, routed)           0.000    53.950    vga_display/red_reg[3]_i_2674_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    54.284 r  vga_display/red_reg[3]_i_2671/O[1]
                         net (fo=6, routed)           1.493    55.777    vga_display/red_reg[3]_i_2671_n_6
    SLICE_X36Y19         LUT2 (Prop_lut2_I1_O)        0.303    56.080 r  vga_display/red_reg[3]_i_7338/O
                         net (fo=1, routed)           0.000    56.080    vga_display/red_reg[3]_i_7338_n_0
    SLICE_X36Y19         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    56.460 r  vga_display/red_reg[3]_i_6843/CO[3]
                         net (fo=1, routed)           0.000    56.460    vga_display/red_reg[3]_i_6843_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.577 r  vga_display/red_reg[3]_i_6225/CO[3]
                         net (fo=1, routed)           0.000    56.577    vga_display/red_reg[3]_i_6225_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    56.694 r  vga_display/red_reg[3]_i_5397/CO[3]
                         net (fo=1, routed)           0.000    56.694    vga_display/red_reg[3]_i_5397_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    57.009 r  vga_display/red_reg[3]_i_4425/O[3]
                         net (fo=3, routed)           1.796    58.805    vga_display/red_reg[3]_i_4425_n_4
    SLICE_X23Y21         LUT4 (Prop_lut4_I0_O)        0.307    59.112 r  vga_display/red_reg[3]_i_4418/O
                         net (fo=1, routed)           0.711    59.823    vga_display/red_reg[3]_i_4418_n_0
    SLICE_X27Y21         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    60.363 r  vga_display/red_reg[3]_i_3530/CO[2]
                         net (fo=1, routed)           0.961    61.324    vga_display/red_reg[3]_i_3530_n_1
    SLICE_X31Y23         LUT5 (Prop_lut5_I0_O)        0.313    61.637 r  vga_display/red_reg[3]_i_2657/O
                         net (fo=61, routed)          2.575    64.212    vga_display/red_reg[3]_i_2657_n_0
    SLICE_X36Y13         LUT3 (Prop_lut3_I1_O)        0.150    64.362 r  vga_display/red_reg[3]_i_3608/O
                         net (fo=1, routed)           0.327    64.689    vga_display/red_reg[3]_i_3608_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.799    65.488 r  vga_display/red_reg[3]_i_2680/CO[3]
                         net (fo=1, routed)           0.000    65.488    vga_display/red_reg[3]_i_2680_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    65.803 r  vga_display/red_reg[3]_i_2689/O[3]
                         net (fo=1, routed)           0.656    66.459    vga_display/red_reg[3]_i_2689_n_4
    SLICE_X36Y14         LUT5 (Prop_lut5_I0_O)        0.307    66.766 r  vga_display/red_reg[3]_i_1836/O
                         net (fo=3, routed)           1.794    68.560    vga_display/red40_in[8]
    SLICE_X36Y6          LUT6 (Prop_lut6_I1_O)        0.124    68.684 r  vga_display/red_reg[3]_i_1840/O
                         net (fo=1, routed)           0.000    68.684    vga_display/red_reg[3]_i_1840_n_0
    SLICE_X36Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    69.197 r  vga_display/red_reg[3]_i_953/CO[3]
                         net (fo=1, routed)           0.000    69.197    vga_display/red_reg[3]_i_953_n_0
    SLICE_X36Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.314 r  vga_display/red_reg[3]_i_951/CO[3]
                         net (fo=1, routed)           0.000    69.314    vga_display/red_reg[3]_i_951_n_0
    SLICE_X36Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    69.431 r  vga_display/red_reg[3]_i_955/CO[3]
                         net (fo=1, routed)           0.000    69.431    vga_display/red_reg[3]_i_955_n_0
    SLICE_X36Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    69.650 r  vga_display/red_reg[3]_i_958/O[0]
                         net (fo=1, routed)           0.838    70.488    vga_display/red_reg[3]_i_958_n_7
    SLICE_X34Y10         LUT4 (Prop_lut4_I3_O)        0.295    70.783 r  vga_display/red_reg[3]_i_957/O
                         net (fo=1, routed)           0.680    71.463    vga_display/red_reg[3]_i_957_n_0
    SLICE_X34Y10         LUT5 (Prop_lut5_I4_O)        0.124    71.587 r  vga_display/red_reg[3]_i_404/O
                         net (fo=1, routed)           0.829    72.416    vga_display/red_reg[3]_i_404_n_0
    SLICE_X36Y12         LUT6 (Prop_lut6_I2_O)        0.124    72.540 r  vga_display/red_reg[3]_i_143/O
                         net (fo=4, routed)           3.295    75.834    vga_display/red_reg[3]_i_143_n_0
    SLICE_X41Y83         LUT4 (Prop_lut4_I0_O)        0.124    75.958 r  vga_display/red_reg[3]_i_37/O
                         net (fo=3, routed)           1.183    77.141    vga_display/red_reg[3]_i_37_n_0
    SLICE_X39Y78         LUT6 (Prop_lut6_I2_O)        0.124    77.265 f  vga_display/red_reg[2]_i_2/O
                         net (fo=6, routed)           2.209    79.474    vga_display/red_reg[2]_i_2_n_0
    SLICE_X31Y44         LUT6 (Prop_lut6_I0_O)        0.124    79.598 r  vga_display/blue_reg[3]_i_1/O
                         net (fo=1, routed)           0.854    80.452    vga_display/blue_reg[3]_i_1_n_0
    SLICE_X31Y38         LDPE (DToQ_ldpe_D_Q)         0.460    80.912 r  vga_display/blue_reg[3]/Q
                         net (fo=2, routed)           3.939    84.851    blue_OBUF[2]
    AB20                 OBUF (Prop_obuf_I_O)         3.547    88.398 r  blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    88.398    blue[2]
    AB20                                                              r  blue[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MOVE_X_reg[16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            X_COORD_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.262ns  (logic 0.141ns (53.806%)  route 0.121ns (46.194%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y46         FDRE                         0.000     0.000 r  MOVE_X_reg[16]/C
    SLICE_X24Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  MOVE_X_reg[16]/Q
                         net (fo=6, routed)           0.121     0.262    MOVE_X_reg[16]
    SLICE_X25Y46         FDRE                                         r  X_COORD_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MOVE_Y_reg[20]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Y_COORD_reg[20]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.141ns (53.515%)  route 0.122ns (46.485%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDRE                         0.000     0.000 r  MOVE_Y_reg[20]/C
    SLICE_X39Y51         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  MOVE_Y_reg[20]/Q
                         net (fo=6, routed)           0.122     0.263    MOVE_Y_reg[20]
    SLICE_X38Y51         FDRE                                         r  Y_COORD_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MOVE_X_reg[22]/C
                            (rising edge-triggered cell FDRE)
  Destination:            X_COORD_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.141ns (52.581%)  route 0.127ns (47.419%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y47         FDRE                         0.000     0.000 r  MOVE_X_reg[22]/C
    SLICE_X24Y47         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  MOVE_X_reg[22]/Q
                         net (fo=6, routed)           0.127     0.268    MOVE_X_reg[22]
    SLICE_X26Y47         FDRE                                         r  X_COORD_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MOVE_X_reg[25]/C
                            (rising edge-triggered cell FDRE)
  Destination:            X_COORD_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.141ns (50.695%)  route 0.137ns (49.305%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDRE                         0.000     0.000 r  MOVE_X_reg[25]/C
    SLICE_X24Y48         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  MOVE_X_reg[25]/Q
                         net (fo=6, routed)           0.137     0.278    MOVE_X_reg[25]
    SLICE_X25Y49         FDRE                                         r  X_COORD_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MOVE_Y_reg[29]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Y_COORD_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.278ns  (logic 0.141ns (50.634%)  route 0.137ns (49.366%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y53         FDRE                         0.000     0.000 r  MOVE_Y_reg[29]/C
    SLICE_X39Y53         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  MOVE_Y_reg[29]/Q
                         net (fo=6, routed)           0.137     0.278    MOVE_Y_reg[29]
    SLICE_X43Y53         FDRE                                         r  Y_COORD_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MOVE_X_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            X_COORD_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.141ns (50.457%)  route 0.138ns (49.543%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y42         FDRE                         0.000     0.000 r  MOVE_X_reg[3]/C
    SLICE_X24Y42         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  MOVE_X_reg[3]/Q
                         net (fo=7, routed)           0.138     0.279    MOVE_X_reg[3]
    SLICE_X26Y43         FDRE                                         r  X_COORD_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Y_COORD_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CHOSEN_Y_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.209ns (74.287%)  route 0.072ns (25.713%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         FDRE                         0.000     0.000 r  Y_COORD_reg[14]/C
    SLICE_X42Y52         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  Y_COORD_reg[14]/Q
                         net (fo=27, routed)          0.072     0.236    joystick_test/Q[14]
    SLICE_X43Y52         LUT6 (Prop_lut6_I0_O)        0.045     0.281 r  joystick_test/CHOSEN_Y[14]_i_1/O
                         net (fo=1, routed)           0.000     0.281    joystick_test_n_1199
    SLICE_X43Y52         FDSE                                         r  CHOSEN_Y_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MOVE_X_reg[27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            X_COORD_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.141ns (49.782%)  route 0.142ns (50.218%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y48         FDRE                         0.000     0.000 r  MOVE_X_reg[27]/C
    SLICE_X24Y48         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  MOVE_X_reg[27]/Q
                         net (fo=6, routed)           0.142     0.283    MOVE_X_reg[27]
    SLICE_X25Y48         FDRE                                         r  X_COORD_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MOVE_X_reg[28]/C
                            (rising edge-triggered cell FDRE)
  Destination:            X_COORD_reg[28]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.284ns  (logic 0.141ns (49.585%)  route 0.143ns (50.415%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y49         FDRE                         0.000     0.000 r  MOVE_X_reg[28]/C
    SLICE_X24Y49         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  MOVE_X_reg[28]/Q
                         net (fo=6, routed)           0.143     0.284    MOVE_X_reg[28]
    SLICE_X25Y49         FDRE                                         r  X_COORD_reg[28]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MOVE_X_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            X_COORD_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.141ns (49.544%)  route 0.144ns (50.456%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y42         FDRE                         0.000     0.000 r  MOVE_X_reg[1]/C
    SLICE_X24Y42         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  MOVE_X_reg[1]/Q
                         net (fo=7, routed)           0.144     0.285    MOVE_X_reg[1]
    SLICE_X26Y43         FDRE                                         r  X_COORD_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay          9126 Endpoints
Min Delay          9126 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 joystick_test/trigger_button_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            white_pieces_reg[1,0][0]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.564ns  (logic 1.180ns (4.804%)  route 23.384ns (95.196%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.831     5.593    joystick_test/clk_IBUF_BUFG
    SLICE_X7Y11          FDRE                                         r  joystick_test/trigger_button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y11          FDRE (Prop_fdre_C_Q)         0.456     6.049 r  joystick_test/trigger_button_reg/Q
                         net (fo=201, routed)         6.319    12.368    joystick_test/trigger_button
    SLICE_X57Y52         LUT5 (Prop_lut5_I4_O)        0.150    12.518 r  joystick_test/CHOSEN_X[31]_i_6/O
                         net (fo=174, routed)         3.933    16.451    joystick_test/CHOSEN_X[31]_i_6_n_0
    SLICE_X21Y37         LUT6 (Prop_lut6_I5_O)        0.326    16.777 r  joystick_test/white_pieces[0,0][31]_i_8/O
                         net (fo=56, routed)          4.000    20.778    joystick_test/white_pieces[0,0][31]_i_8_n_0
    SLICE_X52Y57         LUT6 (Prop_lut6_I3_O)        0.124    20.902 r  joystick_test/white_pieces[1,0][31]_i_2/O
                         net (fo=33, routed)          5.226    26.128    joystick_test/TURN_reg_136
    SLICE_X37Y104        LUT5 (Prop_lut5_I4_O)        0.124    26.252 r  joystick_test/white_pieces[1,0][31]_i_1/O
                         net (fo=32, routed)          3.905    30.158    joystick_test_n_2078
    SLICE_X47Y65         FDRE                                         r  white_pieces_reg[1,0][0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/trigger_button_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            white_pieces_reg[1,0][30]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        24.139ns  (logic 1.180ns (4.888%)  route 22.959ns (95.112%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.831     5.593    joystick_test/clk_IBUF_BUFG
    SLICE_X7Y11          FDRE                                         r  joystick_test/trigger_button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y11          FDRE (Prop_fdre_C_Q)         0.456     6.049 r  joystick_test/trigger_button_reg/Q
                         net (fo=201, routed)         6.319    12.368    joystick_test/trigger_button
    SLICE_X57Y52         LUT5 (Prop_lut5_I4_O)        0.150    12.518 r  joystick_test/CHOSEN_X[31]_i_6/O
                         net (fo=174, routed)         3.933    16.451    joystick_test/CHOSEN_X[31]_i_6_n_0
    SLICE_X21Y37         LUT6 (Prop_lut6_I5_O)        0.326    16.777 r  joystick_test/white_pieces[0,0][31]_i_8/O
                         net (fo=56, routed)          4.000    20.778    joystick_test/white_pieces[0,0][31]_i_8_n_0
    SLICE_X52Y57         LUT6 (Prop_lut6_I3_O)        0.124    20.902 r  joystick_test/white_pieces[1,0][31]_i_2/O
                         net (fo=33, routed)          5.226    26.128    joystick_test/TURN_reg_136
    SLICE_X37Y104        LUT5 (Prop_lut5_I4_O)        0.124    26.252 r  joystick_test/white_pieces[1,0][31]_i_1/O
                         net (fo=32, routed)          3.480    29.732    joystick_test_n_2078
    SLICE_X45Y68         FDRE                                         r  white_pieces_reg[1,0][30]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/trigger_button_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            black_pieces_reg[1,2][24]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.839ns  (logic 0.856ns (3.591%)  route 22.983ns (96.409%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.831     5.593    joystick_test/clk_IBUF_BUFG
    SLICE_X7Y11          FDRE                                         r  joystick_test/trigger_button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y11          FDRE (Prop_fdre_C_Q)         0.456     6.049 f  joystick_test/trigger_button_reg/Q
                         net (fo=201, routed)         6.730    12.780    joystick_test/trigger_button
    SLICE_X58Y52         LUT4 (Prop_lut4_I0_O)        0.124    12.904 f  joystick_test/white_pieces[5,4][31]_i_7/O
                         net (fo=102, routed)         3.528    16.432    joystick_test/white_pieces[5,4][31]_i_7_n_0
    SLICE_X83Y30         LUT4 (Prop_lut4_I3_O)        0.124    16.556 f  joystick_test/black_pieces[4,1][31]_i_7/O
                         net (fo=225, routed)         8.108    24.665    joystick_test/black_pieces[4,1][31]_i_7_n_0
    SLICE_X48Y47         LUT5 (Prop_lut5_I3_O)        0.152    24.817 r  joystick_test/black_pieces[1,2][31]_i_1/O
                         net (fo=30, routed)          4.616    29.433    joystick_test_n_1557
    SLICE_X79Y40         FDRE                                         r  black_pieces_reg[1,2][24]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/trigger_button_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            black_pieces_reg[1,2][25]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.839ns  (logic 0.856ns (3.591%)  route 22.983ns (96.409%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.831     5.593    joystick_test/clk_IBUF_BUFG
    SLICE_X7Y11          FDRE                                         r  joystick_test/trigger_button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y11          FDRE (Prop_fdre_C_Q)         0.456     6.049 f  joystick_test/trigger_button_reg/Q
                         net (fo=201, routed)         6.730    12.780    joystick_test/trigger_button
    SLICE_X58Y52         LUT4 (Prop_lut4_I0_O)        0.124    12.904 f  joystick_test/white_pieces[5,4][31]_i_7/O
                         net (fo=102, routed)         3.528    16.432    joystick_test/white_pieces[5,4][31]_i_7_n_0
    SLICE_X83Y30         LUT4 (Prop_lut4_I3_O)        0.124    16.556 f  joystick_test/black_pieces[4,1][31]_i_7/O
                         net (fo=225, routed)         8.108    24.665    joystick_test/black_pieces[4,1][31]_i_7_n_0
    SLICE_X48Y47         LUT5 (Prop_lut5_I3_O)        0.152    24.817 r  joystick_test/black_pieces[1,2][31]_i_1/O
                         net (fo=30, routed)          4.616    29.433    joystick_test_n_1557
    SLICE_X79Y40         FDRE                                         r  black_pieces_reg[1,2][25]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/trigger_button_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            white_pieces_reg[1,0][31]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.710ns  (logic 1.180ns (4.977%)  route 22.530ns (95.023%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.831     5.593    joystick_test/clk_IBUF_BUFG
    SLICE_X7Y11          FDRE                                         r  joystick_test/trigger_button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y11          FDRE (Prop_fdre_C_Q)         0.456     6.049 r  joystick_test/trigger_button_reg/Q
                         net (fo=201, routed)         6.319    12.368    joystick_test/trigger_button
    SLICE_X57Y52         LUT5 (Prop_lut5_I4_O)        0.150    12.518 r  joystick_test/CHOSEN_X[31]_i_6/O
                         net (fo=174, routed)         3.933    16.451    joystick_test/CHOSEN_X[31]_i_6_n_0
    SLICE_X21Y37         LUT6 (Prop_lut6_I5_O)        0.326    16.777 r  joystick_test/white_pieces[0,0][31]_i_8/O
                         net (fo=56, routed)          4.000    20.778    joystick_test/white_pieces[0,0][31]_i_8_n_0
    SLICE_X52Y57         LUT6 (Prop_lut6_I3_O)        0.124    20.902 r  joystick_test/white_pieces[1,0][31]_i_2/O
                         net (fo=33, routed)          5.226    26.128    joystick_test/TURN_reg_136
    SLICE_X37Y104        LUT5 (Prop_lut5_I4_O)        0.124    26.252 r  joystick_test/white_pieces[1,0][31]_i_1/O
                         net (fo=32, routed)          3.051    29.303    joystick_test_n_2078
    SLICE_X40Y69         FDRE                                         r  white_pieces_reg[1,0][31]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/trigger_button_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            black_pieces_reg[1,2][22]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.621ns  (logic 0.856ns (3.624%)  route 22.765ns (96.376%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.831     5.593    joystick_test/clk_IBUF_BUFG
    SLICE_X7Y11          FDRE                                         r  joystick_test/trigger_button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y11          FDRE (Prop_fdre_C_Q)         0.456     6.049 f  joystick_test/trigger_button_reg/Q
                         net (fo=201, routed)         6.730    12.780    joystick_test/trigger_button
    SLICE_X58Y52         LUT4 (Prop_lut4_I0_O)        0.124    12.904 f  joystick_test/white_pieces[5,4][31]_i_7/O
                         net (fo=102, routed)         3.528    16.432    joystick_test/white_pieces[5,4][31]_i_7_n_0
    SLICE_X83Y30         LUT4 (Prop_lut4_I3_O)        0.124    16.556 f  joystick_test/black_pieces[4,1][31]_i_7/O
                         net (fo=225, routed)         8.108    24.665    joystick_test/black_pieces[4,1][31]_i_7_n_0
    SLICE_X48Y47         LUT5 (Prop_lut5_I3_O)        0.152    24.817 r  joystick_test/black_pieces[1,2][31]_i_1/O
                         net (fo=30, routed)          4.397    29.214    joystick_test_n_1557
    SLICE_X85Y40         FDRE                                         r  black_pieces_reg[1,2][22]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/trigger_button_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            black_pieces_reg[1,2][23]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.621ns  (logic 0.856ns (3.624%)  route 22.765ns (96.376%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.831     5.593    joystick_test/clk_IBUF_BUFG
    SLICE_X7Y11          FDRE                                         r  joystick_test/trigger_button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y11          FDRE (Prop_fdre_C_Q)         0.456     6.049 f  joystick_test/trigger_button_reg/Q
                         net (fo=201, routed)         6.730    12.780    joystick_test/trigger_button
    SLICE_X58Y52         LUT4 (Prop_lut4_I0_O)        0.124    12.904 f  joystick_test/white_pieces[5,4][31]_i_7/O
                         net (fo=102, routed)         3.528    16.432    joystick_test/white_pieces[5,4][31]_i_7_n_0
    SLICE_X83Y30         LUT4 (Prop_lut4_I3_O)        0.124    16.556 f  joystick_test/black_pieces[4,1][31]_i_7/O
                         net (fo=225, routed)         8.108    24.665    joystick_test/black_pieces[4,1][31]_i_7_n_0
    SLICE_X48Y47         LUT5 (Prop_lut5_I3_O)        0.152    24.817 r  joystick_test/black_pieces[1,2][31]_i_1/O
                         net (fo=30, routed)          4.397    29.214    joystick_test_n_1557
    SLICE_X85Y40         FDRE                                         r  black_pieces_reg[1,2][23]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/trigger_button_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            white_pieces_reg[1,0][1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.395ns  (logic 1.180ns (5.044%)  route 22.215ns (94.956%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.831     5.593    joystick_test/clk_IBUF_BUFG
    SLICE_X7Y11          FDRE                                         r  joystick_test/trigger_button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y11          FDRE (Prop_fdre_C_Q)         0.456     6.049 r  joystick_test/trigger_button_reg/Q
                         net (fo=201, routed)         6.319    12.368    joystick_test/trigger_button
    SLICE_X57Y52         LUT5 (Prop_lut5_I4_O)        0.150    12.518 r  joystick_test/CHOSEN_X[31]_i_6/O
                         net (fo=174, routed)         3.933    16.451    joystick_test/CHOSEN_X[31]_i_6_n_0
    SLICE_X21Y37         LUT6 (Prop_lut6_I5_O)        0.326    16.777 r  joystick_test/white_pieces[0,0][31]_i_8/O
                         net (fo=56, routed)          4.000    20.778    joystick_test/white_pieces[0,0][31]_i_8_n_0
    SLICE_X52Y57         LUT6 (Prop_lut6_I3_O)        0.124    20.902 r  joystick_test/white_pieces[1,0][31]_i_2/O
                         net (fo=33, routed)          5.226    26.128    joystick_test/TURN_reg_136
    SLICE_X37Y104        LUT5 (Prop_lut5_I4_O)        0.124    26.252 r  joystick_test/white_pieces[1,0][31]_i_1/O
                         net (fo=32, routed)          2.736    28.988    joystick_test_n_2078
    SLICE_X38Y69         FDRE                                         r  white_pieces_reg[1,0][1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/trigger_button_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            white_pieces_reg[1,0][3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.395ns  (logic 1.180ns (5.044%)  route 22.215ns (94.956%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.831     5.593    joystick_test/clk_IBUF_BUFG
    SLICE_X7Y11          FDRE                                         r  joystick_test/trigger_button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y11          FDRE (Prop_fdre_C_Q)         0.456     6.049 r  joystick_test/trigger_button_reg/Q
                         net (fo=201, routed)         6.319    12.368    joystick_test/trigger_button
    SLICE_X57Y52         LUT5 (Prop_lut5_I4_O)        0.150    12.518 r  joystick_test/CHOSEN_X[31]_i_6/O
                         net (fo=174, routed)         3.933    16.451    joystick_test/CHOSEN_X[31]_i_6_n_0
    SLICE_X21Y37         LUT6 (Prop_lut6_I5_O)        0.326    16.777 r  joystick_test/white_pieces[0,0][31]_i_8/O
                         net (fo=56, routed)          4.000    20.778    joystick_test/white_pieces[0,0][31]_i_8_n_0
    SLICE_X52Y57         LUT6 (Prop_lut6_I3_O)        0.124    20.902 r  joystick_test/white_pieces[1,0][31]_i_2/O
                         net (fo=33, routed)          5.226    26.128    joystick_test/TURN_reg_136
    SLICE_X37Y104        LUT5 (Prop_lut5_I4_O)        0.124    26.252 r  joystick_test/white_pieces[1,0][31]_i_1/O
                         net (fo=32, routed)          2.736    28.988    joystick_test_n_2078
    SLICE_X38Y69         FDRE                                         r  white_pieces_reg[1,0][3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/trigger_button_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            black_pieces_reg[1,2][26]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.388ns  (logic 0.856ns (3.660%)  route 22.532ns (96.340%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.831     5.593    joystick_test/clk_IBUF_BUFG
    SLICE_X7Y11          FDRE                                         r  joystick_test/trigger_button_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y11          FDRE (Prop_fdre_C_Q)         0.456     6.049 f  joystick_test/trigger_button_reg/Q
                         net (fo=201, routed)         6.730    12.780    joystick_test/trigger_button
    SLICE_X58Y52         LUT4 (Prop_lut4_I0_O)        0.124    12.904 f  joystick_test/white_pieces[5,4][31]_i_7/O
                         net (fo=102, routed)         3.528    16.432    joystick_test/white_pieces[5,4][31]_i_7_n_0
    SLICE_X83Y30         LUT4 (Prop_lut4_I3_O)        0.124    16.556 f  joystick_test/black_pieces[4,1][31]_i_7/O
                         net (fo=225, routed)         8.108    24.665    joystick_test/black_pieces[4,1][31]_i_7_n_0
    SLICE_X48Y47         LUT5 (Prop_lut5_I3_O)        0.152    24.817 r  joystick_test/black_pieces[1,2][31]_i_1/O
                         net (fo=30, routed)          4.165    28.982    joystick_test_n_1557
    SLICE_X76Y43         FDRE                                         r  black_pieces_reg[1,2][26]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 joystick_test/x_position_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SELECT_MODE_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.984ns  (logic 0.279ns (28.355%)  route 0.705ns (71.645%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.619     1.566    joystick_test/clk_IBUF_BUFG
    SLICE_X6Y13          FDRE                                         r  joystick_test/x_position_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y13          FDRE (Prop_fdre_C_Q)         0.164     1.730 r  joystick_test/x_position_reg[6]/Q
                         net (fo=130, routed)         0.705     2.435    joystick_test/x_position[6]
    SLICE_X21Y29         LUT4 (Prop_lut4_I0_O)        0.045     2.480 r  joystick_test/SELECT_MODE[4]_i_9/O
                         net (fo=1, routed)           0.000     2.480    joystick_test/SELECT_MODE[4]_i_9_n_0
    SLICE_X21Y29         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.550 r  joystick_test/SELECT_MODE_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.550    joystick_test_n_1428
    SLICE_X21Y29         FDRE                                         r  SELECT_MODE_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/x_position_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SELECT_MODE_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.998ns  (logic 0.274ns (27.443%)  route 0.724ns (72.557%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.619     1.566    joystick_test/clk_IBUF_BUFG
    SLICE_X6Y13          FDRE                                         r  joystick_test/x_position_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y13          FDRE (Prop_fdre_C_Q)         0.164     1.730 r  joystick_test/x_position_reg[7]/Q
                         net (fo=130, routed)         0.724     2.454    joystick_test/x_position[7]
    SLICE_X21Y29         LUT4 (Prop_lut4_I1_O)        0.045     2.499 r  joystick_test/SELECT_MODE[4]_i_8/O
                         net (fo=1, routed)           0.000     2.499    joystick_test/SELECT_MODE[4]_i_8_n_0
    SLICE_X21Y29         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     2.564 r  joystick_test/SELECT_MODE_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.564    joystick_test_n_1427
    SLICE_X21Y29         FDRE                                         r  SELECT_MODE_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/x_position_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SELECT_MODE_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.002ns  (logic 0.279ns (27.856%)  route 0.723ns (72.144%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.619     1.566    joystick_test/clk_IBUF_BUFG
    SLICE_X6Y13          FDRE                                         r  joystick_test/x_position_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y13          FDRE (Prop_fdre_C_Q)         0.164     1.730 r  joystick_test/x_position_reg[7]/Q
                         net (fo=130, routed)         0.723     2.452    joystick_test/x_position[7]
    SLICE_X21Y28         LUT4 (Prop_lut4_I1_O)        0.045     2.497 r  joystick_test/SELECT_MODE[0]_i_13/O
                         net (fo=1, routed)           0.000     2.497    joystick_test/SELECT_MODE[0]_i_13_n_0
    SLICE_X21Y28         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.567 r  joystick_test/SELECT_MODE_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     2.567    joystick_test_n_1424
    SLICE_X21Y28         FDRE                                         r  SELECT_MODE_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/x_position_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SELECT_MODE_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.032ns  (logic 0.309ns (29.954%)  route 0.723ns (70.046%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.619     1.566    joystick_test/clk_IBUF_BUFG
    SLICE_X6Y13          FDRE                                         r  joystick_test/x_position_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y13          FDRE (Prop_fdre_C_Q)         0.164     1.730 f  joystick_test/x_position_reg[7]/Q
                         net (fo=130, routed)         0.723     2.452    joystick_test/x_position[7]
    SLICE_X21Y28         LUT3 (Prop_lut3_I1_O)        0.048     2.500 r  joystick_test/SELECT_MODE[0]_i_9/O
                         net (fo=1, routed)           0.000     2.500    joystick_test/SELECT_MODE[0]_i_9_n_0
    SLICE_X21Y28         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.097     2.597 r  joystick_test/SELECT_MODE_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     2.597    joystick_test_n_1423
    SLICE_X21Y28         FDRE                                         r  SELECT_MODE_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/x_position_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SELECT_MODE_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.042ns  (logic 0.337ns (32.344%)  route 0.705ns (67.656%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.619     1.566    joystick_test/clk_IBUF_BUFG
    SLICE_X6Y13          FDRE                                         r  joystick_test/x_position_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y13          FDRE (Prop_fdre_C_Q)         0.164     1.730 f  joystick_test/x_position_reg[6]/Q
                         net (fo=130, routed)         0.705     2.435    joystick_test/x_position[6]
    SLICE_X21Y29         LUT3 (Prop_lut3_I2_O)        0.048     2.483 r  joystick_test/SELECT_MODE[4]_i_5/O
                         net (fo=1, routed)           0.000     2.483    joystick_test/SELECT_MODE[4]_i_5_n_0
    SLICE_X21Y29         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.125     2.608 r  joystick_test/SELECT_MODE_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.608    joystick_test_n_1426
    SLICE_X21Y29         FDRE                                         r  SELECT_MODE_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/x_position_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SELECT_MODE_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.053ns  (logic 0.272ns (25.832%)  route 0.781ns (74.168%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.619     1.566    joystick_test/clk_IBUF_BUFG
    SLICE_X6Y13          FDRE                                         r  joystick_test/x_position_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y13          FDRE (Prop_fdre_C_Q)         0.164     1.730 r  joystick_test/x_position_reg[6]/Q
                         net (fo=130, routed)         0.781     2.511    joystick_test/x_position[6]
    SLICE_X21Y28         LUT4 (Prop_lut4_I0_O)        0.045     2.556 r  joystick_test/SELECT_MODE[0]_i_10/O
                         net (fo=1, routed)           0.000     2.556    joystick_test/SELECT_MODE[0]_i_10_n_0
    SLICE_X21Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.619 r  joystick_test/SELECT_MODE_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     2.619    joystick_test_n_1421
    SLICE_X21Y28         FDRE                                         r  SELECT_MODE_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/x_position_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SELECT_MODE_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.060ns  (logic 0.337ns (31.805%)  route 0.723ns (68.195%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.619     1.566    joystick_test/clk_IBUF_BUFG
    SLICE_X6Y13          FDRE                                         r  joystick_test/x_position_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y13          FDRE (Prop_fdre_C_Q)         0.164     1.730 f  joystick_test/x_position_reg[7]/Q
                         net (fo=130, routed)         0.723     2.452    joystick_test/x_position[7]
    SLICE_X21Y28         LUT3 (Prop_lut3_I1_O)        0.048     2.500 r  joystick_test/SELECT_MODE[0]_i_9/O
                         net (fo=1, routed)           0.000     2.500    joystick_test/SELECT_MODE[0]_i_9_n_0
    SLICE_X21Y28         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.125     2.625 r  joystick_test/SELECT_MODE_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     2.625    joystick_test_n_1422
    SLICE_X21Y28         FDRE                                         r  SELECT_MODE_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/x_position_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SELECT_MODE_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.063ns  (logic 0.358ns (33.680%)  route 0.705ns (66.320%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.619     1.566    joystick_test/clk_IBUF_BUFG
    SLICE_X6Y13          FDRE                                         r  joystick_test/x_position_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y13          FDRE (Prop_fdre_C_Q)         0.164     1.730 f  joystick_test/x_position_reg[6]/Q
                         net (fo=130, routed)         0.705     2.435    joystick_test/x_position[6]
    SLICE_X21Y29         LUT3 (Prop_lut3_I2_O)        0.048     2.483 r  joystick_test/SELECT_MODE[4]_i_5/O
                         net (fo=1, routed)           0.000     2.483    joystick_test/SELECT_MODE[4]_i_5_n_0
    SLICE_X21Y29         CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.146     2.629 r  joystick_test/SELECT_MODE_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.629    joystick_test_n_1425
    SLICE_X21Y29         FDRE                                         r  SELECT_MODE_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/x_position_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SELECT_MODE_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.073ns  (logic 0.279ns (26.014%)  route 0.794ns (73.986%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.619     1.566    joystick_test/clk_IBUF_BUFG
    SLICE_X6Y13          FDRE                                         r  joystick_test/x_position_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y13          FDRE (Prop_fdre_C_Q)         0.164     1.730 r  joystick_test/x_position_reg[6]/Q
                         net (fo=130, routed)         0.794     2.523    joystick_test/x_position[6]
    SLICE_X21Y31         LUT4 (Prop_lut4_I0_O)        0.045     2.568 r  joystick_test/SELECT_MODE[12]_i_9/O
                         net (fo=1, routed)           0.000     2.568    joystick_test/SELECT_MODE[12]_i_9_n_0
    SLICE_X21Y31         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     2.638 r  joystick_test/SELECT_MODE_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.638    joystick_test_n_1436
    SLICE_X21Y31         FDRE                                         r  SELECT_MODE_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 joystick_test/x_position_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SELECT_MODE_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.103ns  (logic 0.309ns (28.027%)  route 0.794ns (71.973%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.619     1.566    joystick_test/clk_IBUF_BUFG
    SLICE_X6Y13          FDRE                                         r  joystick_test/x_position_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y13          FDRE (Prop_fdre_C_Q)         0.164     1.730 f  joystick_test/x_position_reg[6]/Q
                         net (fo=130, routed)         0.794     2.523    joystick_test/x_position[6]
    SLICE_X21Y31         LUT3 (Prop_lut3_I2_O)        0.048     2.571 r  joystick_test/SELECT_MODE[12]_i_5/O
                         net (fo=1, routed)           0.000     2.571    joystick_test/SELECT_MODE[12]_i_5_n_0
    SLICE_X21Y31         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.097     2.668 r  joystick_test/SELECT_MODE_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.668    joystick_test_n_1435
    SLICE_X21Y31         FDRE                                         r  SELECT_MODE_reg[13]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 miso
                            (input port)
  Destination:            joystick_test/spi_master_0/rx_buffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.522ns  (logic 1.460ns (57.869%)  route 1.063ns (42.131%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.136ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y4                                                0.000     0.000 r  miso (IN)
                         net (fo=0)                   0.000     0.000    miso
    Y4                   IBUF (Prop_ibuf_I_O)         1.460     1.460 r  miso_IBUF_inst/O
                         net (fo=1, routed)           1.063     2.522    joystick_test/spi_master_0/rx_buffer_reg[0]_0[0]
    SLICE_X2Y11          FDRE                                         r  joystick_test/spi_master_0/rx_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         1.653     5.136    joystick_test/spi_master_0/clk_IBUF_BUFG
    SLICE_X2Y11          FDRE                                         r  joystick_test/spi_master_0/rx_buffer_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 miso
                            (input port)
  Destination:            joystick_test/spi_master_0/rx_buffer_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.638ns  (logic 0.228ns (35.662%)  route 0.411ns (64.338%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.085ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y4                                                0.000     0.000 r  miso (IN)
                         net (fo=0)                   0.000     0.000    miso
    Y4                   IBUF (Prop_ibuf_I_O)         0.228     0.228 r  miso_IBUF_inst/O
                         net (fo=1, routed)           0.411     0.638    joystick_test/spi_master_0/rx_buffer_reg[0]_0[0]
    SLICE_X2Y11          FDRE                                         r  joystick_test/spi_master_0/rx_buffer_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=228, routed)         0.891     2.085    joystick_test/spi_master_0/clk_IBUF_BUFG
    SLICE_X2Y11          FDRE                                         r  joystick_test/spi_master_0/rx_buffer_reg[0]/C





