var g_data = {"name":"/share/apps/imperas/imperas_idv/eng.20240501.0/ImpProprietary/source/host/riscvISACOV/source/coverage/RV32M_coverage.svh","src":"//  \n// Copyright (c) 2005-2024 Imperas Software Ltd. All Rights Reserved.  \n//  \n// THIS SOFTWARE CONTAINS CONFIDENTIAL INFORMATION AND TRADE SECRETS  \n// OF IMPERAS SOFTWARE LTD. USE, DISCLOSURE, OR REPRODUCTION IS PROHIBITED  \n// EXCEPT AS MAY BE PROVIDED FOR IN A WRITTEN AGREEMENT WITH IMPERAS SOFTWARE LTD.  \n//  \n//  \n \n\n\n\ntypedef RISCV_instruction #(ILEN, XLEN, FLEN, VLEN, NHART, RETIRE) ins_rv32m_t;\n\n\ncovergroup div_cg with function sample(ins_rv32m_t ins);\n    option.per_instance = 1; \n\n`ifdef COVER_TYPE_ASM_COUNT\n    cp_asm_count : coverpoint ins.ins_str == \"div\"  iff (ins.trap == 0 )  {\n        option.comment = \"Number of times instruction is executed\";\n        bins count[]  = {1};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_ASSIGNMENTS\n    cp_rd : coverpoint ins.get_gpr_reg(ins.current.rd)  iff (ins.trap == 0 )  {\n        option.comment = \"RD (GPR) register assignment\";\n    }\n    cp_rs1 : coverpoint ins.get_gpr_reg(ins.current.rs1)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 (GPR) register assignment\";\n    }\n    cp_rs2 : coverpoint ins.get_gpr_reg(ins.current.rs2)  iff (ins.trap == 0 )  {\n        option.comment = \"RS2 (GPR) register assignment\";\n    }\n`endif\n\n\n`ifdef COVER_TYPE_EQUAL\n    cmp_rd_rs1_eqval : coverpoint ins.current.rd_val == ins.current.rs1_val  iff (ins.trap == 0 )  {\n        option.comment = \"Compare RD and RS1 register values\";\n        bins rd_eqval_rs1  = {1};\n        bins rd_neval_rs1  = {0};\n    }\n    cmp_rd_rs2_eqval : coverpoint ins.current.rd_val == ins.current.rs2_val  iff (ins.trap == 0 )  {\n        option.comment = \"Compare RD and RS2 register values\";\n        bins rd_eqval_rs2  = {1};\n        bins rd_neval_rs2  = {0};\n    }\n    cmp_rs1_rs2_eqval : coverpoint ins.current.rs1_val == ins.current.rs2_val  iff (ins.trap == 0 )  {\n        option.comment = \"Compare RS1 and RS2 register values\";\n        bins rs1_eqval_rs2  = {1};\n        bins rs1_neval_rs2  = {0};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_HAZARD\n    cp_gpr_hazard : coverpoint check_gpr_hazards(ins.hart, ins.issue)  iff (ins.trap == 0 )  {\n        option.comment = \"GPR Hazard\";\n        bins hazards[]  = {NO_HAZARD, RAW_HAZARD, WAR_HAZARD, WAW_HAZARD};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_MAXVALS\n    cp_rd_maxvals : coverpoint unsigned'(ins.current.rd_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RD Max values\";\n        bins zeros  = {0};\n        bins min  = {32'b10000000000000000000000000000000};\n        bins max  = {32'b01111111111111111111111111111111};\n        bins ones  = {32'b11111111111111111111111111111111};\n        bins one  = {32'b00000000000000000000000000000001};\n        bins minp1  = {32'b10000000000000000000000000000001};\n    }\n    cp_rs1_maxvals : coverpoint unsigned'(ins.current.rs1_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 Max values\";\n        bins zeros  = {0};\n        bins min  = {32'b10000000000000000000000000000000};\n        bins max  = {32'b01111111111111111111111111111111};\n        bins ones  = {32'b11111111111111111111111111111111};\n        bins one  = {32'b00000000000000000000000000000001};\n        bins minp1  = {32'b10000000000000000000000000000001};\n    }\n    cp_rs2_maxvals : coverpoint unsigned'(ins.current.rs2_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS2 Max values\";\n        bins zeros  = {0};\n        bins min  = {32'b10000000000000000000000000000000};\n        bins max  = {32'b01111111111111111111111111111111};\n        bins ones  = {32'b11111111111111111111111111111111};\n        bins one  = {32'b00000000000000000000000000000001};\n        bins minp1  = {32'b10000000000000000000000000000001};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_REG_COMPARE\n    cmp_rd_rs1 : coverpoint ins.current.rd == ins.current.rs1  iff (ins.trap == 0 )  {\n        option.comment = \"Compare register assignment\";\n        bins x0  = {1} iff (ins.current.rd == \"x0\");\n        bins x1  = {1} iff (ins.current.rd == \"x1\");\n        bins x2  = {1} iff (ins.current.rd == \"x2\");\n        bins x3  = {1} iff (ins.current.rd == \"x3\");\n        bins x4  = {1} iff (ins.current.rd == \"x4\");\n        bins x5  = {1} iff (ins.current.rd == \"x5\");\n        bins x6  = {1} iff (ins.current.rd == \"x6\");\n        bins x7  = {1} iff (ins.current.rd == \"x7\");\n        bins x8  = {1} iff (ins.current.rd == \"x8\");\n        bins x9  = {1} iff (ins.current.rd == \"x9\");\n        bins x10  = {1} iff (ins.current.rd == \"x10\");\n        bins x11  = {1} iff (ins.current.rd == \"x11\");\n        bins x12  = {1} iff (ins.current.rd == \"x12\");\n        bins x13  = {1} iff (ins.current.rd == \"x13\");\n        bins x14  = {1} iff (ins.current.rd == \"x14\");\n        bins x15  = {1} iff (ins.current.rd == \"x15\");\n`ifndef COVER_BASE_E\n        bins x16  = {1} iff (ins.current.rd == \"x16\");\n        bins x17  = {1} iff (ins.current.rd == \"x17\");\n        bins x18  = {1} iff (ins.current.rd == \"x18\");\n        bins x19  = {1} iff (ins.current.rd == \"x19\");\n        bins x20  = {1} iff (ins.current.rd == \"x20\");\n        bins x21  = {1} iff (ins.current.rd == \"x21\");\n        bins x22  = {1} iff (ins.current.rd == \"x22\");\n        bins x23  = {1} iff (ins.current.rd == \"x23\");\n        bins x24  = {1} iff (ins.current.rd == \"x24\");\n        bins x25  = {1} iff (ins.current.rd == \"x25\");\n        bins x26  = {1} iff (ins.current.rd == \"x26\");\n        bins x27  = {1} iff (ins.current.rd == \"x27\");\n        bins x28  = {1} iff (ins.current.rd == \"x28\");\n        bins x29  = {1} iff (ins.current.rd == \"x29\");\n        bins x30  = {1} iff (ins.current.rd == \"x30\");\n        bins x31  = {1} iff (ins.current.rd == \"x31\");\n`endif\n    }\n    cmp_rd_rs1_eq : coverpoint ins.current.rd == ins.current.rs1  iff (ins.trap == 0 )  {\n        option.comment = \"RD and RS1 register (assignment) WAR Hazard\";\n        bins x0  = {1} iff (ins.current.rd == \"x0\");\n        bins x1  = {1} iff (ins.current.rd == \"x1\");\n        bins x2  = {1} iff (ins.current.rd == \"x2\");\n        bins x3  = {1} iff (ins.current.rd == \"x3\");\n        bins x4  = {1} iff (ins.current.rd == \"x4\");\n        bins x5  = {1} iff (ins.current.rd == \"x5\");\n        bins x6  = {1} iff (ins.current.rd == \"x6\");\n        bins x7  = {1} iff (ins.current.rd == \"x7\");\n        bins x8  = {1} iff (ins.current.rd == \"x8\");\n        bins x9  = {1} iff (ins.current.rd == \"x9\");\n        bins x10  = {1} iff (ins.current.rd == \"x10\");\n        bins x11  = {1} iff (ins.current.rd == \"x11\");\n        bins x12  = {1} iff (ins.current.rd == \"x12\");\n        bins x13  = {1} iff (ins.current.rd == \"x13\");\n        bins x14  = {1} iff (ins.current.rd == \"x14\");\n        bins x15  = {1} iff (ins.current.rd == \"x15\");\n`ifndef COVER_BASE_E\n        bins x16  = {1} iff (ins.current.rd == \"x16\");\n        bins x17  = {1} iff (ins.current.rd == \"x17\");\n        bins x18  = {1} iff (ins.current.rd == \"x18\");\n        bins x19  = {1} iff (ins.current.rd == \"x19\");\n        bins x20  = {1} iff (ins.current.rd == \"x20\");\n        bins x21  = {1} iff (ins.current.rd == \"x21\");\n        bins x22  = {1} iff (ins.current.rd == \"x22\");\n        bins x23  = {1} iff (ins.current.rd == \"x23\");\n        bins x24  = {1} iff (ins.current.rd == \"x24\");\n        bins x25  = {1} iff (ins.current.rd == \"x25\");\n        bins x26  = {1} iff (ins.current.rd == \"x26\");\n        bins x27  = {1} iff (ins.current.rd == \"x27\");\n        bins x28  = {1} iff (ins.current.rd == \"x28\");\n        bins x29  = {1} iff (ins.current.rd == \"x29\");\n        bins x30  = {1} iff (ins.current.rd == \"x30\");\n        bins x31  = {1} iff (ins.current.rd == \"x31\");\n`endif\n    }\n    cmp_rd_rs1_rs2 : coverpoint (ins.current.rd == ins.current.rs1) && (ins.current.rd == ins.current.rs2)  iff (ins.trap == 0 )  {\n        option.comment = \"Compare register assignment\";\n        bins x0  = {1} iff (ins.current.rd == \"x0\");\n        bins x1  = {1} iff (ins.current.rd == \"x1\");\n        bins x2  = {1} iff (ins.current.rd == \"x2\");\n        bins x3  = {1} iff (ins.current.rd == \"x3\");\n        bins x4  = {1} iff (ins.current.rd == \"x4\");\n        bins x5  = {1} iff (ins.current.rd == \"x5\");\n        bins x6  = {1} iff (ins.current.rd == \"x6\");\n        bins x7  = {1} iff (ins.current.rd == \"x7\");\n        bins x8  = {1} iff (ins.current.rd == \"x8\");\n        bins x9  = {1} iff (ins.current.rd == \"x9\");\n        bins x10  = {1} iff (ins.current.rd == \"x10\");\n        bins x11  = {1} iff (ins.current.rd == \"x11\");\n        bins x12  = {1} iff (ins.current.rd == \"x12\");\n        bins x13  = {1} iff (ins.current.rd == \"x13\");\n        bins x14  = {1} iff (ins.current.rd == \"x14\");\n        bins x15  = {1} iff (ins.current.rd == \"x15\");\n`ifndef COVER_BASE_E\n        bins x16  = {1} iff (ins.current.rd == \"x16\");\n        bins x17  = {1} iff (ins.current.rd == \"x17\");\n        bins x18  = {1} iff (ins.current.rd == \"x18\");\n        bins x19  = {1} iff (ins.current.rd == \"x19\");\n        bins x20  = {1} iff (ins.current.rd == \"x20\");\n        bins x21  = {1} iff (ins.current.rd == \"x21\");\n        bins x22  = {1} iff (ins.current.rd == \"x22\");\n        bins x23  = {1} iff (ins.current.rd == \"x23\");\n        bins x24  = {1} iff (ins.current.rd == \"x24\");\n        bins x25  = {1} iff (ins.current.rd == \"x25\");\n        bins x26  = {1} iff (ins.current.rd == \"x26\");\n        bins x27  = {1} iff (ins.current.rd == \"x27\");\n        bins x28  = {1} iff (ins.current.rd == \"x28\");\n        bins x29  = {1} iff (ins.current.rd == \"x29\");\n        bins x30  = {1} iff (ins.current.rd == \"x30\");\n        bins x31  = {1} iff (ins.current.rd == \"x31\");\n`endif\n    }\n    cmp_rd_rs2 : coverpoint ins.current.rd == ins.current.rs2  iff (ins.trap == 0 )  {\n        option.comment = \"Compare register assignment\";\n        bins x0  = {1} iff (ins.current.rd == \"x0\");\n        bins x1  = {1} iff (ins.current.rd == \"x1\");\n        bins x2  = {1} iff (ins.current.rd == \"x2\");\n        bins x3  = {1} iff (ins.current.rd == \"x3\");\n        bins x4  = {1} iff (ins.current.rd == \"x4\");\n        bins x5  = {1} iff (ins.current.rd == \"x5\");\n        bins x6  = {1} iff (ins.current.rd == \"x6\");\n        bins x7  = {1} iff (ins.current.rd == \"x7\");\n        bins x8  = {1} iff (ins.current.rd == \"x8\");\n        bins x9  = {1} iff (ins.current.rd == \"x9\");\n        bins x10  = {1} iff (ins.current.rd == \"x10\");\n        bins x11  = {1} iff (ins.current.rd == \"x11\");\n        bins x12  = {1} iff (ins.current.rd == \"x12\");\n        bins x13  = {1} iff (ins.current.rd == \"x13\");\n        bins x14  = {1} iff (ins.current.rd == \"x14\");\n        bins x15  = {1} iff (ins.current.rd == \"x15\");\n`ifndef COVER_BASE_E\n        bins x16  = {1} iff (ins.current.rd == \"x16\");\n        bins x17  = {1} iff (ins.current.rd == \"x17\");\n        bins x18  = {1} iff (ins.current.rd == \"x18\");\n        bins x19  = {1} iff (ins.current.rd == \"x19\");\n        bins x20  = {1} iff (ins.current.rd == \"x20\");\n        bins x21  = {1} iff (ins.current.rd == \"x21\");\n        bins x22  = {1} iff (ins.current.rd == \"x22\");\n        bins x23  = {1} iff (ins.current.rd == \"x23\");\n        bins x24  = {1} iff (ins.current.rd == \"x24\");\n        bins x25  = {1} iff (ins.current.rd == \"x25\");\n        bins x26  = {1} iff (ins.current.rd == \"x26\");\n        bins x27  = {1} iff (ins.current.rd == \"x27\");\n        bins x28  = {1} iff (ins.current.rd == \"x28\");\n        bins x29  = {1} iff (ins.current.rd == \"x29\");\n        bins x30  = {1} iff (ins.current.rd == \"x30\");\n        bins x31  = {1} iff (ins.current.rd == \"x31\");\n`endif\n    }\n    cmp_rd_rs2_eq : coverpoint ins.current.rd == ins.current.rs2  iff (ins.trap == 0 )  {\n        option.comment = \"RD and RS2 register (assignment) WAR Hazard\";\n        bins x0  = {1} iff (ins.current.rd == \"x0\");\n        bins x1  = {1} iff (ins.current.rd == \"x1\");\n        bins x2  = {1} iff (ins.current.rd == \"x2\");\n        bins x3  = {1} iff (ins.current.rd == \"x3\");\n        bins x4  = {1} iff (ins.current.rd == \"x4\");\n        bins x5  = {1} iff (ins.current.rd == \"x5\");\n        bins x6  = {1} iff (ins.current.rd == \"x6\");\n        bins x7  = {1} iff (ins.current.rd == \"x7\");\n        bins x8  = {1} iff (ins.current.rd == \"x8\");\n        bins x9  = {1} iff (ins.current.rd == \"x9\");\n        bins x10  = {1} iff (ins.current.rd == \"x10\");\n        bins x11  = {1} iff (ins.current.rd == \"x11\");\n        bins x12  = {1} iff (ins.current.rd == \"x12\");\n        bins x13  = {1} iff (ins.current.rd == \"x13\");\n        bins x14  = {1} iff (ins.current.rd == \"x14\");\n        bins x15  = {1} iff (ins.current.rd == \"x15\");\n`ifndef COVER_BASE_E\n        bins x16  = {1} iff (ins.current.rd == \"x16\");\n        bins x17  = {1} iff (ins.current.rd == \"x17\");\n        bins x18  = {1} iff (ins.current.rd == \"x18\");\n        bins x19  = {1} iff (ins.current.rd == \"x19\");\n        bins x20  = {1} iff (ins.current.rd == \"x20\");\n        bins x21  = {1} iff (ins.current.rd == \"x21\");\n        bins x22  = {1} iff (ins.current.rd == \"x22\");\n        bins x23  = {1} iff (ins.current.rd == \"x23\");\n        bins x24  = {1} iff (ins.current.rd == \"x24\");\n        bins x25  = {1} iff (ins.current.rd == \"x25\");\n        bins x26  = {1} iff (ins.current.rd == \"x26\");\n        bins x27  = {1} iff (ins.current.rd == \"x27\");\n        bins x28  = {1} iff (ins.current.rd == \"x28\");\n        bins x29  = {1} iff (ins.current.rd == \"x29\");\n        bins x30  = {1} iff (ins.current.rd == \"x30\");\n        bins x31  = {1} iff (ins.current.rd == \"x31\");\n`endif\n    }\n    cmp_rs1_rs2_eq : coverpoint ins.current.rs1 == ins.current.rs2  iff (ins.trap == 0 )  {\n        option.comment = \"Compare RS1 and RS2 register assignment\";\n        bins x0  = {1} iff (ins.current.rs1 == \"x0\");\n        bins x1  = {1} iff (ins.current.rs1 == \"x1\");\n        bins x2  = {1} iff (ins.current.rs1 == \"x2\");\n        bins x3  = {1} iff (ins.current.rs1 == \"x3\");\n        bins x4  = {1} iff (ins.current.rs1 == \"x4\");\n        bins x5  = {1} iff (ins.current.rs1 == \"x5\");\n        bins x6  = {1} iff (ins.current.rs1 == \"x6\");\n        bins x7  = {1} iff (ins.current.rs1 == \"x7\");\n        bins x8  = {1} iff (ins.current.rs1 == \"x8\");\n        bins x9  = {1} iff (ins.current.rs1 == \"x9\");\n        bins x10  = {1} iff (ins.current.rs1 == \"x10\");\n        bins x11  = {1} iff (ins.current.rs1 == \"x11\");\n        bins x12  = {1} iff (ins.current.rs1 == \"x12\");\n        bins x13  = {1} iff (ins.current.rs1 == \"x13\");\n        bins x14  = {1} iff (ins.current.rs1 == \"x14\");\n        bins x15  = {1} iff (ins.current.rs1 == \"x15\");\n`ifndef COVER_BASE_E\n        bins x16  = {1} iff (ins.current.rs1 == \"x16\");\n        bins x17  = {1} iff (ins.current.rs1 == \"x17\");\n        bins x18  = {1} iff (ins.current.rs1 == \"x18\");\n        bins x19  = {1} iff (ins.current.rs1 == \"x19\");\n        bins x20  = {1} iff (ins.current.rs1 == \"x20\");\n        bins x21  = {1} iff (ins.current.rs1 == \"x21\");\n        bins x22  = {1} iff (ins.current.rs1 == \"x22\");\n        bins x23  = {1} iff (ins.current.rs1 == \"x23\");\n        bins x24  = {1} iff (ins.current.rs1 == \"x24\");\n        bins x25  = {1} iff (ins.current.rs1 == \"x25\");\n        bins x26  = {1} iff (ins.current.rs1 == \"x26\");\n        bins x27  = {1} iff (ins.current.rs1 == \"x27\");\n        bins x28  = {1} iff (ins.current.rs1 == \"x28\");\n        bins x29  = {1} iff (ins.current.rs1 == \"x29\");\n        bins x30  = {1} iff (ins.current.rs1 == \"x30\");\n        bins x31  = {1} iff (ins.current.rs1 == \"x31\");\n`endif\n    }\n`endif\n\n\n`ifdef COVER_TYPE_SIGNS\n    cp_rd_sign : coverpoint int'(ins.current.rd_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RD (GPR) sign of value\";\n        bins neg  = {[$:-1]};\n        bins pos  = {[1:$]};\n    }\n    cp_rs1_sign : coverpoint int'(ins.current.rs1_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 (GPR) sign of value\";\n        bins neg  = {[$:-1]};\n        bins pos  = {[1:$]};\n    }\n    cp_rs2_sign : coverpoint int'(ins.current.rs2_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS2 (GPR) sign of value\";\n        bins neg  = {[$:-1]};\n        bins pos  = {[1:$]};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_TOGGLE\n    cp_rd_toggle : coverpoint unsigned'(ins.current.rd_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RD Toggle bits\";\n        wildcard bins bit_0_0_1  = (32'b???????????????????????????????0 => 32'b???????????????????????????????1);\n        wildcard bins bit_1_0_1  = (32'b??????????????????????????????0? => 32'b??????????????????????????????1?);\n        wildcard bins bit_2_0_1  = (32'b?????????????????????????????0?? => 32'b?????????????????????????????1??);\n        wildcard bins bit_3_0_1  = (32'b????????????????????????????0??? => 32'b????????????????????????????1???);\n        wildcard bins bit_4_0_1  = (32'b???????????????????????????0???? => 32'b???????????????????????????1????);\n        wildcard bins bit_5_0_1  = (32'b??????????????????????????0????? => 32'b??????????????????????????1?????);\n        wildcard bins bit_6_0_1  = (32'b?????????????????????????0?????? => 32'b?????????????????????????1??????);\n        wildcard bins bit_7_0_1  = (32'b????????????????????????0??????? => 32'b????????????????????????1???????);\n        wildcard bins bit_8_0_1  = (32'b???????????????????????0???????? => 32'b???????????????????????1????????);\n        wildcard bins bit_9_0_1  = (32'b??????????????????????0????????? => 32'b??????????????????????1?????????);\n        wildcard bins bit_10_0_1  = (32'b?????????????????????0?????????? => 32'b?????????????????????1??????????);\n        wildcard bins bit_11_0_1  = (32'b????????????????????0??????????? => 32'b????????????????????1???????????);\n        wildcard bins bit_12_0_1  = (32'b???????????????????0???????????? => 32'b???????????????????1????????????);\n        wildcard bins bit_13_0_1  = (32'b??????????????????0????????????? => 32'b??????????????????1?????????????);\n        wildcard bins bit_14_0_1  = (32'b?????????????????0?????????????? => 32'b?????????????????1??????????????);\n        wildcard bins bit_15_0_1  = (32'b????????????????0??????????????? => 32'b????????????????1???????????????);\n        wildcard bins bit_16_0_1  = (32'b???????????????0???????????????? => 32'b???????????????1????????????????);\n        wildcard bins bit_17_0_1  = (32'b??????????????0????????????????? => 32'b??????????????1?????????????????);\n        wildcard bins bit_18_0_1  = (32'b?????????????0?????????????????? => 32'b?????????????1??????????????????);\n        wildcard bins bit_19_0_1  = (32'b????????????0??????????????????? => 32'b????????????1???????????????????);\n        wildcard bins bit_20_0_1  = (32'b???????????0???????????????????? => 32'b???????????1????????????????????);\n        wildcard bins bit_21_0_1  = (32'b??????????0????????????????????? => 32'b??????????1?????????????????????);\n        wildcard bins bit_22_0_1  = (32'b?????????0?????????????????????? => 32'b?????????1??????????????????????);\n        wildcard bins bit_23_0_1  = (32'b????????0??????????????????????? => 32'b????????1???????????????????????);\n        wildcard bins bit_24_0_1  = (32'b???????0???????????????????????? => 32'b???????1????????????????????????);\n        wildcard bins bit_25_0_1  = (32'b??????0????????????????????????? => 32'b??????1?????????????????????????);\n        wildcard bins bit_26_0_1  = (32'b?????0?????????????????????????? => 32'b?????1??????????????????????????);\n        wildcard bins bit_27_0_1  = (32'b????0??????????????????????????? => 32'b????1???????????????????????????);\n        wildcard bins bit_28_0_1  = (32'b???0???????????????????????????? => 32'b???1????????????????????????????);\n        wildcard bins bit_29_0_1  = (32'b??0????????????????????????????? => 32'b??1?????????????????????????????);\n        wildcard bins bit_30_0_1  = (32'b?0?????????????????????????????? => 32'b?1??????????????????????????????);\n        wildcard bins bit_31_0_1  = (32'b0??????????????????????????????? => 32'b1???????????????????????????????);\n        wildcard bins bit_0_1_0  = (32'b???????????????????????????????1 => 32'b???????????????????????????????0);\n        wildcard bins bit_1_1_0  = (32'b??????????????????????????????1? => 32'b??????????????????????????????0?);\n        wildcard bins bit_2_1_0  = (32'b?????????????????????????????1?? => 32'b?????????????????????????????0??);\n        wildcard bins bit_3_1_0  = (32'b????????????????????????????1??? => 32'b????????????????????????????0???);\n        wildcard bins bit_4_1_0  = (32'b???????????????????????????1???? => 32'b???????????????????????????0????);\n        wildcard bins bit_5_1_0  = (32'b??????????????????????????1????? => 32'b??????????????????????????0?????);\n        wildcard bins bit_6_1_0  = (32'b?????????????????????????1?????? => 32'b?????????????????????????0??????);\n        wildcard bins bit_7_1_0  = (32'b????????????????????????1??????? => 32'b????????????????????????0???????);\n        wildcard bins bit_8_1_0  = (32'b???????????????????????1???????? => 32'b???????????????????????0????????);\n        wildcard bins bit_9_1_0  = (32'b??????????????????????1????????? => 32'b??????????????????????0?????????);\n        wildcard bins bit_10_1_0  = (32'b?????????????????????1?????????? => 32'b?????????????????????0??????????);\n        wildcard bins bit_11_1_0  = (32'b????????????????????1??????????? => 32'b????????????????????0???????????);\n        wildcard bins bit_12_1_0  = (32'b???????????????????1???????????? => 32'b???????????????????0????????????);\n        wildcard bins bit_13_1_0  = (32'b??????????????????1????????????? => 32'b??????????????????0?????????????);\n        wildcard bins bit_14_1_0  = (32'b?????????????????1?????????????? => 32'b?????????????????0??????????????);\n        wildcard bins bit_15_1_0  = (32'b????????????????1??????????????? => 32'b????????????????0???????????????);\n        wildcard bins bit_16_1_0  = (32'b???????????????1???????????????? => 32'b???????????????0????????????????);\n        wildcard bins bit_17_1_0  = (32'b??????????????1????????????????? => 32'b??????????????0?????????????????);\n        wildcard bins bit_18_1_0  = (32'b?????????????1?????????????????? => 32'b?????????????0??????????????????);\n        wildcard bins bit_19_1_0  = (32'b????????????1??????????????????? => 32'b????????????0???????????????????);\n        wildcard bins bit_20_1_0  = (32'b???????????1???????????????????? => 32'b???????????0????????????????????);\n        wildcard bins bit_21_1_0  = (32'b??????????1????????????????????? => 32'b??????????0?????????????????????);\n        wildcard bins bit_22_1_0  = (32'b?????????1?????????????????????? => 32'b?????????0??????????????????????);\n        wildcard bins bit_23_1_0  = (32'b????????1??????????????????????? => 32'b????????0???????????????????????);\n        wildcard bins bit_24_1_0  = (32'b???????1???????????????????????? => 32'b???????0????????????????????????);\n        wildcard bins bit_25_1_0  = (32'b??????1????????????????????????? => 32'b??????0?????????????????????????);\n        wildcard bins bit_26_1_0  = (32'b?????1?????????????????????????? => 32'b?????0??????????????????????????);\n        wildcard bins bit_27_1_0  = (32'b????1??????????????????????????? => 32'b????0???????????????????????????);\n        wildcard bins bit_28_1_0  = (32'b???1???????????????????????????? => 32'b???0????????????????????????????);\n        wildcard bins bit_29_1_0  = (32'b??1????????????????????????????? => 32'b??0?????????????????????????????);\n        wildcard bins bit_30_1_0  = (32'b?1?????????????????????????????? => 32'b?0??????????????????????????????);\n        wildcard bins bit_31_1_0  = (32'b1??????????????????????????????? => 32'b0???????????????????????????????);\n    }\n    cp_rs1_toggle : coverpoint unsigned'(ins.current.rs1_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 Toggle bits\";\n        wildcard bins bit_0_0_1  = (32'b???????????????????????????????0 => 32'b???????????????????????????????1);\n        wildcard bins bit_1_0_1  = (32'b??????????????????????????????0? => 32'b??????????????????????????????1?);\n        wildcard bins bit_2_0_1  = (32'b?????????????????????????????0?? => 32'b?????????????????????????????1??);\n        wildcard bins bit_3_0_1  = (32'b????????????????????????????0??? => 32'b????????????????????????????1???);\n        wildcard bins bit_4_0_1  = (32'b???????????????????????????0???? => 32'b???????????????????????????1????);\n        wildcard bins bit_5_0_1  = (32'b??????????????????????????0????? => 32'b??????????????????????????1?????);\n        wildcard bins bit_6_0_1  = (32'b?????????????????????????0?????? => 32'b?????????????????????????1??????);\n        wildcard bins bit_7_0_1  = (32'b????????????????????????0??????? => 32'b????????????????????????1???????);\n        wildcard bins bit_8_0_1  = (32'b???????????????????????0???????? => 32'b???????????????????????1????????);\n        wildcard bins bit_9_0_1  = (32'b??????????????????????0????????? => 32'b??????????????????????1?????????);\n        wildcard bins bit_10_0_1  = (32'b?????????????????????0?????????? => 32'b?????????????????????1??????????);\n        wildcard bins bit_11_0_1  = (32'b????????????????????0??????????? => 32'b????????????????????1???????????);\n        wildcard bins bit_12_0_1  = (32'b???????????????????0???????????? => 32'b???????????????????1????????????);\n        wildcard bins bit_13_0_1  = (32'b??????????????????0????????????? => 32'b??????????????????1?????????????);\n        wildcard bins bit_14_0_1  = (32'b?????????????????0?????????????? => 32'b?????????????????1??????????????);\n        wildcard bins bit_15_0_1  = (32'b????????????????0??????????????? => 32'b????????????????1???????????????);\n        wildcard bins bit_16_0_1  = (32'b???????????????0???????????????? => 32'b???????????????1????????????????);\n        wildcard bins bit_17_0_1  = (32'b??????????????0????????????????? => 32'b??????????????1?????????????????);\n        wildcard bins bit_18_0_1  = (32'b?????????????0?????????????????? => 32'b?????????????1??????????????????);\n        wildcard bins bit_19_0_1  = (32'b????????????0??????????????????? => 32'b????????????1???????????????????);\n        wildcard bins bit_20_0_1  = (32'b???????????0???????????????????? => 32'b???????????1????????????????????);\n        wildcard bins bit_21_0_1  = (32'b??????????0????????????????????? => 32'b??????????1?????????????????????);\n        wildcard bins bit_22_0_1  = (32'b?????????0?????????????????????? => 32'b?????????1??????????????????????);\n        wildcard bins bit_23_0_1  = (32'b????????0??????????????????????? => 32'b????????1???????????????????????);\n        wildcard bins bit_24_0_1  = (32'b???????0???????????????????????? => 32'b???????1????????????????????????);\n        wildcard bins bit_25_0_1  = (32'b??????0????????????????????????? => 32'b??????1?????????????????????????);\n        wildcard bins bit_26_0_1  = (32'b?????0?????????????????????????? => 32'b?????1??????????????????????????);\n        wildcard bins bit_27_0_1  = (32'b????0??????????????????????????? => 32'b????1???????????????????????????);\n        wildcard bins bit_28_0_1  = (32'b???0???????????????????????????? => 32'b???1????????????????????????????);\n        wildcard bins bit_29_0_1  = (32'b??0????????????????????????????? => 32'b??1?????????????????????????????);\n        wildcard bins bit_30_0_1  = (32'b?0?????????????????????????????? => 32'b?1??????????????????????????????);\n        wildcard bins bit_31_0_1  = (32'b0??????????????????????????????? => 32'b1???????????????????????????????);\n        wildcard bins bit_0_1_0  = (32'b???????????????????????????????1 => 32'b???????????????????????????????0);\n        wildcard bins bit_1_1_0  = (32'b??????????????????????????????1? => 32'b??????????????????????????????0?);\n        wildcard bins bit_2_1_0  = (32'b?????????????????????????????1?? => 32'b?????????????????????????????0??);\n        wildcard bins bit_3_1_0  = (32'b????????????????????????????1??? => 32'b????????????????????????????0???);\n        wildcard bins bit_4_1_0  = (32'b???????????????????????????1???? => 32'b???????????????????????????0????);\n        wildcard bins bit_5_1_0  = (32'b??????????????????????????1????? => 32'b??????????????????????????0?????);\n        wildcard bins bit_6_1_0  = (32'b?????????????????????????1?????? => 32'b?????????????????????????0??????);\n        wildcard bins bit_7_1_0  = (32'b????????????????????????1??????? => 32'b????????????????????????0???????);\n        wildcard bins bit_8_1_0  = (32'b???????????????????????1???????? => 32'b???????????????????????0????????);\n        wildcard bins bit_9_1_0  = (32'b??????????????????????1????????? => 32'b??????????????????????0?????????);\n        wildcard bins bit_10_1_0  = (32'b?????????????????????1?????????? => 32'b?????????????????????0??????????);\n        wildcard bins bit_11_1_0  = (32'b????????????????????1??????????? => 32'b????????????????????0???????????);\n        wildcard bins bit_12_1_0  = (32'b???????????????????1???????????? => 32'b???????????????????0????????????);\n        wildcard bins bit_13_1_0  = (32'b??????????????????1????????????? => 32'b??????????????????0?????????????);\n        wildcard bins bit_14_1_0  = (32'b?????????????????1?????????????? => 32'b?????????????????0??????????????);\n        wildcard bins bit_15_1_0  = (32'b????????????????1??????????????? => 32'b????????????????0???????????????);\n        wildcard bins bit_16_1_0  = (32'b???????????????1???????????????? => 32'b???????????????0????????????????);\n        wildcard bins bit_17_1_0  = (32'b??????????????1????????????????? => 32'b??????????????0?????????????????);\n        wildcard bins bit_18_1_0  = (32'b?????????????1?????????????????? => 32'b?????????????0??????????????????);\n        wildcard bins bit_19_1_0  = (32'b????????????1??????????????????? => 32'b????????????0???????????????????);\n        wildcard bins bit_20_1_0  = (32'b???????????1???????????????????? => 32'b???????????0????????????????????);\n        wildcard bins bit_21_1_0  = (32'b??????????1????????????????????? => 32'b??????????0?????????????????????);\n        wildcard bins bit_22_1_0  = (32'b?????????1?????????????????????? => 32'b?????????0??????????????????????);\n        wildcard bins bit_23_1_0  = (32'b????????1??????????????????????? => 32'b????????0???????????????????????);\n        wildcard bins bit_24_1_0  = (32'b???????1???????????????????????? => 32'b???????0????????????????????????);\n        wildcard bins bit_25_1_0  = (32'b??????1????????????????????????? => 32'b??????0?????????????????????????);\n        wildcard bins bit_26_1_0  = (32'b?????1?????????????????????????? => 32'b?????0??????????????????????????);\n        wildcard bins bit_27_1_0  = (32'b????1??????????????????????????? => 32'b????0???????????????????????????);\n        wildcard bins bit_28_1_0  = (32'b???1???????????????????????????? => 32'b???0????????????????????????????);\n        wildcard bins bit_29_1_0  = (32'b??1????????????????????????????? => 32'b??0?????????????????????????????);\n        wildcard bins bit_30_1_0  = (32'b?1?????????????????????????????? => 32'b?0??????????????????????????????);\n        wildcard bins bit_31_1_0  = (32'b1??????????????????????????????? => 32'b0???????????????????????????????);\n    }\n    cp_rs2_toggle : coverpoint unsigned'(ins.current.rs2_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS2 Toggle bits\";\n        wildcard bins bit_0_0_1  = (32'b???????????????????????????????0 => 32'b???????????????????????????????1);\n        wildcard bins bit_1_0_1  = (32'b??????????????????????????????0? => 32'b??????????????????????????????1?);\n        wildcard bins bit_2_0_1  = (32'b?????????????????????????????0?? => 32'b?????????????????????????????1??);\n        wildcard bins bit_3_0_1  = (32'b????????????????????????????0??? => 32'b????????????????????????????1???);\n        wildcard bins bit_4_0_1  = (32'b???????????????????????????0???? => 32'b???????????????????????????1????);\n        wildcard bins bit_5_0_1  = (32'b??????????????????????????0????? => 32'b??????????????????????????1?????);\n        wildcard bins bit_6_0_1  = (32'b?????????????????????????0?????? => 32'b?????????????????????????1??????);\n        wildcard bins bit_7_0_1  = (32'b????????????????????????0??????? => 32'b????????????????????????1???????);\n        wildcard bins bit_8_0_1  = (32'b???????????????????????0???????? => 32'b???????????????????????1????????);\n        wildcard bins bit_9_0_1  = (32'b??????????????????????0????????? => 32'b??????????????????????1?????????);\n        wildcard bins bit_10_0_1  = (32'b?????????????????????0?????????? => 32'b?????????????????????1??????????);\n        wildcard bins bit_11_0_1  = (32'b????????????????????0??????????? => 32'b????????????????????1???????????);\n        wildcard bins bit_12_0_1  = (32'b???????????????????0???????????? => 32'b???????????????????1????????????);\n        wildcard bins bit_13_0_1  = (32'b??????????????????0????????????? => 32'b??????????????????1?????????????);\n        wildcard bins bit_14_0_1  = (32'b?????????????????0?????????????? => 32'b?????????????????1??????????????);\n        wildcard bins bit_15_0_1  = (32'b????????????????0??????????????? => 32'b????????????????1???????????????);\n        wildcard bins bit_16_0_1  = (32'b???????????????0???????????????? => 32'b???????????????1????????????????);\n        wildcard bins bit_17_0_1  = (32'b??????????????0????????????????? => 32'b??????????????1?????????????????);\n        wildcard bins bit_18_0_1  = (32'b?????????????0?????????????????? => 32'b?????????????1??????????????????);\n        wildcard bins bit_19_0_1  = (32'b????????????0??????????????????? => 32'b????????????1???????????????????);\n        wildcard bins bit_20_0_1  = (32'b???????????0???????????????????? => 32'b???????????1????????????????????);\n        wildcard bins bit_21_0_1  = (32'b??????????0????????????????????? => 32'b??????????1?????????????????????);\n        wildcard bins bit_22_0_1  = (32'b?????????0?????????????????????? => 32'b?????????1??????????????????????);\n        wildcard bins bit_23_0_1  = (32'b????????0??????????????????????? => 32'b????????1???????????????????????);\n        wildcard bins bit_24_0_1  = (32'b???????0???????????????????????? => 32'b???????1????????????????????????);\n        wildcard bins bit_25_0_1  = (32'b??????0????????????????????????? => 32'b??????1?????????????????????????);\n        wildcard bins bit_26_0_1  = (32'b?????0?????????????????????????? => 32'b?????1??????????????????????????);\n        wildcard bins bit_27_0_1  = (32'b????0??????????????????????????? => 32'b????1???????????????????????????);\n        wildcard bins bit_28_0_1  = (32'b???0???????????????????????????? => 32'b???1????????????????????????????);\n        wildcard bins bit_29_0_1  = (32'b??0????????????????????????????? => 32'b??1?????????????????????????????);\n        wildcard bins bit_30_0_1  = (32'b?0?????????????????????????????? => 32'b?1??????????????????????????????);\n        wildcard bins bit_31_0_1  = (32'b0??????????????????????????????? => 32'b1???????????????????????????????);\n        wildcard bins bit_0_1_0  = (32'b???????????????????????????????1 => 32'b???????????????????????????????0);\n        wildcard bins bit_1_1_0  = (32'b??????????????????????????????1? => 32'b??????????????????????????????0?);\n        wildcard bins bit_2_1_0  = (32'b?????????????????????????????1?? => 32'b?????????????????????????????0??);\n        wildcard bins bit_3_1_0  = (32'b????????????????????????????1??? => 32'b????????????????????????????0???);\n        wildcard bins bit_4_1_0  = (32'b???????????????????????????1???? => 32'b???????????????????????????0????);\n        wildcard bins bit_5_1_0  = (32'b??????????????????????????1????? => 32'b??????????????????????????0?????);\n        wildcard bins bit_6_1_0  = (32'b?????????????????????????1?????? => 32'b?????????????????????????0??????);\n        wildcard bins bit_7_1_0  = (32'b????????????????????????1??????? => 32'b????????????????????????0???????);\n        wildcard bins bit_8_1_0  = (32'b???????????????????????1???????? => 32'b???????????????????????0????????);\n        wildcard bins bit_9_1_0  = (32'b??????????????????????1????????? => 32'b??????????????????????0?????????);\n        wildcard bins bit_10_1_0  = (32'b?????????????????????1?????????? => 32'b?????????????????????0??????????);\n        wildcard bins bit_11_1_0  = (32'b????????????????????1??????????? => 32'b????????????????????0???????????);\n        wildcard bins bit_12_1_0  = (32'b???????????????????1???????????? => 32'b???????????????????0????????????);\n        wildcard bins bit_13_1_0  = (32'b??????????????????1????????????? => 32'b??????????????????0?????????????);\n        wildcard bins bit_14_1_0  = (32'b?????????????????1?????????????? => 32'b?????????????????0??????????????);\n        wildcard bins bit_15_1_0  = (32'b????????????????1??????????????? => 32'b????????????????0???????????????);\n        wildcard bins bit_16_1_0  = (32'b???????????????1???????????????? => 32'b???????????????0????????????????);\n        wildcard bins bit_17_1_0  = (32'b??????????????1????????????????? => 32'b??????????????0?????????????????);\n        wildcard bins bit_18_1_0  = (32'b?????????????1?????????????????? => 32'b?????????????0??????????????????);\n        wildcard bins bit_19_1_0  = (32'b????????????1??????????????????? => 32'b????????????0???????????????????);\n        wildcard bins bit_20_1_0  = (32'b???????????1???????????????????? => 32'b???????????0????????????????????);\n        wildcard bins bit_21_1_0  = (32'b??????????1????????????????????? => 32'b??????????0?????????????????????);\n        wildcard bins bit_22_1_0  = (32'b?????????1?????????????????????? => 32'b?????????0??????????????????????);\n        wildcard bins bit_23_1_0  = (32'b????????1??????????????????????? => 32'b????????0???????????????????????);\n        wildcard bins bit_24_1_0  = (32'b???????1???????????????????????? => 32'b???????0????????????????????????);\n        wildcard bins bit_25_1_0  = (32'b??????1????????????????????????? => 32'b??????0?????????????????????????);\n        wildcard bins bit_26_1_0  = (32'b?????1?????????????????????????? => 32'b?????0??????????????????????????);\n        wildcard bins bit_27_1_0  = (32'b????1??????????????????????????? => 32'b????0???????????????????????????);\n        wildcard bins bit_28_1_0  = (32'b???1???????????????????????????? => 32'b???0????????????????????????????);\n        wildcard bins bit_29_1_0  = (32'b??1????????????????????????????? => 32'b??0?????????????????????????????);\n        wildcard bins bit_30_1_0  = (32'b?1?????????????????????????????? => 32'b?0??????????????????????????????);\n        wildcard bins bit_31_1_0  = (32'b1??????????????????????????????? => 32'b0???????????????????????????????);\n    }\n`endif\n\n\n`ifdef COVER_TYPE_CROSS_VALUES\n    cr_rs1_rs2 : cross cp_rs1_sign,cp_rs2_sign  iff (ins.trap == 0 )  {\n        option.comment = \"Cross coverage of RS1 sign and RS2 sign\";\n    }\n`endif\n\nendgroup\n\ncovergroup divu_cg with function sample(ins_rv32m_t ins);\n    option.per_instance = 1; \n\n`ifdef COVER_TYPE_ASM_COUNT\n    cp_asm_count : coverpoint ins.ins_str == \"divu\"  iff (ins.trap == 0 )  {\n        option.comment = \"Number of times instruction is executed\";\n        bins count[]  = {1};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_ASSIGNMENTS\n    cp_rd : coverpoint ins.get_gpr_reg(ins.current.rd)  iff (ins.trap == 0 )  {\n        option.comment = \"RD (GPR) register assignment\";\n    }\n    cp_rs1 : coverpoint ins.get_gpr_reg(ins.current.rs1)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 (GPR) register assignment\";\n    }\n    cp_rs2 : coverpoint ins.get_gpr_reg(ins.current.rs2)  iff (ins.trap == 0 )  {\n        option.comment = \"RS2 (GPR) register assignment\";\n    }\n`endif\n\n\n`ifdef COVER_TYPE_EQUAL\n    cmp_rd_rs1_eqval : coverpoint ins.current.rd_val == ins.current.rs1_val  iff (ins.trap == 0 )  {\n        option.comment = \"Compare RD and RS1 register values\";\n        bins rd_eqval_rs1  = {1};\n        bins rd_neval_rs1  = {0};\n    }\n    cmp_rd_rs2_eqval : coverpoint ins.current.rd_val == ins.current.rs2_val  iff (ins.trap == 0 )  {\n        option.comment = \"Compare RD and RS2 register values\";\n        bins rd_eqval_rs2  = {1};\n        bins rd_neval_rs2  = {0};\n    }\n    cmp_rs1_rs2_eqval : coverpoint ins.current.rs1_val == ins.current.rs2_val  iff (ins.trap == 0 )  {\n        option.comment = \"Compare RS1 and RS2 register values\";\n        bins rs1_eqval_rs2  = {1};\n        bins rs1_neval_rs2  = {0};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_HAZARD\n    cp_gpr_hazard : coverpoint check_gpr_hazards(ins.hart, ins.issue)  iff (ins.trap == 0 )  {\n        option.comment = \"GPR Hazard\";\n        bins hazards[]  = {NO_HAZARD, RAW_HAZARD, WAR_HAZARD, WAW_HAZARD};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_MAXVALS\n    cp_rd_maxvals : coverpoint unsigned'(ins.current.rd_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RD Max values\";\n        bins zeros  = {0};\n        bins min  = {32'b10000000000000000000000000000000};\n        bins max  = {32'b01111111111111111111111111111111};\n        bins ones  = {32'b11111111111111111111111111111111};\n        bins one  = {32'b00000000000000000000000000000001};\n        bins minp1  = {32'b10000000000000000000000000000001};\n    }\n    cp_rs1_maxvals : coverpoint unsigned'(ins.current.rs1_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 Max values\";\n        bins zeros  = {0};\n        bins min  = {32'b10000000000000000000000000000000};\n        bins max  = {32'b01111111111111111111111111111111};\n        bins ones  = {32'b11111111111111111111111111111111};\n        bins one  = {32'b00000000000000000000000000000001};\n        bins minp1  = {32'b10000000000000000000000000000001};\n    }\n    cp_rs2_maxvals : coverpoint unsigned'(ins.current.rs2_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS2 Max values\";\n        bins zeros  = {0};\n        bins min  = {32'b10000000000000000000000000000000};\n        bins max  = {32'b01111111111111111111111111111111};\n        bins ones  = {32'b11111111111111111111111111111111};\n        bins one  = {32'b00000000000000000000000000000001};\n        bins minp1  = {32'b10000000000000000000000000000001};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_REG_COMPARE\n    cmp_rd_rs1 : coverpoint ins.current.rd == ins.current.rs1  iff (ins.trap == 0 )  {\n        option.comment = \"Compare register assignment\";\n        bins x0  = {1} iff (ins.current.rd == \"x0\");\n        bins x1  = {1} iff (ins.current.rd == \"x1\");\n        bins x2  = {1} iff (ins.current.rd == \"x2\");\n        bins x3  = {1} iff (ins.current.rd == \"x3\");\n        bins x4  = {1} iff (ins.current.rd == \"x4\");\n        bins x5  = {1} iff (ins.current.rd == \"x5\");\n        bins x6  = {1} iff (ins.current.rd == \"x6\");\n        bins x7  = {1} iff (ins.current.rd == \"x7\");\n        bins x8  = {1} iff (ins.current.rd == \"x8\");\n        bins x9  = {1} iff (ins.current.rd == \"x9\");\n        bins x10  = {1} iff (ins.current.rd == \"x10\");\n        bins x11  = {1} iff (ins.current.rd == \"x11\");\n        bins x12  = {1} iff (ins.current.rd == \"x12\");\n        bins x13  = {1} iff (ins.current.rd == \"x13\");\n        bins x14  = {1} iff (ins.current.rd == \"x14\");\n        bins x15  = {1} iff (ins.current.rd == \"x15\");\n`ifndef COVER_BASE_E\n        bins x16  = {1} iff (ins.current.rd == \"x16\");\n        bins x17  = {1} iff (ins.current.rd == \"x17\");\n        bins x18  = {1} iff (ins.current.rd == \"x18\");\n        bins x19  = {1} iff (ins.current.rd == \"x19\");\n        bins x20  = {1} iff (ins.current.rd == \"x20\");\n        bins x21  = {1} iff (ins.current.rd == \"x21\");\n        bins x22  = {1} iff (ins.current.rd == \"x22\");\n        bins x23  = {1} iff (ins.current.rd == \"x23\");\n        bins x24  = {1} iff (ins.current.rd == \"x24\");\n        bins x25  = {1} iff (ins.current.rd == \"x25\");\n        bins x26  = {1} iff (ins.current.rd == \"x26\");\n        bins x27  = {1} iff (ins.current.rd == \"x27\");\n        bins x28  = {1} iff (ins.current.rd == \"x28\");\n        bins x29  = {1} iff (ins.current.rd == \"x29\");\n        bins x30  = {1} iff (ins.current.rd == \"x30\");\n        bins x31  = {1} iff (ins.current.rd == \"x31\");\n`endif\n    }\n    cmp_rd_rs1_eq : coverpoint ins.current.rd == ins.current.rs1  iff (ins.trap == 0 )  {\n        option.comment = \"RD and RS1 register (assignment) WAR Hazard\";\n        bins x0  = {1} iff (ins.current.rd == \"x0\");\n        bins x1  = {1} iff (ins.current.rd == \"x1\");\n        bins x2  = {1} iff (ins.current.rd == \"x2\");\n        bins x3  = {1} iff (ins.current.rd == \"x3\");\n        bins x4  = {1} iff (ins.current.rd == \"x4\");\n        bins x5  = {1} iff (ins.current.rd == \"x5\");\n        bins x6  = {1} iff (ins.current.rd == \"x6\");\n        bins x7  = {1} iff (ins.current.rd == \"x7\");\n        bins x8  = {1} iff (ins.current.rd == \"x8\");\n        bins x9  = {1} iff (ins.current.rd == \"x9\");\n        bins x10  = {1} iff (ins.current.rd == \"x10\");\n        bins x11  = {1} iff (ins.current.rd == \"x11\");\n        bins x12  = {1} iff (ins.current.rd == \"x12\");\n        bins x13  = {1} iff (ins.current.rd == \"x13\");\n        bins x14  = {1} iff (ins.current.rd == \"x14\");\n        bins x15  = {1} iff (ins.current.rd == \"x15\");\n`ifndef COVER_BASE_E\n        bins x16  = {1} iff (ins.current.rd == \"x16\");\n        bins x17  = {1} iff (ins.current.rd == \"x17\");\n        bins x18  = {1} iff (ins.current.rd == \"x18\");\n        bins x19  = {1} iff (ins.current.rd == \"x19\");\n        bins x20  = {1} iff (ins.current.rd == \"x20\");\n        bins x21  = {1} iff (ins.current.rd == \"x21\");\n        bins x22  = {1} iff (ins.current.rd == \"x22\");\n        bins x23  = {1} iff (ins.current.rd == \"x23\");\n        bins x24  = {1} iff (ins.current.rd == \"x24\");\n        bins x25  = {1} iff (ins.current.rd == \"x25\");\n        bins x26  = {1} iff (ins.current.rd == \"x26\");\n        bins x27  = {1} iff (ins.current.rd == \"x27\");\n        bins x28  = {1} iff (ins.current.rd == \"x28\");\n        bins x29  = {1} iff (ins.current.rd == \"x29\");\n        bins x30  = {1} iff (ins.current.rd == \"x30\");\n        bins x31  = {1} iff (ins.current.rd == \"x31\");\n`endif\n    }\n    cmp_rd_rs1_rs2 : coverpoint (ins.current.rd == ins.current.rs1) && (ins.current.rd == ins.current.rs2)  iff (ins.trap == 0 )  {\n        option.comment = \"Compare register assignment\";\n        bins x0  = {1} iff (ins.current.rd == \"x0\");\n        bins x1  = {1} iff (ins.current.rd == \"x1\");\n        bins x2  = {1} iff (ins.current.rd == \"x2\");\n        bins x3  = {1} iff (ins.current.rd == \"x3\");\n        bins x4  = {1} iff (ins.current.rd == \"x4\");\n        bins x5  = {1} iff (ins.current.rd == \"x5\");\n        bins x6  = {1} iff (ins.current.rd == \"x6\");\n        bins x7  = {1} iff (ins.current.rd == \"x7\");\n        bins x8  = {1} iff (ins.current.rd == \"x8\");\n        bins x9  = {1} iff (ins.current.rd == \"x9\");\n        bins x10  = {1} iff (ins.current.rd == \"x10\");\n        bins x11  = {1} iff (ins.current.rd == \"x11\");\n        bins x12  = {1} iff (ins.current.rd == \"x12\");\n        bins x13  = {1} iff (ins.current.rd == \"x13\");\n        bins x14  = {1} iff (ins.current.rd == \"x14\");\n        bins x15  = {1} iff (ins.current.rd == \"x15\");\n`ifndef COVER_BASE_E\n        bins x16  = {1} iff (ins.current.rd == \"x16\");\n        bins x17  = {1} iff (ins.current.rd == \"x17\");\n        bins x18  = {1} iff (ins.current.rd == \"x18\");\n        bins x19  = {1} iff (ins.current.rd == \"x19\");\n        bins x20  = {1} iff (ins.current.rd == \"x20\");\n        bins x21  = {1} iff (ins.current.rd == \"x21\");\n        bins x22  = {1} iff (ins.current.rd == \"x22\");\n        bins x23  = {1} iff (ins.current.rd == \"x23\");\n        bins x24  = {1} iff (ins.current.rd == \"x24\");\n        bins x25  = {1} iff (ins.current.rd == \"x25\");\n        bins x26  = {1} iff (ins.current.rd == \"x26\");\n        bins x27  = {1} iff (ins.current.rd == \"x27\");\n        bins x28  = {1} iff (ins.current.rd == \"x28\");\n        bins x29  = {1} iff (ins.current.rd == \"x29\");\n        bins x30  = {1} iff (ins.current.rd == \"x30\");\n        bins x31  = {1} iff (ins.current.rd == \"x31\");\n`endif\n    }\n    cmp_rd_rs2 : coverpoint ins.current.rd == ins.current.rs2  iff (ins.trap == 0 )  {\n        option.comment = \"Compare register assignment\";\n        bins x0  = {1} iff (ins.current.rd == \"x0\");\n        bins x1  = {1} iff (ins.current.rd == \"x1\");\n        bins x2  = {1} iff (ins.current.rd == \"x2\");\n        bins x3  = {1} iff (ins.current.rd == \"x3\");\n        bins x4  = {1} iff (ins.current.rd == \"x4\");\n        bins x5  = {1} iff (ins.current.rd == \"x5\");\n        bins x6  = {1} iff (ins.current.rd == \"x6\");\n        bins x7  = {1} iff (ins.current.rd == \"x7\");\n        bins x8  = {1} iff (ins.current.rd == \"x8\");\n        bins x9  = {1} iff (ins.current.rd == \"x9\");\n        bins x10  = {1} iff (ins.current.rd == \"x10\");\n        bins x11  = {1} iff (ins.current.rd == \"x11\");\n        bins x12  = {1} iff (ins.current.rd == \"x12\");\n        bins x13  = {1} iff (ins.current.rd == \"x13\");\n        bins x14  = {1} iff (ins.current.rd == \"x14\");\n        bins x15  = {1} iff (ins.current.rd == \"x15\");\n`ifndef COVER_BASE_E\n        bins x16  = {1} iff (ins.current.rd == \"x16\");\n        bins x17  = {1} iff (ins.current.rd == \"x17\");\n        bins x18  = {1} iff (ins.current.rd == \"x18\");\n        bins x19  = {1} iff (ins.current.rd == \"x19\");\n        bins x20  = {1} iff (ins.current.rd == \"x20\");\n        bins x21  = {1} iff (ins.current.rd == \"x21\");\n        bins x22  = {1} iff (ins.current.rd == \"x22\");\n        bins x23  = {1} iff (ins.current.rd == \"x23\");\n        bins x24  = {1} iff (ins.current.rd == \"x24\");\n        bins x25  = {1} iff (ins.current.rd == \"x25\");\n        bins x26  = {1} iff (ins.current.rd == \"x26\");\n        bins x27  = {1} iff (ins.current.rd == \"x27\");\n        bins x28  = {1} iff (ins.current.rd == \"x28\");\n        bins x29  = {1} iff (ins.current.rd == \"x29\");\n        bins x30  = {1} iff (ins.current.rd == \"x30\");\n        bins x31  = {1} iff (ins.current.rd == \"x31\");\n`endif\n    }\n    cmp_rd_rs2_eq : coverpoint ins.current.rd == ins.current.rs2  iff (ins.trap == 0 )  {\n        option.comment = \"RD and RS2 register (assignment) WAR Hazard\";\n        bins x0  = {1} iff (ins.current.rd == \"x0\");\n        bins x1  = {1} iff (ins.current.rd == \"x1\");\n        bins x2  = {1} iff (ins.current.rd == \"x2\");\n        bins x3  = {1} iff (ins.current.rd == \"x3\");\n        bins x4  = {1} iff (ins.current.rd == \"x4\");\n        bins x5  = {1} iff (ins.current.rd == \"x5\");\n        bins x6  = {1} iff (ins.current.rd == \"x6\");\n        bins x7  = {1} iff (ins.current.rd == \"x7\");\n        bins x8  = {1} iff (ins.current.rd == \"x8\");\n        bins x9  = {1} iff (ins.current.rd == \"x9\");\n        bins x10  = {1} iff (ins.current.rd == \"x10\");\n        bins x11  = {1} iff (ins.current.rd == \"x11\");\n        bins x12  = {1} iff (ins.current.rd == \"x12\");\n        bins x13  = {1} iff (ins.current.rd == \"x13\");\n        bins x14  = {1} iff (ins.current.rd == \"x14\");\n        bins x15  = {1} iff (ins.current.rd == \"x15\");\n`ifndef COVER_BASE_E\n        bins x16  = {1} iff (ins.current.rd == \"x16\");\n        bins x17  = {1} iff (ins.current.rd == \"x17\");\n        bins x18  = {1} iff (ins.current.rd == \"x18\");\n        bins x19  = {1} iff (ins.current.rd == \"x19\");\n        bins x20  = {1} iff (ins.current.rd == \"x20\");\n        bins x21  = {1} iff (ins.current.rd == \"x21\");\n        bins x22  = {1} iff (ins.current.rd == \"x22\");\n        bins x23  = {1} iff (ins.current.rd == \"x23\");\n        bins x24  = {1} iff (ins.current.rd == \"x24\");\n        bins x25  = {1} iff (ins.current.rd == \"x25\");\n        bins x26  = {1} iff (ins.current.rd == \"x26\");\n        bins x27  = {1} iff (ins.current.rd == \"x27\");\n        bins x28  = {1} iff (ins.current.rd == \"x28\");\n        bins x29  = {1} iff (ins.current.rd == \"x29\");\n        bins x30  = {1} iff (ins.current.rd == \"x30\");\n        bins x31  = {1} iff (ins.current.rd == \"x31\");\n`endif\n    }\n    cmp_rs1_rs2_eq : coverpoint ins.current.rs1 == ins.current.rs2  iff (ins.trap == 0 )  {\n        option.comment = \"Compare RS1 and RS2 register assignment\";\n        bins x0  = {1} iff (ins.current.rs1 == \"x0\");\n        bins x1  = {1} iff (ins.current.rs1 == \"x1\");\n        bins x2  = {1} iff (ins.current.rs1 == \"x2\");\n        bins x3  = {1} iff (ins.current.rs1 == \"x3\");\n        bins x4  = {1} iff (ins.current.rs1 == \"x4\");\n        bins x5  = {1} iff (ins.current.rs1 == \"x5\");\n        bins x6  = {1} iff (ins.current.rs1 == \"x6\");\n        bins x7  = {1} iff (ins.current.rs1 == \"x7\");\n        bins x8  = {1} iff (ins.current.rs1 == \"x8\");\n        bins x9  = {1} iff (ins.current.rs1 == \"x9\");\n        bins x10  = {1} iff (ins.current.rs1 == \"x10\");\n        bins x11  = {1} iff (ins.current.rs1 == \"x11\");\n        bins x12  = {1} iff (ins.current.rs1 == \"x12\");\n        bins x13  = {1} iff (ins.current.rs1 == \"x13\");\n        bins x14  = {1} iff (ins.current.rs1 == \"x14\");\n        bins x15  = {1} iff (ins.current.rs1 == \"x15\");\n`ifndef COVER_BASE_E\n        bins x16  = {1} iff (ins.current.rs1 == \"x16\");\n        bins x17  = {1} iff (ins.current.rs1 == \"x17\");\n        bins x18  = {1} iff (ins.current.rs1 == \"x18\");\n        bins x19  = {1} iff (ins.current.rs1 == \"x19\");\n        bins x20  = {1} iff (ins.current.rs1 == \"x20\");\n        bins x21  = {1} iff (ins.current.rs1 == \"x21\");\n        bins x22  = {1} iff (ins.current.rs1 == \"x22\");\n        bins x23  = {1} iff (ins.current.rs1 == \"x23\");\n        bins x24  = {1} iff (ins.current.rs1 == \"x24\");\n        bins x25  = {1} iff (ins.current.rs1 == \"x25\");\n        bins x26  = {1} iff (ins.current.rs1 == \"x26\");\n        bins x27  = {1} iff (ins.current.rs1 == \"x27\");\n        bins x28  = {1} iff (ins.current.rs1 == \"x28\");\n        bins x29  = {1} iff (ins.current.rs1 == \"x29\");\n        bins x30  = {1} iff (ins.current.rs1 == \"x30\");\n        bins x31  = {1} iff (ins.current.rs1 == \"x31\");\n`endif\n    }\n`endif\n\n\n`ifdef COVER_TYPE_SIGNS\n    cp_rd_sign : coverpoint int'(ins.current.rd_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RD (GPR) sign of value\";\n        bins neg  = {[$:-1]};\n        bins pos  = {[1:$]};\n    }\n    cp_rs1_sign : coverpoint int'(ins.current.rs1_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 (GPR) sign of value\";\n        bins neg  = {[$:-1]};\n        bins pos  = {[1:$]};\n    }\n    cp_rs2_sign : coverpoint int'(ins.current.rs2_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS2 (GPR) sign of value\";\n        bins neg  = {[$:-1]};\n        bins pos  = {[1:$]};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_TOGGLE\n    cp_rd_toggle : coverpoint unsigned'(ins.current.rd_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RD Toggle bits\";\n        wildcard bins bit_0_0_1  = (32'b???????????????????????????????0 => 32'b???????????????????????????????1);\n        wildcard bins bit_1_0_1  = (32'b??????????????????????????????0? => 32'b??????????????????????????????1?);\n        wildcard bins bit_2_0_1  = (32'b?????????????????????????????0?? => 32'b?????????????????????????????1??);\n        wildcard bins bit_3_0_1  = (32'b????????????????????????????0??? => 32'b????????????????????????????1???);\n        wildcard bins bit_4_0_1  = (32'b???????????????????????????0???? => 32'b???????????????????????????1????);\n        wildcard bins bit_5_0_1  = (32'b??????????????????????????0????? => 32'b??????????????????????????1?????);\n        wildcard bins bit_6_0_1  = (32'b?????????????????????????0?????? => 32'b?????????????????????????1??????);\n        wildcard bins bit_7_0_1  = (32'b????????????????????????0??????? => 32'b????????????????????????1???????);\n        wildcard bins bit_8_0_1  = (32'b???????????????????????0???????? => 32'b???????????????????????1????????);\n        wildcard bins bit_9_0_1  = (32'b??????????????????????0????????? => 32'b??????????????????????1?????????);\n        wildcard bins bit_10_0_1  = (32'b?????????????????????0?????????? => 32'b?????????????????????1??????????);\n        wildcard bins bit_11_0_1  = (32'b????????????????????0??????????? => 32'b????????????????????1???????????);\n        wildcard bins bit_12_0_1  = (32'b???????????????????0???????????? => 32'b???????????????????1????????????);\n        wildcard bins bit_13_0_1  = (32'b??????????????????0????????????? => 32'b??????????????????1?????????????);\n        wildcard bins bit_14_0_1  = (32'b?????????????????0?????????????? => 32'b?????????????????1??????????????);\n        wildcard bins bit_15_0_1  = (32'b????????????????0??????????????? => 32'b????????????????1???????????????);\n        wildcard bins bit_16_0_1  = (32'b???????????????0???????????????? => 32'b???????????????1????????????????);\n        wildcard bins bit_17_0_1  = (32'b??????????????0????????????????? => 32'b??????????????1?????????????????);\n        wildcard bins bit_18_0_1  = (32'b?????????????0?????????????????? => 32'b?????????????1??????????????????);\n        wildcard bins bit_19_0_1  = (32'b????????????0??????????????????? => 32'b????????????1???????????????????);\n        wildcard bins bit_20_0_1  = (32'b???????????0???????????????????? => 32'b???????????1????????????????????);\n        wildcard bins bit_21_0_1  = (32'b??????????0????????????????????? => 32'b??????????1?????????????????????);\n        wildcard bins bit_22_0_1  = (32'b?????????0?????????????????????? => 32'b?????????1??????????????????????);\n        wildcard bins bit_23_0_1  = (32'b????????0??????????????????????? => 32'b????????1???????????????????????);\n        wildcard bins bit_24_0_1  = (32'b???????0???????????????????????? => 32'b???????1????????????????????????);\n        wildcard bins bit_25_0_1  = (32'b??????0????????????????????????? => 32'b??????1?????????????????????????);\n        wildcard bins bit_26_0_1  = (32'b?????0?????????????????????????? => 32'b?????1??????????????????????????);\n        wildcard bins bit_27_0_1  = (32'b????0??????????????????????????? => 32'b????1???????????????????????????);\n        wildcard bins bit_28_0_1  = (32'b???0???????????????????????????? => 32'b???1????????????????????????????);\n        wildcard bins bit_29_0_1  = (32'b??0????????????????????????????? => 32'b??1?????????????????????????????);\n        wildcard bins bit_30_0_1  = (32'b?0?????????????????????????????? => 32'b?1??????????????????????????????);\n        wildcard bins bit_31_0_1  = (32'b0??????????????????????????????? => 32'b1???????????????????????????????);\n        wildcard bins bit_0_1_0  = (32'b???????????????????????????????1 => 32'b???????????????????????????????0);\n        wildcard bins bit_1_1_0  = (32'b??????????????????????????????1? => 32'b??????????????????????????????0?);\n        wildcard bins bit_2_1_0  = (32'b?????????????????????????????1?? => 32'b?????????????????????????????0??);\n        wildcard bins bit_3_1_0  = (32'b????????????????????????????1??? => 32'b????????????????????????????0???);\n        wildcard bins bit_4_1_0  = (32'b???????????????????????????1???? => 32'b???????????????????????????0????);\n        wildcard bins bit_5_1_0  = (32'b??????????????????????????1????? => 32'b??????????????????????????0?????);\n        wildcard bins bit_6_1_0  = (32'b?????????????????????????1?????? => 32'b?????????????????????????0??????);\n        wildcard bins bit_7_1_0  = (32'b????????????????????????1??????? => 32'b????????????????????????0???????);\n        wildcard bins bit_8_1_0  = (32'b???????????????????????1???????? => 32'b???????????????????????0????????);\n        wildcard bins bit_9_1_0  = (32'b??????????????????????1????????? => 32'b??????????????????????0?????????);\n        wildcard bins bit_10_1_0  = (32'b?????????????????????1?????????? => 32'b?????????????????????0??????????);\n        wildcard bins bit_11_1_0  = (32'b????????????????????1??????????? => 32'b????????????????????0???????????);\n        wildcard bins bit_12_1_0  = (32'b???????????????????1???????????? => 32'b???????????????????0????????????);\n        wildcard bins bit_13_1_0  = (32'b??????????????????1????????????? => 32'b??????????????????0?????????????);\n        wildcard bins bit_14_1_0  = (32'b?????????????????1?????????????? => 32'b?????????????????0??????????????);\n        wildcard bins bit_15_1_0  = (32'b????????????????1??????????????? => 32'b????????????????0???????????????);\n        wildcard bins bit_16_1_0  = (32'b???????????????1???????????????? => 32'b???????????????0????????????????);\n        wildcard bins bit_17_1_0  = (32'b??????????????1????????????????? => 32'b??????????????0?????????????????);\n        wildcard bins bit_18_1_0  = (32'b?????????????1?????????????????? => 32'b?????????????0??????????????????);\n        wildcard bins bit_19_1_0  = (32'b????????????1??????????????????? => 32'b????????????0???????????????????);\n        wildcard bins bit_20_1_0  = (32'b???????????1???????????????????? => 32'b???????????0????????????????????);\n        wildcard bins bit_21_1_0  = (32'b??????????1????????????????????? => 32'b??????????0?????????????????????);\n        wildcard bins bit_22_1_0  = (32'b?????????1?????????????????????? => 32'b?????????0??????????????????????);\n        wildcard bins bit_23_1_0  = (32'b????????1??????????????????????? => 32'b????????0???????????????????????);\n        wildcard bins bit_24_1_0  = (32'b???????1???????????????????????? => 32'b???????0????????????????????????);\n        wildcard bins bit_25_1_0  = (32'b??????1????????????????????????? => 32'b??????0?????????????????????????);\n        wildcard bins bit_26_1_0  = (32'b?????1?????????????????????????? => 32'b?????0??????????????????????????);\n        wildcard bins bit_27_1_0  = (32'b????1??????????????????????????? => 32'b????0???????????????????????????);\n        wildcard bins bit_28_1_0  = (32'b???1???????????????????????????? => 32'b???0????????????????????????????);\n        wildcard bins bit_29_1_0  = (32'b??1????????????????????????????? => 32'b??0?????????????????????????????);\n        wildcard bins bit_30_1_0  = (32'b?1?????????????????????????????? => 32'b?0??????????????????????????????);\n        wildcard bins bit_31_1_0  = (32'b1??????????????????????????????? => 32'b0???????????????????????????????);\n    }\n    cp_rs1_toggle : coverpoint unsigned'(ins.current.rs1_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 Toggle bits\";\n        wildcard bins bit_0_0_1  = (32'b???????????????????????????????0 => 32'b???????????????????????????????1);\n        wildcard bins bit_1_0_1  = (32'b??????????????????????????????0? => 32'b??????????????????????????????1?);\n        wildcard bins bit_2_0_1  = (32'b?????????????????????????????0?? => 32'b?????????????????????????????1??);\n        wildcard bins bit_3_0_1  = (32'b????????????????????????????0??? => 32'b????????????????????????????1???);\n        wildcard bins bit_4_0_1  = (32'b???????????????????????????0???? => 32'b???????????????????????????1????);\n        wildcard bins bit_5_0_1  = (32'b??????????????????????????0????? => 32'b??????????????????????????1?????);\n        wildcard bins bit_6_0_1  = (32'b?????????????????????????0?????? => 32'b?????????????????????????1??????);\n        wildcard bins bit_7_0_1  = (32'b????????????????????????0??????? => 32'b????????????????????????1???????);\n        wildcard bins bit_8_0_1  = (32'b???????????????????????0???????? => 32'b???????????????????????1????????);\n        wildcard bins bit_9_0_1  = (32'b??????????????????????0????????? => 32'b??????????????????????1?????????);\n        wildcard bins bit_10_0_1  = (32'b?????????????????????0?????????? => 32'b?????????????????????1??????????);\n        wildcard bins bit_11_0_1  = (32'b????????????????????0??????????? => 32'b????????????????????1???????????);\n        wildcard bins bit_12_0_1  = (32'b???????????????????0???????????? => 32'b???????????????????1????????????);\n        wildcard bins bit_13_0_1  = (32'b??????????????????0????????????? => 32'b??????????????????1?????????????);\n        wildcard bins bit_14_0_1  = (32'b?????????????????0?????????????? => 32'b?????????????????1??????????????);\n        wildcard bins bit_15_0_1  = (32'b????????????????0??????????????? => 32'b????????????????1???????????????);\n        wildcard bins bit_16_0_1  = (32'b???????????????0???????????????? => 32'b???????????????1????????????????);\n        wildcard bins bit_17_0_1  = (32'b??????????????0????????????????? => 32'b??????????????1?????????????????);\n        wildcard bins bit_18_0_1  = (32'b?????????????0?????????????????? => 32'b?????????????1??????????????????);\n        wildcard bins bit_19_0_1  = (32'b????????????0??????????????????? => 32'b????????????1???????????????????);\n        wildcard bins bit_20_0_1  = (32'b???????????0???????????????????? => 32'b???????????1????????????????????);\n        wildcard bins bit_21_0_1  = (32'b??????????0????????????????????? => 32'b??????????1?????????????????????);\n        wildcard bins bit_22_0_1  = (32'b?????????0?????????????????????? => 32'b?????????1??????????????????????);\n        wildcard bins bit_23_0_1  = (32'b????????0??????????????????????? => 32'b????????1???????????????????????);\n        wildcard bins bit_24_0_1  = (32'b???????0???????????????????????? => 32'b???????1????????????????????????);\n        wildcard bins bit_25_0_1  = (32'b??????0????????????????????????? => 32'b??????1?????????????????????????);\n        wildcard bins bit_26_0_1  = (32'b?????0?????????????????????????? => 32'b?????1??????????????????????????);\n        wildcard bins bit_27_0_1  = (32'b????0??????????????????????????? => 32'b????1???????????????????????????);\n        wildcard bins bit_28_0_1  = (32'b???0???????????????????????????? => 32'b???1????????????????????????????);\n        wildcard bins bit_29_0_1  = (32'b??0????????????????????????????? => 32'b??1?????????????????????????????);\n        wildcard bins bit_30_0_1  = (32'b?0?????????????????????????????? => 32'b?1??????????????????????????????);\n        wildcard bins bit_31_0_1  = (32'b0??????????????????????????????? => 32'b1???????????????????????????????);\n        wildcard bins bit_0_1_0  = (32'b???????????????????????????????1 => 32'b???????????????????????????????0);\n        wildcard bins bit_1_1_0  = (32'b??????????????????????????????1? => 32'b??????????????????????????????0?);\n        wildcard bins bit_2_1_0  = (32'b?????????????????????????????1?? => 32'b?????????????????????????????0??);\n        wildcard bins bit_3_1_0  = (32'b????????????????????????????1??? => 32'b????????????????????????????0???);\n        wildcard bins bit_4_1_0  = (32'b???????????????????????????1???? => 32'b???????????????????????????0????);\n        wildcard bins bit_5_1_0  = (32'b??????????????????????????1????? => 32'b??????????????????????????0?????);\n        wildcard bins bit_6_1_0  = (32'b?????????????????????????1?????? => 32'b?????????????????????????0??????);\n        wildcard bins bit_7_1_0  = (32'b????????????????????????1??????? => 32'b????????????????????????0???????);\n        wildcard bins bit_8_1_0  = (32'b???????????????????????1???????? => 32'b???????????????????????0????????);\n        wildcard bins bit_9_1_0  = (32'b??????????????????????1????????? => 32'b??????????????????????0?????????);\n        wildcard bins bit_10_1_0  = (32'b?????????????????????1?????????? => 32'b?????????????????????0??????????);\n        wildcard bins bit_11_1_0  = (32'b????????????????????1??????????? => 32'b????????????????????0???????????);\n        wildcard bins bit_12_1_0  = (32'b???????????????????1???????????? => 32'b???????????????????0????????????);\n        wildcard bins bit_13_1_0  = (32'b??????????????????1????????????? => 32'b??????????????????0?????????????);\n        wildcard bins bit_14_1_0  = (32'b?????????????????1?????????????? => 32'b?????????????????0??????????????);\n        wildcard bins bit_15_1_0  = (32'b????????????????1??????????????? => 32'b????????????????0???????????????);\n        wildcard bins bit_16_1_0  = (32'b???????????????1???????????????? => 32'b???????????????0????????????????);\n        wildcard bins bit_17_1_0  = (32'b??????????????1????????????????? => 32'b??????????????0?????????????????);\n        wildcard bins bit_18_1_0  = (32'b?????????????1?????????????????? => 32'b?????????????0??????????????????);\n        wildcard bins bit_19_1_0  = (32'b????????????1??????????????????? => 32'b????????????0???????????????????);\n        wildcard bins bit_20_1_0  = (32'b???????????1???????????????????? => 32'b???????????0????????????????????);\n        wildcard bins bit_21_1_0  = (32'b??????????1????????????????????? => 32'b??????????0?????????????????????);\n        wildcard bins bit_22_1_0  = (32'b?????????1?????????????????????? => 32'b?????????0??????????????????????);\n        wildcard bins bit_23_1_0  = (32'b????????1??????????????????????? => 32'b????????0???????????????????????);\n        wildcard bins bit_24_1_0  = (32'b???????1???????????????????????? => 32'b???????0????????????????????????);\n        wildcard bins bit_25_1_0  = (32'b??????1????????????????????????? => 32'b??????0?????????????????????????);\n        wildcard bins bit_26_1_0  = (32'b?????1?????????????????????????? => 32'b?????0??????????????????????????);\n        wildcard bins bit_27_1_0  = (32'b????1??????????????????????????? => 32'b????0???????????????????????????);\n        wildcard bins bit_28_1_0  = (32'b???1???????????????????????????? => 32'b???0????????????????????????????);\n        wildcard bins bit_29_1_0  = (32'b??1????????????????????????????? => 32'b??0?????????????????????????????);\n        wildcard bins bit_30_1_0  = (32'b?1?????????????????????????????? => 32'b?0??????????????????????????????);\n        wildcard bins bit_31_1_0  = (32'b1??????????????????????????????? => 32'b0???????????????????????????????);\n    }\n    cp_rs2_toggle : coverpoint unsigned'(ins.current.rs2_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS2 Toggle bits\";\n        wildcard bins bit_0_0_1  = (32'b???????????????????????????????0 => 32'b???????????????????????????????1);\n        wildcard bins bit_1_0_1  = (32'b??????????????????????????????0? => 32'b??????????????????????????????1?);\n        wildcard bins bit_2_0_1  = (32'b?????????????????????????????0?? => 32'b?????????????????????????????1??);\n        wildcard bins bit_3_0_1  = (32'b????????????????????????????0??? => 32'b????????????????????????????1???);\n        wildcard bins bit_4_0_1  = (32'b???????????????????????????0???? => 32'b???????????????????????????1????);\n        wildcard bins bit_5_0_1  = (32'b??????????????????????????0????? => 32'b??????????????????????????1?????);\n        wildcard bins bit_6_0_1  = (32'b?????????????????????????0?????? => 32'b?????????????????????????1??????);\n        wildcard bins bit_7_0_1  = (32'b????????????????????????0??????? => 32'b????????????????????????1???????);\n        wildcard bins bit_8_0_1  = (32'b???????????????????????0???????? => 32'b???????????????????????1????????);\n        wildcard bins bit_9_0_1  = (32'b??????????????????????0????????? => 32'b??????????????????????1?????????);\n        wildcard bins bit_10_0_1  = (32'b?????????????????????0?????????? => 32'b?????????????????????1??????????);\n        wildcard bins bit_11_0_1  = (32'b????????????????????0??????????? => 32'b????????????????????1???????????);\n        wildcard bins bit_12_0_1  = (32'b???????????????????0???????????? => 32'b???????????????????1????????????);\n        wildcard bins bit_13_0_1  = (32'b??????????????????0????????????? => 32'b??????????????????1?????????????);\n        wildcard bins bit_14_0_1  = (32'b?????????????????0?????????????? => 32'b?????????????????1??????????????);\n        wildcard bins bit_15_0_1  = (32'b????????????????0??????????????? => 32'b????????????????1???????????????);\n        wildcard bins bit_16_0_1  = (32'b???????????????0???????????????? => 32'b???????????????1????????????????);\n        wildcard bins bit_17_0_1  = (32'b??????????????0????????????????? => 32'b??????????????1?????????????????);\n        wildcard bins bit_18_0_1  = (32'b?????????????0?????????????????? => 32'b?????????????1??????????????????);\n        wildcard bins bit_19_0_1  = (32'b????????????0??????????????????? => 32'b????????????1???????????????????);\n        wildcard bins bit_20_0_1  = (32'b???????????0???????????????????? => 32'b???????????1????????????????????);\n        wildcard bins bit_21_0_1  = (32'b??????????0????????????????????? => 32'b??????????1?????????????????????);\n        wildcard bins bit_22_0_1  = (32'b?????????0?????????????????????? => 32'b?????????1??????????????????????);\n        wildcard bins bit_23_0_1  = (32'b????????0??????????????????????? => 32'b????????1???????????????????????);\n        wildcard bins bit_24_0_1  = (32'b???????0???????????????????????? => 32'b???????1????????????????????????);\n        wildcard bins bit_25_0_1  = (32'b??????0????????????????????????? => 32'b??????1?????????????????????????);\n        wildcard bins bit_26_0_1  = (32'b?????0?????????????????????????? => 32'b?????1??????????????????????????);\n        wildcard bins bit_27_0_1  = (32'b????0??????????????????????????? => 32'b????1???????????????????????????);\n        wildcard bins bit_28_0_1  = (32'b???0???????????????????????????? => 32'b???1????????????????????????????);\n        wildcard bins bit_29_0_1  = (32'b??0????????????????????????????? => 32'b??1?????????????????????????????);\n        wildcard bins bit_30_0_1  = (32'b?0?????????????????????????????? => 32'b?1??????????????????????????????);\n        wildcard bins bit_31_0_1  = (32'b0??????????????????????????????? => 32'b1???????????????????????????????);\n        wildcard bins bit_0_1_0  = (32'b???????????????????????????????1 => 32'b???????????????????????????????0);\n        wildcard bins bit_1_1_0  = (32'b??????????????????????????????1? => 32'b??????????????????????????????0?);\n        wildcard bins bit_2_1_0  = (32'b?????????????????????????????1?? => 32'b?????????????????????????????0??);\n        wildcard bins bit_3_1_0  = (32'b????????????????????????????1??? => 32'b????????????????????????????0???);\n        wildcard bins bit_4_1_0  = (32'b???????????????????????????1???? => 32'b???????????????????????????0????);\n        wildcard bins bit_5_1_0  = (32'b??????????????????????????1????? => 32'b??????????????????????????0?????);\n        wildcard bins bit_6_1_0  = (32'b?????????????????????????1?????? => 32'b?????????????????????????0??????);\n        wildcard bins bit_7_1_0  = (32'b????????????????????????1??????? => 32'b????????????????????????0???????);\n        wildcard bins bit_8_1_0  = (32'b???????????????????????1???????? => 32'b???????????????????????0????????);\n        wildcard bins bit_9_1_0  = (32'b??????????????????????1????????? => 32'b??????????????????????0?????????);\n        wildcard bins bit_10_1_0  = (32'b?????????????????????1?????????? => 32'b?????????????????????0??????????);\n        wildcard bins bit_11_1_0  = (32'b????????????????????1??????????? => 32'b????????????????????0???????????);\n        wildcard bins bit_12_1_0  = (32'b???????????????????1???????????? => 32'b???????????????????0????????????);\n        wildcard bins bit_13_1_0  = (32'b??????????????????1????????????? => 32'b??????????????????0?????????????);\n        wildcard bins bit_14_1_0  = (32'b?????????????????1?????????????? => 32'b?????????????????0??????????????);\n        wildcard bins bit_15_1_0  = (32'b????????????????1??????????????? => 32'b????????????????0???????????????);\n        wildcard bins bit_16_1_0  = (32'b???????????????1???????????????? => 32'b???????????????0????????????????);\n        wildcard bins bit_17_1_0  = (32'b??????????????1????????????????? => 32'b??????????????0?????????????????);\n        wildcard bins bit_18_1_0  = (32'b?????????????1?????????????????? => 32'b?????????????0??????????????????);\n        wildcard bins bit_19_1_0  = (32'b????????????1??????????????????? => 32'b????????????0???????????????????);\n        wildcard bins bit_20_1_0  = (32'b???????????1???????????????????? => 32'b???????????0????????????????????);\n        wildcard bins bit_21_1_0  = (32'b??????????1????????????????????? => 32'b??????????0?????????????????????);\n        wildcard bins bit_22_1_0  = (32'b?????????1?????????????????????? => 32'b?????????0??????????????????????);\n        wildcard bins bit_23_1_0  = (32'b????????1??????????????????????? => 32'b????????0???????????????????????);\n        wildcard bins bit_24_1_0  = (32'b???????1???????????????????????? => 32'b???????0????????????????????????);\n        wildcard bins bit_25_1_0  = (32'b??????1????????????????????????? => 32'b??????0?????????????????????????);\n        wildcard bins bit_26_1_0  = (32'b?????1?????????????????????????? => 32'b?????0??????????????????????????);\n        wildcard bins bit_27_1_0  = (32'b????1??????????????????????????? => 32'b????0???????????????????????????);\n        wildcard bins bit_28_1_0  = (32'b???1???????????????????????????? => 32'b???0????????????????????????????);\n        wildcard bins bit_29_1_0  = (32'b??1????????????????????????????? => 32'b??0?????????????????????????????);\n        wildcard bins bit_30_1_0  = (32'b?1?????????????????????????????? => 32'b?0??????????????????????????????);\n        wildcard bins bit_31_1_0  = (32'b1??????????????????????????????? => 32'b0???????????????????????????????);\n    }\n`endif\n\n\n`ifdef COVER_TYPE_CROSS_VALUES\n    cr_rs1_rs2 : cross cp_rs1_sign,cp_rs2_sign  iff (ins.trap == 0 )  {\n        option.comment = \"Cross coverage of RS1 sign and RS2 sign\";\n    }\n`endif\n\nendgroup\n\ncovergroup mul_cg with function sample(ins_rv32m_t ins);\n    option.per_instance = 1; \n\n`ifdef COVER_TYPE_ASM_COUNT\n    cp_asm_count : coverpoint ins.ins_str == \"mul\"  iff (ins.trap == 0 )  {\n        option.comment = \"Number of times instruction is executed\";\n        bins count[]  = {1};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_ASSIGNMENTS\n    cp_rd : coverpoint ins.get_gpr_reg(ins.current.rd)  iff (ins.trap == 0 )  {\n        option.comment = \"RD (GPR) register assignment\";\n    }\n    cp_rs1 : coverpoint ins.get_gpr_reg(ins.current.rs1)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 (GPR) register assignment\";\n    }\n    cp_rs2 : coverpoint ins.get_gpr_reg(ins.current.rs2)  iff (ins.trap == 0 )  {\n        option.comment = \"RS2 (GPR) register assignment\";\n    }\n`endif\n\n\n`ifdef COVER_TYPE_EQUAL\n    cmp_rd_rs1_eqval : coverpoint ins.current.rd_val == ins.current.rs1_val  iff (ins.trap == 0 )  {\n        option.comment = \"Compare RD and RS1 register values\";\n        bins rd_eqval_rs1  = {1};\n        bins rd_neval_rs1  = {0};\n    }\n    cmp_rd_rs2_eqval : coverpoint ins.current.rd_val == ins.current.rs2_val  iff (ins.trap == 0 )  {\n        option.comment = \"Compare RD and RS2 register values\";\n        bins rd_eqval_rs2  = {1};\n        bins rd_neval_rs2  = {0};\n    }\n    cmp_rs1_rs2_eqval : coverpoint ins.current.rs1_val == ins.current.rs2_val  iff (ins.trap == 0 )  {\n        option.comment = \"Compare RS1 and RS2 register values\";\n        bins rs1_eqval_rs2  = {1};\n        bins rs1_neval_rs2  = {0};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_HAZARD\n    cp_gpr_hazard : coverpoint check_gpr_hazards(ins.hart, ins.issue)  iff (ins.trap == 0 )  {\n        option.comment = \"GPR Hazard\";\n        bins hazards[]  = {NO_HAZARD, RAW_HAZARD, WAR_HAZARD, WAW_HAZARD};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_MAXVALS\n    cp_rd_maxvals : coverpoint unsigned'(ins.current.rd_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RD Max values\";\n        bins zeros  = {0};\n        bins min  = {32'b10000000000000000000000000000000};\n        bins max  = {32'b01111111111111111111111111111111};\n        bins ones  = {32'b11111111111111111111111111111111};\n        bins one  = {32'b00000000000000000000000000000001};\n        bins minp1  = {32'b10000000000000000000000000000001};\n    }\n    cp_rs1_maxvals : coverpoint unsigned'(ins.current.rs1_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 Max values\";\n        bins zeros  = {0};\n        bins min  = {32'b10000000000000000000000000000000};\n        bins max  = {32'b01111111111111111111111111111111};\n        bins ones  = {32'b11111111111111111111111111111111};\n        bins one  = {32'b00000000000000000000000000000001};\n        bins minp1  = {32'b10000000000000000000000000000001};\n    }\n    cp_rs2_maxvals : coverpoint unsigned'(ins.current.rs2_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS2 Max values\";\n        bins zeros  = {0};\n        bins min  = {32'b10000000000000000000000000000000};\n        bins max  = {32'b01111111111111111111111111111111};\n        bins ones  = {32'b11111111111111111111111111111111};\n        bins one  = {32'b00000000000000000000000000000001};\n        bins minp1  = {32'b10000000000000000000000000000001};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_REG_COMPARE\n    cmp_rd_rs1 : coverpoint ins.current.rd == ins.current.rs1  iff (ins.trap == 0 )  {\n        option.comment = \"Compare register assignment\";\n        bins x0  = {1} iff (ins.current.rd == \"x0\");\n        bins x1  = {1} iff (ins.current.rd == \"x1\");\n        bins x2  = {1} iff (ins.current.rd == \"x2\");\n        bins x3  = {1} iff (ins.current.rd == \"x3\");\n        bins x4  = {1} iff (ins.current.rd == \"x4\");\n        bins x5  = {1} iff (ins.current.rd == \"x5\");\n        bins x6  = {1} iff (ins.current.rd == \"x6\");\n        bins x7  = {1} iff (ins.current.rd == \"x7\");\n        bins x8  = {1} iff (ins.current.rd == \"x8\");\n        bins x9  = {1} iff (ins.current.rd == \"x9\");\n        bins x10  = {1} iff (ins.current.rd == \"x10\");\n        bins x11  = {1} iff (ins.current.rd == \"x11\");\n        bins x12  = {1} iff (ins.current.rd == \"x12\");\n        bins x13  = {1} iff (ins.current.rd == \"x13\");\n        bins x14  = {1} iff (ins.current.rd == \"x14\");\n        bins x15  = {1} iff (ins.current.rd == \"x15\");\n`ifndef COVER_BASE_E\n        bins x16  = {1} iff (ins.current.rd == \"x16\");\n        bins x17  = {1} iff (ins.current.rd == \"x17\");\n        bins x18  = {1} iff (ins.current.rd == \"x18\");\n        bins x19  = {1} iff (ins.current.rd == \"x19\");\n        bins x20  = {1} iff (ins.current.rd == \"x20\");\n        bins x21  = {1} iff (ins.current.rd == \"x21\");\n        bins x22  = {1} iff (ins.current.rd == \"x22\");\n        bins x23  = {1} iff (ins.current.rd == \"x23\");\n        bins x24  = {1} iff (ins.current.rd == \"x24\");\n        bins x25  = {1} iff (ins.current.rd == \"x25\");\n        bins x26  = {1} iff (ins.current.rd == \"x26\");\n        bins x27  = {1} iff (ins.current.rd == \"x27\");\n        bins x28  = {1} iff (ins.current.rd == \"x28\");\n        bins x29  = {1} iff (ins.current.rd == \"x29\");\n        bins x30  = {1} iff (ins.current.rd == \"x30\");\n        bins x31  = {1} iff (ins.current.rd == \"x31\");\n`endif\n    }\n    cmp_rd_rs1_eq : coverpoint ins.current.rd == ins.current.rs1  iff (ins.trap == 0 )  {\n        option.comment = \"RD and RS1 register (assignment) WAR Hazard\";\n        bins x0  = {1} iff (ins.current.rd == \"x0\");\n        bins x1  = {1} iff (ins.current.rd == \"x1\");\n        bins x2  = {1} iff (ins.current.rd == \"x2\");\n        bins x3  = {1} iff (ins.current.rd == \"x3\");\n        bins x4  = {1} iff (ins.current.rd == \"x4\");\n        bins x5  = {1} iff (ins.current.rd == \"x5\");\n        bins x6  = {1} iff (ins.current.rd == \"x6\");\n        bins x7  = {1} iff (ins.current.rd == \"x7\");\n        bins x8  = {1} iff (ins.current.rd == \"x8\");\n        bins x9  = {1} iff (ins.current.rd == \"x9\");\n        bins x10  = {1} iff (ins.current.rd == \"x10\");\n        bins x11  = {1} iff (ins.current.rd == \"x11\");\n        bins x12  = {1} iff (ins.current.rd == \"x12\");\n        bins x13  = {1} iff (ins.current.rd == \"x13\");\n        bins x14  = {1} iff (ins.current.rd == \"x14\");\n        bins x15  = {1} iff (ins.current.rd == \"x15\");\n`ifndef COVER_BASE_E\n        bins x16  = {1} iff (ins.current.rd == \"x16\");\n        bins x17  = {1} iff (ins.current.rd == \"x17\");\n        bins x18  = {1} iff (ins.current.rd == \"x18\");\n        bins x19  = {1} iff (ins.current.rd == \"x19\");\n        bins x20  = {1} iff (ins.current.rd == \"x20\");\n        bins x21  = {1} iff (ins.current.rd == \"x21\");\n        bins x22  = {1} iff (ins.current.rd == \"x22\");\n        bins x23  = {1} iff (ins.current.rd == \"x23\");\n        bins x24  = {1} iff (ins.current.rd == \"x24\");\n        bins x25  = {1} iff (ins.current.rd == \"x25\");\n        bins x26  = {1} iff (ins.current.rd == \"x26\");\n        bins x27  = {1} iff (ins.current.rd == \"x27\");\n        bins x28  = {1} iff (ins.current.rd == \"x28\");\n        bins x29  = {1} iff (ins.current.rd == \"x29\");\n        bins x30  = {1} iff (ins.current.rd == \"x30\");\n        bins x31  = {1} iff (ins.current.rd == \"x31\");\n`endif\n    }\n    cmp_rd_rs1_rs2 : coverpoint (ins.current.rd == ins.current.rs1) && (ins.current.rd == ins.current.rs2)  iff (ins.trap == 0 )  {\n        option.comment = \"Compare register assignment\";\n        bins x0  = {1} iff (ins.current.rd == \"x0\");\n        bins x1  = {1} iff (ins.current.rd == \"x1\");\n        bins x2  = {1} iff (ins.current.rd == \"x2\");\n        bins x3  = {1} iff (ins.current.rd == \"x3\");\n        bins x4  = {1} iff (ins.current.rd == \"x4\");\n        bins x5  = {1} iff (ins.current.rd == \"x5\");\n        bins x6  = {1} iff (ins.current.rd == \"x6\");\n        bins x7  = {1} iff (ins.current.rd == \"x7\");\n        bins x8  = {1} iff (ins.current.rd == \"x8\");\n        bins x9  = {1} iff (ins.current.rd == \"x9\");\n        bins x10  = {1} iff (ins.current.rd == \"x10\");\n        bins x11  = {1} iff (ins.current.rd == \"x11\");\n        bins x12  = {1} iff (ins.current.rd == \"x12\");\n        bins x13  = {1} iff (ins.current.rd == \"x13\");\n        bins x14  = {1} iff (ins.current.rd == \"x14\");\n        bins x15  = {1} iff (ins.current.rd == \"x15\");\n`ifndef COVER_BASE_E\n        bins x16  = {1} iff (ins.current.rd == \"x16\");\n        bins x17  = {1} iff (ins.current.rd == \"x17\");\n        bins x18  = {1} iff (ins.current.rd == \"x18\");\n        bins x19  = {1} iff (ins.current.rd == \"x19\");\n        bins x20  = {1} iff (ins.current.rd == \"x20\");\n        bins x21  = {1} iff (ins.current.rd == \"x21\");\n        bins x22  = {1} iff (ins.current.rd == \"x22\");\n        bins x23  = {1} iff (ins.current.rd == \"x23\");\n        bins x24  = {1} iff (ins.current.rd == \"x24\");\n        bins x25  = {1} iff (ins.current.rd == \"x25\");\n        bins x26  = {1} iff (ins.current.rd == \"x26\");\n        bins x27  = {1} iff (ins.current.rd == \"x27\");\n        bins x28  = {1} iff (ins.current.rd == \"x28\");\n        bins x29  = {1} iff (ins.current.rd == \"x29\");\n        bins x30  = {1} iff (ins.current.rd == \"x30\");\n        bins x31  = {1} iff (ins.current.rd == \"x31\");\n`endif\n    }\n    cmp_rd_rs2 : coverpoint ins.current.rd == ins.current.rs2  iff (ins.trap == 0 )  {\n        option.comment = \"Compare register assignment\";\n        bins x0  = {1} iff (ins.current.rd == \"x0\");\n        bins x1  = {1} iff (ins.current.rd == \"x1\");\n        bins x2  = {1} iff (ins.current.rd == \"x2\");\n        bins x3  = {1} iff (ins.current.rd == \"x3\");\n        bins x4  = {1} iff (ins.current.rd == \"x4\");\n        bins x5  = {1} iff (ins.current.rd == \"x5\");\n        bins x6  = {1} iff (ins.current.rd == \"x6\");\n        bins x7  = {1} iff (ins.current.rd == \"x7\");\n        bins x8  = {1} iff (ins.current.rd == \"x8\");\n        bins x9  = {1} iff (ins.current.rd == \"x9\");\n        bins x10  = {1} iff (ins.current.rd == \"x10\");\n        bins x11  = {1} iff (ins.current.rd == \"x11\");\n        bins x12  = {1} iff (ins.current.rd == \"x12\");\n        bins x13  = {1} iff (ins.current.rd == \"x13\");\n        bins x14  = {1} iff (ins.current.rd == \"x14\");\n        bins x15  = {1} iff (ins.current.rd == \"x15\");\n`ifndef COVER_BASE_E\n        bins x16  = {1} iff (ins.current.rd == \"x16\");\n        bins x17  = {1} iff (ins.current.rd == \"x17\");\n        bins x18  = {1} iff (ins.current.rd == \"x18\");\n        bins x19  = {1} iff (ins.current.rd == \"x19\");\n        bins x20  = {1} iff (ins.current.rd == \"x20\");\n        bins x21  = {1} iff (ins.current.rd == \"x21\");\n        bins x22  = {1} iff (ins.current.rd == \"x22\");\n        bins x23  = {1} iff (ins.current.rd == \"x23\");\n        bins x24  = {1} iff (ins.current.rd == \"x24\");\n        bins x25  = {1} iff (ins.current.rd == \"x25\");\n        bins x26  = {1} iff (ins.current.rd == \"x26\");\n        bins x27  = {1} iff (ins.current.rd == \"x27\");\n        bins x28  = {1} iff (ins.current.rd == \"x28\");\n        bins x29  = {1} iff (ins.current.rd == \"x29\");\n        bins x30  = {1} iff (ins.current.rd == \"x30\");\n        bins x31  = {1} iff (ins.current.rd == \"x31\");\n`endif\n    }\n    cmp_rd_rs2_eq : coverpoint ins.current.rd == ins.current.rs2  iff (ins.trap == 0 )  {\n        option.comment = \"RD and RS2 register (assignment) WAR Hazard\";\n        bins x0  = {1} iff (ins.current.rd == \"x0\");\n        bins x1  = {1} iff (ins.current.rd == \"x1\");\n        bins x2  = {1} iff (ins.current.rd == \"x2\");\n        bins x3  = {1} iff (ins.current.rd == \"x3\");\n        bins x4  = {1} iff (ins.current.rd == \"x4\");\n        bins x5  = {1} iff (ins.current.rd == \"x5\");\n        bins x6  = {1} iff (ins.current.rd == \"x6\");\n        bins x7  = {1} iff (ins.current.rd == \"x7\");\n        bins x8  = {1} iff (ins.current.rd == \"x8\");\n        bins x9  = {1} iff (ins.current.rd == \"x9\");\n        bins x10  = {1} iff (ins.current.rd == \"x10\");\n        bins x11  = {1} iff (ins.current.rd == \"x11\");\n        bins x12  = {1} iff (ins.current.rd == \"x12\");\n        bins x13  = {1} iff (ins.current.rd == \"x13\");\n        bins x14  = {1} iff (ins.current.rd == \"x14\");\n        bins x15  = {1} iff (ins.current.rd == \"x15\");\n`ifndef COVER_BASE_E\n        bins x16  = {1} iff (ins.current.rd == \"x16\");\n        bins x17  = {1} iff (ins.current.rd == \"x17\");\n        bins x18  = {1} iff (ins.current.rd == \"x18\");\n        bins x19  = {1} iff (ins.current.rd == \"x19\");\n        bins x20  = {1} iff (ins.current.rd == \"x20\");\n        bins x21  = {1} iff (ins.current.rd == \"x21\");\n        bins x22  = {1} iff (ins.current.rd == \"x22\");\n        bins x23  = {1} iff (ins.current.rd == \"x23\");\n        bins x24  = {1} iff (ins.current.rd == \"x24\");\n        bins x25  = {1} iff (ins.current.rd == \"x25\");\n        bins x26  = {1} iff (ins.current.rd == \"x26\");\n        bins x27  = {1} iff (ins.current.rd == \"x27\");\n        bins x28  = {1} iff (ins.current.rd == \"x28\");\n        bins x29  = {1} iff (ins.current.rd == \"x29\");\n        bins x30  = {1} iff (ins.current.rd == \"x30\");\n        bins x31  = {1} iff (ins.current.rd == \"x31\");\n`endif\n    }\n    cmp_rs1_rs2_eq : coverpoint ins.current.rs1 == ins.current.rs2  iff (ins.trap == 0 )  {\n        option.comment = \"Compare RS1 and RS2 register assignment\";\n        bins x0  = {1} iff (ins.current.rs1 == \"x0\");\n        bins x1  = {1} iff (ins.current.rs1 == \"x1\");\n        bins x2  = {1} iff (ins.current.rs1 == \"x2\");\n        bins x3  = {1} iff (ins.current.rs1 == \"x3\");\n        bins x4  = {1} iff (ins.current.rs1 == \"x4\");\n        bins x5  = {1} iff (ins.current.rs1 == \"x5\");\n        bins x6  = {1} iff (ins.current.rs1 == \"x6\");\n        bins x7  = {1} iff (ins.current.rs1 == \"x7\");\n        bins x8  = {1} iff (ins.current.rs1 == \"x8\");\n        bins x9  = {1} iff (ins.current.rs1 == \"x9\");\n        bins x10  = {1} iff (ins.current.rs1 == \"x10\");\n        bins x11  = {1} iff (ins.current.rs1 == \"x11\");\n        bins x12  = {1} iff (ins.current.rs1 == \"x12\");\n        bins x13  = {1} iff (ins.current.rs1 == \"x13\");\n        bins x14  = {1} iff (ins.current.rs1 == \"x14\");\n        bins x15  = {1} iff (ins.current.rs1 == \"x15\");\n`ifndef COVER_BASE_E\n        bins x16  = {1} iff (ins.current.rs1 == \"x16\");\n        bins x17  = {1} iff (ins.current.rs1 == \"x17\");\n        bins x18  = {1} iff (ins.current.rs1 == \"x18\");\n        bins x19  = {1} iff (ins.current.rs1 == \"x19\");\n        bins x20  = {1} iff (ins.current.rs1 == \"x20\");\n        bins x21  = {1} iff (ins.current.rs1 == \"x21\");\n        bins x22  = {1} iff (ins.current.rs1 == \"x22\");\n        bins x23  = {1} iff (ins.current.rs1 == \"x23\");\n        bins x24  = {1} iff (ins.current.rs1 == \"x24\");\n        bins x25  = {1} iff (ins.current.rs1 == \"x25\");\n        bins x26  = {1} iff (ins.current.rs1 == \"x26\");\n        bins x27  = {1} iff (ins.current.rs1 == \"x27\");\n        bins x28  = {1} iff (ins.current.rs1 == \"x28\");\n        bins x29  = {1} iff (ins.current.rs1 == \"x29\");\n        bins x30  = {1} iff (ins.current.rs1 == \"x30\");\n        bins x31  = {1} iff (ins.current.rs1 == \"x31\");\n`endif\n    }\n`endif\n\n\n`ifdef COVER_TYPE_SIGNS\n    cp_rd_sign : coverpoint int'(ins.current.rd_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RD (GPR) sign of value\";\n        bins neg  = {[$:-1]};\n        bins pos  = {[1:$]};\n    }\n    cp_rs1_sign : coverpoint int'(ins.current.rs1_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 (GPR) sign of value\";\n        bins neg  = {[$:-1]};\n        bins pos  = {[1:$]};\n    }\n    cp_rs2_sign : coverpoint int'(ins.current.rs2_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS2 (GPR) sign of value\";\n        bins neg  = {[$:-1]};\n        bins pos  = {[1:$]};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_TOGGLE\n    cp_rd_toggle : coverpoint unsigned'(ins.current.rd_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RD Toggle bits\";\n        wildcard bins bit_0_0_1  = (32'b???????????????????????????????0 => 32'b???????????????????????????????1);\n        wildcard bins bit_1_0_1  = (32'b??????????????????????????????0? => 32'b??????????????????????????????1?);\n        wildcard bins bit_2_0_1  = (32'b?????????????????????????????0?? => 32'b?????????????????????????????1??);\n        wildcard bins bit_3_0_1  = (32'b????????????????????????????0??? => 32'b????????????????????????????1???);\n        wildcard bins bit_4_0_1  = (32'b???????????????????????????0???? => 32'b???????????????????????????1????);\n        wildcard bins bit_5_0_1  = (32'b??????????????????????????0????? => 32'b??????????????????????????1?????);\n        wildcard bins bit_6_0_1  = (32'b?????????????????????????0?????? => 32'b?????????????????????????1??????);\n        wildcard bins bit_7_0_1  = (32'b????????????????????????0??????? => 32'b????????????????????????1???????);\n        wildcard bins bit_8_0_1  = (32'b???????????????????????0???????? => 32'b???????????????????????1????????);\n        wildcard bins bit_9_0_1  = (32'b??????????????????????0????????? => 32'b??????????????????????1?????????);\n        wildcard bins bit_10_0_1  = (32'b?????????????????????0?????????? => 32'b?????????????????????1??????????);\n        wildcard bins bit_11_0_1  = (32'b????????????????????0??????????? => 32'b????????????????????1???????????);\n        wildcard bins bit_12_0_1  = (32'b???????????????????0???????????? => 32'b???????????????????1????????????);\n        wildcard bins bit_13_0_1  = (32'b??????????????????0????????????? => 32'b??????????????????1?????????????);\n        wildcard bins bit_14_0_1  = (32'b?????????????????0?????????????? => 32'b?????????????????1??????????????);\n        wildcard bins bit_15_0_1  = (32'b????????????????0??????????????? => 32'b????????????????1???????????????);\n        wildcard bins bit_16_0_1  = (32'b???????????????0???????????????? => 32'b???????????????1????????????????);\n        wildcard bins bit_17_0_1  = (32'b??????????????0????????????????? => 32'b??????????????1?????????????????);\n        wildcard bins bit_18_0_1  = (32'b?????????????0?????????????????? => 32'b?????????????1??????????????????);\n        wildcard bins bit_19_0_1  = (32'b????????????0??????????????????? => 32'b????????????1???????????????????);\n        wildcard bins bit_20_0_1  = (32'b???????????0???????????????????? => 32'b???????????1????????????????????);\n        wildcard bins bit_21_0_1  = (32'b??????????0????????????????????? => 32'b??????????1?????????????????????);\n        wildcard bins bit_22_0_1  = (32'b?????????0?????????????????????? => 32'b?????????1??????????????????????);\n        wildcard bins bit_23_0_1  = (32'b????????0??????????????????????? => 32'b????????1???????????????????????);\n        wildcard bins bit_24_0_1  = (32'b???????0???????????????????????? => 32'b???????1????????????????????????);\n        wildcard bins bit_25_0_1  = (32'b??????0????????????????????????? => 32'b??????1?????????????????????????);\n        wildcard bins bit_26_0_1  = (32'b?????0?????????????????????????? => 32'b?????1??????????????????????????);\n        wildcard bins bit_27_0_1  = (32'b????0??????????????????????????? => 32'b????1???????????????????????????);\n        wildcard bins bit_28_0_1  = (32'b???0???????????????????????????? => 32'b???1????????????????????????????);\n        wildcard bins bit_29_0_1  = (32'b??0????????????????????????????? => 32'b??1?????????????????????????????);\n        wildcard bins bit_30_0_1  = (32'b?0?????????????????????????????? => 32'b?1??????????????????????????????);\n        wildcard bins bit_31_0_1  = (32'b0??????????????????????????????? => 32'b1???????????????????????????????);\n        wildcard bins bit_0_1_0  = (32'b???????????????????????????????1 => 32'b???????????????????????????????0);\n        wildcard bins bit_1_1_0  = (32'b??????????????????????????????1? => 32'b??????????????????????????????0?);\n        wildcard bins bit_2_1_0  = (32'b?????????????????????????????1?? => 32'b?????????????????????????????0??);\n        wildcard bins bit_3_1_0  = (32'b????????????????????????????1??? => 32'b????????????????????????????0???);\n        wildcard bins bit_4_1_0  = (32'b???????????????????????????1???? => 32'b???????????????????????????0????);\n        wildcard bins bit_5_1_0  = (32'b??????????????????????????1????? => 32'b??????????????????????????0?????);\n        wildcard bins bit_6_1_0  = (32'b?????????????????????????1?????? => 32'b?????????????????????????0??????);\n        wildcard bins bit_7_1_0  = (32'b????????????????????????1??????? => 32'b????????????????????????0???????);\n        wildcard bins bit_8_1_0  = (32'b???????????????????????1???????? => 32'b???????????????????????0????????);\n        wildcard bins bit_9_1_0  = (32'b??????????????????????1????????? => 32'b??????????????????????0?????????);\n        wildcard bins bit_10_1_0  = (32'b?????????????????????1?????????? => 32'b?????????????????????0??????????);\n        wildcard bins bit_11_1_0  = (32'b????????????????????1??????????? => 32'b????????????????????0???????????);\n        wildcard bins bit_12_1_0  = (32'b???????????????????1???????????? => 32'b???????????????????0????????????);\n        wildcard bins bit_13_1_0  = (32'b??????????????????1????????????? => 32'b??????????????????0?????????????);\n        wildcard bins bit_14_1_0  = (32'b?????????????????1?????????????? => 32'b?????????????????0??????????????);\n        wildcard bins bit_15_1_0  = (32'b????????????????1??????????????? => 32'b????????????????0???????????????);\n        wildcard bins bit_16_1_0  = (32'b???????????????1???????????????? => 32'b???????????????0????????????????);\n        wildcard bins bit_17_1_0  = (32'b??????????????1????????????????? => 32'b??????????????0?????????????????);\n        wildcard bins bit_18_1_0  = (32'b?????????????1?????????????????? => 32'b?????????????0??????????????????);\n        wildcard bins bit_19_1_0  = (32'b????????????1??????????????????? => 32'b????????????0???????????????????);\n        wildcard bins bit_20_1_0  = (32'b???????????1???????????????????? => 32'b???????????0????????????????????);\n        wildcard bins bit_21_1_0  = (32'b??????????1????????????????????? => 32'b??????????0?????????????????????);\n        wildcard bins bit_22_1_0  = (32'b?????????1?????????????????????? => 32'b?????????0??????????????????????);\n        wildcard bins bit_23_1_0  = (32'b????????1??????????????????????? => 32'b????????0???????????????????????);\n        wildcard bins bit_24_1_0  = (32'b???????1???????????????????????? => 32'b???????0????????????????????????);\n        wildcard bins bit_25_1_0  = (32'b??????1????????????????????????? => 32'b??????0?????????????????????????);\n        wildcard bins bit_26_1_0  = (32'b?????1?????????????????????????? => 32'b?????0??????????????????????????);\n        wildcard bins bit_27_1_0  = (32'b????1??????????????????????????? => 32'b????0???????????????????????????);\n        wildcard bins bit_28_1_0  = (32'b???1???????????????????????????? => 32'b???0????????????????????????????);\n        wildcard bins bit_29_1_0  = (32'b??1????????????????????????????? => 32'b??0?????????????????????????????);\n        wildcard bins bit_30_1_0  = (32'b?1?????????????????????????????? => 32'b?0??????????????????????????????);\n        wildcard bins bit_31_1_0  = (32'b1??????????????????????????????? => 32'b0???????????????????????????????);\n    }\n    cp_rs1_toggle : coverpoint unsigned'(ins.current.rs1_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 Toggle bits\";\n        wildcard bins bit_0_0_1  = (32'b???????????????????????????????0 => 32'b???????????????????????????????1);\n        wildcard bins bit_1_0_1  = (32'b??????????????????????????????0? => 32'b??????????????????????????????1?);\n        wildcard bins bit_2_0_1  = (32'b?????????????????????????????0?? => 32'b?????????????????????????????1??);\n        wildcard bins bit_3_0_1  = (32'b????????????????????????????0??? => 32'b????????????????????????????1???);\n        wildcard bins bit_4_0_1  = (32'b???????????????????????????0???? => 32'b???????????????????????????1????);\n        wildcard bins bit_5_0_1  = (32'b??????????????????????????0????? => 32'b??????????????????????????1?????);\n        wildcard bins bit_6_0_1  = (32'b?????????????????????????0?????? => 32'b?????????????????????????1??????);\n        wildcard bins bit_7_0_1  = (32'b????????????????????????0??????? => 32'b????????????????????????1???????);\n        wildcard bins bit_8_0_1  = (32'b???????????????????????0???????? => 32'b???????????????????????1????????);\n        wildcard bins bit_9_0_1  = (32'b??????????????????????0????????? => 32'b??????????????????????1?????????);\n        wildcard bins bit_10_0_1  = (32'b?????????????????????0?????????? => 32'b?????????????????????1??????????);\n        wildcard bins bit_11_0_1  = (32'b????????????????????0??????????? => 32'b????????????????????1???????????);\n        wildcard bins bit_12_0_1  = (32'b???????????????????0???????????? => 32'b???????????????????1????????????);\n        wildcard bins bit_13_0_1  = (32'b??????????????????0????????????? => 32'b??????????????????1?????????????);\n        wildcard bins bit_14_0_1  = (32'b?????????????????0?????????????? => 32'b?????????????????1??????????????);\n        wildcard bins bit_15_0_1  = (32'b????????????????0??????????????? => 32'b????????????????1???????????????);\n        wildcard bins bit_16_0_1  = (32'b???????????????0???????????????? => 32'b???????????????1????????????????);\n        wildcard bins bit_17_0_1  = (32'b??????????????0????????????????? => 32'b??????????????1?????????????????);\n        wildcard bins bit_18_0_1  = (32'b?????????????0?????????????????? => 32'b?????????????1??????????????????);\n        wildcard bins bit_19_0_1  = (32'b????????????0??????????????????? => 32'b????????????1???????????????????);\n        wildcard bins bit_20_0_1  = (32'b???????????0???????????????????? => 32'b???????????1????????????????????);\n        wildcard bins bit_21_0_1  = (32'b??????????0????????????????????? => 32'b??????????1?????????????????????);\n        wildcard bins bit_22_0_1  = (32'b?????????0?????????????????????? => 32'b?????????1??????????????????????);\n        wildcard bins bit_23_0_1  = (32'b????????0??????????????????????? => 32'b????????1???????????????????????);\n        wildcard bins bit_24_0_1  = (32'b???????0???????????????????????? => 32'b???????1????????????????????????);\n        wildcard bins bit_25_0_1  = (32'b??????0????????????????????????? => 32'b??????1?????????????????????????);\n        wildcard bins bit_26_0_1  = (32'b?????0?????????????????????????? => 32'b?????1??????????????????????????);\n        wildcard bins bit_27_0_1  = (32'b????0??????????????????????????? => 32'b????1???????????????????????????);\n        wildcard bins bit_28_0_1  = (32'b???0???????????????????????????? => 32'b???1????????????????????????????);\n        wildcard bins bit_29_0_1  = (32'b??0????????????????????????????? => 32'b??1?????????????????????????????);\n        wildcard bins bit_30_0_1  = (32'b?0?????????????????????????????? => 32'b?1??????????????????????????????);\n        wildcard bins bit_31_0_1  = (32'b0??????????????????????????????? => 32'b1???????????????????????????????);\n        wildcard bins bit_0_1_0  = (32'b???????????????????????????????1 => 32'b???????????????????????????????0);\n        wildcard bins bit_1_1_0  = (32'b??????????????????????????????1? => 32'b??????????????????????????????0?);\n        wildcard bins bit_2_1_0  = (32'b?????????????????????????????1?? => 32'b?????????????????????????????0??);\n        wildcard bins bit_3_1_0  = (32'b????????????????????????????1??? => 32'b????????????????????????????0???);\n        wildcard bins bit_4_1_0  = (32'b???????????????????????????1???? => 32'b???????????????????????????0????);\n        wildcard bins bit_5_1_0  = (32'b??????????????????????????1????? => 32'b??????????????????????????0?????);\n        wildcard bins bit_6_1_0  = (32'b?????????????????????????1?????? => 32'b?????????????????????????0??????);\n        wildcard bins bit_7_1_0  = (32'b????????????????????????1??????? => 32'b????????????????????????0???????);\n        wildcard bins bit_8_1_0  = (32'b???????????????????????1???????? => 32'b???????????????????????0????????);\n        wildcard bins bit_9_1_0  = (32'b??????????????????????1????????? => 32'b??????????????????????0?????????);\n        wildcard bins bit_10_1_0  = (32'b?????????????????????1?????????? => 32'b?????????????????????0??????????);\n        wildcard bins bit_11_1_0  = (32'b????????????????????1??????????? => 32'b????????????????????0???????????);\n        wildcard bins bit_12_1_0  = (32'b???????????????????1???????????? => 32'b???????????????????0????????????);\n        wildcard bins bit_13_1_0  = (32'b??????????????????1????????????? => 32'b??????????????????0?????????????);\n        wildcard bins bit_14_1_0  = (32'b?????????????????1?????????????? => 32'b?????????????????0??????????????);\n        wildcard bins bit_15_1_0  = (32'b????????????????1??????????????? => 32'b????????????????0???????????????);\n        wildcard bins bit_16_1_0  = (32'b???????????????1???????????????? => 32'b???????????????0????????????????);\n        wildcard bins bit_17_1_0  = (32'b??????????????1????????????????? => 32'b??????????????0?????????????????);\n        wildcard bins bit_18_1_0  = (32'b?????????????1?????????????????? => 32'b?????????????0??????????????????);\n        wildcard bins bit_19_1_0  = (32'b????????????1??????????????????? => 32'b????????????0???????????????????);\n        wildcard bins bit_20_1_0  = (32'b???????????1???????????????????? => 32'b???????????0????????????????????);\n        wildcard bins bit_21_1_0  = (32'b??????????1????????????????????? => 32'b??????????0?????????????????????);\n        wildcard bins bit_22_1_0  = (32'b?????????1?????????????????????? => 32'b?????????0??????????????????????);\n        wildcard bins bit_23_1_0  = (32'b????????1??????????????????????? => 32'b????????0???????????????????????);\n        wildcard bins bit_24_1_0  = (32'b???????1???????????????????????? => 32'b???????0????????????????????????);\n        wildcard bins bit_25_1_0  = (32'b??????1????????????????????????? => 32'b??????0?????????????????????????);\n        wildcard bins bit_26_1_0  = (32'b?????1?????????????????????????? => 32'b?????0??????????????????????????);\n        wildcard bins bit_27_1_0  = (32'b????1??????????????????????????? => 32'b????0???????????????????????????);\n        wildcard bins bit_28_1_0  = (32'b???1???????????????????????????? => 32'b???0????????????????????????????);\n        wildcard bins bit_29_1_0  = (32'b??1????????????????????????????? => 32'b??0?????????????????????????????);\n        wildcard bins bit_30_1_0  = (32'b?1?????????????????????????????? => 32'b?0??????????????????????????????);\n        wildcard bins bit_31_1_0  = (32'b1??????????????????????????????? => 32'b0???????????????????????????????);\n    }\n    cp_rs2_toggle : coverpoint unsigned'(ins.current.rs2_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS2 Toggle bits\";\n        wildcard bins bit_0_0_1  = (32'b???????????????????????????????0 => 32'b???????????????????????????????1);\n        wildcard bins bit_1_0_1  = (32'b??????????????????????????????0? => 32'b??????????????????????????????1?);\n        wildcard bins bit_2_0_1  = (32'b?????????????????????????????0?? => 32'b?????????????????????????????1??);\n        wildcard bins bit_3_0_1  = (32'b????????????????????????????0??? => 32'b????????????????????????????1???);\n        wildcard bins bit_4_0_1  = (32'b???????????????????????????0???? => 32'b???????????????????????????1????);\n        wildcard bins bit_5_0_1  = (32'b??????????????????????????0????? => 32'b??????????????????????????1?????);\n        wildcard bins bit_6_0_1  = (32'b?????????????????????????0?????? => 32'b?????????????????????????1??????);\n        wildcard bins bit_7_0_1  = (32'b????????????????????????0??????? => 32'b????????????????????????1???????);\n        wildcard bins bit_8_0_1  = (32'b???????????????????????0???????? => 32'b???????????????????????1????????);\n        wildcard bins bit_9_0_1  = (32'b??????????????????????0????????? => 32'b??????????????????????1?????????);\n        wildcard bins bit_10_0_1  = (32'b?????????????????????0?????????? => 32'b?????????????????????1??????????);\n        wildcard bins bit_11_0_1  = (32'b????????????????????0??????????? => 32'b????????????????????1???????????);\n        wildcard bins bit_12_0_1  = (32'b???????????????????0???????????? => 32'b???????????????????1????????????);\n        wildcard bins bit_13_0_1  = (32'b??????????????????0????????????? => 32'b??????????????????1?????????????);\n        wildcard bins bit_14_0_1  = (32'b?????????????????0?????????????? => 32'b?????????????????1??????????????);\n        wildcard bins bit_15_0_1  = (32'b????????????????0??????????????? => 32'b????????????????1???????????????);\n        wildcard bins bit_16_0_1  = (32'b???????????????0???????????????? => 32'b???????????????1????????????????);\n        wildcard bins bit_17_0_1  = (32'b??????????????0????????????????? => 32'b??????????????1?????????????????);\n        wildcard bins bit_18_0_1  = (32'b?????????????0?????????????????? => 32'b?????????????1??????????????????);\n        wildcard bins bit_19_0_1  = (32'b????????????0??????????????????? => 32'b????????????1???????????????????);\n        wildcard bins bit_20_0_1  = (32'b???????????0???????????????????? => 32'b???????????1????????????????????);\n        wildcard bins bit_21_0_1  = (32'b??????????0????????????????????? => 32'b??????????1?????????????????????);\n        wildcard bins bit_22_0_1  = (32'b?????????0?????????????????????? => 32'b?????????1??????????????????????);\n        wildcard bins bit_23_0_1  = (32'b????????0??????????????????????? => 32'b????????1???????????????????????);\n        wildcard bins bit_24_0_1  = (32'b???????0???????????????????????? => 32'b???????1????????????????????????);\n        wildcard bins bit_25_0_1  = (32'b??????0????????????????????????? => 32'b??????1?????????????????????????);\n        wildcard bins bit_26_0_1  = (32'b?????0?????????????????????????? => 32'b?????1??????????????????????????);\n        wildcard bins bit_27_0_1  = (32'b????0??????????????????????????? => 32'b????1???????????????????????????);\n        wildcard bins bit_28_0_1  = (32'b???0???????????????????????????? => 32'b???1????????????????????????????);\n        wildcard bins bit_29_0_1  = (32'b??0????????????????????????????? => 32'b??1?????????????????????????????);\n        wildcard bins bit_30_0_1  = (32'b?0?????????????????????????????? => 32'b?1??????????????????????????????);\n        wildcard bins bit_31_0_1  = (32'b0??????????????????????????????? => 32'b1???????????????????????????????);\n        wildcard bins bit_0_1_0  = (32'b???????????????????????????????1 => 32'b???????????????????????????????0);\n        wildcard bins bit_1_1_0  = (32'b??????????????????????????????1? => 32'b??????????????????????????????0?);\n        wildcard bins bit_2_1_0  = (32'b?????????????????????????????1?? => 32'b?????????????????????????????0??);\n        wildcard bins bit_3_1_0  = (32'b????????????????????????????1??? => 32'b????????????????????????????0???);\n        wildcard bins bit_4_1_0  = (32'b???????????????????????????1???? => 32'b???????????????????????????0????);\n        wildcard bins bit_5_1_0  = (32'b??????????????????????????1????? => 32'b??????????????????????????0?????);\n        wildcard bins bit_6_1_0  = (32'b?????????????????????????1?????? => 32'b?????????????????????????0??????);\n        wildcard bins bit_7_1_0  = (32'b????????????????????????1??????? => 32'b????????????????????????0???????);\n        wildcard bins bit_8_1_0  = (32'b???????????????????????1???????? => 32'b???????????????????????0????????);\n        wildcard bins bit_9_1_0  = (32'b??????????????????????1????????? => 32'b??????????????????????0?????????);\n        wildcard bins bit_10_1_0  = (32'b?????????????????????1?????????? => 32'b?????????????????????0??????????);\n        wildcard bins bit_11_1_0  = (32'b????????????????????1??????????? => 32'b????????????????????0???????????);\n        wildcard bins bit_12_1_0  = (32'b???????????????????1???????????? => 32'b???????????????????0????????????);\n        wildcard bins bit_13_1_0  = (32'b??????????????????1????????????? => 32'b??????????????????0?????????????);\n        wildcard bins bit_14_1_0  = (32'b?????????????????1?????????????? => 32'b?????????????????0??????????????);\n        wildcard bins bit_15_1_0  = (32'b????????????????1??????????????? => 32'b????????????????0???????????????);\n        wildcard bins bit_16_1_0  = (32'b???????????????1???????????????? => 32'b???????????????0????????????????);\n        wildcard bins bit_17_1_0  = (32'b??????????????1????????????????? => 32'b??????????????0?????????????????);\n        wildcard bins bit_18_1_0  = (32'b?????????????1?????????????????? => 32'b?????????????0??????????????????);\n        wildcard bins bit_19_1_0  = (32'b????????????1??????????????????? => 32'b????????????0???????????????????);\n        wildcard bins bit_20_1_0  = (32'b???????????1???????????????????? => 32'b???????????0????????????????????);\n        wildcard bins bit_21_1_0  = (32'b??????????1????????????????????? => 32'b??????????0?????????????????????);\n        wildcard bins bit_22_1_0  = (32'b?????????1?????????????????????? => 32'b?????????0??????????????????????);\n        wildcard bins bit_23_1_0  = (32'b????????1??????????????????????? => 32'b????????0???????????????????????);\n        wildcard bins bit_24_1_0  = (32'b???????1???????????????????????? => 32'b???????0????????????????????????);\n        wildcard bins bit_25_1_0  = (32'b??????1????????????????????????? => 32'b??????0?????????????????????????);\n        wildcard bins bit_26_1_0  = (32'b?????1?????????????????????????? => 32'b?????0??????????????????????????);\n        wildcard bins bit_27_1_0  = (32'b????1??????????????????????????? => 32'b????0???????????????????????????);\n        wildcard bins bit_28_1_0  = (32'b???1???????????????????????????? => 32'b???0????????????????????????????);\n        wildcard bins bit_29_1_0  = (32'b??1????????????????????????????? => 32'b??0?????????????????????????????);\n        wildcard bins bit_30_1_0  = (32'b?1?????????????????????????????? => 32'b?0??????????????????????????????);\n        wildcard bins bit_31_1_0  = (32'b1??????????????????????????????? => 32'b0???????????????????????????????);\n    }\n`endif\n\n\n`ifdef COVER_TYPE_CROSS_VALUES\n    cr_rs1_rs2 : cross cp_rs1_sign,cp_rs2_sign  iff (ins.trap == 0 )  {\n        option.comment = \"Cross coverage of RS1 sign and RS2 sign\";\n    }\n`endif\n\nendgroup\n\ncovergroup mulh_cg with function sample(ins_rv32m_t ins);\n    option.per_instance = 1; \n\n`ifdef COVER_TYPE_ASM_COUNT\n    cp_asm_count : coverpoint ins.ins_str == \"mulh\"  iff (ins.trap == 0 )  {\n        option.comment = \"Number of times instruction is executed\";\n        bins count[]  = {1};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_ASSIGNMENTS\n    cp_rd : coverpoint ins.get_gpr_reg(ins.current.rd)  iff (ins.trap == 0 )  {\n        option.comment = \"RD (GPR) register assignment\";\n    }\n    cp_rs1 : coverpoint ins.get_gpr_reg(ins.current.rs1)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 (GPR) register assignment\";\n    }\n    cp_rs2 : coverpoint ins.get_gpr_reg(ins.current.rs2)  iff (ins.trap == 0 )  {\n        option.comment = \"RS2 (GPR) register assignment\";\n    }\n`endif\n\n\n`ifdef COVER_TYPE_EQUAL\n    cmp_rd_rs1_eqval : coverpoint ins.current.rd_val == ins.current.rs1_val  iff (ins.trap == 0 )  {\n        option.comment = \"Compare RD and RS1 register values\";\n        bins rd_eqval_rs1  = {1};\n        bins rd_neval_rs1  = {0};\n    }\n    cmp_rd_rs2_eqval : coverpoint ins.current.rd_val == ins.current.rs2_val  iff (ins.trap == 0 )  {\n        option.comment = \"Compare RD and RS2 register values\";\n        bins rd_eqval_rs2  = {1};\n        bins rd_neval_rs2  = {0};\n    }\n    cmp_rs1_rs2_eqval : coverpoint ins.current.rs1_val == ins.current.rs2_val  iff (ins.trap == 0 )  {\n        option.comment = \"Compare RS1 and RS2 register values\";\n        bins rs1_eqval_rs2  = {1};\n        bins rs1_neval_rs2  = {0};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_HAZARD\n    cp_gpr_hazard : coverpoint check_gpr_hazards(ins.hart, ins.issue)  iff (ins.trap == 0 )  {\n        option.comment = \"GPR Hazard\";\n        bins hazards[]  = {NO_HAZARD, RAW_HAZARD, WAR_HAZARD, WAW_HAZARD};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_MAXVALS\n    cp_rd_maxvals : coverpoint unsigned'(ins.current.rd_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RD Max values\";\n        bins zeros  = {0};\n        bins min  = {32'b10000000000000000000000000000000};\n        bins max  = {32'b01111111111111111111111111111111};\n        bins ones  = {32'b11111111111111111111111111111111};\n        bins one  = {32'b00000000000000000000000000000001};\n        bins minp1  = {32'b10000000000000000000000000000001};\n    }\n    cp_rs1_maxvals : coverpoint unsigned'(ins.current.rs1_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 Max values\";\n        bins zeros  = {0};\n        bins min  = {32'b10000000000000000000000000000000};\n        bins max  = {32'b01111111111111111111111111111111};\n        bins ones  = {32'b11111111111111111111111111111111};\n        bins one  = {32'b00000000000000000000000000000001};\n        bins minp1  = {32'b10000000000000000000000000000001};\n    }\n    cp_rs2_maxvals : coverpoint unsigned'(ins.current.rs2_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS2 Max values\";\n        bins zeros  = {0};\n        bins min  = {32'b10000000000000000000000000000000};\n        bins max  = {32'b01111111111111111111111111111111};\n        bins ones  = {32'b11111111111111111111111111111111};\n        bins one  = {32'b00000000000000000000000000000001};\n        bins minp1  = {32'b10000000000000000000000000000001};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_REG_COMPARE\n    cmp_rd_rs1 : coverpoint ins.current.rd == ins.current.rs1  iff (ins.trap == 0 )  {\n        option.comment = \"Compare register assignment\";\n        bins x0  = {1} iff (ins.current.rd == \"x0\");\n        bins x1  = {1} iff (ins.current.rd == \"x1\");\n        bins x2  = {1} iff (ins.current.rd == \"x2\");\n        bins x3  = {1} iff (ins.current.rd == \"x3\");\n        bins x4  = {1} iff (ins.current.rd == \"x4\");\n        bins x5  = {1} iff (ins.current.rd == \"x5\");\n        bins x6  = {1} iff (ins.current.rd == \"x6\");\n        bins x7  = {1} iff (ins.current.rd == \"x7\");\n        bins x8  = {1} iff (ins.current.rd == \"x8\");\n        bins x9  = {1} iff (ins.current.rd == \"x9\");\n        bins x10  = {1} iff (ins.current.rd == \"x10\");\n        bins x11  = {1} iff (ins.current.rd == \"x11\");\n        bins x12  = {1} iff (ins.current.rd == \"x12\");\n        bins x13  = {1} iff (ins.current.rd == \"x13\");\n        bins x14  = {1} iff (ins.current.rd == \"x14\");\n        bins x15  = {1} iff (ins.current.rd == \"x15\");\n`ifndef COVER_BASE_E\n        bins x16  = {1} iff (ins.current.rd == \"x16\");\n        bins x17  = {1} iff (ins.current.rd == \"x17\");\n        bins x18  = {1} iff (ins.current.rd == \"x18\");\n        bins x19  = {1} iff (ins.current.rd == \"x19\");\n        bins x20  = {1} iff (ins.current.rd == \"x20\");\n        bins x21  = {1} iff (ins.current.rd == \"x21\");\n        bins x22  = {1} iff (ins.current.rd == \"x22\");\n        bins x23  = {1} iff (ins.current.rd == \"x23\");\n        bins x24  = {1} iff (ins.current.rd == \"x24\");\n        bins x25  = {1} iff (ins.current.rd == \"x25\");\n        bins x26  = {1} iff (ins.current.rd == \"x26\");\n        bins x27  = {1} iff (ins.current.rd == \"x27\");\n        bins x28  = {1} iff (ins.current.rd == \"x28\");\n        bins x29  = {1} iff (ins.current.rd == \"x29\");\n        bins x30  = {1} iff (ins.current.rd == \"x30\");\n        bins x31  = {1} iff (ins.current.rd == \"x31\");\n`endif\n    }\n    cmp_rd_rs1_eq : coverpoint ins.current.rd == ins.current.rs1  iff (ins.trap == 0 )  {\n        option.comment = \"RD and RS1 register (assignment) WAR Hazard\";\n        bins x0  = {1} iff (ins.current.rd == \"x0\");\n        bins x1  = {1} iff (ins.current.rd == \"x1\");\n        bins x2  = {1} iff (ins.current.rd == \"x2\");\n        bins x3  = {1} iff (ins.current.rd == \"x3\");\n        bins x4  = {1} iff (ins.current.rd == \"x4\");\n        bins x5  = {1} iff (ins.current.rd == \"x5\");\n        bins x6  = {1} iff (ins.current.rd == \"x6\");\n        bins x7  = {1} iff (ins.current.rd == \"x7\");\n        bins x8  = {1} iff (ins.current.rd == \"x8\");\n        bins x9  = {1} iff (ins.current.rd == \"x9\");\n        bins x10  = {1} iff (ins.current.rd == \"x10\");\n        bins x11  = {1} iff (ins.current.rd == \"x11\");\n        bins x12  = {1} iff (ins.current.rd == \"x12\");\n        bins x13  = {1} iff (ins.current.rd == \"x13\");\n        bins x14  = {1} iff (ins.current.rd == \"x14\");\n        bins x15  = {1} iff (ins.current.rd == \"x15\");\n`ifndef COVER_BASE_E\n        bins x16  = {1} iff (ins.current.rd == \"x16\");\n        bins x17  = {1} iff (ins.current.rd == \"x17\");\n        bins x18  = {1} iff (ins.current.rd == \"x18\");\n        bins x19  = {1} iff (ins.current.rd == \"x19\");\n        bins x20  = {1} iff (ins.current.rd == \"x20\");\n        bins x21  = {1} iff (ins.current.rd == \"x21\");\n        bins x22  = {1} iff (ins.current.rd == \"x22\");\n        bins x23  = {1} iff (ins.current.rd == \"x23\");\n        bins x24  = {1} iff (ins.current.rd == \"x24\");\n        bins x25  = {1} iff (ins.current.rd == \"x25\");\n        bins x26  = {1} iff (ins.current.rd == \"x26\");\n        bins x27  = {1} iff (ins.current.rd == \"x27\");\n        bins x28  = {1} iff (ins.current.rd == \"x28\");\n        bins x29  = {1} iff (ins.current.rd == \"x29\");\n        bins x30  = {1} iff (ins.current.rd == \"x30\");\n        bins x31  = {1} iff (ins.current.rd == \"x31\");\n`endif\n    }\n    cmp_rd_rs1_rs2 : coverpoint (ins.current.rd == ins.current.rs1) && (ins.current.rd == ins.current.rs2)  iff (ins.trap == 0 )  {\n        option.comment = \"Compare register assignment\";\n        bins x0  = {1} iff (ins.current.rd == \"x0\");\n        bins x1  = {1} iff (ins.current.rd == \"x1\");\n        bins x2  = {1} iff (ins.current.rd == \"x2\");\n        bins x3  = {1} iff (ins.current.rd == \"x3\");\n        bins x4  = {1} iff (ins.current.rd == \"x4\");\n        bins x5  = {1} iff (ins.current.rd == \"x5\");\n        bins x6  = {1} iff (ins.current.rd == \"x6\");\n        bins x7  = {1} iff (ins.current.rd == \"x7\");\n        bins x8  = {1} iff (ins.current.rd == \"x8\");\n        bins x9  = {1} iff (ins.current.rd == \"x9\");\n        bins x10  = {1} iff (ins.current.rd == \"x10\");\n        bins x11  = {1} iff (ins.current.rd == \"x11\");\n        bins x12  = {1} iff (ins.current.rd == \"x12\");\n        bins x13  = {1} iff (ins.current.rd == \"x13\");\n        bins x14  = {1} iff (ins.current.rd == \"x14\");\n        bins x15  = {1} iff (ins.current.rd == \"x15\");\n`ifndef COVER_BASE_E\n        bins x16  = {1} iff (ins.current.rd == \"x16\");\n        bins x17  = {1} iff (ins.current.rd == \"x17\");\n        bins x18  = {1} iff (ins.current.rd == \"x18\");\n        bins x19  = {1} iff (ins.current.rd == \"x19\");\n        bins x20  = {1} iff (ins.current.rd == \"x20\");\n        bins x21  = {1} iff (ins.current.rd == \"x21\");\n        bins x22  = {1} iff (ins.current.rd == \"x22\");\n        bins x23  = {1} iff (ins.current.rd == \"x23\");\n        bins x24  = {1} iff (ins.current.rd == \"x24\");\n        bins x25  = {1} iff (ins.current.rd == \"x25\");\n        bins x26  = {1} iff (ins.current.rd == \"x26\");\n        bins x27  = {1} iff (ins.current.rd == \"x27\");\n        bins x28  = {1} iff (ins.current.rd == \"x28\");\n        bins x29  = {1} iff (ins.current.rd == \"x29\");\n        bins x30  = {1} iff (ins.current.rd == \"x30\");\n        bins x31  = {1} iff (ins.current.rd == \"x31\");\n`endif\n    }\n    cmp_rd_rs2 : coverpoint ins.current.rd == ins.current.rs2  iff (ins.trap == 0 )  {\n        option.comment = \"Compare register assignment\";\n        bins x0  = {1} iff (ins.current.rd == \"x0\");\n        bins x1  = {1} iff (ins.current.rd == \"x1\");\n        bins x2  = {1} iff (ins.current.rd == \"x2\");\n        bins x3  = {1} iff (ins.current.rd == \"x3\");\n        bins x4  = {1} iff (ins.current.rd == \"x4\");\n        bins x5  = {1} iff (ins.current.rd == \"x5\");\n        bins x6  = {1} iff (ins.current.rd == \"x6\");\n        bins x7  = {1} iff (ins.current.rd == \"x7\");\n        bins x8  = {1} iff (ins.current.rd == \"x8\");\n        bins x9  = {1} iff (ins.current.rd == \"x9\");\n        bins x10  = {1} iff (ins.current.rd == \"x10\");\n        bins x11  = {1} iff (ins.current.rd == \"x11\");\n        bins x12  = {1} iff (ins.current.rd == \"x12\");\n        bins x13  = {1} iff (ins.current.rd == \"x13\");\n        bins x14  = {1} iff (ins.current.rd == \"x14\");\n        bins x15  = {1} iff (ins.current.rd == \"x15\");\n`ifndef COVER_BASE_E\n        bins x16  = {1} iff (ins.current.rd == \"x16\");\n        bins x17  = {1} iff (ins.current.rd == \"x17\");\n        bins x18  = {1} iff (ins.current.rd == \"x18\");\n        bins x19  = {1} iff (ins.current.rd == \"x19\");\n        bins x20  = {1} iff (ins.current.rd == \"x20\");\n        bins x21  = {1} iff (ins.current.rd == \"x21\");\n        bins x22  = {1} iff (ins.current.rd == \"x22\");\n        bins x23  = {1} iff (ins.current.rd == \"x23\");\n        bins x24  = {1} iff (ins.current.rd == \"x24\");\n        bins x25  = {1} iff (ins.current.rd == \"x25\");\n        bins x26  = {1} iff (ins.current.rd == \"x26\");\n        bins x27  = {1} iff (ins.current.rd == \"x27\");\n        bins x28  = {1} iff (ins.current.rd == \"x28\");\n        bins x29  = {1} iff (ins.current.rd == \"x29\");\n        bins x30  = {1} iff (ins.current.rd == \"x30\");\n        bins x31  = {1} iff (ins.current.rd == \"x31\");\n`endif\n    }\n    cmp_rd_rs2_eq : coverpoint ins.current.rd == ins.current.rs2  iff (ins.trap == 0 )  {\n        option.comment = \"RD and RS2 register (assignment) WAR Hazard\";\n        bins x0  = {1} iff (ins.current.rd == \"x0\");\n        bins x1  = {1} iff (ins.current.rd == \"x1\");\n        bins x2  = {1} iff (ins.current.rd == \"x2\");\n        bins x3  = {1} iff (ins.current.rd == \"x3\");\n        bins x4  = {1} iff (ins.current.rd == \"x4\");\n        bins x5  = {1} iff (ins.current.rd == \"x5\");\n        bins x6  = {1} iff (ins.current.rd == \"x6\");\n        bins x7  = {1} iff (ins.current.rd == \"x7\");\n        bins x8  = {1} iff (ins.current.rd == \"x8\");\n        bins x9  = {1} iff (ins.current.rd == \"x9\");\n        bins x10  = {1} iff (ins.current.rd == \"x10\");\n        bins x11  = {1} iff (ins.current.rd == \"x11\");\n        bins x12  = {1} iff (ins.current.rd == \"x12\");\n        bins x13  = {1} iff (ins.current.rd == \"x13\");\n        bins x14  = {1} iff (ins.current.rd == \"x14\");\n        bins x15  = {1} iff (ins.current.rd == \"x15\");\n`ifndef COVER_BASE_E\n        bins x16  = {1} iff (ins.current.rd == \"x16\");\n        bins x17  = {1} iff (ins.current.rd == \"x17\");\n        bins x18  = {1} iff (ins.current.rd == \"x18\");\n        bins x19  = {1} iff (ins.current.rd == \"x19\");\n        bins x20  = {1} iff (ins.current.rd == \"x20\");\n        bins x21  = {1} iff (ins.current.rd == \"x21\");\n        bins x22  = {1} iff (ins.current.rd == \"x22\");\n        bins x23  = {1} iff (ins.current.rd == \"x23\");\n        bins x24  = {1} iff (ins.current.rd == \"x24\");\n        bins x25  = {1} iff (ins.current.rd == \"x25\");\n        bins x26  = {1} iff (ins.current.rd == \"x26\");\n        bins x27  = {1} iff (ins.current.rd == \"x27\");\n        bins x28  = {1} iff (ins.current.rd == \"x28\");\n        bins x29  = {1} iff (ins.current.rd == \"x29\");\n        bins x30  = {1} iff (ins.current.rd == \"x30\");\n        bins x31  = {1} iff (ins.current.rd == \"x31\");\n`endif\n    }\n    cmp_rs1_rs2_eq : coverpoint ins.current.rs1 == ins.current.rs2  iff (ins.trap == 0 )  {\n        option.comment = \"Compare RS1 and RS2 register assignment\";\n        bins x0  = {1} iff (ins.current.rs1 == \"x0\");\n        bins x1  = {1} iff (ins.current.rs1 == \"x1\");\n        bins x2  = {1} iff (ins.current.rs1 == \"x2\");\n        bins x3  = {1} iff (ins.current.rs1 == \"x3\");\n        bins x4  = {1} iff (ins.current.rs1 == \"x4\");\n        bins x5  = {1} iff (ins.current.rs1 == \"x5\");\n        bins x6  = {1} iff (ins.current.rs1 == \"x6\");\n        bins x7  = {1} iff (ins.current.rs1 == \"x7\");\n        bins x8  = {1} iff (ins.current.rs1 == \"x8\");\n        bins x9  = {1} iff (ins.current.rs1 == \"x9\");\n        bins x10  = {1} iff (ins.current.rs1 == \"x10\");\n        bins x11  = {1} iff (ins.current.rs1 == \"x11\");\n        bins x12  = {1} iff (ins.current.rs1 == \"x12\");\n        bins x13  = {1} iff (ins.current.rs1 == \"x13\");\n        bins x14  = {1} iff (ins.current.rs1 == \"x14\");\n        bins x15  = {1} iff (ins.current.rs1 == \"x15\");\n`ifndef COVER_BASE_E\n        bins x16  = {1} iff (ins.current.rs1 == \"x16\");\n        bins x17  = {1} iff (ins.current.rs1 == \"x17\");\n        bins x18  = {1} iff (ins.current.rs1 == \"x18\");\n        bins x19  = {1} iff (ins.current.rs1 == \"x19\");\n        bins x20  = {1} iff (ins.current.rs1 == \"x20\");\n        bins x21  = {1} iff (ins.current.rs1 == \"x21\");\n        bins x22  = {1} iff (ins.current.rs1 == \"x22\");\n        bins x23  = {1} iff (ins.current.rs1 == \"x23\");\n        bins x24  = {1} iff (ins.current.rs1 == \"x24\");\n        bins x25  = {1} iff (ins.current.rs1 == \"x25\");\n        bins x26  = {1} iff (ins.current.rs1 == \"x26\");\n        bins x27  = {1} iff (ins.current.rs1 == \"x27\");\n        bins x28  = {1} iff (ins.current.rs1 == \"x28\");\n        bins x29  = {1} iff (ins.current.rs1 == \"x29\");\n        bins x30  = {1} iff (ins.current.rs1 == \"x30\");\n        bins x31  = {1} iff (ins.current.rs1 == \"x31\");\n`endif\n    }\n`endif\n\n\n`ifdef COVER_TYPE_SIGNS\n    cp_rd_sign : coverpoint int'(ins.current.rd_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RD (GPR) sign of value\";\n        bins neg  = {[$:-1]};\n        bins pos  = {[1:$]};\n    }\n    cp_rs1_sign : coverpoint int'(ins.current.rs1_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 (GPR) sign of value\";\n        bins neg  = {[$:-1]};\n        bins pos  = {[1:$]};\n    }\n    cp_rs2_sign : coverpoint int'(ins.current.rs2_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS2 (GPR) sign of value\";\n        bins neg  = {[$:-1]};\n        bins pos  = {[1:$]};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_TOGGLE\n    cp_rd_toggle : coverpoint unsigned'(ins.current.rd_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RD Toggle bits\";\n        wildcard bins bit_0_0_1  = (32'b???????????????????????????????0 => 32'b???????????????????????????????1);\n        wildcard bins bit_1_0_1  = (32'b??????????????????????????????0? => 32'b??????????????????????????????1?);\n        wildcard bins bit_2_0_1  = (32'b?????????????????????????????0?? => 32'b?????????????????????????????1??);\n        wildcard bins bit_3_0_1  = (32'b????????????????????????????0??? => 32'b????????????????????????????1???);\n        wildcard bins bit_4_0_1  = (32'b???????????????????????????0???? => 32'b???????????????????????????1????);\n        wildcard bins bit_5_0_1  = (32'b??????????????????????????0????? => 32'b??????????????????????????1?????);\n        wildcard bins bit_6_0_1  = (32'b?????????????????????????0?????? => 32'b?????????????????????????1??????);\n        wildcard bins bit_7_0_1  = (32'b????????????????????????0??????? => 32'b????????????????????????1???????);\n        wildcard bins bit_8_0_1  = (32'b???????????????????????0???????? => 32'b???????????????????????1????????);\n        wildcard bins bit_9_0_1  = (32'b??????????????????????0????????? => 32'b??????????????????????1?????????);\n        wildcard bins bit_10_0_1  = (32'b?????????????????????0?????????? => 32'b?????????????????????1??????????);\n        wildcard bins bit_11_0_1  = (32'b????????????????????0??????????? => 32'b????????????????????1???????????);\n        wildcard bins bit_12_0_1  = (32'b???????????????????0???????????? => 32'b???????????????????1????????????);\n        wildcard bins bit_13_0_1  = (32'b??????????????????0????????????? => 32'b??????????????????1?????????????);\n        wildcard bins bit_14_0_1  = (32'b?????????????????0?????????????? => 32'b?????????????????1??????????????);\n        wildcard bins bit_15_0_1  = (32'b????????????????0??????????????? => 32'b????????????????1???????????????);\n        wildcard bins bit_16_0_1  = (32'b???????????????0???????????????? => 32'b???????????????1????????????????);\n        wildcard bins bit_17_0_1  = (32'b??????????????0????????????????? => 32'b??????????????1?????????????????);\n        wildcard bins bit_18_0_1  = (32'b?????????????0?????????????????? => 32'b?????????????1??????????????????);\n        wildcard bins bit_19_0_1  = (32'b????????????0??????????????????? => 32'b????????????1???????????????????);\n        wildcard bins bit_20_0_1  = (32'b???????????0???????????????????? => 32'b???????????1????????????????????);\n        wildcard bins bit_21_0_1  = (32'b??????????0????????????????????? => 32'b??????????1?????????????????????);\n        wildcard bins bit_22_0_1  = (32'b?????????0?????????????????????? => 32'b?????????1??????????????????????);\n        wildcard bins bit_23_0_1  = (32'b????????0??????????????????????? => 32'b????????1???????????????????????);\n        wildcard bins bit_24_0_1  = (32'b???????0???????????????????????? => 32'b???????1????????????????????????);\n        wildcard bins bit_25_0_1  = (32'b??????0????????????????????????? => 32'b??????1?????????????????????????);\n        wildcard bins bit_26_0_1  = (32'b?????0?????????????????????????? => 32'b?????1??????????????????????????);\n        wildcard bins bit_27_0_1  = (32'b????0??????????????????????????? => 32'b????1???????????????????????????);\n        wildcard bins bit_28_0_1  = (32'b???0???????????????????????????? => 32'b???1????????????????????????????);\n        wildcard bins bit_29_0_1  = (32'b??0????????????????????????????? => 32'b??1?????????????????????????????);\n        wildcard bins bit_30_0_1  = (32'b?0?????????????????????????????? => 32'b?1??????????????????????????????);\n        wildcard bins bit_31_0_1  = (32'b0??????????????????????????????? => 32'b1???????????????????????????????);\n        wildcard bins bit_0_1_0  = (32'b???????????????????????????????1 => 32'b???????????????????????????????0);\n        wildcard bins bit_1_1_0  = (32'b??????????????????????????????1? => 32'b??????????????????????????????0?);\n        wildcard bins bit_2_1_0  = (32'b?????????????????????????????1?? => 32'b?????????????????????????????0??);\n        wildcard bins bit_3_1_0  = (32'b????????????????????????????1??? => 32'b????????????????????????????0???);\n        wildcard bins bit_4_1_0  = (32'b???????????????????????????1???? => 32'b???????????????????????????0????);\n        wildcard bins bit_5_1_0  = (32'b??????????????????????????1????? => 32'b??????????????????????????0?????);\n        wildcard bins bit_6_1_0  = (32'b?????????????????????????1?????? => 32'b?????????????????????????0??????);\n        wildcard bins bit_7_1_0  = (32'b????????????????????????1??????? => 32'b????????????????????????0???????);\n        wildcard bins bit_8_1_0  = (32'b???????????????????????1???????? => 32'b???????????????????????0????????);\n        wildcard bins bit_9_1_0  = (32'b??????????????????????1????????? => 32'b??????????????????????0?????????);\n        wildcard bins bit_10_1_0  = (32'b?????????????????????1?????????? => 32'b?????????????????????0??????????);\n        wildcard bins bit_11_1_0  = (32'b????????????????????1??????????? => 32'b????????????????????0???????????);\n        wildcard bins bit_12_1_0  = (32'b???????????????????1???????????? => 32'b???????????????????0????????????);\n        wildcard bins bit_13_1_0  = (32'b??????????????????1????????????? => 32'b??????????????????0?????????????);\n        wildcard bins bit_14_1_0  = (32'b?????????????????1?????????????? => 32'b?????????????????0??????????????);\n        wildcard bins bit_15_1_0  = (32'b????????????????1??????????????? => 32'b????????????????0???????????????);\n        wildcard bins bit_16_1_0  = (32'b???????????????1???????????????? => 32'b???????????????0????????????????);\n        wildcard bins bit_17_1_0  = (32'b??????????????1????????????????? => 32'b??????????????0?????????????????);\n        wildcard bins bit_18_1_0  = (32'b?????????????1?????????????????? => 32'b?????????????0??????????????????);\n        wildcard bins bit_19_1_0  = (32'b????????????1??????????????????? => 32'b????????????0???????????????????);\n        wildcard bins bit_20_1_0  = (32'b???????????1???????????????????? => 32'b???????????0????????????????????);\n        wildcard bins bit_21_1_0  = (32'b??????????1????????????????????? => 32'b??????????0?????????????????????);\n        wildcard bins bit_22_1_0  = (32'b?????????1?????????????????????? => 32'b?????????0??????????????????????);\n        wildcard bins bit_23_1_0  = (32'b????????1??????????????????????? => 32'b????????0???????????????????????);\n        wildcard bins bit_24_1_0  = (32'b???????1???????????????????????? => 32'b???????0????????????????????????);\n        wildcard bins bit_25_1_0  = (32'b??????1????????????????????????? => 32'b??????0?????????????????????????);\n        wildcard bins bit_26_1_0  = (32'b?????1?????????????????????????? => 32'b?????0??????????????????????????);\n        wildcard bins bit_27_1_0  = (32'b????1??????????????????????????? => 32'b????0???????????????????????????);\n        wildcard bins bit_28_1_0  = (32'b???1???????????????????????????? => 32'b???0????????????????????????????);\n        wildcard bins bit_29_1_0  = (32'b??1????????????????????????????? => 32'b??0?????????????????????????????);\n        wildcard bins bit_30_1_0  = (32'b?1?????????????????????????????? => 32'b?0??????????????????????????????);\n        wildcard bins bit_31_1_0  = (32'b1??????????????????????????????? => 32'b0???????????????????????????????);\n    }\n    cp_rs1_toggle : coverpoint unsigned'(ins.current.rs1_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 Toggle bits\";\n        wildcard bins bit_0_0_1  = (32'b???????????????????????????????0 => 32'b???????????????????????????????1);\n        wildcard bins bit_1_0_1  = (32'b??????????????????????????????0? => 32'b??????????????????????????????1?);\n        wildcard bins bit_2_0_1  = (32'b?????????????????????????????0?? => 32'b?????????????????????????????1??);\n        wildcard bins bit_3_0_1  = (32'b????????????????????????????0??? => 32'b????????????????????????????1???);\n        wildcard bins bit_4_0_1  = (32'b???????????????????????????0???? => 32'b???????????????????????????1????);\n        wildcard bins bit_5_0_1  = (32'b??????????????????????????0????? => 32'b??????????????????????????1?????);\n        wildcard bins bit_6_0_1  = (32'b?????????????????????????0?????? => 32'b?????????????????????????1??????);\n        wildcard bins bit_7_0_1  = (32'b????????????????????????0??????? => 32'b????????????????????????1???????);\n        wildcard bins bit_8_0_1  = (32'b???????????????????????0???????? => 32'b???????????????????????1????????);\n        wildcard bins bit_9_0_1  = (32'b??????????????????????0????????? => 32'b??????????????????????1?????????);\n        wildcard bins bit_10_0_1  = (32'b?????????????????????0?????????? => 32'b?????????????????????1??????????);\n        wildcard bins bit_11_0_1  = (32'b????????????????????0??????????? => 32'b????????????????????1???????????);\n        wildcard bins bit_12_0_1  = (32'b???????????????????0???????????? => 32'b???????????????????1????????????);\n        wildcard bins bit_13_0_1  = (32'b??????????????????0????????????? => 32'b??????????????????1?????????????);\n        wildcard bins bit_14_0_1  = (32'b?????????????????0?????????????? => 32'b?????????????????1??????????????);\n        wildcard bins bit_15_0_1  = (32'b????????????????0??????????????? => 32'b????????????????1???????????????);\n        wildcard bins bit_16_0_1  = (32'b???????????????0???????????????? => 32'b???????????????1????????????????);\n        wildcard bins bit_17_0_1  = (32'b??????????????0????????????????? => 32'b??????????????1?????????????????);\n        wildcard bins bit_18_0_1  = (32'b?????????????0?????????????????? => 32'b?????????????1??????????????????);\n        wildcard bins bit_19_0_1  = (32'b????????????0??????????????????? => 32'b????????????1???????????????????);\n        wildcard bins bit_20_0_1  = (32'b???????????0???????????????????? => 32'b???????????1????????????????????);\n        wildcard bins bit_21_0_1  = (32'b??????????0????????????????????? => 32'b??????????1?????????????????????);\n        wildcard bins bit_22_0_1  = (32'b?????????0?????????????????????? => 32'b?????????1??????????????????????);\n        wildcard bins bit_23_0_1  = (32'b????????0??????????????????????? => 32'b????????1???????????????????????);\n        wildcard bins bit_24_0_1  = (32'b???????0???????????????????????? => 32'b???????1????????????????????????);\n        wildcard bins bit_25_0_1  = (32'b??????0????????????????????????? => 32'b??????1?????????????????????????);\n        wildcard bins bit_26_0_1  = (32'b?????0?????????????????????????? => 32'b?????1??????????????????????????);\n        wildcard bins bit_27_0_1  = (32'b????0??????????????????????????? => 32'b????1???????????????????????????);\n        wildcard bins bit_28_0_1  = (32'b???0???????????????????????????? => 32'b???1????????????????????????????);\n        wildcard bins bit_29_0_1  = (32'b??0????????????????????????????? => 32'b??1?????????????????????????????);\n        wildcard bins bit_30_0_1  = (32'b?0?????????????????????????????? => 32'b?1??????????????????????????????);\n        wildcard bins bit_31_0_1  = (32'b0??????????????????????????????? => 32'b1???????????????????????????????);\n        wildcard bins bit_0_1_0  = (32'b???????????????????????????????1 => 32'b???????????????????????????????0);\n        wildcard bins bit_1_1_0  = (32'b??????????????????????????????1? => 32'b??????????????????????????????0?);\n        wildcard bins bit_2_1_0  = (32'b?????????????????????????????1?? => 32'b?????????????????????????????0??);\n        wildcard bins bit_3_1_0  = (32'b????????????????????????????1??? => 32'b????????????????????????????0???);\n        wildcard bins bit_4_1_0  = (32'b???????????????????????????1???? => 32'b???????????????????????????0????);\n        wildcard bins bit_5_1_0  = (32'b??????????????????????????1????? => 32'b??????????????????????????0?????);\n        wildcard bins bit_6_1_0  = (32'b?????????????????????????1?????? => 32'b?????????????????????????0??????);\n        wildcard bins bit_7_1_0  = (32'b????????????????????????1??????? => 32'b????????????????????????0???????);\n        wildcard bins bit_8_1_0  = (32'b???????????????????????1???????? => 32'b???????????????????????0????????);\n        wildcard bins bit_9_1_0  = (32'b??????????????????????1????????? => 32'b??????????????????????0?????????);\n        wildcard bins bit_10_1_0  = (32'b?????????????????????1?????????? => 32'b?????????????????????0??????????);\n        wildcard bins bit_11_1_0  = (32'b????????????????????1??????????? => 32'b????????????????????0???????????);\n        wildcard bins bit_12_1_0  = (32'b???????????????????1???????????? => 32'b???????????????????0????????????);\n        wildcard bins bit_13_1_0  = (32'b??????????????????1????????????? => 32'b??????????????????0?????????????);\n        wildcard bins bit_14_1_0  = (32'b?????????????????1?????????????? => 32'b?????????????????0??????????????);\n        wildcard bins bit_15_1_0  = (32'b????????????????1??????????????? => 32'b????????????????0???????????????);\n        wildcard bins bit_16_1_0  = (32'b???????????????1???????????????? => 32'b???????????????0????????????????);\n        wildcard bins bit_17_1_0  = (32'b??????????????1????????????????? => 32'b??????????????0?????????????????);\n        wildcard bins bit_18_1_0  = (32'b?????????????1?????????????????? => 32'b?????????????0??????????????????);\n        wildcard bins bit_19_1_0  = (32'b????????????1??????????????????? => 32'b????????????0???????????????????);\n        wildcard bins bit_20_1_0  = (32'b???????????1???????????????????? => 32'b???????????0????????????????????);\n        wildcard bins bit_21_1_0  = (32'b??????????1????????????????????? => 32'b??????????0?????????????????????);\n        wildcard bins bit_22_1_0  = (32'b?????????1?????????????????????? => 32'b?????????0??????????????????????);\n        wildcard bins bit_23_1_0  = (32'b????????1??????????????????????? => 32'b????????0???????????????????????);\n        wildcard bins bit_24_1_0  = (32'b???????1???????????????????????? => 32'b???????0????????????????????????);\n        wildcard bins bit_25_1_0  = (32'b??????1????????????????????????? => 32'b??????0?????????????????????????);\n        wildcard bins bit_26_1_0  = (32'b?????1?????????????????????????? => 32'b?????0??????????????????????????);\n        wildcard bins bit_27_1_0  = (32'b????1??????????????????????????? => 32'b????0???????????????????????????);\n        wildcard bins bit_28_1_0  = (32'b???1???????????????????????????? => 32'b???0????????????????????????????);\n        wildcard bins bit_29_1_0  = (32'b??1????????????????????????????? => 32'b??0?????????????????????????????);\n        wildcard bins bit_30_1_0  = (32'b?1?????????????????????????????? => 32'b?0??????????????????????????????);\n        wildcard bins bit_31_1_0  = (32'b1??????????????????????????????? => 32'b0???????????????????????????????);\n    }\n    cp_rs2_toggle : coverpoint unsigned'(ins.current.rs2_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS2 Toggle bits\";\n        wildcard bins bit_0_0_1  = (32'b???????????????????????????????0 => 32'b???????????????????????????????1);\n        wildcard bins bit_1_0_1  = (32'b??????????????????????????????0? => 32'b??????????????????????????????1?);\n        wildcard bins bit_2_0_1  = (32'b?????????????????????????????0?? => 32'b?????????????????????????????1??);\n        wildcard bins bit_3_0_1  = (32'b????????????????????????????0??? => 32'b????????????????????????????1???);\n        wildcard bins bit_4_0_1  = (32'b???????????????????????????0???? => 32'b???????????????????????????1????);\n        wildcard bins bit_5_0_1  = (32'b??????????????????????????0????? => 32'b??????????????????????????1?????);\n        wildcard bins bit_6_0_1  = (32'b?????????????????????????0?????? => 32'b?????????????????????????1??????);\n        wildcard bins bit_7_0_1  = (32'b????????????????????????0??????? => 32'b????????????????????????1???????);\n        wildcard bins bit_8_0_1  = (32'b???????????????????????0???????? => 32'b???????????????????????1????????);\n        wildcard bins bit_9_0_1  = (32'b??????????????????????0????????? => 32'b??????????????????????1?????????);\n        wildcard bins bit_10_0_1  = (32'b?????????????????????0?????????? => 32'b?????????????????????1??????????);\n        wildcard bins bit_11_0_1  = (32'b????????????????????0??????????? => 32'b????????????????????1???????????);\n        wildcard bins bit_12_0_1  = (32'b???????????????????0???????????? => 32'b???????????????????1????????????);\n        wildcard bins bit_13_0_1  = (32'b??????????????????0????????????? => 32'b??????????????????1?????????????);\n        wildcard bins bit_14_0_1  = (32'b?????????????????0?????????????? => 32'b?????????????????1??????????????);\n        wildcard bins bit_15_0_1  = (32'b????????????????0??????????????? => 32'b????????????????1???????????????);\n        wildcard bins bit_16_0_1  = (32'b???????????????0???????????????? => 32'b???????????????1????????????????);\n        wildcard bins bit_17_0_1  = (32'b??????????????0????????????????? => 32'b??????????????1?????????????????);\n        wildcard bins bit_18_0_1  = (32'b?????????????0?????????????????? => 32'b?????????????1??????????????????);\n        wildcard bins bit_19_0_1  = (32'b????????????0??????????????????? => 32'b????????????1???????????????????);\n        wildcard bins bit_20_0_1  = (32'b???????????0???????????????????? => 32'b???????????1????????????????????);\n        wildcard bins bit_21_0_1  = (32'b??????????0????????????????????? => 32'b??????????1?????????????????????);\n        wildcard bins bit_22_0_1  = (32'b?????????0?????????????????????? => 32'b?????????1??????????????????????);\n        wildcard bins bit_23_0_1  = (32'b????????0??????????????????????? => 32'b????????1???????????????????????);\n        wildcard bins bit_24_0_1  = (32'b???????0???????????????????????? => 32'b???????1????????????????????????);\n        wildcard bins bit_25_0_1  = (32'b??????0????????????????????????? => 32'b??????1?????????????????????????);\n        wildcard bins bit_26_0_1  = (32'b?????0?????????????????????????? => 32'b?????1??????????????????????????);\n        wildcard bins bit_27_0_1  = (32'b????0??????????????????????????? => 32'b????1???????????????????????????);\n        wildcard bins bit_28_0_1  = (32'b???0???????????????????????????? => 32'b???1????????????????????????????);\n        wildcard bins bit_29_0_1  = (32'b??0????????????????????????????? => 32'b??1?????????????????????????????);\n        wildcard bins bit_30_0_1  = (32'b?0?????????????????????????????? => 32'b?1??????????????????????????????);\n        wildcard bins bit_31_0_1  = (32'b0??????????????????????????????? => 32'b1???????????????????????????????);\n        wildcard bins bit_0_1_0  = (32'b???????????????????????????????1 => 32'b???????????????????????????????0);\n        wildcard bins bit_1_1_0  = (32'b??????????????????????????????1? => 32'b??????????????????????????????0?);\n        wildcard bins bit_2_1_0  = (32'b?????????????????????????????1?? => 32'b?????????????????????????????0??);\n        wildcard bins bit_3_1_0  = (32'b????????????????????????????1??? => 32'b????????????????????????????0???);\n        wildcard bins bit_4_1_0  = (32'b???????????????????????????1???? => 32'b???????????????????????????0????);\n        wildcard bins bit_5_1_0  = (32'b??????????????????????????1????? => 32'b??????????????????????????0?????);\n        wildcard bins bit_6_1_0  = (32'b?????????????????????????1?????? => 32'b?????????????????????????0??????);\n        wildcard bins bit_7_1_0  = (32'b????????????????????????1??????? => 32'b????????????????????????0???????);\n        wildcard bins bit_8_1_0  = (32'b???????????????????????1???????? => 32'b???????????????????????0????????);\n        wildcard bins bit_9_1_0  = (32'b??????????????????????1????????? => 32'b??????????????????????0?????????);\n        wildcard bins bit_10_1_0  = (32'b?????????????????????1?????????? => 32'b?????????????????????0??????????);\n        wildcard bins bit_11_1_0  = (32'b????????????????????1??????????? => 32'b????????????????????0???????????);\n        wildcard bins bit_12_1_0  = (32'b???????????????????1???????????? => 32'b???????????????????0????????????);\n        wildcard bins bit_13_1_0  = (32'b??????????????????1????????????? => 32'b??????????????????0?????????????);\n        wildcard bins bit_14_1_0  = (32'b?????????????????1?????????????? => 32'b?????????????????0??????????????);\n        wildcard bins bit_15_1_0  = (32'b????????????????1??????????????? => 32'b????????????????0???????????????);\n        wildcard bins bit_16_1_0  = (32'b???????????????1???????????????? => 32'b???????????????0????????????????);\n        wildcard bins bit_17_1_0  = (32'b??????????????1????????????????? => 32'b??????????????0?????????????????);\n        wildcard bins bit_18_1_0  = (32'b?????????????1?????????????????? => 32'b?????????????0??????????????????);\n        wildcard bins bit_19_1_0  = (32'b????????????1??????????????????? => 32'b????????????0???????????????????);\n        wildcard bins bit_20_1_0  = (32'b???????????1???????????????????? => 32'b???????????0????????????????????);\n        wildcard bins bit_21_1_0  = (32'b??????????1????????????????????? => 32'b??????????0?????????????????????);\n        wildcard bins bit_22_1_0  = (32'b?????????1?????????????????????? => 32'b?????????0??????????????????????);\n        wildcard bins bit_23_1_0  = (32'b????????1??????????????????????? => 32'b????????0???????????????????????);\n        wildcard bins bit_24_1_0  = (32'b???????1???????????????????????? => 32'b???????0????????????????????????);\n        wildcard bins bit_25_1_0  = (32'b??????1????????????????????????? => 32'b??????0?????????????????????????);\n        wildcard bins bit_26_1_0  = (32'b?????1?????????????????????????? => 32'b?????0??????????????????????????);\n        wildcard bins bit_27_1_0  = (32'b????1??????????????????????????? => 32'b????0???????????????????????????);\n        wildcard bins bit_28_1_0  = (32'b???1???????????????????????????? => 32'b???0????????????????????????????);\n        wildcard bins bit_29_1_0  = (32'b??1????????????????????????????? => 32'b??0?????????????????????????????);\n        wildcard bins bit_30_1_0  = (32'b?1?????????????????????????????? => 32'b?0??????????????????????????????);\n        wildcard bins bit_31_1_0  = (32'b1??????????????????????????????? => 32'b0???????????????????????????????);\n    }\n`endif\n\n\n`ifdef COVER_TYPE_CROSS_VALUES\n    cr_rs1_rs2 : cross cp_rs1_sign,cp_rs2_sign  iff (ins.trap == 0 )  {\n        option.comment = \"Cross coverage of RS1 sign and RS2 sign\";\n    }\n`endif\n\nendgroup\n\ncovergroup mulhsu_cg with function sample(ins_rv32m_t ins);\n    option.per_instance = 1; \n\n`ifdef COVER_TYPE_ASM_COUNT\n    cp_asm_count : coverpoint ins.ins_str == \"mulhsu\"  iff (ins.trap == 0 )  {\n        option.comment = \"Number of times instruction is executed\";\n        bins count[]  = {1};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_ASSIGNMENTS\n    cp_rd : coverpoint ins.get_gpr_reg(ins.current.rd)  iff (ins.trap == 0 )  {\n        option.comment = \"RD (GPR) register assignment\";\n    }\n    cp_rs1 : coverpoint ins.get_gpr_reg(ins.current.rs1)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 (GPR) register assignment\";\n    }\n    cp_rs2 : coverpoint ins.get_gpr_reg(ins.current.rs2)  iff (ins.trap == 0 )  {\n        option.comment = \"RS2 (GPR) register assignment\";\n    }\n`endif\n\n\n`ifdef COVER_TYPE_EQUAL\n    cmp_rd_rs1_eqval : coverpoint ins.current.rd_val == ins.current.rs1_val  iff (ins.trap == 0 )  {\n        option.comment = \"Compare RD and RS1 register values\";\n        bins rd_eqval_rs1  = {1};\n        bins rd_neval_rs1  = {0};\n    }\n    cmp_rd_rs2_eqval : coverpoint ins.current.rd_val == ins.current.rs2_val  iff (ins.trap == 0 )  {\n        option.comment = \"Compare RD and RS2 register values\";\n        bins rd_eqval_rs2  = {1};\n        bins rd_neval_rs2  = {0};\n    }\n    cmp_rs1_rs2_eqval : coverpoint ins.current.rs1_val == ins.current.rs2_val  iff (ins.trap == 0 )  {\n        option.comment = \"Compare RS1 and RS2 register values\";\n        bins rs1_eqval_rs2  = {1};\n        bins rs1_neval_rs2  = {0};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_HAZARD\n    cp_gpr_hazard : coverpoint check_gpr_hazards(ins.hart, ins.issue)  iff (ins.trap == 0 )  {\n        option.comment = \"GPR Hazard\";\n        bins hazards[]  = {NO_HAZARD, RAW_HAZARD, WAR_HAZARD, WAW_HAZARD};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_MAXVALS\n    cp_rd_maxvals : coverpoint unsigned'(ins.current.rd_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RD Max values\";\n        bins zeros  = {0};\n        bins min  = {32'b10000000000000000000000000000000};\n        bins max  = {32'b01111111111111111111111111111111};\n        bins ones  = {32'b11111111111111111111111111111111};\n        bins one  = {32'b00000000000000000000000000000001};\n        bins minp1  = {32'b10000000000000000000000000000001};\n    }\n    cp_rs1_maxvals : coverpoint unsigned'(ins.current.rs1_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 Max values\";\n        bins zeros  = {0};\n        bins min  = {32'b10000000000000000000000000000000};\n        bins max  = {32'b01111111111111111111111111111111};\n        bins ones  = {32'b11111111111111111111111111111111};\n        bins one  = {32'b00000000000000000000000000000001};\n        bins minp1  = {32'b10000000000000000000000000000001};\n    }\n    cp_rs2_maxvals : coverpoint unsigned'(ins.current.rs2_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS2 Max values\";\n        bins zeros  = {0};\n        bins min  = {32'b10000000000000000000000000000000};\n        bins max  = {32'b01111111111111111111111111111111};\n        bins ones  = {32'b11111111111111111111111111111111};\n        bins one  = {32'b00000000000000000000000000000001};\n        bins minp1  = {32'b10000000000000000000000000000001};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_REG_COMPARE\n    cmp_rd_rs1 : coverpoint ins.current.rd == ins.current.rs1  iff (ins.trap == 0 )  {\n        option.comment = \"Compare register assignment\";\n        bins x0  = {1} iff (ins.current.rd == \"x0\");\n        bins x1  = {1} iff (ins.current.rd == \"x1\");\n        bins x2  = {1} iff (ins.current.rd == \"x2\");\n        bins x3  = {1} iff (ins.current.rd == \"x3\");\n        bins x4  = {1} iff (ins.current.rd == \"x4\");\n        bins x5  = {1} iff (ins.current.rd == \"x5\");\n        bins x6  = {1} iff (ins.current.rd == \"x6\");\n        bins x7  = {1} iff (ins.current.rd == \"x7\");\n        bins x8  = {1} iff (ins.current.rd == \"x8\");\n        bins x9  = {1} iff (ins.current.rd == \"x9\");\n        bins x10  = {1} iff (ins.current.rd == \"x10\");\n        bins x11  = {1} iff (ins.current.rd == \"x11\");\n        bins x12  = {1} iff (ins.current.rd == \"x12\");\n        bins x13  = {1} iff (ins.current.rd == \"x13\");\n        bins x14  = {1} iff (ins.current.rd == \"x14\");\n        bins x15  = {1} iff (ins.current.rd == \"x15\");\n`ifndef COVER_BASE_E\n        bins x16  = {1} iff (ins.current.rd == \"x16\");\n        bins x17  = {1} iff (ins.current.rd == \"x17\");\n        bins x18  = {1} iff (ins.current.rd == \"x18\");\n        bins x19  = {1} iff (ins.current.rd == \"x19\");\n        bins x20  = {1} iff (ins.current.rd == \"x20\");\n        bins x21  = {1} iff (ins.current.rd == \"x21\");\n        bins x22  = {1} iff (ins.current.rd == \"x22\");\n        bins x23  = {1} iff (ins.current.rd == \"x23\");\n        bins x24  = {1} iff (ins.current.rd == \"x24\");\n        bins x25  = {1} iff (ins.current.rd == \"x25\");\n        bins x26  = {1} iff (ins.current.rd == \"x26\");\n        bins x27  = {1} iff (ins.current.rd == \"x27\");\n        bins x28  = {1} iff (ins.current.rd == \"x28\");\n        bins x29  = {1} iff (ins.current.rd == \"x29\");\n        bins x30  = {1} iff (ins.current.rd == \"x30\");\n        bins x31  = {1} iff (ins.current.rd == \"x31\");\n`endif\n    }\n    cmp_rd_rs1_eq : coverpoint ins.current.rd == ins.current.rs1  iff (ins.trap == 0 )  {\n        option.comment = \"RD and RS1 register (assignment) WAR Hazard\";\n        bins x0  = {1} iff (ins.current.rd == \"x0\");\n        bins x1  = {1} iff (ins.current.rd == \"x1\");\n        bins x2  = {1} iff (ins.current.rd == \"x2\");\n        bins x3  = {1} iff (ins.current.rd == \"x3\");\n        bins x4  = {1} iff (ins.current.rd == \"x4\");\n        bins x5  = {1} iff (ins.current.rd == \"x5\");\n        bins x6  = {1} iff (ins.current.rd == \"x6\");\n        bins x7  = {1} iff (ins.current.rd == \"x7\");\n        bins x8  = {1} iff (ins.current.rd == \"x8\");\n        bins x9  = {1} iff (ins.current.rd == \"x9\");\n        bins x10  = {1} iff (ins.current.rd == \"x10\");\n        bins x11  = {1} iff (ins.current.rd == \"x11\");\n        bins x12  = {1} iff (ins.current.rd == \"x12\");\n        bins x13  = {1} iff (ins.current.rd == \"x13\");\n        bins x14  = {1} iff (ins.current.rd == \"x14\");\n        bins x15  = {1} iff (ins.current.rd == \"x15\");\n`ifndef COVER_BASE_E\n        bins x16  = {1} iff (ins.current.rd == \"x16\");\n        bins x17  = {1} iff (ins.current.rd == \"x17\");\n        bins x18  = {1} iff (ins.current.rd == \"x18\");\n        bins x19  = {1} iff (ins.current.rd == \"x19\");\n        bins x20  = {1} iff (ins.current.rd == \"x20\");\n        bins x21  = {1} iff (ins.current.rd == \"x21\");\n        bins x22  = {1} iff (ins.current.rd == \"x22\");\n        bins x23  = {1} iff (ins.current.rd == \"x23\");\n        bins x24  = {1} iff (ins.current.rd == \"x24\");\n        bins x25  = {1} iff (ins.current.rd == \"x25\");\n        bins x26  = {1} iff (ins.current.rd == \"x26\");\n        bins x27  = {1} iff (ins.current.rd == \"x27\");\n        bins x28  = {1} iff (ins.current.rd == \"x28\");\n        bins x29  = {1} iff (ins.current.rd == \"x29\");\n        bins x30  = {1} iff (ins.current.rd == \"x30\");\n        bins x31  = {1} iff (ins.current.rd == \"x31\");\n`endif\n    }\n    cmp_rd_rs1_rs2 : coverpoint (ins.current.rd == ins.current.rs1) && (ins.current.rd == ins.current.rs2)  iff (ins.trap == 0 )  {\n        option.comment = \"Compare register assignment\";\n        bins x0  = {1} iff (ins.current.rd == \"x0\");\n        bins x1  = {1} iff (ins.current.rd == \"x1\");\n        bins x2  = {1} iff (ins.current.rd == \"x2\");\n        bins x3  = {1} iff (ins.current.rd == \"x3\");\n        bins x4  = {1} iff (ins.current.rd == \"x4\");\n        bins x5  = {1} iff (ins.current.rd == \"x5\");\n        bins x6  = {1} iff (ins.current.rd == \"x6\");\n        bins x7  = {1} iff (ins.current.rd == \"x7\");\n        bins x8  = {1} iff (ins.current.rd == \"x8\");\n        bins x9  = {1} iff (ins.current.rd == \"x9\");\n        bins x10  = {1} iff (ins.current.rd == \"x10\");\n        bins x11  = {1} iff (ins.current.rd == \"x11\");\n        bins x12  = {1} iff (ins.current.rd == \"x12\");\n        bins x13  = {1} iff (ins.current.rd == \"x13\");\n        bins x14  = {1} iff (ins.current.rd == \"x14\");\n        bins x15  = {1} iff (ins.current.rd == \"x15\");\n`ifndef COVER_BASE_E\n        bins x16  = {1} iff (ins.current.rd == \"x16\");\n        bins x17  = {1} iff (ins.current.rd == \"x17\");\n        bins x18  = {1} iff (ins.current.rd == \"x18\");\n        bins x19  = {1} iff (ins.current.rd == \"x19\");\n        bins x20  = {1} iff (ins.current.rd == \"x20\");\n        bins x21  = {1} iff (ins.current.rd == \"x21\");\n        bins x22  = {1} iff (ins.current.rd == \"x22\");\n        bins x23  = {1} iff (ins.current.rd == \"x23\");\n        bins x24  = {1} iff (ins.current.rd == \"x24\");\n        bins x25  = {1} iff (ins.current.rd == \"x25\");\n        bins x26  = {1} iff (ins.current.rd == \"x26\");\n        bins x27  = {1} iff (ins.current.rd == \"x27\");\n        bins x28  = {1} iff (ins.current.rd == \"x28\");\n        bins x29  = {1} iff (ins.current.rd == \"x29\");\n        bins x30  = {1} iff (ins.current.rd == \"x30\");\n        bins x31  = {1} iff (ins.current.rd == \"x31\");\n`endif\n    }\n    cmp_rd_rs2 : coverpoint ins.current.rd == ins.current.rs2  iff (ins.trap == 0 )  {\n        option.comment = \"Compare register assignment\";\n        bins x0  = {1} iff (ins.current.rd == \"x0\");\n        bins x1  = {1} iff (ins.current.rd == \"x1\");\n        bins x2  = {1} iff (ins.current.rd == \"x2\");\n        bins x3  = {1} iff (ins.current.rd == \"x3\");\n        bins x4  = {1} iff (ins.current.rd == \"x4\");\n        bins x5  = {1} iff (ins.current.rd == \"x5\");\n        bins x6  = {1} iff (ins.current.rd == \"x6\");\n        bins x7  = {1} iff (ins.current.rd == \"x7\");\n        bins x8  = {1} iff (ins.current.rd == \"x8\");\n        bins x9  = {1} iff (ins.current.rd == \"x9\");\n        bins x10  = {1} iff (ins.current.rd == \"x10\");\n        bins x11  = {1} iff (ins.current.rd == \"x11\");\n        bins x12  = {1} iff (ins.current.rd == \"x12\");\n        bins x13  = {1} iff (ins.current.rd == \"x13\");\n        bins x14  = {1} iff (ins.current.rd == \"x14\");\n        bins x15  = {1} iff (ins.current.rd == \"x15\");\n`ifndef COVER_BASE_E\n        bins x16  = {1} iff (ins.current.rd == \"x16\");\n        bins x17  = {1} iff (ins.current.rd == \"x17\");\n        bins x18  = {1} iff (ins.current.rd == \"x18\");\n        bins x19  = {1} iff (ins.current.rd == \"x19\");\n        bins x20  = {1} iff (ins.current.rd == \"x20\");\n        bins x21  = {1} iff (ins.current.rd == \"x21\");\n        bins x22  = {1} iff (ins.current.rd == \"x22\");\n        bins x23  = {1} iff (ins.current.rd == \"x23\");\n        bins x24  = {1} iff (ins.current.rd == \"x24\");\n        bins x25  = {1} iff (ins.current.rd == \"x25\");\n        bins x26  = {1} iff (ins.current.rd == \"x26\");\n        bins x27  = {1} iff (ins.current.rd == \"x27\");\n        bins x28  = {1} iff (ins.current.rd == \"x28\");\n        bins x29  = {1} iff (ins.current.rd == \"x29\");\n        bins x30  = {1} iff (ins.current.rd == \"x30\");\n        bins x31  = {1} iff (ins.current.rd == \"x31\");\n`endif\n    }\n    cmp_rd_rs2_eq : coverpoint ins.current.rd == ins.current.rs2  iff (ins.trap == 0 )  {\n        option.comment = \"RD and RS2 register (assignment) WAR Hazard\";\n        bins x0  = {1} iff (ins.current.rd == \"x0\");\n        bins x1  = {1} iff (ins.current.rd == \"x1\");\n        bins x2  = {1} iff (ins.current.rd == \"x2\");\n        bins x3  = {1} iff (ins.current.rd == \"x3\");\n        bins x4  = {1} iff (ins.current.rd == \"x4\");\n        bins x5  = {1} iff (ins.current.rd == \"x5\");\n        bins x6  = {1} iff (ins.current.rd == \"x6\");\n        bins x7  = {1} iff (ins.current.rd == \"x7\");\n        bins x8  = {1} iff (ins.current.rd == \"x8\");\n        bins x9  = {1} iff (ins.current.rd == \"x9\");\n        bins x10  = {1} iff (ins.current.rd == \"x10\");\n        bins x11  = {1} iff (ins.current.rd == \"x11\");\n        bins x12  = {1} iff (ins.current.rd == \"x12\");\n        bins x13  = {1} iff (ins.current.rd == \"x13\");\n        bins x14  = {1} iff (ins.current.rd == \"x14\");\n        bins x15  = {1} iff (ins.current.rd == \"x15\");\n`ifndef COVER_BASE_E\n        bins x16  = {1} iff (ins.current.rd == \"x16\");\n        bins x17  = {1} iff (ins.current.rd == \"x17\");\n        bins x18  = {1} iff (ins.current.rd == \"x18\");\n        bins x19  = {1} iff (ins.current.rd == \"x19\");\n        bins x20  = {1} iff (ins.current.rd == \"x20\");\n        bins x21  = {1} iff (ins.current.rd == \"x21\");\n        bins x22  = {1} iff (ins.current.rd == \"x22\");\n        bins x23  = {1} iff (ins.current.rd == \"x23\");\n        bins x24  = {1} iff (ins.current.rd == \"x24\");\n        bins x25  = {1} iff (ins.current.rd == \"x25\");\n        bins x26  = {1} iff (ins.current.rd == \"x26\");\n        bins x27  = {1} iff (ins.current.rd == \"x27\");\n        bins x28  = {1} iff (ins.current.rd == \"x28\");\n        bins x29  = {1} iff (ins.current.rd == \"x29\");\n        bins x30  = {1} iff (ins.current.rd == \"x30\");\n        bins x31  = {1} iff (ins.current.rd == \"x31\");\n`endif\n    }\n    cmp_rs1_rs2_eq : coverpoint ins.current.rs1 == ins.current.rs2  iff (ins.trap == 0 )  {\n        option.comment = \"Compare RS1 and RS2 register assignment\";\n        bins x0  = {1} iff (ins.current.rs1 == \"x0\");\n        bins x1  = {1} iff (ins.current.rs1 == \"x1\");\n        bins x2  = {1} iff (ins.current.rs1 == \"x2\");\n        bins x3  = {1} iff (ins.current.rs1 == \"x3\");\n        bins x4  = {1} iff (ins.current.rs1 == \"x4\");\n        bins x5  = {1} iff (ins.current.rs1 == \"x5\");\n        bins x6  = {1} iff (ins.current.rs1 == \"x6\");\n        bins x7  = {1} iff (ins.current.rs1 == \"x7\");\n        bins x8  = {1} iff (ins.current.rs1 == \"x8\");\n        bins x9  = {1} iff (ins.current.rs1 == \"x9\");\n        bins x10  = {1} iff (ins.current.rs1 == \"x10\");\n        bins x11  = {1} iff (ins.current.rs1 == \"x11\");\n        bins x12  = {1} iff (ins.current.rs1 == \"x12\");\n        bins x13  = {1} iff (ins.current.rs1 == \"x13\");\n        bins x14  = {1} iff (ins.current.rs1 == \"x14\");\n        bins x15  = {1} iff (ins.current.rs1 == \"x15\");\n`ifndef COVER_BASE_E\n        bins x16  = {1} iff (ins.current.rs1 == \"x16\");\n        bins x17  = {1} iff (ins.current.rs1 == \"x17\");\n        bins x18  = {1} iff (ins.current.rs1 == \"x18\");\n        bins x19  = {1} iff (ins.current.rs1 == \"x19\");\n        bins x20  = {1} iff (ins.current.rs1 == \"x20\");\n        bins x21  = {1} iff (ins.current.rs1 == \"x21\");\n        bins x22  = {1} iff (ins.current.rs1 == \"x22\");\n        bins x23  = {1} iff (ins.current.rs1 == \"x23\");\n        bins x24  = {1} iff (ins.current.rs1 == \"x24\");\n        bins x25  = {1} iff (ins.current.rs1 == \"x25\");\n        bins x26  = {1} iff (ins.current.rs1 == \"x26\");\n        bins x27  = {1} iff (ins.current.rs1 == \"x27\");\n        bins x28  = {1} iff (ins.current.rs1 == \"x28\");\n        bins x29  = {1} iff (ins.current.rs1 == \"x29\");\n        bins x30  = {1} iff (ins.current.rs1 == \"x30\");\n        bins x31  = {1} iff (ins.current.rs1 == \"x31\");\n`endif\n    }\n`endif\n\n\n`ifdef COVER_TYPE_SIGNS\n    cp_rd_sign : coverpoint int'(ins.current.rd_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RD (GPR) sign of value\";\n        bins neg  = {[$:-1]};\n        bins pos  = {[1:$]};\n    }\n    cp_rs1_sign : coverpoint int'(ins.current.rs1_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 (GPR) sign of value\";\n        bins neg  = {[$:-1]};\n        bins pos  = {[1:$]};\n    }\n    cp_rs2_sign : coverpoint int'(ins.current.rs2_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS2 (GPR) sign of value\";\n        bins neg  = {[$:-1]};\n        bins pos  = {[1:$]};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_TOGGLE\n    cp_rd_toggle : coverpoint unsigned'(ins.current.rd_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RD Toggle bits\";\n        wildcard bins bit_0_0_1  = (32'b???????????????????????????????0 => 32'b???????????????????????????????1);\n        wildcard bins bit_1_0_1  = (32'b??????????????????????????????0? => 32'b??????????????????????????????1?);\n        wildcard bins bit_2_0_1  = (32'b?????????????????????????????0?? => 32'b?????????????????????????????1??);\n        wildcard bins bit_3_0_1  = (32'b????????????????????????????0??? => 32'b????????????????????????????1???);\n        wildcard bins bit_4_0_1  = (32'b???????????????????????????0???? => 32'b???????????????????????????1????);\n        wildcard bins bit_5_0_1  = (32'b??????????????????????????0????? => 32'b??????????????????????????1?????);\n        wildcard bins bit_6_0_1  = (32'b?????????????????????????0?????? => 32'b?????????????????????????1??????);\n        wildcard bins bit_7_0_1  = (32'b????????????????????????0??????? => 32'b????????????????????????1???????);\n        wildcard bins bit_8_0_1  = (32'b???????????????????????0???????? => 32'b???????????????????????1????????);\n        wildcard bins bit_9_0_1  = (32'b??????????????????????0????????? => 32'b??????????????????????1?????????);\n        wildcard bins bit_10_0_1  = (32'b?????????????????????0?????????? => 32'b?????????????????????1??????????);\n        wildcard bins bit_11_0_1  = (32'b????????????????????0??????????? => 32'b????????????????????1???????????);\n        wildcard bins bit_12_0_1  = (32'b???????????????????0???????????? => 32'b???????????????????1????????????);\n        wildcard bins bit_13_0_1  = (32'b??????????????????0????????????? => 32'b??????????????????1?????????????);\n        wildcard bins bit_14_0_1  = (32'b?????????????????0?????????????? => 32'b?????????????????1??????????????);\n        wildcard bins bit_15_0_1  = (32'b????????????????0??????????????? => 32'b????????????????1???????????????);\n        wildcard bins bit_16_0_1  = (32'b???????????????0???????????????? => 32'b???????????????1????????????????);\n        wildcard bins bit_17_0_1  = (32'b??????????????0????????????????? => 32'b??????????????1?????????????????);\n        wildcard bins bit_18_0_1  = (32'b?????????????0?????????????????? => 32'b?????????????1??????????????????);\n        wildcard bins bit_19_0_1  = (32'b????????????0??????????????????? => 32'b????????????1???????????????????);\n        wildcard bins bit_20_0_1  = (32'b???????????0???????????????????? => 32'b???????????1????????????????????);\n        wildcard bins bit_21_0_1  = (32'b??????????0????????????????????? => 32'b??????????1?????????????????????);\n        wildcard bins bit_22_0_1  = (32'b?????????0?????????????????????? => 32'b?????????1??????????????????????);\n        wildcard bins bit_23_0_1  = (32'b????????0??????????????????????? => 32'b????????1???????????????????????);\n        wildcard bins bit_24_0_1  = (32'b???????0???????????????????????? => 32'b???????1????????????????????????);\n        wildcard bins bit_25_0_1  = (32'b??????0????????????????????????? => 32'b??????1?????????????????????????);\n        wildcard bins bit_26_0_1  = (32'b?????0?????????????????????????? => 32'b?????1??????????????????????????);\n        wildcard bins bit_27_0_1  = (32'b????0??????????????????????????? => 32'b????1???????????????????????????);\n        wildcard bins bit_28_0_1  = (32'b???0???????????????????????????? => 32'b???1????????????????????????????);\n        wildcard bins bit_29_0_1  = (32'b??0????????????????????????????? => 32'b??1?????????????????????????????);\n        wildcard bins bit_30_0_1  = (32'b?0?????????????????????????????? => 32'b?1??????????????????????????????);\n        wildcard bins bit_31_0_1  = (32'b0??????????????????????????????? => 32'b1???????????????????????????????);\n        wildcard bins bit_0_1_0  = (32'b???????????????????????????????1 => 32'b???????????????????????????????0);\n        wildcard bins bit_1_1_0  = (32'b??????????????????????????????1? => 32'b??????????????????????????????0?);\n        wildcard bins bit_2_1_0  = (32'b?????????????????????????????1?? => 32'b?????????????????????????????0??);\n        wildcard bins bit_3_1_0  = (32'b????????????????????????????1??? => 32'b????????????????????????????0???);\n        wildcard bins bit_4_1_0  = (32'b???????????????????????????1???? => 32'b???????????????????????????0????);\n        wildcard bins bit_5_1_0  = (32'b??????????????????????????1????? => 32'b??????????????????????????0?????);\n        wildcard bins bit_6_1_0  = (32'b?????????????????????????1?????? => 32'b?????????????????????????0??????);\n        wildcard bins bit_7_1_0  = (32'b????????????????????????1??????? => 32'b????????????????????????0???????);\n        wildcard bins bit_8_1_0  = (32'b???????????????????????1???????? => 32'b???????????????????????0????????);\n        wildcard bins bit_9_1_0  = (32'b??????????????????????1????????? => 32'b??????????????????????0?????????);\n        wildcard bins bit_10_1_0  = (32'b?????????????????????1?????????? => 32'b?????????????????????0??????????);\n        wildcard bins bit_11_1_0  = (32'b????????????????????1??????????? => 32'b????????????????????0???????????);\n        wildcard bins bit_12_1_0  = (32'b???????????????????1???????????? => 32'b???????????????????0????????????);\n        wildcard bins bit_13_1_0  = (32'b??????????????????1????????????? => 32'b??????????????????0?????????????);\n        wildcard bins bit_14_1_0  = (32'b?????????????????1?????????????? => 32'b?????????????????0??????????????);\n        wildcard bins bit_15_1_0  = (32'b????????????????1??????????????? => 32'b????????????????0???????????????);\n        wildcard bins bit_16_1_0  = (32'b???????????????1???????????????? => 32'b???????????????0????????????????);\n        wildcard bins bit_17_1_0  = (32'b??????????????1????????????????? => 32'b??????????????0?????????????????);\n        wildcard bins bit_18_1_0  = (32'b?????????????1?????????????????? => 32'b?????????????0??????????????????);\n        wildcard bins bit_19_1_0  = (32'b????????????1??????????????????? => 32'b????????????0???????????????????);\n        wildcard bins bit_20_1_0  = (32'b???????????1???????????????????? => 32'b???????????0????????????????????);\n        wildcard bins bit_21_1_0  = (32'b??????????1????????????????????? => 32'b??????????0?????????????????????);\n        wildcard bins bit_22_1_0  = (32'b?????????1?????????????????????? => 32'b?????????0??????????????????????);\n        wildcard bins bit_23_1_0  = (32'b????????1??????????????????????? => 32'b????????0???????????????????????);\n        wildcard bins bit_24_1_0  = (32'b???????1???????????????????????? => 32'b???????0????????????????????????);\n        wildcard bins bit_25_1_0  = (32'b??????1????????????????????????? => 32'b??????0?????????????????????????);\n        wildcard bins bit_26_1_0  = (32'b?????1?????????????????????????? => 32'b?????0??????????????????????????);\n        wildcard bins bit_27_1_0  = (32'b????1??????????????????????????? => 32'b????0???????????????????????????);\n        wildcard bins bit_28_1_0  = (32'b???1???????????????????????????? => 32'b???0????????????????????????????);\n        wildcard bins bit_29_1_0  = (32'b??1????????????????????????????? => 32'b??0?????????????????????????????);\n        wildcard bins bit_30_1_0  = (32'b?1?????????????????????????????? => 32'b?0??????????????????????????????);\n        wildcard bins bit_31_1_0  = (32'b1??????????????????????????????? => 32'b0???????????????????????????????);\n    }\n    cp_rs1_toggle : coverpoint unsigned'(ins.current.rs1_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 Toggle bits\";\n        wildcard bins bit_0_0_1  = (32'b???????????????????????????????0 => 32'b???????????????????????????????1);\n        wildcard bins bit_1_0_1  = (32'b??????????????????????????????0? => 32'b??????????????????????????????1?);\n        wildcard bins bit_2_0_1  = (32'b?????????????????????????????0?? => 32'b?????????????????????????????1??);\n        wildcard bins bit_3_0_1  = (32'b????????????????????????????0??? => 32'b????????????????????????????1???);\n        wildcard bins bit_4_0_1  = (32'b???????????????????????????0???? => 32'b???????????????????????????1????);\n        wildcard bins bit_5_0_1  = (32'b??????????????????????????0????? => 32'b??????????????????????????1?????);\n        wildcard bins bit_6_0_1  = (32'b?????????????????????????0?????? => 32'b?????????????????????????1??????);\n        wildcard bins bit_7_0_1  = (32'b????????????????????????0??????? => 32'b????????????????????????1???????);\n        wildcard bins bit_8_0_1  = (32'b???????????????????????0???????? => 32'b???????????????????????1????????);\n        wildcard bins bit_9_0_1  = (32'b??????????????????????0????????? => 32'b??????????????????????1?????????);\n        wildcard bins bit_10_0_1  = (32'b?????????????????????0?????????? => 32'b?????????????????????1??????????);\n        wildcard bins bit_11_0_1  = (32'b????????????????????0??????????? => 32'b????????????????????1???????????);\n        wildcard bins bit_12_0_1  = (32'b???????????????????0???????????? => 32'b???????????????????1????????????);\n        wildcard bins bit_13_0_1  = (32'b??????????????????0????????????? => 32'b??????????????????1?????????????);\n        wildcard bins bit_14_0_1  = (32'b?????????????????0?????????????? => 32'b?????????????????1??????????????);\n        wildcard bins bit_15_0_1  = (32'b????????????????0??????????????? => 32'b????????????????1???????????????);\n        wildcard bins bit_16_0_1  = (32'b???????????????0???????????????? => 32'b???????????????1????????????????);\n        wildcard bins bit_17_0_1  = (32'b??????????????0????????????????? => 32'b??????????????1?????????????????);\n        wildcard bins bit_18_0_1  = (32'b?????????????0?????????????????? => 32'b?????????????1??????????????????);\n        wildcard bins bit_19_0_1  = (32'b????????????0??????????????????? => 32'b????????????1???????????????????);\n        wildcard bins bit_20_0_1  = (32'b???????????0???????????????????? => 32'b???????????1????????????????????);\n        wildcard bins bit_21_0_1  = (32'b??????????0????????????????????? => 32'b??????????1?????????????????????);\n        wildcard bins bit_22_0_1  = (32'b?????????0?????????????????????? => 32'b?????????1??????????????????????);\n        wildcard bins bit_23_0_1  = (32'b????????0??????????????????????? => 32'b????????1???????????????????????);\n        wildcard bins bit_24_0_1  = (32'b???????0???????????????????????? => 32'b???????1????????????????????????);\n        wildcard bins bit_25_0_1  = (32'b??????0????????????????????????? => 32'b??????1?????????????????????????);\n        wildcard bins bit_26_0_1  = (32'b?????0?????????????????????????? => 32'b?????1??????????????????????????);\n        wildcard bins bit_27_0_1  = (32'b????0??????????????????????????? => 32'b????1???????????????????????????);\n        wildcard bins bit_28_0_1  = (32'b???0???????????????????????????? => 32'b???1????????????????????????????);\n        wildcard bins bit_29_0_1  = (32'b??0????????????????????????????? => 32'b??1?????????????????????????????);\n        wildcard bins bit_30_0_1  = (32'b?0?????????????????????????????? => 32'b?1??????????????????????????????);\n        wildcard bins bit_31_0_1  = (32'b0??????????????????????????????? => 32'b1???????????????????????????????);\n        wildcard bins bit_0_1_0  = (32'b???????????????????????????????1 => 32'b???????????????????????????????0);\n        wildcard bins bit_1_1_0  = (32'b??????????????????????????????1? => 32'b??????????????????????????????0?);\n        wildcard bins bit_2_1_0  = (32'b?????????????????????????????1?? => 32'b?????????????????????????????0??);\n        wildcard bins bit_3_1_0  = (32'b????????????????????????????1??? => 32'b????????????????????????????0???);\n        wildcard bins bit_4_1_0  = (32'b???????????????????????????1???? => 32'b???????????????????????????0????);\n        wildcard bins bit_5_1_0  = (32'b??????????????????????????1????? => 32'b??????????????????????????0?????);\n        wildcard bins bit_6_1_0  = (32'b?????????????????????????1?????? => 32'b?????????????????????????0??????);\n        wildcard bins bit_7_1_0  = (32'b????????????????????????1??????? => 32'b????????????????????????0???????);\n        wildcard bins bit_8_1_0  = (32'b???????????????????????1???????? => 32'b???????????????????????0????????);\n        wildcard bins bit_9_1_0  = (32'b??????????????????????1????????? => 32'b??????????????????????0?????????);\n        wildcard bins bit_10_1_0  = (32'b?????????????????????1?????????? => 32'b?????????????????????0??????????);\n        wildcard bins bit_11_1_0  = (32'b????????????????????1??????????? => 32'b????????????????????0???????????);\n        wildcard bins bit_12_1_0  = (32'b???????????????????1???????????? => 32'b???????????????????0????????????);\n        wildcard bins bit_13_1_0  = (32'b??????????????????1????????????? => 32'b??????????????????0?????????????);\n        wildcard bins bit_14_1_0  = (32'b?????????????????1?????????????? => 32'b?????????????????0??????????????);\n        wildcard bins bit_15_1_0  = (32'b????????????????1??????????????? => 32'b????????????????0???????????????);\n        wildcard bins bit_16_1_0  = (32'b???????????????1???????????????? => 32'b???????????????0????????????????);\n        wildcard bins bit_17_1_0  = (32'b??????????????1????????????????? => 32'b??????????????0?????????????????);\n        wildcard bins bit_18_1_0  = (32'b?????????????1?????????????????? => 32'b?????????????0??????????????????);\n        wildcard bins bit_19_1_0  = (32'b????????????1??????????????????? => 32'b????????????0???????????????????);\n        wildcard bins bit_20_1_0  = (32'b???????????1???????????????????? => 32'b???????????0????????????????????);\n        wildcard bins bit_21_1_0  = (32'b??????????1????????????????????? => 32'b??????????0?????????????????????);\n        wildcard bins bit_22_1_0  = (32'b?????????1?????????????????????? => 32'b?????????0??????????????????????);\n        wildcard bins bit_23_1_0  = (32'b????????1??????????????????????? => 32'b????????0???????????????????????);\n        wildcard bins bit_24_1_0  = (32'b???????1???????????????????????? => 32'b???????0????????????????????????);\n        wildcard bins bit_25_1_0  = (32'b??????1????????????????????????? => 32'b??????0?????????????????????????);\n        wildcard bins bit_26_1_0  = (32'b?????1?????????????????????????? => 32'b?????0??????????????????????????);\n        wildcard bins bit_27_1_0  = (32'b????1??????????????????????????? => 32'b????0???????????????????????????);\n        wildcard bins bit_28_1_0  = (32'b???1???????????????????????????? => 32'b???0????????????????????????????);\n        wildcard bins bit_29_1_0  = (32'b??1????????????????????????????? => 32'b??0?????????????????????????????);\n        wildcard bins bit_30_1_0  = (32'b?1?????????????????????????????? => 32'b?0??????????????????????????????);\n        wildcard bins bit_31_1_0  = (32'b1??????????????????????????????? => 32'b0???????????????????????????????);\n    }\n    cp_rs2_toggle : coverpoint unsigned'(ins.current.rs2_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS2 Toggle bits\";\n        wildcard bins bit_0_0_1  = (32'b???????????????????????????????0 => 32'b???????????????????????????????1);\n        wildcard bins bit_1_0_1  = (32'b??????????????????????????????0? => 32'b??????????????????????????????1?);\n        wildcard bins bit_2_0_1  = (32'b?????????????????????????????0?? => 32'b?????????????????????????????1??);\n        wildcard bins bit_3_0_1  = (32'b????????????????????????????0??? => 32'b????????????????????????????1???);\n        wildcard bins bit_4_0_1  = (32'b???????????????????????????0???? => 32'b???????????????????????????1????);\n        wildcard bins bit_5_0_1  = (32'b??????????????????????????0????? => 32'b??????????????????????????1?????);\n        wildcard bins bit_6_0_1  = (32'b?????????????????????????0?????? => 32'b?????????????????????????1??????);\n        wildcard bins bit_7_0_1  = (32'b????????????????????????0??????? => 32'b????????????????????????1???????);\n        wildcard bins bit_8_0_1  = (32'b???????????????????????0???????? => 32'b???????????????????????1????????);\n        wildcard bins bit_9_0_1  = (32'b??????????????????????0????????? => 32'b??????????????????????1?????????);\n        wildcard bins bit_10_0_1  = (32'b?????????????????????0?????????? => 32'b?????????????????????1??????????);\n        wildcard bins bit_11_0_1  = (32'b????????????????????0??????????? => 32'b????????????????????1???????????);\n        wildcard bins bit_12_0_1  = (32'b???????????????????0???????????? => 32'b???????????????????1????????????);\n        wildcard bins bit_13_0_1  = (32'b??????????????????0????????????? => 32'b??????????????????1?????????????);\n        wildcard bins bit_14_0_1  = (32'b?????????????????0?????????????? => 32'b?????????????????1??????????????);\n        wildcard bins bit_15_0_1  = (32'b????????????????0??????????????? => 32'b????????????????1???????????????);\n        wildcard bins bit_16_0_1  = (32'b???????????????0???????????????? => 32'b???????????????1????????????????);\n        wildcard bins bit_17_0_1  = (32'b??????????????0????????????????? => 32'b??????????????1?????????????????);\n        wildcard bins bit_18_0_1  = (32'b?????????????0?????????????????? => 32'b?????????????1??????????????????);\n        wildcard bins bit_19_0_1  = (32'b????????????0??????????????????? => 32'b????????????1???????????????????);\n        wildcard bins bit_20_0_1  = (32'b???????????0???????????????????? => 32'b???????????1????????????????????);\n        wildcard bins bit_21_0_1  = (32'b??????????0????????????????????? => 32'b??????????1?????????????????????);\n        wildcard bins bit_22_0_1  = (32'b?????????0?????????????????????? => 32'b?????????1??????????????????????);\n        wildcard bins bit_23_0_1  = (32'b????????0??????????????????????? => 32'b????????1???????????????????????);\n        wildcard bins bit_24_0_1  = (32'b???????0???????????????????????? => 32'b???????1????????????????????????);\n        wildcard bins bit_25_0_1  = (32'b??????0????????????????????????? => 32'b??????1?????????????????????????);\n        wildcard bins bit_26_0_1  = (32'b?????0?????????????????????????? => 32'b?????1??????????????????????????);\n        wildcard bins bit_27_0_1  = (32'b????0??????????????????????????? => 32'b????1???????????????????????????);\n        wildcard bins bit_28_0_1  = (32'b???0???????????????????????????? => 32'b???1????????????????????????????);\n        wildcard bins bit_29_0_1  = (32'b??0????????????????????????????? => 32'b??1?????????????????????????????);\n        wildcard bins bit_30_0_1  = (32'b?0?????????????????????????????? => 32'b?1??????????????????????????????);\n        wildcard bins bit_31_0_1  = (32'b0??????????????????????????????? => 32'b1???????????????????????????????);\n        wildcard bins bit_0_1_0  = (32'b???????????????????????????????1 => 32'b???????????????????????????????0);\n        wildcard bins bit_1_1_0  = (32'b??????????????????????????????1? => 32'b??????????????????????????????0?);\n        wildcard bins bit_2_1_0  = (32'b?????????????????????????????1?? => 32'b?????????????????????????????0??);\n        wildcard bins bit_3_1_0  = (32'b????????????????????????????1??? => 32'b????????????????????????????0???);\n        wildcard bins bit_4_1_0  = (32'b???????????????????????????1???? => 32'b???????????????????????????0????);\n        wildcard bins bit_5_1_0  = (32'b??????????????????????????1????? => 32'b??????????????????????????0?????);\n        wildcard bins bit_6_1_0  = (32'b?????????????????????????1?????? => 32'b?????????????????????????0??????);\n        wildcard bins bit_7_1_0  = (32'b????????????????????????1??????? => 32'b????????????????????????0???????);\n        wildcard bins bit_8_1_0  = (32'b???????????????????????1???????? => 32'b???????????????????????0????????);\n        wildcard bins bit_9_1_0  = (32'b??????????????????????1????????? => 32'b??????????????????????0?????????);\n        wildcard bins bit_10_1_0  = (32'b?????????????????????1?????????? => 32'b?????????????????????0??????????);\n        wildcard bins bit_11_1_0  = (32'b????????????????????1??????????? => 32'b????????????????????0???????????);\n        wildcard bins bit_12_1_0  = (32'b???????????????????1???????????? => 32'b???????????????????0????????????);\n        wildcard bins bit_13_1_0  = (32'b??????????????????1????????????? => 32'b??????????????????0?????????????);\n        wildcard bins bit_14_1_0  = (32'b?????????????????1?????????????? => 32'b?????????????????0??????????????);\n        wildcard bins bit_15_1_0  = (32'b????????????????1??????????????? => 32'b????????????????0???????????????);\n        wildcard bins bit_16_1_0  = (32'b???????????????1???????????????? => 32'b???????????????0????????????????);\n        wildcard bins bit_17_1_0  = (32'b??????????????1????????????????? => 32'b??????????????0?????????????????);\n        wildcard bins bit_18_1_0  = (32'b?????????????1?????????????????? => 32'b?????????????0??????????????????);\n        wildcard bins bit_19_1_0  = (32'b????????????1??????????????????? => 32'b????????????0???????????????????);\n        wildcard bins bit_20_1_0  = (32'b???????????1???????????????????? => 32'b???????????0????????????????????);\n        wildcard bins bit_21_1_0  = (32'b??????????1????????????????????? => 32'b??????????0?????????????????????);\n        wildcard bins bit_22_1_0  = (32'b?????????1?????????????????????? => 32'b?????????0??????????????????????);\n        wildcard bins bit_23_1_0  = (32'b????????1??????????????????????? => 32'b????????0???????????????????????);\n        wildcard bins bit_24_1_0  = (32'b???????1???????????????????????? => 32'b???????0????????????????????????);\n        wildcard bins bit_25_1_0  = (32'b??????1????????????????????????? => 32'b??????0?????????????????????????);\n        wildcard bins bit_26_1_0  = (32'b?????1?????????????????????????? => 32'b?????0??????????????????????????);\n        wildcard bins bit_27_1_0  = (32'b????1??????????????????????????? => 32'b????0???????????????????????????);\n        wildcard bins bit_28_1_0  = (32'b???1???????????????????????????? => 32'b???0????????????????????????????);\n        wildcard bins bit_29_1_0  = (32'b??1????????????????????????????? => 32'b??0?????????????????????????????);\n        wildcard bins bit_30_1_0  = (32'b?1?????????????????????????????? => 32'b?0??????????????????????????????);\n        wildcard bins bit_31_1_0  = (32'b1??????????????????????????????? => 32'b0???????????????????????????????);\n    }\n`endif\n\n\n`ifdef COVER_TYPE_CROSS_VALUES\n    cr_rs1_rs2 : cross cp_rs1_sign,cp_rs2_sign  iff (ins.trap == 0 )  {\n        option.comment = \"Cross coverage of RS1 sign and RS2 sign\";\n    }\n`endif\n\nendgroup\n\ncovergroup mulhu_cg with function sample(ins_rv32m_t ins);\n    option.per_instance = 1; \n\n`ifdef COVER_TYPE_ASM_COUNT\n    cp_asm_count : coverpoint ins.ins_str == \"mulhu\"  iff (ins.trap == 0 )  {\n        option.comment = \"Number of times instruction is executed\";\n        bins count[]  = {1};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_ASSIGNMENTS\n    cp_rd : coverpoint ins.get_gpr_reg(ins.current.rd)  iff (ins.trap == 0 )  {\n        option.comment = \"RD (GPR) register assignment\";\n    }\n    cp_rs1 : coverpoint ins.get_gpr_reg(ins.current.rs1)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 (GPR) register assignment\";\n    }\n    cp_rs2 : coverpoint ins.get_gpr_reg(ins.current.rs2)  iff (ins.trap == 0 )  {\n        option.comment = \"RS2 (GPR) register assignment\";\n    }\n`endif\n\n\n`ifdef COVER_TYPE_EQUAL\n    cmp_rd_rs1_eqval : coverpoint ins.current.rd_val == ins.current.rs1_val  iff (ins.trap == 0 )  {\n        option.comment = \"Compare RD and RS1 register values\";\n        bins rd_eqval_rs1  = {1};\n        bins rd_neval_rs1  = {0};\n    }\n    cmp_rd_rs2_eqval : coverpoint ins.current.rd_val == ins.current.rs2_val  iff (ins.trap == 0 )  {\n        option.comment = \"Compare RD and RS2 register values\";\n        bins rd_eqval_rs2  = {1};\n        bins rd_neval_rs2  = {0};\n    }\n    cmp_rs1_rs2_eqval : coverpoint ins.current.rs1_val == ins.current.rs2_val  iff (ins.trap == 0 )  {\n        option.comment = \"Compare RS1 and RS2 register values\";\n        bins rs1_eqval_rs2  = {1};\n        bins rs1_neval_rs2  = {0};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_HAZARD\n    cp_gpr_hazard : coverpoint check_gpr_hazards(ins.hart, ins.issue)  iff (ins.trap == 0 )  {\n        option.comment = \"GPR Hazard\";\n        bins hazards[]  = {NO_HAZARD, RAW_HAZARD, WAR_HAZARD, WAW_HAZARD};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_MAXVALS\n    cp_rd_maxvals : coverpoint unsigned'(ins.current.rd_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RD Max values\";\n        bins zeros  = {0};\n        bins min  = {32'b10000000000000000000000000000000};\n        bins max  = {32'b01111111111111111111111111111111};\n        bins ones  = {32'b11111111111111111111111111111111};\n        bins one  = {32'b00000000000000000000000000000001};\n        bins minp1  = {32'b10000000000000000000000000000001};\n    }\n    cp_rs1_maxvals : coverpoint unsigned'(ins.current.rs1_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 Max values\";\n        bins zeros  = {0};\n        bins min  = {32'b10000000000000000000000000000000};\n        bins max  = {32'b01111111111111111111111111111111};\n        bins ones  = {32'b11111111111111111111111111111111};\n        bins one  = {32'b00000000000000000000000000000001};\n        bins minp1  = {32'b10000000000000000000000000000001};\n    }\n    cp_rs2_maxvals : coverpoint unsigned'(ins.current.rs2_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS2 Max values\";\n        bins zeros  = {0};\n        bins min  = {32'b10000000000000000000000000000000};\n        bins max  = {32'b01111111111111111111111111111111};\n        bins ones  = {32'b11111111111111111111111111111111};\n        bins one  = {32'b00000000000000000000000000000001};\n        bins minp1  = {32'b10000000000000000000000000000001};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_REG_COMPARE\n    cmp_rd_rs1 : coverpoint ins.current.rd == ins.current.rs1  iff (ins.trap == 0 )  {\n        option.comment = \"Compare register assignment\";\n        bins x0  = {1} iff (ins.current.rd == \"x0\");\n        bins x1  = {1} iff (ins.current.rd == \"x1\");\n        bins x2  = {1} iff (ins.current.rd == \"x2\");\n        bins x3  = {1} iff (ins.current.rd == \"x3\");\n        bins x4  = {1} iff (ins.current.rd == \"x4\");\n        bins x5  = {1} iff (ins.current.rd == \"x5\");\n        bins x6  = {1} iff (ins.current.rd == \"x6\");\n        bins x7  = {1} iff (ins.current.rd == \"x7\");\n        bins x8  = {1} iff (ins.current.rd == \"x8\");\n        bins x9  = {1} iff (ins.current.rd == \"x9\");\n        bins x10  = {1} iff (ins.current.rd == \"x10\");\n        bins x11  = {1} iff (ins.current.rd == \"x11\");\n        bins x12  = {1} iff (ins.current.rd == \"x12\");\n        bins x13  = {1} iff (ins.current.rd == \"x13\");\n        bins x14  = {1} iff (ins.current.rd == \"x14\");\n        bins x15  = {1} iff (ins.current.rd == \"x15\");\n`ifndef COVER_BASE_E\n        bins x16  = {1} iff (ins.current.rd == \"x16\");\n        bins x17  = {1} iff (ins.current.rd == \"x17\");\n        bins x18  = {1} iff (ins.current.rd == \"x18\");\n        bins x19  = {1} iff (ins.current.rd == \"x19\");\n        bins x20  = {1} iff (ins.current.rd == \"x20\");\n        bins x21  = {1} iff (ins.current.rd == \"x21\");\n        bins x22  = {1} iff (ins.current.rd == \"x22\");\n        bins x23  = {1} iff (ins.current.rd == \"x23\");\n        bins x24  = {1} iff (ins.current.rd == \"x24\");\n        bins x25  = {1} iff (ins.current.rd == \"x25\");\n        bins x26  = {1} iff (ins.current.rd == \"x26\");\n        bins x27  = {1} iff (ins.current.rd == \"x27\");\n        bins x28  = {1} iff (ins.current.rd == \"x28\");\n        bins x29  = {1} iff (ins.current.rd == \"x29\");\n        bins x30  = {1} iff (ins.current.rd == \"x30\");\n        bins x31  = {1} iff (ins.current.rd == \"x31\");\n`endif\n    }\n    cmp_rd_rs1_eq : coverpoint ins.current.rd == ins.current.rs1  iff (ins.trap == 0 )  {\n        option.comment = \"RD and RS1 register (assignment) WAR Hazard\";\n        bins x0  = {1} iff (ins.current.rd == \"x0\");\n        bins x1  = {1} iff (ins.current.rd == \"x1\");\n        bins x2  = {1} iff (ins.current.rd == \"x2\");\n        bins x3  = {1} iff (ins.current.rd == \"x3\");\n        bins x4  = {1} iff (ins.current.rd == \"x4\");\n        bins x5  = {1} iff (ins.current.rd == \"x5\");\n        bins x6  = {1} iff (ins.current.rd == \"x6\");\n        bins x7  = {1} iff (ins.current.rd == \"x7\");\n        bins x8  = {1} iff (ins.current.rd == \"x8\");\n        bins x9  = {1} iff (ins.current.rd == \"x9\");\n        bins x10  = {1} iff (ins.current.rd == \"x10\");\n        bins x11  = {1} iff (ins.current.rd == \"x11\");\n        bins x12  = {1} iff (ins.current.rd == \"x12\");\n        bins x13  = {1} iff (ins.current.rd == \"x13\");\n        bins x14  = {1} iff (ins.current.rd == \"x14\");\n        bins x15  = {1} iff (ins.current.rd == \"x15\");\n`ifndef COVER_BASE_E\n        bins x16  = {1} iff (ins.current.rd == \"x16\");\n        bins x17  = {1} iff (ins.current.rd == \"x17\");\n        bins x18  = {1} iff (ins.current.rd == \"x18\");\n        bins x19  = {1} iff (ins.current.rd == \"x19\");\n        bins x20  = {1} iff (ins.current.rd == \"x20\");\n        bins x21  = {1} iff (ins.current.rd == \"x21\");\n        bins x22  = {1} iff (ins.current.rd == \"x22\");\n        bins x23  = {1} iff (ins.current.rd == \"x23\");\n        bins x24  = {1} iff (ins.current.rd == \"x24\");\n        bins x25  = {1} iff (ins.current.rd == \"x25\");\n        bins x26  = {1} iff (ins.current.rd == \"x26\");\n        bins x27  = {1} iff (ins.current.rd == \"x27\");\n        bins x28  = {1} iff (ins.current.rd == \"x28\");\n        bins x29  = {1} iff (ins.current.rd == \"x29\");\n        bins x30  = {1} iff (ins.current.rd == \"x30\");\n        bins x31  = {1} iff (ins.current.rd == \"x31\");\n`endif\n    }\n    cmp_rd_rs1_rs2 : coverpoint (ins.current.rd == ins.current.rs1) && (ins.current.rd == ins.current.rs2)  iff (ins.trap == 0 )  {\n        option.comment = \"Compare register assignment\";\n        bins x0  = {1} iff (ins.current.rd == \"x0\");\n        bins x1  = {1} iff (ins.current.rd == \"x1\");\n        bins x2  = {1} iff (ins.current.rd == \"x2\");\n        bins x3  = {1} iff (ins.current.rd == \"x3\");\n        bins x4  = {1} iff (ins.current.rd == \"x4\");\n        bins x5  = {1} iff (ins.current.rd == \"x5\");\n        bins x6  = {1} iff (ins.current.rd == \"x6\");\n        bins x7  = {1} iff (ins.current.rd == \"x7\");\n        bins x8  = {1} iff (ins.current.rd == \"x8\");\n        bins x9  = {1} iff (ins.current.rd == \"x9\");\n        bins x10  = {1} iff (ins.current.rd == \"x10\");\n        bins x11  = {1} iff (ins.current.rd == \"x11\");\n        bins x12  = {1} iff (ins.current.rd == \"x12\");\n        bins x13  = {1} iff (ins.current.rd == \"x13\");\n        bins x14  = {1} iff (ins.current.rd == \"x14\");\n        bins x15  = {1} iff (ins.current.rd == \"x15\");\n`ifndef COVER_BASE_E\n        bins x16  = {1} iff (ins.current.rd == \"x16\");\n        bins x17  = {1} iff (ins.current.rd == \"x17\");\n        bins x18  = {1} iff (ins.current.rd == \"x18\");\n        bins x19  = {1} iff (ins.current.rd == \"x19\");\n        bins x20  = {1} iff (ins.current.rd == \"x20\");\n        bins x21  = {1} iff (ins.current.rd == \"x21\");\n        bins x22  = {1} iff (ins.current.rd == \"x22\");\n        bins x23  = {1} iff (ins.current.rd == \"x23\");\n        bins x24  = {1} iff (ins.current.rd == \"x24\");\n        bins x25  = {1} iff (ins.current.rd == \"x25\");\n        bins x26  = {1} iff (ins.current.rd == \"x26\");\n        bins x27  = {1} iff (ins.current.rd == \"x27\");\n        bins x28  = {1} iff (ins.current.rd == \"x28\");\n        bins x29  = {1} iff (ins.current.rd == \"x29\");\n        bins x30  = {1} iff (ins.current.rd == \"x30\");\n        bins x31  = {1} iff (ins.current.rd == \"x31\");\n`endif\n    }\n    cmp_rd_rs2 : coverpoint ins.current.rd == ins.current.rs2  iff (ins.trap == 0 )  {\n        option.comment = \"Compare register assignment\";\n        bins x0  = {1} iff (ins.current.rd == \"x0\");\n        bins x1  = {1} iff (ins.current.rd == \"x1\");\n        bins x2  = {1} iff (ins.current.rd == \"x2\");\n        bins x3  = {1} iff (ins.current.rd == \"x3\");\n        bins x4  = {1} iff (ins.current.rd == \"x4\");\n        bins x5  = {1} iff (ins.current.rd == \"x5\");\n        bins x6  = {1} iff (ins.current.rd == \"x6\");\n        bins x7  = {1} iff (ins.current.rd == \"x7\");\n        bins x8  = {1} iff (ins.current.rd == \"x8\");\n        bins x9  = {1} iff (ins.current.rd == \"x9\");\n        bins x10  = {1} iff (ins.current.rd == \"x10\");\n        bins x11  = {1} iff (ins.current.rd == \"x11\");\n        bins x12  = {1} iff (ins.current.rd == \"x12\");\n        bins x13  = {1} iff (ins.current.rd == \"x13\");\n        bins x14  = {1} iff (ins.current.rd == \"x14\");\n        bins x15  = {1} iff (ins.current.rd == \"x15\");\n`ifndef COVER_BASE_E\n        bins x16  = {1} iff (ins.current.rd == \"x16\");\n        bins x17  = {1} iff (ins.current.rd == \"x17\");\n        bins x18  = {1} iff (ins.current.rd == \"x18\");\n        bins x19  = {1} iff (ins.current.rd == \"x19\");\n        bins x20  = {1} iff (ins.current.rd == \"x20\");\n        bins x21  = {1} iff (ins.current.rd == \"x21\");\n        bins x22  = {1} iff (ins.current.rd == \"x22\");\n        bins x23  = {1} iff (ins.current.rd == \"x23\");\n        bins x24  = {1} iff (ins.current.rd == \"x24\");\n        bins x25  = {1} iff (ins.current.rd == \"x25\");\n        bins x26  = {1} iff (ins.current.rd == \"x26\");\n        bins x27  = {1} iff (ins.current.rd == \"x27\");\n        bins x28  = {1} iff (ins.current.rd == \"x28\");\n        bins x29  = {1} iff (ins.current.rd == \"x29\");\n        bins x30  = {1} iff (ins.current.rd == \"x30\");\n        bins x31  = {1} iff (ins.current.rd == \"x31\");\n`endif\n    }\n    cmp_rd_rs2_eq : coverpoint ins.current.rd == ins.current.rs2  iff (ins.trap == 0 )  {\n        option.comment = \"RD and RS2 register (assignment) WAR Hazard\";\n        bins x0  = {1} iff (ins.current.rd == \"x0\");\n        bins x1  = {1} iff (ins.current.rd == \"x1\");\n        bins x2  = {1} iff (ins.current.rd == \"x2\");\n        bins x3  = {1} iff (ins.current.rd == \"x3\");\n        bins x4  = {1} iff (ins.current.rd == \"x4\");\n        bins x5  = {1} iff (ins.current.rd == \"x5\");\n        bins x6  = {1} iff (ins.current.rd == \"x6\");\n        bins x7  = {1} iff (ins.current.rd == \"x7\");\n        bins x8  = {1} iff (ins.current.rd == \"x8\");\n        bins x9  = {1} iff (ins.current.rd == \"x9\");\n        bins x10  = {1} iff (ins.current.rd == \"x10\");\n        bins x11  = {1} iff (ins.current.rd == \"x11\");\n        bins x12  = {1} iff (ins.current.rd == \"x12\");\n        bins x13  = {1} iff (ins.current.rd == \"x13\");\n        bins x14  = {1} iff (ins.current.rd == \"x14\");\n        bins x15  = {1} iff (ins.current.rd == \"x15\");\n`ifndef COVER_BASE_E\n        bins x16  = {1} iff (ins.current.rd == \"x16\");\n        bins x17  = {1} iff (ins.current.rd == \"x17\");\n        bins x18  = {1} iff (ins.current.rd == \"x18\");\n        bins x19  = {1} iff (ins.current.rd == \"x19\");\n        bins x20  = {1} iff (ins.current.rd == \"x20\");\n        bins x21  = {1} iff (ins.current.rd == \"x21\");\n        bins x22  = {1} iff (ins.current.rd == \"x22\");\n        bins x23  = {1} iff (ins.current.rd == \"x23\");\n        bins x24  = {1} iff (ins.current.rd == \"x24\");\n        bins x25  = {1} iff (ins.current.rd == \"x25\");\n        bins x26  = {1} iff (ins.current.rd == \"x26\");\n        bins x27  = {1} iff (ins.current.rd == \"x27\");\n        bins x28  = {1} iff (ins.current.rd == \"x28\");\n        bins x29  = {1} iff (ins.current.rd == \"x29\");\n        bins x30  = {1} iff (ins.current.rd == \"x30\");\n        bins x31  = {1} iff (ins.current.rd == \"x31\");\n`endif\n    }\n    cmp_rs1_rs2_eq : coverpoint ins.current.rs1 == ins.current.rs2  iff (ins.trap == 0 )  {\n        option.comment = \"Compare RS1 and RS2 register assignment\";\n        bins x0  = {1} iff (ins.current.rs1 == \"x0\");\n        bins x1  = {1} iff (ins.current.rs1 == \"x1\");\n        bins x2  = {1} iff (ins.current.rs1 == \"x2\");\n        bins x3  = {1} iff (ins.current.rs1 == \"x3\");\n        bins x4  = {1} iff (ins.current.rs1 == \"x4\");\n        bins x5  = {1} iff (ins.current.rs1 == \"x5\");\n        bins x6  = {1} iff (ins.current.rs1 == \"x6\");\n        bins x7  = {1} iff (ins.current.rs1 == \"x7\");\n        bins x8  = {1} iff (ins.current.rs1 == \"x8\");\n        bins x9  = {1} iff (ins.current.rs1 == \"x9\");\n        bins x10  = {1} iff (ins.current.rs1 == \"x10\");\n        bins x11  = {1} iff (ins.current.rs1 == \"x11\");\n        bins x12  = {1} iff (ins.current.rs1 == \"x12\");\n        bins x13  = {1} iff (ins.current.rs1 == \"x13\");\n        bins x14  = {1} iff (ins.current.rs1 == \"x14\");\n        bins x15  = {1} iff (ins.current.rs1 == \"x15\");\n`ifndef COVER_BASE_E\n        bins x16  = {1} iff (ins.current.rs1 == \"x16\");\n        bins x17  = {1} iff (ins.current.rs1 == \"x17\");\n        bins x18  = {1} iff (ins.current.rs1 == \"x18\");\n        bins x19  = {1} iff (ins.current.rs1 == \"x19\");\n        bins x20  = {1} iff (ins.current.rs1 == \"x20\");\n        bins x21  = {1} iff (ins.current.rs1 == \"x21\");\n        bins x22  = {1} iff (ins.current.rs1 == \"x22\");\n        bins x23  = {1} iff (ins.current.rs1 == \"x23\");\n        bins x24  = {1} iff (ins.current.rs1 == \"x24\");\n        bins x25  = {1} iff (ins.current.rs1 == \"x25\");\n        bins x26  = {1} iff (ins.current.rs1 == \"x26\");\n        bins x27  = {1} iff (ins.current.rs1 == \"x27\");\n        bins x28  = {1} iff (ins.current.rs1 == \"x28\");\n        bins x29  = {1} iff (ins.current.rs1 == \"x29\");\n        bins x30  = {1} iff (ins.current.rs1 == \"x30\");\n        bins x31  = {1} iff (ins.current.rs1 == \"x31\");\n`endif\n    }\n`endif\n\n\n`ifdef COVER_TYPE_SIGNS\n    cp_rd_sign : coverpoint int'(ins.current.rd_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RD (GPR) sign of value\";\n        bins neg  = {[$:-1]};\n        bins pos  = {[1:$]};\n    }\n    cp_rs1_sign : coverpoint int'(ins.current.rs1_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 (GPR) sign of value\";\n        bins neg  = {[$:-1]};\n        bins pos  = {[1:$]};\n    }\n    cp_rs2_sign : coverpoint int'(ins.current.rs2_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS2 (GPR) sign of value\";\n        bins neg  = {[$:-1]};\n        bins pos  = {[1:$]};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_TOGGLE\n    cp_rd_toggle : coverpoint unsigned'(ins.current.rd_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RD Toggle bits\";\n        wildcard bins bit_0_0_1  = (32'b???????????????????????????????0 => 32'b???????????????????????????????1);\n        wildcard bins bit_1_0_1  = (32'b??????????????????????????????0? => 32'b??????????????????????????????1?);\n        wildcard bins bit_2_0_1  = (32'b?????????????????????????????0?? => 32'b?????????????????????????????1??);\n        wildcard bins bit_3_0_1  = (32'b????????????????????????????0??? => 32'b????????????????????????????1???);\n        wildcard bins bit_4_0_1  = (32'b???????????????????????????0???? => 32'b???????????????????????????1????);\n        wildcard bins bit_5_0_1  = (32'b??????????????????????????0????? => 32'b??????????????????????????1?????);\n        wildcard bins bit_6_0_1  = (32'b?????????????????????????0?????? => 32'b?????????????????????????1??????);\n        wildcard bins bit_7_0_1  = (32'b????????????????????????0??????? => 32'b????????????????????????1???????);\n        wildcard bins bit_8_0_1  = (32'b???????????????????????0???????? => 32'b???????????????????????1????????);\n        wildcard bins bit_9_0_1  = (32'b??????????????????????0????????? => 32'b??????????????????????1?????????);\n        wildcard bins bit_10_0_1  = (32'b?????????????????????0?????????? => 32'b?????????????????????1??????????);\n        wildcard bins bit_11_0_1  = (32'b????????????????????0??????????? => 32'b????????????????????1???????????);\n        wildcard bins bit_12_0_1  = (32'b???????????????????0???????????? => 32'b???????????????????1????????????);\n        wildcard bins bit_13_0_1  = (32'b??????????????????0????????????? => 32'b??????????????????1?????????????);\n        wildcard bins bit_14_0_1  = (32'b?????????????????0?????????????? => 32'b?????????????????1??????????????);\n        wildcard bins bit_15_0_1  = (32'b????????????????0??????????????? => 32'b????????????????1???????????????);\n        wildcard bins bit_16_0_1  = (32'b???????????????0???????????????? => 32'b???????????????1????????????????);\n        wildcard bins bit_17_0_1  = (32'b??????????????0????????????????? => 32'b??????????????1?????????????????);\n        wildcard bins bit_18_0_1  = (32'b?????????????0?????????????????? => 32'b?????????????1??????????????????);\n        wildcard bins bit_19_0_1  = (32'b????????????0??????????????????? => 32'b????????????1???????????????????);\n        wildcard bins bit_20_0_1  = (32'b???????????0???????????????????? => 32'b???????????1????????????????????);\n        wildcard bins bit_21_0_1  = (32'b??????????0????????????????????? => 32'b??????????1?????????????????????);\n        wildcard bins bit_22_0_1  = (32'b?????????0?????????????????????? => 32'b?????????1??????????????????????);\n        wildcard bins bit_23_0_1  = (32'b????????0??????????????????????? => 32'b????????1???????????????????????);\n        wildcard bins bit_24_0_1  = (32'b???????0???????????????????????? => 32'b???????1????????????????????????);\n        wildcard bins bit_25_0_1  = (32'b??????0????????????????????????? => 32'b??????1?????????????????????????);\n        wildcard bins bit_26_0_1  = (32'b?????0?????????????????????????? => 32'b?????1??????????????????????????);\n        wildcard bins bit_27_0_1  = (32'b????0??????????????????????????? => 32'b????1???????????????????????????);\n        wildcard bins bit_28_0_1  = (32'b???0???????????????????????????? => 32'b???1????????????????????????????);\n        wildcard bins bit_29_0_1  = (32'b??0????????????????????????????? => 32'b??1?????????????????????????????);\n        wildcard bins bit_30_0_1  = (32'b?0?????????????????????????????? => 32'b?1??????????????????????????????);\n        wildcard bins bit_31_0_1  = (32'b0??????????????????????????????? => 32'b1???????????????????????????????);\n        wildcard bins bit_0_1_0  = (32'b???????????????????????????????1 => 32'b???????????????????????????????0);\n        wildcard bins bit_1_1_0  = (32'b??????????????????????????????1? => 32'b??????????????????????????????0?);\n        wildcard bins bit_2_1_0  = (32'b?????????????????????????????1?? => 32'b?????????????????????????????0??);\n        wildcard bins bit_3_1_0  = (32'b????????????????????????????1??? => 32'b????????????????????????????0???);\n        wildcard bins bit_4_1_0  = (32'b???????????????????????????1???? => 32'b???????????????????????????0????);\n        wildcard bins bit_5_1_0  = (32'b??????????????????????????1????? => 32'b??????????????????????????0?????);\n        wildcard bins bit_6_1_0  = (32'b?????????????????????????1?????? => 32'b?????????????????????????0??????);\n        wildcard bins bit_7_1_0  = (32'b????????????????????????1??????? => 32'b????????????????????????0???????);\n        wildcard bins bit_8_1_0  = (32'b???????????????????????1???????? => 32'b???????????????????????0????????);\n        wildcard bins bit_9_1_0  = (32'b??????????????????????1????????? => 32'b??????????????????????0?????????);\n        wildcard bins bit_10_1_0  = (32'b?????????????????????1?????????? => 32'b?????????????????????0??????????);\n        wildcard bins bit_11_1_0  = (32'b????????????????????1??????????? => 32'b????????????????????0???????????);\n        wildcard bins bit_12_1_0  = (32'b???????????????????1???????????? => 32'b???????????????????0????????????);\n        wildcard bins bit_13_1_0  = (32'b??????????????????1????????????? => 32'b??????????????????0?????????????);\n        wildcard bins bit_14_1_0  = (32'b?????????????????1?????????????? => 32'b?????????????????0??????????????);\n        wildcard bins bit_15_1_0  = (32'b????????????????1??????????????? => 32'b????????????????0???????????????);\n        wildcard bins bit_16_1_0  = (32'b???????????????1???????????????? => 32'b???????????????0????????????????);\n        wildcard bins bit_17_1_0  = (32'b??????????????1????????????????? => 32'b??????????????0?????????????????);\n        wildcard bins bit_18_1_0  = (32'b?????????????1?????????????????? => 32'b?????????????0??????????????????);\n        wildcard bins bit_19_1_0  = (32'b????????????1??????????????????? => 32'b????????????0???????????????????);\n        wildcard bins bit_20_1_0  = (32'b???????????1???????????????????? => 32'b???????????0????????????????????);\n        wildcard bins bit_21_1_0  = (32'b??????????1????????????????????? => 32'b??????????0?????????????????????);\n        wildcard bins bit_22_1_0  = (32'b?????????1?????????????????????? => 32'b?????????0??????????????????????);\n        wildcard bins bit_23_1_0  = (32'b????????1??????????????????????? => 32'b????????0???????????????????????);\n        wildcard bins bit_24_1_0  = (32'b???????1???????????????????????? => 32'b???????0????????????????????????);\n        wildcard bins bit_25_1_0  = (32'b??????1????????????????????????? => 32'b??????0?????????????????????????);\n        wildcard bins bit_26_1_0  = (32'b?????1?????????????????????????? => 32'b?????0??????????????????????????);\n        wildcard bins bit_27_1_0  = (32'b????1??????????????????????????? => 32'b????0???????????????????????????);\n        wildcard bins bit_28_1_0  = (32'b???1???????????????????????????? => 32'b???0????????????????????????????);\n        wildcard bins bit_29_1_0  = (32'b??1????????????????????????????? => 32'b??0?????????????????????????????);\n        wildcard bins bit_30_1_0  = (32'b?1?????????????????????????????? => 32'b?0??????????????????????????????);\n        wildcard bins bit_31_1_0  = (32'b1??????????????????????????????? => 32'b0???????????????????????????????);\n    }\n    cp_rs1_toggle : coverpoint unsigned'(ins.current.rs1_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 Toggle bits\";\n        wildcard bins bit_0_0_1  = (32'b???????????????????????????????0 => 32'b???????????????????????????????1);\n        wildcard bins bit_1_0_1  = (32'b??????????????????????????????0? => 32'b??????????????????????????????1?);\n        wildcard bins bit_2_0_1  = (32'b?????????????????????????????0?? => 32'b?????????????????????????????1??);\n        wildcard bins bit_3_0_1  = (32'b????????????????????????????0??? => 32'b????????????????????????????1???);\n        wildcard bins bit_4_0_1  = (32'b???????????????????????????0???? => 32'b???????????????????????????1????);\n        wildcard bins bit_5_0_1  = (32'b??????????????????????????0????? => 32'b??????????????????????????1?????);\n        wildcard bins bit_6_0_1  = (32'b?????????????????????????0?????? => 32'b?????????????????????????1??????);\n        wildcard bins bit_7_0_1  = (32'b????????????????????????0??????? => 32'b????????????????????????1???????);\n        wildcard bins bit_8_0_1  = (32'b???????????????????????0???????? => 32'b???????????????????????1????????);\n        wildcard bins bit_9_0_1  = (32'b??????????????????????0????????? => 32'b??????????????????????1?????????);\n        wildcard bins bit_10_0_1  = (32'b?????????????????????0?????????? => 32'b?????????????????????1??????????);\n        wildcard bins bit_11_0_1  = (32'b????????????????????0??????????? => 32'b????????????????????1???????????);\n        wildcard bins bit_12_0_1  = (32'b???????????????????0???????????? => 32'b???????????????????1????????????);\n        wildcard bins bit_13_0_1  = (32'b??????????????????0????????????? => 32'b??????????????????1?????????????);\n        wildcard bins bit_14_0_1  = (32'b?????????????????0?????????????? => 32'b?????????????????1??????????????);\n        wildcard bins bit_15_0_1  = (32'b????????????????0??????????????? => 32'b????????????????1???????????????);\n        wildcard bins bit_16_0_1  = (32'b???????????????0???????????????? => 32'b???????????????1????????????????);\n        wildcard bins bit_17_0_1  = (32'b??????????????0????????????????? => 32'b??????????????1?????????????????);\n        wildcard bins bit_18_0_1  = (32'b?????????????0?????????????????? => 32'b?????????????1??????????????????);\n        wildcard bins bit_19_0_1  = (32'b????????????0??????????????????? => 32'b????????????1???????????????????);\n        wildcard bins bit_20_0_1  = (32'b???????????0???????????????????? => 32'b???????????1????????????????????);\n        wildcard bins bit_21_0_1  = (32'b??????????0????????????????????? => 32'b??????????1?????????????????????);\n        wildcard bins bit_22_0_1  = (32'b?????????0?????????????????????? => 32'b?????????1??????????????????????);\n        wildcard bins bit_23_0_1  = (32'b????????0??????????????????????? => 32'b????????1???????????????????????);\n        wildcard bins bit_24_0_1  = (32'b???????0???????????????????????? => 32'b???????1????????????????????????);\n        wildcard bins bit_25_0_1  = (32'b??????0????????????????????????? => 32'b??????1?????????????????????????);\n        wildcard bins bit_26_0_1  = (32'b?????0?????????????????????????? => 32'b?????1??????????????????????????);\n        wildcard bins bit_27_0_1  = (32'b????0??????????????????????????? => 32'b????1???????????????????????????);\n        wildcard bins bit_28_0_1  = (32'b???0???????????????????????????? => 32'b???1????????????????????????????);\n        wildcard bins bit_29_0_1  = (32'b??0????????????????????????????? => 32'b??1?????????????????????????????);\n        wildcard bins bit_30_0_1  = (32'b?0?????????????????????????????? => 32'b?1??????????????????????????????);\n        wildcard bins bit_31_0_1  = (32'b0??????????????????????????????? => 32'b1???????????????????????????????);\n        wildcard bins bit_0_1_0  = (32'b???????????????????????????????1 => 32'b???????????????????????????????0);\n        wildcard bins bit_1_1_0  = (32'b??????????????????????????????1? => 32'b??????????????????????????????0?);\n        wildcard bins bit_2_1_0  = (32'b?????????????????????????????1?? => 32'b?????????????????????????????0??);\n        wildcard bins bit_3_1_0  = (32'b????????????????????????????1??? => 32'b????????????????????????????0???);\n        wildcard bins bit_4_1_0  = (32'b???????????????????????????1???? => 32'b???????????????????????????0????);\n        wildcard bins bit_5_1_0  = (32'b??????????????????????????1????? => 32'b??????????????????????????0?????);\n        wildcard bins bit_6_1_0  = (32'b?????????????????????????1?????? => 32'b?????????????????????????0??????);\n        wildcard bins bit_7_1_0  = (32'b????????????????????????1??????? => 32'b????????????????????????0???????);\n        wildcard bins bit_8_1_0  = (32'b???????????????????????1???????? => 32'b???????????????????????0????????);\n        wildcard bins bit_9_1_0  = (32'b??????????????????????1????????? => 32'b??????????????????????0?????????);\n        wildcard bins bit_10_1_0  = (32'b?????????????????????1?????????? => 32'b?????????????????????0??????????);\n        wildcard bins bit_11_1_0  = (32'b????????????????????1??????????? => 32'b????????????????????0???????????);\n        wildcard bins bit_12_1_0  = (32'b???????????????????1???????????? => 32'b???????????????????0????????????);\n        wildcard bins bit_13_1_0  = (32'b??????????????????1????????????? => 32'b??????????????????0?????????????);\n        wildcard bins bit_14_1_0  = (32'b?????????????????1?????????????? => 32'b?????????????????0??????????????);\n        wildcard bins bit_15_1_0  = (32'b????????????????1??????????????? => 32'b????????????????0???????????????);\n        wildcard bins bit_16_1_0  = (32'b???????????????1???????????????? => 32'b???????????????0????????????????);\n        wildcard bins bit_17_1_0  = (32'b??????????????1????????????????? => 32'b??????????????0?????????????????);\n        wildcard bins bit_18_1_0  = (32'b?????????????1?????????????????? => 32'b?????????????0??????????????????);\n        wildcard bins bit_19_1_0  = (32'b????????????1??????????????????? => 32'b????????????0???????????????????);\n        wildcard bins bit_20_1_0  = (32'b???????????1???????????????????? => 32'b???????????0????????????????????);\n        wildcard bins bit_21_1_0  = (32'b??????????1????????????????????? => 32'b??????????0?????????????????????);\n        wildcard bins bit_22_1_0  = (32'b?????????1?????????????????????? => 32'b?????????0??????????????????????);\n        wildcard bins bit_23_1_0  = (32'b????????1??????????????????????? => 32'b????????0???????????????????????);\n        wildcard bins bit_24_1_0  = (32'b???????1???????????????????????? => 32'b???????0????????????????????????);\n        wildcard bins bit_25_1_0  = (32'b??????1????????????????????????? => 32'b??????0?????????????????????????);\n        wildcard bins bit_26_1_0  = (32'b?????1?????????????????????????? => 32'b?????0??????????????????????????);\n        wildcard bins bit_27_1_0  = (32'b????1??????????????????????????? => 32'b????0???????????????????????????);\n        wildcard bins bit_28_1_0  = (32'b???1???????????????????????????? => 32'b???0????????????????????????????);\n        wildcard bins bit_29_1_0  = (32'b??1????????????????????????????? => 32'b??0?????????????????????????????);\n        wildcard bins bit_30_1_0  = (32'b?1?????????????????????????????? => 32'b?0??????????????????????????????);\n        wildcard bins bit_31_1_0  = (32'b1??????????????????????????????? => 32'b0???????????????????????????????);\n    }\n    cp_rs2_toggle : coverpoint unsigned'(ins.current.rs2_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS2 Toggle bits\";\n        wildcard bins bit_0_0_1  = (32'b???????????????????????????????0 => 32'b???????????????????????????????1);\n        wildcard bins bit_1_0_1  = (32'b??????????????????????????????0? => 32'b??????????????????????????????1?);\n        wildcard bins bit_2_0_1  = (32'b?????????????????????????????0?? => 32'b?????????????????????????????1??);\n        wildcard bins bit_3_0_1  = (32'b????????????????????????????0??? => 32'b????????????????????????????1???);\n        wildcard bins bit_4_0_1  = (32'b???????????????????????????0???? => 32'b???????????????????????????1????);\n        wildcard bins bit_5_0_1  = (32'b??????????????????????????0????? => 32'b??????????????????????????1?????);\n        wildcard bins bit_6_0_1  = (32'b?????????????????????????0?????? => 32'b?????????????????????????1??????);\n        wildcard bins bit_7_0_1  = (32'b????????????????????????0??????? => 32'b????????????????????????1???????);\n        wildcard bins bit_8_0_1  = (32'b???????????????????????0???????? => 32'b???????????????????????1????????);\n        wildcard bins bit_9_0_1  = (32'b??????????????????????0????????? => 32'b??????????????????????1?????????);\n        wildcard bins bit_10_0_1  = (32'b?????????????????????0?????????? => 32'b?????????????????????1??????????);\n        wildcard bins bit_11_0_1  = (32'b????????????????????0??????????? => 32'b????????????????????1???????????);\n        wildcard bins bit_12_0_1  = (32'b???????????????????0???????????? => 32'b???????????????????1????????????);\n        wildcard bins bit_13_0_1  = (32'b??????????????????0????????????? => 32'b??????????????????1?????????????);\n        wildcard bins bit_14_0_1  = (32'b?????????????????0?????????????? => 32'b?????????????????1??????????????);\n        wildcard bins bit_15_0_1  = (32'b????????????????0??????????????? => 32'b????????????????1???????????????);\n        wildcard bins bit_16_0_1  = (32'b???????????????0???????????????? => 32'b???????????????1????????????????);\n        wildcard bins bit_17_0_1  = (32'b??????????????0????????????????? => 32'b??????????????1?????????????????);\n        wildcard bins bit_18_0_1  = (32'b?????????????0?????????????????? => 32'b?????????????1??????????????????);\n        wildcard bins bit_19_0_1  = (32'b????????????0??????????????????? => 32'b????????????1???????????????????);\n        wildcard bins bit_20_0_1  = (32'b???????????0???????????????????? => 32'b???????????1????????????????????);\n        wildcard bins bit_21_0_1  = (32'b??????????0????????????????????? => 32'b??????????1?????????????????????);\n        wildcard bins bit_22_0_1  = (32'b?????????0?????????????????????? => 32'b?????????1??????????????????????);\n        wildcard bins bit_23_0_1  = (32'b????????0??????????????????????? => 32'b????????1???????????????????????);\n        wildcard bins bit_24_0_1  = (32'b???????0???????????????????????? => 32'b???????1????????????????????????);\n        wildcard bins bit_25_0_1  = (32'b??????0????????????????????????? => 32'b??????1?????????????????????????);\n        wildcard bins bit_26_0_1  = (32'b?????0?????????????????????????? => 32'b?????1??????????????????????????);\n        wildcard bins bit_27_0_1  = (32'b????0??????????????????????????? => 32'b????1???????????????????????????);\n        wildcard bins bit_28_0_1  = (32'b???0???????????????????????????? => 32'b???1????????????????????????????);\n        wildcard bins bit_29_0_1  = (32'b??0????????????????????????????? => 32'b??1?????????????????????????????);\n        wildcard bins bit_30_0_1  = (32'b?0?????????????????????????????? => 32'b?1??????????????????????????????);\n        wildcard bins bit_31_0_1  = (32'b0??????????????????????????????? => 32'b1???????????????????????????????);\n        wildcard bins bit_0_1_0  = (32'b???????????????????????????????1 => 32'b???????????????????????????????0);\n        wildcard bins bit_1_1_0  = (32'b??????????????????????????????1? => 32'b??????????????????????????????0?);\n        wildcard bins bit_2_1_0  = (32'b?????????????????????????????1?? => 32'b?????????????????????????????0??);\n        wildcard bins bit_3_1_0  = (32'b????????????????????????????1??? => 32'b????????????????????????????0???);\n        wildcard bins bit_4_1_0  = (32'b???????????????????????????1???? => 32'b???????????????????????????0????);\n        wildcard bins bit_5_1_0  = (32'b??????????????????????????1????? => 32'b??????????????????????????0?????);\n        wildcard bins bit_6_1_0  = (32'b?????????????????????????1?????? => 32'b?????????????????????????0??????);\n        wildcard bins bit_7_1_0  = (32'b????????????????????????1??????? => 32'b????????????????????????0???????);\n        wildcard bins bit_8_1_0  = (32'b???????????????????????1???????? => 32'b???????????????????????0????????);\n        wildcard bins bit_9_1_0  = (32'b??????????????????????1????????? => 32'b??????????????????????0?????????);\n        wildcard bins bit_10_1_0  = (32'b?????????????????????1?????????? => 32'b?????????????????????0??????????);\n        wildcard bins bit_11_1_0  = (32'b????????????????????1??????????? => 32'b????????????????????0???????????);\n        wildcard bins bit_12_1_0  = (32'b???????????????????1???????????? => 32'b???????????????????0????????????);\n        wildcard bins bit_13_1_0  = (32'b??????????????????1????????????? => 32'b??????????????????0?????????????);\n        wildcard bins bit_14_1_0  = (32'b?????????????????1?????????????? => 32'b?????????????????0??????????????);\n        wildcard bins bit_15_1_0  = (32'b????????????????1??????????????? => 32'b????????????????0???????????????);\n        wildcard bins bit_16_1_0  = (32'b???????????????1???????????????? => 32'b???????????????0????????????????);\n        wildcard bins bit_17_1_0  = (32'b??????????????1????????????????? => 32'b??????????????0?????????????????);\n        wildcard bins bit_18_1_0  = (32'b?????????????1?????????????????? => 32'b?????????????0??????????????????);\n        wildcard bins bit_19_1_0  = (32'b????????????1??????????????????? => 32'b????????????0???????????????????);\n        wildcard bins bit_20_1_0  = (32'b???????????1???????????????????? => 32'b???????????0????????????????????);\n        wildcard bins bit_21_1_0  = (32'b??????????1????????????????????? => 32'b??????????0?????????????????????);\n        wildcard bins bit_22_1_0  = (32'b?????????1?????????????????????? => 32'b?????????0??????????????????????);\n        wildcard bins bit_23_1_0  = (32'b????????1??????????????????????? => 32'b????????0???????????????????????);\n        wildcard bins bit_24_1_0  = (32'b???????1???????????????????????? => 32'b???????0????????????????????????);\n        wildcard bins bit_25_1_0  = (32'b??????1????????????????????????? => 32'b??????0?????????????????????????);\n        wildcard bins bit_26_1_0  = (32'b?????1?????????????????????????? => 32'b?????0??????????????????????????);\n        wildcard bins bit_27_1_0  = (32'b????1??????????????????????????? => 32'b????0???????????????????????????);\n        wildcard bins bit_28_1_0  = (32'b???1???????????????????????????? => 32'b???0????????????????????????????);\n        wildcard bins bit_29_1_0  = (32'b??1????????????????????????????? => 32'b??0?????????????????????????????);\n        wildcard bins bit_30_1_0  = (32'b?1?????????????????????????????? => 32'b?0??????????????????????????????);\n        wildcard bins bit_31_1_0  = (32'b1??????????????????????????????? => 32'b0???????????????????????????????);\n    }\n`endif\n\n\n`ifdef COVER_TYPE_CROSS_VALUES\n    cr_rs1_rs2 : cross cp_rs1_sign,cp_rs2_sign  iff (ins.trap == 0 )  {\n        option.comment = \"Cross coverage of RS1 sign and RS2 sign\";\n    }\n`endif\n\nendgroup\n\ncovergroup rem_cg with function sample(ins_rv32m_t ins);\n    option.per_instance = 1; \n\n`ifdef COVER_TYPE_ASM_COUNT\n    cp_asm_count : coverpoint ins.ins_str == \"rem\"  iff (ins.trap == 0 )  {\n        option.comment = \"Number of times instruction is executed\";\n        bins count[]  = {1};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_ASSIGNMENTS\n    cp_rd : coverpoint ins.get_gpr_reg(ins.current.rd)  iff (ins.trap == 0 )  {\n        option.comment = \"RD (GPR) register assignment\";\n    }\n    cp_rs1 : coverpoint ins.get_gpr_reg(ins.current.rs1)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 (GPR) register assignment\";\n    }\n    cp_rs2 : coverpoint ins.get_gpr_reg(ins.current.rs2)  iff (ins.trap == 0 )  {\n        option.comment = \"RS2 (GPR) register assignment\";\n    }\n`endif\n\n\n`ifdef COVER_TYPE_EQUAL\n    cmp_rd_rs1_eqval : coverpoint ins.current.rd_val == ins.current.rs1_val  iff (ins.trap == 0 )  {\n        option.comment = \"Compare RD and RS1 register values\";\n        bins rd_eqval_rs1  = {1};\n        bins rd_neval_rs1  = {0};\n    }\n    cmp_rd_rs2_eqval : coverpoint ins.current.rd_val == ins.current.rs2_val  iff (ins.trap == 0 )  {\n        option.comment = \"Compare RD and RS2 register values\";\n        bins rd_eqval_rs2  = {1};\n        bins rd_neval_rs2  = {0};\n    }\n    cmp_rs1_rs2_eqval : coverpoint ins.current.rs1_val == ins.current.rs2_val  iff (ins.trap == 0 )  {\n        option.comment = \"Compare RS1 and RS2 register values\";\n        bins rs1_eqval_rs2  = {1};\n        bins rs1_neval_rs2  = {0};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_HAZARD\n    cp_gpr_hazard : coverpoint check_gpr_hazards(ins.hart, ins.issue)  iff (ins.trap == 0 )  {\n        option.comment = \"GPR Hazard\";\n        bins hazards[]  = {NO_HAZARD, RAW_HAZARD, WAR_HAZARD, WAW_HAZARD};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_MAXVALS\n    cp_rd_maxvals : coverpoint unsigned'(ins.current.rd_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RD Max values\";\n        bins zeros  = {0};\n        bins min  = {32'b10000000000000000000000000000000};\n        bins max  = {32'b01111111111111111111111111111111};\n        bins ones  = {32'b11111111111111111111111111111111};\n        bins one  = {32'b00000000000000000000000000000001};\n        bins minp1  = {32'b10000000000000000000000000000001};\n    }\n    cp_rs1_maxvals : coverpoint unsigned'(ins.current.rs1_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 Max values\";\n        bins zeros  = {0};\n        bins min  = {32'b10000000000000000000000000000000};\n        bins max  = {32'b01111111111111111111111111111111};\n        bins ones  = {32'b11111111111111111111111111111111};\n        bins one  = {32'b00000000000000000000000000000001};\n        bins minp1  = {32'b10000000000000000000000000000001};\n    }\n    cp_rs2_maxvals : coverpoint unsigned'(ins.current.rs2_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS2 Max values\";\n        bins zeros  = {0};\n        bins min  = {32'b10000000000000000000000000000000};\n        bins max  = {32'b01111111111111111111111111111111};\n        bins ones  = {32'b11111111111111111111111111111111};\n        bins one  = {32'b00000000000000000000000000000001};\n        bins minp1  = {32'b10000000000000000000000000000001};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_REG_COMPARE\n    cmp_rd_rs1 : coverpoint ins.current.rd == ins.current.rs1  iff (ins.trap == 0 )  {\n        option.comment = \"Compare register assignment\";\n        bins x0  = {1} iff (ins.current.rd == \"x0\");\n        bins x1  = {1} iff (ins.current.rd == \"x1\");\n        bins x2  = {1} iff (ins.current.rd == \"x2\");\n        bins x3  = {1} iff (ins.current.rd == \"x3\");\n        bins x4  = {1} iff (ins.current.rd == \"x4\");\n        bins x5  = {1} iff (ins.current.rd == \"x5\");\n        bins x6  = {1} iff (ins.current.rd == \"x6\");\n        bins x7  = {1} iff (ins.current.rd == \"x7\");\n        bins x8  = {1} iff (ins.current.rd == \"x8\");\n        bins x9  = {1} iff (ins.current.rd == \"x9\");\n        bins x10  = {1} iff (ins.current.rd == \"x10\");\n        bins x11  = {1} iff (ins.current.rd == \"x11\");\n        bins x12  = {1} iff (ins.current.rd == \"x12\");\n        bins x13  = {1} iff (ins.current.rd == \"x13\");\n        bins x14  = {1} iff (ins.current.rd == \"x14\");\n        bins x15  = {1} iff (ins.current.rd == \"x15\");\n`ifndef COVER_BASE_E\n        bins x16  = {1} iff (ins.current.rd == \"x16\");\n        bins x17  = {1} iff (ins.current.rd == \"x17\");\n        bins x18  = {1} iff (ins.current.rd == \"x18\");\n        bins x19  = {1} iff (ins.current.rd == \"x19\");\n        bins x20  = {1} iff (ins.current.rd == \"x20\");\n        bins x21  = {1} iff (ins.current.rd == \"x21\");\n        bins x22  = {1} iff (ins.current.rd == \"x22\");\n        bins x23  = {1} iff (ins.current.rd == \"x23\");\n        bins x24  = {1} iff (ins.current.rd == \"x24\");\n        bins x25  = {1} iff (ins.current.rd == \"x25\");\n        bins x26  = {1} iff (ins.current.rd == \"x26\");\n        bins x27  = {1} iff (ins.current.rd == \"x27\");\n        bins x28  = {1} iff (ins.current.rd == \"x28\");\n        bins x29  = {1} iff (ins.current.rd == \"x29\");\n        bins x30  = {1} iff (ins.current.rd == \"x30\");\n        bins x31  = {1} iff (ins.current.rd == \"x31\");\n`endif\n    }\n    cmp_rd_rs1_eq : coverpoint ins.current.rd == ins.current.rs1  iff (ins.trap == 0 )  {\n        option.comment = \"RD and RS1 register (assignment) WAR Hazard\";\n        bins x0  = {1} iff (ins.current.rd == \"x0\");\n        bins x1  = {1} iff (ins.current.rd == \"x1\");\n        bins x2  = {1} iff (ins.current.rd == \"x2\");\n        bins x3  = {1} iff (ins.current.rd == \"x3\");\n        bins x4  = {1} iff (ins.current.rd == \"x4\");\n        bins x5  = {1} iff (ins.current.rd == \"x5\");\n        bins x6  = {1} iff (ins.current.rd == \"x6\");\n        bins x7  = {1} iff (ins.current.rd == \"x7\");\n        bins x8  = {1} iff (ins.current.rd == \"x8\");\n        bins x9  = {1} iff (ins.current.rd == \"x9\");\n        bins x10  = {1} iff (ins.current.rd == \"x10\");\n        bins x11  = {1} iff (ins.current.rd == \"x11\");\n        bins x12  = {1} iff (ins.current.rd == \"x12\");\n        bins x13  = {1} iff (ins.current.rd == \"x13\");\n        bins x14  = {1} iff (ins.current.rd == \"x14\");\n        bins x15  = {1} iff (ins.current.rd == \"x15\");\n`ifndef COVER_BASE_E\n        bins x16  = {1} iff (ins.current.rd == \"x16\");\n        bins x17  = {1} iff (ins.current.rd == \"x17\");\n        bins x18  = {1} iff (ins.current.rd == \"x18\");\n        bins x19  = {1} iff (ins.current.rd == \"x19\");\n        bins x20  = {1} iff (ins.current.rd == \"x20\");\n        bins x21  = {1} iff (ins.current.rd == \"x21\");\n        bins x22  = {1} iff (ins.current.rd == \"x22\");\n        bins x23  = {1} iff (ins.current.rd == \"x23\");\n        bins x24  = {1} iff (ins.current.rd == \"x24\");\n        bins x25  = {1} iff (ins.current.rd == \"x25\");\n        bins x26  = {1} iff (ins.current.rd == \"x26\");\n        bins x27  = {1} iff (ins.current.rd == \"x27\");\n        bins x28  = {1} iff (ins.current.rd == \"x28\");\n        bins x29  = {1} iff (ins.current.rd == \"x29\");\n        bins x30  = {1} iff (ins.current.rd == \"x30\");\n        bins x31  = {1} iff (ins.current.rd == \"x31\");\n`endif\n    }\n    cmp_rd_rs1_rs2 : coverpoint (ins.current.rd == ins.current.rs1) && (ins.current.rd == ins.current.rs2)  iff (ins.trap == 0 )  {\n        option.comment = \"Compare register assignment\";\n        bins x0  = {1} iff (ins.current.rd == \"x0\");\n        bins x1  = {1} iff (ins.current.rd == \"x1\");\n        bins x2  = {1} iff (ins.current.rd == \"x2\");\n        bins x3  = {1} iff (ins.current.rd == \"x3\");\n        bins x4  = {1} iff (ins.current.rd == \"x4\");\n        bins x5  = {1} iff (ins.current.rd == \"x5\");\n        bins x6  = {1} iff (ins.current.rd == \"x6\");\n        bins x7  = {1} iff (ins.current.rd == \"x7\");\n        bins x8  = {1} iff (ins.current.rd == \"x8\");\n        bins x9  = {1} iff (ins.current.rd == \"x9\");\n        bins x10  = {1} iff (ins.current.rd == \"x10\");\n        bins x11  = {1} iff (ins.current.rd == \"x11\");\n        bins x12  = {1} iff (ins.current.rd == \"x12\");\n        bins x13  = {1} iff (ins.current.rd == \"x13\");\n        bins x14  = {1} iff (ins.current.rd == \"x14\");\n        bins x15  = {1} iff (ins.current.rd == \"x15\");\n`ifndef COVER_BASE_E\n        bins x16  = {1} iff (ins.current.rd == \"x16\");\n        bins x17  = {1} iff (ins.current.rd == \"x17\");\n        bins x18  = {1} iff (ins.current.rd == \"x18\");\n        bins x19  = {1} iff (ins.current.rd == \"x19\");\n        bins x20  = {1} iff (ins.current.rd == \"x20\");\n        bins x21  = {1} iff (ins.current.rd == \"x21\");\n        bins x22  = {1} iff (ins.current.rd == \"x22\");\n        bins x23  = {1} iff (ins.current.rd == \"x23\");\n        bins x24  = {1} iff (ins.current.rd == \"x24\");\n        bins x25  = {1} iff (ins.current.rd == \"x25\");\n        bins x26  = {1} iff (ins.current.rd == \"x26\");\n        bins x27  = {1} iff (ins.current.rd == \"x27\");\n        bins x28  = {1} iff (ins.current.rd == \"x28\");\n        bins x29  = {1} iff (ins.current.rd == \"x29\");\n        bins x30  = {1} iff (ins.current.rd == \"x30\");\n        bins x31  = {1} iff (ins.current.rd == \"x31\");\n`endif\n    }\n    cmp_rd_rs2 : coverpoint ins.current.rd == ins.current.rs2  iff (ins.trap == 0 )  {\n        option.comment = \"Compare register assignment\";\n        bins x0  = {1} iff (ins.current.rd == \"x0\");\n        bins x1  = {1} iff (ins.current.rd == \"x1\");\n        bins x2  = {1} iff (ins.current.rd == \"x2\");\n        bins x3  = {1} iff (ins.current.rd == \"x3\");\n        bins x4  = {1} iff (ins.current.rd == \"x4\");\n        bins x5  = {1} iff (ins.current.rd == \"x5\");\n        bins x6  = {1} iff (ins.current.rd == \"x6\");\n        bins x7  = {1} iff (ins.current.rd == \"x7\");\n        bins x8  = {1} iff (ins.current.rd == \"x8\");\n        bins x9  = {1} iff (ins.current.rd == \"x9\");\n        bins x10  = {1} iff (ins.current.rd == \"x10\");\n        bins x11  = {1} iff (ins.current.rd == \"x11\");\n        bins x12  = {1} iff (ins.current.rd == \"x12\");\n        bins x13  = {1} iff (ins.current.rd == \"x13\");\n        bins x14  = {1} iff (ins.current.rd == \"x14\");\n        bins x15  = {1} iff (ins.current.rd == \"x15\");\n`ifndef COVER_BASE_E\n        bins x16  = {1} iff (ins.current.rd == \"x16\");\n        bins x17  = {1} iff (ins.current.rd == \"x17\");\n        bins x18  = {1} iff (ins.current.rd == \"x18\");\n        bins x19  = {1} iff (ins.current.rd == \"x19\");\n        bins x20  = {1} iff (ins.current.rd == \"x20\");\n        bins x21  = {1} iff (ins.current.rd == \"x21\");\n        bins x22  = {1} iff (ins.current.rd == \"x22\");\n        bins x23  = {1} iff (ins.current.rd == \"x23\");\n        bins x24  = {1} iff (ins.current.rd == \"x24\");\n        bins x25  = {1} iff (ins.current.rd == \"x25\");\n        bins x26  = {1} iff (ins.current.rd == \"x26\");\n        bins x27  = {1} iff (ins.current.rd == \"x27\");\n        bins x28  = {1} iff (ins.current.rd == \"x28\");\n        bins x29  = {1} iff (ins.current.rd == \"x29\");\n        bins x30  = {1} iff (ins.current.rd == \"x30\");\n        bins x31  = {1} iff (ins.current.rd == \"x31\");\n`endif\n    }\n    cmp_rd_rs2_eq : coverpoint ins.current.rd == ins.current.rs2  iff (ins.trap == 0 )  {\n        option.comment = \"RD and RS2 register (assignment) WAR Hazard\";\n        bins x0  = {1} iff (ins.current.rd == \"x0\");\n        bins x1  = {1} iff (ins.current.rd == \"x1\");\n        bins x2  = {1} iff (ins.current.rd == \"x2\");\n        bins x3  = {1} iff (ins.current.rd == \"x3\");\n        bins x4  = {1} iff (ins.current.rd == \"x4\");\n        bins x5  = {1} iff (ins.current.rd == \"x5\");\n        bins x6  = {1} iff (ins.current.rd == \"x6\");\n        bins x7  = {1} iff (ins.current.rd == \"x7\");\n        bins x8  = {1} iff (ins.current.rd == \"x8\");\n        bins x9  = {1} iff (ins.current.rd == \"x9\");\n        bins x10  = {1} iff (ins.current.rd == \"x10\");\n        bins x11  = {1} iff (ins.current.rd == \"x11\");\n        bins x12  = {1} iff (ins.current.rd == \"x12\");\n        bins x13  = {1} iff (ins.current.rd == \"x13\");\n        bins x14  = {1} iff (ins.current.rd == \"x14\");\n        bins x15  = {1} iff (ins.current.rd == \"x15\");\n`ifndef COVER_BASE_E\n        bins x16  = {1} iff (ins.current.rd == \"x16\");\n        bins x17  = {1} iff (ins.current.rd == \"x17\");\n        bins x18  = {1} iff (ins.current.rd == \"x18\");\n        bins x19  = {1} iff (ins.current.rd == \"x19\");\n        bins x20  = {1} iff (ins.current.rd == \"x20\");\n        bins x21  = {1} iff (ins.current.rd == \"x21\");\n        bins x22  = {1} iff (ins.current.rd == \"x22\");\n        bins x23  = {1} iff (ins.current.rd == \"x23\");\n        bins x24  = {1} iff (ins.current.rd == \"x24\");\n        bins x25  = {1} iff (ins.current.rd == \"x25\");\n        bins x26  = {1} iff (ins.current.rd == \"x26\");\n        bins x27  = {1} iff (ins.current.rd == \"x27\");\n        bins x28  = {1} iff (ins.current.rd == \"x28\");\n        bins x29  = {1} iff (ins.current.rd == \"x29\");\n        bins x30  = {1} iff (ins.current.rd == \"x30\");\n        bins x31  = {1} iff (ins.current.rd == \"x31\");\n`endif\n    }\n    cmp_rs1_rs2_eq : coverpoint ins.current.rs1 == ins.current.rs2  iff (ins.trap == 0 )  {\n        option.comment = \"Compare RS1 and RS2 register assignment\";\n        bins x0  = {1} iff (ins.current.rs1 == \"x0\");\n        bins x1  = {1} iff (ins.current.rs1 == \"x1\");\n        bins x2  = {1} iff (ins.current.rs1 == \"x2\");\n        bins x3  = {1} iff (ins.current.rs1 == \"x3\");\n        bins x4  = {1} iff (ins.current.rs1 == \"x4\");\n        bins x5  = {1} iff (ins.current.rs1 == \"x5\");\n        bins x6  = {1} iff (ins.current.rs1 == \"x6\");\n        bins x7  = {1} iff (ins.current.rs1 == \"x7\");\n        bins x8  = {1} iff (ins.current.rs1 == \"x8\");\n        bins x9  = {1} iff (ins.current.rs1 == \"x9\");\n        bins x10  = {1} iff (ins.current.rs1 == \"x10\");\n        bins x11  = {1} iff (ins.current.rs1 == \"x11\");\n        bins x12  = {1} iff (ins.current.rs1 == \"x12\");\n        bins x13  = {1} iff (ins.current.rs1 == \"x13\");\n        bins x14  = {1} iff (ins.current.rs1 == \"x14\");\n        bins x15  = {1} iff (ins.current.rs1 == \"x15\");\n`ifndef COVER_BASE_E\n        bins x16  = {1} iff (ins.current.rs1 == \"x16\");\n        bins x17  = {1} iff (ins.current.rs1 == \"x17\");\n        bins x18  = {1} iff (ins.current.rs1 == \"x18\");\n        bins x19  = {1} iff (ins.current.rs1 == \"x19\");\n        bins x20  = {1} iff (ins.current.rs1 == \"x20\");\n        bins x21  = {1} iff (ins.current.rs1 == \"x21\");\n        bins x22  = {1} iff (ins.current.rs1 == \"x22\");\n        bins x23  = {1} iff (ins.current.rs1 == \"x23\");\n        bins x24  = {1} iff (ins.current.rs1 == \"x24\");\n        bins x25  = {1} iff (ins.current.rs1 == \"x25\");\n        bins x26  = {1} iff (ins.current.rs1 == \"x26\");\n        bins x27  = {1} iff (ins.current.rs1 == \"x27\");\n        bins x28  = {1} iff (ins.current.rs1 == \"x28\");\n        bins x29  = {1} iff (ins.current.rs1 == \"x29\");\n        bins x30  = {1} iff (ins.current.rs1 == \"x30\");\n        bins x31  = {1} iff (ins.current.rs1 == \"x31\");\n`endif\n    }\n`endif\n\n\n`ifdef COVER_TYPE_SIGNS\n    cp_rd_sign : coverpoint int'(ins.current.rd_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RD (GPR) sign of value\";\n        bins neg  = {[$:-1]};\n        bins pos  = {[1:$]};\n    }\n    cp_rs1_sign : coverpoint int'(ins.current.rs1_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 (GPR) sign of value\";\n        bins neg  = {[$:-1]};\n        bins pos  = {[1:$]};\n    }\n    cp_rs2_sign : coverpoint int'(ins.current.rs2_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS2 (GPR) sign of value\";\n        bins neg  = {[$:-1]};\n        bins pos  = {[1:$]};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_TOGGLE\n    cp_rd_toggle : coverpoint unsigned'(ins.current.rd_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RD Toggle bits\";\n        wildcard bins bit_0_0_1  = (32'b???????????????????????????????0 => 32'b???????????????????????????????1);\n        wildcard bins bit_1_0_1  = (32'b??????????????????????????????0? => 32'b??????????????????????????????1?);\n        wildcard bins bit_2_0_1  = (32'b?????????????????????????????0?? => 32'b?????????????????????????????1??);\n        wildcard bins bit_3_0_1  = (32'b????????????????????????????0??? => 32'b????????????????????????????1???);\n        wildcard bins bit_4_0_1  = (32'b???????????????????????????0???? => 32'b???????????????????????????1????);\n        wildcard bins bit_5_0_1  = (32'b??????????????????????????0????? => 32'b??????????????????????????1?????);\n        wildcard bins bit_6_0_1  = (32'b?????????????????????????0?????? => 32'b?????????????????????????1??????);\n        wildcard bins bit_7_0_1  = (32'b????????????????????????0??????? => 32'b????????????????????????1???????);\n        wildcard bins bit_8_0_1  = (32'b???????????????????????0???????? => 32'b???????????????????????1????????);\n        wildcard bins bit_9_0_1  = (32'b??????????????????????0????????? => 32'b??????????????????????1?????????);\n        wildcard bins bit_10_0_1  = (32'b?????????????????????0?????????? => 32'b?????????????????????1??????????);\n        wildcard bins bit_11_0_1  = (32'b????????????????????0??????????? => 32'b????????????????????1???????????);\n        wildcard bins bit_12_0_1  = (32'b???????????????????0???????????? => 32'b???????????????????1????????????);\n        wildcard bins bit_13_0_1  = (32'b??????????????????0????????????? => 32'b??????????????????1?????????????);\n        wildcard bins bit_14_0_1  = (32'b?????????????????0?????????????? => 32'b?????????????????1??????????????);\n        wildcard bins bit_15_0_1  = (32'b????????????????0??????????????? => 32'b????????????????1???????????????);\n        wildcard bins bit_16_0_1  = (32'b???????????????0???????????????? => 32'b???????????????1????????????????);\n        wildcard bins bit_17_0_1  = (32'b??????????????0????????????????? => 32'b??????????????1?????????????????);\n        wildcard bins bit_18_0_1  = (32'b?????????????0?????????????????? => 32'b?????????????1??????????????????);\n        wildcard bins bit_19_0_1  = (32'b????????????0??????????????????? => 32'b????????????1???????????????????);\n        wildcard bins bit_20_0_1  = (32'b???????????0???????????????????? => 32'b???????????1????????????????????);\n        wildcard bins bit_21_0_1  = (32'b??????????0????????????????????? => 32'b??????????1?????????????????????);\n        wildcard bins bit_22_0_1  = (32'b?????????0?????????????????????? => 32'b?????????1??????????????????????);\n        wildcard bins bit_23_0_1  = (32'b????????0??????????????????????? => 32'b????????1???????????????????????);\n        wildcard bins bit_24_0_1  = (32'b???????0???????????????????????? => 32'b???????1????????????????????????);\n        wildcard bins bit_25_0_1  = (32'b??????0????????????????????????? => 32'b??????1?????????????????????????);\n        wildcard bins bit_26_0_1  = (32'b?????0?????????????????????????? => 32'b?????1??????????????????????????);\n        wildcard bins bit_27_0_1  = (32'b????0??????????????????????????? => 32'b????1???????????????????????????);\n        wildcard bins bit_28_0_1  = (32'b???0???????????????????????????? => 32'b???1????????????????????????????);\n        wildcard bins bit_29_0_1  = (32'b??0????????????????????????????? => 32'b??1?????????????????????????????);\n        wildcard bins bit_30_0_1  = (32'b?0?????????????????????????????? => 32'b?1??????????????????????????????);\n        wildcard bins bit_31_0_1  = (32'b0??????????????????????????????? => 32'b1???????????????????????????????);\n        wildcard bins bit_0_1_0  = (32'b???????????????????????????????1 => 32'b???????????????????????????????0);\n        wildcard bins bit_1_1_0  = (32'b??????????????????????????????1? => 32'b??????????????????????????????0?);\n        wildcard bins bit_2_1_0  = (32'b?????????????????????????????1?? => 32'b?????????????????????????????0??);\n        wildcard bins bit_3_1_0  = (32'b????????????????????????????1??? => 32'b????????????????????????????0???);\n        wildcard bins bit_4_1_0  = (32'b???????????????????????????1???? => 32'b???????????????????????????0????);\n        wildcard bins bit_5_1_0  = (32'b??????????????????????????1????? => 32'b??????????????????????????0?????);\n        wildcard bins bit_6_1_0  = (32'b?????????????????????????1?????? => 32'b?????????????????????????0??????);\n        wildcard bins bit_7_1_0  = (32'b????????????????????????1??????? => 32'b????????????????????????0???????);\n        wildcard bins bit_8_1_0  = (32'b???????????????????????1???????? => 32'b???????????????????????0????????);\n        wildcard bins bit_9_1_0  = (32'b??????????????????????1????????? => 32'b??????????????????????0?????????);\n        wildcard bins bit_10_1_0  = (32'b?????????????????????1?????????? => 32'b?????????????????????0??????????);\n        wildcard bins bit_11_1_0  = (32'b????????????????????1??????????? => 32'b????????????????????0???????????);\n        wildcard bins bit_12_1_0  = (32'b???????????????????1???????????? => 32'b???????????????????0????????????);\n        wildcard bins bit_13_1_0  = (32'b??????????????????1????????????? => 32'b??????????????????0?????????????);\n        wildcard bins bit_14_1_0  = (32'b?????????????????1?????????????? => 32'b?????????????????0??????????????);\n        wildcard bins bit_15_1_0  = (32'b????????????????1??????????????? => 32'b????????????????0???????????????);\n        wildcard bins bit_16_1_0  = (32'b???????????????1???????????????? => 32'b???????????????0????????????????);\n        wildcard bins bit_17_1_0  = (32'b??????????????1????????????????? => 32'b??????????????0?????????????????);\n        wildcard bins bit_18_1_0  = (32'b?????????????1?????????????????? => 32'b?????????????0??????????????????);\n        wildcard bins bit_19_1_0  = (32'b????????????1??????????????????? => 32'b????????????0???????????????????);\n        wildcard bins bit_20_1_0  = (32'b???????????1???????????????????? => 32'b???????????0????????????????????);\n        wildcard bins bit_21_1_0  = (32'b??????????1????????????????????? => 32'b??????????0?????????????????????);\n        wildcard bins bit_22_1_0  = (32'b?????????1?????????????????????? => 32'b?????????0??????????????????????);\n        wildcard bins bit_23_1_0  = (32'b????????1??????????????????????? => 32'b????????0???????????????????????);\n        wildcard bins bit_24_1_0  = (32'b???????1???????????????????????? => 32'b???????0????????????????????????);\n        wildcard bins bit_25_1_0  = (32'b??????1????????????????????????? => 32'b??????0?????????????????????????);\n        wildcard bins bit_26_1_0  = (32'b?????1?????????????????????????? => 32'b?????0??????????????????????????);\n        wildcard bins bit_27_1_0  = (32'b????1??????????????????????????? => 32'b????0???????????????????????????);\n        wildcard bins bit_28_1_0  = (32'b???1???????????????????????????? => 32'b???0????????????????????????????);\n        wildcard bins bit_29_1_0  = (32'b??1????????????????????????????? => 32'b??0?????????????????????????????);\n        wildcard bins bit_30_1_0  = (32'b?1?????????????????????????????? => 32'b?0??????????????????????????????);\n        wildcard bins bit_31_1_0  = (32'b1??????????????????????????????? => 32'b0???????????????????????????????);\n    }\n    cp_rs1_toggle : coverpoint unsigned'(ins.current.rs1_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 Toggle bits\";\n        wildcard bins bit_0_0_1  = (32'b???????????????????????????????0 => 32'b???????????????????????????????1);\n        wildcard bins bit_1_0_1  = (32'b??????????????????????????????0? => 32'b??????????????????????????????1?);\n        wildcard bins bit_2_0_1  = (32'b?????????????????????????????0?? => 32'b?????????????????????????????1??);\n        wildcard bins bit_3_0_1  = (32'b????????????????????????????0??? => 32'b????????????????????????????1???);\n        wildcard bins bit_4_0_1  = (32'b???????????????????????????0???? => 32'b???????????????????????????1????);\n        wildcard bins bit_5_0_1  = (32'b??????????????????????????0????? => 32'b??????????????????????????1?????);\n        wildcard bins bit_6_0_1  = (32'b?????????????????????????0?????? => 32'b?????????????????????????1??????);\n        wildcard bins bit_7_0_1  = (32'b????????????????????????0??????? => 32'b????????????????????????1???????);\n        wildcard bins bit_8_0_1  = (32'b???????????????????????0???????? => 32'b???????????????????????1????????);\n        wildcard bins bit_9_0_1  = (32'b??????????????????????0????????? => 32'b??????????????????????1?????????);\n        wildcard bins bit_10_0_1  = (32'b?????????????????????0?????????? => 32'b?????????????????????1??????????);\n        wildcard bins bit_11_0_1  = (32'b????????????????????0??????????? => 32'b????????????????????1???????????);\n        wildcard bins bit_12_0_1  = (32'b???????????????????0???????????? => 32'b???????????????????1????????????);\n        wildcard bins bit_13_0_1  = (32'b??????????????????0????????????? => 32'b??????????????????1?????????????);\n        wildcard bins bit_14_0_1  = (32'b?????????????????0?????????????? => 32'b?????????????????1??????????????);\n        wildcard bins bit_15_0_1  = (32'b????????????????0??????????????? => 32'b????????????????1???????????????);\n        wildcard bins bit_16_0_1  = (32'b???????????????0???????????????? => 32'b???????????????1????????????????);\n        wildcard bins bit_17_0_1  = (32'b??????????????0????????????????? => 32'b??????????????1?????????????????);\n        wildcard bins bit_18_0_1  = (32'b?????????????0?????????????????? => 32'b?????????????1??????????????????);\n        wildcard bins bit_19_0_1  = (32'b????????????0??????????????????? => 32'b????????????1???????????????????);\n        wildcard bins bit_20_0_1  = (32'b???????????0???????????????????? => 32'b???????????1????????????????????);\n        wildcard bins bit_21_0_1  = (32'b??????????0????????????????????? => 32'b??????????1?????????????????????);\n        wildcard bins bit_22_0_1  = (32'b?????????0?????????????????????? => 32'b?????????1??????????????????????);\n        wildcard bins bit_23_0_1  = (32'b????????0??????????????????????? => 32'b????????1???????????????????????);\n        wildcard bins bit_24_0_1  = (32'b???????0???????????????????????? => 32'b???????1????????????????????????);\n        wildcard bins bit_25_0_1  = (32'b??????0????????????????????????? => 32'b??????1?????????????????????????);\n        wildcard bins bit_26_0_1  = (32'b?????0?????????????????????????? => 32'b?????1??????????????????????????);\n        wildcard bins bit_27_0_1  = (32'b????0??????????????????????????? => 32'b????1???????????????????????????);\n        wildcard bins bit_28_0_1  = (32'b???0???????????????????????????? => 32'b???1????????????????????????????);\n        wildcard bins bit_29_0_1  = (32'b??0????????????????????????????? => 32'b??1?????????????????????????????);\n        wildcard bins bit_30_0_1  = (32'b?0?????????????????????????????? => 32'b?1??????????????????????????????);\n        wildcard bins bit_31_0_1  = (32'b0??????????????????????????????? => 32'b1???????????????????????????????);\n        wildcard bins bit_0_1_0  = (32'b???????????????????????????????1 => 32'b???????????????????????????????0);\n        wildcard bins bit_1_1_0  = (32'b??????????????????????????????1? => 32'b??????????????????????????????0?);\n        wildcard bins bit_2_1_0  = (32'b?????????????????????????????1?? => 32'b?????????????????????????????0??);\n        wildcard bins bit_3_1_0  = (32'b????????????????????????????1??? => 32'b????????????????????????????0???);\n        wildcard bins bit_4_1_0  = (32'b???????????????????????????1???? => 32'b???????????????????????????0????);\n        wildcard bins bit_5_1_0  = (32'b??????????????????????????1????? => 32'b??????????????????????????0?????);\n        wildcard bins bit_6_1_0  = (32'b?????????????????????????1?????? => 32'b?????????????????????????0??????);\n        wildcard bins bit_7_1_0  = (32'b????????????????????????1??????? => 32'b????????????????????????0???????);\n        wildcard bins bit_8_1_0  = (32'b???????????????????????1???????? => 32'b???????????????????????0????????);\n        wildcard bins bit_9_1_0  = (32'b??????????????????????1????????? => 32'b??????????????????????0?????????);\n        wildcard bins bit_10_1_0  = (32'b?????????????????????1?????????? => 32'b?????????????????????0??????????);\n        wildcard bins bit_11_1_0  = (32'b????????????????????1??????????? => 32'b????????????????????0???????????);\n        wildcard bins bit_12_1_0  = (32'b???????????????????1???????????? => 32'b???????????????????0????????????);\n        wildcard bins bit_13_1_0  = (32'b??????????????????1????????????? => 32'b??????????????????0?????????????);\n        wildcard bins bit_14_1_0  = (32'b?????????????????1?????????????? => 32'b?????????????????0??????????????);\n        wildcard bins bit_15_1_0  = (32'b????????????????1??????????????? => 32'b????????????????0???????????????);\n        wildcard bins bit_16_1_0  = (32'b???????????????1???????????????? => 32'b???????????????0????????????????);\n        wildcard bins bit_17_1_0  = (32'b??????????????1????????????????? => 32'b??????????????0?????????????????);\n        wildcard bins bit_18_1_0  = (32'b?????????????1?????????????????? => 32'b?????????????0??????????????????);\n        wildcard bins bit_19_1_0  = (32'b????????????1??????????????????? => 32'b????????????0???????????????????);\n        wildcard bins bit_20_1_0  = (32'b???????????1???????????????????? => 32'b???????????0????????????????????);\n        wildcard bins bit_21_1_0  = (32'b??????????1????????????????????? => 32'b??????????0?????????????????????);\n        wildcard bins bit_22_1_0  = (32'b?????????1?????????????????????? => 32'b?????????0??????????????????????);\n        wildcard bins bit_23_1_0  = (32'b????????1??????????????????????? => 32'b????????0???????????????????????);\n        wildcard bins bit_24_1_0  = (32'b???????1???????????????????????? => 32'b???????0????????????????????????);\n        wildcard bins bit_25_1_0  = (32'b??????1????????????????????????? => 32'b??????0?????????????????????????);\n        wildcard bins bit_26_1_0  = (32'b?????1?????????????????????????? => 32'b?????0??????????????????????????);\n        wildcard bins bit_27_1_0  = (32'b????1??????????????????????????? => 32'b????0???????????????????????????);\n        wildcard bins bit_28_1_0  = (32'b???1???????????????????????????? => 32'b???0????????????????????????????);\n        wildcard bins bit_29_1_0  = (32'b??1????????????????????????????? => 32'b??0?????????????????????????????);\n        wildcard bins bit_30_1_0  = (32'b?1?????????????????????????????? => 32'b?0??????????????????????????????);\n        wildcard bins bit_31_1_0  = (32'b1??????????????????????????????? => 32'b0???????????????????????????????);\n    }\n    cp_rs2_toggle : coverpoint unsigned'(ins.current.rs2_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS2 Toggle bits\";\n        wildcard bins bit_0_0_1  = (32'b???????????????????????????????0 => 32'b???????????????????????????????1);\n        wildcard bins bit_1_0_1  = (32'b??????????????????????????????0? => 32'b??????????????????????????????1?);\n        wildcard bins bit_2_0_1  = (32'b?????????????????????????????0?? => 32'b?????????????????????????????1??);\n        wildcard bins bit_3_0_1  = (32'b????????????????????????????0??? => 32'b????????????????????????????1???);\n        wildcard bins bit_4_0_1  = (32'b???????????????????????????0???? => 32'b???????????????????????????1????);\n        wildcard bins bit_5_0_1  = (32'b??????????????????????????0????? => 32'b??????????????????????????1?????);\n        wildcard bins bit_6_0_1  = (32'b?????????????????????????0?????? => 32'b?????????????????????????1??????);\n        wildcard bins bit_7_0_1  = (32'b????????????????????????0??????? => 32'b????????????????????????1???????);\n        wildcard bins bit_8_0_1  = (32'b???????????????????????0???????? => 32'b???????????????????????1????????);\n        wildcard bins bit_9_0_1  = (32'b??????????????????????0????????? => 32'b??????????????????????1?????????);\n        wildcard bins bit_10_0_1  = (32'b?????????????????????0?????????? => 32'b?????????????????????1??????????);\n        wildcard bins bit_11_0_1  = (32'b????????????????????0??????????? => 32'b????????????????????1???????????);\n        wildcard bins bit_12_0_1  = (32'b???????????????????0???????????? => 32'b???????????????????1????????????);\n        wildcard bins bit_13_0_1  = (32'b??????????????????0????????????? => 32'b??????????????????1?????????????);\n        wildcard bins bit_14_0_1  = (32'b?????????????????0?????????????? => 32'b?????????????????1??????????????);\n        wildcard bins bit_15_0_1  = (32'b????????????????0??????????????? => 32'b????????????????1???????????????);\n        wildcard bins bit_16_0_1  = (32'b???????????????0???????????????? => 32'b???????????????1????????????????);\n        wildcard bins bit_17_0_1  = (32'b??????????????0????????????????? => 32'b??????????????1?????????????????);\n        wildcard bins bit_18_0_1  = (32'b?????????????0?????????????????? => 32'b?????????????1??????????????????);\n        wildcard bins bit_19_0_1  = (32'b????????????0??????????????????? => 32'b????????????1???????????????????);\n        wildcard bins bit_20_0_1  = (32'b???????????0???????????????????? => 32'b???????????1????????????????????);\n        wildcard bins bit_21_0_1  = (32'b??????????0????????????????????? => 32'b??????????1?????????????????????);\n        wildcard bins bit_22_0_1  = (32'b?????????0?????????????????????? => 32'b?????????1??????????????????????);\n        wildcard bins bit_23_0_1  = (32'b????????0??????????????????????? => 32'b????????1???????????????????????);\n        wildcard bins bit_24_0_1  = (32'b???????0???????????????????????? => 32'b???????1????????????????????????);\n        wildcard bins bit_25_0_1  = (32'b??????0????????????????????????? => 32'b??????1?????????????????????????);\n        wildcard bins bit_26_0_1  = (32'b?????0?????????????????????????? => 32'b?????1??????????????????????????);\n        wildcard bins bit_27_0_1  = (32'b????0??????????????????????????? => 32'b????1???????????????????????????);\n        wildcard bins bit_28_0_1  = (32'b???0???????????????????????????? => 32'b???1????????????????????????????);\n        wildcard bins bit_29_0_1  = (32'b??0????????????????????????????? => 32'b??1?????????????????????????????);\n        wildcard bins bit_30_0_1  = (32'b?0?????????????????????????????? => 32'b?1??????????????????????????????);\n        wildcard bins bit_31_0_1  = (32'b0??????????????????????????????? => 32'b1???????????????????????????????);\n        wildcard bins bit_0_1_0  = (32'b???????????????????????????????1 => 32'b???????????????????????????????0);\n        wildcard bins bit_1_1_0  = (32'b??????????????????????????????1? => 32'b??????????????????????????????0?);\n        wildcard bins bit_2_1_0  = (32'b?????????????????????????????1?? => 32'b?????????????????????????????0??);\n        wildcard bins bit_3_1_0  = (32'b????????????????????????????1??? => 32'b????????????????????????????0???);\n        wildcard bins bit_4_1_0  = (32'b???????????????????????????1???? => 32'b???????????????????????????0????);\n        wildcard bins bit_5_1_0  = (32'b??????????????????????????1????? => 32'b??????????????????????????0?????);\n        wildcard bins bit_6_1_0  = (32'b?????????????????????????1?????? => 32'b?????????????????????????0??????);\n        wildcard bins bit_7_1_0  = (32'b????????????????????????1??????? => 32'b????????????????????????0???????);\n        wildcard bins bit_8_1_0  = (32'b???????????????????????1???????? => 32'b???????????????????????0????????);\n        wildcard bins bit_9_1_0  = (32'b??????????????????????1????????? => 32'b??????????????????????0?????????);\n        wildcard bins bit_10_1_0  = (32'b?????????????????????1?????????? => 32'b?????????????????????0??????????);\n        wildcard bins bit_11_1_0  = (32'b????????????????????1??????????? => 32'b????????????????????0???????????);\n        wildcard bins bit_12_1_0  = (32'b???????????????????1???????????? => 32'b???????????????????0????????????);\n        wildcard bins bit_13_1_0  = (32'b??????????????????1????????????? => 32'b??????????????????0?????????????);\n        wildcard bins bit_14_1_0  = (32'b?????????????????1?????????????? => 32'b?????????????????0??????????????);\n        wildcard bins bit_15_1_0  = (32'b????????????????1??????????????? => 32'b????????????????0???????????????);\n        wildcard bins bit_16_1_0  = (32'b???????????????1???????????????? => 32'b???????????????0????????????????);\n        wildcard bins bit_17_1_0  = (32'b??????????????1????????????????? => 32'b??????????????0?????????????????);\n        wildcard bins bit_18_1_0  = (32'b?????????????1?????????????????? => 32'b?????????????0??????????????????);\n        wildcard bins bit_19_1_0  = (32'b????????????1??????????????????? => 32'b????????????0???????????????????);\n        wildcard bins bit_20_1_0  = (32'b???????????1???????????????????? => 32'b???????????0????????????????????);\n        wildcard bins bit_21_1_0  = (32'b??????????1????????????????????? => 32'b??????????0?????????????????????);\n        wildcard bins bit_22_1_0  = (32'b?????????1?????????????????????? => 32'b?????????0??????????????????????);\n        wildcard bins bit_23_1_0  = (32'b????????1??????????????????????? => 32'b????????0???????????????????????);\n        wildcard bins bit_24_1_0  = (32'b???????1???????????????????????? => 32'b???????0????????????????????????);\n        wildcard bins bit_25_1_0  = (32'b??????1????????????????????????? => 32'b??????0?????????????????????????);\n        wildcard bins bit_26_1_0  = (32'b?????1?????????????????????????? => 32'b?????0??????????????????????????);\n        wildcard bins bit_27_1_0  = (32'b????1??????????????????????????? => 32'b????0???????????????????????????);\n        wildcard bins bit_28_1_0  = (32'b???1???????????????????????????? => 32'b???0????????????????????????????);\n        wildcard bins bit_29_1_0  = (32'b??1????????????????????????????? => 32'b??0?????????????????????????????);\n        wildcard bins bit_30_1_0  = (32'b?1?????????????????????????????? => 32'b?0??????????????????????????????);\n        wildcard bins bit_31_1_0  = (32'b1??????????????????????????????? => 32'b0???????????????????????????????);\n    }\n`endif\n\n\n`ifdef COVER_TYPE_CROSS_VALUES\n    cr_rs1_rs2 : cross cp_rs1_sign,cp_rs2_sign  iff (ins.trap == 0 )  {\n        option.comment = \"Cross coverage of RS1 sign and RS2 sign\";\n    }\n`endif\n\nendgroup\n\ncovergroup remu_cg with function sample(ins_rv32m_t ins);\n    option.per_instance = 1; \n\n`ifdef COVER_TYPE_ASM_COUNT\n    cp_asm_count : coverpoint ins.ins_str == \"remu\"  iff (ins.trap == 0 )  {\n        option.comment = \"Number of times instruction is executed\";\n        bins count[]  = {1};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_ASSIGNMENTS\n    cp_rd : coverpoint ins.get_gpr_reg(ins.current.rd)  iff (ins.trap == 0 )  {\n        option.comment = \"RD (GPR) register assignment\";\n    }\n    cp_rs1 : coverpoint ins.get_gpr_reg(ins.current.rs1)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 (GPR) register assignment\";\n    }\n    cp_rs2 : coverpoint ins.get_gpr_reg(ins.current.rs2)  iff (ins.trap == 0 )  {\n        option.comment = \"RS2 (GPR) register assignment\";\n    }\n`endif\n\n\n`ifdef COVER_TYPE_EQUAL\n    cmp_rd_rs1_eqval : coverpoint ins.current.rd_val == ins.current.rs1_val  iff (ins.trap == 0 )  {\n        option.comment = \"Compare RD and RS1 register values\";\n        bins rd_eqval_rs1  = {1};\n        bins rd_neval_rs1  = {0};\n    }\n    cmp_rd_rs2_eqval : coverpoint ins.current.rd_val == ins.current.rs2_val  iff (ins.trap == 0 )  {\n        option.comment = \"Compare RD and RS2 register values\";\n        bins rd_eqval_rs2  = {1};\n        bins rd_neval_rs2  = {0};\n    }\n    cmp_rs1_rs2_eqval : coverpoint ins.current.rs1_val == ins.current.rs2_val  iff (ins.trap == 0 )  {\n        option.comment = \"Compare RS1 and RS2 register values\";\n        bins rs1_eqval_rs2  = {1};\n        bins rs1_neval_rs2  = {0};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_HAZARD\n    cp_gpr_hazard : coverpoint check_gpr_hazards(ins.hart, ins.issue)  iff (ins.trap == 0 )  {\n        option.comment = \"GPR Hazard\";\n        bins hazards[]  = {NO_HAZARD, RAW_HAZARD, WAR_HAZARD, WAW_HAZARD};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_MAXVALS\n    cp_rd_maxvals : coverpoint unsigned'(ins.current.rd_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RD Max values\";\n        bins zeros  = {0};\n        bins min  = {32'b10000000000000000000000000000000};\n        bins max  = {32'b01111111111111111111111111111111};\n        bins ones  = {32'b11111111111111111111111111111111};\n        bins one  = {32'b00000000000000000000000000000001};\n        bins minp1  = {32'b10000000000000000000000000000001};\n    }\n    cp_rs1_maxvals : coverpoint unsigned'(ins.current.rs1_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 Max values\";\n        bins zeros  = {0};\n        bins min  = {32'b10000000000000000000000000000000};\n        bins max  = {32'b01111111111111111111111111111111};\n        bins ones  = {32'b11111111111111111111111111111111};\n        bins one  = {32'b00000000000000000000000000000001};\n        bins minp1  = {32'b10000000000000000000000000000001};\n    }\n    cp_rs2_maxvals : coverpoint unsigned'(ins.current.rs2_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS2 Max values\";\n        bins zeros  = {0};\n        bins min  = {32'b10000000000000000000000000000000};\n        bins max  = {32'b01111111111111111111111111111111};\n        bins ones  = {32'b11111111111111111111111111111111};\n        bins one  = {32'b00000000000000000000000000000001};\n        bins minp1  = {32'b10000000000000000000000000000001};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_REG_COMPARE\n    cmp_rd_rs1 : coverpoint ins.current.rd == ins.current.rs1  iff (ins.trap == 0 )  {\n        option.comment = \"Compare register assignment\";\n        bins x0  = {1} iff (ins.current.rd == \"x0\");\n        bins x1  = {1} iff (ins.current.rd == \"x1\");\n        bins x2  = {1} iff (ins.current.rd == \"x2\");\n        bins x3  = {1} iff (ins.current.rd == \"x3\");\n        bins x4  = {1} iff (ins.current.rd == \"x4\");\n        bins x5  = {1} iff (ins.current.rd == \"x5\");\n        bins x6  = {1} iff (ins.current.rd == \"x6\");\n        bins x7  = {1} iff (ins.current.rd == \"x7\");\n        bins x8  = {1} iff (ins.current.rd == \"x8\");\n        bins x9  = {1} iff (ins.current.rd == \"x9\");\n        bins x10  = {1} iff (ins.current.rd == \"x10\");\n        bins x11  = {1} iff (ins.current.rd == \"x11\");\n        bins x12  = {1} iff (ins.current.rd == \"x12\");\n        bins x13  = {1} iff (ins.current.rd == \"x13\");\n        bins x14  = {1} iff (ins.current.rd == \"x14\");\n        bins x15  = {1} iff (ins.current.rd == \"x15\");\n`ifndef COVER_BASE_E\n        bins x16  = {1} iff (ins.current.rd == \"x16\");\n        bins x17  = {1} iff (ins.current.rd == \"x17\");\n        bins x18  = {1} iff (ins.current.rd == \"x18\");\n        bins x19  = {1} iff (ins.current.rd == \"x19\");\n        bins x20  = {1} iff (ins.current.rd == \"x20\");\n        bins x21  = {1} iff (ins.current.rd == \"x21\");\n        bins x22  = {1} iff (ins.current.rd == \"x22\");\n        bins x23  = {1} iff (ins.current.rd == \"x23\");\n        bins x24  = {1} iff (ins.current.rd == \"x24\");\n        bins x25  = {1} iff (ins.current.rd == \"x25\");\n        bins x26  = {1} iff (ins.current.rd == \"x26\");\n        bins x27  = {1} iff (ins.current.rd == \"x27\");\n        bins x28  = {1} iff (ins.current.rd == \"x28\");\n        bins x29  = {1} iff (ins.current.rd == \"x29\");\n        bins x30  = {1} iff (ins.current.rd == \"x30\");\n        bins x31  = {1} iff (ins.current.rd == \"x31\");\n`endif\n    }\n    cmp_rd_rs1_eq : coverpoint ins.current.rd == ins.current.rs1  iff (ins.trap == 0 )  {\n        option.comment = \"RD and RS1 register (assignment) WAR Hazard\";\n        bins x0  = {1} iff (ins.current.rd == \"x0\");\n        bins x1  = {1} iff (ins.current.rd == \"x1\");\n        bins x2  = {1} iff (ins.current.rd == \"x2\");\n        bins x3  = {1} iff (ins.current.rd == \"x3\");\n        bins x4  = {1} iff (ins.current.rd == \"x4\");\n        bins x5  = {1} iff (ins.current.rd == \"x5\");\n        bins x6  = {1} iff (ins.current.rd == \"x6\");\n        bins x7  = {1} iff (ins.current.rd == \"x7\");\n        bins x8  = {1} iff (ins.current.rd == \"x8\");\n        bins x9  = {1} iff (ins.current.rd == \"x9\");\n        bins x10  = {1} iff (ins.current.rd == \"x10\");\n        bins x11  = {1} iff (ins.current.rd == \"x11\");\n        bins x12  = {1} iff (ins.current.rd == \"x12\");\n        bins x13  = {1} iff (ins.current.rd == \"x13\");\n        bins x14  = {1} iff (ins.current.rd == \"x14\");\n        bins x15  = {1} iff (ins.current.rd == \"x15\");\n`ifndef COVER_BASE_E\n        bins x16  = {1} iff (ins.current.rd == \"x16\");\n        bins x17  = {1} iff (ins.current.rd == \"x17\");\n        bins x18  = {1} iff (ins.current.rd == \"x18\");\n        bins x19  = {1} iff (ins.current.rd == \"x19\");\n        bins x20  = {1} iff (ins.current.rd == \"x20\");\n        bins x21  = {1} iff (ins.current.rd == \"x21\");\n        bins x22  = {1} iff (ins.current.rd == \"x22\");\n        bins x23  = {1} iff (ins.current.rd == \"x23\");\n        bins x24  = {1} iff (ins.current.rd == \"x24\");\n        bins x25  = {1} iff (ins.current.rd == \"x25\");\n        bins x26  = {1} iff (ins.current.rd == \"x26\");\n        bins x27  = {1} iff (ins.current.rd == \"x27\");\n        bins x28  = {1} iff (ins.current.rd == \"x28\");\n        bins x29  = {1} iff (ins.current.rd == \"x29\");\n        bins x30  = {1} iff (ins.current.rd == \"x30\");\n        bins x31  = {1} iff (ins.current.rd == \"x31\");\n`endif\n    }\n    cmp_rd_rs1_rs2 : coverpoint (ins.current.rd == ins.current.rs1) && (ins.current.rd == ins.current.rs2)  iff (ins.trap == 0 )  {\n        option.comment = \"Compare register assignment\";\n        bins x0  = {1} iff (ins.current.rd == \"x0\");\n        bins x1  = {1} iff (ins.current.rd == \"x1\");\n        bins x2  = {1} iff (ins.current.rd == \"x2\");\n        bins x3  = {1} iff (ins.current.rd == \"x3\");\n        bins x4  = {1} iff (ins.current.rd == \"x4\");\n        bins x5  = {1} iff (ins.current.rd == \"x5\");\n        bins x6  = {1} iff (ins.current.rd == \"x6\");\n        bins x7  = {1} iff (ins.current.rd == \"x7\");\n        bins x8  = {1} iff (ins.current.rd == \"x8\");\n        bins x9  = {1} iff (ins.current.rd == \"x9\");\n        bins x10  = {1} iff (ins.current.rd == \"x10\");\n        bins x11  = {1} iff (ins.current.rd == \"x11\");\n        bins x12  = {1} iff (ins.current.rd == \"x12\");\n        bins x13  = {1} iff (ins.current.rd == \"x13\");\n        bins x14  = {1} iff (ins.current.rd == \"x14\");\n        bins x15  = {1} iff (ins.current.rd == \"x15\");\n`ifndef COVER_BASE_E\n        bins x16  = {1} iff (ins.current.rd == \"x16\");\n        bins x17  = {1} iff (ins.current.rd == \"x17\");\n        bins x18  = {1} iff (ins.current.rd == \"x18\");\n        bins x19  = {1} iff (ins.current.rd == \"x19\");\n        bins x20  = {1} iff (ins.current.rd == \"x20\");\n        bins x21  = {1} iff (ins.current.rd == \"x21\");\n        bins x22  = {1} iff (ins.current.rd == \"x22\");\n        bins x23  = {1} iff (ins.current.rd == \"x23\");\n        bins x24  = {1} iff (ins.current.rd == \"x24\");\n        bins x25  = {1} iff (ins.current.rd == \"x25\");\n        bins x26  = {1} iff (ins.current.rd == \"x26\");\n        bins x27  = {1} iff (ins.current.rd == \"x27\");\n        bins x28  = {1} iff (ins.current.rd == \"x28\");\n        bins x29  = {1} iff (ins.current.rd == \"x29\");\n        bins x30  = {1} iff (ins.current.rd == \"x30\");\n        bins x31  = {1} iff (ins.current.rd == \"x31\");\n`endif\n    }\n    cmp_rd_rs2 : coverpoint ins.current.rd == ins.current.rs2  iff (ins.trap == 0 )  {\n        option.comment = \"Compare register assignment\";\n        bins x0  = {1} iff (ins.current.rd == \"x0\");\n        bins x1  = {1} iff (ins.current.rd == \"x1\");\n        bins x2  = {1} iff (ins.current.rd == \"x2\");\n        bins x3  = {1} iff (ins.current.rd == \"x3\");\n        bins x4  = {1} iff (ins.current.rd == \"x4\");\n        bins x5  = {1} iff (ins.current.rd == \"x5\");\n        bins x6  = {1} iff (ins.current.rd == \"x6\");\n        bins x7  = {1} iff (ins.current.rd == \"x7\");\n        bins x8  = {1} iff (ins.current.rd == \"x8\");\n        bins x9  = {1} iff (ins.current.rd == \"x9\");\n        bins x10  = {1} iff (ins.current.rd == \"x10\");\n        bins x11  = {1} iff (ins.current.rd == \"x11\");\n        bins x12  = {1} iff (ins.current.rd == \"x12\");\n        bins x13  = {1} iff (ins.current.rd == \"x13\");\n        bins x14  = {1} iff (ins.current.rd == \"x14\");\n        bins x15  = {1} iff (ins.current.rd == \"x15\");\n`ifndef COVER_BASE_E\n        bins x16  = {1} iff (ins.current.rd == \"x16\");\n        bins x17  = {1} iff (ins.current.rd == \"x17\");\n        bins x18  = {1} iff (ins.current.rd == \"x18\");\n        bins x19  = {1} iff (ins.current.rd == \"x19\");\n        bins x20  = {1} iff (ins.current.rd == \"x20\");\n        bins x21  = {1} iff (ins.current.rd == \"x21\");\n        bins x22  = {1} iff (ins.current.rd == \"x22\");\n        bins x23  = {1} iff (ins.current.rd == \"x23\");\n        bins x24  = {1} iff (ins.current.rd == \"x24\");\n        bins x25  = {1} iff (ins.current.rd == \"x25\");\n        bins x26  = {1} iff (ins.current.rd == \"x26\");\n        bins x27  = {1} iff (ins.current.rd == \"x27\");\n        bins x28  = {1} iff (ins.current.rd == \"x28\");\n        bins x29  = {1} iff (ins.current.rd == \"x29\");\n        bins x30  = {1} iff (ins.current.rd == \"x30\");\n        bins x31  = {1} iff (ins.current.rd == \"x31\");\n`endif\n    }\n    cmp_rd_rs2_eq : coverpoint ins.current.rd == ins.current.rs2  iff (ins.trap == 0 )  {\n        option.comment = \"RD and RS2 register (assignment) WAR Hazard\";\n        bins x0  = {1} iff (ins.current.rd == \"x0\");\n        bins x1  = {1} iff (ins.current.rd == \"x1\");\n        bins x2  = {1} iff (ins.current.rd == \"x2\");\n        bins x3  = {1} iff (ins.current.rd == \"x3\");\n        bins x4  = {1} iff (ins.current.rd == \"x4\");\n        bins x5  = {1} iff (ins.current.rd == \"x5\");\n        bins x6  = {1} iff (ins.current.rd == \"x6\");\n        bins x7  = {1} iff (ins.current.rd == \"x7\");\n        bins x8  = {1} iff (ins.current.rd == \"x8\");\n        bins x9  = {1} iff (ins.current.rd == \"x9\");\n        bins x10  = {1} iff (ins.current.rd == \"x10\");\n        bins x11  = {1} iff (ins.current.rd == \"x11\");\n        bins x12  = {1} iff (ins.current.rd == \"x12\");\n        bins x13  = {1} iff (ins.current.rd == \"x13\");\n        bins x14  = {1} iff (ins.current.rd == \"x14\");\n        bins x15  = {1} iff (ins.current.rd == \"x15\");\n`ifndef COVER_BASE_E\n        bins x16  = {1} iff (ins.current.rd == \"x16\");\n        bins x17  = {1} iff (ins.current.rd == \"x17\");\n        bins x18  = {1} iff (ins.current.rd == \"x18\");\n        bins x19  = {1} iff (ins.current.rd == \"x19\");\n        bins x20  = {1} iff (ins.current.rd == \"x20\");\n        bins x21  = {1} iff (ins.current.rd == \"x21\");\n        bins x22  = {1} iff (ins.current.rd == \"x22\");\n        bins x23  = {1} iff (ins.current.rd == \"x23\");\n        bins x24  = {1} iff (ins.current.rd == \"x24\");\n        bins x25  = {1} iff (ins.current.rd == \"x25\");\n        bins x26  = {1} iff (ins.current.rd == \"x26\");\n        bins x27  = {1} iff (ins.current.rd == \"x27\");\n        bins x28  = {1} iff (ins.current.rd == \"x28\");\n        bins x29  = {1} iff (ins.current.rd == \"x29\");\n        bins x30  = {1} iff (ins.current.rd == \"x30\");\n        bins x31  = {1} iff (ins.current.rd == \"x31\");\n`endif\n    }\n    cmp_rs1_rs2_eq : coverpoint ins.current.rs1 == ins.current.rs2  iff (ins.trap == 0 )  {\n        option.comment = \"Compare RS1 and RS2 register assignment\";\n        bins x0  = {1} iff (ins.current.rs1 == \"x0\");\n        bins x1  = {1} iff (ins.current.rs1 == \"x1\");\n        bins x2  = {1} iff (ins.current.rs1 == \"x2\");\n        bins x3  = {1} iff (ins.current.rs1 == \"x3\");\n        bins x4  = {1} iff (ins.current.rs1 == \"x4\");\n        bins x5  = {1} iff (ins.current.rs1 == \"x5\");\n        bins x6  = {1} iff (ins.current.rs1 == \"x6\");\n        bins x7  = {1} iff (ins.current.rs1 == \"x7\");\n        bins x8  = {1} iff (ins.current.rs1 == \"x8\");\n        bins x9  = {1} iff (ins.current.rs1 == \"x9\");\n        bins x10  = {1} iff (ins.current.rs1 == \"x10\");\n        bins x11  = {1} iff (ins.current.rs1 == \"x11\");\n        bins x12  = {1} iff (ins.current.rs1 == \"x12\");\n        bins x13  = {1} iff (ins.current.rs1 == \"x13\");\n        bins x14  = {1} iff (ins.current.rs1 == \"x14\");\n        bins x15  = {1} iff (ins.current.rs1 == \"x15\");\n`ifndef COVER_BASE_E\n        bins x16  = {1} iff (ins.current.rs1 == \"x16\");\n        bins x17  = {1} iff (ins.current.rs1 == \"x17\");\n        bins x18  = {1} iff (ins.current.rs1 == \"x18\");\n        bins x19  = {1} iff (ins.current.rs1 == \"x19\");\n        bins x20  = {1} iff (ins.current.rs1 == \"x20\");\n        bins x21  = {1} iff (ins.current.rs1 == \"x21\");\n        bins x22  = {1} iff (ins.current.rs1 == \"x22\");\n        bins x23  = {1} iff (ins.current.rs1 == \"x23\");\n        bins x24  = {1} iff (ins.current.rs1 == \"x24\");\n        bins x25  = {1} iff (ins.current.rs1 == \"x25\");\n        bins x26  = {1} iff (ins.current.rs1 == \"x26\");\n        bins x27  = {1} iff (ins.current.rs1 == \"x27\");\n        bins x28  = {1} iff (ins.current.rs1 == \"x28\");\n        bins x29  = {1} iff (ins.current.rs1 == \"x29\");\n        bins x30  = {1} iff (ins.current.rs1 == \"x30\");\n        bins x31  = {1} iff (ins.current.rs1 == \"x31\");\n`endif\n    }\n`endif\n\n\n`ifdef COVER_TYPE_SIGNS\n    cp_rd_sign : coverpoint int'(ins.current.rd_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RD (GPR) sign of value\";\n        bins neg  = {[$:-1]};\n        bins pos  = {[1:$]};\n    }\n    cp_rs1_sign : coverpoint int'(ins.current.rs1_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 (GPR) sign of value\";\n        bins neg  = {[$:-1]};\n        bins pos  = {[1:$]};\n    }\n    cp_rs2_sign : coverpoint int'(ins.current.rs2_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS2 (GPR) sign of value\";\n        bins neg  = {[$:-1]};\n        bins pos  = {[1:$]};\n    }\n`endif\n\n\n`ifdef COVER_TYPE_TOGGLE\n    cp_rd_toggle : coverpoint unsigned'(ins.current.rd_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RD Toggle bits\";\n        wildcard bins bit_0_0_1  = (32'b???????????????????????????????0 => 32'b???????????????????????????????1);\n        wildcard bins bit_1_0_1  = (32'b??????????????????????????????0? => 32'b??????????????????????????????1?);\n        wildcard bins bit_2_0_1  = (32'b?????????????????????????????0?? => 32'b?????????????????????????????1??);\n        wildcard bins bit_3_0_1  = (32'b????????????????????????????0??? => 32'b????????????????????????????1???);\n        wildcard bins bit_4_0_1  = (32'b???????????????????????????0???? => 32'b???????????????????????????1????);\n        wildcard bins bit_5_0_1  = (32'b??????????????????????????0????? => 32'b??????????????????????????1?????);\n        wildcard bins bit_6_0_1  = (32'b?????????????????????????0?????? => 32'b?????????????????????????1??????);\n        wildcard bins bit_7_0_1  = (32'b????????????????????????0??????? => 32'b????????????????????????1???????);\n        wildcard bins bit_8_0_1  = (32'b???????????????????????0???????? => 32'b???????????????????????1????????);\n        wildcard bins bit_9_0_1  = (32'b??????????????????????0????????? => 32'b??????????????????????1?????????);\n        wildcard bins bit_10_0_1  = (32'b?????????????????????0?????????? => 32'b?????????????????????1??????????);\n        wildcard bins bit_11_0_1  = (32'b????????????????????0??????????? => 32'b????????????????????1???????????);\n        wildcard bins bit_12_0_1  = (32'b???????????????????0???????????? => 32'b???????????????????1????????????);\n        wildcard bins bit_13_0_1  = (32'b??????????????????0????????????? => 32'b??????????????????1?????????????);\n        wildcard bins bit_14_0_1  = (32'b?????????????????0?????????????? => 32'b?????????????????1??????????????);\n        wildcard bins bit_15_0_1  = (32'b????????????????0??????????????? => 32'b????????????????1???????????????);\n        wildcard bins bit_16_0_1  = (32'b???????????????0???????????????? => 32'b???????????????1????????????????);\n        wildcard bins bit_17_0_1  = (32'b??????????????0????????????????? => 32'b??????????????1?????????????????);\n        wildcard bins bit_18_0_1  = (32'b?????????????0?????????????????? => 32'b?????????????1??????????????????);\n        wildcard bins bit_19_0_1  = (32'b????????????0??????????????????? => 32'b????????????1???????????????????);\n        wildcard bins bit_20_0_1  = (32'b???????????0???????????????????? => 32'b???????????1????????????????????);\n        wildcard bins bit_21_0_1  = (32'b??????????0????????????????????? => 32'b??????????1?????????????????????);\n        wildcard bins bit_22_0_1  = (32'b?????????0?????????????????????? => 32'b?????????1??????????????????????);\n        wildcard bins bit_23_0_1  = (32'b????????0??????????????????????? => 32'b????????1???????????????????????);\n        wildcard bins bit_24_0_1  = (32'b???????0???????????????????????? => 32'b???????1????????????????????????);\n        wildcard bins bit_25_0_1  = (32'b??????0????????????????????????? => 32'b??????1?????????????????????????);\n        wildcard bins bit_26_0_1  = (32'b?????0?????????????????????????? => 32'b?????1??????????????????????????);\n        wildcard bins bit_27_0_1  = (32'b????0??????????????????????????? => 32'b????1???????????????????????????);\n        wildcard bins bit_28_0_1  = (32'b???0???????????????????????????? => 32'b???1????????????????????????????);\n        wildcard bins bit_29_0_1  = (32'b??0????????????????????????????? => 32'b??1?????????????????????????????);\n        wildcard bins bit_30_0_1  = (32'b?0?????????????????????????????? => 32'b?1??????????????????????????????);\n        wildcard bins bit_31_0_1  = (32'b0??????????????????????????????? => 32'b1???????????????????????????????);\n        wildcard bins bit_0_1_0  = (32'b???????????????????????????????1 => 32'b???????????????????????????????0);\n        wildcard bins bit_1_1_0  = (32'b??????????????????????????????1? => 32'b??????????????????????????????0?);\n        wildcard bins bit_2_1_0  = (32'b?????????????????????????????1?? => 32'b?????????????????????????????0??);\n        wildcard bins bit_3_1_0  = (32'b????????????????????????????1??? => 32'b????????????????????????????0???);\n        wildcard bins bit_4_1_0  = (32'b???????????????????????????1???? => 32'b???????????????????????????0????);\n        wildcard bins bit_5_1_0  = (32'b??????????????????????????1????? => 32'b??????????????????????????0?????);\n        wildcard bins bit_6_1_0  = (32'b?????????????????????????1?????? => 32'b?????????????????????????0??????);\n        wildcard bins bit_7_1_0  = (32'b????????????????????????1??????? => 32'b????????????????????????0???????);\n        wildcard bins bit_8_1_0  = (32'b???????????????????????1???????? => 32'b???????????????????????0????????);\n        wildcard bins bit_9_1_0  = (32'b??????????????????????1????????? => 32'b??????????????????????0?????????);\n        wildcard bins bit_10_1_0  = (32'b?????????????????????1?????????? => 32'b?????????????????????0??????????);\n        wildcard bins bit_11_1_0  = (32'b????????????????????1??????????? => 32'b????????????????????0???????????);\n        wildcard bins bit_12_1_0  = (32'b???????????????????1???????????? => 32'b???????????????????0????????????);\n        wildcard bins bit_13_1_0  = (32'b??????????????????1????????????? => 32'b??????????????????0?????????????);\n        wildcard bins bit_14_1_0  = (32'b?????????????????1?????????????? => 32'b?????????????????0??????????????);\n        wildcard bins bit_15_1_0  = (32'b????????????????1??????????????? => 32'b????????????????0???????????????);\n        wildcard bins bit_16_1_0  = (32'b???????????????1???????????????? => 32'b???????????????0????????????????);\n        wildcard bins bit_17_1_0  = (32'b??????????????1????????????????? => 32'b??????????????0?????????????????);\n        wildcard bins bit_18_1_0  = (32'b?????????????1?????????????????? => 32'b?????????????0??????????????????);\n        wildcard bins bit_19_1_0  = (32'b????????????1??????????????????? => 32'b????????????0???????????????????);\n        wildcard bins bit_20_1_0  = (32'b???????????1???????????????????? => 32'b???????????0????????????????????);\n        wildcard bins bit_21_1_0  = (32'b??????????1????????????????????? => 32'b??????????0?????????????????????);\n        wildcard bins bit_22_1_0  = (32'b?????????1?????????????????????? => 32'b?????????0??????????????????????);\n        wildcard bins bit_23_1_0  = (32'b????????1??????????????????????? => 32'b????????0???????????????????????);\n        wildcard bins bit_24_1_0  = (32'b???????1???????????????????????? => 32'b???????0????????????????????????);\n        wildcard bins bit_25_1_0  = (32'b??????1????????????????????????? => 32'b??????0?????????????????????????);\n        wildcard bins bit_26_1_0  = (32'b?????1?????????????????????????? => 32'b?????0??????????????????????????);\n        wildcard bins bit_27_1_0  = (32'b????1??????????????????????????? => 32'b????0???????????????????????????);\n        wildcard bins bit_28_1_0  = (32'b???1???????????????????????????? => 32'b???0????????????????????????????);\n        wildcard bins bit_29_1_0  = (32'b??1????????????????????????????? => 32'b??0?????????????????????????????);\n        wildcard bins bit_30_1_0  = (32'b?1?????????????????????????????? => 32'b?0??????????????????????????????);\n        wildcard bins bit_31_1_0  = (32'b1??????????????????????????????? => 32'b0???????????????????????????????);\n    }\n    cp_rs1_toggle : coverpoint unsigned'(ins.current.rs1_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS1 Toggle bits\";\n        wildcard bins bit_0_0_1  = (32'b???????????????????????????????0 => 32'b???????????????????????????????1);\n        wildcard bins bit_1_0_1  = (32'b??????????????????????????????0? => 32'b??????????????????????????????1?);\n        wildcard bins bit_2_0_1  = (32'b?????????????????????????????0?? => 32'b?????????????????????????????1??);\n        wildcard bins bit_3_0_1  = (32'b????????????????????????????0??? => 32'b????????????????????????????1???);\n        wildcard bins bit_4_0_1  = (32'b???????????????????????????0???? => 32'b???????????????????????????1????);\n        wildcard bins bit_5_0_1  = (32'b??????????????????????????0????? => 32'b??????????????????????????1?????);\n        wildcard bins bit_6_0_1  = (32'b?????????????????????????0?????? => 32'b?????????????????????????1??????);\n        wildcard bins bit_7_0_1  = (32'b????????????????????????0??????? => 32'b????????????????????????1???????);\n        wildcard bins bit_8_0_1  = (32'b???????????????????????0???????? => 32'b???????????????????????1????????);\n        wildcard bins bit_9_0_1  = (32'b??????????????????????0????????? => 32'b??????????????????????1?????????);\n        wildcard bins bit_10_0_1  = (32'b?????????????????????0?????????? => 32'b?????????????????????1??????????);\n        wildcard bins bit_11_0_1  = (32'b????????????????????0??????????? => 32'b????????????????????1???????????);\n        wildcard bins bit_12_0_1  = (32'b???????????????????0???????????? => 32'b???????????????????1????????????);\n        wildcard bins bit_13_0_1  = (32'b??????????????????0????????????? => 32'b??????????????????1?????????????);\n        wildcard bins bit_14_0_1  = (32'b?????????????????0?????????????? => 32'b?????????????????1??????????????);\n        wildcard bins bit_15_0_1  = (32'b????????????????0??????????????? => 32'b????????????????1???????????????);\n        wildcard bins bit_16_0_1  = (32'b???????????????0???????????????? => 32'b???????????????1????????????????);\n        wildcard bins bit_17_0_1  = (32'b??????????????0????????????????? => 32'b??????????????1?????????????????);\n        wildcard bins bit_18_0_1  = (32'b?????????????0?????????????????? => 32'b?????????????1??????????????????);\n        wildcard bins bit_19_0_1  = (32'b????????????0??????????????????? => 32'b????????????1???????????????????);\n        wildcard bins bit_20_0_1  = (32'b???????????0???????????????????? => 32'b???????????1????????????????????);\n        wildcard bins bit_21_0_1  = (32'b??????????0????????????????????? => 32'b??????????1?????????????????????);\n        wildcard bins bit_22_0_1  = (32'b?????????0?????????????????????? => 32'b?????????1??????????????????????);\n        wildcard bins bit_23_0_1  = (32'b????????0??????????????????????? => 32'b????????1???????????????????????);\n        wildcard bins bit_24_0_1  = (32'b???????0???????????????????????? => 32'b???????1????????????????????????);\n        wildcard bins bit_25_0_1  = (32'b??????0????????????????????????? => 32'b??????1?????????????????????????);\n        wildcard bins bit_26_0_1  = (32'b?????0?????????????????????????? => 32'b?????1??????????????????????????);\n        wildcard bins bit_27_0_1  = (32'b????0??????????????????????????? => 32'b????1???????????????????????????);\n        wildcard bins bit_28_0_1  = (32'b???0???????????????????????????? => 32'b???1????????????????????????????);\n        wildcard bins bit_29_0_1  = (32'b??0????????????????????????????? => 32'b??1?????????????????????????????);\n        wildcard bins bit_30_0_1  = (32'b?0?????????????????????????????? => 32'b?1??????????????????????????????);\n        wildcard bins bit_31_0_1  = (32'b0??????????????????????????????? => 32'b1???????????????????????????????);\n        wildcard bins bit_0_1_0  = (32'b???????????????????????????????1 => 32'b???????????????????????????????0);\n        wildcard bins bit_1_1_0  = (32'b??????????????????????????????1? => 32'b??????????????????????????????0?);\n        wildcard bins bit_2_1_0  = (32'b?????????????????????????????1?? => 32'b?????????????????????????????0??);\n        wildcard bins bit_3_1_0  = (32'b????????????????????????????1??? => 32'b????????????????????????????0???);\n        wildcard bins bit_4_1_0  = (32'b???????????????????????????1???? => 32'b???????????????????????????0????);\n        wildcard bins bit_5_1_0  = (32'b??????????????????????????1????? => 32'b??????????????????????????0?????);\n        wildcard bins bit_6_1_0  = (32'b?????????????????????????1?????? => 32'b?????????????????????????0??????);\n        wildcard bins bit_7_1_0  = (32'b????????????????????????1??????? => 32'b????????????????????????0???????);\n        wildcard bins bit_8_1_0  = (32'b???????????????????????1???????? => 32'b???????????????????????0????????);\n        wildcard bins bit_9_1_0  = (32'b??????????????????????1????????? => 32'b??????????????????????0?????????);\n        wildcard bins bit_10_1_0  = (32'b?????????????????????1?????????? => 32'b?????????????????????0??????????);\n        wildcard bins bit_11_1_0  = (32'b????????????????????1??????????? => 32'b????????????????????0???????????);\n        wildcard bins bit_12_1_0  = (32'b???????????????????1???????????? => 32'b???????????????????0????????????);\n        wildcard bins bit_13_1_0  = (32'b??????????????????1????????????? => 32'b??????????????????0?????????????);\n        wildcard bins bit_14_1_0  = (32'b?????????????????1?????????????? => 32'b?????????????????0??????????????);\n        wildcard bins bit_15_1_0  = (32'b????????????????1??????????????? => 32'b????????????????0???????????????);\n        wildcard bins bit_16_1_0  = (32'b???????????????1???????????????? => 32'b???????????????0????????????????);\n        wildcard bins bit_17_1_0  = (32'b??????????????1????????????????? => 32'b??????????????0?????????????????);\n        wildcard bins bit_18_1_0  = (32'b?????????????1?????????????????? => 32'b?????????????0??????????????????);\n        wildcard bins bit_19_1_0  = (32'b????????????1??????????????????? => 32'b????????????0???????????????????);\n        wildcard bins bit_20_1_0  = (32'b???????????1???????????????????? => 32'b???????????0????????????????????);\n        wildcard bins bit_21_1_0  = (32'b??????????1????????????????????? => 32'b??????????0?????????????????????);\n        wildcard bins bit_22_1_0  = (32'b?????????1?????????????????????? => 32'b?????????0??????????????????????);\n        wildcard bins bit_23_1_0  = (32'b????????1??????????????????????? => 32'b????????0???????????????????????);\n        wildcard bins bit_24_1_0  = (32'b???????1???????????????????????? => 32'b???????0????????????????????????);\n        wildcard bins bit_25_1_0  = (32'b??????1????????????????????????? => 32'b??????0?????????????????????????);\n        wildcard bins bit_26_1_0  = (32'b?????1?????????????????????????? => 32'b?????0??????????????????????????);\n        wildcard bins bit_27_1_0  = (32'b????1??????????????????????????? => 32'b????0???????????????????????????);\n        wildcard bins bit_28_1_0  = (32'b???1???????????????????????????? => 32'b???0????????????????????????????);\n        wildcard bins bit_29_1_0  = (32'b??1????????????????????????????? => 32'b??0?????????????????????????????);\n        wildcard bins bit_30_1_0  = (32'b?1?????????????????????????????? => 32'b?0??????????????????????????????);\n        wildcard bins bit_31_1_0  = (32'b1??????????????????????????????? => 32'b0???????????????????????????????);\n    }\n    cp_rs2_toggle : coverpoint unsigned'(ins.current.rs2_val)  iff (ins.trap == 0 )  {\n        option.comment = \"RS2 Toggle bits\";\n        wildcard bins bit_0_0_1  = (32'b???????????????????????????????0 => 32'b???????????????????????????????1);\n        wildcard bins bit_1_0_1  = (32'b??????????????????????????????0? => 32'b??????????????????????????????1?);\n        wildcard bins bit_2_0_1  = (32'b?????????????????????????????0?? => 32'b?????????????????????????????1??);\n        wildcard bins bit_3_0_1  = (32'b????????????????????????????0??? => 32'b????????????????????????????1???);\n        wildcard bins bit_4_0_1  = (32'b???????????????????????????0???? => 32'b???????????????????????????1????);\n        wildcard bins bit_5_0_1  = (32'b??????????????????????????0????? => 32'b??????????????????????????1?????);\n        wildcard bins bit_6_0_1  = (32'b?????????????????????????0?????? => 32'b?????????????????????????1??????);\n        wildcard bins bit_7_0_1  = (32'b????????????????????????0??????? => 32'b????????????????????????1???????);\n        wildcard bins bit_8_0_1  = (32'b???????????????????????0???????? => 32'b???????????????????????1????????);\n        wildcard bins bit_9_0_1  = (32'b??????????????????????0????????? => 32'b??????????????????????1?????????);\n        wildcard bins bit_10_0_1  = (32'b?????????????????????0?????????? => 32'b?????????????????????1??????????);\n        wildcard bins bit_11_0_1  = (32'b????????????????????0??????????? => 32'b????????????????????1???????????);\n        wildcard bins bit_12_0_1  = (32'b???????????????????0???????????? => 32'b???????????????????1????????????);\n        wildcard bins bit_13_0_1  = (32'b??????????????????0????????????? => 32'b??????????????????1?????????????);\n        wildcard bins bit_14_0_1  = (32'b?????????????????0?????????????? => 32'b?????????????????1??????????????);\n        wildcard bins bit_15_0_1  = (32'b????????????????0??????????????? => 32'b????????????????1???????????????);\n        wildcard bins bit_16_0_1  = (32'b???????????????0???????????????? => 32'b???????????????1????????????????);\n        wildcard bins bit_17_0_1  = (32'b??????????????0????????????????? => 32'b??????????????1?????????????????);\n        wildcard bins bit_18_0_1  = (32'b?????????????0?????????????????? => 32'b?????????????1??????????????????);\n        wildcard bins bit_19_0_1  = (32'b????????????0??????????????????? => 32'b????????????1???????????????????);\n        wildcard bins bit_20_0_1  = (32'b???????????0???????????????????? => 32'b???????????1????????????????????);\n        wildcard bins bit_21_0_1  = (32'b??????????0????????????????????? => 32'b??????????1?????????????????????);\n        wildcard bins bit_22_0_1  = (32'b?????????0?????????????????????? => 32'b?????????1??????????????????????);\n        wildcard bins bit_23_0_1  = (32'b????????0??????????????????????? => 32'b????????1???????????????????????);\n        wildcard bins bit_24_0_1  = (32'b???????0???????????????????????? => 32'b???????1????????????????????????);\n        wildcard bins bit_25_0_1  = (32'b??????0????????????????????????? => 32'b??????1?????????????????????????);\n        wildcard bins bit_26_0_1  = (32'b?????0?????????????????????????? => 32'b?????1??????????????????????????);\n        wildcard bins bit_27_0_1  = (32'b????0??????????????????????????? => 32'b????1???????????????????????????);\n        wildcard bins bit_28_0_1  = (32'b???0???????????????????????????? => 32'b???1????????????????????????????);\n        wildcard bins bit_29_0_1  = (32'b??0????????????????????????????? => 32'b??1?????????????????????????????);\n        wildcard bins bit_30_0_1  = (32'b?0?????????????????????????????? => 32'b?1??????????????????????????????);\n        wildcard bins bit_31_0_1  = (32'b0??????????????????????????????? => 32'b1???????????????????????????????);\n        wildcard bins bit_0_1_0  = (32'b???????????????????????????????1 => 32'b???????????????????????????????0);\n        wildcard bins bit_1_1_0  = (32'b??????????????????????????????1? => 32'b??????????????????????????????0?);\n        wildcard bins bit_2_1_0  = (32'b?????????????????????????????1?? => 32'b?????????????????????????????0??);\n        wildcard bins bit_3_1_0  = (32'b????????????????????????????1??? => 32'b????????????????????????????0???);\n        wildcard bins bit_4_1_0  = (32'b???????????????????????????1???? => 32'b???????????????????????????0????);\n        wildcard bins bit_5_1_0  = (32'b??????????????????????????1????? => 32'b??????????????????????????0?????);\n        wildcard bins bit_6_1_0  = (32'b?????????????????????????1?????? => 32'b?????????????????????????0??????);\n        wildcard bins bit_7_1_0  = (32'b????????????????????????1??????? => 32'b????????????????????????0???????);\n        wildcard bins bit_8_1_0  = (32'b???????????????????????1???????? => 32'b???????????????????????0????????);\n        wildcard bins bit_9_1_0  = (32'b??????????????????????1????????? => 32'b??????????????????????0?????????);\n        wildcard bins bit_10_1_0  = (32'b?????????????????????1?????????? => 32'b?????????????????????0??????????);\n        wildcard bins bit_11_1_0  = (32'b????????????????????1??????????? => 32'b????????????????????0???????????);\n        wildcard bins bit_12_1_0  = (32'b???????????????????1???????????? => 32'b???????????????????0????????????);\n        wildcard bins bit_13_1_0  = (32'b??????????????????1????????????? => 32'b??????????????????0?????????????);\n        wildcard bins bit_14_1_0  = (32'b?????????????????1?????????????? => 32'b?????????????????0??????????????);\n        wildcard bins bit_15_1_0  = (32'b????????????????1??????????????? => 32'b????????????????0???????????????);\n        wildcard bins bit_16_1_0  = (32'b???????????????1???????????????? => 32'b???????????????0????????????????);\n        wildcard bins bit_17_1_0  = (32'b??????????????1????????????????? => 32'b??????????????0?????????????????);\n        wildcard bins bit_18_1_0  = (32'b?????????????1?????????????????? => 32'b?????????????0??????????????????);\n        wildcard bins bit_19_1_0  = (32'b????????????1??????????????????? => 32'b????????????0???????????????????);\n        wildcard bins bit_20_1_0  = (32'b???????????1???????????????????? => 32'b???????????0????????????????????);\n        wildcard bins bit_21_1_0  = (32'b??????????1????????????????????? => 32'b??????????0?????????????????????);\n        wildcard bins bit_22_1_0  = (32'b?????????1?????????????????????? => 32'b?????????0??????????????????????);\n        wildcard bins bit_23_1_0  = (32'b????????1??????????????????????? => 32'b????????0???????????????????????);\n        wildcard bins bit_24_1_0  = (32'b???????1???????????????????????? => 32'b???????0????????????????????????);\n        wildcard bins bit_25_1_0  = (32'b??????1????????????????????????? => 32'b??????0?????????????????????????);\n        wildcard bins bit_26_1_0  = (32'b?????1?????????????????????????? => 32'b?????0??????????????????????????);\n        wildcard bins bit_27_1_0  = (32'b????1??????????????????????????? => 32'b????0???????????????????????????);\n        wildcard bins bit_28_1_0  = (32'b???1???????????????????????????? => 32'b???0????????????????????????????);\n        wildcard bins bit_29_1_0  = (32'b??1????????????????????????????? => 32'b??0?????????????????????????????);\n        wildcard bins bit_30_1_0  = (32'b?1?????????????????????????????? => 32'b?0??????????????????????????????);\n        wildcard bins bit_31_1_0  = (32'b1??????????????????????????????? => 32'b0???????????????????????????????);\n    }\n`endif\n\n\n`ifdef COVER_TYPE_CROSS_VALUES\n    cr_rs1_rs2 : cross cp_rs1_sign,cp_rs2_sign  iff (ins.trap == 0 )  {\n        option.comment = \"Cross coverage of RS1 sign and RS2 sign\";\n    }\n`endif\n\nendgroup\n\n\n\n\n\n\n\n\nfunction void rv32m_sample(int hart, int issue);\n    ins_rv32m_t ins;\n\n    case (traceDataQ[hart][issue][0].inst_name)\n        \"div\"     : begin \n            ins = new(hart, issue, traceDataQ); \n            ins.add_rd(0);\n            ins.add_rs1(1);\n            ins.add_rs2(2);\n            div_cg.sample(ins); \n        end\n        \"divu\"     : begin \n            ins = new(hart, issue, traceDataQ); \n            ins.add_rd(0);\n            ins.add_rs1(1);\n            ins.add_rs2(2);\n            divu_cg.sample(ins); \n        end\n        \"mul\"     : begin \n            ins = new(hart, issue, traceDataQ); \n            ins.add_rd(0);\n            ins.add_rs1(1);\n            ins.add_rs2(2);\n            mul_cg.sample(ins); \n        end\n        \"mulh\"     : begin \n            ins = new(hart, issue, traceDataQ); \n            ins.add_rd(0);\n            ins.add_rs1(1);\n            ins.add_rs2(2);\n            mulh_cg.sample(ins); \n        end\n        \"mulhsu\"     : begin \n            ins = new(hart, issue, traceDataQ); \n            ins.add_rd(0);\n            ins.add_rs1(1);\n            ins.add_rs2(2);\n            mulhsu_cg.sample(ins); \n        end\n        \"mulhu\"     : begin \n            ins = new(hart, issue, traceDataQ); \n            ins.add_rd(0);\n            ins.add_rs1(1);\n            ins.add_rs2(2);\n            mulhu_cg.sample(ins); \n        end\n        \"rem\"     : begin \n            ins = new(hart, issue, traceDataQ); \n            ins.add_rd(0);\n            ins.add_rs1(1);\n            ins.add_rs2(2);\n            rem_cg.sample(ins); \n        end\n        \"remu\"     : begin \n            ins = new(hart, issue, traceDataQ); \n            ins.add_rd(0);\n            ins.add_rs1(1);\n            ins.add_rs2(2);\n            remu_cg.sample(ins); \n        end\n    endcase\nendfunction\n\n\n\n\n\n\n\n","lang":"verilog"};
processSrcData(g_data);