"""
Fused Linear + SoftSignGLU for LYNXNet2.

Computes: y = (x @ W_left^T + b_left) * softsign(x @ W_right^T + b_right)

where softsign(x) = x / (1 + |x|).

Compared to ATanGLU:
  - No Taylor approximation needed (exact in Triton)
  - No overflow risk in gate² terms
  - Derivative is 1 / (1 + |x|)², simple and stable
  - Slight trade-off: softsign saturates slower than atan
    (atan → π/2 for x→∞, softsign → 1 for x→∞)

Weight-split strategy:
  Split W [2K, K] into W_left [K, K] and W_right [K, K] (views).
  Each Triton program handles one [BLOCK_M, BLOCK_N] tile of BOTH halves,
  applying SoftSignGLU within the tile — no cross-program communication.

Autotune strategy (multi-GPU):
  - The autotune key uses next_power_of_2(M) instead of raw M. DsBatchSampler
    packs variable frame counts, so raw M changes almost every batch; a
    never-seen M would run its (seconds-long) benchmark inside a training
    step. Bucketing keeps training inside the keys warmup sweeps.
  - cache_results=True: per-key config timings persist in Triton's on-disk
    cache (~/.triton/cache/*.autotune.json), so the benchmark sweep runs
    only on a cold cache, not at every process start.
  - The config list spans small tiles (Turing / RTX 20xx, 64 KB smem per
    block) through large tiles (Ada / Blackwell, RTX 4090/5090, 100+ KB
    smem). Configs whose shared-memory footprint exceeds the running GPU
    are pruned automatically by Triton (OutOfResources), so the same list
    serves both the local debug GPU and the training GPUs.

Backward strategy:
  Only the element-wise GLU backward runs in Triton (one kernel, no
  intermediate HBM round-trips). The three backward matmuls (grad_x,
  grad_w_left, grad_w_right) go through cuBLAS — a plain GEMM in Triton
  does not beat cuBLAS (measured 3.4x slower on RTX 2070, and the gap
  does not close on Ada/Blackwell), and cuBLAS keeps full dtype fidelity
  for fp16 / bf16 / fp32 runs alike.
"""
import torch
import torch.nn.functional as F

try:
    import triton
    import triton.language as tl
    _TRITON_AVAILABLE = True
except ImportError:  # no triton installed (e.g. Windows without the build)
    _TRITON_AVAILABLE = False


# Minimum CUDA compute capability for Triton tl.dot (tensor cores).
# Volta (sm_70) is the floor; Turing sm_75 has fp16 tensor cores, Ampere
# sm_80 adds bf16. Anything older cannot run the fused kernel.
_MIN_CAPABILITY = (7, 0)

_FUSED_CAPABLE = None


def is_triton_available():
    """Whether the Triton Python package imported successfully."""
    return _TRITON_AVAILABLE


def _fused_capable():
    """True only if the current CUDA device can run the fused kernel.

    Caches once per process. Returns False when Triton is missing, the
    device is CPU, or the device's compute capability predates tensor cores.
    """
    global _FUSED_CAPABLE
    if _FUSED_CAPABLE is None:
        _FUSED_CAPABLE = False
        if _TRITON_AVAILABLE and torch.cuda.is_available():
            cap = torch.cuda.get_device_capability()
            if cap >= _MIN_CAPABILITY:
                _FUSED_CAPABLE = True
    return _FUSED_CAPABLE


# ---------------------------------------------------------------------------
# Forward kernel
# ---------------------------------------------------------------------------

if _TRITON_AVAILABLE:

    @triton.autotune(
        configs=[
            # Small tiles — fit Turing (RTX 20xx, 64 KB smem/block) and small M
            triton.Config({'BLOCK_M': 32, 'BLOCK_N': 32,  'BLOCK_K': 32, 'GROUP_M': 8}, num_warps=4, num_stages=3),
            triton.Config({'BLOCK_M': 32, 'BLOCK_N': 64,  'BLOCK_K': 32, 'GROUP_M': 8}, num_warps=4, num_stages=3),
            triton.Config({'BLOCK_M': 64, 'BLOCK_N': 32,  'BLOCK_K': 32, 'GROUP_M': 8}, num_warps=4, num_stages=3),
            triton.Config({'BLOCK_M': 64, 'BLOCK_N': 64,  'BLOCK_K': 32, 'GROUP_M': 8}, num_warps=4, num_stages=3),
            # Large tiles — Ada/Blackwell (RTX 4090/5090). Pruned automatically
            # on GPUs where the smem footprint exceeds the per-block limit.
            triton.Config({'BLOCK_M': 64,  'BLOCK_N': 64,  'BLOCK_K': 64, 'GROUP_M': 8}, num_warps=4, num_stages=4),
            triton.Config({'BLOCK_M': 128, 'BLOCK_N': 64,  'BLOCK_K': 32, 'GROUP_M': 8}, num_warps=4, num_stages=4),
            triton.Config({'BLOCK_M': 64,  'BLOCK_N': 128, 'BLOCK_K': 32, 'GROUP_M': 8}, num_warps=4, num_stages=4),
            triton.Config({'BLOCK_M': 128, 'BLOCK_N': 128, 'BLOCK_K': 32, 'GROUP_M': 8}, num_warps=8, num_stages=3),
            triton.Config({'BLOCK_M': 128, 'BLOCK_N': 64,  'BLOCK_K': 64, 'GROUP_M': 8}, num_warps=8, num_stages=3),
        ],
        key=['M_BUCKET', 'N', 'K'],
        cache_results=True,
    )
    @triton.jit
    def _fused_linear_softsign_glu_fwd_kernel(
        x_ptr, w_left_ptr, w_right_ptr, b_left_ptr, b_right_ptr,
        y_ptr, left_ptr, gate_ptr,
        M, N, K,
        M_BUCKET,  # next_power_of_2(M) — autotune key only, not used in body
        stride_x_b, stride_x_k,
        stride_wl_n, stride_wl_k,
        stride_wr_n, stride_wr_k,
        stride_y_b, stride_y_n,
        stride_l_b, stride_l_n,
        stride_g_b, stride_g_n,
        BLOCK_M: tl.constexpr, BLOCK_N: tl.constexpr, BLOCK_K: tl.constexpr,
        GROUP_M: tl.constexpr,
        IS_DOUBLE: tl.constexpr,
    ):
        """
        SoftSignGLU (IS_DOUBLE=False):
            y = (x @ W_left^T + b_left) * softsign(x @ W_right^T + b_right)
        DoubleSoftSignGLU (IS_DOUBLE=True, FastWaveD style):
            y = softsign(x @ W_left^T + b_left) * softsign(x @ W_right^T + b_right)

        N = output dim per GLU half (= inner_dim = dim × expansion_factor)
        K = input feature dim (= dim for first Linear, inner_dim for second)

        2D grid over (M // BLOCK_M, N // BLOCK_N) with grouped ordering:
        programs are swizzled so that GROUP_M row-blocks share column tiles
        while they are still hot in L2 (standard Triton matmul swizzle).
        """
        pid = tl.program_id(0)
        num_pid_m = tl.cdiv(M, BLOCK_M)
        num_pid_n = tl.cdiv(N, BLOCK_N)
        # Grouped pid swizzle for L2 reuse
        num_pid_in_group = GROUP_M * num_pid_n
        group_id = pid // num_pid_in_group
        first_pid_m = group_id * GROUP_M
        group_size_m = tl.minimum(num_pid_m - first_pid_m, GROUP_M)
        pid_m = first_pid_m + ((pid % num_pid_in_group) % group_size_m)
        pid_n = (pid % num_pid_in_group) // group_size_m

        offs_m = pid_m * BLOCK_M + tl.arange(0, BLOCK_M)
        offs_n = pid_n * BLOCK_N + tl.arange(0, BLOCK_N)
        offs_k = tl.arange(0, BLOCK_K)

        m_mask_2d = offs_m[:, None] < M
        n_mask_nk = offs_n[:, None] < N       # [BLOCK_N, 1] for N×K weight access
        n_mask_mn = offs_n[None, :] < N       # [1, BLOCK_N] for M×N output access
        n_mask_1d = offs_n < N

        acc_left = tl.zeros([BLOCK_M, BLOCK_N], dtype=tl.float32)
        acc_gate = tl.zeros([BLOCK_M, BLOCK_N], dtype=tl.float32)

        for k_start in range(0, K, BLOCK_K):
            k_offs = k_start + offs_k
            k_mask_2d = k_offs[None, :] < K

            x = tl.load(
                x_ptr + offs_m[:, None] * stride_x_b + k_offs[None, :] * stride_x_k,
                mask=m_mask_2d & k_mask_2d, other=0.0,
            )
            wl = tl.load(
                w_left_ptr + offs_n[:, None] * stride_wl_n + k_offs[None, :] * stride_wl_k,
                mask=n_mask_nk & k_mask_2d, other=0.0,
            )
            acc_left += tl.dot(x, wl.T)

            wr = tl.load(
                w_right_ptr + offs_n[:, None] * stride_wr_n + k_offs[None, :] * stride_wr_k,
                mask=n_mask_nk & k_mask_2d, other=0.0,
            )
            acc_gate += tl.dot(x, wr.T)

        # Bias
        b_left = tl.load(b_left_ptr + offs_n, mask=n_mask_1d, other=0.0)
        b_right = tl.load(b_right_ptr + offs_n, mask=n_mask_1d, other=0.0)
        acc_left += b_left
        acc_gate += b_right

        # Computed in fp32 for numerical safety
        gate_f32 = acc_gate.to(tl.float32)
        ss_gate = gate_f32 / (1.0 + tl.abs(gate_f32))
        if IS_DOUBLE:
            # DoubleSoftSignGLU: softsign(left) * softsign(gate)
            left_f32 = acc_left.to(tl.float32)
            gated = (left_f32 / (1.0 + tl.abs(left_f32))) * ss_gate
        else:
            # SoftSignGLU: left * softsign(gate)
            gated = acc_left * ss_gate

        # Write output y
        tl.store(
            y_ptr + offs_m[:, None] * stride_y_b + offs_n[None, :] * stride_y_n,
            gated, mask=m_mask_2d & n_mask_mn,
        )

        # Save intermediates for backward
        tl.store(
            left_ptr + offs_m[:, None] * stride_l_b + offs_n[None, :] * stride_l_n,
            acc_left, mask=m_mask_2d & n_mask_mn,
        )
        tl.store(
            gate_ptr + offs_m[:, None] * stride_g_b + offs_n[None, :] * stride_g_n,
            acc_gate, mask=m_mask_2d & n_mask_mn,
        )


    # ---------------------------------------------------------------------------
    # Element-wise backward kernel — grad_left_pre, grad_gate
    #
    # This is the only Triton kernel in the backward pass. The three backward
    # GEMMs (grad_x, grad_w_left, grad_w_right) run on cuBLAS in the autograd
    # Function below: a hand-written Triton GEMM was measured 3.4x slower than
    # cuBLAS for these shapes, and cuBLAS preserves the active dtype
    # (fp16 / bf16 / fp32) without forced down-casts.
    # ---------------------------------------------------------------------------

    @triton.autotune(
        configs=[
            triton.Config({'BLOCK_M': 64, 'BLOCK_N': 64}, num_warps=4, num_stages=2),
            triton.Config({'BLOCK_M': 128, 'BLOCK_N': 32}, num_warps=4, num_stages=2),
            triton.Config({'BLOCK_M': 64, 'BLOCK_N': 128}, num_warps=4, num_stages=2),
            triton.Config({'BLOCK_M': 128, 'BLOCK_N': 64}, num_warps=8, num_stages=2),
        ],
        key=['N'],  # element-wise: tile choice is insensitive to M — never key on it
        cache_results=True,
    )
    @triton.jit
    def _softsign_glu_bwd_elem_kernel(
        left_ptr, gate_ptr, grad_y_ptr,
        glp_ptr, gg_ptr,
        M, N,
        stride_l_b, stride_l_n,
        stride_g_b, stride_g_n,
        stride_gy_b, stride_gy_n,
        stride_glp_b, stride_glp_n,
        stride_gg_b, stride_gg_n,
        BLOCK_M: tl.constexpr, BLOCK_N: tl.constexpr,
        IS_DOUBLE: tl.constexpr,
    ):
        """Element-wise (Double)SoftSignGLU backward — no intermediates to HBM.

        SoftSignGLU (IS_DOUBLE=False), y = l * ss(g):
            dy/dl = ss(g);           dy/dg = l / (1+|g|)^2
        DoubleSoftSignGLU (IS_DOUBLE=True), y = ss(l) * ss(g):
            dy/dl = ss(g) / (1+|l|)^2;   dy/dg = ss(l) / (1+|g|)^2
        """
        pid = tl.program_id(0)
        num_pid_m = tl.cdiv(M, BLOCK_M)
        num_pid_n = tl.cdiv(N, BLOCK_N)
        pid_m = pid // num_pid_n
        pid_n = pid % num_pid_n

        offs_m = pid_m * BLOCK_M + tl.arange(0, BLOCK_M)
        offs_n = pid_n * BLOCK_N + tl.arange(0, BLOCK_N)

        m_mask = offs_m[:, None] < M
        n_mask = offs_n[None, :] < N

        left = tl.load(left_ptr + offs_m[:, None] * stride_l_b + offs_n[None, :] * stride_l_n,
                       mask=m_mask & n_mask, other=0.0)
        gate = tl.load(gate_ptr + offs_m[:, None] * stride_g_b + offs_n[None, :] * stride_g_n,
                       mask=m_mask & n_mask, other=0.0)
        gy = tl.load(grad_y_ptr + offs_m[:, None] * stride_gy_b + offs_n[None, :] * stride_gy_n,
                     mask=m_mask & n_mask, other=0.0)

        gate_f32 = gate.to(tl.float32)
        left_f32 = left.to(tl.float32)
        abs_gate = tl.abs(gate_f32)
        denom_g = 1.0 / (1.0 + abs_gate)
        denom_g2 = denom_g * denom_g
        ss_gate = gate_f32 * denom_g

        if IS_DOUBLE:
            abs_left = tl.abs(left_f32)
            denom_l = 1.0 / (1.0 + abs_left)
            denom_l2 = denom_l * denom_l
            ss_left = left_f32 * denom_l
            grad_left_pre = gy * (ss_gate * denom_l2)
            grad_gate = gy * (ss_left * denom_g2)
        else:
            grad_left_pre = gy * ss_gate
            grad_gate = gy * (left_f32 * denom_g2)

        tl.store(glp_ptr + offs_m[:, None] * stride_glp_b + offs_n[None, :] * stride_glp_n,
                 grad_left_pre, mask=m_mask & n_mask)
        tl.store(gg_ptr + offs_m[:, None] * stride_gg_b + offs_n[None, :] * stride_gg_n,
                 grad_gate, mask=m_mask & n_mask)


    # ---------------------------------------------------------------------------
    # Python wrapper — torch.autograd.Function
    # ---------------------------------------------------------------------------

    class FusedLinearSoftSignGLUFn(torch.autograd.Function):
        """Fused Linear(2K, K) + SoftSignGLU / DoubleSoftSignGLU."""

        @staticmethod
        def forward(ctx, x, weight, bias, is_double):
            orig_shape = x.shape
            K = weight.shape[1]               # input feature dim (contraction dim)
            N = weight.shape[0] // 2           # output dim per GLU half
            x_2d = x.reshape(-1, K)
            M = x_2d.shape[0]

            w_left, w_right = weight.split(N, dim=0)
            if bias is not None:
                b_left, b_right = bias.split(N, dim=0)
            else:
                b_left = b_right = None

            out = torch.empty(M, N, device=x.device, dtype=x.dtype)
            left = torch.empty(M, N, device=x.device, dtype=x.dtype)
            gate = torch.empty(M, N, device=x.device, dtype=x.dtype)

            def grid(meta):
                return (triton.cdiv(M, meta['BLOCK_M']) * triton.cdiv(N, meta['BLOCK_N']),)

            _fused_linear_softsign_glu_fwd_kernel[grid](
                x_2d, w_left, w_right, b_left, b_right,
                out, left, gate,
                M, N, K,
                triton.next_power_of_2(M),
                x_2d.stride(0), x_2d.stride(1),
                w_left.stride(0), w_left.stride(1),
                w_right.stride(0), w_right.stride(1),
                out.stride(0), out.stride(1),
                left.stride(0), left.stride(1),
                gate.stride(0), gate.stride(1),
                IS_DOUBLE=is_double,
            )

            if x.dim() > 2:
                out = out.view(*orig_shape[:-1], N)

            ctx.save_for_backward(x_2d, weight, left, gate)
            ctx.orig_x_shape = orig_shape
            ctx.N = N
            ctx.is_double = is_double
            return out

        @staticmethod
        def backward(ctx, grad_y):
            x, weight, left, gate = ctx.saved_tensors
            M, K = x.shape
            N = ctx.N
            w_left, w_right = weight.split(N, dim=0)

            if grad_y.dim() > 2:
                grad_y = grad_y.reshape(-1, N)
            if not grad_y.is_contiguous():
                grad_y = grad_y.contiguous()

            # Step 1: Fused element-wise GLU backward (single Triton kernel,
            # grad_left_pre/grad_gate computed in registers, one HBM write each)
            grad_left_pre = torch.empty(M, N, device=x.device, dtype=x.dtype)
            grad_gate = torch.empty(M, N, device=x.device, dtype=x.dtype)

            def elem_grid(meta):
                return (triton.cdiv(M, meta['BLOCK_M']) * triton.cdiv(N, meta['BLOCK_N']),)

            _softsign_glu_bwd_elem_kernel[elem_grid](
                left, gate, grad_y,
                grad_left_pre, grad_gate,
                M, N,
                left.stride(0), left.stride(1),
                gate.stride(0), gate.stride(1),
                grad_y.stride(0), grad_y.stride(1),
                grad_left_pre.stride(0), grad_left_pre.stride(1),
                grad_gate.stride(0), grad_gate.stride(1),
                IS_DOUBLE=ctx.is_double,
            )

            # Step 2/3: All backward GEMMs on cuBLAS (faster than a Triton GEMM
            # here, and preserves fp16/bf16/fp32 dtype without forced casts).
            # grad_weight assembled without torch.cat: write both halves into one
            # preallocated [2N, K] buffer via out= GEMMs.
            grad_weight = torch.empty(2 * N, K, device=x.device, dtype=x.dtype)
            torch.mm(grad_left_pre.T, x, out=grad_weight[:N])
            torch.mm(grad_gate.T, x, out=grad_weight[N:])
            grad_bias = torch.cat([grad_left_pre.sum(0), grad_gate.sum(0)], dim=0)

            # grad_x = grad_left_pre @ W_left + grad_gate @ W_right
            grad_x = torch.mm(grad_left_pre, w_left)
            grad_x.addmm_(grad_gate, w_right)

            if len(ctx.orig_x_shape) > 2:
                grad_x = grad_x.view(*ctx.orig_x_shape)

            return grad_x, grad_weight, grad_bias, None


# ---------------------------------------------------------------------------
# Public API
# ---------------------------------------------------------------------------

def _eager_linear_softsign_glu(x, weight, bias, is_double=False):
    """Unfused reference path — used as fallback for unsupported dtypes/GPUs."""
    if bias is not None:
        left, gate = F.linear(x, weight, bias).chunk(2, dim=-1)
    else:
        left, gate = F.linear(x, weight).chunk(2, dim=-1)
    if is_double:
        return F.softsign(left) * F.softsign(gate)
    return left * F.softsign(gate)


_FUSED_SUPPORTED_DTYPES = None
_FUSED_FALLBACK_LOG = {}


def _fused_supported_dtypes():
    """Dtypes the fused kernel can run on the current GPU.

    fp16 tl.dot: all tensor-core GPUs (Volta sm_70 and newer).
    bf16 tl.dot: Ampere (sm_80) and newer — RTX 4090 (sm_89) and
    RTX 5090 (sm_120) are fine, but Turing debug GPUs (RTX 20xx) are not.
    fp32 falls back to eager: training runs 16-mixed/bf16-mixed, and eager
    fp32 keeps full precision without a tf32 surprise inside the kernel.
    """
    global _FUSED_SUPPORTED_DTYPES
    if _FUSED_SUPPORTED_DTYPES is None:
        supported = {torch.float16}
        if torch.cuda.get_device_capability() >= (8, 0):
            supported.add(torch.bfloat16)
        _FUSED_SUPPORTED_DTYPES = supported
    return _FUSED_SUPPORTED_DTYPES


def fused_linear_softsign_glu(x, weight, bias, is_double=False):
    """Fused Linear(C, 2*C) + SoftSignGLU / DoubleSoftSignGLU.

    is_double=False:  y = left * softsign(gate)          (SoftSignGLU)
    is_double=True:   y = softsign(left) * softsign(gate) (DoubleSoftSignGLU,
                      FastWaveD style — softsign the whole Linear output,
                      then split and multiply)

    Supports expansion_factor != 1 by splitting weight at midpoint.
    Falls back to the unfused path for dtypes the current GPU cannot
    run through tl.dot (bf16 on pre-Ampere, fp32 everywhere).

    Args:
        x: Input [..., K] where K = weight.shape[1] (input dim). Must be CUDA.
        weight: [2*N, K] where N = output dim per GLU half (= K × expansion_factor)
        bias: [2*N] or None (None falls back to eager).
        is_double: apply softsign to both halves (DoubleSoftSignGLU).

    Returns:
        [..., N]
    """
    # Fast-fail for unsupported environments
    if not _TRITON_AVAILABLE or not _fused_capable():
        return _eager_linear_softsign_glu(x, weight, bias, is_double)
    if not x.is_cuda:
        return _eager_linear_softsign_glu(x, weight, bias, is_double)
    if bias is None:
        return _eager_linear_softsign_glu(x, weight, bias, is_double)

    fallback_key = (x.dtype, x.shape[-1])
    if x.dtype not in _fused_supported_dtypes():
        if _FUSED_FALLBACK_LOG.get(fallback_key, 0) < 1:
            _FUSED_FALLBACK_LOG[fallback_key] = 1
            import warnings
            warnings.warn(
                f'Fused SoftSignGLU: dtype {x.dtype} not supported for this GPU; '
                f'falling back to eager. (This message is shown once per (dtype, K) pair.)'
            )
        return _eager_linear_softsign_glu(x, weight, bias, is_double)
    # Match weight/bias dtype to input (handles 16-mixed precision where
    # weights are fp32 but activations are autocast to fp16)
    if weight.dtype != x.dtype:
        weight = weight.to(x.dtype)
    if bias.dtype != x.dtype:
        bias = bias.to(x.dtype)
    if not weight.is_contiguous():
        weight = weight.contiguous()
    if not bias.is_contiguous():
        bias = bias.contiguous()
    return FusedLinearSoftSignGLUFn.apply(x, weight, bias, is_double)


# ---------------------------------------------------------------------------
# Test
# ---------------------------------------------------------------------------

def _test():
    """Numerical check against an fp32 reference.

    fp16 eager and fp16 fused accumulate in different orders, so comparing
    them directly conflates rounding with kernel bugs (measured ~9e-3
    relative just from eager fp16 rounding on K=512). Instead, both paths
    are compared to the same fp32 reference and the fused error must not
    exceed the eager error by more than a small margin.
    """
    torch.manual_seed(42)
    device = 'cuda'
    MARGIN = 2.0  # fused may be at most 2x the eager fp16 rounding error

    for K in [256, 512, 1024]:
        M = 4096 if K == 256 else (2048 if K == 512 else 1024)
        x16 = torch.randn(M, K, device=device, dtype=torch.float16, requires_grad=True)
        w16 = torch.randn(2 * K, K, device=device, dtype=torch.float16, requires_grad=True)
        b16 = torch.randn(2 * K, device=device, dtype=torch.float16, requires_grad=True)
        grad = torch.randn(M, K, device=device, dtype=torch.float16)

        # fp32 reference
        x32 = x16.detach().float().requires_grad_(True)
        w32 = w16.detach().float().requires_grad_(True)
        b32 = b16.detach().float().requires_grad_(True)
        l32, g32 = F.linear(x32, w32, b32).chunk(2, dim=-1)
        ref = l32 * F.softsign(g32)
        ref.backward(grad.float())

        def rel_err(a, b_ref):
            return (a.float() - b_ref).abs().max().item() / b_ref.abs().mean().item()

        # fp16 eager
        l16, g16 = F.linear(x16, w16, b16).chunk(2, dim=-1)
        y_eager = l16 * F.softsign(g16)
        y_eager.backward(grad)
        eager_fwd = rel_err(y_eager, ref)
        eager_dx = rel_err(x16.grad, x32.grad)
        eager_dw = rel_err(w16.grad, w32.grad)

        # fp16 fused
        x16.grad = w16.grad = None
        y_fused = fused_linear_softsign_glu(x16, w16, b16)
        y_fused.backward(grad)
        fused_fwd = rel_err(y_fused, ref)
        fused_dx = rel_err(x16.grad, x32.grad)
        fused_dw = rel_err(w16.grad, w32.grad)

        assert fused_fwd <= eager_fwd * MARGIN + 1e-6, \
            f'K={K} fwd: fused={fused_fwd:.4e} vs eager={eager_fwd:.4e}'
        assert fused_dx <= eager_dx * MARGIN + 1e-6, \
            f'K={K} grad_x: fused={fused_dx:.4e} vs eager={eager_dx:.4e}'
        assert fused_dw <= eager_dw * MARGIN + 1e-6, \
            f'K={K} grad_w: fused={fused_dw:.4e} vs eager={eager_dw:.4e}'

        import time
        torch.cuda.synchronize()
        t0 = time.time()
        for _ in range(50):
            _ = fused_linear_softsign_glu(x16, w16, b16)
        torch.cuda.synchronize()
        fused_t = (time.time() - t0) / 50

        print(f"K={K:4d}  fwd: fused={fused_fwd:.2e} eager={eager_fwd:.2e}  "
              f"dx: fused={fused_dx:.2e} eager={eager_dx:.2e}  "
              f"dw: fused={fused_dw:.2e} eager={eager_dw:.2e}  "
              f"t={fused_t*1000:.2f}ms")

    print("\nAll tests passed: fused error is within fp16 rounding of the eager path.")


if __name__ == '__main__':
    _test()
