Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Dec 17 20:00:26 2021
| Host         : PA05 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file memory_top_control_sets_placed.rpt
| Design       : memory_top
| Device       : xc7a100t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    33 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            2 |
|      2 |            1 |
|      3 |            1 |
|      5 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |              11 |            6 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              27 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------+-----------------------+---------------------------------+------------------+----------------+
|       Clock Signal       |     Enable Signal     |         Set/Reset Signal        | Slice Load Count | Bel Load Count |
+--------------------------+-----------------------+---------------------------------+------------------+----------------+
|  u_memory_w_r/clk_0      |                       |                                 |                1 |              1 |
|  u_clk_div/inst/clk_out1 |                       | u_memory_w_r/cnt_1s[26]_i_1_n_0 |                1 |              1 |
|  clk_IBUF                |                       | rst_IBUF                        |                1 |              2 |
|  u_clk_div/inst/clk_out1 |                       | rst_IBUF                        |                1 |              3 |
|  u_memory_w_r/clk_0      |                       | rst_IBUF                        |                3 |              5 |
|  u_clk_div/inst/clk_out1 | u_memory_w_r/state[1] | u_memory_w_r/cnt_1s[26]_i_1_n_0 |                5 |             27 |
+--------------------------+-----------------------+---------------------------------+------------------+----------------+


