{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1519270689006 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.2 Build 153 07/15/2015 SJ Full Version " "Version 15.0.2 Build 153 07/15/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1519270689006 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 21 21:38:08 2018 " "Processing started: Wed Feb 21 21:38:08 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1519270689006 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1519270689006 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab5_multiplier -c lab5_multiplier " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab5_multiplier -c lab5_multiplier" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1519270689006 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1519270689505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dreg.sv 1 1 " "Found 1 design units, including 1 entities, in source file dreg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Dreg " "Found entity 1: Dreg" {  } { { "Dreg.sv" "" { Text "U:/ece385/lab5_multiplier/Dreg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519270697555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519270697555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.sv 1 1 " "Found 1 design units, including 1 entities, in source file register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_8 " "Found entity 1: reg_8" {  } { { "register.sv" "" { Text "U:/ece385/lab5_multiplier/register.sv" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519270697570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519270697570 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lab5_multiplier.sv(22) " "Verilog HDL information at lab5_multiplier.sv(22): always construct contains both blocking and non-blocking assignments" {  } { { "lab5_multiplier.sv" "" { Text "U:/ece385/lab5_multiplier/lab5_multiplier.sv" 22 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1519270697570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5_multiplier.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab5_multiplier.sv" { { "Info" "ISGN_ENTITY_NAME" "1 state_flow " "Found entity 1: state_flow" {  } { { "lab5_multiplier.sv" "" { Text "U:/ece385/lab5_multiplier/lab5_multiplier.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519270697570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519270697570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 3 3 " "Found 3 design units, including 3 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ripple_adder " "Found entity 1: ripple_adder" {  } { { "adder.sv" "" { Text "U:/ece385/lab5_multiplier/adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519270697586 ""} { "Info" "ISGN_ENTITY_NAME" "2 four_bit_ripple_adder " "Found entity 2: four_bit_ripple_adder" {  } { { "adder.sv" "" { Text "U:/ece385/lab5_multiplier/adder.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519270697586 ""} { "Info" "ISGN_ENTITY_NAME" "3 full_addr " "Found entity 3: full_addr" {  } { { "adder.sv" "" { Text "U:/ece385/lab5_multiplier/adder.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519270697586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519270697586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.sv 1 1 " "Found 1 design units, including 1 entities, in source file toplevel.sv" { { "Info" "ISGN_ENTITY_NAME" "1 toplevel " "Found entity 1: toplevel" {  } { { "toplevel.sv" "" { Text "U:/ece385/lab5_multiplier/toplevel.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519270697586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519270697586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "hexdriver.sv" "" { Text "U:/ece385/lab5_multiplier/hexdriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519270697602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519270697602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_bench.sv 1 1 " "Found 1 design units, including 1 entities, in source file test_bench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "test_bench.sv" "" { Text "U:/ece385/lab5_multiplier/test_bench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1519270697602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1519270697602 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "minus toplevel.sv(100) " "Verilog HDL Implicit Net warning at toplevel.sv(100): created implicit net for \"minus\"" {  } { { "toplevel.sv" "" { Text "U:/ece385/lab5_multiplier/toplevel.sv" 100 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1519270697602 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "toplevel " "Elaborating entity \"toplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1519270697648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dreg Dreg:dreg_unit " "Elaborating entity \"Dreg\" for hierarchy \"Dreg:dreg_unit\"" {  } { { "toplevel.sv" "dreg_unit" { Text "U:/ece385/lab5_multiplier/toplevel.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519270697664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_8 reg_8:register_unit_A " "Elaborating entity \"reg_8\" for hierarchy \"reg_8:register_unit_A\"" {  } { { "toplevel.sv" "register_unit_A" { Text "U:/ece385/lab5_multiplier/toplevel.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519270697695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ripple_adder ripple_adder:adder_unit " "Elaborating entity \"ripple_adder\" for hierarchy \"ripple_adder:adder_unit\"" {  } { { "toplevel.sv" "adder_unit" { Text "U:/ece385/lab5_multiplier/toplevel.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519270697695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "four_bit_ripple_adder ripple_adder:adder_unit\|four_bit_ripple_adder:FRA0 " "Elaborating entity \"four_bit_ripple_adder\" for hierarchy \"ripple_adder:adder_unit\|four_bit_ripple_adder:FRA0\"" {  } { { "adder.sv" "FRA0" { Text "U:/ece385/lab5_multiplier/adder.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519270697711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_addr ripple_adder:adder_unit\|four_bit_ripple_adder:FRA0\|full_addr:fa0 " "Elaborating entity \"full_addr\" for hierarchy \"ripple_adder:adder_unit\|four_bit_ripple_adder:FRA0\|full_addr:fa0\"" {  } { { "adder.sv" "fa0" { Text "U:/ece385/lab5_multiplier/adder.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519270697726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "state_flow state_flow:control " "Elaborating entity \"state_flow\" for hierarchy \"state_flow:control\"" {  } { { "toplevel.sv" "control" { Text "U:/ece385/lab5_multiplier/toplevel.sv" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519270697742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:AL " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:AL\"" {  } { { "toplevel.sv" "AL" { Text "U:/ece385/lab5_multiplier/toplevel.sv" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1519270697758 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1519270698631 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1519270698787 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "5 " "5 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1519270699271 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "U:/ece385/lab5_multiplier/output_files/lab5_multiplier.map.smsg " "Generated suppressed messages file U:/ece385/lab5_multiplier/output_files/lab5_multiplier.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1519270699333 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1519270699708 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1519270699708 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "169 " "Implemented 169 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1519270699910 ""} { "Info" "ICUT_CUT_TM_OPINS" "53 " "Implemented 53 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1519270699910 ""} { "Info" "ICUT_CUT_TM_LCELLS" "104 " "Implemented 104 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1519270699910 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1519270699910 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "695 " "Peak virtual memory: 695 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1519270700020 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 21 21:38:20 2018 " "Processing ended: Wed Feb 21 21:38:20 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1519270700020 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1519270700020 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1519270700020 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1519270700020 ""}
