{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 15 21:09:56 2022 " "Info: Processing started: Thu Dec 15 21:09:56 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off cse460_project -c cse460_project " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off cse460_project -c cse460_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "cse460_project.v" "" { Text "D:/Fall22/CSE460/LAB/project/cse460_project.v" 6 -1 0 } } { "d:/soft-dcl/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/soft-dcl/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register bc.v2 register zf~reg0 84.75 MHz 11.8 ns Internal " "Info: Clock \"clk\" has Internal fmax of 84.75 MHz between source register \"bc.v2\" and destination register \"zf~reg0\" (period= 11.8 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.100 ns + Longest register register " "Info: + Longest register to register delay is 11.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns bc.v2 1 REG LC2_D10 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC2_D10; Fanout = 11; REG Node = 'bc.v2'" {  } { { "d:/soft-dcl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/soft-dcl/quartus/bin/TimingClosureFloorplan.fld" "" "" { bc.v2 } "NODE_NAME" } } { "cse460_project.v" "" { Text "D:/Fall22/CSE460/LAB/project/cse460_project.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.800 ns) 0.900 ns bc~2272 2 COMB LC1_D10 2 " "Info: 2: + IC(0.100 ns) + CELL(0.800 ns) = 0.900 ns; Loc. = LC1_D10; Fanout = 2; COMB Node = 'bc~2272'" {  } { { "d:/soft-dcl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/soft-dcl/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { bc.v2 bc~2272 } "NODE_NAME" } } { "cse460_project.v" "" { Text "D:/Fall22/CSE460/LAB/project/cse460_project.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.000 ns) 2.500 ns c~3797 3 COMB LC8_D8 1 " "Info: 3: + IC(0.600 ns) + CELL(1.000 ns) = 2.500 ns; Loc. = LC8_D8; Fanout = 1; COMB Node = 'c~3797'" {  } { { "d:/soft-dcl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/soft-dcl/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { bc~2272 c~3797 } "NODE_NAME" } } { "cse460_project.v" "" { Text "D:/Fall22/CSE460/LAB/project/cse460_project.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(1.000 ns) 3.600 ns c~3799 4 COMB LC1_D8 2 " "Info: 4: + IC(0.100 ns) + CELL(1.000 ns) = 3.600 ns; Loc. = LC1_D8; Fanout = 2; COMB Node = 'c~3799'" {  } { { "d:/soft-dcl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/soft-dcl/quartus/bin/TimingClosureFloorplan.fld" "" "1.100 ns" { c~3797 c~3799 } "NODE_NAME" } } { "cse460_project.v" "" { Text "D:/Fall22/CSE460/LAB/project/cse460_project.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(0.700 ns) 4.900 ns c~3866 5 COMB LC2_D3 1 " "Info: 5: + IC(0.600 ns) + CELL(0.700 ns) = 4.900 ns; Loc. = LC2_D3; Fanout = 1; COMB Node = 'c~3866'" {  } { { "d:/soft-dcl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/soft-dcl/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { c~3799 c~3866 } "NODE_NAME" } } { "cse460_project.v" "" { Text "D:/Fall22/CSE460/LAB/project/cse460_project.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.000 ns) 5.900 ns c~3818 6 COMB LC3_D3 2 " "Info: 6: + IC(0.000 ns) + CELL(1.000 ns) = 5.900 ns; Loc. = LC3_D3; Fanout = 2; COMB Node = 'c~3818'" {  } { { "d:/soft-dcl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/soft-dcl/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { c~3866 c~3818 } "NODE_NAME" } } { "cse460_project.v" "" { Text "D:/Fall22/CSE460/LAB/project/cse460_project.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.400 ns) 6.700 ns c~3853 7 COMB LC6_D2 1 " "Info: 7: + IC(0.400 ns) + CELL(0.400 ns) = 6.700 ns; Loc. = LC6_D2; Fanout = 1; COMB Node = 'c~3853'" {  } { { "d:/soft-dcl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/soft-dcl/quartus/bin/TimingClosureFloorplan.fld" "" "0.800 ns" { c~3818 c~3853 } "NODE_NAME" } } { "cse460_project.v" "" { Text "D:/Fall22/CSE460/LAB/project/cse460_project.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.000 ns) 7.700 ns c~3815 8 COMB LC7_D2 2 " "Info: 8: + IC(0.000 ns) + CELL(1.000 ns) = 7.700 ns; Loc. = LC7_D2; Fanout = 2; COMB Node = 'c~3815'" {  } { { "d:/soft-dcl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/soft-dcl/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { c~3853 c~3815 } "NODE_NAME" } } { "cse460_project.v" "" { Text "D:/Fall22/CSE460/LAB/project/cse460_project.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.800 ns) 8.900 ns zf~1063 9 COMB LC4_D1 1 " "Info: 9: + IC(0.400 ns) + CELL(0.800 ns) = 8.900 ns; Loc. = LC4_D1; Fanout = 1; COMB Node = 'zf~1063'" {  } { { "d:/soft-dcl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/soft-dcl/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { c~3815 zf~1063 } "NODE_NAME" } } { "cse460_project.v" "" { Text "D:/Fall22/CSE460/LAB/project/cse460_project.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.600 ns) 9.600 ns zf~1085 10 COMB LC5_D1 1 " "Info: 10: + IC(0.100 ns) + CELL(0.600 ns) = 9.600 ns; Loc. = LC5_D1; Fanout = 1; COMB Node = 'zf~1085'" {  } { { "d:/soft-dcl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/soft-dcl/quartus/bin/TimingClosureFloorplan.fld" "" "0.700 ns" { zf~1063 zf~1085 } "NODE_NAME" } } { "cse460_project.v" "" { Text "D:/Fall22/CSE460/LAB/project/cse460_project.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.000 ns) 10.600 ns zf~1078 11 COMB LC6_D1 1 " "Info: 11: + IC(0.000 ns) + CELL(1.000 ns) = 10.600 ns; Loc. = LC6_D1; Fanout = 1; COMB Node = 'zf~1078'" {  } { { "d:/soft-dcl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/soft-dcl/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { zf~1085 zf~1078 } "NODE_NAME" } } { "cse460_project.v" "" { Text "D:/Fall22/CSE460/LAB/project/cse460_project.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.400 ns) 11.100 ns zf~reg0 12 REG LC1_D1 2 " "Info: 12: + IC(0.100 ns) + CELL(0.400 ns) = 11.100 ns; Loc. = LC1_D1; Fanout = 2; REG Node = 'zf~reg0'" {  } { { "d:/soft-dcl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/soft-dcl/quartus/bin/TimingClosureFloorplan.fld" "" "0.500 ns" { zf~1078 zf~reg0 } "NODE_NAME" } } { "cse460_project.v" "" { Text "D:/Fall22/CSE460/LAB/project/cse460_project.v" 21 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.700 ns ( 78.38 % ) " "Info: Total cell delay = 8.700 ns ( 78.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.400 ns ( 21.62 % ) " "Info: Total interconnect delay = 2.400 ns ( 21.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/soft-dcl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/soft-dcl/quartus/bin/TimingClosureFloorplan.fld" "" "11.100 ns" { bc.v2 bc~2272 c~3797 c~3799 c~3866 c~3818 c~3853 c~3815 zf~1063 zf~1085 zf~1078 zf~reg0 } "NODE_NAME" } } { "d:/soft-dcl/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/soft-dcl/quartus/bin/Technology_Viewer.qrui" "11.100 ns" { bc.v2 {} bc~2272 {} c~3797 {} c~3799 {} c~3866 {} c~3818 {} c~3853 {} c~3815 {} zf~1063 {} zf~1085 {} zf~1078 {} zf~reg0 {} } { 0.000ns 0.100ns 0.600ns 0.100ns 0.600ns 0.000ns 0.400ns 0.000ns 0.400ns 0.100ns 0.000ns 0.100ns } { 0.000ns 0.800ns 1.000ns 1.000ns 0.700ns 1.000ns 0.400ns 1.000ns 0.800ns 0.600ns 1.000ns 0.400ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 1.500 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 1.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns clk 1 CLK PIN_55 12 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_55; Fanout = 12; CLK Node = 'clk'" {  } { { "d:/soft-dcl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/soft-dcl/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cse460_project.v" "" { Text "D:/Fall22/CSE460/LAB/project/cse460_project.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.000 ns) 1.500 ns zf~reg0 2 REG LC1_D1 2 " "Info: 2: + IC(0.200 ns) + CELL(0.000 ns) = 1.500 ns; Loc. = LC1_D1; Fanout = 2; REG Node = 'zf~reg0'" {  } { { "d:/soft-dcl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/soft-dcl/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { clk zf~reg0 } "NODE_NAME" } } { "cse460_project.v" "" { Text "D:/Fall22/CSE460/LAB/project/cse460_project.v" 21 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.300 ns ( 86.67 % ) " "Info: Total cell delay = 1.300 ns ( 86.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.200 ns ( 13.33 % ) " "Info: Total interconnect delay = 0.200 ns ( 13.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/soft-dcl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/soft-dcl/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { clk zf~reg0 } "NODE_NAME" } } { "d:/soft-dcl/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/soft-dcl/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { clk {} clk~out {} zf~reg0 {} } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 1.500 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 1.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns clk 1 CLK PIN_55 12 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_55; Fanout = 12; CLK Node = 'clk'" {  } { { "d:/soft-dcl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/soft-dcl/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cse460_project.v" "" { Text "D:/Fall22/CSE460/LAB/project/cse460_project.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.000 ns) 1.500 ns bc.v2 2 REG LC2_D10 11 " "Info: 2: + IC(0.200 ns) + CELL(0.000 ns) = 1.500 ns; Loc. = LC2_D10; Fanout = 11; REG Node = 'bc.v2'" {  } { { "d:/soft-dcl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/soft-dcl/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { clk bc.v2 } "NODE_NAME" } } { "cse460_project.v" "" { Text "D:/Fall22/CSE460/LAB/project/cse460_project.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.300 ns ( 86.67 % ) " "Info: Total cell delay = 1.300 ns ( 86.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.200 ns ( 13.33 % ) " "Info: Total interconnect delay = 0.200 ns ( 13.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/soft-dcl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/soft-dcl/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { clk bc.v2 } "NODE_NAME" } } { "d:/soft-dcl/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/soft-dcl/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { clk {} clk~out {} bc.v2 {} } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/soft-dcl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/soft-dcl/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { clk zf~reg0 } "NODE_NAME" } } { "d:/soft-dcl/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/soft-dcl/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { clk {} clk~out {} zf~reg0 {} } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.000ns } "" } } { "d:/soft-dcl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/soft-dcl/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { clk bc.v2 } "NODE_NAME" } } { "d:/soft-dcl/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/soft-dcl/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { clk {} clk~out {} bc.v2 {} } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.300 ns + " "Info: + Micro clock to output delay of source is 0.300 ns" {  } { { "cse460_project.v" "" { Text "D:/Fall22/CSE460/LAB/project/cse460_project.v" 9 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.400 ns + " "Info: + Micro setup delay of destination is 0.400 ns" {  } { { "cse460_project.v" "" { Text "D:/Fall22/CSE460/LAB/project/cse460_project.v" 21 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/soft-dcl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/soft-dcl/quartus/bin/TimingClosureFloorplan.fld" "" "11.100 ns" { bc.v2 bc~2272 c~3797 c~3799 c~3866 c~3818 c~3853 c~3815 zf~1063 zf~1085 zf~1078 zf~reg0 } "NODE_NAME" } } { "d:/soft-dcl/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/soft-dcl/quartus/bin/Technology_Viewer.qrui" "11.100 ns" { bc.v2 {} bc~2272 {} c~3797 {} c~3799 {} c~3866 {} c~3818 {} c~3853 {} c~3815 {} zf~1063 {} zf~1085 {} zf~1078 {} zf~reg0 {} } { 0.000ns 0.100ns 0.600ns 0.100ns 0.600ns 0.000ns 0.400ns 0.000ns 0.400ns 0.100ns 0.000ns 0.100ns } { 0.000ns 0.800ns 1.000ns 1.000ns 0.700ns 1.000ns 0.400ns 1.000ns 0.800ns 0.600ns 1.000ns 0.400ns } "" } } { "d:/soft-dcl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/soft-dcl/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { clk zf~reg0 } "NODE_NAME" } } { "d:/soft-dcl/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/soft-dcl/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { clk {} clk~out {} zf~reg0 {} } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.000ns } "" } } { "d:/soft-dcl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/soft-dcl/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { clk bc.v2 } "NODE_NAME" } } { "d:/soft-dcl/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/soft-dcl/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { clk {} clk~out {} bc.v2 {} } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "zf~reg0 b\[2\] clk 13.900 ns register " "Info: tsu for register \"zf~reg0\" (data pin = \"b\[2\]\", clock pin = \"clk\") is 13.900 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.000 ns + Longest pin register " "Info: + Longest pin to register delay is 15.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns b\[2\] 1 PIN PIN_23 6 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_23; Fanout = 6; PIN Node = 'b\[2\]'" {  } { { "d:/soft-dcl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/soft-dcl/quartus/bin/TimingClosureFloorplan.fld" "" "" { b[2] } "NODE_NAME" } } { "cse460_project.v" "" { Text "D:/Fall22/CSE460/LAB/project/cse460_project.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(1.000 ns) 5.800 ns c~3798 2 COMB LC4_D12 1 " "Info: 2: + IC(2.000 ns) + CELL(1.000 ns) = 5.800 ns; Loc. = LC4_D12; Fanout = 1; COMB Node = 'c~3798'" {  } { { "d:/soft-dcl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/soft-dcl/quartus/bin/TimingClosureFloorplan.fld" "" "3.000 ns" { b[2] c~3798 } "NODE_NAME" } } { "cse460_project.v" "" { Text "D:/Fall22/CSE460/LAB/project/cse460_project.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.100 ns) 7.500 ns c~3799 3 COMB LC1_D8 2 " "Info: 3: + IC(0.600 ns) + CELL(1.100 ns) = 7.500 ns; Loc. = LC1_D8; Fanout = 2; COMB Node = 'c~3799'" {  } { { "d:/soft-dcl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/soft-dcl/quartus/bin/TimingClosureFloorplan.fld" "" "1.700 ns" { c~3798 c~3799 } "NODE_NAME" } } { "cse460_project.v" "" { Text "D:/Fall22/CSE460/LAB/project/cse460_project.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(0.700 ns) 8.800 ns c~3866 4 COMB LC2_D3 1 " "Info: 4: + IC(0.600 ns) + CELL(0.700 ns) = 8.800 ns; Loc. = LC2_D3; Fanout = 1; COMB Node = 'c~3866'" {  } { { "d:/soft-dcl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/soft-dcl/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { c~3799 c~3866 } "NODE_NAME" } } { "cse460_project.v" "" { Text "D:/Fall22/CSE460/LAB/project/cse460_project.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.000 ns) 9.800 ns c~3818 5 COMB LC3_D3 2 " "Info: 5: + IC(0.000 ns) + CELL(1.000 ns) = 9.800 ns; Loc. = LC3_D3; Fanout = 2; COMB Node = 'c~3818'" {  } { { "d:/soft-dcl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/soft-dcl/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { c~3866 c~3818 } "NODE_NAME" } } { "cse460_project.v" "" { Text "D:/Fall22/CSE460/LAB/project/cse460_project.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.400 ns) 10.600 ns c~3853 6 COMB LC6_D2 1 " "Info: 6: + IC(0.400 ns) + CELL(0.400 ns) = 10.600 ns; Loc. = LC6_D2; Fanout = 1; COMB Node = 'c~3853'" {  } { { "d:/soft-dcl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/soft-dcl/quartus/bin/TimingClosureFloorplan.fld" "" "0.800 ns" { c~3818 c~3853 } "NODE_NAME" } } { "cse460_project.v" "" { Text "D:/Fall22/CSE460/LAB/project/cse460_project.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.000 ns) 11.600 ns c~3815 7 COMB LC7_D2 2 " "Info: 7: + IC(0.000 ns) + CELL(1.000 ns) = 11.600 ns; Loc. = LC7_D2; Fanout = 2; COMB Node = 'c~3815'" {  } { { "d:/soft-dcl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/soft-dcl/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { c~3853 c~3815 } "NODE_NAME" } } { "cse460_project.v" "" { Text "D:/Fall22/CSE460/LAB/project/cse460_project.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.800 ns) 12.800 ns zf~1063 8 COMB LC4_D1 1 " "Info: 8: + IC(0.400 ns) + CELL(0.800 ns) = 12.800 ns; Loc. = LC4_D1; Fanout = 1; COMB Node = 'zf~1063'" {  } { { "d:/soft-dcl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/soft-dcl/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { c~3815 zf~1063 } "NODE_NAME" } } { "cse460_project.v" "" { Text "D:/Fall22/CSE460/LAB/project/cse460_project.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.600 ns) 13.500 ns zf~1085 9 COMB LC5_D1 1 " "Info: 9: + IC(0.100 ns) + CELL(0.600 ns) = 13.500 ns; Loc. = LC5_D1; Fanout = 1; COMB Node = 'zf~1085'" {  } { { "d:/soft-dcl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/soft-dcl/quartus/bin/TimingClosureFloorplan.fld" "" "0.700 ns" { zf~1063 zf~1085 } "NODE_NAME" } } { "cse460_project.v" "" { Text "D:/Fall22/CSE460/LAB/project/cse460_project.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.000 ns) 14.500 ns zf~1078 10 COMB LC6_D1 1 " "Info: 10: + IC(0.000 ns) + CELL(1.000 ns) = 14.500 ns; Loc. = LC6_D1; Fanout = 1; COMB Node = 'zf~1078'" {  } { { "d:/soft-dcl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/soft-dcl/quartus/bin/TimingClosureFloorplan.fld" "" "1.000 ns" { zf~1085 zf~1078 } "NODE_NAME" } } { "cse460_project.v" "" { Text "D:/Fall22/CSE460/LAB/project/cse460_project.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.400 ns) 15.000 ns zf~reg0 11 REG LC1_D1 2 " "Info: 11: + IC(0.100 ns) + CELL(0.400 ns) = 15.000 ns; Loc. = LC1_D1; Fanout = 2; REG Node = 'zf~reg0'" {  } { { "d:/soft-dcl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/soft-dcl/quartus/bin/TimingClosureFloorplan.fld" "" "0.500 ns" { zf~1078 zf~reg0 } "NODE_NAME" } } { "cse460_project.v" "" { Text "D:/Fall22/CSE460/LAB/project/cse460_project.v" 21 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.800 ns ( 72.00 % ) " "Info: Total cell delay = 10.800 ns ( 72.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.200 ns ( 28.00 % ) " "Info: Total interconnect delay = 4.200 ns ( 28.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/soft-dcl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/soft-dcl/quartus/bin/TimingClosureFloorplan.fld" "" "15.000 ns" { b[2] c~3798 c~3799 c~3866 c~3818 c~3853 c~3815 zf~1063 zf~1085 zf~1078 zf~reg0 } "NODE_NAME" } } { "d:/soft-dcl/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/soft-dcl/quartus/bin/Technology_Viewer.qrui" "15.000 ns" { b[2] {} b[2]~out {} c~3798 {} c~3799 {} c~3866 {} c~3818 {} c~3853 {} c~3815 {} zf~1063 {} zf~1085 {} zf~1078 {} zf~reg0 {} } { 0.000ns 0.000ns 2.000ns 0.600ns 0.600ns 0.000ns 0.400ns 0.000ns 0.400ns 0.100ns 0.000ns 0.100ns } { 0.000ns 2.800ns 1.000ns 1.100ns 0.700ns 1.000ns 0.400ns 1.000ns 0.800ns 0.600ns 1.000ns 0.400ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.400 ns + " "Info: + Micro setup delay of destination is 0.400 ns" {  } { { "cse460_project.v" "" { Text "D:/Fall22/CSE460/LAB/project/cse460_project.v" 21 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 1.500 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 1.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns clk 1 CLK PIN_55 12 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_55; Fanout = 12; CLK Node = 'clk'" {  } { { "d:/soft-dcl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/soft-dcl/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cse460_project.v" "" { Text "D:/Fall22/CSE460/LAB/project/cse460_project.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.000 ns) 1.500 ns zf~reg0 2 REG LC1_D1 2 " "Info: 2: + IC(0.200 ns) + CELL(0.000 ns) = 1.500 ns; Loc. = LC1_D1; Fanout = 2; REG Node = 'zf~reg0'" {  } { { "d:/soft-dcl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/soft-dcl/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { clk zf~reg0 } "NODE_NAME" } } { "cse460_project.v" "" { Text "D:/Fall22/CSE460/LAB/project/cse460_project.v" 21 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.300 ns ( 86.67 % ) " "Info: Total cell delay = 1.300 ns ( 86.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.200 ns ( 13.33 % ) " "Info: Total interconnect delay = 0.200 ns ( 13.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/soft-dcl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/soft-dcl/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { clk zf~reg0 } "NODE_NAME" } } { "d:/soft-dcl/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/soft-dcl/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { clk {} clk~out {} zf~reg0 {} } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/soft-dcl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/soft-dcl/quartus/bin/TimingClosureFloorplan.fld" "" "15.000 ns" { b[2] c~3798 c~3799 c~3866 c~3818 c~3853 c~3815 zf~1063 zf~1085 zf~1078 zf~reg0 } "NODE_NAME" } } { "d:/soft-dcl/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/soft-dcl/quartus/bin/Technology_Viewer.qrui" "15.000 ns" { b[2] {} b[2]~out {} c~3798 {} c~3799 {} c~3866 {} c~3818 {} c~3853 {} c~3815 {} zf~1063 {} zf~1085 {} zf~1078 {} zf~reg0 {} } { 0.000ns 0.000ns 2.000ns 0.600ns 0.600ns 0.000ns 0.400ns 0.000ns 0.400ns 0.100ns 0.000ns 0.100ns } { 0.000ns 2.800ns 1.000ns 1.100ns 0.700ns 1.000ns 0.400ns 1.000ns 0.800ns 0.600ns 1.000ns 0.400ns } "" } } { "d:/soft-dcl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/soft-dcl/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { clk zf~reg0 } "NODE_NAME" } } { "d:/soft-dcl/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/soft-dcl/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { clk {} clk~out {} zf~reg0 {} } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk c\[4\] c\[4\]~reg0 7.400 ns register " "Info: tco from clock \"clk\" to destination pin \"c\[4\]\" through register \"c\[4\]~reg0\" is 7.400 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 1.500 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 1.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns clk 1 CLK PIN_55 12 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_55; Fanout = 12; CLK Node = 'clk'" {  } { { "d:/soft-dcl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/soft-dcl/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cse460_project.v" "" { Text "D:/Fall22/CSE460/LAB/project/cse460_project.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.000 ns) 1.500 ns c\[4\]~reg0 2 REG LC2_D1 2 " "Info: 2: + IC(0.200 ns) + CELL(0.000 ns) = 1.500 ns; Loc. = LC2_D1; Fanout = 2; REG Node = 'c\[4\]~reg0'" {  } { { "d:/soft-dcl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/soft-dcl/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { clk c[4]~reg0 } "NODE_NAME" } } { "cse460_project.v" "" { Text "D:/Fall22/CSE460/LAB/project/cse460_project.v" 21 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.300 ns ( 86.67 % ) " "Info: Total cell delay = 1.300 ns ( 86.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.200 ns ( 13.33 % ) " "Info: Total interconnect delay = 0.200 ns ( 13.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/soft-dcl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/soft-dcl/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { clk c[4]~reg0 } "NODE_NAME" } } { "d:/soft-dcl/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/soft-dcl/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { clk {} clk~out {} c[4]~reg0 {} } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.300 ns + " "Info: + Micro clock to output delay of source is 0.300 ns" {  } { { "cse460_project.v" "" { Text "D:/Fall22/CSE460/LAB/project/cse460_project.v" 21 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.600 ns + Longest register pin " "Info: + Longest register to pin delay is 5.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns c\[4\]~reg0 1 REG LC2_D1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC2_D1; Fanout = 2; REG Node = 'c\[4\]~reg0'" {  } { { "d:/soft-dcl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/soft-dcl/quartus/bin/TimingClosureFloorplan.fld" "" "" { c[4]~reg0 } "NODE_NAME" } } { "cse460_project.v" "" { Text "D:/Fall22/CSE460/LAB/project/cse460_project.v" 21 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(3.800 ns) 5.600 ns c\[4\] 2 PIN PIN_20 0 " "Info: 2: + IC(1.800 ns) + CELL(3.800 ns) = 5.600 ns; Loc. = PIN_20; Fanout = 0; PIN Node = 'c\[4\]'" {  } { { "d:/soft-dcl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/soft-dcl/quartus/bin/TimingClosureFloorplan.fld" "" "5.600 ns" { c[4]~reg0 c[4] } "NODE_NAME" } } { "cse460_project.v" "" { Text "D:/Fall22/CSE460/LAB/project/cse460_project.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.800 ns ( 67.86 % ) " "Info: Total cell delay = 3.800 ns ( 67.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.800 ns ( 32.14 % ) " "Info: Total interconnect delay = 1.800 ns ( 32.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/soft-dcl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/soft-dcl/quartus/bin/TimingClosureFloorplan.fld" "" "5.600 ns" { c[4]~reg0 c[4] } "NODE_NAME" } } { "d:/soft-dcl/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/soft-dcl/quartus/bin/Technology_Viewer.qrui" "5.600 ns" { c[4]~reg0 {} c[4] {} } { 0.000ns 1.800ns } { 0.000ns 3.800ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/soft-dcl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/soft-dcl/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { clk c[4]~reg0 } "NODE_NAME" } } { "d:/soft-dcl/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/soft-dcl/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { clk {} clk~out {} c[4]~reg0 {} } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.000ns } "" } } { "d:/soft-dcl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/soft-dcl/quartus/bin/TimingClosureFloorplan.fld" "" "5.600 ns" { c[4]~reg0 c[4] } "NODE_NAME" } } { "d:/soft-dcl/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/soft-dcl/quartus/bin/Technology_Viewer.qrui" "5.600 ns" { c[4]~reg0 {} c[4] {} } { 0.000ns 1.800ns } { 0.000ns 3.800ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "bc.v1 opcode\[3\] clk 0.100 ns register " "Info: th for register \"bc.v1\" (data pin = \"opcode\[3\]\", clock pin = \"clk\") is 0.100 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 1.500 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 1.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns clk 1 CLK PIN_55 12 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_55; Fanout = 12; CLK Node = 'clk'" {  } { { "d:/soft-dcl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/soft-dcl/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cse460_project.v" "" { Text "D:/Fall22/CSE460/LAB/project/cse460_project.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.000 ns) 1.500 ns bc.v1 2 REG LC3_D9 17 " "Info: 2: + IC(0.200 ns) + CELL(0.000 ns) = 1.500 ns; Loc. = LC3_D9; Fanout = 17; REG Node = 'bc.v1'" {  } { { "d:/soft-dcl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/soft-dcl/quartus/bin/TimingClosureFloorplan.fld" "" "0.200 ns" { clk bc.v1 } "NODE_NAME" } } { "cse460_project.v" "" { Text "D:/Fall22/CSE460/LAB/project/cse460_project.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.300 ns ( 86.67 % ) " "Info: Total cell delay = 1.300 ns ( 86.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.200 ns ( 13.33 % ) " "Info: Total interconnect delay = 0.200 ns ( 13.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/soft-dcl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/soft-dcl/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { clk bc.v1 } "NODE_NAME" } } { "d:/soft-dcl/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/soft-dcl/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { clk {} clk~out {} bc.v1 {} } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.700 ns + " "Info: + Micro hold delay of destination is 0.700 ns" {  } { { "cse460_project.v" "" { Text "D:/Fall22/CSE460/LAB/project/cse460_project.v" 9 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.100 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns opcode\[3\] 1 PIN PIN_126 30 " "Info: 1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = PIN_126; Fanout = 30; PIN Node = 'opcode\[3\]'" {  } { { "d:/soft-dcl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/soft-dcl/quartus/bin/TimingClosureFloorplan.fld" "" "" { opcode[3] } "NODE_NAME" } } { "cse460_project.v" "" { Text "D:/Fall22/CSE460/LAB/project/cse460_project.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.600 ns) 2.100 ns bc.v1 2 REG LC3_D9 17 " "Info: 2: + IC(0.200 ns) + CELL(0.600 ns) = 2.100 ns; Loc. = LC3_D9; Fanout = 17; REG Node = 'bc.v1'" {  } { { "d:/soft-dcl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/soft-dcl/quartus/bin/TimingClosureFloorplan.fld" "" "0.800 ns" { opcode[3] bc.v1 } "NODE_NAME" } } { "cse460_project.v" "" { Text "D:/Fall22/CSE460/LAB/project/cse460_project.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.900 ns ( 90.48 % ) " "Info: Total cell delay = 1.900 ns ( 90.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.200 ns ( 9.52 % ) " "Info: Total interconnect delay = 0.200 ns ( 9.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/soft-dcl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/soft-dcl/quartus/bin/TimingClosureFloorplan.fld" "" "2.100 ns" { opcode[3] bc.v1 } "NODE_NAME" } } { "d:/soft-dcl/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/soft-dcl/quartus/bin/Technology_Viewer.qrui" "2.100 ns" { opcode[3] {} opcode[3]~out {} bc.v1 {} } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.600ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/soft-dcl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/soft-dcl/quartus/bin/TimingClosureFloorplan.fld" "" "1.500 ns" { clk bc.v1 } "NODE_NAME" } } { "d:/soft-dcl/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/soft-dcl/quartus/bin/Technology_Viewer.qrui" "1.500 ns" { clk {} clk~out {} bc.v1 {} } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.000ns } "" } } { "d:/soft-dcl/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/soft-dcl/quartus/bin/TimingClosureFloorplan.fld" "" "2.100 ns" { opcode[3] bc.v1 } "NODE_NAME" } } { "d:/soft-dcl/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/soft-dcl/quartus/bin/Technology_Viewer.qrui" "2.100 ns" { opcode[3] {} opcode[3]~out {} bc.v1 {} } { 0.000ns 0.000ns 0.200ns } { 0.000ns 1.300ns 0.600ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "192 " "Info: Peak virtual memory: 192 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 15 21:09:56 2022 " "Info: Processing ended: Thu Dec 15 21:09:56 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
