/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [3:0] _03_;
  reg [4:0] _04_;
  reg [5:0] _05_;
  wire [3:0] _06_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [24:0] celloutsig_0_12z;
  wire [4:0] celloutsig_0_14z;
  wire [3:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_1z;
  wire [7:0] celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [9:0] celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire [13:0] celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [5:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [5:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [8:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_15z = ~(_00_ & _01_);
  assign celloutsig_1_16z = ~(celloutsig_1_15z & celloutsig_1_9z);
  assign celloutsig_0_7z = ~(celloutsig_0_3z & celloutsig_0_2z);
  assign celloutsig_0_2z = ~(in_data[10] & celloutsig_0_0z);
  assign celloutsig_0_23z = ~(celloutsig_0_1z & celloutsig_0_21z[4]);
  assign celloutsig_1_3z = ~(celloutsig_1_1z & celloutsig_1_0z);
  assign celloutsig_1_0z = ~(in_data[96] | in_data[99]);
  assign celloutsig_1_9z = ~((celloutsig_1_0z | celloutsig_1_1z) & (celloutsig_1_2z | celloutsig_1_2z));
  assign celloutsig_1_8z = celloutsig_1_0z | ~(celloutsig_1_0z);
  assign celloutsig_0_4z = celloutsig_0_1z | ~(celloutsig_0_0z);
  assign celloutsig_0_16z = celloutsig_0_0z | ~(celloutsig_0_15z[0]);
  assign celloutsig_0_24z = _02_ | ~(celloutsig_0_1z);
  assign celloutsig_1_2z = celloutsig_1_1z | ~(in_data[158]);
  assign celloutsig_1_19z = celloutsig_1_7z[5] ^ celloutsig_1_7z[0];
  reg [3:0] _21_;
  always_ff @(posedge clkin_data[64], negedge clkin_data[96])
    if (!clkin_data[96]) _21_ <= 4'h0;
    else _21_ <= { celloutsig_1_5z[0], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_0z };
  assign { _03_[3:2], _00_, _01_ } = _21_;
  always_ff @(posedge clkin_data[32], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _04_ <= 5'h00;
    else _04_ <= { celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_4z };
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _05_ <= 6'h00;
    else _05_ <= { in_data[43:39], celloutsig_0_16z };
  reg [3:0] _24_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_19z)
    if (celloutsig_1_19z) _24_ <= 4'h0;
    else _24_ <= { celloutsig_0_21z[7:5], celloutsig_0_0z };
  assign { _06_[3], _02_, _06_[1:0] } = _24_;
  assign celloutsig_1_7z = { celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_6z } & { celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_4z };
  assign celloutsig_0_1z = in_data[75:69] && { in_data[62:57], celloutsig_0_0z };
  assign celloutsig_1_11z = { celloutsig_1_7z[5:1], celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_4z } < { celloutsig_1_5z[1:0], celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_8z };
  assign celloutsig_1_17z = celloutsig_1_6z & ~(celloutsig_1_16z);
  assign celloutsig_1_13z = { celloutsig_1_5z[3:2], celloutsig_1_11z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_4z, _03_[3:2], _00_, _01_ } % { 1'h1, in_data[145:136], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_8z };
  assign celloutsig_0_5z = { in_data[66:63], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_0z } % { 1'h1, in_data[81:77], celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_12z = { in_data[40:23], _04_, celloutsig_0_7z, celloutsig_0_3z } % { 1'h1, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_10z, _04_, celloutsig_0_2z, in_data[0] };
  assign celloutsig_1_4z = in_data[189:184] != { celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_0_3z = { in_data[10:6], celloutsig_0_1z } !== { in_data[16:13], celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_0z = & in_data[40:18];
  assign celloutsig_1_6z = & in_data[169:161];
  assign celloutsig_0_10z = celloutsig_0_8z & celloutsig_0_5z[5];
  assign celloutsig_1_18z = { celloutsig_1_13z[3], celloutsig_1_11z, celloutsig_1_11z, celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_17z } >> { celloutsig_1_11z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_9z, celloutsig_1_15z, celloutsig_1_11z };
  assign celloutsig_0_14z = { celloutsig_0_12z[8], celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_3z } >> in_data[6:2];
  assign celloutsig_1_5z = { in_data[150:148], celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_2z } <<< { celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_0_6z = { celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z } <<< { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_0_15z = celloutsig_0_14z[3:0] <<< _04_[3:0];
  assign celloutsig_0_21z = { _05_, celloutsig_0_16z, celloutsig_0_10z } - in_data[88:81];
  assign celloutsig_0_8z = ~((celloutsig_0_0z & celloutsig_0_4z) | (celloutsig_0_2z & in_data[83]));
  assign celloutsig_0_11z = ~((celloutsig_0_8z & in_data[61]) | (celloutsig_0_1z & celloutsig_0_10z));
  assign celloutsig_1_1z = ~((celloutsig_1_0z & in_data[106]) | (celloutsig_1_0z & in_data[126]));
  assign _03_[1:0] = { _00_, _01_ };
  assign _06_[2] = _02_;
  assign { out_data[133:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_23z, celloutsig_0_24z };
endmodule
