
*** Running vivado
    with args -log design_1_zynq_ultra_ps_e_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_zynq_ultra_ps_e_0_0.tcl

awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub

****** Vivado v2016.4 (64-bit)
  **** SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
  **** IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_zynq_ultra_ps_e_0_0.tcl -notrace
awk: symbol lookup error: awk: undefined symbol: mpfr_z_sub
Starting RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1479.453 ; gain = 548.973 ; free physical = 1270 ; free virtual = 14385
INFO: [Synth 8-638] synthesizing module 'design_1_zynq_ultra_ps_e_0_0' [/home/michael/xilinx_workspace/zcu102_aes_basic/zcu102_aes_basic.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/synth/design_1_zynq_ultra_ps_e_0_0.v:58]
INFO: [Synth 8-638] synthesizing module 'zynq_ultra_ps_e_v2_0_1_zynq_ultra_ps_e' [/home/michael/xilinx_workspace/zcu102_aes_basic/zcu102_aes_basic.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v2_0_1.v:325]
INFO: [Synth 8-638] synthesizing module 'BUFG_PS' [/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:796]
INFO: [Synth 8-256] done synthesizing module 'BUFG_PS' (1#1) [/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:796]
INFO: [Synth 8-638] synthesizing module 'PS8' [/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:34428]
INFO: [Synth 8-256] done synthesizing module 'PS8' (2#1) [/Xilinx/Vivado/2016.4/scripts/rt/data/unisim_comp.v:34428]
INFO: [Synth 8-256] done synthesizing module 'zynq_ultra_ps_e_v2_0_1_zynq_ultra_ps_e' (3#1) [/home/michael/xilinx_workspace/zcu102_aes_basic/zcu102_aes_basic.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/hdl/zynq_ultra_ps_e_v2_0_1.v:325]
INFO: [Synth 8-256] done synthesizing module 'design_1_zynq_ultra_ps_e_0_0' (4#1) [/home/michael/xilinx_workspace/zcu102_aes_basic/zcu102_aes_basic.srcs/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/synth/design_1_zynq_ultra_ps_e_0_0.v:58]
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1520.922 ; gain = 590.441 ; free physical = 1082 ; free virtual = 14201
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1520.922 ; gain = 590.441 ; free physical = 1068 ; free virtual = 14187
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-i-es2
Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2136.016 ; gain = 0.000 ; free physical = 154 ; free virtual = 12572
Finished Constraint Validation : Time (s): cpu = 00:00:28 ; elapsed = 00:00:35 . Memory (MB): peak = 2136.016 ; gain = 1205.535 ; free physical = 195 ; free virtual = 12586
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:28 ; elapsed = 00:00:35 . Memory (MB): peak = 2136.016 ; gain = 1205.535 ; free physical = 195 ; free virtual = 12586
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:35 . Memory (MB): peak = 2136.016 ; gain = 1205.535 ; free physical = 187 ; free virtual = 12579
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 2136.016 ; gain = 1205.535 ; free physical = 155 ; free virtual = 12547
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 2136.016 ; gain = 1205.535 ; free physical = 249 ; free virtual = 12513
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:52 ; elapsed = 00:01:01 . Memory (MB): peak = 3934.586 ; gain = 3004.105 ; free physical = 179 ; free virtual = 9216
Finished Timing Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:01:01 . Memory (MB): peak = 3959.594 ; gain = 3029.113 ; free physical = 160 ; free virtual = 9186
Finished Technology Mapping : Time (s): cpu = 00:01:03 ; elapsed = 00:01:12 . Memory (MB): peak = 3980.844 ; gain = 3050.363 ; free physical = 265 ; free virtual = 8681
Finished IO Insertion : Time (s): cpu = 00:01:11 ; elapsed = 00:01:23 . Memory (MB): peak = 3980.844 ; gain = 3050.363 ; free physical = 259 ; free virtual = 8388
Finished Renaming Generated Instances : Time (s): cpu = 00:01:11 ; elapsed = 00:01:23 . Memory (MB): peak = 3980.844 ; gain = 3050.363 ; free physical = 257 ; free virtual = 8394
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:11 ; elapsed = 00:01:24 . Memory (MB): peak = 3980.844 ; gain = 3050.363 ; free physical = 251 ; free virtual = 8394
Finished Renaming Generated Ports : Time (s): cpu = 00:01:11 ; elapsed = 00:01:24 . Memory (MB): peak = 3980.844 ; gain = 3050.363 ; free physical = 251 ; free virtual = 8394
Finished Handling Custom Attributes : Time (s): cpu = 00:01:11 ; elapsed = 00:01:25 . Memory (MB): peak = 3980.844 ; gain = 3050.363 ; free physical = 233 ; free virtual = 8400
Finished Renaming Generated Nets : Time (s): cpu = 00:01:11 ; elapsed = 00:01:25 . Memory (MB): peak = 3980.844 ; gain = 3050.363 ; free physical = 233 ; free virtual = 8400

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG_PS |     1|
|2     |LUT1    |   394|
|3     |PS8     |     1|
|4     |FDRE    |     1|
+------+--------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:11 ; elapsed = 00:01:25 . Memory (MB): peak = 3980.844 ; gain = 3050.363 ; free physical = 211 ; free virtual = 8381
synth_design: Time (s): cpu = 00:01:02 ; elapsed = 00:01:34 . Memory (MB): peak = 3998.844 ; gain = 2648.898 ; free physical = 3753 ; free virtual = 12061
