
*** Running vivado
    with args -log fpga.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source fpga.tcl -notrace


****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Tue Oct  7 20:13:15 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source fpga.tcl -notrace
Command: link_design -top fpga -part xc7vx690tffg1761-3
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7vx690tffg1761-3
INFO: [Project 1-454] Reading design checkpoint '/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga/fpga.gen/sources_1/ip/ten_gig_eth_pcs_pma_0/ten_gig_eth_pcs_pma_0.dcp' for cell 'sfp_1_pcs_pma_inst'
INFO: [Project 1-454] Reading design checkpoint '/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga/fpga.gen/sources_1/ip/ten_gig_eth_pcs_pma_1/ten_gig_eth_pcs_pma_1.dcp' for cell 'sfp_2_pcs_pma_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.21 . Memory (MB): peak = 1887.566 ; gain = 0.000 ; free physical = 7620 ; free virtual = 13203
INFO: [Netlist 29-17] Analyzing 733 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga/fpga.gen/sources_1/ip/ten_gig_eth_pcs_pma_0/synth/ten_gig_eth_pcs_pma_0.xdc] for cell 'sfp_1_pcs_pma_inst/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga/fpga.gen/sources_1/ip/ten_gig_eth_pcs_pma_0/synth/ten_gig_eth_pcs_pma_0.xdc:70]
all_fanout: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2889.391 ; gain = 806.484 ; free physical = 6801 ; free virtual = 12388
Finished Parsing XDC File [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga/fpga.gen/sources_1/ip/ten_gig_eth_pcs_pma_0/synth/ten_gig_eth_pcs_pma_0.xdc] for cell 'sfp_1_pcs_pma_inst/inst'
Parsing XDC File [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga/fpga.gen/sources_1/ip/ten_gig_eth_pcs_pma_1/synth/ten_gig_eth_pcs_pma_1.xdc] for cell 'sfp_2_pcs_pma_inst/inst'
Finished Parsing XDC File [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga/fpga.gen/sources_1/ip/ten_gig_eth_pcs_pma_1/synth/ten_gig_eth_pcs_pma_1.xdc] for cell 'sfp_2_pcs_pma_inst/inst'
Parsing XDC File [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga/fpga.gen/sources_1/ip/ten_gig_eth_pcs_pma_1/synth/ten_gig_eth_pcs_pma_1.xdc] for cell 'sfp_3_pcs_pma_inst/inst'
Finished Parsing XDC File [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga/fpga.gen/sources_1/ip/ten_gig_eth_pcs_pma_1/synth/ten_gig_eth_pcs_pma_1.xdc] for cell 'sfp_3_pcs_pma_inst/inst'
Parsing XDC File [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga/fpga.gen/sources_1/ip/ten_gig_eth_pcs_pma_1/synth/ten_gig_eth_pcs_pma_1.xdc] for cell 'sfp_4_pcs_pma_inst/inst'
Finished Parsing XDC File [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga/fpga.gen/sources_1/ip/ten_gig_eth_pcs_pma_1/synth/ten_gig_eth_pcs_pma_1.xdc] for cell 'sfp_4_pcs_pma_inst/inst'
Parsing XDC File [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc]
CRITICAL WARNING: [Netlist 29-177] Cannot set property 'BITSTREAM.CONFIG.OVERTEMPSHUTDOWN' because the property does not exist. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc:9]
Resolution: Create this property using create_property command before setting it.
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc:44]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc:51]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc:105]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc:109]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc:111]
WARNING: [Vivado 12-584] No ports matched 'get_ports'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc:112]
WARNING: [Vivado 12-584] No ports matched 'get_ports'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc:113]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc:113]
WARNING: [Vivado 12-584] No ports matched 'get_ports'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc:114]
WARNING: [Vivado 12-584] No ports matched 'get_ports'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc:115]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc:115]
WARNING: [Vivado 12-584] No ports matched 'get_ports'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc:116]
WARNING: [Vivado 12-584] No ports matched 'get_ports'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc:116]
WARNING: [Vivado 12-584] No ports matched 'get_ports'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc:117]
WARNING: [Vivado 12-584] No ports matched 'get_ports'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc:117]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc:117]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc:125]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc:127]
Finished Parsing XDC File [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc]
Sourcing Tcl File [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/lib/eth/syn/vivado/eth_mac_fifo.tcl]
Inserting timing constraints for ethernet MAC with FIFO instance core_inst/eth_mac_10g_fifo_inst
WARNING: [Vivado 12-180] No cells matched '.*/rx_sync_reg_[1234]_reg\[\d+\]'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/lib/eth/syn/vivado/eth_mac_fifo.tcl:23]
WARNING: [Vivado 12-180] No cells matched '.*/tx_sync_reg_[1234]_reg\[\d+\]'. [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/lib/eth/syn/vivado/eth_mac_fifo.tcl:23]
Finished Sourcing Tcl File [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/lib/eth/syn/vivado/eth_mac_fifo.tcl]
Sourcing Tcl File [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl]
Inserting timing constraints for axis_async_fifo instance core_inst/eth_mac_10g_fifo_inst/rx_fifo/fifo_inst
INFO: [Timing 38-2] Deriving generated clocks [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl:23]
Inserting timing constraints for axis_async_fifo instance core_inst/eth_mac_10g_fifo_inst/tx_fifo/fifo_inst
Finished Sourcing Tcl File [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/lib/eth/lib/axis/syn/vivado/axis_async_fifo.tcl]
Sourcing Tcl File [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/lib/eth/lib/axis/syn/vivado/sync_reset.tcl]
Inserting timing constraints for sync_reset instance sync_reset_125mhz_inst
Inserting timing constraints for sync_reset instance sync_reset_156mhz_inst
Inserting timing constraints for sync_reset instance sync_reset_sfp_inst
Finished Sourcing Tcl File [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/lib/eth/lib/axis/syn/vivado/sync_reset.tcl]
Parsing XDC File [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga/fpga.gen/sources_1/ip/ten_gig_eth_pcs_pma_0/synth/ten_gig_eth_pcs_pma_0_clocks.xdc] for cell 'sfp_1_pcs_pma_inst/inst'
Finished Parsing XDC File [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga/fpga.gen/sources_1/ip/ten_gig_eth_pcs_pma_0/synth/ten_gig_eth_pcs_pma_0_clocks.xdc] for cell 'sfp_1_pcs_pma_inst/inst'
Parsing XDC File [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga/fpga.gen/sources_1/ip/ten_gig_eth_pcs_pma_1/synth/ten_gig_eth_pcs_pma_1_clocks.xdc] for cell 'sfp_2_pcs_pma_inst/inst'
Finished Parsing XDC File [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga/fpga.gen/sources_1/ip/ten_gig_eth_pcs_pma_1/synth/ten_gig_eth_pcs_pma_1_clocks.xdc] for cell 'sfp_2_pcs_pma_inst/inst'
Parsing XDC File [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga/fpga.gen/sources_1/ip/ten_gig_eth_pcs_pma_1/synth/ten_gig_eth_pcs_pma_1_clocks.xdc] for cell 'sfp_3_pcs_pma_inst/inst'
Finished Parsing XDC File [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga/fpga.gen/sources_1/ip/ten_gig_eth_pcs_pma_1/synth/ten_gig_eth_pcs_pma_1_clocks.xdc] for cell 'sfp_3_pcs_pma_inst/inst'
Parsing XDC File [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga/fpga.gen/sources_1/ip/ten_gig_eth_pcs_pma_1/synth/ten_gig_eth_pcs_pma_1_clocks.xdc] for cell 'sfp_4_pcs_pma_inst/inst'
Finished Parsing XDC File [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga/fpga.gen/sources_1/ip/ten_gig_eth_pcs_pma_1/synth/ten_gig_eth_pcs_pma_1_clocks.xdc] for cell 'sfp_4_pcs_pma_inst/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 8 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2914.203 ; gain = 0.000 ; free physical = 6772 ; free virtual = 12359
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 123 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 4 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 109 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 8 instances

22 Infos, 10 Warnings, 1 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:38 . Memory (MB): peak = 2914.203 ; gain = 1461.254 ; free physical = 6772 ; free virtual = 12359
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-86] Your Implementation license expires in 23 day(s)
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2920.141 ; gain = 5.938 ; free physical = 6727 ; free virtual = 12314

Starting Cache Timing Information Task
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc:44]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc:51]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc:105]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc:109]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc:111]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc:113]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc:115]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc:117]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc:125]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc:127]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 241eb29b0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2920.141 ; gain = 0.000 ; free physical = 6719 ; free virtual = 12306

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 241eb29b0

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3221.125 ; gain = 0.000 ; free physical = 6405 ; free virtual = 11992

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 241eb29b0

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3221.125 ; gain = 0.000 ; free physical = 6405 ; free virtual = 11992
Phase 1 Initialization | Checksum: 241eb29b0

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3221.125 ; gain = 0.000 ; free physical = 6405 ; free virtual = 11992

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 241eb29b0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.4 . Memory (MB): peak = 3221.125 ; gain = 0.000 ; free physical = 6405 ; free virtual = 11992

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 241eb29b0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.44 . Memory (MB): peak = 3221.125 ; gain = 0.000 ; free physical = 6401 ; free virtual = 11988
Phase 2 Timer Update And Timing Data Collection | Checksum: 241eb29b0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.44 . Memory (MB): peak = 3221.125 ; gain = 0.000 ; free physical = 6401 ; free virtual = 11988

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 2 inverters resulting in an inversion of 6 pins
INFO: [Opt 31-138] Pushed 1 inverter(s) to 5 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 19147655b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3221.125 ; gain = 0.000 ; free physical = 6401 ; free virtual = 11988
Retarget | Checksum: 19147655b
INFO: [Opt 31-389] Phase Retarget created 1234 cells and removed 1609 cells
INFO: [Opt 31-1021] In phase Retarget, 10 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 226018867

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3221.125 ; gain = 0.000 ; free physical = 6401 ; free virtual = 11987
Constant propagation | Checksum: 226018867
INFO: [Opt 31-389] Phase Constant propagation created 40 cells and removed 596 cells
INFO: [Opt 31-1021] In phase Constant propagation, 328 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3221.125 ; gain = 0.000 ; free physical = 6401 ; free virtual = 11987
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3221.125 ; gain = 0.000 ; free physical = 6400 ; free virtual = 11987
INFO: [Opt 31-120] Instance sfp_4_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i (ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_elastic_buffer_wrapper_HD180) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance sfp_3_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i (ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_elastic_buffer_wrapper_HD41) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
INFO: [Opt 31-120] Instance sfp_2_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_1_core/ten_gig_eth_pcs_pma_inst/G_IS_BASER.ten_gig_eth_pcs_pma_inst/BASER.ten_gig_eth_pcs_pma_inst/ebuff_gen.rx_elastic_buffer_i (ten_gig_eth_pcs_pma_1_ten_gig_eth_pcs_pma_v6_0_28_elastic_buffer_wrapper) has been optimized to an empty box cell during sweep but it has constraints that prevent its removal. Empty box cells do not impact the implementation flow but they have no functional relevance.
Resolution: If this is not expected, please check for DONT_TOUCH properties or timing constraint set on the empty box cell or on nets connected to the cell. If found, remove the relevant DONT_TOUCH property or timing constraint and re-run opt_design.
Phase 5 Sweep | Checksum: 1d783300e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3221.125 ; gain = 0.000 ; free physical = 6398 ; free virtual = 11985
Sweep | Checksum: 1d783300e
INFO: [Opt 31-389] Phase Sweep created 2 cells and removed 6886 cells
INFO: [Opt 31-1021] In phase Sweep, 1881 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1d783300e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3253.141 ; gain = 32.016 ; free physical = 6398 ; free virtual = 11985
BUFG optimization | Checksum: 1d783300e
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1d783300e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3253.141 ; gain = 32.016 ; free physical = 6398 ; free virtual = 11985
Shift Register Optimization | Checksum: 1d783300e
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1fe2a5234

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3253.141 ; gain = 32.016 ; free physical = 6398 ; free virtual = 11985
Post Processing Netlist | Checksum: 1fe2a5234
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1933df11d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3253.141 ; gain = 32.016 ; free physical = 6400 ; free virtual = 11986

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3253.141 ; gain = 0.000 ; free physical = 6400 ; free virtual = 11987
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1933df11d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3253.141 ; gain = 32.016 ; free physical = 6400 ; free virtual = 11987
Phase 9 Finalization | Checksum: 1933df11d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3253.141 ; gain = 32.016 ; free physical = 6400 ; free virtual = 11987
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |            1234  |            1609  |                                             10  |
|  Constant propagation         |              40  |             596  |                                            328  |
|  Sweep                        |               2  |            6886  |                                           1881  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1933df11d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3253.141 ; gain = 32.016 ; free physical = 6400 ; free virtual = 11987

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc:44]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc:51]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc:105]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc:109]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc:111]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc:113]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc:115]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc:117]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc:125]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc:127]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 26 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 24 newly gated: 3 Total Ports: 52
Ending PowerOpt Patch Enables Task | Checksum: 2069834cf

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3634.297 ; gain = 0.000 ; free physical = 6119 ; free virtual = 11704
Ending Power Optimization Task | Checksum: 2069834cf

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 3634.297 ; gain = 381.156 ; free physical = 6119 ; free virtual = 11704

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc:44]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc:51]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc:105]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc:109]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc:111]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc:113]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc:115]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc:117]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc:125]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc:127]
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 267afad85

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3634.297 ; gain = 0.000 ; free physical = 6097 ; free virtual = 11686
Ending Final Cleanup Task | Checksum: 267afad85

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 3634.297 ; gain = 0.000 ; free physical = 6097 ; free virtual = 11686

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3634.297 ; gain = 0.000 ; free physical = 6097 ; free virtual = 11686
Ending Netlist Obfuscation Task | Checksum: 267afad85

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3634.297 ; gain = 0.000 ; free physical = 6097 ; free virtual = 11686
INFO: [Common 17-83] Releasing license: Implementation
87 Infos, 10 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:15 . Memory (MB): peak = 3634.297 ; gain = 720.094 ; free physical = 6097 ; free virtual = 11686
INFO: [Vivado 12-24828] Executing command : report_drc -file fpga_drc_opted.rpt -pb fpga_drc_opted.pb -rpx fpga_drc_opted.rpx
Command: report_drc -file fpga_drc_opted.rpt -pb fpga_drc_opted.pb -rpx fpga_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga/fpga.runs/impl_1/fpga_drc_opted.rpt.
report_drc completed successfully
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc:44]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc:51]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc:105]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc:109]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc:111]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc:113]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc:115]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc:117]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc:125]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc:127]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3634.297 ; gain = 0.000 ; free physical = 6096 ; free virtual = 11683
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3634.297 ; gain = 0.000 ; free physical = 6096 ; free virtual = 11683
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3634.297 ; gain = 0.000 ; free physical = 6096 ; free virtual = 11684
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3634.297 ; gain = 0.000 ; free physical = 6091 ; free virtual = 11681
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3634.297 ; gain = 0.000 ; free physical = 6091 ; free virtual = 11681
Wrote Device Cache: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3634.297 ; gain = 0.000 ; free physical = 6086 ; free virtual = 11679
Write Physdb Complete: Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.1 . Memory (MB): peak = 3634.297 ; gain = 0.000 ; free physical = 6086 ; free virtual = 11679
INFO: [Common 17-1381] The checkpoint '/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga/fpga.runs/impl_1/fpga_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-86] Your Implementation license expires in 23 day(s)
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3634.297 ; gain = 0.000 ; free physical = 6091 ; free virtual = 11684
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1897a162b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3634.297 ; gain = 0.000 ; free physical = 6091 ; free virtual = 11684
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3634.297 ; gain = 0.000 ; free physical = 6091 ; free virtual = 11684

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1276359c8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3634.297 ; gain = 0.000 ; free physical = 6083 ; free virtual = 11676

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1ec50ef97

Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 3634.297 ; gain = 0.000 ; free physical = 6064 ; free virtual = 11657

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1ec50ef97

Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 3634.297 ; gain = 0.000 ; free physical = 6064 ; free virtual = 11658
Phase 1 Placer Initialization | Checksum: 1ec50ef97

Time (s): cpu = 00:00:16 ; elapsed = 00:00:07 . Memory (MB): peak = 3634.297 ; gain = 0.000 ; free physical = 6065 ; free virtual = 11658

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1663a39aa

Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 3634.297 ; gain = 0.000 ; free physical = 6063 ; free virtual = 11656

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1349823c2

Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 3634.297 ; gain = 0.000 ; free physical = 6041 ; free virtual = 11635

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1349823c2

Time (s): cpu = 00:00:23 ; elapsed = 00:00:10 . Memory (MB): peak = 3634.297 ; gain = 0.000 ; free physical = 6040 ; free virtual = 11634

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 19c040a6b

Time (s): cpu = 00:00:53 ; elapsed = 00:00:23 . Memory (MB): peak = 3634.297 ; gain = 0.000 ; free physical = 5973 ; free virtual = 11570

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1c6cb5b6a

Time (s): cpu = 00:00:56 ; elapsed = 00:00:24 . Memory (MB): peak = 3634.297 ; gain = 0.000 ; free physical = 5958 ; free virtual = 11556

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 2 LUTNM shape to break, 1201 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 2, two critical 0, total 2, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 517 nets or LUTs. Breaked 2 LUTs, combined 515 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3634.297 ; gain = 0.000 ; free physical = 5953 ; free virtual = 11548

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            2  |            515  |                   517  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            2  |            515  |                   517  |           0  |           4  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 1b522d5b2

Time (s): cpu = 00:01:01 ; elapsed = 00:00:27 . Memory (MB): peak = 3634.297 ; gain = 0.000 ; free physical = 5912 ; free virtual = 11510
Phase 2.5 Global Place Phase2 | Checksum: 1d8796f61

Time (s): cpu = 00:01:03 ; elapsed = 00:00:28 . Memory (MB): peak = 3634.297 ; gain = 0.000 ; free physical = 5806 ; free virtual = 11419
Phase 2 Global Placement | Checksum: 1d8796f61

Time (s): cpu = 00:01:03 ; elapsed = 00:00:28 . Memory (MB): peak = 3634.297 ; gain = 0.000 ; free physical = 5854 ; free virtual = 11467

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1bc92584a

Time (s): cpu = 00:01:07 ; elapsed = 00:00:30 . Memory (MB): peak = 3634.297 ; gain = 0.000 ; free physical = 5975 ; free virtual = 11588

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 23cdc5ec0

Time (s): cpu = 00:01:13 ; elapsed = 00:00:32 . Memory (MB): peak = 3634.297 ; gain = 0.000 ; free physical = 5997 ; free virtual = 11610

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 25867ae4c

Time (s): cpu = 00:01:13 ; elapsed = 00:00:32 . Memory (MB): peak = 3634.297 ; gain = 0.000 ; free physical = 6003 ; free virtual = 11616

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2c061a649

Time (s): cpu = 00:01:13 ; elapsed = 00:00:32 . Memory (MB): peak = 3634.297 ; gain = 0.000 ; free physical = 6003 ; free virtual = 11616

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 227fe969e

Time (s): cpu = 00:01:21 ; elapsed = 00:00:35 . Memory (MB): peak = 3634.297 ; gain = 0.000 ; free physical = 6012 ; free virtual = 11627

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 24d17d2a4

Time (s): cpu = 00:01:28 ; elapsed = 00:00:42 . Memory (MB): peak = 3634.297 ; gain = 0.000 ; free physical = 6001 ; free virtual = 11618

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 2245dfd1c

Time (s): cpu = 00:01:29 ; elapsed = 00:00:42 . Memory (MB): peak = 3634.297 ; gain = 0.000 ; free physical = 5996 ; free virtual = 11618

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 211be6001

Time (s): cpu = 00:01:29 ; elapsed = 00:00:42 . Memory (MB): peak = 3634.297 ; gain = 0.000 ; free physical = 5996 ; free virtual = 11618
Phase 3 Detail Placement | Checksum: 211be6001

Time (s): cpu = 00:01:29 ; elapsed = 00:00:43 . Memory (MB): peak = 3634.297 ; gain = 0.000 ; free physical = 5996 ; free virtual = 11618

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc:44]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc:51]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc:105]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc:109]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc:111]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc:113]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc:115]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc:117]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc:125]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc:127]
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 127b4afc1

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.015 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 18c80375b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.66 . Memory (MB): peak = 3634.297 ; gain = 0.000 ; free physical = 5980 ; free virtual = 11602
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1afdcd6dd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.82 . Memory (MB): peak = 3634.297 ; gain = 0.000 ; free physical = 5984 ; free virtual = 11603
Phase 4.1.1.1 BUFG Insertion | Checksum: 127b4afc1

Time (s): cpu = 00:01:42 ; elapsed = 00:00:47 . Memory (MB): peak = 3634.297 ; gain = 0.000 ; free physical = 5984 ; free virtual = 11603

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.386. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 223b3270e

Time (s): cpu = 00:02:06 ; elapsed = 00:01:03 . Memory (MB): peak = 3634.297 ; gain = 0.000 ; free physical = 5992 ; free virtual = 11614

Time (s): cpu = 00:02:06 ; elapsed = 00:01:03 . Memory (MB): peak = 3634.297 ; gain = 0.000 ; free physical = 5992 ; free virtual = 11614
Phase 4.1 Post Commit Optimization | Checksum: 223b3270e

Time (s): cpu = 00:02:06 ; elapsed = 00:01:03 . Memory (MB): peak = 3634.297 ; gain = 0.000 ; free physical = 5992 ; free virtual = 11614

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 223b3270e

Time (s): cpu = 00:02:06 ; elapsed = 00:01:03 . Memory (MB): peak = 3634.297 ; gain = 0.000 ; free physical = 5995 ; free virtual = 11614

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                2x2|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 223b3270e

Time (s): cpu = 00:02:06 ; elapsed = 00:01:03 . Memory (MB): peak = 3634.297 ; gain = 0.000 ; free physical = 5995 ; free virtual = 11614
Phase 4.3 Placer Reporting | Checksum: 223b3270e

Time (s): cpu = 00:02:07 ; elapsed = 00:01:03 . Memory (MB): peak = 3634.297 ; gain = 0.000 ; free physical = 5995 ; free virtual = 11614

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3634.297 ; gain = 0.000 ; free physical = 5995 ; free virtual = 11614

Time (s): cpu = 00:02:07 ; elapsed = 00:01:03 . Memory (MB): peak = 3634.297 ; gain = 0.000 ; free physical = 5995 ; free virtual = 11614
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2c21d8730

Time (s): cpu = 00:02:07 ; elapsed = 00:01:03 . Memory (MB): peak = 3634.297 ; gain = 0.000 ; free physical = 5990 ; free virtual = 11609
Ending Placer Task | Checksum: 1ce87e432

Time (s): cpu = 00:02:07 ; elapsed = 00:01:03 . Memory (MB): peak = 3634.297 ; gain = 0.000 ; free physical = 5990 ; free virtual = 11609
143 Infos, 10 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:16 ; elapsed = 00:01:05 . Memory (MB): peak = 3634.297 ; gain = 0.000 ; free physical = 5990 ; free virtual = 11609
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file fpga_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.28 . Memory (MB): peak = 3634.297 ; gain = 0.000 ; free physical = 5978 ; free virtual = 11598
INFO: [Vivado 12-24828] Executing command : report_utilization -file fpga_utilization_placed.rpt -pb fpga_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file fpga_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.9 ; elapsed = 00:00:00.76 . Memory (MB): peak = 3634.297 ; gain = 0.000 ; free physical = 5971 ; free virtual = 11591
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3634.297 ; gain = 0.000 ; free physical = 5971 ; free virtual = 11595
Wrote PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3634.297 ; gain = 0.000 ; free physical = 5944 ; free virtual = 11589
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3634.297 ; gain = 0.000 ; free physical = 5944 ; free virtual = 11589
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3634.297 ; gain = 0.000 ; free physical = 5944 ; free virtual = 11589
Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3634.297 ; gain = 0.000 ; free physical = 5944 ; free virtual = 11591
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3634.297 ; gain = 0.000 ; free physical = 5944 ; free virtual = 11592
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3634.297 ; gain = 0.000 ; free physical = 5944 ; free virtual = 11592
INFO: [Common 17-1381] The checkpoint '/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga/fpga.runs/impl_1/fpga_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-86] Your Implementation license expires in 23 day(s)

Starting Initial Update Timing Task

Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 3634.297 ; gain = 0.000 ; free physical = 5947 ; free virtual = 11574
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 0.386 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
155 Infos, 10 Warnings, 1 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3634.297 ; gain = 0.000 ; free physical = 5946 ; free virtual = 11576
Wrote PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3634.297 ; gain = 0.000 ; free physical = 5941 ; free virtual = 11592
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3634.297 ; gain = 0.000 ; free physical = 5941 ; free virtual = 11592
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3634.297 ; gain = 0.000 ; free physical = 5941 ; free virtual = 11593
Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3634.297 ; gain = 0.000 ; free physical = 5933 ; free virtual = 11587
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3634.297 ; gain = 0.000 ; free physical = 5933 ; free virtual = 11588
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3634.297 ; gain = 0.000 ; free physical = 5933 ; free virtual = 11588
INFO: [Common 17-1381] The checkpoint '/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga/fpga.runs/impl_1/fpga_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-86] Your Implementation license expires in 23 day(s)


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 98c6a7c8 ConstDB: 0 ShapeSum: f6a78fe5 RouteDB: 3f19ac85
Post Restoration Checksum: NetGraph: 12c21419 | NumContArr: afd0ac07 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 247e4b55a

Time (s): cpu = 00:01:31 ; elapsed = 00:00:58 . Memory (MB): peak = 3994.324 ; gain = 360.027 ; free physical = 5465 ; free virtual = 11102

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 247e4b55a

Time (s): cpu = 00:01:31 ; elapsed = 00:00:59 . Memory (MB): peak = 3994.324 ; gain = 360.027 ; free physical = 5465 ; free virtual = 11102

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 247e4b55a

Time (s): cpu = 00:01:31 ; elapsed = 00:00:59 . Memory (MB): peak = 3994.324 ; gain = 360.027 ; free physical = 5465 ; free virtual = 11102
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 28e0fec5d

Time (s): cpu = 00:01:51 ; elapsed = 00:01:06 . Memory (MB): peak = 4202.965 ; gain = 568.668 ; free physical = 5242 ; free virtual = 10880
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.467  | TNS=0.000  | WHS=-0.389 | THS=-1680.909|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 2d3616489

Time (s): cpu = 00:02:02 ; elapsed = 00:01:09 . Memory (MB): peak = 4202.965 ; gain = 568.668 ; free physical = 5242 ; free virtual = 10880
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.467  | TNS=0.000  | WHS=-0.227 | THS=-9.748 |

Phase 2.4 Update Timing for Bus Skew | Checksum: 298c93b3d

Time (s): cpu = 00:02:02 ; elapsed = 00:01:09 . Memory (MB): peak = 4202.965 ; gain = 568.668 ; free physical = 5242 ; free virtual = 10880

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 20535
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 20535
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 27474ee33

Time (s): cpu = 00:02:06 ; elapsed = 00:01:10 . Memory (MB): peak = 4237.043 ; gain = 602.746 ; free physical = 5219 ; free virtual = 10856

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 27474ee33

Time (s): cpu = 00:02:06 ; elapsed = 00:01:10 . Memory (MB): peak = 4237.043 ; gain = 602.746 ; free physical = 5219 ; free virtual = 10856

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 282d5b901

Time (s): cpu = 00:02:16 ; elapsed = 00:01:12 . Memory (MB): peak = 4237.043 ; gain = 602.746 ; free physical = 5224 ; free virtual = 10862
Phase 4 Initial Routing | Checksum: 282d5b901

Time (s): cpu = 00:02:16 ; elapsed = 00:01:12 . Memory (MB): peak = 4237.043 ; gain = 602.746 ; free physical = 5224 ; free virtual = 10862

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 1808
 Number of Nodes with overlaps = 153
 Number of Nodes with overlaps = 56
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.227  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 294192a58

Time (s): cpu = 00:02:34 ; elapsed = 00:01:21 . Memory (MB): peak = 4237.043 ; gain = 602.746 ; free physical = 5187 ; free virtual = 10827
Phase 5 Rip-up And Reroute | Checksum: 294192a58

Time (s): cpu = 00:02:34 ; elapsed = 00:01:21 . Memory (MB): peak = 4237.043 ; gain = 602.746 ; free physical = 5187 ; free virtual = 10827

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2492a4d7c

Time (s): cpu = 00:02:37 ; elapsed = 00:01:22 . Memory (MB): peak = 4237.043 ; gain = 602.746 ; free physical = 5180 ; free virtual = 10820
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.255  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 6.1 Delay CleanUp | Checksum: 227e44786

Time (s): cpu = 00:02:37 ; elapsed = 00:01:22 . Memory (MB): peak = 4237.043 ; gain = 602.746 ; free physical = 5180 ; free virtual = 10820

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 227e44786

Time (s): cpu = 00:02:37 ; elapsed = 00:01:22 . Memory (MB): peak = 4237.043 ; gain = 602.746 ; free physical = 5180 ; free virtual = 10820
Phase 6 Delay and Skew Optimization | Checksum: 227e44786

Time (s): cpu = 00:02:37 ; elapsed = 00:01:22 . Memory (MB): peak = 4237.043 ; gain = 602.746 ; free physical = 5180 ; free virtual = 10820

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.255  | TNS=0.000  | WHS=0.045  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 249c6208a

Time (s): cpu = 00:02:42 ; elapsed = 00:01:23 . Memory (MB): peak = 4237.043 ; gain = 602.746 ; free physical = 5170 ; free virtual = 10809
Phase 7 Post Hold Fix | Checksum: 249c6208a

Time (s): cpu = 00:02:42 ; elapsed = 00:01:23 . Memory (MB): peak = 4237.043 ; gain = 602.746 ; free physical = 5170 ; free virtual = 10809

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.428765 %
  Global Horizontal Routing Utilization  = 0.543724 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 249c6208a

Time (s): cpu = 00:02:43 ; elapsed = 00:01:23 . Memory (MB): peak = 4237.043 ; gain = 602.746 ; free physical = 5168 ; free virtual = 10808

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 249c6208a

Time (s): cpu = 00:02:43 ; elapsed = 00:01:23 . Memory (MB): peak = 4237.043 ; gain = 602.746 ; free physical = 5168 ; free virtual = 10807

Phase 10 Depositing Routes
INFO: [Route 35-467] Router swapped GT pin sfp_1_pcs_pma_inst/inst/ten_gig_eth_pcs_pma_gt_common_block/gthe2_common_0_i/GTREFCLK0 to physical pin GTHE2_COMMON_X1Y9/GTNORTHREFCLK0
Phase 10 Depositing Routes | Checksum: 284557fed

Time (s): cpu = 00:02:45 ; elapsed = 00:01:25 . Memory (MB): peak = 4237.043 ; gain = 602.746 ; free physical = 5140 ; free virtual = 10784

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 284557fed

Time (s): cpu = 00:02:45 ; elapsed = 00:01:25 . Memory (MB): peak = 4237.043 ; gain = 602.746 ; free physical = 5136 ; free virtual = 10780

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.255  | TNS=0.000  | WHS=0.045  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 284557fed

Time (s): cpu = 00:02:45 ; elapsed = 00:01:25 . Memory (MB): peak = 4237.043 ; gain = 602.746 ; free physical = 5136 ; free virtual = 10780
Total Elapsed time in route_design: 84.61 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 22bfff8a9

Time (s): cpu = 00:02:45 ; elapsed = 00:01:25 . Memory (MB): peak = 4237.043 ; gain = 602.746 ; free physical = 5136 ; free virtual = 10780
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 22bfff8a9

Time (s): cpu = 00:02:46 ; elapsed = 00:01:25 . Memory (MB): peak = 4237.043 ; gain = 602.746 ; free physical = 5134 ; free virtual = 10778

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
170 Infos, 10 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:46 ; elapsed = 00:01:25 . Memory (MB): peak = 4237.043 ; gain = 602.746 ; free physical = 5129 ; free virtual = 10771
INFO: [Vivado 12-24828] Executing command : report_drc -file fpga_drc_routed.rpt -pb fpga_drc_routed.pb -rpx fpga_drc_routed.rpx
Command: report_drc -file fpga_drc_routed.rpt -pb fpga_drc_routed.pb -rpx fpga_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga/fpga.runs/impl_1/fpga_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file fpga_methodology_drc_routed.rpt -pb fpga_methodology_drc_routed.pb -rpx fpga_methodology_drc_routed.rpx
Command: report_methodology -file fpga_methodology_drc_routed.rpt -pb fpga_methodology_drc_routed.pb -rpx fpga_methodology_drc_routed.rpx
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc:44]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc:51]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc:105]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc:109]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc:111]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc:113]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc:115]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc:117]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc:125]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc:127]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga/fpga.runs/impl_1/fpga_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:33 ; elapsed = 00:00:07 . Memory (MB): peak = 4237.043 ; gain = 0.000 ; free physical = 5017 ; free virtual = 10659
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file fpga_timing_summary_routed.rpt -pb fpga_timing_summary_routed.pb -rpx fpga_timing_summary_routed.rpx -warn_on_violation 
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc:44]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc:51]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc:105]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc:109]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc:111]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc:113]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc:115]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc:117]
INFO: [Constraints 18-632] set_output_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc:125]
INFO: [Constraints 18-632] set_input_delay: No clock object specified, the clocks will be automatically identified [/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga.xdc:127]
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file fpga_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file fpga_route_status.rpt -pb fpga_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file fpga_bus_skew_routed.rpt -pb fpga_bus_skew_routed.pb -rpx fpga_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file fpga_power_routed.rpt -pb fpga_power_summary_routed.pb -rpx fpga_power_routed.rpx
Command: report_power -file fpga_power_routed.rpt -pb fpga_power_summary_routed.pb -rpx fpga_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
210 Infos, 12 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file fpga_clock_utilization_routed.rpt
generate_parallel_reports: Time (s): cpu = 00:01:10 ; elapsed = 00:00:21 . Memory (MB): peak = 4293.070 ; gain = 56.027 ; free physical = 5260 ; free virtual = 10919
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4293.070 ; gain = 0.000 ; free physical = 5258 ; free virtual = 10918
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 4293.070 ; gain = 0.000 ; free physical = 5248 ; free virtual = 10928
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4293.070 ; gain = 0.000 ; free physical = 5248 ; free virtual = 10928
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:00.2 . Memory (MB): peak = 4293.070 ; gain = 0.000 ; free physical = 5239 ; free virtual = 10922
Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4293.070 ; gain = 0.000 ; free physical = 5231 ; free virtual = 10916
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4293.070 ; gain = 0.000 ; free physical = 5231 ; free virtual = 10917
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4293.070 ; gain = 0.000 ; free physical = 5231 ; free virtual = 10917
INFO: [Common 17-1381] The checkpoint '/home/luisfercrtez/Documents/Master/Tesis/NetFPGA-SUME/firmware/NetFPGA_SUME/fpga/fpga/fpga.runs/impl_1/fpga_routed.dcp' has been generated.
Command: write_bitstream -force fpga.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-86] Your Implementation license expires in 23 day(s)
CRITICAL WARNING: [Vivado 12-1790] Evaluation License Warning: This design contains one or more evaluation cores that will cease to function after a certain period of time. This design should NOT be used in production systems.

Evaluation cores found in this design:
    IP core 'ten_gig_eth_pcs_pma_0' (ten_gig_eth_pcs_pma_v6_0_28) was generated using a design_linking license.
    IP core 'ten_gig_eth_pcs_pma_1' (ten_gig_eth_pcs_pma_v6_0_28) was generated using a design_linking license.

Resolution: If a new IP Core license was added, in order for the new license to be picked up, the current netlist needs to be updated by resetting and re-generating the IP output products before bitstream generation.
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 195775520 bits.
Writing bitstream ./fpga.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
222 Infos, 12 Warnings, 2 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:05 ; elapsed = 00:00:29 . Memory (MB): peak = 4700.973 ; gain = 407.902 ; free physical = 4757 ; free virtual = 10426
INFO: [Common 17-206] Exiting Vivado at Tue Oct  7 20:17:50 2025...
