module module_0 (
    input id_1,
    input [id_1 : id_1] id_2,
    input id_3,
    output id_4,
    input id_5,
    output [id_3 : id_5] id_6,
    input id_7,
    input logic [id_6 : id_4] id_8,
    output [id_6 : id_4] id_9
);
  id_10 id_11 (
      .id_1(id_9),
      .id_8(id_3)
  );
  id_12 id_13 (
      .id_6(id_8),
      .id_4(id_7)
  );
  logic id_14;
endmodule
