Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
WARNING:Xst:1583 - You are using an internal switch '-use_new_parser'.
WARNING:Xst:3152 - You have chosen to run a version of XST which is not the default solution
   for the specified device family. You are free to use it in order to take
   advantage of its enhanced HDL parsing/elaboration capabilities. However,
   please be aware that you may be impacted by  language support differences.
   This version may also result in circuit performance and device utilization
   differences for your particular design. You can always revert back to the
   default XST solution by setting the "use_new_parser" option to value "no" 
   on the XST command line or in the XST process properties panel.
Reading design: calculateKGain.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "calculateKGain.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "calculateKGain"
Output Format                      : NGC
Target Device                      : xc3s1200e-4-fg320

---- Source Options
Use New Parser                     : yes
Top Module Name                    : calculateKGain
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/user/workspace/melexis_mlx90641/ipcore_dir/divfp.vhd" into library work
Parsing entity <divfp>.
Parsing architecture <divfp_a> of entity <divfp>.
Parsing VHDL file "/home/user/workspace/melexis_mlx90641/ipcore_dir/fixed2float.vhd" into library work
Parsing entity <fixed2float>.
Parsing architecture <fixed2float_a> of entity <fixed2float>.
Parsing VHDL file "/home/user/workspace/fphdl/fixed_float_types_c.vhdl" into library ieee_proposed
Parsing package <fixed_float_types>.
Parsing VHDL file "/home/user/workspace/fphdl/fixed_pkg_c.vhdl" into library ieee_proposed
Parsing package <fixed_pkg>.
Parsing package body <fixed_pkg>.
Parsing VHDL file "/home/user/workspace/melexis_mlx90641/p_fphdl_package1.vhd" into library work
Parsing package <p_fphdl_package1>.
Parsing package body <p_fphdl_package1>.
Parsing VHDL file "/home/user/workspace/melexis_mlx90641/calculateKGain.vhd" into library work
Parsing entity <calculateKGain>.
Parsing architecture <Behavioral> of entity <calculatekgain>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:746 - "/home/user/workspace/fphdl/fixed_pkg_c.vhdl" Line 1474: Range is empty (null range)
WARNING:HDLCompiler:746 - "/home/user/workspace/fphdl/fixed_pkg_c.vhdl" Line 1475: Range is empty (null range)
WARNING:HDLCompiler:746 - "/home/user/workspace/fphdl/fixed_pkg_c.vhdl" Line 1476: Range is empty (null range)

Elaborating entity <calculateKGain> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "/home/user/workspace/melexis_mlx90641/calculateKGain.vhd" Line 182. Case statement is complete. others clause is never selected

Elaborating entity <fixed2float> (architecture <fixed2float_a>) from library <work>.

Elaborating entity <divfp> (architecture <divfp_a>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <calculateKGain>.
    Related source file is "/home/user/workspace/melexis_mlx90641/calculateKGain.vhd".
    Found 1-bit register for signal <fixed2floatsclr>.
    Found 1-bit register for signal <divfpsclr>.
    Found 64-bit register for signal <fixed2floata>.
    Found 1-bit register for signal <fixed2floatce>.
    Found 1-bit register for signal <fixed2floatond>.
    Found 1-bit register for signal <divfpce>.
    Found 1-bit register for signal <divfpond>.
    Found 32-bit register for signal <divfpa>.
    Found 32-bit register for signal <divfpb>.
    Found 32-bit register for signal <o_KGain>.
    Found 1-bit register for signal <o_rdy>.
    Found 32-bit register for signal <p0.fttmp1>.
    Found 32-bit register for signal <p0.fttmp2>.
    Found 3-bit register for signal <p0.state>.
    Found finite state machine <FSM_0> for signal <p0.state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 12                                             |
    | Inputs             | 3                                              |
    | Outputs            | 9                                              |
    | Clock              | i_clock (rising_edge)                          |
    | Reset              | i_reset (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred 231 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <calculateKGain> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 13
 1-bit register                                        : 7
 32-bit register                                       : 5
 64-bit register                                       : 1
# Multiplexers                                         : 2
 32-bit 2-to-1 multiplexer                             : 1
 64-bit 2-to-1 multiplexer                             : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/fixed2float.ngc>.
Reading core <ipcore_dir/divfp.ngc>.
Loading core <fixed2float> for timing and area information for instance <inst_ff2>.
Loading core <divfp> for timing and area information for instance <inst_divfp>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 231
 Flip-Flops                                            : 231
# Multiplexers                                         : 2
 32-bit 2-to-1 multiplexer                             : 1
 64-bit 2-to-1 multiplexer                             : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <p0.state[1:3]> with user encoding.
--------------------
 State  | Encoding
--------------------
 idle   | 000
 s1     | 001
 s2     | 010
 s3     | 011
 s4     | 100
 s5     | 101
 s6     | 110
 ending | 111
--------------------
WARNING:Xst:1710 - FF/Latch <fixed2floata_28> (without init value) has a constant value of 0 in block <calculateKGain>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fixed2floata_27> (without init value) has a constant value of 0 in block <calculateKGain>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fixed2floata_26> (without init value) has a constant value of 0 in block <calculateKGain>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fixed2floata_25> (without init value) has a constant value of 0 in block <calculateKGain>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fixed2floata_24> (without init value) has a constant value of 0 in block <calculateKGain>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fixed2floata_23> (without init value) has a constant value of 0 in block <calculateKGain>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fixed2floata_22> (without init value) has a constant value of 0 in block <calculateKGain>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fixed2floata_21> (without init value) has a constant value of 0 in block <calculateKGain>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fixed2floata_20> (without init value) has a constant value of 0 in block <calculateKGain>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fixed2floata_19> (without init value) has a constant value of 0 in block <calculateKGain>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fixed2floata_18> (without init value) has a constant value of 0 in block <calculateKGain>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fixed2floata_17> (without init value) has a constant value of 0 in block <calculateKGain>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fixed2floata_16> (without init value) has a constant value of 0 in block <calculateKGain>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fixed2floata_15> (without init value) has a constant value of 0 in block <calculateKGain>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fixed2floata_14> (without init value) has a constant value of 0 in block <calculateKGain>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fixed2floata_13> (without init value) has a constant value of 0 in block <calculateKGain>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fixed2floata_12> (without init value) has a constant value of 0 in block <calculateKGain>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fixed2floata_11> (without init value) has a constant value of 0 in block <calculateKGain>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fixed2floata_10> (without init value) has a constant value of 0 in block <calculateKGain>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fixed2floata_9> (without init value) has a constant value of 0 in block <calculateKGain>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fixed2floata_8> (without init value) has a constant value of 0 in block <calculateKGain>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fixed2floata_7> (without init value) has a constant value of 0 in block <calculateKGain>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fixed2floata_6> (without init value) has a constant value of 0 in block <calculateKGain>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fixed2floata_5> (without init value) has a constant value of 0 in block <calculateKGain>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fixed2floata_4> (without init value) has a constant value of 0 in block <calculateKGain>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fixed2floata_3> (without init value) has a constant value of 0 in block <calculateKGain>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fixed2floata_2> (without init value) has a constant value of 0 in block <calculateKGain>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fixed2floata_1> (without init value) has a constant value of 0 in block <calculateKGain>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <fixed2floata_0> (without init value) has a constant value of 0 in block <calculateKGain>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <fixed2floatce> in Unit <calculateKGain> is equivalent to the following FF/Latch, which will be removed : <fixed2floatond> 
INFO:Xst:2261 - The FF/Latch <fixed2floata_44> in Unit <calculateKGain> is equivalent to the following 19 FFs/Latches, which will be removed : <fixed2floata_45> <fixed2floata_46> <fixed2floata_47> <fixed2floata_48> <fixed2floata_49> <fixed2floata_50> <fixed2floata_51> <fixed2floata_52> <fixed2floata_53> <fixed2floata_54> <fixed2floata_55> <fixed2floata_56> <fixed2floata_57> <fixed2floata_58> <fixed2floata_59> <fixed2floata_60> <fixed2floata_61> <fixed2floata_62> <fixed2floata_63> 
INFO:Xst:2261 - The FF/Latch <divfpce> in Unit <calculateKGain> is equivalent to the following FF/Latch, which will be removed : <divfpond> 

Optimizing unit <calculateKGain> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block calculateKGain, actual ratio is 13.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 184
 Flip-Flops                                            : 184

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : calculateKGain.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 3009
#      GND                         : 3
#      INV                         : 45
#      LUT1                        : 26
#      LUT2                        : 231
#      LUT2_D                      : 1
#      LUT3                        : 840
#      LUT3_D                      : 30
#      LUT3_L                      : 32
#      LUT4                        : 102
#      LUT4_D                      : 2
#      LUT4_L                      : 4
#      MULT_AND                    : 1
#      MUXCY                       : 843
#      MUXF5                       : 58
#      VCC                         : 2
#      XORCY                       : 789
# FlipFlops/Latches                : 1959
#      FDE                         : 1757
#      FDR                         : 3
#      FDRE                        : 124
#      FDRS                        : 3
#      FDRSE                       : 64
#      FDSE                        : 8
# Shift Registers                  : 66
#      SRL16E                      : 45
#      SRLC16E                     : 21
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 67
#      IBUF                        : 34
#      OBUF                        : 33

Device utilization summary:
---------------------------

Selected Device : 3s1200efg320-4 

 Number of Slices:                     1207  out of   8672    13%  
 Number of Slice Flip Flops:           1959  out of  17344    11%  
 Number of 4 input LUTs:               1379  out of  17344     7%  
    Number used as logic:              1313
    Number used as Shift registers:      66
 Number of IOs:                          68
 Number of bonded IOBs:                  68  out of    250    27%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
i_clock                            | BUFGP                  | 2025  |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 7.983ns (Maximum Frequency: 125.272MHz)
   Minimum input arrival time before clock: 6.264ns
   Maximum output required time after clock: 4.310ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'i_clock'
  Clock period: 7.983ns (frequency: 125.272MHz)
  Total number of paths / destination ports: 41703 / 4099
-------------------------------------------------------------------------
Delay:               7.983ns (Levels of Logic = 66)
  Source:            fixed2floata_44 (FF)
  Destination:       inst_ff2/blk000001df (FF)
  Source Clock:      i_clock rising
  Destination Clock: i_clock rising

  Data Path: fixed2floata_44 to inst_ff2/blk000001df
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            84   0.591   1.454  fixed2floata_44 (fixed2floata_44)
     begin scope: 'inst_ff2:a<63>'
     LUT2:I0->O            1   0.704   0.000  blk000003c8 (sig00000486)
     MUXCY:S->O            1   0.464   0.000  blk00000160 (sig000001a6)
     MUXCY:CI->O           1   0.059   0.000  blk00000162 (sig000001b1)
     MUXCY:CI->O           1   0.059   0.000  blk00000164 (sig000001bc)
     MUXCY:CI->O           1   0.059   0.000  blk00000166 (sig000001c7)
     MUXCY:CI->O           1   0.059   0.000  blk00000168 (sig000001d2)
     MUXCY:CI->O           1   0.059   0.000  blk0000016a (sig000001d7)
     MUXCY:CI->O           1   0.059   0.000  blk0000016c (sig000001d8)
     MUXCY:CI->O           1   0.059   0.000  blk0000016e (sig000001d9)
     MUXCY:CI->O           1   0.059   0.000  blk00000170 (sig000001da)
     MUXCY:CI->O           1   0.059   0.000  blk00000172 (sig0000019c)
     MUXCY:CI->O           1   0.059   0.000  blk00000174 (sig0000019d)
     MUXCY:CI->O           1   0.059   0.000  blk00000176 (sig0000019e)
     MUXCY:CI->O           1   0.059   0.000  blk00000178 (sig0000019f)
     MUXCY:CI->O           1   0.059   0.000  blk0000017a (sig000001a0)
     MUXCY:CI->O           1   0.059   0.000  blk0000017c (sig000001a1)
     MUXCY:CI->O           1   0.059   0.000  blk0000017e (sig000001a2)
     MUXCY:CI->O           1   0.059   0.000  blk00000180 (sig000001a3)
     MUXCY:CI->O           1   0.059   0.000  blk00000182 (sig000001a4)
     MUXCY:CI->O           1   0.059   0.000  blk00000184 (sig000001a5)
     MUXCY:CI->O           1   0.059   0.000  blk00000186 (sig000001a7)
     MUXCY:CI->O           1   0.059   0.000  blk00000188 (sig000001a8)
     MUXCY:CI->O           1   0.059   0.000  blk0000018a (sig000001a9)
     MUXCY:CI->O           1   0.059   0.000  blk0000018c (sig000001aa)
     MUXCY:CI->O           1   0.059   0.000  blk0000018e (sig000001ab)
     MUXCY:CI->O           1   0.059   0.000  blk00000190 (sig000001ac)
     MUXCY:CI->O           1   0.059   0.000  blk00000192 (sig000001ad)
     MUXCY:CI->O           1   0.059   0.000  blk00000194 (sig000001ae)
     MUXCY:CI->O           1   0.059   0.000  blk00000196 (sig000001af)
     MUXCY:CI->O           1   0.059   0.000  blk00000198 (sig000001b0)
     MUXCY:CI->O           1   0.059   0.000  blk0000019a (sig000001b2)
     MUXCY:CI->O           1   0.059   0.000  blk0000019c (sig000001b3)
     MUXCY:CI->O           1   0.059   0.000  blk0000019e (sig000001b4)
     MUXCY:CI->O           1   0.059   0.000  blk000001a0 (sig000001b5)
     MUXCY:CI->O           1   0.059   0.000  blk000001a2 (sig000001b6)
     MUXCY:CI->O           1   0.059   0.000  blk000001a4 (sig000001b7)
     MUXCY:CI->O           1   0.059   0.000  blk000001a6 (sig000001b8)
     MUXCY:CI->O           1   0.059   0.000  blk000001a8 (sig000001b9)
     MUXCY:CI->O           1   0.059   0.000  blk000001aa (sig000001ba)
     MUXCY:CI->O           1   0.059   0.000  blk000001ac (sig000001bb)
     MUXCY:CI->O           1   0.059   0.000  blk000001ae (sig000001bd)
     MUXCY:CI->O           1   0.059   0.000  blk000001b0 (sig000001be)
     MUXCY:CI->O           1   0.059   0.000  blk000001b2 (sig000001bf)
     MUXCY:CI->O           1   0.059   0.000  blk000001b4 (sig000001c0)
     MUXCY:CI->O           1   0.059   0.000  blk000001b6 (sig000001c1)
     MUXCY:CI->O           1   0.059   0.000  blk000001b8 (sig000001c2)
     MUXCY:CI->O           1   0.059   0.000  blk000001ba (sig000001c3)
     MUXCY:CI->O           1   0.059   0.000  blk000001bc (sig000001c4)
     MUXCY:CI->O           1   0.059   0.000  blk000001be (sig000001c5)
     MUXCY:CI->O           1   0.059   0.000  blk000001c0 (sig000001c6)
     MUXCY:CI->O           1   0.059   0.000  blk000001c2 (sig000001c8)
     MUXCY:CI->O           1   0.059   0.000  blk000001c4 (sig000001c9)
     MUXCY:CI->O           1   0.059   0.000  blk000001c6 (sig000001ca)
     MUXCY:CI->O           1   0.059   0.000  blk000001c8 (sig000001cb)
     MUXCY:CI->O           1   0.059   0.000  blk000001ca (sig000001cc)
     MUXCY:CI->O           1   0.059   0.000  blk000001cc (sig000001cd)
     MUXCY:CI->O           1   0.059   0.000  blk000001ce (sig000001ce)
     MUXCY:CI->O           1   0.059   0.000  blk000001d0 (sig000001cf)
     MUXCY:CI->O           1   0.059   0.000  blk000001d2 (sig000001d0)
     MUXCY:CI->O           1   0.059   0.000  blk000001d4 (sig000001d1)
     MUXCY:CI->O           1   0.059   0.000  blk000001d6 (sig000001d3)
     MUXCY:CI->O           1   0.059   0.000  blk000001d8 (sig000001d4)
     MUXCY:CI->O           1   0.059   0.000  blk000001da (sig000001d5)
     MUXCY:CI->O           0   0.059   0.000  blk000001dc (sig000001d6)
     XORCY:CI->O           1   0.804   0.000  blk000001de (sig00000216)
     FDE:D                     0.308          blk000001df
    ----------------------------------------
    Total                      7.983ns (6.529ns logic, 1.454ns route)
                                       (81.8% logic, 18.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'i_clock'
  Total number of paths / destination ports: 249 / 201
-------------------------------------------------------------------------
Offset:              6.264ns (Levels of Logic = 3)
  Source:            i_reset (PAD)
  Destination:       p0.fttmp2_0 (FF)
  Destination Clock: i_clock rising

  Data Path: i_reset to p0.fttmp2_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           122   1.218   1.370  i_reset_IBUF (i_reset_IBUF)
     LUT2:I1->O            2   0.704   0.451  p0.state<0>1 (p0.state<0>_0)
     LUT4:I3->O           32   0.704   1.262  _n0142_inv1 (_n0142_inv)
     FDE:CE                    0.555          p0.fttmp2_0
    ----------------------------------------
    Total                      6.264ns (3.181ns logic, 3.083ns route)
                                       (50.8% logic, 49.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'i_clock'
  Total number of paths / destination ports: 33 / 33
-------------------------------------------------------------------------
Offset:              4.310ns (Levels of Logic = 1)
  Source:            o_rdy (FF)
  Destination:       o_rdy (PAD)
  Source Clock:      i_clock rising

  Data Path: o_rdy to o_rdy
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRS:C->Q             2   0.591   0.447  o_rdy (o_rdy_OBUF)
     OBUF:I->O                 3.272          o_rdy_OBUF (o_rdy)
    ----------------------------------------
    Total                      4.310ns (3.863ns logic, 0.447ns route)
                                       (89.6% logic, 10.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock i_clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
i_clock        |    7.983|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 18.00 secs
Total CPU time to Xst completion: 15.39 secs
 
WARNING:Xst:3152 - You have chosen to run a version of XST which is not the default solution
   for the specified device family. You are free to use it in order to take
   advantage of its enhanced HDL parsing/elaboration capabilities. However,
   please be aware that you may be impacted by  language support differences.
   This version may also result in circuit performance and device utilization
   differences for your particular design. You can always revert back to the
   default XST solution by setting the "use_new_parser" option to value "no" 
   on the XST command line or in the XST process properties panel.
--> 


Total memory usage is 374740 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   35 (   0 filtered)
Number of infos    :    3 (   0 filtered)

