// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module relu_ap_fixed_ap_fixed_7_1_0_0_0_relu_config10_s (
        ap_ready,
        data_0_V_read,
        data_1_V_read,
        data_2_V_read,
        data_3_V_read,
        data_6_V_read,
        data_7_V_read,
        data_8_V_read,
        data_9_V_read,
        data_10_V_read,
        data_11_V_read,
        data_12_V_read,
        data_14_V_read,
        data_15_V_read,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7,
        ap_return_8,
        ap_return_9,
        ap_return_10,
        ap_return_11,
        ap_return_12
);


output   ap_ready;
input  [15:0] data_0_V_read;
input  [15:0] data_1_V_read;
input  [15:0] data_2_V_read;
input  [15:0] data_3_V_read;
input  [15:0] data_6_V_read;
input  [15:0] data_7_V_read;
input  [15:0] data_8_V_read;
input  [15:0] data_9_V_read;
input  [15:0] data_10_V_read;
input  [15:0] data_11_V_read;
input  [15:0] data_12_V_read;
input  [15:0] data_14_V_read;
input  [15:0] data_15_V_read;
output  [6:0] ap_return_0;
output  [6:0] ap_return_1;
output  [6:0] ap_return_2;
output  [6:0] ap_return_3;
output  [6:0] ap_return_4;
output  [6:0] ap_return_5;
output  [6:0] ap_return_6;
output  [6:0] ap_return_7;
output  [6:0] ap_return_8;
output  [6:0] ap_return_9;
output  [6:0] ap_return_10;
output  [6:0] ap_return_11;
output  [6:0] ap_return_12;

wire   [0:0] tmp_374_fu_184_p3;
wire   [6:0] zext_ln415_fu_192_p1;
wire   [6:0] trunc_ln_fu_166_p4;
wire   [5:0] trunc_ln415_s_fu_200_p4;
wire   [5:0] zext_ln415_185_fu_196_p1;
wire   [6:0] add_ln415_fu_210_p2;
wire   [0:0] tmp_375_fu_222_p3;
wire   [0:0] tmp_373_fu_176_p3;
wire   [0:0] xor_ln416_fu_230_p2;
wire   [4:0] p_Result_s_fu_250_p4;
wire   [0:0] and_ln416_fu_236_p2;
wire   [0:0] icmp_ln879_fu_260_p2;
wire   [0:0] icmp_ln768_fu_266_p2;
wire   [0:0] select_ln777_fu_272_p3;
wire   [0:0] tmp_376_fu_242_p3;
wire   [0:0] xor_ln785_fu_280_p2;
wire   [0:0] or_ln340_fu_286_p2;
wire   [5:0] add_ln416_fu_216_p2;
wire   [0:0] icmp_ln1494_fu_160_p2;
wire   [5:0] select_ln340_fu_292_p3;
wire   [5:0] select_ln1494_fu_300_p3;
wire   [0:0] tmp_378_fu_336_p3;
wire   [6:0] zext_ln415_186_fu_344_p1;
wire   [6:0] trunc_ln708_s_fu_318_p4;
wire   [5:0] trunc_ln415_92_fu_352_p4;
wire   [5:0] zext_ln415_187_fu_348_p1;
wire   [6:0] add_ln415_92_fu_362_p2;
wire   [0:0] tmp_379_fu_374_p3;
wire   [0:0] tmp_377_fu_328_p3;
wire   [0:0] xor_ln416_92_fu_382_p2;
wire   [4:0] p_Result_15_1_fu_402_p4;
wire   [0:0] and_ln416_92_fu_388_p2;
wire   [0:0] icmp_ln879_92_fu_412_p2;
wire   [0:0] icmp_ln768_92_fu_418_p2;
wire   [0:0] select_ln777_92_fu_424_p3;
wire   [0:0] tmp_380_fu_394_p3;
wire   [0:0] xor_ln785_1_fu_432_p2;
wire   [0:0] or_ln340_1_fu_438_p2;
wire   [5:0] add_ln416_92_fu_368_p2;
wire   [0:0] icmp_ln1494_1_fu_312_p2;
wire   [5:0] select_ln340_1_fu_444_p3;
wire   [5:0] select_ln1494_92_fu_452_p3;
wire   [0:0] tmp_382_fu_488_p3;
wire   [6:0] zext_ln415_188_fu_496_p1;
wire   [6:0] trunc_ln708_90_fu_470_p4;
wire   [5:0] trunc_ln415_93_fu_504_p4;
wire   [5:0] zext_ln415_189_fu_500_p1;
wire   [6:0] add_ln415_93_fu_514_p2;
wire   [0:0] tmp_383_fu_526_p3;
wire   [0:0] tmp_381_fu_480_p3;
wire   [0:0] xor_ln416_93_fu_534_p2;
wire   [4:0] p_Result_15_2_fu_554_p4;
wire   [0:0] and_ln416_93_fu_540_p2;
wire   [0:0] icmp_ln879_93_fu_564_p2;
wire   [0:0] icmp_ln768_93_fu_570_p2;
wire   [0:0] select_ln777_93_fu_576_p3;
wire   [0:0] tmp_384_fu_546_p3;
wire   [0:0] xor_ln785_2_fu_584_p2;
wire   [0:0] or_ln340_2_fu_590_p2;
wire   [5:0] add_ln416_93_fu_520_p2;
wire   [0:0] icmp_ln1494_2_fu_464_p2;
wire   [5:0] select_ln340_2_fu_596_p3;
wire   [5:0] select_ln1494_93_fu_604_p3;
wire   [0:0] tmp_386_fu_640_p3;
wire   [6:0] zext_ln415_190_fu_648_p1;
wire   [6:0] trunc_ln708_91_fu_622_p4;
wire   [5:0] trunc_ln415_94_fu_656_p4;
wire   [5:0] zext_ln415_191_fu_652_p1;
wire   [6:0] add_ln415_94_fu_666_p2;
wire   [0:0] tmp_387_fu_678_p3;
wire   [0:0] tmp_385_fu_632_p3;
wire   [0:0] xor_ln416_94_fu_686_p2;
wire   [4:0] p_Result_15_3_fu_706_p4;
wire   [0:0] and_ln416_94_fu_692_p2;
wire   [0:0] icmp_ln879_94_fu_716_p2;
wire   [0:0] icmp_ln768_94_fu_722_p2;
wire   [0:0] select_ln777_94_fu_728_p3;
wire   [0:0] tmp_388_fu_698_p3;
wire   [0:0] xor_ln785_3_fu_736_p2;
wire   [0:0] or_ln340_3_fu_742_p2;
wire   [5:0] add_ln416_94_fu_672_p2;
wire   [0:0] icmp_ln1494_3_fu_616_p2;
wire   [5:0] select_ln340_3_fu_748_p3;
wire   [5:0] select_ln1494_94_fu_756_p3;
wire   [0:0] tmp_390_fu_792_p3;
wire   [6:0] zext_ln415_192_fu_800_p1;
wire   [6:0] trunc_ln708_92_fu_774_p4;
wire   [5:0] trunc_ln415_95_fu_808_p4;
wire   [5:0] zext_ln415_193_fu_804_p1;
wire   [6:0] add_ln415_95_fu_818_p2;
wire   [0:0] tmp_391_fu_830_p3;
wire   [0:0] tmp_389_fu_784_p3;
wire   [0:0] xor_ln416_95_fu_838_p2;
wire   [4:0] p_Result_15_6_fu_858_p4;
wire   [0:0] and_ln416_95_fu_844_p2;
wire   [0:0] icmp_ln879_95_fu_868_p2;
wire   [0:0] icmp_ln768_95_fu_874_p2;
wire   [0:0] select_ln777_95_fu_880_p3;
wire   [0:0] tmp_392_fu_850_p3;
wire   [0:0] xor_ln785_6_fu_888_p2;
wire   [0:0] or_ln340_6_fu_894_p2;
wire   [5:0] add_ln416_95_fu_824_p2;
wire   [0:0] icmp_ln1494_6_fu_768_p2;
wire   [5:0] select_ln340_6_fu_900_p3;
wire   [5:0] select_ln1494_95_fu_908_p3;
wire   [0:0] tmp_394_fu_944_p3;
wire   [6:0] zext_ln415_194_fu_952_p1;
wire   [6:0] trunc_ln708_93_fu_926_p4;
wire   [5:0] trunc_ln415_96_fu_960_p4;
wire   [5:0] zext_ln415_195_fu_956_p1;
wire   [6:0] add_ln415_96_fu_970_p2;
wire   [0:0] tmp_395_fu_982_p3;
wire   [0:0] tmp_393_fu_936_p3;
wire   [0:0] xor_ln416_96_fu_990_p2;
wire   [4:0] p_Result_15_7_fu_1010_p4;
wire   [0:0] and_ln416_96_fu_996_p2;
wire   [0:0] icmp_ln879_96_fu_1020_p2;
wire   [0:0] icmp_ln768_96_fu_1026_p2;
wire   [0:0] select_ln777_96_fu_1032_p3;
wire   [0:0] tmp_396_fu_1002_p3;
wire   [0:0] xor_ln785_7_fu_1040_p2;
wire   [0:0] or_ln340_7_fu_1046_p2;
wire   [5:0] add_ln416_96_fu_976_p2;
wire   [0:0] icmp_ln1494_7_fu_920_p2;
wire   [5:0] select_ln340_7_fu_1052_p3;
wire   [5:0] select_ln1494_96_fu_1060_p3;
wire   [0:0] tmp_398_fu_1096_p3;
wire   [6:0] zext_ln415_196_fu_1104_p1;
wire   [6:0] trunc_ln708_94_fu_1078_p4;
wire   [5:0] trunc_ln415_97_fu_1112_p4;
wire   [5:0] zext_ln415_197_fu_1108_p1;
wire   [6:0] add_ln415_97_fu_1122_p2;
wire   [0:0] tmp_399_fu_1134_p3;
wire   [0:0] tmp_397_fu_1088_p3;
wire   [0:0] xor_ln416_97_fu_1142_p2;
wire   [4:0] p_Result_15_8_fu_1162_p4;
wire   [0:0] and_ln416_97_fu_1148_p2;
wire   [0:0] icmp_ln879_97_fu_1172_p2;
wire   [0:0] icmp_ln768_97_fu_1178_p2;
wire   [0:0] select_ln777_97_fu_1184_p3;
wire   [0:0] tmp_400_fu_1154_p3;
wire   [0:0] xor_ln785_8_fu_1192_p2;
wire   [0:0] or_ln340_8_fu_1198_p2;
wire   [5:0] add_ln416_97_fu_1128_p2;
wire   [0:0] icmp_ln1494_8_fu_1072_p2;
wire   [5:0] select_ln340_8_fu_1204_p3;
wire   [5:0] select_ln1494_97_fu_1212_p3;
wire   [0:0] tmp_402_fu_1248_p3;
wire   [6:0] zext_ln415_198_fu_1256_p1;
wire   [6:0] trunc_ln708_95_fu_1230_p4;
wire   [5:0] trunc_ln415_98_fu_1264_p4;
wire   [5:0] zext_ln415_199_fu_1260_p1;
wire   [6:0] add_ln415_98_fu_1274_p2;
wire   [0:0] tmp_403_fu_1286_p3;
wire   [0:0] tmp_401_fu_1240_p3;
wire   [0:0] xor_ln416_98_fu_1294_p2;
wire   [4:0] p_Result_15_9_fu_1314_p4;
wire   [0:0] and_ln416_98_fu_1300_p2;
wire   [0:0] icmp_ln879_98_fu_1324_p2;
wire   [0:0] icmp_ln768_98_fu_1330_p2;
wire   [0:0] select_ln777_98_fu_1336_p3;
wire   [0:0] tmp_404_fu_1306_p3;
wire   [0:0] xor_ln785_9_fu_1344_p2;
wire   [0:0] or_ln340_9_fu_1350_p2;
wire   [5:0] add_ln416_98_fu_1280_p2;
wire   [0:0] icmp_ln1494_9_fu_1224_p2;
wire   [5:0] select_ln340_9_fu_1356_p3;
wire   [5:0] select_ln1494_98_fu_1364_p3;
wire   [0:0] tmp_406_fu_1400_p3;
wire   [6:0] zext_ln415_200_fu_1408_p1;
wire   [6:0] trunc_ln708_96_fu_1382_p4;
wire   [5:0] trunc_ln415_99_fu_1416_p4;
wire   [5:0] zext_ln415_201_fu_1412_p1;
wire   [6:0] add_ln415_99_fu_1426_p2;
wire   [0:0] tmp_407_fu_1438_p3;
wire   [0:0] tmp_405_fu_1392_p3;
wire   [0:0] xor_ln416_99_fu_1446_p2;
wire   [4:0] p_Result_15_s_fu_1466_p4;
wire   [0:0] and_ln416_99_fu_1452_p2;
wire   [0:0] icmp_ln879_99_fu_1476_p2;
wire   [0:0] icmp_ln768_99_fu_1482_p2;
wire   [0:0] select_ln777_99_fu_1488_p3;
wire   [0:0] tmp_408_fu_1458_p3;
wire   [0:0] xor_ln785_10_fu_1496_p2;
wire   [0:0] or_ln340_10_fu_1502_p2;
wire   [5:0] add_ln416_99_fu_1432_p2;
wire   [0:0] icmp_ln1494_10_fu_1376_p2;
wire   [5:0] select_ln340_10_fu_1508_p3;
wire   [5:0] select_ln1494_99_fu_1516_p3;
wire   [0:0] tmp_410_fu_1552_p3;
wire   [6:0] zext_ln415_202_fu_1560_p1;
wire   [6:0] trunc_ln708_97_fu_1534_p4;
wire   [5:0] trunc_ln415_100_fu_1568_p4;
wire   [5:0] zext_ln415_203_fu_1564_p1;
wire   [6:0] add_ln415_100_fu_1578_p2;
wire   [0:0] tmp_411_fu_1590_p3;
wire   [0:0] tmp_409_fu_1544_p3;
wire   [0:0] xor_ln416_100_fu_1598_p2;
wire   [4:0] p_Result_15_4_fu_1618_p4;
wire   [0:0] and_ln416_100_fu_1604_p2;
wire   [0:0] icmp_ln879_100_fu_1628_p2;
wire   [0:0] icmp_ln768_100_fu_1634_p2;
wire   [0:0] select_ln777_100_fu_1640_p3;
wire   [0:0] tmp_412_fu_1610_p3;
wire   [0:0] xor_ln785_11_fu_1648_p2;
wire   [0:0] or_ln340_11_fu_1654_p2;
wire   [5:0] add_ln416_100_fu_1584_p2;
wire   [0:0] icmp_ln1494_11_fu_1528_p2;
wire   [5:0] select_ln340_11_fu_1660_p3;
wire   [5:0] select_ln1494_100_fu_1668_p3;
wire   [0:0] tmp_414_fu_1704_p3;
wire   [6:0] zext_ln415_204_fu_1712_p1;
wire   [6:0] trunc_ln708_98_fu_1686_p4;
wire   [5:0] trunc_ln415_101_fu_1720_p4;
wire   [5:0] zext_ln415_205_fu_1716_p1;
wire   [6:0] add_ln415_101_fu_1730_p2;
wire   [0:0] tmp_415_fu_1742_p3;
wire   [0:0] tmp_413_fu_1696_p3;
wire   [0:0] xor_ln416_101_fu_1750_p2;
wire   [4:0] p_Result_15_5_fu_1770_p4;
wire   [0:0] and_ln416_101_fu_1756_p2;
wire   [0:0] icmp_ln879_101_fu_1780_p2;
wire   [0:0] icmp_ln768_101_fu_1786_p2;
wire   [0:0] select_ln777_101_fu_1792_p3;
wire   [0:0] tmp_416_fu_1762_p3;
wire   [0:0] xor_ln785_12_fu_1800_p2;
wire   [0:0] or_ln340_12_fu_1806_p2;
wire   [5:0] add_ln416_101_fu_1736_p2;
wire   [0:0] icmp_ln1494_12_fu_1680_p2;
wire   [5:0] select_ln340_12_fu_1812_p3;
wire   [5:0] select_ln1494_101_fu_1820_p3;
wire   [0:0] tmp_418_fu_1856_p3;
wire   [6:0] zext_ln415_206_fu_1864_p1;
wire   [6:0] trunc_ln708_99_fu_1838_p4;
wire   [5:0] trunc_ln415_102_fu_1872_p4;
wire   [5:0] zext_ln415_207_fu_1868_p1;
wire   [6:0] add_ln415_102_fu_1882_p2;
wire   [0:0] tmp_419_fu_1894_p3;
wire   [0:0] tmp_417_fu_1848_p3;
wire   [0:0] xor_ln416_102_fu_1902_p2;
wire   [4:0] p_Result_15_10_fu_1922_p4;
wire   [0:0] and_ln416_102_fu_1908_p2;
wire   [0:0] icmp_ln879_102_fu_1932_p2;
wire   [0:0] icmp_ln768_102_fu_1938_p2;
wire   [0:0] select_ln777_102_fu_1944_p3;
wire   [0:0] tmp_420_fu_1914_p3;
wire   [0:0] xor_ln785_14_fu_1952_p2;
wire   [0:0] or_ln340_14_fu_1958_p2;
wire   [5:0] add_ln416_102_fu_1888_p2;
wire   [0:0] icmp_ln1494_14_fu_1832_p2;
wire   [5:0] select_ln340_14_fu_1964_p3;
wire   [5:0] select_ln1494_102_fu_1972_p3;
wire   [0:0] tmp_422_fu_2008_p3;
wire   [6:0] zext_ln415_208_fu_2016_p1;
wire   [6:0] trunc_ln708_100_fu_1990_p4;
wire   [5:0] trunc_ln415_103_fu_2024_p4;
wire   [5:0] zext_ln415_209_fu_2020_p1;
wire   [6:0] add_ln415_103_fu_2034_p2;
wire   [0:0] tmp_423_fu_2046_p3;
wire   [0:0] tmp_421_fu_2000_p3;
wire   [0:0] xor_ln416_103_fu_2054_p2;
wire   [4:0] p_Result_15_11_fu_2074_p4;
wire   [0:0] and_ln416_103_fu_2060_p2;
wire   [0:0] icmp_ln879_103_fu_2084_p2;
wire   [0:0] icmp_ln768_103_fu_2090_p2;
wire   [0:0] select_ln777_103_fu_2096_p3;
wire   [0:0] tmp_424_fu_2066_p3;
wire   [0:0] xor_ln785_15_fu_2104_p2;
wire   [0:0] or_ln340_15_fu_2110_p2;
wire   [5:0] add_ln416_103_fu_2040_p2;
wire   [0:0] icmp_ln1494_15_fu_1984_p2;
wire   [5:0] select_ln340_15_fu_2116_p3;
wire   [5:0] select_ln1494_103_fu_2124_p3;
wire   [6:0] zext_ln1494_fu_308_p1;
wire   [6:0] zext_ln1494_92_fu_460_p1;
wire   [6:0] zext_ln1494_93_fu_612_p1;
wire   [6:0] zext_ln1494_94_fu_764_p1;
wire   [6:0] zext_ln1494_95_fu_916_p1;
wire   [6:0] zext_ln1494_96_fu_1068_p1;
wire   [6:0] zext_ln1494_97_fu_1220_p1;
wire   [6:0] zext_ln1494_98_fu_1372_p1;
wire   [6:0] zext_ln1494_99_fu_1524_p1;
wire   [6:0] zext_ln1494_100_fu_1676_p1;
wire   [6:0] zext_ln1494_101_fu_1828_p1;
wire   [6:0] zext_ln1494_102_fu_1980_p1;
wire   [6:0] zext_ln1494_103_fu_2132_p1;

assign add_ln415_100_fu_1578_p2 = (zext_ln415_202_fu_1560_p1 + trunc_ln708_97_fu_1534_p4);

assign add_ln415_101_fu_1730_p2 = (zext_ln415_204_fu_1712_p1 + trunc_ln708_98_fu_1686_p4);

assign add_ln415_102_fu_1882_p2 = (zext_ln415_206_fu_1864_p1 + trunc_ln708_99_fu_1838_p4);

assign add_ln415_103_fu_2034_p2 = (zext_ln415_208_fu_2016_p1 + trunc_ln708_100_fu_1990_p4);

assign add_ln415_92_fu_362_p2 = (zext_ln415_186_fu_344_p1 + trunc_ln708_s_fu_318_p4);

assign add_ln415_93_fu_514_p2 = (zext_ln415_188_fu_496_p1 + trunc_ln708_90_fu_470_p4);

assign add_ln415_94_fu_666_p2 = (zext_ln415_190_fu_648_p1 + trunc_ln708_91_fu_622_p4);

assign add_ln415_95_fu_818_p2 = (zext_ln415_192_fu_800_p1 + trunc_ln708_92_fu_774_p4);

assign add_ln415_96_fu_970_p2 = (zext_ln415_194_fu_952_p1 + trunc_ln708_93_fu_926_p4);

assign add_ln415_97_fu_1122_p2 = (zext_ln415_196_fu_1104_p1 + trunc_ln708_94_fu_1078_p4);

assign add_ln415_98_fu_1274_p2 = (zext_ln415_198_fu_1256_p1 + trunc_ln708_95_fu_1230_p4);

assign add_ln415_99_fu_1426_p2 = (zext_ln415_200_fu_1408_p1 + trunc_ln708_96_fu_1382_p4);

assign add_ln415_fu_210_p2 = (zext_ln415_fu_192_p1 + trunc_ln_fu_166_p4);

assign add_ln416_100_fu_1584_p2 = (trunc_ln415_100_fu_1568_p4 + zext_ln415_203_fu_1564_p1);

assign add_ln416_101_fu_1736_p2 = (trunc_ln415_101_fu_1720_p4 + zext_ln415_205_fu_1716_p1);

assign add_ln416_102_fu_1888_p2 = (trunc_ln415_102_fu_1872_p4 + zext_ln415_207_fu_1868_p1);

assign add_ln416_103_fu_2040_p2 = (trunc_ln415_103_fu_2024_p4 + zext_ln415_209_fu_2020_p1);

assign add_ln416_92_fu_368_p2 = (trunc_ln415_92_fu_352_p4 + zext_ln415_187_fu_348_p1);

assign add_ln416_93_fu_520_p2 = (trunc_ln415_93_fu_504_p4 + zext_ln415_189_fu_500_p1);

assign add_ln416_94_fu_672_p2 = (trunc_ln415_94_fu_656_p4 + zext_ln415_191_fu_652_p1);

assign add_ln416_95_fu_824_p2 = (trunc_ln415_95_fu_808_p4 + zext_ln415_193_fu_804_p1);

assign add_ln416_96_fu_976_p2 = (trunc_ln415_96_fu_960_p4 + zext_ln415_195_fu_956_p1);

assign add_ln416_97_fu_1128_p2 = (trunc_ln415_97_fu_1112_p4 + zext_ln415_197_fu_1108_p1);

assign add_ln416_98_fu_1280_p2 = (trunc_ln415_98_fu_1264_p4 + zext_ln415_199_fu_1260_p1);

assign add_ln416_99_fu_1432_p2 = (trunc_ln415_99_fu_1416_p4 + zext_ln415_201_fu_1412_p1);

assign add_ln416_fu_216_p2 = (trunc_ln415_s_fu_200_p4 + zext_ln415_185_fu_196_p1);

assign and_ln416_100_fu_1604_p2 = (xor_ln416_100_fu_1598_p2 & tmp_409_fu_1544_p3);

assign and_ln416_101_fu_1756_p2 = (xor_ln416_101_fu_1750_p2 & tmp_413_fu_1696_p3);

assign and_ln416_102_fu_1908_p2 = (xor_ln416_102_fu_1902_p2 & tmp_417_fu_1848_p3);

assign and_ln416_103_fu_2060_p2 = (xor_ln416_103_fu_2054_p2 & tmp_421_fu_2000_p3);

assign and_ln416_92_fu_388_p2 = (xor_ln416_92_fu_382_p2 & tmp_377_fu_328_p3);

assign and_ln416_93_fu_540_p2 = (xor_ln416_93_fu_534_p2 & tmp_381_fu_480_p3);

assign and_ln416_94_fu_692_p2 = (xor_ln416_94_fu_686_p2 & tmp_385_fu_632_p3);

assign and_ln416_95_fu_844_p2 = (xor_ln416_95_fu_838_p2 & tmp_389_fu_784_p3);

assign and_ln416_96_fu_996_p2 = (xor_ln416_96_fu_990_p2 & tmp_393_fu_936_p3);

assign and_ln416_97_fu_1148_p2 = (xor_ln416_97_fu_1142_p2 & tmp_397_fu_1088_p3);

assign and_ln416_98_fu_1300_p2 = (xor_ln416_98_fu_1294_p2 & tmp_401_fu_1240_p3);

assign and_ln416_99_fu_1452_p2 = (xor_ln416_99_fu_1446_p2 & tmp_405_fu_1392_p3);

assign and_ln416_fu_236_p2 = (xor_ln416_fu_230_p2 & tmp_373_fu_176_p3);

assign ap_ready = 1'b1;

assign ap_return_0 = zext_ln1494_fu_308_p1;

assign ap_return_1 = zext_ln1494_92_fu_460_p1;

assign ap_return_10 = zext_ln1494_101_fu_1828_p1;

assign ap_return_11 = zext_ln1494_102_fu_1980_p1;

assign ap_return_12 = zext_ln1494_103_fu_2132_p1;

assign ap_return_2 = zext_ln1494_93_fu_612_p1;

assign ap_return_3 = zext_ln1494_94_fu_764_p1;

assign ap_return_4 = zext_ln1494_95_fu_916_p1;

assign ap_return_5 = zext_ln1494_96_fu_1068_p1;

assign ap_return_6 = zext_ln1494_97_fu_1220_p1;

assign ap_return_7 = zext_ln1494_98_fu_1372_p1;

assign ap_return_8 = zext_ln1494_99_fu_1524_p1;

assign ap_return_9 = zext_ln1494_100_fu_1676_p1;

assign icmp_ln1494_10_fu_1376_p2 = (($signed(data_10_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_11_fu_1528_p2 = (($signed(data_11_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_12_fu_1680_p2 = (($signed(data_12_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_14_fu_1832_p2 = (($signed(data_14_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_15_fu_1984_p2 = (($signed(data_15_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_1_fu_312_p2 = (($signed(data_1_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_2_fu_464_p2 = (($signed(data_2_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_3_fu_616_p2 = (($signed(data_3_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_6_fu_768_p2 = (($signed(data_6_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_7_fu_920_p2 = (($signed(data_7_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_8_fu_1072_p2 = (($signed(data_8_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_9_fu_1224_p2 = (($signed(data_9_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln1494_fu_160_p2 = (($signed(data_0_V_read) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln768_100_fu_1634_p2 = ((p_Result_15_4_fu_1618_p4 == 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln768_101_fu_1786_p2 = ((p_Result_15_5_fu_1770_p4 == 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln768_102_fu_1938_p2 = ((p_Result_15_10_fu_1922_p4 == 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln768_103_fu_2090_p2 = ((p_Result_15_11_fu_2074_p4 == 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln768_92_fu_418_p2 = ((p_Result_15_1_fu_402_p4 == 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln768_93_fu_570_p2 = ((p_Result_15_2_fu_554_p4 == 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln768_94_fu_722_p2 = ((p_Result_15_3_fu_706_p4 == 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln768_95_fu_874_p2 = ((p_Result_15_6_fu_858_p4 == 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln768_96_fu_1026_p2 = ((p_Result_15_7_fu_1010_p4 == 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln768_97_fu_1178_p2 = ((p_Result_15_8_fu_1162_p4 == 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln768_98_fu_1330_p2 = ((p_Result_15_9_fu_1314_p4 == 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln768_99_fu_1482_p2 = ((p_Result_15_s_fu_1466_p4 == 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln768_fu_266_p2 = ((p_Result_s_fu_250_p4 == 5'd0) ? 1'b1 : 1'b0);

assign icmp_ln879_100_fu_1628_p2 = ((p_Result_15_4_fu_1618_p4 == 5'd31) ? 1'b1 : 1'b0);

assign icmp_ln879_101_fu_1780_p2 = ((p_Result_15_5_fu_1770_p4 == 5'd31) ? 1'b1 : 1'b0);

assign icmp_ln879_102_fu_1932_p2 = ((p_Result_15_10_fu_1922_p4 == 5'd31) ? 1'b1 : 1'b0);

assign icmp_ln879_103_fu_2084_p2 = ((p_Result_15_11_fu_2074_p4 == 5'd31) ? 1'b1 : 1'b0);

assign icmp_ln879_92_fu_412_p2 = ((p_Result_15_1_fu_402_p4 == 5'd31) ? 1'b1 : 1'b0);

assign icmp_ln879_93_fu_564_p2 = ((p_Result_15_2_fu_554_p4 == 5'd31) ? 1'b1 : 1'b0);

assign icmp_ln879_94_fu_716_p2 = ((p_Result_15_3_fu_706_p4 == 5'd31) ? 1'b1 : 1'b0);

assign icmp_ln879_95_fu_868_p2 = ((p_Result_15_6_fu_858_p4 == 5'd31) ? 1'b1 : 1'b0);

assign icmp_ln879_96_fu_1020_p2 = ((p_Result_15_7_fu_1010_p4 == 5'd31) ? 1'b1 : 1'b0);

assign icmp_ln879_97_fu_1172_p2 = ((p_Result_15_8_fu_1162_p4 == 5'd31) ? 1'b1 : 1'b0);

assign icmp_ln879_98_fu_1324_p2 = ((p_Result_15_9_fu_1314_p4 == 5'd31) ? 1'b1 : 1'b0);

assign icmp_ln879_99_fu_1476_p2 = ((p_Result_15_s_fu_1466_p4 == 5'd31) ? 1'b1 : 1'b0);

assign icmp_ln879_fu_260_p2 = ((p_Result_s_fu_250_p4 == 5'd31) ? 1'b1 : 1'b0);

assign or_ln340_10_fu_1502_p2 = (xor_ln785_10_fu_1496_p2 | tmp_408_fu_1458_p3);

assign or_ln340_11_fu_1654_p2 = (xor_ln785_11_fu_1648_p2 | tmp_412_fu_1610_p3);

assign or_ln340_12_fu_1806_p2 = (xor_ln785_12_fu_1800_p2 | tmp_416_fu_1762_p3);

assign or_ln340_14_fu_1958_p2 = (xor_ln785_14_fu_1952_p2 | tmp_420_fu_1914_p3);

assign or_ln340_15_fu_2110_p2 = (xor_ln785_15_fu_2104_p2 | tmp_424_fu_2066_p3);

assign or_ln340_1_fu_438_p2 = (xor_ln785_1_fu_432_p2 | tmp_380_fu_394_p3);

assign or_ln340_2_fu_590_p2 = (xor_ln785_2_fu_584_p2 | tmp_384_fu_546_p3);

assign or_ln340_3_fu_742_p2 = (xor_ln785_3_fu_736_p2 | tmp_388_fu_698_p3);

assign or_ln340_6_fu_894_p2 = (xor_ln785_6_fu_888_p2 | tmp_392_fu_850_p3);

assign or_ln340_7_fu_1046_p2 = (xor_ln785_7_fu_1040_p2 | tmp_396_fu_1002_p3);

assign or_ln340_8_fu_1198_p2 = (xor_ln785_8_fu_1192_p2 | tmp_400_fu_1154_p3);

assign or_ln340_9_fu_1350_p2 = (xor_ln785_9_fu_1344_p2 | tmp_404_fu_1306_p3);

assign or_ln340_fu_286_p2 = (xor_ln785_fu_280_p2 | tmp_376_fu_242_p3);

assign p_Result_15_10_fu_1922_p4 = {{data_14_V_read[15:11]}};

assign p_Result_15_11_fu_2074_p4 = {{data_15_V_read[15:11]}};

assign p_Result_15_1_fu_402_p4 = {{data_1_V_read[15:11]}};

assign p_Result_15_2_fu_554_p4 = {{data_2_V_read[15:11]}};

assign p_Result_15_3_fu_706_p4 = {{data_3_V_read[15:11]}};

assign p_Result_15_4_fu_1618_p4 = {{data_11_V_read[15:11]}};

assign p_Result_15_5_fu_1770_p4 = {{data_12_V_read[15:11]}};

assign p_Result_15_6_fu_858_p4 = {{data_6_V_read[15:11]}};

assign p_Result_15_7_fu_1010_p4 = {{data_7_V_read[15:11]}};

assign p_Result_15_8_fu_1162_p4 = {{data_8_V_read[15:11]}};

assign p_Result_15_9_fu_1314_p4 = {{data_9_V_read[15:11]}};

assign p_Result_15_s_fu_1466_p4 = {{data_10_V_read[15:11]}};

assign p_Result_s_fu_250_p4 = {{data_0_V_read[15:11]}};

assign select_ln1494_100_fu_1668_p3 = ((icmp_ln1494_11_fu_1528_p2[0:0] === 1'b1) ? select_ln340_11_fu_1660_p3 : 6'd0);

assign select_ln1494_101_fu_1820_p3 = ((icmp_ln1494_12_fu_1680_p2[0:0] === 1'b1) ? select_ln340_12_fu_1812_p3 : 6'd0);

assign select_ln1494_102_fu_1972_p3 = ((icmp_ln1494_14_fu_1832_p2[0:0] === 1'b1) ? select_ln340_14_fu_1964_p3 : 6'd0);

assign select_ln1494_103_fu_2124_p3 = ((icmp_ln1494_15_fu_1984_p2[0:0] === 1'b1) ? select_ln340_15_fu_2116_p3 : 6'd0);

assign select_ln1494_92_fu_452_p3 = ((icmp_ln1494_1_fu_312_p2[0:0] === 1'b1) ? select_ln340_1_fu_444_p3 : 6'd0);

assign select_ln1494_93_fu_604_p3 = ((icmp_ln1494_2_fu_464_p2[0:0] === 1'b1) ? select_ln340_2_fu_596_p3 : 6'd0);

assign select_ln1494_94_fu_756_p3 = ((icmp_ln1494_3_fu_616_p2[0:0] === 1'b1) ? select_ln340_3_fu_748_p3 : 6'd0);

assign select_ln1494_95_fu_908_p3 = ((icmp_ln1494_6_fu_768_p2[0:0] === 1'b1) ? select_ln340_6_fu_900_p3 : 6'd0);

assign select_ln1494_96_fu_1060_p3 = ((icmp_ln1494_7_fu_920_p2[0:0] === 1'b1) ? select_ln340_7_fu_1052_p3 : 6'd0);

assign select_ln1494_97_fu_1212_p3 = ((icmp_ln1494_8_fu_1072_p2[0:0] === 1'b1) ? select_ln340_8_fu_1204_p3 : 6'd0);

assign select_ln1494_98_fu_1364_p3 = ((icmp_ln1494_9_fu_1224_p2[0:0] === 1'b1) ? select_ln340_9_fu_1356_p3 : 6'd0);

assign select_ln1494_99_fu_1516_p3 = ((icmp_ln1494_10_fu_1376_p2[0:0] === 1'b1) ? select_ln340_10_fu_1508_p3 : 6'd0);

assign select_ln1494_fu_300_p3 = ((icmp_ln1494_fu_160_p2[0:0] === 1'b1) ? select_ln340_fu_292_p3 : 6'd0);

assign select_ln340_10_fu_1508_p3 = ((or_ln340_10_fu_1502_p2[0:0] === 1'b1) ? 6'd63 : add_ln416_99_fu_1432_p2);

assign select_ln340_11_fu_1660_p3 = ((or_ln340_11_fu_1654_p2[0:0] === 1'b1) ? 6'd63 : add_ln416_100_fu_1584_p2);

assign select_ln340_12_fu_1812_p3 = ((or_ln340_12_fu_1806_p2[0:0] === 1'b1) ? 6'd63 : add_ln416_101_fu_1736_p2);

assign select_ln340_14_fu_1964_p3 = ((or_ln340_14_fu_1958_p2[0:0] === 1'b1) ? 6'd63 : add_ln416_102_fu_1888_p2);

assign select_ln340_15_fu_2116_p3 = ((or_ln340_15_fu_2110_p2[0:0] === 1'b1) ? 6'd63 : add_ln416_103_fu_2040_p2);

assign select_ln340_1_fu_444_p3 = ((or_ln340_1_fu_438_p2[0:0] === 1'b1) ? 6'd63 : add_ln416_92_fu_368_p2);

assign select_ln340_2_fu_596_p3 = ((or_ln340_2_fu_590_p2[0:0] === 1'b1) ? 6'd63 : add_ln416_93_fu_520_p2);

assign select_ln340_3_fu_748_p3 = ((or_ln340_3_fu_742_p2[0:0] === 1'b1) ? 6'd63 : add_ln416_94_fu_672_p2);

assign select_ln340_6_fu_900_p3 = ((or_ln340_6_fu_894_p2[0:0] === 1'b1) ? 6'd63 : add_ln416_95_fu_824_p2);

assign select_ln340_7_fu_1052_p3 = ((or_ln340_7_fu_1046_p2[0:0] === 1'b1) ? 6'd63 : add_ln416_96_fu_976_p2);

assign select_ln340_8_fu_1204_p3 = ((or_ln340_8_fu_1198_p2[0:0] === 1'b1) ? 6'd63 : add_ln416_97_fu_1128_p2);

assign select_ln340_9_fu_1356_p3 = ((or_ln340_9_fu_1350_p2[0:0] === 1'b1) ? 6'd63 : add_ln416_98_fu_1280_p2);

assign select_ln340_fu_292_p3 = ((or_ln340_fu_286_p2[0:0] === 1'b1) ? 6'd63 : add_ln416_fu_216_p2);

assign select_ln777_100_fu_1640_p3 = ((and_ln416_100_fu_1604_p2[0:0] === 1'b1) ? icmp_ln879_100_fu_1628_p2 : icmp_ln768_100_fu_1634_p2);

assign select_ln777_101_fu_1792_p3 = ((and_ln416_101_fu_1756_p2[0:0] === 1'b1) ? icmp_ln879_101_fu_1780_p2 : icmp_ln768_101_fu_1786_p2);

assign select_ln777_102_fu_1944_p3 = ((and_ln416_102_fu_1908_p2[0:0] === 1'b1) ? icmp_ln879_102_fu_1932_p2 : icmp_ln768_102_fu_1938_p2);

assign select_ln777_103_fu_2096_p3 = ((and_ln416_103_fu_2060_p2[0:0] === 1'b1) ? icmp_ln879_103_fu_2084_p2 : icmp_ln768_103_fu_2090_p2);

assign select_ln777_92_fu_424_p3 = ((and_ln416_92_fu_388_p2[0:0] === 1'b1) ? icmp_ln879_92_fu_412_p2 : icmp_ln768_92_fu_418_p2);

assign select_ln777_93_fu_576_p3 = ((and_ln416_93_fu_540_p2[0:0] === 1'b1) ? icmp_ln879_93_fu_564_p2 : icmp_ln768_93_fu_570_p2);

assign select_ln777_94_fu_728_p3 = ((and_ln416_94_fu_692_p2[0:0] === 1'b1) ? icmp_ln879_94_fu_716_p2 : icmp_ln768_94_fu_722_p2);

assign select_ln777_95_fu_880_p3 = ((and_ln416_95_fu_844_p2[0:0] === 1'b1) ? icmp_ln879_95_fu_868_p2 : icmp_ln768_95_fu_874_p2);

assign select_ln777_96_fu_1032_p3 = ((and_ln416_96_fu_996_p2[0:0] === 1'b1) ? icmp_ln879_96_fu_1020_p2 : icmp_ln768_96_fu_1026_p2);

assign select_ln777_97_fu_1184_p3 = ((and_ln416_97_fu_1148_p2[0:0] === 1'b1) ? icmp_ln879_97_fu_1172_p2 : icmp_ln768_97_fu_1178_p2);

assign select_ln777_98_fu_1336_p3 = ((and_ln416_98_fu_1300_p2[0:0] === 1'b1) ? icmp_ln879_98_fu_1324_p2 : icmp_ln768_98_fu_1330_p2);

assign select_ln777_99_fu_1488_p3 = ((and_ln416_99_fu_1452_p2[0:0] === 1'b1) ? icmp_ln879_99_fu_1476_p2 : icmp_ln768_99_fu_1482_p2);

assign select_ln777_fu_272_p3 = ((and_ln416_fu_236_p2[0:0] === 1'b1) ? icmp_ln879_fu_260_p2 : icmp_ln768_fu_266_p2);

assign tmp_373_fu_176_p3 = data_0_V_read[32'd10];

assign tmp_374_fu_184_p3 = data_0_V_read[32'd3];

assign tmp_375_fu_222_p3 = add_ln415_fu_210_p2[32'd6];

assign tmp_376_fu_242_p3 = add_ln415_fu_210_p2[32'd6];

assign tmp_377_fu_328_p3 = data_1_V_read[32'd10];

assign tmp_378_fu_336_p3 = data_1_V_read[32'd3];

assign tmp_379_fu_374_p3 = add_ln415_92_fu_362_p2[32'd6];

assign tmp_380_fu_394_p3 = add_ln415_92_fu_362_p2[32'd6];

assign tmp_381_fu_480_p3 = data_2_V_read[32'd10];

assign tmp_382_fu_488_p3 = data_2_V_read[32'd3];

assign tmp_383_fu_526_p3 = add_ln415_93_fu_514_p2[32'd6];

assign tmp_384_fu_546_p3 = add_ln415_93_fu_514_p2[32'd6];

assign tmp_385_fu_632_p3 = data_3_V_read[32'd10];

assign tmp_386_fu_640_p3 = data_3_V_read[32'd3];

assign tmp_387_fu_678_p3 = add_ln415_94_fu_666_p2[32'd6];

assign tmp_388_fu_698_p3 = add_ln415_94_fu_666_p2[32'd6];

assign tmp_389_fu_784_p3 = data_6_V_read[32'd10];

assign tmp_390_fu_792_p3 = data_6_V_read[32'd3];

assign tmp_391_fu_830_p3 = add_ln415_95_fu_818_p2[32'd6];

assign tmp_392_fu_850_p3 = add_ln415_95_fu_818_p2[32'd6];

assign tmp_393_fu_936_p3 = data_7_V_read[32'd10];

assign tmp_394_fu_944_p3 = data_7_V_read[32'd3];

assign tmp_395_fu_982_p3 = add_ln415_96_fu_970_p2[32'd6];

assign tmp_396_fu_1002_p3 = add_ln415_96_fu_970_p2[32'd6];

assign tmp_397_fu_1088_p3 = data_8_V_read[32'd10];

assign tmp_398_fu_1096_p3 = data_8_V_read[32'd3];

assign tmp_399_fu_1134_p3 = add_ln415_97_fu_1122_p2[32'd6];

assign tmp_400_fu_1154_p3 = add_ln415_97_fu_1122_p2[32'd6];

assign tmp_401_fu_1240_p3 = data_9_V_read[32'd10];

assign tmp_402_fu_1248_p3 = data_9_V_read[32'd3];

assign tmp_403_fu_1286_p3 = add_ln415_98_fu_1274_p2[32'd6];

assign tmp_404_fu_1306_p3 = add_ln415_98_fu_1274_p2[32'd6];

assign tmp_405_fu_1392_p3 = data_10_V_read[32'd10];

assign tmp_406_fu_1400_p3 = data_10_V_read[32'd3];

assign tmp_407_fu_1438_p3 = add_ln415_99_fu_1426_p2[32'd6];

assign tmp_408_fu_1458_p3 = add_ln415_99_fu_1426_p2[32'd6];

assign tmp_409_fu_1544_p3 = data_11_V_read[32'd10];

assign tmp_410_fu_1552_p3 = data_11_V_read[32'd3];

assign tmp_411_fu_1590_p3 = add_ln415_100_fu_1578_p2[32'd6];

assign tmp_412_fu_1610_p3 = add_ln415_100_fu_1578_p2[32'd6];

assign tmp_413_fu_1696_p3 = data_12_V_read[32'd10];

assign tmp_414_fu_1704_p3 = data_12_V_read[32'd3];

assign tmp_415_fu_1742_p3 = add_ln415_101_fu_1730_p2[32'd6];

assign tmp_416_fu_1762_p3 = add_ln415_101_fu_1730_p2[32'd6];

assign tmp_417_fu_1848_p3 = data_14_V_read[32'd10];

assign tmp_418_fu_1856_p3 = data_14_V_read[32'd3];

assign tmp_419_fu_1894_p3 = add_ln415_102_fu_1882_p2[32'd6];

assign tmp_420_fu_1914_p3 = add_ln415_102_fu_1882_p2[32'd6];

assign tmp_421_fu_2000_p3 = data_15_V_read[32'd10];

assign tmp_422_fu_2008_p3 = data_15_V_read[32'd3];

assign tmp_423_fu_2046_p3 = add_ln415_103_fu_2034_p2[32'd6];

assign tmp_424_fu_2066_p3 = add_ln415_103_fu_2034_p2[32'd6];

assign trunc_ln415_100_fu_1568_p4 = {{data_11_V_read[9:4]}};

assign trunc_ln415_101_fu_1720_p4 = {{data_12_V_read[9:4]}};

assign trunc_ln415_102_fu_1872_p4 = {{data_14_V_read[9:4]}};

assign trunc_ln415_103_fu_2024_p4 = {{data_15_V_read[9:4]}};

assign trunc_ln415_92_fu_352_p4 = {{data_1_V_read[9:4]}};

assign trunc_ln415_93_fu_504_p4 = {{data_2_V_read[9:4]}};

assign trunc_ln415_94_fu_656_p4 = {{data_3_V_read[9:4]}};

assign trunc_ln415_95_fu_808_p4 = {{data_6_V_read[9:4]}};

assign trunc_ln415_96_fu_960_p4 = {{data_7_V_read[9:4]}};

assign trunc_ln415_97_fu_1112_p4 = {{data_8_V_read[9:4]}};

assign trunc_ln415_98_fu_1264_p4 = {{data_9_V_read[9:4]}};

assign trunc_ln415_99_fu_1416_p4 = {{data_10_V_read[9:4]}};

assign trunc_ln415_s_fu_200_p4 = {{data_0_V_read[9:4]}};

assign trunc_ln708_100_fu_1990_p4 = {{data_15_V_read[10:4]}};

assign trunc_ln708_90_fu_470_p4 = {{data_2_V_read[10:4]}};

assign trunc_ln708_91_fu_622_p4 = {{data_3_V_read[10:4]}};

assign trunc_ln708_92_fu_774_p4 = {{data_6_V_read[10:4]}};

assign trunc_ln708_93_fu_926_p4 = {{data_7_V_read[10:4]}};

assign trunc_ln708_94_fu_1078_p4 = {{data_8_V_read[10:4]}};

assign trunc_ln708_95_fu_1230_p4 = {{data_9_V_read[10:4]}};

assign trunc_ln708_96_fu_1382_p4 = {{data_10_V_read[10:4]}};

assign trunc_ln708_97_fu_1534_p4 = {{data_11_V_read[10:4]}};

assign trunc_ln708_98_fu_1686_p4 = {{data_12_V_read[10:4]}};

assign trunc_ln708_99_fu_1838_p4 = {{data_14_V_read[10:4]}};

assign trunc_ln708_s_fu_318_p4 = {{data_1_V_read[10:4]}};

assign trunc_ln_fu_166_p4 = {{data_0_V_read[10:4]}};

assign xor_ln416_100_fu_1598_p2 = (tmp_411_fu_1590_p3 ^ 1'd1);

assign xor_ln416_101_fu_1750_p2 = (tmp_415_fu_1742_p3 ^ 1'd1);

assign xor_ln416_102_fu_1902_p2 = (tmp_419_fu_1894_p3 ^ 1'd1);

assign xor_ln416_103_fu_2054_p2 = (tmp_423_fu_2046_p3 ^ 1'd1);

assign xor_ln416_92_fu_382_p2 = (tmp_379_fu_374_p3 ^ 1'd1);

assign xor_ln416_93_fu_534_p2 = (tmp_383_fu_526_p3 ^ 1'd1);

assign xor_ln416_94_fu_686_p2 = (tmp_387_fu_678_p3 ^ 1'd1);

assign xor_ln416_95_fu_838_p2 = (tmp_391_fu_830_p3 ^ 1'd1);

assign xor_ln416_96_fu_990_p2 = (tmp_395_fu_982_p3 ^ 1'd1);

assign xor_ln416_97_fu_1142_p2 = (tmp_399_fu_1134_p3 ^ 1'd1);

assign xor_ln416_98_fu_1294_p2 = (tmp_403_fu_1286_p3 ^ 1'd1);

assign xor_ln416_99_fu_1446_p2 = (tmp_407_fu_1438_p3 ^ 1'd1);

assign xor_ln416_fu_230_p2 = (tmp_375_fu_222_p3 ^ 1'd1);

assign xor_ln785_10_fu_1496_p2 = (select_ln777_99_fu_1488_p3 ^ 1'd1);

assign xor_ln785_11_fu_1648_p2 = (select_ln777_100_fu_1640_p3 ^ 1'd1);

assign xor_ln785_12_fu_1800_p2 = (select_ln777_101_fu_1792_p3 ^ 1'd1);

assign xor_ln785_14_fu_1952_p2 = (select_ln777_102_fu_1944_p3 ^ 1'd1);

assign xor_ln785_15_fu_2104_p2 = (select_ln777_103_fu_2096_p3 ^ 1'd1);

assign xor_ln785_1_fu_432_p2 = (select_ln777_92_fu_424_p3 ^ 1'd1);

assign xor_ln785_2_fu_584_p2 = (select_ln777_93_fu_576_p3 ^ 1'd1);

assign xor_ln785_3_fu_736_p2 = (select_ln777_94_fu_728_p3 ^ 1'd1);

assign xor_ln785_6_fu_888_p2 = (select_ln777_95_fu_880_p3 ^ 1'd1);

assign xor_ln785_7_fu_1040_p2 = (select_ln777_96_fu_1032_p3 ^ 1'd1);

assign xor_ln785_8_fu_1192_p2 = (select_ln777_97_fu_1184_p3 ^ 1'd1);

assign xor_ln785_9_fu_1344_p2 = (select_ln777_98_fu_1336_p3 ^ 1'd1);

assign xor_ln785_fu_280_p2 = (select_ln777_fu_272_p3 ^ 1'd1);

assign zext_ln1494_100_fu_1676_p1 = select_ln1494_100_fu_1668_p3;

assign zext_ln1494_101_fu_1828_p1 = select_ln1494_101_fu_1820_p3;

assign zext_ln1494_102_fu_1980_p1 = select_ln1494_102_fu_1972_p3;

assign zext_ln1494_103_fu_2132_p1 = select_ln1494_103_fu_2124_p3;

assign zext_ln1494_92_fu_460_p1 = select_ln1494_92_fu_452_p3;

assign zext_ln1494_93_fu_612_p1 = select_ln1494_93_fu_604_p3;

assign zext_ln1494_94_fu_764_p1 = select_ln1494_94_fu_756_p3;

assign zext_ln1494_95_fu_916_p1 = select_ln1494_95_fu_908_p3;

assign zext_ln1494_96_fu_1068_p1 = select_ln1494_96_fu_1060_p3;

assign zext_ln1494_97_fu_1220_p1 = select_ln1494_97_fu_1212_p3;

assign zext_ln1494_98_fu_1372_p1 = select_ln1494_98_fu_1364_p3;

assign zext_ln1494_99_fu_1524_p1 = select_ln1494_99_fu_1516_p3;

assign zext_ln1494_fu_308_p1 = select_ln1494_fu_300_p3;

assign zext_ln415_185_fu_196_p1 = tmp_374_fu_184_p3;

assign zext_ln415_186_fu_344_p1 = tmp_378_fu_336_p3;

assign zext_ln415_187_fu_348_p1 = tmp_378_fu_336_p3;

assign zext_ln415_188_fu_496_p1 = tmp_382_fu_488_p3;

assign zext_ln415_189_fu_500_p1 = tmp_382_fu_488_p3;

assign zext_ln415_190_fu_648_p1 = tmp_386_fu_640_p3;

assign zext_ln415_191_fu_652_p1 = tmp_386_fu_640_p3;

assign zext_ln415_192_fu_800_p1 = tmp_390_fu_792_p3;

assign zext_ln415_193_fu_804_p1 = tmp_390_fu_792_p3;

assign zext_ln415_194_fu_952_p1 = tmp_394_fu_944_p3;

assign zext_ln415_195_fu_956_p1 = tmp_394_fu_944_p3;

assign zext_ln415_196_fu_1104_p1 = tmp_398_fu_1096_p3;

assign zext_ln415_197_fu_1108_p1 = tmp_398_fu_1096_p3;

assign zext_ln415_198_fu_1256_p1 = tmp_402_fu_1248_p3;

assign zext_ln415_199_fu_1260_p1 = tmp_402_fu_1248_p3;

assign zext_ln415_200_fu_1408_p1 = tmp_406_fu_1400_p3;

assign zext_ln415_201_fu_1412_p1 = tmp_406_fu_1400_p3;

assign zext_ln415_202_fu_1560_p1 = tmp_410_fu_1552_p3;

assign zext_ln415_203_fu_1564_p1 = tmp_410_fu_1552_p3;

assign zext_ln415_204_fu_1712_p1 = tmp_414_fu_1704_p3;

assign zext_ln415_205_fu_1716_p1 = tmp_414_fu_1704_p3;

assign zext_ln415_206_fu_1864_p1 = tmp_418_fu_1856_p3;

assign zext_ln415_207_fu_1868_p1 = tmp_418_fu_1856_p3;

assign zext_ln415_208_fu_2016_p1 = tmp_422_fu_2008_p3;

assign zext_ln415_209_fu_2020_p1 = tmp_422_fu_2008_p3;

assign zext_ln415_fu_192_p1 = tmp_374_fu_184_p3;

endmodule //relu_ap_fixed_ap_fixed_7_1_0_0_0_relu_config10_s
