// Seed: 1710213088
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    input wand id_0,
    output wire id_1,
    input supply1 id_2,
    output tri id_3,
    input wire id_4,
    output wor id_5,
    input tri1 id_6,
    output supply1 id_7,
    output tri1 id_8,
    output tri0 id_9,
    input supply0 id_10,
    input tri id_11,
    input supply1 id_12,
    output wire id_13,
    input tri1 id_14,
    input uwire id_15,
    output wand id_16,
    input supply0 id_17
);
  wor id_19 = 1'b0, id_20;
  xnor (id_13, id_19, id_17, id_12, id_2, id_20, id_11, id_10, id_15, id_4, id_0, id_14);
  module_0(
      id_20, id_20, id_20, id_20, id_19, id_20, id_19
  );
endmodule
