; Listing generated by Microsoft (R) Optimizing Compiler Version 14.01.60511.01 

	TTL	C:\WINCE600\PLATFORM\COMMON\SRC\SOC\PXA27X_MS_V1\OAL\TIMER\VARTICK\idle.c
	CODE32

  00000			 AREA	 |.drectve|, DRECTVE
	DCB	"-defaultlib:LIBCMT "
	DCB	"-defaultlib:OLDNAMES "


  00000			 AREA	 |.bss|, NOINIT
|m_pMemCtrl| %	0x4

  00000			 AREA	 |.rdata|, DATA, READONLY
|EdbgVendorIds| DCW 0x0
	DCW	0x0
	DCD	0x4033
	DCB	0x1
	DCB	"AD", 0x0
	DCW	0x1050
	DCW	0x940
	DCD	0x4005
	DCB	0x1
	DCB	"LS", 0x0
	DCW	0x1050
	DCW	0x940
	DCD	0x2078
	DCB	0x1
	DCB	"LS", 0x0
	DCW	0x10ec
	DCW	0x8029
	DCD	0xc0f0
	DCB	0x1
	DCB	"KS", 0x0
	DCW	0x10ec
	DCW	0x8129
	DCD	0x0
	DCB	0x4
	DCB	"RT", 0x0
	DCW	0x10ec
	DCW	0x8139
	DCD	0x900b
	DCB	0x4
	DCB	"RT", 0x0
	DCW	0x10ec
	DCW	0x8139
	DCD	0xd0c9
	DCB	0x4
	DCB	"RT", 0x0
	DCW	0x10ec
	DCW	0x8139
	DCD	0xe04c
	DCB	0x4
	DCB	"RT", 0x0
	DCW	0x1186
	DCW	0x1300
	DCD	0x50ba
	DCB	0x4
	DCB	"DL", 0x0
	DCW	0x100b
	DCW	0x20
	DCD	0xa0cc
	DCB	0x5
	DCB	"NG", 0x0
	DCW	0x10b7
	DCW	0x9050
	DCD	0x6008
	DCB	0x6
	DCB	"3C", 0x0
	DCW	0x10b7
	DCW	0x9200
	DCD	0x476
	DCB	0x6
	DCB	"3C", 0x0
	EXPORT	|OALCPUIdle|
	IMPORT	|INTERRUPTS_OFF|
	IMPORT	|CPUEnterIdle|
	IMPORT	|OALPAtoVA|

  00000			 AREA	 |.pdata|, PDATA
|$T43128| DCD	|$LN6@OALCPUIdle|
	DCD	0x40002602
; Function compile flags: /Odtp
; File c:\wince600\platform\common\src\soc\pxa27x_ms_v1\oal\timer\vartick\idle.c

  00000			 AREA	 |.text|, CODE, ARM

  00000		 |OALCPUIdle| PROC

; 53   : {

  00000		 |$LN6@OALCPUIdle|
  00000	e52de004	 str         lr, [sp, #-4]!
  00004	e24dd004	 sub         sp, sp, #4
  00008		 |$M43125|

; 54   :     extern void CPUEnterIdle(void);
; 55   : 
; 56   :     if (!m_pMemCtrl)

  00008	e59f3084	 ldr         r3, [pc, #0x84]
  0000c	e5933000	 ldr         r3, [r3]
  00010	e3530000	 cmp         r3, #0
  00014	1a000006	 bne         |$LN1@OALCPUIdle|

; 57   :         m_pMemCtrl = (PBULVERSE_MEMCTRL_REG) OALPAtoUA(BULVERDE_BASE_REG_PA_MEMC);

  00018	e3a01000	 mov         r1, #0
  0001c	e3a00312	 mov         r0, #0x12, 6
  00020	eb000000	 bl          OALPAtoVA
  00024	e58d0000	 str         r0, [sp]
  00028	e59d2000	 ldr         r2, [sp]
  0002c	e59f3060	 ldr         r3, [pc, #0x60]
  00030	e5832000	 str         r2, [r3]
  00034		 |$LN1@OALCPUIdle|

; 58   : 
; 59   :     // Enable Auto power down of SDRAM & synchronous flash
; 60   :     //
; 61   :     m_pMemCtrl->mdrefr |= MEMCTRL_MDREFR_APD;

  00034	e59f3058	 ldr         r3, [pc, #0x58]
  00038	e5933000	 ldr         r3, [r3]
  0003c	e2833004	 add         r3, r3, #4
  00040	e5933000	 ldr         r3, [r3]
  00044	e3832601	 orr         r2, r3, #1, 12
  00048	e59f3044	 ldr         r3, [pc, #0x44]
  0004c	e5933000	 ldr         r3, [r3]
  00050	e2833004	 add         r3, r3, #4
  00054	e5832000	 str         r2, [r3]

; 62   :     
; 63   :     // No need to turn interrupts on, CPUEnterIdle will do this automatically.
; 64   :     // The scheduler does not handle interrupts that occur before 
; 65   :     // CPUEnterIdle executes! 
; 66   : 
; 67   :     // Do not call INTERRUPTS_ON()
; 68   :     
; 69   :     CPUEnterIdle();

  00058	eb000000	 bl          CPUEnterIdle

; 70   : 
; 71   :     INTERRUPTS_OFF();

  0005c	eb000000	 bl          INTERRUPTS_OFF

; 72   : 
; 73   :     // Disable auto power down of SDRAM & synchronous flash
; 74   :     // (If APD is set a latency penalty of one memory cycle is incurred for 
; 75   :     //  restarting SDCLK and SDCKE between non-consecutive SDRAM/synchronous
; 76   :     //  memory flash transfers. Disabling APD improves the memory throughput
; 77   :     //  during normal operation)
; 78   :     //
; 79   :     m_pMemCtrl->mdrefr &= ~(MEMCTRL_MDREFR_APD);

  00060	e59f302c	 ldr         r3, [pc, #0x2C]
  00064	e5933000	 ldr         r3, [r3]
  00068	e2833004	 add         r3, r3, #4
  0006c	e5932000	 ldr         r2, [r3]
  00070	e3e03601	 mvn         r3, #1, 12
  00074	e0022003	 and         r2, r2, r3
  00078	e59f3014	 ldr         r3, [pc, #0x14]
  0007c	e5933000	 ldr         r3, [r3]
  00080	e2833004	 add         r3, r3, #4
  00084	e5832000	 str         r2, [r3]

; 80   : 
; 81   : }

  00088	e28dd004	 add         sp, sp, #4
  0008c	e49de004	 ldr         lr, [sp], #4
  00090	e12fff1e	 bx          lr
  00094		 |$LN7@OALCPUIdle|
  00094		 |$LN8@OALCPUIdle|
  00094	00000000	 DCD         |m_pMemCtrl|
  00098		 |$M43126|

			 ENDP  ; |OALCPUIdle|

	END
