
OMNI-BOT_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00022110  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00003b00  080223b0  080223b0  000233b0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08025eb0  08025eb0  00027264  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08025eb0  08025eb0  00026eb0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08025eb8  08025eb8  00027264  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08025eb8  08025eb8  00026eb8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08025ebc  08025ebc  00026ebc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000264  24000000  08025ec0  00027000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0001c980  24000268  08026124  00027268  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  2401cbe8  08026124  00027be8  2**0
                  ALLOC
 11 .lwip_sec     00004a60  30000000  30000000  00028000  2**2
                  ALLOC
 12 .ARM.attributes 0000002e  00000000  00000000  00027264  2**0
                  CONTENTS, READONLY
 13 .debug_info   00040bac  00000000  00000000  00027292  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00009554  00000000  00000000  00067e3e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00002c38  00000000  00000000  00071398  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000022c3  00000000  00000000  00073fd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0004dc5a  00000000  00000000  00076293  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00048114  00000000  00000000  000c3eed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    001b07fb  00000000  00000000  0010c001  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  002bc7fc  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000cdc4  00000000  00000000  002bc840  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000005b  00000000  00000000  002c9604  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000268 	.word	0x24000268
 80002bc:	00000000 	.word	0x00000000
 80002c0:	08022398 	.word	0x08022398

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	2400026c 	.word	0x2400026c
 80002dc:	08022398 	.word	0x08022398

080002e0 <strcmp>:
 80002e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80002e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80002e8:	2a01      	cmp	r2, #1
 80002ea:	bf28      	it	cs
 80002ec:	429a      	cmpcs	r2, r3
 80002ee:	d0f7      	beq.n	80002e0 <strcmp>
 80002f0:	1ad0      	subs	r0, r2, r3
 80002f2:	4770      	bx	lr
	...

08000300 <memchr>:
 8000300:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000304:	2a10      	cmp	r2, #16
 8000306:	db2b      	blt.n	8000360 <memchr+0x60>
 8000308:	f010 0f07 	tst.w	r0, #7
 800030c:	d008      	beq.n	8000320 <memchr+0x20>
 800030e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000312:	3a01      	subs	r2, #1
 8000314:	428b      	cmp	r3, r1
 8000316:	d02d      	beq.n	8000374 <memchr+0x74>
 8000318:	f010 0f07 	tst.w	r0, #7
 800031c:	b342      	cbz	r2, 8000370 <memchr+0x70>
 800031e:	d1f6      	bne.n	800030e <memchr+0xe>
 8000320:	b4f0      	push	{r4, r5, r6, r7}
 8000322:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000326:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800032a:	f022 0407 	bic.w	r4, r2, #7
 800032e:	f07f 0700 	mvns.w	r7, #0
 8000332:	2300      	movs	r3, #0
 8000334:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000338:	3c08      	subs	r4, #8
 800033a:	ea85 0501 	eor.w	r5, r5, r1
 800033e:	ea86 0601 	eor.w	r6, r6, r1
 8000342:	fa85 f547 	uadd8	r5, r5, r7
 8000346:	faa3 f587 	sel	r5, r3, r7
 800034a:	fa86 f647 	uadd8	r6, r6, r7
 800034e:	faa5 f687 	sel	r6, r5, r7
 8000352:	b98e      	cbnz	r6, 8000378 <memchr+0x78>
 8000354:	d1ee      	bne.n	8000334 <memchr+0x34>
 8000356:	bcf0      	pop	{r4, r5, r6, r7}
 8000358:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800035c:	f002 0207 	and.w	r2, r2, #7
 8000360:	b132      	cbz	r2, 8000370 <memchr+0x70>
 8000362:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000366:	3a01      	subs	r2, #1
 8000368:	ea83 0301 	eor.w	r3, r3, r1
 800036c:	b113      	cbz	r3, 8000374 <memchr+0x74>
 800036e:	d1f8      	bne.n	8000362 <memchr+0x62>
 8000370:	2000      	movs	r0, #0
 8000372:	4770      	bx	lr
 8000374:	3801      	subs	r0, #1
 8000376:	4770      	bx	lr
 8000378:	2d00      	cmp	r5, #0
 800037a:	bf06      	itte	eq
 800037c:	4635      	moveq	r5, r6
 800037e:	3803      	subeq	r0, #3
 8000380:	3807      	subne	r0, #7
 8000382:	f015 0f01 	tst.w	r5, #1
 8000386:	d107      	bne.n	8000398 <memchr+0x98>
 8000388:	3001      	adds	r0, #1
 800038a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800038e:	bf02      	ittt	eq
 8000390:	3001      	addeq	r0, #1
 8000392:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000396:	3001      	addeq	r0, #1
 8000398:	bcf0      	pop	{r4, r5, r6, r7}
 800039a:	3801      	subs	r0, #1
 800039c:	4770      	bx	lr
 800039e:	bf00      	nop

080003a0 <strlen>:
 80003a0:	4603      	mov	r3, r0
 80003a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80003a6:	2a00      	cmp	r2, #0
 80003a8:	d1fb      	bne.n	80003a2 <strlen+0x2>
 80003aa:	1a18      	subs	r0, r3, r0
 80003ac:	3801      	subs	r0, #1
 80003ae:	4770      	bx	lr

080003b0 <__aeabi_drsub>:
 80003b0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80003b4:	e002      	b.n	80003bc <__adddf3>
 80003b6:	bf00      	nop

080003b8 <__aeabi_dsub>:
 80003b8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080003bc <__adddf3>:
 80003bc:	b530      	push	{r4, r5, lr}
 80003be:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80003c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80003c6:	ea94 0f05 	teq	r4, r5
 80003ca:	bf08      	it	eq
 80003cc:	ea90 0f02 	teqeq	r0, r2
 80003d0:	bf1f      	itttt	ne
 80003d2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80003d6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80003da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80003de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003e2:	f000 80e2 	beq.w	80005aa <__adddf3+0x1ee>
 80003e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80003ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80003ee:	bfb8      	it	lt
 80003f0:	426d      	neglt	r5, r5
 80003f2:	dd0c      	ble.n	800040e <__adddf3+0x52>
 80003f4:	442c      	add	r4, r5
 80003f6:	ea80 0202 	eor.w	r2, r0, r2
 80003fa:	ea81 0303 	eor.w	r3, r1, r3
 80003fe:	ea82 0000 	eor.w	r0, r2, r0
 8000402:	ea83 0101 	eor.w	r1, r3, r1
 8000406:	ea80 0202 	eor.w	r2, r0, r2
 800040a:	ea81 0303 	eor.w	r3, r1, r3
 800040e:	2d36      	cmp	r5, #54	@ 0x36
 8000410:	bf88      	it	hi
 8000412:	bd30      	pophi	{r4, r5, pc}
 8000414:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000418:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800041c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000420:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000424:	d002      	beq.n	800042c <__adddf3+0x70>
 8000426:	4240      	negs	r0, r0
 8000428:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800042c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000430:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000434:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000438:	d002      	beq.n	8000440 <__adddf3+0x84>
 800043a:	4252      	negs	r2, r2
 800043c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000440:	ea94 0f05 	teq	r4, r5
 8000444:	f000 80a7 	beq.w	8000596 <__adddf3+0x1da>
 8000448:	f1a4 0401 	sub.w	r4, r4, #1
 800044c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000450:	db0d      	blt.n	800046e <__adddf3+0xb2>
 8000452:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000456:	fa22 f205 	lsr.w	r2, r2, r5
 800045a:	1880      	adds	r0, r0, r2
 800045c:	f141 0100 	adc.w	r1, r1, #0
 8000460:	fa03 f20e 	lsl.w	r2, r3, lr
 8000464:	1880      	adds	r0, r0, r2
 8000466:	fa43 f305 	asr.w	r3, r3, r5
 800046a:	4159      	adcs	r1, r3
 800046c:	e00e      	b.n	800048c <__adddf3+0xd0>
 800046e:	f1a5 0520 	sub.w	r5, r5, #32
 8000472:	f10e 0e20 	add.w	lr, lr, #32
 8000476:	2a01      	cmp	r2, #1
 8000478:	fa03 fc0e 	lsl.w	ip, r3, lr
 800047c:	bf28      	it	cs
 800047e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000482:	fa43 f305 	asr.w	r3, r3, r5
 8000486:	18c0      	adds	r0, r0, r3
 8000488:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800048c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000490:	d507      	bpl.n	80004a2 <__adddf3+0xe6>
 8000492:	f04f 0e00 	mov.w	lr, #0
 8000496:	f1dc 0c00 	rsbs	ip, ip, #0
 800049a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800049e:	eb6e 0101 	sbc.w	r1, lr, r1
 80004a2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80004a6:	d31b      	bcc.n	80004e0 <__adddf3+0x124>
 80004a8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80004ac:	d30c      	bcc.n	80004c8 <__adddf3+0x10c>
 80004ae:	0849      	lsrs	r1, r1, #1
 80004b0:	ea5f 0030 	movs.w	r0, r0, rrx
 80004b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80004b8:	f104 0401 	add.w	r4, r4, #1
 80004bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80004c0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80004c4:	f080 809a 	bcs.w	80005fc <__adddf3+0x240>
 80004c8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80004cc:	bf08      	it	eq
 80004ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80004d2:	f150 0000 	adcs.w	r0, r0, #0
 80004d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80004da:	ea41 0105 	orr.w	r1, r1, r5
 80004de:	bd30      	pop	{r4, r5, pc}
 80004e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80004e4:	4140      	adcs	r0, r0
 80004e6:	eb41 0101 	adc.w	r1, r1, r1
 80004ea:	3c01      	subs	r4, #1
 80004ec:	bf28      	it	cs
 80004ee:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80004f2:	d2e9      	bcs.n	80004c8 <__adddf3+0x10c>
 80004f4:	f091 0f00 	teq	r1, #0
 80004f8:	bf04      	itt	eq
 80004fa:	4601      	moveq	r1, r0
 80004fc:	2000      	moveq	r0, #0
 80004fe:	fab1 f381 	clz	r3, r1
 8000502:	bf08      	it	eq
 8000504:	3320      	addeq	r3, #32
 8000506:	f1a3 030b 	sub.w	r3, r3, #11
 800050a:	f1b3 0220 	subs.w	r2, r3, #32
 800050e:	da0c      	bge.n	800052a <__adddf3+0x16e>
 8000510:	320c      	adds	r2, #12
 8000512:	dd08      	ble.n	8000526 <__adddf3+0x16a>
 8000514:	f102 0c14 	add.w	ip, r2, #20
 8000518:	f1c2 020c 	rsb	r2, r2, #12
 800051c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000520:	fa21 f102 	lsr.w	r1, r1, r2
 8000524:	e00c      	b.n	8000540 <__adddf3+0x184>
 8000526:	f102 0214 	add.w	r2, r2, #20
 800052a:	bfd8      	it	le
 800052c:	f1c2 0c20 	rsble	ip, r2, #32
 8000530:	fa01 f102 	lsl.w	r1, r1, r2
 8000534:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000538:	bfdc      	itt	le
 800053a:	ea41 010c 	orrle.w	r1, r1, ip
 800053e:	4090      	lslle	r0, r2
 8000540:	1ae4      	subs	r4, r4, r3
 8000542:	bfa2      	ittt	ge
 8000544:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000548:	4329      	orrge	r1, r5
 800054a:	bd30      	popge	{r4, r5, pc}
 800054c:	ea6f 0404 	mvn.w	r4, r4
 8000550:	3c1f      	subs	r4, #31
 8000552:	da1c      	bge.n	800058e <__adddf3+0x1d2>
 8000554:	340c      	adds	r4, #12
 8000556:	dc0e      	bgt.n	8000576 <__adddf3+0x1ba>
 8000558:	f104 0414 	add.w	r4, r4, #20
 800055c:	f1c4 0220 	rsb	r2, r4, #32
 8000560:	fa20 f004 	lsr.w	r0, r0, r4
 8000564:	fa01 f302 	lsl.w	r3, r1, r2
 8000568:	ea40 0003 	orr.w	r0, r0, r3
 800056c:	fa21 f304 	lsr.w	r3, r1, r4
 8000570:	ea45 0103 	orr.w	r1, r5, r3
 8000574:	bd30      	pop	{r4, r5, pc}
 8000576:	f1c4 040c 	rsb	r4, r4, #12
 800057a:	f1c4 0220 	rsb	r2, r4, #32
 800057e:	fa20 f002 	lsr.w	r0, r0, r2
 8000582:	fa01 f304 	lsl.w	r3, r1, r4
 8000586:	ea40 0003 	orr.w	r0, r0, r3
 800058a:	4629      	mov	r1, r5
 800058c:	bd30      	pop	{r4, r5, pc}
 800058e:	fa21 f004 	lsr.w	r0, r1, r4
 8000592:	4629      	mov	r1, r5
 8000594:	bd30      	pop	{r4, r5, pc}
 8000596:	f094 0f00 	teq	r4, #0
 800059a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800059e:	bf06      	itte	eq
 80005a0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80005a4:	3401      	addeq	r4, #1
 80005a6:	3d01      	subne	r5, #1
 80005a8:	e74e      	b.n	8000448 <__adddf3+0x8c>
 80005aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80005ae:	bf18      	it	ne
 80005b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80005b4:	d029      	beq.n	800060a <__adddf3+0x24e>
 80005b6:	ea94 0f05 	teq	r4, r5
 80005ba:	bf08      	it	eq
 80005bc:	ea90 0f02 	teqeq	r0, r2
 80005c0:	d005      	beq.n	80005ce <__adddf3+0x212>
 80005c2:	ea54 0c00 	orrs.w	ip, r4, r0
 80005c6:	bf04      	itt	eq
 80005c8:	4619      	moveq	r1, r3
 80005ca:	4610      	moveq	r0, r2
 80005cc:	bd30      	pop	{r4, r5, pc}
 80005ce:	ea91 0f03 	teq	r1, r3
 80005d2:	bf1e      	ittt	ne
 80005d4:	2100      	movne	r1, #0
 80005d6:	2000      	movne	r0, #0
 80005d8:	bd30      	popne	{r4, r5, pc}
 80005da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80005de:	d105      	bne.n	80005ec <__adddf3+0x230>
 80005e0:	0040      	lsls	r0, r0, #1
 80005e2:	4149      	adcs	r1, r1
 80005e4:	bf28      	it	cs
 80005e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80005ea:	bd30      	pop	{r4, r5, pc}
 80005ec:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80005f0:	bf3c      	itt	cc
 80005f2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80005f6:	bd30      	popcc	{r4, r5, pc}
 80005f8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005fc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000600:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000604:	f04f 0000 	mov.w	r0, #0
 8000608:	bd30      	pop	{r4, r5, pc}
 800060a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800060e:	bf1a      	itte	ne
 8000610:	4619      	movne	r1, r3
 8000612:	4610      	movne	r0, r2
 8000614:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000618:	bf1c      	itt	ne
 800061a:	460b      	movne	r3, r1
 800061c:	4602      	movne	r2, r0
 800061e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000622:	bf06      	itte	eq
 8000624:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000628:	ea91 0f03 	teqeq	r1, r3
 800062c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000630:	bd30      	pop	{r4, r5, pc}
 8000632:	bf00      	nop

08000634 <__aeabi_ui2d>:
 8000634:	f090 0f00 	teq	r0, #0
 8000638:	bf04      	itt	eq
 800063a:	2100      	moveq	r1, #0
 800063c:	4770      	bxeq	lr
 800063e:	b530      	push	{r4, r5, lr}
 8000640:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000644:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000648:	f04f 0500 	mov.w	r5, #0
 800064c:	f04f 0100 	mov.w	r1, #0
 8000650:	e750      	b.n	80004f4 <__adddf3+0x138>
 8000652:	bf00      	nop

08000654 <__aeabi_i2d>:
 8000654:	f090 0f00 	teq	r0, #0
 8000658:	bf04      	itt	eq
 800065a:	2100      	moveq	r1, #0
 800065c:	4770      	bxeq	lr
 800065e:	b530      	push	{r4, r5, lr}
 8000660:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000664:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000668:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800066c:	bf48      	it	mi
 800066e:	4240      	negmi	r0, r0
 8000670:	f04f 0100 	mov.w	r1, #0
 8000674:	e73e      	b.n	80004f4 <__adddf3+0x138>
 8000676:	bf00      	nop

08000678 <__aeabi_f2d>:
 8000678:	0042      	lsls	r2, r0, #1
 800067a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800067e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000682:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000686:	bf1f      	itttt	ne
 8000688:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800068c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000690:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000694:	4770      	bxne	lr
 8000696:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800069a:	bf08      	it	eq
 800069c:	4770      	bxeq	lr
 800069e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80006a2:	bf04      	itt	eq
 80006a4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80006a8:	4770      	bxeq	lr
 80006aa:	b530      	push	{r4, r5, lr}
 80006ac:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80006b0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80006b4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006b8:	e71c      	b.n	80004f4 <__adddf3+0x138>
 80006ba:	bf00      	nop

080006bc <__aeabi_ul2d>:
 80006bc:	ea50 0201 	orrs.w	r2, r0, r1
 80006c0:	bf08      	it	eq
 80006c2:	4770      	bxeq	lr
 80006c4:	b530      	push	{r4, r5, lr}
 80006c6:	f04f 0500 	mov.w	r5, #0
 80006ca:	e00a      	b.n	80006e2 <__aeabi_l2d+0x16>

080006cc <__aeabi_l2d>:
 80006cc:	ea50 0201 	orrs.w	r2, r0, r1
 80006d0:	bf08      	it	eq
 80006d2:	4770      	bxeq	lr
 80006d4:	b530      	push	{r4, r5, lr}
 80006d6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80006da:	d502      	bpl.n	80006e2 <__aeabi_l2d+0x16>
 80006dc:	4240      	negs	r0, r0
 80006de:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80006e2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80006e6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80006ea:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80006ee:	f43f aed8 	beq.w	80004a2 <__adddf3+0xe6>
 80006f2:	f04f 0203 	mov.w	r2, #3
 80006f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80006fa:	bf18      	it	ne
 80006fc:	3203      	addne	r2, #3
 80006fe:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000702:	bf18      	it	ne
 8000704:	3203      	addne	r2, #3
 8000706:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800070a:	f1c2 0320 	rsb	r3, r2, #32
 800070e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000712:	fa20 f002 	lsr.w	r0, r0, r2
 8000716:	fa01 fe03 	lsl.w	lr, r1, r3
 800071a:	ea40 000e 	orr.w	r0, r0, lr
 800071e:	fa21 f102 	lsr.w	r1, r1, r2
 8000722:	4414      	add	r4, r2
 8000724:	e6bd      	b.n	80004a2 <__adddf3+0xe6>
 8000726:	bf00      	nop

08000728 <__aeabi_uldivmod>:
 8000728:	b953      	cbnz	r3, 8000740 <__aeabi_uldivmod+0x18>
 800072a:	b94a      	cbnz	r2, 8000740 <__aeabi_uldivmod+0x18>
 800072c:	2900      	cmp	r1, #0
 800072e:	bf08      	it	eq
 8000730:	2800      	cmpeq	r0, #0
 8000732:	bf1c      	itt	ne
 8000734:	f04f 31ff 	movne.w	r1, #4294967295
 8000738:	f04f 30ff 	movne.w	r0, #4294967295
 800073c:	f000 b9c0 	b.w	8000ac0 <__aeabi_idiv0>
 8000740:	f1ad 0c08 	sub.w	ip, sp, #8
 8000744:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000748:	f000 f83e 	bl	80007c8 <__udivmoddi4>
 800074c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000750:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000754:	b004      	add	sp, #16
 8000756:	4770      	bx	lr

08000758 <__aeabi_d2lz>:
 8000758:	b508      	push	{r3, lr}
 800075a:	4602      	mov	r2, r0
 800075c:	460b      	mov	r3, r1
 800075e:	ec43 2b17 	vmov	d7, r2, r3
 8000762:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8000766:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800076a:	d403      	bmi.n	8000774 <__aeabi_d2lz+0x1c>
 800076c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8000770:	f000 b80a 	b.w	8000788 <__aeabi_d2ulz>
 8000774:	eeb1 7b47 	vneg.f64	d7, d7
 8000778:	ec51 0b17 	vmov	r0, r1, d7
 800077c:	f000 f804 	bl	8000788 <__aeabi_d2ulz>
 8000780:	4240      	negs	r0, r0
 8000782:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000786:	bd08      	pop	{r3, pc}

08000788 <__aeabi_d2ulz>:
 8000788:	ed9f 6b0b 	vldr	d6, [pc, #44]	@ 80007b8 <__aeabi_d2ulz+0x30>
 800078c:	ec41 0b17 	vmov	d7, r0, r1
 8000790:	ed9f 5b0b 	vldr	d5, [pc, #44]	@ 80007c0 <__aeabi_d2ulz+0x38>
 8000794:	ee27 6b06 	vmul.f64	d6, d7, d6
 8000798:	eebc 6bc6 	vcvt.u32.f64	s12, d6
 800079c:	eeb8 4b46 	vcvt.f64.u32	d4, s12
 80007a0:	eea4 7b45 	vfms.f64	d7, d4, d5
 80007a4:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80007a8:	ee16 1a10 	vmov	r1, s12
 80007ac:	ee17 0a90 	vmov	r0, s15
 80007b0:	4770      	bx	lr
 80007b2:	bf00      	nop
 80007b4:	f3af 8000 	nop.w
 80007b8:	00000000 	.word	0x00000000
 80007bc:	3df00000 	.word	0x3df00000
 80007c0:	00000000 	.word	0x00000000
 80007c4:	41f00000 	.word	0x41f00000

080007c8 <__udivmoddi4>:
 80007c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80007cc:	9d08      	ldr	r5, [sp, #32]
 80007ce:	468e      	mov	lr, r1
 80007d0:	4604      	mov	r4, r0
 80007d2:	4688      	mov	r8, r1
 80007d4:	2b00      	cmp	r3, #0
 80007d6:	d14a      	bne.n	800086e <__udivmoddi4+0xa6>
 80007d8:	428a      	cmp	r2, r1
 80007da:	4617      	mov	r7, r2
 80007dc:	d962      	bls.n	80008a4 <__udivmoddi4+0xdc>
 80007de:	fab2 f682 	clz	r6, r2
 80007e2:	b14e      	cbz	r6, 80007f8 <__udivmoddi4+0x30>
 80007e4:	f1c6 0320 	rsb	r3, r6, #32
 80007e8:	fa01 f806 	lsl.w	r8, r1, r6
 80007ec:	fa20 f303 	lsr.w	r3, r0, r3
 80007f0:	40b7      	lsls	r7, r6
 80007f2:	ea43 0808 	orr.w	r8, r3, r8
 80007f6:	40b4      	lsls	r4, r6
 80007f8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80007fc:	fa1f fc87 	uxth.w	ip, r7
 8000800:	fbb8 f1fe 	udiv	r1, r8, lr
 8000804:	0c23      	lsrs	r3, r4, #16
 8000806:	fb0e 8811 	mls	r8, lr, r1, r8
 800080a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800080e:	fb01 f20c 	mul.w	r2, r1, ip
 8000812:	429a      	cmp	r2, r3
 8000814:	d909      	bls.n	800082a <__udivmoddi4+0x62>
 8000816:	18fb      	adds	r3, r7, r3
 8000818:	f101 30ff 	add.w	r0, r1, #4294967295
 800081c:	f080 80ea 	bcs.w	80009f4 <__udivmoddi4+0x22c>
 8000820:	429a      	cmp	r2, r3
 8000822:	f240 80e7 	bls.w	80009f4 <__udivmoddi4+0x22c>
 8000826:	3902      	subs	r1, #2
 8000828:	443b      	add	r3, r7
 800082a:	1a9a      	subs	r2, r3, r2
 800082c:	b2a3      	uxth	r3, r4
 800082e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000832:	fb0e 2210 	mls	r2, lr, r0, r2
 8000836:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800083a:	fb00 fc0c 	mul.w	ip, r0, ip
 800083e:	459c      	cmp	ip, r3
 8000840:	d909      	bls.n	8000856 <__udivmoddi4+0x8e>
 8000842:	18fb      	adds	r3, r7, r3
 8000844:	f100 32ff 	add.w	r2, r0, #4294967295
 8000848:	f080 80d6 	bcs.w	80009f8 <__udivmoddi4+0x230>
 800084c:	459c      	cmp	ip, r3
 800084e:	f240 80d3 	bls.w	80009f8 <__udivmoddi4+0x230>
 8000852:	443b      	add	r3, r7
 8000854:	3802      	subs	r0, #2
 8000856:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800085a:	eba3 030c 	sub.w	r3, r3, ip
 800085e:	2100      	movs	r1, #0
 8000860:	b11d      	cbz	r5, 800086a <__udivmoddi4+0xa2>
 8000862:	40f3      	lsrs	r3, r6
 8000864:	2200      	movs	r2, #0
 8000866:	e9c5 3200 	strd	r3, r2, [r5]
 800086a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800086e:	428b      	cmp	r3, r1
 8000870:	d905      	bls.n	800087e <__udivmoddi4+0xb6>
 8000872:	b10d      	cbz	r5, 8000878 <__udivmoddi4+0xb0>
 8000874:	e9c5 0100 	strd	r0, r1, [r5]
 8000878:	2100      	movs	r1, #0
 800087a:	4608      	mov	r0, r1
 800087c:	e7f5      	b.n	800086a <__udivmoddi4+0xa2>
 800087e:	fab3 f183 	clz	r1, r3
 8000882:	2900      	cmp	r1, #0
 8000884:	d146      	bne.n	8000914 <__udivmoddi4+0x14c>
 8000886:	4573      	cmp	r3, lr
 8000888:	d302      	bcc.n	8000890 <__udivmoddi4+0xc8>
 800088a:	4282      	cmp	r2, r0
 800088c:	f200 8105 	bhi.w	8000a9a <__udivmoddi4+0x2d2>
 8000890:	1a84      	subs	r4, r0, r2
 8000892:	eb6e 0203 	sbc.w	r2, lr, r3
 8000896:	2001      	movs	r0, #1
 8000898:	4690      	mov	r8, r2
 800089a:	2d00      	cmp	r5, #0
 800089c:	d0e5      	beq.n	800086a <__udivmoddi4+0xa2>
 800089e:	e9c5 4800 	strd	r4, r8, [r5]
 80008a2:	e7e2      	b.n	800086a <__udivmoddi4+0xa2>
 80008a4:	2a00      	cmp	r2, #0
 80008a6:	f000 8090 	beq.w	80009ca <__udivmoddi4+0x202>
 80008aa:	fab2 f682 	clz	r6, r2
 80008ae:	2e00      	cmp	r6, #0
 80008b0:	f040 80a4 	bne.w	80009fc <__udivmoddi4+0x234>
 80008b4:	1a8a      	subs	r2, r1, r2
 80008b6:	0c03      	lsrs	r3, r0, #16
 80008b8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80008bc:	b280      	uxth	r0, r0
 80008be:	b2bc      	uxth	r4, r7
 80008c0:	2101      	movs	r1, #1
 80008c2:	fbb2 fcfe 	udiv	ip, r2, lr
 80008c6:	fb0e 221c 	mls	r2, lr, ip, r2
 80008ca:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80008ce:	fb04 f20c 	mul.w	r2, r4, ip
 80008d2:	429a      	cmp	r2, r3
 80008d4:	d907      	bls.n	80008e6 <__udivmoddi4+0x11e>
 80008d6:	18fb      	adds	r3, r7, r3
 80008d8:	f10c 38ff 	add.w	r8, ip, #4294967295
 80008dc:	d202      	bcs.n	80008e4 <__udivmoddi4+0x11c>
 80008de:	429a      	cmp	r2, r3
 80008e0:	f200 80e0 	bhi.w	8000aa4 <__udivmoddi4+0x2dc>
 80008e4:	46c4      	mov	ip, r8
 80008e6:	1a9b      	subs	r3, r3, r2
 80008e8:	fbb3 f2fe 	udiv	r2, r3, lr
 80008ec:	fb0e 3312 	mls	r3, lr, r2, r3
 80008f0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80008f4:	fb02 f404 	mul.w	r4, r2, r4
 80008f8:	429c      	cmp	r4, r3
 80008fa:	d907      	bls.n	800090c <__udivmoddi4+0x144>
 80008fc:	18fb      	adds	r3, r7, r3
 80008fe:	f102 30ff 	add.w	r0, r2, #4294967295
 8000902:	d202      	bcs.n	800090a <__udivmoddi4+0x142>
 8000904:	429c      	cmp	r4, r3
 8000906:	f200 80ca 	bhi.w	8000a9e <__udivmoddi4+0x2d6>
 800090a:	4602      	mov	r2, r0
 800090c:	1b1b      	subs	r3, r3, r4
 800090e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000912:	e7a5      	b.n	8000860 <__udivmoddi4+0x98>
 8000914:	f1c1 0620 	rsb	r6, r1, #32
 8000918:	408b      	lsls	r3, r1
 800091a:	fa22 f706 	lsr.w	r7, r2, r6
 800091e:	431f      	orrs	r7, r3
 8000920:	fa0e f401 	lsl.w	r4, lr, r1
 8000924:	fa20 f306 	lsr.w	r3, r0, r6
 8000928:	fa2e fe06 	lsr.w	lr, lr, r6
 800092c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000930:	4323      	orrs	r3, r4
 8000932:	fa00 f801 	lsl.w	r8, r0, r1
 8000936:	fa1f fc87 	uxth.w	ip, r7
 800093a:	fbbe f0f9 	udiv	r0, lr, r9
 800093e:	0c1c      	lsrs	r4, r3, #16
 8000940:	fb09 ee10 	mls	lr, r9, r0, lr
 8000944:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000948:	fb00 fe0c 	mul.w	lr, r0, ip
 800094c:	45a6      	cmp	lr, r4
 800094e:	fa02 f201 	lsl.w	r2, r2, r1
 8000952:	d909      	bls.n	8000968 <__udivmoddi4+0x1a0>
 8000954:	193c      	adds	r4, r7, r4
 8000956:	f100 3aff 	add.w	sl, r0, #4294967295
 800095a:	f080 809c 	bcs.w	8000a96 <__udivmoddi4+0x2ce>
 800095e:	45a6      	cmp	lr, r4
 8000960:	f240 8099 	bls.w	8000a96 <__udivmoddi4+0x2ce>
 8000964:	3802      	subs	r0, #2
 8000966:	443c      	add	r4, r7
 8000968:	eba4 040e 	sub.w	r4, r4, lr
 800096c:	fa1f fe83 	uxth.w	lr, r3
 8000970:	fbb4 f3f9 	udiv	r3, r4, r9
 8000974:	fb09 4413 	mls	r4, r9, r3, r4
 8000978:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 800097c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000980:	45a4      	cmp	ip, r4
 8000982:	d908      	bls.n	8000996 <__udivmoddi4+0x1ce>
 8000984:	193c      	adds	r4, r7, r4
 8000986:	f103 3eff 	add.w	lr, r3, #4294967295
 800098a:	f080 8082 	bcs.w	8000a92 <__udivmoddi4+0x2ca>
 800098e:	45a4      	cmp	ip, r4
 8000990:	d97f      	bls.n	8000a92 <__udivmoddi4+0x2ca>
 8000992:	3b02      	subs	r3, #2
 8000994:	443c      	add	r4, r7
 8000996:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800099a:	eba4 040c 	sub.w	r4, r4, ip
 800099e:	fba0 ec02 	umull	lr, ip, r0, r2
 80009a2:	4564      	cmp	r4, ip
 80009a4:	4673      	mov	r3, lr
 80009a6:	46e1      	mov	r9, ip
 80009a8:	d362      	bcc.n	8000a70 <__udivmoddi4+0x2a8>
 80009aa:	d05f      	beq.n	8000a6c <__udivmoddi4+0x2a4>
 80009ac:	b15d      	cbz	r5, 80009c6 <__udivmoddi4+0x1fe>
 80009ae:	ebb8 0203 	subs.w	r2, r8, r3
 80009b2:	eb64 0409 	sbc.w	r4, r4, r9
 80009b6:	fa04 f606 	lsl.w	r6, r4, r6
 80009ba:	fa22 f301 	lsr.w	r3, r2, r1
 80009be:	431e      	orrs	r6, r3
 80009c0:	40cc      	lsrs	r4, r1
 80009c2:	e9c5 6400 	strd	r6, r4, [r5]
 80009c6:	2100      	movs	r1, #0
 80009c8:	e74f      	b.n	800086a <__udivmoddi4+0xa2>
 80009ca:	fbb1 fcf2 	udiv	ip, r1, r2
 80009ce:	0c01      	lsrs	r1, r0, #16
 80009d0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80009d4:	b280      	uxth	r0, r0
 80009d6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80009da:	463b      	mov	r3, r7
 80009dc:	4638      	mov	r0, r7
 80009de:	463c      	mov	r4, r7
 80009e0:	46b8      	mov	r8, r7
 80009e2:	46be      	mov	lr, r7
 80009e4:	2620      	movs	r6, #32
 80009e6:	fbb1 f1f7 	udiv	r1, r1, r7
 80009ea:	eba2 0208 	sub.w	r2, r2, r8
 80009ee:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80009f2:	e766      	b.n	80008c2 <__udivmoddi4+0xfa>
 80009f4:	4601      	mov	r1, r0
 80009f6:	e718      	b.n	800082a <__udivmoddi4+0x62>
 80009f8:	4610      	mov	r0, r2
 80009fa:	e72c      	b.n	8000856 <__udivmoddi4+0x8e>
 80009fc:	f1c6 0220 	rsb	r2, r6, #32
 8000a00:	fa2e f302 	lsr.w	r3, lr, r2
 8000a04:	40b7      	lsls	r7, r6
 8000a06:	40b1      	lsls	r1, r6
 8000a08:	fa20 f202 	lsr.w	r2, r0, r2
 8000a0c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000a10:	430a      	orrs	r2, r1
 8000a12:	fbb3 f8fe 	udiv	r8, r3, lr
 8000a16:	b2bc      	uxth	r4, r7
 8000a18:	fb0e 3318 	mls	r3, lr, r8, r3
 8000a1c:	0c11      	lsrs	r1, r2, #16
 8000a1e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000a22:	fb08 f904 	mul.w	r9, r8, r4
 8000a26:	40b0      	lsls	r0, r6
 8000a28:	4589      	cmp	r9, r1
 8000a2a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000a2e:	b280      	uxth	r0, r0
 8000a30:	d93e      	bls.n	8000ab0 <__udivmoddi4+0x2e8>
 8000a32:	1879      	adds	r1, r7, r1
 8000a34:	f108 3cff 	add.w	ip, r8, #4294967295
 8000a38:	d201      	bcs.n	8000a3e <__udivmoddi4+0x276>
 8000a3a:	4589      	cmp	r9, r1
 8000a3c:	d81f      	bhi.n	8000a7e <__udivmoddi4+0x2b6>
 8000a3e:	eba1 0109 	sub.w	r1, r1, r9
 8000a42:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a46:	fb09 f804 	mul.w	r8, r9, r4
 8000a4a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000a4e:	b292      	uxth	r2, r2
 8000a50:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000a54:	4542      	cmp	r2, r8
 8000a56:	d229      	bcs.n	8000aac <__udivmoddi4+0x2e4>
 8000a58:	18ba      	adds	r2, r7, r2
 8000a5a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000a5e:	d2c4      	bcs.n	80009ea <__udivmoddi4+0x222>
 8000a60:	4542      	cmp	r2, r8
 8000a62:	d2c2      	bcs.n	80009ea <__udivmoddi4+0x222>
 8000a64:	f1a9 0102 	sub.w	r1, r9, #2
 8000a68:	443a      	add	r2, r7
 8000a6a:	e7be      	b.n	80009ea <__udivmoddi4+0x222>
 8000a6c:	45f0      	cmp	r8, lr
 8000a6e:	d29d      	bcs.n	80009ac <__udivmoddi4+0x1e4>
 8000a70:	ebbe 0302 	subs.w	r3, lr, r2
 8000a74:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000a78:	3801      	subs	r0, #1
 8000a7a:	46e1      	mov	r9, ip
 8000a7c:	e796      	b.n	80009ac <__udivmoddi4+0x1e4>
 8000a7e:	eba7 0909 	sub.w	r9, r7, r9
 8000a82:	4449      	add	r1, r9
 8000a84:	f1a8 0c02 	sub.w	ip, r8, #2
 8000a88:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a8c:	fb09 f804 	mul.w	r8, r9, r4
 8000a90:	e7db      	b.n	8000a4a <__udivmoddi4+0x282>
 8000a92:	4673      	mov	r3, lr
 8000a94:	e77f      	b.n	8000996 <__udivmoddi4+0x1ce>
 8000a96:	4650      	mov	r0, sl
 8000a98:	e766      	b.n	8000968 <__udivmoddi4+0x1a0>
 8000a9a:	4608      	mov	r0, r1
 8000a9c:	e6fd      	b.n	800089a <__udivmoddi4+0xd2>
 8000a9e:	443b      	add	r3, r7
 8000aa0:	3a02      	subs	r2, #2
 8000aa2:	e733      	b.n	800090c <__udivmoddi4+0x144>
 8000aa4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000aa8:	443b      	add	r3, r7
 8000aaa:	e71c      	b.n	80008e6 <__udivmoddi4+0x11e>
 8000aac:	4649      	mov	r1, r9
 8000aae:	e79c      	b.n	80009ea <__udivmoddi4+0x222>
 8000ab0:	eba1 0109 	sub.w	r1, r1, r9
 8000ab4:	46c4      	mov	ip, r8
 8000ab6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000aba:	fb09 f804 	mul.w	r8, r9, r4
 8000abe:	e7c4      	b.n	8000a4a <__udivmoddi4+0x282>

08000ac0 <__aeabi_idiv0>:
 8000ac0:	4770      	bx	lr
 8000ac2:	bf00      	nop

08000ac4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000ac4:	b480      	push	{r7}
 8000ac6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000ac8:	4b49      	ldr	r3, [pc, #292]	@ (8000bf0 <SystemInit+0x12c>)
 8000aca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000ace:	4a48      	ldr	r2, [pc, #288]	@ (8000bf0 <SystemInit+0x12c>)
 8000ad0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000ad4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 8000ad8:	4b45      	ldr	r3, [pc, #276]	@ (8000bf0 <SystemInit+0x12c>)
 8000ada:	691b      	ldr	r3, [r3, #16]
 8000adc:	4a44      	ldr	r2, [pc, #272]	@ (8000bf0 <SystemInit+0x12c>)
 8000ade:	f043 0310 	orr.w	r3, r3, #16
 8000ae2:	6113      	str	r3, [r2, #16]

#if defined(CORE_CM7)
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000ae4:	4b43      	ldr	r3, [pc, #268]	@ (8000bf4 <SystemInit+0x130>)
 8000ae6:	681b      	ldr	r3, [r3, #0]
 8000ae8:	f003 030f 	and.w	r3, r3, #15
 8000aec:	2b06      	cmp	r3, #6
 8000aee:	d807      	bhi.n	8000b00 <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000af0:	4b40      	ldr	r3, [pc, #256]	@ (8000bf4 <SystemInit+0x130>)
 8000af2:	681b      	ldr	r3, [r3, #0]
 8000af4:	f023 030f 	bic.w	r3, r3, #15
 8000af8:	4a3e      	ldr	r2, [pc, #248]	@ (8000bf4 <SystemInit+0x130>)
 8000afa:	f043 0307 	orr.w	r3, r3, #7
 8000afe:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000b00:	4b3d      	ldr	r3, [pc, #244]	@ (8000bf8 <SystemInit+0x134>)
 8000b02:	681b      	ldr	r3, [r3, #0]
 8000b04:	4a3c      	ldr	r2, [pc, #240]	@ (8000bf8 <SystemInit+0x134>)
 8000b06:	f043 0301 	orr.w	r3, r3, #1
 8000b0a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000b0c:	4b3a      	ldr	r3, [pc, #232]	@ (8000bf8 <SystemInit+0x134>)
 8000b0e:	2200      	movs	r2, #0
 8000b10:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000b12:	4b39      	ldr	r3, [pc, #228]	@ (8000bf8 <SystemInit+0x134>)
 8000b14:	681a      	ldr	r2, [r3, #0]
 8000b16:	4938      	ldr	r1, [pc, #224]	@ (8000bf8 <SystemInit+0x134>)
 8000b18:	4b38      	ldr	r3, [pc, #224]	@ (8000bfc <SystemInit+0x138>)
 8000b1a:	4013      	ands	r3, r2
 8000b1c:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000b1e:	4b35      	ldr	r3, [pc, #212]	@ (8000bf4 <SystemInit+0x130>)
 8000b20:	681b      	ldr	r3, [r3, #0]
 8000b22:	f003 0308 	and.w	r3, r3, #8
 8000b26:	2b00      	cmp	r3, #0
 8000b28:	d007      	beq.n	8000b3a <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000b2a:	4b32      	ldr	r3, [pc, #200]	@ (8000bf4 <SystemInit+0x130>)
 8000b2c:	681b      	ldr	r3, [r3, #0]
 8000b2e:	f023 030f 	bic.w	r3, r3, #15
 8000b32:	4a30      	ldr	r2, [pc, #192]	@ (8000bf4 <SystemInit+0x130>)
 8000b34:	f043 0307 	orr.w	r3, r3, #7
 8000b38:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8000b3a:	4b2f      	ldr	r3, [pc, #188]	@ (8000bf8 <SystemInit+0x134>)
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000b40:	4b2d      	ldr	r3, [pc, #180]	@ (8000bf8 <SystemInit+0x134>)
 8000b42:	2200      	movs	r2, #0
 8000b44:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8000b46:	4b2c      	ldr	r3, [pc, #176]	@ (8000bf8 <SystemInit+0x134>)
 8000b48:	2200      	movs	r2, #0
 8000b4a:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000b4c:	4b2a      	ldr	r3, [pc, #168]	@ (8000bf8 <SystemInit+0x134>)
 8000b4e:	4a2c      	ldr	r2, [pc, #176]	@ (8000c00 <SystemInit+0x13c>)
 8000b50:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000b52:	4b29      	ldr	r3, [pc, #164]	@ (8000bf8 <SystemInit+0x134>)
 8000b54:	4a2b      	ldr	r2, [pc, #172]	@ (8000c04 <SystemInit+0x140>)
 8000b56:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000b58:	4b27      	ldr	r3, [pc, #156]	@ (8000bf8 <SystemInit+0x134>)
 8000b5a:	4a2b      	ldr	r2, [pc, #172]	@ (8000c08 <SystemInit+0x144>)
 8000b5c:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000b5e:	4b26      	ldr	r3, [pc, #152]	@ (8000bf8 <SystemInit+0x134>)
 8000b60:	2200      	movs	r2, #0
 8000b62:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000b64:	4b24      	ldr	r3, [pc, #144]	@ (8000bf8 <SystemInit+0x134>)
 8000b66:	4a28      	ldr	r2, [pc, #160]	@ (8000c08 <SystemInit+0x144>)
 8000b68:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000b6a:	4b23      	ldr	r3, [pc, #140]	@ (8000bf8 <SystemInit+0x134>)
 8000b6c:	2200      	movs	r2, #0
 8000b6e:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000b70:	4b21      	ldr	r3, [pc, #132]	@ (8000bf8 <SystemInit+0x134>)
 8000b72:	4a25      	ldr	r2, [pc, #148]	@ (8000c08 <SystemInit+0x144>)
 8000b74:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8000b76:	4b20      	ldr	r3, [pc, #128]	@ (8000bf8 <SystemInit+0x134>)
 8000b78:	2200      	movs	r2, #0
 8000b7a:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000b7c:	4b1e      	ldr	r3, [pc, #120]	@ (8000bf8 <SystemInit+0x134>)
 8000b7e:	681b      	ldr	r3, [r3, #0]
 8000b80:	4a1d      	ldr	r2, [pc, #116]	@ (8000bf8 <SystemInit+0x134>)
 8000b82:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000b86:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000b88:	4b1b      	ldr	r3, [pc, #108]	@ (8000bf8 <SystemInit+0x134>)
 8000b8a:	2200      	movs	r2, #0
 8000b8c:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 8000b8e:	4b1f      	ldr	r3, [pc, #124]	@ (8000c0c <SystemInit+0x148>)
 8000b90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000b92:	4a1e      	ldr	r2, [pc, #120]	@ (8000c0c <SystemInit+0x148>)
 8000b94:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000b98:	6253      	str	r3, [r2, #36]	@ 0x24

  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8000b9a:	4b1d      	ldr	r3, [pc, #116]	@ (8000c10 <SystemInit+0x14c>)
 8000b9c:	681a      	ldr	r2, [r3, #0]
 8000b9e:	4b1d      	ldr	r3, [pc, #116]	@ (8000c14 <SystemInit+0x150>)
 8000ba0:	4013      	ands	r3, r2
 8000ba2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8000ba6:	d202      	bcs.n	8000bae <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8000ba8:	4b1b      	ldr	r3, [pc, #108]	@ (8000c18 <SystemInit+0x154>)
 8000baa:	2201      	movs	r2, #1
 8000bac:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#elif defined(CORE_CM7)
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8000bae:	4b12      	ldr	r3, [pc, #72]	@ (8000bf8 <SystemInit+0x134>)
 8000bb0:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000bb4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000bb8:	2b00      	cmp	r3, #0
 8000bba:	d113      	bne.n	8000be4 <SystemInit+0x120>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000bbc:	4b0e      	ldr	r3, [pc, #56]	@ (8000bf8 <SystemInit+0x134>)
 8000bbe:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000bc2:	4a0d      	ldr	r2, [pc, #52]	@ (8000bf8 <SystemInit+0x134>)
 8000bc4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000bc8:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8000bcc:	4b13      	ldr	r3, [pc, #76]	@ (8000c1c <SystemInit+0x158>)
 8000bce:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8000bd2:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000bd4:	4b08      	ldr	r3, [pc, #32]	@ (8000bf8 <SystemInit+0x134>)
 8000bd6:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000bda:	4a07      	ldr	r2, [pc, #28]	@ (8000bf8 <SystemInit+0x134>)
 8000bdc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000be0:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 8000be4:	bf00      	nop
 8000be6:	46bd      	mov	sp, r7
 8000be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bec:	4770      	bx	lr
 8000bee:	bf00      	nop
 8000bf0:	e000ed00 	.word	0xe000ed00
 8000bf4:	52002000 	.word	0x52002000
 8000bf8:	58024400 	.word	0x58024400
 8000bfc:	eaf6ed7f 	.word	0xeaf6ed7f
 8000c00:	02020200 	.word	0x02020200
 8000c04:	01ff0000 	.word	0x01ff0000
 8000c08:	01010280 	.word	0x01010280
 8000c0c:	580000c0 	.word	0x580000c0
 8000c10:	5c001000 	.word	0x5c001000
 8000c14:	ffff0000 	.word	0xffff0000
 8000c18:	51008108 	.word	0x51008108
 8000c1c:	52004000 	.word	0x52004000

08000c20 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8000c20:	b480      	push	{r7}
 8000c22:	af00      	add	r7, sp, #0
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#elif defined(USE_PWR_DIRECT_SMPS_SUPPLY) && defined(SMPS)
  /* Exit Run* mode */
  PWR->CR3 &= ~(PWR_CR3_LDOEN);
 8000c24:	4b09      	ldr	r3, [pc, #36]	@ (8000c4c <ExitRun0Mode+0x2c>)
 8000c26:	68db      	ldr	r3, [r3, #12]
 8000c28:	4a08      	ldr	r2, [pc, #32]	@ (8000c4c <ExitRun0Mode+0x2c>)
 8000c2a:	f023 0302 	bic.w	r3, r3, #2
 8000c2e:	60d3      	str	r3, [r2, #12]
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8000c30:	bf00      	nop
 8000c32:	4b06      	ldr	r3, [pc, #24]	@ (8000c4c <ExitRun0Mode+0x2c>)
 8000c34:	685b      	ldr	r3, [r3, #4]
 8000c36:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000c3a:	2b00      	cmp	r3, #0
 8000c3c:	d0f9      	beq.n	8000c32 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8000c3e:	bf00      	nop
 8000c40:	bf00      	nop
 8000c42:	46bd      	mov	sp, r7
 8000c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c48:	4770      	bx	lr
 8000c4a:	bf00      	nop
 8000c4c:	58024800 	.word	0x58024800

08000c50 <le_i16>:
typedef enum { WAIT_AA1, WAIT_AA2, COLLECT } st_t;
static st_t st = WAIT_AA1;
static uint8_t pkt[19];
static uint8_t k = 0;

static inline int16_t le_i16(const uint8_t *p) {
 8000c50:	b480      	push	{r7}
 8000c52:	b083      	sub	sp, #12
 8000c54:	af00      	add	r7, sp, #0
 8000c56:	6078      	str	r0, [r7, #4]
  return (int16_t)((uint16_t)p[0] | ((uint16_t)p[1] << 8));
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	781b      	ldrb	r3, [r3, #0]
 8000c5c:	b21a      	sxth	r2, r3
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	3301      	adds	r3, #1
 8000c62:	781b      	ldrb	r3, [r3, #0]
 8000c64:	b21b      	sxth	r3, r3
 8000c66:	021b      	lsls	r3, r3, #8
 8000c68:	b21b      	sxth	r3, r3
 8000c6a:	4313      	orrs	r3, r2
 8000c6c:	b21b      	sxth	r3, r3
}
 8000c6e:	4618      	mov	r0, r3
 8000c70:	370c      	adds	r7, #12
 8000c72:	46bd      	mov	sp, r7
 8000c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c78:	4770      	bx	lr
	...

08000c7c <wrap180f>:

static inline float wrap180f(float a) {
 8000c7c:	b480      	push	{r7}
 8000c7e:	b083      	sub	sp, #12
 8000c80:	af00      	add	r7, sp, #0
 8000c82:	ed87 0a01 	vstr	s0, [r7, #4]
  while (a > 180.0f) a -= 360.0f;
 8000c86:	e007      	b.n	8000c98 <wrap180f+0x1c>
 8000c88:	edd7 7a01 	vldr	s15, [r7, #4]
 8000c8c:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 8000ce4 <wrap180f+0x68>
 8000c90:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8000c94:	edc7 7a01 	vstr	s15, [r7, #4]
 8000c98:	edd7 7a01 	vldr	s15, [r7, #4]
 8000c9c:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 8000ce8 <wrap180f+0x6c>
 8000ca0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000ca4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ca8:	dcee      	bgt.n	8000c88 <wrap180f+0xc>
  while (a < -180.0f) a += 360.0f;
 8000caa:	e007      	b.n	8000cbc <wrap180f+0x40>
 8000cac:	edd7 7a01 	vldr	s15, [r7, #4]
 8000cb0:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 8000ce4 <wrap180f+0x68>
 8000cb4:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000cb8:	edc7 7a01 	vstr	s15, [r7, #4]
 8000cbc:	edd7 7a01 	vldr	s15, [r7, #4]
 8000cc0:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 8000cec <wrap180f+0x70>
 8000cc4:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000cc8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000ccc:	d4ee      	bmi.n	8000cac <wrap180f+0x30>
  return a;
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	ee07 3a90 	vmov	s15, r3
}
 8000cd4:	eeb0 0a67 	vmov.f32	s0, s15
 8000cd8:	370c      	adds	r7, #12
 8000cda:	46bd      	mov	sp, r7
 8000cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce0:	4770      	bx	lr
 8000ce2:	bf00      	nop
 8000ce4:	43b40000 	.word	0x43b40000
 8000ce8:	43340000 	.word	0x43340000
 8000cec:	c3340000 	.word	0xc3340000

08000cf0 <BNO_RVC_Init>:

void BNO_RVC_Init(void)
{
 8000cf0:	b480      	push	{r7}
 8000cf2:	af00      	add	r7, sp, #0
  // Reset published sample + parser state.
  // Note: UART RX is armed in main.c (HAL_UART_Receive_IT).
  g_latest.valid = 0;
 8000cf4:	4b08      	ldr	r3, [pc, #32]	@ (8000d18 <BNO_RVC_Init+0x28>)
 8000cf6:	2200      	movs	r2, #0
 8000cf8:	701a      	strb	r2, [r3, #0]
  g_seq = 0;
 8000cfa:	4b08      	ldr	r3, [pc, #32]	@ (8000d1c <BNO_RVC_Init+0x2c>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	601a      	str	r2, [r3, #0]
  st = WAIT_AA1;
 8000d00:	4b07      	ldr	r3, [pc, #28]	@ (8000d20 <BNO_RVC_Init+0x30>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	701a      	strb	r2, [r3, #0]
  k = 0;
 8000d06:	4b07      	ldr	r3, [pc, #28]	@ (8000d24 <BNO_RVC_Init+0x34>)
 8000d08:	2200      	movs	r2, #0
 8000d0a:	701a      	strb	r2, [r3, #0]
}
 8000d0c:	bf00      	nop
 8000d0e:	46bd      	mov	sp, r7
 8000d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d14:	4770      	bx	lr
 8000d16:	bf00      	nop
 8000d18:	24000284 	.word	0x24000284
 8000d1c:	240002b0 	.word	0x240002b0
 8000d20:	240002b4 	.word	0x240002b4
 8000d24:	240002cb 	.word	0x240002cb

08000d28 <BNO_RVC_OnByte>:



// Call this from HAL_UART_RxCpltCallback when USART2 receives 1 byte
void BNO_RVC_OnByte(uint8_t b)
{
 8000d28:	b5b0      	push	{r4, r5, r7, lr}
 8000d2a:	b094      	sub	sp, #80	@ 0x50
 8000d2c:	af00      	add	r7, sp, #0
 8000d2e:	4603      	mov	r3, r0
 8000d30:	71fb      	strb	r3, [r7, #7]
  switch (st) {
 8000d32:	4b98      	ldr	r3, [pc, #608]	@ (8000f94 <BNO_RVC_OnByte+0x26c>)
 8000d34:	781b      	ldrb	r3, [r3, #0]
 8000d36:	2b02      	cmp	r3, #2
 8000d38:	d023      	beq.n	8000d82 <BNO_RVC_OnByte+0x5a>
 8000d3a:	2b02      	cmp	r3, #2
 8000d3c:	f300 8125 	bgt.w	8000f8a <BNO_RVC_OnByte+0x262>
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d002      	beq.n	8000d4a <BNO_RVC_OnByte+0x22>
 8000d44:	2b01      	cmp	r3, #1
 8000d46:	d00b      	beq.n	8000d60 <BNO_RVC_OnByte+0x38>
        // resync for next packet
        st = WAIT_AA1;
      }
      break;
  }
}
 8000d48:	e11f      	b.n	8000f8a <BNO_RVC_OnByte+0x262>
      if (b == 0xAA) { pkt[0] = b; st = WAIT_AA2; }
 8000d4a:	79fb      	ldrb	r3, [r7, #7]
 8000d4c:	2baa      	cmp	r3, #170	@ 0xaa
 8000d4e:	f040 8119 	bne.w	8000f84 <BNO_RVC_OnByte+0x25c>
 8000d52:	4a91      	ldr	r2, [pc, #580]	@ (8000f98 <BNO_RVC_OnByte+0x270>)
 8000d54:	79fb      	ldrb	r3, [r7, #7]
 8000d56:	7013      	strb	r3, [r2, #0]
 8000d58:	4b8e      	ldr	r3, [pc, #568]	@ (8000f94 <BNO_RVC_OnByte+0x26c>)
 8000d5a:	2201      	movs	r2, #1
 8000d5c:	701a      	strb	r2, [r3, #0]
      break;
 8000d5e:	e111      	b.n	8000f84 <BNO_RVC_OnByte+0x25c>
      if (b == 0xAA) { pkt[1] = b; k = 2; st = COLLECT; }
 8000d60:	79fb      	ldrb	r3, [r7, #7]
 8000d62:	2baa      	cmp	r3, #170	@ 0xaa
 8000d64:	d109      	bne.n	8000d7a <BNO_RVC_OnByte+0x52>
 8000d66:	4a8c      	ldr	r2, [pc, #560]	@ (8000f98 <BNO_RVC_OnByte+0x270>)
 8000d68:	79fb      	ldrb	r3, [r7, #7]
 8000d6a:	7053      	strb	r3, [r2, #1]
 8000d6c:	4b8b      	ldr	r3, [pc, #556]	@ (8000f9c <BNO_RVC_OnByte+0x274>)
 8000d6e:	2202      	movs	r2, #2
 8000d70:	701a      	strb	r2, [r3, #0]
 8000d72:	4b88      	ldr	r3, [pc, #544]	@ (8000f94 <BNO_RVC_OnByte+0x26c>)
 8000d74:	2202      	movs	r2, #2
 8000d76:	701a      	strb	r2, [r3, #0]
      break;
 8000d78:	e107      	b.n	8000f8a <BNO_RVC_OnByte+0x262>
      else st = WAIT_AA1;
 8000d7a:	4b86      	ldr	r3, [pc, #536]	@ (8000f94 <BNO_RVC_OnByte+0x26c>)
 8000d7c:	2200      	movs	r2, #0
 8000d7e:	701a      	strb	r2, [r3, #0]
      break;
 8000d80:	e103      	b.n	8000f8a <BNO_RVC_OnByte+0x262>
      pkt[k++] = b;
 8000d82:	4b86      	ldr	r3, [pc, #536]	@ (8000f9c <BNO_RVC_OnByte+0x274>)
 8000d84:	781b      	ldrb	r3, [r3, #0]
 8000d86:	1c5a      	adds	r2, r3, #1
 8000d88:	b2d1      	uxtb	r1, r2
 8000d8a:	4a84      	ldr	r2, [pc, #528]	@ (8000f9c <BNO_RVC_OnByte+0x274>)
 8000d8c:	7011      	strb	r1, [r2, #0]
 8000d8e:	4619      	mov	r1, r3
 8000d90:	4a81      	ldr	r2, [pc, #516]	@ (8000f98 <BNO_RVC_OnByte+0x270>)
 8000d92:	79fb      	ldrb	r3, [r7, #7]
 8000d94:	5453      	strb	r3, [r2, r1]
      if (k >= sizeof(pkt)) {
 8000d96:	4b81      	ldr	r3, [pc, #516]	@ (8000f9c <BNO_RVC_OnByte+0x274>)
 8000d98:	781b      	ldrb	r3, [r3, #0]
 8000d9a:	2b12      	cmp	r3, #18
 8000d9c:	f240 80f4 	bls.w	8000f88 <BNO_RVC_OnByte+0x260>
        uint8_t sum = 0;
 8000da0:	2300      	movs	r3, #0
 8000da2:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
        for (int i = 2; i <= 17; i++) sum = (uint8_t)(sum + pkt[i]);
 8000da6:	2302      	movs	r3, #2
 8000da8:	64bb      	str	r3, [r7, #72]	@ 0x48
 8000daa:	e00b      	b.n	8000dc4 <BNO_RVC_OnByte+0x9c>
 8000dac:	4a7a      	ldr	r2, [pc, #488]	@ (8000f98 <BNO_RVC_OnByte+0x270>)
 8000dae:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000db0:	4413      	add	r3, r2
 8000db2:	781a      	ldrb	r2, [r3, #0]
 8000db4:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8000db8:	4413      	add	r3, r2
 8000dba:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 8000dbe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000dc0:	3301      	adds	r3, #1
 8000dc2:	64bb      	str	r3, [r7, #72]	@ 0x48
 8000dc4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000dc6:	2b11      	cmp	r3, #17
 8000dc8:	ddf0      	ble.n	8000dac <BNO_RVC_OnByte+0x84>
        if (sum == pkt[18]) {
 8000dca:	4b73      	ldr	r3, [pc, #460]	@ (8000f98 <BNO_RVC_OnByte+0x270>)
 8000dcc:	7c9b      	ldrb	r3, [r3, #18]
 8000dce:	f897 204f 	ldrb.w	r2, [r7, #79]	@ 0x4f
 8000dd2:	429a      	cmp	r2, r3
 8000dd4:	f040 80d2 	bne.w	8000f7c <BNO_RVC_OnByte+0x254>
          bno_rvc_sample_t s = {0};
 8000dd8:	f107 0308 	add.w	r3, r7, #8
 8000ddc:	222c      	movs	r2, #44	@ 0x2c
 8000dde:	2100      	movs	r1, #0
 8000de0:	4618      	mov	r0, r3
 8000de2:	f01e f87b 	bl	801eedc <memset>
          s.index     = pkt[2];
 8000de6:	4b6c      	ldr	r3, [pc, #432]	@ (8000f98 <BNO_RVC_OnByte+0x270>)
 8000de8:	789b      	ldrb	r3, [r3, #2]
 8000dea:	727b      	strb	r3, [r7, #9]
          s.yaw_cdeg  = le_i16(&pkt[3]);
 8000dec:	486c      	ldr	r0, [pc, #432]	@ (8000fa0 <BNO_RVC_OnByte+0x278>)
 8000dee:	f7ff ff2f 	bl	8000c50 <le_i16>
 8000df2:	4603      	mov	r3, r0
 8000df4:	817b      	strh	r3, [r7, #10]
          s.pitch_cdeg= le_i16(&pkt[5]);
 8000df6:	486b      	ldr	r0, [pc, #428]	@ (8000fa4 <BNO_RVC_OnByte+0x27c>)
 8000df8:	f7ff ff2a 	bl	8000c50 <le_i16>
 8000dfc:	4603      	mov	r3, r0
 8000dfe:	81bb      	strh	r3, [r7, #12]
          s.roll_cdeg = le_i16(&pkt[7]);
 8000e00:	4869      	ldr	r0, [pc, #420]	@ (8000fa8 <BNO_RVC_OnByte+0x280>)
 8000e02:	f7ff ff25 	bl	8000c50 <le_i16>
 8000e06:	4603      	mov	r3, r0
 8000e08:	81fb      	strh	r3, [r7, #14]
          s.ax_mg     = le_i16(&pkt[9]);
 8000e0a:	4868      	ldr	r0, [pc, #416]	@ (8000fac <BNO_RVC_OnByte+0x284>)
 8000e0c:	f7ff ff20 	bl	8000c50 <le_i16>
 8000e10:	4603      	mov	r3, r0
 8000e12:	823b      	strh	r3, [r7, #16]
          s.ay_mg     = le_i16(&pkt[11]);
 8000e14:	4866      	ldr	r0, [pc, #408]	@ (8000fb0 <BNO_RVC_OnByte+0x288>)
 8000e16:	f7ff ff1b 	bl	8000c50 <le_i16>
 8000e1a:	4603      	mov	r3, r0
 8000e1c:	827b      	strh	r3, [r7, #18]
          s.az_mg     = le_i16(&pkt[13]);
 8000e1e:	4865      	ldr	r0, [pc, #404]	@ (8000fb4 <BNO_RVC_OnByte+0x28c>)
 8000e20:	f7ff ff16 	bl	8000c50 <le_i16>
 8000e24:	4603      	mov	r3, r0
 8000e26:	82bb      	strh	r3, [r7, #20]
          s.yaw_deg = 0.01f * (float)s.yaw_cdeg;
 8000e28:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8000e2c:	ee07 3a90 	vmov	s15, r3
 8000e30:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000e34:	ed9f 7a60 	vldr	s14, [pc, #384]	@ 8000fb8 <BNO_RVC_OnByte+0x290>
 8000e38:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000e3c:	edc7 7a06 	vstr	s15, [r7, #24]
          s.pitch_deg = 0.01f * (float)s.pitch_cdeg;
 8000e40:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8000e44:	ee07 3a90 	vmov	s15, r3
 8000e48:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000e4c:	ed9f 7a5a 	vldr	s14, [pc, #360]	@ 8000fb8 <BNO_RVC_OnByte+0x290>
 8000e50:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000e54:	edc7 7a07 	vstr	s15, [r7, #28]
          s.roll_deg = 0.01f * (float)s.roll_cdeg;
 8000e58:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000e5c:	ee07 3a90 	vmov	s15, r3
 8000e60:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000e64:	ed9f 7a54 	vldr	s14, [pc, #336]	@ 8000fb8 <BNO_RVC_OnByte+0x290>
 8000e68:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000e6c:	edc7 7a08 	vstr	s15, [r7, #32]
          const float mg_to_mps2 = 9.80665e-3f;
 8000e70:	4b52      	ldr	r3, [pc, #328]	@ (8000fbc <BNO_RVC_OnByte+0x294>)
 8000e72:	643b      	str	r3, [r7, #64]	@ 0x40
          s.ax_mps2 = mg_to_mps2 * (float)s.ax_mg;
 8000e74:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8000e78:	ee07 3a90 	vmov	s15, r3
 8000e7c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000e80:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8000e84:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000e88:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
          s.ay_mps2 = mg_to_mps2 * (float)s.ay_mg;
 8000e8c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8000e90:	ee07 3a90 	vmov	s15, r3
 8000e94:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000e98:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8000e9c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000ea0:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
          s.az_mps2 = mg_to_mps2 * (float)s.az_mg;
 8000ea4:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8000ea8:	ee07 3a90 	vmov	s15, r3
 8000eac:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000eb0:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 8000eb4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000eb8:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
          if (have_prev) {
 8000ebc:	4b40      	ldr	r3, [pc, #256]	@ (8000fc0 <BNO_RVC_OnByte+0x298>)
 8000ebe:	781b      	ldrb	r3, [r3, #0]
 8000ec0:	2b00      	cmp	r3, #0
 8000ec2:	d036      	beq.n	8000f32 <BNO_RVC_OnByte+0x20a>
            uint8_t di = (uint8_t)(s.index - prev_idx);  // wraps naturally
 8000ec4:	7a7a      	ldrb	r2, [r7, #9]
 8000ec6:	4b3f      	ldr	r3, [pc, #252]	@ (8000fc4 <BNO_RVC_OnByte+0x29c>)
 8000ec8:	781b      	ldrb	r3, [r3, #0]
 8000eca:	1ad3      	subs	r3, r2, r3
 8000ecc:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
            if (di == 0) di = 1;                         // avoid /0 if weird
 8000ed0:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000ed4:	2b00      	cmp	r3, #0
 8000ed6:	d102      	bne.n	8000ede <BNO_RVC_OnByte+0x1b6>
 8000ed8:	2301      	movs	r3, #1
 8000eda:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
            float dt = 0.01f * (float)di;                // 100 Hz base period
 8000ede:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8000ee2:	ee07 3a90 	vmov	s15, r3
 8000ee6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000eea:	ed9f 7a33 	vldr	s14, [pc, #204]	@ 8000fb8 <BNO_RVC_OnByte+0x290>
 8000eee:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000ef2:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
            float dyaw_deg = wrap180f(s.yaw_deg - prev_yaw);
 8000ef6:	ed97 7a06 	vldr	s14, [r7, #24]
 8000efa:	4b33      	ldr	r3, [pc, #204]	@ (8000fc8 <BNO_RVC_OnByte+0x2a0>)
 8000efc:	edd3 7a00 	vldr	s15, [r3]
 8000f00:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000f04:	eeb0 0a67 	vmov.f32	s0, s15
 8000f08:	f7ff feb8 	bl	8000c7c <wrap180f>
 8000f0c:	ed87 0a0e 	vstr	s0, [r7, #56]	@ 0x38
            float yawrate_deg_s = dyaw_deg / dt;
 8000f10:	edd7 6a0e 	vldr	s13, [r7, #56]	@ 0x38
 8000f14:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 8000f18:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000f1c:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
            s.yawrate_rad_s = yawrate_deg_s * (float)(M_PI / 180.0);
 8000f20:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 8000f24:	ed9f 7a29 	vldr	s14, [pc, #164]	@ 8000fcc <BNO_RVC_OnByte+0x2a4>
 8000f28:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000f2c:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
 8000f30:	e005      	b.n	8000f3e <BNO_RVC_OnByte+0x216>
            s.yawrate_rad_s = 0.0f;
 8000f32:	f04f 0300 	mov.w	r3, #0
 8000f36:	627b      	str	r3, [r7, #36]	@ 0x24
            have_prev = 1;
 8000f38:	4b21      	ldr	r3, [pc, #132]	@ (8000fc0 <BNO_RVC_OnByte+0x298>)
 8000f3a:	2201      	movs	r2, #1
 8000f3c:	701a      	strb	r2, [r3, #0]
          prev_idx = s.index;
 8000f3e:	7a7a      	ldrb	r2, [r7, #9]
 8000f40:	4b20      	ldr	r3, [pc, #128]	@ (8000fc4 <BNO_RVC_OnByte+0x29c>)
 8000f42:	701a      	strb	r2, [r3, #0]
          prev_yaw = s.yaw_deg;
 8000f44:	69bb      	ldr	r3, [r7, #24]
 8000f46:	4a20      	ldr	r2, [pc, #128]	@ (8000fc8 <BNO_RVC_OnByte+0x2a0>)
 8000f48:	6013      	str	r3, [r2, #0]
          g_seq++;
 8000f4a:	4b21      	ldr	r3, [pc, #132]	@ (8000fd0 <BNO_RVC_OnByte+0x2a8>)
 8000f4c:	681b      	ldr	r3, [r3, #0]
 8000f4e:	3301      	adds	r3, #1
 8000f50:	4a1f      	ldr	r2, [pc, #124]	@ (8000fd0 <BNO_RVC_OnByte+0x2a8>)
 8000f52:	6013      	str	r3, [r2, #0]
          g_latest = s;
 8000f54:	4b1f      	ldr	r3, [pc, #124]	@ (8000fd4 <BNO_RVC_OnByte+0x2ac>)
 8000f56:	461d      	mov	r5, r3
 8000f58:	f107 0408 	add.w	r4, r7, #8
 8000f5c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000f5e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000f60:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000f62:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000f64:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8000f68:	e885 0007 	stmia.w	r5, {r0, r1, r2}
          g_latest.valid = 1;
 8000f6c:	4b19      	ldr	r3, [pc, #100]	@ (8000fd4 <BNO_RVC_OnByte+0x2ac>)
 8000f6e:	2201      	movs	r2, #1
 8000f70:	701a      	strb	r2, [r3, #0]
          g_seq++;
 8000f72:	4b17      	ldr	r3, [pc, #92]	@ (8000fd0 <BNO_RVC_OnByte+0x2a8>)
 8000f74:	681b      	ldr	r3, [r3, #0]
 8000f76:	3301      	adds	r3, #1
 8000f78:	4a15      	ldr	r2, [pc, #84]	@ (8000fd0 <BNO_RVC_OnByte+0x2a8>)
 8000f7a:	6013      	str	r3, [r2, #0]
        st = WAIT_AA1;
 8000f7c:	4b05      	ldr	r3, [pc, #20]	@ (8000f94 <BNO_RVC_OnByte+0x26c>)
 8000f7e:	2200      	movs	r2, #0
 8000f80:	701a      	strb	r2, [r3, #0]
      break;
 8000f82:	e001      	b.n	8000f88 <BNO_RVC_OnByte+0x260>
      break;
 8000f84:	bf00      	nop
 8000f86:	e000      	b.n	8000f8a <BNO_RVC_OnByte+0x262>
      break;
 8000f88:	bf00      	nop
}
 8000f8a:	bf00      	nop
 8000f8c:	3750      	adds	r7, #80	@ 0x50
 8000f8e:	46bd      	mov	sp, r7
 8000f90:	bdb0      	pop	{r4, r5, r7, pc}
 8000f92:	bf00      	nop
 8000f94:	240002b4 	.word	0x240002b4
 8000f98:	240002b8 	.word	0x240002b8
 8000f9c:	240002cb 	.word	0x240002cb
 8000fa0:	240002bb 	.word	0x240002bb
 8000fa4:	240002bd 	.word	0x240002bd
 8000fa8:	240002bf 	.word	0x240002bf
 8000fac:	240002c1 	.word	0x240002c1
 8000fb0:	240002c3 	.word	0x240002c3
 8000fb4:	240002c5 	.word	0x240002c5
 8000fb8:	3c23d70a 	.word	0x3c23d70a
 8000fbc:	3c20ac12 	.word	0x3c20ac12
 8000fc0:	240002cc 	.word	0x240002cc
 8000fc4:	240002cd 	.word	0x240002cd
 8000fc8:	240002d0 	.word	0x240002d0
 8000fcc:	3c8efa35 	.word	0x3c8efa35
 8000fd0:	240002b0 	.word	0x240002b0
 8000fd4:	24000284 	.word	0x24000284

08000fd8 <BNO_RVC_GetLatest>:

bool BNO_RVC_GetLatest(bno_rvc_sample_t *out)
{
 8000fd8:	b4b0      	push	{r4, r5, r7}
 8000fda:	b085      	sub	sp, #20
 8000fdc:	af00      	add	r7, sp, #0
 8000fde:	6078      	str	r0, [r7, #4]
  if (!out) return false;
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	2b00      	cmp	r3, #0
 8000fe4:	d101      	bne.n	8000fea <BNO_RVC_GetLatest+0x12>
 8000fe6:	2300      	movs	r3, #0
 8000fe8:	e021      	b.n	800102e <BNO_RVC_GetLatest+0x56>

  // simple seq-based consistency check (avoid tearing)
  uint32_t s1, s2;
  do {
    s1 = g_seq;
 8000fea:	4b13      	ldr	r3, [pc, #76]	@ (8001038 <BNO_RVC_GetLatest+0x60>)
 8000fec:	681b      	ldr	r3, [r3, #0]
 8000fee:	60fb      	str	r3, [r7, #12]
    *out = g_latest;
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	4a12      	ldr	r2, [pc, #72]	@ (800103c <BNO_RVC_GetLatest+0x64>)
 8000ff4:	461c      	mov	r4, r3
 8000ff6:	4615      	mov	r5, r2
 8000ff8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000ffa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000ffc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000ffe:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001000:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001004:	e884 0007 	stmia.w	r4, {r0, r1, r2}
    s2 = g_seq;
 8001008:	4b0b      	ldr	r3, [pc, #44]	@ (8001038 <BNO_RVC_GetLatest+0x60>)
 800100a:	681b      	ldr	r3, [r3, #0]
 800100c:	60bb      	str	r3, [r7, #8]
  } while ((s1 != s2) || (s1 & 1u));
 800100e:	68fa      	ldr	r2, [r7, #12]
 8001010:	68bb      	ldr	r3, [r7, #8]
 8001012:	429a      	cmp	r2, r3
 8001014:	d1e9      	bne.n	8000fea <BNO_RVC_GetLatest+0x12>
 8001016:	68fb      	ldr	r3, [r7, #12]
 8001018:	f003 0301 	and.w	r3, r3, #1
 800101c:	2b00      	cmp	r3, #0
 800101e:	d1e4      	bne.n	8000fea <BNO_RVC_GetLatest+0x12>

  return (out->valid != 0);
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	781b      	ldrb	r3, [r3, #0]
 8001024:	2b00      	cmp	r3, #0
 8001026:	bf14      	ite	ne
 8001028:	2301      	movne	r3, #1
 800102a:	2300      	moveq	r3, #0
 800102c:	b2db      	uxtb	r3, r3
}
 800102e:	4618      	mov	r0, r3
 8001030:	3714      	adds	r7, #20
 8001032:	46bd      	mov	sp, r7
 8001034:	bcb0      	pop	{r4, r5, r7}
 8001036:	4770      	bx	lr
 8001038:	240002b0 	.word	0x240002b0
 800103c:	24000284 	.word	0x24000284

08001040 <BNO_RVC_UpdateMain>:

// Calculate linear acceleration (gravity compensated) and update main variables
void BNO_RVC_UpdateMain(double *yaw_out, double *yawrate_out, 
                        double *ax_out, double *ay_out, double *az_out)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	b0ac      	sub	sp, #176	@ 0xb0
 8001044:	af00      	add	r7, sp, #0
 8001046:	60f8      	str	r0, [r7, #12]
 8001048:	60b9      	str	r1, [r7, #8]
 800104a:	607a      	str	r2, [r7, #4]
 800104c:	603b      	str	r3, [r7, #0]
  bno_rvc_sample_t imu;
  if (!BNO_RVC_GetLatest(&imu)) return;
 800104e:	f107 0314 	add.w	r3, r7, #20
 8001052:	4618      	mov	r0, r3
 8001054:	f7ff ffc0 	bl	8000fd8 <BNO_RVC_GetLatest>
 8001058:	4603      	mov	r3, r0
 800105a:	f083 0301 	eor.w	r3, r3, #1
 800105e:	b2db      	uxtb	r3, r3
 8001060:	2b00      	cmp	r3, #0
 8001062:	f040 80a5 	bne.w	80011b0 <BNO_RVC_UpdateMain+0x170>
  
  // Convert angles to radians
  const double deg2rad = M_PI / 180.0;
 8001066:	a354      	add	r3, pc, #336	@ (adr r3, 80011b8 <BNO_RVC_UpdateMain+0x178>)
 8001068:	e9d3 2300 	ldrd	r2, r3, [r3]
 800106c:	e9c7 232a 	strd	r2, r3, [r7, #168]	@ 0xa8
  const double pitch_rad = (double)imu.pitch_deg * deg2rad;
 8001070:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8001074:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001078:	ed97 6b2a 	vldr	d6, [r7, #168]	@ 0xa8
 800107c:	ee26 7b07 	vmul.f64	d7, d6, d7
 8001080:	ed87 7b28 	vstr	d7, [r7, #160]	@ 0xa0
  const double roll_rad = (double)imu.roll_deg * deg2rad;
 8001084:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 8001088:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800108c:	ed97 6b2a 	vldr	d6, [r7, #168]	@ 0xa8
 8001090:	ee26 7b07 	vmul.f64	d7, d6, d7
 8001094:	ed87 7b26 	vstr	d7, [r7, #152]	@ 0x98
  
  // Gravity constant (m/s^2)
  const double g = 9.80665;
 8001098:	a349      	add	r3, pc, #292	@ (adr r3, 80011c0 <BNO_RVC_UpdateMain+0x180>)
 800109a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800109e:	e9c7 2324 	strd	r2, r3, [r7, #144]	@ 0x90
  
  // Swap pitch/roll in calculation - sensor reports them opposite to body convention
  const double cp = cos(roll_rad);   // Use roll for pitch calc
 80010a2:	ed97 0b26 	vldr	d0, [r7, #152]	@ 0x98
 80010a6:	f020 fb23 	bl	80216f0 <cos>
 80010aa:	ed87 0b22 	vstr	d0, [r7, #136]	@ 0x88
  const double sp = sin(roll_rad);
 80010ae:	ed97 0b26 	vldr	d0, [r7, #152]	@ 0x98
 80010b2:	f020 fb69 	bl	8021788 <sin>
 80010b6:	ed87 0b20 	vstr	d0, [r7, #128]	@ 0x80
  const double cr = cos(pitch_rad);  // Use pitch for roll calc
 80010ba:	ed97 0b28 	vldr	d0, [r7, #160]	@ 0xa0
 80010be:	f020 fb17 	bl	80216f0 <cos>
 80010c2:	ed87 0b1e 	vstr	d0, [r7, #120]	@ 0x78
  const double sr = sin(pitch_rad);
 80010c6:	ed97 0b28 	vldr	d0, [r7, #160]	@ 0xa0
 80010ca:	f020 fb5d 	bl	8021788 <sin>
 80010ce:	ed87 0b1c 	vstr	d0, [r7, #112]	@ 0x70
  
  // Accelerometer measures -g rotated into body frame
  const double gx = -g * sp;
 80010d2:	ed97 7b24 	vldr	d7, [r7, #144]	@ 0x90
 80010d6:	eeb1 7b47 	vneg.f64	d7, d7
 80010da:	ed97 6b20 	vldr	d6, [r7, #128]	@ 0x80
 80010de:	ee26 7b07 	vmul.f64	d7, d6, d7
 80010e2:	ed87 7b1a 	vstr	d7, [r7, #104]	@ 0x68
  const double gy = g * sr * cp;
 80010e6:	ed97 6b24 	vldr	d6, [r7, #144]	@ 0x90
 80010ea:	ed97 7b1c 	vldr	d7, [r7, #112]	@ 0x70
 80010ee:	ee26 7b07 	vmul.f64	d7, d6, d7
 80010f2:	ed97 6b22 	vldr	d6, [r7, #136]	@ 0x88
 80010f6:	ee26 7b07 	vmul.f64	d7, d6, d7
 80010fa:	ed87 7b18 	vstr	d7, [r7, #96]	@ 0x60
  const double gz = g * cr * cp;
 80010fe:	ed97 6b24 	vldr	d6, [r7, #144]	@ 0x90
 8001102:	ed97 7b1e 	vldr	d7, [r7, #120]	@ 0x78
 8001106:	ee26 7b07 	vmul.f64	d7, d6, d7
 800110a:	ed97 6b22 	vldr	d6, [r7, #136]	@ 0x88
 800110e:	ee26 7b07 	vmul.f64	d7, d6, d7
 8001112:	ed87 7b16 	vstr	d7, [r7, #88]	@ 0x58
  
  // Linear acceleration = measured - gravity component
  const double ax_linear = (double)imu.ax_mps2 - gx;
 8001116:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 800111a:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 800111e:	ed97 7b1a 	vldr	d7, [r7, #104]	@ 0x68
 8001122:	ee36 7b47 	vsub.f64	d7, d6, d7
 8001126:	ed87 7b14 	vstr	d7, [r7, #80]	@ 0x50
  const double ay_linear = (double)imu.ay_mps2 - gy;
 800112a:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 800112e:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8001132:	ed97 7b18 	vldr	d7, [r7, #96]	@ 0x60
 8001136:	ee36 7b47 	vsub.f64	d7, d6, d7
 800113a:	ed87 7b12 	vstr	d7, [r7, #72]	@ 0x48
  const double az_linear = (double)imu.az_mps2 - gz;
 800113e:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8001142:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8001146:	ed97 7b16 	vldr	d7, [r7, #88]	@ 0x58
 800114a:	ee36 7b47 	vsub.f64	d7, d6, d7
 800114e:	ed87 7b10 	vstr	d7, [r7, #64]	@ 0x40
  
  // Write to output variables
  if (yaw_out) *yaw_out = (double)imu.yaw_deg;
 8001152:	68fb      	ldr	r3, [r7, #12]
 8001154:	2b00      	cmp	r3, #0
 8001156:	d006      	beq.n	8001166 <BNO_RVC_UpdateMain+0x126>
 8001158:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800115c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001160:	68fb      	ldr	r3, [r7, #12]
 8001162:	ed83 7b00 	vstr	d7, [r3]
  if (yawrate_out) *yawrate_out = (double)imu.yawrate_rad_s;
 8001166:	68bb      	ldr	r3, [r7, #8]
 8001168:	2b00      	cmp	r3, #0
 800116a:	d006      	beq.n	800117a <BNO_RVC_UpdateMain+0x13a>
 800116c:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 8001170:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001174:	68bb      	ldr	r3, [r7, #8]
 8001176:	ed83 7b00 	vstr	d7, [r3]
  if (ax_out) *ax_out = ax_linear;
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	2b00      	cmp	r3, #0
 800117e:	d004      	beq.n	800118a <BNO_RVC_UpdateMain+0x14a>
 8001180:	6879      	ldr	r1, [r7, #4]
 8001182:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8001186:	e9c1 2300 	strd	r2, r3, [r1]
  if (ay_out) *ay_out = ay_linear;
 800118a:	683b      	ldr	r3, [r7, #0]
 800118c:	2b00      	cmp	r3, #0
 800118e:	d004      	beq.n	800119a <BNO_RVC_UpdateMain+0x15a>
 8001190:	6839      	ldr	r1, [r7, #0]
 8001192:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8001196:	e9c1 2300 	strd	r2, r3, [r1]
  if (az_out) *az_out = az_linear;
 800119a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d007      	beq.n	80011b2 <BNO_RVC_UpdateMain+0x172>
 80011a2:	f8d7 10b8 	ldr.w	r1, [r7, #184]	@ 0xb8
 80011a6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80011aa:	e9c1 2300 	strd	r2, r3, [r1]
 80011ae:	e000      	b.n	80011b2 <BNO_RVC_UpdateMain+0x172>
  if (!BNO_RVC_GetLatest(&imu)) return;
 80011b0:	bf00      	nop
}
 80011b2:	37b0      	adds	r7, #176	@ 0xb0
 80011b4:	46bd      	mov	sp, r7
 80011b6:	bd80      	pop	{r7, pc}
 80011b8:	a2529d39 	.word	0xa2529d39
 80011bc:	3f91df46 	.word	0x3f91df46
 80011c0:	3a92a305 	.word	0x3a92a305
 80011c4:	40239d01 	.word	0x40239d01

080011c8 <sign_with_deadband>:
static const double sixtyon2pi = 9.54929658551;

#define ZERO_GUARD_RPM  1.0

static inline int sign_with_deadband(double x, double deadband)
{
 80011c8:	b480      	push	{r7}
 80011ca:	b085      	sub	sp, #20
 80011cc:	af00      	add	r7, sp, #0
 80011ce:	ed87 0b02 	vstr	d0, [r7, #8]
 80011d2:	ed87 1b00 	vstr	d1, [r7]
    if (x >  deadband) return +1;
 80011d6:	ed97 6b02 	vldr	d6, [r7, #8]
 80011da:	ed97 7b00 	vldr	d7, [r7]
 80011de:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80011e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011e6:	dd01      	ble.n	80011ec <sign_with_deadband+0x24>
 80011e8:	2301      	movs	r3, #1
 80011ea:	e00e      	b.n	800120a <sign_with_deadband+0x42>
    if (x < -deadband) return -1;
 80011ec:	ed97 7b00 	vldr	d7, [r7]
 80011f0:	eeb1 7b47 	vneg.f64	d7, d7
 80011f4:	ed97 6b02 	vldr	d6, [r7, #8]
 80011f8:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80011fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001200:	d502      	bpl.n	8001208 <sign_with_deadband+0x40>
 8001202:	f04f 33ff 	mov.w	r3, #4294967295
 8001206:	e000      	b.n	800120a <sign_with_deadband+0x42>
    return 0; // inside deadband
 8001208:	2300      	movs	r3, #0
}
 800120a:	4618      	mov	r0, r3
 800120c:	3714      	adds	r7, #20
 800120e:	46bd      	mov	sp, r7
 8001210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001214:	4770      	bx	lr
	...

08001218 <PWM>:

void PWM(double rpm[3], double dt)
{
 8001218:	b580      	push	{r7, lr}
 800121a:	b0c2      	sub	sp, #264	@ 0x108
 800121c:	af00      	add	r7, sp, #0
 800121e:	60f8      	str	r0, [r7, #12]
 8001220:	f107 0308 	add.w	r3, r7, #8
 8001224:	ed03 0b02 	vstr	d0, [r3, #-8]
    static const double MOTOR_POL[3] = { +1.0, -1.0, +1.0 }; // motor 2 reversed

    // Store previous *signed* command delta from NEUTRAL (in timer counts)
    static double cmd_prev_delta[N_MOTORS] = {0};

    const double FLIP_THRESH_RPM   = 10.0;                 // must be near-stop to reverse
 8001228:	f04f 0200 	mov.w	r2, #0
 800122c:	4b9e      	ldr	r3, [pc, #632]	@ (80014a8 <PWM+0x290>)
 800122e:	e9c7 2332 	strd	r2, r3, [r7, #200]	@ 0xc8
    const double FLIP_THRESH_CMD   = (double)VICTOR_RANGE * 0.05; // must be near-neutral to reverse
 8001232:	a399      	add	r3, pc, #612	@ (adr r3, 8001498 <PWM+0x280>)
 8001234:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001238:	e9c7 2330 	strd	r2, r3, [r7, #192]	@ 0xc0

    // ---------------------------------
    // 1) Direction selection / safe flip
    // ---------------------------------
    for (int i = 0; i < N_MOTORS; i++)
 800123c:	2300      	movs	r3, #0
 800123e:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8001242:	e07b      	b.n	800133c <PWM+0x124>
    {
        sp_rpm[i] = MOTOR_POL[i] * speed[i] * sixtyon2pi;
 8001244:	4a99      	ldr	r2, [pc, #612]	@ (80014ac <PWM+0x294>)
 8001246:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800124a:	00db      	lsls	r3, r3, #3
 800124c:	4413      	add	r3, r2
 800124e:	ed93 6b00 	vldr	d6, [r3]
 8001252:	4a97      	ldr	r2, [pc, #604]	@ (80014b0 <PWM+0x298>)
 8001254:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8001258:	00db      	lsls	r3, r3, #3
 800125a:	4413      	add	r3, r2
 800125c:	ed93 7b00 	vldr	d7, [r3]
 8001260:	ee26 7b07 	vmul.f64	d7, d6, d7
 8001264:	ed9f 6b8e 	vldr	d6, [pc, #568]	@ 80014a0 <PWM+0x288>
 8001268:	ee27 7b06 	vmul.f64	d7, d7, d6
 800126c:	4a91      	ldr	r2, [pc, #580]	@ (80014b4 <PWM+0x29c>)
 800126e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8001272:	00db      	lsls	r3, r3, #3
 8001274:	4413      	add	r3, r2
 8001276:	ed83 7b00 	vstr	d7, [r3]

        const int req_dir = sign_with_deadband(sp_rpm[i], DB_RPM); // -1/0/+1
 800127a:	4a8e      	ldr	r2, [pc, #568]	@ (80014b4 <PWM+0x29c>)
 800127c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8001280:	00db      	lsls	r3, r3, #3
 8001282:	4413      	add	r3, r2
 8001284:	ed93 7b00 	vldr	d7, [r3]
 8001288:	eeb1 6b04 	vmov.f64	d6, #20	@ 0x40a00000  5.0
 800128c:	eeb0 1b46 	vmov.f64	d1, d6
 8001290:	eeb0 0b47 	vmov.f64	d0, d7
 8001294:	f7ff ff98 	bl	80011c8 <sign_with_deadband>
 8001298:	6278      	str	r0, [r7, #36]	@ 0x24
        int new_dir = dir_state[i];
 800129a:	4a87      	ldr	r2, [pc, #540]	@ (80014b8 <PWM+0x2a0>)
 800129c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80012a0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80012a4:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100

        if (req_dir == 0)
 80012a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d107      	bne.n	80012be <PWM+0xa6>
        {
            new_dir = dir_state[i]; // keep last in deadband
 80012ae:	4a82      	ldr	r2, [pc, #520]	@ (80014b8 <PWM+0x2a0>)
 80012b0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80012b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80012b8:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 80012bc:	e032      	b.n	8001324 <PWM+0x10c>
        }
        else if (req_dir != dir_state[i])
 80012be:	4a7e      	ldr	r2, [pc, #504]	@ (80014b8 <PWM+0x2a0>)
 80012c0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80012c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80012c8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80012ca:	429a      	cmp	r2, r3
 80012cc:	d02a      	beq.n	8001324 <PWM+0x10c>
        {
            const double wheel_rpm_mag = fabs(rpm[i]);
 80012ce:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80012d2:	00db      	lsls	r3, r3, #3
 80012d4:	68fa      	ldr	r2, [r7, #12]
 80012d6:	4413      	add	r3, r2
 80012d8:	ed93 7b00 	vldr	d7, [r3]
 80012dc:	eeb0 7bc7 	vabs.f64	d7, d7
 80012e0:	ed87 7b06 	vstr	d7, [r7, #24]
            const double prev_cmd_mag  = fabs(cmd_prev_delta[i]);
 80012e4:	4a75      	ldr	r2, [pc, #468]	@ (80014bc <PWM+0x2a4>)
 80012e6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80012ea:	00db      	lsls	r3, r3, #3
 80012ec:	4413      	add	r3, r2
 80012ee:	ed93 7b00 	vldr	d7, [r3]
 80012f2:	eeb0 7bc7 	vabs.f64	d7, d7
 80012f6:	ed87 7b04 	vstr	d7, [r7, #16]

            if (wheel_rpm_mag < FLIP_THRESH_RPM && prev_cmd_mag < FLIP_THRESH_CMD)
 80012fa:	ed97 6b06 	vldr	d6, [r7, #24]
 80012fe:	ed97 7b32 	vldr	d7, [r7, #200]	@ 0xc8
 8001302:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8001306:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800130a:	d50b      	bpl.n	8001324 <PWM+0x10c>
 800130c:	ed97 6b04 	vldr	d6, [r7, #16]
 8001310:	ed97 7b30 	vldr	d7, [r7, #192]	@ 0xc0
 8001314:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8001318:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800131c:	d502      	bpl.n	8001324 <PWM+0x10c>
            {
                new_dir = req_dir;
 800131e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001320:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
            }
        }

        dir_state[i] = new_dir;
 8001324:	4964      	ldr	r1, [pc, #400]	@ (80014b8 <PWM+0x2a0>)
 8001326:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800132a:	f8d7 2100 	ldr.w	r2, [r7, #256]	@ 0x100
 800132e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    for (int i = 0; i < N_MOTORS; i++)
 8001332:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8001336:	3301      	adds	r3, #1
 8001338:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 800133c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8001340:	2b02      	cmp	r3, #2
 8001342:	f77f af7f 	ble.w	8001244 <PWM+0x2c>
    }

    // ---------------------------------
    // 2) PI + FF (magnitude), output around NEUTRAL
    // ---------------------------------
    for (int i = 0; i < N_MOTORS; i++)
 8001346:	2300      	movs	r3, #0
 8001348:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800134c:	e31e      	b.n	800198c <PWM+0x774>
    {
        const int chosen_dir = dir_state[i];
 800134e:	4a5a      	ldr	r2, [pc, #360]	@ (80014b8 <PWM+0x2a0>)
 8001350:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8001354:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001358:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc

        // Determine what sign the setpoint wants (if outside deadband)
        const double sp = sp_rpm[i];
 800135c:	4a55      	ldr	r2, [pc, #340]	@ (80014b4 <PWM+0x29c>)
 800135e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8001362:	00db      	lsls	r3, r3, #3
 8001364:	4413      	add	r3, r2
 8001366:	e9d3 2300 	ldrd	r2, r3, [r3]
 800136a:	e9c7 232c 	strd	r2, r3, [r7, #176]	@ 0xb0
        const int want_dir = (fabs(sp) > DB_RPM) ? (sp >= 0.0 ? +1 : -1) : chosen_dir;
 800136e:	ed97 7b2c 	vldr	d7, [r7, #176]	@ 0xb0
 8001372:	eeb0 7bc7 	vabs.f64	d7, d7
 8001376:	eeb1 6b04 	vmov.f64	d6, #20	@ 0x40a00000  5.0
 800137a:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800137e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001382:	dd0b      	ble.n	800139c <PWM+0x184>
 8001384:	ed97 7b2c 	vldr	d7, [r7, #176]	@ 0xb0
 8001388:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800138c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001390:	db01      	blt.n	8001396 <PWM+0x17e>
 8001392:	2301      	movs	r3, #1
 8001394:	e004      	b.n	80013a0 <PWM+0x188>
 8001396:	f04f 33ff 	mov.w	r3, #4294967295
 800139a:	e001      	b.n	80013a0 <PWM+0x188>
 800139c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80013a0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

        // If the setpoint wants opposite sign but we haven't flipped yet -> coast at neutral
        double sp_mag = fabs(sp);
 80013a4:	ed97 7b2c 	vldr	d7, [r7, #176]	@ 0xb0
 80013a8:	eeb0 7bc7 	vabs.f64	d7, d7
 80013ac:	ed87 7b3c 	vstr	d7, [r7, #240]	@ 0xf0
        if (want_dir != chosen_dir)
 80013b0:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80013b4:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80013b8:	429a      	cmp	r2, r3
 80013ba:	d005      	beq.n	80013c8 <PWM+0x1b0>
        {
            sp_mag = 0.0; // safest: command neutral until flip allowed
 80013bc:	f04f 0200 	mov.w	r2, #0
 80013c0:	f04f 0300 	mov.w	r3, #0
 80013c4:	e9c7 233c 	strd	r2, r3, [r7, #240]	@ 0xf0
            // alternatively: sp_mag *= LOSER_SCALE;
        }

        if (sp_mag < ZERO_GUARD_RPM)
 80013c8:	ed97 7b3c 	vldr	d7, [r7, #240]	@ 0xf0
 80013cc:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 80013d0:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80013d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013d8:	d578      	bpl.n	80014cc <PWM+0x2b4>
        {
            integ[i] = 0.0;
 80013da:	4a39      	ldr	r2, [pc, #228]	@ (80014c0 <PWM+0x2a8>)
 80013dc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80013e0:	00db      	lsls	r3, r3, #3
 80013e2:	18d1      	adds	r1, r2, r3
 80013e4:	f04f 0200 	mov.w	r2, #0
 80013e8:	f04f 0300 	mov.w	r3, #0
 80013ec:	e9c1 2300 	strd	r2, r3, [r1]
            cmd_prev_delta[i] = 0.0;
 80013f0:	4a32      	ldr	r2, [pc, #200]	@ (80014bc <PWM+0x2a4>)
 80013f2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80013f6:	00db      	lsls	r3, r3, #3
 80013f8:	18d1      	adds	r1, r2, r3
 80013fa:	f04f 0200 	mov.w	r2, #0
 80013fe:	f04f 0300 	mov.w	r3, #0
 8001402:	e9c1 2300 	strd	r2, r3, [r1]
            __HAL_TIM_SET_COMPARE(&htim2, CH[i], NEUTRAL);
 8001406:	4a2f      	ldr	r2, [pc, #188]	@ (80014c4 <PWM+0x2ac>)
 8001408:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800140c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001410:	2b00      	cmp	r3, #0
 8001412:	d105      	bne.n	8001420 <PWM+0x208>
 8001414:	4b2c      	ldr	r3, [pc, #176]	@ (80014c8 <PWM+0x2b0>)
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	f640 2249 	movw	r2, #2633	@ 0xa49
 800141c:	635a      	str	r2, [r3, #52]	@ 0x34
            continue;
 800141e:	e2b0      	b.n	8001982 <PWM+0x76a>
            __HAL_TIM_SET_COMPARE(&htim2, CH[i], NEUTRAL);
 8001420:	4a28      	ldr	r2, [pc, #160]	@ (80014c4 <PWM+0x2ac>)
 8001422:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8001426:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800142a:	2b04      	cmp	r3, #4
 800142c:	d105      	bne.n	800143a <PWM+0x222>
 800142e:	4b26      	ldr	r3, [pc, #152]	@ (80014c8 <PWM+0x2b0>)
 8001430:	681a      	ldr	r2, [r3, #0]
 8001432:	f640 2349 	movw	r3, #2633	@ 0xa49
 8001436:	6393      	str	r3, [r2, #56]	@ 0x38
            continue;
 8001438:	e2a3      	b.n	8001982 <PWM+0x76a>
            __HAL_TIM_SET_COMPARE(&htim2, CH[i], NEUTRAL);
 800143a:	4a22      	ldr	r2, [pc, #136]	@ (80014c4 <PWM+0x2ac>)
 800143c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8001440:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001444:	2b08      	cmp	r3, #8
 8001446:	d105      	bne.n	8001454 <PWM+0x23c>
 8001448:	4b1f      	ldr	r3, [pc, #124]	@ (80014c8 <PWM+0x2b0>)
 800144a:	681a      	ldr	r2, [r3, #0]
 800144c:	f640 2349 	movw	r3, #2633	@ 0xa49
 8001450:	63d3      	str	r3, [r2, #60]	@ 0x3c
            continue;
 8001452:	e296      	b.n	8001982 <PWM+0x76a>
            __HAL_TIM_SET_COMPARE(&htim2, CH[i], NEUTRAL);
 8001454:	4a1b      	ldr	r2, [pc, #108]	@ (80014c4 <PWM+0x2ac>)
 8001456:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800145a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800145e:	2b0c      	cmp	r3, #12
 8001460:	d105      	bne.n	800146e <PWM+0x256>
 8001462:	4b19      	ldr	r3, [pc, #100]	@ (80014c8 <PWM+0x2b0>)
 8001464:	681a      	ldr	r2, [r3, #0]
 8001466:	f640 2349 	movw	r3, #2633	@ 0xa49
 800146a:	6413      	str	r3, [r2, #64]	@ 0x40
            continue;
 800146c:	e289      	b.n	8001982 <PWM+0x76a>
            __HAL_TIM_SET_COMPARE(&htim2, CH[i], NEUTRAL);
 800146e:	4a15      	ldr	r2, [pc, #84]	@ (80014c4 <PWM+0x2ac>)
 8001470:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8001474:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001478:	2b10      	cmp	r3, #16
 800147a:	d105      	bne.n	8001488 <PWM+0x270>
 800147c:	4b12      	ldr	r3, [pc, #72]	@ (80014c8 <PWM+0x2b0>)
 800147e:	681a      	ldr	r2, [r3, #0]
 8001480:	f640 2349 	movw	r3, #2633	@ 0xa49
 8001484:	6593      	str	r3, [r2, #88]	@ 0x58
            continue;
 8001486:	e27c      	b.n	8001982 <PWM+0x76a>
            __HAL_TIM_SET_COMPARE(&htim2, CH[i], NEUTRAL);
 8001488:	4b0f      	ldr	r3, [pc, #60]	@ (80014c8 <PWM+0x2b0>)
 800148a:	681a      	ldr	r2, [r3, #0]
 800148c:	f640 2349 	movw	r3, #2633	@ 0xa49
 8001490:	65d3      	str	r3, [r2, #92]	@ 0x5c
            continue;
 8001492:	e276      	b.n	8001982 <PWM+0x76a>
 8001494:	f3af 8000 	nop.w
 8001498:	33333334 	.word	0x33333334
 800149c:	4045f333 	.word	0x4045f333
 80014a0:	66ed23cc 	.word	0x66ed23cc
 80014a4:	4023193d 	.word	0x4023193d
 80014a8:	40240000 	.word	0x40240000
 80014ac:	080255f8 	.word	0x080255f8
 80014b0:	24000438 	.word	0x24000438
 80014b4:	240002f0 	.word	0x240002f0
 80014b8:	24000008 	.word	0x24000008
 80014bc:	24000308 	.word	0x24000308
 80014c0:	240002d8 	.word	0x240002d8
 80014c4:	080255e8 	.word	0x080255e8
 80014c8:	24000518 	.word	0x24000518
        }

        const double y_meas = fabs(rpm[i]);   // magnitude feedback
 80014cc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80014d0:	00db      	lsls	r3, r3, #3
 80014d2:	68fa      	ldr	r2, [r7, #12]
 80014d4:	4413      	add	r3, r2
 80014d6:	ed93 7b00 	vldr	d7, [r3]
 80014da:	eeb0 7bc7 	vabs.f64	d7, d7
 80014de:	ed87 7b28 	vstr	d7, [r7, #160]	@ 0xa0

        // PI on magnitude
        const double err  = sp_mag - y_meas;
 80014e2:	ed97 6b3c 	vldr	d6, [r7, #240]	@ 0xf0
 80014e6:	ed97 7b28 	vldr	d7, [r7, #160]	@ 0xa0
 80014ea:	ee36 7b47 	vsub.f64	d7, d6, d7
 80014ee:	ed87 7b26 	vstr	d7, [r7, #152]	@ 0x98
        const double u_ff = (sp_mag / RPM_FS[i]) * (double)VICTOR_RANGE;
 80014f2:	4ac5      	ldr	r2, [pc, #788]	@ (8001808 <PWM+0x5f0>)
 80014f4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80014f8:	00db      	lsls	r3, r3, #3
 80014fa:	4413      	add	r3, r2
 80014fc:	ed93 6b00 	vldr	d6, [r3]
 8001500:	ed97 5b3c 	vldr	d5, [r7, #240]	@ 0xf0
 8001504:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8001508:	ed9f 6bb7 	vldr	d6, [pc, #732]	@ 80017e8 <PWM+0x5d0>
 800150c:	ee27 7b06 	vmul.f64	d7, d7, d6
 8001510:	ed87 7b24 	vstr	d7, [r7, #144]	@ 0x90
        const double u_fb = Kp * err + Ki * integ[i];
 8001514:	eeb0 6b08 	vmov.f64	d6, #8	@ 0x40400000  3.0
 8001518:	ed97 7b26 	vldr	d7, [r7, #152]	@ 0x98
 800151c:	ee26 6b07 	vmul.f64	d6, d6, d7
 8001520:	4aba      	ldr	r2, [pc, #744]	@ (800180c <PWM+0x5f4>)
 8001522:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8001526:	00db      	lsls	r3, r3, #3
 8001528:	4413      	add	r3, r2
 800152a:	ed93 7b00 	vldr	d7, [r3]
 800152e:	eeb2 5b04 	vmov.f64	d5, #36	@ 0x41200000  10.0
 8001532:	ee27 7b05 	vmul.f64	d7, d7, d5
 8001536:	ee36 7b07 	vadd.f64	d7, d6, d7
 800153a:	ed87 7b22 	vstr	d7, [r7, #136]	@ 0x88

        double mag_cmd = u_ff + u_fb; // magnitude in "counts" (0..VICTOR_RANGE)
 800153e:	ed97 6b24 	vldr	d6, [r7, #144]	@ 0x90
 8001542:	ed97 7b22 	vldr	d7, [r7, #136]	@ 0x88
 8001546:	ee36 7b07 	vadd.f64	d7, d6, d7
 800154a:	ed87 7b3a 	vstr	d7, [r7, #232]	@ 0xe8

        // clamp magnitude
        if (mag_cmd < 0.0) mag_cmd = 0.0;
 800154e:	ed97 7b3a 	vldr	d7, [r7, #232]	@ 0xe8
 8001552:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8001556:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800155a:	d505      	bpl.n	8001568 <PWM+0x350>
 800155c:	f04f 0200 	mov.w	r2, #0
 8001560:	f04f 0300 	mov.w	r3, #0
 8001564:	e9c7 233a 	strd	r2, r3, [r7, #232]	@ 0xe8
        if (mag_cmd > (double)VICTOR_RANGE) mag_cmd = (double)VICTOR_RANGE;
 8001568:	ed97 7b3a 	vldr	d7, [r7, #232]	@ 0xe8
 800156c:	ed9f 6b9e 	vldr	d6, [pc, #632]	@ 80017e8 <PWM+0x5d0>
 8001570:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8001574:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001578:	dd04      	ble.n	8001584 <PWM+0x36c>
 800157a:	f04f 0200 	mov.w	r2, #0
 800157e:	4ba4      	ldr	r3, [pc, #656]	@ (8001810 <PWM+0x5f8>)
 8001580:	e9c7 233a 	strd	r2, r3, [r7, #232]	@ 0xe8

        // anti-windup: only integrate if not driving deeper into saturation
        const bool sat_lo = (mag_cmd <= 0.0);
 8001584:	ed97 7b3a 	vldr	d7, [r7, #232]	@ 0xe8
 8001588:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800158c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001590:	bf94      	ite	ls
 8001592:	2301      	movls	r3, #1
 8001594:	2300      	movhi	r3, #0
 8001596:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
        const bool sat_hi = (mag_cmd >= (double)VICTOR_RANGE);
 800159a:	ed97 7b3a 	vldr	d7, [r7, #232]	@ 0xe8
 800159e:	ed9f 6b92 	vldr	d6, [pc, #584]	@ 80017e8 <PWM+0x5d0>
 80015a2:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80015a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015aa:	bfac      	ite	ge
 80015ac:	2301      	movge	r3, #1
 80015ae:	2300      	movlt	r3, #0
 80015b0:	f887 3086 	strb.w	r3, [r7, #134]	@ 0x86
        const bool drives_deeper = (sat_lo && err < 0.0) || (sat_hi && err > 0.0);
 80015b4:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d006      	beq.n	80015ca <PWM+0x3b2>
 80015bc:	ed97 7b26 	vldr	d7, [r7, #152]	@ 0x98
 80015c0:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 80015c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015c8:	d40a      	bmi.n	80015e0 <PWM+0x3c8>
 80015ca:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d008      	beq.n	80015e4 <PWM+0x3cc>
 80015d2:	ed97 7b26 	vldr	d7, [r7, #152]	@ 0x98
 80015d6:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 80015da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015de:	dd01      	ble.n	80015e4 <PWM+0x3cc>
 80015e0:	2301      	movs	r3, #1
 80015e2:	e000      	b.n	80015e6 <PWM+0x3ce>
 80015e4:	2300      	movs	r3, #0
 80015e6:	f887 3085 	strb.w	r3, [r7, #133]	@ 0x85
 80015ea:	f897 3085 	ldrb.w	r3, [r7, #133]	@ 0x85
 80015ee:	f003 0301 	and.w	r3, r3, #1
 80015f2:	f887 3085 	strb.w	r3, [r7, #133]	@ 0x85

        if (!drives_deeper)
 80015f6:	f897 3085 	ldrb.w	r3, [r7, #133]	@ 0x85
 80015fa:	f083 0301 	eor.w	r3, r3, #1
 80015fe:	b2db      	uxtb	r3, r3
 8001600:	2b00      	cmp	r3, #0
 8001602:	d017      	beq.n	8001634 <PWM+0x41c>
        {
            integ[i] += err * dt;
 8001604:	4a81      	ldr	r2, [pc, #516]	@ (800180c <PWM+0x5f4>)
 8001606:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800160a:	00db      	lsls	r3, r3, #3
 800160c:	4413      	add	r3, r2
 800160e:	ed93 6b00 	vldr	d6, [r3]
 8001612:	f107 0308 	add.w	r3, r7, #8
 8001616:	ed97 5b26 	vldr	d5, [r7, #152]	@ 0x98
 800161a:	ed13 7b02 	vldr	d7, [r3, #-8]
 800161e:	ee25 7b07 	vmul.f64	d7, d5, d7
 8001622:	ee36 7b07 	vadd.f64	d7, d6, d7
 8001626:	4a79      	ldr	r2, [pc, #484]	@ (800180c <PWM+0x5f4>)
 8001628:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800162c:	00db      	lsls	r3, r3, #3
 800162e:	4413      	add	r3, r2
 8001630:	ed83 7b00 	vstr	d7, [r3]
        }

        // cap integrator
        const double INTEG_CAP = (0.20 * (double)VICTOR_RANGE) / fmax(1e-6, Ki);
 8001634:	eeb2 7b04 	vmov.f64	d7, #36	@ 0x41200000  10.0
 8001638:	ed9f 1b6d 	vldr	d1, [pc, #436]	@ 80017f0 <PWM+0x5d8>
 800163c:	eeb0 0b47 	vmov.f64	d0, d7
 8001640:	f020 f8ee 	bl	8021820 <fmax>
 8001644:	eeb0 6b40 	vmov.f64	d6, d0
 8001648:	ed9f 5b6b 	vldr	d5, [pc, #428]	@ 80017f8 <PWM+0x5e0>
 800164c:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8001650:	ed87 7b1e 	vstr	d7, [r7, #120]	@ 0x78
        if (integ[i] >  INTEG_CAP) integ[i] =  INTEG_CAP;
 8001654:	4a6d      	ldr	r2, [pc, #436]	@ (800180c <PWM+0x5f4>)
 8001656:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800165a:	00db      	lsls	r3, r3, #3
 800165c:	4413      	add	r3, r2
 800165e:	ed93 7b00 	vldr	d7, [r3]
 8001662:	ed97 6b1e 	vldr	d6, [r7, #120]	@ 0x78
 8001666:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800166a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800166e:	d508      	bpl.n	8001682 <PWM+0x46a>
 8001670:	4a66      	ldr	r2, [pc, #408]	@ (800180c <PWM+0x5f4>)
 8001672:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8001676:	00db      	lsls	r3, r3, #3
 8001678:	18d1      	adds	r1, r2, r3
 800167a:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	@ 0x78
 800167e:	e9c1 2300 	strd	r2, r3, [r1]
        if (integ[i] < -INTEG_CAP) integ[i] = -INTEG_CAP;
 8001682:	4a62      	ldr	r2, [pc, #392]	@ (800180c <PWM+0x5f4>)
 8001684:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8001688:	00db      	lsls	r3, r3, #3
 800168a:	4413      	add	r3, r2
 800168c:	ed93 6b00 	vldr	d6, [r3]
 8001690:	ed97 7b1e 	vldr	d7, [r7, #120]	@ 0x78
 8001694:	eeb1 7b47 	vneg.f64	d7, d7
 8001698:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800169c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016a0:	d50a      	bpl.n	80016b8 <PWM+0x4a0>
 80016a2:	ed97 7b1e 	vldr	d7, [r7, #120]	@ 0x78
 80016a6:	eeb1 7b47 	vneg.f64	d7, d7
 80016aa:	4a58      	ldr	r2, [pc, #352]	@ (800180c <PWM+0x5f4>)
 80016ac:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80016b0:	00db      	lsls	r3, r3, #3
 80016b2:	4413      	add	r3, r2
 80016b4:	ed83 7b00 	vstr	d7, [r3]

        // Build signed delta around NEUTRAL
		double target_delta = (double)chosen_dir * mag_cmd;
 80016b8:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80016bc:	ee07 3a90 	vmov	s15, r3
 80016c0:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80016c4:	ed97 6b3a 	vldr	d6, [r7, #232]	@ 0xe8
 80016c8:	ee26 7b07 	vmul.f64	d7, d6, d7
 80016cc:	ed87 7b38 	vstr	d7, [r7, #224]	@ 0xe0

		// --- Slew limiting (DOWN + UP), magnitude-based ---
		// "counts per control tick" (same style as your old code)
		const double SLEW_DOWN = (double)VICTOR_RANGE * 0.15;  // toward neutral
 80016d0:	a34b      	add	r3, pc, #300	@ (adr r3, 8001800 <PWM+0x5e8>)
 80016d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016d6:	e9c7 231c 	strd	r2, r3, [r7, #112]	@ 0x70
		const double SLEW_UP   = (double)VICTOR_RANGE * 0.15;  // away from neutral (tune)
 80016da:	a349      	add	r3, pc, #292	@ (adr r3, 8001800 <PWM+0x5e8>)
 80016dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016e0:	e9c7 231a 	strd	r2, r3, [r7, #104]	@ 0x68

		const double prev_delta = cmd_prev_delta[i];
 80016e4:	4a4b      	ldr	r2, [pc, #300]	@ (8001814 <PWM+0x5fc>)
 80016e6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80016ea:	00db      	lsls	r3, r3, #3
 80016ec:	4413      	add	r3, r2
 80016ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016f2:	e9c7 2318 	strd	r2, r3, [r7, #96]	@ 0x60
		const double prev_mag   = fabs(prev_delta);
 80016f6:	ed97 7b18 	vldr	d7, [r7, #96]	@ 0x60
 80016fa:	eeb0 7bc7 	vabs.f64	d7, d7
 80016fe:	ed87 7b16 	vstr	d7, [r7, #88]	@ 0x58
		const double targ_mag   = fabs(target_delta);
 8001702:	ed97 7b38 	vldr	d7, [r7, #224]	@ 0xe0
 8001706:	eeb0 7bc7 	vabs.f64	d7, d7
 800170a:	ed87 7b14 	vstr	d7, [r7, #80]	@ 0x50

		// If target wants opposite sign while we still have nonzero output,
		// force a decay-to-zero first (no sign flipping via slew).
		const bool sign_mismatch = (prev_mag > 0.0) && (prev_delta * target_delta < 0.0);
 800170e:	ed97 7b16 	vldr	d7, [r7, #88]	@ 0x58
 8001712:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8001716:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800171a:	dd0c      	ble.n	8001736 <PWM+0x51e>
 800171c:	ed97 6b18 	vldr	d6, [r7, #96]	@ 0x60
 8001720:	ed97 7b38 	vldr	d7, [r7, #224]	@ 0xe0
 8001724:	ee26 7b07 	vmul.f64	d7, d6, d7
 8001728:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800172c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001730:	d501      	bpl.n	8001736 <PWM+0x51e>
 8001732:	2301      	movs	r3, #1
 8001734:	e000      	b.n	8001738 <PWM+0x520>
 8001736:	2300      	movs	r3, #0
 8001738:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
 800173c:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8001740:	f003 0301 	and.w	r3, r3, #1
 8001744:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

		if (sign_mismatch)
 8001748:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800174c:	2b00      	cmp	r3, #0
 800174e:	d01d      	beq.n	800178c <PWM+0x574>
		{
		   // Decay magnitude toward 0, keep previous sign
		   double new_mag = prev_mag - SLEW_DOWN;
 8001750:	ed97 6b16 	vldr	d6, [r7, #88]	@ 0x58
 8001754:	ed97 7b1c 	vldr	d7, [r7, #112]	@ 0x70
 8001758:	ee36 7b47 	vsub.f64	d7, d6, d7
 800175c:	ed87 7b36 	vstr	d7, [r7, #216]	@ 0xd8
		   if (new_mag < 0.0) new_mag = 0.0;
 8001760:	ed97 7b36 	vldr	d7, [r7, #216]	@ 0xd8
 8001764:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8001768:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800176c:	d505      	bpl.n	800177a <PWM+0x562>
 800176e:	f04f 0200 	mov.w	r2, #0
 8001772:	f04f 0300 	mov.w	r3, #0
 8001776:	e9c7 2336 	strd	r2, r3, [r7, #216]	@ 0xd8
		   target_delta = copysign(new_mag, prev_delta);
 800177a:	ed97 1b18 	vldr	d1, [r7, #96]	@ 0x60
 800177e:	ed97 0b36 	vldr	d0, [r7, #216]	@ 0xd8
 8001782:	f01d fcc3 	bl	801f10c <copysign>
 8001786:	ed87 0b38 	vstr	d0, [r7, #224]	@ 0xe0
 800178a:	e06f      	b.n	800186c <PWM+0x654>
		}
		else if (targ_mag < prev_mag)
 800178c:	ed97 6b14 	vldr	d6, [r7, #80]	@ 0x50
 8001790:	ed97 7b16 	vldr	d7, [r7, #88]	@ 0x58
 8001794:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8001798:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800179c:	d53c      	bpl.n	8001818 <PWM+0x600>
		{
		   // Slew down (limit how fast magnitude can decrease)
		   const double dm = prev_mag - targ_mag;
 800179e:	ed97 6b16 	vldr	d6, [r7, #88]	@ 0x58
 80017a2:	ed97 7b14 	vldr	d7, [r7, #80]	@ 0x50
 80017a6:	ee36 7b47 	vsub.f64	d7, d6, d7
 80017aa:	ed87 7b0c 	vstr	d7, [r7, #48]	@ 0x30
		   if (dm > SLEW_DOWN)
 80017ae:	ed97 6b0c 	vldr	d6, [r7, #48]	@ 0x30
 80017b2:	ed97 7b1c 	vldr	d7, [r7, #112]	@ 0x70
 80017b6:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80017ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017be:	dd55      	ble.n	800186c <PWM+0x654>
		   {
			   const double new_mag = prev_mag - SLEW_DOWN;
 80017c0:	ed97 6b16 	vldr	d6, [r7, #88]	@ 0x58
 80017c4:	ed97 7b1c 	vldr	d7, [r7, #112]	@ 0x70
 80017c8:	ee36 7b47 	vsub.f64	d7, d6, d7
 80017cc:	ed87 7b0a 	vstr	d7, [r7, #40]	@ 0x28
			   target_delta = copysign(new_mag, prev_delta); // keep sign while decaying
 80017d0:	ed97 1b18 	vldr	d1, [r7, #96]	@ 0x60
 80017d4:	ed97 0b0a 	vldr	d0, [r7, #40]	@ 0x28
 80017d8:	f01d fc98 	bl	801f10c <copysign>
 80017dc:	ed87 0b38 	vstr	d0, [r7, #224]	@ 0xe0
 80017e0:	e044      	b.n	800186c <PWM+0x654>
 80017e2:	bf00      	nop
 80017e4:	f3af 8000 	nop.w
 80017e8:	00000000 	.word	0x00000000
 80017ec:	408b7000 	.word	0x408b7000
 80017f0:	a0b5ed8d 	.word	0xa0b5ed8d
 80017f4:	3eb0c6f7 	.word	0x3eb0c6f7
 80017f8:	33333334 	.word	0x33333334
 80017fc:	4065f333 	.word	0x4065f333
 8001800:	66666666 	.word	0x66666666
 8001804:	40607666 	.word	0x40607666
 8001808:	080255d0 	.word	0x080255d0
 800180c:	240002d8 	.word	0x240002d8
 8001810:	408b7000 	.word	0x408b7000
 8001814:	24000308 	.word	0x24000308
		   }
		}
		else if (targ_mag > prev_mag)
 8001818:	ed97 6b14 	vldr	d6, [r7, #80]	@ 0x50
 800181c:	ed97 7b16 	vldr	d7, [r7, #88]	@ 0x58
 8001820:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8001824:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001828:	dd20      	ble.n	800186c <PWM+0x654>
		{
		   // Slew up (limit how fast magnitude can increase)
		   const double dm = targ_mag - prev_mag;
 800182a:	ed97 6b14 	vldr	d6, [r7, #80]	@ 0x50
 800182e:	ed97 7b16 	vldr	d7, [r7, #88]	@ 0x58
 8001832:	ee36 7b47 	vsub.f64	d7, d6, d7
 8001836:	ed87 7b10 	vstr	d7, [r7, #64]	@ 0x40
		   if (dm > SLEW_UP)
 800183a:	ed97 6b10 	vldr	d6, [r7, #64]	@ 0x40
 800183e:	ed97 7b1a 	vldr	d7, [r7, #104]	@ 0x68
 8001842:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8001846:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800184a:	dd0f      	ble.n	800186c <PWM+0x654>
		   {
			   const double new_mag = prev_mag + SLEW_UP;
 800184c:	ed97 6b16 	vldr	d6, [r7, #88]	@ 0x58
 8001850:	ed97 7b1a 	vldr	d7, [r7, #104]	@ 0x68
 8001854:	ee36 7b07 	vadd.f64	d7, d6, d7
 8001858:	ed87 7b0e 	vstr	d7, [r7, #56]	@ 0x38
			   target_delta = copysign(new_mag, target_delta); // use target sign
 800185c:	ed97 1b38 	vldr	d1, [r7, #224]	@ 0xe0
 8001860:	ed97 0b0e 	vldr	d0, [r7, #56]	@ 0x38
 8001864:	f01d fc52 	bl	801f10c <copysign>
 8001868:	ed87 0b38 	vstr	d0, [r7, #224]	@ 0xe0
		   }
		}

		// Save for flip gating next loop
		cmd_prev_delta[i] = target_delta;
 800186c:	4a54      	ldr	r2, [pc, #336]	@ (80019c0 <PWM+0x7a8>)
 800186e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8001872:	00db      	lsls	r3, r3, #3
 8001874:	18d1      	adds	r1, r2, r3
 8001876:	e9d7 2338 	ldrd	r2, r3, [r7, #224]	@ 0xe0
 800187a:	e9c1 2300 	strd	r2, r3, [r1]

        // Convert to absolute compare value and clamp
        double cmd = (double)NEUTRAL + target_delta;
 800187e:	ed97 7b38 	vldr	d7, [r7, #224]	@ 0xe0
 8001882:	ed9f 6b49 	vldr	d6, [pc, #292]	@ 80019a8 <PWM+0x790>
 8001886:	ee37 7b06 	vadd.f64	d7, d7, d6
 800188a:	ed87 7b34 	vstr	d7, [r7, #208]	@ 0xd0
        if (cmd > (double)MAXf) cmd = (double)MAXf;
 800188e:	ed97 7b34 	vldr	d7, [r7, #208]	@ 0xd0
 8001892:	ed9f 6b47 	vldr	d6, [pc, #284]	@ 80019b0 <PWM+0x798>
 8001896:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800189a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800189e:	dd04      	ble.n	80018aa <PWM+0x692>
 80018a0:	a343      	add	r3, pc, #268	@ (adr r3, 80019b0 <PWM+0x798>)
 80018a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018a6:	e9c7 2334 	strd	r2, r3, [r7, #208]	@ 0xd0
        if (cmd < (double)MAXb) cmd = (double)MAXb;
 80018aa:	ed97 7b34 	vldr	d7, [r7, #208]	@ 0xd0
 80018ae:	ed9f 6b42 	vldr	d6, [pc, #264]	@ 80019b8 <PWM+0x7a0>
 80018b2:	eeb4 7bc6 	vcmpe.f64	d7, d6
 80018b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018ba:	d504      	bpl.n	80018c6 <PWM+0x6ae>
 80018bc:	a33e      	add	r3, pc, #248	@ (adr r3, 80019b8 <PWM+0x7a0>)
 80018be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018c2:	e9c7 2334 	strd	r2, r3, [r7, #208]	@ 0xd0

        __HAL_TIM_SET_COMPARE(&htim2, CH[i], (uint32_t)cmd);
 80018c6:	4a3f      	ldr	r2, [pc, #252]	@ (80019c4 <PWM+0x7ac>)
 80018c8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80018cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d109      	bne.n	80018e8 <PWM+0x6d0>
 80018d4:	4b3c      	ldr	r3, [pc, #240]	@ (80019c8 <PWM+0x7b0>)
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	ed97 7b34 	vldr	d7, [r7, #208]	@ 0xd0
 80018dc:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 80018e0:	ee17 2a90 	vmov	r2, s15
 80018e4:	635a      	str	r2, [r3, #52]	@ 0x34
 80018e6:	e04c      	b.n	8001982 <PWM+0x76a>
 80018e8:	4a36      	ldr	r2, [pc, #216]	@ (80019c4 <PWM+0x7ac>)
 80018ea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80018ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80018f2:	2b04      	cmp	r3, #4
 80018f4:	d109      	bne.n	800190a <PWM+0x6f2>
 80018f6:	4b34      	ldr	r3, [pc, #208]	@ (80019c8 <PWM+0x7b0>)
 80018f8:	681a      	ldr	r2, [r3, #0]
 80018fa:	ed97 7b34 	vldr	d7, [r7, #208]	@ 0xd0
 80018fe:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8001902:	ee17 3a90 	vmov	r3, s15
 8001906:	6393      	str	r3, [r2, #56]	@ 0x38
 8001908:	e03b      	b.n	8001982 <PWM+0x76a>
 800190a:	4a2e      	ldr	r2, [pc, #184]	@ (80019c4 <PWM+0x7ac>)
 800190c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8001910:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001914:	2b08      	cmp	r3, #8
 8001916:	d109      	bne.n	800192c <PWM+0x714>
 8001918:	4b2b      	ldr	r3, [pc, #172]	@ (80019c8 <PWM+0x7b0>)
 800191a:	681a      	ldr	r2, [r3, #0]
 800191c:	ed97 7b34 	vldr	d7, [r7, #208]	@ 0xd0
 8001920:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8001924:	ee17 3a90 	vmov	r3, s15
 8001928:	63d3      	str	r3, [r2, #60]	@ 0x3c
 800192a:	e02a      	b.n	8001982 <PWM+0x76a>
 800192c:	4a25      	ldr	r2, [pc, #148]	@ (80019c4 <PWM+0x7ac>)
 800192e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8001932:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001936:	2b0c      	cmp	r3, #12
 8001938:	d109      	bne.n	800194e <PWM+0x736>
 800193a:	4b23      	ldr	r3, [pc, #140]	@ (80019c8 <PWM+0x7b0>)
 800193c:	681a      	ldr	r2, [r3, #0]
 800193e:	ed97 7b34 	vldr	d7, [r7, #208]	@ 0xd0
 8001942:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8001946:	ee17 3a90 	vmov	r3, s15
 800194a:	6413      	str	r3, [r2, #64]	@ 0x40
 800194c:	e019      	b.n	8001982 <PWM+0x76a>
 800194e:	4a1d      	ldr	r2, [pc, #116]	@ (80019c4 <PWM+0x7ac>)
 8001950:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8001954:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001958:	2b10      	cmp	r3, #16
 800195a:	d109      	bne.n	8001970 <PWM+0x758>
 800195c:	4b1a      	ldr	r3, [pc, #104]	@ (80019c8 <PWM+0x7b0>)
 800195e:	681a      	ldr	r2, [r3, #0]
 8001960:	ed97 7b34 	vldr	d7, [r7, #208]	@ 0xd0
 8001964:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 8001968:	ee17 3a90 	vmov	r3, s15
 800196c:	6593      	str	r3, [r2, #88]	@ 0x58
 800196e:	e008      	b.n	8001982 <PWM+0x76a>
 8001970:	4b15      	ldr	r3, [pc, #84]	@ (80019c8 <PWM+0x7b0>)
 8001972:	681a      	ldr	r2, [r3, #0]
 8001974:	ed97 7b34 	vldr	d7, [r7, #208]	@ 0xd0
 8001978:	eefc 7bc7 	vcvt.u32.f64	s15, d7
 800197c:	ee17 3a90 	vmov	r3, s15
 8001980:	65d3      	str	r3, [r2, #92]	@ 0x5c
    for (int i = 0; i < N_MOTORS; i++)
 8001982:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8001986:	3301      	adds	r3, #1
 8001988:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800198c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8001990:	2b02      	cmp	r3, #2
 8001992:	f77f acdc 	ble.w	800134e <PWM+0x136>
    }
}
 8001996:	bf00      	nop
 8001998:	bf00      	nop
 800199a:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 800199e:	46bd      	mov	sp, r7
 80019a0:	bd80      	pop	{r7, pc}
 80019a2:	bf00      	nop
 80019a4:	f3af 8000 	nop.w
 80019a8:	00000000 	.word	0x00000000
 80019ac:	40a49200 	.word	0x40a49200
 80019b0:	00000000 	.word	0x00000000
 80019b4:	40ab6e00 	.word	0x40ab6e00
 80019b8:	00000000 	.word	0x00000000
 80019bc:	409b6c00 	.word	0x409b6c00
 80019c0:	24000308 	.word	0x24000308
 80019c4:	080255e8 	.word	0x080255e8
 80019c8:	24000518 	.word	0x24000518

080019cc <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 80019cc:	b480      	push	{r7}
 80019ce:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80019d0:	f3bf 8f4f 	dsb	sy
}
 80019d4:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 80019d6:	4b06      	ldr	r3, [pc, #24]	@ (80019f0 <__NVIC_SystemReset+0x24>)
 80019d8:	68db      	ldr	r3, [r3, #12]
 80019da:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 80019de:	4904      	ldr	r1, [pc, #16]	@ (80019f0 <__NVIC_SystemReset+0x24>)
 80019e0:	4b04      	ldr	r3, [pc, #16]	@ (80019f4 <__NVIC_SystemReset+0x28>)
 80019e2:	4313      	orrs	r3, r2
 80019e4:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 80019e6:	f3bf 8f4f 	dsb	sy
}
 80019ea:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 80019ec:	bf00      	nop
 80019ee:	e7fd      	b.n	80019ec <__NVIC_SystemReset+0x20>
 80019f0:	e000ed00 	.word	0xe000ed00
 80019f4:	05fa0004 	.word	0x05fa0004

080019f8 <rb_next>:
static const size_t s_cmdTableCount = sizeof(s_cmdTable) / sizeof(s_cmdTable[0]);

/* ------------------------- Ring buffer helpers ------------------------ */

static inline uint16_t rb_next(uint16_t idx)
{
 80019f8:	b480      	push	{r7}
 80019fa:	b083      	sub	sp, #12
 80019fc:	af00      	add	r7, sp, #0
 80019fe:	4603      	mov	r3, r0
 8001a00:	80fb      	strh	r3, [r7, #6]
    return (uint16_t)((idx + 1u) & (CMD_RX_RING_SIZE - 1u));
 8001a02:	88fb      	ldrh	r3, [r7, #6]
 8001a04:	3301      	adds	r3, #1
 8001a06:	b29b      	uxth	r3, r3
 8001a08:	b2db      	uxtb	r3, r3
 8001a0a:	b29b      	uxth	r3, r3
}
 8001a0c:	4618      	mov	r0, r3
 8001a0e:	370c      	adds	r7, #12
 8001a10:	46bd      	mov	sp, r7
 8001a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a16:	4770      	bx	lr

08001a18 <rb_is_empty>:
{
    return (rb_next(s_rbHead) == s_rbTail);
}

static inline bool rb_is_empty(void)
{
 8001a18:	b480      	push	{r7}
 8001a1a:	af00      	add	r7, sp, #0
    return (s_rbHead == s_rbTail);
 8001a1c:	4b07      	ldr	r3, [pc, #28]	@ (8001a3c <rb_is_empty+0x24>)
 8001a1e:	881b      	ldrh	r3, [r3, #0]
 8001a20:	b29a      	uxth	r2, r3
 8001a22:	4b07      	ldr	r3, [pc, #28]	@ (8001a40 <rb_is_empty+0x28>)
 8001a24:	881b      	ldrh	r3, [r3, #0]
 8001a26:	b29b      	uxth	r3, r3
 8001a28:	429a      	cmp	r2, r3
 8001a2a:	bf0c      	ite	eq
 8001a2c:	2301      	moveq	r3, #1
 8001a2e:	2300      	movne	r3, #0
 8001a30:	b2db      	uxtb	r3, r3
}
 8001a32:	4618      	mov	r0, r3
 8001a34:	46bd      	mov	sp, r7
 8001a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a3a:	4770      	bx	lr
 8001a3c:	2400042c 	.word	0x2400042c
 8001a40:	2400042e 	.word	0x2400042e

08001a44 <rb_push>:

static bool rb_push(uint8_t b)
{
 8001a44:	b580      	push	{r7, lr}
 8001a46:	b084      	sub	sp, #16
 8001a48:	af00      	add	r7, sp, #0
 8001a4a:	4603      	mov	r3, r0
 8001a4c:	71fb      	strb	r3, [r7, #7]
    uint16_t next = rb_next(s_rbHead);
 8001a4e:	4b0f      	ldr	r3, [pc, #60]	@ (8001a8c <rb_push+0x48>)
 8001a50:	881b      	ldrh	r3, [r3, #0]
 8001a52:	b29b      	uxth	r3, r3
 8001a54:	4618      	mov	r0, r3
 8001a56:	f7ff ffcf 	bl	80019f8 <rb_next>
 8001a5a:	4603      	mov	r3, r0
 8001a5c:	81fb      	strh	r3, [r7, #14]
    if (next == s_rbTail)
 8001a5e:	4b0c      	ldr	r3, [pc, #48]	@ (8001a90 <rb_push+0x4c>)
 8001a60:	881b      	ldrh	r3, [r3, #0]
 8001a62:	b29b      	uxth	r3, r3
 8001a64:	89fa      	ldrh	r2, [r7, #14]
 8001a66:	429a      	cmp	r2, r3
 8001a68:	d101      	bne.n	8001a6e <rb_push+0x2a>
    {
        // full
        return false;
 8001a6a:	2300      	movs	r3, #0
 8001a6c:	e00a      	b.n	8001a84 <rb_push+0x40>
    }
    s_rb[s_rbHead] = b;
 8001a6e:	4b07      	ldr	r3, [pc, #28]	@ (8001a8c <rb_push+0x48>)
 8001a70:	881b      	ldrh	r3, [r3, #0]
 8001a72:	b29b      	uxth	r3, r3
 8001a74:	4619      	mov	r1, r3
 8001a76:	4a07      	ldr	r2, [pc, #28]	@ (8001a94 <rb_push+0x50>)
 8001a78:	79fb      	ldrb	r3, [r7, #7]
 8001a7a:	5453      	strb	r3, [r2, r1]
    s_rbHead = next;
 8001a7c:	4a03      	ldr	r2, [pc, #12]	@ (8001a8c <rb_push+0x48>)
 8001a7e:	89fb      	ldrh	r3, [r7, #14]
 8001a80:	8013      	strh	r3, [r2, #0]
    return true;
 8001a82:	2301      	movs	r3, #1
}
 8001a84:	4618      	mov	r0, r3
 8001a86:	3710      	adds	r7, #16
 8001a88:	46bd      	mov	sp, r7
 8001a8a:	bd80      	pop	{r7, pc}
 8001a8c:	2400042c 	.word	0x2400042c
 8001a90:	2400042e 	.word	0x2400042e
 8001a94:	2400032c 	.word	0x2400032c

08001a98 <rb_pop>:

static bool rb_pop(uint8_t *out)
{
 8001a98:	b580      	push	{r7, lr}
 8001a9a:	b082      	sub	sp, #8
 8001a9c:	af00      	add	r7, sp, #0
 8001a9e:	6078      	str	r0, [r7, #4]
    if (rb_is_empty()) return false;
 8001aa0:	f7ff ffba 	bl	8001a18 <rb_is_empty>
 8001aa4:	4603      	mov	r3, r0
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d001      	beq.n	8001aae <rb_pop+0x16>
 8001aaa:	2300      	movs	r3, #0
 8001aac:	e012      	b.n	8001ad4 <rb_pop+0x3c>
    *out = s_rb[s_rbTail];
 8001aae:	4b0b      	ldr	r3, [pc, #44]	@ (8001adc <rb_pop+0x44>)
 8001ab0:	881b      	ldrh	r3, [r3, #0]
 8001ab2:	b29b      	uxth	r3, r3
 8001ab4:	461a      	mov	r2, r3
 8001ab6:	4b0a      	ldr	r3, [pc, #40]	@ (8001ae0 <rb_pop+0x48>)
 8001ab8:	5c9a      	ldrb	r2, [r3, r2]
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	701a      	strb	r2, [r3, #0]
    s_rbTail = rb_next(s_rbTail);
 8001abe:	4b07      	ldr	r3, [pc, #28]	@ (8001adc <rb_pop+0x44>)
 8001ac0:	881b      	ldrh	r3, [r3, #0]
 8001ac2:	b29b      	uxth	r3, r3
 8001ac4:	4618      	mov	r0, r3
 8001ac6:	f7ff ff97 	bl	80019f8 <rb_next>
 8001aca:	4603      	mov	r3, r0
 8001acc:	461a      	mov	r2, r3
 8001ace:	4b03      	ldr	r3, [pc, #12]	@ (8001adc <rb_pop+0x44>)
 8001ad0:	801a      	strh	r2, [r3, #0]
    return true;
 8001ad2:	2301      	movs	r3, #1
}
 8001ad4:	4618      	mov	r0, r3
 8001ad6:	3708      	adds	r7, #8
 8001ad8:	46bd      	mov	sp, r7
 8001ada:	bd80      	pop	{r7, pc}
 8001adc:	2400042e 	.word	0x2400042e
 8001ae0:	2400032c 	.word	0x2400032c

08001ae4 <CMD_Init>:
 * If you already have HAL_UART_RxCpltCallback elsewhere, call CMD_OnUartRxByteFromISR()
 * from your callback and restart HAL_UART_Receive_IT() similarly.
 */

void CMD_Init(UART_HandleTypeDef *huart)
{
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	b082      	sub	sp, #8
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	6078      	str	r0, [r7, #4]
    s_huart = huart;
 8001aec:	4a08      	ldr	r2, [pc, #32]	@ (8001b10 <CMD_Init+0x2c>)
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	6013      	str	r3, [r2, #0]

    if (s_txMutex == NULL)
 8001af2:	4b08      	ldr	r3, [pc, #32]	@ (8001b14 <CMD_Init+0x30>)
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d105      	bne.n	8001b06 <CMD_Init+0x22>
    {
        s_txMutex = xSemaphoreCreateMutex();
 8001afa:	2001      	movs	r0, #1
 8001afc:	f00e fbd5 	bl	80102aa <xQueueCreateMutex>
 8001b00:	4603      	mov	r3, r0
 8001b02:	4a04      	ldr	r2, [pc, #16]	@ (8001b14 <CMD_Init+0x30>)
 8001b04:	6013      	str	r3, [r2, #0]
    }
}
 8001b06:	bf00      	nop
 8001b08:	3708      	adds	r7, #8
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	bd80      	pop	{r7, pc}
 8001b0e:	bf00      	nop
 8001b10:	24000320 	.word	0x24000320
 8001b14:	24000328 	.word	0x24000328

08001b18 <CMD_StartTask>:

bool CMD_StartTask(void)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b084      	sub	sp, #16
 8001b1c:	af02      	add	r7, sp, #8
    if (s_cmdTaskHandle != NULL) return true;
 8001b1e:	4b11      	ldr	r3, [pc, #68]	@ (8001b64 <CMD_StartTask+0x4c>)
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d001      	beq.n	8001b2a <CMD_StartTask+0x12>
 8001b26:	2301      	movs	r3, #1
 8001b28:	e017      	b.n	8001b5a <CMD_StartTask+0x42>
    if (s_huart == NULL) return false;
 8001b2a:	4b0f      	ldr	r3, [pc, #60]	@ (8001b68 <CMD_StartTask+0x50>)
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d101      	bne.n	8001b36 <CMD_StartTask+0x1e>
 8001b32:	2300      	movs	r3, #0
 8001b34:	e011      	b.n	8001b5a <CMD_StartTask+0x42>

    BaseType_t ok = xTaskCreate(
 8001b36:	4b0b      	ldr	r3, [pc, #44]	@ (8001b64 <CMD_StartTask+0x4c>)
 8001b38:	9301      	str	r3, [sp, #4]
 8001b3a:	2302      	movs	r3, #2
 8001b3c:	9300      	str	r3, [sp, #0]
 8001b3e:	2300      	movs	r3, #0
 8001b40:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001b44:	4909      	ldr	r1, [pc, #36]	@ (8001b6c <CMD_StartTask+0x54>)
 8001b46:	480a      	ldr	r0, [pc, #40]	@ (8001b70 <CMD_StartTask+0x58>)
 8001b48:	f00f fb94 	bl	8011274 <xTaskCreate>
 8001b4c:	6078      	str	r0, [r7, #4]
        NULL,
        CMD_TASK_PRIO,
        &s_cmdTaskHandle
    );

    return (ok == pdPASS);
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	2b01      	cmp	r3, #1
 8001b52:	bf0c      	ite	eq
 8001b54:	2301      	moveq	r3, #1
 8001b56:	2300      	movne	r3, #0
 8001b58:	b2db      	uxtb	r3, r3
}
 8001b5a:	4618      	mov	r0, r3
 8001b5c:	3708      	adds	r7, #8
 8001b5e:	46bd      	mov	sp, r7
 8001b60:	bd80      	pop	{r7, pc}
 8001b62:	bf00      	nop
 8001b64:	24000324 	.word	0x24000324
 8001b68:	24000320 	.word	0x24000320
 8001b6c:	08022480 	.word	0x08022480
 8001b70:	08001bc9 	.word	0x08001bc9

08001b74 <CMD_OnUartRxByteFromISR>:

/*
 * Optional: if you want to feed bytes from another UART callback location.
 */
void CMD_OnUartRxByteFromISR(uint8_t b)
{
 8001b74:	b580      	push	{r7, lr}
 8001b76:	b084      	sub	sp, #16
 8001b78:	af00      	add	r7, sp, #0
 8001b7a:	4603      	mov	r3, r0
 8001b7c:	71fb      	strb	r3, [r7, #7]
    BaseType_t hpw = pdFALSE;
 8001b7e:	2300      	movs	r3, #0
 8001b80:	60fb      	str	r3, [r7, #12]
    (void)rb_push(b);               // drop on overflow
 8001b82:	79fb      	ldrb	r3, [r7, #7]
 8001b84:	4618      	mov	r0, r3
 8001b86:	f7ff ff5d 	bl	8001a44 <rb_push>
    if (s_cmdTaskHandle)
 8001b8a:	4b0d      	ldr	r3, [pc, #52]	@ (8001bc0 <CMD_OnUartRxByteFromISR+0x4c>)
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d012      	beq.n	8001bb8 <CMD_OnUartRxByteFromISR+0x44>
    {
        vTaskNotifyGiveFromISR(s_cmdTaskHandle, &hpw);
 8001b92:	4b0b      	ldr	r3, [pc, #44]	@ (8001bc0 <CMD_OnUartRxByteFromISR+0x4c>)
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	f107 020c 	add.w	r2, r7, #12
 8001b9a:	4611      	mov	r1, r2
 8001b9c:	4618      	mov	r0, r3
 8001b9e:	f010 fc01 	bl	80123a4 <vTaskNotifyGiveFromISR>
        portYIELD_FROM_ISR(hpw);
 8001ba2:	68fb      	ldr	r3, [r7, #12]
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d007      	beq.n	8001bb8 <CMD_OnUartRxByteFromISR+0x44>
 8001ba8:	4b06      	ldr	r3, [pc, #24]	@ (8001bc4 <CMD_OnUartRxByteFromISR+0x50>)
 8001baa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001bae:	601a      	str	r2, [r3, #0]
 8001bb0:	f3bf 8f4f 	dsb	sy
 8001bb4:	f3bf 8f6f 	isb	sy
    }
}
 8001bb8:	bf00      	nop
 8001bba:	3710      	adds	r7, #16
 8001bbc:	46bd      	mov	sp, r7
 8001bbe:	bd80      	pop	{r7, pc}
 8001bc0:	24000324 	.word	0x24000324
 8001bc4:	e000ed04 	.word	0xe000ed04

08001bc8 <CMD_Task>:
}
#endif
/* ------------------------------- Task --------------------------------- */

static void CMD_Task(void *argument)
{
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	b096      	sub	sp, #88	@ 0x58
 8001bcc:	af00      	add	r7, sp, #0
 8001bce:	6078      	str	r0, [r7, #4]
    (void)argument;

    char line[CMD_MAX_LINE + 1u];
    uint32_t lineLen = 0;
 8001bd0:	2300      	movs	r3, #0
 8001bd2:	657b      	str	r3, [r7, #84]	@ 0x54

    for (;;)
    {
        // Sleep until we get at least one byte
        (void)ulTaskNotifyTake(pdTRUE, portMAX_DELAY);
 8001bd4:	f04f 31ff 	mov.w	r1, #4294967295
 8001bd8:	2001      	movs	r0, #1
 8001bda:	f010 fb97 	bl	801230c <ulTaskNotifyTake>

        // Drain ring buffer
        uint8_t b;
        while (rb_pop(&b))
 8001bde:	e023      	b.n	8001c28 <CMD_Task+0x60>
            // Echo raw UART1 stream to the PC console (printf retarget).
            // This runs in the task context (safe), not in the ISR.
            (void)putchar((int)b);     // or: printf("%c", b);
        #endif

            if (b == '\r')
 8001be0:	7bfb      	ldrb	r3, [r7, #15]
 8001be2:	2b0d      	cmp	r3, #13
 8001be4:	d01f      	beq.n	8001c26 <CMD_Task+0x5e>
            {
                // keep ignoring CR for line parsing (but it already got echoed above)
                continue;
            }

            if (b == '\n')
 8001be6:	7bfb      	ldrb	r3, [r7, #15]
 8001be8:	2b0a      	cmp	r3, #10
 8001bea:	d10d      	bne.n	8001c08 <CMD_Task+0x40>
            {
                line[lineLen] = '\0';
 8001bec:	f107 0210 	add.w	r2, r7, #16
 8001bf0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001bf2:	4413      	add	r3, r2
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	701a      	strb	r2, [r3, #0]

#if CMD_ECHO_RX
                CMD_Printf("> %s\r\n", line);
#endif

                CMD_ProcessLine(line);
 8001bf8:	f107 0310 	add.w	r3, r7, #16
 8001bfc:	4618      	mov	r0, r3
 8001bfe:	f000 f81d 	bl	8001c3c <CMD_ProcessLine>
                lineLen = 0;
 8001c02:	2300      	movs	r3, #0
 8001c04:	657b      	str	r3, [r7, #84]	@ 0x54
                continue;
 8001c06:	e00f      	b.n	8001c28 <CMD_Task+0x60>
            }

            // normal char
            if (lineLen < CMD_MAX_LINE)
 8001c08:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001c0a:	2b3f      	cmp	r3, #63	@ 0x3f
 8001c0c:	d808      	bhi.n	8001c20 <CMD_Task+0x58>
            {
                line[lineLen++] = (char)b;
 8001c0e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001c10:	1c5a      	adds	r2, r3, #1
 8001c12:	657a      	str	r2, [r7, #84]	@ 0x54
 8001c14:	7bfa      	ldrb	r2, [r7, #15]
 8001c16:	3358      	adds	r3, #88	@ 0x58
 8001c18:	443b      	add	r3, r7
 8001c1a:	f803 2c48 	strb.w	r2, [r3, #-72]
 8001c1e:	e003      	b.n	8001c28 <CMD_Task+0x60>
            }
            else
            {
                // overflow -> reset line (or you could keep last CMD_MAX_LINE chars)
                lineLen = 0;
 8001c20:	2300      	movs	r3, #0
 8001c22:	657b      	str	r3, [r7, #84]	@ 0x54
 8001c24:	e000      	b.n	8001c28 <CMD_Task+0x60>
                continue;
 8001c26:	bf00      	nop
        while (rb_pop(&b))
 8001c28:	f107 030f 	add.w	r3, r7, #15
 8001c2c:	4618      	mov	r0, r3
 8001c2e:	f7ff ff33 	bl	8001a98 <rb_pop>
 8001c32:	4603      	mov	r3, r0
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d1d3      	bne.n	8001be0 <CMD_Task+0x18>
    {
 8001c38:	e7cc      	b.n	8001bd4 <CMD_Task+0xc>
	...

08001c3c <CMD_ProcessLine>:
}

/* --------------------------- Parsing logic ---------------------------- */

static void CMD_ProcessLine(char *line)
{
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	b088      	sub	sp, #32
 8001c40:	af00      	add	r7, sp, #0
 8001c42:	6078      	str	r0, [r7, #4]
    char *s = CMD_Trim(line);
 8001c44:	6878      	ldr	r0, [r7, #4]
 8001c46:	f000 f86d 	bl	8001d24 <CMD_Trim>
 8001c4a:	61f8      	str	r0, [r7, #28]
    if (s[0] == '\0') return;
 8001c4c:	69fb      	ldr	r3, [r7, #28]
 8001c4e:	781b      	ldrb	r3, [r3, #0]
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d05d      	beq.n	8001d10 <CMD_ProcessLine+0xd4>

    // Numeric-only => ID lookup
    if (CMD_IsPureNumber(s))
 8001c54:	69f8      	ldr	r0, [r7, #28]
 8001c56:	f000 f89b 	bl	8001d90 <CMD_IsPureNumber>
 8001c5a:	4603      	mov	r3, r0
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d01a      	beq.n	8001c96 <CMD_ProcessLine+0x5a>
    {
        uint32_t id = (uint32_t)strtoul(s, NULL, 10);
 8001c60:	220a      	movs	r2, #10
 8001c62:	2100      	movs	r1, #0
 8001c64:	69f8      	ldr	r0, [r7, #28]
 8001c66:	f01c f861 	bl	801dd2c <strtoul>
 8001c6a:	60f8      	str	r0, [r7, #12]
        const cmd_entry_t *e = CMD_FindById(id);
 8001c6c:	68f8      	ldr	r0, [r7, #12]
 8001c6e:	f000 f8bd 	bl	8001dec <CMD_FindById>
 8001c72:	60b8      	str	r0, [r7, #8]
        if (e && e->fn)
 8001c74:	68bb      	ldr	r3, [r7, #8]
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d008      	beq.n	8001c8c <CMD_ProcessLine+0x50>
 8001c7a:	68bb      	ldr	r3, [r7, #8]
 8001c7c:	68db      	ldr	r3, [r3, #12]
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d004      	beq.n	8001c8c <CMD_ProcessLine+0x50>
        {
            e->fn(NULL);
 8001c82:	68bb      	ldr	r3, [r7, #8]
 8001c84:	68db      	ldr	r3, [r3, #12]
 8001c86:	2000      	movs	r0, #0
 8001c88:	4798      	blx	r3
        {
#if CMD_PRINT_UNKNOWN
            CMD_Printf("ERR unknown id %lu\r\n", (unsigned long)id);
#endif
        }
        return;
 8001c8a:	e042      	b.n	8001d12 <CMD_ProcessLine+0xd6>
            CMD_Printf("ERR unknown id %lu\r\n", (unsigned long)id);
 8001c8c:	68f9      	ldr	r1, [r7, #12]
 8001c8e:	4822      	ldr	r0, [pc, #136]	@ (8001d18 <CMD_ProcessLine+0xdc>)
 8001c90:	f000 f934 	bl	8001efc <CMD_Printf>
        return;
 8001c94:	e03d      	b.n	8001d12 <CMD_ProcessLine+0xd6>
    }

#if CMD_ENABLE_NAME_COMMANDS
    // Name-based: token = command, remainder = args
    char *cmd = s;
 8001c96:	69fb      	ldr	r3, [r7, #28]
 8001c98:	61bb      	str	r3, [r7, #24]
    while (*s && !isspace((unsigned char)*s)) s++;
 8001c9a:	e002      	b.n	8001ca2 <CMD_ProcessLine+0x66>
 8001c9c:	69fb      	ldr	r3, [r7, #28]
 8001c9e:	3301      	adds	r3, #1
 8001ca0:	61fb      	str	r3, [r7, #28]
 8001ca2:	69fb      	ldr	r3, [r7, #28]
 8001ca4:	781b      	ldrb	r3, [r3, #0]
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d009      	beq.n	8001cbe <CMD_ProcessLine+0x82>
 8001caa:	69fb      	ldr	r3, [r7, #28]
 8001cac:	781b      	ldrb	r3, [r3, #0]
 8001cae:	3301      	adds	r3, #1
 8001cb0:	4a1a      	ldr	r2, [pc, #104]	@ (8001d1c <CMD_ProcessLine+0xe0>)
 8001cb2:	4413      	add	r3, r2
 8001cb4:	781b      	ldrb	r3, [r3, #0]
 8001cb6:	f003 0308 	and.w	r3, r3, #8
 8001cba:	2b00      	cmp	r3, #0
 8001cbc:	d0ee      	beq.n	8001c9c <CMD_ProcessLine+0x60>
    if (*s) { *s++ = '\0'; }
 8001cbe:	69fb      	ldr	r3, [r7, #28]
 8001cc0:	781b      	ldrb	r3, [r3, #0]
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d004      	beq.n	8001cd0 <CMD_ProcessLine+0x94>
 8001cc6:	69fb      	ldr	r3, [r7, #28]
 8001cc8:	1c5a      	adds	r2, r3, #1
 8001cca:	61fa      	str	r2, [r7, #28]
 8001ccc:	2200      	movs	r2, #0
 8001cce:	701a      	strb	r2, [r3, #0]
    char *args = CMD_Trim(s);
 8001cd0:	69f8      	ldr	r0, [r7, #28]
 8001cd2:	f000 f827 	bl	8001d24 <CMD_Trim>
 8001cd6:	6178      	str	r0, [r7, #20]

    const cmd_entry_t *e = CMD_FindByName(cmd);
 8001cd8:	69b8      	ldr	r0, [r7, #24]
 8001cda:	f000 f8ad 	bl	8001e38 <CMD_FindByName>
 8001cde:	6138      	str	r0, [r7, #16]
    if (e && e->fn)
 8001ce0:	693b      	ldr	r3, [r7, #16]
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d00f      	beq.n	8001d06 <CMD_ProcessLine+0xca>
 8001ce6:	693b      	ldr	r3, [r7, #16]
 8001ce8:	68db      	ldr	r3, [r3, #12]
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d00b      	beq.n	8001d06 <CMD_ProcessLine+0xca>
    {
        e->fn(args[0] ? args : NULL);
 8001cee:	693b      	ldr	r3, [r7, #16]
 8001cf0:	68da      	ldr	r2, [r3, #12]
 8001cf2:	697b      	ldr	r3, [r7, #20]
 8001cf4:	781b      	ldrb	r3, [r3, #0]
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d001      	beq.n	8001cfe <CMD_ProcessLine+0xc2>
 8001cfa:	697b      	ldr	r3, [r7, #20]
 8001cfc:	e000      	b.n	8001d00 <CMD_ProcessLine+0xc4>
 8001cfe:	2300      	movs	r3, #0
 8001d00:	4618      	mov	r0, r3
 8001d02:	4790      	blx	r2
 8001d04:	e005      	b.n	8001d12 <CMD_ProcessLine+0xd6>
    }
    else
    {
#if CMD_PRINT_UNKNOWN
        CMD_Printf("ERR unknown cmd '%s'\r\n", cmd);
 8001d06:	69b9      	ldr	r1, [r7, #24]
 8001d08:	4805      	ldr	r0, [pc, #20]	@ (8001d20 <CMD_ProcessLine+0xe4>)
 8001d0a:	f000 f8f7 	bl	8001efc <CMD_Printf>
 8001d0e:	e000      	b.n	8001d12 <CMD_ProcessLine+0xd6>
    if (s[0] == '\0') return;
 8001d10:	bf00      	nop
#else
#if CMD_PRINT_UNKNOWN
    CMD_Send("ERR expected numeric id\r\n");
#endif
#endif
}
 8001d12:	3720      	adds	r7, #32
 8001d14:	46bd      	mov	sp, r7
 8001d16:	bd80      	pop	{r7, pc}
 8001d18:	08022484 	.word	0x08022484
 8001d1c:	08025ad8 	.word	0x08025ad8
 8001d20:	0802249c 	.word	0x0802249c

08001d24 <CMD_Trim>:

static char *CMD_Trim(char *s)
{
 8001d24:	b580      	push	{r7, lr}
 8001d26:	b084      	sub	sp, #16
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	6078      	str	r0, [r7, #4]
    while (isspace((unsigned char)*s)) s++;
 8001d2c:	e002      	b.n	8001d34 <CMD_Trim+0x10>
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	3301      	adds	r3, #1
 8001d32:	607b      	str	r3, [r7, #4]
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	781b      	ldrb	r3, [r3, #0]
 8001d38:	3301      	adds	r3, #1
 8001d3a:	4a14      	ldr	r2, [pc, #80]	@ (8001d8c <CMD_Trim+0x68>)
 8001d3c:	4413      	add	r3, r2
 8001d3e:	781b      	ldrb	r3, [r3, #0]
 8001d40:	f003 0308 	and.w	r3, r3, #8
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	d1f2      	bne.n	8001d2e <CMD_Trim+0xa>

    char *end = s + strlen(s);
 8001d48:	6878      	ldr	r0, [r7, #4]
 8001d4a:	f7fe fb29 	bl	80003a0 <strlen>
 8001d4e:	4602      	mov	r2, r0
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	4413      	add	r3, r2
 8001d54:	60fb      	str	r3, [r7, #12]
    while (end > s && isspace((unsigned char)end[-1])) end--;
 8001d56:	e002      	b.n	8001d5e <CMD_Trim+0x3a>
 8001d58:	68fb      	ldr	r3, [r7, #12]
 8001d5a:	3b01      	subs	r3, #1
 8001d5c:	60fb      	str	r3, [r7, #12]
 8001d5e:	68fa      	ldr	r2, [r7, #12]
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	429a      	cmp	r2, r3
 8001d64:	d90a      	bls.n	8001d7c <CMD_Trim+0x58>
 8001d66:	68fb      	ldr	r3, [r7, #12]
 8001d68:	3b01      	subs	r3, #1
 8001d6a:	781b      	ldrb	r3, [r3, #0]
 8001d6c:	3301      	adds	r3, #1
 8001d6e:	4a07      	ldr	r2, [pc, #28]	@ (8001d8c <CMD_Trim+0x68>)
 8001d70:	4413      	add	r3, r2
 8001d72:	781b      	ldrb	r3, [r3, #0]
 8001d74:	f003 0308 	and.w	r3, r3, #8
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d1ed      	bne.n	8001d58 <CMD_Trim+0x34>
    *end = '\0';
 8001d7c:	68fb      	ldr	r3, [r7, #12]
 8001d7e:	2200      	movs	r2, #0
 8001d80:	701a      	strb	r2, [r3, #0]
    return s;
 8001d82:	687b      	ldr	r3, [r7, #4]
}
 8001d84:	4618      	mov	r0, r3
 8001d86:	3710      	adds	r7, #16
 8001d88:	46bd      	mov	sp, r7
 8001d8a:	bd80      	pop	{r7, pc}
 8001d8c:	08025ad8 	.word	0x08025ad8

08001d90 <CMD_IsPureNumber>:

static bool CMD_IsPureNumber(const char *s)
{
 8001d90:	b480      	push	{r7}
 8001d92:	b083      	sub	sp, #12
 8001d94:	af00      	add	r7, sp, #0
 8001d96:	6078      	str	r0, [r7, #4]
    // allow leading/trailing spaces already trimmed; allow optional + sign
    if (*s == '+') s++;
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	781b      	ldrb	r3, [r3, #0]
 8001d9c:	2b2b      	cmp	r3, #43	@ 0x2b
 8001d9e:	d102      	bne.n	8001da6 <CMD_IsPureNumber+0x16>
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	3301      	adds	r3, #1
 8001da4:	607b      	str	r3, [r7, #4]
    if (*s == '\0') return false;
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	781b      	ldrb	r3, [r3, #0]
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d110      	bne.n	8001dd0 <CMD_IsPureNumber+0x40>
 8001dae:	2300      	movs	r3, #0
 8001db0:	e013      	b.n	8001dda <CMD_IsPureNumber+0x4a>

    while (*s)
    {
        if (!isdigit((unsigned char)*s)) return false;
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	781b      	ldrb	r3, [r3, #0]
 8001db6:	3301      	adds	r3, #1
 8001db8:	4a0b      	ldr	r2, [pc, #44]	@ (8001de8 <CMD_IsPureNumber+0x58>)
 8001dba:	4413      	add	r3, r2
 8001dbc:	781b      	ldrb	r3, [r3, #0]
 8001dbe:	f003 0304 	and.w	r3, r3, #4
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d101      	bne.n	8001dca <CMD_IsPureNumber+0x3a>
 8001dc6:	2300      	movs	r3, #0
 8001dc8:	e007      	b.n	8001dda <CMD_IsPureNumber+0x4a>
        s++;
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	3301      	adds	r3, #1
 8001dce:	607b      	str	r3, [r7, #4]
    while (*s)
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	781b      	ldrb	r3, [r3, #0]
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d1ec      	bne.n	8001db2 <CMD_IsPureNumber+0x22>
    }
    return true;
 8001dd8:	2301      	movs	r3, #1
}
 8001dda:	4618      	mov	r0, r3
 8001ddc:	370c      	adds	r7, #12
 8001dde:	46bd      	mov	sp, r7
 8001de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de4:	4770      	bx	lr
 8001de6:	bf00      	nop
 8001de8:	08025ad8 	.word	0x08025ad8

08001dec <CMD_FindById>:

static const cmd_entry_t *CMD_FindById(uint32_t id)
{
 8001dec:	b480      	push	{r7}
 8001dee:	b085      	sub	sp, #20
 8001df0:	af00      	add	r7, sp, #0
 8001df2:	6078      	str	r0, [r7, #4]
    for (size_t i = 0; i < s_cmdTableCount; i++)
 8001df4:	2300      	movs	r3, #0
 8001df6:	60fb      	str	r3, [r7, #12]
 8001df8:	e010      	b.n	8001e1c <CMD_FindById+0x30>
    {
        if ((uint32_t)s_cmdTable[i].id == id) return &s_cmdTable[i];
 8001dfa:	4a0e      	ldr	r2, [pc, #56]	@ (8001e34 <CMD_FindById+0x48>)
 8001dfc:	68fb      	ldr	r3, [r7, #12]
 8001dfe:	011b      	lsls	r3, r3, #4
 8001e00:	4413      	add	r3, r2
 8001e02:	881b      	ldrh	r3, [r3, #0]
 8001e04:	461a      	mov	r2, r3
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	4293      	cmp	r3, r2
 8001e0a:	d104      	bne.n	8001e16 <CMD_FindById+0x2a>
 8001e0c:	68fb      	ldr	r3, [r7, #12]
 8001e0e:	011b      	lsls	r3, r3, #4
 8001e10:	4a08      	ldr	r2, [pc, #32]	@ (8001e34 <CMD_FindById+0x48>)
 8001e12:	4413      	add	r3, r2
 8001e14:	e007      	b.n	8001e26 <CMD_FindById+0x3a>
    for (size_t i = 0; i < s_cmdTableCount; i++)
 8001e16:	68fb      	ldr	r3, [r7, #12]
 8001e18:	3301      	adds	r3, #1
 8001e1a:	60fb      	str	r3, [r7, #12]
 8001e1c:	2209      	movs	r2, #9
 8001e1e:	68fb      	ldr	r3, [r7, #12]
 8001e20:	4293      	cmp	r3, r2
 8001e22:	d3ea      	bcc.n	8001dfa <CMD_FindById+0xe>
    }
    return NULL;
 8001e24:	2300      	movs	r3, #0
}
 8001e26:	4618      	mov	r0, r3
 8001e28:	3714      	adds	r7, #20
 8001e2a:	46bd      	mov	sp, r7
 8001e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e30:	4770      	bx	lr
 8001e32:	bf00      	nop
 8001e34:	08025610 	.word	0x08025610

08001e38 <CMD_FindByName>:

static const cmd_entry_t *CMD_FindByName(const char *name)
{
 8001e38:	b580      	push	{r7, lr}
 8001e3a:	b084      	sub	sp, #16
 8001e3c:	af00      	add	r7, sp, #0
 8001e3e:	6078      	str	r0, [r7, #4]
    for (size_t i = 0; i < s_cmdTableCount; i++)
 8001e40:	2300      	movs	r3, #0
 8001e42:	60fb      	str	r3, [r7, #12]
 8001e44:	e018      	b.n	8001e78 <CMD_FindByName+0x40>
    {
        const char *n = s_cmdTable[i].name;
 8001e46:	4a11      	ldr	r2, [pc, #68]	@ (8001e8c <CMD_FindByName+0x54>)
 8001e48:	68fb      	ldr	r3, [r7, #12]
 8001e4a:	011b      	lsls	r3, r3, #4
 8001e4c:	4413      	add	r3, r2
 8001e4e:	3304      	adds	r3, #4
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	60bb      	str	r3, [r7, #8]
        if (n && (strcmp(n, name) == 0)) return &s_cmdTable[i];
 8001e54:	68bb      	ldr	r3, [r7, #8]
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d00b      	beq.n	8001e72 <CMD_FindByName+0x3a>
 8001e5a:	6879      	ldr	r1, [r7, #4]
 8001e5c:	68b8      	ldr	r0, [r7, #8]
 8001e5e:	f7fe fa3f 	bl	80002e0 <strcmp>
 8001e62:	4603      	mov	r3, r0
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d104      	bne.n	8001e72 <CMD_FindByName+0x3a>
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	011b      	lsls	r3, r3, #4
 8001e6c:	4a07      	ldr	r2, [pc, #28]	@ (8001e8c <CMD_FindByName+0x54>)
 8001e6e:	4413      	add	r3, r2
 8001e70:	e007      	b.n	8001e82 <CMD_FindByName+0x4a>
    for (size_t i = 0; i < s_cmdTableCount; i++)
 8001e72:	68fb      	ldr	r3, [r7, #12]
 8001e74:	3301      	adds	r3, #1
 8001e76:	60fb      	str	r3, [r7, #12]
 8001e78:	2209      	movs	r2, #9
 8001e7a:	68fb      	ldr	r3, [r7, #12]
 8001e7c:	4293      	cmp	r3, r2
 8001e7e:	d3e2      	bcc.n	8001e46 <CMD_FindByName+0xe>
    }
    return NULL;
 8001e80:	2300      	movs	r3, #0
}
 8001e82:	4618      	mov	r0, r3
 8001e84:	3710      	adds	r7, #16
 8001e86:	46bd      	mov	sp, r7
 8001e88:	bd80      	pop	{r7, pc}
 8001e8a:	bf00      	nop
 8001e8c:	08025610 	.word	0x08025610

08001e90 <CMD_Send>:

/* -------------------------- TX helper funcs --------------------------- */

void CMD_Send(const char *s)
{
 8001e90:	b590      	push	{r4, r7, lr}
 8001e92:	b083      	sub	sp, #12
 8001e94:	af00      	add	r7, sp, #0
 8001e96:	6078      	str	r0, [r7, #4]
    if (!s_huart || !s) return;
 8001e98:	4b16      	ldr	r3, [pc, #88]	@ (8001ef4 <CMD_Send+0x64>)
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d025      	beq.n	8001eec <CMD_Send+0x5c>
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d022      	beq.n	8001eec <CMD_Send+0x5c>

    if (s_txMutex) (void)xSemaphoreTake(s_txMutex, portMAX_DELAY);
 8001ea6:	4b14      	ldr	r3, [pc, #80]	@ (8001ef8 <CMD_Send+0x68>)
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	2b00      	cmp	r3, #0
 8001eac:	d006      	beq.n	8001ebc <CMD_Send+0x2c>
 8001eae:	4b12      	ldr	r3, [pc, #72]	@ (8001ef8 <CMD_Send+0x68>)
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	f04f 31ff 	mov.w	r1, #4294967295
 8001eb6:	4618      	mov	r0, r3
 8001eb8:	f00e fe16 	bl	8010ae8 <xQueueSemaphoreTake>
    (void)HAL_UART_Transmit(s_huart, (uint8_t*)s, (uint16_t)strlen(s), 100);
 8001ebc:	4b0d      	ldr	r3, [pc, #52]	@ (8001ef4 <CMD_Send+0x64>)
 8001ebe:	681c      	ldr	r4, [r3, #0]
 8001ec0:	6878      	ldr	r0, [r7, #4]
 8001ec2:	f7fe fa6d 	bl	80003a0 <strlen>
 8001ec6:	4603      	mov	r3, r0
 8001ec8:	b29a      	uxth	r2, r3
 8001eca:	2364      	movs	r3, #100	@ 0x64
 8001ecc:	6879      	ldr	r1, [r7, #4]
 8001ece:	4620      	mov	r0, r4
 8001ed0:	f009 fe6c 	bl	800bbac <HAL_UART_Transmit>
    if (s_txMutex) (void)xSemaphoreGive(s_txMutex);
 8001ed4:	4b08      	ldr	r3, [pc, #32]	@ (8001ef8 <CMD_Send+0x68>)
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d008      	beq.n	8001eee <CMD_Send+0x5e>
 8001edc:	4b06      	ldr	r3, [pc, #24]	@ (8001ef8 <CMD_Send+0x68>)
 8001ede:	6818      	ldr	r0, [r3, #0]
 8001ee0:	2300      	movs	r3, #0
 8001ee2:	2200      	movs	r2, #0
 8001ee4:	2100      	movs	r1, #0
 8001ee6:	f00e faed 	bl	80104c4 <xQueueGenericSend>
 8001eea:	e000      	b.n	8001eee <CMD_Send+0x5e>
    if (!s_huart || !s) return;
 8001eec:	bf00      	nop
}
 8001eee:	370c      	adds	r7, #12
 8001ef0:	46bd      	mov	sp, r7
 8001ef2:	bd90      	pop	{r4, r7, pc}
 8001ef4:	24000320 	.word	0x24000320
 8001ef8:	24000328 	.word	0x24000328

08001efc <CMD_Printf>:

static void CMD_Printf(const char *fmt, ...)
{
 8001efc:	b40f      	push	{r0, r1, r2, r3}
 8001efe:	b580      	push	{r7, lr}
 8001f00:	b0a2      	sub	sp, #136	@ 0x88
 8001f02:	af00      	add	r7, sp, #0
    if (!fmt) return;
 8001f04:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d010      	beq.n	8001f2e <CMD_Printf+0x32>

    char buf[128];
    va_list ap;
    va_start(ap, fmt);
 8001f0c:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8001f10:	607b      	str	r3, [r7, #4]
    (void)vsnprintf(buf, sizeof(buf), fmt, ap);
 8001f12:	f107 0008 	add.w	r0, r7, #8
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 8001f1c:	2180      	movs	r1, #128	@ 0x80
 8001f1e:	f01c ff11 	bl	801ed44 <vsniprintf>
    va_end(ap);

    CMD_Send(buf);
 8001f22:	f107 0308 	add.w	r3, r7, #8
 8001f26:	4618      	mov	r0, r3
 8001f28:	f7ff ffb2 	bl	8001e90 <CMD_Send>
 8001f2c:	e000      	b.n	8001f30 <CMD_Printf+0x34>
    if (!fmt) return;
 8001f2e:	bf00      	nop
}
 8001f30:	3788      	adds	r7, #136	@ 0x88
 8001f32:	46bd      	mov	sp, r7
 8001f34:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001f38:	b004      	add	sp, #16
 8001f3a:	4770      	bx	lr

08001f3c <cmd_rotate>:
volatile double vxd = 0;
volatile double vyd = 0;
volatile double yawrated = 0;
double vdes = 0;
static void cmd_rotate(const char *args)
{
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	b084      	sub	sp, #16
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	6078      	str	r0, [r7, #4]
    if (!args) return;
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	2b00      	cmp	r3, #0
 8001f48:	d01d      	beq.n	8001f86 <cmd_rotate+0x4a>

    char *end = NULL;
 8001f4a:	2300      	movs	r3, #0
 8001f4c:	60bb      	str	r3, [r7, #8]
    float wd = strtof(args, &end);
 8001f4e:	f107 0308 	add.w	r3, r7, #8
 8001f52:	4619      	mov	r1, r3
 8001f54:	6878      	ldr	r0, [r7, #4]
 8001f56:	f01b fda7 	bl	801daa8 <strtof>
 8001f5a:	ed87 0a03 	vstr	s0, [r7, #12]

    if (end == args) return;
 8001f5e:	68bb      	ldr	r3, [r7, #8]
 8001f60:	687a      	ldr	r2, [r7, #4]
 8001f62:	429a      	cmp	r2, r3
 8001f64:	d011      	beq.n	8001f8a <cmd_rotate+0x4e>

    yawrated = wd;
 8001f66:	edd7 7a03 	vldr	s15, [r7, #12]
 8001f6a:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8001f6e:	4b09      	ldr	r3, [pc, #36]	@ (8001f94 <cmd_rotate+0x58>)
 8001f70:	ed83 7b00 	vstr	d7, [r3]
    
    // Automatically stop trajectory mode when manual control is used
    if (ETH_POSE_GetTrajectoryMode()) {
 8001f74:	f001 fca6 	bl	80038c4 <ETH_POSE_GetTrajectoryMode>
 8001f78:	4603      	mov	r3, r0
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d006      	beq.n	8001f8c <cmd_rotate+0x50>
        ETH_POSE_SetTrajectoryMode(false);
 8001f7e:	2000      	movs	r0, #0
 8001f80:	f001 fc86 	bl	8003890 <ETH_POSE_SetTrajectoryMode>
 8001f84:	e002      	b.n	8001f8c <cmd_rotate+0x50>
    if (!args) return;
 8001f86:	bf00      	nop
 8001f88:	e000      	b.n	8001f8c <cmd_rotate+0x50>
    if (end == args) return;
 8001f8a:	bf00      	nop
    }
}
 8001f8c:	3710      	adds	r7, #16
 8001f8e:	46bd      	mov	sp, r7
 8001f90:	bd80      	pop	{r7, pc}
 8001f92:	bf00      	nop
 8001f94:	24000460 	.word	0x24000460

08001f98 <cmd_dir>:
static void cmd_dir(const char *args)
{
 8001f98:	b580      	push	{r7, lr}
 8001f9a:	b084      	sub	sp, #16
 8001f9c:	af00      	add	r7, sp, #0
 8001f9e:	6078      	str	r0, [r7, #4]
    if (!args) return;
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d048      	beq.n	8002038 <cmd_dir+0xa0>

    char *end = NULL;
 8001fa6:	2300      	movs	r3, #0
 8001fa8:	60bb      	str	r3, [r7, #8]
    float deg = strtof(args, &end);
 8001faa:	f107 0308 	add.w	r3, r7, #8
 8001fae:	4619      	mov	r1, r3
 8001fb0:	6878      	ldr	r0, [r7, #4]
 8001fb2:	f01b fd79 	bl	801daa8 <strtof>
 8001fb6:	ed87 0a03 	vstr	s0, [r7, #12]

    if (end == args) return;
 8001fba:	68bb      	ldr	r3, [r7, #8]
 8001fbc:	687a      	ldr	r2, [r7, #4]
 8001fbe:	429a      	cmp	r2, r3
 8001fc0:	d03c      	beq.n	800203c <cmd_dir+0xa4>

    direction = deg * pion180 + 0.261799;   // radians + 15deg offset
 8001fc2:	edd7 7a03 	vldr	s15, [r7, #12]
 8001fc6:	eeb7 6ae7 	vcvt.f64.f32	d6, s15
 8001fca:	4b21      	ldr	r3, [pc, #132]	@ (8002050 <cmd_dir+0xb8>)
 8001fcc:	ed93 7b00 	vldr	d7, [r3]
 8001fd0:	ee26 7b07 	vmul.f64	d7, d6, d7
 8001fd4:	ed9f 6b1c 	vldr	d6, [pc, #112]	@ 8002048 <cmd_dir+0xb0>
 8001fd8:	ee37 7b06 	vadd.f64	d7, d7, d6
 8001fdc:	4b1d      	ldr	r3, [pc, #116]	@ (8002054 <cmd_dir+0xbc>)
 8001fde:	ed83 7b00 	vstr	d7, [r3]
    vxd = vdes * cos(direction);
 8001fe2:	4b1c      	ldr	r3, [pc, #112]	@ (8002054 <cmd_dir+0xbc>)
 8001fe4:	ed93 7b00 	vldr	d7, [r3]
 8001fe8:	eeb0 0b47 	vmov.f64	d0, d7
 8001fec:	f01f fb80 	bl	80216f0 <cos>
 8001ff0:	eeb0 6b40 	vmov.f64	d6, d0
 8001ff4:	4b18      	ldr	r3, [pc, #96]	@ (8002058 <cmd_dir+0xc0>)
 8001ff6:	ed93 7b00 	vldr	d7, [r3]
 8001ffa:	ee26 7b07 	vmul.f64	d7, d6, d7
 8001ffe:	4b17      	ldr	r3, [pc, #92]	@ (800205c <cmd_dir+0xc4>)
 8002000:	ed83 7b00 	vstr	d7, [r3]
    vyd = vdes * sin(direction);
 8002004:	4b13      	ldr	r3, [pc, #76]	@ (8002054 <cmd_dir+0xbc>)
 8002006:	ed93 7b00 	vldr	d7, [r3]
 800200a:	eeb0 0b47 	vmov.f64	d0, d7
 800200e:	f01f fbbb 	bl	8021788 <sin>
 8002012:	eeb0 6b40 	vmov.f64	d6, d0
 8002016:	4b10      	ldr	r3, [pc, #64]	@ (8002058 <cmd_dir+0xc0>)
 8002018:	ed93 7b00 	vldr	d7, [r3]
 800201c:	ee26 7b07 	vmul.f64	d7, d6, d7
 8002020:	4b0f      	ldr	r3, [pc, #60]	@ (8002060 <cmd_dir+0xc8>)
 8002022:	ed83 7b00 	vstr	d7, [r3]
    
    // Automatically stop trajectory mode when manual control is used
    if (ETH_POSE_GetTrajectoryMode()) {
 8002026:	f001 fc4d 	bl	80038c4 <ETH_POSE_GetTrajectoryMode>
 800202a:	4603      	mov	r3, r0
 800202c:	2b00      	cmp	r3, #0
 800202e:	d006      	beq.n	800203e <cmd_dir+0xa6>
        ETH_POSE_SetTrajectoryMode(false);
 8002030:	2000      	movs	r0, #0
 8002032:	f001 fc2d 	bl	8003890 <ETH_POSE_SetTrajectoryMode>
 8002036:	e002      	b.n	800203e <cmd_dir+0xa6>
    if (!args) return;
 8002038:	bf00      	nop
 800203a:	e000      	b.n	800203e <cmd_dir+0xa6>
    if (end == args) return;
 800203c:	bf00      	nop
    }
}
 800203e:	3710      	adds	r7, #16
 8002040:	46bd      	mov	sp, r7
 8002042:	bd80      	pop	{r7, pc}
 8002044:	f3af 8000 	nop.w
 8002048:	97c80842 	.word	0x97c80842
 800204c:	3fd0c150 	.word	0x3fd0c150
 8002050:	080256a0 	.word	0x080256a0
 8002054:	24000430 	.word	0x24000430
 8002058:	24000468 	.word	0x24000468
 800205c:	24000450 	.word	0x24000450
 8002060:	24000458 	.word	0x24000458
 8002064:	00000000 	.word	0x00000000

08002068 <cmd_slow>:

static void cmd_slow(const char *args)
{
 8002068:	b580      	push	{r7, lr}
 800206a:	b082      	sub	sp, #8
 800206c:	af00      	add	r7, sp, #0
 800206e:	6078      	str	r0, [r7, #4]
    (void)args;
    CMD_Send("Slow\r\n");
 8002070:	481d      	ldr	r0, [pc, #116]	@ (80020e8 <cmd_slow+0x80>)
 8002072:	f7ff ff0d 	bl	8001e90 <CMD_Send>
    vdes = 0.3;
 8002076:	491d      	ldr	r1, [pc, #116]	@ (80020ec <cmd_slow+0x84>)
 8002078:	a319      	add	r3, pc, #100	@ (adr r3, 80020e0 <cmd_slow+0x78>)
 800207a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800207e:	e9c1 2300 	strd	r2, r3, [r1]
    vxd = vdes * cos(direction);
 8002082:	4b1b      	ldr	r3, [pc, #108]	@ (80020f0 <cmd_slow+0x88>)
 8002084:	ed93 7b00 	vldr	d7, [r3]
 8002088:	eeb0 0b47 	vmov.f64	d0, d7
 800208c:	f01f fb30 	bl	80216f0 <cos>
 8002090:	eeb0 6b40 	vmov.f64	d6, d0
 8002094:	4b15      	ldr	r3, [pc, #84]	@ (80020ec <cmd_slow+0x84>)
 8002096:	ed93 7b00 	vldr	d7, [r3]
 800209a:	ee26 7b07 	vmul.f64	d7, d6, d7
 800209e:	4b15      	ldr	r3, [pc, #84]	@ (80020f4 <cmd_slow+0x8c>)
 80020a0:	ed83 7b00 	vstr	d7, [r3]
    vyd = vdes * sin(direction);
 80020a4:	4b12      	ldr	r3, [pc, #72]	@ (80020f0 <cmd_slow+0x88>)
 80020a6:	ed93 7b00 	vldr	d7, [r3]
 80020aa:	eeb0 0b47 	vmov.f64	d0, d7
 80020ae:	f01f fb6b 	bl	8021788 <sin>
 80020b2:	eeb0 6b40 	vmov.f64	d6, d0
 80020b6:	4b0d      	ldr	r3, [pc, #52]	@ (80020ec <cmd_slow+0x84>)
 80020b8:	ed93 7b00 	vldr	d7, [r3]
 80020bc:	ee26 7b07 	vmul.f64	d7, d6, d7
 80020c0:	4b0d      	ldr	r3, [pc, #52]	@ (80020f8 <cmd_slow+0x90>)
 80020c2:	ed83 7b00 	vstr	d7, [r3]
    
    // Automatically stop trajectory mode when manual control is used
    if (ETH_POSE_GetTrajectoryMode()) {
 80020c6:	f001 fbfd 	bl	80038c4 <ETH_POSE_GetTrajectoryMode>
 80020ca:	4603      	mov	r3, r0
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d002      	beq.n	80020d6 <cmd_slow+0x6e>
        ETH_POSE_SetTrajectoryMode(false);
 80020d0:	2000      	movs	r0, #0
 80020d2:	f001 fbdd 	bl	8003890 <ETH_POSE_SetTrajectoryMode>
    }
	//__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, SLOW);
}
 80020d6:	bf00      	nop
 80020d8:	3708      	adds	r7, #8
 80020da:	46bd      	mov	sp, r7
 80020dc:	bd80      	pop	{r7, pc}
 80020de:	bf00      	nop
 80020e0:	33333333 	.word	0x33333333
 80020e4:	3fd33333 	.word	0x3fd33333
 80020e8:	080224b4 	.word	0x080224b4
 80020ec:	24000468 	.word	0x24000468
 80020f0:	24000430 	.word	0x24000430
 80020f4:	24000450 	.word	0x24000450
 80020f8:	24000458 	.word	0x24000458
 80020fc:	00000000 	.word	0x00000000

08002100 <cmd_med>:
static void cmd_med(const char *args)
{
 8002100:	b580      	push	{r7, lr}
 8002102:	b082      	sub	sp, #8
 8002104:	af00      	add	r7, sp, #0
 8002106:	6078      	str	r0, [r7, #4]
    (void)args;
    CMD_Send("Medium\r\n");
 8002108:	481d      	ldr	r0, [pc, #116]	@ (8002180 <cmd_med+0x80>)
 800210a:	f7ff fec1 	bl	8001e90 <CMD_Send>
    vdes = 0.6;
 800210e:	491d      	ldr	r1, [pc, #116]	@ (8002184 <cmd_med+0x84>)
 8002110:	a319      	add	r3, pc, #100	@ (adr r3, 8002178 <cmd_med+0x78>)
 8002112:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002116:	e9c1 2300 	strd	r2, r3, [r1]
    vxd = vdes * cos(direction);
 800211a:	4b1b      	ldr	r3, [pc, #108]	@ (8002188 <cmd_med+0x88>)
 800211c:	ed93 7b00 	vldr	d7, [r3]
 8002120:	eeb0 0b47 	vmov.f64	d0, d7
 8002124:	f01f fae4 	bl	80216f0 <cos>
 8002128:	eeb0 6b40 	vmov.f64	d6, d0
 800212c:	4b15      	ldr	r3, [pc, #84]	@ (8002184 <cmd_med+0x84>)
 800212e:	ed93 7b00 	vldr	d7, [r3]
 8002132:	ee26 7b07 	vmul.f64	d7, d6, d7
 8002136:	4b15      	ldr	r3, [pc, #84]	@ (800218c <cmd_med+0x8c>)
 8002138:	ed83 7b00 	vstr	d7, [r3]
    vyd = vdes * sin(direction);
 800213c:	4b12      	ldr	r3, [pc, #72]	@ (8002188 <cmd_med+0x88>)
 800213e:	ed93 7b00 	vldr	d7, [r3]
 8002142:	eeb0 0b47 	vmov.f64	d0, d7
 8002146:	f01f fb1f 	bl	8021788 <sin>
 800214a:	eeb0 6b40 	vmov.f64	d6, d0
 800214e:	4b0d      	ldr	r3, [pc, #52]	@ (8002184 <cmd_med+0x84>)
 8002150:	ed93 7b00 	vldr	d7, [r3]
 8002154:	ee26 7b07 	vmul.f64	d7, d6, d7
 8002158:	4b0d      	ldr	r3, [pc, #52]	@ (8002190 <cmd_med+0x90>)
 800215a:	ed83 7b00 	vstr	d7, [r3]
    
    // Automatically stop trajectory mode when manual control is used
    if (ETH_POSE_GetTrajectoryMode()) {
 800215e:	f001 fbb1 	bl	80038c4 <ETH_POSE_GetTrajectoryMode>
 8002162:	4603      	mov	r3, r0
 8002164:	2b00      	cmp	r3, #0
 8002166:	d002      	beq.n	800216e <cmd_med+0x6e>
        ETH_POSE_SetTrajectoryMode(false);
 8002168:	2000      	movs	r0, #0
 800216a:	f001 fb91 	bl	8003890 <ETH_POSE_SetTrajectoryMode>
    }
	//__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, MED);
}
 800216e:	bf00      	nop
 8002170:	3708      	adds	r7, #8
 8002172:	46bd      	mov	sp, r7
 8002174:	bd80      	pop	{r7, pc}
 8002176:	bf00      	nop
 8002178:	33333333 	.word	0x33333333
 800217c:	3fe33333 	.word	0x3fe33333
 8002180:	080224bc 	.word	0x080224bc
 8002184:	24000468 	.word	0x24000468
 8002188:	24000430 	.word	0x24000430
 800218c:	24000450 	.word	0x24000450
 8002190:	24000458 	.word	0x24000458

08002194 <cmd_stop>:

void cmd_stop(const char *args)
{
 8002194:	b580      	push	{r7, lr}
 8002196:	b082      	sub	sp, #8
 8002198:	af00      	add	r7, sp, #0
 800219a:	6078      	str	r0, [r7, #4]
    (void)args;
    CMD_Send("Stop\r\n");
 800219c:	480e      	ldr	r0, [pc, #56]	@ (80021d8 <cmd_stop+0x44>)
 800219e:	f7ff fe77 	bl	8001e90 <CMD_Send>
    vxd = 0;
 80021a2:	490e      	ldr	r1, [pc, #56]	@ (80021dc <cmd_stop+0x48>)
 80021a4:	f04f 0200 	mov.w	r2, #0
 80021a8:	f04f 0300 	mov.w	r3, #0
 80021ac:	e9c1 2300 	strd	r2, r3, [r1]
    vyd = 0;
 80021b0:	490b      	ldr	r1, [pc, #44]	@ (80021e0 <cmd_stop+0x4c>)
 80021b2:	f04f 0200 	mov.w	r2, #0
 80021b6:	f04f 0300 	mov.w	r3, #0
 80021ba:	e9c1 2300 	strd	r2, r3, [r1]
    
    // Automatically stop trajectory mode when manual control is used
    if (ETH_POSE_GetTrajectoryMode()) {
 80021be:	f001 fb81 	bl	80038c4 <ETH_POSE_GetTrajectoryMode>
 80021c2:	4603      	mov	r3, r0
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d002      	beq.n	80021ce <cmd_stop+0x3a>
        ETH_POSE_SetTrajectoryMode(false);
 80021c8:	2000      	movs	r0, #0
 80021ca:	f001 fb61 	bl	8003890 <ETH_POSE_SetTrajectoryMode>
    }
	//__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, NEUTRAL);
}
 80021ce:	bf00      	nop
 80021d0:	3708      	adds	r7, #8
 80021d2:	46bd      	mov	sp, r7
 80021d4:	bd80      	pop	{r7, pc}
 80021d6:	bf00      	nop
 80021d8:	080224c8 	.word	0x080224c8
 80021dc:	24000450 	.word	0x24000450
 80021e0:	24000458 	.word	0x24000458

080021e4 <cmd_hello>:


static void cmd_hello(const char *args)
{
 80021e4:	b580      	push	{r7, lr}
 80021e6:	b082      	sub	sp, #8
 80021e8:	af00      	add	r7, sp, #0
 80021ea:	6078      	str	r0, [r7, #4]
    (void)args;
    BSP_LED_Toggle(LED_RED);
 80021ec:	2002      	movs	r0, #2
 80021ee:	f003 f813 	bl	8005218 <BSP_LED_Toggle>
    CMD_Send("hello\r\n");
 80021f2:	4803      	ldr	r0, [pc, #12]	@ (8002200 <cmd_hello+0x1c>)
 80021f4:	f7ff fe4c 	bl	8001e90 <CMD_Send>
}
 80021f8:	bf00      	nop
 80021fa:	3708      	adds	r7, #8
 80021fc:	46bd      	mov	sp, r7
 80021fe:	bd80      	pop	{r7, pc}
 8002200:	080224d0 	.word	0x080224d0

08002204 <cmd_reset>:

static void cmd_reset(const char *args)
{
 8002204:	b580      	push	{r7, lr}
 8002206:	b082      	sub	sp, #8
 8002208:	af00      	add	r7, sp, #0
 800220a:	6078      	str	r0, [r7, #4]
    (void)args;

    // Optional: tell the phone first
    CMD_Send("resetting...\r\n");
 800220c:	4806      	ldr	r0, [pc, #24]	@ (8002228 <cmd_reset+0x24>)
 800220e:	f7ff fe3f 	bl	8001e90 <CMD_Send>

    // Give UART a moment to flush (FreeRTOS-safe delay)
    vTaskDelay(pdMS_TO_TICKS(50));
 8002212:	2032      	movs	r0, #50	@ 0x32
 8002214:	f00f fa0c 	bl	8011630 <vTaskDelay>
  __ASM volatile ("dsb 0xF":::"memory");
 8002218:	f3bf 8f4f 	dsb	sy
}
 800221c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800221e:	f3bf 8f6f 	isb	sy
}
 8002222:	bf00      	nop

    __DSB();
    __ISB();
    NVIC_SystemReset();
 8002224:	f7ff fbd2 	bl	80019cc <__NVIC_SystemReset>
 8002228:	080224d8 	.word	0x080224d8

0800222c <cmd_help>:
}

static void cmd_help(const char *args)
{
 800222c:	b580      	push	{r7, lr}
 800222e:	b084      	sub	sp, #16
 8002230:	af00      	add	r7, sp, #0
 8002232:	6078      	str	r0, [r7, #4]
    (void)args;
    CMD_Send("Commands:\r\n");
 8002234:	4816      	ldr	r0, [pc, #88]	@ (8002290 <cmd_help+0x64>)
 8002236:	f7ff fe2b 	bl	8001e90 <CMD_Send>
    for (size_t i = 0; i < s_cmdTableCount; i++)
 800223a:	2300      	movs	r3, #0
 800223c:	60fb      	str	r3, [r7, #12]
 800223e:	e01d      	b.n	800227c <cmd_help+0x50>
    {
        const cmd_entry_t *e = &s_cmdTable[i];
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	011b      	lsls	r3, r3, #4
 8002244:	4a13      	ldr	r2, [pc, #76]	@ (8002294 <cmd_help+0x68>)
 8002246:	4413      	add	r3, r2
 8002248:	60bb      	str	r3, [r7, #8]
#if CMD_ENABLE_NAME_COMMANDS
        CMD_Printf("  %u  %-8s  %s\r\n", (unsigned)e->id, (e->name ? e->name : ""), (e->help ? e->help : ""));
 800224a:	68bb      	ldr	r3, [r7, #8]
 800224c:	881b      	ldrh	r3, [r3, #0]
 800224e:	4619      	mov	r1, r3
 8002250:	68bb      	ldr	r3, [r7, #8]
 8002252:	685b      	ldr	r3, [r3, #4]
 8002254:	2b00      	cmp	r3, #0
 8002256:	d002      	beq.n	800225e <cmd_help+0x32>
 8002258:	68bb      	ldr	r3, [r7, #8]
 800225a:	685a      	ldr	r2, [r3, #4]
 800225c:	e000      	b.n	8002260 <cmd_help+0x34>
 800225e:	4a0e      	ldr	r2, [pc, #56]	@ (8002298 <cmd_help+0x6c>)
 8002260:	68bb      	ldr	r3, [r7, #8]
 8002262:	689b      	ldr	r3, [r3, #8]
 8002264:	2b00      	cmp	r3, #0
 8002266:	d002      	beq.n	800226e <cmd_help+0x42>
 8002268:	68bb      	ldr	r3, [r7, #8]
 800226a:	689b      	ldr	r3, [r3, #8]
 800226c:	e000      	b.n	8002270 <cmd_help+0x44>
 800226e:	4b0a      	ldr	r3, [pc, #40]	@ (8002298 <cmd_help+0x6c>)
 8002270:	480a      	ldr	r0, [pc, #40]	@ (800229c <cmd_help+0x70>)
 8002272:	f7ff fe43 	bl	8001efc <CMD_Printf>
    for (size_t i = 0; i < s_cmdTableCount; i++)
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	3301      	adds	r3, #1
 800227a:	60fb      	str	r3, [r7, #12]
 800227c:	2209      	movs	r2, #9
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	4293      	cmp	r3, r2
 8002282:	d3dd      	bcc.n	8002240 <cmd_help+0x14>
#else
        CMD_Printf("  %u  %s\r\n", (unsigned)e->id, (e->help ? e->help : ""));
#endif
    }
}
 8002284:	bf00      	nop
 8002286:	bf00      	nop
 8002288:	3710      	adds	r7, #16
 800228a:	46bd      	mov	sp, r7
 800228c:	bd80      	pop	{r7, pc}
 800228e:	bf00      	nop
 8002290:	080224e8 	.word	0x080224e8
 8002294:	08025610 	.word	0x08025610
 8002298:	080224f4 	.word	0x080224f4
 800229c:	080224f8 	.word	0x080224f8

080022a0 <cmd_traj>:

static void cmd_traj(const char *args)
{
 80022a0:	b580      	push	{r7, lr}
 80022a2:	b084      	sub	sp, #16
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	6078      	str	r0, [r7, #4]
    // Parse argument: 1=start trajectory mode, 0=stop trajectory mode
    int mode = 0;
 80022a8:	2300      	movs	r3, #0
 80022aa:	60fb      	str	r3, [r7, #12]
    if (args && *args) {
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d007      	beq.n	80022c2 <cmd_traj+0x22>
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	781b      	ldrb	r3, [r3, #0]
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d003      	beq.n	80022c2 <cmd_traj+0x22>
        mode = atoi(args);
 80022ba:	6878      	ldr	r0, [r7, #4]
 80022bc:	f01a fd42 	bl	801cd44 <atoi>
 80022c0:	60f8      	str	r0, [r7, #12]
    }
    
    if (mode == 1) {
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	2b01      	cmp	r3, #1
 80022c6:	d106      	bne.n	80022d6 <cmd_traj+0x36>
        ETH_POSE_SetTrajectoryMode(true);
 80022c8:	2001      	movs	r0, #1
 80022ca:	f001 fae1 	bl	8003890 <ETH_POSE_SetTrajectoryMode>
        CMD_Send("Trajectory mode STARTED\r\n");
 80022ce:	4807      	ldr	r0, [pc, #28]	@ (80022ec <cmd_traj+0x4c>)
 80022d0:	f7ff fdde 	bl	8001e90 <CMD_Send>
    } else {
        ETH_POSE_SetTrajectoryMode(false);
        CMD_Send("Trajectory mode STOPPED\r\n");
    }
}
 80022d4:	e005      	b.n	80022e2 <cmd_traj+0x42>
        ETH_POSE_SetTrajectoryMode(false);
 80022d6:	2000      	movs	r0, #0
 80022d8:	f001 fada 	bl	8003890 <ETH_POSE_SetTrajectoryMode>
        CMD_Send("Trajectory mode STOPPED\r\n");
 80022dc:	4804      	ldr	r0, [pc, #16]	@ (80022f0 <cmd_traj+0x50>)
 80022de:	f7ff fdd7 	bl	8001e90 <CMD_Send>
}
 80022e2:	bf00      	nop
 80022e4:	3710      	adds	r7, #16
 80022e6:	46bd      	mov	sp, r7
 80022e8:	bd80      	pop	{r7, pc}
 80022ea:	bf00      	nop
 80022ec:	0802250c 	.word	0x0802250c
 80022f0:	08022528 	.word	0x08022528
 80022f4:	00000000 	.word	0x00000000

080022f8 <Controller_Step>:
void Controller_Step(const double           x[3],
                     const double           xd[5],
					 const double			vd[3],
					 int selector,
					 double dt)
{
 80022f8:	b590      	push	{r4, r7, lr}
 80022fa:	f5ad 7d69 	sub.w	sp, sp, #932	@ 0x3a4
 80022fe:	af00      	add	r7, sp, #0
 8002300:	f507 7468 	add.w	r4, r7, #928	@ 0x3a0
 8002304:	f5a4 7463 	sub.w	r4, r4, #908	@ 0x38c
 8002308:	6020      	str	r0, [r4, #0]
 800230a:	f507 7068 	add.w	r0, r7, #928	@ 0x3a0
 800230e:	f5a0 7064 	sub.w	r0, r0, #912	@ 0x390
 8002312:	6001      	str	r1, [r0, #0]
 8002314:	f507 7168 	add.w	r1, r7, #928	@ 0x3a0
 8002318:	f5a1 7165 	sub.w	r1, r1, #916	@ 0x394
 800231c:	600a      	str	r2, [r1, #0]
 800231e:	f507 7268 	add.w	r2, r7, #928	@ 0x3a0
 8002322:	f5a2 7266 	sub.w	r2, r2, #920	@ 0x398
 8002326:	6013      	str	r3, [r2, #0]
 8002328:	463b      	mov	r3, r7
 800232a:	ed83 0b00 	vstr	d0, [r3]
    if (!x || !xd) return;
 800232e:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002332:	f5a3 7363 	sub.w	r3, r3, #908	@ 0x38c
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	2b00      	cmp	r3, #0
 800233a:	f001 81b0 	beq.w	800369e <Controller_Step+0x13a6>
 800233e:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002342:	f5a3 7364 	sub.w	r3, r3, #912	@ 0x390
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	2b00      	cmp	r3, #0
 800234a:	f001 81a8 	beq.w	800369e <Controller_Step+0x13a6>
    //if (dt <= 0.0) dt = 1e-3;

    // -------------------------
    // current state
    // -------------------------
    const double pos[2] = { x[0], x[1] };
 800234e:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002352:	f5a3 7363 	sub.w	r3, r3, #908	@ 0x38c
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	e9d3 2300 	ldrd	r2, r3, [r3]
 800235c:	f507 7168 	add.w	r1, r7, #928	@ 0x3a0
 8002360:	f5a1 711a 	sub.w	r1, r1, #616	@ 0x268
 8002364:	e9c1 2300 	strd	r2, r3, [r1]
 8002368:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 800236c:	f5a3 7363 	sub.w	r3, r3, #908	@ 0x38c
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	3308      	adds	r3, #8
 8002374:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002378:	f507 7168 	add.w	r1, r7, #928	@ 0x3a0
 800237c:	f5a1 711a 	sub.w	r1, r1, #616	@ 0x268
 8002380:	e9c1 2302 	strd	r2, r3, [r1, #8]
    const double yaw    = x[2];
 8002384:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002388:	f5a3 7363 	sub.w	r3, r3, #908	@ 0x38c
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	3310      	adds	r3, #16
 8002390:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002394:	e9c7 23dc 	strd	r2, r3, [r7, #880]	@ 0x370

    // desired state
    const double pos_d[2] = { xd[0], xd[1] };
 8002398:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 800239c:	f5a3 7364 	sub.w	r3, r3, #912	@ 0x390
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023a6:	f507 7168 	add.w	r1, r7, #928	@ 0x3a0
 80023aa:	f5a1 711e 	sub.w	r1, r1, #632	@ 0x278
 80023ae:	e9c1 2300 	strd	r2, r3, [r1]
 80023b2:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80023b6:	f5a3 7364 	sub.w	r3, r3, #912	@ 0x390
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	3308      	adds	r3, #8
 80023be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023c2:	f507 7168 	add.w	r1, r7, #928	@ 0x3a0
 80023c6:	f5a1 711e 	sub.w	r1, r1, #632	@ 0x278
 80023ca:	e9c1 2302 	strd	r2, r3, [r1, #8]
    const double yaw_d    = xd[2];
 80023ce:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80023d2:	f5a3 7364 	sub.w	r3, r3, #912	@ 0x390
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	3310      	adds	r3, #16
 80023da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023de:	e9c7 23da 	strd	r2, r3, [r7, #872]	@ 0x368
    const double vx_world = xd[3];  // Feedforward velocity from trajectory
 80023e2:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80023e6:	f5a3 7364 	sub.w	r3, r3, #912	@ 0x390
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	3318      	adds	r3, #24
 80023ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023f2:	e9c7 23d8 	strd	r2, r3, [r7, #864]	@ 0x360
    const double vy_world = xd[4];
 80023f6:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80023fa:	f5a3 7364 	sub.w	r3, r3, #912	@ 0x390
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	3320      	adds	r3, #32
 8002402:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002406:	e9c7 23d6 	strd	r2, r3, [r7, #856]	@ 0x358
    
    double v_des_body[2] = {0};
 800240a:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 800240e:	f5a3 7322 	sub.w	r3, r3, #648	@ 0x288
 8002412:	461a      	mov	r2, r3
 8002414:	2300      	movs	r3, #0
 8002416:	6013      	str	r3, [r2, #0]
 8002418:	6053      	str	r3, [r2, #4]
 800241a:	6093      	str	r3, [r2, #8]
 800241c:	60d3      	str	r3, [r2, #12]
    if (selector)
 800241e:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002422:	f5a3 7366 	sub.w	r3, r3, #920	@ 0x398
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	2b00      	cmp	r3, #0
 800242a:	f000 8173 	beq.w	8002714 <Controller_Step+0x41c>
    {
		// ================================
		// 1) FEEDFORWARD + ERROR CORRECTION
		// ================================
		const double c = cos(yaw);
 800242e:	ed97 0bdc 	vldr	d0, [r7, #880]	@ 0x370
 8002432:	f01f f95d 	bl	80216f0 <cos>
 8002436:	ed87 0bd0 	vstr	d0, [r7, #832]	@ 0x340
		const double s = sin(yaw);
 800243a:	ed97 0bdc 	vldr	d0, [r7, #880]	@ 0x370
 800243e:	f01f f9a3 	bl	8021788 <sin>
 8002442:	ed87 0bce 	vstr	d0, [r7, #824]	@ 0x338

		// Feedforward: convert trajectory velocity to body frame
		// R' = [ c  s; -s  c]
		double v_ff_body[2];
		v_ff_body[0] =  c * vx_world + s * vy_world;
 8002446:	ed97 6bd0 	vldr	d6, [r7, #832]	@ 0x340
 800244a:	ed97 7bd8 	vldr	d7, [r7, #864]	@ 0x360
 800244e:	ee26 6b07 	vmul.f64	d6, d6, d7
 8002452:	ed97 5bce 	vldr	d5, [r7, #824]	@ 0x338
 8002456:	ed97 7bd6 	vldr	d7, [r7, #856]	@ 0x358
 800245a:	ee25 7b07 	vmul.f64	d7, d5, d7
 800245e:	ee36 7b07 	vadd.f64	d7, d6, d7
 8002462:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002466:	f5a3 7356 	sub.w	r3, r3, #856	@ 0x358
 800246a:	ed83 7b00 	vstr	d7, [r3]
		v_ff_body[1] = -s * vx_world + c * vy_world;
 800246e:	ed97 7bce 	vldr	d7, [r7, #824]	@ 0x338
 8002472:	eeb1 6b47 	vneg.f64	d6, d7
 8002476:	ed97 7bd8 	vldr	d7, [r7, #864]	@ 0x360
 800247a:	ee26 6b07 	vmul.f64	d6, d6, d7
 800247e:	ed97 5bd0 	vldr	d5, [r7, #832]	@ 0x340
 8002482:	ed97 7bd6 	vldr	d7, [r7, #856]	@ 0x358
 8002486:	ee25 7b07 	vmul.f64	d7, d5, d7
 800248a:	ee36 7b07 	vadd.f64	d7, d6, d7
 800248e:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002492:	f5a3 7356 	sub.w	r3, r3, #856	@ 0x358
 8002496:	ed83 7b02 	vstr	d7, [r3, #8]

		// Small position error correction
		const double d_world[2] = { pos_d[0] - pos[0], pos_d[1] - pos[1] };
 800249a:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 800249e:	f5a3 731e 	sub.w	r3, r3, #632	@ 0x278
 80024a2:	ed93 6b00 	vldr	d6, [r3]
 80024a6:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80024aa:	f5a3 731a 	sub.w	r3, r3, #616	@ 0x268
 80024ae:	ed93 7b00 	vldr	d7, [r3]
 80024b2:	ee36 7b47 	vsub.f64	d7, d6, d7
 80024b6:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80024ba:	f5a3 735a 	sub.w	r3, r3, #872	@ 0x368
 80024be:	ed83 7b00 	vstr	d7, [r3]
 80024c2:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80024c6:	f5a3 731e 	sub.w	r3, r3, #632	@ 0x278
 80024ca:	ed93 6b02 	vldr	d6, [r3, #8]
 80024ce:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80024d2:	f5a3 731a 	sub.w	r3, r3, #616	@ 0x268
 80024d6:	ed93 7b02 	vldr	d7, [r3, #8]
 80024da:	ee36 7b47 	vsub.f64	d7, d6, d7
 80024de:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80024e2:	f5a3 735a 	sub.w	r3, r3, #872	@ 0x368
 80024e6:	ed83 7b02 	vstr	d7, [r3, #8]
		
		// d_body = R' * d_world
		double d_body[2];
		d_body[0] =  c * d_world[0] + s * d_world[1];
 80024ea:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80024ee:	f5a3 735a 	sub.w	r3, r3, #872	@ 0x368
 80024f2:	ed93 6b00 	vldr	d6, [r3]
 80024f6:	ed97 7bd0 	vldr	d7, [r7, #832]	@ 0x340
 80024fa:	ee26 6b07 	vmul.f64	d6, d6, d7
 80024fe:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002502:	f5a3 735a 	sub.w	r3, r3, #872	@ 0x368
 8002506:	ed93 5b02 	vldr	d5, [r3, #8]
 800250a:	ed97 7bce 	vldr	d7, [r7, #824]	@ 0x338
 800250e:	ee25 7b07 	vmul.f64	d7, d5, d7
 8002512:	ee36 7b07 	vadd.f64	d7, d6, d7
 8002516:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 800251a:	f5a3 735e 	sub.w	r3, r3, #888	@ 0x378
 800251e:	ed83 7b00 	vstr	d7, [r3]
		d_body[1] = -s * d_world[0] + c * d_world[1];
 8002522:	ed97 7bce 	vldr	d7, [r7, #824]	@ 0x338
 8002526:	eeb1 6b47 	vneg.f64	d6, d7
 800252a:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 800252e:	f5a3 735a 	sub.w	r3, r3, #872	@ 0x368
 8002532:	ed93 7b00 	vldr	d7, [r3]
 8002536:	ee26 6b07 	vmul.f64	d6, d6, d7
 800253a:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 800253e:	f5a3 735a 	sub.w	r3, r3, #872	@ 0x368
 8002542:	ed93 5b02 	vldr	d5, [r3, #8]
 8002546:	ed97 7bd0 	vldr	d7, [r7, #832]	@ 0x340
 800254a:	ee25 7b07 	vmul.f64	d7, d5, d7
 800254e:	ee36 7b07 	vadd.f64	d7, d6, d7
 8002552:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002556:	f5a3 735e 	sub.w	r3, r3, #888	@ 0x378
 800255a:	ed83 7b02 	vstr	d7, [r3, #8]

		// Use small P gain for position error correction only
		double v_corr_body[2];
		v_corr_body[0] = k_p * d_body[0];
 800255e:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002562:	f5a3 735e 	sub.w	r3, r3, #888	@ 0x378
 8002566:	ed93 6b00 	vldr	d6, [r3]
 800256a:	4bdf      	ldr	r3, [pc, #892]	@ (80028e8 <Controller_Step+0x5f0>)
 800256c:	ed93 7b00 	vldr	d7, [r3]
 8002570:	ee26 7b07 	vmul.f64	d7, d6, d7
 8002574:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002578:	f5a3 7362 	sub.w	r3, r3, #904	@ 0x388
 800257c:	ed83 7b00 	vstr	d7, [r3]
		v_corr_body[1] = k_p * d_body[1];
 8002580:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002584:	f5a3 735e 	sub.w	r3, r3, #888	@ 0x378
 8002588:	ed93 6b02 	vldr	d6, [r3, #8]
 800258c:	4bd6      	ldr	r3, [pc, #856]	@ (80028e8 <Controller_Step+0x5f0>)
 800258e:	ed93 7b00 	vldr	d7, [r3]
 8002592:	ee26 7b07 	vmul.f64	d7, d6, d7
 8002596:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 800259a:	f5a3 7362 	sub.w	r3, r3, #904	@ 0x388
 800259e:	ed83 7b02 	vstr	d7, [r3, #8]

		// Combined velocity (feedforward dominates)
		v_des_body[0] = v_ff_body[0] + v_corr_body[0];
 80025a2:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80025a6:	f5a3 7356 	sub.w	r3, r3, #856	@ 0x358
 80025aa:	ed93 6b00 	vldr	d6, [r3]
 80025ae:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80025b2:	f5a3 7362 	sub.w	r3, r3, #904	@ 0x388
 80025b6:	ed93 7b00 	vldr	d7, [r3]
 80025ba:	ee36 7b07 	vadd.f64	d7, d6, d7
 80025be:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80025c2:	f5a3 7322 	sub.w	r3, r3, #648	@ 0x288
 80025c6:	ed83 7b00 	vstr	d7, [r3]
		v_des_body[1] = v_ff_body[1] + v_corr_body[1];
 80025ca:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80025ce:	f5a3 7356 	sub.w	r3, r3, #856	@ 0x358
 80025d2:	ed93 6b02 	vldr	d6, [r3, #8]
 80025d6:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80025da:	f5a3 7362 	sub.w	r3, r3, #904	@ 0x388
 80025de:	ed93 7b02 	vldr	d7, [r3, #8]
 80025e2:	ee36 7b07 	vadd.f64	d7, d6, d7
 80025e6:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80025ea:	f5a3 7322 	sub.w	r3, r3, #648	@ 0x288
 80025ee:	ed83 7b02 	vstr	d7, [r3, #8]
 80025f2:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80025f6:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 80025fa:	f107 0218 	add.w	r2, r7, #24
 80025fe:	601a      	str	r2, [r3, #0]
    const double x = v[0];
 8002600:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 8002604:	4619      	mov	r1, r3
 8002606:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 800260a:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002614:	e9c1 2300 	strd	r2, r3, [r1]
    const double y = v[1];
 8002618:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 800261c:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	3308      	adds	r3, #8
 8002624:	f507 721c 	add.w	r2, r7, #624	@ 0x270
 8002628:	4611      	mov	r1, r2
 800262a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800262e:	e941 2302 	strd	r2, r3, [r1, #-8]
    return sqrt(x*x + y*y);
 8002632:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 8002636:	ed93 7b00 	vldr	d7, [r3]
 800263a:	ee27 6b07 	vmul.f64	d6, d7, d7
 800263e:	f507 731c 	add.w	r3, r7, #624	@ 0x270
 8002642:	ed13 7b02 	vldr	d7, [r3, #-8]
 8002646:	ee27 7b07 	vmul.f64	d7, d7, d7
 800264a:	ee36 7b07 	vadd.f64	d7, d6, d7
 800264e:	eeb0 0b47 	vmov.f64	d0, d7
 8002652:	f01f f82d 	bl	80216b0 <sqrt>
 8002656:	eeb0 7b40 	vmov.f64	d7, d0

		// Limit correction to avoid fighting trajectory (max 0.1 m/s)
		const double v_corr_mag = norm2_2(v_corr_body);
 800265a:	ed87 7bcc 	vstr	d7, [r7, #816]	@ 0x330
		if (v_corr_mag > 0.1) {
 800265e:	ed97 7bcc 	vldr	d7, [r7, #816]	@ 0x330
 8002662:	ed9f 6b95 	vldr	d6, [pc, #596]	@ 80028b8 <Controller_Step+0x5c0>
 8002666:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800266a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800266e:	f340 80a4 	ble.w	80027ba <Controller_Step+0x4c2>
			const double scale = 0.1 / v_corr_mag;
 8002672:	ed9f 5b91 	vldr	d5, [pc, #580]	@ 80028b8 <Controller_Step+0x5c0>
 8002676:	ed97 6bcc 	vldr	d6, [r7, #816]	@ 0x330
 800267a:	ee85 7b06 	vdiv.f64	d7, d5, d6
 800267e:	ed87 7bca 	vstr	d7, [r7, #808]	@ 0x328
			v_corr_body[0] *= scale;
 8002682:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002686:	f5a3 7362 	sub.w	r3, r3, #904	@ 0x388
 800268a:	ed93 6b00 	vldr	d6, [r3]
 800268e:	ed97 7bca 	vldr	d7, [r7, #808]	@ 0x328
 8002692:	ee26 7b07 	vmul.f64	d7, d6, d7
 8002696:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 800269a:	f5a3 7362 	sub.w	r3, r3, #904	@ 0x388
 800269e:	ed83 7b00 	vstr	d7, [r3]
			v_corr_body[1] *= scale;
 80026a2:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80026a6:	f5a3 7362 	sub.w	r3, r3, #904	@ 0x388
 80026aa:	ed93 6b02 	vldr	d6, [r3, #8]
 80026ae:	ed97 7bca 	vldr	d7, [r7, #808]	@ 0x328
 80026b2:	ee26 7b07 	vmul.f64	d7, d6, d7
 80026b6:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80026ba:	f5a3 7362 	sub.w	r3, r3, #904	@ 0x388
 80026be:	ed83 7b02 	vstr	d7, [r3, #8]
			v_des_body[0] = v_ff_body[0] + v_corr_body[0];
 80026c2:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80026c6:	f5a3 7356 	sub.w	r3, r3, #856	@ 0x358
 80026ca:	ed93 6b00 	vldr	d6, [r3]
 80026ce:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80026d2:	f5a3 7362 	sub.w	r3, r3, #904	@ 0x388
 80026d6:	ed93 7b00 	vldr	d7, [r3]
 80026da:	ee36 7b07 	vadd.f64	d7, d6, d7
 80026de:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80026e2:	f5a3 7322 	sub.w	r3, r3, #648	@ 0x288
 80026e6:	ed83 7b00 	vstr	d7, [r3]
			v_des_body[1] = v_ff_body[1] + v_corr_body[1];
 80026ea:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80026ee:	f5a3 7356 	sub.w	r3, r3, #856	@ 0x358
 80026f2:	ed93 6b02 	vldr	d6, [r3, #8]
 80026f6:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80026fa:	f5a3 7362 	sub.w	r3, r3, #904	@ 0x388
 80026fe:	ed93 7b02 	vldr	d7, [r3, #8]
 8002702:	ee36 7b07 	vadd.f64	d7, d6, d7
 8002706:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 800270a:	f5a3 7322 	sub.w	r3, r3, #648	@ 0x288
 800270e:	ed83 7b02 	vstr	d7, [r3, #8]
 8002712:	e052      	b.n	80027ba <Controller_Step+0x4c2>
		}
    }
	else if (!selector)
 8002714:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002718:	f5a3 7366 	sub.w	r3, r3, #920	@ 0x398
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	2b00      	cmp	r3, #0
 8002720:	d14b      	bne.n	80027ba <Controller_Step+0x4c2>
	{
        const double c = cos(yaw);
 8002722:	ed97 0bdc 	vldr	d0, [r7, #880]	@ 0x370
 8002726:	f01e ffe3 	bl	80216f0 <cos>
 800272a:	ed87 0bd4 	vstr	d0, [r7, #848]	@ 0x350
        const double s = sin(yaw);
 800272e:	ed97 0bdc 	vldr	d0, [r7, #880]	@ 0x370
 8002732:	f01f f829 	bl	8021788 <sin>
 8002736:	ed87 0bd2 	vstr	d0, [r7, #840]	@ 0x348

        // body = R^T * world
        v_des_body[0] =  c*vd[0] + s*vd[1];
 800273a:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 800273e:	f5a3 7365 	sub.w	r3, r3, #916	@ 0x394
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	ed93 6b00 	vldr	d6, [r3]
 8002748:	ed97 7bd4 	vldr	d7, [r7, #848]	@ 0x350
 800274c:	ee26 6b07 	vmul.f64	d6, d6, d7
 8002750:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002754:	f5a3 7365 	sub.w	r3, r3, #916	@ 0x394
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	3308      	adds	r3, #8
 800275c:	ed93 5b00 	vldr	d5, [r3]
 8002760:	ed97 7bd2 	vldr	d7, [r7, #840]	@ 0x348
 8002764:	ee25 7b07 	vmul.f64	d7, d5, d7
 8002768:	ee36 7b07 	vadd.f64	d7, d6, d7
 800276c:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002770:	f5a3 7322 	sub.w	r3, r3, #648	@ 0x288
 8002774:	ed83 7b00 	vstr	d7, [r3]
        v_des_body[1] = -s*vd[0] + c*vd[1];
 8002778:	ed97 7bd2 	vldr	d7, [r7, #840]	@ 0x348
 800277c:	eeb1 6b47 	vneg.f64	d6, d7
 8002780:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002784:	f5a3 7365 	sub.w	r3, r3, #916	@ 0x394
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	ed93 7b00 	vldr	d7, [r3]
 800278e:	ee26 6b07 	vmul.f64	d6, d6, d7
 8002792:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002796:	f5a3 7365 	sub.w	r3, r3, #916	@ 0x394
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	3308      	adds	r3, #8
 800279e:	ed93 5b00 	vldr	d5, [r3]
 80027a2:	ed97 7bd4 	vldr	d7, [r7, #848]	@ 0x350
 80027a6:	ee25 7b07 	vmul.f64	d7, d5, d7
 80027aa:	ee36 7b07 	vadd.f64	d7, d6, d7
 80027ae:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80027b2:	f5a3 7322 	sub.w	r3, r3, #648	@ 0x288
 80027b6:	ed83 7b02 	vstr	d7, [r3, #8]
	}
    
    // No translational accel limiting - using velocity directly
    const double vx_body = v_des_body[0];
 80027ba:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80027be:	f5a3 7322 	sub.w	r3, r3, #648	@ 0x288
 80027c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027c6:	e9c7 23c8 	strd	r2, r3, [r7, #800]	@ 0x320
    const double vy_body = v_des_body[1];
 80027ca:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80027ce:	f5a3 7322 	sub.w	r3, r3, #648	@ 0x288
 80027d2:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80027d6:	e9c7 23c6 	strd	r2, r3, [r7, #792]	@ 0x318

    // ================================
    // 3) YAW CONTROL
    // ================================
    double omega = 0;
 80027da:	f04f 0200 	mov.w	r2, #0
 80027de:	f04f 0300 	mov.w	r3, #0
 80027e2:	e9c7 23e6 	strd	r2, r3, [r7, #920]	@ 0x398
    if (selector)
 80027e6:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80027ea:	f5a3 7366 	sub.w	r3, r3, #920	@ 0x398
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	f000 8107 	beq.w	8002a04 <Controller_Step+0x70c>
    {
		const double e = wrapPi(yaw_d - yaw);
 80027f6:	ed97 6bda 	vldr	d6, [r7, #872]	@ 0x368
 80027fa:	ed97 7bdc 	vldr	d7, [r7, #880]	@ 0x370
 80027fe:	ee36 7b47 	vsub.f64	d7, d6, d7
 8002802:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8002806:	ed83 7b00 	vstr	d7, [r3]
    while (a > M_PI)  a -= TWO_PI;
 800280a:	e00b      	b.n	8002824 <Controller_Step+0x52c>
 800280c:	ed9f 6b2c 	vldr	d6, [pc, #176]	@ 80028c0 <Controller_Step+0x5c8>
 8002810:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8002814:	f507 7218 	add.w	r2, r7, #608	@ 0x260
 8002818:	ed92 7b00 	vldr	d7, [r2]
 800281c:	ee37 7b46 	vsub.f64	d7, d7, d6
 8002820:	ed83 7b00 	vstr	d7, [r3]
 8002824:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8002828:	ed93 7b00 	vldr	d7, [r3]
 800282c:	ed9f 6b26 	vldr	d6, [pc, #152]	@ 80028c8 <Controller_Step+0x5d0>
 8002830:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8002834:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002838:	dce8      	bgt.n	800280c <Controller_Step+0x514>
    while (a <= -M_PI) a += TWO_PI;
 800283a:	e00b      	b.n	8002854 <Controller_Step+0x55c>
 800283c:	ed9f 6b20 	vldr	d6, [pc, #128]	@ 80028c0 <Controller_Step+0x5c8>
 8002840:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8002844:	f507 7218 	add.w	r2, r7, #608	@ 0x260
 8002848:	ed92 7b00 	vldr	d7, [r2]
 800284c:	ee36 7b07 	vadd.f64	d7, d6, d7
 8002850:	ed83 7b00 	vstr	d7, [r3]
 8002854:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8002858:	ed93 7b00 	vldr	d7, [r3]
 800285c:	ed9f 6b1c 	vldr	d6, [pc, #112]	@ 80028d0 <Controller_Step+0x5d8>
 8002860:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8002864:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002868:	d9e8      	bls.n	800283c <Controller_Step+0x544>
    return a;
 800286a:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 800286e:	e9d3 2300 	ldrd	r2, r3, [r3]
		const double e = wrapPi(yaw_d - yaw);
 8002872:	e9c7 23c4 	strd	r2, r3, [r7, #784]	@ 0x310

		const double yaw_dead = (1.0 * M_PI / 180.0);  // 1 deg
 8002876:	a318      	add	r3, pc, #96	@ (adr r3, 80028d8 <Controller_Step+0x5e0>)
 8002878:	e9d3 2300 	ldrd	r2, r3, [r3]
 800287c:	e9c7 23c2 	strd	r2, r3, [r7, #776]	@ 0x308
		const double yaw_lin  = (6.0 * M_PI / 180.0);  // 6 deg
 8002880:	a317      	add	r3, pc, #92	@ (adr r3, 80028e0 <Controller_Step+0x5e8>)
 8002882:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002886:	e9c7 23c0 	strd	r2, r3, [r7, #768]	@ 0x300

		const double ae = fabs(e);
 800288a:	ed97 7bc4 	vldr	d7, [r7, #784]	@ 0x310
 800288e:	eeb0 7bc7 	vabs.f64	d7, d7
 8002892:	ed87 7bbe 	vstr	d7, [r7, #760]	@ 0x2f8
		if (ae < yaw_dead) {
 8002896:	ed97 6bbe 	vldr	d6, [r7, #760]	@ 0x2f8
 800289a:	ed97 7bc2 	vldr	d7, [r7, #776]	@ 0x308
 800289e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80028a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80028a6:	d521      	bpl.n	80028ec <Controller_Step+0x5f4>
			omega = 0.0;
 80028a8:	f04f 0200 	mov.w	r2, #0
 80028ac:	f04f 0300 	mov.w	r3, #0
 80028b0:	e9c7 23e6 	strd	r2, r3, [r7, #920]	@ 0x398
 80028b4:	e061      	b.n	800297a <Controller_Step+0x682>
 80028b6:	bf00      	nop
 80028b8:	9999999a 	.word	0x9999999a
 80028bc:	3fb99999 	.word	0x3fb99999
 80028c0:	54442d18 	.word	0x54442d18
 80028c4:	401921fb 	.word	0x401921fb
 80028c8:	54442d18 	.word	0x54442d18
 80028cc:	400921fb 	.word	0x400921fb
 80028d0:	54442d18 	.word	0x54442d18
 80028d4:	c00921fb 	.word	0xc00921fb
 80028d8:	a2529d39 	.word	0xa2529d39
 80028dc:	3f91df46 	.word	0x3f91df46
 80028e0:	f37bebd5 	.word	0xf37bebd5
 80028e4:	3fbacee9 	.word	0x3fbacee9
 80028e8:	24000018 	.word	0x24000018
		} else if (ae < yaw_lin) {
 80028ec:	ed97 6bbe 	vldr	d6, [r7, #760]	@ 0x2f8
 80028f0:	ed97 7bc0 	vldr	d7, [r7, #768]	@ 0x300
 80028f4:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80028f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80028fc:	d511      	bpl.n	8002922 <Controller_Step+0x62a>
			const double k_small = wmax / yaw_lin;
 80028fe:	4b91      	ldr	r3, [pc, #580]	@ (8002b44 <Controller_Step+0x84c>)
 8002900:	ed93 5b00 	vldr	d5, [r3]
 8002904:	ed97 6bc0 	vldr	d6, [r7, #768]	@ 0x300
 8002908:	ee85 7b06 	vdiv.f64	d7, d5, d6
 800290c:	ed87 7bbc 	vstr	d7, [r7, #752]	@ 0x2f0
			omega = k_small * e;
 8002910:	ed97 6bbc 	vldr	d6, [r7, #752]	@ 0x2f0
 8002914:	ed97 7bc4 	vldr	d7, [r7, #784]	@ 0x310
 8002918:	ee26 7b07 	vmul.f64	d7, d6, d7
 800291c:	ed87 7be6 	vstr	d7, [r7, #920]	@ 0x398
 8002920:	e02b      	b.n	800297a <Controller_Step+0x682>
 8002922:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8002926:	4619      	mov	r1, r3
 8002928:	e9d7 23c4 	ldrd	r2, r3, [r7, #784]	@ 0x310
 800292c:	e941 2302 	strd	r2, r3, [r1, #-8]
    return (x > 0.0) - (x < 0.0);
 8002930:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8002934:	ed13 7b02 	vldr	d7, [r3, #-8]
 8002938:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800293c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002940:	bfcc      	ite	gt
 8002942:	2301      	movgt	r3, #1
 8002944:	2300      	movle	r3, #0
 8002946:	b2db      	uxtb	r3, r3
 8002948:	461a      	mov	r2, r3
 800294a:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 800294e:	ed13 7b02 	vldr	d7, [r3, #-8]
 8002952:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8002956:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800295a:	bf4c      	ite	mi
 800295c:	2301      	movmi	r3, #1
 800295e:	2300      	movpl	r3, #0
 8002960:	b2db      	uxtb	r3, r3
 8002962:	1ad3      	subs	r3, r2, r3
 8002964:	ee07 3a90 	vmov	s15, r3
 8002968:	eeb8 6be7 	vcvt.f64.s32	d6, s15
		} else {
			omega = wmax * signum(e);
 800296c:	4b75      	ldr	r3, [pc, #468]	@ (8002b44 <Controller_Step+0x84c>)
 800296e:	ed93 7b00 	vldr	d7, [r3]
 8002972:	ee26 7b07 	vmul.f64	d7, d6, d7
 8002976:	ed87 7be6 	vstr	d7, [r7, #920]	@ 0x398
		}

		omega = clampd(omega, -wmax, wmax);
 800297a:	4b72      	ldr	r3, [pc, #456]	@ (8002b44 <Controller_Step+0x84c>)
 800297c:	ed93 7b00 	vldr	d7, [r3]
 8002980:	eeb1 7b47 	vneg.f64	d7, d7
 8002984:	4b6f      	ldr	r3, [pc, #444]	@ (8002b44 <Controller_Step+0x84c>)
 8002986:	e9d3 2300 	ldrd	r2, r3, [r3]
 800298a:	f507 7114 	add.w	r1, r7, #592	@ 0x250
 800298e:	460c      	mov	r4, r1
 8002990:	e9d7 01e6 	ldrd	r0, r1, [r7, #920]	@ 0x398
 8002994:	e9c4 0100 	strd	r0, r1, [r4]
 8002998:	f507 7114 	add.w	r1, r7, #592	@ 0x250
 800299c:	ed01 7b02 	vstr	d7, [r1, #-8]
 80029a0:	f507 7110 	add.w	r1, r7, #576	@ 0x240
 80029a4:	e9c1 2300 	strd	r2, r3, [r1]
    return (x < lo) ? lo : (x > hi) ? hi : x;
 80029a8:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 80029ac:	461a      	mov	r2, r3
 80029ae:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 80029b2:	ed92 6b00 	vldr	d6, [r2]
 80029b6:	ed13 7b02 	vldr	d7, [r3, #-8]
 80029ba:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80029be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80029c2:	d504      	bpl.n	80029ce <Controller_Step+0x6d6>
 80029c4:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 80029c8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80029cc:	e017      	b.n	80029fe <Controller_Step+0x706>
 80029ce:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 80029d2:	461a      	mov	r2, r3
 80029d4:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 80029d8:	ed92 6b00 	vldr	d6, [r2]
 80029dc:	ed93 7b00 	vldr	d7, [r3]
 80029e0:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80029e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80029e8:	dd04      	ble.n	80029f4 <Controller_Step+0x6fc>
 80029ea:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 80029ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029f2:	e004      	b.n	80029fe <Controller_Step+0x706>
 80029f4:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 80029f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029fc:	bf00      	nop
		omega = clampd(omega, -wmax, wmax);
 80029fe:	e9c7 23e6 	strd	r2, r3, [r7, #920]	@ 0x398
 8002a02:	e04f      	b.n	8002aa4 <Controller_Step+0x7ac>
    }
    else if (!selector)
 8002a04:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002a08:	f5a3 7366 	sub.w	r3, r3, #920	@ 0x398
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d148      	bne.n	8002aa4 <Controller_Step+0x7ac>
    {
        omega = clampd(vd[2], -wmax, wmax);
 8002a12:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002a16:	f5a3 7365 	sub.w	r3, r3, #916	@ 0x394
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	3310      	adds	r3, #16
 8002a1e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002a22:	4b48      	ldr	r3, [pc, #288]	@ (8002b44 <Controller_Step+0x84c>)
 8002a24:	ed93 7b00 	vldr	d7, [r3]
 8002a28:	eeb1 7b47 	vneg.f64	d7, d7
 8002a2c:	4b45      	ldr	r3, [pc, #276]	@ (8002b44 <Controller_Step+0x84c>)
 8002a2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a32:	f507 7410 	add.w	r4, r7, #576	@ 0x240
 8002a36:	e944 0102 	strd	r0, r1, [r4, #-8]
 8002a3a:	f507 710c 	add.w	r1, r7, #560	@ 0x230
 8002a3e:	ed81 7b00 	vstr	d7, [r1]
 8002a42:	f507 710c 	add.w	r1, r7, #560	@ 0x230
 8002a46:	e941 2302 	strd	r2, r3, [r1, #-8]
    return (x < lo) ? lo : (x > hi) ? hi : x;
 8002a4a:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 8002a4e:	461a      	mov	r2, r3
 8002a50:	f507 730c 	add.w	r3, r7, #560	@ 0x230
 8002a54:	ed12 6b02 	vldr	d6, [r2, #-8]
 8002a58:	ed93 7b00 	vldr	d7, [r3]
 8002a5c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8002a60:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a64:	d504      	bpl.n	8002a70 <Controller_Step+0x778>
 8002a66:	f507 730c 	add.w	r3, r7, #560	@ 0x230
 8002a6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a6e:	e017      	b.n	8002aa0 <Controller_Step+0x7a8>
 8002a70:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 8002a74:	461a      	mov	r2, r3
 8002a76:	f507 730c 	add.w	r3, r7, #560	@ 0x230
 8002a7a:	ed12 6b02 	vldr	d6, [r2, #-8]
 8002a7e:	ed13 7b02 	vldr	d7, [r3, #-8]
 8002a82:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8002a86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a8a:	dd04      	ble.n	8002a96 <Controller_Step+0x79e>
 8002a8c:	f507 730c 	add.w	r3, r7, #560	@ 0x230
 8002a90:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8002a94:	e004      	b.n	8002aa0 <Controller_Step+0x7a8>
 8002a96:	f507 7310 	add.w	r3, r7, #576	@ 0x240
 8002a9a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8002a9e:	bf00      	nop
        omega = clampd(vd[2], -wmax, wmax);
 8002aa0:	e9c7 23e6 	strd	r2, r3, [r7, #920]	@ 0x398
    }
    // yaw accel limit
    double domega = omega - yawrate_prev;
 8002aa4:	4b28      	ldr	r3, [pc, #160]	@ (8002b48 <Controller_Step+0x850>)
 8002aa6:	ed93 7b00 	vldr	d7, [r3]
 8002aaa:	ed97 6be6 	vldr	d6, [r7, #920]	@ 0x398
 8002aae:	ee36 7b47 	vsub.f64	d7, d6, d7
 8002ab2:	ed87 7bba 	vstr	d7, [r7, #744]	@ 0x2e8
    const double domega_max = dwmax * dt;
 8002ab6:	4b25      	ldr	r3, [pc, #148]	@ (8002b4c <Controller_Step+0x854>)
 8002ab8:	ed93 7b00 	vldr	d7, [r3]
 8002abc:	463b      	mov	r3, r7
 8002abe:	ed93 6b00 	vldr	d6, [r3]
 8002ac2:	ee26 7b07 	vmul.f64	d7, d6, d7
 8002ac6:	ed87 7bb8 	vstr	d7, [r7, #736]	@ 0x2e0
    domega = clampd(domega, -domega_max, domega_max);
 8002aca:	ed97 7bb8 	vldr	d7, [r7, #736]	@ 0x2e0
 8002ace:	eeb1 7b47 	vneg.f64	d7, d7
 8002ad2:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8002ad6:	4619      	mov	r1, r3
 8002ad8:	e9d7 23ba 	ldrd	r2, r3, [r7, #744]	@ 0x2e8
 8002adc:	e9c1 2300 	strd	r2, r3, [r1]
 8002ae0:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8002ae4:	ed03 7b02 	vstr	d7, [r3, #-8]
 8002ae8:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8002aec:	4619      	mov	r1, r3
 8002aee:	e9d7 23b8 	ldrd	r2, r3, [r7, #736]	@ 0x2e0
 8002af2:	e9c1 2300 	strd	r2, r3, [r1]
    return (x < lo) ? lo : (x > hi) ? hi : x;
 8002af6:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8002afa:	461a      	mov	r2, r3
 8002afc:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8002b00:	ed92 6b00 	vldr	d6, [r2]
 8002b04:	ed13 7b02 	vldr	d7, [r3, #-8]
 8002b08:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8002b0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b10:	d504      	bpl.n	8002b1c <Controller_Step+0x824>
 8002b12:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8002b16:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8002b1a:	e01e      	b.n	8002b5a <Controller_Step+0x862>
 8002b1c:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8002b20:	461a      	mov	r2, r3
 8002b22:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8002b26:	ed92 6b00 	vldr	d6, [r2]
 8002b2a:	ed93 7b00 	vldr	d7, [r3]
 8002b2e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8002b32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b36:	dd0b      	ble.n	8002b50 <Controller_Step+0x858>
 8002b38:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8002b3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b40:	e00b      	b.n	8002b5a <Controller_Step+0x862>
 8002b42:	bf00      	nop
 8002b44:	24000038 	.word	0x24000038
 8002b48:	24000488 	.word	0x24000488
 8002b4c:	24000040 	.word	0x24000040
 8002b50:	f507 73e0 	add.w	r3, r7, #448	@ 0x1c0
 8002b54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b58:	bf00      	nop
    domega = clampd(domega, -domega_max, domega_max);
 8002b5a:	e9c7 23ba 	strd	r2, r3, [r7, #744]	@ 0x2e8

    omega = yawrate_prev + domega;
 8002b5e:	4bdc      	ldr	r3, [pc, #880]	@ (8002ed0 <Controller_Step+0xbd8>)
 8002b60:	ed93 7b00 	vldr	d7, [r3]
 8002b64:	ed97 6bba 	vldr	d6, [r7, #744]	@ 0x2e8
 8002b68:	ee36 7b07 	vadd.f64	d7, d6, d7
 8002b6c:	ed87 7be6 	vstr	d7, [r7, #920]	@ 0x398
    yawrate_prev = omega;
 8002b70:	49d7      	ldr	r1, [pc, #860]	@ (8002ed0 <Controller_Step+0xbd8>)
 8002b72:	e9d7 23e6 	ldrd	r2, r3, [r7, #920]	@ 0x398
 8002b76:	e9c1 2300 	strd	r2, r3, [r1]
 8002b7a:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 8002b7e:	4619      	mov	r1, r3
 8002b80:	f04f 0200 	mov.w	r2, #0
 8002b84:	f04f 0300 	mov.w	r3, #0
 8002b88:	e9c1 2300 	strd	r2, r3, [r1]
 8002b8c:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 8002b90:	4619      	mov	r1, r3
 8002b92:	f04f 0200 	mov.w	r2, #0
 8002b96:	f04f 0300 	mov.w	r3, #0
 8002b9a:	e941 2302 	strd	r2, r3, [r1, #-8]
 8002b9e:	f507 73f0 	add.w	r3, r7, #480	@ 0x1e0
 8002ba2:	4619      	mov	r1, r3
 8002ba4:	e9d7 23e6 	ldrd	r2, r3, [r7, #920]	@ 0x398
 8002ba8:	e9c1 2300 	strd	r2, r3, [r1]
 8002bac:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002bb0:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8002bb4:	f507 7280 	add.w	r2, r7, #256	@ 0x100
 8002bb8:	601a      	str	r2, [r3, #0]
    const double r_inv = 1.0 / rw;
 8002bba:	4bc6      	ldr	r3, [pc, #792]	@ (8002ed4 <Controller_Step+0xbdc>)
 8002bbc:	ed93 6b00 	vldr	d6, [r3]
 8002bc0:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8002bc4:	eeb7 5b00 	vmov.f64	d5, #112	@ 0x3f800000  1.0
 8002bc8:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8002bcc:	ed83 7b00 	vstr	d7, [r3]
    const double Lc = L; /* use global L */
 8002bd0:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8002bd4:	4619      	mov	r1, r3
 8002bd6:	4bc0      	ldr	r3, [pc, #768]	@ (8002ed8 <Controller_Step+0xbe0>)
 8002bd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002bdc:	e941 2302 	strd	r2, r3, [r1, #-8]
    u_out[0] = r_inv * ( vy_body + Lc * omega );
 8002be0:	f507 73f0 	add.w	r3, r7, #480	@ 0x1e0
 8002be4:	461a      	mov	r2, r3
 8002be6:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8002bea:	ed92 6b00 	vldr	d6, [r2]
 8002bee:	ed13 7b02 	vldr	d7, [r3, #-8]
 8002bf2:	ee26 6b07 	vmul.f64	d6, d6, d7
 8002bf6:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 8002bfa:	ed13 7b02 	vldr	d7, [r3, #-8]
 8002bfe:	ee36 6b07 	vadd.f64	d6, d6, d7
 8002c02:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8002c06:	ed93 7b00 	vldr	d7, [r3]
 8002c0a:	ee26 7b07 	vmul.f64	d7, d6, d7
 8002c0e:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002c12:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	ed83 7b00 	vstr	d7, [r3]
    u_out[1] = r_inv * ( -0.5 * vy_body + (SQRT3_2) * vx_body + Lc * omega );
 8002c1c:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 8002c20:	ed13 7b02 	vldr	d7, [r3, #-8]
 8002c24:	eebe 6b00 	vmov.f64	d6, #224	@ 0xbf000000 -0.5
 8002c28:	ee27 6b06 	vmul.f64	d6, d7, d6
 8002c2c:	ed9f 5ba4 	vldr	d5, [pc, #656]	@ 8002ec0 <Controller_Step+0xbc8>
 8002c30:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 8002c34:	ed93 7b00 	vldr	d7, [r3]
 8002c38:	ee25 7b07 	vmul.f64	d7, d5, d7
 8002c3c:	ee36 6b07 	vadd.f64	d6, d6, d7
 8002c40:	f507 73f0 	add.w	r3, r7, #480	@ 0x1e0
 8002c44:	461a      	mov	r2, r3
 8002c46:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8002c4a:	ed92 5b00 	vldr	d5, [r2]
 8002c4e:	ed13 7b02 	vldr	d7, [r3, #-8]
 8002c52:	ee25 7b07 	vmul.f64	d7, d5, d7
 8002c56:	ee36 6b07 	vadd.f64	d6, d6, d7
 8002c5a:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002c5e:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	3308      	adds	r3, #8
 8002c66:	f507 72e8 	add.w	r2, r7, #464	@ 0x1d0
 8002c6a:	ed92 7b00 	vldr	d7, [r2]
 8002c6e:	ee26 7b07 	vmul.f64	d7, d6, d7
 8002c72:	ed83 7b00 	vstr	d7, [r3]
    u_out[2] = r_inv * ( -0.5 * vy_body - (SQRT3_2) * vx_body + Lc * omega );
 8002c76:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 8002c7a:	ed13 7b02 	vldr	d7, [r3, #-8]
 8002c7e:	eebe 6b00 	vmov.f64	d6, #224	@ 0xbf000000 -0.5
 8002c82:	ee27 6b06 	vmul.f64	d6, d7, d6
 8002c86:	ed9f 5b8e 	vldr	d5, [pc, #568]	@ 8002ec0 <Controller_Step+0xbc8>
 8002c8a:	f507 73f8 	add.w	r3, r7, #496	@ 0x1f0
 8002c8e:	ed93 7b00 	vldr	d7, [r3]
 8002c92:	ee25 7b07 	vmul.f64	d7, d5, d7
 8002c96:	ee36 6b47 	vsub.f64	d6, d6, d7
 8002c9a:	f507 73f0 	add.w	r3, r7, #480	@ 0x1e0
 8002c9e:	461a      	mov	r2, r3
 8002ca0:	f507 73e8 	add.w	r3, r7, #464	@ 0x1d0
 8002ca4:	ed92 5b00 	vldr	d5, [r2]
 8002ca8:	ed13 7b02 	vldr	d7, [r3, #-8]
 8002cac:	ee25 7b07 	vmul.f64	d7, d5, d7
 8002cb0:	ee36 6b07 	vadd.f64	d6, d6, d7
 8002cb4:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002cb8:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	3310      	adds	r3, #16
 8002cc0:	f507 72e8 	add.w	r2, r7, #464	@ 0x1d0
 8002cc4:	ed92 7b00 	vldr	d7, [r2]
 8002cc8:	ee26 7b07 	vmul.f64	d7, d6, d7
 8002ccc:	ed83 7b00 	vstr	d7, [r3]
}
 8002cd0:	bf00      	nop
 8002cd2:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 8002cd6:	4619      	mov	r1, r3
 8002cd8:	e9d7 23c8 	ldrd	r2, r3, [r7, #800]	@ 0x320
 8002cdc:	e9c1 2300 	strd	r2, r3, [r1]
 8002ce0:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 8002ce4:	4619      	mov	r1, r3
 8002ce6:	e9d7 23c6 	ldrd	r2, r3, [r7, #792]	@ 0x318
 8002cea:	e941 2302 	strd	r2, r3, [r1, #-8]
 8002cee:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8002cf2:	4619      	mov	r1, r3
 8002cf4:	f04f 0200 	mov.w	r2, #0
 8002cf8:	f04f 0300 	mov.w	r3, #0
 8002cfc:	e9c1 2300 	strd	r2, r3, [r1]
 8002d00:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002d04:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8002d08:	f107 02e8 	add.w	r2, r7, #232	@ 0xe8
 8002d0c:	601a      	str	r2, [r3, #0]
    const double r_inv = 1.0 / rw;
 8002d0e:	4b71      	ldr	r3, [pc, #452]	@ (8002ed4 <Controller_Step+0xbdc>)
 8002d10:	ed93 6b00 	vldr	d6, [r3]
 8002d14:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d18:	eeb7 5b00 	vmov.f64	d5, #112	@ 0x3f800000  1.0
 8002d1c:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8002d20:	ed83 7b00 	vstr	d7, [r3]
    const double Lc = L; /* use global L */
 8002d24:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d28:	4619      	mov	r1, r3
 8002d2a:	4b6b      	ldr	r3, [pc, #428]	@ (8002ed8 <Controller_Step+0xbe0>)
 8002d2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d30:	e941 2302 	strd	r2, r3, [r1, #-8]
    u_out[0] = r_inv * ( vy_body + Lc * omega );
 8002d34:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8002d38:	461a      	mov	r2, r3
 8002d3a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d3e:	ed92 6b00 	vldr	d6, [r2]
 8002d42:	ed13 7b02 	vldr	d7, [r3, #-8]
 8002d46:	ee26 6b07 	vmul.f64	d6, d6, d7
 8002d4a:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 8002d4e:	ed13 7b02 	vldr	d7, [r3, #-8]
 8002d52:	ee36 6b07 	vadd.f64	d6, d6, d7
 8002d56:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d5a:	ed93 7b00 	vldr	d7, [r3]
 8002d5e:	ee26 7b07 	vmul.f64	d7, d6, d7
 8002d62:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002d66:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	ed83 7b00 	vstr	d7, [r3]
    u_out[1] = r_inv * ( -0.5 * vy_body + (SQRT3_2) * vx_body + Lc * omega );
 8002d70:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 8002d74:	ed13 7b02 	vldr	d7, [r3, #-8]
 8002d78:	eebe 6b00 	vmov.f64	d6, #224	@ 0xbf000000 -0.5
 8002d7c:	ee27 6b06 	vmul.f64	d6, d7, d6
 8002d80:	ed9f 5b4f 	vldr	d5, [pc, #316]	@ 8002ec0 <Controller_Step+0xbc8>
 8002d84:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 8002d88:	ed93 7b00 	vldr	d7, [r3]
 8002d8c:	ee25 7b07 	vmul.f64	d7, d5, d7
 8002d90:	ee36 6b07 	vadd.f64	d6, d6, d7
 8002d94:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8002d98:	461a      	mov	r2, r3
 8002d9a:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002d9e:	ed92 5b00 	vldr	d5, [r2]
 8002da2:	ed13 7b02 	vldr	d7, [r3, #-8]
 8002da6:	ee25 7b07 	vmul.f64	d7, d5, d7
 8002daa:	ee36 6b07 	vadd.f64	d6, d6, d7
 8002dae:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002db2:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	3308      	adds	r3, #8
 8002dba:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002dbe:	ed92 7b00 	vldr	d7, [r2]
 8002dc2:	ee26 7b07 	vmul.f64	d7, d6, d7
 8002dc6:	ed83 7b00 	vstr	d7, [r3]
    u_out[2] = r_inv * ( -0.5 * vy_body - (SQRT3_2) * vx_body + Lc * omega );
 8002dca:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 8002dce:	ed13 7b02 	vldr	d7, [r3, #-8]
 8002dd2:	eebe 6b00 	vmov.f64	d6, #224	@ 0xbf000000 -0.5
 8002dd6:	ee27 6b06 	vmul.f64	d6, d7, d6
 8002dda:	ed9f 5b39 	vldr	d5, [pc, #228]	@ 8002ec0 <Controller_Step+0xbc8>
 8002dde:	f507 7308 	add.w	r3, r7, #544	@ 0x220
 8002de2:	ed93 7b00 	vldr	d7, [r3]
 8002de6:	ee25 7b07 	vmul.f64	d7, d5, d7
 8002dea:	ee36 6b47 	vsub.f64	d6, d6, d7
 8002dee:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 8002df2:	461a      	mov	r2, r3
 8002df4:	f507 7300 	add.w	r3, r7, #512	@ 0x200
 8002df8:	ed92 5b00 	vldr	d5, [r2]
 8002dfc:	ed13 7b02 	vldr	d7, [r3, #-8]
 8002e00:	ee25 7b07 	vmul.f64	d7, d5, d7
 8002e04:	ee36 6b07 	vadd.f64	d6, d6, d7
 8002e08:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002e0c:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	3310      	adds	r3, #16
 8002e14:	f507 7200 	add.w	r2, r7, #512	@ 0x200
 8002e18:	ed92 7b00 	vldr	d7, [r2]
 8002e1c:	ee26 7b07 	vmul.f64	d7, d6, d7
 8002e20:	ed83 7b00 	vstr	d7, [r3]
}
 8002e24:	bf00      	nop
    double u_rot[3], u_trans[3];
    inverse_kinematics(0.0,     0.0,     omega, u_rot);
    inverse_kinematics(vx_body, vy_body, 0.0,   u_trans);

    // Find max s in [0,1] such that |u_rot + s*u_trans| <= umax for all wheels
    double s_lo = 0.0;
 8002e26:	f04f 0200 	mov.w	r2, #0
 8002e2a:	f04f 0300 	mov.w	r3, #0
 8002e2e:	e9c7 23e4 	strd	r2, r3, [r7, #912]	@ 0x390
    double s_hi = 1.0;
 8002e32:	f04f 0200 	mov.w	r2, #0
 8002e36:	4b29      	ldr	r3, [pc, #164]	@ (8002edc <Controller_Step+0xbe4>)
 8002e38:	e9c7 23e2 	strd	r2, r3, [r7, #904]	@ 0x388

    for (int i = 0; i < 3; i++) {
 8002e3c:	2300      	movs	r3, #0
 8002e3e:	f8c7 3384 	str.w	r3, [r7, #900]	@ 0x384
 8002e42:	e0d2      	b.n	8002fea <Controller_Step+0xcf2>
        const double a = u_trans[i];
 8002e44:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002e48:	f5a3 722e 	sub.w	r2, r3, #696	@ 0x2b8
 8002e4c:	f8d7 3384 	ldr.w	r3, [r7, #900]	@ 0x384
 8002e50:	00db      	lsls	r3, r3, #3
 8002e52:	4413      	add	r3, r2
 8002e54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e58:	e9c7 23aa 	strd	r2, r3, [r7, #680]	@ 0x2a8
        const double b = u_rot[i];
 8002e5c:	f507 7328 	add.w	r3, r7, #672	@ 0x2a0
 8002e60:	4619      	mov	r1, r3
 8002e62:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8002e66:	f5a3 7228 	sub.w	r2, r3, #672	@ 0x2a0
 8002e6a:	f8d7 3384 	ldr.w	r3, [r7, #900]	@ 0x384
 8002e6e:	00db      	lsls	r3, r3, #3
 8002e70:	4413      	add	r3, r2
 8002e72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e76:	e9c1 2300 	strd	r2, r3, [r1]

        if (fabs(a) < 1e-12) {
 8002e7a:	ed97 7baa 	vldr	d7, [r7, #680]	@ 0x2a8
 8002e7e:	eeb0 7bc7 	vabs.f64	d7, d7
 8002e82:	ed9f 6b11 	vldr	d6, [pc, #68]	@ 8002ec8 <Controller_Step+0xbd0>
 8002e86:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8002e8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002e8e:	d52b      	bpl.n	8002ee8 <Controller_Step+0xbf0>
            if (fabs(b) > umax) {
 8002e90:	f507 7328 	add.w	r3, r7, #672	@ 0x2a0
 8002e94:	ed93 7b00 	vldr	d7, [r3]
 8002e98:	eeb0 6bc7 	vabs.f64	d6, d7
 8002e9c:	4b10      	ldr	r3, [pc, #64]	@ (8002ee0 <Controller_Step+0xbe8>)
 8002e9e:	ed93 7b00 	vldr	d7, [r3]
 8002ea2:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8002ea6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002eaa:	dc00      	bgt.n	8002eae <Controller_Step+0xbb6>
                s_hi = -1.0; // impossible even at s=0
            }
            continue;
 8002eac:	e098      	b.n	8002fe0 <Controller_Step+0xce8>
                s_hi = -1.0; // impossible even at s=0
 8002eae:	f04f 0200 	mov.w	r2, #0
 8002eb2:	4b0c      	ldr	r3, [pc, #48]	@ (8002ee4 <Controller_Step+0xbec>)
 8002eb4:	e9c7 23e2 	strd	r2, r3, [r7, #904]	@ 0x388
            continue;
 8002eb8:	e092      	b.n	8002fe0 <Controller_Step+0xce8>
 8002eba:	bf00      	nop
 8002ebc:	f3af 8000 	nop.w
 8002ec0:	e8584caa 	.word	0xe8584caa
 8002ec4:	3febb67a 	.word	0x3febb67a
 8002ec8:	812dea11 	.word	0x812dea11
 8002ecc:	3d719799 	.word	0x3d719799
 8002ed0:	24000488 	.word	0x24000488
 8002ed4:	24000058 	.word	0x24000058
 8002ed8:	24000060 	.word	0x24000060
 8002edc:	3ff00000 	.word	0x3ff00000
 8002ee0:	24000020 	.word	0x24000020
 8002ee4:	bff00000 	.word	0xbff00000
        }

        // -umax <= b + s*a <= umax
        const double s1 = (-umax - b) / a;
 8002ee8:	4bd1      	ldr	r3, [pc, #836]	@ (8003230 <Controller_Step+0xf38>)
 8002eea:	ed93 7b00 	vldr	d7, [r3]
 8002eee:	eeb1 6b47 	vneg.f64	d6, d7
 8002ef2:	f507 7328 	add.w	r3, r7, #672	@ 0x2a0
 8002ef6:	ed93 7b00 	vldr	d7, [r3]
 8002efa:	ee36 5b47 	vsub.f64	d5, d6, d7
 8002efe:	f507 7328 	add.w	r3, r7, #672	@ 0x2a0
 8002f02:	ed97 6baa 	vldr	d6, [r7, #680]	@ 0x2a8
 8002f06:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8002f0a:	ed03 7b02 	vstr	d7, [r3, #-8]
        const double s2 = ( umax - b) / a;
 8002f0e:	4bc8      	ldr	r3, [pc, #800]	@ (8003230 <Controller_Step+0xf38>)
 8002f10:	ed93 6b00 	vldr	d6, [r3]
 8002f14:	f507 7328 	add.w	r3, r7, #672	@ 0x2a0
 8002f18:	ed93 7b00 	vldr	d7, [r3]
 8002f1c:	ee36 5b47 	vsub.f64	d5, d6, d7
 8002f20:	f507 7324 	add.w	r3, r7, #656	@ 0x290
 8002f24:	ed97 6baa 	vldr	d6, [r7, #680]	@ 0x2a8
 8002f28:	ee85 7b06 	vdiv.f64	d7, d5, d6
 8002f2c:	ed83 7b00 	vstr	d7, [r3]

        const double smin = (s1 < s2) ? s1 : s2;
 8002f30:	f507 7328 	add.w	r3, r7, #672	@ 0x2a0
 8002f34:	461a      	mov	r2, r3
 8002f36:	f507 7324 	add.w	r3, r7, #656	@ 0x290
 8002f3a:	ed12 6b02 	vldr	d6, [r2, #-8]
 8002f3e:	ed93 7b00 	vldr	d7, [r3]
 8002f42:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8002f46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f4a:	d504      	bpl.n	8002f56 <Controller_Step+0xc5e>
 8002f4c:	f507 7328 	add.w	r3, r7, #672	@ 0x2a0
 8002f50:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8002f54:	e003      	b.n	8002f5e <Controller_Step+0xc66>
 8002f56:	f507 7324 	add.w	r3, r7, #656	@ 0x290
 8002f5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f5e:	f507 7124 	add.w	r1, r7, #656	@ 0x290
 8002f62:	e941 2302 	strd	r2, r3, [r1, #-8]
        const double smax = (s1 > s2) ? s1 : s2;
 8002f66:	f507 7328 	add.w	r3, r7, #672	@ 0x2a0
 8002f6a:	461a      	mov	r2, r3
 8002f6c:	f507 7324 	add.w	r3, r7, #656	@ 0x290
 8002f70:	ed12 6b02 	vldr	d6, [r2, #-8]
 8002f74:	ed93 7b00 	vldr	d7, [r3]
 8002f78:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8002f7c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002f80:	dd04      	ble.n	8002f8c <Controller_Step+0xc94>
 8002f82:	f507 7328 	add.w	r3, r7, #672	@ 0x2a0
 8002f86:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8002f8a:	e003      	b.n	8002f94 <Controller_Step+0xc9c>
 8002f8c:	f507 7324 	add.w	r3, r7, #656	@ 0x290
 8002f90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f94:	f507 7120 	add.w	r1, r7, #640	@ 0x280
 8002f98:	e9c1 2300 	strd	r2, r3, [r1]

        if (smin > s_lo) s_lo = smin;
 8002f9c:	f507 7324 	add.w	r3, r7, #656	@ 0x290
 8002fa0:	ed13 6b02 	vldr	d6, [r3, #-8]
 8002fa4:	ed97 7be4 	vldr	d7, [r7, #912]	@ 0x390
 8002fa8:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8002fac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002fb0:	dd05      	ble.n	8002fbe <Controller_Step+0xcc6>
 8002fb2:	f507 7324 	add.w	r3, r7, #656	@ 0x290
 8002fb6:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8002fba:	e9c7 23e4 	strd	r2, r3, [r7, #912]	@ 0x390
        if (smax < s_hi) s_hi = smax;
 8002fbe:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8002fc2:	ed93 6b00 	vldr	d6, [r3]
 8002fc6:	ed97 7be2 	vldr	d7, [r7, #904]	@ 0x388
 8002fca:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8002fce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002fd2:	d505      	bpl.n	8002fe0 <Controller_Step+0xce8>
 8002fd4:	f507 7320 	add.w	r3, r7, #640	@ 0x280
 8002fd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002fdc:	e9c7 23e2 	strd	r2, r3, [r7, #904]	@ 0x388
    for (int i = 0; i < 3; i++) {
 8002fe0:	f8d7 3384 	ldr.w	r3, [r7, #900]	@ 0x384
 8002fe4:	3301      	adds	r3, #1
 8002fe6:	f8c7 3384 	str.w	r3, [r7, #900]	@ 0x384
 8002fea:	f8d7 3384 	ldr.w	r3, [r7, #900]	@ 0x384
 8002fee:	2b02      	cmp	r3, #2
 8002ff0:	f77f af28 	ble.w	8002e44 <Controller_Step+0xb4c>
    }

    double s_scale;
    if (s_hi < s_lo) {
 8002ff4:	ed97 6be2 	vldr	d6, [r7, #904]	@ 0x388
 8002ff8:	ed97 7be4 	vldr	d7, [r7, #912]	@ 0x390
 8002ffc:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8003000:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003004:	d506      	bpl.n	8003014 <Controller_Step+0xd1c>
        s_scale = 0.0;                // no room for translation -> keep yaw
 8003006:	f04f 0200 	mov.w	r2, #0
 800300a:	f04f 0300 	mov.w	r3, #0
 800300e:	e9c7 23de 	strd	r2, r3, [r7, #888]	@ 0x378
 8003012:	e044      	b.n	800309e <Controller_Step+0xda6>
 8003014:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8003018:	4619      	mov	r1, r3
 800301a:	e9d7 23e2 	ldrd	r2, r3, [r7, #904]	@ 0x388
 800301e:	e941 2302 	strd	r2, r3, [r1, #-8]
 8003022:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8003026:	4619      	mov	r1, r3
 8003028:	f04f 0200 	mov.w	r2, #0
 800302c:	f04f 0300 	mov.w	r3, #0
 8003030:	e9c1 2300 	strd	r2, r3, [r1]
 8003034:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8003038:	4619      	mov	r1, r3
 800303a:	f04f 0200 	mov.w	r2, #0
 800303e:	4b7d      	ldr	r3, [pc, #500]	@ (8003234 <Controller_Step+0xf3c>)
 8003040:	e941 2302 	strd	r2, r3, [r1, #-8]
    return (x < lo) ? lo : (x > hi) ? hi : x;
 8003044:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8003048:	461a      	mov	r2, r3
 800304a:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 800304e:	ed12 6b02 	vldr	d6, [r2, #-8]
 8003052:	ed93 7b00 	vldr	d7, [r3]
 8003056:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800305a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800305e:	d504      	bpl.n	800306a <Controller_Step+0xd72>
 8003060:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8003064:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003068:	e017      	b.n	800309a <Controller_Step+0xda2>
 800306a:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 800306e:	461a      	mov	r2, r3
 8003070:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 8003074:	ed12 6b02 	vldr	d6, [r2, #-8]
 8003078:	ed13 7b02 	vldr	d7, [r3, #-8]
 800307c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8003080:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003084:	dd04      	ble.n	8003090 <Controller_Step+0xd98>
 8003086:	f507 73d0 	add.w	r3, r7, #416	@ 0x1a0
 800308a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800308e:	e004      	b.n	800309a <Controller_Step+0xda2>
 8003090:	f507 73d8 	add.w	r3, r7, #432	@ 0x1b0
 8003094:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8003098:	bf00      	nop
    } else {
        s_scale = clampd(s_hi, 0.0, 1.0); // largest feasible
 800309a:	e9c7 23de 	strd	r2, r3, [r7, #888]	@ 0x378
    }

    double u_des[3] = {
        u_rot[0] + s_scale * u_trans[0],
 800309e:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80030a2:	f5a3 7328 	sub.w	r3, r3, #672	@ 0x2a0
 80030a6:	ed93 6b00 	vldr	d6, [r3]
 80030aa:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80030ae:	f5a3 732e 	sub.w	r3, r3, #696	@ 0x2b8
 80030b2:	ed93 5b00 	vldr	d5, [r3]
 80030b6:	ed97 7bde 	vldr	d7, [r7, #888]	@ 0x378
 80030ba:	ee25 7b07 	vmul.f64	d7, d5, d7
 80030be:	ee36 7b07 	vadd.f64	d7, d6, d7
    double u_des[3] = {
 80030c2:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80030c6:	f5a3 7334 	sub.w	r3, r3, #720	@ 0x2d0
 80030ca:	ed83 7b00 	vstr	d7, [r3]
        u_rot[1] + s_scale * u_trans[1],
 80030ce:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80030d2:	f5a3 7328 	sub.w	r3, r3, #672	@ 0x2a0
 80030d6:	ed93 6b02 	vldr	d6, [r3, #8]
 80030da:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80030de:	f5a3 732e 	sub.w	r3, r3, #696	@ 0x2b8
 80030e2:	ed93 5b02 	vldr	d5, [r3, #8]
 80030e6:	ed97 7bde 	vldr	d7, [r7, #888]	@ 0x378
 80030ea:	ee25 7b07 	vmul.f64	d7, d5, d7
 80030ee:	ee36 7b07 	vadd.f64	d7, d6, d7
    double u_des[3] = {
 80030f2:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80030f6:	f5a3 7334 	sub.w	r3, r3, #720	@ 0x2d0
 80030fa:	ed83 7b02 	vstr	d7, [r3, #8]
        u_rot[2] + s_scale * u_trans[2]
 80030fe:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8003102:	f5a3 7328 	sub.w	r3, r3, #672	@ 0x2a0
 8003106:	ed93 6b04 	vldr	d6, [r3, #16]
 800310a:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 800310e:	f5a3 732e 	sub.w	r3, r3, #696	@ 0x2b8
 8003112:	ed93 5b04 	vldr	d5, [r3, #16]
 8003116:	ed97 7bde 	vldr	d7, [r7, #888]	@ 0x378
 800311a:	ee25 7b07 	vmul.f64	d7, d5, d7
 800311e:	ee36 7b07 	vadd.f64	d7, d6, d7
    double u_des[3] = {
 8003122:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8003126:	f5a3 7334 	sub.w	r3, r3, #720	@ 0x2d0
 800312a:	ed83 7b04 	vstr	d7, [r3, #16]

    // ================================
    // 6) WHEEL ACCEL + JERK LIMITING
    // ================================
    double du_des[3] = {
        u_des[0] - u_prev[0],
 800312e:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8003132:	f5a3 7334 	sub.w	r3, r3, #720	@ 0x2d0
 8003136:	ed93 6b00 	vldr	d6, [r3]
 800313a:	4b3f      	ldr	r3, [pc, #252]	@ (8003238 <Controller_Step+0xf40>)
 800313c:	ed93 7b00 	vldr	d7, [r3]
 8003140:	ee36 7b47 	vsub.f64	d7, d6, d7
    double du_des[3] = {
 8003144:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8003148:	f5a3 733a 	sub.w	r3, r3, #744	@ 0x2e8
 800314c:	ed83 7b00 	vstr	d7, [r3]
        u_des[1] - u_prev[1],
 8003150:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8003154:	f5a3 7334 	sub.w	r3, r3, #720	@ 0x2d0
 8003158:	ed93 6b02 	vldr	d6, [r3, #8]
 800315c:	4b36      	ldr	r3, [pc, #216]	@ (8003238 <Controller_Step+0xf40>)
 800315e:	ed93 7b02 	vldr	d7, [r3, #8]
 8003162:	ee36 7b47 	vsub.f64	d7, d6, d7
    double du_des[3] = {
 8003166:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 800316a:	f5a3 733a 	sub.w	r3, r3, #744	@ 0x2e8
 800316e:	ed83 7b02 	vstr	d7, [r3, #8]
        u_des[2] - u_prev[2]
 8003172:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8003176:	f5a3 7334 	sub.w	r3, r3, #720	@ 0x2d0
 800317a:	ed93 6b04 	vldr	d6, [r3, #16]
 800317e:	4b2e      	ldr	r3, [pc, #184]	@ (8003238 <Controller_Step+0xf40>)
 8003180:	ed93 7b04 	vldr	d7, [r3, #16]
 8003184:	ee36 7b47 	vsub.f64	d7, d6, d7
    double du_des[3] = {
 8003188:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 800318c:	f5a3 733a 	sub.w	r3, r3, #744	@ 0x2e8
 8003190:	ed83 7b04 	vstr	d7, [r3, #16]
    };

    // Accel limit (inf-norm like MATLAB)
    const double du_max = aumax * dt;
 8003194:	4b29      	ldr	r3, [pc, #164]	@ (800323c <Controller_Step+0xf44>)
 8003196:	ed93 7b00 	vldr	d7, [r3]
 800319a:	463b      	mov	r3, r7
 800319c:	ed93 6b00 	vldr	d6, [r3]
 80031a0:	ee26 7b07 	vmul.f64	d7, d6, d7
 80031a4:	ed87 7bb6 	vstr	d7, [r7, #728]	@ 0x2d8
 80031a8:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80031ac:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
 80031b0:	f107 02b8 	add.w	r2, r7, #184	@ 0xb8
 80031b4:	601a      	str	r2, [r3, #0]
    const double a0 = fabs(v[0]);
 80031b6:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80031ba:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	ed93 7b00 	vldr	d7, [r3]
 80031c4:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 80031c8:	eeb0 7bc7 	vabs.f64	d7, d7
 80031cc:	ed03 7b02 	vstr	d7, [r3, #-8]
    const double a1 = fabs(v[1]);
 80031d0:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80031d4:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	3308      	adds	r3, #8
 80031dc:	ed93 7b00 	vldr	d7, [r3]
 80031e0:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 80031e4:	eeb0 7bc7 	vabs.f64	d7, d7
 80031e8:	ed83 7b00 	vstr	d7, [r3]
    const double a2 = fabs(v[2]);
 80031ec:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80031f0:	f5a3 7303 	sub.w	r3, r3, #524	@ 0x20c
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	3310      	adds	r3, #16
 80031f8:	ed93 7b00 	vldr	d7, [r3]
 80031fc:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003200:	eeb0 7bc7 	vabs.f64	d7, d7
 8003204:	ed03 7b02 	vstr	d7, [r3, #-8]
    double m = (a0 > a1) ? a0 : a1;
 8003208:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 800320c:	461a      	mov	r2, r3
 800320e:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003212:	ed12 6b02 	vldr	d6, [r2, #-8]
 8003216:	ed93 7b00 	vldr	d7, [r3]
 800321a:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800321e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003222:	dd0d      	ble.n	8003240 <Controller_Step+0xf48>
 8003224:	f507 73c8 	add.w	r3, r7, #400	@ 0x190
 8003228:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800322c:	e00c      	b.n	8003248 <Controller_Step+0xf50>
 800322e:	bf00      	nop
 8003230:	24000020 	.word	0x24000020
 8003234:	3ff00000 	.word	0x3ff00000
 8003238:	24000490 	.word	0x24000490
 800323c:	24000028 	.word	0x24000028
 8003240:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003244:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003248:	f507 71b8 	add.w	r1, r7, #368	@ 0x170
 800324c:	e9c1 2300 	strd	r2, r3, [r1]
    return (m > a2) ? m : a2;
 8003250:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 8003254:	461a      	mov	r2, r3
 8003256:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 800325a:	ed12 6b02 	vldr	d6, [r2, #-8]
 800325e:	ed93 7b00 	vldr	d7, [r3]
 8003262:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8003266:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800326a:	d504      	bpl.n	8003276 <Controller_Step+0xf7e>
 800326c:	f507 73b8 	add.w	r3, r7, #368	@ 0x170
 8003270:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003274:	e003      	b.n	800327e <Controller_Step+0xf86>
 8003276:	f507 73c0 	add.w	r3, r7, #384	@ 0x180
 800327a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
    const double du_inf = maxabs3(du_des);
 800327e:	e9c7 23b4 	strd	r2, r3, [r7, #720]	@ 0x2d0

    double du_acc[3];
    if (du_inf > du_max && du_inf > 0.0) {
 8003282:	ed97 6bb4 	vldr	d6, [r7, #720]	@ 0x2d0
 8003286:	ed97 7bb6 	vldr	d7, [r7, #728]	@ 0x2d8
 800328a:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800328e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003292:	dd3f      	ble.n	8003314 <Controller_Step+0x101c>
 8003294:	ed97 7bb4 	vldr	d7, [r7, #720]	@ 0x2d0
 8003298:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800329c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80032a0:	dd38      	ble.n	8003314 <Controller_Step+0x101c>
        const double scale = du_max / du_inf;
 80032a2:	ed97 5bb6 	vldr	d5, [r7, #728]	@ 0x2d8
 80032a6:	ed97 6bb4 	vldr	d6, [r7, #720]	@ 0x2d0
 80032aa:	ee85 7b06 	vdiv.f64	d7, d5, d6
 80032ae:	ed87 7bb2 	vstr	d7, [r7, #712]	@ 0x2c8
        du_acc[0] = du_des[0] * scale;
 80032b2:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80032b6:	f5a3 733a 	sub.w	r3, r3, #744	@ 0x2e8
 80032ba:	ed93 6b00 	vldr	d6, [r3]
 80032be:	ed97 7bb2 	vldr	d7, [r7, #712]	@ 0x2c8
 80032c2:	ee26 7b07 	vmul.f64	d7, d6, d7
 80032c6:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80032ca:	f5a3 7340 	sub.w	r3, r3, #768	@ 0x300
 80032ce:	ed83 7b00 	vstr	d7, [r3]
        du_acc[1] = du_des[1] * scale;
 80032d2:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80032d6:	f5a3 733a 	sub.w	r3, r3, #744	@ 0x2e8
 80032da:	ed93 6b02 	vldr	d6, [r3, #8]
 80032de:	ed97 7bb2 	vldr	d7, [r7, #712]	@ 0x2c8
 80032e2:	ee26 7b07 	vmul.f64	d7, d6, d7
 80032e6:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80032ea:	f5a3 7340 	sub.w	r3, r3, #768	@ 0x300
 80032ee:	ed83 7b02 	vstr	d7, [r3, #8]
        du_acc[2] = du_des[2] * scale;
 80032f2:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80032f6:	f5a3 733a 	sub.w	r3, r3, #744	@ 0x2e8
 80032fa:	ed93 6b04 	vldr	d6, [r3, #16]
 80032fe:	ed97 7bb2 	vldr	d7, [r7, #712]	@ 0x2c8
 8003302:	ee26 7b07 	vmul.f64	d7, d6, d7
 8003306:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 800330a:	f5a3 7340 	sub.w	r3, r3, #768	@ 0x300
 800330e:	ed83 7b04 	vstr	d7, [r3, #16]
    if (du_inf > du_max && du_inf > 0.0) {
 8003312:	e023      	b.n	800335c <Controller_Step+0x1064>
    } else {
        du_acc[0] = du_des[0];
 8003314:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8003318:	f5a3 733a 	sub.w	r3, r3, #744	@ 0x2e8
 800331c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003320:	f507 7168 	add.w	r1, r7, #928	@ 0x3a0
 8003324:	f5a1 7140 	sub.w	r1, r1, #768	@ 0x300
 8003328:	e9c1 2300 	strd	r2, r3, [r1]
        du_acc[1] = du_des[1];
 800332c:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8003330:	f5a3 733a 	sub.w	r3, r3, #744	@ 0x2e8
 8003334:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8003338:	f507 7168 	add.w	r1, r7, #928	@ 0x3a0
 800333c:	f5a1 7140 	sub.w	r1, r1, #768	@ 0x300
 8003340:	e9c1 2302 	strd	r2, r3, [r1, #8]
        du_acc[2] = du_des[2];
 8003344:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8003348:	f5a3 733a 	sub.w	r3, r3, #744	@ 0x2e8
 800334c:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8003350:	f507 7168 	add.w	r1, r7, #928	@ 0x3a0
 8003354:	f5a1 7140 	sub.w	r1, r1, #768	@ 0x300
 8003358:	e9c1 2304 	strd	r2, r3, [r1, #16]
    }

    // Jerk limit on du (inf-norm)
    double ddu[3] = {
        du_acc[0] - du_prev[0],
 800335c:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8003360:	f5a3 7340 	sub.w	r3, r3, #768	@ 0x300
 8003364:	ed93 6b00 	vldr	d6, [r3]
 8003368:	4bcf      	ldr	r3, [pc, #828]	@ (80036a8 <Controller_Step+0x13b0>)
 800336a:	ed93 7b00 	vldr	d7, [r3]
 800336e:	ee36 7b47 	vsub.f64	d7, d6, d7
    double ddu[3] = {
 8003372:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8003376:	f5a3 7346 	sub.w	r3, r3, #792	@ 0x318
 800337a:	ed83 7b00 	vstr	d7, [r3]
        du_acc[1] - du_prev[1],
 800337e:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8003382:	f5a3 7340 	sub.w	r3, r3, #768	@ 0x300
 8003386:	ed93 6b02 	vldr	d6, [r3, #8]
 800338a:	4bc7      	ldr	r3, [pc, #796]	@ (80036a8 <Controller_Step+0x13b0>)
 800338c:	ed93 7b02 	vldr	d7, [r3, #8]
 8003390:	ee36 7b47 	vsub.f64	d7, d6, d7
    double ddu[3] = {
 8003394:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8003398:	f5a3 7346 	sub.w	r3, r3, #792	@ 0x318
 800339c:	ed83 7b02 	vstr	d7, [r3, #8]
        du_acc[2] - du_prev[2]
 80033a0:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80033a4:	f5a3 7340 	sub.w	r3, r3, #768	@ 0x300
 80033a8:	ed93 6b04 	vldr	d6, [r3, #16]
 80033ac:	4bbe      	ldr	r3, [pc, #760]	@ (80036a8 <Controller_Step+0x13b0>)
 80033ae:	ed93 7b04 	vldr	d7, [r3, #16]
 80033b2:	ee36 7b47 	vsub.f64	d7, d6, d7
    double ddu[3] = {
 80033b6:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80033ba:	f5a3 7346 	sub.w	r3, r3, #792	@ 0x318
 80033be:	ed83 7b04 	vstr	d7, [r3, #16]
    };

    const double ddu_max = jerkmax * dt;
 80033c2:	4bba      	ldr	r3, [pc, #744]	@ (80036ac <Controller_Step+0x13b4>)
 80033c4:	ed93 7b00 	vldr	d7, [r3]
 80033c8:	463b      	mov	r3, r7
 80033ca:	ed93 6b00 	vldr	d6, [r3]
 80033ce:	ee26 7b07 	vmul.f64	d7, d6, d7
 80033d2:	ed87 7bb0 	vstr	d7, [r7, #704]	@ 0x2c0
 80033d6:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80033da:	f5a3 730d 	sub.w	r3, r3, #564	@ 0x234
 80033de:	f107 0288 	add.w	r2, r7, #136	@ 0x88
 80033e2:	601a      	str	r2, [r3, #0]
    const double a0 = fabs(v[0]);
 80033e4:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80033e8:	f5a3 730d 	sub.w	r3, r3, #564	@ 0x234
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	ed93 7b00 	vldr	d7, [r3]
 80033f2:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 80033f6:	eeb0 7bc7 	vabs.f64	d7, d7
 80033fa:	ed83 7b00 	vstr	d7, [r3]
    const double a1 = fabs(v[1]);
 80033fe:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8003402:	f5a3 730d 	sub.w	r3, r3, #564	@ 0x234
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	3308      	adds	r3, #8
 800340a:	ed93 7b00 	vldr	d7, [r3]
 800340e:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8003412:	eeb0 7bc7 	vabs.f64	d7, d7
 8003416:	ed03 7b02 	vstr	d7, [r3, #-8]
    const double a2 = fabs(v[2]);
 800341a:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 800341e:	f5a3 730d 	sub.w	r3, r3, #564	@ 0x234
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	3310      	adds	r3, #16
 8003426:	ed93 7b00 	vldr	d7, [r3]
 800342a:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 800342e:	eeb0 7bc7 	vabs.f64	d7, d7
 8003432:	ed83 7b00 	vstr	d7, [r3]
    double m = (a0 > a1) ? a0 : a1;
 8003436:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 800343a:	461a      	mov	r2, r3
 800343c:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8003440:	ed92 6b00 	vldr	d6, [r2]
 8003444:	ed13 7b02 	vldr	d7, [r3, #-8]
 8003448:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800344c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003450:	dd04      	ble.n	800345c <Controller_Step+0x1164>
 8003452:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8003456:	e9d3 2300 	ldrd	r2, r3, [r3]
 800345a:	e003      	b.n	8003464 <Controller_Step+0x116c>
 800345c:	f507 73b0 	add.w	r3, r7, #352	@ 0x160
 8003460:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8003464:	f507 71a8 	add.w	r1, r7, #336	@ 0x150
 8003468:	e941 2302 	strd	r2, r3, [r1, #-8]
    return (m > a2) ? m : a2;
 800346c:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8003470:	461a      	mov	r2, r3
 8003472:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8003476:	ed92 6b00 	vldr	d6, [r2]
 800347a:	ed13 7b02 	vldr	d7, [r3, #-8]
 800347e:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8003482:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003486:	d504      	bpl.n	8003492 <Controller_Step+0x119a>
 8003488:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 800348c:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8003490:	e003      	b.n	800349a <Controller_Step+0x11a2>
 8003492:	f507 73a8 	add.w	r3, r7, #336	@ 0x150
 8003496:	e9d3 2300 	ldrd	r2, r3, [r3]
    const double ddu_inf = maxabs3(ddu);
 800349a:	e9c7 23ae 	strd	r2, r3, [r7, #696]	@ 0x2b8

    if (ddu_inf > ddu_max && ddu_inf > 0.0) {
 800349e:	ed97 6bae 	vldr	d6, [r7, #696]	@ 0x2b8
 80034a2:	ed97 7bb0 	vldr	d7, [r7, #704]	@ 0x2c0
 80034a6:	eeb4 6bc7 	vcmpe.f64	d6, d7
 80034aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80034ae:	dd3e      	ble.n	800352e <Controller_Step+0x1236>
 80034b0:	ed97 7bae 	vldr	d7, [r7, #696]	@ 0x2b8
 80034b4:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 80034b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80034bc:	dd37      	ble.n	800352e <Controller_Step+0x1236>
        const double scale = ddu_max / ddu_inf;
 80034be:	ed97 5bb0 	vldr	d5, [r7, #704]	@ 0x2c0
 80034c2:	ed97 6bae 	vldr	d6, [r7, #696]	@ 0x2b8
 80034c6:	ee85 7b06 	vdiv.f64	d7, d5, d6
 80034ca:	ed87 7bac 	vstr	d7, [r7, #688]	@ 0x2b0
        ddu[0] *= scale;
 80034ce:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80034d2:	f5a3 7346 	sub.w	r3, r3, #792	@ 0x318
 80034d6:	ed93 6b00 	vldr	d6, [r3]
 80034da:	ed97 7bac 	vldr	d7, [r7, #688]	@ 0x2b0
 80034de:	ee26 7b07 	vmul.f64	d7, d6, d7
 80034e2:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80034e6:	f5a3 7346 	sub.w	r3, r3, #792	@ 0x318
 80034ea:	ed83 7b00 	vstr	d7, [r3]
        ddu[1] *= scale;
 80034ee:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80034f2:	f5a3 7346 	sub.w	r3, r3, #792	@ 0x318
 80034f6:	ed93 6b02 	vldr	d6, [r3, #8]
 80034fa:	ed97 7bac 	vldr	d7, [r7, #688]	@ 0x2b0
 80034fe:	ee26 7b07 	vmul.f64	d7, d6, d7
 8003502:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8003506:	f5a3 7346 	sub.w	r3, r3, #792	@ 0x318
 800350a:	ed83 7b02 	vstr	d7, [r3, #8]
        ddu[2] *= scale;
 800350e:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8003512:	f5a3 7346 	sub.w	r3, r3, #792	@ 0x318
 8003516:	ed93 6b04 	vldr	d6, [r3, #16]
 800351a:	ed97 7bac 	vldr	d7, [r7, #688]	@ 0x2b0
 800351e:	ee26 7b07 	vmul.f64	d7, d6, d7
 8003522:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8003526:	f5a3 7346 	sub.w	r3, r3, #792	@ 0x318
 800352a:	ed83 7b04 	vstr	d7, [r3, #16]
    }

    double du[3] = {
        du_prev[0] + ddu[0],
 800352e:	4b5e      	ldr	r3, [pc, #376]	@ (80036a8 <Controller_Step+0x13b0>)
 8003530:	ed93 6b00 	vldr	d6, [r3]
 8003534:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8003538:	f5a3 7346 	sub.w	r3, r3, #792	@ 0x318
 800353c:	ed93 7b00 	vldr	d7, [r3]
 8003540:	ee36 7b07 	vadd.f64	d7, d6, d7
    double du[3] = {
 8003544:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8003548:	f5a3 734c 	sub.w	r3, r3, #816	@ 0x330
 800354c:	ed83 7b00 	vstr	d7, [r3]
        du_prev[1] + ddu[1],
 8003550:	4b55      	ldr	r3, [pc, #340]	@ (80036a8 <Controller_Step+0x13b0>)
 8003552:	ed93 6b02 	vldr	d6, [r3, #8]
 8003556:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 800355a:	f5a3 7346 	sub.w	r3, r3, #792	@ 0x318
 800355e:	ed93 7b02 	vldr	d7, [r3, #8]
 8003562:	ee36 7b07 	vadd.f64	d7, d6, d7
    double du[3] = {
 8003566:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 800356a:	f5a3 734c 	sub.w	r3, r3, #816	@ 0x330
 800356e:	ed83 7b02 	vstr	d7, [r3, #8]
        du_prev[2] + ddu[2]
 8003572:	4b4d      	ldr	r3, [pc, #308]	@ (80036a8 <Controller_Step+0x13b0>)
 8003574:	ed93 6b04 	vldr	d6, [r3, #16]
 8003578:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 800357c:	f5a3 7346 	sub.w	r3, r3, #792	@ 0x318
 8003580:	ed93 7b04 	vldr	d7, [r3, #16]
 8003584:	ee36 7b07 	vadd.f64	d7, d6, d7
    double du[3] = {
 8003588:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 800358c:	f5a3 734c 	sub.w	r3, r3, #816	@ 0x330
 8003590:	ed83 7b04 	vstr	d7, [r3, #16]
    };

    double u_cmd[3] = {
        u_prev[0] + du[0],
 8003594:	4b46      	ldr	r3, [pc, #280]	@ (80036b0 <Controller_Step+0x13b8>)
 8003596:	ed93 6b00 	vldr	d6, [r3]
 800359a:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 800359e:	f5a3 734c 	sub.w	r3, r3, #816	@ 0x330
 80035a2:	ed93 7b00 	vldr	d7, [r3]
 80035a6:	ee36 7b07 	vadd.f64	d7, d6, d7
    double u_cmd[3] = {
 80035aa:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80035ae:	f5a3 7352 	sub.w	r3, r3, #840	@ 0x348
 80035b2:	ed83 7b00 	vstr	d7, [r3]
        u_prev[1] + du[1],
 80035b6:	4b3e      	ldr	r3, [pc, #248]	@ (80036b0 <Controller_Step+0x13b8>)
 80035b8:	ed93 6b02 	vldr	d6, [r3, #8]
 80035bc:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80035c0:	f5a3 734c 	sub.w	r3, r3, #816	@ 0x330
 80035c4:	ed93 7b02 	vldr	d7, [r3, #8]
 80035c8:	ee36 7b07 	vadd.f64	d7, d6, d7
    double u_cmd[3] = {
 80035cc:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80035d0:	f5a3 7352 	sub.w	r3, r3, #840	@ 0x348
 80035d4:	ed83 7b02 	vstr	d7, [r3, #8]
        u_prev[2] + du[2]
 80035d8:	4b35      	ldr	r3, [pc, #212]	@ (80036b0 <Controller_Step+0x13b8>)
 80035da:	ed93 6b04 	vldr	d6, [r3, #16]
 80035de:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80035e2:	f5a3 734c 	sub.w	r3, r3, #816	@ 0x330
 80035e6:	ed93 7b04 	vldr	d7, [r3, #16]
 80035ea:	ee36 7b07 	vadd.f64	d7, d6, d7
    double u_cmd[3] = {
 80035ee:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80035f2:	f5a3 7352 	sub.w	r3, r3, #840	@ 0x348
 80035f6:	ed83 7b04 	vstr	d7, [r3, #16]
    };

    // outputs
    speed[0] = u_cmd[0];
 80035fa:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 80035fe:	f5a3 7352 	sub.w	r3, r3, #840	@ 0x348
 8003602:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003606:	492b      	ldr	r1, [pc, #172]	@ (80036b4 <Controller_Step+0x13bc>)
 8003608:	e9c1 2300 	strd	r2, r3, [r1]
    speed[1] = u_cmd[1];
 800360c:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8003610:	f5a3 7352 	sub.w	r3, r3, #840	@ 0x348
 8003614:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8003618:	4926      	ldr	r1, [pc, #152]	@ (80036b4 <Controller_Step+0x13bc>)
 800361a:	e9c1 2302 	strd	r2, r3, [r1, #8]
    speed[2] = u_cmd[2];
 800361e:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8003622:	f5a3 7352 	sub.w	r3, r3, #840	@ 0x348
 8003626:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 800362a:	4922      	ldr	r1, [pc, #136]	@ (80036b4 <Controller_Step+0x13bc>)
 800362c:	e9c1 2304 	strd	r2, r3, [r1, #16]

    // update persistent state
    du_prev[0] = du[0];
 8003630:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8003634:	f5a3 734c 	sub.w	r3, r3, #816	@ 0x330
 8003638:	e9d3 2300 	ldrd	r2, r3, [r3]
 800363c:	491a      	ldr	r1, [pc, #104]	@ (80036a8 <Controller_Step+0x13b0>)
 800363e:	e9c1 2300 	strd	r2, r3, [r1]
    du_prev[1] = du[1];
 8003642:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8003646:	f5a3 734c 	sub.w	r3, r3, #816	@ 0x330
 800364a:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 800364e:	4916      	ldr	r1, [pc, #88]	@ (80036a8 <Controller_Step+0x13b0>)
 8003650:	e9c1 2302 	strd	r2, r3, [r1, #8]
    du_prev[2] = du[2];
 8003654:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 8003658:	f5a3 734c 	sub.w	r3, r3, #816	@ 0x330
 800365c:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8003660:	4911      	ldr	r1, [pc, #68]	@ (80036a8 <Controller_Step+0x13b0>)
 8003662:	e9c1 2304 	strd	r2, r3, [r1, #16]

    u_prev[0]  = u_cmd[0];
 8003666:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 800366a:	f5a3 7352 	sub.w	r3, r3, #840	@ 0x348
 800366e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003672:	490f      	ldr	r1, [pc, #60]	@ (80036b0 <Controller_Step+0x13b8>)
 8003674:	e9c1 2300 	strd	r2, r3, [r1]
    u_prev[1]  = u_cmd[1];
 8003678:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 800367c:	f5a3 7352 	sub.w	r3, r3, #840	@ 0x348
 8003680:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8003684:	490a      	ldr	r1, [pc, #40]	@ (80036b0 <Controller_Step+0x13b8>)
 8003686:	e9c1 2302 	strd	r2, r3, [r1, #8]
    u_prev[2]  = u_cmd[2];
 800368a:	f507 7368 	add.w	r3, r7, #928	@ 0x3a0
 800368e:	f5a3 7352 	sub.w	r3, r3, #840	@ 0x348
 8003692:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8003696:	4906      	ldr	r1, [pc, #24]	@ (80036b0 <Controller_Step+0x13b8>)
 8003698:	e9c1 2304 	strd	r2, r3, [r1, #16]
 800369c:	e000      	b.n	80036a0 <Controller_Step+0x13a8>
    if (!x || !xd) return;
 800369e:	bf00      	nop
}
 80036a0:	f507 7769 	add.w	r7, r7, #932	@ 0x3a4
 80036a4:	46bd      	mov	sp, r7
 80036a6:	bd90      	pop	{r4, r7, pc}
 80036a8:	24000470 	.word	0x24000470
 80036ac:	24000030 	.word	0x24000030
 80036b0:	24000490 	.word	0x24000490
 80036b4:	24000438 	.word	0x24000438

080036b8 <ETH_POSE_Init>:
static float Unpack_Float_LE(const uint8_t* buf);


// Initialize Ethernet POSE communication
void ETH_POSE_Init(const eth_pose_config_t* config)
{
 80036b8:	b580      	push	{r7, lr}
 80036ba:	b082      	sub	sp, #8
 80036bc:	af00      	add	r7, sp, #0
 80036be:	6078      	str	r0, [r7, #4]
    if (config) {
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d004      	beq.n	80036d0 <ETH_POSE_Init+0x18>
        g_config = *config;
 80036c6:	4b16      	ldr	r3, [pc, #88]	@ (8003720 <ETH_POSE_Init+0x68>)
 80036c8:	687a      	ldr	r2, [r7, #4]
 80036ca:	ca07      	ldmia	r2, {r0, r1, r2}
 80036cc:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    }
    
    printf("ETH_POSE: Init - Server: %s:%d, Period: %lu ms\n", 
 80036d0:	4b13      	ldr	r3, [pc, #76]	@ (8003720 <ETH_POSE_Init+0x68>)
 80036d2:	6819      	ldr	r1, [r3, #0]
           g_config.server_ip, g_config.server_port, g_config.send_period_ms);
 80036d4:	4b12      	ldr	r3, [pc, #72]	@ (8003720 <ETH_POSE_Init+0x68>)
 80036d6:	889b      	ldrh	r3, [r3, #4]
    printf("ETH_POSE: Init - Server: %s:%d, Period: %lu ms\n", 
 80036d8:	461a      	mov	r2, r3
 80036da:	4b11      	ldr	r3, [pc, #68]	@ (8003720 <ETH_POSE_Init+0x68>)
 80036dc:	689b      	ldr	r3, [r3, #8]
 80036de:	4811      	ldr	r0, [pc, #68]	@ (8003724 <ETH_POSE_Init+0x6c>)
 80036e0:	f01b fa2c 	bl	801eb3c <iprintf>
    
    // Create mutex for trajectory data
    g_traj_mutex = osMutexNew(NULL);
 80036e4:	2000      	movs	r0, #0
 80036e6:	f00b fbf5 	bl	800eed4 <osMutexNew>
 80036ea:	4603      	mov	r3, r0
 80036ec:	4a0e      	ldr	r2, [pc, #56]	@ (8003728 <ETH_POSE_Init+0x70>)
 80036ee:	6013      	str	r3, [r2, #0]
    if (g_traj_mutex == NULL) {
 80036f0:	4b0d      	ldr	r3, [pc, #52]	@ (8003728 <ETH_POSE_Init+0x70>)
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d102      	bne.n	80036fe <ETH_POSE_Init+0x46>
        printf("ETH_POSE: Failed to create trajectory mutex\n");
 80036f8:	480c      	ldr	r0, [pc, #48]	@ (800372c <ETH_POSE_Init+0x74>)
 80036fa:	f01b fa87 	bl	801ec0c <puts>
    }
    
    // Create mutex for pose data
    g_pose_mutex = osMutexNew(NULL);
 80036fe:	2000      	movs	r0, #0
 8003700:	f00b fbe8 	bl	800eed4 <osMutexNew>
 8003704:	4603      	mov	r3, r0
 8003706:	4a0a      	ldr	r2, [pc, #40]	@ (8003730 <ETH_POSE_Init+0x78>)
 8003708:	6013      	str	r3, [r2, #0]
    if (g_pose_mutex == NULL) {
 800370a:	4b09      	ldr	r3, [pc, #36]	@ (8003730 <ETH_POSE_Init+0x78>)
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	2b00      	cmp	r3, #0
 8003710:	d102      	bne.n	8003718 <ETH_POSE_Init+0x60>
        printf("ETH_POSE: Failed to create pose mutex\n");
 8003712:	4808      	ldr	r0, [pc, #32]	@ (8003734 <ETH_POSE_Init+0x7c>)
 8003714:	f01b fa7a 	bl	801ec0c <puts>
    }
}
 8003718:	bf00      	nop
 800371a:	3708      	adds	r7, #8
 800371c:	46bd      	mov	sp, r7
 800371e:	bd80      	pop	{r7, pc}
 8003720:	24000048 	.word	0x24000048
 8003724:	08022554 	.word	0x08022554
 8003728:	24000500 	.word	0x24000500
 800372c:	08022584 	.word	0x08022584
 8003730:	240004e0 	.word	0x240004e0
 8003734:	080225b0 	.word	0x080225b0

08003738 <ETH_POSE_StartThread>:

// Start the Ethernet POSE thread
void ETH_POSE_StartThread(void)
{
 8003738:	b580      	push	{r7, lr}
 800373a:	b08a      	sub	sp, #40	@ 0x28
 800373c:	af00      	add	r7, sp, #0
    const osThreadAttr_t thread_attr = {
 800373e:	1d3b      	adds	r3, r7, #4
 8003740:	2224      	movs	r2, #36	@ 0x24
 8003742:	2100      	movs	r1, #0
 8003744:	4618      	mov	r0, r3
 8003746:	f01b fbc9 	bl	801eedc <memset>
 800374a:	4b0d      	ldr	r3, [pc, #52]	@ (8003780 <ETH_POSE_StartThread+0x48>)
 800374c:	607b      	str	r3, [r7, #4]
 800374e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003752:	61bb      	str	r3, [r7, #24]
 8003754:	2310      	movs	r3, #16
 8003756:	61fb      	str	r3, [r7, #28]
        .name = "EthPoseThread",
        .stack_size = 1024 * 4,  // Reduced stack size
        .priority = osPriorityBelowNormal
    };
    
    g_eth_pose_thread_handle = osThreadNew(EthernetPoseThread, NULL, &thread_attr);
 8003758:	1d3b      	adds	r3, r7, #4
 800375a:	461a      	mov	r2, r3
 800375c:	2100      	movs	r1, #0
 800375e:	4809      	ldr	r0, [pc, #36]	@ (8003784 <ETH_POSE_StartThread+0x4c>)
 8003760:	f00b fb0b 	bl	800ed7a <osThreadNew>
 8003764:	4603      	mov	r3, r0
 8003766:	4a08      	ldr	r2, [pc, #32]	@ (8003788 <ETH_POSE_StartThread+0x50>)
 8003768:	6013      	str	r3, [r2, #0]
    if (g_eth_pose_thread_handle == NULL) {
 800376a:	4b07      	ldr	r3, [pc, #28]	@ (8003788 <ETH_POSE_StartThread+0x50>)
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	2b00      	cmp	r3, #0
 8003770:	d102      	bne.n	8003778 <ETH_POSE_StartThread+0x40>
        printf("ETH_POSE: Failed to create thread\n");
 8003772:	4806      	ldr	r0, [pc, #24]	@ (800378c <ETH_POSE_StartThread+0x54>)
 8003774:	f01b fa4a 	bl	801ec0c <puts>
    }
}
 8003778:	bf00      	nop
 800377a:	3728      	adds	r7, #40	@ 0x28
 800377c:	46bd      	mov	sp, r7
 800377e:	bd80      	pop	{r7, pc}
 8003780:	080225d8 	.word	0x080225d8
 8003784:	080038d5 	.word	0x080038d5
 8003788:	24000504 	.word	0x24000504
 800378c:	080225e8 	.word	0x080225e8

08003790 <ETH_POSE_UpdatePose>:


// Update robot pose (thread-safe, non-blocking)
void ETH_POSE_UpdatePose(const robot_pose_t* pose)
{
 8003790:	b5b0      	push	{r4, r5, r7, lr}
 8003792:	b082      	sub	sp, #8
 8003794:	af00      	add	r7, sp, #0
 8003796:	6078      	str	r0, [r7, #4]
    if (!pose) return;
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	2b00      	cmp	r3, #0
 800379c:	d020      	beq.n	80037e0 <ETH_POSE_UpdatePose+0x50>
    
    if (g_pose_mutex) {
 800379e:	4b12      	ldr	r3, [pc, #72]	@ (80037e8 <ETH_POSE_UpdatePose+0x58>)
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d01d      	beq.n	80037e2 <ETH_POSE_UpdatePose+0x52>
        if (osMutexAcquire(g_pose_mutex, 0) == osOK) {
 80037a6:	4b10      	ldr	r3, [pc, #64]	@ (80037e8 <ETH_POSE_UpdatePose+0x58>)
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	2100      	movs	r1, #0
 80037ac:	4618      	mov	r0, r3
 80037ae:	f00b fc17 	bl	800efe0 <osMutexAcquire>
 80037b2:	4603      	mov	r3, r0
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d114      	bne.n	80037e2 <ETH_POSE_UpdatePose+0x52>
            g_robot_pose = *pose;
 80037b8:	4a0c      	ldr	r2, [pc, #48]	@ (80037ec <ETH_POSE_UpdatePose+0x5c>)
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	4614      	mov	r4, r2
 80037be:	461d      	mov	r5, r3
 80037c0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80037c2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80037c4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80037c6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80037c8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80037ca:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80037cc:	e895 0003 	ldmia.w	r5, {r0, r1}
 80037d0:	e884 0003 	stmia.w	r4, {r0, r1}
            osMutexRelease(g_pose_mutex);
 80037d4:	4b04      	ldr	r3, [pc, #16]	@ (80037e8 <ETH_POSE_UpdatePose+0x58>)
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	4618      	mov	r0, r3
 80037da:	f00b fc4c 	bl	800f076 <osMutexRelease>
 80037de:	e000      	b.n	80037e2 <ETH_POSE_UpdatePose+0x52>
    if (!pose) return;
 80037e0:	bf00      	nop
        }
    }
}
 80037e2:	3708      	adds	r7, #8
 80037e4:	46bd      	mov	sp, r7
 80037e6:	bdb0      	pop	{r4, r5, r7, pc}
 80037e8:	240004e0 	.word	0x240004e0
 80037ec:	240004a8 	.word	0x240004a8

080037f0 <ETH_POSE_GetTrajectory>:
    }
}

// Get latest trajectory setpoint (thread-safe, non-blocking)
bool ETH_POSE_GetTrajectory(trajectory_setpoint_t* traj)
{
 80037f0:	b5b0      	push	{r4, r5, r7, lr}
 80037f2:	b084      	sub	sp, #16
 80037f4:	af00      	add	r7, sp, #0
 80037f6:	6078      	str	r0, [r7, #4]
    if (!traj) return false;
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d101      	bne.n	8003802 <ETH_POSE_GetTrajectory+0x12>
 80037fe:	2300      	movs	r3, #0
 8003800:	e03d      	b.n	800387e <ETH_POSE_GetTrajectory+0x8e>
    
    bool valid = false;
 8003802:	2300      	movs	r3, #0
 8003804:	73fb      	strb	r3, [r7, #15]
    if (g_traj_mutex) {
 8003806:	4b20      	ldr	r3, [pc, #128]	@ (8003888 <ETH_POSE_GetTrajectory+0x98>)
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	2b00      	cmp	r3, #0
 800380c:	d029      	beq.n	8003862 <ETH_POSE_GetTrajectory+0x72>
        if (osMutexAcquire(g_traj_mutex, 0) == osOK) {
 800380e:	4b1e      	ldr	r3, [pc, #120]	@ (8003888 <ETH_POSE_GetTrajectory+0x98>)
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	2100      	movs	r1, #0
 8003814:	4618      	mov	r0, r3
 8003816:	f00b fbe3 	bl	800efe0 <osMutexAcquire>
 800381a:	4603      	mov	r3, r0
 800381c:	2b00      	cmp	r3, #0
 800381e:	d112      	bne.n	8003846 <ETH_POSE_GetTrajectory+0x56>
            *traj = g_trajectory;
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	4a1a      	ldr	r2, [pc, #104]	@ (800388c <ETH_POSE_GetTrajectory+0x9c>)
 8003824:	461c      	mov	r4, r3
 8003826:	4615      	mov	r5, r2
 8003828:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800382a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800382c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8003830:	e884 0007 	stmia.w	r4, {r0, r1, r2}
            valid = g_trajectory.valid;
 8003834:	4b15      	ldr	r3, [pc, #84]	@ (800388c <ETH_POSE_GetTrajectory+0x9c>)
 8003836:	7e1b      	ldrb	r3, [r3, #24]
 8003838:	73fb      	strb	r3, [r7, #15]
            osMutexRelease(g_traj_mutex);
 800383a:	4b13      	ldr	r3, [pc, #76]	@ (8003888 <ETH_POSE_GetTrajectory+0x98>)
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	4618      	mov	r0, r3
 8003840:	f00b fc19 	bl	800f076 <osMutexRelease>
 8003844:	e01a      	b.n	800387c <ETH_POSE_GetTrajectory+0x8c>
        } else {
            *traj = g_trajectory;
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	4a10      	ldr	r2, [pc, #64]	@ (800388c <ETH_POSE_GetTrajectory+0x9c>)
 800384a:	461c      	mov	r4, r3
 800384c:	4615      	mov	r5, r2
 800384e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003850:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003852:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8003856:	e884 0007 	stmia.w	r4, {r0, r1, r2}
            valid = g_trajectory.valid;
 800385a:	4b0c      	ldr	r3, [pc, #48]	@ (800388c <ETH_POSE_GetTrajectory+0x9c>)
 800385c:	7e1b      	ldrb	r3, [r3, #24]
 800385e:	73fb      	strb	r3, [r7, #15]
 8003860:	e00c      	b.n	800387c <ETH_POSE_GetTrajectory+0x8c>
        }
    } else {
        *traj = g_trajectory;
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	4a09      	ldr	r2, [pc, #36]	@ (800388c <ETH_POSE_GetTrajectory+0x9c>)
 8003866:	461c      	mov	r4, r3
 8003868:	4615      	mov	r5, r2
 800386a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800386c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800386e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8003872:	e884 0007 	stmia.w	r4, {r0, r1, r2}
        valid = g_trajectory.valid;
 8003876:	4b05      	ldr	r3, [pc, #20]	@ (800388c <ETH_POSE_GetTrajectory+0x9c>)
 8003878:	7e1b      	ldrb	r3, [r3, #24]
 800387a:	73fb      	strb	r3, [r7, #15]
    }
    return valid;
 800387c:	7bfb      	ldrb	r3, [r7, #15]
}
 800387e:	4618      	mov	r0, r3
 8003880:	3710      	adds	r7, #16
 8003882:	46bd      	mov	sp, r7
 8003884:	bdb0      	pop	{r4, r5, r7, pc}
 8003886:	bf00      	nop
 8003888:	24000500 	.word	0x24000500
 800388c:	240004e4 	.word	0x240004e4

08003890 <ETH_POSE_SetTrajectoryMode>:

// Enable/disable trajectory following mode
void ETH_POSE_SetTrajectoryMode(bool enable)
{
 8003890:	b580      	push	{r7, lr}
 8003892:	b082      	sub	sp, #8
 8003894:	af00      	add	r7, sp, #0
 8003896:	4603      	mov	r3, r0
 8003898:	71fb      	strb	r3, [r7, #7]
    // For now, just log - simplified version doesn't send commands
    printf("ETH_POSE: Trajectory mode %s\n", enable ? "ENABLED" : "DISABLED");
 800389a:	79fb      	ldrb	r3, [r7, #7]
 800389c:	2b00      	cmp	r3, #0
 800389e:	d001      	beq.n	80038a4 <ETH_POSE_SetTrajectoryMode+0x14>
 80038a0:	4b05      	ldr	r3, [pc, #20]	@ (80038b8 <ETH_POSE_SetTrajectoryMode+0x28>)
 80038a2:	e000      	b.n	80038a6 <ETH_POSE_SetTrajectoryMode+0x16>
 80038a4:	4b05      	ldr	r3, [pc, #20]	@ (80038bc <ETH_POSE_SetTrajectoryMode+0x2c>)
 80038a6:	4619      	mov	r1, r3
 80038a8:	4805      	ldr	r0, [pc, #20]	@ (80038c0 <ETH_POSE_SetTrajectoryMode+0x30>)
 80038aa:	f01b f947 	bl	801eb3c <iprintf>
}
 80038ae:	bf00      	nop
 80038b0:	3708      	adds	r7, #8
 80038b2:	46bd      	mov	sp, r7
 80038b4:	bd80      	pop	{r7, pc}
 80038b6:	bf00      	nop
 80038b8:	0802260c 	.word	0x0802260c
 80038bc:	08022614 	.word	0x08022614
 80038c0:	08022620 	.word	0x08022620

080038c4 <ETH_POSE_GetTrajectoryMode>:

// Get trajectory mode status
bool ETH_POSE_GetTrajectoryMode(void)
{
 80038c4:	b480      	push	{r7}
 80038c6:	af00      	add	r7, sp, #0
    return false;  // Simplified version doesn't support this
 80038c8:	2300      	movs	r3, #0
}
 80038ca:	4618      	mov	r0, r3
 80038cc:	46bd      	mov	sp, r7
 80038ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038d2:	4770      	bx	lr

080038d4 <EthernetPoseThread>:
// ==============================================

// Main thread - DISABLED to prevent hard faults
// Re-enable gradually once root cause is identified
static void EthernetPoseThread(void* argument)
{
 80038d4:	b580      	push	{r7, lr}
 80038d6:	b082      	sub	sp, #8
 80038d8:	af00      	add	r7, sp, #0
 80038da:	6078      	str	r0, [r7, #4]
    (void)argument;
    
    printf("ETH_POSE: Thread started (ALL NETWORK OPERATIONS DISABLED)\n");
 80038dc:	4805      	ldr	r0, [pc, #20]	@ (80038f4 <EthernetPoseThread+0x20>)
 80038de:	f01b f995 	bl	801ec0c <puts>
    printf("ETH_POSE: Thread will sleep indefinitely to avoid hard faults\n");
 80038e2:	4805      	ldr	r0, [pc, #20]	@ (80038f8 <EthernetPoseThread+0x24>)
 80038e4:	f01b f992 	bl	801ec0c <puts>
    
    // Just sleep forever - no network operations
    for (;;) {
        osDelay(10000);  // Sleep 10 seconds
 80038e8:	f242 7010 	movw	r0, #10000	@ 0x2710
 80038ec:	f00b fad7 	bl	800ee9e <osDelay>
 80038f0:	e7fa      	b.n	80038e8 <EthernetPoseThread+0x14>
 80038f2:	bf00      	nop
 80038f4:	08022640 	.word	0x08022640
 80038f8:	0802267c 	.word	0x0802267c

080038fc <vApplicationStackOverflowHook>:
  * @param  xTask: Task handle
  * @param  pcTaskName: Task name
  * @retval None
  */
void vApplicationStackOverflowHook(TaskHandle_t xTask, char *pcTaskName)
{
 80038fc:	b580      	push	{r7, lr}
 80038fe:	b084      	sub	sp, #16
 8003900:	af00      	add	r7, sp, #0
 8003902:	6078      	str	r0, [r7, #4]
 8003904:	6039      	str	r1, [r7, #0]
  (void)xTask;
  printf("\r\n\r\n*** STACK OVERFLOW ***\r\n");
 8003906:	480c      	ldr	r0, [pc, #48]	@ (8003938 <vApplicationStackOverflowHook+0x3c>)
 8003908:	f01b f980 	bl	801ec0c <puts>
  printf("Task: %s\r\n", pcTaskName);
 800390c:	6839      	ldr	r1, [r7, #0]
 800390e:	480b      	ldr	r0, [pc, #44]	@ (800393c <vApplicationStackOverflowHook+0x40>)
 8003910:	f01b f914 	bl	801eb3c <iprintf>
  printf("Increase stack size for this task\r\n");
 8003914:	480a      	ldr	r0, [pc, #40]	@ (8003940 <vApplicationStackOverflowHook+0x44>)
 8003916:	f01b f979 	bl	801ec0c <puts>
  printf("System halted.\r\n\r\n");
 800391a:	480a      	ldr	r0, [pc, #40]	@ (8003944 <vApplicationStackOverflowHook+0x48>)
 800391c:	f01b f976 	bl	801ec0c <puts>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8003920:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003924:	f383 8811 	msr	BASEPRI, r3
 8003928:	f3bf 8f6f 	isb	sy
 800392c:	f3bf 8f4f 	dsb	sy
 8003930:	60fb      	str	r3, [r7, #12]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8003932:	bf00      	nop
  taskDISABLE_INTERRUPTS();
  for(;;);
 8003934:	bf00      	nop
 8003936:	e7fd      	b.n	8003934 <vApplicationStackOverflowHook+0x38>
 8003938:	0802275c 	.word	0x0802275c
 800393c:	08022778 	.word	0x08022778
 8003940:	08022784 	.word	0x08022784
 8003944:	08022748 	.word	0x08022748

08003948 <UartStartRx>:
/* USER CODE BEGIN 0 */
static uint8_t rx1_byte;
static uint8_t rx2_byte;

void UartStartRx(void)
{
 8003948:	b580      	push	{r7, lr}
 800394a:	af00      	add	r7, sp, #0
  HAL_UART_Receive_IT(&huart1, &rx1_byte, 1);
 800394c:	2201      	movs	r2, #1
 800394e:	4905      	ldr	r1, [pc, #20]	@ (8003964 <UartStartRx+0x1c>)
 8003950:	4805      	ldr	r0, [pc, #20]	@ (8003968 <UartStartRx+0x20>)
 8003952:	f008 f9b9 	bl	800bcc8 <HAL_UART_Receive_IT>
  HAL_UART_Receive_IT(&huart2, &rx2_byte, 1);
 8003956:	2201      	movs	r2, #1
 8003958:	4904      	ldr	r1, [pc, #16]	@ (800396c <UartStartRx+0x24>)
 800395a:	4805      	ldr	r0, [pc, #20]	@ (8003970 <UartStartRx+0x28>)
 800395c:	f008 f9b4 	bl	800bcc8 <HAL_UART_Receive_IT>
}
 8003960:	bf00      	nop
 8003962:	bd80      	pop	{r7, pc}
 8003964:	24000778 	.word	0x24000778
 8003968:	24000648 	.word	0x24000648
 800396c:	24000779 	.word	0x24000779
 8003970:	240006dc 	.word	0x240006dc

08003974 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003974:	b580      	push	{r7, lr}
 8003976:	b082      	sub	sp, #8
 8003978:	af00      	add	r7, sp, #0
 800397a:	6078      	str	r0, [r7, #4]
  if (huart == &huart1)
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	4a10      	ldr	r2, [pc, #64]	@ (80039c0 <HAL_UART_RxCpltCallback+0x4c>)
 8003980:	4293      	cmp	r3, r2
 8003982:	d10a      	bne.n	800399a <HAL_UART_RxCpltCallback+0x26>
  {
    CMD_OnUartRxByteFromISR(rx1_byte);
 8003984:	4b0f      	ldr	r3, [pc, #60]	@ (80039c4 <HAL_UART_RxCpltCallback+0x50>)
 8003986:	781b      	ldrb	r3, [r3, #0]
 8003988:	4618      	mov	r0, r3
 800398a:	f7fe f8f3 	bl	8001b74 <CMD_OnUartRxByteFromISR>
    (void)HAL_UART_Receive_IT(&huart1, &rx1_byte, 1);
 800398e:	2201      	movs	r2, #1
 8003990:	490c      	ldr	r1, [pc, #48]	@ (80039c4 <HAL_UART_RxCpltCallback+0x50>)
 8003992:	480b      	ldr	r0, [pc, #44]	@ (80039c0 <HAL_UART_RxCpltCallback+0x4c>)
 8003994:	f008 f998 	bl	800bcc8 <HAL_UART_Receive_IT>
  else if (huart == &huart2)
  {
    BNO_RVC_OnByte(rx2_byte);
    (void)HAL_UART_Receive_IT(&huart2, &rx2_byte, 1);
  }
}
 8003998:	e00d      	b.n	80039b6 <HAL_UART_RxCpltCallback+0x42>
  else if (huart == &huart2)
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	4a0a      	ldr	r2, [pc, #40]	@ (80039c8 <HAL_UART_RxCpltCallback+0x54>)
 800399e:	4293      	cmp	r3, r2
 80039a0:	d109      	bne.n	80039b6 <HAL_UART_RxCpltCallback+0x42>
    BNO_RVC_OnByte(rx2_byte);
 80039a2:	4b0a      	ldr	r3, [pc, #40]	@ (80039cc <HAL_UART_RxCpltCallback+0x58>)
 80039a4:	781b      	ldrb	r3, [r3, #0]
 80039a6:	4618      	mov	r0, r3
 80039a8:	f7fd f9be 	bl	8000d28 <BNO_RVC_OnByte>
    (void)HAL_UART_Receive_IT(&huart2, &rx2_byte, 1);
 80039ac:	2201      	movs	r2, #1
 80039ae:	4907      	ldr	r1, [pc, #28]	@ (80039cc <HAL_UART_RxCpltCallback+0x58>)
 80039b0:	4805      	ldr	r0, [pc, #20]	@ (80039c8 <HAL_UART_RxCpltCallback+0x54>)
 80039b2:	f008 f989 	bl	800bcc8 <HAL_UART_Receive_IT>
}
 80039b6:	bf00      	nop
 80039b8:	3708      	adds	r7, #8
 80039ba:	46bd      	mov	sp, r7
 80039bc:	bd80      	pop	{r7, pc}
 80039be:	bf00      	nop
 80039c0:	24000648 	.word	0x24000648
 80039c4:	24000778 	.word	0x24000778
 80039c8:	240006dc 	.word	0x240006dc
 80039cc:	24000779 	.word	0x24000779

080039d0 <TIM_init>:
void TIM_init(void)
{
 80039d0:	b580      	push	{r7, lr}
 80039d2:	af00      	add	r7, sp, #0
__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, NEUTRAL);
 80039d4:	4b1b      	ldr	r3, [pc, #108]	@ (8003a44 <TIM_init+0x74>)
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	f640 2249 	movw	r2, #2633	@ 0xa49
 80039dc:	635a      	str	r2, [r3, #52]	@ 0x34
__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, NEUTRAL);
 80039de:	4b19      	ldr	r3, [pc, #100]	@ (8003a44 <TIM_init+0x74>)
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	f640 2249 	movw	r2, #2633	@ 0xa49
 80039e6:	639a      	str	r2, [r3, #56]	@ 0x38
__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_3, NEUTRAL);
 80039e8:	4b16      	ldr	r3, [pc, #88]	@ (8003a44 <TIM_init+0x74>)
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	f640 2249 	movw	r2, #2633	@ 0xa49
 80039f0:	63da      	str	r2, [r3, #60]	@ 0x3c

HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 80039f2:	2100      	movs	r1, #0
 80039f4:	4813      	ldr	r0, [pc, #76]	@ (8003a44 <TIM_init+0x74>)
 80039f6:	f007 f909 	bl	800ac0c <HAL_TIM_PWM_Start>
HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 80039fa:	2104      	movs	r1, #4
 80039fc:	4811      	ldr	r0, [pc, #68]	@ (8003a44 <TIM_init+0x74>)
 80039fe:	f007 f905 	bl	800ac0c <HAL_TIM_PWM_Start>
HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 8003a02:	2108      	movs	r1, #8
 8003a04:	480f      	ldr	r0, [pc, #60]	@ (8003a44 <TIM_init+0x74>)
 8003a06:	f007 f901 	bl	800ac0c <HAL_TIM_PWM_Start>

HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 8003a0a:	213c      	movs	r1, #60	@ 0x3c
 8003a0c:	480e      	ldr	r0, [pc, #56]	@ (8003a48 <TIM_init+0x78>)
 8003a0e:	f007 fab1 	bl	800af74 <HAL_TIM_Encoder_Start>
	__HAL_TIM_SET_COUNTER(&htim3, CNT_MID);
 8003a12:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8003a16:	4b0c      	ldr	r3, [pc, #48]	@ (8003a48 <TIM_init+0x78>)
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	625a      	str	r2, [r3, #36]	@ 0x24
HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL);
 8003a1c:	213c      	movs	r1, #60	@ 0x3c
 8003a1e:	480b      	ldr	r0, [pc, #44]	@ (8003a4c <TIM_init+0x7c>)
 8003a20:	f007 faa8 	bl	800af74 <HAL_TIM_Encoder_Start>
	__HAL_TIM_SET_COUNTER(&htim4, CNT_MID);
 8003a24:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8003a28:	4b08      	ldr	r3, [pc, #32]	@ (8003a4c <TIM_init+0x7c>)
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	625a      	str	r2, [r3, #36]	@ 0x24
HAL_TIM_Encoder_Start(&htim8, TIM_CHANNEL_ALL);
 8003a2e:	213c      	movs	r1, #60	@ 0x3c
 8003a30:	4807      	ldr	r0, [pc, #28]	@ (8003a50 <TIM_init+0x80>)
 8003a32:	f007 fa9f 	bl	800af74 <HAL_TIM_Encoder_Start>
	__HAL_TIM_SET_COUNTER(&htim8, CNT_MID);
 8003a36:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8003a3a:	4b05      	ldr	r3, [pc, #20]	@ (8003a50 <TIM_init+0x80>)
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8003a40:	bf00      	nop
 8003a42:	bd80      	pop	{r7, pc}
 8003a44:	24000518 	.word	0x24000518
 8003a48:	24000564 	.word	0x24000564
 8003a4c:	240005b0 	.word	0x240005b0
 8003a50:	240005fc 	.word	0x240005fc

08003a54 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003a54:	b580      	push	{r7, lr}
 8003a56:	b086      	sub	sp, #24
 8003a58:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
  /* Configure MPU for Ethernet DMA buffers in RAM_D2 */
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8003a5a:	1d3b      	adds	r3, r7, #4
 8003a5c:	2200      	movs	r2, #0
 8003a5e:	601a      	str	r2, [r3, #0]
 8003a60:	605a      	str	r2, [r3, #4]
 8003a62:	609a      	str	r2, [r3, #8]
 8003a64:	60da      	str	r2, [r3, #12]
  
  /* Disable MPU */
  HAL_MPU_Disable();
 8003a66:	f001 ff09 	bl	800587c <HAL_MPU_Disable>
  
  /* Configure RAM_D2 (0x30000000-0x30048000, 288KB) as non-cacheable for Ethernet DMA */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8003a6a:	2301      	movs	r3, #1
 8003a6c:	713b      	strb	r3, [r7, #4]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8003a6e:	2300      	movs	r3, #0
 8003a70:	717b      	strb	r3, [r7, #5]
  MPU_InitStruct.BaseAddress = 0x30000000;
 8003a72:	f04f 5340 	mov.w	r3, #805306368	@ 0x30000000
 8003a76:	60bb      	str	r3, [r7, #8]
  MPU_InitStruct.Size = MPU_REGION_SIZE_512KB;  /* 288KB rounds up to 512KB MPU region */
 8003a78:	2312      	movs	r3, #18
 8003a7a:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.SubRegionDisable = 0x0;
 8003a7c:	2300      	movs	r3, #0
 8003a7e:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8003a80:	2300      	movs	r3, #0
 8003a82:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 8003a84:	2303      	movs	r3, #3
 8003a86:	73fb      	strb	r3, [r7, #15]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_ENABLE;
 8003a88:	2300      	movs	r3, #0
 8003a8a:	743b      	strb	r3, [r7, #16]
  MPU_InitStruct.IsShareable = MPU_ACCESS_NOT_SHAREABLE;
 8003a8c:	2300      	movs	r3, #0
 8003a8e:	747b      	strb	r3, [r7, #17]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;  /* Critical: disable cache for DMA */
 8003a90:	2300      	movs	r3, #0
 8003a92:	74bb      	strb	r3, [r7, #18]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_BUFFERABLE;
 8003a94:	2301      	movs	r3, #1
 8003a96:	74fb      	strb	r3, [r7, #19]
  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8003a98:	1d3b      	adds	r3, r7, #4
 8003a9a:	4618      	mov	r0, r3
 8003a9c:	f001 ff26 	bl	80058ec <HAL_MPU_ConfigRegion>
  
  /* Enable MPU with default background region for privileged access */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8003aa0:	2004      	movs	r0, #4
 8003aa2:	f001 ff03 	bl	80058ac <HAL_MPU_Enable>
/* USER CODE END Boot_Mode_Sequence_0 */

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
#if defined(DUAL_CORE_BOOT_SYNC_SEQUENCE)
  /* Wait until CPU2 boots and enters in stop mode or timeout*/
  timeout = 0xFFFF;
 8003aa6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003aaa:	617b      	str	r3, [r7, #20]
  while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
 8003aac:	bf00      	nop
 8003aae:	4b49      	ldr	r3, [pc, #292]	@ (8003bd4 <main+0x180>)
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d004      	beq.n	8003ac4 <main+0x70>
 8003aba:	697b      	ldr	r3, [r7, #20]
 8003abc:	1e5a      	subs	r2, r3, #1
 8003abe:	617a      	str	r2, [r7, #20]
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	dcf4      	bgt.n	8003aae <main+0x5a>
  if ( timeout < 0 )
 8003ac4:	697b      	ldr	r3, [r7, #20]
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	da01      	bge.n	8003ace <main+0x7a>
  {
  Error_Handler();
 8003aca:	f000 fdcc 	bl	8004666 <Error_Handler>
#endif /* DUAL_CORE_BOOT_SYNC_SEQUENCE */
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003ace:	f001 fd13 	bl	80054f8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003ad2:	f000 f891 	bl	8003bf8 <SystemClock_Config>
/* USER CODE BEGIN Boot_Mode_Sequence_2 */
#if defined(DUAL_CORE_BOOT_SYNC_SEQUENCE)
/* When system initialization is finished, Cortex-M7 will release Cortex-M4 by means of
HSEM notification */
/*HW semaphore Clock enable*/
__HAL_RCC_HSEM_CLK_ENABLE();
 8003ad6:	4b3f      	ldr	r3, [pc, #252]	@ (8003bd4 <main+0x180>)
 8003ad8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003adc:	4a3d      	ldr	r2, [pc, #244]	@ (8003bd4 <main+0x180>)
 8003ade:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003ae2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8003ae6:	4b3b      	ldr	r3, [pc, #236]	@ (8003bd4 <main+0x180>)
 8003ae8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003aec:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003af0:	603b      	str	r3, [r7, #0]
 8003af2:	683b      	ldr	r3, [r7, #0]
/*Take HSEM */
HAL_HSEM_FastTake(HSEM_ID_0);
 8003af4:	2000      	movs	r0, #0
 8003af6:	f004 f997 	bl	8007e28 <HAL_HSEM_FastTake>
/*Release HSEM in order to notify the CPU2(CM4)*/
HAL_HSEM_Release(HSEM_ID_0,0);
 8003afa:	2100      	movs	r1, #0
 8003afc:	2000      	movs	r0, #0
 8003afe:	f004 f9ad 	bl	8007e5c <HAL_HSEM_Release>
/* wait until CPU2 wakes up from stop mode */
timeout = 0xFFFF;
 8003b02:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003b06:	617b      	str	r3, [r7, #20]
while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 8003b08:	bf00      	nop
 8003b0a:	4b32      	ldr	r3, [pc, #200]	@ (8003bd4 <main+0x180>)
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d104      	bne.n	8003b20 <main+0xcc>
 8003b16:	697b      	ldr	r3, [r7, #20]
 8003b18:	1e5a      	subs	r2, r3, #1
 8003b1a:	617a      	str	r2, [r7, #20]
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	dcf4      	bgt.n	8003b0a <main+0xb6>
if ( timeout < 0 )
 8003b20:	697b      	ldr	r3, [r7, #20]
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	da01      	bge.n	8003b2a <main+0xd6>
{
Error_Handler();
 8003b26:	f000 fd9e 	bl	8004666 <Error_Handler>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8003b2a:	f000 faf1 	bl	8004110 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8003b2e:	f000 fa57 	bl	8003fe0 <MX_USART1_UART_Init>
  MX_TIM2_Init();
 8003b32:	f000 f8df 	bl	8003cf4 <MX_TIM2_Init>
  MX_TIM4_Init();
 8003b36:	f000 f9a3 	bl	8003e80 <MX_TIM4_Init>
  MX_TIM8_Init();
 8003b3a:	f000 f9f7 	bl	8003f2c <MX_TIM8_Init>
  MX_TIM3_Init();
 8003b3e:	f000 f949 	bl	8003dd4 <MX_TIM3_Init>
  MX_USART2_UART_Init();
 8003b42:	f000 fa99 	bl	8004078 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  CMD_Init(&huart1);
 8003b46:	4824      	ldr	r0, [pc, #144]	@ (8003bd8 <main+0x184>)
 8003b48:	f7fd ffcc 	bl	8001ae4 <CMD_Init>
  BNO_RVC_Init();
 8003b4c:	f7fd f8d0 	bl	8000cf0 <BNO_RVC_Init>
  UartStartRx();
 8003b50:	f7ff fefa 	bl	8003948 <UartStartRx>
  TIM_init();
 8003b54:	f7ff ff3c 	bl	80039d0 <TIM_init>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8003b58:	f00b f8b0 	bl	800ecbc <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8003b5c:	4a1f      	ldr	r2, [pc, #124]	@ (8003bdc <main+0x188>)
 8003b5e:	2100      	movs	r1, #0
 8003b60:	481f      	ldr	r0, [pc, #124]	@ (8003be0 <main+0x18c>)
 8003b62:	f00b f90a 	bl	800ed7a <osThreadNew>
 8003b66:	4603      	mov	r3, r0
 8003b68:	4a1e      	ldr	r2, [pc, #120]	@ (8003be4 <main+0x190>)
 8003b6a:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  CMD_StartTask();
 8003b6c:	f7fd ffd4 	bl	8001b18 <CMD_StartTask>
  remote_id = osThreadNew(remote, NULL, &remote_att);
 8003b70:	4a1d      	ldr	r2, [pc, #116]	@ (8003be8 <main+0x194>)
 8003b72:	2100      	movs	r1, #0
 8003b74:	481d      	ldr	r0, [pc, #116]	@ (8003bec <main+0x198>)
 8003b76:	f00b f900 	bl	800ed7a <osThreadNew>
 8003b7a:	4603      	mov	r3, r0
 8003b7c:	4a1c      	ldr	r2, [pc, #112]	@ (8003bf0 <main+0x19c>)
 8003b7e:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Initialize leds */
  BSP_LED_Init(LED_GREEN);
 8003b80:	2000      	movs	r0, #0
 8003b82:	f001 fad3 	bl	800512c <BSP_LED_Init>
  BSP_LED_Init(LED_YELLOW);
 8003b86:	2001      	movs	r0, #1
 8003b88:	f001 fad0 	bl	800512c <BSP_LED_Init>
  BSP_LED_Init(LED_RED);
 8003b8c:	2002      	movs	r0, #2
 8003b8e:	f001 facd 	bl	800512c <BSP_LED_Init>

  /* Initialize USER push-button, will be used to trigger an interrupt each time it's pressed.*/
  BSP_PB_Init(BUTTON_USER, BUTTON_MODE_EXTI);
 8003b92:	2101      	movs	r1, #1
 8003b94:	2000      	movs	r0, #0
 8003b96:	f001 fb69 	bl	800526c <BSP_PB_Init>

  /* Initialize COM1 port (115200, 8 bits (7-bit data + 1 stop bit), no parity */
  BspCOMInit.BaudRate   = 115200;
 8003b9a:	4b16      	ldr	r3, [pc, #88]	@ (8003bf4 <main+0x1a0>)
 8003b9c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8003ba0:	601a      	str	r2, [r3, #0]
  BspCOMInit.WordLength = COM_WORDLENGTH_8B;
 8003ba2:	4b14      	ldr	r3, [pc, #80]	@ (8003bf4 <main+0x1a0>)
 8003ba4:	2200      	movs	r2, #0
 8003ba6:	605a      	str	r2, [r3, #4]
  BspCOMInit.StopBits   = COM_STOPBITS_1;
 8003ba8:	4b12      	ldr	r3, [pc, #72]	@ (8003bf4 <main+0x1a0>)
 8003baa:	2200      	movs	r2, #0
 8003bac:	811a      	strh	r2, [r3, #8]
  BspCOMInit.Parity     = COM_PARITY_NONE;
 8003bae:	4b11      	ldr	r3, [pc, #68]	@ (8003bf4 <main+0x1a0>)
 8003bb0:	2200      	movs	r2, #0
 8003bb2:	815a      	strh	r2, [r3, #10]
  BspCOMInit.HwFlowCtl  = COM_HWCONTROL_NONE;
 8003bb4:	4b0f      	ldr	r3, [pc, #60]	@ (8003bf4 <main+0x1a0>)
 8003bb6:	2200      	movs	r2, #0
 8003bb8:	819a      	strh	r2, [r3, #12]
  if (BSP_COM_Init(COM1, &BspCOMInit) != BSP_ERROR_NONE)
 8003bba:	490e      	ldr	r1, [pc, #56]	@ (8003bf4 <main+0x1a0>)
 8003bbc:	2000      	movs	r0, #0
 8003bbe:	f001 fbd9 	bl	8005374 <BSP_COM_Init>
 8003bc2:	4603      	mov	r3, r0
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d001      	beq.n	8003bcc <main+0x178>
  {
    Error_Handler();
 8003bc8:	f000 fd4d 	bl	8004666 <Error_Handler>
  }

  /* Start scheduler */
  osKernelStart();
 8003bcc:	f00b f89a 	bl	800ed04 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8003bd0:	bf00      	nop
 8003bd2:	e7fd      	b.n	8003bd0 <main+0x17c>
 8003bd4:	58024400 	.word	0x58024400
 8003bd8:	24000648 	.word	0x24000648
 8003bdc:	080256a8 	.word	0x080256a8
 8003be0:	08004649 	.word	0x08004649
 8003be4:	24000770 	.word	0x24000770
 8003be8:	080256cc 	.word	0x080256cc
 8003bec:	08004409 	.word	0x08004409
 8003bf0:	24000774 	.word	0x24000774
 8003bf4:	24000508 	.word	0x24000508

08003bf8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003bf8:	b580      	push	{r7, lr}
 8003bfa:	b09c      	sub	sp, #112	@ 0x70
 8003bfc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003bfe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003c02:	224c      	movs	r2, #76	@ 0x4c
 8003c04:	2100      	movs	r1, #0
 8003c06:	4618      	mov	r0, r3
 8003c08:	f01b f968 	bl	801eedc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003c0c:	1d3b      	adds	r3, r7, #4
 8003c0e:	2220      	movs	r2, #32
 8003c10:	2100      	movs	r1, #0
 8003c12:	4618      	mov	r0, r3
 8003c14:	f01b f962 	bl	801eedc <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 8003c18:	2004      	movs	r0, #4
 8003c1a:	f004 f933 	bl	8007e84 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8003c1e:	2300      	movs	r3, #0
 8003c20:	603b      	str	r3, [r7, #0]
 8003c22:	4b32      	ldr	r3, [pc, #200]	@ (8003cec <SystemClock_Config+0xf4>)
 8003c24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c26:	4a31      	ldr	r2, [pc, #196]	@ (8003cec <SystemClock_Config+0xf4>)
 8003c28:	f023 0301 	bic.w	r3, r3, #1
 8003c2c:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8003c2e:	4b2f      	ldr	r3, [pc, #188]	@ (8003cec <SystemClock_Config+0xf4>)
 8003c30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c32:	f003 0301 	and.w	r3, r3, #1
 8003c36:	603b      	str	r3, [r7, #0]
 8003c38:	4b2d      	ldr	r3, [pc, #180]	@ (8003cf0 <SystemClock_Config+0xf8>)
 8003c3a:	699b      	ldr	r3, [r3, #24]
 8003c3c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8003c40:	4a2b      	ldr	r2, [pc, #172]	@ (8003cf0 <SystemClock_Config+0xf8>)
 8003c42:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003c46:	6193      	str	r3, [r2, #24]
 8003c48:	4b29      	ldr	r3, [pc, #164]	@ (8003cf0 <SystemClock_Config+0xf8>)
 8003c4a:	699b      	ldr	r3, [r3, #24]
 8003c4c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8003c50:	603b      	str	r3, [r7, #0]
 8003c52:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8003c54:	bf00      	nop
 8003c56:	4b26      	ldr	r3, [pc, #152]	@ (8003cf0 <SystemClock_Config+0xf8>)
 8003c58:	699b      	ldr	r3, [r3, #24]
 8003c5a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003c5e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003c62:	d1f8      	bne.n	8003c56 <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8003c64:	2302      	movs	r3, #2
 8003c66:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8003c68:	2301      	movs	r3, #1
 8003c6a:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003c6c:	2340      	movs	r3, #64	@ 0x40
 8003c6e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003c70:	2302      	movs	r3, #2
 8003c72:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8003c74:	2300      	movs	r3, #0
 8003c76:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 5;
 8003c78:	2305      	movs	r3, #5
 8003c7a:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 46;
 8003c7c:	232e      	movs	r3, #46	@ 0x2e
 8003c7e:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8003c80:	2302      	movs	r3, #2
 8003c82:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 5;
 8003c84:	2305      	movs	r3, #5
 8003c86:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8003c88:	2302      	movs	r3, #2
 8003c8a:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8003c8c:	230c      	movs	r3, #12
 8003c8e:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8003c90:	2300      	movs	r3, #0
 8003c92:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 640;
 8003c94:	f44f 7320 	mov.w	r3, #640	@ 0x280
 8003c98:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003c9a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003c9e:	4618      	mov	r0, r3
 8003ca0:	f004 f94a 	bl	8007f38 <HAL_RCC_OscConfig>
 8003ca4:	4603      	mov	r3, r0
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d001      	beq.n	8003cae <SystemClock_Config+0xb6>
  {
    Error_Handler();
 8003caa:	f000 fcdc 	bl	8004666 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003cae:	233f      	movs	r3, #63	@ 0x3f
 8003cb0:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003cb2:	2303      	movs	r3, #3
 8003cb4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8003cb6:	2300      	movs	r3, #0
 8003cb8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8003cba:	2308      	movs	r3, #8
 8003cbc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 8003cbe:	2340      	movs	r3, #64	@ 0x40
 8003cc0:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8003cc2:	2340      	movs	r3, #64	@ 0x40
 8003cc4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8003cc6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003cca:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8003ccc:	2340      	movs	r3, #64	@ 0x40
 8003cce:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8003cd0:	1d3b      	adds	r3, r7, #4
 8003cd2:	2102      	movs	r1, #2
 8003cd4:	4618      	mov	r0, r3
 8003cd6:	f004 fd89 	bl	80087ec <HAL_RCC_ClockConfig>
 8003cda:	4603      	mov	r3, r0
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d001      	beq.n	8003ce4 <SystemClock_Config+0xec>
  {
    Error_Handler();
 8003ce0:	f000 fcc1 	bl	8004666 <Error_Handler>
  }
}
 8003ce4:	bf00      	nop
 8003ce6:	3770      	adds	r7, #112	@ 0x70
 8003ce8:	46bd      	mov	sp, r7
 8003cea:	bd80      	pop	{r7, pc}
 8003cec:	58000400 	.word	0x58000400
 8003cf0:	58024800 	.word	0x58024800

08003cf4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8003cf4:	b580      	push	{r7, lr}
 8003cf6:	b08a      	sub	sp, #40	@ 0x28
 8003cf8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003cfa:	f107 031c 	add.w	r3, r7, #28
 8003cfe:	2200      	movs	r2, #0
 8003d00:	601a      	str	r2, [r3, #0]
 8003d02:	605a      	str	r2, [r3, #4]
 8003d04:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003d06:	463b      	mov	r3, r7
 8003d08:	2200      	movs	r2, #0
 8003d0a:	601a      	str	r2, [r3, #0]
 8003d0c:	605a      	str	r2, [r3, #4]
 8003d0e:	609a      	str	r2, [r3, #8]
 8003d10:	60da      	str	r2, [r3, #12]
 8003d12:	611a      	str	r2, [r3, #16]
 8003d14:	615a      	str	r2, [r3, #20]
 8003d16:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8003d18:	4b2d      	ldr	r3, [pc, #180]	@ (8003dd0 <MX_TIM2_Init+0xdc>)
 8003d1a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8003d1e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 83;
 8003d20:	4b2b      	ldr	r3, [pc, #172]	@ (8003dd0 <MX_TIM2_Init+0xdc>)
 8003d22:	2253      	movs	r2, #83	@ 0x53
 8003d24:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003d26:	4b2a      	ldr	r3, [pc, #168]	@ (8003dd0 <MX_TIM2_Init+0xdc>)
 8003d28:	2200      	movs	r2, #0
 8003d2a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 19999;
 8003d2c:	4b28      	ldr	r3, [pc, #160]	@ (8003dd0 <MX_TIM2_Init+0xdc>)
 8003d2e:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8003d32:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003d34:	4b26      	ldr	r3, [pc, #152]	@ (8003dd0 <MX_TIM2_Init+0xdc>)
 8003d36:	2200      	movs	r2, #0
 8003d38:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003d3a:	4b25      	ldr	r3, [pc, #148]	@ (8003dd0 <MX_TIM2_Init+0xdc>)
 8003d3c:	2200      	movs	r2, #0
 8003d3e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8003d40:	4823      	ldr	r0, [pc, #140]	@ (8003dd0 <MX_TIM2_Init+0xdc>)
 8003d42:	f006 ff0b 	bl	800ab5c <HAL_TIM_PWM_Init>
 8003d46:	4603      	mov	r3, r0
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d001      	beq.n	8003d50 <MX_TIM2_Init+0x5c>
  {
    Error_Handler();
 8003d4c:	f000 fc8b 	bl	8004666 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003d50:	2300      	movs	r3, #0
 8003d52:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003d54:	2300      	movs	r3, #0
 8003d56:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003d58:	f107 031c 	add.w	r3, r7, #28
 8003d5c:	4619      	mov	r1, r3
 8003d5e:	481c      	ldr	r0, [pc, #112]	@ (8003dd0 <MX_TIM2_Init+0xdc>)
 8003d60:	f007 fe46 	bl	800b9f0 <HAL_TIMEx_MasterConfigSynchronization>
 8003d64:	4603      	mov	r3, r0
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d001      	beq.n	8003d6e <MX_TIM2_Init+0x7a>
  {
    Error_Handler();
 8003d6a:	f000 fc7c 	bl	8004666 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8003d6e:	2360      	movs	r3, #96	@ 0x60
 8003d70:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8003d72:	2300      	movs	r3, #0
 8003d74:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003d76:	2300      	movs	r3, #0
 8003d78:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8003d7a:	2300      	movs	r3, #0
 8003d7c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8003d7e:	463b      	mov	r3, r7
 8003d80:	2200      	movs	r2, #0
 8003d82:	4619      	mov	r1, r3
 8003d84:	4812      	ldr	r0, [pc, #72]	@ (8003dd0 <MX_TIM2_Init+0xdc>)
 8003d86:	f007 f983 	bl	800b090 <HAL_TIM_PWM_ConfigChannel>
 8003d8a:	4603      	mov	r3, r0
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d001      	beq.n	8003d94 <MX_TIM2_Init+0xa0>
  {
    Error_Handler();
 8003d90:	f000 fc69 	bl	8004666 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8003d94:	463b      	mov	r3, r7
 8003d96:	2204      	movs	r2, #4
 8003d98:	4619      	mov	r1, r3
 8003d9a:	480d      	ldr	r0, [pc, #52]	@ (8003dd0 <MX_TIM2_Init+0xdc>)
 8003d9c:	f007 f978 	bl	800b090 <HAL_TIM_PWM_ConfigChannel>
 8003da0:	4603      	mov	r3, r0
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d001      	beq.n	8003daa <MX_TIM2_Init+0xb6>
  {
    Error_Handler();
 8003da6:	f000 fc5e 	bl	8004666 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8003daa:	463b      	mov	r3, r7
 8003dac:	2208      	movs	r2, #8
 8003dae:	4619      	mov	r1, r3
 8003db0:	4807      	ldr	r0, [pc, #28]	@ (8003dd0 <MX_TIM2_Init+0xdc>)
 8003db2:	f007 f96d 	bl	800b090 <HAL_TIM_PWM_ConfigChannel>
 8003db6:	4603      	mov	r3, r0
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d001      	beq.n	8003dc0 <MX_TIM2_Init+0xcc>
  {
    Error_Handler();
 8003dbc:	f000 fc53 	bl	8004666 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8003dc0:	4803      	ldr	r0, [pc, #12]	@ (8003dd0 <MX_TIM2_Init+0xdc>)
 8003dc2:	f000 fd71 	bl	80048a8 <HAL_TIM_MspPostInit>

}
 8003dc6:	bf00      	nop
 8003dc8:	3728      	adds	r7, #40	@ 0x28
 8003dca:	46bd      	mov	sp, r7
 8003dcc:	bd80      	pop	{r7, pc}
 8003dce:	bf00      	nop
 8003dd0:	24000518 	.word	0x24000518

08003dd4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8003dd4:	b580      	push	{r7, lr}
 8003dd6:	b08c      	sub	sp, #48	@ 0x30
 8003dd8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8003dda:	f107 030c 	add.w	r3, r7, #12
 8003dde:	2224      	movs	r2, #36	@ 0x24
 8003de0:	2100      	movs	r1, #0
 8003de2:	4618      	mov	r0, r3
 8003de4:	f01b f87a 	bl	801eedc <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003de8:	463b      	mov	r3, r7
 8003dea:	2200      	movs	r2, #0
 8003dec:	601a      	str	r2, [r3, #0]
 8003dee:	605a      	str	r2, [r3, #4]
 8003df0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8003df2:	4b21      	ldr	r3, [pc, #132]	@ (8003e78 <MX_TIM3_Init+0xa4>)
 8003df4:	4a21      	ldr	r2, [pc, #132]	@ (8003e7c <MX_TIM3_Init+0xa8>)
 8003df6:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8003df8:	4b1f      	ldr	r3, [pc, #124]	@ (8003e78 <MX_TIM3_Init+0xa4>)
 8003dfa:	2200      	movs	r2, #0
 8003dfc:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003dfe:	4b1e      	ldr	r3, [pc, #120]	@ (8003e78 <MX_TIM3_Init+0xa4>)
 8003e00:	2200      	movs	r2, #0
 8003e02:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8003e04:	4b1c      	ldr	r3, [pc, #112]	@ (8003e78 <MX_TIM3_Init+0xa4>)
 8003e06:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003e0a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003e0c:	4b1a      	ldr	r3, [pc, #104]	@ (8003e78 <MX_TIM3_Init+0xa4>)
 8003e0e:	2200      	movs	r2, #0
 8003e10:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003e12:	4b19      	ldr	r3, [pc, #100]	@ (8003e78 <MX_TIM3_Init+0xa4>)
 8003e14:	2200      	movs	r2, #0
 8003e16:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8003e18:	2303      	movs	r3, #3
 8003e1a:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8003e1c:	2300      	movs	r3, #0
 8003e1e:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8003e20:	2301      	movs	r3, #1
 8003e22:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8003e24:	2300      	movs	r3, #0
 8003e26:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 4;
 8003e28:	2304      	movs	r3, #4
 8003e2a:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8003e2c:	2300      	movs	r3, #0
 8003e2e:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8003e30:	2301      	movs	r3, #1
 8003e32:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8003e34:	2300      	movs	r3, #0
 8003e36:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 4;
 8003e38:	2304      	movs	r3, #4
 8003e3a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8003e3c:	f107 030c 	add.w	r3, r7, #12
 8003e40:	4619      	mov	r1, r3
 8003e42:	480d      	ldr	r0, [pc, #52]	@ (8003e78 <MX_TIM3_Init+0xa4>)
 8003e44:	f006 fff0 	bl	800ae28 <HAL_TIM_Encoder_Init>
 8003e48:	4603      	mov	r3, r0
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d001      	beq.n	8003e52 <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 8003e4e:	f000 fc0a 	bl	8004666 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003e52:	2300      	movs	r3, #0
 8003e54:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003e56:	2300      	movs	r3, #0
 8003e58:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003e5a:	463b      	mov	r3, r7
 8003e5c:	4619      	mov	r1, r3
 8003e5e:	4806      	ldr	r0, [pc, #24]	@ (8003e78 <MX_TIM3_Init+0xa4>)
 8003e60:	f007 fdc6 	bl	800b9f0 <HAL_TIMEx_MasterConfigSynchronization>
 8003e64:	4603      	mov	r3, r0
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d001      	beq.n	8003e6e <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 8003e6a:	f000 fbfc 	bl	8004666 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8003e6e:	bf00      	nop
 8003e70:	3730      	adds	r7, #48	@ 0x30
 8003e72:	46bd      	mov	sp, r7
 8003e74:	bd80      	pop	{r7, pc}
 8003e76:	bf00      	nop
 8003e78:	24000564 	.word	0x24000564
 8003e7c:	40000400 	.word	0x40000400

08003e80 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8003e80:	b580      	push	{r7, lr}
 8003e82:	b08c      	sub	sp, #48	@ 0x30
 8003e84:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8003e86:	f107 030c 	add.w	r3, r7, #12
 8003e8a:	2224      	movs	r2, #36	@ 0x24
 8003e8c:	2100      	movs	r1, #0
 8003e8e:	4618      	mov	r0, r3
 8003e90:	f01b f824 	bl	801eedc <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003e94:	463b      	mov	r3, r7
 8003e96:	2200      	movs	r2, #0
 8003e98:	601a      	str	r2, [r3, #0]
 8003e9a:	605a      	str	r2, [r3, #4]
 8003e9c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8003e9e:	4b21      	ldr	r3, [pc, #132]	@ (8003f24 <MX_TIM4_Init+0xa4>)
 8003ea0:	4a21      	ldr	r2, [pc, #132]	@ (8003f28 <MX_TIM4_Init+0xa8>)
 8003ea2:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8003ea4:	4b1f      	ldr	r3, [pc, #124]	@ (8003f24 <MX_TIM4_Init+0xa4>)
 8003ea6:	2200      	movs	r2, #0
 8003ea8:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003eaa:	4b1e      	ldr	r3, [pc, #120]	@ (8003f24 <MX_TIM4_Init+0xa4>)
 8003eac:	2200      	movs	r2, #0
 8003eae:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8003eb0:	4b1c      	ldr	r3, [pc, #112]	@ (8003f24 <MX_TIM4_Init+0xa4>)
 8003eb2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003eb6:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003eb8:	4b1a      	ldr	r3, [pc, #104]	@ (8003f24 <MX_TIM4_Init+0xa4>)
 8003eba:	2200      	movs	r2, #0
 8003ebc:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003ebe:	4b19      	ldr	r3, [pc, #100]	@ (8003f24 <MX_TIM4_Init+0xa4>)
 8003ec0:	2200      	movs	r2, #0
 8003ec2:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8003ec4:	2303      	movs	r3, #3
 8003ec6:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8003ec8:	2300      	movs	r3, #0
 8003eca:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8003ecc:	2301      	movs	r3, #1
 8003ece:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8003ed0:	2300      	movs	r3, #0
 8003ed2:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 4;
 8003ed4:	2304      	movs	r3, #4
 8003ed6:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8003ed8:	2300      	movs	r3, #0
 8003eda:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8003edc:	2301      	movs	r3, #1
 8003ede:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8003ee0:	2300      	movs	r3, #0
 8003ee2:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 4;
 8003ee4:	2304      	movs	r3, #4
 8003ee6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8003ee8:	f107 030c 	add.w	r3, r7, #12
 8003eec:	4619      	mov	r1, r3
 8003eee:	480d      	ldr	r0, [pc, #52]	@ (8003f24 <MX_TIM4_Init+0xa4>)
 8003ef0:	f006 ff9a 	bl	800ae28 <HAL_TIM_Encoder_Init>
 8003ef4:	4603      	mov	r3, r0
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d001      	beq.n	8003efe <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 8003efa:	f000 fbb4 	bl	8004666 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003efe:	2300      	movs	r3, #0
 8003f00:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003f02:	2300      	movs	r3, #0
 8003f04:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8003f06:	463b      	mov	r3, r7
 8003f08:	4619      	mov	r1, r3
 8003f0a:	4806      	ldr	r0, [pc, #24]	@ (8003f24 <MX_TIM4_Init+0xa4>)
 8003f0c:	f007 fd70 	bl	800b9f0 <HAL_TIMEx_MasterConfigSynchronization>
 8003f10:	4603      	mov	r3, r0
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d001      	beq.n	8003f1a <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 8003f16:	f000 fba6 	bl	8004666 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8003f1a:	bf00      	nop
 8003f1c:	3730      	adds	r7, #48	@ 0x30
 8003f1e:	46bd      	mov	sp, r7
 8003f20:	bd80      	pop	{r7, pc}
 8003f22:	bf00      	nop
 8003f24:	240005b0 	.word	0x240005b0
 8003f28:	40000800 	.word	0x40000800

08003f2c <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8003f2c:	b580      	push	{r7, lr}
 8003f2e:	b08c      	sub	sp, #48	@ 0x30
 8003f30:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8003f32:	f107 030c 	add.w	r3, r7, #12
 8003f36:	2224      	movs	r2, #36	@ 0x24
 8003f38:	2100      	movs	r1, #0
 8003f3a:	4618      	mov	r0, r3
 8003f3c:	f01a ffce 	bl	801eedc <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003f40:	463b      	mov	r3, r7
 8003f42:	2200      	movs	r2, #0
 8003f44:	601a      	str	r2, [r3, #0]
 8003f46:	605a      	str	r2, [r3, #4]
 8003f48:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8003f4a:	4b23      	ldr	r3, [pc, #140]	@ (8003fd8 <MX_TIM8_Init+0xac>)
 8003f4c:	4a23      	ldr	r2, [pc, #140]	@ (8003fdc <MX_TIM8_Init+0xb0>)
 8003f4e:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8003f50:	4b21      	ldr	r3, [pc, #132]	@ (8003fd8 <MX_TIM8_Init+0xac>)
 8003f52:	2200      	movs	r2, #0
 8003f54:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003f56:	4b20      	ldr	r3, [pc, #128]	@ (8003fd8 <MX_TIM8_Init+0xac>)
 8003f58:	2200      	movs	r2, #0
 8003f5a:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 8003f5c:	4b1e      	ldr	r3, [pc, #120]	@ (8003fd8 <MX_TIM8_Init+0xac>)
 8003f5e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8003f62:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003f64:	4b1c      	ldr	r3, [pc, #112]	@ (8003fd8 <MX_TIM8_Init+0xac>)
 8003f66:	2200      	movs	r2, #0
 8003f68:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8003f6a:	4b1b      	ldr	r3, [pc, #108]	@ (8003fd8 <MX_TIM8_Init+0xac>)
 8003f6c:	2200      	movs	r2, #0
 8003f6e:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003f70:	4b19      	ldr	r3, [pc, #100]	@ (8003fd8 <MX_TIM8_Init+0xac>)
 8003f72:	2200      	movs	r2, #0
 8003f74:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8003f76:	2303      	movs	r3, #3
 8003f78:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8003f7a:	2300      	movs	r3, #0
 8003f7c:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8003f7e:	2301      	movs	r3, #1
 8003f80:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8003f82:	2300      	movs	r3, #0
 8003f84:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 4;
 8003f86:	2304      	movs	r3, #4
 8003f88:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8003f8a:	2300      	movs	r3, #0
 8003f8c:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8003f8e:	2301      	movs	r3, #1
 8003f90:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8003f92:	2300      	movs	r3, #0
 8003f94:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 4;
 8003f96:	2304      	movs	r3, #4
 8003f98:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 8003f9a:	f107 030c 	add.w	r3, r7, #12
 8003f9e:	4619      	mov	r1, r3
 8003fa0:	480d      	ldr	r0, [pc, #52]	@ (8003fd8 <MX_TIM8_Init+0xac>)
 8003fa2:	f006 ff41 	bl	800ae28 <HAL_TIM_Encoder_Init>
 8003fa6:	4603      	mov	r3, r0
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d001      	beq.n	8003fb0 <MX_TIM8_Init+0x84>
  {
    Error_Handler();
 8003fac:	f000 fb5b 	bl	8004666 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003fb0:	2300      	movs	r3, #0
 8003fb2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8003fb4:	2300      	movs	r3, #0
 8003fb6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003fb8:	2300      	movs	r3, #0
 8003fba:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8003fbc:	463b      	mov	r3, r7
 8003fbe:	4619      	mov	r1, r3
 8003fc0:	4805      	ldr	r0, [pc, #20]	@ (8003fd8 <MX_TIM8_Init+0xac>)
 8003fc2:	f007 fd15 	bl	800b9f0 <HAL_TIMEx_MasterConfigSynchronization>
 8003fc6:	4603      	mov	r3, r0
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d001      	beq.n	8003fd0 <MX_TIM8_Init+0xa4>
  {
    Error_Handler();
 8003fcc:	f000 fb4b 	bl	8004666 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8003fd0:	bf00      	nop
 8003fd2:	3730      	adds	r7, #48	@ 0x30
 8003fd4:	46bd      	mov	sp, r7
 8003fd6:	bd80      	pop	{r7, pc}
 8003fd8:	240005fc 	.word	0x240005fc
 8003fdc:	40010400 	.word	0x40010400

08003fe0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8003fe0:	b580      	push	{r7, lr}
 8003fe2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003fe4:	4b22      	ldr	r3, [pc, #136]	@ (8004070 <MX_USART1_UART_Init+0x90>)
 8003fe6:	4a23      	ldr	r2, [pc, #140]	@ (8004074 <MX_USART1_UART_Init+0x94>)
 8003fe8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8003fea:	4b21      	ldr	r3, [pc, #132]	@ (8004070 <MX_USART1_UART_Init+0x90>)
 8003fec:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8003ff0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8003ff2:	4b1f      	ldr	r3, [pc, #124]	@ (8004070 <MX_USART1_UART_Init+0x90>)
 8003ff4:	2200      	movs	r2, #0
 8003ff6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003ff8:	4b1d      	ldr	r3, [pc, #116]	@ (8004070 <MX_USART1_UART_Init+0x90>)
 8003ffa:	2200      	movs	r2, #0
 8003ffc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8003ffe:	4b1c      	ldr	r3, [pc, #112]	@ (8004070 <MX_USART1_UART_Init+0x90>)
 8004000:	2200      	movs	r2, #0
 8004002:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8004004:	4b1a      	ldr	r3, [pc, #104]	@ (8004070 <MX_USART1_UART_Init+0x90>)
 8004006:	220c      	movs	r2, #12
 8004008:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800400a:	4b19      	ldr	r3, [pc, #100]	@ (8004070 <MX_USART1_UART_Init+0x90>)
 800400c:	2200      	movs	r2, #0
 800400e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8004010:	4b17      	ldr	r3, [pc, #92]	@ (8004070 <MX_USART1_UART_Init+0x90>)
 8004012:	2200      	movs	r2, #0
 8004014:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004016:	4b16      	ldr	r3, [pc, #88]	@ (8004070 <MX_USART1_UART_Init+0x90>)
 8004018:	2200      	movs	r2, #0
 800401a:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800401c:	4b14      	ldr	r3, [pc, #80]	@ (8004070 <MX_USART1_UART_Init+0x90>)
 800401e:	2200      	movs	r2, #0
 8004020:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004022:	4b13      	ldr	r3, [pc, #76]	@ (8004070 <MX_USART1_UART_Init+0x90>)
 8004024:	2200      	movs	r2, #0
 8004026:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8004028:	4811      	ldr	r0, [pc, #68]	@ (8004070 <MX_USART1_UART_Init+0x90>)
 800402a:	f007 fd6f 	bl	800bb0c <HAL_UART_Init>
 800402e:	4603      	mov	r3, r0
 8004030:	2b00      	cmp	r3, #0
 8004032:	d001      	beq.n	8004038 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8004034:	f000 fb17 	bl	8004666 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004038:	2100      	movs	r1, #0
 800403a:	480d      	ldr	r0, [pc, #52]	@ (8004070 <MX_USART1_UART_Init+0x90>)
 800403c:	f00a f8e5 	bl	800e20a <HAL_UARTEx_SetTxFifoThreshold>
 8004040:	4603      	mov	r3, r0
 8004042:	2b00      	cmp	r3, #0
 8004044:	d001      	beq.n	800404a <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8004046:	f000 fb0e 	bl	8004666 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800404a:	2100      	movs	r1, #0
 800404c:	4808      	ldr	r0, [pc, #32]	@ (8004070 <MX_USART1_UART_Init+0x90>)
 800404e:	f00a f91a 	bl	800e286 <HAL_UARTEx_SetRxFifoThreshold>
 8004052:	4603      	mov	r3, r0
 8004054:	2b00      	cmp	r3, #0
 8004056:	d001      	beq.n	800405c <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8004058:	f000 fb05 	bl	8004666 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 800405c:	4804      	ldr	r0, [pc, #16]	@ (8004070 <MX_USART1_UART_Init+0x90>)
 800405e:	f00a f89b 	bl	800e198 <HAL_UARTEx_DisableFifoMode>
 8004062:	4603      	mov	r3, r0
 8004064:	2b00      	cmp	r3, #0
 8004066:	d001      	beq.n	800406c <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8004068:	f000 fafd 	bl	8004666 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800406c:	bf00      	nop
 800406e:	bd80      	pop	{r7, pc}
 8004070:	24000648 	.word	0x24000648
 8004074:	40011000 	.word	0x40011000

08004078 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8004078:	b580      	push	{r7, lr}
 800407a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800407c:	4b22      	ldr	r3, [pc, #136]	@ (8004108 <MX_USART2_UART_Init+0x90>)
 800407e:	4a23      	ldr	r2, [pc, #140]	@ (800410c <MX_USART2_UART_Init+0x94>)
 8004080:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8004082:	4b21      	ldr	r3, [pc, #132]	@ (8004108 <MX_USART2_UART_Init+0x90>)
 8004084:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8004088:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800408a:	4b1f      	ldr	r3, [pc, #124]	@ (8004108 <MX_USART2_UART_Init+0x90>)
 800408c:	2200      	movs	r2, #0
 800408e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8004090:	4b1d      	ldr	r3, [pc, #116]	@ (8004108 <MX_USART2_UART_Init+0x90>)
 8004092:	2200      	movs	r2, #0
 8004094:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8004096:	4b1c      	ldr	r3, [pc, #112]	@ (8004108 <MX_USART2_UART_Init+0x90>)
 8004098:	2200      	movs	r2, #0
 800409a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800409c:	4b1a      	ldr	r3, [pc, #104]	@ (8004108 <MX_USART2_UART_Init+0x90>)
 800409e:	220c      	movs	r2, #12
 80040a0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80040a2:	4b19      	ldr	r3, [pc, #100]	@ (8004108 <MX_USART2_UART_Init+0x90>)
 80040a4:	2200      	movs	r2, #0
 80040a6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80040a8:	4b17      	ldr	r3, [pc, #92]	@ (8004108 <MX_USART2_UART_Init+0x90>)
 80040aa:	2200      	movs	r2, #0
 80040ac:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80040ae:	4b16      	ldr	r3, [pc, #88]	@ (8004108 <MX_USART2_UART_Init+0x90>)
 80040b0:	2200      	movs	r2, #0
 80040b2:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80040b4:	4b14      	ldr	r3, [pc, #80]	@ (8004108 <MX_USART2_UART_Init+0x90>)
 80040b6:	2200      	movs	r2, #0
 80040b8:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80040ba:	4b13      	ldr	r3, [pc, #76]	@ (8004108 <MX_USART2_UART_Init+0x90>)
 80040bc:	2200      	movs	r2, #0
 80040be:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80040c0:	4811      	ldr	r0, [pc, #68]	@ (8004108 <MX_USART2_UART_Init+0x90>)
 80040c2:	f007 fd23 	bl	800bb0c <HAL_UART_Init>
 80040c6:	4603      	mov	r3, r0
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d001      	beq.n	80040d0 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 80040cc:	f000 facb 	bl	8004666 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80040d0:	2100      	movs	r1, #0
 80040d2:	480d      	ldr	r0, [pc, #52]	@ (8004108 <MX_USART2_UART_Init+0x90>)
 80040d4:	f00a f899 	bl	800e20a <HAL_UARTEx_SetTxFifoThreshold>
 80040d8:	4603      	mov	r3, r0
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d001      	beq.n	80040e2 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 80040de:	f000 fac2 	bl	8004666 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80040e2:	2100      	movs	r1, #0
 80040e4:	4808      	ldr	r0, [pc, #32]	@ (8004108 <MX_USART2_UART_Init+0x90>)
 80040e6:	f00a f8ce 	bl	800e286 <HAL_UARTEx_SetRxFifoThreshold>
 80040ea:	4603      	mov	r3, r0
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d001      	beq.n	80040f4 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 80040f0:	f000 fab9 	bl	8004666 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80040f4:	4804      	ldr	r0, [pc, #16]	@ (8004108 <MX_USART2_UART_Init+0x90>)
 80040f6:	f00a f84f 	bl	800e198 <HAL_UARTEx_DisableFifoMode>
 80040fa:	4603      	mov	r3, r0
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d001      	beq.n	8004104 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8004100:	f000 fab1 	bl	8004666 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8004104:	bf00      	nop
 8004106:	bd80      	pop	{r7, pc}
 8004108:	240006dc 	.word	0x240006dc
 800410c:	40004400 	.word	0x40004400

08004110 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8004110:	b580      	push	{r7, lr}
 8004112:	b08c      	sub	sp, #48	@ 0x30
 8004114:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004116:	f107 031c 	add.w	r3, r7, #28
 800411a:	2200      	movs	r2, #0
 800411c:	601a      	str	r2, [r3, #0]
 800411e:	605a      	str	r2, [r3, #4]
 8004120:	609a      	str	r2, [r3, #8]
 8004122:	60da      	str	r2, [r3, #12]
 8004124:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004126:	4b42      	ldr	r3, [pc, #264]	@ (8004230 <MX_GPIO_Init+0x120>)
 8004128:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800412c:	4a40      	ldr	r2, [pc, #256]	@ (8004230 <MX_GPIO_Init+0x120>)
 800412e:	f043 0304 	orr.w	r3, r3, #4
 8004132:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004136:	4b3e      	ldr	r3, [pc, #248]	@ (8004230 <MX_GPIO_Init+0x120>)
 8004138:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800413c:	f003 0304 	and.w	r3, r3, #4
 8004140:	61bb      	str	r3, [r7, #24]
 8004142:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004144:	4b3a      	ldr	r3, [pc, #232]	@ (8004230 <MX_GPIO_Init+0x120>)
 8004146:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800414a:	4a39      	ldr	r2, [pc, #228]	@ (8004230 <MX_GPIO_Init+0x120>)
 800414c:	f043 0301 	orr.w	r3, r3, #1
 8004150:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004154:	4b36      	ldr	r3, [pc, #216]	@ (8004230 <MX_GPIO_Init+0x120>)
 8004156:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800415a:	f003 0301 	and.w	r3, r3, #1
 800415e:	617b      	str	r3, [r7, #20]
 8004160:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8004162:	4b33      	ldr	r3, [pc, #204]	@ (8004230 <MX_GPIO_Init+0x120>)
 8004164:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004168:	4a31      	ldr	r2, [pc, #196]	@ (8004230 <MX_GPIO_Init+0x120>)
 800416a:	f043 0310 	orr.w	r3, r3, #16
 800416e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004172:	4b2f      	ldr	r3, [pc, #188]	@ (8004230 <MX_GPIO_Init+0x120>)
 8004174:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004178:	f003 0310 	and.w	r3, r3, #16
 800417c:	613b      	str	r3, [r7, #16]
 800417e:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004180:	4b2b      	ldr	r3, [pc, #172]	@ (8004230 <MX_GPIO_Init+0x120>)
 8004182:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004186:	4a2a      	ldr	r2, [pc, #168]	@ (8004230 <MX_GPIO_Init+0x120>)
 8004188:	f043 0302 	orr.w	r3, r3, #2
 800418c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004190:	4b27      	ldr	r3, [pc, #156]	@ (8004230 <MX_GPIO_Init+0x120>)
 8004192:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004196:	f003 0302 	and.w	r3, r3, #2
 800419a:	60fb      	str	r3, [r7, #12]
 800419c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800419e:	4b24      	ldr	r3, [pc, #144]	@ (8004230 <MX_GPIO_Init+0x120>)
 80041a0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80041a4:	4a22      	ldr	r2, [pc, #136]	@ (8004230 <MX_GPIO_Init+0x120>)
 80041a6:	f043 0308 	orr.w	r3, r3, #8
 80041aa:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80041ae:	4b20      	ldr	r3, [pc, #128]	@ (8004230 <MX_GPIO_Init+0x120>)
 80041b0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80041b4:	f003 0308 	and.w	r3, r3, #8
 80041b8:	60bb      	str	r3, [r7, #8]
 80041ba:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80041bc:	4b1c      	ldr	r3, [pc, #112]	@ (8004230 <MX_GPIO_Init+0x120>)
 80041be:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80041c2:	4a1b      	ldr	r2, [pc, #108]	@ (8004230 <MX_GPIO_Init+0x120>)
 80041c4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80041c8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80041cc:	4b18      	ldr	r3, [pc, #96]	@ (8004230 <MX_GPIO_Init+0x120>)
 80041ce:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80041d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80041d6:	607b      	str	r3, [r7, #4]
 80041d8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin : IMU_INT_PIN_Pin */
  GPIO_InitStruct.Pin = IMU_INT_PIN_Pin;
 80041da:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80041de:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80041e0:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80041e4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80041e6:	2301      	movs	r3, #1
 80041e8:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(IMU_INT_PIN_GPIO_Port, &GPIO_InitStruct);
 80041ea:	f107 031c 	add.w	r3, r7, #28
 80041ee:	4619      	mov	r1, r3
 80041f0:	4810      	ldr	r0, [pc, #64]	@ (8004234 <MX_GPIO_Init+0x124>)
 80041f2:	f003 fc11 	bl	8007a18 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA11 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_12;
 80041f6:	f44f 53c8 	mov.w	r3, #6400	@ 0x1900
 80041fa:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80041fc:	2302      	movs	r3, #2
 80041fe:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004200:	2300      	movs	r3, #0
 8004202:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004204:	2300      	movs	r3, #0
 8004206:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 8004208:	230a      	movs	r3, #10
 800420a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800420c:	f107 031c 	add.w	r3, r7, #28
 8004210:	4619      	mov	r1, r3
 8004212:	4809      	ldr	r0, [pc, #36]	@ (8004238 <MX_GPIO_Init+0x128>)
 8004214:	f003 fc00 	bl	8007a18 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8004218:	2200      	movs	r2, #0
 800421a:	2105      	movs	r1, #5
 800421c:	2028      	movs	r0, #40	@ 0x28
 800421e:	f001 faf8 	bl	8005812 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8004222:	2028      	movs	r0, #40	@ 0x28
 8004224:	f001 fb0f 	bl	8005846 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8004228:	bf00      	nop
 800422a:	3730      	adds	r7, #48	@ 0x30
 800422c:	46bd      	mov	sp, r7
 800422e:	bd80      	pop	{r7, pc}
 8004230:	58024400 	.word	0x58024400
 8004234:	58021000 	.word	0x58021000
 8004238:	58020000 	.word	0x58020000

0800423c <BSP_PB_Callback>:

/* USER CODE BEGIN 4 */
void BSP_PB_Callback(Button_TypeDef Button)
{
 800423c:	b580      	push	{r7, lr}
 800423e:	b082      	sub	sp, #8
 8004240:	af00      	add	r7, sp, #0
 8004242:	4603      	mov	r3, r0
 8004244:	71fb      	strb	r3, [r7, #7]
	static int on = 0;
	if (on == 0)
 8004246:	4b2b      	ldr	r3, [pc, #172]	@ (80042f4 <BSP_PB_Callback+0xb8>)
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	2b00      	cmp	r3, #0
 800424c:	d115      	bne.n	800427a <BSP_PB_Callback+0x3e>
	{
		speed[0] = 3;
 800424e:	492a      	ldr	r1, [pc, #168]	@ (80042f8 <BSP_PB_Callback+0xbc>)
 8004250:	f04f 0200 	mov.w	r2, #0
 8004254:	4b29      	ldr	r3, [pc, #164]	@ (80042fc <BSP_PB_Callback+0xc0>)
 8004256:	e9c1 2300 	strd	r2, r3, [r1]
		speed[1] = 3;
 800425a:	4927      	ldr	r1, [pc, #156]	@ (80042f8 <BSP_PB_Callback+0xbc>)
 800425c:	f04f 0200 	mov.w	r2, #0
 8004260:	4b26      	ldr	r3, [pc, #152]	@ (80042fc <BSP_PB_Callback+0xc0>)
 8004262:	e9c1 2302 	strd	r2, r3, [r1, #8]
		speed[2] = 3;
 8004266:	4924      	ldr	r1, [pc, #144]	@ (80042f8 <BSP_PB_Callback+0xbc>)
 8004268:	f04f 0200 	mov.w	r2, #0
 800426c:	4b23      	ldr	r3, [pc, #140]	@ (80042fc <BSP_PB_Callback+0xc0>)
 800426e:	e9c1 2304 	strd	r2, r3, [r1, #16]
		on = 1;
 8004272:	4b20      	ldr	r3, [pc, #128]	@ (80042f4 <BSP_PB_Callback+0xb8>)
 8004274:	2201      	movs	r2, #1
 8004276:	601a      	str	r2, [r3, #0]
 8004278:	e035      	b.n	80042e6 <BSP_PB_Callback+0xaa>
	}
	else if (on == 1)
 800427a:	4b1e      	ldr	r3, [pc, #120]	@ (80042f4 <BSP_PB_Callback+0xb8>)
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	2b01      	cmp	r3, #1
 8004280:	d115      	bne.n	80042ae <BSP_PB_Callback+0x72>
	{
		speed[0] = 6;
 8004282:	491d      	ldr	r1, [pc, #116]	@ (80042f8 <BSP_PB_Callback+0xbc>)
 8004284:	f04f 0200 	mov.w	r2, #0
 8004288:	4b1d      	ldr	r3, [pc, #116]	@ (8004300 <BSP_PB_Callback+0xc4>)
 800428a:	e9c1 2300 	strd	r2, r3, [r1]
		speed[1] = 6;
 800428e:	491a      	ldr	r1, [pc, #104]	@ (80042f8 <BSP_PB_Callback+0xbc>)
 8004290:	f04f 0200 	mov.w	r2, #0
 8004294:	4b1a      	ldr	r3, [pc, #104]	@ (8004300 <BSP_PB_Callback+0xc4>)
 8004296:	e9c1 2302 	strd	r2, r3, [r1, #8]
		speed[2] = 6;
 800429a:	4917      	ldr	r1, [pc, #92]	@ (80042f8 <BSP_PB_Callback+0xbc>)
 800429c:	f04f 0200 	mov.w	r2, #0
 80042a0:	4b17      	ldr	r3, [pc, #92]	@ (8004300 <BSP_PB_Callback+0xc4>)
 80042a2:	e9c1 2304 	strd	r2, r3, [r1, #16]
		on = 2;
 80042a6:	4b13      	ldr	r3, [pc, #76]	@ (80042f4 <BSP_PB_Callback+0xb8>)
 80042a8:	2202      	movs	r2, #2
 80042aa:	601a      	str	r2, [r3, #0]
 80042ac:	e01b      	b.n	80042e6 <BSP_PB_Callback+0xaa>
	}
	else if (on == 2)
 80042ae:	4b11      	ldr	r3, [pc, #68]	@ (80042f4 <BSP_PB_Callback+0xb8>)
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	2b02      	cmp	r3, #2
 80042b4:	d117      	bne.n	80042e6 <BSP_PB_Callback+0xaa>
	{
		speed[0] = 0;
 80042b6:	4910      	ldr	r1, [pc, #64]	@ (80042f8 <BSP_PB_Callback+0xbc>)
 80042b8:	f04f 0200 	mov.w	r2, #0
 80042bc:	f04f 0300 	mov.w	r3, #0
 80042c0:	e9c1 2300 	strd	r2, r3, [r1]
		speed[1] = 0;
 80042c4:	490c      	ldr	r1, [pc, #48]	@ (80042f8 <BSP_PB_Callback+0xbc>)
 80042c6:	f04f 0200 	mov.w	r2, #0
 80042ca:	f04f 0300 	mov.w	r3, #0
 80042ce:	e9c1 2302 	strd	r2, r3, [r1, #8]
		speed[2] = 0;
 80042d2:	4909      	ldr	r1, [pc, #36]	@ (80042f8 <BSP_PB_Callback+0xbc>)
 80042d4:	f04f 0200 	mov.w	r2, #0
 80042d8:	f04f 0300 	mov.w	r3, #0
 80042dc:	e9c1 2304 	strd	r2, r3, [r1, #16]
		on = 0;
 80042e0:	4b04      	ldr	r3, [pc, #16]	@ (80042f4 <BSP_PB_Callback+0xb8>)
 80042e2:	2200      	movs	r2, #0
 80042e4:	601a      	str	r2, [r3, #0]
		__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, NEUTRAL);
		on = 0;
	}*/


	BSP_LED_Toggle(LED_RED);
 80042e6:	2002      	movs	r0, #2
 80042e8:	f000 ff96 	bl	8005218 <BSP_LED_Toggle>
}
 80042ec:	bf00      	nop
 80042ee:	3708      	adds	r7, #8
 80042f0:	46bd      	mov	sp, r7
 80042f2:	bd80      	pop	{r7, pc}
 80042f4:	24000800 	.word	0x24000800
 80042f8:	24000438 	.word	0x24000438
 80042fc:	40080000 	.word	0x40080000
 8004300:	40180000 	.word	0x40180000
 8004304:	00000000 	.word	0x00000000

08004308 <enc>:
double x[3] = {0},xd[5] = {0},u_out[3] = {0};
double vd[3] = {0};
static void enc(double dt, double rpm[3])
{
 8004308:	b480      	push	{r7}
 800430a:	b08b      	sub	sp, #44	@ 0x2c
 800430c:	af00      	add	r7, sp, #0
 800430e:	ed87 0b02 	vstr	d0, [r7, #8]
 8004312:	6078      	str	r0, [r7, #4]
	int32_t cnt1	 = (int32_t)__HAL_TIM_GET_COUNTER(&htim3);
 8004314:	4b38      	ldr	r3, [pc, #224]	@ (80043f8 <enc+0xf0>)
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800431a:	627b      	str	r3, [r7, #36]	@ 0x24
	int32_t delta1 = cnt1 - CNT_MID;
 800431c:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8004320:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004322:	1a9b      	subs	r3, r3, r2
 8004324:	623b      	str	r3, [r7, #32]
	__HAL_TIM_SET_COUNTER(&htim3, CNT_MID);
 8004326:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800432a:	4b33      	ldr	r3, [pc, #204]	@ (80043f8 <enc+0xf0>)
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	625a      	str	r2, [r3, #36]	@ 0x24

	int32_t cnt2	 = (int32_t)__HAL_TIM_GET_COUNTER(&htim4);
 8004330:	4b32      	ldr	r3, [pc, #200]	@ (80043fc <enc+0xf4>)
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004336:	61fb      	str	r3, [r7, #28]
	int32_t delta2 = cnt2 - CNT_MID;
 8004338:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800433c:	69fb      	ldr	r3, [r7, #28]
 800433e:	1a9b      	subs	r3, r3, r2
 8004340:	61bb      	str	r3, [r7, #24]
	__HAL_TIM_SET_COUNTER(&htim4, CNT_MID);
 8004342:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8004346:	4b2d      	ldr	r3, [pc, #180]	@ (80043fc <enc+0xf4>)
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	625a      	str	r2, [r3, #36]	@ 0x24

	int32_t cnt3	 = (int32_t)__HAL_TIM_GET_COUNTER(&htim8);
 800434c:	4b2c      	ldr	r3, [pc, #176]	@ (8004400 <enc+0xf8>)
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004352:	617b      	str	r3, [r7, #20]
	int32_t delta3 = cnt3 - CNT_MID;
 8004354:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8004358:	697b      	ldr	r3, [r7, #20]
 800435a:	1a9b      	subs	r3, r3, r2
 800435c:	613b      	str	r3, [r7, #16]
	__HAL_TIM_SET_COUNTER(&htim8, CNT_MID);
 800435e:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8004362:	4b27      	ldr	r3, [pc, #156]	@ (8004400 <enc+0xf8>)
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	625a      	str	r2, [r3, #36]	@ 0x24

	rpm[0] = (delta1 * 60) / (CPR * dt);
 8004368:	6a3a      	ldr	r2, [r7, #32]
 800436a:	4613      	mov	r3, r2
 800436c:	011b      	lsls	r3, r3, #4
 800436e:	1a9b      	subs	r3, r3, r2
 8004370:	009b      	lsls	r3, r3, #2
 8004372:	ee07 3a90 	vmov	s15, r3
 8004376:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 800437a:	ed9f 6b1d 	vldr	d6, [pc, #116]	@ 80043f0 <enc+0xe8>
 800437e:	ed97 7b02 	vldr	d7, [r7, #8]
 8004382:	ee26 6b07 	vmul.f64	d6, d6, d7
 8004386:	ee85 7b06 	vdiv.f64	d7, d5, d6
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	ed83 7b00 	vstr	d7, [r3]
	rpm[1] = (delta2 * 60) / (CPR * dt);
 8004390:	69ba      	ldr	r2, [r7, #24]
 8004392:	4613      	mov	r3, r2
 8004394:	011b      	lsls	r3, r3, #4
 8004396:	1a9b      	subs	r3, r3, r2
 8004398:	009b      	lsls	r3, r3, #2
 800439a:	ee07 3a90 	vmov	s15, r3
 800439e:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 80043a2:	ed9f 6b13 	vldr	d6, [pc, #76]	@ 80043f0 <enc+0xe8>
 80043a6:	ed97 7b02 	vldr	d7, [r7, #8]
 80043aa:	ee26 6b07 	vmul.f64	d6, d6, d7
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	3308      	adds	r3, #8
 80043b2:	ee85 7b06 	vdiv.f64	d7, d5, d6
 80043b6:	ed83 7b00 	vstr	d7, [r3]
	rpm[2] = (delta3 * 60) / (CPR * dt);
 80043ba:	693a      	ldr	r2, [r7, #16]
 80043bc:	4613      	mov	r3, r2
 80043be:	011b      	lsls	r3, r3, #4
 80043c0:	1a9b      	subs	r3, r3, r2
 80043c2:	009b      	lsls	r3, r3, #2
 80043c4:	ee07 3a90 	vmov	s15, r3
 80043c8:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 80043cc:	ed9f 6b08 	vldr	d6, [pc, #32]	@ 80043f0 <enc+0xe8>
 80043d0:	ed97 7b02 	vldr	d7, [r7, #8]
 80043d4:	ee26 6b07 	vmul.f64	d6, d6, d7
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	3310      	adds	r3, #16
 80043dc:	ee85 7b06 	vdiv.f64	d7, d5, d6
 80043e0:	ed83 7b00 	vstr	d7, [r3]

}
 80043e4:	bf00      	nop
 80043e6:	372c      	adds	r7, #44	@ 0x2c
 80043e8:	46bd      	mov	sp, r7
 80043ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ee:	4770      	bx	lr
 80043f0:	00000000 	.word	0x00000000
 80043f4:	4095e000 	.word	0x4095e000
 80043f8:	24000564 	.word	0x24000564
 80043fc:	240005b0 	.word	0x240005b0
 8004400:	240005fc 	.word	0x240005fc
 8004404:	00000000 	.word	0x00000000

08004408 <remote>:
#include "math.h"
double yaw = 0,yawrate = 0,ax = 0,ay = 0,az = 0;

void remote(void *argument)
{
 8004408:	b580      	push	{r7, lr}
 800440a:	b0a2      	sub	sp, #136	@ 0x88
 800440c:	af02      	add	r7, sp, #8
 800440e:	6078      	str	r0, [r7, #4]
	int tick = 50;
 8004410:	2332      	movs	r3, #50	@ 0x32
 8004412:	67fb      	str	r3, [r7, #124]	@ 0x7c
	const TickType_t period = pdMS_TO_TICKS(tick); // 20 Hz
 8004414:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004416:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800441a:	fb02 f303 	mul.w	r3, r2, r3
 800441e:	4a70      	ldr	r2, [pc, #448]	@ (80045e0 <remote+0x1d8>)
 8004420:	fba2 2303 	umull	r2, r3, r2, r3
 8004424:	099b      	lsrs	r3, r3, #6
 8004426:	67bb      	str	r3, [r7, #120]	@ 0x78
	TickType_t lastWakeTime = xTaskGetTickCount();
 8004428:	f00d fa54 	bl	80118d4 <xTaskGetTickCount>
 800442c:	4603      	mov	r3, r0
 800442e:	66fb      	str	r3, [r7, #108]	@ 0x6c

    const float dt = (float)(period * portTICK_PERIOD_MS) * 1e-3f;
 8004430:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004432:	ee07 3a90 	vmov	s15, r3
 8004436:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800443a:	ed9f 7a6a 	vldr	s14, [pc, #424]	@ 80045e4 <remote+0x1dc>
 800443e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004442:	edc7 7a1d 	vstr	s15, [r7, #116]	@ 0x74

	  /* init code for LWIP */
    MX_LWIP_Init();
 8004446:	f009 ffab 	bl	800e3a0 <MX_LWIP_Init>
	/* Initialize Ethernet POSE communication with Pi5 */
	eth_pose_config_t eth_config = {
 800444a:	4a67      	ldr	r2, [pc, #412]	@ (80045e8 <remote+0x1e0>)
 800444c:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8004450:	ca07      	ldmia	r2, {r0, r1, r2}
 8004452:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	  .server_ip = "192.168.1.100",
	  .server_port = 9000,
	  .send_period_ms = 200  // 5 Hz
	};
	ETH_POSE_Init(&eth_config);
 8004456:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 800445a:	4618      	mov	r0, r3
 800445c:	f7ff f92c 	bl	80036b8 <ETH_POSE_Init>
	ETH_POSE_StartThread();
 8004460:	f7ff f96a 	bl	8003738 <ETH_POSE_StartThread>

    CMD_Send("hey\n");
 8004464:	4861      	ldr	r0, [pc, #388]	@ (80045ec <remote+0x1e4>)
 8004466:	f7fd fd13 	bl	8001e90 <CMD_Send>
	uint16_t counter = 0;
 800446a:	2300      	movs	r3, #0
 800446c:	f8a7 3072 	strh.w	r3, [r7, #114]	@ 0x72
	for (;;)
	{
	    vTaskDelayUntil(&lastWakeTime, period);
 8004470:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8004474:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 8004476:	4618      	mov	r0, r3
 8004478:	f00d f85a 	bl	8011530 <vTaskDelayUntil>
	    static double rpm[3] = {0};

	    // Get IMU data with linear acceleration (gravity compensated)
	    BNO_RVC_UpdateMain(&yaw, &yawrate, &ax, &ay, &az);
 800447c:	4b5c      	ldr	r3, [pc, #368]	@ (80045f0 <remote+0x1e8>)
 800447e:	9300      	str	r3, [sp, #0]
 8004480:	4b5c      	ldr	r3, [pc, #368]	@ (80045f4 <remote+0x1ec>)
 8004482:	4a5d      	ldr	r2, [pc, #372]	@ (80045f8 <remote+0x1f0>)
 8004484:	495d      	ldr	r1, [pc, #372]	@ (80045fc <remote+0x1f4>)
 8004486:	485e      	ldr	r0, [pc, #376]	@ (8004600 <remote+0x1f8>)
 8004488:	f7fc fdda 	bl	8001040 <BNO_RVC_UpdateMain>

	    enc(dt,rpm);
 800448c:	edd7 7a1d 	vldr	s15, [r7, #116]	@ 0x74
 8004490:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8004494:	485b      	ldr	r0, [pc, #364]	@ (8004604 <remote+0x1fc>)
 8004496:	eeb0 0b47 	vmov.f64	d0, d7
 800449a:	f7ff ff35 	bl	8004308 <enc>
	    
	    // Check for trajectory from Pi (overrides vd commands)
	    trajectory_setpoint_t traj;
	    if (ETH_POSE_GetTrajectory(&traj)) {
 800449e:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 80044a2:	4618      	mov	r0, r3
 80044a4:	f7ff f9a4 	bl	80037f0 <ETH_POSE_GetTrajectory>
 80044a8:	4603      	mov	r3, r0
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d039      	beq.n	8004522 <remote+0x11a>
	        // Use trajectory setpoint for controller
	        xd[0] = traj.x_des;
 80044ae:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 80044b2:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80044b6:	4b54      	ldr	r3, [pc, #336]	@ (8004608 <remote+0x200>)
 80044b8:	ed83 7b00 	vstr	d7, [r3]
	        xd[1] = traj.y_des;
 80044bc:	edd7 7a12 	vldr	s15, [r7, #72]	@ 0x48
 80044c0:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80044c4:	4b50      	ldr	r3, [pc, #320]	@ (8004608 <remote+0x200>)
 80044c6:	ed83 7b02 	vstr	d7, [r3, #8]
	        xd[2] = traj.yaw_des;
 80044ca:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 80044ce:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80044d2:	4b4d      	ldr	r3, [pc, #308]	@ (8004608 <remote+0x200>)
 80044d4:	ed83 7b04 	vstr	d7, [r3, #16]
	        xd[3] = traj.vx_world;
 80044d8:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 80044dc:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80044e0:	4b49      	ldr	r3, [pc, #292]	@ (8004608 <remote+0x200>)
 80044e2:	ed83 7b06 	vstr	d7, [r3, #24]
	        xd[4] = traj.vy_world;
 80044e6:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 80044ea:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 80044ee:	4b46      	ldr	r3, [pc, #280]	@ (8004608 <remote+0x200>)
 80044f0:	ed83 7b08 	vstr	d7, [r3, #32]
	        x[2] = yaw*pion180;
 80044f4:	4b42      	ldr	r3, [pc, #264]	@ (8004600 <remote+0x1f8>)
 80044f6:	ed93 7b00 	vldr	d7, [r3]
 80044fa:	ed9f 6b37 	vldr	d6, [pc, #220]	@ 80045d8 <remote+0x1d0>
 80044fe:	ee27 7b06 	vmul.f64	d7, d7, d6
 8004502:	4b42      	ldr	r3, [pc, #264]	@ (800460c <remote+0x204>)
 8004504:	ed83 7b04 	vstr	d7, [r3, #16]
	        Controller_Step(x, xd, vd, 1, dt);  // selector=1 for position control
 8004508:	edd7 7a1d 	vldr	s15, [r7, #116]	@ 0x74
 800450c:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8004510:	eeb0 0b47 	vmov.f64	d0, d7
 8004514:	2301      	movs	r3, #1
 8004516:	4a3e      	ldr	r2, [pc, #248]	@ (8004610 <remote+0x208>)
 8004518:	493b      	ldr	r1, [pc, #236]	@ (8004608 <remote+0x200>)
 800451a:	483c      	ldr	r0, [pc, #240]	@ (800460c <remote+0x204>)
 800451c:	f7fd feec 	bl	80022f8 <Controller_Step>
 8004520:	e027      	b.n	8004572 <remote+0x16a>
	    } else {
	        // Use manual velocity commands
	        vd[0] = vxd;
 8004522:	4b3c      	ldr	r3, [pc, #240]	@ (8004614 <remote+0x20c>)
 8004524:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004528:	4939      	ldr	r1, [pc, #228]	@ (8004610 <remote+0x208>)
 800452a:	e9c1 2300 	strd	r2, r3, [r1]
	        vd[1] = vyd;
 800452e:	4b3a      	ldr	r3, [pc, #232]	@ (8004618 <remote+0x210>)
 8004530:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004534:	4936      	ldr	r1, [pc, #216]	@ (8004610 <remote+0x208>)
 8004536:	e9c1 2302 	strd	r2, r3, [r1, #8]
	        vd[2] = yawrated;
 800453a:	4b38      	ldr	r3, [pc, #224]	@ (800461c <remote+0x214>)
 800453c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004540:	4933      	ldr	r1, [pc, #204]	@ (8004610 <remote+0x208>)
 8004542:	e9c1 2304 	strd	r2, r3, [r1, #16]
	        x[2] = yaw*pion180;
 8004546:	4b2e      	ldr	r3, [pc, #184]	@ (8004600 <remote+0x1f8>)
 8004548:	ed93 7b00 	vldr	d7, [r3]
 800454c:	ed9f 6b22 	vldr	d6, [pc, #136]	@ 80045d8 <remote+0x1d0>
 8004550:	ee27 7b06 	vmul.f64	d7, d7, d6
 8004554:	4b2d      	ldr	r3, [pc, #180]	@ (800460c <remote+0x204>)
 8004556:	ed83 7b04 	vstr	d7, [r3, #16]
	        Controller_Step(x, xd, vd, 0, dt);  // selector=0 for velocity control
 800455a:	edd7 7a1d 	vldr	s15, [r7, #116]	@ 0x74
 800455e:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8004562:	eeb0 0b47 	vmov.f64	d0, d7
 8004566:	2300      	movs	r3, #0
 8004568:	4a29      	ldr	r2, [pc, #164]	@ (8004610 <remote+0x208>)
 800456a:	4927      	ldr	r1, [pc, #156]	@ (8004608 <remote+0x200>)
 800456c:	4827      	ldr	r0, [pc, #156]	@ (800460c <remote+0x204>)
 800456e:	f7fd fec3 	bl	80022f8 <Controller_Step>
	    }
	    
	    PWM(rpm,dt);
 8004572:	edd7 7a1d 	vldr	s15, [r7, #116]	@ 0x74
 8004576:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 800457a:	eeb0 0b47 	vmov.f64	d0, d7
 800457e:	4821      	ldr	r0, [pc, #132]	@ (8004604 <remote+0x1fc>)
 8004580:	f7fc fe4a 	bl	8001218 <PWM>
	    
	    // Update Ethernet POSE data
	    robot_pose_t pose = {
	        .x = x[0],
 8004584:	4b21      	ldr	r3, [pc, #132]	@ (800460c <remote+0x204>)
 8004586:	e9d3 2300 	ldrd	r2, r3, [r3]
	    robot_pose_t pose = {
 800458a:	e9c7 2302 	strd	r2, r3, [r7, #8]
	        .y = x[1],
 800458e:	4b1f      	ldr	r3, [pc, #124]	@ (800460c <remote+0x204>)
 8004590:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
	    robot_pose_t pose = {
 8004594:	e9c7 2304 	strd	r2, r3, [r7, #16]
	        .yaw = x[2],
 8004598:	4b1c      	ldr	r3, [pc, #112]	@ (800460c <remote+0x204>)
 800459a:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
	    robot_pose_t pose = {
 800459e:	e9c7 2306 	strd	r2, r3, [r7, #24]
	        .vx = vd[0],  // World frame velocities
 80045a2:	4b1b      	ldr	r3, [pc, #108]	@ (8004610 <remote+0x208>)
 80045a4:	e9d3 2300 	ldrd	r2, r3, [r3]
	    robot_pose_t pose = {
 80045a8:	e9c7 2308 	strd	r2, r3, [r7, #32]
	        .vy = vd[1],
 80045ac:	4b18      	ldr	r3, [pc, #96]	@ (8004610 <remote+0x208>)
 80045ae:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
	    robot_pose_t pose = {
 80045b2:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
 80045b6:	4b11      	ldr	r3, [pc, #68]	@ (80045fc <remote+0x1f4>)
 80045b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045bc:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
	        .wz = yawrate,
	        .timestamp_ms = osKernelGetTickCount()
 80045c0:	f00a fbc6 	bl	800ed50 <osKernelGetTickCount>
 80045c4:	4603      	mov	r3, r0
	    robot_pose_t pose = {
 80045c6:	63bb      	str	r3, [r7, #56]	@ 0x38
	    };
	    ETH_POSE_UpdatePose(&pose);
 80045c8:	f107 0308 	add.w	r3, r7, #8
 80045cc:	4618      	mov	r0, r3
 80045ce:	f7ff f8df 	bl	8003790 <ETH_POSE_UpdatePose>
	{
 80045d2:	e74d      	b.n	8004470 <remote+0x68>
 80045d4:	f3af 8000 	nop.w
 80045d8:	a226e211 	.word	0xa226e211
 80045dc:	3f91df46 	.word	0x3f91df46
 80045e0:	10624dd3 	.word	0x10624dd3
 80045e4:	3a83126f 	.word	0x3a83126f
 80045e8:	080227e4 	.word	0x080227e4
 80045ec:	080227cc 	.word	0x080227cc
 80045f0:	240007f8 	.word	0x240007f8
 80045f4:	240007f0 	.word	0x240007f0
 80045f8:	240007e8 	.word	0x240007e8
 80045fc:	240007e0 	.word	0x240007e0
 8004600:	240007d8 	.word	0x240007d8
 8004604:	24000808 	.word	0x24000808
 8004608:	24000798 	.word	0x24000798
 800460c:	24000780 	.word	0x24000780
 8004610:	240007c0 	.word	0x240007c0
 8004614:	24000450 	.word	0x24000450
 8004618:	24000458 	.word	0x24000458
 800461c:	24000460 	.word	0x24000460

08004620 <_write>:

		vTaskDelayUntil(&lastWakeTime, period);
	}
}

int _write(int file, char *ptr, int len) {
 8004620:	b580      	push	{r7, lr}
 8004622:	b084      	sub	sp, #16
 8004624:	af00      	add	r7, sp, #0
 8004626:	60f8      	str	r0, [r7, #12]
 8004628:	60b9      	str	r1, [r7, #8]
 800462a:	607a      	str	r2, [r7, #4]
    HAL_UART_Transmit(&hcom_uart[COM1], (uint8_t*)ptr, len, 50);
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	b29a      	uxth	r2, r3
 8004630:	2332      	movs	r3, #50	@ 0x32
 8004632:	68b9      	ldr	r1, [r7, #8]
 8004634:	4803      	ldr	r0, [pc, #12]	@ (8004644 <_write+0x24>)
 8004636:	f007 fab9 	bl	800bbac <HAL_UART_Transmit>
    return len;
 800463a:	687b      	ldr	r3, [r7, #4]
}
 800463c:	4618      	mov	r0, r3
 800463e:	3710      	adds	r7, #16
 8004640:	46bd      	mov	sp, r7
 8004642:	bd80      	pop	{r7, pc}
 8004644:	24000844 	.word	0x24000844

08004648 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8004648:	b580      	push	{r7, lr}
 800464a:	b082      	sub	sp, #8
 800464c:	af00      	add	r7, sp, #0
 800464e:	6078      	str	r0, [r7, #4]
  /* init code for LWIP */
  MX_LWIP_Init();
 8004650:	f009 fea6 	bl	800e3a0 <MX_LWIP_Init>
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	  BSP_LED_Toggle(LED_GREEN);
 8004654:	2000      	movs	r0, #0
 8004656:	f000 fddf 	bl	8005218 <BSP_LED_Toggle>
	  osDelay(333);
 800465a:	f240 104d 	movw	r0, #333	@ 0x14d
 800465e:	f00a fc1e 	bl	800ee9e <osDelay>
	  BSP_LED_Toggle(LED_GREEN);
 8004662:	bf00      	nop
 8004664:	e7f6      	b.n	8004654 <StartDefaultTask+0xc>

08004666 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004666:	b480      	push	{r7}
 8004668:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 800466a:	b672      	cpsid	i
}
 800466c:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800466e:	bf00      	nop
 8004670:	e7fd      	b.n	800466e <Error_Handler+0x8>
	...

08004674 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004674:	b580      	push	{r7, lr}
 8004676:	b082      	sub	sp, #8
 8004678:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800467a:	4b0c      	ldr	r3, [pc, #48]	@ (80046ac <HAL_MspInit+0x38>)
 800467c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004680:	4a0a      	ldr	r2, [pc, #40]	@ (80046ac <HAL_MspInit+0x38>)
 8004682:	f043 0302 	orr.w	r3, r3, #2
 8004686:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800468a:	4b08      	ldr	r3, [pc, #32]	@ (80046ac <HAL_MspInit+0x38>)
 800468c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004690:	f003 0302 	and.w	r3, r3, #2
 8004694:	607b      	str	r3, [r7, #4]
 8004696:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8004698:	2200      	movs	r2, #0
 800469a:	210f      	movs	r1, #15
 800469c:	f06f 0001 	mvn.w	r0, #1
 80046a0:	f001 f8b7 	bl	8005812 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80046a4:	bf00      	nop
 80046a6:	3708      	adds	r7, #8
 80046a8:	46bd      	mov	sp, r7
 80046aa:	bd80      	pop	{r7, pc}
 80046ac:	58024400 	.word	0x58024400

080046b0 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80046b0:	b480      	push	{r7}
 80046b2:	b085      	sub	sp, #20
 80046b4:	af00      	add	r7, sp, #0
 80046b6:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80046c0:	d10e      	bne.n	80046e0 <HAL_TIM_PWM_MspInit+0x30>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80046c2:	4b0a      	ldr	r3, [pc, #40]	@ (80046ec <HAL_TIM_PWM_MspInit+0x3c>)
 80046c4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80046c8:	4a08      	ldr	r2, [pc, #32]	@ (80046ec <HAL_TIM_PWM_MspInit+0x3c>)
 80046ca:	f043 0301 	orr.w	r3, r3, #1
 80046ce:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80046d2:	4b06      	ldr	r3, [pc, #24]	@ (80046ec <HAL_TIM_PWM_MspInit+0x3c>)
 80046d4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80046d8:	f003 0301 	and.w	r3, r3, #1
 80046dc:	60fb      	str	r3, [r7, #12]
 80046de:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 80046e0:	bf00      	nop
 80046e2:	3714      	adds	r7, #20
 80046e4:	46bd      	mov	sp, r7
 80046e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ea:	4770      	bx	lr
 80046ec:	58024400 	.word	0x58024400

080046f0 <HAL_TIM_Encoder_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_encoder: TIM_Encoder handle pointer
  * @retval None
  */
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 80046f0:	b580      	push	{r7, lr}
 80046f2:	b08e      	sub	sp, #56	@ 0x38
 80046f4:	af00      	add	r7, sp, #0
 80046f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80046f8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80046fc:	2200      	movs	r2, #0
 80046fe:	601a      	str	r2, [r3, #0]
 8004700:	605a      	str	r2, [r3, #4]
 8004702:	609a      	str	r2, [r3, #8]
 8004704:	60da      	str	r2, [r3, #12]
 8004706:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM3)
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	4a5e      	ldr	r2, [pc, #376]	@ (8004888 <HAL_TIM_Encoder_MspInit+0x198>)
 800470e:	4293      	cmp	r3, r2
 8004710:	d14d      	bne.n	80047ae <HAL_TIM_Encoder_MspInit+0xbe>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004712:	4b5e      	ldr	r3, [pc, #376]	@ (800488c <HAL_TIM_Encoder_MspInit+0x19c>)
 8004714:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004718:	4a5c      	ldr	r2, [pc, #368]	@ (800488c <HAL_TIM_Encoder_MspInit+0x19c>)
 800471a:	f043 0302 	orr.w	r3, r3, #2
 800471e:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8004722:	4b5a      	ldr	r3, [pc, #360]	@ (800488c <HAL_TIM_Encoder_MspInit+0x19c>)
 8004724:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004728:	f003 0302 	and.w	r3, r3, #2
 800472c:	623b      	str	r3, [r7, #32]
 800472e:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004730:	4b56      	ldr	r3, [pc, #344]	@ (800488c <HAL_TIM_Encoder_MspInit+0x19c>)
 8004732:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004736:	4a55      	ldr	r2, [pc, #340]	@ (800488c <HAL_TIM_Encoder_MspInit+0x19c>)
 8004738:	f043 0301 	orr.w	r3, r3, #1
 800473c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004740:	4b52      	ldr	r3, [pc, #328]	@ (800488c <HAL_TIM_Encoder_MspInit+0x19c>)
 8004742:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004746:	f003 0301 	and.w	r3, r3, #1
 800474a:	61fb      	str	r3, [r7, #28]
 800474c:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800474e:	4b4f      	ldr	r3, [pc, #316]	@ (800488c <HAL_TIM_Encoder_MspInit+0x19c>)
 8004750:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004754:	4a4d      	ldr	r2, [pc, #308]	@ (800488c <HAL_TIM_Encoder_MspInit+0x19c>)
 8004756:	f043 0302 	orr.w	r3, r3, #2
 800475a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800475e:	4b4b      	ldr	r3, [pc, #300]	@ (800488c <HAL_TIM_Encoder_MspInit+0x19c>)
 8004760:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004764:	f003 0302 	and.w	r3, r3, #2
 8004768:	61bb      	str	r3, [r7, #24]
 800476a:	69bb      	ldr	r3, [r7, #24]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PB5     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800476c:	2340      	movs	r3, #64	@ 0x40
 800476e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004770:	2302      	movs	r3, #2
 8004772:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004774:	2300      	movs	r3, #0
 8004776:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004778:	2300      	movs	r3, #0
 800477a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800477c:	2302      	movs	r3, #2
 800477e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004780:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004784:	4619      	mov	r1, r3
 8004786:	4842      	ldr	r0, [pc, #264]	@ (8004890 <HAL_TIM_Encoder_MspInit+0x1a0>)
 8004788:	f003 f946 	bl	8007a18 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5;
 800478c:	2320      	movs	r3, #32
 800478e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004790:	2302      	movs	r3, #2
 8004792:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004794:	2300      	movs	r3, #0
 8004796:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004798:	2300      	movs	r3, #0
 800479a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800479c:	2302      	movs	r3, #2
 800479e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80047a0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80047a4:	4619      	mov	r1, r3
 80047a6:	483b      	ldr	r0, [pc, #236]	@ (8004894 <HAL_TIM_Encoder_MspInit+0x1a4>)
 80047a8:	f003 f936 	bl	8007a18 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM8_MspInit 1 */

    /* USER CODE END TIM8_MspInit 1 */
  }

}
 80047ac:	e067      	b.n	800487e <HAL_TIM_Encoder_MspInit+0x18e>
  else if(htim_encoder->Instance==TIM4)
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	4a39      	ldr	r2, [pc, #228]	@ (8004898 <HAL_TIM_Encoder_MspInit+0x1a8>)
 80047b4:	4293      	cmp	r3, r2
 80047b6:	d12f      	bne.n	8004818 <HAL_TIM_Encoder_MspInit+0x128>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80047b8:	4b34      	ldr	r3, [pc, #208]	@ (800488c <HAL_TIM_Encoder_MspInit+0x19c>)
 80047ba:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80047be:	4a33      	ldr	r2, [pc, #204]	@ (800488c <HAL_TIM_Encoder_MspInit+0x19c>)
 80047c0:	f043 0304 	orr.w	r3, r3, #4
 80047c4:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80047c8:	4b30      	ldr	r3, [pc, #192]	@ (800488c <HAL_TIM_Encoder_MspInit+0x19c>)
 80047ca:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80047ce:	f003 0304 	and.w	r3, r3, #4
 80047d2:	617b      	str	r3, [r7, #20]
 80047d4:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80047d6:	4b2d      	ldr	r3, [pc, #180]	@ (800488c <HAL_TIM_Encoder_MspInit+0x19c>)
 80047d8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80047dc:	4a2b      	ldr	r2, [pc, #172]	@ (800488c <HAL_TIM_Encoder_MspInit+0x19c>)
 80047de:	f043 0308 	orr.w	r3, r3, #8
 80047e2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80047e6:	4b29      	ldr	r3, [pc, #164]	@ (800488c <HAL_TIM_Encoder_MspInit+0x19c>)
 80047e8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80047ec:	f003 0308 	and.w	r3, r3, #8
 80047f0:	613b      	str	r3, [r7, #16]
 80047f2:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 80047f4:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 80047f8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80047fa:	2302      	movs	r3, #2
 80047fc:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80047fe:	2300      	movs	r3, #0
 8004800:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004802:	2300      	movs	r3, #0
 8004804:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8004806:	2302      	movs	r3, #2
 8004808:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800480a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800480e:	4619      	mov	r1, r3
 8004810:	4822      	ldr	r0, [pc, #136]	@ (800489c <HAL_TIM_Encoder_MspInit+0x1ac>)
 8004812:	f003 f901 	bl	8007a18 <HAL_GPIO_Init>
}
 8004816:	e032      	b.n	800487e <HAL_TIM_Encoder_MspInit+0x18e>
  else if(htim_encoder->Instance==TIM8)
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	4a20      	ldr	r2, [pc, #128]	@ (80048a0 <HAL_TIM_Encoder_MspInit+0x1b0>)
 800481e:	4293      	cmp	r3, r2
 8004820:	d12d      	bne.n	800487e <HAL_TIM_Encoder_MspInit+0x18e>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8004822:	4b1a      	ldr	r3, [pc, #104]	@ (800488c <HAL_TIM_Encoder_MspInit+0x19c>)
 8004824:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004828:	4a18      	ldr	r2, [pc, #96]	@ (800488c <HAL_TIM_Encoder_MspInit+0x19c>)
 800482a:	f043 0302 	orr.w	r3, r3, #2
 800482e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8004832:	4b16      	ldr	r3, [pc, #88]	@ (800488c <HAL_TIM_Encoder_MspInit+0x19c>)
 8004834:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004838:	f003 0302 	and.w	r3, r3, #2
 800483c:	60fb      	str	r3, [r7, #12]
 800483e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004840:	4b12      	ldr	r3, [pc, #72]	@ (800488c <HAL_TIM_Encoder_MspInit+0x19c>)
 8004842:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004846:	4a11      	ldr	r2, [pc, #68]	@ (800488c <HAL_TIM_Encoder_MspInit+0x19c>)
 8004848:	f043 0304 	orr.w	r3, r3, #4
 800484c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004850:	4b0e      	ldr	r3, [pc, #56]	@ (800488c <HAL_TIM_Encoder_MspInit+0x19c>)
 8004852:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004856:	f003 0304 	and.w	r3, r3, #4
 800485a:	60bb      	str	r3, [r7, #8]
 800485c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = ENC3CH1_Pin|ENC3CH2_Pin;
 800485e:	23c0      	movs	r3, #192	@ 0xc0
 8004860:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004862:	2302      	movs	r3, #2
 8004864:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004866:	2300      	movs	r3, #0
 8004868:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800486a:	2300      	movs	r3, #0
 800486c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 800486e:	2303      	movs	r3, #3
 8004870:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004872:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004876:	4619      	mov	r1, r3
 8004878:	480a      	ldr	r0, [pc, #40]	@ (80048a4 <HAL_TIM_Encoder_MspInit+0x1b4>)
 800487a:	f003 f8cd 	bl	8007a18 <HAL_GPIO_Init>
}
 800487e:	bf00      	nop
 8004880:	3738      	adds	r7, #56	@ 0x38
 8004882:	46bd      	mov	sp, r7
 8004884:	bd80      	pop	{r7, pc}
 8004886:	bf00      	nop
 8004888:	40000400 	.word	0x40000400
 800488c:	58024400 	.word	0x58024400
 8004890:	58020000 	.word	0x58020000
 8004894:	58020400 	.word	0x58020400
 8004898:	40000800 	.word	0x40000800
 800489c:	58020c00 	.word	0x58020c00
 80048a0:	40010400 	.word	0x40010400
 80048a4:	58020800 	.word	0x58020800

080048a8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80048a8:	b580      	push	{r7, lr}
 80048aa:	b08a      	sub	sp, #40	@ 0x28
 80048ac:	af00      	add	r7, sp, #0
 80048ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80048b0:	f107 0314 	add.w	r3, r7, #20
 80048b4:	2200      	movs	r2, #0
 80048b6:	601a      	str	r2, [r3, #0]
 80048b8:	605a      	str	r2, [r3, #4]
 80048ba:	609a      	str	r2, [r3, #8]
 80048bc:	60da      	str	r2, [r3, #12]
 80048be:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80048c8:	d13e      	bne.n	8004948 <HAL_TIM_MspPostInit+0xa0>
  {
    /* USER CODE BEGIN TIM2_MspPostInit 0 */

    /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80048ca:	4b21      	ldr	r3, [pc, #132]	@ (8004950 <HAL_TIM_MspPostInit+0xa8>)
 80048cc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80048d0:	4a1f      	ldr	r2, [pc, #124]	@ (8004950 <HAL_TIM_MspPostInit+0xa8>)
 80048d2:	f043 0301 	orr.w	r3, r3, #1
 80048d6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80048da:	4b1d      	ldr	r3, [pc, #116]	@ (8004950 <HAL_TIM_MspPostInit+0xa8>)
 80048dc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80048e0:	f003 0301 	and.w	r3, r3, #1
 80048e4:	613b      	str	r3, [r7, #16]
 80048e6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80048e8:	4b19      	ldr	r3, [pc, #100]	@ (8004950 <HAL_TIM_MspPostInit+0xa8>)
 80048ea:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80048ee:	4a18      	ldr	r2, [pc, #96]	@ (8004950 <HAL_TIM_MspPostInit+0xa8>)
 80048f0:	f043 0302 	orr.w	r3, r3, #2
 80048f4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80048f8:	4b15      	ldr	r3, [pc, #84]	@ (8004950 <HAL_TIM_MspPostInit+0xa8>)
 80048fa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80048fe:	f003 0302 	and.w	r3, r3, #2
 8004902:	60fb      	str	r3, [r7, #12]
 8004904:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    PB10     ------> TIM2_CH3
    PB3 (JTDO/TRACESWO)     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = PWM1_Pin;
 8004906:	2301      	movs	r3, #1
 8004908:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800490a:	2302      	movs	r3, #2
 800490c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800490e:	2300      	movs	r3, #0
 8004910:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004912:	2300      	movs	r3, #0
 8004914:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8004916:	2301      	movs	r3, #1
 8004918:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(PWM1_GPIO_Port, &GPIO_InitStruct);
 800491a:	f107 0314 	add.w	r3, r7, #20
 800491e:	4619      	mov	r1, r3
 8004920:	480c      	ldr	r0, [pc, #48]	@ (8004954 <HAL_TIM_MspPostInit+0xac>)
 8004922:	f003 f879 	bl	8007a18 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = PWM3_Pin|PWM2_Pin;
 8004926:	f44f 6381 	mov.w	r3, #1032	@ 0x408
 800492a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800492c:	2302      	movs	r3, #2
 800492e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004930:	2300      	movs	r3, #0
 8004932:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004934:	2300      	movs	r3, #0
 8004936:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8004938:	2301      	movs	r3, #1
 800493a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800493c:	f107 0314 	add.w	r3, r7, #20
 8004940:	4619      	mov	r1, r3
 8004942:	4805      	ldr	r0, [pc, #20]	@ (8004958 <HAL_TIM_MspPostInit+0xb0>)
 8004944:	f003 f868 	bl	8007a18 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM2_MspPostInit 1 */

    /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8004948:	bf00      	nop
 800494a:	3728      	adds	r7, #40	@ 0x28
 800494c:	46bd      	mov	sp, r7
 800494e:	bd80      	pop	{r7, pc}
 8004950:	58024400 	.word	0x58024400
 8004954:	58020000 	.word	0x58020000
 8004958:	58020400 	.word	0x58020400

0800495c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800495c:	b580      	push	{r7, lr}
 800495e:	b0be      	sub	sp, #248	@ 0xf8
 8004960:	af00      	add	r7, sp, #0
 8004962:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004964:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8004968:	2200      	movs	r2, #0
 800496a:	601a      	str	r2, [r3, #0]
 800496c:	605a      	str	r2, [r3, #4]
 800496e:	609a      	str	r2, [r3, #8]
 8004970:	60da      	str	r2, [r3, #12]
 8004972:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8004974:	f107 0320 	add.w	r3, r7, #32
 8004978:	22c0      	movs	r2, #192	@ 0xc0
 800497a:	2100      	movs	r1, #0
 800497c:	4618      	mov	r0, r3
 800497e:	f01a faad 	bl	801eedc <memset>
  if(huart->Instance==USART1)
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	4a71      	ldr	r2, [pc, #452]	@ (8004b4c <HAL_UART_MspInit+0x1f0>)
 8004988:	4293      	cmp	r3, r2
 800498a:	d164      	bne.n	8004a56 <HAL_UART_MspInit+0xfa>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800498c:	f04f 0201 	mov.w	r2, #1
 8004990:	f04f 0300 	mov.w	r3, #0
 8004994:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_D2PCLK2;
 8004998:	2300      	movs	r3, #0
 800499a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800499e:	f107 0320 	add.w	r3, r7, #32
 80049a2:	4618      	mov	r0, r3
 80049a4:	f004 faae 	bl	8008f04 <HAL_RCCEx_PeriphCLKConfig>
 80049a8:	4603      	mov	r3, r0
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d001      	beq.n	80049b2 <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 80049ae:	f7ff fe5a 	bl	8004666 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80049b2:	4b67      	ldr	r3, [pc, #412]	@ (8004b50 <HAL_UART_MspInit+0x1f4>)
 80049b4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80049b8:	4a65      	ldr	r2, [pc, #404]	@ (8004b50 <HAL_UART_MspInit+0x1f4>)
 80049ba:	f043 0310 	orr.w	r3, r3, #16
 80049be:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80049c2:	4b63      	ldr	r3, [pc, #396]	@ (8004b50 <HAL_UART_MspInit+0x1f4>)
 80049c4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80049c8:	f003 0310 	and.w	r3, r3, #16
 80049cc:	61fb      	str	r3, [r7, #28]
 80049ce:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80049d0:	4b5f      	ldr	r3, [pc, #380]	@ (8004b50 <HAL_UART_MspInit+0x1f4>)
 80049d2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80049d6:	4a5e      	ldr	r2, [pc, #376]	@ (8004b50 <HAL_UART_MspInit+0x1f4>)
 80049d8:	f043 0302 	orr.w	r3, r3, #2
 80049dc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80049e0:	4b5b      	ldr	r3, [pc, #364]	@ (8004b50 <HAL_UART_MspInit+0x1f4>)
 80049e2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80049e6:	f003 0302 	and.w	r3, r3, #2
 80049ea:	61bb      	str	r3, [r7, #24]
 80049ec:	69bb      	ldr	r3, [r7, #24]
    /**USART1 GPIO Configuration
    PB15     ------> USART1_RX
    PB6     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80049ee:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80049f2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80049f6:	2302      	movs	r3, #2
 80049f8:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80049fc:	2300      	movs	r3, #0
 80049fe:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004a02:	2300      	movs	r3, #0
 8004a04:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8004a08:	2304      	movs	r3, #4
 8004a0a:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004a0e:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8004a12:	4619      	mov	r1, r3
 8004a14:	484f      	ldr	r0, [pc, #316]	@ (8004b54 <HAL_UART_MspInit+0x1f8>)
 8004a16:	f002 ffff 	bl	8007a18 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8004a1a:	2340      	movs	r3, #64	@ 0x40
 8004a1c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004a20:	2302      	movs	r3, #2
 8004a22:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004a26:	2300      	movs	r3, #0
 8004a28:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004a2c:	2300      	movs	r3, #0
 8004a2e:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004a32:	2307      	movs	r3, #7
 8004a34:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004a38:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8004a3c:	4619      	mov	r1, r3
 8004a3e:	4845      	ldr	r0, [pc, #276]	@ (8004b54 <HAL_UART_MspInit+0x1f8>)
 8004a40:	f002 ffea 	bl	8007a18 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8004a44:	2200      	movs	r2, #0
 8004a46:	2105      	movs	r1, #5
 8004a48:	2025      	movs	r0, #37	@ 0x25
 8004a4a:	f000 fee2 	bl	8005812 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8004a4e:	2025      	movs	r0, #37	@ 0x25
 8004a50:	f000 fef9 	bl	8005846 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART2_MspInit 1 */

    /* USER CODE END USART2_MspInit 1 */
  }

}
 8004a54:	e076      	b.n	8004b44 <HAL_UART_MspInit+0x1e8>
  else if(huart->Instance==USART2)
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	4a3f      	ldr	r2, [pc, #252]	@ (8004b58 <HAL_UART_MspInit+0x1fc>)
 8004a5c:	4293      	cmp	r3, r2
 8004a5e:	d171      	bne.n	8004b44 <HAL_UART_MspInit+0x1e8>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8004a60:	f04f 0202 	mov.w	r2, #2
 8004a64:	f04f 0300 	mov.w	r3, #0
 8004a68:	e9c7 2308 	strd	r2, r3, [r7, #32]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8004a6c:	2300      	movs	r3, #0
 8004a6e:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8004a72:	f107 0320 	add.w	r3, r7, #32
 8004a76:	4618      	mov	r0, r3
 8004a78:	f004 fa44 	bl	8008f04 <HAL_RCCEx_PeriphCLKConfig>
 8004a7c:	4603      	mov	r3, r0
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d001      	beq.n	8004a86 <HAL_UART_MspInit+0x12a>
      Error_Handler();
 8004a82:	f7ff fdf0 	bl	8004666 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8004a86:	4b32      	ldr	r3, [pc, #200]	@ (8004b50 <HAL_UART_MspInit+0x1f4>)
 8004a88:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004a8c:	4a30      	ldr	r2, [pc, #192]	@ (8004b50 <HAL_UART_MspInit+0x1f4>)
 8004a8e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004a92:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8004a96:	4b2e      	ldr	r3, [pc, #184]	@ (8004b50 <HAL_UART_MspInit+0x1f4>)
 8004a98:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004a9c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004aa0:	617b      	str	r3, [r7, #20]
 8004aa2:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004aa4:	4b2a      	ldr	r3, [pc, #168]	@ (8004b50 <HAL_UART_MspInit+0x1f4>)
 8004aa6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004aaa:	4a29      	ldr	r2, [pc, #164]	@ (8004b50 <HAL_UART_MspInit+0x1f4>)
 8004aac:	f043 0301 	orr.w	r3, r3, #1
 8004ab0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004ab4:	4b26      	ldr	r3, [pc, #152]	@ (8004b50 <HAL_UART_MspInit+0x1f4>)
 8004ab6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004aba:	f003 0301 	and.w	r3, r3, #1
 8004abe:	613b      	str	r3, [r7, #16]
 8004ac0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004ac2:	4b23      	ldr	r3, [pc, #140]	@ (8004b50 <HAL_UART_MspInit+0x1f4>)
 8004ac4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004ac8:	4a21      	ldr	r2, [pc, #132]	@ (8004b50 <HAL_UART_MspInit+0x1f4>)
 8004aca:	f043 0308 	orr.w	r3, r3, #8
 8004ace:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004ad2:	4b1f      	ldr	r3, [pc, #124]	@ (8004b50 <HAL_UART_MspInit+0x1f4>)
 8004ad4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004ad8:	f003 0308 	and.w	r3, r3, #8
 8004adc:	60fb      	str	r3, [r7, #12]
 8004ade:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8004ae0:	2308      	movs	r3, #8
 8004ae2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004ae6:	2302      	movs	r3, #2
 8004ae8:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004aec:	2300      	movs	r3, #0
 8004aee:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004af2:	2300      	movs	r3, #0
 8004af4:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004af8:	2307      	movs	r3, #7
 8004afa:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004afe:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8004b02:	4619      	mov	r1, r3
 8004b04:	4815      	ldr	r0, [pc, #84]	@ (8004b5c <HAL_UART_MspInit+0x200>)
 8004b06:	f002 ff87 	bl	8007a18 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8004b0a:	2320      	movs	r3, #32
 8004b0c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004b10:	2302      	movs	r3, #2
 8004b12:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004b16:	2300      	movs	r3, #0
 8004b18:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004b1c:	2300      	movs	r3, #0
 8004b1e:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004b22:	2307      	movs	r3, #7
 8004b24:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004b28:	f107 03e4 	add.w	r3, r7, #228	@ 0xe4
 8004b2c:	4619      	mov	r1, r3
 8004b2e:	480c      	ldr	r0, [pc, #48]	@ (8004b60 <HAL_UART_MspInit+0x204>)
 8004b30:	f002 ff72 	bl	8007a18 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8004b34:	2200      	movs	r2, #0
 8004b36:	2105      	movs	r1, #5
 8004b38:	2026      	movs	r0, #38	@ 0x26
 8004b3a:	f000 fe6a 	bl	8005812 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8004b3e:	2026      	movs	r0, #38	@ 0x26
 8004b40:	f000 fe81 	bl	8005846 <HAL_NVIC_EnableIRQ>
}
 8004b44:	bf00      	nop
 8004b46:	37f8      	adds	r7, #248	@ 0xf8
 8004b48:	46bd      	mov	sp, r7
 8004b4a:	bd80      	pop	{r7, pc}
 8004b4c:	40011000 	.word	0x40011000
 8004b50:	58024400 	.word	0x58024400
 8004b54:	58020400 	.word	0x58020400
 8004b58:	40004400 	.word	0x40004400
 8004b5c:	58020000 	.word	0x58020000
 8004b60:	58020c00 	.word	0x58020c00

08004b64 <HAL_ETH_MspInit>:
  * This function configures the hardware resources used for Ethernet
  * @param heth: ETH handle pointer
  * @retval None
  */
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 8004b64:	b580      	push	{r7, lr}
 8004b66:	b08e      	sub	sp, #56	@ 0x38
 8004b68:	af00      	add	r7, sp, #0
 8004b6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004b6c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004b70:	2200      	movs	r2, #0
 8004b72:	601a      	str	r2, [r3, #0]
 8004b74:	605a      	str	r2, [r3, #4]
 8004b76:	609a      	str	r2, [r3, #8]
 8004b78:	60da      	str	r2, [r3, #12]
 8004b7a:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	681b      	ldr	r3, [r3, #0]
 8004b80:	4a65      	ldr	r2, [pc, #404]	@ (8004d18 <HAL_ETH_MspInit+0x1b4>)
 8004b82:	4293      	cmp	r3, r2
 8004b84:	f040 80c3 	bne.w	8004d0e <HAL_ETH_MspInit+0x1aa>
  {
    /* USER CODE BEGIN ETH_MspInit 0 */
    
    /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH1MAC_CLK_ENABLE();
 8004b88:	4b64      	ldr	r3, [pc, #400]	@ (8004d1c <HAL_ETH_MspInit+0x1b8>)
 8004b8a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004b8e:	4a63      	ldr	r2, [pc, #396]	@ (8004d1c <HAL_ETH_MspInit+0x1b8>)
 8004b90:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004b94:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8004b98:	4b60      	ldr	r3, [pc, #384]	@ (8004d1c <HAL_ETH_MspInit+0x1b8>)
 8004b9a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004b9e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004ba2:	623b      	str	r3, [r7, #32]
 8004ba4:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_ETH1TX_CLK_ENABLE();
 8004ba6:	4b5d      	ldr	r3, [pc, #372]	@ (8004d1c <HAL_ETH_MspInit+0x1b8>)
 8004ba8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004bac:	4a5b      	ldr	r2, [pc, #364]	@ (8004d1c <HAL_ETH_MspInit+0x1b8>)
 8004bae:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004bb2:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8004bb6:	4b59      	ldr	r3, [pc, #356]	@ (8004d1c <HAL_ETH_MspInit+0x1b8>)
 8004bb8:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004bbc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004bc0:	61fb      	str	r3, [r7, #28]
 8004bc2:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_ETH1RX_CLK_ENABLE();
 8004bc4:	4b55      	ldr	r3, [pc, #340]	@ (8004d1c <HAL_ETH_MspInit+0x1b8>)
 8004bc6:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004bca:	4a54      	ldr	r2, [pc, #336]	@ (8004d1c <HAL_ETH_MspInit+0x1b8>)
 8004bcc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004bd0:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8004bd4:	4b51      	ldr	r3, [pc, #324]	@ (8004d1c <HAL_ETH_MspInit+0x1b8>)
 8004bd6:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8004bda:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004bde:	61bb      	str	r3, [r7, #24]
 8004be0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004be2:	4b4e      	ldr	r3, [pc, #312]	@ (8004d1c <HAL_ETH_MspInit+0x1b8>)
 8004be4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004be8:	4a4c      	ldr	r2, [pc, #304]	@ (8004d1c <HAL_ETH_MspInit+0x1b8>)
 8004bea:	f043 0301 	orr.w	r3, r3, #1
 8004bee:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004bf2:	4b4a      	ldr	r3, [pc, #296]	@ (8004d1c <HAL_ETH_MspInit+0x1b8>)
 8004bf4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004bf8:	f003 0301 	and.w	r3, r3, #1
 8004bfc:	617b      	str	r3, [r7, #20]
 8004bfe:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004c00:	4b46      	ldr	r3, [pc, #280]	@ (8004d1c <HAL_ETH_MspInit+0x1b8>)
 8004c02:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004c06:	4a45      	ldr	r2, [pc, #276]	@ (8004d1c <HAL_ETH_MspInit+0x1b8>)
 8004c08:	f043 0302 	orr.w	r3, r3, #2
 8004c0c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004c10:	4b42      	ldr	r3, [pc, #264]	@ (8004d1c <HAL_ETH_MspInit+0x1b8>)
 8004c12:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004c16:	f003 0302 	and.w	r3, r3, #2
 8004c1a:	613b      	str	r3, [r7, #16]
 8004c1c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004c1e:	4b3f      	ldr	r3, [pc, #252]	@ (8004d1c <HAL_ETH_MspInit+0x1b8>)
 8004c20:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004c24:	4a3d      	ldr	r2, [pc, #244]	@ (8004d1c <HAL_ETH_MspInit+0x1b8>)
 8004c26:	f043 0304 	orr.w	r3, r3, #4
 8004c2a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004c2e:	4b3b      	ldr	r3, [pc, #236]	@ (8004d1c <HAL_ETH_MspInit+0x1b8>)
 8004c30:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004c34:	f003 0304 	and.w	r3, r3, #4
 8004c38:	60fb      	str	r3, [r7, #12]
 8004c3a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8004c3c:	4b37      	ldr	r3, [pc, #220]	@ (8004d1c <HAL_ETH_MspInit+0x1b8>)
 8004c3e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004c42:	4a36      	ldr	r2, [pc, #216]	@ (8004d1c <HAL_ETH_MspInit+0x1b8>)
 8004c44:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004c48:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004c4c:	4b33      	ldr	r3, [pc, #204]	@ (8004d1c <HAL_ETH_MspInit+0x1b8>)
 8004c4e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004c52:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004c56:	60bb      	str	r3, [r7, #8]
 8004c58:	68bb      	ldr	r3, [r7, #8]
    PG11    ------> ETH_TX_EN
    PG13    ------> ETH_TXD0
    */
    
    /* Configure ETH_MDC: PC1 */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8004c5a:	2302      	movs	r3, #2
 8004c5c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004c5e:	2302      	movs	r3, #2
 8004c60:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c62:	2300      	movs	r3, #0
 8004c64:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004c66:	2303      	movs	r3, #3
 8004c68:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8004c6a:	230b      	movs	r3, #11
 8004c6c:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004c6e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004c72:	4619      	mov	r1, r3
 8004c74:	482a      	ldr	r0, [pc, #168]	@ (8004d20 <HAL_ETH_MspInit+0x1bc>)
 8004c76:	f002 fecf 	bl	8007a18 <HAL_GPIO_Init>

    /* Configure ETH_REF_CLK, ETH_MDIO, ETH_CRS_DV: PA1, PA2, PA7 */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 8004c7a:	2386      	movs	r3, #134	@ 0x86
 8004c7c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004c7e:	2302      	movs	r3, #2
 8004c80:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c82:	2300      	movs	r3, #0
 8004c84:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004c86:	2303      	movs	r3, #3
 8004c88:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8004c8a:	230b      	movs	r3, #11
 8004c8c:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004c8e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004c92:	4619      	mov	r1, r3
 8004c94:	4823      	ldr	r0, [pc, #140]	@ (8004d24 <HAL_ETH_MspInit+0x1c0>)
 8004c96:	f002 febf 	bl	8007a18 <HAL_GPIO_Init>

    /* Configure ETH_RXD0, ETH_RXD1: PC4, PC5 */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8004c9a:	2330      	movs	r3, #48	@ 0x30
 8004c9c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004c9e:	2302      	movs	r3, #2
 8004ca0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004ca2:	2300      	movs	r3, #0
 8004ca4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004ca6:	2303      	movs	r3, #3
 8004ca8:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8004caa:	230b      	movs	r3, #11
 8004cac:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004cae:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004cb2:	4619      	mov	r1, r3
 8004cb4:	481a      	ldr	r0, [pc, #104]	@ (8004d20 <HAL_ETH_MspInit+0x1bc>)
 8004cb6:	f002 feaf 	bl	8007a18 <HAL_GPIO_Init>

    /* Configure ETH_TXD1: PB13 */
    GPIO_InitStruct.Pin = GPIO_PIN_13;
 8004cba:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004cbe:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004cc0:	2302      	movs	r3, #2
 8004cc2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004cc4:	2300      	movs	r3, #0
 8004cc6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004cc8:	2303      	movs	r3, #3
 8004cca:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8004ccc:	230b      	movs	r3, #11
 8004cce:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004cd0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004cd4:	4619      	mov	r1, r3
 8004cd6:	4814      	ldr	r0, [pc, #80]	@ (8004d28 <HAL_ETH_MspInit+0x1c4>)
 8004cd8:	f002 fe9e 	bl	8007a18 <HAL_GPIO_Init>

    /* Configure ETH_TX_EN, ETH_TXD0: PG11, PG13 */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_13;
 8004cdc:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 8004ce0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004ce2:	2302      	movs	r3, #2
 8004ce4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004ce6:	2300      	movs	r3, #0
 8004ce8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004cea:	2303      	movs	r3, #3
 8004cec:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8004cee:	230b      	movs	r3, #11
 8004cf0:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8004cf2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004cf6:	4619      	mov	r1, r3
 8004cf8:	480c      	ldr	r0, [pc, #48]	@ (8004d2c <HAL_ETH_MspInit+0x1c8>)
 8004cfa:	f002 fe8d 	bl	8007a18 <HAL_GPIO_Init>

    /* ETH interrupt Init */
    /* Priority must be >= 6 to safely call FreeRTOS APIs (configLIBRARY_MAX_SYSCALL_INTERRUPT_PRIORITY = 5) */
    HAL_NVIC_SetPriority(ETH_IRQn, 6, 0);
 8004cfe:	2200      	movs	r2, #0
 8004d00:	2106      	movs	r1, #6
 8004d02:	203d      	movs	r0, #61	@ 0x3d
 8004d04:	f000 fd85 	bl	8005812 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ETH_IRQn);
 8004d08:	203d      	movs	r0, #61	@ 0x3d
 8004d0a:	f000 fd9c 	bl	8005846 <HAL_NVIC_EnableIRQ>
    
    /* USER CODE BEGIN ETH_MspInit 1 */
    
    /* USER CODE END ETH_MspInit 1 */
  }
}
 8004d0e:	bf00      	nop
 8004d10:	3738      	adds	r7, #56	@ 0x38
 8004d12:	46bd      	mov	sp, r7
 8004d14:	bd80      	pop	{r7, pc}
 8004d16:	bf00      	nop
 8004d18:	40028000 	.word	0x40028000
 8004d1c:	58024400 	.word	0x58024400
 8004d20:	58020800 	.word	0x58020800
 8004d24:	58020000 	.word	0x58020000
 8004d28:	58020400 	.word	0x58020400
 8004d2c:	58021800 	.word	0x58021800

08004d30 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004d30:	b480      	push	{r7}
 8004d32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8004d34:	bf00      	nop
 8004d36:	e7fd      	b.n	8004d34 <NMI_Handler+0x4>

08004d38 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004d38:	b480      	push	{r7}
 8004d3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004d3c:	bf00      	nop
 8004d3e:	e7fd      	b.n	8004d3c <HardFault_Handler+0x4>

08004d40 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004d40:	b480      	push	{r7}
 8004d42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004d44:	bf00      	nop
 8004d46:	e7fd      	b.n	8004d44 <MemManage_Handler+0x4>

08004d48 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004d48:	b480      	push	{r7}
 8004d4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004d4c:	bf00      	nop
 8004d4e:	e7fd      	b.n	8004d4c <BusFault_Handler+0x4>

08004d50 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004d50:	b480      	push	{r7}
 8004d52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004d54:	bf00      	nop
 8004d56:	e7fd      	b.n	8004d54 <UsageFault_Handler+0x4>

08004d58 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004d58:	b480      	push	{r7}
 8004d5a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004d5c:	bf00      	nop
 8004d5e:	46bd      	mov	sp, r7
 8004d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d64:	4770      	bx	lr

08004d66 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004d66:	b580      	push	{r7, lr}
 8004d68:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004d6a:	f000 fc37 	bl	80055dc <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8004d6e:	f00d f93f 	bl	8011ff0 <xTaskGetSchedulerState>
 8004d72:	4603      	mov	r3, r0
 8004d74:	2b01      	cmp	r3, #1
 8004d76:	d001      	beq.n	8004d7c <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 8004d78:	f00b f8a6 	bl	800fec8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004d7c:	bf00      	nop
 8004d7e:	bd80      	pop	{r7, pc}

08004d80 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8004d80:	b580      	push	{r7, lr}
 8004d82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8004d84:	4802      	ldr	r0, [pc, #8]	@ (8004d90 <USART1_IRQHandler+0x10>)
 8004d86:	f006 ffeb 	bl	800bd60 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8004d8a:	bf00      	nop
 8004d8c:	bd80      	pop	{r7, pc}
 8004d8e:	bf00      	nop
 8004d90:	24000648 	.word	0x24000648

08004d94 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8004d94:	b580      	push	{r7, lr}
 8004d96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8004d98:	4802      	ldr	r0, [pc, #8]	@ (8004da4 <USART2_IRQHandler+0x10>)
 8004d9a:	f006 ffe1 	bl	800bd60 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8004d9e:	bf00      	nop
 8004da0:	bd80      	pop	{r7, pc}
 8004da2:	bf00      	nop
 8004da4:	240006dc 	.word	0x240006dc

08004da8 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8004da8:	b580      	push	{r7, lr}
 8004daa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  BSP_PB_IRQHandler(BUTTON_USER);
 8004dac:	2000      	movs	r0, #0
 8004dae:	f000 facf 	bl	8005350 <BSP_PB_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(IMU_INT_PIN_Pin);
 8004db2:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8004db6:	f003 f812 	bl	8007dde <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8004dba:	bf00      	nop
 8004dbc:	bd80      	pop	{r7, pc}
	...

08004dc0 <ETH_IRQHandler>:

/**
  * @brief This function handles Ethernet global interrupt.
  */
void ETH_IRQHandler(void)
{
 8004dc0:	b580      	push	{r7, lr}
 8004dc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ETH_IRQn 0 */

  /* USER CODE END ETH_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 8004dc4:	4802      	ldr	r0, [pc, #8]	@ (8004dd0 <ETH_IRQHandler+0x10>)
 8004dc6:	f001 fea3 	bl	8006b10 <HAL_ETH_IRQHandler>
  /* USER CODE BEGIN ETH_IRQn 1 */

  /* USER CODE END ETH_IRQn 1 */
}
 8004dca:	bf00      	nop
 8004dcc:	bd80      	pop	{r7, pc}
 8004dce:	bf00      	nop
 8004dd0:	2400095c 	.word	0x2400095c

08004dd4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004dd4:	b480      	push	{r7}
 8004dd6:	af00      	add	r7, sp, #0
  return 1;
 8004dd8:	2301      	movs	r3, #1
}
 8004dda:	4618      	mov	r0, r3
 8004ddc:	46bd      	mov	sp, r7
 8004dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004de2:	4770      	bx	lr

08004de4 <_kill>:

int _kill(int pid, int sig)
{
 8004de4:	b480      	push	{r7}
 8004de6:	b083      	sub	sp, #12
 8004de8:	af00      	add	r7, sp, #0
 8004dea:	6078      	str	r0, [r7, #4]
 8004dec:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8004dee:	4b05      	ldr	r3, [pc, #20]	@ (8004e04 <_kill+0x20>)
 8004df0:	2216      	movs	r2, #22
 8004df2:	601a      	str	r2, [r3, #0]
  return -1;
 8004df4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004df8:	4618      	mov	r0, r3
 8004dfa:	370c      	adds	r7, #12
 8004dfc:	46bd      	mov	sp, r7
 8004dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e02:	4770      	bx	lr
 8004e04:	2401ca2c 	.word	0x2401ca2c

08004e08 <_exit>:

void _exit (int status)
{
 8004e08:	b580      	push	{r7, lr}
 8004e0a:	b082      	sub	sp, #8
 8004e0c:	af00      	add	r7, sp, #0
 8004e0e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8004e10:	f04f 31ff 	mov.w	r1, #4294967295
 8004e14:	6878      	ldr	r0, [r7, #4]
 8004e16:	f7ff ffe5 	bl	8004de4 <_kill>
  while (1) {}    /* Make sure we hang here */
 8004e1a:	bf00      	nop
 8004e1c:	e7fd      	b.n	8004e1a <_exit+0x12>

08004e1e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004e1e:	b580      	push	{r7, lr}
 8004e20:	b086      	sub	sp, #24
 8004e22:	af00      	add	r7, sp, #0
 8004e24:	60f8      	str	r0, [r7, #12]
 8004e26:	60b9      	str	r1, [r7, #8]
 8004e28:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004e2a:	2300      	movs	r3, #0
 8004e2c:	617b      	str	r3, [r7, #20]
 8004e2e:	e00a      	b.n	8004e46 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8004e30:	f3af 8000 	nop.w
 8004e34:	4601      	mov	r1, r0
 8004e36:	68bb      	ldr	r3, [r7, #8]
 8004e38:	1c5a      	adds	r2, r3, #1
 8004e3a:	60ba      	str	r2, [r7, #8]
 8004e3c:	b2ca      	uxtb	r2, r1
 8004e3e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004e40:	697b      	ldr	r3, [r7, #20]
 8004e42:	3301      	adds	r3, #1
 8004e44:	617b      	str	r3, [r7, #20]
 8004e46:	697a      	ldr	r2, [r7, #20]
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	429a      	cmp	r2, r3
 8004e4c:	dbf0      	blt.n	8004e30 <_read+0x12>
  }

  return len;
 8004e4e:	687b      	ldr	r3, [r7, #4]
}
 8004e50:	4618      	mov	r0, r3
 8004e52:	3718      	adds	r7, #24
 8004e54:	46bd      	mov	sp, r7
 8004e56:	bd80      	pop	{r7, pc}

08004e58 <_close>:
  }
  return len;
}

int _close(int file)
{
 8004e58:	b480      	push	{r7}
 8004e5a:	b083      	sub	sp, #12
 8004e5c:	af00      	add	r7, sp, #0
 8004e5e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8004e60:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004e64:	4618      	mov	r0, r3
 8004e66:	370c      	adds	r7, #12
 8004e68:	46bd      	mov	sp, r7
 8004e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e6e:	4770      	bx	lr

08004e70 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004e70:	b480      	push	{r7}
 8004e72:	b083      	sub	sp, #12
 8004e74:	af00      	add	r7, sp, #0
 8004e76:	6078      	str	r0, [r7, #4]
 8004e78:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8004e7a:	683b      	ldr	r3, [r7, #0]
 8004e7c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004e80:	605a      	str	r2, [r3, #4]
  return 0;
 8004e82:	2300      	movs	r3, #0
}
 8004e84:	4618      	mov	r0, r3
 8004e86:	370c      	adds	r7, #12
 8004e88:	46bd      	mov	sp, r7
 8004e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e8e:	4770      	bx	lr

08004e90 <_isatty>:

int _isatty(int file)
{
 8004e90:	b480      	push	{r7}
 8004e92:	b083      	sub	sp, #12
 8004e94:	af00      	add	r7, sp, #0
 8004e96:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8004e98:	2301      	movs	r3, #1
}
 8004e9a:	4618      	mov	r0, r3
 8004e9c:	370c      	adds	r7, #12
 8004e9e:	46bd      	mov	sp, r7
 8004ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ea4:	4770      	bx	lr

08004ea6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004ea6:	b480      	push	{r7}
 8004ea8:	b085      	sub	sp, #20
 8004eaa:	af00      	add	r7, sp, #0
 8004eac:	60f8      	str	r0, [r7, #12]
 8004eae:	60b9      	str	r1, [r7, #8]
 8004eb0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8004eb2:	2300      	movs	r3, #0
}
 8004eb4:	4618      	mov	r0, r3
 8004eb6:	3714      	adds	r7, #20
 8004eb8:	46bd      	mov	sp, r7
 8004eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ebe:	4770      	bx	lr

08004ec0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004ec0:	b480      	push	{r7}
 8004ec2:	b087      	sub	sp, #28
 8004ec4:	af00      	add	r7, sp, #0
 8004ec6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004ec8:	4a14      	ldr	r2, [pc, #80]	@ (8004f1c <_sbrk+0x5c>)
 8004eca:	4b15      	ldr	r3, [pc, #84]	@ (8004f20 <_sbrk+0x60>)
 8004ecc:	1ad3      	subs	r3, r2, r3
 8004ece:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004ed0:	697b      	ldr	r3, [r7, #20]
 8004ed2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004ed4:	4b13      	ldr	r3, [pc, #76]	@ (8004f24 <_sbrk+0x64>)
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	d102      	bne.n	8004ee2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004edc:	4b11      	ldr	r3, [pc, #68]	@ (8004f24 <_sbrk+0x64>)
 8004ede:	4a12      	ldr	r2, [pc, #72]	@ (8004f28 <_sbrk+0x68>)
 8004ee0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004ee2:	4b10      	ldr	r3, [pc, #64]	@ (8004f24 <_sbrk+0x64>)
 8004ee4:	681a      	ldr	r2, [r3, #0]
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	4413      	add	r3, r2
 8004eea:	693a      	ldr	r2, [r7, #16]
 8004eec:	429a      	cmp	r2, r3
 8004eee:	d205      	bcs.n	8004efc <_sbrk+0x3c>
  {
    errno = ENOMEM;
 8004ef0:	4b0e      	ldr	r3, [pc, #56]	@ (8004f2c <_sbrk+0x6c>)
 8004ef2:	220c      	movs	r2, #12
 8004ef4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004ef6:	f04f 33ff 	mov.w	r3, #4294967295
 8004efa:	e009      	b.n	8004f10 <_sbrk+0x50>
  }

  prev_heap_end = __sbrk_heap_end;
 8004efc:	4b09      	ldr	r3, [pc, #36]	@ (8004f24 <_sbrk+0x64>)
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004f02:	4b08      	ldr	r3, [pc, #32]	@ (8004f24 <_sbrk+0x64>)
 8004f04:	681a      	ldr	r2, [r3, #0]
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	4413      	add	r3, r2
 8004f0a:	4a06      	ldr	r2, [pc, #24]	@ (8004f24 <_sbrk+0x64>)
 8004f0c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004f0e:	68fb      	ldr	r3, [r7, #12]
}
 8004f10:	4618      	mov	r0, r3
 8004f12:	371c      	adds	r7, #28
 8004f14:	46bd      	mov	sp, r7
 8004f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f1a:	4770      	bx	lr
 8004f1c:	24080000 	.word	0x24080000
 8004f20:	00000400 	.word	0x00000400
 8004f24:	24000820 	.word	0x24000820
 8004f28:	2401cbe8 	.word	0x2401cbe8
 8004f2c:	2401ca2c 	.word	0x2401ca2c

08004f30 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8004f30:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8004f6c <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8004f34:	f7fb fe74 	bl	8000c20 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8004f38:	f7fb fdc4 	bl	8000ac4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004f3c:	480c      	ldr	r0, [pc, #48]	@ (8004f70 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8004f3e:	490d      	ldr	r1, [pc, #52]	@ (8004f74 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8004f40:	4a0d      	ldr	r2, [pc, #52]	@ (8004f78 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8004f42:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004f44:	e002      	b.n	8004f4c <LoopCopyDataInit>

08004f46 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004f46:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004f48:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004f4a:	3304      	adds	r3, #4

08004f4c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004f4c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004f4e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004f50:	d3f9      	bcc.n	8004f46 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004f52:	4a0a      	ldr	r2, [pc, #40]	@ (8004f7c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8004f54:	4c0a      	ldr	r4, [pc, #40]	@ (8004f80 <LoopFillZerobss+0x22>)
  movs r3, #0
 8004f56:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004f58:	e001      	b.n	8004f5e <LoopFillZerobss>

08004f5a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004f5a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004f5c:	3204      	adds	r2, #4

08004f5e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004f5e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004f60:	d3fb      	bcc.n	8004f5a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8004f62:	f01a f893 	bl	801f08c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004f66:	f7fe fd75 	bl	8003a54 <main>
  bx  lr
 8004f6a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8004f6c:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8004f70:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8004f74:	24000264 	.word	0x24000264
  ldr r2, =_sidata
 8004f78:	08025ec0 	.word	0x08025ec0
  ldr r2, =_sbss
 8004f7c:	24000268 	.word	0x24000268
  ldr r4, =_ebss
 8004f80:	2401cbe8 	.word	0x2401cbe8

08004f84 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004f84:	e7fe      	b.n	8004f84 <ADC3_IRQHandler>

08004f86 <stm32_lock_init>:
/**
  * @brief Initialize STM32 lock
  * @param lock The lock to init
  */
static inline void stm32_lock_init(LockingData_t *lock)
{
 8004f86:	b580      	push	{r7, lr}
 8004f88:	b084      	sub	sp, #16
 8004f8a:	af00      	add	r7, sp, #0
 8004f8c:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	d105      	bne.n	8004fa0 <stm32_lock_init+0x1a>
  __ASM volatile ("cpsid i" : : : "memory");
 8004f94:	b672      	cpsid	i
}
 8004f96:	bf00      	nop
 8004f98:	f7ff fb65 	bl	8004666 <Error_Handler>
 8004f9c:	bf00      	nop
 8004f9e:	e7fd      	b.n	8004f9c <stm32_lock_init+0x16>
  for (size_t i = 0; i < STM32_LOCK_ARRAY_SIZE(lock->basepri); i++)
 8004fa0:	2300      	movs	r3, #0
 8004fa2:	60fb      	str	r3, [r7, #12]
 8004fa4:	e007      	b.n	8004fb6 <stm32_lock_init+0x30>
  {
    lock->basepri[i] = 0;
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	68fa      	ldr	r2, [r7, #12]
 8004faa:	2100      	movs	r1, #0
 8004fac:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (size_t i = 0; i < STM32_LOCK_ARRAY_SIZE(lock->basepri); i++)
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	3301      	adds	r3, #1
 8004fb4:	60fb      	str	r3, [r7, #12]
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	2b01      	cmp	r3, #1
 8004fba:	d9f4      	bls.n	8004fa6 <stm32_lock_init+0x20>
  }
  lock->nesting_level = 0;
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	2200      	movs	r2, #0
 8004fc0:	721a      	strb	r2, [r3, #8]
}
 8004fc2:	bf00      	nop
 8004fc4:	3710      	adds	r7, #16
 8004fc6:	46bd      	mov	sp, r7
 8004fc8:	bd80      	pop	{r7, pc}

08004fca <stm32_lock_acquire>:
/**
  * @brief Acquire STM32 lock
  * @param lock The lock to acquire
  */
static inline void stm32_lock_acquire(LockingData_t *lock)
{
 8004fca:	b580      	push	{r7, lr}
 8004fcc:	b084      	sub	sp, #16
 8004fce:	af00      	add	r7, sp, #0
 8004fd0:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	2b00      	cmp	r3, #0
 8004fd6:	d105      	bne.n	8004fe4 <stm32_lock_acquire+0x1a>
  __ASM volatile ("cpsid i" : : : "memory");
 8004fd8:	b672      	cpsid	i
}
 8004fda:	bf00      	nop
 8004fdc:	f7ff fb43 	bl	8004666 <Error_Handler>
 8004fe0:	bf00      	nop
 8004fe2:	e7fd      	b.n	8004fe0 <stm32_lock_acquire+0x16>
  STM32_LOCK_ASSERT_VALID_NESTING_LEVEL(lock);
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	7a1b      	ldrb	r3, [r3, #8]
 8004fe8:	2b01      	cmp	r3, #1
 8004fea:	d905      	bls.n	8004ff8 <stm32_lock_acquire+0x2e>
  __ASM volatile ("cpsid i" : : : "memory");
 8004fec:	b672      	cpsid	i
}
 8004fee:	bf00      	nop
 8004ff0:	f7ff fb39 	bl	8004666 <Error_Handler>
 8004ff4:	bf00      	nop
 8004ff6:	e7fd      	b.n	8004ff4 <stm32_lock_acquire+0x2a>
  lock->basepri[lock->nesting_level++] = taskENTER_CRITICAL_FROM_ISR();
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	7a1b      	ldrb	r3, [r3, #8]
 8004ffc:	1c5a      	adds	r2, r3, #1
 8004ffe:	b2d1      	uxtb	r1, r2
 8005000:	687a      	ldr	r2, [r7, #4]
 8005002:	7211      	strb	r1, [r2, #8]
 8005004:	4619      	mov	r1, r3

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8005006:	f3ef 8211 	mrs	r2, BASEPRI
 800500a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800500e:	f383 8811 	msr	BASEPRI, r3
 8005012:	f3bf 8f6f 	isb	sy
 8005016:	f3bf 8f4f 	dsb	sy
 800501a:	60fa      	str	r2, [r7, #12]
 800501c:	60bb      	str	r3, [r7, #8]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800501e:	68fa      	ldr	r2, [r7, #12]
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
}
 8005026:	bf00      	nop
 8005028:	3710      	adds	r7, #16
 800502a:	46bd      	mov	sp, r7
 800502c:	bd80      	pop	{r7, pc}

0800502e <stm32_lock_release>:
/**
  * @brief Release STM32 lock
  * @param lock The lock to release
  */
static inline void stm32_lock_release(LockingData_t *lock)
{
 800502e:	b580      	push	{r7, lr}
 8005030:	b084      	sub	sp, #16
 8005032:	af00      	add	r7, sp, #0
 8005034:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	2b00      	cmp	r3, #0
 800503a:	d105      	bne.n	8005048 <stm32_lock_release+0x1a>
  __ASM volatile ("cpsid i" : : : "memory");
 800503c:	b672      	cpsid	i
}
 800503e:	bf00      	nop
 8005040:	f7ff fb11 	bl	8004666 <Error_Handler>
 8005044:	bf00      	nop
 8005046:	e7fd      	b.n	8005044 <stm32_lock_release+0x16>
  lock->nesting_level--;
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	7a1b      	ldrb	r3, [r3, #8]
 800504c:	3b01      	subs	r3, #1
 800504e:	b2da      	uxtb	r2, r3
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	721a      	strb	r2, [r3, #8]
  STM32_LOCK_ASSERT_VALID_NESTING_LEVEL(lock);
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	7a1b      	ldrb	r3, [r3, #8]
 8005058:	2b01      	cmp	r3, #1
 800505a:	d905      	bls.n	8005068 <stm32_lock_release+0x3a>
  __ASM volatile ("cpsid i" : : : "memory");
 800505c:	b672      	cpsid	i
}
 800505e:	bf00      	nop
 8005060:	f7ff fb01 	bl	8004666 <Error_Handler>
 8005064:	bf00      	nop
 8005066:	e7fd      	b.n	8005064 <stm32_lock_release+0x36>
  taskEXIT_CRITICAL_FROM_ISR(lock->basepri[lock->nesting_level]);
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	7a1b      	ldrb	r3, [r3, #8]
 800506c:	461a      	mov	r2, r3
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005074:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800507c:	bf00      	nop
}
 800507e:	bf00      	nop
 8005080:	3710      	adds	r7, #16
 8005082:	46bd      	mov	sp, r7
 8005084:	bd80      	pop	{r7, pc}
	...

08005088 <__retarget_lock_init_recursive>:
/**
  * @brief Initialize recursive lock
  * @param lock The lock
  */
void __retarget_lock_init_recursive(_LOCK_T *lock)
{
 8005088:	b580      	push	{r7, lr}
 800508a:	b082      	sub	sp, #8
 800508c:	af00      	add	r7, sp, #0
 800508e:	6078      	str	r0, [r7, #4]
  if (lock == NULL)
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	2b00      	cmp	r3, #0
 8005094:	d103      	bne.n	800509e <__retarget_lock_init_recursive+0x16>
  {
    errno = EINVAL;
 8005096:	4b0f      	ldr	r3, [pc, #60]	@ (80050d4 <__retarget_lock_init_recursive+0x4c>)
 8005098:	2216      	movs	r2, #22
 800509a:	601a      	str	r2, [r3, #0]
    return;
 800509c:	e016      	b.n	80050cc <__retarget_lock_init_recursive+0x44>
  }

  *lock = (_LOCK_T)malloc(sizeof(struct __lock));
 800509e:	200c      	movs	r0, #12
 80050a0:	f017 fe54 	bl	801cd4c <malloc>
 80050a4:	4603      	mov	r3, r0
 80050a6:	461a      	mov	r2, r3
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	601a      	str	r2, [r3, #0]
  if (*lock != NULL)
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d005      	beq.n	80050c0 <__retarget_lock_init_recursive+0x38>
  {
    stm32_lock_init(STM32_LOCK_PARAMETER(*lock));
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	4618      	mov	r0, r3
 80050ba:	f7ff ff64 	bl	8004f86 <stm32_lock_init>
    return;
 80050be:	e005      	b.n	80050cc <__retarget_lock_init_recursive+0x44>
  __ASM volatile ("cpsid i" : : : "memory");
 80050c0:	b672      	cpsid	i
}
 80050c2:	bf00      	nop
  }

  /* Unable to allocate memory */
  STM32_LOCK_BLOCK();
 80050c4:	f7ff facf 	bl	8004666 <Error_Handler>
 80050c8:	bf00      	nop
 80050ca:	e7fd      	b.n	80050c8 <__retarget_lock_init_recursive+0x40>
}
 80050cc:	3708      	adds	r7, #8
 80050ce:	46bd      	mov	sp, r7
 80050d0:	bd80      	pop	{r7, pc}
 80050d2:	bf00      	nop
 80050d4:	2401ca2c 	.word	0x2401ca2c

080050d8 <__retarget_lock_acquire_recursive>:
/**
  * @brief Acquire recursive lock
  * @param lock The lock
  */
void __retarget_lock_acquire_recursive(_LOCK_T lock)
{
 80050d8:	b580      	push	{r7, lr}
 80050da:	b082      	sub	sp, #8
 80050dc:	af00      	add	r7, sp, #0
 80050de:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d105      	bne.n	80050f2 <__retarget_lock_acquire_recursive+0x1a>
  __ASM volatile ("cpsid i" : : : "memory");
 80050e6:	b672      	cpsid	i
}
 80050e8:	bf00      	nop
 80050ea:	f7ff fabc 	bl	8004666 <Error_Handler>
 80050ee:	bf00      	nop
 80050f0:	e7fd      	b.n	80050ee <__retarget_lock_acquire_recursive+0x16>
  stm32_lock_acquire(STM32_LOCK_PARAMETER(lock));
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	4618      	mov	r0, r3
 80050f6:	f7ff ff68 	bl	8004fca <stm32_lock_acquire>
}
 80050fa:	bf00      	nop
 80050fc:	3708      	adds	r7, #8
 80050fe:	46bd      	mov	sp, r7
 8005100:	bd80      	pop	{r7, pc}

08005102 <__retarget_lock_release_recursive>:
/**
  * @brief Release recursive lock
  * @param lock The lock
  */
void __retarget_lock_release_recursive(_LOCK_T lock)
{
 8005102:	b580      	push	{r7, lr}
 8005104:	b082      	sub	sp, #8
 8005106:	af00      	add	r7, sp, #0
 8005108:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 800510a:	687b      	ldr	r3, [r7, #4]
 800510c:	2b00      	cmp	r3, #0
 800510e:	d105      	bne.n	800511c <__retarget_lock_release_recursive+0x1a>
  __ASM volatile ("cpsid i" : : : "memory");
 8005110:	b672      	cpsid	i
}
 8005112:	bf00      	nop
 8005114:	f7ff faa7 	bl	8004666 <Error_Handler>
 8005118:	bf00      	nop
 800511a:	e7fd      	b.n	8005118 <__retarget_lock_release_recursive+0x16>
  stm32_lock_release(STM32_LOCK_PARAMETER(lock));
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	4618      	mov	r0, r3
 8005120:	f7ff ff85 	bl	800502e <stm32_lock_release>
}
 8005124:	bf00      	nop
 8005126:	3708      	adds	r7, #8
 8005128:	46bd      	mov	sp, r7
 800512a:	bd80      	pop	{r7, pc}

0800512c <BSP_LED_Init>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 800512c:	b580      	push	{r7, lr}
 800512e:	b08c      	sub	sp, #48	@ 0x30
 8005130:	af00      	add	r7, sp, #0
 8005132:	4603      	mov	r3, r0
 8005134:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8005136:	2300      	movs	r3, #0
 8005138:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitTypeDef  gpio_init_structure;

  if((Led != LED1) && (Led != LED2) && (Led != LED3))
 800513a:	79fb      	ldrb	r3, [r7, #7]
 800513c:	2b00      	cmp	r3, #0
 800513e:	d009      	beq.n	8005154 <BSP_LED_Init+0x28>
 8005140:	79fb      	ldrb	r3, [r7, #7]
 8005142:	2b01      	cmp	r3, #1
 8005144:	d006      	beq.n	8005154 <BSP_LED_Init+0x28>
 8005146:	79fb      	ldrb	r3, [r7, #7]
 8005148:	2b02      	cmp	r3, #2
 800514a:	d003      	beq.n	8005154 <BSP_LED_Init+0x28>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 800514c:	f06f 0301 	mvn.w	r3, #1
 8005150:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005152:	e055      	b.n	8005200 <BSP_LED_Init+0xd4>
  }
  else
  {
    /* Enable the GPIO LED Clock */
    if(Led == LED1)
 8005154:	79fb      	ldrb	r3, [r7, #7]
 8005156:	2b00      	cmp	r3, #0
 8005158:	d10f      	bne.n	800517a <BSP_LED_Init+0x4e>
    {
      LED1_GPIO_CLK_ENABLE();
 800515a:	4b2c      	ldr	r3, [pc, #176]	@ (800520c <BSP_LED_Init+0xe0>)
 800515c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005160:	4a2a      	ldr	r2, [pc, #168]	@ (800520c <BSP_LED_Init+0xe0>)
 8005162:	f043 0302 	orr.w	r3, r3, #2
 8005166:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800516a:	4b28      	ldr	r3, [pc, #160]	@ (800520c <BSP_LED_Init+0xe0>)
 800516c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005170:	f003 0302 	and.w	r3, r3, #2
 8005174:	617b      	str	r3, [r7, #20]
 8005176:	697b      	ldr	r3, [r7, #20]
 8005178:	e021      	b.n	80051be <BSP_LED_Init+0x92>
    }
    else if(Led == LED2)
 800517a:	79fb      	ldrb	r3, [r7, #7]
 800517c:	2b01      	cmp	r3, #1
 800517e:	d10f      	bne.n	80051a0 <BSP_LED_Init+0x74>
    {
      LED2_GPIO_CLK_ENABLE();
 8005180:	4b22      	ldr	r3, [pc, #136]	@ (800520c <BSP_LED_Init+0xe0>)
 8005182:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005186:	4a21      	ldr	r2, [pc, #132]	@ (800520c <BSP_LED_Init+0xe0>)
 8005188:	f043 0310 	orr.w	r3, r3, #16
 800518c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8005190:	4b1e      	ldr	r3, [pc, #120]	@ (800520c <BSP_LED_Init+0xe0>)
 8005192:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005196:	f003 0310 	and.w	r3, r3, #16
 800519a:	613b      	str	r3, [r7, #16]
 800519c:	693b      	ldr	r3, [r7, #16]
 800519e:	e00e      	b.n	80051be <BSP_LED_Init+0x92>
    }
    else
    {
      LED3_GPIO_CLK_ENABLE();
 80051a0:	4b1a      	ldr	r3, [pc, #104]	@ (800520c <BSP_LED_Init+0xe0>)
 80051a2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80051a6:	4a19      	ldr	r2, [pc, #100]	@ (800520c <BSP_LED_Init+0xe0>)
 80051a8:	f043 0302 	orr.w	r3, r3, #2
 80051ac:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80051b0:	4b16      	ldr	r3, [pc, #88]	@ (800520c <BSP_LED_Init+0xe0>)
 80051b2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80051b6:	f003 0302 	and.w	r3, r3, #2
 80051ba:	60fb      	str	r3, [r7, #12]
 80051bc:	68fb      	ldr	r3, [r7, #12]
    }
    /* Configure the GPIO_LED pin */
    gpio_init_structure.Pin   = LED_PIN[Led];
 80051be:	79fb      	ldrb	r3, [r7, #7]
 80051c0:	4a13      	ldr	r2, [pc, #76]	@ (8005210 <BSP_LED_Init+0xe4>)
 80051c2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80051c6:	61bb      	str	r3, [r7, #24]
    gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 80051c8:	2301      	movs	r3, #1
 80051ca:	61fb      	str	r3, [r7, #28]
    gpio_init_structure.Pull  = GPIO_NOPULL;
 80051cc:	2300      	movs	r3, #0
 80051ce:	623b      	str	r3, [r7, #32]
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80051d0:	2303      	movs	r3, #3
 80051d2:	627b      	str	r3, [r7, #36]	@ 0x24

    HAL_GPIO_Init(LED_PORT[Led], &gpio_init_structure);
 80051d4:	79fb      	ldrb	r3, [r7, #7]
 80051d6:	4a0f      	ldr	r2, [pc, #60]	@ (8005214 <BSP_LED_Init+0xe8>)
 80051d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80051dc:	f107 0218 	add.w	r2, r7, #24
 80051e0:	4611      	mov	r1, r2
 80051e2:	4618      	mov	r0, r3
 80051e4:	f002 fc18 	bl	8007a18 <HAL_GPIO_Init>
    HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 80051e8:	79fb      	ldrb	r3, [r7, #7]
 80051ea:	4a0a      	ldr	r2, [pc, #40]	@ (8005214 <BSP_LED_Init+0xe8>)
 80051ec:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80051f0:	79fb      	ldrb	r3, [r7, #7]
 80051f2:	4a07      	ldr	r2, [pc, #28]	@ (8005210 <BSP_LED_Init+0xe4>)
 80051f4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80051f8:	2200      	movs	r2, #0
 80051fa:	4619      	mov	r1, r3
 80051fc:	f002 fdbc 	bl	8007d78 <HAL_GPIO_WritePin>
  }

  return ret;
 8005200:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8005202:	4618      	mov	r0, r3
 8005204:	3730      	adds	r7, #48	@ 0x30
 8005206:	46bd      	mov	sp, r7
 8005208:	bd80      	pop	{r7, pc}
 800520a:	bf00      	nop
 800520c:	58024400 	.word	0x58024400
 8005210:	080256f0 	.word	0x080256f0
 8005214:	2400006c 	.word	0x2400006c

08005218 <BSP_LED_Toggle>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_Toggle(Led_TypeDef Led)
{
 8005218:	b580      	push	{r7, lr}
 800521a:	b084      	sub	sp, #16
 800521c:	af00      	add	r7, sp, #0
 800521e:	4603      	mov	r3, r0
 8005220:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8005222:	2300      	movs	r3, #0
 8005224:	60fb      	str	r3, [r7, #12]

  if((Led != LED1) && (Led != LED2) && (Led != LED3))
 8005226:	79fb      	ldrb	r3, [r7, #7]
 8005228:	2b00      	cmp	r3, #0
 800522a:	d009      	beq.n	8005240 <BSP_LED_Toggle+0x28>
 800522c:	79fb      	ldrb	r3, [r7, #7]
 800522e:	2b01      	cmp	r3, #1
 8005230:	d006      	beq.n	8005240 <BSP_LED_Toggle+0x28>
 8005232:	79fb      	ldrb	r3, [r7, #7]
 8005234:	2b02      	cmp	r3, #2
 8005236:	d003      	beq.n	8005240 <BSP_LED_Toggle+0x28>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8005238:	f06f 0301 	mvn.w	r3, #1
 800523c:	60fb      	str	r3, [r7, #12]
 800523e:	e00b      	b.n	8005258 <BSP_LED_Toggle+0x40>
  }
  else
  {
    HAL_GPIO_TogglePin(LED_PORT[Led], LED_PIN[Led]);
 8005240:	79fb      	ldrb	r3, [r7, #7]
 8005242:	4a08      	ldr	r2, [pc, #32]	@ (8005264 <BSP_LED_Toggle+0x4c>)
 8005244:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8005248:	79fb      	ldrb	r3, [r7, #7]
 800524a:	4907      	ldr	r1, [pc, #28]	@ (8005268 <BSP_LED_Toggle+0x50>)
 800524c:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8005250:	4619      	mov	r1, r3
 8005252:	4610      	mov	r0, r2
 8005254:	f002 fda9 	bl	8007daa <HAL_GPIO_TogglePin>
  }

  return ret;
 8005258:	68fb      	ldr	r3, [r7, #12]
}
 800525a:	4618      	mov	r0, r3
 800525c:	3710      	adds	r7, #16
 800525e:	46bd      	mov	sp, r7
 8005260:	bd80      	pop	{r7, pc}
 8005262:	bf00      	nop
 8005264:	2400006c 	.word	0x2400006c
 8005268:	080256f0 	.word	0x080256f0

0800526c <BSP_PB_Init>:
  *            @arg  BUTTON_MODE_GPIO: Button will be used as simple IO
  *            @arg  BUTTON_MODE_EXTI: Button will be connected to EXTI line
  *                                    with interrupt generation capability
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 800526c:	b580      	push	{r7, lr}
 800526e:	b088      	sub	sp, #32
 8005270:	af00      	add	r7, sp, #0
 8005272:	4603      	mov	r3, r0
 8005274:	460a      	mov	r2, r1
 8005276:	71fb      	strb	r3, [r7, #7]
 8005278:	4613      	mov	r3, r2
 800527a:	71bb      	strb	r3, [r7, #6]
  static BSP_EXTI_LineCallback ButtonCallback[BUTTONn] = {BUTTON_USER_EXTI_Callback};
  static uint32_t  BSP_BUTTON_PRIO [BUTTONn] = {BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t BUTTON_EXTI_LINE[BUTTONn] = {BUTTON_USER_EXTI_LINE};

  /* Enable the BUTTON clock */
  BUTTON_USER_GPIO_CLK_ENABLE();
 800527c:	4b2e      	ldr	r3, [pc, #184]	@ (8005338 <BSP_PB_Init+0xcc>)
 800527e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005282:	4a2d      	ldr	r2, [pc, #180]	@ (8005338 <BSP_PB_Init+0xcc>)
 8005284:	f043 0304 	orr.w	r3, r3, #4
 8005288:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800528c:	4b2a      	ldr	r3, [pc, #168]	@ (8005338 <BSP_PB_Init+0xcc>)
 800528e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005292:	f003 0304 	and.w	r3, r3, #4
 8005296:	60bb      	str	r3, [r7, #8]
 8005298:	68bb      	ldr	r3, [r7, #8]

  gpio_init_structure.Pin = BUTTON_PIN [Button];
 800529a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800529e:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Pull = GPIO_PULLDOWN;
 80052a0:	2302      	movs	r3, #2
 80052a2:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 80052a4:	2302      	movs	r3, #2
 80052a6:	61bb      	str	r3, [r7, #24]

  if(ButtonMode == BUTTON_MODE_GPIO)
 80052a8:	79bb      	ldrb	r3, [r7, #6]
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d10c      	bne.n	80052c8 <BSP_PB_Init+0x5c>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 80052ae:	2300      	movs	r3, #0
 80052b0:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(BUTTON_PORT [Button], &gpio_init_structure);
 80052b2:	79fb      	ldrb	r3, [r7, #7]
 80052b4:	4a21      	ldr	r2, [pc, #132]	@ (800533c <BSP_PB_Init+0xd0>)
 80052b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80052ba:	f107 020c 	add.w	r2, r7, #12
 80052be:	4611      	mov	r1, r2
 80052c0:	4618      	mov	r0, r3
 80052c2:	f002 fba9 	bl	8007a18 <HAL_GPIO_Init>
 80052c6:	e031      	b.n	800532c <BSP_PB_Init+0xc0>
  }
  else /* (ButtonMode == BUTTON_MODE_EXTI) */
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Mode = GPIO_MODE_IT_RISING;
 80052c8:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80052cc:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 80052ce:	79fb      	ldrb	r3, [r7, #7]
 80052d0:	4a1a      	ldr	r2, [pc, #104]	@ (800533c <BSP_PB_Init+0xd0>)
 80052d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80052d6:	f107 020c 	add.w	r2, r7, #12
 80052da:	4611      	mov	r1, r2
 80052dc:	4618      	mov	r0, r3
 80052de:	f002 fb9b 	bl	8007a18 <HAL_GPIO_Init>

    (void)HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]);
 80052e2:	79fb      	ldrb	r3, [r7, #7]
 80052e4:	00db      	lsls	r3, r3, #3
 80052e6:	4a16      	ldr	r2, [pc, #88]	@ (8005340 <BSP_PB_Init+0xd4>)
 80052e8:	441a      	add	r2, r3
 80052ea:	79fb      	ldrb	r3, [r7, #7]
 80052ec:	4915      	ldr	r1, [pc, #84]	@ (8005344 <BSP_PB_Init+0xd8>)
 80052ee:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80052f2:	4619      	mov	r1, r3
 80052f4:	4610      	mov	r0, r2
 80052f6:	f002 fb3e 	bl	8007976 <HAL_EXTI_GetHandle>
    (void)HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]);
 80052fa:	79fb      	ldrb	r3, [r7, #7]
 80052fc:	00db      	lsls	r3, r3, #3
 80052fe:	4a10      	ldr	r2, [pc, #64]	@ (8005340 <BSP_PB_Init+0xd4>)
 8005300:	1898      	adds	r0, r3, r2
 8005302:	79fb      	ldrb	r3, [r7, #7]
 8005304:	4a10      	ldr	r2, [pc, #64]	@ (8005348 <BSP_PB_Init+0xdc>)
 8005306:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800530a:	461a      	mov	r2, r3
 800530c:	2100      	movs	r1, #0
 800530e:	f002 fb13 	bl	8007938 <HAL_EXTI_RegisterCallback>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
 8005312:	2028      	movs	r0, #40	@ 0x28
 8005314:	79fb      	ldrb	r3, [r7, #7]
 8005316:	4a0d      	ldr	r2, [pc, #52]	@ (800534c <BSP_PB_Init+0xe0>)
 8005318:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800531c:	2200      	movs	r2, #0
 800531e:	4619      	mov	r1, r3
 8005320:	f000 fa77 	bl	8005812 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 8005324:	2328      	movs	r3, #40	@ 0x28
 8005326:	4618      	mov	r0, r3
 8005328:	f000 fa8d 	bl	8005846 <HAL_NVIC_EnableIRQ>
  }

  return BSP_ERROR_NONE;
 800532c:	2300      	movs	r3, #0
}
 800532e:	4618      	mov	r0, r3
 8005330:	3720      	adds	r7, #32
 8005332:	46bd      	mov	sp, r7
 8005334:	bd80      	pop	{r7, pc}
 8005336:	bf00      	nop
 8005338:	58024400 	.word	0x58024400
 800533c:	24000078 	.word	0x24000078
 8005340:	2400083c 	.word	0x2400083c
 8005344:	080256f8 	.word	0x080256f8
 8005348:	2400007c 	.word	0x2400007c
 800534c:	24000080 	.word	0x24000080

08005350 <BSP_PB_IRQHandler>:
  * @brief  BSP Button IRQ handler
  * @param  Button Can only be BUTTON_USER
  * @retval None
  */
void BSP_PB_IRQHandler(Button_TypeDef Button)
{
 8005350:	b580      	push	{r7, lr}
 8005352:	b082      	sub	sp, #8
 8005354:	af00      	add	r7, sp, #0
 8005356:	4603      	mov	r3, r0
 8005358:	71fb      	strb	r3, [r7, #7]
  HAL_EXTI_IRQHandler(&hpb_exti[Button]);
 800535a:	79fb      	ldrb	r3, [r7, #7]
 800535c:	00db      	lsls	r3, r3, #3
 800535e:	4a04      	ldr	r2, [pc, #16]	@ (8005370 <BSP_PB_IRQHandler+0x20>)
 8005360:	4413      	add	r3, r2
 8005362:	4618      	mov	r0, r3
 8005364:	f002 fb1c 	bl	80079a0 <HAL_EXTI_IRQHandler>
}
 8005368:	bf00      	nop
 800536a:	3708      	adds	r7, #8
 800536c:	46bd      	mov	sp, r7
 800536e:	bd80      	pop	{r7, pc}
 8005370:	2400083c 	.word	0x2400083c

08005374 <BSP_COM_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval BSP error code
  */
int32_t BSP_COM_Init(COM_TypeDef COM, COM_InitTypeDef *COM_Init)
{
 8005374:	b580      	push	{r7, lr}
 8005376:	b084      	sub	sp, #16
 8005378:	af00      	add	r7, sp, #0
 800537a:	4603      	mov	r3, r0
 800537c:	6039      	str	r1, [r7, #0]
 800537e:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8005380:	2300      	movs	r3, #0
 8005382:	60fb      	str	r3, [r7, #12]

  if(COM >= COMn)
 8005384:	79fb      	ldrb	r3, [r7, #7]
 8005386:	2b00      	cmp	r3, #0
 8005388:	d003      	beq.n	8005392 <BSP_COM_Init+0x1e>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 800538a:	f06f 0301 	mvn.w	r3, #1
 800538e:	60fb      	str	r3, [r7, #12]
 8005390:	e018      	b.n	80053c4 <BSP_COM_Init+0x50>
  }
  else
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 0)
    /* Init the UART Msp */
    COM1_MspInit(&hcom_uart[COM]);
 8005392:	79fb      	ldrb	r3, [r7, #7]
 8005394:	2294      	movs	r2, #148	@ 0x94
 8005396:	fb02 f303 	mul.w	r3, r2, r3
 800539a:	4a0d      	ldr	r2, [pc, #52]	@ (80053d0 <BSP_COM_Init+0x5c>)
 800539c:	4413      	add	r3, r2
 800539e:	4618      	mov	r0, r3
 80053a0:	f000 f852 	bl	8005448 <COM1_MspInit>
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif

    if(MX_USART3_Init(&hcom_uart[COM], COM_Init) != HAL_OK)
 80053a4:	79fb      	ldrb	r3, [r7, #7]
 80053a6:	2294      	movs	r2, #148	@ 0x94
 80053a8:	fb02 f303 	mul.w	r3, r2, r3
 80053ac:	4a08      	ldr	r2, [pc, #32]	@ (80053d0 <BSP_COM_Init+0x5c>)
 80053ae:	4413      	add	r3, r2
 80053b0:	6839      	ldr	r1, [r7, #0]
 80053b2:	4618      	mov	r0, r3
 80053b4:	f000 f80e 	bl	80053d4 <MX_USART3_Init>
 80053b8:	4603      	mov	r3, r0
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d002      	beq.n	80053c4 <BSP_COM_Init+0x50>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 80053be:	f06f 0303 	mvn.w	r3, #3
 80053c2:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 80053c4:	68fb      	ldr	r3, [r7, #12]
}
 80053c6:	4618      	mov	r0, r3
 80053c8:	3710      	adds	r7, #16
 80053ca:	46bd      	mov	sp, r7
 80053cc:	bd80      	pop	{r7, pc}
 80053ce:	bf00      	nop
 80053d0:	24000844 	.word	0x24000844

080053d4 <MX_USART3_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval HAL error code
  */
__weak HAL_StatusTypeDef MX_USART3_Init(UART_HandleTypeDef *huart, MX_UART_InitTypeDef *COM_Init)
{
 80053d4:	b580      	push	{r7, lr}
 80053d6:	b082      	sub	sp, #8
 80053d8:	af00      	add	r7, sp, #0
 80053da:	6078      	str	r0, [r7, #4]
 80053dc:	6039      	str	r1, [r7, #0]
  /* USART configuration */
 huart->Instance          = COM_USART[COM1];
 80053de:	4b15      	ldr	r3, [pc, #84]	@ (8005434 <MX_USART3_Init+0x60>)
 80053e0:	681a      	ldr	r2, [r3, #0]
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	601a      	str	r2, [r3, #0]
 huart->Init.BaudRate     = COM_Init->BaudRate;
 80053e6:	683b      	ldr	r3, [r7, #0]
 80053e8:	681a      	ldr	r2, [r3, #0]
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	605a      	str	r2, [r3, #4]
 huart->Init.Mode         = UART_MODE_TX_RX;
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	220c      	movs	r2, #12
 80053f2:	615a      	str	r2, [r3, #20]
 huart->Init.Parity       = (uint32_t)COM_Init->Parity;
 80053f4:	683b      	ldr	r3, [r7, #0]
 80053f6:	895b      	ldrh	r3, [r3, #10]
 80053f8:	461a      	mov	r2, r3
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	611a      	str	r2, [r3, #16]
 huart->Init.WordLength   = (uint32_t)COM_Init->WordLength;
 80053fe:	683b      	ldr	r3, [r7, #0]
 8005400:	685a      	ldr	r2, [r3, #4]
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	609a      	str	r2, [r3, #8]
 huart->Init.StopBits     = (uint32_t)COM_Init->StopBits;
 8005406:	683b      	ldr	r3, [r7, #0]
 8005408:	891b      	ldrh	r3, [r3, #8]
 800540a:	461a      	mov	r2, r3
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	60da      	str	r2, [r3, #12]
 huart->Init.HwFlowCtl    = (uint32_t)COM_Init->HwFlowCtl;
 8005410:	683b      	ldr	r3, [r7, #0]
 8005412:	899b      	ldrh	r3, [r3, #12]
 8005414:	461a      	mov	r2, r3
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	619a      	str	r2, [r3, #24]
 huart->Init.OverSampling = UART_OVERSAMPLING_8;
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8005420:	61da      	str	r2, [r3, #28]

 return HAL_UART_Init(huart);
 8005422:	6878      	ldr	r0, [r7, #4]
 8005424:	f006 fb72 	bl	800bb0c <HAL_UART_Init>
 8005428:	4603      	mov	r3, r0
}
 800542a:	4618      	mov	r0, r3
 800542c:	3708      	adds	r7, #8
 800542e:	46bd      	mov	sp, r7
 8005430:	bd80      	pop	{r7, pc}
 8005432:	bf00      	nop
 8005434:	24000068 	.word	0x24000068

08005438 <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  Key EXTI line detection callbacks.
  * @retval BSP status
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 8005438:	b580      	push	{r7, lr}
 800543a:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER);
 800543c:	2000      	movs	r0, #0
 800543e:	f7fe fefd 	bl	800423c <BSP_PB_Callback>
}
 8005442:	bf00      	nop
 8005444:	bd80      	pop	{r7, pc}
	...

08005448 <COM1_MspInit>:
  * @brief  Initializes UART MSP.
  * @param  huart UART handle
  * @retval BSP status
  */
static void COM1_MspInit(UART_HandleTypeDef *huart)
{
 8005448:	b580      	push	{r7, lr}
 800544a:	b08a      	sub	sp, #40	@ 0x28
 800544c:	af00      	add	r7, sp, #0
 800544e:	6078      	str	r0, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);

  /* Enable GPIO clock */
  COM1_TX_GPIO_CLK_ENABLE();
 8005450:	4b27      	ldr	r3, [pc, #156]	@ (80054f0 <COM1_MspInit+0xa8>)
 8005452:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005456:	4a26      	ldr	r2, [pc, #152]	@ (80054f0 <COM1_MspInit+0xa8>)
 8005458:	f043 0308 	orr.w	r3, r3, #8
 800545c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8005460:	4b23      	ldr	r3, [pc, #140]	@ (80054f0 <COM1_MspInit+0xa8>)
 8005462:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005466:	f003 0308 	and.w	r3, r3, #8
 800546a:	613b      	str	r3, [r7, #16]
 800546c:	693b      	ldr	r3, [r7, #16]
  COM1_RX_GPIO_CLK_ENABLE();
 800546e:	4b20      	ldr	r3, [pc, #128]	@ (80054f0 <COM1_MspInit+0xa8>)
 8005470:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005474:	4a1e      	ldr	r2, [pc, #120]	@ (80054f0 <COM1_MspInit+0xa8>)
 8005476:	f043 0308 	orr.w	r3, r3, #8
 800547a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800547e:	4b1c      	ldr	r3, [pc, #112]	@ (80054f0 <COM1_MspInit+0xa8>)
 8005480:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005484:	f003 0308 	and.w	r3, r3, #8
 8005488:	60fb      	str	r3, [r7, #12]
 800548a:	68fb      	ldr	r3, [r7, #12]

  /* Enable USART clock */
  COM1_CLK_ENABLE();
 800548c:	4b18      	ldr	r3, [pc, #96]	@ (80054f0 <COM1_MspInit+0xa8>)
 800548e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005492:	4a17      	ldr	r2, [pc, #92]	@ (80054f0 <COM1_MspInit+0xa8>)
 8005494:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005498:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 800549c:	4b14      	ldr	r3, [pc, #80]	@ (80054f0 <COM1_MspInit+0xa8>)
 800549e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80054a2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80054a6:	60bb      	str	r3, [r7, #8]
 80054a8:	68bb      	ldr	r3, [r7, #8]

  /* Configure USART Tx as alternate function */
  gpio_init_structure.Pin = COM1_TX_PIN;
 80054aa:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80054ae:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 80054b0:	2302      	movs	r3, #2
 80054b2:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 80054b4:	2302      	movs	r3, #2
 80054b6:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull = GPIO_PULLUP;
 80054b8:	2301      	movs	r3, #1
 80054ba:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Alternate = COM1_TX_AF;
 80054bc:	2307      	movs	r3, #7
 80054be:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_TX_GPIO_PORT, &gpio_init_structure);
 80054c0:	f107 0314 	add.w	r3, r7, #20
 80054c4:	4619      	mov	r1, r3
 80054c6:	480b      	ldr	r0, [pc, #44]	@ (80054f4 <COM1_MspInit+0xac>)
 80054c8:	f002 faa6 	bl	8007a18 <HAL_GPIO_Init>

  /* Configure USART Rx as alternate function */
  gpio_init_structure.Pin = COM1_RX_PIN;
 80054cc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80054d0:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 80054d2:	2302      	movs	r3, #2
 80054d4:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Alternate = COM1_RX_AF;
 80054d6:	2307      	movs	r3, #7
 80054d8:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_RX_GPIO_PORT, &gpio_init_structure);
 80054da:	f107 0314 	add.w	r3, r7, #20
 80054de:	4619      	mov	r1, r3
 80054e0:	4804      	ldr	r0, [pc, #16]	@ (80054f4 <COM1_MspInit+0xac>)
 80054e2:	f002 fa99 	bl	8007a18 <HAL_GPIO_Init>
}
 80054e6:	bf00      	nop
 80054e8:	3728      	adds	r7, #40	@ 0x28
 80054ea:	46bd      	mov	sp, r7
 80054ec:	bd80      	pop	{r7, pc}
 80054ee:	bf00      	nop
 80054f0:	58024400 	.word	0x58024400
 80054f4:	58020c00 	.word	0x58020c00

080054f8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80054f8:	b580      	push	{r7, lr}
 80054fa:	b082      	sub	sp, #8
 80054fc:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80054fe:	2003      	movs	r0, #3
 8005500:	f000 f97c 	bl	80057fc <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8005504:	f003 fb28 	bl	8008b58 <HAL_RCC_GetSysClockFreq>
 8005508:	4602      	mov	r2, r0
 800550a:	4b15      	ldr	r3, [pc, #84]	@ (8005560 <HAL_Init+0x68>)
 800550c:	699b      	ldr	r3, [r3, #24]
 800550e:	0a1b      	lsrs	r3, r3, #8
 8005510:	f003 030f 	and.w	r3, r3, #15
 8005514:	4913      	ldr	r1, [pc, #76]	@ (8005564 <HAL_Init+0x6c>)
 8005516:	5ccb      	ldrb	r3, [r1, r3]
 8005518:	f003 031f 	and.w	r3, r3, #31
 800551c:	fa22 f303 	lsr.w	r3, r2, r3
 8005520:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8005522:	4b0f      	ldr	r3, [pc, #60]	@ (8005560 <HAL_Init+0x68>)
 8005524:	699b      	ldr	r3, [r3, #24]
 8005526:	f003 030f 	and.w	r3, r3, #15
 800552a:	4a0e      	ldr	r2, [pc, #56]	@ (8005564 <HAL_Init+0x6c>)
 800552c:	5cd3      	ldrb	r3, [r2, r3]
 800552e:	f003 031f 	and.w	r3, r3, #31
 8005532:	687a      	ldr	r2, [r7, #4]
 8005534:	fa22 f303 	lsr.w	r3, r2, r3
 8005538:	4a0b      	ldr	r2, [pc, #44]	@ (8005568 <HAL_Init+0x70>)
 800553a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800553c:	4a0b      	ldr	r2, [pc, #44]	@ (800556c <HAL_Init+0x74>)
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8005542:	200f      	movs	r0, #15
 8005544:	f000 f814 	bl	8005570 <HAL_InitTick>
 8005548:	4603      	mov	r3, r0
 800554a:	2b00      	cmp	r3, #0
 800554c:	d001      	beq.n	8005552 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800554e:	2301      	movs	r3, #1
 8005550:	e002      	b.n	8005558 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8005552:	f7ff f88f 	bl	8004674 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005556:	2300      	movs	r3, #0
}
 8005558:	4618      	mov	r0, r3
 800555a:	3708      	adds	r7, #8
 800555c:	46bd      	mov	sp, r7
 800555e:	bd80      	pop	{r7, pc}
 8005560:	58024400 	.word	0x58024400
 8005564:	080255bc 	.word	0x080255bc
 8005568:	24000004 	.word	0x24000004
 800556c:	24000000 	.word	0x24000000

08005570 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005570:	b580      	push	{r7, lr}
 8005572:	b082      	sub	sp, #8
 8005574:	af00      	add	r7, sp, #0
 8005576:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8005578:	4b15      	ldr	r3, [pc, #84]	@ (80055d0 <HAL_InitTick+0x60>)
 800557a:	781b      	ldrb	r3, [r3, #0]
 800557c:	2b00      	cmp	r3, #0
 800557e:	d101      	bne.n	8005584 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8005580:	2301      	movs	r3, #1
 8005582:	e021      	b.n	80055c8 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8005584:	4b13      	ldr	r3, [pc, #76]	@ (80055d4 <HAL_InitTick+0x64>)
 8005586:	681a      	ldr	r2, [r3, #0]
 8005588:	4b11      	ldr	r3, [pc, #68]	@ (80055d0 <HAL_InitTick+0x60>)
 800558a:	781b      	ldrb	r3, [r3, #0]
 800558c:	4619      	mov	r1, r3
 800558e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8005592:	fbb3 f3f1 	udiv	r3, r3, r1
 8005596:	fbb2 f3f3 	udiv	r3, r2, r3
 800559a:	4618      	mov	r0, r3
 800559c:	f000 f961 	bl	8005862 <HAL_SYSTICK_Config>
 80055a0:	4603      	mov	r3, r0
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d001      	beq.n	80055aa <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 80055a6:	2301      	movs	r3, #1
 80055a8:	e00e      	b.n	80055c8 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	2b0f      	cmp	r3, #15
 80055ae:	d80a      	bhi.n	80055c6 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80055b0:	2200      	movs	r2, #0
 80055b2:	6879      	ldr	r1, [r7, #4]
 80055b4:	f04f 30ff 	mov.w	r0, #4294967295
 80055b8:	f000 f92b 	bl	8005812 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80055bc:	4a06      	ldr	r2, [pc, #24]	@ (80055d8 <HAL_InitTick+0x68>)
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80055c2:	2300      	movs	r3, #0
 80055c4:	e000      	b.n	80055c8 <HAL_InitTick+0x58>
    return HAL_ERROR;
 80055c6:	2301      	movs	r3, #1
}
 80055c8:	4618      	mov	r0, r3
 80055ca:	3708      	adds	r7, #8
 80055cc:	46bd      	mov	sp, r7
 80055ce:	bd80      	pop	{r7, pc}
 80055d0:	24000088 	.word	0x24000088
 80055d4:	24000000 	.word	0x24000000
 80055d8:	24000084 	.word	0x24000084

080055dc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80055dc:	b480      	push	{r7}
 80055de:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80055e0:	4b06      	ldr	r3, [pc, #24]	@ (80055fc <HAL_IncTick+0x20>)
 80055e2:	781b      	ldrb	r3, [r3, #0]
 80055e4:	461a      	mov	r2, r3
 80055e6:	4b06      	ldr	r3, [pc, #24]	@ (8005600 <HAL_IncTick+0x24>)
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	4413      	add	r3, r2
 80055ec:	4a04      	ldr	r2, [pc, #16]	@ (8005600 <HAL_IncTick+0x24>)
 80055ee:	6013      	str	r3, [r2, #0]
}
 80055f0:	bf00      	nop
 80055f2:	46bd      	mov	sp, r7
 80055f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055f8:	4770      	bx	lr
 80055fa:	bf00      	nop
 80055fc:	24000088 	.word	0x24000088
 8005600:	240008d8 	.word	0x240008d8

08005604 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005604:	b480      	push	{r7}
 8005606:	af00      	add	r7, sp, #0
  return uwTick;
 8005608:	4b03      	ldr	r3, [pc, #12]	@ (8005618 <HAL_GetTick+0x14>)
 800560a:	681b      	ldr	r3, [r3, #0]
}
 800560c:	4618      	mov	r0, r3
 800560e:	46bd      	mov	sp, r7
 8005610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005614:	4770      	bx	lr
 8005616:	bf00      	nop
 8005618:	240008d8 	.word	0x240008d8

0800561c <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 800561c:	b480      	push	{r7}
 800561e:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8005620:	4b03      	ldr	r3, [pc, #12]	@ (8005630 <HAL_GetREVID+0x14>)
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	0c1b      	lsrs	r3, r3, #16
}
 8005626:	4618      	mov	r0, r3
 8005628:	46bd      	mov	sp, r7
 800562a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800562e:	4770      	bx	lr
 8005630:	5c001000 	.word	0x5c001000

08005634 <HAL_SYSCFG_ETHInterfaceSelect>:
  *   @arg SYSCFG_ETH_MII : Select the Media Independent Interface
  *   @arg SYSCFG_ETH_RMII: Select the Reduced Media Independent Interface
  * @retval None
  */
void HAL_SYSCFG_ETHInterfaceSelect(uint32_t SYSCFG_ETHInterface)
{
 8005634:	b480      	push	{r7}
 8005636:	b083      	sub	sp, #12
 8005638:	af00      	add	r7, sp, #0
 800563a:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ETHERNET_CONFIG(SYSCFG_ETHInterface));

  MODIFY_REG(SYSCFG->PMCR, SYSCFG_PMCR_EPIS_SEL, (uint32_t)(SYSCFG_ETHInterface));
 800563c:	4b06      	ldr	r3, [pc, #24]	@ (8005658 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 800563e:	685b      	ldr	r3, [r3, #4]
 8005640:	f423 0260 	bic.w	r2, r3, #14680064	@ 0xe00000
 8005644:	4904      	ldr	r1, [pc, #16]	@ (8005658 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	4313      	orrs	r3, r2
 800564a:	604b      	str	r3, [r1, #4]
}
 800564c:	bf00      	nop
 800564e:	370c      	adds	r7, #12
 8005650:	46bd      	mov	sp, r7
 8005652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005656:	4770      	bx	lr
 8005658:	58000400 	.word	0x58000400

0800565c <__NVIC_SetPriorityGrouping>:
{
 800565c:	b480      	push	{r7}
 800565e:	b085      	sub	sp, #20
 8005660:	af00      	add	r7, sp, #0
 8005662:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	f003 0307 	and.w	r3, r3, #7
 800566a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800566c:	4b0b      	ldr	r3, [pc, #44]	@ (800569c <__NVIC_SetPriorityGrouping+0x40>)
 800566e:	68db      	ldr	r3, [r3, #12]
 8005670:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005672:	68ba      	ldr	r2, [r7, #8]
 8005674:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8005678:	4013      	ands	r3, r2
 800567a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005680:	68bb      	ldr	r3, [r7, #8]
 8005682:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8005684:	4b06      	ldr	r3, [pc, #24]	@ (80056a0 <__NVIC_SetPriorityGrouping+0x44>)
 8005686:	4313      	orrs	r3, r2
 8005688:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800568a:	4a04      	ldr	r2, [pc, #16]	@ (800569c <__NVIC_SetPriorityGrouping+0x40>)
 800568c:	68bb      	ldr	r3, [r7, #8]
 800568e:	60d3      	str	r3, [r2, #12]
}
 8005690:	bf00      	nop
 8005692:	3714      	adds	r7, #20
 8005694:	46bd      	mov	sp, r7
 8005696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800569a:	4770      	bx	lr
 800569c:	e000ed00 	.word	0xe000ed00
 80056a0:	05fa0000 	.word	0x05fa0000

080056a4 <__NVIC_GetPriorityGrouping>:
{
 80056a4:	b480      	push	{r7}
 80056a6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80056a8:	4b04      	ldr	r3, [pc, #16]	@ (80056bc <__NVIC_GetPriorityGrouping+0x18>)
 80056aa:	68db      	ldr	r3, [r3, #12]
 80056ac:	0a1b      	lsrs	r3, r3, #8
 80056ae:	f003 0307 	and.w	r3, r3, #7
}
 80056b2:	4618      	mov	r0, r3
 80056b4:	46bd      	mov	sp, r7
 80056b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ba:	4770      	bx	lr
 80056bc:	e000ed00 	.word	0xe000ed00

080056c0 <__NVIC_EnableIRQ>:
{
 80056c0:	b480      	push	{r7}
 80056c2:	b083      	sub	sp, #12
 80056c4:	af00      	add	r7, sp, #0
 80056c6:	4603      	mov	r3, r0
 80056c8:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80056ca:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80056ce:	2b00      	cmp	r3, #0
 80056d0:	db0b      	blt.n	80056ea <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80056d2:	88fb      	ldrh	r3, [r7, #6]
 80056d4:	f003 021f 	and.w	r2, r3, #31
 80056d8:	4907      	ldr	r1, [pc, #28]	@ (80056f8 <__NVIC_EnableIRQ+0x38>)
 80056da:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80056de:	095b      	lsrs	r3, r3, #5
 80056e0:	2001      	movs	r0, #1
 80056e2:	fa00 f202 	lsl.w	r2, r0, r2
 80056e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80056ea:	bf00      	nop
 80056ec:	370c      	adds	r7, #12
 80056ee:	46bd      	mov	sp, r7
 80056f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056f4:	4770      	bx	lr
 80056f6:	bf00      	nop
 80056f8:	e000e100 	.word	0xe000e100

080056fc <__NVIC_SetPriority>:
{
 80056fc:	b480      	push	{r7}
 80056fe:	b083      	sub	sp, #12
 8005700:	af00      	add	r7, sp, #0
 8005702:	4603      	mov	r3, r0
 8005704:	6039      	str	r1, [r7, #0]
 8005706:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8005708:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800570c:	2b00      	cmp	r3, #0
 800570e:	db0a      	blt.n	8005726 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005710:	683b      	ldr	r3, [r7, #0]
 8005712:	b2da      	uxtb	r2, r3
 8005714:	490c      	ldr	r1, [pc, #48]	@ (8005748 <__NVIC_SetPriority+0x4c>)
 8005716:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800571a:	0112      	lsls	r2, r2, #4
 800571c:	b2d2      	uxtb	r2, r2
 800571e:	440b      	add	r3, r1
 8005720:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8005724:	e00a      	b.n	800573c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005726:	683b      	ldr	r3, [r7, #0]
 8005728:	b2da      	uxtb	r2, r3
 800572a:	4908      	ldr	r1, [pc, #32]	@ (800574c <__NVIC_SetPriority+0x50>)
 800572c:	88fb      	ldrh	r3, [r7, #6]
 800572e:	f003 030f 	and.w	r3, r3, #15
 8005732:	3b04      	subs	r3, #4
 8005734:	0112      	lsls	r2, r2, #4
 8005736:	b2d2      	uxtb	r2, r2
 8005738:	440b      	add	r3, r1
 800573a:	761a      	strb	r2, [r3, #24]
}
 800573c:	bf00      	nop
 800573e:	370c      	adds	r7, #12
 8005740:	46bd      	mov	sp, r7
 8005742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005746:	4770      	bx	lr
 8005748:	e000e100 	.word	0xe000e100
 800574c:	e000ed00 	.word	0xe000ed00

08005750 <NVIC_EncodePriority>:
{
 8005750:	b480      	push	{r7}
 8005752:	b089      	sub	sp, #36	@ 0x24
 8005754:	af00      	add	r7, sp, #0
 8005756:	60f8      	str	r0, [r7, #12]
 8005758:	60b9      	str	r1, [r7, #8]
 800575a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	f003 0307 	and.w	r3, r3, #7
 8005762:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005764:	69fb      	ldr	r3, [r7, #28]
 8005766:	f1c3 0307 	rsb	r3, r3, #7
 800576a:	2b04      	cmp	r3, #4
 800576c:	bf28      	it	cs
 800576e:	2304      	movcs	r3, #4
 8005770:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005772:	69fb      	ldr	r3, [r7, #28]
 8005774:	3304      	adds	r3, #4
 8005776:	2b06      	cmp	r3, #6
 8005778:	d902      	bls.n	8005780 <NVIC_EncodePriority+0x30>
 800577a:	69fb      	ldr	r3, [r7, #28]
 800577c:	3b03      	subs	r3, #3
 800577e:	e000      	b.n	8005782 <NVIC_EncodePriority+0x32>
 8005780:	2300      	movs	r3, #0
 8005782:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005784:	f04f 32ff 	mov.w	r2, #4294967295
 8005788:	69bb      	ldr	r3, [r7, #24]
 800578a:	fa02 f303 	lsl.w	r3, r2, r3
 800578e:	43da      	mvns	r2, r3
 8005790:	68bb      	ldr	r3, [r7, #8]
 8005792:	401a      	ands	r2, r3
 8005794:	697b      	ldr	r3, [r7, #20]
 8005796:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005798:	f04f 31ff 	mov.w	r1, #4294967295
 800579c:	697b      	ldr	r3, [r7, #20]
 800579e:	fa01 f303 	lsl.w	r3, r1, r3
 80057a2:	43d9      	mvns	r1, r3
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80057a8:	4313      	orrs	r3, r2
}
 80057aa:	4618      	mov	r0, r3
 80057ac:	3724      	adds	r7, #36	@ 0x24
 80057ae:	46bd      	mov	sp, r7
 80057b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057b4:	4770      	bx	lr
	...

080057b8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80057b8:	b580      	push	{r7, lr}
 80057ba:	b082      	sub	sp, #8
 80057bc:	af00      	add	r7, sp, #0
 80057be:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	3b01      	subs	r3, #1
 80057c4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80057c8:	d301      	bcc.n	80057ce <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80057ca:	2301      	movs	r3, #1
 80057cc:	e00f      	b.n	80057ee <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80057ce:	4a0a      	ldr	r2, [pc, #40]	@ (80057f8 <SysTick_Config+0x40>)
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	3b01      	subs	r3, #1
 80057d4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80057d6:	210f      	movs	r1, #15
 80057d8:	f04f 30ff 	mov.w	r0, #4294967295
 80057dc:	f7ff ff8e 	bl	80056fc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80057e0:	4b05      	ldr	r3, [pc, #20]	@ (80057f8 <SysTick_Config+0x40>)
 80057e2:	2200      	movs	r2, #0
 80057e4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80057e6:	4b04      	ldr	r3, [pc, #16]	@ (80057f8 <SysTick_Config+0x40>)
 80057e8:	2207      	movs	r2, #7
 80057ea:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80057ec:	2300      	movs	r3, #0
}
 80057ee:	4618      	mov	r0, r3
 80057f0:	3708      	adds	r7, #8
 80057f2:	46bd      	mov	sp, r7
 80057f4:	bd80      	pop	{r7, pc}
 80057f6:	bf00      	nop
 80057f8:	e000e010 	.word	0xe000e010

080057fc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80057fc:	b580      	push	{r7, lr}
 80057fe:	b082      	sub	sp, #8
 8005800:	af00      	add	r7, sp, #0
 8005802:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005804:	6878      	ldr	r0, [r7, #4]
 8005806:	f7ff ff29 	bl	800565c <__NVIC_SetPriorityGrouping>
}
 800580a:	bf00      	nop
 800580c:	3708      	adds	r7, #8
 800580e:	46bd      	mov	sp, r7
 8005810:	bd80      	pop	{r7, pc}

08005812 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005812:	b580      	push	{r7, lr}
 8005814:	b086      	sub	sp, #24
 8005816:	af00      	add	r7, sp, #0
 8005818:	4603      	mov	r3, r0
 800581a:	60b9      	str	r1, [r7, #8]
 800581c:	607a      	str	r2, [r7, #4]
 800581e:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8005820:	f7ff ff40 	bl	80056a4 <__NVIC_GetPriorityGrouping>
 8005824:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005826:	687a      	ldr	r2, [r7, #4]
 8005828:	68b9      	ldr	r1, [r7, #8]
 800582a:	6978      	ldr	r0, [r7, #20]
 800582c:	f7ff ff90 	bl	8005750 <NVIC_EncodePriority>
 8005830:	4602      	mov	r2, r0
 8005832:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8005836:	4611      	mov	r1, r2
 8005838:	4618      	mov	r0, r3
 800583a:	f7ff ff5f 	bl	80056fc <__NVIC_SetPriority>
}
 800583e:	bf00      	nop
 8005840:	3718      	adds	r7, #24
 8005842:	46bd      	mov	sp, r7
 8005844:	bd80      	pop	{r7, pc}

08005846 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005846:	b580      	push	{r7, lr}
 8005848:	b082      	sub	sp, #8
 800584a:	af00      	add	r7, sp, #0
 800584c:	4603      	mov	r3, r0
 800584e:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005850:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005854:	4618      	mov	r0, r3
 8005856:	f7ff ff33 	bl	80056c0 <__NVIC_EnableIRQ>
}
 800585a:	bf00      	nop
 800585c:	3708      	adds	r7, #8
 800585e:	46bd      	mov	sp, r7
 8005860:	bd80      	pop	{r7, pc}

08005862 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005862:	b580      	push	{r7, lr}
 8005864:	b082      	sub	sp, #8
 8005866:	af00      	add	r7, sp, #0
 8005868:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800586a:	6878      	ldr	r0, [r7, #4]
 800586c:	f7ff ffa4 	bl	80057b8 <SysTick_Config>
 8005870:	4603      	mov	r3, r0
}
 8005872:	4618      	mov	r0, r3
 8005874:	3708      	adds	r7, #8
 8005876:	46bd      	mov	sp, r7
 8005878:	bd80      	pop	{r7, pc}
	...

0800587c <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 800587c:	b480      	push	{r7}
 800587e:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8005880:	f3bf 8f5f 	dmb	sy
}
 8005884:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8005886:	4b07      	ldr	r3, [pc, #28]	@ (80058a4 <HAL_MPU_Disable+0x28>)
 8005888:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800588a:	4a06      	ldr	r2, [pc, #24]	@ (80058a4 <HAL_MPU_Disable+0x28>)
 800588c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005890:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8005892:	4b05      	ldr	r3, [pc, #20]	@ (80058a8 <HAL_MPU_Disable+0x2c>)
 8005894:	2200      	movs	r2, #0
 8005896:	605a      	str	r2, [r3, #4]
}
 8005898:	bf00      	nop
 800589a:	46bd      	mov	sp, r7
 800589c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058a0:	4770      	bx	lr
 80058a2:	bf00      	nop
 80058a4:	e000ed00 	.word	0xe000ed00
 80058a8:	e000ed90 	.word	0xe000ed90

080058ac <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 80058ac:	b480      	push	{r7}
 80058ae:	b083      	sub	sp, #12
 80058b0:	af00      	add	r7, sp, #0
 80058b2:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 80058b4:	4a0b      	ldr	r2, [pc, #44]	@ (80058e4 <HAL_MPU_Enable+0x38>)
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	f043 0301 	orr.w	r3, r3, #1
 80058bc:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 80058be:	4b0a      	ldr	r3, [pc, #40]	@ (80058e8 <HAL_MPU_Enable+0x3c>)
 80058c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058c2:	4a09      	ldr	r2, [pc, #36]	@ (80058e8 <HAL_MPU_Enable+0x3c>)
 80058c4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80058c8:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 80058ca:	f3bf 8f4f 	dsb	sy
}
 80058ce:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80058d0:	f3bf 8f6f 	isb	sy
}
 80058d4:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 80058d6:	bf00      	nop
 80058d8:	370c      	adds	r7, #12
 80058da:	46bd      	mov	sp, r7
 80058dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058e0:	4770      	bx	lr
 80058e2:	bf00      	nop
 80058e4:	e000ed90 	.word	0xe000ed90
 80058e8:	e000ed00 	.word	0xe000ed00

080058ec <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 80058ec:	b480      	push	{r7}
 80058ee:	b083      	sub	sp, #12
 80058f0:	af00      	add	r7, sp, #0
 80058f2:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	785a      	ldrb	r2, [r3, #1]
 80058f8:	4b1b      	ldr	r3, [pc, #108]	@ (8005968 <HAL_MPU_ConfigRegion+0x7c>)
 80058fa:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 80058fc:	4b1a      	ldr	r3, [pc, #104]	@ (8005968 <HAL_MPU_ConfigRegion+0x7c>)
 80058fe:	691b      	ldr	r3, [r3, #16]
 8005900:	4a19      	ldr	r2, [pc, #100]	@ (8005968 <HAL_MPU_ConfigRegion+0x7c>)
 8005902:	f023 0301 	bic.w	r3, r3, #1
 8005906:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8005908:	4a17      	ldr	r2, [pc, #92]	@ (8005968 <HAL_MPU_ConfigRegion+0x7c>)
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	685b      	ldr	r3, [r3, #4]
 800590e:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	7b1b      	ldrb	r3, [r3, #12]
 8005914:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	7adb      	ldrb	r3, [r3, #11]
 800591a:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 800591c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	7a9b      	ldrb	r3, [r3, #10]
 8005922:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8005924:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	7b5b      	ldrb	r3, [r3, #13]
 800592a:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 800592c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	7b9b      	ldrb	r3, [r3, #14]
 8005932:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8005934:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	7bdb      	ldrb	r3, [r3, #15]
 800593a:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 800593c:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	7a5b      	ldrb	r3, [r3, #9]
 8005942:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8005944:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	7a1b      	ldrb	r3, [r3, #8]
 800594a:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 800594c:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 800594e:	687a      	ldr	r2, [r7, #4]
 8005950:	7812      	ldrb	r2, [r2, #0]
 8005952:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8005954:	4a04      	ldr	r2, [pc, #16]	@ (8005968 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8005956:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8005958:	6113      	str	r3, [r2, #16]
}
 800595a:	bf00      	nop
 800595c:	370c      	adds	r7, #12
 800595e:	46bd      	mov	sp, r7
 8005960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005964:	4770      	bx	lr
 8005966:	bf00      	nop
 8005968:	e000ed90 	.word	0xe000ed90

0800596c <HAL_GetCurrentCPUID>:
/**
  * @brief  Returns the current CPU ID.
  * @retval CPU identifier
  */
uint32_t HAL_GetCurrentCPUID(void)
{
 800596c:	b480      	push	{r7}
 800596e:	af00      	add	r7, sp, #0
  if (((SCB->CPUID & 0x000000F0U) >> 4 )== 0x7U)
 8005970:	4b06      	ldr	r3, [pc, #24]	@ (800598c <HAL_GetCurrentCPUID+0x20>)
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005978:	2b70      	cmp	r3, #112	@ 0x70
 800597a:	d101      	bne.n	8005980 <HAL_GetCurrentCPUID+0x14>
  {
    return  CM7_CPUID;
 800597c:	2303      	movs	r3, #3
 800597e:	e000      	b.n	8005982 <HAL_GetCurrentCPUID+0x16>
  }
  else
  {
    return CM4_CPUID;
 8005980:	2301      	movs	r3, #1
  }
}
 8005982:	4618      	mov	r0, r3
 8005984:	46bd      	mov	sp, r7
 8005986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800598a:	4770      	bx	lr
 800598c:	e000ed00 	.word	0xe000ed00

08005990 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005990:	b580      	push	{r7, lr}
 8005992:	b086      	sub	sp, #24
 8005994:	af00      	add	r7, sp, #0
 8005996:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8005998:	f7ff fe34 	bl	8005604 <HAL_GetTick>
 800599c:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	d101      	bne.n	80059a8 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 80059a4:	2301      	movs	r3, #1
 80059a6:	e2dc      	b.n	8005f62 <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80059ae:	b2db      	uxtb	r3, r3
 80059b0:	2b02      	cmp	r3, #2
 80059b2:	d008      	beq.n	80059c6 <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	2280      	movs	r2, #128	@ 0x80
 80059b8:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	2200      	movs	r2, #0
 80059be:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 80059c2:	2301      	movs	r3, #1
 80059c4:	e2cd      	b.n	8005f62 <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	4a76      	ldr	r2, [pc, #472]	@ (8005ba4 <HAL_DMA_Abort+0x214>)
 80059cc:	4293      	cmp	r3, r2
 80059ce:	d04a      	beq.n	8005a66 <HAL_DMA_Abort+0xd6>
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	4a74      	ldr	r2, [pc, #464]	@ (8005ba8 <HAL_DMA_Abort+0x218>)
 80059d6:	4293      	cmp	r3, r2
 80059d8:	d045      	beq.n	8005a66 <HAL_DMA_Abort+0xd6>
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	4a73      	ldr	r2, [pc, #460]	@ (8005bac <HAL_DMA_Abort+0x21c>)
 80059e0:	4293      	cmp	r3, r2
 80059e2:	d040      	beq.n	8005a66 <HAL_DMA_Abort+0xd6>
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	4a71      	ldr	r2, [pc, #452]	@ (8005bb0 <HAL_DMA_Abort+0x220>)
 80059ea:	4293      	cmp	r3, r2
 80059ec:	d03b      	beq.n	8005a66 <HAL_DMA_Abort+0xd6>
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	4a70      	ldr	r2, [pc, #448]	@ (8005bb4 <HAL_DMA_Abort+0x224>)
 80059f4:	4293      	cmp	r3, r2
 80059f6:	d036      	beq.n	8005a66 <HAL_DMA_Abort+0xd6>
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	4a6e      	ldr	r2, [pc, #440]	@ (8005bb8 <HAL_DMA_Abort+0x228>)
 80059fe:	4293      	cmp	r3, r2
 8005a00:	d031      	beq.n	8005a66 <HAL_DMA_Abort+0xd6>
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	4a6d      	ldr	r2, [pc, #436]	@ (8005bbc <HAL_DMA_Abort+0x22c>)
 8005a08:	4293      	cmp	r3, r2
 8005a0a:	d02c      	beq.n	8005a66 <HAL_DMA_Abort+0xd6>
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	4a6b      	ldr	r2, [pc, #428]	@ (8005bc0 <HAL_DMA_Abort+0x230>)
 8005a12:	4293      	cmp	r3, r2
 8005a14:	d027      	beq.n	8005a66 <HAL_DMA_Abort+0xd6>
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	4a6a      	ldr	r2, [pc, #424]	@ (8005bc4 <HAL_DMA_Abort+0x234>)
 8005a1c:	4293      	cmp	r3, r2
 8005a1e:	d022      	beq.n	8005a66 <HAL_DMA_Abort+0xd6>
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	4a68      	ldr	r2, [pc, #416]	@ (8005bc8 <HAL_DMA_Abort+0x238>)
 8005a26:	4293      	cmp	r3, r2
 8005a28:	d01d      	beq.n	8005a66 <HAL_DMA_Abort+0xd6>
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	4a67      	ldr	r2, [pc, #412]	@ (8005bcc <HAL_DMA_Abort+0x23c>)
 8005a30:	4293      	cmp	r3, r2
 8005a32:	d018      	beq.n	8005a66 <HAL_DMA_Abort+0xd6>
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	4a65      	ldr	r2, [pc, #404]	@ (8005bd0 <HAL_DMA_Abort+0x240>)
 8005a3a:	4293      	cmp	r3, r2
 8005a3c:	d013      	beq.n	8005a66 <HAL_DMA_Abort+0xd6>
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	681b      	ldr	r3, [r3, #0]
 8005a42:	4a64      	ldr	r2, [pc, #400]	@ (8005bd4 <HAL_DMA_Abort+0x244>)
 8005a44:	4293      	cmp	r3, r2
 8005a46:	d00e      	beq.n	8005a66 <HAL_DMA_Abort+0xd6>
 8005a48:	687b      	ldr	r3, [r7, #4]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	4a62      	ldr	r2, [pc, #392]	@ (8005bd8 <HAL_DMA_Abort+0x248>)
 8005a4e:	4293      	cmp	r3, r2
 8005a50:	d009      	beq.n	8005a66 <HAL_DMA_Abort+0xd6>
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	4a61      	ldr	r2, [pc, #388]	@ (8005bdc <HAL_DMA_Abort+0x24c>)
 8005a58:	4293      	cmp	r3, r2
 8005a5a:	d004      	beq.n	8005a66 <HAL_DMA_Abort+0xd6>
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	4a5f      	ldr	r2, [pc, #380]	@ (8005be0 <HAL_DMA_Abort+0x250>)
 8005a62:	4293      	cmp	r3, r2
 8005a64:	d101      	bne.n	8005a6a <HAL_DMA_Abort+0xda>
 8005a66:	2301      	movs	r3, #1
 8005a68:	e000      	b.n	8005a6c <HAL_DMA_Abort+0xdc>
 8005a6a:	2300      	movs	r3, #0
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	d013      	beq.n	8005a98 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	681a      	ldr	r2, [r3, #0]
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	f022 021e 	bic.w	r2, r2, #30
 8005a7e:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	695a      	ldr	r2, [r3, #20]
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005a8e:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	617b      	str	r3, [r7, #20]
 8005a96:	e00a      	b.n	8005aae <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	681a      	ldr	r2, [r3, #0]
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	f022 020e 	bic.w	r2, r2, #14
 8005aa6:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	4a3c      	ldr	r2, [pc, #240]	@ (8005ba4 <HAL_DMA_Abort+0x214>)
 8005ab4:	4293      	cmp	r3, r2
 8005ab6:	d072      	beq.n	8005b9e <HAL_DMA_Abort+0x20e>
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	4a3a      	ldr	r2, [pc, #232]	@ (8005ba8 <HAL_DMA_Abort+0x218>)
 8005abe:	4293      	cmp	r3, r2
 8005ac0:	d06d      	beq.n	8005b9e <HAL_DMA_Abort+0x20e>
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	4a39      	ldr	r2, [pc, #228]	@ (8005bac <HAL_DMA_Abort+0x21c>)
 8005ac8:	4293      	cmp	r3, r2
 8005aca:	d068      	beq.n	8005b9e <HAL_DMA_Abort+0x20e>
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	4a37      	ldr	r2, [pc, #220]	@ (8005bb0 <HAL_DMA_Abort+0x220>)
 8005ad2:	4293      	cmp	r3, r2
 8005ad4:	d063      	beq.n	8005b9e <HAL_DMA_Abort+0x20e>
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	4a36      	ldr	r2, [pc, #216]	@ (8005bb4 <HAL_DMA_Abort+0x224>)
 8005adc:	4293      	cmp	r3, r2
 8005ade:	d05e      	beq.n	8005b9e <HAL_DMA_Abort+0x20e>
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	4a34      	ldr	r2, [pc, #208]	@ (8005bb8 <HAL_DMA_Abort+0x228>)
 8005ae6:	4293      	cmp	r3, r2
 8005ae8:	d059      	beq.n	8005b9e <HAL_DMA_Abort+0x20e>
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	4a33      	ldr	r2, [pc, #204]	@ (8005bbc <HAL_DMA_Abort+0x22c>)
 8005af0:	4293      	cmp	r3, r2
 8005af2:	d054      	beq.n	8005b9e <HAL_DMA_Abort+0x20e>
 8005af4:	687b      	ldr	r3, [r7, #4]
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	4a31      	ldr	r2, [pc, #196]	@ (8005bc0 <HAL_DMA_Abort+0x230>)
 8005afa:	4293      	cmp	r3, r2
 8005afc:	d04f      	beq.n	8005b9e <HAL_DMA_Abort+0x20e>
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	4a30      	ldr	r2, [pc, #192]	@ (8005bc4 <HAL_DMA_Abort+0x234>)
 8005b04:	4293      	cmp	r3, r2
 8005b06:	d04a      	beq.n	8005b9e <HAL_DMA_Abort+0x20e>
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	4a2e      	ldr	r2, [pc, #184]	@ (8005bc8 <HAL_DMA_Abort+0x238>)
 8005b0e:	4293      	cmp	r3, r2
 8005b10:	d045      	beq.n	8005b9e <HAL_DMA_Abort+0x20e>
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	4a2d      	ldr	r2, [pc, #180]	@ (8005bcc <HAL_DMA_Abort+0x23c>)
 8005b18:	4293      	cmp	r3, r2
 8005b1a:	d040      	beq.n	8005b9e <HAL_DMA_Abort+0x20e>
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	4a2b      	ldr	r2, [pc, #172]	@ (8005bd0 <HAL_DMA_Abort+0x240>)
 8005b22:	4293      	cmp	r3, r2
 8005b24:	d03b      	beq.n	8005b9e <HAL_DMA_Abort+0x20e>
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	4a2a      	ldr	r2, [pc, #168]	@ (8005bd4 <HAL_DMA_Abort+0x244>)
 8005b2c:	4293      	cmp	r3, r2
 8005b2e:	d036      	beq.n	8005b9e <HAL_DMA_Abort+0x20e>
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	4a28      	ldr	r2, [pc, #160]	@ (8005bd8 <HAL_DMA_Abort+0x248>)
 8005b36:	4293      	cmp	r3, r2
 8005b38:	d031      	beq.n	8005b9e <HAL_DMA_Abort+0x20e>
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	4a27      	ldr	r2, [pc, #156]	@ (8005bdc <HAL_DMA_Abort+0x24c>)
 8005b40:	4293      	cmp	r3, r2
 8005b42:	d02c      	beq.n	8005b9e <HAL_DMA_Abort+0x20e>
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	4a25      	ldr	r2, [pc, #148]	@ (8005be0 <HAL_DMA_Abort+0x250>)
 8005b4a:	4293      	cmp	r3, r2
 8005b4c:	d027      	beq.n	8005b9e <HAL_DMA_Abort+0x20e>
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	4a24      	ldr	r2, [pc, #144]	@ (8005be4 <HAL_DMA_Abort+0x254>)
 8005b54:	4293      	cmp	r3, r2
 8005b56:	d022      	beq.n	8005b9e <HAL_DMA_Abort+0x20e>
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	4a22      	ldr	r2, [pc, #136]	@ (8005be8 <HAL_DMA_Abort+0x258>)
 8005b5e:	4293      	cmp	r3, r2
 8005b60:	d01d      	beq.n	8005b9e <HAL_DMA_Abort+0x20e>
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	4a21      	ldr	r2, [pc, #132]	@ (8005bec <HAL_DMA_Abort+0x25c>)
 8005b68:	4293      	cmp	r3, r2
 8005b6a:	d018      	beq.n	8005b9e <HAL_DMA_Abort+0x20e>
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	4a1f      	ldr	r2, [pc, #124]	@ (8005bf0 <HAL_DMA_Abort+0x260>)
 8005b72:	4293      	cmp	r3, r2
 8005b74:	d013      	beq.n	8005b9e <HAL_DMA_Abort+0x20e>
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	4a1e      	ldr	r2, [pc, #120]	@ (8005bf4 <HAL_DMA_Abort+0x264>)
 8005b7c:	4293      	cmp	r3, r2
 8005b7e:	d00e      	beq.n	8005b9e <HAL_DMA_Abort+0x20e>
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	4a1c      	ldr	r2, [pc, #112]	@ (8005bf8 <HAL_DMA_Abort+0x268>)
 8005b86:	4293      	cmp	r3, r2
 8005b88:	d009      	beq.n	8005b9e <HAL_DMA_Abort+0x20e>
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	4a1b      	ldr	r2, [pc, #108]	@ (8005bfc <HAL_DMA_Abort+0x26c>)
 8005b90:	4293      	cmp	r3, r2
 8005b92:	d004      	beq.n	8005b9e <HAL_DMA_Abort+0x20e>
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	4a19      	ldr	r2, [pc, #100]	@ (8005c00 <HAL_DMA_Abort+0x270>)
 8005b9a:	4293      	cmp	r3, r2
 8005b9c:	d132      	bne.n	8005c04 <HAL_DMA_Abort+0x274>
 8005b9e:	2301      	movs	r3, #1
 8005ba0:	e031      	b.n	8005c06 <HAL_DMA_Abort+0x276>
 8005ba2:	bf00      	nop
 8005ba4:	40020010 	.word	0x40020010
 8005ba8:	40020028 	.word	0x40020028
 8005bac:	40020040 	.word	0x40020040
 8005bb0:	40020058 	.word	0x40020058
 8005bb4:	40020070 	.word	0x40020070
 8005bb8:	40020088 	.word	0x40020088
 8005bbc:	400200a0 	.word	0x400200a0
 8005bc0:	400200b8 	.word	0x400200b8
 8005bc4:	40020410 	.word	0x40020410
 8005bc8:	40020428 	.word	0x40020428
 8005bcc:	40020440 	.word	0x40020440
 8005bd0:	40020458 	.word	0x40020458
 8005bd4:	40020470 	.word	0x40020470
 8005bd8:	40020488 	.word	0x40020488
 8005bdc:	400204a0 	.word	0x400204a0
 8005be0:	400204b8 	.word	0x400204b8
 8005be4:	58025408 	.word	0x58025408
 8005be8:	5802541c 	.word	0x5802541c
 8005bec:	58025430 	.word	0x58025430
 8005bf0:	58025444 	.word	0x58025444
 8005bf4:	58025458 	.word	0x58025458
 8005bf8:	5802546c 	.word	0x5802546c
 8005bfc:	58025480 	.word	0x58025480
 8005c00:	58025494 	.word	0x58025494
 8005c04:	2300      	movs	r3, #0
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	d007      	beq.n	8005c1a <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005c0e:	681a      	ldr	r2, [r3, #0]
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005c14:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005c18:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	4a6d      	ldr	r2, [pc, #436]	@ (8005dd4 <HAL_DMA_Abort+0x444>)
 8005c20:	4293      	cmp	r3, r2
 8005c22:	d04a      	beq.n	8005cba <HAL_DMA_Abort+0x32a>
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	4a6b      	ldr	r2, [pc, #428]	@ (8005dd8 <HAL_DMA_Abort+0x448>)
 8005c2a:	4293      	cmp	r3, r2
 8005c2c:	d045      	beq.n	8005cba <HAL_DMA_Abort+0x32a>
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	4a6a      	ldr	r2, [pc, #424]	@ (8005ddc <HAL_DMA_Abort+0x44c>)
 8005c34:	4293      	cmp	r3, r2
 8005c36:	d040      	beq.n	8005cba <HAL_DMA_Abort+0x32a>
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	4a68      	ldr	r2, [pc, #416]	@ (8005de0 <HAL_DMA_Abort+0x450>)
 8005c3e:	4293      	cmp	r3, r2
 8005c40:	d03b      	beq.n	8005cba <HAL_DMA_Abort+0x32a>
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	4a67      	ldr	r2, [pc, #412]	@ (8005de4 <HAL_DMA_Abort+0x454>)
 8005c48:	4293      	cmp	r3, r2
 8005c4a:	d036      	beq.n	8005cba <HAL_DMA_Abort+0x32a>
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	4a65      	ldr	r2, [pc, #404]	@ (8005de8 <HAL_DMA_Abort+0x458>)
 8005c52:	4293      	cmp	r3, r2
 8005c54:	d031      	beq.n	8005cba <HAL_DMA_Abort+0x32a>
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	4a64      	ldr	r2, [pc, #400]	@ (8005dec <HAL_DMA_Abort+0x45c>)
 8005c5c:	4293      	cmp	r3, r2
 8005c5e:	d02c      	beq.n	8005cba <HAL_DMA_Abort+0x32a>
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	4a62      	ldr	r2, [pc, #392]	@ (8005df0 <HAL_DMA_Abort+0x460>)
 8005c66:	4293      	cmp	r3, r2
 8005c68:	d027      	beq.n	8005cba <HAL_DMA_Abort+0x32a>
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	4a61      	ldr	r2, [pc, #388]	@ (8005df4 <HAL_DMA_Abort+0x464>)
 8005c70:	4293      	cmp	r3, r2
 8005c72:	d022      	beq.n	8005cba <HAL_DMA_Abort+0x32a>
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	4a5f      	ldr	r2, [pc, #380]	@ (8005df8 <HAL_DMA_Abort+0x468>)
 8005c7a:	4293      	cmp	r3, r2
 8005c7c:	d01d      	beq.n	8005cba <HAL_DMA_Abort+0x32a>
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	4a5e      	ldr	r2, [pc, #376]	@ (8005dfc <HAL_DMA_Abort+0x46c>)
 8005c84:	4293      	cmp	r3, r2
 8005c86:	d018      	beq.n	8005cba <HAL_DMA_Abort+0x32a>
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	4a5c      	ldr	r2, [pc, #368]	@ (8005e00 <HAL_DMA_Abort+0x470>)
 8005c8e:	4293      	cmp	r3, r2
 8005c90:	d013      	beq.n	8005cba <HAL_DMA_Abort+0x32a>
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	4a5b      	ldr	r2, [pc, #364]	@ (8005e04 <HAL_DMA_Abort+0x474>)
 8005c98:	4293      	cmp	r3, r2
 8005c9a:	d00e      	beq.n	8005cba <HAL_DMA_Abort+0x32a>
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	4a59      	ldr	r2, [pc, #356]	@ (8005e08 <HAL_DMA_Abort+0x478>)
 8005ca2:	4293      	cmp	r3, r2
 8005ca4:	d009      	beq.n	8005cba <HAL_DMA_Abort+0x32a>
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	4a58      	ldr	r2, [pc, #352]	@ (8005e0c <HAL_DMA_Abort+0x47c>)
 8005cac:	4293      	cmp	r3, r2
 8005cae:	d004      	beq.n	8005cba <HAL_DMA_Abort+0x32a>
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	4a56      	ldr	r2, [pc, #344]	@ (8005e10 <HAL_DMA_Abort+0x480>)
 8005cb6:	4293      	cmp	r3, r2
 8005cb8:	d108      	bne.n	8005ccc <HAL_DMA_Abort+0x33c>
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	681a      	ldr	r2, [r3, #0]
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	f022 0201 	bic.w	r2, r2, #1
 8005cc8:	601a      	str	r2, [r3, #0]
 8005cca:	e007      	b.n	8005cdc <HAL_DMA_Abort+0x34c>
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	681a      	ldr	r2, [r3, #0]
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	f022 0201 	bic.w	r2, r2, #1
 8005cda:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8005cdc:	e013      	b.n	8005d06 <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005cde:	f7ff fc91 	bl	8005604 <HAL_GetTick>
 8005ce2:	4602      	mov	r2, r0
 8005ce4:	693b      	ldr	r3, [r7, #16]
 8005ce6:	1ad3      	subs	r3, r2, r3
 8005ce8:	2b05      	cmp	r3, #5
 8005cea:	d90c      	bls.n	8005d06 <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	2220      	movs	r2, #32
 8005cf0:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	2203      	movs	r2, #3
 8005cf6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	2200      	movs	r2, #0
 8005cfe:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 8005d02:	2301      	movs	r3, #1
 8005d04:	e12d      	b.n	8005f62 <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8005d06:	697b      	ldr	r3, [r7, #20]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	f003 0301 	and.w	r3, r3, #1
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d1e5      	bne.n	8005cde <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	4a2f      	ldr	r2, [pc, #188]	@ (8005dd4 <HAL_DMA_Abort+0x444>)
 8005d18:	4293      	cmp	r3, r2
 8005d1a:	d04a      	beq.n	8005db2 <HAL_DMA_Abort+0x422>
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	4a2d      	ldr	r2, [pc, #180]	@ (8005dd8 <HAL_DMA_Abort+0x448>)
 8005d22:	4293      	cmp	r3, r2
 8005d24:	d045      	beq.n	8005db2 <HAL_DMA_Abort+0x422>
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	4a2c      	ldr	r2, [pc, #176]	@ (8005ddc <HAL_DMA_Abort+0x44c>)
 8005d2c:	4293      	cmp	r3, r2
 8005d2e:	d040      	beq.n	8005db2 <HAL_DMA_Abort+0x422>
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	4a2a      	ldr	r2, [pc, #168]	@ (8005de0 <HAL_DMA_Abort+0x450>)
 8005d36:	4293      	cmp	r3, r2
 8005d38:	d03b      	beq.n	8005db2 <HAL_DMA_Abort+0x422>
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	4a29      	ldr	r2, [pc, #164]	@ (8005de4 <HAL_DMA_Abort+0x454>)
 8005d40:	4293      	cmp	r3, r2
 8005d42:	d036      	beq.n	8005db2 <HAL_DMA_Abort+0x422>
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	4a27      	ldr	r2, [pc, #156]	@ (8005de8 <HAL_DMA_Abort+0x458>)
 8005d4a:	4293      	cmp	r3, r2
 8005d4c:	d031      	beq.n	8005db2 <HAL_DMA_Abort+0x422>
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	4a26      	ldr	r2, [pc, #152]	@ (8005dec <HAL_DMA_Abort+0x45c>)
 8005d54:	4293      	cmp	r3, r2
 8005d56:	d02c      	beq.n	8005db2 <HAL_DMA_Abort+0x422>
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	4a24      	ldr	r2, [pc, #144]	@ (8005df0 <HAL_DMA_Abort+0x460>)
 8005d5e:	4293      	cmp	r3, r2
 8005d60:	d027      	beq.n	8005db2 <HAL_DMA_Abort+0x422>
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	4a23      	ldr	r2, [pc, #140]	@ (8005df4 <HAL_DMA_Abort+0x464>)
 8005d68:	4293      	cmp	r3, r2
 8005d6a:	d022      	beq.n	8005db2 <HAL_DMA_Abort+0x422>
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	4a21      	ldr	r2, [pc, #132]	@ (8005df8 <HAL_DMA_Abort+0x468>)
 8005d72:	4293      	cmp	r3, r2
 8005d74:	d01d      	beq.n	8005db2 <HAL_DMA_Abort+0x422>
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	4a20      	ldr	r2, [pc, #128]	@ (8005dfc <HAL_DMA_Abort+0x46c>)
 8005d7c:	4293      	cmp	r3, r2
 8005d7e:	d018      	beq.n	8005db2 <HAL_DMA_Abort+0x422>
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	4a1e      	ldr	r2, [pc, #120]	@ (8005e00 <HAL_DMA_Abort+0x470>)
 8005d86:	4293      	cmp	r3, r2
 8005d88:	d013      	beq.n	8005db2 <HAL_DMA_Abort+0x422>
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	4a1d      	ldr	r2, [pc, #116]	@ (8005e04 <HAL_DMA_Abort+0x474>)
 8005d90:	4293      	cmp	r3, r2
 8005d92:	d00e      	beq.n	8005db2 <HAL_DMA_Abort+0x422>
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	4a1b      	ldr	r2, [pc, #108]	@ (8005e08 <HAL_DMA_Abort+0x478>)
 8005d9a:	4293      	cmp	r3, r2
 8005d9c:	d009      	beq.n	8005db2 <HAL_DMA_Abort+0x422>
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	4a1a      	ldr	r2, [pc, #104]	@ (8005e0c <HAL_DMA_Abort+0x47c>)
 8005da4:	4293      	cmp	r3, r2
 8005da6:	d004      	beq.n	8005db2 <HAL_DMA_Abort+0x422>
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	4a18      	ldr	r2, [pc, #96]	@ (8005e10 <HAL_DMA_Abort+0x480>)
 8005dae:	4293      	cmp	r3, r2
 8005db0:	d101      	bne.n	8005db6 <HAL_DMA_Abort+0x426>
 8005db2:	2301      	movs	r3, #1
 8005db4:	e000      	b.n	8005db8 <HAL_DMA_Abort+0x428>
 8005db6:	2300      	movs	r3, #0
 8005db8:	2b00      	cmp	r3, #0
 8005dba:	d02b      	beq.n	8005e14 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005dc0:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005dc6:	f003 031f 	and.w	r3, r3, #31
 8005dca:	223f      	movs	r2, #63	@ 0x3f
 8005dcc:	409a      	lsls	r2, r3
 8005dce:	68bb      	ldr	r3, [r7, #8]
 8005dd0:	609a      	str	r2, [r3, #8]
 8005dd2:	e02a      	b.n	8005e2a <HAL_DMA_Abort+0x49a>
 8005dd4:	40020010 	.word	0x40020010
 8005dd8:	40020028 	.word	0x40020028
 8005ddc:	40020040 	.word	0x40020040
 8005de0:	40020058 	.word	0x40020058
 8005de4:	40020070 	.word	0x40020070
 8005de8:	40020088 	.word	0x40020088
 8005dec:	400200a0 	.word	0x400200a0
 8005df0:	400200b8 	.word	0x400200b8
 8005df4:	40020410 	.word	0x40020410
 8005df8:	40020428 	.word	0x40020428
 8005dfc:	40020440 	.word	0x40020440
 8005e00:	40020458 	.word	0x40020458
 8005e04:	40020470 	.word	0x40020470
 8005e08:	40020488 	.word	0x40020488
 8005e0c:	400204a0 	.word	0x400204a0
 8005e10:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005e18:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005e1e:	f003 031f 	and.w	r3, r3, #31
 8005e22:	2201      	movs	r2, #1
 8005e24:	409a      	lsls	r2, r3
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	4a4f      	ldr	r2, [pc, #316]	@ (8005f6c <HAL_DMA_Abort+0x5dc>)
 8005e30:	4293      	cmp	r3, r2
 8005e32:	d072      	beq.n	8005f1a <HAL_DMA_Abort+0x58a>
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	4a4d      	ldr	r2, [pc, #308]	@ (8005f70 <HAL_DMA_Abort+0x5e0>)
 8005e3a:	4293      	cmp	r3, r2
 8005e3c:	d06d      	beq.n	8005f1a <HAL_DMA_Abort+0x58a>
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	4a4c      	ldr	r2, [pc, #304]	@ (8005f74 <HAL_DMA_Abort+0x5e4>)
 8005e44:	4293      	cmp	r3, r2
 8005e46:	d068      	beq.n	8005f1a <HAL_DMA_Abort+0x58a>
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	4a4a      	ldr	r2, [pc, #296]	@ (8005f78 <HAL_DMA_Abort+0x5e8>)
 8005e4e:	4293      	cmp	r3, r2
 8005e50:	d063      	beq.n	8005f1a <HAL_DMA_Abort+0x58a>
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	4a49      	ldr	r2, [pc, #292]	@ (8005f7c <HAL_DMA_Abort+0x5ec>)
 8005e58:	4293      	cmp	r3, r2
 8005e5a:	d05e      	beq.n	8005f1a <HAL_DMA_Abort+0x58a>
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	4a47      	ldr	r2, [pc, #284]	@ (8005f80 <HAL_DMA_Abort+0x5f0>)
 8005e62:	4293      	cmp	r3, r2
 8005e64:	d059      	beq.n	8005f1a <HAL_DMA_Abort+0x58a>
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	4a46      	ldr	r2, [pc, #280]	@ (8005f84 <HAL_DMA_Abort+0x5f4>)
 8005e6c:	4293      	cmp	r3, r2
 8005e6e:	d054      	beq.n	8005f1a <HAL_DMA_Abort+0x58a>
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	4a44      	ldr	r2, [pc, #272]	@ (8005f88 <HAL_DMA_Abort+0x5f8>)
 8005e76:	4293      	cmp	r3, r2
 8005e78:	d04f      	beq.n	8005f1a <HAL_DMA_Abort+0x58a>
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	4a43      	ldr	r2, [pc, #268]	@ (8005f8c <HAL_DMA_Abort+0x5fc>)
 8005e80:	4293      	cmp	r3, r2
 8005e82:	d04a      	beq.n	8005f1a <HAL_DMA_Abort+0x58a>
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	4a41      	ldr	r2, [pc, #260]	@ (8005f90 <HAL_DMA_Abort+0x600>)
 8005e8a:	4293      	cmp	r3, r2
 8005e8c:	d045      	beq.n	8005f1a <HAL_DMA_Abort+0x58a>
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	4a40      	ldr	r2, [pc, #256]	@ (8005f94 <HAL_DMA_Abort+0x604>)
 8005e94:	4293      	cmp	r3, r2
 8005e96:	d040      	beq.n	8005f1a <HAL_DMA_Abort+0x58a>
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	4a3e      	ldr	r2, [pc, #248]	@ (8005f98 <HAL_DMA_Abort+0x608>)
 8005e9e:	4293      	cmp	r3, r2
 8005ea0:	d03b      	beq.n	8005f1a <HAL_DMA_Abort+0x58a>
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	4a3d      	ldr	r2, [pc, #244]	@ (8005f9c <HAL_DMA_Abort+0x60c>)
 8005ea8:	4293      	cmp	r3, r2
 8005eaa:	d036      	beq.n	8005f1a <HAL_DMA_Abort+0x58a>
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	4a3b      	ldr	r2, [pc, #236]	@ (8005fa0 <HAL_DMA_Abort+0x610>)
 8005eb2:	4293      	cmp	r3, r2
 8005eb4:	d031      	beq.n	8005f1a <HAL_DMA_Abort+0x58a>
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	4a3a      	ldr	r2, [pc, #232]	@ (8005fa4 <HAL_DMA_Abort+0x614>)
 8005ebc:	4293      	cmp	r3, r2
 8005ebe:	d02c      	beq.n	8005f1a <HAL_DMA_Abort+0x58a>
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	4a38      	ldr	r2, [pc, #224]	@ (8005fa8 <HAL_DMA_Abort+0x618>)
 8005ec6:	4293      	cmp	r3, r2
 8005ec8:	d027      	beq.n	8005f1a <HAL_DMA_Abort+0x58a>
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	4a37      	ldr	r2, [pc, #220]	@ (8005fac <HAL_DMA_Abort+0x61c>)
 8005ed0:	4293      	cmp	r3, r2
 8005ed2:	d022      	beq.n	8005f1a <HAL_DMA_Abort+0x58a>
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	4a35      	ldr	r2, [pc, #212]	@ (8005fb0 <HAL_DMA_Abort+0x620>)
 8005eda:	4293      	cmp	r3, r2
 8005edc:	d01d      	beq.n	8005f1a <HAL_DMA_Abort+0x58a>
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	4a34      	ldr	r2, [pc, #208]	@ (8005fb4 <HAL_DMA_Abort+0x624>)
 8005ee4:	4293      	cmp	r3, r2
 8005ee6:	d018      	beq.n	8005f1a <HAL_DMA_Abort+0x58a>
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	4a32      	ldr	r2, [pc, #200]	@ (8005fb8 <HAL_DMA_Abort+0x628>)
 8005eee:	4293      	cmp	r3, r2
 8005ef0:	d013      	beq.n	8005f1a <HAL_DMA_Abort+0x58a>
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	4a31      	ldr	r2, [pc, #196]	@ (8005fbc <HAL_DMA_Abort+0x62c>)
 8005ef8:	4293      	cmp	r3, r2
 8005efa:	d00e      	beq.n	8005f1a <HAL_DMA_Abort+0x58a>
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	4a2f      	ldr	r2, [pc, #188]	@ (8005fc0 <HAL_DMA_Abort+0x630>)
 8005f02:	4293      	cmp	r3, r2
 8005f04:	d009      	beq.n	8005f1a <HAL_DMA_Abort+0x58a>
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	4a2e      	ldr	r2, [pc, #184]	@ (8005fc4 <HAL_DMA_Abort+0x634>)
 8005f0c:	4293      	cmp	r3, r2
 8005f0e:	d004      	beq.n	8005f1a <HAL_DMA_Abort+0x58a>
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	4a2c      	ldr	r2, [pc, #176]	@ (8005fc8 <HAL_DMA_Abort+0x638>)
 8005f16:	4293      	cmp	r3, r2
 8005f18:	d101      	bne.n	8005f1e <HAL_DMA_Abort+0x58e>
 8005f1a:	2301      	movs	r3, #1
 8005f1c:	e000      	b.n	8005f20 <HAL_DMA_Abort+0x590>
 8005f1e:	2300      	movs	r3, #0
 8005f20:	2b00      	cmp	r3, #0
 8005f22:	d015      	beq.n	8005f50 <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005f28:	687a      	ldr	r2, [r7, #4]
 8005f2a:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8005f2c:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d00c      	beq.n	8005f50 <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005f3a:	681a      	ldr	r2, [r3, #0]
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005f40:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005f44:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005f4a:	687a      	ldr	r2, [r7, #4]
 8005f4c:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8005f4e:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	2201      	movs	r2, #1
 8005f54:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	2200      	movs	r2, #0
 8005f5c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 8005f60:	2300      	movs	r3, #0
}
 8005f62:	4618      	mov	r0, r3
 8005f64:	3718      	adds	r7, #24
 8005f66:	46bd      	mov	sp, r7
 8005f68:	bd80      	pop	{r7, pc}
 8005f6a:	bf00      	nop
 8005f6c:	40020010 	.word	0x40020010
 8005f70:	40020028 	.word	0x40020028
 8005f74:	40020040 	.word	0x40020040
 8005f78:	40020058 	.word	0x40020058
 8005f7c:	40020070 	.word	0x40020070
 8005f80:	40020088 	.word	0x40020088
 8005f84:	400200a0 	.word	0x400200a0
 8005f88:	400200b8 	.word	0x400200b8
 8005f8c:	40020410 	.word	0x40020410
 8005f90:	40020428 	.word	0x40020428
 8005f94:	40020440 	.word	0x40020440
 8005f98:	40020458 	.word	0x40020458
 8005f9c:	40020470 	.word	0x40020470
 8005fa0:	40020488 	.word	0x40020488
 8005fa4:	400204a0 	.word	0x400204a0
 8005fa8:	400204b8 	.word	0x400204b8
 8005fac:	58025408 	.word	0x58025408
 8005fb0:	5802541c 	.word	0x5802541c
 8005fb4:	58025430 	.word	0x58025430
 8005fb8:	58025444 	.word	0x58025444
 8005fbc:	58025458 	.word	0x58025458
 8005fc0:	5802546c 	.word	0x5802546c
 8005fc4:	58025480 	.word	0x58025480
 8005fc8:	58025494 	.word	0x58025494

08005fcc <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005fcc:	b580      	push	{r7, lr}
 8005fce:	b084      	sub	sp, #16
 8005fd0:	af00      	add	r7, sp, #0
 8005fd2:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	d101      	bne.n	8005fde <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 8005fda:	2301      	movs	r3, #1
 8005fdc:	e237      	b.n	800644e <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005fe4:	b2db      	uxtb	r3, r3
 8005fe6:	2b02      	cmp	r3, #2
 8005fe8:	d004      	beq.n	8005ff4 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	2280      	movs	r2, #128	@ 0x80
 8005fee:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8005ff0:	2301      	movs	r3, #1
 8005ff2:	e22c      	b.n	800644e <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	4a5c      	ldr	r2, [pc, #368]	@ (800616c <HAL_DMA_Abort_IT+0x1a0>)
 8005ffa:	4293      	cmp	r3, r2
 8005ffc:	d04a      	beq.n	8006094 <HAL_DMA_Abort_IT+0xc8>
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	4a5b      	ldr	r2, [pc, #364]	@ (8006170 <HAL_DMA_Abort_IT+0x1a4>)
 8006004:	4293      	cmp	r3, r2
 8006006:	d045      	beq.n	8006094 <HAL_DMA_Abort_IT+0xc8>
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	4a59      	ldr	r2, [pc, #356]	@ (8006174 <HAL_DMA_Abort_IT+0x1a8>)
 800600e:	4293      	cmp	r3, r2
 8006010:	d040      	beq.n	8006094 <HAL_DMA_Abort_IT+0xc8>
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	4a58      	ldr	r2, [pc, #352]	@ (8006178 <HAL_DMA_Abort_IT+0x1ac>)
 8006018:	4293      	cmp	r3, r2
 800601a:	d03b      	beq.n	8006094 <HAL_DMA_Abort_IT+0xc8>
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	4a56      	ldr	r2, [pc, #344]	@ (800617c <HAL_DMA_Abort_IT+0x1b0>)
 8006022:	4293      	cmp	r3, r2
 8006024:	d036      	beq.n	8006094 <HAL_DMA_Abort_IT+0xc8>
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	4a55      	ldr	r2, [pc, #340]	@ (8006180 <HAL_DMA_Abort_IT+0x1b4>)
 800602c:	4293      	cmp	r3, r2
 800602e:	d031      	beq.n	8006094 <HAL_DMA_Abort_IT+0xc8>
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	4a53      	ldr	r2, [pc, #332]	@ (8006184 <HAL_DMA_Abort_IT+0x1b8>)
 8006036:	4293      	cmp	r3, r2
 8006038:	d02c      	beq.n	8006094 <HAL_DMA_Abort_IT+0xc8>
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	4a52      	ldr	r2, [pc, #328]	@ (8006188 <HAL_DMA_Abort_IT+0x1bc>)
 8006040:	4293      	cmp	r3, r2
 8006042:	d027      	beq.n	8006094 <HAL_DMA_Abort_IT+0xc8>
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	4a50      	ldr	r2, [pc, #320]	@ (800618c <HAL_DMA_Abort_IT+0x1c0>)
 800604a:	4293      	cmp	r3, r2
 800604c:	d022      	beq.n	8006094 <HAL_DMA_Abort_IT+0xc8>
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	4a4f      	ldr	r2, [pc, #316]	@ (8006190 <HAL_DMA_Abort_IT+0x1c4>)
 8006054:	4293      	cmp	r3, r2
 8006056:	d01d      	beq.n	8006094 <HAL_DMA_Abort_IT+0xc8>
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	4a4d      	ldr	r2, [pc, #308]	@ (8006194 <HAL_DMA_Abort_IT+0x1c8>)
 800605e:	4293      	cmp	r3, r2
 8006060:	d018      	beq.n	8006094 <HAL_DMA_Abort_IT+0xc8>
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	4a4c      	ldr	r2, [pc, #304]	@ (8006198 <HAL_DMA_Abort_IT+0x1cc>)
 8006068:	4293      	cmp	r3, r2
 800606a:	d013      	beq.n	8006094 <HAL_DMA_Abort_IT+0xc8>
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	4a4a      	ldr	r2, [pc, #296]	@ (800619c <HAL_DMA_Abort_IT+0x1d0>)
 8006072:	4293      	cmp	r3, r2
 8006074:	d00e      	beq.n	8006094 <HAL_DMA_Abort_IT+0xc8>
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	4a49      	ldr	r2, [pc, #292]	@ (80061a0 <HAL_DMA_Abort_IT+0x1d4>)
 800607c:	4293      	cmp	r3, r2
 800607e:	d009      	beq.n	8006094 <HAL_DMA_Abort_IT+0xc8>
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	4a47      	ldr	r2, [pc, #284]	@ (80061a4 <HAL_DMA_Abort_IT+0x1d8>)
 8006086:	4293      	cmp	r3, r2
 8006088:	d004      	beq.n	8006094 <HAL_DMA_Abort_IT+0xc8>
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	4a46      	ldr	r2, [pc, #280]	@ (80061a8 <HAL_DMA_Abort_IT+0x1dc>)
 8006090:	4293      	cmp	r3, r2
 8006092:	d101      	bne.n	8006098 <HAL_DMA_Abort_IT+0xcc>
 8006094:	2301      	movs	r3, #1
 8006096:	e000      	b.n	800609a <HAL_DMA_Abort_IT+0xce>
 8006098:	2300      	movs	r3, #0
 800609a:	2b00      	cmp	r3, #0
 800609c:	f000 8086 	beq.w	80061ac <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	2204      	movs	r2, #4
 80060a4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	4a2f      	ldr	r2, [pc, #188]	@ (800616c <HAL_DMA_Abort_IT+0x1a0>)
 80060ae:	4293      	cmp	r3, r2
 80060b0:	d04a      	beq.n	8006148 <HAL_DMA_Abort_IT+0x17c>
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	4a2e      	ldr	r2, [pc, #184]	@ (8006170 <HAL_DMA_Abort_IT+0x1a4>)
 80060b8:	4293      	cmp	r3, r2
 80060ba:	d045      	beq.n	8006148 <HAL_DMA_Abort_IT+0x17c>
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	4a2c      	ldr	r2, [pc, #176]	@ (8006174 <HAL_DMA_Abort_IT+0x1a8>)
 80060c2:	4293      	cmp	r3, r2
 80060c4:	d040      	beq.n	8006148 <HAL_DMA_Abort_IT+0x17c>
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	4a2b      	ldr	r2, [pc, #172]	@ (8006178 <HAL_DMA_Abort_IT+0x1ac>)
 80060cc:	4293      	cmp	r3, r2
 80060ce:	d03b      	beq.n	8006148 <HAL_DMA_Abort_IT+0x17c>
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	4a29      	ldr	r2, [pc, #164]	@ (800617c <HAL_DMA_Abort_IT+0x1b0>)
 80060d6:	4293      	cmp	r3, r2
 80060d8:	d036      	beq.n	8006148 <HAL_DMA_Abort_IT+0x17c>
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	4a28      	ldr	r2, [pc, #160]	@ (8006180 <HAL_DMA_Abort_IT+0x1b4>)
 80060e0:	4293      	cmp	r3, r2
 80060e2:	d031      	beq.n	8006148 <HAL_DMA_Abort_IT+0x17c>
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	4a26      	ldr	r2, [pc, #152]	@ (8006184 <HAL_DMA_Abort_IT+0x1b8>)
 80060ea:	4293      	cmp	r3, r2
 80060ec:	d02c      	beq.n	8006148 <HAL_DMA_Abort_IT+0x17c>
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	4a25      	ldr	r2, [pc, #148]	@ (8006188 <HAL_DMA_Abort_IT+0x1bc>)
 80060f4:	4293      	cmp	r3, r2
 80060f6:	d027      	beq.n	8006148 <HAL_DMA_Abort_IT+0x17c>
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	4a23      	ldr	r2, [pc, #140]	@ (800618c <HAL_DMA_Abort_IT+0x1c0>)
 80060fe:	4293      	cmp	r3, r2
 8006100:	d022      	beq.n	8006148 <HAL_DMA_Abort_IT+0x17c>
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	4a22      	ldr	r2, [pc, #136]	@ (8006190 <HAL_DMA_Abort_IT+0x1c4>)
 8006108:	4293      	cmp	r3, r2
 800610a:	d01d      	beq.n	8006148 <HAL_DMA_Abort_IT+0x17c>
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	4a20      	ldr	r2, [pc, #128]	@ (8006194 <HAL_DMA_Abort_IT+0x1c8>)
 8006112:	4293      	cmp	r3, r2
 8006114:	d018      	beq.n	8006148 <HAL_DMA_Abort_IT+0x17c>
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	4a1f      	ldr	r2, [pc, #124]	@ (8006198 <HAL_DMA_Abort_IT+0x1cc>)
 800611c:	4293      	cmp	r3, r2
 800611e:	d013      	beq.n	8006148 <HAL_DMA_Abort_IT+0x17c>
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	4a1d      	ldr	r2, [pc, #116]	@ (800619c <HAL_DMA_Abort_IT+0x1d0>)
 8006126:	4293      	cmp	r3, r2
 8006128:	d00e      	beq.n	8006148 <HAL_DMA_Abort_IT+0x17c>
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	4a1c      	ldr	r2, [pc, #112]	@ (80061a0 <HAL_DMA_Abort_IT+0x1d4>)
 8006130:	4293      	cmp	r3, r2
 8006132:	d009      	beq.n	8006148 <HAL_DMA_Abort_IT+0x17c>
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	4a1a      	ldr	r2, [pc, #104]	@ (80061a4 <HAL_DMA_Abort_IT+0x1d8>)
 800613a:	4293      	cmp	r3, r2
 800613c:	d004      	beq.n	8006148 <HAL_DMA_Abort_IT+0x17c>
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	4a19      	ldr	r2, [pc, #100]	@ (80061a8 <HAL_DMA_Abort_IT+0x1dc>)
 8006144:	4293      	cmp	r3, r2
 8006146:	d108      	bne.n	800615a <HAL_DMA_Abort_IT+0x18e>
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	681a      	ldr	r2, [r3, #0]
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	f022 0201 	bic.w	r2, r2, #1
 8006156:	601a      	str	r2, [r3, #0]
 8006158:	e178      	b.n	800644c <HAL_DMA_Abort_IT+0x480>
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	681a      	ldr	r2, [r3, #0]
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	f022 0201 	bic.w	r2, r2, #1
 8006168:	601a      	str	r2, [r3, #0]
 800616a:	e16f      	b.n	800644c <HAL_DMA_Abort_IT+0x480>
 800616c:	40020010 	.word	0x40020010
 8006170:	40020028 	.word	0x40020028
 8006174:	40020040 	.word	0x40020040
 8006178:	40020058 	.word	0x40020058
 800617c:	40020070 	.word	0x40020070
 8006180:	40020088 	.word	0x40020088
 8006184:	400200a0 	.word	0x400200a0
 8006188:	400200b8 	.word	0x400200b8
 800618c:	40020410 	.word	0x40020410
 8006190:	40020428 	.word	0x40020428
 8006194:	40020440 	.word	0x40020440
 8006198:	40020458 	.word	0x40020458
 800619c:	40020470 	.word	0x40020470
 80061a0:	40020488 	.word	0x40020488
 80061a4:	400204a0 	.word	0x400204a0
 80061a8:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	681a      	ldr	r2, [r3, #0]
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	f022 020e 	bic.w	r2, r2, #14
 80061ba:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	4a6c      	ldr	r2, [pc, #432]	@ (8006374 <HAL_DMA_Abort_IT+0x3a8>)
 80061c2:	4293      	cmp	r3, r2
 80061c4:	d04a      	beq.n	800625c <HAL_DMA_Abort_IT+0x290>
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	4a6b      	ldr	r2, [pc, #428]	@ (8006378 <HAL_DMA_Abort_IT+0x3ac>)
 80061cc:	4293      	cmp	r3, r2
 80061ce:	d045      	beq.n	800625c <HAL_DMA_Abort_IT+0x290>
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	4a69      	ldr	r2, [pc, #420]	@ (800637c <HAL_DMA_Abort_IT+0x3b0>)
 80061d6:	4293      	cmp	r3, r2
 80061d8:	d040      	beq.n	800625c <HAL_DMA_Abort_IT+0x290>
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	4a68      	ldr	r2, [pc, #416]	@ (8006380 <HAL_DMA_Abort_IT+0x3b4>)
 80061e0:	4293      	cmp	r3, r2
 80061e2:	d03b      	beq.n	800625c <HAL_DMA_Abort_IT+0x290>
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	4a66      	ldr	r2, [pc, #408]	@ (8006384 <HAL_DMA_Abort_IT+0x3b8>)
 80061ea:	4293      	cmp	r3, r2
 80061ec:	d036      	beq.n	800625c <HAL_DMA_Abort_IT+0x290>
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	4a65      	ldr	r2, [pc, #404]	@ (8006388 <HAL_DMA_Abort_IT+0x3bc>)
 80061f4:	4293      	cmp	r3, r2
 80061f6:	d031      	beq.n	800625c <HAL_DMA_Abort_IT+0x290>
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	4a63      	ldr	r2, [pc, #396]	@ (800638c <HAL_DMA_Abort_IT+0x3c0>)
 80061fe:	4293      	cmp	r3, r2
 8006200:	d02c      	beq.n	800625c <HAL_DMA_Abort_IT+0x290>
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	4a62      	ldr	r2, [pc, #392]	@ (8006390 <HAL_DMA_Abort_IT+0x3c4>)
 8006208:	4293      	cmp	r3, r2
 800620a:	d027      	beq.n	800625c <HAL_DMA_Abort_IT+0x290>
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	4a60      	ldr	r2, [pc, #384]	@ (8006394 <HAL_DMA_Abort_IT+0x3c8>)
 8006212:	4293      	cmp	r3, r2
 8006214:	d022      	beq.n	800625c <HAL_DMA_Abort_IT+0x290>
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	4a5f      	ldr	r2, [pc, #380]	@ (8006398 <HAL_DMA_Abort_IT+0x3cc>)
 800621c:	4293      	cmp	r3, r2
 800621e:	d01d      	beq.n	800625c <HAL_DMA_Abort_IT+0x290>
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	4a5d      	ldr	r2, [pc, #372]	@ (800639c <HAL_DMA_Abort_IT+0x3d0>)
 8006226:	4293      	cmp	r3, r2
 8006228:	d018      	beq.n	800625c <HAL_DMA_Abort_IT+0x290>
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	4a5c      	ldr	r2, [pc, #368]	@ (80063a0 <HAL_DMA_Abort_IT+0x3d4>)
 8006230:	4293      	cmp	r3, r2
 8006232:	d013      	beq.n	800625c <HAL_DMA_Abort_IT+0x290>
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	4a5a      	ldr	r2, [pc, #360]	@ (80063a4 <HAL_DMA_Abort_IT+0x3d8>)
 800623a:	4293      	cmp	r3, r2
 800623c:	d00e      	beq.n	800625c <HAL_DMA_Abort_IT+0x290>
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	4a59      	ldr	r2, [pc, #356]	@ (80063a8 <HAL_DMA_Abort_IT+0x3dc>)
 8006244:	4293      	cmp	r3, r2
 8006246:	d009      	beq.n	800625c <HAL_DMA_Abort_IT+0x290>
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	4a57      	ldr	r2, [pc, #348]	@ (80063ac <HAL_DMA_Abort_IT+0x3e0>)
 800624e:	4293      	cmp	r3, r2
 8006250:	d004      	beq.n	800625c <HAL_DMA_Abort_IT+0x290>
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	4a56      	ldr	r2, [pc, #344]	@ (80063b0 <HAL_DMA_Abort_IT+0x3e4>)
 8006258:	4293      	cmp	r3, r2
 800625a:	d108      	bne.n	800626e <HAL_DMA_Abort_IT+0x2a2>
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	681a      	ldr	r2, [r3, #0]
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	f022 0201 	bic.w	r2, r2, #1
 800626a:	601a      	str	r2, [r3, #0]
 800626c:	e007      	b.n	800627e <HAL_DMA_Abort_IT+0x2b2>
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	681a      	ldr	r2, [r3, #0]
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	f022 0201 	bic.w	r2, r2, #1
 800627c:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	4a3c      	ldr	r2, [pc, #240]	@ (8006374 <HAL_DMA_Abort_IT+0x3a8>)
 8006284:	4293      	cmp	r3, r2
 8006286:	d072      	beq.n	800636e <HAL_DMA_Abort_IT+0x3a2>
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	4a3a      	ldr	r2, [pc, #232]	@ (8006378 <HAL_DMA_Abort_IT+0x3ac>)
 800628e:	4293      	cmp	r3, r2
 8006290:	d06d      	beq.n	800636e <HAL_DMA_Abort_IT+0x3a2>
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	4a39      	ldr	r2, [pc, #228]	@ (800637c <HAL_DMA_Abort_IT+0x3b0>)
 8006298:	4293      	cmp	r3, r2
 800629a:	d068      	beq.n	800636e <HAL_DMA_Abort_IT+0x3a2>
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	4a37      	ldr	r2, [pc, #220]	@ (8006380 <HAL_DMA_Abort_IT+0x3b4>)
 80062a2:	4293      	cmp	r3, r2
 80062a4:	d063      	beq.n	800636e <HAL_DMA_Abort_IT+0x3a2>
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	4a36      	ldr	r2, [pc, #216]	@ (8006384 <HAL_DMA_Abort_IT+0x3b8>)
 80062ac:	4293      	cmp	r3, r2
 80062ae:	d05e      	beq.n	800636e <HAL_DMA_Abort_IT+0x3a2>
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	4a34      	ldr	r2, [pc, #208]	@ (8006388 <HAL_DMA_Abort_IT+0x3bc>)
 80062b6:	4293      	cmp	r3, r2
 80062b8:	d059      	beq.n	800636e <HAL_DMA_Abort_IT+0x3a2>
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	4a33      	ldr	r2, [pc, #204]	@ (800638c <HAL_DMA_Abort_IT+0x3c0>)
 80062c0:	4293      	cmp	r3, r2
 80062c2:	d054      	beq.n	800636e <HAL_DMA_Abort_IT+0x3a2>
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	4a31      	ldr	r2, [pc, #196]	@ (8006390 <HAL_DMA_Abort_IT+0x3c4>)
 80062ca:	4293      	cmp	r3, r2
 80062cc:	d04f      	beq.n	800636e <HAL_DMA_Abort_IT+0x3a2>
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	4a30      	ldr	r2, [pc, #192]	@ (8006394 <HAL_DMA_Abort_IT+0x3c8>)
 80062d4:	4293      	cmp	r3, r2
 80062d6:	d04a      	beq.n	800636e <HAL_DMA_Abort_IT+0x3a2>
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	4a2e      	ldr	r2, [pc, #184]	@ (8006398 <HAL_DMA_Abort_IT+0x3cc>)
 80062de:	4293      	cmp	r3, r2
 80062e0:	d045      	beq.n	800636e <HAL_DMA_Abort_IT+0x3a2>
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	4a2d      	ldr	r2, [pc, #180]	@ (800639c <HAL_DMA_Abort_IT+0x3d0>)
 80062e8:	4293      	cmp	r3, r2
 80062ea:	d040      	beq.n	800636e <HAL_DMA_Abort_IT+0x3a2>
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	4a2b      	ldr	r2, [pc, #172]	@ (80063a0 <HAL_DMA_Abort_IT+0x3d4>)
 80062f2:	4293      	cmp	r3, r2
 80062f4:	d03b      	beq.n	800636e <HAL_DMA_Abort_IT+0x3a2>
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	4a2a      	ldr	r2, [pc, #168]	@ (80063a4 <HAL_DMA_Abort_IT+0x3d8>)
 80062fc:	4293      	cmp	r3, r2
 80062fe:	d036      	beq.n	800636e <HAL_DMA_Abort_IT+0x3a2>
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	4a28      	ldr	r2, [pc, #160]	@ (80063a8 <HAL_DMA_Abort_IT+0x3dc>)
 8006306:	4293      	cmp	r3, r2
 8006308:	d031      	beq.n	800636e <HAL_DMA_Abort_IT+0x3a2>
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	4a27      	ldr	r2, [pc, #156]	@ (80063ac <HAL_DMA_Abort_IT+0x3e0>)
 8006310:	4293      	cmp	r3, r2
 8006312:	d02c      	beq.n	800636e <HAL_DMA_Abort_IT+0x3a2>
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	4a25      	ldr	r2, [pc, #148]	@ (80063b0 <HAL_DMA_Abort_IT+0x3e4>)
 800631a:	4293      	cmp	r3, r2
 800631c:	d027      	beq.n	800636e <HAL_DMA_Abort_IT+0x3a2>
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	4a24      	ldr	r2, [pc, #144]	@ (80063b4 <HAL_DMA_Abort_IT+0x3e8>)
 8006324:	4293      	cmp	r3, r2
 8006326:	d022      	beq.n	800636e <HAL_DMA_Abort_IT+0x3a2>
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	4a22      	ldr	r2, [pc, #136]	@ (80063b8 <HAL_DMA_Abort_IT+0x3ec>)
 800632e:	4293      	cmp	r3, r2
 8006330:	d01d      	beq.n	800636e <HAL_DMA_Abort_IT+0x3a2>
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	4a21      	ldr	r2, [pc, #132]	@ (80063bc <HAL_DMA_Abort_IT+0x3f0>)
 8006338:	4293      	cmp	r3, r2
 800633a:	d018      	beq.n	800636e <HAL_DMA_Abort_IT+0x3a2>
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	4a1f      	ldr	r2, [pc, #124]	@ (80063c0 <HAL_DMA_Abort_IT+0x3f4>)
 8006342:	4293      	cmp	r3, r2
 8006344:	d013      	beq.n	800636e <HAL_DMA_Abort_IT+0x3a2>
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	4a1e      	ldr	r2, [pc, #120]	@ (80063c4 <HAL_DMA_Abort_IT+0x3f8>)
 800634c:	4293      	cmp	r3, r2
 800634e:	d00e      	beq.n	800636e <HAL_DMA_Abort_IT+0x3a2>
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	4a1c      	ldr	r2, [pc, #112]	@ (80063c8 <HAL_DMA_Abort_IT+0x3fc>)
 8006356:	4293      	cmp	r3, r2
 8006358:	d009      	beq.n	800636e <HAL_DMA_Abort_IT+0x3a2>
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	4a1b      	ldr	r2, [pc, #108]	@ (80063cc <HAL_DMA_Abort_IT+0x400>)
 8006360:	4293      	cmp	r3, r2
 8006362:	d004      	beq.n	800636e <HAL_DMA_Abort_IT+0x3a2>
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	4a19      	ldr	r2, [pc, #100]	@ (80063d0 <HAL_DMA_Abort_IT+0x404>)
 800636a:	4293      	cmp	r3, r2
 800636c:	d132      	bne.n	80063d4 <HAL_DMA_Abort_IT+0x408>
 800636e:	2301      	movs	r3, #1
 8006370:	e031      	b.n	80063d6 <HAL_DMA_Abort_IT+0x40a>
 8006372:	bf00      	nop
 8006374:	40020010 	.word	0x40020010
 8006378:	40020028 	.word	0x40020028
 800637c:	40020040 	.word	0x40020040
 8006380:	40020058 	.word	0x40020058
 8006384:	40020070 	.word	0x40020070
 8006388:	40020088 	.word	0x40020088
 800638c:	400200a0 	.word	0x400200a0
 8006390:	400200b8 	.word	0x400200b8
 8006394:	40020410 	.word	0x40020410
 8006398:	40020428 	.word	0x40020428
 800639c:	40020440 	.word	0x40020440
 80063a0:	40020458 	.word	0x40020458
 80063a4:	40020470 	.word	0x40020470
 80063a8:	40020488 	.word	0x40020488
 80063ac:	400204a0 	.word	0x400204a0
 80063b0:	400204b8 	.word	0x400204b8
 80063b4:	58025408 	.word	0x58025408
 80063b8:	5802541c 	.word	0x5802541c
 80063bc:	58025430 	.word	0x58025430
 80063c0:	58025444 	.word	0x58025444
 80063c4:	58025458 	.word	0x58025458
 80063c8:	5802546c 	.word	0x5802546c
 80063cc:	58025480 	.word	0x58025480
 80063d0:	58025494 	.word	0x58025494
 80063d4:	2300      	movs	r3, #0
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d028      	beq.n	800642c <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80063de:	681a      	ldr	r2, [r3, #0]
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80063e4:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80063e8:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80063ee:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80063f4:	f003 031f 	and.w	r3, r3, #31
 80063f8:	2201      	movs	r2, #1
 80063fa:	409a      	lsls	r2, r3
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006404:	687a      	ldr	r2, [r7, #4]
 8006406:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8006408:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800640e:	2b00      	cmp	r3, #0
 8006410:	d00c      	beq.n	800642c <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006416:	681a      	ldr	r2, [r3, #0]
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800641c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006420:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006426:	687a      	ldr	r2, [r7, #4]
 8006428:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800642a:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	2201      	movs	r2, #1
 8006430:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	2200      	movs	r2, #0
 8006438:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 800643c:	687b      	ldr	r3, [r7, #4]
 800643e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006440:	2b00      	cmp	r3, #0
 8006442:	d003      	beq.n	800644c <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006448:	6878      	ldr	r0, [r7, #4]
 800644a:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 800644c:	2300      	movs	r3, #0
}
 800644e:	4618      	mov	r0, r3
 8006450:	3710      	adds	r7, #16
 8006452:	46bd      	mov	sp, r7
 8006454:	bd80      	pop	{r7, pc}
 8006456:	bf00      	nop

08006458 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8006458:	b580      	push	{r7, lr}
 800645a:	b084      	sub	sp, #16
 800645c:	af00      	add	r7, sp, #0
 800645e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	2b00      	cmp	r3, #0
 8006464:	d101      	bne.n	800646a <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 8006466:	2301      	movs	r3, #1
 8006468:	e0e3      	b.n	8006632 <HAL_ETH_Init+0x1da>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006470:	2b00      	cmp	r3, #0
 8006472:	d106      	bne.n	8006482 <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	2220      	movs	r2, #32
 8006478:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 800647c:	6878      	ldr	r0, [r7, #4]
 800647e:	f7fe fb71 	bl	8004b64 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006482:	4b6e      	ldr	r3, [pc, #440]	@ (800663c <HAL_ETH_Init+0x1e4>)
 8006484:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006488:	4a6c      	ldr	r2, [pc, #432]	@ (800663c <HAL_ETH_Init+0x1e4>)
 800648a:	f043 0302 	orr.w	r3, r3, #2
 800648e:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8006492:	4b6a      	ldr	r3, [pc, #424]	@ (800663c <HAL_ETH_Init+0x1e4>)
 8006494:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006498:	f003 0302 	and.w	r3, r3, #2
 800649c:	60bb      	str	r3, [r7, #8]
 800649e:	68bb      	ldr	r3, [r7, #8]

  if (heth->Init.MediaInterface == HAL_ETH_MII_MODE)
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	7a1b      	ldrb	r3, [r3, #8]
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	d103      	bne.n	80064b0 <HAL_ETH_Init+0x58>
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_MII);
 80064a8:	2000      	movs	r0, #0
 80064aa:	f7ff f8c3 	bl	8005634 <HAL_SYSCFG_ETHInterfaceSelect>
 80064ae:	e003      	b.n	80064b8 <HAL_ETH_Init+0x60>
  }
  else
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_RMII);
 80064b0:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 80064b4:	f7ff f8be 	bl	8005634 <HAL_SYSCFG_ETHInterfaceSelect>
  }

  /* Dummy read to sync with ETH */
  (void)SYSCFG->PMCR;
 80064b8:	4b61      	ldr	r3, [pc, #388]	@ (8006640 <HAL_ETH_Init+0x1e8>)
 80064ba:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR);
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80064c4:	681b      	ldr	r3, [r3, #0]
 80064c6:	687a      	ldr	r2, [r7, #4]
 80064c8:	6812      	ldr	r2, [r2, #0]
 80064ca:	f043 0301 	orr.w	r3, r3, #1
 80064ce:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80064d2:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80064d4:	f7ff f896 	bl	8005604 <HAL_GetTick>
 80064d8:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 80064da:	e011      	b.n	8006500 <HAL_ETH_Init+0xa8>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 80064dc:	f7ff f892 	bl	8005604 <HAL_GetTick>
 80064e0:	4602      	mov	r2, r0
 80064e2:	68fb      	ldr	r3, [r7, #12]
 80064e4:	1ad3      	subs	r3, r2, r3
 80064e6:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80064ea:	d909      	bls.n	8006500 <HAL_ETH_Init+0xa8>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	2204      	movs	r2, #4
 80064f0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	22e0      	movs	r2, #224	@ 0xe0
 80064f8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 80064fc:	2301      	movs	r3, #1
 80064fe:	e098      	b.n	8006632 <HAL_ETH_Init+0x1da>
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	f003 0301 	and.w	r3, r3, #1
 800650e:	2b00      	cmp	r3, #0
 8006510:	d1e4      	bne.n	80064dc <HAL_ETH_Init+0x84>
    }
  }

  /*------------------ MDIO CSR Clock Range Configuration --------------------*/
  HAL_ETH_SetMDIOClockRange(heth);
 8006512:	6878      	ldr	r0, [r7, #4]
 8006514:	f000 fc24 	bl	8006d60 <HAL_ETH_SetMDIOClockRange>

  /*------------------ MAC LPI 1US Tic Counter Configuration --------------------*/
  WRITE_REG(heth->Instance->MAC1USTCR, (((uint32_t)HAL_RCC_GetHCLKFreq() / ETH_MAC_US_TICK) - 1U));
 8006518:	f002 fc98 	bl	8008e4c <HAL_RCC_GetHCLKFreq>
 800651c:	4603      	mov	r3, r0
 800651e:	4a49      	ldr	r2, [pc, #292]	@ (8006644 <HAL_ETH_Init+0x1ec>)
 8006520:	fba2 2303 	umull	r2, r3, r2, r3
 8006524:	0c9a      	lsrs	r2, r3, #18
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	3a01      	subs	r2, #1
 800652c:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc

  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 8006530:	6878      	ldr	r0, [r7, #4]
 8006532:	f000 fe21 	bl	8007178 <ETH_MACDMAConfig>

  /* SET DSL to 64 bit */
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_DSL, ETH_DMACCR_DSL_64BIT);
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800653e:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8006542:	f423 13e0 	bic.w	r3, r3, #1835008	@ 0x1c0000
 8006546:	687a      	ldr	r2, [r7, #4]
 8006548:	6812      	ldr	r2, [r2, #0]
 800654a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800654e:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8006552:	f8c2 3100 	str.w	r3, [r2, #256]	@ 0x100

  /* Set Receive Buffers Length (must be a multiple of 4) */
  if ((heth->Init.RxBuffLen % 0x4U) != 0x0U)
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	695b      	ldr	r3, [r3, #20]
 800655a:	f003 0303 	and.w	r3, r3, #3
 800655e:	2b00      	cmp	r3, #0
 8006560:	d009      	beq.n	8006576 <HAL_ETH_Init+0x11e>
  {
    /* Set Error Code */
    heth->ErrorCode = HAL_ETH_ERROR_PARAM;
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	2201      	movs	r2, #1
 8006566:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    /* Set State as Error */
    heth->gState = HAL_ETH_STATE_ERROR;
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	22e0      	movs	r2, #224	@ 0xe0
 800656e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    /* Return Error */
    return HAL_ERROR;
 8006572:	2301      	movs	r3, #1
 8006574:	e05d      	b.n	8006632 <HAL_ETH_Init+0x1da>
  }
  else
  {
    MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_RBSZ, ((heth->Init.RxBuffLen) << 1));
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800657e:	f8d3 2108 	ldr.w	r2, [r3, #264]	@ 0x108
 8006582:	4b31      	ldr	r3, [pc, #196]	@ (8006648 <HAL_ETH_Init+0x1f0>)
 8006584:	4013      	ands	r3, r2
 8006586:	687a      	ldr	r2, [r7, #4]
 8006588:	6952      	ldr	r2, [r2, #20]
 800658a:	0051      	lsls	r1, r2, #1
 800658c:	687a      	ldr	r2, [r7, #4]
 800658e:	6812      	ldr	r2, [r2, #0]
 8006590:	430b      	orrs	r3, r1
 8006592:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8006596:	f8c2 3108 	str.w	r3, [r2, #264]	@ 0x108
  }

  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 800659a:	6878      	ldr	r0, [r7, #4]
 800659c:	f000 fe89 	bl	80072b2 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 80065a0:	6878      	ldr	r0, [r7, #4]
 80065a2:	f000 fecf 	bl	8007344 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  /* Set MAC addr bits 32 to 47 */
  heth->Instance->MACA0HR = (((uint32_t)(heth->Init.MACAddr[5]) << 8) | (uint32_t)heth->Init.MACAddr[4]);
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	685b      	ldr	r3, [r3, #4]
 80065aa:	3305      	adds	r3, #5
 80065ac:	781b      	ldrb	r3, [r3, #0]
 80065ae:	021a      	lsls	r2, r3, #8
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	685b      	ldr	r3, [r3, #4]
 80065b4:	3304      	adds	r3, #4
 80065b6:	781b      	ldrb	r3, [r3, #0]
 80065b8:	4619      	mov	r1, r3
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	681b      	ldr	r3, [r3, #0]
 80065be:	430a      	orrs	r2, r1
 80065c0:	f8c3 2300 	str.w	r2, [r3, #768]	@ 0x300
  /* Set MAC addr bits 0 to 31 */
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	685b      	ldr	r3, [r3, #4]
 80065c8:	3303      	adds	r3, #3
 80065ca:	781b      	ldrb	r3, [r3, #0]
 80065cc:	061a      	lsls	r2, r3, #24
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	685b      	ldr	r3, [r3, #4]
 80065d2:	3302      	adds	r3, #2
 80065d4:	781b      	ldrb	r3, [r3, #0]
 80065d6:	041b      	lsls	r3, r3, #16
 80065d8:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	685b      	ldr	r3, [r3, #4]
 80065de:	3301      	adds	r3, #1
 80065e0:	781b      	ldrb	r3, [r3, #0]
 80065e2:	021b      	lsls	r3, r3, #8
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 80065e4:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	685b      	ldr	r3, [r3, #4]
 80065ea:	781b      	ldrb	r3, [r3, #0]
 80065ec:	4619      	mov	r1, r3
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 80065f2:	430a      	orrs	r2, r1
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 80065f4:	f8c3 2304 	str.w	r2, [r3, #772]	@ 0x304

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RXLPITRCIM | ETH_MMCRIMR_RXLPIUSCIM | \
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	f8d3 170c 	ldr.w	r1, [r3, #1804]	@ 0x70c
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	681a      	ldr	r2, [r3, #0]
 8006604:	4b11      	ldr	r3, [pc, #68]	@ (800664c <HAL_ETH_Init+0x1f4>)
 8006606:	430b      	orrs	r3, r1
 8006608:	f8c2 370c 	str.w	r3, [r2, #1804]	@ 0x70c
          ETH_MMCRIMR_RXUCGPIM | ETH_MMCRIMR_RXALGNERPIM | ETH_MMCRIMR_RXCRCERPIM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TXLPITRCIM | ETH_MMCTIMR_TXLPIUSCIM | \
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	f8d3 1710 	ldr.w	r1, [r3, #1808]	@ 0x710
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	681a      	ldr	r2, [r3, #0]
 8006618:	4b0d      	ldr	r3, [pc, #52]	@ (8006650 <HAL_ETH_Init+0x1f8>)
 800661a:	430b      	orrs	r3, r1
 800661c:	f8c2 3710 	str.w	r3, [r2, #1808]	@ 0x710
          ETH_MMCTIMR_TXGPKTIM | ETH_MMCTIMR_TXMCOLGPIM | ETH_MMCTIMR_TXSCOLGPIM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	2200      	movs	r2, #0
 8006624:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	2210      	movs	r2, #16
 800662c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006630:	2300      	movs	r3, #0
}
 8006632:	4618      	mov	r0, r3
 8006634:	3710      	adds	r7, #16
 8006636:	46bd      	mov	sp, r7
 8006638:	bd80      	pop	{r7, pc}
 800663a:	bf00      	nop
 800663c:	58024400 	.word	0x58024400
 8006640:	58000400 	.word	0x58000400
 8006644:	431bde83 	.word	0x431bde83
 8006648:	ffff8001 	.word	0xffff8001
 800664c:	0c020060 	.word	0x0c020060
 8006650:	0c20c000 	.word	0x0c20c000

08006654 <HAL_ETH_Start_IT>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Start_IT(ETH_HandleTypeDef *heth)
{
 8006654:	b580      	push	{r7, lr}
 8006656:	b082      	sub	sp, #8
 8006658:	af00      	add	r7, sp, #0
 800665a:	6078      	str	r0, [r7, #4]
  if (heth->gState == HAL_ETH_STATE_READY)
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006662:	2b10      	cmp	r3, #16
 8006664:	d165      	bne.n	8006732 <HAL_ETH_Start_IT+0xde>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	2220      	movs	r2, #32
 800666a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* save IT mode to ETH Handle */
    heth->RxDescList.ItMode = 1U;
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	2201      	movs	r2, #1
 8006672:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set number of descriptors to build */
    heth->RxDescList.RxBuildDescCnt = ETH_RX_DESC_CNT;
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	2204      	movs	r2, #4
 8006678:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Build all descriptors */
    ETH_UpdateDescriptor(heth);
 800667a:	6878      	ldr	r0, [r7, #4]
 800667c:	f000 f96c 	bl	8006958 <ETH_UpdateDescriptor>

    /* Enable the DMA transmission */
    SET_BIT(heth->Instance->DMACTCR, ETH_DMACTCR_ST);
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006688:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 800668c:	687a      	ldr	r2, [r7, #4]
 800668e:	6812      	ldr	r2, [r2, #0]
 8006690:	f043 0301 	orr.w	r3, r3, #1
 8006694:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8006698:	f8c2 3104 	str.w	r3, [r2, #260]	@ 0x104

    /* Enable the DMA reception */
    SET_BIT(heth->Instance->DMACRCR, ETH_DMACRCR_SR);
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80066a4:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 80066a8:	687a      	ldr	r2, [r7, #4]
 80066aa:	6812      	ldr	r2, [r2, #0]
 80066ac:	f043 0301 	orr.w	r3, r3, #1
 80066b0:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80066b4:	f8c2 3108 	str.w	r3, [r2, #264]	@ 0x108

    /* Clear Tx and Rx process stopped flags */
    heth->Instance->DMACSR |= (ETH_DMACSR_TPS | ETH_DMACSR_RPS);
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80066c0:	f8d3 3160 	ldr.w	r3, [r3, #352]	@ 0x160
 80066c4:	687a      	ldr	r2, [r7, #4]
 80066c6:	6812      	ldr	r2, [r2, #0]
 80066c8:	f443 7381 	orr.w	r3, r3, #258	@ 0x102
 80066cc:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80066d0:	f8c2 3160 	str.w	r3, [r2, #352]	@ 0x160

    /* Set the Flush Transmit FIFO bit */
    SET_BIT(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_FTQ);
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	f8d3 2d00 	ldr.w	r2, [r3, #3328]	@ 0xd00
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	f042 0201 	orr.w	r2, r2, #1
 80066e4:	f8c3 2d00 	str.w	r2, [r3, #3328]	@ 0xd00

    /* Enable the MAC transmission */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	681a      	ldr	r2, [r3, #0]
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	f042 0202 	orr.w	r2, r2, #2
 80066f6:	601a      	str	r2, [r3, #0]

    /* Enable the MAC reception */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	681a      	ldr	r2, [r3, #0]
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	f042 0201 	orr.w	r2, r2, #1
 8006706:	601a      	str	r2, [r3, #0]
    /* Enable ETH DMA interrupts:
    - Tx complete interrupt
    - Rx complete interrupt
    - Fatal bus interrupt
    */
    __HAL_ETH_DMA_ENABLE_IT(heth, (ETH_DMACIER_NIE | ETH_DMACIER_RIE | ETH_DMACIER_TIE  |
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006710:	f8d3 1134 	ldr.w	r1, [r3, #308]	@ 0x134
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	681a      	ldr	r2, [r3, #0]
 8006718:	f24d 03c1 	movw	r3, #53441	@ 0xd0c1
 800671c:	430b      	orrs	r3, r1
 800671e:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8006722:	f8c2 3134 	str.w	r3, [r2, #308]	@ 0x134
                                   ETH_DMACIER_FBEE | ETH_DMACIER_AIE | ETH_DMACIER_RBUE));

    heth->gState = HAL_ETH_STATE_STARTED;
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	2240      	movs	r2, #64	@ 0x40
 800672a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    return HAL_OK;
 800672e:	2300      	movs	r3, #0
 8006730:	e000      	b.n	8006734 <HAL_ETH_Start_IT+0xe0>
  }
  else
  {
    return HAL_ERROR;
 8006732:	2301      	movs	r3, #1
  }
}
 8006734:	4618      	mov	r0, r3
 8006736:	3708      	adds	r7, #8
 8006738:	46bd      	mov	sp, r7
 800673a:	bd80      	pop	{r7, pc}

0800673c <HAL_ETH_Transmit_IT>:
  *         the configuration information for ETHERNET module
  * @param  pTxConfig: Hold the configuration of packet to be transmitted
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Transmit_IT(ETH_HandleTypeDef *heth, ETH_TxPacketConfigTypeDef *pTxConfig)
{
 800673c:	b580      	push	{r7, lr}
 800673e:	b082      	sub	sp, #8
 8006740:	af00      	add	r7, sp, #0
 8006742:	6078      	str	r0, [r7, #4]
 8006744:	6039      	str	r1, [r7, #0]
  if (pTxConfig == NULL)
 8006746:	683b      	ldr	r3, [r7, #0]
 8006748:	2b00      	cmp	r3, #0
 800674a:	d109      	bne.n	8006760 <HAL_ETH_Transmit_IT+0x24>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006752:	f043 0201 	orr.w	r2, r3, #1
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    return HAL_ERROR;
 800675c:	2301      	movs	r3, #1
 800675e:	e03a      	b.n	80067d6 <HAL_ETH_Transmit_IT+0x9a>
  }

  if (heth->gState == HAL_ETH_STATE_STARTED)
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006766:	2b40      	cmp	r3, #64	@ 0x40
 8006768:	d134      	bne.n	80067d4 <HAL_ETH_Transmit_IT+0x98>
  {
    /* Save the packet pointer to release.  */
    heth->TxDescList.CurrentPacketAddress = (uint32_t *)pTxConfig->pData;
 800676a:	683b      	ldr	r3, [r7, #0]
 800676c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Config DMA Tx descriptor by Tx Packet info */
    if (ETH_Prepare_Tx_Descriptors(heth, pTxConfig, 1) != HAL_ETH_ERROR_NONE)
 8006772:	2201      	movs	r2, #1
 8006774:	6839      	ldr	r1, [r7, #0]
 8006776:	6878      	ldr	r0, [r7, #4]
 8006778:	f000 fe42 	bl	8007400 <ETH_Prepare_Tx_Descriptors>
 800677c:	4603      	mov	r3, r0
 800677e:	2b00      	cmp	r3, #0
 8006780:	d009      	beq.n	8006796 <HAL_ETH_Transmit_IT+0x5a>
    {
      heth->ErrorCode |= HAL_ETH_ERROR_BUSY;
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006788:	f043 0202 	orr.w	r2, r3, #2
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      return HAL_ERROR;
 8006792:	2301      	movs	r3, #1
 8006794:	e01f      	b.n	80067d6 <HAL_ETH_Transmit_IT+0x9a>
  __ASM volatile ("dsb 0xF":::"memory");
 8006796:	f3bf 8f4f 	dsb	sy
}
 800679a:	bf00      	nop

    /* Ensure completion of descriptor preparation before transmission start */
    __DSB();

    /* Incr current tx desc index */
    INCR_TX_DESC_INDEX(heth->TxDescList.CurTxDesc, 1U);
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80067a0:	1c5a      	adds	r2, r3, #1
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	629a      	str	r2, [r3, #40]	@ 0x28
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80067aa:	2b03      	cmp	r3, #3
 80067ac:	d904      	bls.n	80067b8 <HAL_ETH_Transmit_IT+0x7c>
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80067b2:	1f1a      	subs	r2, r3, #4
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Start transmission */
    /* issue a poll command to Tx DMA by writing address of next immediate free descriptor */
    WRITE_REG(heth->Instance->DMACTDTPR, (uint32_t)(heth->TxDescList.TxDesc[heth->TxDescList.CurTxDesc]));
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	681a      	ldr	r2, [r3, #0]
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	3106      	adds	r1, #6
 80067c4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80067c8:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80067cc:	f8c2 3120 	str.w	r3, [r2, #288]	@ 0x120

    return HAL_OK;
 80067d0:	2300      	movs	r3, #0
 80067d2:	e000      	b.n	80067d6 <HAL_ETH_Transmit_IT+0x9a>

  }
  else
  {
    return HAL_ERROR;
 80067d4:	2301      	movs	r3, #1
  }
}
 80067d6:	4618      	mov	r0, r3
 80067d8:	3708      	adds	r7, #8
 80067da:	46bd      	mov	sp, r7
 80067dc:	bd80      	pop	{r7, pc}

080067de <HAL_ETH_ReadData>:
  *         the configuration information for ETHERNET module
  * @param  pAppBuff: Pointer to an application buffer to receive the packet.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadData(ETH_HandleTypeDef *heth, void **pAppBuff)
{
 80067de:	b580      	push	{r7, lr}
 80067e0:	b088      	sub	sp, #32
 80067e2:	af00      	add	r7, sp, #0
 80067e4:	6078      	str	r0, [r7, #4]
 80067e6:	6039      	str	r1, [r7, #0]
  uint32_t descidx;
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t desccnt = 0U;
 80067e8:	2300      	movs	r3, #0
 80067ea:	617b      	str	r3, [r7, #20]
  uint32_t desccntmax;
  uint32_t bufflength;
  uint8_t rxdataready = 0U;
 80067ec:	2300      	movs	r3, #0
 80067ee:	74fb      	strb	r3, [r7, #19]

  if (pAppBuff == NULL)
 80067f0:	683b      	ldr	r3, [r7, #0]
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d109      	bne.n	800680a <HAL_ETH_ReadData+0x2c>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80067fc:	f043 0201 	orr.w	r2, r3, #1
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    return HAL_ERROR;
 8006806:	2301      	movs	r3, #1
 8006808:	e0a2      	b.n	8006950 <HAL_ETH_ReadData+0x172>
  }

  if (heth->gState != HAL_ETH_STATE_STARTED)
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006810:	2b40      	cmp	r3, #64	@ 0x40
 8006812:	d001      	beq.n	8006818 <HAL_ETH_ReadData+0x3a>
  {
    return HAL_ERROR;
 8006814:	2301      	movs	r3, #1
 8006816:	e09b      	b.n	8006950 <HAL_ETH_ReadData+0x172>
  }

  descidx = heth->RxDescList.RxDescIdx;
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800681c:	61fb      	str	r3, [r7, #28]
  dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	69fa      	ldr	r2, [r7, #28]
 8006822:	3212      	adds	r2, #18
 8006824:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006828:	61bb      	str	r3, [r7, #24]
  desccntmax = ETH_RX_DESC_CNT - heth->RxDescList.RxBuildDescCnt;
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800682e:	f1c3 0304 	rsb	r3, r3, #4
 8006832:	60fb      	str	r3, [r7, #12]

  /* Check if descriptor is not owned by DMA */
  while ((READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 8006834:	e064      	b.n	8006900 <HAL_ETH_ReadData+0x122>
         && (rxdataready == 0U))
  {
    if (READ_BIT(dmarxdesc->DESC3,  ETH_DMARXNDESCWBF_CTXT)  != (uint32_t)RESET)
 8006836:	69bb      	ldr	r3, [r7, #24]
 8006838:	68db      	ldr	r3, [r3, #12]
 800683a:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800683e:	2b00      	cmp	r3, #0
 8006840:	d007      	beq.n	8006852 <HAL_ETH_ReadData+0x74>
    {
      /* Get timestamp high */
      heth->RxDescList.TimeStamp.TimeStampHigh = dmarxdesc->DESC1;
 8006842:	69bb      	ldr	r3, [r7, #24]
 8006844:	685a      	ldr	r2, [r3, #4]
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	679a      	str	r2, [r3, #120]	@ 0x78
      /* Get timestamp low */
      heth->RxDescList.TimeStamp.TimeStampLow  = dmarxdesc->DESC0;
 800684a:	69bb      	ldr	r3, [r7, #24]
 800684c:	681a      	ldr	r2, [r3, #0]
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	675a      	str	r2, [r3, #116]	@ 0x74
    }
    if ((READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_FD) != (uint32_t)RESET) || (heth->RxDescList.pRxStart != NULL))
 8006852:	69bb      	ldr	r3, [r7, #24]
 8006854:	68db      	ldr	r3, [r3, #12]
 8006856:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800685a:	2b00      	cmp	r3, #0
 800685c:	d103      	bne.n	8006866 <HAL_ETH_ReadData+0x88>
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006862:	2b00      	cmp	r3, #0
 8006864:	d03a      	beq.n	80068dc <HAL_ETH_ReadData+0xfe>
    {
      /* Check if first descriptor */
      if (READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_FD) != (uint32_t)RESET)
 8006866:	69bb      	ldr	r3, [r7, #24]
 8006868:	68db      	ldr	r3, [r3, #12]
 800686a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800686e:	2b00      	cmp	r3, #0
 8006870:	d005      	beq.n	800687e <HAL_ETH_ReadData+0xa0>
      {
        heth->RxDescList.RxDescCnt = 0;
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	2200      	movs	r2, #0
 8006876:	661a      	str	r2, [r3, #96]	@ 0x60
        heth->RxDescList.RxDataLength = 0;
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	2200      	movs	r2, #0
 800687c:	665a      	str	r2, [r3, #100]	@ 0x64
      }

      /* Get the Frame Length of the received packet */
      bufflength = READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_PL) - heth->RxDescList.RxDataLength;
 800687e:	69bb      	ldr	r3, [r7, #24]
 8006880:	68db      	ldr	r3, [r3, #12]
 8006882:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800688a:	1ad3      	subs	r3, r2, r3
 800688c:	60bb      	str	r3, [r7, #8]

      /* Check if last descriptor */
      if (READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_LD) != (uint32_t)RESET)
 800688e:	69bb      	ldr	r3, [r7, #24]
 8006890:	68db      	ldr	r3, [r3, #12]
 8006892:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006896:	2b00      	cmp	r3, #0
 8006898:	d005      	beq.n	80068a6 <HAL_ETH_ReadData+0xc8>
      {
        /* Save Last descriptor index */
        heth->RxDescList.pRxLastRxDesc = dmarxdesc->DESC3;
 800689a:	69bb      	ldr	r3, [r7, #24]
 800689c:	68da      	ldr	r2, [r3, #12]
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	671a      	str	r2, [r3, #112]	@ 0x70

        /* Packet ready */
        rxdataready = 1;
 80068a2:	2301      	movs	r3, #1
 80068a4:	74fb      	strb	r3, [r7, #19]
      /*Call registered Link callback*/
      heth->rxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
                           (uint8_t *)dmarxdesc->BackupAddr0, bufflength);
#else
      /* Link callback */
      HAL_ETH_RxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	f103 007c 	add.w	r0, r3, #124	@ 0x7c
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	f103 0180 	add.w	r1, r3, #128	@ 0x80
                             (uint8_t *)dmarxdesc->BackupAddr0, (uint16_t) bufflength);
 80068b2:	69bb      	ldr	r3, [r7, #24]
 80068b4:	691b      	ldr	r3, [r3, #16]
      HAL_ETH_RxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
 80068b6:	461a      	mov	r2, r3
 80068b8:	68bb      	ldr	r3, [r7, #8]
 80068ba:	b29b      	uxth	r3, r3
 80068bc:	f008 f954 	bl	800eb68 <HAL_ETH_RxLinkCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
      heth->RxDescList.RxDescCnt++;
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80068c4:	1c5a      	adds	r2, r3, #1
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	661a      	str	r2, [r3, #96]	@ 0x60
      heth->RxDescList.RxDataLength += bufflength;
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80068ce:	68bb      	ldr	r3, [r7, #8]
 80068d0:	441a      	add	r2, r3
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Clear buffer pointer */
      dmarxdesc->BackupAddr0 = 0;
 80068d6:	69bb      	ldr	r3, [r7, #24]
 80068d8:	2200      	movs	r2, #0
 80068da:	611a      	str	r2, [r3, #16]
    }

    /* Increment current rx descriptor index */
    INCR_RX_DESC_INDEX(descidx, 1U);
 80068dc:	69fb      	ldr	r3, [r7, #28]
 80068de:	3301      	adds	r3, #1
 80068e0:	61fb      	str	r3, [r7, #28]
 80068e2:	69fb      	ldr	r3, [r7, #28]
 80068e4:	2b03      	cmp	r3, #3
 80068e6:	d902      	bls.n	80068ee <HAL_ETH_ReadData+0x110>
 80068e8:	69fb      	ldr	r3, [r7, #28]
 80068ea:	3b04      	subs	r3, #4
 80068ec:	61fb      	str	r3, [r7, #28]
    /* Get current descriptor address */
    dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	69fa      	ldr	r2, [r7, #28]
 80068f2:	3212      	adds	r2, #18
 80068f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80068f8:	61bb      	str	r3, [r7, #24]
    desccnt++;
 80068fa:	697b      	ldr	r3, [r7, #20]
 80068fc:	3301      	adds	r3, #1
 80068fe:	617b      	str	r3, [r7, #20]
  while ((READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 8006900:	69bb      	ldr	r3, [r7, #24]
 8006902:	68db      	ldr	r3, [r3, #12]
         && (rxdataready == 0U))
 8006904:	2b00      	cmp	r3, #0
 8006906:	db06      	blt.n	8006916 <HAL_ETH_ReadData+0x138>
  while ((READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 8006908:	697a      	ldr	r2, [r7, #20]
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	429a      	cmp	r2, r3
 800690e:	d202      	bcs.n	8006916 <HAL_ETH_ReadData+0x138>
         && (rxdataready == 0U))
 8006910:	7cfb      	ldrb	r3, [r7, #19]
 8006912:	2b00      	cmp	r3, #0
 8006914:	d08f      	beq.n	8006836 <HAL_ETH_ReadData+0x58>
  }

  heth->RxDescList.RxBuildDescCnt += desccnt;
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 800691a:	697b      	ldr	r3, [r7, #20]
 800691c:	441a      	add	r2, r3
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	66da      	str	r2, [r3, #108]	@ 0x6c
  if ((heth->RxDescList.RxBuildDescCnt) != 0U)
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006926:	2b00      	cmp	r3, #0
 8006928:	d002      	beq.n	8006930 <HAL_ETH_ReadData+0x152>
  {
    /* Update Descriptors */
    ETH_UpdateDescriptor(heth);
 800692a:	6878      	ldr	r0, [r7, #4]
 800692c:	f000 f814 	bl	8006958 <ETH_UpdateDescriptor>
  }

  heth->RxDescList.RxDescIdx = descidx;
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	69fa      	ldr	r2, [r7, #28]
 8006934:	65da      	str	r2, [r3, #92]	@ 0x5c

  if (rxdataready == 1U)
 8006936:	7cfb      	ldrb	r3, [r7, #19]
 8006938:	2b01      	cmp	r3, #1
 800693a:	d108      	bne.n	800694e <HAL_ETH_ReadData+0x170>
  {
    /* Return received packet */
    *pAppBuff = heth->RxDescList.pRxStart;
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 8006940:	683b      	ldr	r3, [r7, #0]
 8006942:	601a      	str	r2, [r3, #0]
    /* Reset first element */
    heth->RxDescList.pRxStart = NULL;
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	2200      	movs	r2, #0
 8006948:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 800694a:	2300      	movs	r3, #0
 800694c:	e000      	b.n	8006950 <HAL_ETH_ReadData+0x172>
  }

  /* Packet not ready */
  return HAL_ERROR;
 800694e:	2301      	movs	r3, #1
}
 8006950:	4618      	mov	r0, r3
 8006952:	3720      	adds	r7, #32
 8006954:	46bd      	mov	sp, r7
 8006956:	bd80      	pop	{r7, pc}

08006958 <ETH_UpdateDescriptor>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_UpdateDescriptor(ETH_HandleTypeDef *heth)
{
 8006958:	b580      	push	{r7, lr}
 800695a:	b088      	sub	sp, #32
 800695c:	af00      	add	r7, sp, #0
 800695e:	6078      	str	r0, [r7, #4]
  uint32_t descidx;
  uint32_t tailidx;
  uint32_t desccount;
  ETH_DMADescTypeDef *dmarxdesc;
  uint8_t *buff = NULL;
 8006960:	2300      	movs	r3, #0
 8006962:	60bb      	str	r3, [r7, #8]
  uint8_t allocStatus = 1U;
 8006964:	2301      	movs	r3, #1
 8006966:	74fb      	strb	r3, [r7, #19]

  descidx = heth->RxDescList.RxBuildDescIdx;
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800696c:	61fb      	str	r3, [r7, #28]
  dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	69fa      	ldr	r2, [r7, #28]
 8006972:	3212      	adds	r2, #18
 8006974:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006978:	617b      	str	r3, [r7, #20]
  desccount = heth->RxDescList.RxBuildDescCnt;
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800697e:	61bb      	str	r3, [r7, #24]

  while ((desccount > 0U) && (allocStatus != 0U))
 8006980:	e038      	b.n	80069f4 <ETH_UpdateDescriptor+0x9c>
  {
    /* Check if a buffer's attached the descriptor */
    if (READ_REG(dmarxdesc->BackupAddr0) == 0U)
 8006982:	697b      	ldr	r3, [r7, #20]
 8006984:	691b      	ldr	r3, [r3, #16]
 8006986:	2b00      	cmp	r3, #0
 8006988:	d112      	bne.n	80069b0 <ETH_UpdateDescriptor+0x58>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
      /*Call registered Allocate callback*/
      heth->rxAllocateCallback(&buff);
#else
      /* Allocate callback */
      HAL_ETH_RxAllocateCallback(&buff);
 800698a:	f107 0308 	add.w	r3, r7, #8
 800698e:	4618      	mov	r0, r3
 8006990:	f008 f8b8 	bl	800eb04 <HAL_ETH_RxAllocateCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
      if (buff == NULL)
 8006994:	68bb      	ldr	r3, [r7, #8]
 8006996:	2b00      	cmp	r3, #0
 8006998:	d102      	bne.n	80069a0 <ETH_UpdateDescriptor+0x48>
      {
        allocStatus = 0U;
 800699a:	2300      	movs	r3, #0
 800699c:	74fb      	strb	r3, [r7, #19]
 800699e:	e007      	b.n	80069b0 <ETH_UpdateDescriptor+0x58>
      }
      else
      {
        WRITE_REG(dmarxdesc->BackupAddr0, (uint32_t)buff);
 80069a0:	68bb      	ldr	r3, [r7, #8]
 80069a2:	461a      	mov	r2, r3
 80069a4:	697b      	ldr	r3, [r7, #20]
 80069a6:	611a      	str	r2, [r3, #16]
        WRITE_REG(dmarxdesc->DESC0, (uint32_t)buff);
 80069a8:	68bb      	ldr	r3, [r7, #8]
 80069aa:	461a      	mov	r2, r3
 80069ac:	697b      	ldr	r3, [r7, #20]
 80069ae:	601a      	str	r2, [r3, #0]
      }
    }

    if (allocStatus != 0U)
 80069b0:	7cfb      	ldrb	r3, [r7, #19]
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	d01e      	beq.n	80069f4 <ETH_UpdateDescriptor+0x9c>
    {

      if (heth->RxDescList.ItMode != 0U)
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80069ba:	2b00      	cmp	r3, #0
 80069bc:	d004      	beq.n	80069c8 <ETH_UpdateDescriptor+0x70>
      {
        WRITE_REG(dmarxdesc->DESC3, ETH_DMARXNDESCRF_OWN | ETH_DMARXNDESCRF_BUF1V | ETH_DMARXNDESCRF_IOC);
 80069be:	697b      	ldr	r3, [r7, #20]
 80069c0:	f04f 4241 	mov.w	r2, #3238002688	@ 0xc1000000
 80069c4:	60da      	str	r2, [r3, #12]
 80069c6:	e003      	b.n	80069d0 <ETH_UpdateDescriptor+0x78>
      }
      else
      {
        WRITE_REG(dmarxdesc->DESC3, ETH_DMARXNDESCRF_OWN | ETH_DMARXNDESCRF_BUF1V);
 80069c8:	697b      	ldr	r3, [r7, #20]
 80069ca:	f04f 4201 	mov.w	r2, #2164260864	@ 0x81000000
 80069ce:	60da      	str	r2, [r3, #12]
      }

      /* Increment current rx descriptor index */
      INCR_RX_DESC_INDEX(descidx, 1U);
 80069d0:	69fb      	ldr	r3, [r7, #28]
 80069d2:	3301      	adds	r3, #1
 80069d4:	61fb      	str	r3, [r7, #28]
 80069d6:	69fb      	ldr	r3, [r7, #28]
 80069d8:	2b03      	cmp	r3, #3
 80069da:	d902      	bls.n	80069e2 <ETH_UpdateDescriptor+0x8a>
 80069dc:	69fb      	ldr	r3, [r7, #28]
 80069de:	3b04      	subs	r3, #4
 80069e0:	61fb      	str	r3, [r7, #28]
      /* Get current descriptor address */
      dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	69fa      	ldr	r2, [r7, #28]
 80069e6:	3212      	adds	r2, #18
 80069e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80069ec:	617b      	str	r3, [r7, #20]
      desccount--;
 80069ee:	69bb      	ldr	r3, [r7, #24]
 80069f0:	3b01      	subs	r3, #1
 80069f2:	61bb      	str	r3, [r7, #24]
  while ((desccount > 0U) && (allocStatus != 0U))
 80069f4:	69bb      	ldr	r3, [r7, #24]
 80069f6:	2b00      	cmp	r3, #0
 80069f8:	d002      	beq.n	8006a00 <ETH_UpdateDescriptor+0xa8>
 80069fa:	7cfb      	ldrb	r3, [r7, #19]
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	d1c0      	bne.n	8006982 <ETH_UpdateDescriptor+0x2a>
    }
  }

  if (heth->RxDescList.RxBuildDescCnt != desccount)
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006a04:	69ba      	ldr	r2, [r7, #24]
 8006a06:	429a      	cmp	r2, r3
 8006a08:	d01b      	beq.n	8006a42 <ETH_UpdateDescriptor+0xea>
  {
    /* Set the tail pointer index */
    tailidx = (ETH_RX_DESC_CNT + descidx - 1U) % ETH_RX_DESC_CNT;
 8006a0a:	69fb      	ldr	r3, [r7, #28]
 8006a0c:	3303      	adds	r3, #3
 8006a0e:	f003 0303 	and.w	r3, r3, #3
 8006a12:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("dmb 0xF":::"memory");
 8006a14:	f3bf 8f5f 	dmb	sy
}
 8006a18:	bf00      	nop

    /* DMB instruction to avoid race condition */
    __DMB();

    /* Set the Tail pointer address */
    WRITE_REG(heth->Instance->DMACRDTPR, ((uint32_t)(heth->Init.RxDesc + (tailidx))));
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	6919      	ldr	r1, [r3, #16]
 8006a1e:	68fa      	ldr	r2, [r7, #12]
 8006a20:	4613      	mov	r3, r2
 8006a22:	005b      	lsls	r3, r3, #1
 8006a24:	4413      	add	r3, r2
 8006a26:	00db      	lsls	r3, r3, #3
 8006a28:	18ca      	adds	r2, r1, r3
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006a32:	f8c3 2128 	str.w	r2, [r3, #296]	@ 0x128

    heth->RxDescList.RxBuildDescIdx = descidx;
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	69fa      	ldr	r2, [r7, #28]
 8006a3a:	669a      	str	r2, [r3, #104]	@ 0x68
    heth->RxDescList.RxBuildDescCnt = desccount;
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	69ba      	ldr	r2, [r7, #24]
 8006a40:	66da      	str	r2, [r3, #108]	@ 0x6c
  }
}
 8006a42:	bf00      	nop
 8006a44:	3720      	adds	r7, #32
 8006a46:	46bd      	mov	sp, r7
 8006a48:	bd80      	pop	{r7, pc}

08006a4a <HAL_ETH_ReleaseTxPacket>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReleaseTxPacket(ETH_HandleTypeDef *heth)
{
 8006a4a:	b580      	push	{r7, lr}
 8006a4c:	b086      	sub	sp, #24
 8006a4e:	af00      	add	r7, sp, #0
 8006a50:	6078      	str	r0, [r7, #4]
  ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	3318      	adds	r3, #24
 8006a56:	60bb      	str	r3, [r7, #8]
  uint32_t numOfBuf =  dmatxdesclist->BuffersInUse;
 8006a58:	68bb      	ldr	r3, [r7, #8]
 8006a5a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006a5c:	617b      	str	r3, [r7, #20]
  uint32_t idx =       dmatxdesclist->releaseIndex;
 8006a5e:	68bb      	ldr	r3, [r7, #8]
 8006a60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a62:	613b      	str	r3, [r7, #16]
  uint8_t pktTxStatus = 1U;
 8006a64:	2301      	movs	r3, #1
 8006a66:	73fb      	strb	r3, [r7, #15]
#ifdef HAL_ETH_USE_PTP
  ETH_TimeStampTypeDef *timestamp = &heth->TxTimestamp;
#endif /* HAL_ETH_USE_PTP */

  /* Loop through buffers in use.  */
  while ((numOfBuf != 0U) && (pktTxStatus != 0U))
 8006a68:	e047      	b.n	8006afa <HAL_ETH_ReleaseTxPacket+0xb0>
  {
    pktInUse = 1U;
 8006a6a:	2301      	movs	r3, #1
 8006a6c:	73bb      	strb	r3, [r7, #14]
    numOfBuf--;
 8006a6e:	697b      	ldr	r3, [r7, #20]
 8006a70:	3b01      	subs	r3, #1
 8006a72:	617b      	str	r3, [r7, #20]
    /* If no packet, just examine the next packet.  */
    if (dmatxdesclist->PacketAddress[idx] == NULL)
 8006a74:	68ba      	ldr	r2, [r7, #8]
 8006a76:	693b      	ldr	r3, [r7, #16]
 8006a78:	3304      	adds	r3, #4
 8006a7a:	009b      	lsls	r3, r3, #2
 8006a7c:	4413      	add	r3, r2
 8006a7e:	685b      	ldr	r3, [r3, #4]
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	d10a      	bne.n	8006a9a <HAL_ETH_ReleaseTxPacket+0x50>
    {
      /* No packet in use, skip to next.  */
      INCR_TX_DESC_INDEX(idx, 1U);
 8006a84:	693b      	ldr	r3, [r7, #16]
 8006a86:	3301      	adds	r3, #1
 8006a88:	613b      	str	r3, [r7, #16]
 8006a8a:	693b      	ldr	r3, [r7, #16]
 8006a8c:	2b03      	cmp	r3, #3
 8006a8e:	d902      	bls.n	8006a96 <HAL_ETH_ReleaseTxPacket+0x4c>
 8006a90:	693b      	ldr	r3, [r7, #16]
 8006a92:	3b04      	subs	r3, #4
 8006a94:	613b      	str	r3, [r7, #16]
      pktInUse = 0U;
 8006a96:	2300      	movs	r3, #0
 8006a98:	73bb      	strb	r3, [r7, #14]
    }

    if (pktInUse != 0U)
 8006a9a:	7bbb      	ldrb	r3, [r7, #14]
 8006a9c:	2b00      	cmp	r3, #0
 8006a9e:	d02c      	beq.n	8006afa <HAL_ETH_ReleaseTxPacket+0xb0>
    {
      /* Determine if the packet has been transmitted.  */
      if ((heth->Init.TxDesc[idx].DESC3 & ETH_DMATXNDESCRF_OWN) == 0U)
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	68d9      	ldr	r1, [r3, #12]
 8006aa4:	693a      	ldr	r2, [r7, #16]
 8006aa6:	4613      	mov	r3, r2
 8006aa8:	005b      	lsls	r3, r3, #1
 8006aaa:	4413      	add	r3, r2
 8006aac:	00db      	lsls	r3, r3, #3
 8006aae:	440b      	add	r3, r1
 8006ab0:	68db      	ldr	r3, [r3, #12]
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	db1f      	blt.n	8006af6 <HAL_ETH_ReleaseTxPacket+0xac>
        {
          HAL_ETH_TxPtpCallback(dmatxdesclist->PacketAddress[idx], timestamp);
        }
#endif  /* HAL_ETH_USE_PTP */
        /* Release the packet.  */
        HAL_ETH_TxFreeCallback(dmatxdesclist->PacketAddress[idx]);
 8006ab6:	68ba      	ldr	r2, [r7, #8]
 8006ab8:	693b      	ldr	r3, [r7, #16]
 8006aba:	3304      	adds	r3, #4
 8006abc:	009b      	lsls	r3, r3, #2
 8006abe:	4413      	add	r3, r2
 8006ac0:	685b      	ldr	r3, [r3, #4]
 8006ac2:	4618      	mov	r0, r3
 8006ac4:	f008 f8ba 	bl	800ec3c <HAL_ETH_TxFreeCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

        /* Clear the entry in the in-use array.  */
        dmatxdesclist->PacketAddress[idx] = NULL;
 8006ac8:	68ba      	ldr	r2, [r7, #8]
 8006aca:	693b      	ldr	r3, [r7, #16]
 8006acc:	3304      	adds	r3, #4
 8006ace:	009b      	lsls	r3, r3, #2
 8006ad0:	4413      	add	r3, r2
 8006ad2:	2200      	movs	r2, #0
 8006ad4:	605a      	str	r2, [r3, #4]

        /* Update the transmit relesae index and number of buffers in use.  */
        INCR_TX_DESC_INDEX(idx, 1U);
 8006ad6:	693b      	ldr	r3, [r7, #16]
 8006ad8:	3301      	adds	r3, #1
 8006ada:	613b      	str	r3, [r7, #16]
 8006adc:	693b      	ldr	r3, [r7, #16]
 8006ade:	2b03      	cmp	r3, #3
 8006ae0:	d902      	bls.n	8006ae8 <HAL_ETH_ReleaseTxPacket+0x9e>
 8006ae2:	693b      	ldr	r3, [r7, #16]
 8006ae4:	3b04      	subs	r3, #4
 8006ae6:	613b      	str	r3, [r7, #16]
        dmatxdesclist->BuffersInUse = numOfBuf;
 8006ae8:	68bb      	ldr	r3, [r7, #8]
 8006aea:	697a      	ldr	r2, [r7, #20]
 8006aec:	629a      	str	r2, [r3, #40]	@ 0x28
        dmatxdesclist->releaseIndex = idx;
 8006aee:	68bb      	ldr	r3, [r7, #8]
 8006af0:	693a      	ldr	r2, [r7, #16]
 8006af2:	62da      	str	r2, [r3, #44]	@ 0x2c
 8006af4:	e001      	b.n	8006afa <HAL_ETH_ReleaseTxPacket+0xb0>
      }
      else
      {
        /* Get out of the loop!  */
        pktTxStatus = 0U;
 8006af6:	2300      	movs	r3, #0
 8006af8:	73fb      	strb	r3, [r7, #15]
  while ((numOfBuf != 0U) && (pktTxStatus != 0U))
 8006afa:	697b      	ldr	r3, [r7, #20]
 8006afc:	2b00      	cmp	r3, #0
 8006afe:	d002      	beq.n	8006b06 <HAL_ETH_ReleaseTxPacket+0xbc>
 8006b00:	7bfb      	ldrb	r3, [r7, #15]
 8006b02:	2b00      	cmp	r3, #0
 8006b04:	d1b1      	bne.n	8006a6a <HAL_ETH_ReleaseTxPacket+0x20>
      }
    }
  }
  return HAL_OK;
 8006b06:	2300      	movs	r3, #0
}
 8006b08:	4618      	mov	r0, r3
 8006b0a:	3718      	adds	r7, #24
 8006b0c:	46bd      	mov	sp, r7
 8006b0e:	bd80      	pop	{r7, pc}

08006b10 <HAL_ETH_IRQHandler>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
void HAL_ETH_IRQHandler(ETH_HandleTypeDef *heth)
{
 8006b10:	b580      	push	{r7, lr}
 8006b12:	b088      	sub	sp, #32
 8006b14:	af00      	add	r7, sp, #0
 8006b16:	6078      	str	r0, [r7, #4]
  uint32_t mac_flag = READ_REG(heth->Instance->MACISR);
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8006b20:	61fb      	str	r3, [r7, #28]
  uint32_t dma_flag = READ_REG(heth->Instance->DMACSR);
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	681b      	ldr	r3, [r3, #0]
 8006b26:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006b2a:	f8d3 3160 	ldr.w	r3, [r3, #352]	@ 0x160
 8006b2e:	61bb      	str	r3, [r7, #24]
  uint32_t dma_itsource = READ_REG(heth->Instance->DMACIER);
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	681b      	ldr	r3, [r3, #0]
 8006b34:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006b38:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
 8006b3c:	617b      	str	r3, [r7, #20]
  uint32_t exti_d1_flag = READ_REG(EXTI_D1->PR3);
 8006b3e:	4b77      	ldr	r3, [pc, #476]	@ (8006d1c <HAL_ETH_IRQHandler+0x20c>)
 8006b40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b42:	613b      	str	r3, [r7, #16]
#if defined(DUAL_CORE)
  uint32_t exti_d2_flag = READ_REG(EXTI_D2->PR3);
 8006b44:	4b76      	ldr	r3, [pc, #472]	@ (8006d20 <HAL_ETH_IRQHandler+0x210>)
 8006b46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006b48:	60fb      	str	r3, [r7, #12]
#endif /* DUAL_CORE */

  /* Packet received */
  if (((dma_flag & ETH_DMACSR_RI) != 0U) && ((dma_itsource & ETH_DMACIER_RIE) != 0U))
 8006b4a:	69bb      	ldr	r3, [r7, #24]
 8006b4c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006b50:	2b00      	cmp	r3, #0
 8006b52:	d010      	beq.n	8006b76 <HAL_ETH_IRQHandler+0x66>
 8006b54:	697b      	ldr	r3, [r7, #20]
 8006b56:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006b5a:	2b00      	cmp	r3, #0
 8006b5c:	d00b      	beq.n	8006b76 <HAL_ETH_IRQHandler+0x66>
  {
    /* Clear the Eth DMA Rx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMACSR_RI | ETH_DMACSR_NIS);
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006b66:	461a      	mov	r2, r3
 8006b68:	f248 0340 	movw	r3, #32832	@ 0x8040
 8006b6c:	f8c2 3160 	str.w	r3, [r2, #352]	@ 0x160
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Receive complete callback*/
    heth->RxCpltCallback(heth);
#else
    /* Receive complete callback */
    HAL_ETH_RxCpltCallback(heth);
 8006b70:	6878      	ldr	r0, [r7, #4]
 8006b72:	f007 fd61 	bl	800e638 <HAL_ETH_RxCpltCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* Packet transmitted */
  if (((dma_flag & ETH_DMACSR_TI) != 0U) && ((dma_itsource & ETH_DMACIER_TIE) != 0U))
 8006b76:	69bb      	ldr	r3, [r7, #24]
 8006b78:	f003 0301 	and.w	r3, r3, #1
 8006b7c:	2b00      	cmp	r3, #0
 8006b7e:	d010      	beq.n	8006ba2 <HAL_ETH_IRQHandler+0x92>
 8006b80:	697b      	ldr	r3, [r7, #20]
 8006b82:	f003 0301 	and.w	r3, r3, #1
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	d00b      	beq.n	8006ba2 <HAL_ETH_IRQHandler+0x92>
  {
    /* Clear the Eth DMA Tx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMACSR_TI | ETH_DMACSR_NIS);
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006b92:	461a      	mov	r2, r3
 8006b94:	f248 0301 	movw	r3, #32769	@ 0x8001
 8006b98:	f8c2 3160 	str.w	r3, [r2, #352]	@ 0x160
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Transmit complete callback*/
    heth->TxCpltCallback(heth);
#else
    /* Transfer complete callback */
    HAL_ETH_TxCpltCallback(heth);
 8006b9c:	6878      	ldr	r0, [r7, #4]
 8006b9e:	f007 fd5b 	bl	800e658 <HAL_ETH_TxCpltCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* ETH DMA Error */
  if (((dma_flag & ETH_DMACSR_AIS) != 0U) && ((dma_itsource & ETH_DMACIER_AIE) != 0U))
 8006ba2:	69bb      	ldr	r3, [r7, #24]
 8006ba4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006ba8:	2b00      	cmp	r3, #0
 8006baa:	d047      	beq.n	8006c3c <HAL_ETH_IRQHandler+0x12c>
 8006bac:	697b      	ldr	r3, [r7, #20]
 8006bae:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006bb2:	2b00      	cmp	r3, #0
 8006bb4:	d042      	beq.n	8006c3c <HAL_ETH_IRQHandler+0x12c>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_DMA;
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006bbc:	f043 0208 	orr.w	r2, r3, #8
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    /* if fatal bus error occurred */
    if ((dma_flag & ETH_DMACSR_FBE) != 0U)
 8006bc6:	69bb      	ldr	r3, [r7, #24]
 8006bc8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006bcc:	2b00      	cmp	r3, #0
 8006bce:	d01e      	beq.n	8006c0e <HAL_ETH_IRQHandler+0xfe>
    {
      /* Get DMA error code  */
      heth->DMAErrorCode = READ_BIT(heth->Instance->DMACSR, (ETH_DMACSR_FBE | ETH_DMACSR_TPS | ETH_DMACSR_RPS));
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006bd8:	f8d3 2160 	ldr.w	r2, [r3, #352]	@ 0x160
 8006bdc:	f241 1302 	movw	r3, #4354	@ 0x1102
 8006be0:	4013      	ands	r3, r2
 8006be2:	687a      	ldr	r2, [r7, #4]
 8006be4:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c

      /* Disable all interrupts */
      __HAL_ETH_DMA_DISABLE_IT(heth, ETH_DMACIER_NIE | ETH_DMACIER_AIE);
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006bf0:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
 8006bf4:	687a      	ldr	r2, [r7, #4]
 8006bf6:	6812      	ldr	r2, [r2, #0]
 8006bf8:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8006bfc:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8006c00:	f8c2 3134 	str.w	r3, [r2, #308]	@ 0x134

      /* Set HAL state to ERROR */
      heth->gState = HAL_ETH_STATE_ERROR;
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	22e0      	movs	r2, #224	@ 0xe0
 8006c08:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 8006c0c:	e013      	b.n	8006c36 <HAL_ETH_IRQHandler+0x126>
    }
    else
    {
      /* Get DMA error status  */
      heth->DMAErrorCode = READ_BIT(heth->Instance->DMACSR, (ETH_DMACSR_CDE | ETH_DMACSR_ETI | ETH_DMACSR_RWT |
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006c16:	f8d3 3160 	ldr.w	r3, [r3, #352]	@ 0x160
 8006c1a:	f403 42cd 	and.w	r2, r3, #26240	@ 0x6680
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
                                                             ETH_DMACSR_RBU | ETH_DMACSR_AIS));

      /* Clear the interrupt summary flag */
      __HAL_ETH_DMA_CLEAR_IT(heth, (ETH_DMACSR_CDE | ETH_DMACSR_ETI | ETH_DMACSR_RWT |
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8006c2c:	461a      	mov	r2, r3
 8006c2e:	f44f 43cd 	mov.w	r3, #26240	@ 0x6680
 8006c32:	f8c2 3160 	str.w	r3, [r2, #352]	@ 0x160
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered Error callback*/
    heth->ErrorCallback(heth);
#else
    /* Ethernet DMA Error callback */
    HAL_ETH_ErrorCallback(heth);
 8006c36:	6878      	ldr	r0, [r7, #4]
 8006c38:	f007 fd1e 	bl	800e678 <HAL_ETH_ErrorCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* ETH MAC Error IT */
  if (((mac_flag & ETH_MACIER_RXSTSIE) == ETH_MACIER_RXSTSIE) || \
 8006c3c:	69fb      	ldr	r3, [r7, #28]
 8006c3e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006c42:	2b00      	cmp	r3, #0
 8006c44:	d104      	bne.n	8006c50 <HAL_ETH_IRQHandler+0x140>
      ((mac_flag & ETH_MACIER_TXSTSIE) == ETH_MACIER_TXSTSIE))
 8006c46:	69fb      	ldr	r3, [r7, #28]
 8006c48:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((mac_flag & ETH_MACIER_RXSTSIE) == ETH_MACIER_RXSTSIE) || \
 8006c4c:	2b00      	cmp	r3, #0
 8006c4e:	d019      	beq.n	8006c84 <HAL_ETH_IRQHandler+0x174>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_MAC;
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006c56:	f043 0210 	orr.w	r2, r3, #16
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Get MAC Rx Tx status and clear Status register pending bit */
    heth->MACErrorCode = READ_REG(heth->Instance->MACRXTXSR);
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	f8d3 20b8 	ldr.w	r2, [r3, #184]	@ 0xb8
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

    heth->gState = HAL_ETH_STATE_ERROR;
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	22e0      	movs	r2, #224	@ 0xe0
 8006c72:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered Error callback*/
    heth->ErrorCallback(heth);
#else
    /* Ethernet Error callback */
    HAL_ETH_ErrorCallback(heth);
 8006c76:	6878      	ldr	r0, [r7, #4]
 8006c78:	f007 fcfe 	bl	800e678 <HAL_ETH_ErrorCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
    heth->MACErrorCode = (uint32_t)(0x0U);
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	2200      	movs	r2, #0
 8006c80:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  }

  /* ETH PMT IT */
  if ((mac_flag & ETH_MAC_PMT_IT) != 0U)
 8006c84:	69fb      	ldr	r3, [r7, #28]
 8006c86:	f003 0310 	and.w	r3, r3, #16
 8006c8a:	2b00      	cmp	r3, #0
 8006c8c:	d00f      	beq.n	8006cae <HAL_ETH_IRQHandler+0x19e>
  {
    /* Get MAC Wake-up source and clear the status register pending bit */
    heth->MACWakeUpEvent = READ_BIT(heth->Instance->MACPCSR, (ETH_MACPCSR_RWKPRCVD | ETH_MACPCSR_MGKPRCVD));
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8006c96:	f003 0260 	and.w	r2, r3, #96	@ 0x60
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered PMT callback*/
    heth->PMTCallback(heth);
#else
    /* Ethernet PMT callback */
    HAL_ETH_PMTCallback(heth);
 8006ca0:	6878      	ldr	r0, [r7, #4]
 8006ca2:	f000 f83f 	bl	8006d24 <HAL_ETH_PMTCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

    heth->MACWakeUpEvent = (uint32_t)(0x0U);
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	2200      	movs	r2, #0
 8006caa:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  }

  /* ETH EEE IT */
  if ((mac_flag & ETH_MAC_LPI_IT) != 0U)
 8006cae:	69fb      	ldr	r3, [r7, #28]
 8006cb0:	f003 0320 	and.w	r3, r3, #32
 8006cb4:	2b00      	cmp	r3, #0
 8006cb6:	d00f      	beq.n	8006cd8 <HAL_ETH_IRQHandler+0x1c8>
  {
    /* Get MAC LPI interrupt source and clear the status register pending bit */
    heth->MACLPIEvent = READ_BIT(heth->Instance->MACLCSR, 0x0000000FU);
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 8006cc0:	f003 020f 	and.w	r2, r3, #15
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered EEE callback*/
    heth->EEECallback(heth);
#else
    /* Ethernet EEE callback */
    HAL_ETH_EEECallback(heth);
 8006cca:	6878      	ldr	r0, [r7, #4]
 8006ccc:	f000 f834 	bl	8006d38 <HAL_ETH_EEECallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

    heth->MACLPIEvent = (uint32_t)(0x0U);
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	2200      	movs	r2, #0
 8006cd4:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
  }

#if defined(DUAL_CORE)
  if (HAL_GetCurrentCPUID() == CM7_CPUID)
 8006cd8:	f7fe fe48 	bl	800596c <HAL_GetCurrentCPUID>
 8006cdc:	4603      	mov	r3, r0
 8006cde:	2b03      	cmp	r3, #3
 8006ce0:	d10c      	bne.n	8006cfc <HAL_ETH_IRQHandler+0x1ec>
  {
    /* check ETH WAKEUP exti flag */
    if ((exti_d1_flag & ETH_WAKEUP_EXTI_LINE) != 0U)
 8006ce2:	693b      	ldr	r3, [r7, #16]
 8006ce4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006ce8:	2b00      	cmp	r3, #0
 8006cea:	d013      	beq.n	8006d14 <HAL_ETH_IRQHandler+0x204>
    {
      /* Clear ETH WAKEUP Exti pending bit */
      __HAL_ETH_WAKEUP_EXTI_CLEAR_FLAG(ETH_WAKEUP_EXTI_LINE);
 8006cec:	4b0b      	ldr	r3, [pc, #44]	@ (8006d1c <HAL_ETH_IRQHandler+0x20c>)
 8006cee:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8006cf2:	629a      	str	r2, [r3, #40]	@ 0x28
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
      /* Call registered WakeUp callback*/
      heth->WakeUpCallback(heth);
#else
      /* ETH WAKEUP callback */
      HAL_ETH_WakeUpCallback(heth);
 8006cf4:	6878      	ldr	r0, [r7, #4]
 8006cf6:	f000 f829 	bl	8006d4c <HAL_ETH_WakeUpCallback>
    /* ETH WAKEUP callback */
    HAL_ETH_WakeUpCallback(heth);
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }
#endif /* DUAL_CORE */
}
 8006cfa:	e00b      	b.n	8006d14 <HAL_ETH_IRQHandler+0x204>
    if ((exti_d2_flag & ETH_WAKEUP_EXTI_LINE) != 0U)
 8006cfc:	68fb      	ldr	r3, [r7, #12]
 8006cfe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006d02:	2b00      	cmp	r3, #0
 8006d04:	d006      	beq.n	8006d14 <HAL_ETH_IRQHandler+0x204>
      __HAL_ETH_WAKEUP_EXTID2_CLEAR_FLAG(ETH_WAKEUP_EXTI_LINE);
 8006d06:	4b06      	ldr	r3, [pc, #24]	@ (8006d20 <HAL_ETH_IRQHandler+0x210>)
 8006d08:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8006d0c:	629a      	str	r2, [r3, #40]	@ 0x28
      HAL_ETH_WakeUpCallback(heth);
 8006d0e:	6878      	ldr	r0, [r7, #4]
 8006d10:	f000 f81c 	bl	8006d4c <HAL_ETH_WakeUpCallback>
}
 8006d14:	bf00      	nop
 8006d16:	3720      	adds	r7, #32
 8006d18:	46bd      	mov	sp, r7
 8006d1a:	bd80      	pop	{r7, pc}
 8006d1c:	58000080 	.word	0x58000080
 8006d20:	580000c0 	.word	0x580000c0

08006d24 <HAL_ETH_PMTCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_PMTCallback(ETH_HandleTypeDef *heth)
{
 8006d24:	b480      	push	{r7}
 8006d26:	b083      	sub	sp, #12
 8006d28:	af00      	add	r7, sp, #0
 8006d2a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_PMTCallback could be implemented in the user file
  */
}
 8006d2c:	bf00      	nop
 8006d2e:	370c      	adds	r7, #12
 8006d30:	46bd      	mov	sp, r7
 8006d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d36:	4770      	bx	lr

08006d38 <HAL_ETH_EEECallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_EEECallback(ETH_HandleTypeDef *heth)
{
 8006d38:	b480      	push	{r7}
 8006d3a:	b083      	sub	sp, #12
 8006d3c:	af00      	add	r7, sp, #0
 8006d3e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_EEECallback could be implemented in the user file
  */
}
 8006d40:	bf00      	nop
 8006d42:	370c      	adds	r7, #12
 8006d44:	46bd      	mov	sp, r7
 8006d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d4a:	4770      	bx	lr

08006d4c <HAL_ETH_WakeUpCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_WakeUpCallback(ETH_HandleTypeDef *heth)
{
 8006d4c:	b480      	push	{r7}
 8006d4e:	b083      	sub	sp, #12
 8006d50:	af00      	add	r7, sp, #0
 8006d52:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ETH_WakeUpCallback could be implemented in the user file
   */
}
 8006d54:	bf00      	nop
 8006d56:	370c      	adds	r7, #12
 8006d58:	46bd      	mov	sp, r7
 8006d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d5e:	4770      	bx	lr

08006d60 <HAL_ETH_SetMDIOClockRange>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
void HAL_ETH_SetMDIOClockRange(ETH_HandleTypeDef *heth)
{
 8006d60:	b580      	push	{r7, lr}
 8006d62:	b084      	sub	sp, #16
 8006d64:	af00      	add	r7, sp, #0
 8006d66:	6078      	str	r0, [r7, #4]
  uint32_t hclk;
  uint32_t tmpreg;

  /* Get the ETHERNET MACMDIOAR value */
  tmpreg = (heth->Instance)->MACMDIOAR;
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8006d70:	60fb      	str	r3, [r7, #12]

  /* Clear CSR Clock Range bits */
  tmpreg &= ~ETH_MACMDIOAR_CR;
 8006d72:	68fb      	ldr	r3, [r7, #12]
 8006d74:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8006d78:	60fb      	str	r3, [r7, #12]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 8006d7a:	f002 f867 	bl	8008e4c <HAL_RCC_GetHCLKFreq>
 8006d7e:	60b8      	str	r0, [r7, #8]

  /* Set CR bits depending on hclk value */
  if (hclk < 35000000U)
 8006d80:	68bb      	ldr	r3, [r7, #8]
 8006d82:	4a1a      	ldr	r2, [pc, #104]	@ (8006dec <HAL_ETH_SetMDIOClockRange+0x8c>)
 8006d84:	4293      	cmp	r3, r2
 8006d86:	d804      	bhi.n	8006d92 <HAL_ETH_SetMDIOClockRange+0x32>
  {
    /* CSR Clock Range between 0-35 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV16;
 8006d88:	68fb      	ldr	r3, [r7, #12]
 8006d8a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8006d8e:	60fb      	str	r3, [r7, #12]
 8006d90:	e022      	b.n	8006dd8 <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else if (hclk < 60000000U)
 8006d92:	68bb      	ldr	r3, [r7, #8]
 8006d94:	4a16      	ldr	r2, [pc, #88]	@ (8006df0 <HAL_ETH_SetMDIOClockRange+0x90>)
 8006d96:	4293      	cmp	r3, r2
 8006d98:	d204      	bcs.n	8006da4 <HAL_ETH_SetMDIOClockRange+0x44>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV26;
 8006d9a:	68fb      	ldr	r3, [r7, #12]
 8006d9c:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8006da0:	60fb      	str	r3, [r7, #12]
 8006da2:	e019      	b.n	8006dd8 <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else if (hclk < 100000000U)
 8006da4:	68bb      	ldr	r3, [r7, #8]
 8006da6:	4a13      	ldr	r2, [pc, #76]	@ (8006df4 <HAL_ETH_SetMDIOClockRange+0x94>)
 8006da8:	4293      	cmp	r3, r2
 8006daa:	d915      	bls.n	8006dd8 <HAL_ETH_SetMDIOClockRange+0x78>
  {
    /* CSR Clock Range between 60-100 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
  }
  else if (hclk < 150000000U)
 8006dac:	68bb      	ldr	r3, [r7, #8]
 8006dae:	4a12      	ldr	r2, [pc, #72]	@ (8006df8 <HAL_ETH_SetMDIOClockRange+0x98>)
 8006db0:	4293      	cmp	r3, r2
 8006db2:	d804      	bhi.n	8006dbe <HAL_ETH_SetMDIOClockRange+0x5e>
  {
    /* CSR Clock Range between 100-150 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV62;
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006dba:	60fb      	str	r3, [r7, #12]
 8006dbc:	e00c      	b.n	8006dd8 <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else if (hclk < 250000000U)
 8006dbe:	68bb      	ldr	r3, [r7, #8]
 8006dc0:	4a0e      	ldr	r2, [pc, #56]	@ (8006dfc <HAL_ETH_SetMDIOClockRange+0x9c>)
 8006dc2:	4293      	cmp	r3, r2
 8006dc4:	d804      	bhi.n	8006dd0 <HAL_ETH_SetMDIOClockRange+0x70>
  {
    /* CSR Clock Range between 150-250 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV102;
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8006dcc:	60fb      	str	r3, [r7, #12]
 8006dce:	e003      	b.n	8006dd8 <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else /* (hclk >= 250000000U) */
  {
    /* CSR Clock >= 250 MHz */
    tmpreg |= (uint32_t)(ETH_MACMDIOAR_CR_DIV124);
 8006dd0:	68fb      	ldr	r3, [r7, #12]
 8006dd2:	f443 63a0 	orr.w	r3, r3, #1280	@ 0x500
 8006dd6:	60fb      	str	r3, [r7, #12]
  }

  /* Configure the CSR Clock Range */
  (heth->Instance)->MACMDIOAR = (uint32_t)tmpreg;
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	68fa      	ldr	r2, [r7, #12]
 8006dde:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
}
 8006de2:	bf00      	nop
 8006de4:	3710      	adds	r7, #16
 8006de6:	46bd      	mov	sp, r7
 8006de8:	bd80      	pop	{r7, pc}
 8006dea:	bf00      	nop
 8006dec:	02160ebf 	.word	0x02160ebf
 8006df0:	03938700 	.word	0x03938700
 8006df4:	05f5e0ff 	.word	0x05f5e0ff
 8006df8:	08f0d17f 	.word	0x08f0d17f
 8006dfc:	0ee6b27f 	.word	0x0ee6b27f

08006e00 <HAL_ETH_GetError>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval ETH Error Code
  */
uint32_t HAL_ETH_GetError(const ETH_HandleTypeDef *heth)
{
 8006e00:	b480      	push	{r7}
 8006e02:	b083      	sub	sp, #12
 8006e04:	af00      	add	r7, sp, #0
 8006e06:	6078      	str	r0, [r7, #4]
  return heth->ErrorCode;
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
}
 8006e0e:	4618      	mov	r0, r3
 8006e10:	370c      	adds	r7, #12
 8006e12:	46bd      	mov	sp, r7
 8006e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e18:	4770      	bx	lr

08006e1a <HAL_ETH_GetDMAError>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval ETH DMA Error Code
  */
uint32_t HAL_ETH_GetDMAError(const ETH_HandleTypeDef *heth)
{
 8006e1a:	b480      	push	{r7}
 8006e1c:	b083      	sub	sp, #12
 8006e1e:	af00      	add	r7, sp, #0
 8006e20:	6078      	str	r0, [r7, #4]
  return heth->DMAErrorCode;
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
}
 8006e28:	4618      	mov	r0, r3
 8006e2a:	370c      	adds	r7, #12
 8006e2c:	46bd      	mov	sp, r7
 8006e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e32:	4770      	bx	lr

08006e34 <ETH_SetMACConfig>:
/** @addtogroup ETH_Private_Functions   ETH Private Functions
  * @{
  */

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 8006e34:	b480      	push	{r7}
 8006e36:	b085      	sub	sp, #20
 8006e38:	af00      	add	r7, sp, #0
 8006e3a:	6078      	str	r0, [r7, #4]
 8006e3c:	6039      	str	r1, [r7, #0]
  uint32_t macregval;

  /*------------------------ MACCR Configuration --------------------*/
  macregval = (macconf->InterPacketGapVal |
 8006e3e:	683b      	ldr	r3, [r7, #0]
 8006e40:	689a      	ldr	r2, [r3, #8]
               macconf->SourceAddrControl |
 8006e42:	683b      	ldr	r3, [r7, #0]
 8006e44:	681b      	ldr	r3, [r3, #0]
  macregval = (macconf->InterPacketGapVal |
 8006e46:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ChecksumOffload << 27) |
 8006e48:	683b      	ldr	r3, [r7, #0]
 8006e4a:	791b      	ldrb	r3, [r3, #4]
 8006e4c:	06db      	lsls	r3, r3, #27
               macconf->SourceAddrControl |
 8006e4e:	431a      	orrs	r2, r3
               ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 8006e50:	683b      	ldr	r3, [r7, #0]
 8006e52:	7b1b      	ldrb	r3, [r3, #12]
 8006e54:	05db      	lsls	r3, r3, #23
               ((uint32_t)macconf->ChecksumOffload << 27) |
 8006e56:	431a      	orrs	r2, r3
               ((uint32_t)macconf->Support2KPacket  << 22) |
 8006e58:	683b      	ldr	r3, [r7, #0]
 8006e5a:	7b5b      	ldrb	r3, [r3, #13]
 8006e5c:	059b      	lsls	r3, r3, #22
               ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 8006e5e:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CRCStripTypePacket << 21) |
 8006e60:	683b      	ldr	r3, [r7, #0]
 8006e62:	7b9b      	ldrb	r3, [r3, #14]
 8006e64:	055b      	lsls	r3, r3, #21
               ((uint32_t)macconf->Support2KPacket  << 22) |
 8006e66:	431a      	orrs	r2, r3
               ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 8006e68:	683b      	ldr	r3, [r7, #0]
 8006e6a:	7bdb      	ldrb	r3, [r3, #15]
 8006e6c:	051b      	lsls	r3, r3, #20
               ((uint32_t)macconf->CRCStripTypePacket << 21) |
 8006e6e:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 8006e70:	683a      	ldr	r2, [r7, #0]
 8006e72:	7c12      	ldrb	r2, [r2, #16]
 8006e74:	2a00      	cmp	r2, #0
 8006e76:	d102      	bne.n	8006e7e <ETH_SetMACConfig+0x4a>
 8006e78:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8006e7c:	e000      	b.n	8006e80 <ETH_SetMACConfig+0x4c>
 8006e7e:	2200      	movs	r2, #0
               ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 8006e80:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 8006e82:	683a      	ldr	r2, [r7, #0]
 8006e84:	7c52      	ldrb	r2, [r2, #17]
 8006e86:	2a00      	cmp	r2, #0
 8006e88:	d102      	bne.n	8006e90 <ETH_SetMACConfig+0x5c>
 8006e8a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8006e8e:	e000      	b.n	8006e92 <ETH_SetMACConfig+0x5e>
 8006e90:	2200      	movs	r2, #0
               ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 8006e92:	431a      	orrs	r2, r3
               ((uint32_t)macconf->JumboPacket << 16) |
 8006e94:	683b      	ldr	r3, [r7, #0]
 8006e96:	7c9b      	ldrb	r3, [r3, #18]
 8006e98:	041b      	lsls	r3, r3, #16
               ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 8006e9a:	431a      	orrs	r2, r3
               macconf->Speed |
 8006e9c:	683b      	ldr	r3, [r7, #0]
 8006e9e:	695b      	ldr	r3, [r3, #20]
               ((uint32_t)macconf->JumboPacket << 16) |
 8006ea0:	431a      	orrs	r2, r3
               macconf->DuplexMode |
 8006ea2:	683b      	ldr	r3, [r7, #0]
 8006ea4:	699b      	ldr	r3, [r3, #24]
               macconf->Speed |
 8006ea6:	431a      	orrs	r2, r3
               ((uint32_t)macconf->LoopbackMode << 12) |
 8006ea8:	683b      	ldr	r3, [r7, #0]
 8006eaa:	7f1b      	ldrb	r3, [r3, #28]
 8006eac:	031b      	lsls	r3, r3, #12
               macconf->DuplexMode |
 8006eae:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11) |
 8006eb0:	683b      	ldr	r3, [r7, #0]
 8006eb2:	7f5b      	ldrb	r3, [r3, #29]
 8006eb4:	02db      	lsls	r3, r3, #11
               ((uint32_t)macconf->LoopbackMode << 12) |
 8006eb6:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10) |
 8006eb8:	683a      	ldr	r2, [r7, #0]
 8006eba:	7f92      	ldrb	r2, [r2, #30]
 8006ebc:	2a00      	cmp	r2, #0
 8006ebe:	d102      	bne.n	8006ec6 <ETH_SetMACConfig+0x92>
 8006ec0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8006ec4:	e000      	b.n	8006ec8 <ETH_SetMACConfig+0x94>
 8006ec6:	2200      	movs	r2, #0
               ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11) |
 8006ec8:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CarrierSenseDuringTransmit << 9) |
 8006eca:	683b      	ldr	r3, [r7, #0]
 8006ecc:	7fdb      	ldrb	r3, [r3, #31]
 8006ece:	025b      	lsls	r3, r3, #9
               ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10) |
 8006ed0:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8) |
 8006ed2:	683a      	ldr	r2, [r7, #0]
 8006ed4:	f892 2020 	ldrb.w	r2, [r2, #32]
 8006ed8:	2a00      	cmp	r2, #0
 8006eda:	d102      	bne.n	8006ee2 <ETH_SetMACConfig+0xae>
 8006edc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8006ee0:	e000      	b.n	8006ee4 <ETH_SetMACConfig+0xb0>
 8006ee2:	2200      	movs	r2, #0
               ((uint32_t)macconf->CarrierSenseDuringTransmit << 9) |
 8006ee4:	431a      	orrs	r2, r3
               macconf->BackOffLimit |
 8006ee6:	683b      	ldr	r3, [r7, #0]
 8006ee8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
               ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8) |
 8006eea:	431a      	orrs	r2, r3
               ((uint32_t)macconf->DeferralCheck << 4) |
 8006eec:	683b      	ldr	r3, [r7, #0]
 8006eee:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006ef2:	011b      	lsls	r3, r3, #4
               macconf->BackOffLimit |
 8006ef4:	431a      	orrs	r2, r3
               macconf->PreambleLength);
 8006ef6:	683b      	ldr	r3, [r7, #0]
 8006ef8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
  macregval = (macconf->InterPacketGapVal |
 8006efa:	4313      	orrs	r3, r2
 8006efc:	60fb      	str	r3, [r7, #12]

  /* Write to MACCR */
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	681b      	ldr	r3, [r3, #0]
 8006f02:	681a      	ldr	r2, [r3, #0]
 8006f04:	4b56      	ldr	r3, [pc, #344]	@ (8007060 <ETH_SetMACConfig+0x22c>)
 8006f06:	4013      	ands	r3, r2
 8006f08:	687a      	ldr	r2, [r7, #4]
 8006f0a:	6812      	ldr	r2, [r2, #0]
 8006f0c:	68f9      	ldr	r1, [r7, #12]
 8006f0e:	430b      	orrs	r3, r1
 8006f10:	6013      	str	r3, [r2, #0]

  /*------------------------ MACECR Configuration --------------------*/
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 8006f12:	683b      	ldr	r3, [r7, #0]
 8006f14:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006f16:	065a      	lsls	r2, r3, #25
               ((uint32_t)macconf->ExtendedInterPacketGap << 24) |
 8006f18:	683b      	ldr	r3, [r7, #0]
 8006f1a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8006f1e:	061b      	lsls	r3, r3, #24
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 8006f20:	431a      	orrs	r2, r3
               ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18) |
 8006f22:	683b      	ldr	r3, [r7, #0]
 8006f24:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8006f28:	049b      	lsls	r3, r3, #18
               ((uint32_t)macconf->ExtendedInterPacketGap << 24) |
 8006f2a:	431a      	orrs	r2, r3
               ((uint32_t)macconf->SlowProtocolDetect << 17) |
 8006f2c:	683b      	ldr	r3, [r7, #0]
 8006f2e:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8006f32:	045b      	lsls	r3, r3, #17
               ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18) |
 8006f34:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->CRCCheckingRxPackets == DISABLE) ? 1U : 0U) << 16) |
 8006f36:	683a      	ldr	r2, [r7, #0]
 8006f38:	f892 2032 	ldrb.w	r2, [r2, #50]	@ 0x32
 8006f3c:	2a00      	cmp	r2, #0
 8006f3e:	d102      	bne.n	8006f46 <ETH_SetMACConfig+0x112>
 8006f40:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8006f44:	e000      	b.n	8006f48 <ETH_SetMACConfig+0x114>
 8006f46:	2200      	movs	r2, #0
               ((uint32_t)macconf->SlowProtocolDetect << 17) |
 8006f48:	431a      	orrs	r2, r3
               macconf->GiantPacketSizeLimit);
 8006f4a:	683b      	ldr	r3, [r7, #0]
 8006f4c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 8006f4e:	4313      	orrs	r3, r2
 8006f50:	60fb      	str	r3, [r7, #12]

  /* Write to MACECR */
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	685a      	ldr	r2, [r3, #4]
 8006f58:	4b42      	ldr	r3, [pc, #264]	@ (8007064 <ETH_SetMACConfig+0x230>)
 8006f5a:	4013      	ands	r3, r2
 8006f5c:	687a      	ldr	r2, [r7, #4]
 8006f5e:	6812      	ldr	r2, [r2, #0]
 8006f60:	68f9      	ldr	r1, [r7, #12]
 8006f62:	430b      	orrs	r3, r1
 8006f64:	6053      	str	r3, [r2, #4]

  /*------------------------ MACWTR Configuration --------------------*/
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 8006f66:	683b      	ldr	r3, [r7, #0]
 8006f68:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006f6c:	021a      	lsls	r2, r3, #8
               macconf->WatchdogTimeout);
 8006f6e:	683b      	ldr	r3, [r7, #0]
 8006f70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 8006f72:	4313      	orrs	r3, r2
 8006f74:	60fb      	str	r3, [r7, #12]

  /* Write to MACWTR */
  MODIFY_REG(heth->Instance->MACWTR, ETH_MACWTR_MASK, macregval);
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	681b      	ldr	r3, [r3, #0]
 8006f7a:	68da      	ldr	r2, [r3, #12]
 8006f7c:	4b3a      	ldr	r3, [pc, #232]	@ (8007068 <ETH_SetMACConfig+0x234>)
 8006f7e:	4013      	ands	r3, r2
 8006f80:	687a      	ldr	r2, [r7, #4]
 8006f82:	6812      	ldr	r2, [r2, #0]
 8006f84:	68f9      	ldr	r1, [r7, #12]
 8006f86:	430b      	orrs	r3, r1
 8006f88:	60d3      	str	r3, [r2, #12]

  /*------------------------ MACTFCR Configuration --------------------*/
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8006f8a:	683b      	ldr	r3, [r7, #0]
 8006f8c:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8006f90:	005a      	lsls	r2, r3, #1
               macconf->PauseLowThreshold |
 8006f92:	683b      	ldr	r3, [r7, #0]
 8006f94:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8006f96:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7) |
 8006f98:	683a      	ldr	r2, [r7, #0]
 8006f9a:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 8006f9e:	2a00      	cmp	r2, #0
 8006fa0:	d101      	bne.n	8006fa6 <ETH_SetMACConfig+0x172>
 8006fa2:	2280      	movs	r2, #128	@ 0x80
 8006fa4:	e000      	b.n	8006fa8 <ETH_SetMACConfig+0x174>
 8006fa6:	2200      	movs	r2, #0
               macconf->PauseLowThreshold |
 8006fa8:	431a      	orrs	r2, r3
               (macconf->PauseTime << 16));
 8006faa:	683b      	ldr	r3, [r7, #0]
 8006fac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006fae:	041b      	lsls	r3, r3, #16
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8006fb0:	4313      	orrs	r3, r2
 8006fb2:	60fb      	str	r3, [r7, #12]

  /* Write to MACTFCR */
  MODIFY_REG(heth->Instance->MACTFCR, ETH_MACTFCR_MASK, macregval);
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8006fba:	f64f 730d 	movw	r3, #65293	@ 0xff0d
 8006fbe:	4013      	ands	r3, r2
 8006fc0:	687a      	ldr	r2, [r7, #4]
 8006fc2:	6812      	ldr	r2, [r2, #0]
 8006fc4:	68f9      	ldr	r1, [r7, #12]
 8006fc6:	430b      	orrs	r3, r1
 8006fc8:	6713      	str	r3, [r2, #112]	@ 0x70

  /*------------------------ MACRFCR Configuration --------------------*/
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 8006fca:	683b      	ldr	r3, [r7, #0]
 8006fcc:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 8006fd0:	461a      	mov	r2, r3
               ((uint32_t)macconf->UnicastPausePacketDetect << 1));
 8006fd2:	683b      	ldr	r3, [r7, #0]
 8006fd4:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 8006fd8:	005b      	lsls	r3, r3, #1
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 8006fda:	4313      	orrs	r3, r2
 8006fdc:	60fb      	str	r3, [r7, #12]

  /* Write to MACRFCR */
  MODIFY_REG(heth->Instance->MACRFCR, ETH_MACRFCR_MASK, macregval);
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006fe6:	f023 0103 	bic.w	r1, r3, #3
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	68fa      	ldr	r2, [r7, #12]
 8006ff0:	430a      	orrs	r2, r1
 8006ff2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /*------------------------ MTLTQOMR Configuration --------------------*/
  /* Write to MTLTQOMR */
  MODIFY_REG(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_MASK, macconf->TransmitQueueMode);
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	f8d3 3d00 	ldr.w	r3, [r3, #3328]	@ 0xd00
 8006ffe:	f023 0172 	bic.w	r1, r3, #114	@ 0x72
 8007002:	683b      	ldr	r3, [r7, #0]
 8007004:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	430a      	orrs	r2, r1
 800700c:	f8c3 2d00 	str.w	r2, [r3, #3328]	@ 0xd00

  /*------------------------ MTLRQOMR Configuration --------------------*/
  macregval = (macconf->ReceiveQueueMode |
 8007010:	683b      	ldr	r3, [r7, #0]
 8007012:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 8007014:	683a      	ldr	r2, [r7, #0]
 8007016:	f892 2060 	ldrb.w	r2, [r2, #96]	@ 0x60
 800701a:	2a00      	cmp	r2, #0
 800701c:	d101      	bne.n	8007022 <ETH_SetMACConfig+0x1ee>
 800701e:	2240      	movs	r2, #64	@ 0x40
 8007020:	e000      	b.n	8007024 <ETH_SetMACConfig+0x1f0>
 8007022:	2200      	movs	r2, #0
  macregval = (macconf->ReceiveQueueMode |
 8007024:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ForwardRxErrorPacket << 4) |
 8007026:	683b      	ldr	r3, [r7, #0]
 8007028:	f893 3061 	ldrb.w	r3, [r3, #97]	@ 0x61
 800702c:	011b      	lsls	r3, r3, #4
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 800702e:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ForwardRxUndersizedGoodPacket << 3));
 8007030:	683b      	ldr	r3, [r7, #0]
 8007032:	f893 3062 	ldrb.w	r3, [r3, #98]	@ 0x62
 8007036:	00db      	lsls	r3, r3, #3
  macregval = (macconf->ReceiveQueueMode |
 8007038:	4313      	orrs	r3, r2
 800703a:	60fb      	str	r3, [r7, #12]

  /* Write to MTLRQOMR */
  MODIFY_REG(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_MASK, macregval);
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	@ 0xd30
 8007044:	f023 017b 	bic.w	r1, r3, #123	@ 0x7b
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	68fa      	ldr	r2, [r7, #12]
 800704e:	430a      	orrs	r2, r1
 8007050:	f8c3 2d30 	str.w	r2, [r3, #3376]	@ 0xd30
}
 8007054:	bf00      	nop
 8007056:	3714      	adds	r7, #20
 8007058:	46bd      	mov	sp, r7
 800705a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800705e:	4770      	bx	lr
 8007060:	00048083 	.word	0x00048083
 8007064:	c0f88000 	.word	0xc0f88000
 8007068:	fffffef0 	.word	0xfffffef0

0800706c <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 800706c:	b480      	push	{r7}
 800706e:	b085      	sub	sp, #20
 8007070:	af00      	add	r7, sp, #0
 8007072:	6078      	str	r0, [r7, #4]
 8007074:	6039      	str	r1, [r7, #0]
  uint32_t dmaregval;

  /*------------------------ DMAMR Configuration --------------------*/
  MODIFY_REG(heth->Instance->DMAMR, ETH_DMAMR_MASK, dmaconf->DMAArbitration);
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800707e:	681a      	ldr	r2, [r3, #0]
 8007080:	4b38      	ldr	r3, [pc, #224]	@ (8007164 <ETH_SetDMAConfig+0xf8>)
 8007082:	4013      	ands	r3, r2
 8007084:	683a      	ldr	r2, [r7, #0]
 8007086:	6811      	ldr	r1, [r2, #0]
 8007088:	687a      	ldr	r2, [r7, #4]
 800708a:	6812      	ldr	r2, [r2, #0]
 800708c:	430b      	orrs	r3, r1
 800708e:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8007092:	6013      	str	r3, [r2, #0]

  /*------------------------ DMASBMR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8007094:	683b      	ldr	r3, [r7, #0]
 8007096:	791b      	ldrb	r3, [r3, #4]
 8007098:	031a      	lsls	r2, r3, #12
               dmaconf->BurstMode |
 800709a:	683b      	ldr	r3, [r7, #0]
 800709c:	689b      	ldr	r3, [r3, #8]
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 800709e:	431a      	orrs	r2, r3
               ((uint32_t)dmaconf->RebuildINCRxBurst << 15));
 80070a0:	683b      	ldr	r3, [r7, #0]
 80070a2:	7b1b      	ldrb	r3, [r3, #12]
 80070a4:	03db      	lsls	r3, r3, #15
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 80070a6:	4313      	orrs	r3, r2
 80070a8:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMASBMR, ETH_DMASBMR_MASK, dmaregval);
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80070b2:	685a      	ldr	r2, [r3, #4]
 80070b4:	4b2c      	ldr	r3, [pc, #176]	@ (8007168 <ETH_SetDMAConfig+0xfc>)
 80070b6:	4013      	ands	r3, r2
 80070b8:	687a      	ldr	r2, [r7, #4]
 80070ba:	6812      	ldr	r2, [r2, #0]
 80070bc:	68f9      	ldr	r1, [r7, #12]
 80070be:	430b      	orrs	r3, r1
 80070c0:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80070c4:	6053      	str	r3, [r2, #4]

  /*------------------------ DMACCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 80070c6:	683b      	ldr	r3, [r7, #0]
 80070c8:	7b5b      	ldrb	r3, [r3, #13]
 80070ca:	041a      	lsls	r2, r3, #16
               dmaconf->MaximumSegmentSize);
 80070cc:	683b      	ldr	r3, [r7, #0]
 80070ce:	6a1b      	ldr	r3, [r3, #32]
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 80070d0:	4313      	orrs	r3, r2
 80070d2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_MASK, dmaregval);
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80070dc:	f8d3 2100 	ldr.w	r2, [r3, #256]	@ 0x100
 80070e0:	4b22      	ldr	r3, [pc, #136]	@ (800716c <ETH_SetDMAConfig+0x100>)
 80070e2:	4013      	ands	r3, r2
 80070e4:	687a      	ldr	r2, [r7, #4]
 80070e6:	6812      	ldr	r2, [r2, #0]
 80070e8:	68f9      	ldr	r1, [r7, #12]
 80070ea:	430b      	orrs	r3, r1
 80070ec:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80070f0:	f8c2 3100 	str.w	r3, [r2, #256]	@ 0x100

  /*------------------------ DMACTCR Configuration --------------------*/
  dmaregval = (dmaconf->TxDMABurstLength |
 80070f4:	683b      	ldr	r3, [r7, #0]
 80070f6:	691a      	ldr	r2, [r3, #16]
               ((uint32_t)dmaconf->SecondPacketOperate << 4) |
 80070f8:	683b      	ldr	r3, [r7, #0]
 80070fa:	7d1b      	ldrb	r3, [r3, #20]
 80070fc:	011b      	lsls	r3, r3, #4
  dmaregval = (dmaconf->TxDMABurstLength |
 80070fe:	431a      	orrs	r2, r3
               ((uint32_t)dmaconf->TCPSegmentation << 12));
 8007100:	683b      	ldr	r3, [r7, #0]
 8007102:	7f5b      	ldrb	r3, [r3, #29]
 8007104:	031b      	lsls	r3, r3, #12
  dmaregval = (dmaconf->TxDMABurstLength |
 8007106:	4313      	orrs	r3, r2
 8007108:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMACTCR, ETH_DMACTCR_MASK, dmaregval);
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007112:	f8d3 2104 	ldr.w	r2, [r3, #260]	@ 0x104
 8007116:	4b16      	ldr	r3, [pc, #88]	@ (8007170 <ETH_SetDMAConfig+0x104>)
 8007118:	4013      	ands	r3, r2
 800711a:	687a      	ldr	r2, [r7, #4]
 800711c:	6812      	ldr	r2, [r2, #0]
 800711e:	68f9      	ldr	r1, [r7, #12]
 8007120:	430b      	orrs	r3, r1
 8007122:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8007126:	f8c2 3104 	str.w	r3, [r2, #260]	@ 0x104

  /*------------------------ DMACRCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 800712a:	683b      	ldr	r3, [r7, #0]
 800712c:	7f1b      	ldrb	r3, [r3, #28]
 800712e:	07da      	lsls	r2, r3, #31
               dmaconf->RxDMABurstLength);
 8007130:	683b      	ldr	r3, [r7, #0]
 8007132:	699b      	ldr	r3, [r3, #24]
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 8007134:	4313      	orrs	r3, r2
 8007136:	60fb      	str	r3, [r7, #12]

  /* Write to DMACRCR */
  MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_MASK, dmaregval);
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007140:	f8d3 2108 	ldr.w	r2, [r3, #264]	@ 0x108
 8007144:	4b0b      	ldr	r3, [pc, #44]	@ (8007174 <ETH_SetDMAConfig+0x108>)
 8007146:	4013      	ands	r3, r2
 8007148:	687a      	ldr	r2, [r7, #4]
 800714a:	6812      	ldr	r2, [r2, #0]
 800714c:	68f9      	ldr	r1, [r7, #12]
 800714e:	430b      	orrs	r3, r1
 8007150:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8007154:	f8c2 3108 	str.w	r3, [r2, #264]	@ 0x108
}
 8007158:	bf00      	nop
 800715a:	3714      	adds	r7, #20
 800715c:	46bd      	mov	sp, r7
 800715e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007162:	4770      	bx	lr
 8007164:	ffff87fd 	.word	0xffff87fd
 8007168:	ffff2ffe 	.word	0xffff2ffe
 800716c:	fffec000 	.word	0xfffec000
 8007170:	ffc0efef 	.word	0xffc0efef
 8007174:	7fc0ffff 	.word	0x7fc0ffff

08007178 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8007178:	b580      	push	{r7, lr}
 800717a:	b0a4      	sub	sp, #144	@ 0x90
 800717c:	af00      	add	r7, sp, #0
 800717e:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.AutomaticPadCRCStrip = ENABLE;
 8007180:	2301      	movs	r3, #1
 8007182:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8007186:	2300      	movs	r3, #0
 8007188:	653b      	str	r3, [r7, #80]	@ 0x50
  macDefaultConf.CarrierSenseBeforeTransmit = DISABLE;
 800718a:	2300      	movs	r3, #0
 800718c:	f887 3049 	strb.w	r3, [r7, #73]	@ 0x49
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 8007190:	2300      	movs	r3, #0
 8007192:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
  macDefaultConf.ChecksumOffload = ENABLE;
 8007196:	2301      	movs	r3, #1
 8007198:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
  macDefaultConf.CRCCheckingRxPackets = ENABLE;
 800719c:	2301      	movs	r3, #1
 800719e:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
  macDefaultConf.CRCStripTypePacket = ENABLE;
 80071a2:	2301      	movs	r3, #1
 80071a4:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
  macDefaultConf.DeferralCheck = DISABLE;
 80071a8:	2300      	movs	r3, #0
 80071aa:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.DropTCPIPChecksumErrorPacket = ENABLE;
 80071ae:	2301      	movs	r3, #1
 80071b0:	f887 308c 	strb.w	r3, [r7, #140]	@ 0x8c
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 80071b4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80071b8:	647b      	str	r3, [r7, #68]	@ 0x44
  macDefaultConf.ExtendedInterPacketGap = DISABLE;
 80071ba:	2300      	movs	r3, #0
 80071bc:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64
  macDefaultConf.ExtendedInterPacketGapVal = 0x0U;
 80071c0:	2300      	movs	r3, #0
 80071c2:	66bb      	str	r3, [r7, #104]	@ 0x68
  macDefaultConf.ForwardRxErrorPacket = DISABLE;
 80071c4:	2300      	movs	r3, #0
 80071c6:	f887 308d 	strb.w	r3, [r7, #141]	@ 0x8d
  macDefaultConf.ForwardRxUndersizedGoodPacket = DISABLE;
 80071ca:	2300      	movs	r3, #0
 80071cc:	f887 308e 	strb.w	r3, [r7, #142]	@ 0x8e
  macDefaultConf.GiantPacketSizeLimit = 0x618U;
 80071d0:	f44f 63c3 	mov.w	r3, #1560	@ 0x618
 80071d4:	663b      	str	r3, [r7, #96]	@ 0x60
  macDefaultConf.GiantPacketSizeLimitControl = DISABLE;
 80071d6:	2300      	movs	r3, #0
 80071d8:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.InterPacketGapVal = ETH_INTERPACKETGAP_96BIT;
 80071dc:	2300      	movs	r3, #0
 80071de:	637b      	str	r3, [r7, #52]	@ 0x34
  macDefaultConf.Jabber = ENABLE;
 80071e0:	2301      	movs	r3, #1
 80071e2:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
  macDefaultConf.JumboPacket = DISABLE;
 80071e6:	2300      	movs	r3, #0
 80071e8:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
  macDefaultConf.LoopbackMode = DISABLE;
 80071ec:	2300      	movs	r3, #0
 80071ee:	f887 3048 	strb.w	r3, [r7, #72]	@ 0x48
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS_4;
 80071f2:	2300      	movs	r3, #0
 80071f4:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.PauseTime = 0x0U;
 80071f6:	2300      	movs	r3, #0
 80071f8:	677b      	str	r3, [r7, #116]	@ 0x74
  macDefaultConf.PreambleLength = ETH_PREAMBLELENGTH_7;
 80071fa:	2300      	movs	r3, #0
 80071fc:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.ProgrammableWatchdog = DISABLE;
 80071fe:	2300      	movs	r3, #0
 8007200:	f887 306c 	strb.w	r3, [r7, #108]	@ 0x6c
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8007204:	2300      	movs	r3, #0
 8007206:	f887 3082 	strb.w	r3, [r7, #130]	@ 0x82
  macDefaultConf.ReceiveOwn = ENABLE;
 800720a:	2301      	movs	r3, #1
 800720c:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a
  macDefaultConf.ReceiveQueueMode = ETH_RECEIVESTOREFORWARD;
 8007210:	2320      	movs	r3, #32
 8007212:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.RetryTransmission = ENABLE;
 8007216:	2301      	movs	r3, #1
 8007218:	f887 304c 	strb.w	r3, [r7, #76]	@ 0x4c
  macDefaultConf.SlowProtocolDetect = DISABLE;
 800721c:	2300      	movs	r3, #0
 800721e:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d
  macDefaultConf.SourceAddrControl = ETH_SOURCEADDRESS_REPLACE_ADDR0;
 8007222:	f04f 5340 	mov.w	r3, #805306368	@ 0x30000000
 8007226:	62fb      	str	r3, [r7, #44]	@ 0x2c
  macDefaultConf.Speed = ETH_SPEED_100M;
 8007228:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800722c:	643b      	str	r3, [r7, #64]	@ 0x40
  macDefaultConf.Support2KPacket = DISABLE;
 800722e:	2300      	movs	r3, #0
 8007230:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
  macDefaultConf.TransmitQueueMode = ETH_TRANSMITSTOREFORWARD;
 8007234:	2302      	movs	r3, #2
 8007236:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.TransmitFlowControl = DISABLE;
 800723a:	2300      	movs	r3, #0
 800723c:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8007240:	2300      	movs	r3, #0
 8007242:	f887 3081 	strb.w	r3, [r7, #129]	@ 0x81
  macDefaultConf.UnicastSlowProtocolPacketDetect = DISABLE;
 8007246:	2300      	movs	r3, #0
 8007248:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.Watchdog = ENABLE;
 800724c:	2301      	movs	r3, #1
 800724e:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
  macDefaultConf.WatchdogTimeout =  ETH_MACWTR_WTO_2KB;
 8007252:	2300      	movs	r3, #0
 8007254:	673b      	str	r3, [r7, #112]	@ 0x70
  macDefaultConf.ZeroQuantaPause = ENABLE;
 8007256:	2301      	movs	r3, #1
 8007258:	f887 3078 	strb.w	r3, [r7, #120]	@ 0x78

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 800725c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8007260:	4619      	mov	r1, r3
 8007262:	6878      	ldr	r0, [r7, #4]
 8007264:	f7ff fde6 	bl	8006e34 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8007268:	2301      	movs	r3, #1
 800726a:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 800726c:	2301      	movs	r3, #1
 800726e:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_RX1_TX1;
 8007270:	2300      	movs	r3, #0
 8007272:	60bb      	str	r3, [r7, #8]
  dmaDefaultConf.FlushRxPacket = DISABLE;
 8007274:	2300      	movs	r3, #0
 8007276:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.PBLx8Mode = DISABLE;
 800727a:	2300      	movs	r3, #0
 800727c:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.RebuildINCRxBurst = DISABLE;
 800727e:	2300      	movs	r3, #0
 8007280:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8007282:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8007286:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.SecondPacketOperate = DISABLE;
 8007288:	2300      	movs	r3, #0
 800728a:	773b      	strb	r3, [r7, #28]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 800728c:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8007290:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.TCPSegmentation = DISABLE;
 8007292:	2300      	movs	r3, #0
 8007294:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.MaximumSegmentSize = ETH_SEGMENT_SIZE_DEFAULT;
 8007298:	f44f 7306 	mov.w	r3, #536	@ 0x218
 800729c:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 800729e:	f107 0308 	add.w	r3, r7, #8
 80072a2:	4619      	mov	r1, r3
 80072a4:	6878      	ldr	r0, [r7, #4]
 80072a6:	f7ff fee1 	bl	800706c <ETH_SetDMAConfig>
}
 80072aa:	bf00      	nop
 80072ac:	3790      	adds	r7, #144	@ 0x90
 80072ae:	46bd      	mov	sp, r7
 80072b0:	bd80      	pop	{r7, pc}

080072b2 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 80072b2:	b480      	push	{r7}
 80072b4:	b085      	sub	sp, #20
 80072b6:	af00      	add	r7, sp, #0
 80072b8:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 80072ba:	2300      	movs	r3, #0
 80072bc:	60fb      	str	r3, [r7, #12]
 80072be:	e01d      	b.n	80072fc <ETH_DMATxDescListInit+0x4a>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	68d9      	ldr	r1, [r3, #12]
 80072c4:	68fa      	ldr	r2, [r7, #12]
 80072c6:	4613      	mov	r3, r2
 80072c8:	005b      	lsls	r3, r3, #1
 80072ca:	4413      	add	r3, r2
 80072cc:	00db      	lsls	r3, r3, #3
 80072ce:	440b      	add	r3, r1
 80072d0:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 80072d2:	68bb      	ldr	r3, [r7, #8]
 80072d4:	2200      	movs	r2, #0
 80072d6:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 80072d8:	68bb      	ldr	r3, [r7, #8]
 80072da:	2200      	movs	r2, #0
 80072dc:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 80072de:	68bb      	ldr	r3, [r7, #8]
 80072e0:	2200      	movs	r2, #0
 80072e2:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 80072e4:	68bb      	ldr	r3, [r7, #8]
 80072e6:	2200      	movs	r2, #0
 80072e8:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 80072ea:	68b9      	ldr	r1, [r7, #8]
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	68fa      	ldr	r2, [r7, #12]
 80072f0:	3206      	adds	r2, #6
 80072f2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	3301      	adds	r3, #1
 80072fa:	60fb      	str	r3, [r7, #12]
 80072fc:	68fb      	ldr	r3, [r7, #12]
 80072fe:	2b03      	cmp	r3, #3
 8007300:	d9de      	bls.n	80072c0 <ETH_DMATxDescListInit+0xe>

  }

  heth->TxDescList.CurTxDesc = 0;
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	2200      	movs	r2, #0
 8007306:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACTDRLR, (ETH_TX_DESC_CNT - 1U));
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007310:	461a      	mov	r2, r3
 8007312:	2303      	movs	r3, #3
 8007314:	f8c2 312c 	str.w	r3, [r2, #300]	@ 0x12c

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMACTDLAR, (uint32_t) heth->Init.TxDesc);
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	68da      	ldr	r2, [r3, #12]
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007324:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114

  /* Set Transmit Descriptor Tail pointer */
  WRITE_REG(heth->Instance->DMACTDTPR, (uint32_t) heth->Init.TxDesc);
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	68da      	ldr	r2, [r3, #12]
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007334:	f8c3 2120 	str.w	r2, [r3, #288]	@ 0x120
}
 8007338:	bf00      	nop
 800733a:	3714      	adds	r7, #20
 800733c:	46bd      	mov	sp, r7
 800733e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007342:	4770      	bx	lr

08007344 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 8007344:	b480      	push	{r7}
 8007346:	b085      	sub	sp, #20
 8007348:	af00      	add	r7, sp, #0
 800734a:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 800734c:	2300      	movs	r3, #0
 800734e:	60fb      	str	r3, [r7, #12]
 8007350:	e023      	b.n	800739a <ETH_DMARxDescListInit+0x56>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	6919      	ldr	r1, [r3, #16]
 8007356:	68fa      	ldr	r2, [r7, #12]
 8007358:	4613      	mov	r3, r2
 800735a:	005b      	lsls	r3, r3, #1
 800735c:	4413      	add	r3, r2
 800735e:	00db      	lsls	r3, r3, #3
 8007360:	440b      	add	r3, r1
 8007362:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 8007364:	68bb      	ldr	r3, [r7, #8]
 8007366:	2200      	movs	r2, #0
 8007368:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 800736a:	68bb      	ldr	r3, [r7, #8]
 800736c:	2200      	movs	r2, #0
 800736e:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 8007370:	68bb      	ldr	r3, [r7, #8]
 8007372:	2200      	movs	r2, #0
 8007374:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 8007376:	68bb      	ldr	r3, [r7, #8]
 8007378:	2200      	movs	r2, #0
 800737a:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 800737c:	68bb      	ldr	r3, [r7, #8]
 800737e:	2200      	movs	r2, #0
 8007380:	611a      	str	r2, [r3, #16]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 8007382:	68bb      	ldr	r3, [r7, #8]
 8007384:	2200      	movs	r2, #0
 8007386:	615a      	str	r2, [r3, #20]

    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8007388:	68b9      	ldr	r1, [r7, #8]
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	68fa      	ldr	r2, [r7, #12]
 800738e:	3212      	adds	r2, #18
 8007390:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8007394:	68fb      	ldr	r3, [r7, #12]
 8007396:	3301      	adds	r3, #1
 8007398:	60fb      	str	r3, [r7, #12]
 800739a:	68fb      	ldr	r3, [r7, #12]
 800739c:	2b03      	cmp	r3, #3
 800739e:	d9d8      	bls.n	8007352 <ETH_DMARxDescListInit+0xe>

  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	2200      	movs	r2, #0
 80073a4:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	2200      	movs	r2, #0
 80073aa:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	2200      	movs	r2, #0
 80073b0:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	2200      	movs	r2, #0
 80073b6:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	2200      	movs	r2, #0
 80073bc:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACRDRLR, ((uint32_t)(ETH_RX_DESC_CNT - 1U)));
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80073c6:	461a      	mov	r2, r3
 80073c8:	2303      	movs	r3, #3
 80073ca:	f8c2 3130 	str.w	r3, [r2, #304]	@ 0x130

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMACRDLAR, (uint32_t) heth->Init.RxDesc);
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	691a      	ldr	r2, [r3, #16]
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80073da:	f8c3 211c 	str.w	r2, [r3, #284]	@ 0x11c

  /* Set Receive Descriptor Tail pointer Address */
  WRITE_REG(heth->Instance->DMACRDTPR, ((uint32_t)(heth->Init.RxDesc + (uint32_t)(ETH_RX_DESC_CNT - 1U))));
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	691b      	ldr	r3, [r3, #16]
 80073e2:	f103 0248 	add.w	r2, r3, #72	@ 0x48
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80073ee:	f8c3 2128 	str.w	r2, [r3, #296]	@ 0x128
}
 80073f2:	bf00      	nop
 80073f4:	3714      	adds	r7, #20
 80073f6:	46bd      	mov	sp, r7
 80073f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073fc:	4770      	bx	lr
	...

08007400 <ETH_Prepare_Tx_Descriptors>:
  * @param  ItMode: Enable or disable Tx EOT interrupt
  * @retval Status
  */
static uint32_t ETH_Prepare_Tx_Descriptors(ETH_HandleTypeDef *heth, const ETH_TxPacketConfigTypeDef *pTxConfig,
                                           uint32_t ItMode)
{
 8007400:	b480      	push	{r7}
 8007402:	b091      	sub	sp, #68	@ 0x44
 8007404:	af00      	add	r7, sp, #0
 8007406:	60f8      	str	r0, [r7, #12]
 8007408:	60b9      	str	r1, [r7, #8]
 800740a:	607a      	str	r2, [r7, #4]
  ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
 800740c:	68fb      	ldr	r3, [r7, #12]
 800740e:	3318      	adds	r3, #24
 8007410:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t descidx = dmatxdesclist->CurTxDesc;
 8007412:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007414:	691b      	ldr	r3, [r3, #16]
 8007416:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t firstdescidx = dmatxdesclist->CurTxDesc;
 8007418:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800741a:	691b      	ldr	r3, [r3, #16]
 800741c:	623b      	str	r3, [r7, #32]
  uint32_t idx;
  uint32_t descnbr = 0;
 800741e:	2300      	movs	r3, #0
 8007420:	637b      	str	r3, [r7, #52]	@ 0x34
  ETH_DMADescTypeDef *dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8007422:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007424:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8007426:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800742a:	633b      	str	r3, [r7, #48]	@ 0x30

  ETH_BufferTypeDef  *txbuffer = pTxConfig->TxBuffer;
 800742c:	68bb      	ldr	r3, [r7, #8]
 800742e:	689b      	ldr	r3, [r3, #8]
 8007430:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t           bd_count = 0;
 8007432:	2300      	movs	r3, #0
 8007434:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t primask_bit;

  /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
  if ((READ_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCWBF_OWN) == ETH_DMATXNDESCWBF_OWN)
 8007436:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007438:	68db      	ldr	r3, [r3, #12]
 800743a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800743e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007442:	d007      	beq.n	8007454 <ETH_Prepare_Tx_Descriptors+0x54>
      || (dmatxdesclist->PacketAddress[descidx] != NULL))
 8007444:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007446:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007448:	3304      	adds	r3, #4
 800744a:	009b      	lsls	r3, r3, #2
 800744c:	4413      	add	r3, r2
 800744e:	685b      	ldr	r3, [r3, #4]
 8007450:	2b00      	cmp	r3, #0
 8007452:	d001      	beq.n	8007458 <ETH_Prepare_Tx_Descriptors+0x58>
  {
    return HAL_ETH_ERROR_BUSY;
 8007454:	2302      	movs	r3, #2
 8007456:	e266      	b.n	8007926 <ETH_Prepare_Tx_Descriptors+0x526>

  /***************************************************************************/
  /*****************    Context descriptor configuration (Optional) **********/
  /***************************************************************************/
  /* If VLAN tag is enabled for this packet */
  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != (uint32_t)RESET)
 8007458:	68bb      	ldr	r3, [r7, #8]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	f003 0304 	and.w	r3, r3, #4
 8007460:	2b00      	cmp	r3, #0
 8007462:	d044      	beq.n	80074ee <ETH_Prepare_Tx_Descriptors+0xee>
  {
    /* Set vlan tag value */
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXCDESC_VT, pTxConfig->VlanTag);
 8007464:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007466:	68da      	ldr	r2, [r3, #12]
 8007468:	4b75      	ldr	r3, [pc, #468]	@ (8007640 <ETH_Prepare_Tx_Descriptors+0x240>)
 800746a:	4013      	ands	r3, r2
 800746c:	68ba      	ldr	r2, [r7, #8]
 800746e:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8007470:	431a      	orrs	r2, r3
 8007472:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007474:	60da      	str	r2, [r3, #12]
    /* Set vlan tag valid bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_VLTV);
 8007476:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007478:	68db      	ldr	r3, [r3, #12]
 800747a:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800747e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007480:	60da      	str	r2, [r3, #12]
    /* Set the descriptor as the vlan input source */
    SET_BIT(heth->Instance->MACVIR, ETH_MACVIR_VLTI);
 8007482:	68fb      	ldr	r3, [r7, #12]
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8007488:	68fb      	ldr	r3, [r7, #12]
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8007490:	661a      	str	r2, [r3, #96]	@ 0x60

    /* if inner VLAN is enabled */
    if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_INNERVLANTAG) != (uint32_t)RESET)
 8007492:	68bb      	ldr	r3, [r7, #8]
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	f003 0308 	and.w	r3, r3, #8
 800749a:	2b00      	cmp	r3, #0
 800749c:	d027      	beq.n	80074ee <ETH_Prepare_Tx_Descriptors+0xee>
    {
      /* Set inner vlan tag value */
      MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXCDESC_IVT, (pTxConfig->InnerVlanTag << 16));
 800749e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074a0:	689b      	ldr	r3, [r3, #8]
 80074a2:	b29a      	uxth	r2, r3
 80074a4:	68bb      	ldr	r3, [r7, #8]
 80074a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80074a8:	041b      	lsls	r3, r3, #16
 80074aa:	431a      	orrs	r2, r3
 80074ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074ae:	609a      	str	r2, [r3, #8]
      /* Set inner vlan tag valid bit */
      SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_IVLTV);
 80074b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074b2:	68db      	ldr	r3, [r3, #12]
 80074b4:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80074b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074ba:	60da      	str	r2, [r3, #12]

      /* Set Vlan Tag control */
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXCDESC_IVTIR, pTxConfig->InnerVlanCtrl);
 80074bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074be:	68db      	ldr	r3, [r3, #12]
 80074c0:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 80074c4:	68bb      	ldr	r3, [r7, #8]
 80074c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80074c8:	431a      	orrs	r2, r3
 80074ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074cc:	60da      	str	r2, [r3, #12]

      /* Set the descriptor as the inner vlan input source */
      SET_BIT(heth->Instance->MACIVIR, ETH_MACIVIR_VLTI);
 80074ce:	68fb      	ldr	r3, [r7, #12]
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 80074dc:	665a      	str	r2, [r3, #100]	@ 0x64
      /* Enable double VLAN processing */
      SET_BIT(heth->Instance->MACVTR, ETH_MACVTR_EDVLP);
 80074de:	68fb      	ldr	r3, [r7, #12]
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80074e4:	68fb      	ldr	r3, [r7, #12]
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 80074ec:	651a      	str	r2, [r3, #80]	@ 0x50
    }
  }

  /* if tcp segmentation is enabled for this packet */
  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != (uint32_t)RESET)
 80074ee:	68bb      	ldr	r3, [r7, #8]
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	f003 0310 	and.w	r3, r3, #16
 80074f6:	2b00      	cmp	r3, #0
 80074f8:	d00e      	beq.n	8007518 <ETH_Prepare_Tx_Descriptors+0x118>
  {
    /* Set MSS value */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXCDESC_MSS, pTxConfig->MaxSegmentSize);
 80074fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80074fc:	689a      	ldr	r2, [r3, #8]
 80074fe:	4b51      	ldr	r3, [pc, #324]	@ (8007644 <ETH_Prepare_Tx_Descriptors+0x244>)
 8007500:	4013      	ands	r3, r2
 8007502:	68ba      	ldr	r2, [r7, #8]
 8007504:	6992      	ldr	r2, [r2, #24]
 8007506:	431a      	orrs	r2, r3
 8007508:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800750a:	609a      	str	r2, [r3, #8]
    /* Set MSS valid bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_TCMSSV);
 800750c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800750e:	68db      	ldr	r3, [r3, #12]
 8007510:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 8007514:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007516:	60da      	str	r2, [r3, #12]
  }

  if ((READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != (uint32_t)RESET)
 8007518:	68bb      	ldr	r3, [r7, #8]
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	f003 0304 	and.w	r3, r3, #4
 8007520:	2b00      	cmp	r3, #0
 8007522:	d105      	bne.n	8007530 <ETH_Prepare_Tx_Descriptors+0x130>
      || (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != (uint32_t)RESET))
 8007524:	68bb      	ldr	r3, [r7, #8]
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	f003 0310 	and.w	r3, r3, #16
 800752c:	2b00      	cmp	r3, #0
 800752e:	d036      	beq.n	800759e <ETH_Prepare_Tx_Descriptors+0x19e>
  {
    /* Set as context descriptor */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_CTXT);
 8007530:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007532:	68db      	ldr	r3, [r3, #12]
 8007534:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8007538:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800753a:	60da      	str	r2, [r3, #12]
  __ASM volatile ("dmb 0xF":::"memory");
 800753c:	f3bf 8f5f 	dmb	sy
}
 8007540:	bf00      	nop
    /* Ensure rest of descriptor is written to RAM before the OWN bit */
    __DMB();
    /* Set own bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_OWN);
 8007542:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007544:	68db      	ldr	r3, [r3, #12]
 8007546:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800754a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800754c:	60da      	str	r2, [r3, #12]
    /* Increment current tx descriptor index */
    INCR_TX_DESC_INDEX(descidx, 1U);
 800754e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007550:	3301      	adds	r3, #1
 8007552:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007554:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007556:	2b03      	cmp	r3, #3
 8007558:	d902      	bls.n	8007560 <ETH_Prepare_Tx_Descriptors+0x160>
 800755a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800755c:	3b04      	subs	r3, #4
 800755e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    /* Get current descriptor address */
    dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8007560:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007562:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8007564:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007568:	633b      	str	r3, [r7, #48]	@ 0x30

    descnbr += 1U;
 800756a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800756c:	3301      	adds	r3, #1
 800756e:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
    if (READ_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCWBF_OWN) == ETH_DMATXNDESCWBF_OWN)
 8007570:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007572:	68db      	ldr	r3, [r3, #12]
 8007574:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007578:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800757c:	d10f      	bne.n	800759e <ETH_Prepare_Tx_Descriptors+0x19e>
    {
      dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[firstdescidx];
 800757e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007580:	6a3a      	ldr	r2, [r7, #32]
 8007582:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007586:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("dmb 0xF":::"memory");
 8007588:	f3bf 8f5f 	dmb	sy
}
 800758c:	bf00      	nop
      /* Ensure rest of descriptor is written to RAM before the OWN bit */
      __DMB();
      /* Clear own bit */
      CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_OWN);
 800758e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007590:	68db      	ldr	r3, [r3, #12]
 8007592:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8007596:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007598:	60da      	str	r2, [r3, #12]

      return HAL_ETH_ERROR_BUSY;
 800759a:	2302      	movs	r3, #2
 800759c:	e1c3      	b.n	8007926 <ETH_Prepare_Tx_Descriptors+0x526>

  /***************************************************************************/
  /*****************    Normal descriptors configuration     *****************/
  /***************************************************************************/

  descnbr += 1U;
 800759e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80075a0:	3301      	adds	r3, #1
 80075a2:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Set header or buffer 1 address */
  WRITE_REG(dmatxdesc->DESC0, (uint32_t)txbuffer->buffer);
 80075a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	461a      	mov	r2, r3
 80075aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075ac:	601a      	str	r2, [r3, #0]
  /* Set header or buffer 1 Length */
  MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B1L, txbuffer->len);
 80075ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075b0:	689a      	ldr	r2, [r3, #8]
 80075b2:	4b24      	ldr	r3, [pc, #144]	@ (8007644 <ETH_Prepare_Tx_Descriptors+0x244>)
 80075b4:	4013      	ands	r3, r2
 80075b6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80075b8:	6852      	ldr	r2, [r2, #4]
 80075ba:	431a      	orrs	r2, r3
 80075bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075be:	609a      	str	r2, [r3, #8]

  if (txbuffer->next != NULL)
 80075c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80075c2:	689b      	ldr	r3, [r3, #8]
 80075c4:	2b00      	cmp	r3, #0
 80075c6:	d012      	beq.n	80075ee <ETH_Prepare_Tx_Descriptors+0x1ee>
  {
    txbuffer = txbuffer->next;
 80075c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80075ca:	689b      	ldr	r3, [r3, #8]
 80075cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    /* Set buffer 2 address */
    WRITE_REG(dmatxdesc->DESC1, (uint32_t)txbuffer->buffer);
 80075ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	461a      	mov	r2, r3
 80075d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075d6:	605a      	str	r2, [r3, #4]
    /* Set buffer 2 Length */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, (txbuffer->len << 16));
 80075d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075da:	689a      	ldr	r2, [r3, #8]
 80075dc:	4b1a      	ldr	r3, [pc, #104]	@ (8007648 <ETH_Prepare_Tx_Descriptors+0x248>)
 80075de:	4013      	ands	r3, r2
 80075e0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80075e2:	6852      	ldr	r2, [r2, #4]
 80075e4:	0412      	lsls	r2, r2, #16
 80075e6:	431a      	orrs	r2, r3
 80075e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075ea:	609a      	str	r2, [r3, #8]
 80075ec:	e008      	b.n	8007600 <ETH_Prepare_Tx_Descriptors+0x200>
  }
  else
  {
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 80075ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075f0:	2200      	movs	r2, #0
 80075f2:	605a      	str	r2, [r3, #4]
    /* Set buffer 2 Length */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, 0x0U);
 80075f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075f6:	689a      	ldr	r2, [r3, #8]
 80075f8:	4b13      	ldr	r3, [pc, #76]	@ (8007648 <ETH_Prepare_Tx_Descriptors+0x248>)
 80075fa:	4013      	ands	r3, r2
 80075fc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80075fe:	6093      	str	r3, [r2, #8]
  }

  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != (uint32_t)RESET)
 8007600:	68bb      	ldr	r3, [r7, #8]
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	f003 0310 	and.w	r3, r3, #16
 8007608:	2b00      	cmp	r3, #0
 800760a:	d021      	beq.n	8007650 <ETH_Prepare_Tx_Descriptors+0x250>
  {
    /* Set TCP Header length */
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_THL, (pTxConfig->TCPHeaderLen << 19));
 800760c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800760e:	68db      	ldr	r3, [r3, #12]
 8007610:	f423 02f0 	bic.w	r2, r3, #7864320	@ 0x780000
 8007614:	68bb      	ldr	r3, [r7, #8]
 8007616:	6a1b      	ldr	r3, [r3, #32]
 8007618:	04db      	lsls	r3, r3, #19
 800761a:	431a      	orrs	r2, r3
 800761c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800761e:	60da      	str	r2, [r3, #12]
    /* Set TCP payload length */
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TPL, pTxConfig->PayloadLen);
 8007620:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007622:	68da      	ldr	r2, [r3, #12]
 8007624:	4b09      	ldr	r3, [pc, #36]	@ (800764c <ETH_Prepare_Tx_Descriptors+0x24c>)
 8007626:	4013      	ands	r3, r2
 8007628:	68ba      	ldr	r2, [r7, #8]
 800762a:	69d2      	ldr	r2, [r2, #28]
 800762c:	431a      	orrs	r2, r3
 800762e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007630:	60da      	str	r2, [r3, #12]
    /* Set TCP Segmentation Enabled bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TSE);
 8007632:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007634:	68db      	ldr	r3, [r3, #12]
 8007636:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800763a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800763c:	60da      	str	r2, [r3, #12]
 800763e:	e02e      	b.n	800769e <ETH_Prepare_Tx_Descriptors+0x29e>
 8007640:	ffff0000 	.word	0xffff0000
 8007644:	ffffc000 	.word	0xffffc000
 8007648:	c000ffff 	.word	0xc000ffff
 800764c:	fffc0000 	.word	0xfffc0000
  }
  else
  {
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FL, pTxConfig->Length);
 8007650:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007652:	68da      	ldr	r2, [r3, #12]
 8007654:	4b7b      	ldr	r3, [pc, #492]	@ (8007844 <ETH_Prepare_Tx_Descriptors+0x444>)
 8007656:	4013      	ands	r3, r2
 8007658:	68ba      	ldr	r2, [r7, #8]
 800765a:	6852      	ldr	r2, [r2, #4]
 800765c:	431a      	orrs	r2, r3
 800765e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007660:	60da      	str	r2, [r3, #12]

    if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CSUM) != (uint32_t)RESET)
 8007662:	68bb      	ldr	r3, [r7, #8]
 8007664:	681b      	ldr	r3, [r3, #0]
 8007666:	f003 0301 	and.w	r3, r3, #1
 800766a:	2b00      	cmp	r3, #0
 800766c:	d008      	beq.n	8007680 <ETH_Prepare_Tx_Descriptors+0x280>
    {
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CIC, pTxConfig->ChecksumCtrl);
 800766e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007670:	68db      	ldr	r3, [r3, #12]
 8007672:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8007676:	68bb      	ldr	r3, [r7, #8]
 8007678:	695b      	ldr	r3, [r3, #20]
 800767a:	431a      	orrs	r2, r3
 800767c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800767e:	60da      	str	r2, [r3, #12]
    }

    if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CRCPAD) != (uint32_t)RESET)
 8007680:	68bb      	ldr	r3, [r7, #8]
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	f003 0320 	and.w	r3, r3, #32
 8007688:	2b00      	cmp	r3, #0
 800768a:	d008      	beq.n	800769e <ETH_Prepare_Tx_Descriptors+0x29e>
    {
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CPC, pTxConfig->CRCPadCtrl);
 800768c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800768e:	68db      	ldr	r3, [r3, #12]
 8007690:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8007694:	68bb      	ldr	r3, [r7, #8]
 8007696:	691b      	ldr	r3, [r3, #16]
 8007698:	431a      	orrs	r2, r3
 800769a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800769c:	60da      	str	r2, [r3, #12]
    }
  }

  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != (uint32_t)RESET)
 800769e:	68bb      	ldr	r3, [r7, #8]
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	f003 0304 	and.w	r3, r3, #4
 80076a6:	2b00      	cmp	r3, #0
 80076a8:	d008      	beq.n	80076bc <ETH_Prepare_Tx_Descriptors+0x2bc>
  {
    /* Set Vlan Tag control */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_VTIR, pTxConfig->VlanCtrl);
 80076aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076ac:	689b      	ldr	r3, [r3, #8]
 80076ae:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80076b2:	68bb      	ldr	r3, [r7, #8]
 80076b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80076b6:	431a      	orrs	r2, r3
 80076b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076ba:	609a      	str	r2, [r3, #8]
  }

  /* Mark it as First Descriptor */
  SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FD);
 80076bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076be:	68db      	ldr	r3, [r3, #12]
 80076c0:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 80076c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076c6:	60da      	str	r2, [r3, #12]
  /* Mark it as NORMAL descriptor */
  CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CTXT);
 80076c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076ca:	68db      	ldr	r3, [r3, #12]
 80076cc:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 80076d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076d2:	60da      	str	r2, [r3, #12]
  __ASM volatile ("dmb 0xF":::"memory");
 80076d4:	f3bf 8f5f 	dmb	sy
}
 80076d8:	bf00      	nop
  /* Ensure rest of descriptor is written to RAM before the OWN bit */
  __DMB();
  /* set OWN bit of FIRST descriptor */
  SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN);
 80076da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076dc:	68db      	ldr	r3, [r3, #12]
 80076de:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80076e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076e4:	60da      	str	r2, [r3, #12]

  /* If source address insertion/replacement is enabled for this packet */
  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_SAIC) != (uint32_t)RESET)
 80076e6:	68bb      	ldr	r3, [r7, #8]
 80076e8:	681b      	ldr	r3, [r3, #0]
 80076ea:	f003 0302 	and.w	r3, r3, #2
 80076ee:	2b00      	cmp	r3, #0
 80076f0:	f000 80da 	beq.w	80078a8 <ETH_Prepare_Tx_Descriptors+0x4a8>
  {
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_SAIC, pTxConfig->SrcAddrCtrl);
 80076f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80076f6:	68db      	ldr	r3, [r3, #12]
 80076f8:	f023 7260 	bic.w	r2, r3, #58720256	@ 0x3800000
 80076fc:	68bb      	ldr	r3, [r7, #8]
 80076fe:	68db      	ldr	r3, [r3, #12]
 8007700:	431a      	orrs	r2, r3
 8007702:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007704:	60da      	str	r2, [r3, #12]
  }

  /* only if the packet is split into more than one descriptors > 1 */
  while (txbuffer->next != NULL)
 8007706:	e0cf      	b.n	80078a8 <ETH_Prepare_Tx_Descriptors+0x4a8>
  {
    /* Clear the LD bit of previous descriptor */
    CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_LD);
 8007708:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800770a:	68db      	ldr	r3, [r3, #12]
 800770c:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8007710:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007712:	60da      	str	r2, [r3, #12]
    /* Increment current tx descriptor index */
    INCR_TX_DESC_INDEX(descidx, 1U);
 8007714:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007716:	3301      	adds	r3, #1
 8007718:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800771a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800771c:	2b03      	cmp	r3, #3
 800771e:	d902      	bls.n	8007726 <ETH_Prepare_Tx_Descriptors+0x326>
 8007720:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007722:	3b04      	subs	r3, #4
 8007724:	63fb      	str	r3, [r7, #60]	@ 0x3c
    /* Get current descriptor address */
    dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8007726:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007728:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800772a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800772e:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Clear the FD bit of new Descriptor */
    CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FD);
 8007730:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007732:	68db      	ldr	r3, [r3, #12]
 8007734:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8007738:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800773a:	60da      	str	r2, [r3, #12]

    /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
    if ((READ_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN) == ETH_DMATXNDESCRF_OWN)
 800773c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800773e:	68db      	ldr	r3, [r3, #12]
 8007740:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007744:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007748:	d007      	beq.n	800775a <ETH_Prepare_Tx_Descriptors+0x35a>
        || (dmatxdesclist->PacketAddress[descidx] != NULL))
 800774a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800774c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800774e:	3304      	adds	r3, #4
 8007750:	009b      	lsls	r3, r3, #2
 8007752:	4413      	add	r3, r2
 8007754:	685b      	ldr	r3, [r3, #4]
 8007756:	2b00      	cmp	r3, #0
 8007758:	d029      	beq.n	80077ae <ETH_Prepare_Tx_Descriptors+0x3ae>
    {
      descidx = firstdescidx;
 800775a:	6a3b      	ldr	r3, [r7, #32]
 800775c:	63fb      	str	r3, [r7, #60]	@ 0x3c
      dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 800775e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007760:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8007762:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007766:	633b      	str	r3, [r7, #48]	@ 0x30

      /* clear previous desc own bit */
      for (idx = 0; idx < descnbr; idx ++)
 8007768:	2300      	movs	r3, #0
 800776a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800776c:	e019      	b.n	80077a2 <ETH_Prepare_Tx_Descriptors+0x3a2>
  __ASM volatile ("dmb 0xF":::"memory");
 800776e:	f3bf 8f5f 	dmb	sy
}
 8007772:	bf00      	nop
      {
        /* Ensure rest of descriptor is written to RAM before the OWN bit */
        __DMB();

        CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN);
 8007774:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007776:	68db      	ldr	r3, [r3, #12]
 8007778:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800777c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800777e:	60da      	str	r2, [r3, #12]

        /* Increment current tx descriptor index */
        INCR_TX_DESC_INDEX(descidx, 1U);
 8007780:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007782:	3301      	adds	r3, #1
 8007784:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007786:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007788:	2b03      	cmp	r3, #3
 800778a:	d902      	bls.n	8007792 <ETH_Prepare_Tx_Descriptors+0x392>
 800778c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800778e:	3b04      	subs	r3, #4
 8007790:	63fb      	str	r3, [r7, #60]	@ 0x3c
        /* Get current descriptor address */
        dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8007792:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007794:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8007796:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800779a:	633b      	str	r3, [r7, #48]	@ 0x30
      for (idx = 0; idx < descnbr; idx ++)
 800779c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800779e:	3301      	adds	r3, #1
 80077a0:	63bb      	str	r3, [r7, #56]	@ 0x38
 80077a2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80077a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80077a6:	429a      	cmp	r2, r3
 80077a8:	d3e1      	bcc.n	800776e <ETH_Prepare_Tx_Descriptors+0x36e>
      }

      return HAL_ETH_ERROR_BUSY;
 80077aa:	2302      	movs	r3, #2
 80077ac:	e0bb      	b.n	8007926 <ETH_Prepare_Tx_Descriptors+0x526>
    }

    descnbr += 1U;
 80077ae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80077b0:	3301      	adds	r3, #1
 80077b2:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Get the next Tx buffer in the list */
    txbuffer = txbuffer->next;
 80077b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80077b6:	689b      	ldr	r3, [r3, #8]
 80077b8:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Set header or buffer 1 address */
    WRITE_REG(dmatxdesc->DESC0, (uint32_t)txbuffer->buffer);
 80077ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80077bc:	681b      	ldr	r3, [r3, #0]
 80077be:	461a      	mov	r2, r3
 80077c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077c2:	601a      	str	r2, [r3, #0]
    /* Set header or buffer 1 Length */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B1L, txbuffer->len);
 80077c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077c6:	689a      	ldr	r2, [r3, #8]
 80077c8:	4b1f      	ldr	r3, [pc, #124]	@ (8007848 <ETH_Prepare_Tx_Descriptors+0x448>)
 80077ca:	4013      	ands	r3, r2
 80077cc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80077ce:	6852      	ldr	r2, [r2, #4]
 80077d0:	431a      	orrs	r2, r3
 80077d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077d4:	609a      	str	r2, [r3, #8]

    if (txbuffer->next != NULL)
 80077d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80077d8:	689b      	ldr	r3, [r3, #8]
 80077da:	2b00      	cmp	r3, #0
 80077dc:	d012      	beq.n	8007804 <ETH_Prepare_Tx_Descriptors+0x404>
    {
      /* Get the next Tx buffer in the list */
      txbuffer = txbuffer->next;
 80077de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80077e0:	689b      	ldr	r3, [r3, #8]
 80077e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Set buffer 2 address */
      WRITE_REG(dmatxdesc->DESC1, (uint32_t)txbuffer->buffer);
 80077e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80077e6:	681b      	ldr	r3, [r3, #0]
 80077e8:	461a      	mov	r2, r3
 80077ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077ec:	605a      	str	r2, [r3, #4]
      /* Set buffer 2 Length */
      MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, (txbuffer->len << 16));
 80077ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80077f0:	689a      	ldr	r2, [r3, #8]
 80077f2:	4b16      	ldr	r3, [pc, #88]	@ (800784c <ETH_Prepare_Tx_Descriptors+0x44c>)
 80077f4:	4013      	ands	r3, r2
 80077f6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80077f8:	6852      	ldr	r2, [r2, #4]
 80077fa:	0412      	lsls	r2, r2, #16
 80077fc:	431a      	orrs	r2, r3
 80077fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007800:	609a      	str	r2, [r3, #8]
 8007802:	e008      	b.n	8007816 <ETH_Prepare_Tx_Descriptors+0x416>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC1, 0x0U);
 8007804:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007806:	2200      	movs	r2, #0
 8007808:	605a      	str	r2, [r3, #4]
      /* Set buffer 2 Length */
      MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, 0x0U);
 800780a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800780c:	689a      	ldr	r2, [r3, #8]
 800780e:	4b0f      	ldr	r3, [pc, #60]	@ (800784c <ETH_Prepare_Tx_Descriptors+0x44c>)
 8007810:	4013      	ands	r3, r2
 8007812:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007814:	6093      	str	r3, [r2, #8]
    }

    if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != (uint32_t)RESET)
 8007816:	68bb      	ldr	r3, [r7, #8]
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	f003 0310 	and.w	r3, r3, #16
 800781e:	2b00      	cmp	r3, #0
 8007820:	d018      	beq.n	8007854 <ETH_Prepare_Tx_Descriptors+0x454>
    {
      /* Set TCP payload length */
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TPL, pTxConfig->PayloadLen);
 8007822:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007824:	68da      	ldr	r2, [r3, #12]
 8007826:	4b0a      	ldr	r3, [pc, #40]	@ (8007850 <ETH_Prepare_Tx_Descriptors+0x450>)
 8007828:	4013      	ands	r3, r2
 800782a:	68ba      	ldr	r2, [r7, #8]
 800782c:	69d2      	ldr	r2, [r2, #28]
 800782e:	431a      	orrs	r2, r3
 8007830:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007832:	60da      	str	r2, [r3, #12]
      /* Set TCP Segmentation Enabled bit */
      SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TSE);
 8007834:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007836:	68db      	ldr	r3, [r3, #12]
 8007838:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 800783c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800783e:	60da      	str	r2, [r3, #12]
 8007840:	e020      	b.n	8007884 <ETH_Prepare_Tx_Descriptors+0x484>
 8007842:	bf00      	nop
 8007844:	ffff8000 	.word	0xffff8000
 8007848:	ffffc000 	.word	0xffffc000
 800784c:	c000ffff 	.word	0xc000ffff
 8007850:	fffc0000 	.word	0xfffc0000
    }
    else
    {
      /* Set the packet length */
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FL, pTxConfig->Length);
 8007854:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007856:	68da      	ldr	r2, [r3, #12]
 8007858:	4b36      	ldr	r3, [pc, #216]	@ (8007934 <ETH_Prepare_Tx_Descriptors+0x534>)
 800785a:	4013      	ands	r3, r2
 800785c:	68ba      	ldr	r2, [r7, #8]
 800785e:	6852      	ldr	r2, [r2, #4]
 8007860:	431a      	orrs	r2, r3
 8007862:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007864:	60da      	str	r2, [r3, #12]

      if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CSUM) != (uint32_t)RESET)
 8007866:	68bb      	ldr	r3, [r7, #8]
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	f003 0301 	and.w	r3, r3, #1
 800786e:	2b00      	cmp	r3, #0
 8007870:	d008      	beq.n	8007884 <ETH_Prepare_Tx_Descriptors+0x484>
      {
        /* Checksum Insertion Control */
        MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CIC, pTxConfig->ChecksumCtrl);
 8007872:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007874:	68db      	ldr	r3, [r3, #12]
 8007876:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800787a:	68bb      	ldr	r3, [r7, #8]
 800787c:	695b      	ldr	r3, [r3, #20]
 800787e:	431a      	orrs	r2, r3
 8007880:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007882:	60da      	str	r2, [r3, #12]
      }
    }

    bd_count += 1U;
 8007884:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007886:	3301      	adds	r3, #1
 8007888:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("dmb 0xF":::"memory");
 800788a:	f3bf 8f5f 	dmb	sy
}
 800788e:	bf00      	nop

    /* Ensure rest of descriptor is written to RAM before the OWN bit */
    __DMB();
    /* Set Own bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN);
 8007890:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007892:	68db      	ldr	r3, [r3, #12]
 8007894:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8007898:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800789a:	60da      	str	r2, [r3, #12]
    /* Mark it as NORMAL descriptor */
    CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CTXT);
 800789c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800789e:	68db      	ldr	r3, [r3, #12]
 80078a0:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 80078a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078a6:	60da      	str	r2, [r3, #12]
  while (txbuffer->next != NULL)
 80078a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80078aa:	689b      	ldr	r3, [r3, #8]
 80078ac:	2b00      	cmp	r3, #0
 80078ae:	f47f af2b 	bne.w	8007708 <ETH_Prepare_Tx_Descriptors+0x308>
  }

  if (ItMode != ((uint32_t)RESET))
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	2b00      	cmp	r3, #0
 80078b6:	d006      	beq.n	80078c6 <ETH_Prepare_Tx_Descriptors+0x4c6>
  {
    /* Set Interrupt on completion bit */
    SET_BIT(dmatxdesc->DESC2, ETH_DMATXNDESCRF_IOC);
 80078b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078ba:	689b      	ldr	r3, [r3, #8]
 80078bc:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80078c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078c2:	609a      	str	r2, [r3, #8]
 80078c4:	e005      	b.n	80078d2 <ETH_Prepare_Tx_Descriptors+0x4d2>
  }
  else
  {
    /* Clear Interrupt on completion bit */
    CLEAR_BIT(dmatxdesc->DESC2, ETH_DMATXNDESCRF_IOC);
 80078c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078c8:	689b      	ldr	r3, [r3, #8]
 80078ca:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80078ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078d0:	609a      	str	r2, [r3, #8]
  }

  /* Mark it as LAST descriptor */
  SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_LD);
 80078d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078d4:	68db      	ldr	r3, [r3, #12]
 80078d6:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80078da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078dc:	60da      	str	r2, [r3, #12]
  /* Save the current packet address to expose it to the application */
  dmatxdesclist->PacketAddress[descidx] = dmatxdesclist->CurrentPacketAddress;
 80078de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078e0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80078e2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80078e4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80078e6:	3304      	adds	r3, #4
 80078e8:	009b      	lsls	r3, r3, #2
 80078ea:	440b      	add	r3, r1
 80078ec:	605a      	str	r2, [r3, #4]

  dmatxdesclist->CurTxDesc = descidx;
 80078ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078f0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80078f2:	611a      	str	r2, [r3, #16]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80078f4:	f3ef 8310 	mrs	r3, PRIMASK
 80078f8:	61bb      	str	r3, [r7, #24]
  return(result);
 80078fa:	69bb      	ldr	r3, [r7, #24]

  /* Enter critical section */
  primask_bit = __get_PRIMASK();
 80078fc:	61fb      	str	r3, [r7, #28]
 80078fe:	2301      	movs	r3, #1
 8007900:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007902:	697b      	ldr	r3, [r7, #20]
 8007904:	f383 8810 	msr	PRIMASK, r3
}
 8007908:	bf00      	nop
  __set_PRIMASK(1);

  dmatxdesclist->BuffersInUse += bd_count + 1U;
 800790a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800790c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800790e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007910:	4413      	add	r3, r2
 8007912:	1c5a      	adds	r2, r3, #1
 8007914:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007916:	629a      	str	r2, [r3, #40]	@ 0x28
 8007918:	69fb      	ldr	r3, [r7, #28]
 800791a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800791c:	693b      	ldr	r3, [r7, #16]
 800791e:	f383 8810 	msr	PRIMASK, r3
}
 8007922:	bf00      	nop

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);

  /* Return function status */
  return HAL_ETH_ERROR_NONE;
 8007924:	2300      	movs	r3, #0
}
 8007926:	4618      	mov	r0, r3
 8007928:	3744      	adds	r7, #68	@ 0x44
 800792a:	46bd      	mov	sp, r7
 800792c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007930:	4770      	bx	lr
 8007932:	bf00      	nop
 8007934:	ffff8000 	.word	0xffff8000

08007938 <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 8007938:	b480      	push	{r7}
 800793a:	b087      	sub	sp, #28
 800793c:	af00      	add	r7, sp, #0
 800793e:	60f8      	str	r0, [r7, #12]
 8007940:	460b      	mov	r3, r1
 8007942:	607a      	str	r2, [r7, #4]
 8007944:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8007946:	2300      	movs	r3, #0
 8007948:	75fb      	strb	r3, [r7, #23]

  /* Check null pointer */
  if (hexti == NULL)
 800794a:	68fb      	ldr	r3, [r7, #12]
 800794c:	2b00      	cmp	r3, #0
 800794e:	d101      	bne.n	8007954 <HAL_EXTI_RegisterCallback+0x1c>
  {
    return HAL_ERROR;
 8007950:	2301      	movs	r3, #1
 8007952:	e00a      	b.n	800796a <HAL_EXTI_RegisterCallback+0x32>
  }

  switch (CallbackID)
 8007954:	7afb      	ldrb	r3, [r7, #11]
 8007956:	2b00      	cmp	r3, #0
 8007958:	d103      	bne.n	8007962 <HAL_EXTI_RegisterCallback+0x2a>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 800795a:	68fb      	ldr	r3, [r7, #12]
 800795c:	687a      	ldr	r2, [r7, #4]
 800795e:	605a      	str	r2, [r3, #4]
      break;
 8007960:	e002      	b.n	8007968 <HAL_EXTI_RegisterCallback+0x30>

    default:
      status = HAL_ERROR;
 8007962:	2301      	movs	r3, #1
 8007964:	75fb      	strb	r3, [r7, #23]
      break;
 8007966:	bf00      	nop
  }

  return status;
 8007968:	7dfb      	ldrb	r3, [r7, #23]
}
 800796a:	4618      	mov	r0, r3
 800796c:	371c      	adds	r7, #28
 800796e:	46bd      	mov	sp, r7
 8007970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007974:	4770      	bx	lr

08007976 <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 8007976:	b480      	push	{r7}
 8007978:	b083      	sub	sp, #12
 800797a:	af00      	add	r7, sp, #0
 800797c:	6078      	str	r0, [r7, #4]
 800797e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	2b00      	cmp	r3, #0
 8007984:	d101      	bne.n	800798a <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 8007986:	2301      	movs	r3, #1
 8007988:	e003      	b.n	8007992 <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	683a      	ldr	r2, [r7, #0]
 800798e:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8007990:	2300      	movs	r3, #0
  }
}
 8007992:	4618      	mov	r0, r3
 8007994:	370c      	adds	r7, #12
 8007996:	46bd      	mov	sp, r7
 8007998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800799c:	4770      	bx	lr
	...

080079a0 <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(const EXTI_HandleTypeDef *hexti)
{
 80079a0:	b580      	push	{r7, lr}
 80079a2:	b086      	sub	sp, #24
 80079a4:	af00      	add	r7, sp, #0
 80079a6:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	0c1b      	lsrs	r3, r3, #16
 80079ae:	f003 0303 	and.w	r3, r3, #3
 80079b2:	613b      	str	r3, [r7, #16]
  maskline = (1UL << (hexti->Line & EXTI_PIN_MASK));
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	681b      	ldr	r3, [r3, #0]
 80079b8:	f003 031f 	and.w	r3, r3, #31
 80079bc:	2201      	movs	r2, #1
 80079be:	fa02 f303 	lsl.w	r3, r2, r3
 80079c2:	60fb      	str	r3, [r7, #12]

#if defined(DUAL_CORE)
  if (HAL_GetCurrentCPUID() == CM7_CPUID)
 80079c4:	f7fd ffd2 	bl	800596c <HAL_GetCurrentCPUID>
 80079c8:	4603      	mov	r3, r0
 80079ca:	2b03      	cmp	r3, #3
 80079cc:	d105      	bne.n	80079da <HAL_EXTI_IRQHandler+0x3a>
  {
    /* Get pending register address */
    regaddr = (__IO uint32_t *)(&EXTI->PR1 + (EXTI_MODE_OFFSET * offset));
 80079ce:	693b      	ldr	r3, [r7, #16]
 80079d0:	011a      	lsls	r2, r3, #4
 80079d2:	4b0f      	ldr	r3, [pc, #60]	@ (8007a10 <HAL_EXTI_IRQHandler+0x70>)
 80079d4:	4413      	add	r3, r2
 80079d6:	617b      	str	r3, [r7, #20]
 80079d8:	e004      	b.n	80079e4 <HAL_EXTI_IRQHandler+0x44>
  }
  else /* Cortex-M4*/
  {
    /* Get pending register address */
    regaddr = (__IO uint32_t *)(&EXTI->C2PR1 + (EXTI_MODE_OFFSET * offset));
 80079da:	693b      	ldr	r3, [r7, #16]
 80079dc:	011a      	lsls	r2, r3, #4
 80079de:	4b0d      	ldr	r3, [pc, #52]	@ (8007a14 <HAL_EXTI_IRQHandler+0x74>)
 80079e0:	4413      	add	r3, r2
 80079e2:	617b      	str	r3, [r7, #20]
#else
  regaddr = (__IO uint32_t *)(&EXTI->PR1 + (EXTI_MODE_OFFSET * offset));
#endif /* DUAL_CORE */

  /* Get pending bit  */
  regval = (*regaddr & maskline);
 80079e4:	697b      	ldr	r3, [r7, #20]
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	68fa      	ldr	r2, [r7, #12]
 80079ea:	4013      	ands	r3, r2
 80079ec:	60bb      	str	r3, [r7, #8]

  if (regval != 0x00U)
 80079ee:	68bb      	ldr	r3, [r7, #8]
 80079f0:	2b00      	cmp	r3, #0
 80079f2:	d009      	beq.n	8007a08 <HAL_EXTI_IRQHandler+0x68>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 80079f4:	697b      	ldr	r3, [r7, #20]
 80079f6:	68fa      	ldr	r2, [r7, #12]
 80079f8:	601a      	str	r2, [r3, #0]

    /* Call callback */
    if (hexti->PendingCallback != NULL)
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	685b      	ldr	r3, [r3, #4]
 80079fe:	2b00      	cmp	r3, #0
 8007a00:	d002      	beq.n	8007a08 <HAL_EXTI_IRQHandler+0x68>
    {
      hexti->PendingCallback();
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	685b      	ldr	r3, [r3, #4]
 8007a06:	4798      	blx	r3
    }
  }
}
 8007a08:	bf00      	nop
 8007a0a:	3718      	adds	r7, #24
 8007a0c:	46bd      	mov	sp, r7
 8007a0e:	bd80      	pop	{r7, pc}
 8007a10:	58000088 	.word	0x58000088
 8007a14:	580000c8 	.word	0x580000c8

08007a18 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8007a18:	b480      	push	{r7}
 8007a1a:	b089      	sub	sp, #36	@ 0x24
 8007a1c:	af00      	add	r7, sp, #0
 8007a1e:	6078      	str	r0, [r7, #4]
 8007a20:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8007a22:	2300      	movs	r3, #0
 8007a24:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8007a26:	4b89      	ldr	r3, [pc, #548]	@ (8007c4c <HAL_GPIO_Init+0x234>)
 8007a28:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8007a2a:	e194      	b.n	8007d56 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8007a2c:	683b      	ldr	r3, [r7, #0]
 8007a2e:	681a      	ldr	r2, [r3, #0]
 8007a30:	2101      	movs	r1, #1
 8007a32:	69fb      	ldr	r3, [r7, #28]
 8007a34:	fa01 f303 	lsl.w	r3, r1, r3
 8007a38:	4013      	ands	r3, r2
 8007a3a:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8007a3c:	693b      	ldr	r3, [r7, #16]
 8007a3e:	2b00      	cmp	r3, #0
 8007a40:	f000 8186 	beq.w	8007d50 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8007a44:	683b      	ldr	r3, [r7, #0]
 8007a46:	685b      	ldr	r3, [r3, #4]
 8007a48:	f003 0303 	and.w	r3, r3, #3
 8007a4c:	2b01      	cmp	r3, #1
 8007a4e:	d005      	beq.n	8007a5c <HAL_GPIO_Init+0x44>
 8007a50:	683b      	ldr	r3, [r7, #0]
 8007a52:	685b      	ldr	r3, [r3, #4]
 8007a54:	f003 0303 	and.w	r3, r3, #3
 8007a58:	2b02      	cmp	r3, #2
 8007a5a:	d130      	bne.n	8007abe <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	689b      	ldr	r3, [r3, #8]
 8007a60:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8007a62:	69fb      	ldr	r3, [r7, #28]
 8007a64:	005b      	lsls	r3, r3, #1
 8007a66:	2203      	movs	r2, #3
 8007a68:	fa02 f303 	lsl.w	r3, r2, r3
 8007a6c:	43db      	mvns	r3, r3
 8007a6e:	69ba      	ldr	r2, [r7, #24]
 8007a70:	4013      	ands	r3, r2
 8007a72:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8007a74:	683b      	ldr	r3, [r7, #0]
 8007a76:	68da      	ldr	r2, [r3, #12]
 8007a78:	69fb      	ldr	r3, [r7, #28]
 8007a7a:	005b      	lsls	r3, r3, #1
 8007a7c:	fa02 f303 	lsl.w	r3, r2, r3
 8007a80:	69ba      	ldr	r2, [r7, #24]
 8007a82:	4313      	orrs	r3, r2
 8007a84:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	69ba      	ldr	r2, [r7, #24]
 8007a8a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	685b      	ldr	r3, [r3, #4]
 8007a90:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8007a92:	2201      	movs	r2, #1
 8007a94:	69fb      	ldr	r3, [r7, #28]
 8007a96:	fa02 f303 	lsl.w	r3, r2, r3
 8007a9a:	43db      	mvns	r3, r3
 8007a9c:	69ba      	ldr	r2, [r7, #24]
 8007a9e:	4013      	ands	r3, r2
 8007aa0:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8007aa2:	683b      	ldr	r3, [r7, #0]
 8007aa4:	685b      	ldr	r3, [r3, #4]
 8007aa6:	091b      	lsrs	r3, r3, #4
 8007aa8:	f003 0201 	and.w	r2, r3, #1
 8007aac:	69fb      	ldr	r3, [r7, #28]
 8007aae:	fa02 f303 	lsl.w	r3, r2, r3
 8007ab2:	69ba      	ldr	r2, [r7, #24]
 8007ab4:	4313      	orrs	r3, r2
 8007ab6:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	69ba      	ldr	r2, [r7, #24]
 8007abc:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8007abe:	683b      	ldr	r3, [r7, #0]
 8007ac0:	685b      	ldr	r3, [r3, #4]
 8007ac2:	f003 0303 	and.w	r3, r3, #3
 8007ac6:	2b03      	cmp	r3, #3
 8007ac8:	d017      	beq.n	8007afa <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	68db      	ldr	r3, [r3, #12]
 8007ace:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8007ad0:	69fb      	ldr	r3, [r7, #28]
 8007ad2:	005b      	lsls	r3, r3, #1
 8007ad4:	2203      	movs	r2, #3
 8007ad6:	fa02 f303 	lsl.w	r3, r2, r3
 8007ada:	43db      	mvns	r3, r3
 8007adc:	69ba      	ldr	r2, [r7, #24]
 8007ade:	4013      	ands	r3, r2
 8007ae0:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8007ae2:	683b      	ldr	r3, [r7, #0]
 8007ae4:	689a      	ldr	r2, [r3, #8]
 8007ae6:	69fb      	ldr	r3, [r7, #28]
 8007ae8:	005b      	lsls	r3, r3, #1
 8007aea:	fa02 f303 	lsl.w	r3, r2, r3
 8007aee:	69ba      	ldr	r2, [r7, #24]
 8007af0:	4313      	orrs	r3, r2
 8007af2:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	69ba      	ldr	r2, [r7, #24]
 8007af8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007afa:	683b      	ldr	r3, [r7, #0]
 8007afc:	685b      	ldr	r3, [r3, #4]
 8007afe:	f003 0303 	and.w	r3, r3, #3
 8007b02:	2b02      	cmp	r3, #2
 8007b04:	d123      	bne.n	8007b4e <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8007b06:	69fb      	ldr	r3, [r7, #28]
 8007b08:	08da      	lsrs	r2, r3, #3
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	3208      	adds	r2, #8
 8007b0e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007b12:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8007b14:	69fb      	ldr	r3, [r7, #28]
 8007b16:	f003 0307 	and.w	r3, r3, #7
 8007b1a:	009b      	lsls	r3, r3, #2
 8007b1c:	220f      	movs	r2, #15
 8007b1e:	fa02 f303 	lsl.w	r3, r2, r3
 8007b22:	43db      	mvns	r3, r3
 8007b24:	69ba      	ldr	r2, [r7, #24]
 8007b26:	4013      	ands	r3, r2
 8007b28:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8007b2a:	683b      	ldr	r3, [r7, #0]
 8007b2c:	691a      	ldr	r2, [r3, #16]
 8007b2e:	69fb      	ldr	r3, [r7, #28]
 8007b30:	f003 0307 	and.w	r3, r3, #7
 8007b34:	009b      	lsls	r3, r3, #2
 8007b36:	fa02 f303 	lsl.w	r3, r2, r3
 8007b3a:	69ba      	ldr	r2, [r7, #24]
 8007b3c:	4313      	orrs	r3, r2
 8007b3e:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8007b40:	69fb      	ldr	r3, [r7, #28]
 8007b42:	08da      	lsrs	r2, r3, #3
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	3208      	adds	r2, #8
 8007b48:	69b9      	ldr	r1, [r7, #24]
 8007b4a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	681b      	ldr	r3, [r3, #0]
 8007b52:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8007b54:	69fb      	ldr	r3, [r7, #28]
 8007b56:	005b      	lsls	r3, r3, #1
 8007b58:	2203      	movs	r2, #3
 8007b5a:	fa02 f303 	lsl.w	r3, r2, r3
 8007b5e:	43db      	mvns	r3, r3
 8007b60:	69ba      	ldr	r2, [r7, #24]
 8007b62:	4013      	ands	r3, r2
 8007b64:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8007b66:	683b      	ldr	r3, [r7, #0]
 8007b68:	685b      	ldr	r3, [r3, #4]
 8007b6a:	f003 0203 	and.w	r2, r3, #3
 8007b6e:	69fb      	ldr	r3, [r7, #28]
 8007b70:	005b      	lsls	r3, r3, #1
 8007b72:	fa02 f303 	lsl.w	r3, r2, r3
 8007b76:	69ba      	ldr	r2, [r7, #24]
 8007b78:	4313      	orrs	r3, r2
 8007b7a:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	69ba      	ldr	r2, [r7, #24]
 8007b80:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8007b82:	683b      	ldr	r3, [r7, #0]
 8007b84:	685b      	ldr	r3, [r3, #4]
 8007b86:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8007b8a:	2b00      	cmp	r3, #0
 8007b8c:	f000 80e0 	beq.w	8007d50 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007b90:	4b2f      	ldr	r3, [pc, #188]	@ (8007c50 <HAL_GPIO_Init+0x238>)
 8007b92:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007b96:	4a2e      	ldr	r2, [pc, #184]	@ (8007c50 <HAL_GPIO_Init+0x238>)
 8007b98:	f043 0302 	orr.w	r3, r3, #2
 8007b9c:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8007ba0:	4b2b      	ldr	r3, [pc, #172]	@ (8007c50 <HAL_GPIO_Init+0x238>)
 8007ba2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8007ba6:	f003 0302 	and.w	r3, r3, #2
 8007baa:	60fb      	str	r3, [r7, #12]
 8007bac:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8007bae:	4a29      	ldr	r2, [pc, #164]	@ (8007c54 <HAL_GPIO_Init+0x23c>)
 8007bb0:	69fb      	ldr	r3, [r7, #28]
 8007bb2:	089b      	lsrs	r3, r3, #2
 8007bb4:	3302      	adds	r3, #2
 8007bb6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007bba:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8007bbc:	69fb      	ldr	r3, [r7, #28]
 8007bbe:	f003 0303 	and.w	r3, r3, #3
 8007bc2:	009b      	lsls	r3, r3, #2
 8007bc4:	220f      	movs	r2, #15
 8007bc6:	fa02 f303 	lsl.w	r3, r2, r3
 8007bca:	43db      	mvns	r3, r3
 8007bcc:	69ba      	ldr	r2, [r7, #24]
 8007bce:	4013      	ands	r3, r2
 8007bd0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	4a20      	ldr	r2, [pc, #128]	@ (8007c58 <HAL_GPIO_Init+0x240>)
 8007bd6:	4293      	cmp	r3, r2
 8007bd8:	d052      	beq.n	8007c80 <HAL_GPIO_Init+0x268>
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	4a1f      	ldr	r2, [pc, #124]	@ (8007c5c <HAL_GPIO_Init+0x244>)
 8007bde:	4293      	cmp	r3, r2
 8007be0:	d031      	beq.n	8007c46 <HAL_GPIO_Init+0x22e>
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	4a1e      	ldr	r2, [pc, #120]	@ (8007c60 <HAL_GPIO_Init+0x248>)
 8007be6:	4293      	cmp	r3, r2
 8007be8:	d02b      	beq.n	8007c42 <HAL_GPIO_Init+0x22a>
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	4a1d      	ldr	r2, [pc, #116]	@ (8007c64 <HAL_GPIO_Init+0x24c>)
 8007bee:	4293      	cmp	r3, r2
 8007bf0:	d025      	beq.n	8007c3e <HAL_GPIO_Init+0x226>
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	4a1c      	ldr	r2, [pc, #112]	@ (8007c68 <HAL_GPIO_Init+0x250>)
 8007bf6:	4293      	cmp	r3, r2
 8007bf8:	d01f      	beq.n	8007c3a <HAL_GPIO_Init+0x222>
 8007bfa:	687b      	ldr	r3, [r7, #4]
 8007bfc:	4a1b      	ldr	r2, [pc, #108]	@ (8007c6c <HAL_GPIO_Init+0x254>)
 8007bfe:	4293      	cmp	r3, r2
 8007c00:	d019      	beq.n	8007c36 <HAL_GPIO_Init+0x21e>
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	4a1a      	ldr	r2, [pc, #104]	@ (8007c70 <HAL_GPIO_Init+0x258>)
 8007c06:	4293      	cmp	r3, r2
 8007c08:	d013      	beq.n	8007c32 <HAL_GPIO_Init+0x21a>
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	4a19      	ldr	r2, [pc, #100]	@ (8007c74 <HAL_GPIO_Init+0x25c>)
 8007c0e:	4293      	cmp	r3, r2
 8007c10:	d00d      	beq.n	8007c2e <HAL_GPIO_Init+0x216>
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	4a18      	ldr	r2, [pc, #96]	@ (8007c78 <HAL_GPIO_Init+0x260>)
 8007c16:	4293      	cmp	r3, r2
 8007c18:	d007      	beq.n	8007c2a <HAL_GPIO_Init+0x212>
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	4a17      	ldr	r2, [pc, #92]	@ (8007c7c <HAL_GPIO_Init+0x264>)
 8007c1e:	4293      	cmp	r3, r2
 8007c20:	d101      	bne.n	8007c26 <HAL_GPIO_Init+0x20e>
 8007c22:	2309      	movs	r3, #9
 8007c24:	e02d      	b.n	8007c82 <HAL_GPIO_Init+0x26a>
 8007c26:	230a      	movs	r3, #10
 8007c28:	e02b      	b.n	8007c82 <HAL_GPIO_Init+0x26a>
 8007c2a:	2308      	movs	r3, #8
 8007c2c:	e029      	b.n	8007c82 <HAL_GPIO_Init+0x26a>
 8007c2e:	2307      	movs	r3, #7
 8007c30:	e027      	b.n	8007c82 <HAL_GPIO_Init+0x26a>
 8007c32:	2306      	movs	r3, #6
 8007c34:	e025      	b.n	8007c82 <HAL_GPIO_Init+0x26a>
 8007c36:	2305      	movs	r3, #5
 8007c38:	e023      	b.n	8007c82 <HAL_GPIO_Init+0x26a>
 8007c3a:	2304      	movs	r3, #4
 8007c3c:	e021      	b.n	8007c82 <HAL_GPIO_Init+0x26a>
 8007c3e:	2303      	movs	r3, #3
 8007c40:	e01f      	b.n	8007c82 <HAL_GPIO_Init+0x26a>
 8007c42:	2302      	movs	r3, #2
 8007c44:	e01d      	b.n	8007c82 <HAL_GPIO_Init+0x26a>
 8007c46:	2301      	movs	r3, #1
 8007c48:	e01b      	b.n	8007c82 <HAL_GPIO_Init+0x26a>
 8007c4a:	bf00      	nop
 8007c4c:	58000080 	.word	0x58000080
 8007c50:	58024400 	.word	0x58024400
 8007c54:	58000400 	.word	0x58000400
 8007c58:	58020000 	.word	0x58020000
 8007c5c:	58020400 	.word	0x58020400
 8007c60:	58020800 	.word	0x58020800
 8007c64:	58020c00 	.word	0x58020c00
 8007c68:	58021000 	.word	0x58021000
 8007c6c:	58021400 	.word	0x58021400
 8007c70:	58021800 	.word	0x58021800
 8007c74:	58021c00 	.word	0x58021c00
 8007c78:	58022000 	.word	0x58022000
 8007c7c:	58022400 	.word	0x58022400
 8007c80:	2300      	movs	r3, #0
 8007c82:	69fa      	ldr	r2, [r7, #28]
 8007c84:	f002 0203 	and.w	r2, r2, #3
 8007c88:	0092      	lsls	r2, r2, #2
 8007c8a:	4093      	lsls	r3, r2
 8007c8c:	69ba      	ldr	r2, [r7, #24]
 8007c8e:	4313      	orrs	r3, r2
 8007c90:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8007c92:	4938      	ldr	r1, [pc, #224]	@ (8007d74 <HAL_GPIO_Init+0x35c>)
 8007c94:	69fb      	ldr	r3, [r7, #28]
 8007c96:	089b      	lsrs	r3, r3, #2
 8007c98:	3302      	adds	r3, #2
 8007c9a:	69ba      	ldr	r2, [r7, #24]
 8007c9c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8007ca0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007ca4:	681b      	ldr	r3, [r3, #0]
 8007ca6:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8007ca8:	693b      	ldr	r3, [r7, #16]
 8007caa:	43db      	mvns	r3, r3
 8007cac:	69ba      	ldr	r2, [r7, #24]
 8007cae:	4013      	ands	r3, r2
 8007cb0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8007cb2:	683b      	ldr	r3, [r7, #0]
 8007cb4:	685b      	ldr	r3, [r3, #4]
 8007cb6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007cba:	2b00      	cmp	r3, #0
 8007cbc:	d003      	beq.n	8007cc6 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8007cbe:	69ba      	ldr	r2, [r7, #24]
 8007cc0:	693b      	ldr	r3, [r7, #16]
 8007cc2:	4313      	orrs	r3, r2
 8007cc4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8007cc6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8007cca:	69bb      	ldr	r3, [r7, #24]
 8007ccc:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8007cce:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007cd2:	685b      	ldr	r3, [r3, #4]
 8007cd4:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8007cd6:	693b      	ldr	r3, [r7, #16]
 8007cd8:	43db      	mvns	r3, r3
 8007cda:	69ba      	ldr	r2, [r7, #24]
 8007cdc:	4013      	ands	r3, r2
 8007cde:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8007ce0:	683b      	ldr	r3, [r7, #0]
 8007ce2:	685b      	ldr	r3, [r3, #4]
 8007ce4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007ce8:	2b00      	cmp	r3, #0
 8007cea:	d003      	beq.n	8007cf4 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8007cec:	69ba      	ldr	r2, [r7, #24]
 8007cee:	693b      	ldr	r3, [r7, #16]
 8007cf0:	4313      	orrs	r3, r2
 8007cf2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8007cf4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8007cf8:	69bb      	ldr	r3, [r7, #24]
 8007cfa:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8007cfc:	697b      	ldr	r3, [r7, #20]
 8007cfe:	685b      	ldr	r3, [r3, #4]
 8007d00:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8007d02:	693b      	ldr	r3, [r7, #16]
 8007d04:	43db      	mvns	r3, r3
 8007d06:	69ba      	ldr	r2, [r7, #24]
 8007d08:	4013      	ands	r3, r2
 8007d0a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8007d0c:	683b      	ldr	r3, [r7, #0]
 8007d0e:	685b      	ldr	r3, [r3, #4]
 8007d10:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007d14:	2b00      	cmp	r3, #0
 8007d16:	d003      	beq.n	8007d20 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8007d18:	69ba      	ldr	r2, [r7, #24]
 8007d1a:	693b      	ldr	r3, [r7, #16]
 8007d1c:	4313      	orrs	r3, r2
 8007d1e:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8007d20:	697b      	ldr	r3, [r7, #20]
 8007d22:	69ba      	ldr	r2, [r7, #24]
 8007d24:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8007d26:	697b      	ldr	r3, [r7, #20]
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8007d2c:	693b      	ldr	r3, [r7, #16]
 8007d2e:	43db      	mvns	r3, r3
 8007d30:	69ba      	ldr	r2, [r7, #24]
 8007d32:	4013      	ands	r3, r2
 8007d34:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8007d36:	683b      	ldr	r3, [r7, #0]
 8007d38:	685b      	ldr	r3, [r3, #4]
 8007d3a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007d3e:	2b00      	cmp	r3, #0
 8007d40:	d003      	beq.n	8007d4a <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8007d42:	69ba      	ldr	r2, [r7, #24]
 8007d44:	693b      	ldr	r3, [r7, #16]
 8007d46:	4313      	orrs	r3, r2
 8007d48:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8007d4a:	697b      	ldr	r3, [r7, #20]
 8007d4c:	69ba      	ldr	r2, [r7, #24]
 8007d4e:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8007d50:	69fb      	ldr	r3, [r7, #28]
 8007d52:	3301      	adds	r3, #1
 8007d54:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8007d56:	683b      	ldr	r3, [r7, #0]
 8007d58:	681a      	ldr	r2, [r3, #0]
 8007d5a:	69fb      	ldr	r3, [r7, #28]
 8007d5c:	fa22 f303 	lsr.w	r3, r2, r3
 8007d60:	2b00      	cmp	r3, #0
 8007d62:	f47f ae63 	bne.w	8007a2c <HAL_GPIO_Init+0x14>
  }
}
 8007d66:	bf00      	nop
 8007d68:	bf00      	nop
 8007d6a:	3724      	adds	r7, #36	@ 0x24
 8007d6c:	46bd      	mov	sp, r7
 8007d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d72:	4770      	bx	lr
 8007d74:	58000400 	.word	0x58000400

08007d78 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8007d78:	b480      	push	{r7}
 8007d7a:	b083      	sub	sp, #12
 8007d7c:	af00      	add	r7, sp, #0
 8007d7e:	6078      	str	r0, [r7, #4]
 8007d80:	460b      	mov	r3, r1
 8007d82:	807b      	strh	r3, [r7, #2]
 8007d84:	4613      	mov	r3, r2
 8007d86:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8007d88:	787b      	ldrb	r3, [r7, #1]
 8007d8a:	2b00      	cmp	r3, #0
 8007d8c:	d003      	beq.n	8007d96 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8007d8e:	887a      	ldrh	r2, [r7, #2]
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8007d94:	e003      	b.n	8007d9e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8007d96:	887b      	ldrh	r3, [r7, #2]
 8007d98:	041a      	lsls	r2, r3, #16
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	619a      	str	r2, [r3, #24]
}
 8007d9e:	bf00      	nop
 8007da0:	370c      	adds	r7, #12
 8007da2:	46bd      	mov	sp, r7
 8007da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007da8:	4770      	bx	lr

08007daa <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8007daa:	b480      	push	{r7}
 8007dac:	b085      	sub	sp, #20
 8007dae:	af00      	add	r7, sp, #0
 8007db0:	6078      	str	r0, [r7, #4]
 8007db2:	460b      	mov	r3, r1
 8007db4:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8007db6:	687b      	ldr	r3, [r7, #4]
 8007db8:	695b      	ldr	r3, [r3, #20]
 8007dba:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8007dbc:	887a      	ldrh	r2, [r7, #2]
 8007dbe:	68fb      	ldr	r3, [r7, #12]
 8007dc0:	4013      	ands	r3, r2
 8007dc2:	041a      	lsls	r2, r3, #16
 8007dc4:	68fb      	ldr	r3, [r7, #12]
 8007dc6:	43d9      	mvns	r1, r3
 8007dc8:	887b      	ldrh	r3, [r7, #2]
 8007dca:	400b      	ands	r3, r1
 8007dcc:	431a      	orrs	r2, r3
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	619a      	str	r2, [r3, #24]
}
 8007dd2:	bf00      	nop
 8007dd4:	3714      	adds	r7, #20
 8007dd6:	46bd      	mov	sp, r7
 8007dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ddc:	4770      	bx	lr

08007dde <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8007dde:	b580      	push	{r7, lr}
 8007de0:	b082      	sub	sp, #8
 8007de2:	af00      	add	r7, sp, #0
 8007de4:	4603      	mov	r3, r0
 8007de6:	80fb      	strh	r3, [r7, #6]
    __HAL_GPIO_EXTID2_CLEAR_IT(GPIO_Pin);
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
  }
#else
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00U)
 8007de8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007dec:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8007df0:	88fb      	ldrh	r3, [r7, #6]
 8007df2:	4013      	ands	r3, r2
 8007df4:	2b00      	cmp	r3, #0
 8007df6:	d008      	beq.n	8007e0a <HAL_GPIO_EXTI_IRQHandler+0x2c>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8007df8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8007dfc:	88fb      	ldrh	r3, [r7, #6]
 8007dfe:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8007e02:	88fb      	ldrh	r3, [r7, #6]
 8007e04:	4618      	mov	r0, r3
 8007e06:	f000 f804 	bl	8007e12 <HAL_GPIO_EXTI_Callback>
  }
#endif
}
 8007e0a:	bf00      	nop
 8007e0c:	3708      	adds	r7, #8
 8007e0e:	46bd      	mov	sp, r7
 8007e10:	bd80      	pop	{r7, pc}

08007e12 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin: Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8007e12:	b480      	push	{r7}
 8007e14:	b083      	sub	sp, #12
 8007e16:	af00      	add	r7, sp, #0
 8007e18:	4603      	mov	r3, r0
 8007e1a:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8007e1c:	bf00      	nop
 8007e1e:	370c      	adds	r7, #12
 8007e20:	46bd      	mov	sp, r7
 8007e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e26:	4770      	bx	lr

08007e28 <HAL_HSEM_FastTake>:
  * @brief  Fast Take a semaphore with 1 Step mode.
  * @param  SemID: semaphore ID from 0 to 31
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HSEM_FastTake(uint32_t SemID)
{
 8007e28:	b480      	push	{r7}
 8007e2a:	b083      	sub	sp, #12
 8007e2c:	af00      	add	r7, sp, #0
 8007e2e:	6078      	str	r0, [r7, #4]
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
  }
#else
  /* Read the RLR register to take the semaphore */
  if (HSEM->RLR[SemID] == (HSEM_CR_COREID_CURRENT | HSEM_RLR_LOCK))
 8007e30:	4a08      	ldr	r2, [pc, #32]	@ (8007e54 <HAL_HSEM_FastTake+0x2c>)
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	3320      	adds	r3, #32
 8007e36:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007e3a:	4a07      	ldr	r2, [pc, #28]	@ (8007e58 <HAL_HSEM_FastTake+0x30>)
 8007e3c:	4293      	cmp	r3, r2
 8007e3e:	d101      	bne.n	8007e44 <HAL_HSEM_FastTake+0x1c>
  {
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
 8007e40:	2300      	movs	r3, #0
 8007e42:	e000      	b.n	8007e46 <HAL_HSEM_FastTake+0x1e>
  }
#endif

  /* Semaphore take fails */
  return HAL_ERROR;
 8007e44:	2301      	movs	r3, #1
}
 8007e46:	4618      	mov	r0, r3
 8007e48:	370c      	adds	r7, #12
 8007e4a:	46bd      	mov	sp, r7
 8007e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e50:	4770      	bx	lr
 8007e52:	bf00      	nop
 8007e54:	58026400 	.word	0x58026400
 8007e58:	80000300 	.word	0x80000300

08007e5c <HAL_HSEM_Release>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval None
  */
void  HAL_HSEM_Release(uint32_t SemID, uint32_t ProcessID)
{
 8007e5c:	b480      	push	{r7}
 8007e5e:	b083      	sub	sp, #12
 8007e60:	af00      	add	r7, sp, #0
 8007e62:	6078      	str	r0, [r7, #4]
 8007e64:	6039      	str	r1, [r7, #0]

  /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0  */
#if  USE_MULTI_CORE_SHARED_CODE != 0U
  HSEM->R[SemID] = (ProcessID | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID));
#else
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT);
 8007e66:	4906      	ldr	r1, [pc, #24]	@ (8007e80 <HAL_HSEM_Release+0x24>)
 8007e68:	683b      	ldr	r3, [r7, #0]
 8007e6a:	f443 7240 	orr.w	r2, r3, #768	@ 0x300
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif

}
 8007e74:	bf00      	nop
 8007e76:	370c      	adds	r7, #12
 8007e78:	46bd      	mov	sp, r7
 8007e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e7e:	4770      	bx	lr
 8007e80:	58026400 	.word	0x58026400

08007e84 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8007e84:	b580      	push	{r7, lr}
 8007e86:	b084      	sub	sp, #16
 8007e88:	af00      	add	r7, sp, #0
 8007e8a:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 8007e8c:	4b29      	ldr	r3, [pc, #164]	@ (8007f34 <HAL_PWREx_ConfigSupply+0xb0>)
 8007e8e:	68db      	ldr	r3, [r3, #12]
 8007e90:	f003 0307 	and.w	r3, r3, #7
 8007e94:	2b06      	cmp	r3, #6
 8007e96:	d00a      	beq.n	8007eae <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8007e98:	4b26      	ldr	r3, [pc, #152]	@ (8007f34 <HAL_PWREx_ConfigSupply+0xb0>)
 8007e9a:	68db      	ldr	r3, [r3, #12]
 8007e9c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007ea0:	687a      	ldr	r2, [r7, #4]
 8007ea2:	429a      	cmp	r2, r3
 8007ea4:	d001      	beq.n	8007eaa <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8007ea6:	2301      	movs	r3, #1
 8007ea8:	e040      	b.n	8007f2c <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8007eaa:	2300      	movs	r3, #0
 8007eac:	e03e      	b.n	8007f2c <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8007eae:	4b21      	ldr	r3, [pc, #132]	@ (8007f34 <HAL_PWREx_ConfigSupply+0xb0>)
 8007eb0:	68db      	ldr	r3, [r3, #12]
 8007eb2:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 8007eb6:	491f      	ldr	r1, [pc, #124]	@ (8007f34 <HAL_PWREx_ConfigSupply+0xb0>)
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	4313      	orrs	r3, r2
 8007ebc:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8007ebe:	f7fd fba1 	bl	8005604 <HAL_GetTick>
 8007ec2:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8007ec4:	e009      	b.n	8007eda <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8007ec6:	f7fd fb9d 	bl	8005604 <HAL_GetTick>
 8007eca:	4602      	mov	r2, r0
 8007ecc:	68fb      	ldr	r3, [r7, #12]
 8007ece:	1ad3      	subs	r3, r2, r3
 8007ed0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007ed4:	d901      	bls.n	8007eda <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8007ed6:	2301      	movs	r3, #1
 8007ed8:	e028      	b.n	8007f2c <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8007eda:	4b16      	ldr	r3, [pc, #88]	@ (8007f34 <HAL_PWREx_ConfigSupply+0xb0>)
 8007edc:	685b      	ldr	r3, [r3, #4]
 8007ede:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8007ee2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007ee6:	d1ee      	bne.n	8007ec6 <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	2b1e      	cmp	r3, #30
 8007eec:	d008      	beq.n	8007f00 <HAL_PWREx_ConfigSupply+0x7c>
 8007eee:	687b      	ldr	r3, [r7, #4]
 8007ef0:	2b2e      	cmp	r3, #46	@ 0x2e
 8007ef2:	d005      	beq.n	8007f00 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	2b1d      	cmp	r3, #29
 8007ef8:	d002      	beq.n	8007f00 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	2b2d      	cmp	r3, #45	@ 0x2d
 8007efe:	d114      	bne.n	8007f2a <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 8007f00:	f7fd fb80 	bl	8005604 <HAL_GetTick>
 8007f04:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8007f06:	e009      	b.n	8007f1c <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8007f08:	f7fd fb7c 	bl	8005604 <HAL_GetTick>
 8007f0c:	4602      	mov	r2, r0
 8007f0e:	68fb      	ldr	r3, [r7, #12]
 8007f10:	1ad3      	subs	r3, r2, r3
 8007f12:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8007f16:	d901      	bls.n	8007f1c <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 8007f18:	2301      	movs	r3, #1
 8007f1a:	e007      	b.n	8007f2c <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8007f1c:	4b05      	ldr	r3, [pc, #20]	@ (8007f34 <HAL_PWREx_ConfigSupply+0xb0>)
 8007f1e:	68db      	ldr	r3, [r3, #12]
 8007f20:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007f24:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007f28:	d1ee      	bne.n	8007f08 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8007f2a:	2300      	movs	r3, #0
}
 8007f2c:	4618      	mov	r0, r3
 8007f2e:	3710      	adds	r7, #16
 8007f30:	46bd      	mov	sp, r7
 8007f32:	bd80      	pop	{r7, pc}
 8007f34:	58024800 	.word	0x58024800

08007f38 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007f38:	b580      	push	{r7, lr}
 8007f3a:	b08c      	sub	sp, #48	@ 0x30
 8007f3c:	af00      	add	r7, sp, #0
 8007f3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	2b00      	cmp	r3, #0
 8007f44:	d102      	bne.n	8007f4c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8007f46:	2301      	movs	r3, #1
 8007f48:	f000 bc48 	b.w	80087dc <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	f003 0301 	and.w	r3, r3, #1
 8007f54:	2b00      	cmp	r3, #0
 8007f56:	f000 8088 	beq.w	800806a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007f5a:	4b99      	ldr	r3, [pc, #612]	@ (80081c0 <HAL_RCC_OscConfig+0x288>)
 8007f5c:	691b      	ldr	r3, [r3, #16]
 8007f5e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007f62:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8007f64:	4b96      	ldr	r3, [pc, #600]	@ (80081c0 <HAL_RCC_OscConfig+0x288>)
 8007f66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f68:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8007f6a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f6c:	2b10      	cmp	r3, #16
 8007f6e:	d007      	beq.n	8007f80 <HAL_RCC_OscConfig+0x48>
 8007f70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f72:	2b18      	cmp	r3, #24
 8007f74:	d111      	bne.n	8007f9a <HAL_RCC_OscConfig+0x62>
 8007f76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f78:	f003 0303 	and.w	r3, r3, #3
 8007f7c:	2b02      	cmp	r3, #2
 8007f7e:	d10c      	bne.n	8007f9a <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007f80:	4b8f      	ldr	r3, [pc, #572]	@ (80081c0 <HAL_RCC_OscConfig+0x288>)
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007f88:	2b00      	cmp	r3, #0
 8007f8a:	d06d      	beq.n	8008068 <HAL_RCC_OscConfig+0x130>
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	685b      	ldr	r3, [r3, #4]
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	d169      	bne.n	8008068 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8007f94:	2301      	movs	r3, #1
 8007f96:	f000 bc21 	b.w	80087dc <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	685b      	ldr	r3, [r3, #4]
 8007f9e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007fa2:	d106      	bne.n	8007fb2 <HAL_RCC_OscConfig+0x7a>
 8007fa4:	4b86      	ldr	r3, [pc, #536]	@ (80081c0 <HAL_RCC_OscConfig+0x288>)
 8007fa6:	681b      	ldr	r3, [r3, #0]
 8007fa8:	4a85      	ldr	r2, [pc, #532]	@ (80081c0 <HAL_RCC_OscConfig+0x288>)
 8007faa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007fae:	6013      	str	r3, [r2, #0]
 8007fb0:	e02e      	b.n	8008010 <HAL_RCC_OscConfig+0xd8>
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	685b      	ldr	r3, [r3, #4]
 8007fb6:	2b00      	cmp	r3, #0
 8007fb8:	d10c      	bne.n	8007fd4 <HAL_RCC_OscConfig+0x9c>
 8007fba:	4b81      	ldr	r3, [pc, #516]	@ (80081c0 <HAL_RCC_OscConfig+0x288>)
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	4a80      	ldr	r2, [pc, #512]	@ (80081c0 <HAL_RCC_OscConfig+0x288>)
 8007fc0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007fc4:	6013      	str	r3, [r2, #0]
 8007fc6:	4b7e      	ldr	r3, [pc, #504]	@ (80081c0 <HAL_RCC_OscConfig+0x288>)
 8007fc8:	681b      	ldr	r3, [r3, #0]
 8007fca:	4a7d      	ldr	r2, [pc, #500]	@ (80081c0 <HAL_RCC_OscConfig+0x288>)
 8007fcc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007fd0:	6013      	str	r3, [r2, #0]
 8007fd2:	e01d      	b.n	8008010 <HAL_RCC_OscConfig+0xd8>
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	685b      	ldr	r3, [r3, #4]
 8007fd8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007fdc:	d10c      	bne.n	8007ff8 <HAL_RCC_OscConfig+0xc0>
 8007fde:	4b78      	ldr	r3, [pc, #480]	@ (80081c0 <HAL_RCC_OscConfig+0x288>)
 8007fe0:	681b      	ldr	r3, [r3, #0]
 8007fe2:	4a77      	ldr	r2, [pc, #476]	@ (80081c0 <HAL_RCC_OscConfig+0x288>)
 8007fe4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007fe8:	6013      	str	r3, [r2, #0]
 8007fea:	4b75      	ldr	r3, [pc, #468]	@ (80081c0 <HAL_RCC_OscConfig+0x288>)
 8007fec:	681b      	ldr	r3, [r3, #0]
 8007fee:	4a74      	ldr	r2, [pc, #464]	@ (80081c0 <HAL_RCC_OscConfig+0x288>)
 8007ff0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007ff4:	6013      	str	r3, [r2, #0]
 8007ff6:	e00b      	b.n	8008010 <HAL_RCC_OscConfig+0xd8>
 8007ff8:	4b71      	ldr	r3, [pc, #452]	@ (80081c0 <HAL_RCC_OscConfig+0x288>)
 8007ffa:	681b      	ldr	r3, [r3, #0]
 8007ffc:	4a70      	ldr	r2, [pc, #448]	@ (80081c0 <HAL_RCC_OscConfig+0x288>)
 8007ffe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008002:	6013      	str	r3, [r2, #0]
 8008004:	4b6e      	ldr	r3, [pc, #440]	@ (80081c0 <HAL_RCC_OscConfig+0x288>)
 8008006:	681b      	ldr	r3, [r3, #0]
 8008008:	4a6d      	ldr	r2, [pc, #436]	@ (80081c0 <HAL_RCC_OscConfig+0x288>)
 800800a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800800e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	685b      	ldr	r3, [r3, #4]
 8008014:	2b00      	cmp	r3, #0
 8008016:	d013      	beq.n	8008040 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008018:	f7fd faf4 	bl	8005604 <HAL_GetTick>
 800801c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800801e:	e008      	b.n	8008032 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008020:	f7fd faf0 	bl	8005604 <HAL_GetTick>
 8008024:	4602      	mov	r2, r0
 8008026:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008028:	1ad3      	subs	r3, r2, r3
 800802a:	2b64      	cmp	r3, #100	@ 0x64
 800802c:	d901      	bls.n	8008032 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800802e:	2303      	movs	r3, #3
 8008030:	e3d4      	b.n	80087dc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8008032:	4b63      	ldr	r3, [pc, #396]	@ (80081c0 <HAL_RCC_OscConfig+0x288>)
 8008034:	681b      	ldr	r3, [r3, #0]
 8008036:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800803a:	2b00      	cmp	r3, #0
 800803c:	d0f0      	beq.n	8008020 <HAL_RCC_OscConfig+0xe8>
 800803e:	e014      	b.n	800806a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008040:	f7fd fae0 	bl	8005604 <HAL_GetTick>
 8008044:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8008046:	e008      	b.n	800805a <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008048:	f7fd fadc 	bl	8005604 <HAL_GetTick>
 800804c:	4602      	mov	r2, r0
 800804e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008050:	1ad3      	subs	r3, r2, r3
 8008052:	2b64      	cmp	r3, #100	@ 0x64
 8008054:	d901      	bls.n	800805a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8008056:	2303      	movs	r3, #3
 8008058:	e3c0      	b.n	80087dc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800805a:	4b59      	ldr	r3, [pc, #356]	@ (80081c0 <HAL_RCC_OscConfig+0x288>)
 800805c:	681b      	ldr	r3, [r3, #0]
 800805e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008062:	2b00      	cmp	r3, #0
 8008064:	d1f0      	bne.n	8008048 <HAL_RCC_OscConfig+0x110>
 8008066:	e000      	b.n	800806a <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008068:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	f003 0302 	and.w	r3, r3, #2
 8008072:	2b00      	cmp	r3, #0
 8008074:	f000 80ca 	beq.w	800820c <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008078:	4b51      	ldr	r3, [pc, #324]	@ (80081c0 <HAL_RCC_OscConfig+0x288>)
 800807a:	691b      	ldr	r3, [r3, #16]
 800807c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008080:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8008082:	4b4f      	ldr	r3, [pc, #316]	@ (80081c0 <HAL_RCC_OscConfig+0x288>)
 8008084:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008086:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8008088:	6a3b      	ldr	r3, [r7, #32]
 800808a:	2b00      	cmp	r3, #0
 800808c:	d007      	beq.n	800809e <HAL_RCC_OscConfig+0x166>
 800808e:	6a3b      	ldr	r3, [r7, #32]
 8008090:	2b18      	cmp	r3, #24
 8008092:	d156      	bne.n	8008142 <HAL_RCC_OscConfig+0x20a>
 8008094:	69fb      	ldr	r3, [r7, #28]
 8008096:	f003 0303 	and.w	r3, r3, #3
 800809a:	2b00      	cmp	r3, #0
 800809c:	d151      	bne.n	8008142 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800809e:	4b48      	ldr	r3, [pc, #288]	@ (80081c0 <HAL_RCC_OscConfig+0x288>)
 80080a0:	681b      	ldr	r3, [r3, #0]
 80080a2:	f003 0304 	and.w	r3, r3, #4
 80080a6:	2b00      	cmp	r3, #0
 80080a8:	d005      	beq.n	80080b6 <HAL_RCC_OscConfig+0x17e>
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	68db      	ldr	r3, [r3, #12]
 80080ae:	2b00      	cmp	r3, #0
 80080b0:	d101      	bne.n	80080b6 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 80080b2:	2301      	movs	r3, #1
 80080b4:	e392      	b.n	80087dc <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80080b6:	4b42      	ldr	r3, [pc, #264]	@ (80081c0 <HAL_RCC_OscConfig+0x288>)
 80080b8:	681b      	ldr	r3, [r3, #0]
 80080ba:	f023 0219 	bic.w	r2, r3, #25
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	68db      	ldr	r3, [r3, #12]
 80080c2:	493f      	ldr	r1, [pc, #252]	@ (80081c0 <HAL_RCC_OscConfig+0x288>)
 80080c4:	4313      	orrs	r3, r2
 80080c6:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80080c8:	f7fd fa9c 	bl	8005604 <HAL_GetTick>
 80080cc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80080ce:	e008      	b.n	80080e2 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80080d0:	f7fd fa98 	bl	8005604 <HAL_GetTick>
 80080d4:	4602      	mov	r2, r0
 80080d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080d8:	1ad3      	subs	r3, r2, r3
 80080da:	2b02      	cmp	r3, #2
 80080dc:	d901      	bls.n	80080e2 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80080de:	2303      	movs	r3, #3
 80080e0:	e37c      	b.n	80087dc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80080e2:	4b37      	ldr	r3, [pc, #220]	@ (80081c0 <HAL_RCC_OscConfig+0x288>)
 80080e4:	681b      	ldr	r3, [r3, #0]
 80080e6:	f003 0304 	and.w	r3, r3, #4
 80080ea:	2b00      	cmp	r3, #0
 80080ec:	d0f0      	beq.n	80080d0 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80080ee:	f7fd fa95 	bl	800561c <HAL_GetREVID>
 80080f2:	4603      	mov	r3, r0
 80080f4:	f241 0203 	movw	r2, #4099	@ 0x1003
 80080f8:	4293      	cmp	r3, r2
 80080fa:	d817      	bhi.n	800812c <HAL_RCC_OscConfig+0x1f4>
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	691b      	ldr	r3, [r3, #16]
 8008100:	2b40      	cmp	r3, #64	@ 0x40
 8008102:	d108      	bne.n	8008116 <HAL_RCC_OscConfig+0x1de>
 8008104:	4b2e      	ldr	r3, [pc, #184]	@ (80081c0 <HAL_RCC_OscConfig+0x288>)
 8008106:	685b      	ldr	r3, [r3, #4]
 8008108:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 800810c:	4a2c      	ldr	r2, [pc, #176]	@ (80081c0 <HAL_RCC_OscConfig+0x288>)
 800810e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008112:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008114:	e07a      	b.n	800820c <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008116:	4b2a      	ldr	r3, [pc, #168]	@ (80081c0 <HAL_RCC_OscConfig+0x288>)
 8008118:	685b      	ldr	r3, [r3, #4]
 800811a:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	691b      	ldr	r3, [r3, #16]
 8008122:	031b      	lsls	r3, r3, #12
 8008124:	4926      	ldr	r1, [pc, #152]	@ (80081c0 <HAL_RCC_OscConfig+0x288>)
 8008126:	4313      	orrs	r3, r2
 8008128:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800812a:	e06f      	b.n	800820c <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800812c:	4b24      	ldr	r3, [pc, #144]	@ (80081c0 <HAL_RCC_OscConfig+0x288>)
 800812e:	685b      	ldr	r3, [r3, #4]
 8008130:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	691b      	ldr	r3, [r3, #16]
 8008138:	061b      	lsls	r3, r3, #24
 800813a:	4921      	ldr	r1, [pc, #132]	@ (80081c0 <HAL_RCC_OscConfig+0x288>)
 800813c:	4313      	orrs	r3, r2
 800813e:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8008140:	e064      	b.n	800820c <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	68db      	ldr	r3, [r3, #12]
 8008146:	2b00      	cmp	r3, #0
 8008148:	d047      	beq.n	80081da <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800814a:	4b1d      	ldr	r3, [pc, #116]	@ (80081c0 <HAL_RCC_OscConfig+0x288>)
 800814c:	681b      	ldr	r3, [r3, #0]
 800814e:	f023 0219 	bic.w	r2, r3, #25
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	68db      	ldr	r3, [r3, #12]
 8008156:	491a      	ldr	r1, [pc, #104]	@ (80081c0 <HAL_RCC_OscConfig+0x288>)
 8008158:	4313      	orrs	r3, r2
 800815a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800815c:	f7fd fa52 	bl	8005604 <HAL_GetTick>
 8008160:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8008162:	e008      	b.n	8008176 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008164:	f7fd fa4e 	bl	8005604 <HAL_GetTick>
 8008168:	4602      	mov	r2, r0
 800816a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800816c:	1ad3      	subs	r3, r2, r3
 800816e:	2b02      	cmp	r3, #2
 8008170:	d901      	bls.n	8008176 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8008172:	2303      	movs	r3, #3
 8008174:	e332      	b.n	80087dc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8008176:	4b12      	ldr	r3, [pc, #72]	@ (80081c0 <HAL_RCC_OscConfig+0x288>)
 8008178:	681b      	ldr	r3, [r3, #0]
 800817a:	f003 0304 	and.w	r3, r3, #4
 800817e:	2b00      	cmp	r3, #0
 8008180:	d0f0      	beq.n	8008164 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008182:	f7fd fa4b 	bl	800561c <HAL_GetREVID>
 8008186:	4603      	mov	r3, r0
 8008188:	f241 0203 	movw	r2, #4099	@ 0x1003
 800818c:	4293      	cmp	r3, r2
 800818e:	d819      	bhi.n	80081c4 <HAL_RCC_OscConfig+0x28c>
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	691b      	ldr	r3, [r3, #16]
 8008194:	2b40      	cmp	r3, #64	@ 0x40
 8008196:	d108      	bne.n	80081aa <HAL_RCC_OscConfig+0x272>
 8008198:	4b09      	ldr	r3, [pc, #36]	@ (80081c0 <HAL_RCC_OscConfig+0x288>)
 800819a:	685b      	ldr	r3, [r3, #4]
 800819c:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80081a0:	4a07      	ldr	r2, [pc, #28]	@ (80081c0 <HAL_RCC_OscConfig+0x288>)
 80081a2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80081a6:	6053      	str	r3, [r2, #4]
 80081a8:	e030      	b.n	800820c <HAL_RCC_OscConfig+0x2d4>
 80081aa:	4b05      	ldr	r3, [pc, #20]	@ (80081c0 <HAL_RCC_OscConfig+0x288>)
 80081ac:	685b      	ldr	r3, [r3, #4]
 80081ae:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	691b      	ldr	r3, [r3, #16]
 80081b6:	031b      	lsls	r3, r3, #12
 80081b8:	4901      	ldr	r1, [pc, #4]	@ (80081c0 <HAL_RCC_OscConfig+0x288>)
 80081ba:	4313      	orrs	r3, r2
 80081bc:	604b      	str	r3, [r1, #4]
 80081be:	e025      	b.n	800820c <HAL_RCC_OscConfig+0x2d4>
 80081c0:	58024400 	.word	0x58024400
 80081c4:	4b9a      	ldr	r3, [pc, #616]	@ (8008430 <HAL_RCC_OscConfig+0x4f8>)
 80081c6:	685b      	ldr	r3, [r3, #4]
 80081c8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	691b      	ldr	r3, [r3, #16]
 80081d0:	061b      	lsls	r3, r3, #24
 80081d2:	4997      	ldr	r1, [pc, #604]	@ (8008430 <HAL_RCC_OscConfig+0x4f8>)
 80081d4:	4313      	orrs	r3, r2
 80081d6:	604b      	str	r3, [r1, #4]
 80081d8:	e018      	b.n	800820c <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80081da:	4b95      	ldr	r3, [pc, #596]	@ (8008430 <HAL_RCC_OscConfig+0x4f8>)
 80081dc:	681b      	ldr	r3, [r3, #0]
 80081de:	4a94      	ldr	r2, [pc, #592]	@ (8008430 <HAL_RCC_OscConfig+0x4f8>)
 80081e0:	f023 0301 	bic.w	r3, r3, #1
 80081e4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80081e6:	f7fd fa0d 	bl	8005604 <HAL_GetTick>
 80081ea:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80081ec:	e008      	b.n	8008200 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80081ee:	f7fd fa09 	bl	8005604 <HAL_GetTick>
 80081f2:	4602      	mov	r2, r0
 80081f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081f6:	1ad3      	subs	r3, r2, r3
 80081f8:	2b02      	cmp	r3, #2
 80081fa:	d901      	bls.n	8008200 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 80081fc:	2303      	movs	r3, #3
 80081fe:	e2ed      	b.n	80087dc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8008200:	4b8b      	ldr	r3, [pc, #556]	@ (8008430 <HAL_RCC_OscConfig+0x4f8>)
 8008202:	681b      	ldr	r3, [r3, #0]
 8008204:	f003 0304 	and.w	r3, r3, #4
 8008208:	2b00      	cmp	r3, #0
 800820a:	d1f0      	bne.n	80081ee <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	681b      	ldr	r3, [r3, #0]
 8008210:	f003 0310 	and.w	r3, r3, #16
 8008214:	2b00      	cmp	r3, #0
 8008216:	f000 80a9 	beq.w	800836c <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800821a:	4b85      	ldr	r3, [pc, #532]	@ (8008430 <HAL_RCC_OscConfig+0x4f8>)
 800821c:	691b      	ldr	r3, [r3, #16]
 800821e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008222:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8008224:	4b82      	ldr	r3, [pc, #520]	@ (8008430 <HAL_RCC_OscConfig+0x4f8>)
 8008226:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008228:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800822a:	69bb      	ldr	r3, [r7, #24]
 800822c:	2b08      	cmp	r3, #8
 800822e:	d007      	beq.n	8008240 <HAL_RCC_OscConfig+0x308>
 8008230:	69bb      	ldr	r3, [r7, #24]
 8008232:	2b18      	cmp	r3, #24
 8008234:	d13a      	bne.n	80082ac <HAL_RCC_OscConfig+0x374>
 8008236:	697b      	ldr	r3, [r7, #20]
 8008238:	f003 0303 	and.w	r3, r3, #3
 800823c:	2b01      	cmp	r3, #1
 800823e:	d135      	bne.n	80082ac <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8008240:	4b7b      	ldr	r3, [pc, #492]	@ (8008430 <HAL_RCC_OscConfig+0x4f8>)
 8008242:	681b      	ldr	r3, [r3, #0]
 8008244:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008248:	2b00      	cmp	r3, #0
 800824a:	d005      	beq.n	8008258 <HAL_RCC_OscConfig+0x320>
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	69db      	ldr	r3, [r3, #28]
 8008250:	2b80      	cmp	r3, #128	@ 0x80
 8008252:	d001      	beq.n	8008258 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8008254:	2301      	movs	r3, #1
 8008256:	e2c1      	b.n	80087dc <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8008258:	f7fd f9e0 	bl	800561c <HAL_GetREVID>
 800825c:	4603      	mov	r3, r0
 800825e:	f241 0203 	movw	r2, #4099	@ 0x1003
 8008262:	4293      	cmp	r3, r2
 8008264:	d817      	bhi.n	8008296 <HAL_RCC_OscConfig+0x35e>
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	6a1b      	ldr	r3, [r3, #32]
 800826a:	2b20      	cmp	r3, #32
 800826c:	d108      	bne.n	8008280 <HAL_RCC_OscConfig+0x348>
 800826e:	4b70      	ldr	r3, [pc, #448]	@ (8008430 <HAL_RCC_OscConfig+0x4f8>)
 8008270:	685b      	ldr	r3, [r3, #4]
 8008272:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8008276:	4a6e      	ldr	r2, [pc, #440]	@ (8008430 <HAL_RCC_OscConfig+0x4f8>)
 8008278:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800827c:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800827e:	e075      	b.n	800836c <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8008280:	4b6b      	ldr	r3, [pc, #428]	@ (8008430 <HAL_RCC_OscConfig+0x4f8>)
 8008282:	685b      	ldr	r3, [r3, #4]
 8008284:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	6a1b      	ldr	r3, [r3, #32]
 800828c:	069b      	lsls	r3, r3, #26
 800828e:	4968      	ldr	r1, [pc, #416]	@ (8008430 <HAL_RCC_OscConfig+0x4f8>)
 8008290:	4313      	orrs	r3, r2
 8008292:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8008294:	e06a      	b.n	800836c <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8008296:	4b66      	ldr	r3, [pc, #408]	@ (8008430 <HAL_RCC_OscConfig+0x4f8>)
 8008298:	68db      	ldr	r3, [r3, #12]
 800829a:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	6a1b      	ldr	r3, [r3, #32]
 80082a2:	061b      	lsls	r3, r3, #24
 80082a4:	4962      	ldr	r1, [pc, #392]	@ (8008430 <HAL_RCC_OscConfig+0x4f8>)
 80082a6:	4313      	orrs	r3, r2
 80082a8:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80082aa:	e05f      	b.n	800836c <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	69db      	ldr	r3, [r3, #28]
 80082b0:	2b00      	cmp	r3, #0
 80082b2:	d042      	beq.n	800833a <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80082b4:	4b5e      	ldr	r3, [pc, #376]	@ (8008430 <HAL_RCC_OscConfig+0x4f8>)
 80082b6:	681b      	ldr	r3, [r3, #0]
 80082b8:	4a5d      	ldr	r2, [pc, #372]	@ (8008430 <HAL_RCC_OscConfig+0x4f8>)
 80082ba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80082be:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80082c0:	f7fd f9a0 	bl	8005604 <HAL_GetTick>
 80082c4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80082c6:	e008      	b.n	80082da <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80082c8:	f7fd f99c 	bl	8005604 <HAL_GetTick>
 80082cc:	4602      	mov	r2, r0
 80082ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082d0:	1ad3      	subs	r3, r2, r3
 80082d2:	2b02      	cmp	r3, #2
 80082d4:	d901      	bls.n	80082da <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 80082d6:	2303      	movs	r3, #3
 80082d8:	e280      	b.n	80087dc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80082da:	4b55      	ldr	r3, [pc, #340]	@ (8008430 <HAL_RCC_OscConfig+0x4f8>)
 80082dc:	681b      	ldr	r3, [r3, #0]
 80082de:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80082e2:	2b00      	cmp	r3, #0
 80082e4:	d0f0      	beq.n	80082c8 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80082e6:	f7fd f999 	bl	800561c <HAL_GetREVID>
 80082ea:	4603      	mov	r3, r0
 80082ec:	f241 0203 	movw	r2, #4099	@ 0x1003
 80082f0:	4293      	cmp	r3, r2
 80082f2:	d817      	bhi.n	8008324 <HAL_RCC_OscConfig+0x3ec>
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	6a1b      	ldr	r3, [r3, #32]
 80082f8:	2b20      	cmp	r3, #32
 80082fa:	d108      	bne.n	800830e <HAL_RCC_OscConfig+0x3d6>
 80082fc:	4b4c      	ldr	r3, [pc, #304]	@ (8008430 <HAL_RCC_OscConfig+0x4f8>)
 80082fe:	685b      	ldr	r3, [r3, #4]
 8008300:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8008304:	4a4a      	ldr	r2, [pc, #296]	@ (8008430 <HAL_RCC_OscConfig+0x4f8>)
 8008306:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800830a:	6053      	str	r3, [r2, #4]
 800830c:	e02e      	b.n	800836c <HAL_RCC_OscConfig+0x434>
 800830e:	4b48      	ldr	r3, [pc, #288]	@ (8008430 <HAL_RCC_OscConfig+0x4f8>)
 8008310:	685b      	ldr	r3, [r3, #4]
 8008312:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	6a1b      	ldr	r3, [r3, #32]
 800831a:	069b      	lsls	r3, r3, #26
 800831c:	4944      	ldr	r1, [pc, #272]	@ (8008430 <HAL_RCC_OscConfig+0x4f8>)
 800831e:	4313      	orrs	r3, r2
 8008320:	604b      	str	r3, [r1, #4]
 8008322:	e023      	b.n	800836c <HAL_RCC_OscConfig+0x434>
 8008324:	4b42      	ldr	r3, [pc, #264]	@ (8008430 <HAL_RCC_OscConfig+0x4f8>)
 8008326:	68db      	ldr	r3, [r3, #12]
 8008328:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	6a1b      	ldr	r3, [r3, #32]
 8008330:	061b      	lsls	r3, r3, #24
 8008332:	493f      	ldr	r1, [pc, #252]	@ (8008430 <HAL_RCC_OscConfig+0x4f8>)
 8008334:	4313      	orrs	r3, r2
 8008336:	60cb      	str	r3, [r1, #12]
 8008338:	e018      	b.n	800836c <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800833a:	4b3d      	ldr	r3, [pc, #244]	@ (8008430 <HAL_RCC_OscConfig+0x4f8>)
 800833c:	681b      	ldr	r3, [r3, #0]
 800833e:	4a3c      	ldr	r2, [pc, #240]	@ (8008430 <HAL_RCC_OscConfig+0x4f8>)
 8008340:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008344:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008346:	f7fd f95d 	bl	8005604 <HAL_GetTick>
 800834a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800834c:	e008      	b.n	8008360 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800834e:	f7fd f959 	bl	8005604 <HAL_GetTick>
 8008352:	4602      	mov	r2, r0
 8008354:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008356:	1ad3      	subs	r3, r2, r3
 8008358:	2b02      	cmp	r3, #2
 800835a:	d901      	bls.n	8008360 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800835c:	2303      	movs	r3, #3
 800835e:	e23d      	b.n	80087dc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8008360:	4b33      	ldr	r3, [pc, #204]	@ (8008430 <HAL_RCC_OscConfig+0x4f8>)
 8008362:	681b      	ldr	r3, [r3, #0]
 8008364:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008368:	2b00      	cmp	r3, #0
 800836a:	d1f0      	bne.n	800834e <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	f003 0308 	and.w	r3, r3, #8
 8008374:	2b00      	cmp	r3, #0
 8008376:	d036      	beq.n	80083e6 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	695b      	ldr	r3, [r3, #20]
 800837c:	2b00      	cmp	r3, #0
 800837e:	d019      	beq.n	80083b4 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8008380:	4b2b      	ldr	r3, [pc, #172]	@ (8008430 <HAL_RCC_OscConfig+0x4f8>)
 8008382:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008384:	4a2a      	ldr	r2, [pc, #168]	@ (8008430 <HAL_RCC_OscConfig+0x4f8>)
 8008386:	f043 0301 	orr.w	r3, r3, #1
 800838a:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800838c:	f7fd f93a 	bl	8005604 <HAL_GetTick>
 8008390:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8008392:	e008      	b.n	80083a6 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008394:	f7fd f936 	bl	8005604 <HAL_GetTick>
 8008398:	4602      	mov	r2, r0
 800839a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800839c:	1ad3      	subs	r3, r2, r3
 800839e:	2b02      	cmp	r3, #2
 80083a0:	d901      	bls.n	80083a6 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 80083a2:	2303      	movs	r3, #3
 80083a4:	e21a      	b.n	80087dc <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80083a6:	4b22      	ldr	r3, [pc, #136]	@ (8008430 <HAL_RCC_OscConfig+0x4f8>)
 80083a8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80083aa:	f003 0302 	and.w	r3, r3, #2
 80083ae:	2b00      	cmp	r3, #0
 80083b0:	d0f0      	beq.n	8008394 <HAL_RCC_OscConfig+0x45c>
 80083b2:	e018      	b.n	80083e6 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80083b4:	4b1e      	ldr	r3, [pc, #120]	@ (8008430 <HAL_RCC_OscConfig+0x4f8>)
 80083b6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80083b8:	4a1d      	ldr	r2, [pc, #116]	@ (8008430 <HAL_RCC_OscConfig+0x4f8>)
 80083ba:	f023 0301 	bic.w	r3, r3, #1
 80083be:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80083c0:	f7fd f920 	bl	8005604 <HAL_GetTick>
 80083c4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80083c6:	e008      	b.n	80083da <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80083c8:	f7fd f91c 	bl	8005604 <HAL_GetTick>
 80083cc:	4602      	mov	r2, r0
 80083ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083d0:	1ad3      	subs	r3, r2, r3
 80083d2:	2b02      	cmp	r3, #2
 80083d4:	d901      	bls.n	80083da <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 80083d6:	2303      	movs	r3, #3
 80083d8:	e200      	b.n	80087dc <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80083da:	4b15      	ldr	r3, [pc, #84]	@ (8008430 <HAL_RCC_OscConfig+0x4f8>)
 80083dc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80083de:	f003 0302 	and.w	r3, r3, #2
 80083e2:	2b00      	cmp	r3, #0
 80083e4:	d1f0      	bne.n	80083c8 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	681b      	ldr	r3, [r3, #0]
 80083ea:	f003 0320 	and.w	r3, r3, #32
 80083ee:	2b00      	cmp	r3, #0
 80083f0:	d039      	beq.n	8008466 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	699b      	ldr	r3, [r3, #24]
 80083f6:	2b00      	cmp	r3, #0
 80083f8:	d01c      	beq.n	8008434 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80083fa:	4b0d      	ldr	r3, [pc, #52]	@ (8008430 <HAL_RCC_OscConfig+0x4f8>)
 80083fc:	681b      	ldr	r3, [r3, #0]
 80083fe:	4a0c      	ldr	r2, [pc, #48]	@ (8008430 <HAL_RCC_OscConfig+0x4f8>)
 8008400:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8008404:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8008406:	f7fd f8fd 	bl	8005604 <HAL_GetTick>
 800840a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800840c:	e008      	b.n	8008420 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800840e:	f7fd f8f9 	bl	8005604 <HAL_GetTick>
 8008412:	4602      	mov	r2, r0
 8008414:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008416:	1ad3      	subs	r3, r2, r3
 8008418:	2b02      	cmp	r3, #2
 800841a:	d901      	bls.n	8008420 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 800841c:	2303      	movs	r3, #3
 800841e:	e1dd      	b.n	80087dc <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8008420:	4b03      	ldr	r3, [pc, #12]	@ (8008430 <HAL_RCC_OscConfig+0x4f8>)
 8008422:	681b      	ldr	r3, [r3, #0]
 8008424:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008428:	2b00      	cmp	r3, #0
 800842a:	d0f0      	beq.n	800840e <HAL_RCC_OscConfig+0x4d6>
 800842c:	e01b      	b.n	8008466 <HAL_RCC_OscConfig+0x52e>
 800842e:	bf00      	nop
 8008430:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8008434:	4b9b      	ldr	r3, [pc, #620]	@ (80086a4 <HAL_RCC_OscConfig+0x76c>)
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	4a9a      	ldr	r2, [pc, #616]	@ (80086a4 <HAL_RCC_OscConfig+0x76c>)
 800843a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800843e:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8008440:	f7fd f8e0 	bl	8005604 <HAL_GetTick>
 8008444:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8008446:	e008      	b.n	800845a <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8008448:	f7fd f8dc 	bl	8005604 <HAL_GetTick>
 800844c:	4602      	mov	r2, r0
 800844e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008450:	1ad3      	subs	r3, r2, r3
 8008452:	2b02      	cmp	r3, #2
 8008454:	d901      	bls.n	800845a <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8008456:	2303      	movs	r3, #3
 8008458:	e1c0      	b.n	80087dc <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800845a:	4b92      	ldr	r3, [pc, #584]	@ (80086a4 <HAL_RCC_OscConfig+0x76c>)
 800845c:	681b      	ldr	r3, [r3, #0]
 800845e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008462:	2b00      	cmp	r3, #0
 8008464:	d1f0      	bne.n	8008448 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	681b      	ldr	r3, [r3, #0]
 800846a:	f003 0304 	and.w	r3, r3, #4
 800846e:	2b00      	cmp	r3, #0
 8008470:	f000 8081 	beq.w	8008576 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8008474:	4b8c      	ldr	r3, [pc, #560]	@ (80086a8 <HAL_RCC_OscConfig+0x770>)
 8008476:	681b      	ldr	r3, [r3, #0]
 8008478:	4a8b      	ldr	r2, [pc, #556]	@ (80086a8 <HAL_RCC_OscConfig+0x770>)
 800847a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800847e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8008480:	f7fd f8c0 	bl	8005604 <HAL_GetTick>
 8008484:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008486:	e008      	b.n	800849a <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008488:	f7fd f8bc 	bl	8005604 <HAL_GetTick>
 800848c:	4602      	mov	r2, r0
 800848e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008490:	1ad3      	subs	r3, r2, r3
 8008492:	2b64      	cmp	r3, #100	@ 0x64
 8008494:	d901      	bls.n	800849a <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8008496:	2303      	movs	r3, #3
 8008498:	e1a0      	b.n	80087dc <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800849a:	4b83      	ldr	r3, [pc, #524]	@ (80086a8 <HAL_RCC_OscConfig+0x770>)
 800849c:	681b      	ldr	r3, [r3, #0]
 800849e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80084a2:	2b00      	cmp	r3, #0
 80084a4:	d0f0      	beq.n	8008488 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	689b      	ldr	r3, [r3, #8]
 80084aa:	2b01      	cmp	r3, #1
 80084ac:	d106      	bne.n	80084bc <HAL_RCC_OscConfig+0x584>
 80084ae:	4b7d      	ldr	r3, [pc, #500]	@ (80086a4 <HAL_RCC_OscConfig+0x76c>)
 80084b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80084b2:	4a7c      	ldr	r2, [pc, #496]	@ (80086a4 <HAL_RCC_OscConfig+0x76c>)
 80084b4:	f043 0301 	orr.w	r3, r3, #1
 80084b8:	6713      	str	r3, [r2, #112]	@ 0x70
 80084ba:	e02d      	b.n	8008518 <HAL_RCC_OscConfig+0x5e0>
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	689b      	ldr	r3, [r3, #8]
 80084c0:	2b00      	cmp	r3, #0
 80084c2:	d10c      	bne.n	80084de <HAL_RCC_OscConfig+0x5a6>
 80084c4:	4b77      	ldr	r3, [pc, #476]	@ (80086a4 <HAL_RCC_OscConfig+0x76c>)
 80084c6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80084c8:	4a76      	ldr	r2, [pc, #472]	@ (80086a4 <HAL_RCC_OscConfig+0x76c>)
 80084ca:	f023 0301 	bic.w	r3, r3, #1
 80084ce:	6713      	str	r3, [r2, #112]	@ 0x70
 80084d0:	4b74      	ldr	r3, [pc, #464]	@ (80086a4 <HAL_RCC_OscConfig+0x76c>)
 80084d2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80084d4:	4a73      	ldr	r2, [pc, #460]	@ (80086a4 <HAL_RCC_OscConfig+0x76c>)
 80084d6:	f023 0304 	bic.w	r3, r3, #4
 80084da:	6713      	str	r3, [r2, #112]	@ 0x70
 80084dc:	e01c      	b.n	8008518 <HAL_RCC_OscConfig+0x5e0>
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	689b      	ldr	r3, [r3, #8]
 80084e2:	2b05      	cmp	r3, #5
 80084e4:	d10c      	bne.n	8008500 <HAL_RCC_OscConfig+0x5c8>
 80084e6:	4b6f      	ldr	r3, [pc, #444]	@ (80086a4 <HAL_RCC_OscConfig+0x76c>)
 80084e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80084ea:	4a6e      	ldr	r2, [pc, #440]	@ (80086a4 <HAL_RCC_OscConfig+0x76c>)
 80084ec:	f043 0304 	orr.w	r3, r3, #4
 80084f0:	6713      	str	r3, [r2, #112]	@ 0x70
 80084f2:	4b6c      	ldr	r3, [pc, #432]	@ (80086a4 <HAL_RCC_OscConfig+0x76c>)
 80084f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80084f6:	4a6b      	ldr	r2, [pc, #428]	@ (80086a4 <HAL_RCC_OscConfig+0x76c>)
 80084f8:	f043 0301 	orr.w	r3, r3, #1
 80084fc:	6713      	str	r3, [r2, #112]	@ 0x70
 80084fe:	e00b      	b.n	8008518 <HAL_RCC_OscConfig+0x5e0>
 8008500:	4b68      	ldr	r3, [pc, #416]	@ (80086a4 <HAL_RCC_OscConfig+0x76c>)
 8008502:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008504:	4a67      	ldr	r2, [pc, #412]	@ (80086a4 <HAL_RCC_OscConfig+0x76c>)
 8008506:	f023 0301 	bic.w	r3, r3, #1
 800850a:	6713      	str	r3, [r2, #112]	@ 0x70
 800850c:	4b65      	ldr	r3, [pc, #404]	@ (80086a4 <HAL_RCC_OscConfig+0x76c>)
 800850e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008510:	4a64      	ldr	r2, [pc, #400]	@ (80086a4 <HAL_RCC_OscConfig+0x76c>)
 8008512:	f023 0304 	bic.w	r3, r3, #4
 8008516:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	689b      	ldr	r3, [r3, #8]
 800851c:	2b00      	cmp	r3, #0
 800851e:	d015      	beq.n	800854c <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008520:	f7fd f870 	bl	8005604 <HAL_GetTick>
 8008524:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8008526:	e00a      	b.n	800853e <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008528:	f7fd f86c 	bl	8005604 <HAL_GetTick>
 800852c:	4602      	mov	r2, r0
 800852e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008530:	1ad3      	subs	r3, r2, r3
 8008532:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008536:	4293      	cmp	r3, r2
 8008538:	d901      	bls.n	800853e <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 800853a:	2303      	movs	r3, #3
 800853c:	e14e      	b.n	80087dc <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800853e:	4b59      	ldr	r3, [pc, #356]	@ (80086a4 <HAL_RCC_OscConfig+0x76c>)
 8008540:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008542:	f003 0302 	and.w	r3, r3, #2
 8008546:	2b00      	cmp	r3, #0
 8008548:	d0ee      	beq.n	8008528 <HAL_RCC_OscConfig+0x5f0>
 800854a:	e014      	b.n	8008576 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800854c:	f7fd f85a 	bl	8005604 <HAL_GetTick>
 8008550:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8008552:	e00a      	b.n	800856a <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008554:	f7fd f856 	bl	8005604 <HAL_GetTick>
 8008558:	4602      	mov	r2, r0
 800855a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800855c:	1ad3      	subs	r3, r2, r3
 800855e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008562:	4293      	cmp	r3, r2
 8008564:	d901      	bls.n	800856a <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8008566:	2303      	movs	r3, #3
 8008568:	e138      	b.n	80087dc <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800856a:	4b4e      	ldr	r3, [pc, #312]	@ (80086a4 <HAL_RCC_OscConfig+0x76c>)
 800856c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800856e:	f003 0302 	and.w	r3, r3, #2
 8008572:	2b00      	cmp	r3, #0
 8008574:	d1ee      	bne.n	8008554 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800857a:	2b00      	cmp	r3, #0
 800857c:	f000 812d 	beq.w	80087da <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8008580:	4b48      	ldr	r3, [pc, #288]	@ (80086a4 <HAL_RCC_OscConfig+0x76c>)
 8008582:	691b      	ldr	r3, [r3, #16]
 8008584:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008588:	2b18      	cmp	r3, #24
 800858a:	f000 80bd 	beq.w	8008708 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008592:	2b02      	cmp	r3, #2
 8008594:	f040 809e 	bne.w	80086d4 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008598:	4b42      	ldr	r3, [pc, #264]	@ (80086a4 <HAL_RCC_OscConfig+0x76c>)
 800859a:	681b      	ldr	r3, [r3, #0]
 800859c:	4a41      	ldr	r2, [pc, #260]	@ (80086a4 <HAL_RCC_OscConfig+0x76c>)
 800859e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80085a2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80085a4:	f7fd f82e 	bl	8005604 <HAL_GetTick>
 80085a8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80085aa:	e008      	b.n	80085be <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80085ac:	f7fd f82a 	bl	8005604 <HAL_GetTick>
 80085b0:	4602      	mov	r2, r0
 80085b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085b4:	1ad3      	subs	r3, r2, r3
 80085b6:	2b02      	cmp	r3, #2
 80085b8:	d901      	bls.n	80085be <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 80085ba:	2303      	movs	r3, #3
 80085bc:	e10e      	b.n	80087dc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80085be:	4b39      	ldr	r3, [pc, #228]	@ (80086a4 <HAL_RCC_OscConfig+0x76c>)
 80085c0:	681b      	ldr	r3, [r3, #0]
 80085c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80085c6:	2b00      	cmp	r3, #0
 80085c8:	d1f0      	bne.n	80085ac <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80085ca:	4b36      	ldr	r3, [pc, #216]	@ (80086a4 <HAL_RCC_OscConfig+0x76c>)
 80085cc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80085ce:	4b37      	ldr	r3, [pc, #220]	@ (80086ac <HAL_RCC_OscConfig+0x774>)
 80085d0:	4013      	ands	r3, r2
 80085d2:	687a      	ldr	r2, [r7, #4]
 80085d4:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 80085d6:	687a      	ldr	r2, [r7, #4]
 80085d8:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80085da:	0112      	lsls	r2, r2, #4
 80085dc:	430a      	orrs	r2, r1
 80085de:	4931      	ldr	r1, [pc, #196]	@ (80086a4 <HAL_RCC_OscConfig+0x76c>)
 80085e0:	4313      	orrs	r3, r2
 80085e2:	628b      	str	r3, [r1, #40]	@ 0x28
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80085e8:	3b01      	subs	r3, #1
 80085ea:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80085f2:	3b01      	subs	r3, #1
 80085f4:	025b      	lsls	r3, r3, #9
 80085f6:	b29b      	uxth	r3, r3
 80085f8:	431a      	orrs	r2, r3
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80085fe:	3b01      	subs	r3, #1
 8008600:	041b      	lsls	r3, r3, #16
 8008602:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8008606:	431a      	orrs	r2, r3
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800860c:	3b01      	subs	r3, #1
 800860e:	061b      	lsls	r3, r3, #24
 8008610:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8008614:	4923      	ldr	r1, [pc, #140]	@ (80086a4 <HAL_RCC_OscConfig+0x76c>)
 8008616:	4313      	orrs	r3, r2
 8008618:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 800861a:	4b22      	ldr	r3, [pc, #136]	@ (80086a4 <HAL_RCC_OscConfig+0x76c>)
 800861c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800861e:	4a21      	ldr	r2, [pc, #132]	@ (80086a4 <HAL_RCC_OscConfig+0x76c>)
 8008620:	f023 0301 	bic.w	r3, r3, #1
 8008624:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8008626:	4b1f      	ldr	r3, [pc, #124]	@ (80086a4 <HAL_RCC_OscConfig+0x76c>)
 8008628:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800862a:	4b21      	ldr	r3, [pc, #132]	@ (80086b0 <HAL_RCC_OscConfig+0x778>)
 800862c:	4013      	ands	r3, r2
 800862e:	687a      	ldr	r2, [r7, #4]
 8008630:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8008632:	00d2      	lsls	r2, r2, #3
 8008634:	491b      	ldr	r1, [pc, #108]	@ (80086a4 <HAL_RCC_OscConfig+0x76c>)
 8008636:	4313      	orrs	r3, r2
 8008638:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800863a:	4b1a      	ldr	r3, [pc, #104]	@ (80086a4 <HAL_RCC_OscConfig+0x76c>)
 800863c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800863e:	f023 020c 	bic.w	r2, r3, #12
 8008642:	687b      	ldr	r3, [r7, #4]
 8008644:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008646:	4917      	ldr	r1, [pc, #92]	@ (80086a4 <HAL_RCC_OscConfig+0x76c>)
 8008648:	4313      	orrs	r3, r2
 800864a:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800864c:	4b15      	ldr	r3, [pc, #84]	@ (80086a4 <HAL_RCC_OscConfig+0x76c>)
 800864e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008650:	f023 0202 	bic.w	r2, r3, #2
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008658:	4912      	ldr	r1, [pc, #72]	@ (80086a4 <HAL_RCC_OscConfig+0x76c>)
 800865a:	4313      	orrs	r3, r2
 800865c:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800865e:	4b11      	ldr	r3, [pc, #68]	@ (80086a4 <HAL_RCC_OscConfig+0x76c>)
 8008660:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008662:	4a10      	ldr	r2, [pc, #64]	@ (80086a4 <HAL_RCC_OscConfig+0x76c>)
 8008664:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008668:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800866a:	4b0e      	ldr	r3, [pc, #56]	@ (80086a4 <HAL_RCC_OscConfig+0x76c>)
 800866c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800866e:	4a0d      	ldr	r2, [pc, #52]	@ (80086a4 <HAL_RCC_OscConfig+0x76c>)
 8008670:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008674:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8008676:	4b0b      	ldr	r3, [pc, #44]	@ (80086a4 <HAL_RCC_OscConfig+0x76c>)
 8008678:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800867a:	4a0a      	ldr	r2, [pc, #40]	@ (80086a4 <HAL_RCC_OscConfig+0x76c>)
 800867c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8008680:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8008682:	4b08      	ldr	r3, [pc, #32]	@ (80086a4 <HAL_RCC_OscConfig+0x76c>)
 8008684:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008686:	4a07      	ldr	r2, [pc, #28]	@ (80086a4 <HAL_RCC_OscConfig+0x76c>)
 8008688:	f043 0301 	orr.w	r3, r3, #1
 800868c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800868e:	4b05      	ldr	r3, [pc, #20]	@ (80086a4 <HAL_RCC_OscConfig+0x76c>)
 8008690:	681b      	ldr	r3, [r3, #0]
 8008692:	4a04      	ldr	r2, [pc, #16]	@ (80086a4 <HAL_RCC_OscConfig+0x76c>)
 8008694:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8008698:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800869a:	f7fc ffb3 	bl	8005604 <HAL_GetTick>
 800869e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80086a0:	e011      	b.n	80086c6 <HAL_RCC_OscConfig+0x78e>
 80086a2:	bf00      	nop
 80086a4:	58024400 	.word	0x58024400
 80086a8:	58024800 	.word	0x58024800
 80086ac:	fffffc0c 	.word	0xfffffc0c
 80086b0:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80086b4:	f7fc ffa6 	bl	8005604 <HAL_GetTick>
 80086b8:	4602      	mov	r2, r0
 80086ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086bc:	1ad3      	subs	r3, r2, r3
 80086be:	2b02      	cmp	r3, #2
 80086c0:	d901      	bls.n	80086c6 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 80086c2:	2303      	movs	r3, #3
 80086c4:	e08a      	b.n	80087dc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80086c6:	4b47      	ldr	r3, [pc, #284]	@ (80087e4 <HAL_RCC_OscConfig+0x8ac>)
 80086c8:	681b      	ldr	r3, [r3, #0]
 80086ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80086ce:	2b00      	cmp	r3, #0
 80086d0:	d0f0      	beq.n	80086b4 <HAL_RCC_OscConfig+0x77c>
 80086d2:	e082      	b.n	80087da <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80086d4:	4b43      	ldr	r3, [pc, #268]	@ (80087e4 <HAL_RCC_OscConfig+0x8ac>)
 80086d6:	681b      	ldr	r3, [r3, #0]
 80086d8:	4a42      	ldr	r2, [pc, #264]	@ (80087e4 <HAL_RCC_OscConfig+0x8ac>)
 80086da:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80086de:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80086e0:	f7fc ff90 	bl	8005604 <HAL_GetTick>
 80086e4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80086e6:	e008      	b.n	80086fa <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80086e8:	f7fc ff8c 	bl	8005604 <HAL_GetTick>
 80086ec:	4602      	mov	r2, r0
 80086ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086f0:	1ad3      	subs	r3, r2, r3
 80086f2:	2b02      	cmp	r3, #2
 80086f4:	d901      	bls.n	80086fa <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 80086f6:	2303      	movs	r3, #3
 80086f8:	e070      	b.n	80087dc <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80086fa:	4b3a      	ldr	r3, [pc, #232]	@ (80087e4 <HAL_RCC_OscConfig+0x8ac>)
 80086fc:	681b      	ldr	r3, [r3, #0]
 80086fe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008702:	2b00      	cmp	r3, #0
 8008704:	d1f0      	bne.n	80086e8 <HAL_RCC_OscConfig+0x7b0>
 8008706:	e068      	b.n	80087da <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8008708:	4b36      	ldr	r3, [pc, #216]	@ (80087e4 <HAL_RCC_OscConfig+0x8ac>)
 800870a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800870c:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800870e:	4b35      	ldr	r3, [pc, #212]	@ (80087e4 <HAL_RCC_OscConfig+0x8ac>)
 8008710:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008712:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008718:	2b01      	cmp	r3, #1
 800871a:	d031      	beq.n	8008780 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800871c:	693b      	ldr	r3, [r7, #16]
 800871e:	f003 0203 	and.w	r2, r3, #3
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8008726:	429a      	cmp	r2, r3
 8008728:	d12a      	bne.n	8008780 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800872a:	693b      	ldr	r3, [r7, #16]
 800872c:	091b      	lsrs	r3, r3, #4
 800872e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008736:	429a      	cmp	r2, r3
 8008738:	d122      	bne.n	8008780 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800873a:	68fb      	ldr	r3, [r7, #12]
 800873c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008744:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8008746:	429a      	cmp	r2, r3
 8008748:	d11a      	bne.n	8008780 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800874a:	68fb      	ldr	r3, [r7, #12]
 800874c:	0a5b      	lsrs	r3, r3, #9
 800874e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008756:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8008758:	429a      	cmp	r2, r3
 800875a:	d111      	bne.n	8008780 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800875c:	68fb      	ldr	r3, [r7, #12]
 800875e:	0c1b      	lsrs	r3, r3, #16
 8008760:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008768:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800876a:	429a      	cmp	r2, r3
 800876c:	d108      	bne.n	8008780 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800876e:	68fb      	ldr	r3, [r7, #12]
 8008770:	0e1b      	lsrs	r3, r3, #24
 8008772:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008776:	687b      	ldr	r3, [r7, #4]
 8008778:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800877a:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800877c:	429a      	cmp	r2, r3
 800877e:	d001      	beq.n	8008784 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8008780:	2301      	movs	r3, #1
 8008782:	e02b      	b.n	80087dc <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8008784:	4b17      	ldr	r3, [pc, #92]	@ (80087e4 <HAL_RCC_OscConfig+0x8ac>)
 8008786:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008788:	08db      	lsrs	r3, r3, #3
 800878a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800878e:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008794:	693a      	ldr	r2, [r7, #16]
 8008796:	429a      	cmp	r2, r3
 8008798:	d01f      	beq.n	80087da <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 800879a:	4b12      	ldr	r3, [pc, #72]	@ (80087e4 <HAL_RCC_OscConfig+0x8ac>)
 800879c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800879e:	4a11      	ldr	r2, [pc, #68]	@ (80087e4 <HAL_RCC_OscConfig+0x8ac>)
 80087a0:	f023 0301 	bic.w	r3, r3, #1
 80087a4:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80087a6:	f7fc ff2d 	bl	8005604 <HAL_GetTick>
 80087aa:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 80087ac:	bf00      	nop
 80087ae:	f7fc ff29 	bl	8005604 <HAL_GetTick>
 80087b2:	4602      	mov	r2, r0
 80087b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087b6:	4293      	cmp	r3, r2
 80087b8:	d0f9      	beq.n	80087ae <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80087ba:	4b0a      	ldr	r3, [pc, #40]	@ (80087e4 <HAL_RCC_OscConfig+0x8ac>)
 80087bc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80087be:	4b0a      	ldr	r3, [pc, #40]	@ (80087e8 <HAL_RCC_OscConfig+0x8b0>)
 80087c0:	4013      	ands	r3, r2
 80087c2:	687a      	ldr	r2, [r7, #4]
 80087c4:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80087c6:	00d2      	lsls	r2, r2, #3
 80087c8:	4906      	ldr	r1, [pc, #24]	@ (80087e4 <HAL_RCC_OscConfig+0x8ac>)
 80087ca:	4313      	orrs	r3, r2
 80087cc:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 80087ce:	4b05      	ldr	r3, [pc, #20]	@ (80087e4 <HAL_RCC_OscConfig+0x8ac>)
 80087d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80087d2:	4a04      	ldr	r2, [pc, #16]	@ (80087e4 <HAL_RCC_OscConfig+0x8ac>)
 80087d4:	f043 0301 	orr.w	r3, r3, #1
 80087d8:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 80087da:	2300      	movs	r3, #0
}
 80087dc:	4618      	mov	r0, r3
 80087de:	3730      	adds	r7, #48	@ 0x30
 80087e0:	46bd      	mov	sp, r7
 80087e2:	bd80      	pop	{r7, pc}
 80087e4:	58024400 	.word	0x58024400
 80087e8:	ffff0007 	.word	0xffff0007

080087ec <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80087ec:	b580      	push	{r7, lr}
 80087ee:	b086      	sub	sp, #24
 80087f0:	af00      	add	r7, sp, #0
 80087f2:	6078      	str	r0, [r7, #4]
 80087f4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	2b00      	cmp	r3, #0
 80087fa:	d101      	bne.n	8008800 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80087fc:	2301      	movs	r3, #1
 80087fe:	e19c      	b.n	8008b3a <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8008800:	4b8a      	ldr	r3, [pc, #552]	@ (8008a2c <HAL_RCC_ClockConfig+0x240>)
 8008802:	681b      	ldr	r3, [r3, #0]
 8008804:	f003 030f 	and.w	r3, r3, #15
 8008808:	683a      	ldr	r2, [r7, #0]
 800880a:	429a      	cmp	r2, r3
 800880c:	d910      	bls.n	8008830 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800880e:	4b87      	ldr	r3, [pc, #540]	@ (8008a2c <HAL_RCC_ClockConfig+0x240>)
 8008810:	681b      	ldr	r3, [r3, #0]
 8008812:	f023 020f 	bic.w	r2, r3, #15
 8008816:	4985      	ldr	r1, [pc, #532]	@ (8008a2c <HAL_RCC_ClockConfig+0x240>)
 8008818:	683b      	ldr	r3, [r7, #0]
 800881a:	4313      	orrs	r3, r2
 800881c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800881e:	4b83      	ldr	r3, [pc, #524]	@ (8008a2c <HAL_RCC_ClockConfig+0x240>)
 8008820:	681b      	ldr	r3, [r3, #0]
 8008822:	f003 030f 	and.w	r3, r3, #15
 8008826:	683a      	ldr	r2, [r7, #0]
 8008828:	429a      	cmp	r2, r3
 800882a:	d001      	beq.n	8008830 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800882c:	2301      	movs	r3, #1
 800882e:	e184      	b.n	8008b3a <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	681b      	ldr	r3, [r3, #0]
 8008834:	f003 0304 	and.w	r3, r3, #4
 8008838:	2b00      	cmp	r3, #0
 800883a:	d010      	beq.n	800885e <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	691a      	ldr	r2, [r3, #16]
 8008840:	4b7b      	ldr	r3, [pc, #492]	@ (8008a30 <HAL_RCC_ClockConfig+0x244>)
 8008842:	699b      	ldr	r3, [r3, #24]
 8008844:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8008848:	429a      	cmp	r2, r3
 800884a:	d908      	bls.n	800885e <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800884c:	4b78      	ldr	r3, [pc, #480]	@ (8008a30 <HAL_RCC_ClockConfig+0x244>)
 800884e:	699b      	ldr	r3, [r3, #24]
 8008850:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	691b      	ldr	r3, [r3, #16]
 8008858:	4975      	ldr	r1, [pc, #468]	@ (8008a30 <HAL_RCC_ClockConfig+0x244>)
 800885a:	4313      	orrs	r3, r2
 800885c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	681b      	ldr	r3, [r3, #0]
 8008862:	f003 0308 	and.w	r3, r3, #8
 8008866:	2b00      	cmp	r3, #0
 8008868:	d010      	beq.n	800888c <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	695a      	ldr	r2, [r3, #20]
 800886e:	4b70      	ldr	r3, [pc, #448]	@ (8008a30 <HAL_RCC_ClockConfig+0x244>)
 8008870:	69db      	ldr	r3, [r3, #28]
 8008872:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8008876:	429a      	cmp	r2, r3
 8008878:	d908      	bls.n	800888c <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 800887a:	4b6d      	ldr	r3, [pc, #436]	@ (8008a30 <HAL_RCC_ClockConfig+0x244>)
 800887c:	69db      	ldr	r3, [r3, #28]
 800887e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	695b      	ldr	r3, [r3, #20]
 8008886:	496a      	ldr	r1, [pc, #424]	@ (8008a30 <HAL_RCC_ClockConfig+0x244>)
 8008888:	4313      	orrs	r3, r2
 800888a:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	681b      	ldr	r3, [r3, #0]
 8008890:	f003 0310 	and.w	r3, r3, #16
 8008894:	2b00      	cmp	r3, #0
 8008896:	d010      	beq.n	80088ba <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	699a      	ldr	r2, [r3, #24]
 800889c:	4b64      	ldr	r3, [pc, #400]	@ (8008a30 <HAL_RCC_ClockConfig+0x244>)
 800889e:	69db      	ldr	r3, [r3, #28]
 80088a0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80088a4:	429a      	cmp	r2, r3
 80088a6:	d908      	bls.n	80088ba <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80088a8:	4b61      	ldr	r3, [pc, #388]	@ (8008a30 <HAL_RCC_ClockConfig+0x244>)
 80088aa:	69db      	ldr	r3, [r3, #28]
 80088ac:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	699b      	ldr	r3, [r3, #24]
 80088b4:	495e      	ldr	r1, [pc, #376]	@ (8008a30 <HAL_RCC_ClockConfig+0x244>)
 80088b6:	4313      	orrs	r3, r2
 80088b8:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	681b      	ldr	r3, [r3, #0]
 80088be:	f003 0320 	and.w	r3, r3, #32
 80088c2:	2b00      	cmp	r3, #0
 80088c4:	d010      	beq.n	80088e8 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	69da      	ldr	r2, [r3, #28]
 80088ca:	4b59      	ldr	r3, [pc, #356]	@ (8008a30 <HAL_RCC_ClockConfig+0x244>)
 80088cc:	6a1b      	ldr	r3, [r3, #32]
 80088ce:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80088d2:	429a      	cmp	r2, r3
 80088d4:	d908      	bls.n	80088e8 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 80088d6:	4b56      	ldr	r3, [pc, #344]	@ (8008a30 <HAL_RCC_ClockConfig+0x244>)
 80088d8:	6a1b      	ldr	r3, [r3, #32]
 80088da:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	69db      	ldr	r3, [r3, #28]
 80088e2:	4953      	ldr	r1, [pc, #332]	@ (8008a30 <HAL_RCC_ClockConfig+0x244>)
 80088e4:	4313      	orrs	r3, r2
 80088e6:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	681b      	ldr	r3, [r3, #0]
 80088ec:	f003 0302 	and.w	r3, r3, #2
 80088f0:	2b00      	cmp	r3, #0
 80088f2:	d010      	beq.n	8008916 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	68da      	ldr	r2, [r3, #12]
 80088f8:	4b4d      	ldr	r3, [pc, #308]	@ (8008a30 <HAL_RCC_ClockConfig+0x244>)
 80088fa:	699b      	ldr	r3, [r3, #24]
 80088fc:	f003 030f 	and.w	r3, r3, #15
 8008900:	429a      	cmp	r2, r3
 8008902:	d908      	bls.n	8008916 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008904:	4b4a      	ldr	r3, [pc, #296]	@ (8008a30 <HAL_RCC_ClockConfig+0x244>)
 8008906:	699b      	ldr	r3, [r3, #24]
 8008908:	f023 020f 	bic.w	r2, r3, #15
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	68db      	ldr	r3, [r3, #12]
 8008910:	4947      	ldr	r1, [pc, #284]	@ (8008a30 <HAL_RCC_ClockConfig+0x244>)
 8008912:	4313      	orrs	r3, r2
 8008914:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	681b      	ldr	r3, [r3, #0]
 800891a:	f003 0301 	and.w	r3, r3, #1
 800891e:	2b00      	cmp	r3, #0
 8008920:	d055      	beq.n	80089ce <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8008922:	4b43      	ldr	r3, [pc, #268]	@ (8008a30 <HAL_RCC_ClockConfig+0x244>)
 8008924:	699b      	ldr	r3, [r3, #24]
 8008926:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	689b      	ldr	r3, [r3, #8]
 800892e:	4940      	ldr	r1, [pc, #256]	@ (8008a30 <HAL_RCC_ClockConfig+0x244>)
 8008930:	4313      	orrs	r3, r2
 8008932:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	685b      	ldr	r3, [r3, #4]
 8008938:	2b02      	cmp	r3, #2
 800893a:	d107      	bne.n	800894c <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800893c:	4b3c      	ldr	r3, [pc, #240]	@ (8008a30 <HAL_RCC_ClockConfig+0x244>)
 800893e:	681b      	ldr	r3, [r3, #0]
 8008940:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008944:	2b00      	cmp	r3, #0
 8008946:	d121      	bne.n	800898c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8008948:	2301      	movs	r3, #1
 800894a:	e0f6      	b.n	8008b3a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	685b      	ldr	r3, [r3, #4]
 8008950:	2b03      	cmp	r3, #3
 8008952:	d107      	bne.n	8008964 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8008954:	4b36      	ldr	r3, [pc, #216]	@ (8008a30 <HAL_RCC_ClockConfig+0x244>)
 8008956:	681b      	ldr	r3, [r3, #0]
 8008958:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800895c:	2b00      	cmp	r3, #0
 800895e:	d115      	bne.n	800898c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8008960:	2301      	movs	r3, #1
 8008962:	e0ea      	b.n	8008b3a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	685b      	ldr	r3, [r3, #4]
 8008968:	2b01      	cmp	r3, #1
 800896a:	d107      	bne.n	800897c <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800896c:	4b30      	ldr	r3, [pc, #192]	@ (8008a30 <HAL_RCC_ClockConfig+0x244>)
 800896e:	681b      	ldr	r3, [r3, #0]
 8008970:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008974:	2b00      	cmp	r3, #0
 8008976:	d109      	bne.n	800898c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8008978:	2301      	movs	r3, #1
 800897a:	e0de      	b.n	8008b3a <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800897c:	4b2c      	ldr	r3, [pc, #176]	@ (8008a30 <HAL_RCC_ClockConfig+0x244>)
 800897e:	681b      	ldr	r3, [r3, #0]
 8008980:	f003 0304 	and.w	r3, r3, #4
 8008984:	2b00      	cmp	r3, #0
 8008986:	d101      	bne.n	800898c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8008988:	2301      	movs	r3, #1
 800898a:	e0d6      	b.n	8008b3a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800898c:	4b28      	ldr	r3, [pc, #160]	@ (8008a30 <HAL_RCC_ClockConfig+0x244>)
 800898e:	691b      	ldr	r3, [r3, #16]
 8008990:	f023 0207 	bic.w	r2, r3, #7
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	685b      	ldr	r3, [r3, #4]
 8008998:	4925      	ldr	r1, [pc, #148]	@ (8008a30 <HAL_RCC_ClockConfig+0x244>)
 800899a:	4313      	orrs	r3, r2
 800899c:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800899e:	f7fc fe31 	bl	8005604 <HAL_GetTick>
 80089a2:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80089a4:	e00a      	b.n	80089bc <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80089a6:	f7fc fe2d 	bl	8005604 <HAL_GetTick>
 80089aa:	4602      	mov	r2, r0
 80089ac:	697b      	ldr	r3, [r7, #20]
 80089ae:	1ad3      	subs	r3, r2, r3
 80089b0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80089b4:	4293      	cmp	r3, r2
 80089b6:	d901      	bls.n	80089bc <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 80089b8:	2303      	movs	r3, #3
 80089ba:	e0be      	b.n	8008b3a <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80089bc:	4b1c      	ldr	r3, [pc, #112]	@ (8008a30 <HAL_RCC_ClockConfig+0x244>)
 80089be:	691b      	ldr	r3, [r3, #16]
 80089c0:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	685b      	ldr	r3, [r3, #4]
 80089c8:	00db      	lsls	r3, r3, #3
 80089ca:	429a      	cmp	r2, r3
 80089cc:	d1eb      	bne.n	80089a6 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	681b      	ldr	r3, [r3, #0]
 80089d2:	f003 0302 	and.w	r3, r3, #2
 80089d6:	2b00      	cmp	r3, #0
 80089d8:	d010      	beq.n	80089fc <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	68da      	ldr	r2, [r3, #12]
 80089de:	4b14      	ldr	r3, [pc, #80]	@ (8008a30 <HAL_RCC_ClockConfig+0x244>)
 80089e0:	699b      	ldr	r3, [r3, #24]
 80089e2:	f003 030f 	and.w	r3, r3, #15
 80089e6:	429a      	cmp	r2, r3
 80089e8:	d208      	bcs.n	80089fc <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80089ea:	4b11      	ldr	r3, [pc, #68]	@ (8008a30 <HAL_RCC_ClockConfig+0x244>)
 80089ec:	699b      	ldr	r3, [r3, #24]
 80089ee:	f023 020f 	bic.w	r2, r3, #15
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	68db      	ldr	r3, [r3, #12]
 80089f6:	490e      	ldr	r1, [pc, #56]	@ (8008a30 <HAL_RCC_ClockConfig+0x244>)
 80089f8:	4313      	orrs	r3, r2
 80089fa:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80089fc:	4b0b      	ldr	r3, [pc, #44]	@ (8008a2c <HAL_RCC_ClockConfig+0x240>)
 80089fe:	681b      	ldr	r3, [r3, #0]
 8008a00:	f003 030f 	and.w	r3, r3, #15
 8008a04:	683a      	ldr	r2, [r7, #0]
 8008a06:	429a      	cmp	r2, r3
 8008a08:	d214      	bcs.n	8008a34 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008a0a:	4b08      	ldr	r3, [pc, #32]	@ (8008a2c <HAL_RCC_ClockConfig+0x240>)
 8008a0c:	681b      	ldr	r3, [r3, #0]
 8008a0e:	f023 020f 	bic.w	r2, r3, #15
 8008a12:	4906      	ldr	r1, [pc, #24]	@ (8008a2c <HAL_RCC_ClockConfig+0x240>)
 8008a14:	683b      	ldr	r3, [r7, #0]
 8008a16:	4313      	orrs	r3, r2
 8008a18:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008a1a:	4b04      	ldr	r3, [pc, #16]	@ (8008a2c <HAL_RCC_ClockConfig+0x240>)
 8008a1c:	681b      	ldr	r3, [r3, #0]
 8008a1e:	f003 030f 	and.w	r3, r3, #15
 8008a22:	683a      	ldr	r2, [r7, #0]
 8008a24:	429a      	cmp	r2, r3
 8008a26:	d005      	beq.n	8008a34 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8008a28:	2301      	movs	r3, #1
 8008a2a:	e086      	b.n	8008b3a <HAL_RCC_ClockConfig+0x34e>
 8008a2c:	52002000 	.word	0x52002000
 8008a30:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	681b      	ldr	r3, [r3, #0]
 8008a38:	f003 0304 	and.w	r3, r3, #4
 8008a3c:	2b00      	cmp	r3, #0
 8008a3e:	d010      	beq.n	8008a62 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	691a      	ldr	r2, [r3, #16]
 8008a44:	4b3f      	ldr	r3, [pc, #252]	@ (8008b44 <HAL_RCC_ClockConfig+0x358>)
 8008a46:	699b      	ldr	r3, [r3, #24]
 8008a48:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8008a4c:	429a      	cmp	r2, r3
 8008a4e:	d208      	bcs.n	8008a62 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8008a50:	4b3c      	ldr	r3, [pc, #240]	@ (8008b44 <HAL_RCC_ClockConfig+0x358>)
 8008a52:	699b      	ldr	r3, [r3, #24]
 8008a54:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	691b      	ldr	r3, [r3, #16]
 8008a5c:	4939      	ldr	r1, [pc, #228]	@ (8008b44 <HAL_RCC_ClockConfig+0x358>)
 8008a5e:	4313      	orrs	r3, r2
 8008a60:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	681b      	ldr	r3, [r3, #0]
 8008a66:	f003 0308 	and.w	r3, r3, #8
 8008a6a:	2b00      	cmp	r3, #0
 8008a6c:	d010      	beq.n	8008a90 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	695a      	ldr	r2, [r3, #20]
 8008a72:	4b34      	ldr	r3, [pc, #208]	@ (8008b44 <HAL_RCC_ClockConfig+0x358>)
 8008a74:	69db      	ldr	r3, [r3, #28]
 8008a76:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8008a7a:	429a      	cmp	r2, r3
 8008a7c:	d208      	bcs.n	8008a90 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8008a7e:	4b31      	ldr	r3, [pc, #196]	@ (8008b44 <HAL_RCC_ClockConfig+0x358>)
 8008a80:	69db      	ldr	r3, [r3, #28]
 8008a82:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	695b      	ldr	r3, [r3, #20]
 8008a8a:	492e      	ldr	r1, [pc, #184]	@ (8008b44 <HAL_RCC_ClockConfig+0x358>)
 8008a8c:	4313      	orrs	r3, r2
 8008a8e:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	681b      	ldr	r3, [r3, #0]
 8008a94:	f003 0310 	and.w	r3, r3, #16
 8008a98:	2b00      	cmp	r3, #0
 8008a9a:	d010      	beq.n	8008abe <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	699a      	ldr	r2, [r3, #24]
 8008aa0:	4b28      	ldr	r3, [pc, #160]	@ (8008b44 <HAL_RCC_ClockConfig+0x358>)
 8008aa2:	69db      	ldr	r3, [r3, #28]
 8008aa4:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8008aa8:	429a      	cmp	r2, r3
 8008aaa:	d208      	bcs.n	8008abe <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8008aac:	4b25      	ldr	r3, [pc, #148]	@ (8008b44 <HAL_RCC_ClockConfig+0x358>)
 8008aae:	69db      	ldr	r3, [r3, #28]
 8008ab0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	699b      	ldr	r3, [r3, #24]
 8008ab8:	4922      	ldr	r1, [pc, #136]	@ (8008b44 <HAL_RCC_ClockConfig+0x358>)
 8008aba:	4313      	orrs	r3, r2
 8008abc:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8008abe:	687b      	ldr	r3, [r7, #4]
 8008ac0:	681b      	ldr	r3, [r3, #0]
 8008ac2:	f003 0320 	and.w	r3, r3, #32
 8008ac6:	2b00      	cmp	r3, #0
 8008ac8:	d010      	beq.n	8008aec <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	69da      	ldr	r2, [r3, #28]
 8008ace:	4b1d      	ldr	r3, [pc, #116]	@ (8008b44 <HAL_RCC_ClockConfig+0x358>)
 8008ad0:	6a1b      	ldr	r3, [r3, #32]
 8008ad2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8008ad6:	429a      	cmp	r2, r3
 8008ad8:	d208      	bcs.n	8008aec <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8008ada:	4b1a      	ldr	r3, [pc, #104]	@ (8008b44 <HAL_RCC_ClockConfig+0x358>)
 8008adc:	6a1b      	ldr	r3, [r3, #32]
 8008ade:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	69db      	ldr	r3, [r3, #28]
 8008ae6:	4917      	ldr	r1, [pc, #92]	@ (8008b44 <HAL_RCC_ClockConfig+0x358>)
 8008ae8:	4313      	orrs	r3, r2
 8008aea:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8008aec:	f000 f834 	bl	8008b58 <HAL_RCC_GetSysClockFreq>
 8008af0:	4602      	mov	r2, r0
 8008af2:	4b14      	ldr	r3, [pc, #80]	@ (8008b44 <HAL_RCC_ClockConfig+0x358>)
 8008af4:	699b      	ldr	r3, [r3, #24]
 8008af6:	0a1b      	lsrs	r3, r3, #8
 8008af8:	f003 030f 	and.w	r3, r3, #15
 8008afc:	4912      	ldr	r1, [pc, #72]	@ (8008b48 <HAL_RCC_ClockConfig+0x35c>)
 8008afe:	5ccb      	ldrb	r3, [r1, r3]
 8008b00:	f003 031f 	and.w	r3, r3, #31
 8008b04:	fa22 f303 	lsr.w	r3, r2, r3
 8008b08:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8008b0a:	4b0e      	ldr	r3, [pc, #56]	@ (8008b44 <HAL_RCC_ClockConfig+0x358>)
 8008b0c:	699b      	ldr	r3, [r3, #24]
 8008b0e:	f003 030f 	and.w	r3, r3, #15
 8008b12:	4a0d      	ldr	r2, [pc, #52]	@ (8008b48 <HAL_RCC_ClockConfig+0x35c>)
 8008b14:	5cd3      	ldrb	r3, [r2, r3]
 8008b16:	f003 031f 	and.w	r3, r3, #31
 8008b1a:	693a      	ldr	r2, [r7, #16]
 8008b1c:	fa22 f303 	lsr.w	r3, r2, r3
 8008b20:	4a0a      	ldr	r2, [pc, #40]	@ (8008b4c <HAL_RCC_ClockConfig+0x360>)
 8008b22:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8008b24:	4a0a      	ldr	r2, [pc, #40]	@ (8008b50 <HAL_RCC_ClockConfig+0x364>)
 8008b26:	693b      	ldr	r3, [r7, #16]
 8008b28:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8008b2a:	4b0a      	ldr	r3, [pc, #40]	@ (8008b54 <HAL_RCC_ClockConfig+0x368>)
 8008b2c:	681b      	ldr	r3, [r3, #0]
 8008b2e:	4618      	mov	r0, r3
 8008b30:	f7fc fd1e 	bl	8005570 <HAL_InitTick>
 8008b34:	4603      	mov	r3, r0
 8008b36:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8008b38:	7bfb      	ldrb	r3, [r7, #15]
}
 8008b3a:	4618      	mov	r0, r3
 8008b3c:	3718      	adds	r7, #24
 8008b3e:	46bd      	mov	sp, r7
 8008b40:	bd80      	pop	{r7, pc}
 8008b42:	bf00      	nop
 8008b44:	58024400 	.word	0x58024400
 8008b48:	080255bc 	.word	0x080255bc
 8008b4c:	24000004 	.word	0x24000004
 8008b50:	24000000 	.word	0x24000000
 8008b54:	24000084 	.word	0x24000084

08008b58 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008b58:	b480      	push	{r7}
 8008b5a:	b089      	sub	sp, #36	@ 0x24
 8008b5c:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8008b5e:	4bb3      	ldr	r3, [pc, #716]	@ (8008e2c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008b60:	691b      	ldr	r3, [r3, #16]
 8008b62:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008b66:	2b18      	cmp	r3, #24
 8008b68:	f200 8155 	bhi.w	8008e16 <HAL_RCC_GetSysClockFreq+0x2be>
 8008b6c:	a201      	add	r2, pc, #4	@ (adr r2, 8008b74 <HAL_RCC_GetSysClockFreq+0x1c>)
 8008b6e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008b72:	bf00      	nop
 8008b74:	08008bd9 	.word	0x08008bd9
 8008b78:	08008e17 	.word	0x08008e17
 8008b7c:	08008e17 	.word	0x08008e17
 8008b80:	08008e17 	.word	0x08008e17
 8008b84:	08008e17 	.word	0x08008e17
 8008b88:	08008e17 	.word	0x08008e17
 8008b8c:	08008e17 	.word	0x08008e17
 8008b90:	08008e17 	.word	0x08008e17
 8008b94:	08008bff 	.word	0x08008bff
 8008b98:	08008e17 	.word	0x08008e17
 8008b9c:	08008e17 	.word	0x08008e17
 8008ba0:	08008e17 	.word	0x08008e17
 8008ba4:	08008e17 	.word	0x08008e17
 8008ba8:	08008e17 	.word	0x08008e17
 8008bac:	08008e17 	.word	0x08008e17
 8008bb0:	08008e17 	.word	0x08008e17
 8008bb4:	08008c05 	.word	0x08008c05
 8008bb8:	08008e17 	.word	0x08008e17
 8008bbc:	08008e17 	.word	0x08008e17
 8008bc0:	08008e17 	.word	0x08008e17
 8008bc4:	08008e17 	.word	0x08008e17
 8008bc8:	08008e17 	.word	0x08008e17
 8008bcc:	08008e17 	.word	0x08008e17
 8008bd0:	08008e17 	.word	0x08008e17
 8008bd4:	08008c0b 	.word	0x08008c0b
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008bd8:	4b94      	ldr	r3, [pc, #592]	@ (8008e2c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008bda:	681b      	ldr	r3, [r3, #0]
 8008bdc:	f003 0320 	and.w	r3, r3, #32
 8008be0:	2b00      	cmp	r3, #0
 8008be2:	d009      	beq.n	8008bf8 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008be4:	4b91      	ldr	r3, [pc, #580]	@ (8008e2c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008be6:	681b      	ldr	r3, [r3, #0]
 8008be8:	08db      	lsrs	r3, r3, #3
 8008bea:	f003 0303 	and.w	r3, r3, #3
 8008bee:	4a90      	ldr	r2, [pc, #576]	@ (8008e30 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8008bf0:	fa22 f303 	lsr.w	r3, r2, r3
 8008bf4:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8008bf6:	e111      	b.n	8008e1c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8008bf8:	4b8d      	ldr	r3, [pc, #564]	@ (8008e30 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8008bfa:	61bb      	str	r3, [r7, #24]
      break;
 8008bfc:	e10e      	b.n	8008e1c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8008bfe:	4b8d      	ldr	r3, [pc, #564]	@ (8008e34 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8008c00:	61bb      	str	r3, [r7, #24]
      break;
 8008c02:	e10b      	b.n	8008e1c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8008c04:	4b8c      	ldr	r3, [pc, #560]	@ (8008e38 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8008c06:	61bb      	str	r3, [r7, #24]
      break;
 8008c08:	e108      	b.n	8008e1c <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8008c0a:	4b88      	ldr	r3, [pc, #544]	@ (8008e2c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008c0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008c0e:	f003 0303 	and.w	r3, r3, #3
 8008c12:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8008c14:	4b85      	ldr	r3, [pc, #532]	@ (8008e2c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008c16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008c18:	091b      	lsrs	r3, r3, #4
 8008c1a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008c1e:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8008c20:	4b82      	ldr	r3, [pc, #520]	@ (8008e2c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008c22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008c24:	f003 0301 	and.w	r3, r3, #1
 8008c28:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8008c2a:	4b80      	ldr	r3, [pc, #512]	@ (8008e2c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008c2c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008c2e:	08db      	lsrs	r3, r3, #3
 8008c30:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8008c34:	68fa      	ldr	r2, [r7, #12]
 8008c36:	fb02 f303 	mul.w	r3, r2, r3
 8008c3a:	ee07 3a90 	vmov	s15, r3
 8008c3e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008c42:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8008c46:	693b      	ldr	r3, [r7, #16]
 8008c48:	2b00      	cmp	r3, #0
 8008c4a:	f000 80e1 	beq.w	8008e10 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8008c4e:	697b      	ldr	r3, [r7, #20]
 8008c50:	2b02      	cmp	r3, #2
 8008c52:	f000 8083 	beq.w	8008d5c <HAL_RCC_GetSysClockFreq+0x204>
 8008c56:	697b      	ldr	r3, [r7, #20]
 8008c58:	2b02      	cmp	r3, #2
 8008c5a:	f200 80a1 	bhi.w	8008da0 <HAL_RCC_GetSysClockFreq+0x248>
 8008c5e:	697b      	ldr	r3, [r7, #20]
 8008c60:	2b00      	cmp	r3, #0
 8008c62:	d003      	beq.n	8008c6c <HAL_RCC_GetSysClockFreq+0x114>
 8008c64:	697b      	ldr	r3, [r7, #20]
 8008c66:	2b01      	cmp	r3, #1
 8008c68:	d056      	beq.n	8008d18 <HAL_RCC_GetSysClockFreq+0x1c0>
 8008c6a:	e099      	b.n	8008da0 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008c6c:	4b6f      	ldr	r3, [pc, #444]	@ (8008e2c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008c6e:	681b      	ldr	r3, [r3, #0]
 8008c70:	f003 0320 	and.w	r3, r3, #32
 8008c74:	2b00      	cmp	r3, #0
 8008c76:	d02d      	beq.n	8008cd4 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8008c78:	4b6c      	ldr	r3, [pc, #432]	@ (8008e2c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008c7a:	681b      	ldr	r3, [r3, #0]
 8008c7c:	08db      	lsrs	r3, r3, #3
 8008c7e:	f003 0303 	and.w	r3, r3, #3
 8008c82:	4a6b      	ldr	r2, [pc, #428]	@ (8008e30 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8008c84:	fa22 f303 	lsr.w	r3, r2, r3
 8008c88:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008c8a:	687b      	ldr	r3, [r7, #4]
 8008c8c:	ee07 3a90 	vmov	s15, r3
 8008c90:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008c94:	693b      	ldr	r3, [r7, #16]
 8008c96:	ee07 3a90 	vmov	s15, r3
 8008c9a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008c9e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008ca2:	4b62      	ldr	r3, [pc, #392]	@ (8008e2c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008ca4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008ca6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008caa:	ee07 3a90 	vmov	s15, r3
 8008cae:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008cb2:	ed97 6a02 	vldr	s12, [r7, #8]
 8008cb6:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8008e3c <HAL_RCC_GetSysClockFreq+0x2e4>
 8008cba:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008cbe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008cc2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008cc6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008cca:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008cce:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8008cd2:	e087      	b.n	8008de4 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008cd4:	693b      	ldr	r3, [r7, #16]
 8008cd6:	ee07 3a90 	vmov	s15, r3
 8008cda:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008cde:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8008e40 <HAL_RCC_GetSysClockFreq+0x2e8>
 8008ce2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008ce6:	4b51      	ldr	r3, [pc, #324]	@ (8008e2c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008ce8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008cea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008cee:	ee07 3a90 	vmov	s15, r3
 8008cf2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008cf6:	ed97 6a02 	vldr	s12, [r7, #8]
 8008cfa:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8008e3c <HAL_RCC_GetSysClockFreq+0x2e4>
 8008cfe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008d02:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008d06:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008d0a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008d0e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008d12:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8008d16:	e065      	b.n	8008de4 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008d18:	693b      	ldr	r3, [r7, #16]
 8008d1a:	ee07 3a90 	vmov	s15, r3
 8008d1e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008d22:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8008e44 <HAL_RCC_GetSysClockFreq+0x2ec>
 8008d26:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008d2a:	4b40      	ldr	r3, [pc, #256]	@ (8008e2c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008d2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008d2e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008d32:	ee07 3a90 	vmov	s15, r3
 8008d36:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008d3a:	ed97 6a02 	vldr	s12, [r7, #8]
 8008d3e:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8008e3c <HAL_RCC_GetSysClockFreq+0x2e4>
 8008d42:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008d46:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008d4a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008d4e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008d52:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008d56:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8008d5a:	e043      	b.n	8008de4 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008d5c:	693b      	ldr	r3, [r7, #16]
 8008d5e:	ee07 3a90 	vmov	s15, r3
 8008d62:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008d66:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8008e48 <HAL_RCC_GetSysClockFreq+0x2f0>
 8008d6a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008d6e:	4b2f      	ldr	r3, [pc, #188]	@ (8008e2c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008d70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008d72:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008d76:	ee07 3a90 	vmov	s15, r3
 8008d7a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008d7e:	ed97 6a02 	vldr	s12, [r7, #8]
 8008d82:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8008e3c <HAL_RCC_GetSysClockFreq+0x2e4>
 8008d86:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008d8a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008d8e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008d92:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008d96:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008d9a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8008d9e:	e021      	b.n	8008de4 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8008da0:	693b      	ldr	r3, [r7, #16]
 8008da2:	ee07 3a90 	vmov	s15, r3
 8008da6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008daa:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8008e44 <HAL_RCC_GetSysClockFreq+0x2ec>
 8008dae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8008db2:	4b1e      	ldr	r3, [pc, #120]	@ (8008e2c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008db4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008db6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008dba:	ee07 3a90 	vmov	s15, r3
 8008dbe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8008dc2:	ed97 6a02 	vldr	s12, [r7, #8]
 8008dc6:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8008e3c <HAL_RCC_GetSysClockFreq+0x2e4>
 8008dca:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8008dce:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8008dd2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8008dd6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008dda:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008dde:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8008de2:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8008de4:	4b11      	ldr	r3, [pc, #68]	@ (8008e2c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8008de6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008de8:	0a5b      	lsrs	r3, r3, #9
 8008dea:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008dee:	3301      	adds	r3, #1
 8008df0:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8008df2:	683b      	ldr	r3, [r7, #0]
 8008df4:	ee07 3a90 	vmov	s15, r3
 8008df8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8008dfc:	edd7 6a07 	vldr	s13, [r7, #28]
 8008e00:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008e04:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8008e08:	ee17 3a90 	vmov	r3, s15
 8008e0c:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8008e0e:	e005      	b.n	8008e1c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8008e10:	2300      	movs	r3, #0
 8008e12:	61bb      	str	r3, [r7, #24]
      break;
 8008e14:	e002      	b.n	8008e1c <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8008e16:	4b07      	ldr	r3, [pc, #28]	@ (8008e34 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8008e18:	61bb      	str	r3, [r7, #24]
      break;
 8008e1a:	bf00      	nop
  }

  return sysclockfreq;
 8008e1c:	69bb      	ldr	r3, [r7, #24]
}
 8008e1e:	4618      	mov	r0, r3
 8008e20:	3724      	adds	r7, #36	@ 0x24
 8008e22:	46bd      	mov	sp, r7
 8008e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e28:	4770      	bx	lr
 8008e2a:	bf00      	nop
 8008e2c:	58024400 	.word	0x58024400
 8008e30:	03d09000 	.word	0x03d09000
 8008e34:	003d0900 	.word	0x003d0900
 8008e38:	017d7840 	.word	0x017d7840
 8008e3c:	46000000 	.word	0x46000000
 8008e40:	4c742400 	.word	0x4c742400
 8008e44:	4a742400 	.word	0x4a742400
 8008e48:	4bbebc20 	.word	0x4bbebc20

08008e4c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008e4c:	b580      	push	{r7, lr}
 8008e4e:	b082      	sub	sp, #8
 8008e50:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8008e52:	f7ff fe81 	bl	8008b58 <HAL_RCC_GetSysClockFreq>
 8008e56:	4602      	mov	r2, r0
 8008e58:	4b10      	ldr	r3, [pc, #64]	@ (8008e9c <HAL_RCC_GetHCLKFreq+0x50>)
 8008e5a:	699b      	ldr	r3, [r3, #24]
 8008e5c:	0a1b      	lsrs	r3, r3, #8
 8008e5e:	f003 030f 	and.w	r3, r3, #15
 8008e62:	490f      	ldr	r1, [pc, #60]	@ (8008ea0 <HAL_RCC_GetHCLKFreq+0x54>)
 8008e64:	5ccb      	ldrb	r3, [r1, r3]
 8008e66:	f003 031f 	and.w	r3, r3, #31
 8008e6a:	fa22 f303 	lsr.w	r3, r2, r3
 8008e6e:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8008e70:	4b0a      	ldr	r3, [pc, #40]	@ (8008e9c <HAL_RCC_GetHCLKFreq+0x50>)
 8008e72:	699b      	ldr	r3, [r3, #24]
 8008e74:	f003 030f 	and.w	r3, r3, #15
 8008e78:	4a09      	ldr	r2, [pc, #36]	@ (8008ea0 <HAL_RCC_GetHCLKFreq+0x54>)
 8008e7a:	5cd3      	ldrb	r3, [r2, r3]
 8008e7c:	f003 031f 	and.w	r3, r3, #31
 8008e80:	687a      	ldr	r2, [r7, #4]
 8008e82:	fa22 f303 	lsr.w	r3, r2, r3
 8008e86:	4a07      	ldr	r2, [pc, #28]	@ (8008ea4 <HAL_RCC_GetHCLKFreq+0x58>)
 8008e88:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8008e8a:	4a07      	ldr	r2, [pc, #28]	@ (8008ea8 <HAL_RCC_GetHCLKFreq+0x5c>)
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8008e90:	4b04      	ldr	r3, [pc, #16]	@ (8008ea4 <HAL_RCC_GetHCLKFreq+0x58>)
 8008e92:	681b      	ldr	r3, [r3, #0]
}
 8008e94:	4618      	mov	r0, r3
 8008e96:	3708      	adds	r7, #8
 8008e98:	46bd      	mov	sp, r7
 8008e9a:	bd80      	pop	{r7, pc}
 8008e9c:	58024400 	.word	0x58024400
 8008ea0:	080255bc 	.word	0x080255bc
 8008ea4:	24000004 	.word	0x24000004
 8008ea8:	24000000 	.word	0x24000000

08008eac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008eac:	b580      	push	{r7, lr}
 8008eae:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8008eb0:	f7ff ffcc 	bl	8008e4c <HAL_RCC_GetHCLKFreq>
 8008eb4:	4602      	mov	r2, r0
 8008eb6:	4b06      	ldr	r3, [pc, #24]	@ (8008ed0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8008eb8:	69db      	ldr	r3, [r3, #28]
 8008eba:	091b      	lsrs	r3, r3, #4
 8008ebc:	f003 0307 	and.w	r3, r3, #7
 8008ec0:	4904      	ldr	r1, [pc, #16]	@ (8008ed4 <HAL_RCC_GetPCLK1Freq+0x28>)
 8008ec2:	5ccb      	ldrb	r3, [r1, r3]
 8008ec4:	f003 031f 	and.w	r3, r3, #31
 8008ec8:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8008ecc:	4618      	mov	r0, r3
 8008ece:	bd80      	pop	{r7, pc}
 8008ed0:	58024400 	.word	0x58024400
 8008ed4:	080255bc 	.word	0x080255bc

08008ed8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008ed8:	b580      	push	{r7, lr}
 8008eda:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8008edc:	f7ff ffb6 	bl	8008e4c <HAL_RCC_GetHCLKFreq>
 8008ee0:	4602      	mov	r2, r0
 8008ee2:	4b06      	ldr	r3, [pc, #24]	@ (8008efc <HAL_RCC_GetPCLK2Freq+0x24>)
 8008ee4:	69db      	ldr	r3, [r3, #28]
 8008ee6:	0a1b      	lsrs	r3, r3, #8
 8008ee8:	f003 0307 	and.w	r3, r3, #7
 8008eec:	4904      	ldr	r1, [pc, #16]	@ (8008f00 <HAL_RCC_GetPCLK2Freq+0x28>)
 8008eee:	5ccb      	ldrb	r3, [r1, r3]
 8008ef0:	f003 031f 	and.w	r3, r3, #31
 8008ef4:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8008ef8:	4618      	mov	r0, r3
 8008efa:	bd80      	pop	{r7, pc}
 8008efc:	58024400 	.word	0x58024400
 8008f00:	080255bc 	.word	0x080255bc

08008f04 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008f04:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008f08:	b0ca      	sub	sp, #296	@ 0x128
 8008f0a:	af00      	add	r7, sp, #0
 8008f0c:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8008f10:	2300      	movs	r3, #0
 8008f12:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8008f16:	2300      	movs	r3, #0
 8008f18:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8008f1c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008f20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f24:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8008f28:	2500      	movs	r5, #0
 8008f2a:	ea54 0305 	orrs.w	r3, r4, r5
 8008f2e:	d049      	beq.n	8008fc4 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8008f30:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008f34:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008f36:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8008f3a:	d02f      	beq.n	8008f9c <HAL_RCCEx_PeriphCLKConfig+0x98>
 8008f3c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8008f40:	d828      	bhi.n	8008f94 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8008f42:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008f46:	d01a      	beq.n	8008f7e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8008f48:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8008f4c:	d822      	bhi.n	8008f94 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8008f4e:	2b00      	cmp	r3, #0
 8008f50:	d003      	beq.n	8008f5a <HAL_RCCEx_PeriphCLKConfig+0x56>
 8008f52:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008f56:	d007      	beq.n	8008f68 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8008f58:	e01c      	b.n	8008f94 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8008f5a:	4bb8      	ldr	r3, [pc, #736]	@ (800923c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008f5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f5e:	4ab7      	ldr	r2, [pc, #732]	@ (800923c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008f60:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8008f64:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8008f66:	e01a      	b.n	8008f9e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8008f68:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008f6c:	3308      	adds	r3, #8
 8008f6e:	2102      	movs	r1, #2
 8008f70:	4618      	mov	r0, r3
 8008f72:	f001 fc8f 	bl	800a894 <RCCEx_PLL2_Config>
 8008f76:	4603      	mov	r3, r0
 8008f78:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8008f7c:	e00f      	b.n	8008f9e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8008f7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008f82:	3328      	adds	r3, #40	@ 0x28
 8008f84:	2102      	movs	r1, #2
 8008f86:	4618      	mov	r0, r3
 8008f88:	f001 fd36 	bl	800a9f8 <RCCEx_PLL3_Config>
 8008f8c:	4603      	mov	r3, r0
 8008f8e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8008f92:	e004      	b.n	8008f9e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8008f94:	2301      	movs	r3, #1
 8008f96:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8008f9a:	e000      	b.n	8008f9e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8008f9c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8008f9e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008fa2:	2b00      	cmp	r3, #0
 8008fa4:	d10a      	bne.n	8008fbc <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8008fa6:	4ba5      	ldr	r3, [pc, #660]	@ (800923c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008fa8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008faa:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8008fae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008fb2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8008fb4:	4aa1      	ldr	r2, [pc, #644]	@ (800923c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8008fb6:	430b      	orrs	r3, r1
 8008fb8:	6513      	str	r3, [r2, #80]	@ 0x50
 8008fba:	e003      	b.n	8008fc4 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008fbc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8008fc0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8008fc4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008fc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008fcc:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8008fd0:	f04f 0900 	mov.w	r9, #0
 8008fd4:	ea58 0309 	orrs.w	r3, r8, r9
 8008fd8:	d047      	beq.n	800906a <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8008fda:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8008fde:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008fe0:	2b04      	cmp	r3, #4
 8008fe2:	d82a      	bhi.n	800903a <HAL_RCCEx_PeriphCLKConfig+0x136>
 8008fe4:	a201      	add	r2, pc, #4	@ (adr r2, 8008fec <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8008fe6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008fea:	bf00      	nop
 8008fec:	08009001 	.word	0x08009001
 8008ff0:	0800900f 	.word	0x0800900f
 8008ff4:	08009025 	.word	0x08009025
 8008ff8:	08009043 	.word	0x08009043
 8008ffc:	08009043 	.word	0x08009043
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009000:	4b8e      	ldr	r3, [pc, #568]	@ (800923c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009002:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009004:	4a8d      	ldr	r2, [pc, #564]	@ (800923c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009006:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800900a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800900c:	e01a      	b.n	8009044 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800900e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009012:	3308      	adds	r3, #8
 8009014:	2100      	movs	r1, #0
 8009016:	4618      	mov	r0, r3
 8009018:	f001 fc3c 	bl	800a894 <RCCEx_PLL2_Config>
 800901c:	4603      	mov	r3, r0
 800901e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8009022:	e00f      	b.n	8009044 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8009024:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009028:	3328      	adds	r3, #40	@ 0x28
 800902a:	2100      	movs	r1, #0
 800902c:	4618      	mov	r0, r3
 800902e:	f001 fce3 	bl	800a9f8 <RCCEx_PLL3_Config>
 8009032:	4603      	mov	r3, r0
 8009034:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8009038:	e004      	b.n	8009044 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800903a:	2301      	movs	r3, #1
 800903c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009040:	e000      	b.n	8009044 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8009042:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009044:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009048:	2b00      	cmp	r3, #0
 800904a:	d10a      	bne.n	8009062 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800904c:	4b7b      	ldr	r3, [pc, #492]	@ (800923c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800904e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009050:	f023 0107 	bic.w	r1, r3, #7
 8009054:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009058:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800905a:	4a78      	ldr	r2, [pc, #480]	@ (800923c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800905c:	430b      	orrs	r3, r1
 800905e:	6513      	str	r3, [r2, #80]	@ 0x50
 8009060:	e003      	b.n	800906a <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009062:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009066:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800906a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800906e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009072:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8009076:	f04f 0b00 	mov.w	fp, #0
 800907a:	ea5a 030b 	orrs.w	r3, sl, fp
 800907e:	d04c      	beq.n	800911a <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8009080:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009084:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8009086:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800908a:	d030      	beq.n	80090ee <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 800908c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009090:	d829      	bhi.n	80090e6 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8009092:	2bc0      	cmp	r3, #192	@ 0xc0
 8009094:	d02d      	beq.n	80090f2 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8009096:	2bc0      	cmp	r3, #192	@ 0xc0
 8009098:	d825      	bhi.n	80090e6 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800909a:	2b80      	cmp	r3, #128	@ 0x80
 800909c:	d018      	beq.n	80090d0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 800909e:	2b80      	cmp	r3, #128	@ 0x80
 80090a0:	d821      	bhi.n	80090e6 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80090a2:	2b00      	cmp	r3, #0
 80090a4:	d002      	beq.n	80090ac <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 80090a6:	2b40      	cmp	r3, #64	@ 0x40
 80090a8:	d007      	beq.n	80090ba <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 80090aa:	e01c      	b.n	80090e6 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80090ac:	4b63      	ldr	r3, [pc, #396]	@ (800923c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80090ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80090b0:	4a62      	ldr	r2, [pc, #392]	@ (800923c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80090b2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80090b6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80090b8:	e01c      	b.n	80090f4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80090ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80090be:	3308      	adds	r3, #8
 80090c0:	2100      	movs	r1, #0
 80090c2:	4618      	mov	r0, r3
 80090c4:	f001 fbe6 	bl	800a894 <RCCEx_PLL2_Config>
 80090c8:	4603      	mov	r3, r0
 80090ca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80090ce:	e011      	b.n	80090f4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80090d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80090d4:	3328      	adds	r3, #40	@ 0x28
 80090d6:	2100      	movs	r1, #0
 80090d8:	4618      	mov	r0, r3
 80090da:	f001 fc8d 	bl	800a9f8 <RCCEx_PLL3_Config>
 80090de:	4603      	mov	r3, r0
 80090e0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 80090e4:	e006      	b.n	80090f4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80090e6:	2301      	movs	r3, #1
 80090e8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80090ec:	e002      	b.n	80090f4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 80090ee:	bf00      	nop
 80090f0:	e000      	b.n	80090f4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 80090f2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80090f4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80090f8:	2b00      	cmp	r3, #0
 80090fa:	d10a      	bne.n	8009112 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 80090fc:	4b4f      	ldr	r3, [pc, #316]	@ (800923c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80090fe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009100:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8009104:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009108:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800910a:	4a4c      	ldr	r2, [pc, #304]	@ (800923c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800910c:	430b      	orrs	r3, r1
 800910e:	6513      	str	r3, [r2, #80]	@ 0x50
 8009110:	e003      	b.n	800911a <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009112:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009116:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800911a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800911e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009122:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8009126:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 800912a:	2300      	movs	r3, #0
 800912c:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8009130:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8009134:	460b      	mov	r3, r1
 8009136:	4313      	orrs	r3, r2
 8009138:	d053      	beq.n	80091e2 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800913a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800913e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8009142:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8009146:	d035      	beq.n	80091b4 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8009148:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800914c:	d82e      	bhi.n	80091ac <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800914e:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8009152:	d031      	beq.n	80091b8 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8009154:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8009158:	d828      	bhi.n	80091ac <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800915a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800915e:	d01a      	beq.n	8009196 <HAL_RCCEx_PeriphCLKConfig+0x292>
 8009160:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009164:	d822      	bhi.n	80091ac <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8009166:	2b00      	cmp	r3, #0
 8009168:	d003      	beq.n	8009172 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 800916a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800916e:	d007      	beq.n	8009180 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8009170:	e01c      	b.n	80091ac <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009172:	4b32      	ldr	r3, [pc, #200]	@ (800923c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009174:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009176:	4a31      	ldr	r2, [pc, #196]	@ (800923c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8009178:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800917c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800917e:	e01c      	b.n	80091ba <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009180:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009184:	3308      	adds	r3, #8
 8009186:	2100      	movs	r1, #0
 8009188:	4618      	mov	r0, r3
 800918a:	f001 fb83 	bl	800a894 <RCCEx_PLL2_Config>
 800918e:	4603      	mov	r3, r0
 8009190:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8009194:	e011      	b.n	80091ba <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8009196:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800919a:	3328      	adds	r3, #40	@ 0x28
 800919c:	2100      	movs	r1, #0
 800919e:	4618      	mov	r0, r3
 80091a0:	f001 fc2a 	bl	800a9f8 <RCCEx_PLL3_Config>
 80091a4:	4603      	mov	r3, r0
 80091a6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80091aa:	e006      	b.n	80091ba <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80091ac:	2301      	movs	r3, #1
 80091ae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80091b2:	e002      	b.n	80091ba <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80091b4:	bf00      	nop
 80091b6:	e000      	b.n	80091ba <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 80091b8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80091ba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80091be:	2b00      	cmp	r3, #0
 80091c0:	d10b      	bne.n	80091da <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 80091c2:	4b1e      	ldr	r3, [pc, #120]	@ (800923c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80091c4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80091c6:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 80091ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80091ce:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80091d2:	4a1a      	ldr	r2, [pc, #104]	@ (800923c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80091d4:	430b      	orrs	r3, r1
 80091d6:	6593      	str	r3, [r2, #88]	@ 0x58
 80091d8:	e003      	b.n	80091e2 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80091da:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80091de:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 80091e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80091e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091ea:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 80091ee:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 80091f2:	2300      	movs	r3, #0
 80091f4:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 80091f8:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 80091fc:	460b      	mov	r3, r1
 80091fe:	4313      	orrs	r3, r2
 8009200:	d056      	beq.n	80092b0 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8009202:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009206:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800920a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800920e:	d038      	beq.n	8009282 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8009210:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8009214:	d831      	bhi.n	800927a <HAL_RCCEx_PeriphCLKConfig+0x376>
 8009216:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800921a:	d034      	beq.n	8009286 <HAL_RCCEx_PeriphCLKConfig+0x382>
 800921c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8009220:	d82b      	bhi.n	800927a <HAL_RCCEx_PeriphCLKConfig+0x376>
 8009222:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009226:	d01d      	beq.n	8009264 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8009228:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800922c:	d825      	bhi.n	800927a <HAL_RCCEx_PeriphCLKConfig+0x376>
 800922e:	2b00      	cmp	r3, #0
 8009230:	d006      	beq.n	8009240 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8009232:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009236:	d00a      	beq.n	800924e <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8009238:	e01f      	b.n	800927a <HAL_RCCEx_PeriphCLKConfig+0x376>
 800923a:	bf00      	nop
 800923c:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009240:	4ba2      	ldr	r3, [pc, #648]	@ (80094cc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009242:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009244:	4aa1      	ldr	r2, [pc, #644]	@ (80094cc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009246:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800924a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800924c:	e01c      	b.n	8009288 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800924e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009252:	3308      	adds	r3, #8
 8009254:	2100      	movs	r1, #0
 8009256:	4618      	mov	r0, r3
 8009258:	f001 fb1c 	bl	800a894 <RCCEx_PLL2_Config>
 800925c:	4603      	mov	r3, r0
 800925e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8009262:	e011      	b.n	8009288 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8009264:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009268:	3328      	adds	r3, #40	@ 0x28
 800926a:	2100      	movs	r1, #0
 800926c:	4618      	mov	r0, r3
 800926e:	f001 fbc3 	bl	800a9f8 <RCCEx_PLL3_Config>
 8009272:	4603      	mov	r3, r0
 8009274:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8009278:	e006      	b.n	8009288 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800927a:	2301      	movs	r3, #1
 800927c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009280:	e002      	b.n	8009288 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8009282:	bf00      	nop
 8009284:	e000      	b.n	8009288 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8009286:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009288:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800928c:	2b00      	cmp	r3, #0
 800928e:	d10b      	bne.n	80092a8 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8009290:	4b8e      	ldr	r3, [pc, #568]	@ (80094cc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009292:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009294:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8009298:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800929c:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80092a0:	4a8a      	ldr	r2, [pc, #552]	@ (80094cc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80092a2:	430b      	orrs	r3, r1
 80092a4:	6593      	str	r3, [r2, #88]	@ 0x58
 80092a6:	e003      	b.n	80092b0 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80092a8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80092ac:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80092b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80092b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80092b8:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 80092bc:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 80092c0:	2300      	movs	r3, #0
 80092c2:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80092c6:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 80092ca:	460b      	mov	r3, r1
 80092cc:	4313      	orrs	r3, r2
 80092ce:	d03a      	beq.n	8009346 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 80092d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80092d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80092d6:	2b30      	cmp	r3, #48	@ 0x30
 80092d8:	d01f      	beq.n	800931a <HAL_RCCEx_PeriphCLKConfig+0x416>
 80092da:	2b30      	cmp	r3, #48	@ 0x30
 80092dc:	d819      	bhi.n	8009312 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 80092de:	2b20      	cmp	r3, #32
 80092e0:	d00c      	beq.n	80092fc <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 80092e2:	2b20      	cmp	r3, #32
 80092e4:	d815      	bhi.n	8009312 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 80092e6:	2b00      	cmp	r3, #0
 80092e8:	d019      	beq.n	800931e <HAL_RCCEx_PeriphCLKConfig+0x41a>
 80092ea:	2b10      	cmp	r3, #16
 80092ec:	d111      	bne.n	8009312 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80092ee:	4b77      	ldr	r3, [pc, #476]	@ (80094cc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80092f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80092f2:	4a76      	ldr	r2, [pc, #472]	@ (80094cc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80092f4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80092f8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 80092fa:	e011      	b.n	8009320 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80092fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009300:	3308      	adds	r3, #8
 8009302:	2102      	movs	r1, #2
 8009304:	4618      	mov	r0, r3
 8009306:	f001 fac5 	bl	800a894 <RCCEx_PLL2_Config>
 800930a:	4603      	mov	r3, r0
 800930c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8009310:	e006      	b.n	8009320 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8009312:	2301      	movs	r3, #1
 8009314:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009318:	e002      	b.n	8009320 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800931a:	bf00      	nop
 800931c:	e000      	b.n	8009320 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800931e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009320:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009324:	2b00      	cmp	r3, #0
 8009326:	d10a      	bne.n	800933e <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8009328:	4b68      	ldr	r3, [pc, #416]	@ (80094cc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800932a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800932c:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8009330:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009334:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009336:	4a65      	ldr	r2, [pc, #404]	@ (80094cc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8009338:	430b      	orrs	r3, r1
 800933a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800933c:	e003      	b.n	8009346 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800933e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009342:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8009346:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800934a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800934e:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8009352:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8009356:	2300      	movs	r3, #0
 8009358:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800935c:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8009360:	460b      	mov	r3, r1
 8009362:	4313      	orrs	r3, r2
 8009364:	d051      	beq.n	800940a <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8009366:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800936a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800936c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009370:	d035      	beq.n	80093de <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8009372:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009376:	d82e      	bhi.n	80093d6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8009378:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800937c:	d031      	beq.n	80093e2 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 800937e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8009382:	d828      	bhi.n	80093d6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8009384:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009388:	d01a      	beq.n	80093c0 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 800938a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800938e:	d822      	bhi.n	80093d6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8009390:	2b00      	cmp	r3, #0
 8009392:	d003      	beq.n	800939c <HAL_RCCEx_PeriphCLKConfig+0x498>
 8009394:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009398:	d007      	beq.n	80093aa <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 800939a:	e01c      	b.n	80093d6 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800939c:	4b4b      	ldr	r3, [pc, #300]	@ (80094cc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800939e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80093a0:	4a4a      	ldr	r2, [pc, #296]	@ (80094cc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80093a2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80093a6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80093a8:	e01c      	b.n	80093e4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80093aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80093ae:	3308      	adds	r3, #8
 80093b0:	2100      	movs	r1, #0
 80093b2:	4618      	mov	r0, r3
 80093b4:	f001 fa6e 	bl	800a894 <RCCEx_PLL2_Config>
 80093b8:	4603      	mov	r3, r0
 80093ba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80093be:	e011      	b.n	80093e4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80093c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80093c4:	3328      	adds	r3, #40	@ 0x28
 80093c6:	2100      	movs	r1, #0
 80093c8:	4618      	mov	r0, r3
 80093ca:	f001 fb15 	bl	800a9f8 <RCCEx_PLL3_Config>
 80093ce:	4603      	mov	r3, r0
 80093d0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80093d4:	e006      	b.n	80093e4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80093d6:	2301      	movs	r3, #1
 80093d8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80093dc:	e002      	b.n	80093e4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 80093de:	bf00      	nop
 80093e0:	e000      	b.n	80093e4 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 80093e2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80093e4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80093e8:	2b00      	cmp	r3, #0
 80093ea:	d10a      	bne.n	8009402 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 80093ec:	4b37      	ldr	r3, [pc, #220]	@ (80094cc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80093ee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80093f0:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 80093f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80093f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80093fa:	4a34      	ldr	r2, [pc, #208]	@ (80094cc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80093fc:	430b      	orrs	r3, r1
 80093fe:	6513      	str	r3, [r2, #80]	@ 0x50
 8009400:	e003      	b.n	800940a <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009402:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009406:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800940a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800940e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009412:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8009416:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800941a:	2300      	movs	r3, #0
 800941c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8009420:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8009424:	460b      	mov	r3, r1
 8009426:	4313      	orrs	r3, r2
 8009428:	d056      	beq.n	80094d8 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800942a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800942e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009430:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8009434:	d033      	beq.n	800949e <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8009436:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800943a:	d82c      	bhi.n	8009496 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800943c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8009440:	d02f      	beq.n	80094a2 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8009442:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8009446:	d826      	bhi.n	8009496 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8009448:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800944c:	d02b      	beq.n	80094a6 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 800944e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8009452:	d820      	bhi.n	8009496 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8009454:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009458:	d012      	beq.n	8009480 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 800945a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800945e:	d81a      	bhi.n	8009496 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8009460:	2b00      	cmp	r3, #0
 8009462:	d022      	beq.n	80094aa <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8009464:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009468:	d115      	bne.n	8009496 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800946a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800946e:	3308      	adds	r3, #8
 8009470:	2101      	movs	r1, #1
 8009472:	4618      	mov	r0, r3
 8009474:	f001 fa0e 	bl	800a894 <RCCEx_PLL2_Config>
 8009478:	4603      	mov	r3, r0
 800947a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800947e:	e015      	b.n	80094ac <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8009480:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009484:	3328      	adds	r3, #40	@ 0x28
 8009486:	2101      	movs	r1, #1
 8009488:	4618      	mov	r0, r3
 800948a:	f001 fab5 	bl	800a9f8 <RCCEx_PLL3_Config>
 800948e:	4603      	mov	r3, r0
 8009490:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8009494:	e00a      	b.n	80094ac <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009496:	2301      	movs	r3, #1
 8009498:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800949c:	e006      	b.n	80094ac <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800949e:	bf00      	nop
 80094a0:	e004      	b.n	80094ac <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80094a2:	bf00      	nop
 80094a4:	e002      	b.n	80094ac <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80094a6:	bf00      	nop
 80094a8:	e000      	b.n	80094ac <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80094aa:	bf00      	nop
    }

    if (ret == HAL_OK)
 80094ac:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80094b0:	2b00      	cmp	r3, #0
 80094b2:	d10d      	bne.n	80094d0 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 80094b4:	4b05      	ldr	r3, [pc, #20]	@ (80094cc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80094b6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80094b8:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 80094bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80094c0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80094c2:	4a02      	ldr	r2, [pc, #8]	@ (80094cc <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80094c4:	430b      	orrs	r3, r1
 80094c6:	6513      	str	r3, [r2, #80]	@ 0x50
 80094c8:	e006      	b.n	80094d8 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 80094ca:	bf00      	nop
 80094cc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80094d0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80094d4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80094d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80094dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094e0:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 80094e4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80094e8:	2300      	movs	r3, #0
 80094ea:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80094ee:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 80094f2:	460b      	mov	r3, r1
 80094f4:	4313      	orrs	r3, r2
 80094f6:	d055      	beq.n	80095a4 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 80094f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80094fc:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8009500:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009504:	d033      	beq.n	800956e <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8009506:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800950a:	d82c      	bhi.n	8009566 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800950c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009510:	d02f      	beq.n	8009572 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8009512:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009516:	d826      	bhi.n	8009566 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8009518:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800951c:	d02b      	beq.n	8009576 <HAL_RCCEx_PeriphCLKConfig+0x672>
 800951e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8009522:	d820      	bhi.n	8009566 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8009524:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009528:	d012      	beq.n	8009550 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 800952a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800952e:	d81a      	bhi.n	8009566 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8009530:	2b00      	cmp	r3, #0
 8009532:	d022      	beq.n	800957a <HAL_RCCEx_PeriphCLKConfig+0x676>
 8009534:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009538:	d115      	bne.n	8009566 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800953a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800953e:	3308      	adds	r3, #8
 8009540:	2101      	movs	r1, #1
 8009542:	4618      	mov	r0, r3
 8009544:	f001 f9a6 	bl	800a894 <RCCEx_PLL2_Config>
 8009548:	4603      	mov	r3, r0
 800954a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800954e:	e015      	b.n	800957c <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8009550:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009554:	3328      	adds	r3, #40	@ 0x28
 8009556:	2101      	movs	r1, #1
 8009558:	4618      	mov	r0, r3
 800955a:	f001 fa4d 	bl	800a9f8 <RCCEx_PLL3_Config>
 800955e:	4603      	mov	r3, r0
 8009560:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8009564:	e00a      	b.n	800957c <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8009566:	2301      	movs	r3, #1
 8009568:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800956c:	e006      	b.n	800957c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800956e:	bf00      	nop
 8009570:	e004      	b.n	800957c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8009572:	bf00      	nop
 8009574:	e002      	b.n	800957c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8009576:	bf00      	nop
 8009578:	e000      	b.n	800957c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800957a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800957c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009580:	2b00      	cmp	r3, #0
 8009582:	d10b      	bne.n	800959c <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8009584:	4ba3      	ldr	r3, [pc, #652]	@ (8009814 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009586:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009588:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800958c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009590:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8009594:	4a9f      	ldr	r2, [pc, #636]	@ (8009814 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009596:	430b      	orrs	r3, r1
 8009598:	6593      	str	r3, [r2, #88]	@ 0x58
 800959a:	e003      	b.n	80095a4 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800959c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80095a0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80095a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80095a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80095ac:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 80095b0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80095b4:	2300      	movs	r3, #0
 80095b6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80095ba:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80095be:	460b      	mov	r3, r1
 80095c0:	4313      	orrs	r3, r2
 80095c2:	d037      	beq.n	8009634 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 80095c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80095c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80095ca:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80095ce:	d00e      	beq.n	80095ee <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 80095d0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80095d4:	d816      	bhi.n	8009604 <HAL_RCCEx_PeriphCLKConfig+0x700>
 80095d6:	2b00      	cmp	r3, #0
 80095d8:	d018      	beq.n	800960c <HAL_RCCEx_PeriphCLKConfig+0x708>
 80095da:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80095de:	d111      	bne.n	8009604 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80095e0:	4b8c      	ldr	r3, [pc, #560]	@ (8009814 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80095e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80095e4:	4a8b      	ldr	r2, [pc, #556]	@ (8009814 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80095e6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80095ea:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80095ec:	e00f      	b.n	800960e <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80095ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80095f2:	3308      	adds	r3, #8
 80095f4:	2101      	movs	r1, #1
 80095f6:	4618      	mov	r0, r3
 80095f8:	f001 f94c 	bl	800a894 <RCCEx_PLL2_Config>
 80095fc:	4603      	mov	r3, r0
 80095fe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8009602:	e004      	b.n	800960e <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009604:	2301      	movs	r3, #1
 8009606:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800960a:	e000      	b.n	800960e <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 800960c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800960e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009612:	2b00      	cmp	r3, #0
 8009614:	d10a      	bne.n	800962c <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8009616:	4b7f      	ldr	r3, [pc, #508]	@ (8009814 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009618:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800961a:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800961e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009622:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009624:	4a7b      	ldr	r2, [pc, #492]	@ (8009814 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009626:	430b      	orrs	r3, r1
 8009628:	6513      	str	r3, [r2, #80]	@ 0x50
 800962a:	e003      	b.n	8009634 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800962c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009630:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8009634:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009638:	e9d3 2300 	ldrd	r2, r3, [r3]
 800963c:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8009640:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009644:	2300      	movs	r3, #0
 8009646:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800964a:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800964e:	460b      	mov	r3, r1
 8009650:	4313      	orrs	r3, r2
 8009652:	d039      	beq.n	80096c8 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8009654:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009658:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800965a:	2b03      	cmp	r3, #3
 800965c:	d81c      	bhi.n	8009698 <HAL_RCCEx_PeriphCLKConfig+0x794>
 800965e:	a201      	add	r2, pc, #4	@ (adr r2, 8009664 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8009660:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009664:	080096a1 	.word	0x080096a1
 8009668:	08009675 	.word	0x08009675
 800966c:	08009683 	.word	0x08009683
 8009670:	080096a1 	.word	0x080096a1
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009674:	4b67      	ldr	r3, [pc, #412]	@ (8009814 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009676:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009678:	4a66      	ldr	r2, [pc, #408]	@ (8009814 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800967a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800967e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8009680:	e00f      	b.n	80096a2 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8009682:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009686:	3308      	adds	r3, #8
 8009688:	2102      	movs	r1, #2
 800968a:	4618      	mov	r0, r3
 800968c:	f001 f902 	bl	800a894 <RCCEx_PLL2_Config>
 8009690:	4603      	mov	r3, r0
 8009692:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8009696:	e004      	b.n	80096a2 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8009698:	2301      	movs	r3, #1
 800969a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800969e:	e000      	b.n	80096a2 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 80096a0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80096a2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80096a6:	2b00      	cmp	r3, #0
 80096a8:	d10a      	bne.n	80096c0 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 80096aa:	4b5a      	ldr	r3, [pc, #360]	@ (8009814 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80096ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80096ae:	f023 0103 	bic.w	r1, r3, #3
 80096b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80096b6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80096b8:	4a56      	ldr	r2, [pc, #344]	@ (8009814 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80096ba:	430b      	orrs	r3, r1
 80096bc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80096be:	e003      	b.n	80096c8 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80096c0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80096c4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80096c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80096cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096d0:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 80096d4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80096d8:	2300      	movs	r3, #0
 80096da:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80096de:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 80096e2:	460b      	mov	r3, r1
 80096e4:	4313      	orrs	r3, r2
 80096e6:	f000 809f 	beq.w	8009828 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80096ea:	4b4b      	ldr	r3, [pc, #300]	@ (8009818 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80096ec:	681b      	ldr	r3, [r3, #0]
 80096ee:	4a4a      	ldr	r2, [pc, #296]	@ (8009818 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80096f0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80096f4:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80096f6:	f7fb ff85 	bl	8005604 <HAL_GetTick>
 80096fa:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80096fe:	e00b      	b.n	8009718 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009700:	f7fb ff80 	bl	8005604 <HAL_GetTick>
 8009704:	4602      	mov	r2, r0
 8009706:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800970a:	1ad3      	subs	r3, r2, r3
 800970c:	2b64      	cmp	r3, #100	@ 0x64
 800970e:	d903      	bls.n	8009718 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8009710:	2303      	movs	r3, #3
 8009712:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009716:	e005      	b.n	8009724 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009718:	4b3f      	ldr	r3, [pc, #252]	@ (8009818 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800971a:	681b      	ldr	r3, [r3, #0]
 800971c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009720:	2b00      	cmp	r3, #0
 8009722:	d0ed      	beq.n	8009700 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8009724:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009728:	2b00      	cmp	r3, #0
 800972a:	d179      	bne.n	8009820 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800972c:	4b39      	ldr	r3, [pc, #228]	@ (8009814 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800972e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8009730:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009734:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8009738:	4053      	eors	r3, r2
 800973a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800973e:	2b00      	cmp	r3, #0
 8009740:	d015      	beq.n	800976e <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8009742:	4b34      	ldr	r3, [pc, #208]	@ (8009814 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009744:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009746:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800974a:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800974e:	4b31      	ldr	r3, [pc, #196]	@ (8009814 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009750:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009752:	4a30      	ldr	r2, [pc, #192]	@ (8009814 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009754:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009758:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800975a:	4b2e      	ldr	r3, [pc, #184]	@ (8009814 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800975c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800975e:	4a2d      	ldr	r2, [pc, #180]	@ (8009814 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009760:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009764:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8009766:	4a2b      	ldr	r2, [pc, #172]	@ (8009814 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009768:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800976c:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800976e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009772:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8009776:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800977a:	d118      	bne.n	80097ae <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800977c:	f7fb ff42 	bl	8005604 <HAL_GetTick>
 8009780:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8009784:	e00d      	b.n	80097a2 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009786:	f7fb ff3d 	bl	8005604 <HAL_GetTick>
 800978a:	4602      	mov	r2, r0
 800978c:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8009790:	1ad2      	subs	r2, r2, r3
 8009792:	f241 3388 	movw	r3, #5000	@ 0x1388
 8009796:	429a      	cmp	r2, r3
 8009798:	d903      	bls.n	80097a2 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 800979a:	2303      	movs	r3, #3
 800979c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 80097a0:	e005      	b.n	80097ae <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80097a2:	4b1c      	ldr	r3, [pc, #112]	@ (8009814 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80097a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80097a6:	f003 0302 	and.w	r3, r3, #2
 80097aa:	2b00      	cmp	r3, #0
 80097ac:	d0eb      	beq.n	8009786 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 80097ae:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80097b2:	2b00      	cmp	r3, #0
 80097b4:	d129      	bne.n	800980a <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80097b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80097ba:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80097be:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80097c2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80097c6:	d10e      	bne.n	80097e6 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 80097c8:	4b12      	ldr	r3, [pc, #72]	@ (8009814 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80097ca:	691b      	ldr	r3, [r3, #16]
 80097cc:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 80097d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80097d4:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80097d8:	091a      	lsrs	r2, r3, #4
 80097da:	4b10      	ldr	r3, [pc, #64]	@ (800981c <HAL_RCCEx_PeriphCLKConfig+0x918>)
 80097dc:	4013      	ands	r3, r2
 80097de:	4a0d      	ldr	r2, [pc, #52]	@ (8009814 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80097e0:	430b      	orrs	r3, r1
 80097e2:	6113      	str	r3, [r2, #16]
 80097e4:	e005      	b.n	80097f2 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 80097e6:	4b0b      	ldr	r3, [pc, #44]	@ (8009814 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80097e8:	691b      	ldr	r3, [r3, #16]
 80097ea:	4a0a      	ldr	r2, [pc, #40]	@ (8009814 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80097ec:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80097f0:	6113      	str	r3, [r2, #16]
 80097f2:	4b08      	ldr	r3, [pc, #32]	@ (8009814 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80097f4:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 80097f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80097fa:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80097fe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009802:	4a04      	ldr	r2, [pc, #16]	@ (8009814 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8009804:	430b      	orrs	r3, r1
 8009806:	6713      	str	r3, [r2, #112]	@ 0x70
 8009808:	e00e      	b.n	8009828 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800980a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800980e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8009812:	e009      	b.n	8009828 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8009814:	58024400 	.word	0x58024400
 8009818:	58024800 	.word	0x58024800
 800981c:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009820:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009824:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8009828:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800982c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009830:	f002 0301 	and.w	r3, r2, #1
 8009834:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009838:	2300      	movs	r3, #0
 800983a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800983e:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8009842:	460b      	mov	r3, r1
 8009844:	4313      	orrs	r3, r2
 8009846:	f000 8089 	beq.w	800995c <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800984a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800984e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8009850:	2b28      	cmp	r3, #40	@ 0x28
 8009852:	d86b      	bhi.n	800992c <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8009854:	a201      	add	r2, pc, #4	@ (adr r2, 800985c <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8009856:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800985a:	bf00      	nop
 800985c:	08009935 	.word	0x08009935
 8009860:	0800992d 	.word	0x0800992d
 8009864:	0800992d 	.word	0x0800992d
 8009868:	0800992d 	.word	0x0800992d
 800986c:	0800992d 	.word	0x0800992d
 8009870:	0800992d 	.word	0x0800992d
 8009874:	0800992d 	.word	0x0800992d
 8009878:	0800992d 	.word	0x0800992d
 800987c:	08009901 	.word	0x08009901
 8009880:	0800992d 	.word	0x0800992d
 8009884:	0800992d 	.word	0x0800992d
 8009888:	0800992d 	.word	0x0800992d
 800988c:	0800992d 	.word	0x0800992d
 8009890:	0800992d 	.word	0x0800992d
 8009894:	0800992d 	.word	0x0800992d
 8009898:	0800992d 	.word	0x0800992d
 800989c:	08009917 	.word	0x08009917
 80098a0:	0800992d 	.word	0x0800992d
 80098a4:	0800992d 	.word	0x0800992d
 80098a8:	0800992d 	.word	0x0800992d
 80098ac:	0800992d 	.word	0x0800992d
 80098b0:	0800992d 	.word	0x0800992d
 80098b4:	0800992d 	.word	0x0800992d
 80098b8:	0800992d 	.word	0x0800992d
 80098bc:	08009935 	.word	0x08009935
 80098c0:	0800992d 	.word	0x0800992d
 80098c4:	0800992d 	.word	0x0800992d
 80098c8:	0800992d 	.word	0x0800992d
 80098cc:	0800992d 	.word	0x0800992d
 80098d0:	0800992d 	.word	0x0800992d
 80098d4:	0800992d 	.word	0x0800992d
 80098d8:	0800992d 	.word	0x0800992d
 80098dc:	08009935 	.word	0x08009935
 80098e0:	0800992d 	.word	0x0800992d
 80098e4:	0800992d 	.word	0x0800992d
 80098e8:	0800992d 	.word	0x0800992d
 80098ec:	0800992d 	.word	0x0800992d
 80098f0:	0800992d 	.word	0x0800992d
 80098f4:	0800992d 	.word	0x0800992d
 80098f8:	0800992d 	.word	0x0800992d
 80098fc:	08009935 	.word	0x08009935
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8009900:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009904:	3308      	adds	r3, #8
 8009906:	2101      	movs	r1, #1
 8009908:	4618      	mov	r0, r3
 800990a:	f000 ffc3 	bl	800a894 <RCCEx_PLL2_Config>
 800990e:	4603      	mov	r3, r0
 8009910:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8009914:	e00f      	b.n	8009936 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8009916:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800991a:	3328      	adds	r3, #40	@ 0x28
 800991c:	2101      	movs	r1, #1
 800991e:	4618      	mov	r0, r3
 8009920:	f001 f86a 	bl	800a9f8 <RCCEx_PLL3_Config>
 8009924:	4603      	mov	r3, r0
 8009926:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 800992a:	e004      	b.n	8009936 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800992c:	2301      	movs	r3, #1
 800992e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009932:	e000      	b.n	8009936 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8009934:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009936:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800993a:	2b00      	cmp	r3, #0
 800993c:	d10a      	bne.n	8009954 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800993e:	4bbf      	ldr	r3, [pc, #764]	@ (8009c3c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8009940:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009942:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8009946:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800994a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800994c:	4abb      	ldr	r2, [pc, #748]	@ (8009c3c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800994e:	430b      	orrs	r3, r1
 8009950:	6553      	str	r3, [r2, #84]	@ 0x54
 8009952:	e003      	b.n	800995c <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009954:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009958:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 800995c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009960:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009964:	f002 0302 	and.w	r3, r2, #2
 8009968:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800996c:	2300      	movs	r3, #0
 800996e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8009972:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8009976:	460b      	mov	r3, r1
 8009978:	4313      	orrs	r3, r2
 800997a:	d041      	beq.n	8009a00 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 800997c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009980:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009982:	2b05      	cmp	r3, #5
 8009984:	d824      	bhi.n	80099d0 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8009986:	a201      	add	r2, pc, #4	@ (adr r2, 800998c <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8009988:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800998c:	080099d9 	.word	0x080099d9
 8009990:	080099a5 	.word	0x080099a5
 8009994:	080099bb 	.word	0x080099bb
 8009998:	080099d9 	.word	0x080099d9
 800999c:	080099d9 	.word	0x080099d9
 80099a0:	080099d9 	.word	0x080099d9
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80099a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80099a8:	3308      	adds	r3, #8
 80099aa:	2101      	movs	r1, #1
 80099ac:	4618      	mov	r0, r3
 80099ae:	f000 ff71 	bl	800a894 <RCCEx_PLL2_Config>
 80099b2:	4603      	mov	r3, r0
 80099b4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80099b8:	e00f      	b.n	80099da <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80099ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80099be:	3328      	adds	r3, #40	@ 0x28
 80099c0:	2101      	movs	r1, #1
 80099c2:	4618      	mov	r0, r3
 80099c4:	f001 f818 	bl	800a9f8 <RCCEx_PLL3_Config>
 80099c8:	4603      	mov	r3, r0
 80099ca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 80099ce:	e004      	b.n	80099da <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80099d0:	2301      	movs	r3, #1
 80099d2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80099d6:	e000      	b.n	80099da <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 80099d8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80099da:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80099de:	2b00      	cmp	r3, #0
 80099e0:	d10a      	bne.n	80099f8 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 80099e2:	4b96      	ldr	r3, [pc, #600]	@ (8009c3c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80099e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80099e6:	f023 0107 	bic.w	r1, r3, #7
 80099ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80099ee:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80099f0:	4a92      	ldr	r2, [pc, #584]	@ (8009c3c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80099f2:	430b      	orrs	r3, r1
 80099f4:	6553      	str	r3, [r2, #84]	@ 0x54
 80099f6:	e003      	b.n	8009a00 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80099f8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80099fc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8009a00:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009a04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a08:	f002 0304 	and.w	r3, r2, #4
 8009a0c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009a10:	2300      	movs	r3, #0
 8009a12:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009a16:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8009a1a:	460b      	mov	r3, r1
 8009a1c:	4313      	orrs	r3, r2
 8009a1e:	d044      	beq.n	8009aaa <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8009a20:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009a24:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009a28:	2b05      	cmp	r3, #5
 8009a2a:	d825      	bhi.n	8009a78 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8009a2c:	a201      	add	r2, pc, #4	@ (adr r2, 8009a34 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8009a2e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009a32:	bf00      	nop
 8009a34:	08009a81 	.word	0x08009a81
 8009a38:	08009a4d 	.word	0x08009a4d
 8009a3c:	08009a63 	.word	0x08009a63
 8009a40:	08009a81 	.word	0x08009a81
 8009a44:	08009a81 	.word	0x08009a81
 8009a48:	08009a81 	.word	0x08009a81
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8009a4c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009a50:	3308      	adds	r3, #8
 8009a52:	2101      	movs	r1, #1
 8009a54:	4618      	mov	r0, r3
 8009a56:	f000 ff1d 	bl	800a894 <RCCEx_PLL2_Config>
 8009a5a:	4603      	mov	r3, r0
 8009a5c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8009a60:	e00f      	b.n	8009a82 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8009a62:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009a66:	3328      	adds	r3, #40	@ 0x28
 8009a68:	2101      	movs	r1, #1
 8009a6a:	4618      	mov	r0, r3
 8009a6c:	f000 ffc4 	bl	800a9f8 <RCCEx_PLL3_Config>
 8009a70:	4603      	mov	r3, r0
 8009a72:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8009a76:	e004      	b.n	8009a82 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009a78:	2301      	movs	r3, #1
 8009a7a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009a7e:	e000      	b.n	8009a82 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8009a80:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009a82:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009a86:	2b00      	cmp	r3, #0
 8009a88:	d10b      	bne.n	8009aa2 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8009a8a:	4b6c      	ldr	r3, [pc, #432]	@ (8009c3c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8009a8c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009a8e:	f023 0107 	bic.w	r1, r3, #7
 8009a92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009a96:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009a9a:	4a68      	ldr	r2, [pc, #416]	@ (8009c3c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8009a9c:	430b      	orrs	r3, r1
 8009a9e:	6593      	str	r3, [r2, #88]	@ 0x58
 8009aa0:	e003      	b.n	8009aaa <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009aa2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009aa6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8009aaa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009aae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ab2:	f002 0320 	and.w	r3, r2, #32
 8009ab6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8009aba:	2300      	movs	r3, #0
 8009abc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8009ac0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8009ac4:	460b      	mov	r3, r1
 8009ac6:	4313      	orrs	r3, r2
 8009ac8:	d055      	beq.n	8009b76 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8009aca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009ace:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009ad2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009ad6:	d033      	beq.n	8009b40 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8009ad8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8009adc:	d82c      	bhi.n	8009b38 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8009ade:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009ae2:	d02f      	beq.n	8009b44 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8009ae4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009ae8:	d826      	bhi.n	8009b38 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8009aea:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8009aee:	d02b      	beq.n	8009b48 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8009af0:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8009af4:	d820      	bhi.n	8009b38 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8009af6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009afa:	d012      	beq.n	8009b22 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8009afc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8009b00:	d81a      	bhi.n	8009b38 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8009b02:	2b00      	cmp	r3, #0
 8009b04:	d022      	beq.n	8009b4c <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8009b06:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009b0a:	d115      	bne.n	8009b38 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009b0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009b10:	3308      	adds	r3, #8
 8009b12:	2100      	movs	r1, #0
 8009b14:	4618      	mov	r0, r3
 8009b16:	f000 febd 	bl	800a894 <RCCEx_PLL2_Config>
 8009b1a:	4603      	mov	r3, r0
 8009b1c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8009b20:	e015      	b.n	8009b4e <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8009b22:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009b26:	3328      	adds	r3, #40	@ 0x28
 8009b28:	2102      	movs	r1, #2
 8009b2a:	4618      	mov	r0, r3
 8009b2c:	f000 ff64 	bl	800a9f8 <RCCEx_PLL3_Config>
 8009b30:	4603      	mov	r3, r0
 8009b32:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8009b36:	e00a      	b.n	8009b4e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009b38:	2301      	movs	r3, #1
 8009b3a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009b3e:	e006      	b.n	8009b4e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8009b40:	bf00      	nop
 8009b42:	e004      	b.n	8009b4e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8009b44:	bf00      	nop
 8009b46:	e002      	b.n	8009b4e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8009b48:	bf00      	nop
 8009b4a:	e000      	b.n	8009b4e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8009b4c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009b4e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009b52:	2b00      	cmp	r3, #0
 8009b54:	d10b      	bne.n	8009b6e <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8009b56:	4b39      	ldr	r3, [pc, #228]	@ (8009c3c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8009b58:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009b5a:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8009b5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009b62:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009b66:	4a35      	ldr	r2, [pc, #212]	@ (8009c3c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8009b68:	430b      	orrs	r3, r1
 8009b6a:	6553      	str	r3, [r2, #84]	@ 0x54
 8009b6c:	e003      	b.n	8009b76 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009b6e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009b72:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8009b76:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009b7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b7e:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8009b82:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8009b86:	2300      	movs	r3, #0
 8009b88:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8009b8c:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8009b90:	460b      	mov	r3, r1
 8009b92:	4313      	orrs	r3, r2
 8009b94:	d058      	beq.n	8009c48 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8009b96:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009b9a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8009b9e:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8009ba2:	d033      	beq.n	8009c0c <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8009ba4:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8009ba8:	d82c      	bhi.n	8009c04 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8009baa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009bae:	d02f      	beq.n	8009c10 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8009bb0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009bb4:	d826      	bhi.n	8009c04 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8009bb6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8009bba:	d02b      	beq.n	8009c14 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8009bbc:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8009bc0:	d820      	bhi.n	8009c04 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8009bc2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009bc6:	d012      	beq.n	8009bee <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8009bc8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009bcc:	d81a      	bhi.n	8009c04 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8009bce:	2b00      	cmp	r3, #0
 8009bd0:	d022      	beq.n	8009c18 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8009bd2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009bd6:	d115      	bne.n	8009c04 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009bd8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009bdc:	3308      	adds	r3, #8
 8009bde:	2100      	movs	r1, #0
 8009be0:	4618      	mov	r0, r3
 8009be2:	f000 fe57 	bl	800a894 <RCCEx_PLL2_Config>
 8009be6:	4603      	mov	r3, r0
 8009be8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8009bec:	e015      	b.n	8009c1a <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8009bee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009bf2:	3328      	adds	r3, #40	@ 0x28
 8009bf4:	2102      	movs	r1, #2
 8009bf6:	4618      	mov	r0, r3
 8009bf8:	f000 fefe 	bl	800a9f8 <RCCEx_PLL3_Config>
 8009bfc:	4603      	mov	r3, r0
 8009bfe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8009c02:	e00a      	b.n	8009c1a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009c04:	2301      	movs	r3, #1
 8009c06:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009c0a:	e006      	b.n	8009c1a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8009c0c:	bf00      	nop
 8009c0e:	e004      	b.n	8009c1a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8009c10:	bf00      	nop
 8009c12:	e002      	b.n	8009c1a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8009c14:	bf00      	nop
 8009c16:	e000      	b.n	8009c1a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8009c18:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009c1a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009c1e:	2b00      	cmp	r3, #0
 8009c20:	d10e      	bne.n	8009c40 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8009c22:	4b06      	ldr	r3, [pc, #24]	@ (8009c3c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8009c24:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009c26:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8009c2a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009c2e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8009c32:	4a02      	ldr	r2, [pc, #8]	@ (8009c3c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8009c34:	430b      	orrs	r3, r1
 8009c36:	6593      	str	r3, [r2, #88]	@ 0x58
 8009c38:	e006      	b.n	8009c48 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8009c3a:	bf00      	nop
 8009c3c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009c40:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009c44:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8009c48:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009c4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c50:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8009c54:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009c58:	2300      	movs	r3, #0
 8009c5a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8009c5e:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8009c62:	460b      	mov	r3, r1
 8009c64:	4313      	orrs	r3, r2
 8009c66:	d055      	beq.n	8009d14 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8009c68:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009c6c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8009c70:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8009c74:	d033      	beq.n	8009cde <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8009c76:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8009c7a:	d82c      	bhi.n	8009cd6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8009c7c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009c80:	d02f      	beq.n	8009ce2 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8009c82:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009c86:	d826      	bhi.n	8009cd6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8009c88:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8009c8c:	d02b      	beq.n	8009ce6 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8009c8e:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8009c92:	d820      	bhi.n	8009cd6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8009c94:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009c98:	d012      	beq.n	8009cc0 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8009c9a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8009c9e:	d81a      	bhi.n	8009cd6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8009ca0:	2b00      	cmp	r3, #0
 8009ca2:	d022      	beq.n	8009cea <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8009ca4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009ca8:	d115      	bne.n	8009cd6 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009caa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009cae:	3308      	adds	r3, #8
 8009cb0:	2100      	movs	r1, #0
 8009cb2:	4618      	mov	r0, r3
 8009cb4:	f000 fdee 	bl	800a894 <RCCEx_PLL2_Config>
 8009cb8:	4603      	mov	r3, r0
 8009cba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8009cbe:	e015      	b.n	8009cec <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8009cc0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009cc4:	3328      	adds	r3, #40	@ 0x28
 8009cc6:	2102      	movs	r1, #2
 8009cc8:	4618      	mov	r0, r3
 8009cca:	f000 fe95 	bl	800a9f8 <RCCEx_PLL3_Config>
 8009cce:	4603      	mov	r3, r0
 8009cd0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8009cd4:	e00a      	b.n	8009cec <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009cd6:	2301      	movs	r3, #1
 8009cd8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009cdc:	e006      	b.n	8009cec <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8009cde:	bf00      	nop
 8009ce0:	e004      	b.n	8009cec <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8009ce2:	bf00      	nop
 8009ce4:	e002      	b.n	8009cec <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8009ce6:	bf00      	nop
 8009ce8:	e000      	b.n	8009cec <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8009cea:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009cec:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009cf0:	2b00      	cmp	r3, #0
 8009cf2:	d10b      	bne.n	8009d0c <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8009cf4:	4ba1      	ldr	r3, [pc, #644]	@ (8009f7c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009cf6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009cf8:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8009cfc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009d00:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8009d04:	4a9d      	ldr	r2, [pc, #628]	@ (8009f7c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009d06:	430b      	orrs	r3, r1
 8009d08:	6593      	str	r3, [r2, #88]	@ 0x58
 8009d0a:	e003      	b.n	8009d14 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009d0c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009d10:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8009d14:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009d18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d1c:	f002 0308 	and.w	r3, r2, #8
 8009d20:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8009d24:	2300      	movs	r3, #0
 8009d26:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8009d2a:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8009d2e:	460b      	mov	r3, r1
 8009d30:	4313      	orrs	r3, r2
 8009d32:	d01e      	beq.n	8009d72 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8009d34:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009d38:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009d3c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009d40:	d10c      	bne.n	8009d5c <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8009d42:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009d46:	3328      	adds	r3, #40	@ 0x28
 8009d48:	2102      	movs	r1, #2
 8009d4a:	4618      	mov	r0, r3
 8009d4c:	f000 fe54 	bl	800a9f8 <RCCEx_PLL3_Config>
 8009d50:	4603      	mov	r3, r0
 8009d52:	2b00      	cmp	r3, #0
 8009d54:	d002      	beq.n	8009d5c <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8009d56:	2301      	movs	r3, #1
 8009d58:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8009d5c:	4b87      	ldr	r3, [pc, #540]	@ (8009f7c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009d5e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009d60:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8009d64:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009d68:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8009d6c:	4a83      	ldr	r2, [pc, #524]	@ (8009f7c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009d6e:	430b      	orrs	r3, r1
 8009d70:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8009d72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009d76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009d7a:	f002 0310 	and.w	r3, r2, #16
 8009d7e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8009d82:	2300      	movs	r3, #0
 8009d84:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8009d88:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8009d8c:	460b      	mov	r3, r1
 8009d8e:	4313      	orrs	r3, r2
 8009d90:	d01e      	beq.n	8009dd0 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8009d92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009d96:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8009d9a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009d9e:	d10c      	bne.n	8009dba <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8009da0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009da4:	3328      	adds	r3, #40	@ 0x28
 8009da6:	2102      	movs	r1, #2
 8009da8:	4618      	mov	r0, r3
 8009daa:	f000 fe25 	bl	800a9f8 <RCCEx_PLL3_Config>
 8009dae:	4603      	mov	r3, r0
 8009db0:	2b00      	cmp	r3, #0
 8009db2:	d002      	beq.n	8009dba <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8009db4:	2301      	movs	r3, #1
 8009db6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8009dba:	4b70      	ldr	r3, [pc, #448]	@ (8009f7c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009dbc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009dbe:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8009dc2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009dc6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8009dca:	4a6c      	ldr	r2, [pc, #432]	@ (8009f7c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009dcc:	430b      	orrs	r3, r1
 8009dce:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8009dd0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009dd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009dd8:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8009ddc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009de0:	2300      	movs	r3, #0
 8009de2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009de6:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8009dea:	460b      	mov	r3, r1
 8009dec:	4313      	orrs	r3, r2
 8009dee:	d03e      	beq.n	8009e6e <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8009df0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009df4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8009df8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009dfc:	d022      	beq.n	8009e44 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8009dfe:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009e02:	d81b      	bhi.n	8009e3c <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8009e04:	2b00      	cmp	r3, #0
 8009e06:	d003      	beq.n	8009e10 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8009e08:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009e0c:	d00b      	beq.n	8009e26 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8009e0e:	e015      	b.n	8009e3c <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8009e10:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009e14:	3308      	adds	r3, #8
 8009e16:	2100      	movs	r1, #0
 8009e18:	4618      	mov	r0, r3
 8009e1a:	f000 fd3b 	bl	800a894 <RCCEx_PLL2_Config>
 8009e1e:	4603      	mov	r3, r0
 8009e20:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8009e24:	e00f      	b.n	8009e46 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8009e26:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009e2a:	3328      	adds	r3, #40	@ 0x28
 8009e2c:	2102      	movs	r1, #2
 8009e2e:	4618      	mov	r0, r3
 8009e30:	f000 fde2 	bl	800a9f8 <RCCEx_PLL3_Config>
 8009e34:	4603      	mov	r3, r0
 8009e36:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8009e3a:	e004      	b.n	8009e46 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009e3c:	2301      	movs	r3, #1
 8009e3e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009e42:	e000      	b.n	8009e46 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8009e44:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009e46:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009e4a:	2b00      	cmp	r3, #0
 8009e4c:	d10b      	bne.n	8009e66 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8009e4e:	4b4b      	ldr	r3, [pc, #300]	@ (8009f7c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009e50:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009e52:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8009e56:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009e5a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8009e5e:	4a47      	ldr	r2, [pc, #284]	@ (8009f7c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009e60:	430b      	orrs	r3, r1
 8009e62:	6593      	str	r3, [r2, #88]	@ 0x58
 8009e64:	e003      	b.n	8009e6e <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009e66:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009e6a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8009e6e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009e72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e76:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8009e7a:	67bb      	str	r3, [r7, #120]	@ 0x78
 8009e7c:	2300      	movs	r3, #0
 8009e7e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8009e80:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8009e84:	460b      	mov	r3, r1
 8009e86:	4313      	orrs	r3, r2
 8009e88:	d03b      	beq.n	8009f02 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8009e8a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009e8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009e92:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8009e96:	d01f      	beq.n	8009ed8 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8009e98:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8009e9c:	d818      	bhi.n	8009ed0 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8009e9e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009ea2:	d003      	beq.n	8009eac <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8009ea4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009ea8:	d007      	beq.n	8009eba <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8009eaa:	e011      	b.n	8009ed0 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009eac:	4b33      	ldr	r3, [pc, #204]	@ (8009f7c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009eae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009eb0:	4a32      	ldr	r2, [pc, #200]	@ (8009f7c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009eb2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009eb6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8009eb8:	e00f      	b.n	8009eda <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8009eba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009ebe:	3328      	adds	r3, #40	@ 0x28
 8009ec0:	2101      	movs	r1, #1
 8009ec2:	4618      	mov	r0, r3
 8009ec4:	f000 fd98 	bl	800a9f8 <RCCEx_PLL3_Config>
 8009ec8:	4603      	mov	r3, r0
 8009eca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8009ece:	e004      	b.n	8009eda <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8009ed0:	2301      	movs	r3, #1
 8009ed2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009ed6:	e000      	b.n	8009eda <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8009ed8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009eda:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009ede:	2b00      	cmp	r3, #0
 8009ee0:	d10b      	bne.n	8009efa <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8009ee2:	4b26      	ldr	r3, [pc, #152]	@ (8009f7c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009ee4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009ee6:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8009eea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009eee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009ef2:	4a22      	ldr	r2, [pc, #136]	@ (8009f7c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009ef4:	430b      	orrs	r3, r1
 8009ef6:	6553      	str	r3, [r2, #84]	@ 0x54
 8009ef8:	e003      	b.n	8009f02 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009efa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009efe:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8009f02:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009f06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f0a:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8009f0e:	673b      	str	r3, [r7, #112]	@ 0x70
 8009f10:	2300      	movs	r3, #0
 8009f12:	677b      	str	r3, [r7, #116]	@ 0x74
 8009f14:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8009f18:	460b      	mov	r3, r1
 8009f1a:	4313      	orrs	r3, r2
 8009f1c:	d034      	beq.n	8009f88 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8009f1e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009f22:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009f24:	2b00      	cmp	r3, #0
 8009f26:	d003      	beq.n	8009f30 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8009f28:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009f2c:	d007      	beq.n	8009f3e <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8009f2e:	e011      	b.n	8009f54 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8009f30:	4b12      	ldr	r3, [pc, #72]	@ (8009f7c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009f32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009f34:	4a11      	ldr	r2, [pc, #68]	@ (8009f7c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009f36:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8009f3a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8009f3c:	e00e      	b.n	8009f5c <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8009f3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009f42:	3308      	adds	r3, #8
 8009f44:	2102      	movs	r1, #2
 8009f46:	4618      	mov	r0, r3
 8009f48:	f000 fca4 	bl	800a894 <RCCEx_PLL2_Config>
 8009f4c:	4603      	mov	r3, r0
 8009f4e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8009f52:	e003      	b.n	8009f5c <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8009f54:	2301      	movs	r3, #1
 8009f56:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8009f5a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8009f5c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009f60:	2b00      	cmp	r3, #0
 8009f62:	d10d      	bne.n	8009f80 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8009f64:	4b05      	ldr	r3, [pc, #20]	@ (8009f7c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009f66:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009f68:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8009f6c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009f70:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009f72:	4a02      	ldr	r2, [pc, #8]	@ (8009f7c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8009f74:	430b      	orrs	r3, r1
 8009f76:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8009f78:	e006      	b.n	8009f88 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8009f7a:	bf00      	nop
 8009f7c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009f80:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8009f84:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8009f88:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009f8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f90:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8009f94:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009f96:	2300      	movs	r3, #0
 8009f98:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8009f9a:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8009f9e:	460b      	mov	r3, r1
 8009fa0:	4313      	orrs	r3, r2
 8009fa2:	d00c      	beq.n	8009fbe <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8009fa4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009fa8:	3328      	adds	r3, #40	@ 0x28
 8009faa:	2102      	movs	r1, #2
 8009fac:	4618      	mov	r0, r3
 8009fae:	f000 fd23 	bl	800a9f8 <RCCEx_PLL3_Config>
 8009fb2:	4603      	mov	r3, r0
 8009fb4:	2b00      	cmp	r3, #0
 8009fb6:	d002      	beq.n	8009fbe <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8009fb8:	2301      	movs	r3, #1
 8009fba:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8009fbe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009fc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009fc6:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8009fca:	663b      	str	r3, [r7, #96]	@ 0x60
 8009fcc:	2300      	movs	r3, #0
 8009fce:	667b      	str	r3, [r7, #100]	@ 0x64
 8009fd0:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8009fd4:	460b      	mov	r3, r1
 8009fd6:	4313      	orrs	r3, r2
 8009fd8:	d038      	beq.n	800a04c <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8009fda:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8009fde:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009fe2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009fe6:	d018      	beq.n	800a01a <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8009fe8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009fec:	d811      	bhi.n	800a012 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8009fee:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009ff2:	d014      	beq.n	800a01e <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8009ff4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009ff8:	d80b      	bhi.n	800a012 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8009ffa:	2b00      	cmp	r3, #0
 8009ffc:	d011      	beq.n	800a022 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8009ffe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a002:	d106      	bne.n	800a012 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800a004:	4bc3      	ldr	r3, [pc, #780]	@ (800a314 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a006:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a008:	4ac2      	ldr	r2, [pc, #776]	@ (800a314 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a00a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800a00e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 800a010:	e008      	b.n	800a024 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800a012:	2301      	movs	r3, #1
 800a014:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800a018:	e004      	b.n	800a024 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800a01a:	bf00      	nop
 800a01c:	e002      	b.n	800a024 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800a01e:	bf00      	nop
 800a020:	e000      	b.n	800a024 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800a022:	bf00      	nop
    }

    if (ret == HAL_OK)
 800a024:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a028:	2b00      	cmp	r3, #0
 800a02a:	d10b      	bne.n	800a044 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800a02c:	4bb9      	ldr	r3, [pc, #740]	@ (800a314 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a02e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a030:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800a034:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a038:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800a03c:	4ab5      	ldr	r2, [pc, #724]	@ (800a314 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a03e:	430b      	orrs	r3, r1
 800a040:	6553      	str	r3, [r2, #84]	@ 0x54
 800a042:	e003      	b.n	800a04c <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a044:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a048:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800a04c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a050:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a054:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 800a058:	65bb      	str	r3, [r7, #88]	@ 0x58
 800a05a:	2300      	movs	r3, #0
 800a05c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a05e:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 800a062:	460b      	mov	r3, r1
 800a064:	4313      	orrs	r3, r2
 800a066:	d009      	beq.n	800a07c <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800a068:	4baa      	ldr	r3, [pc, #680]	@ (800a314 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a06a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a06c:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800a070:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a074:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800a076:	4aa7      	ldr	r2, [pc, #668]	@ (800a314 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a078:	430b      	orrs	r3, r1
 800a07a:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 800a07c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a080:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a084:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 800a088:	653b      	str	r3, [r7, #80]	@ 0x50
 800a08a:	2300      	movs	r3, #0
 800a08c:	657b      	str	r3, [r7, #84]	@ 0x54
 800a08e:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800a092:	460b      	mov	r3, r1
 800a094:	4313      	orrs	r3, r2
 800a096:	d00a      	beq.n	800a0ae <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 800a098:	4b9e      	ldr	r3, [pc, #632]	@ (800a314 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a09a:	691b      	ldr	r3, [r3, #16]
 800a09c:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 800a0a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a0a4:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800a0a8:	4a9a      	ldr	r2, [pc, #616]	@ (800a314 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a0aa:	430b      	orrs	r3, r1
 800a0ac:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800a0ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a0b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a0b6:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800a0ba:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a0bc:	2300      	movs	r3, #0
 800a0be:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a0c0:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 800a0c4:	460b      	mov	r3, r1
 800a0c6:	4313      	orrs	r3, r2
 800a0c8:	d009      	beq.n	800a0de <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800a0ca:	4b92      	ldr	r3, [pc, #584]	@ (800a314 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a0cc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a0ce:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 800a0d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a0d6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a0d8:	4a8e      	ldr	r2, [pc, #568]	@ (800a314 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a0da:	430b      	orrs	r3, r1
 800a0dc:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800a0de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a0e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a0e6:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800a0ea:	643b      	str	r3, [r7, #64]	@ 0x40
 800a0ec:	2300      	movs	r3, #0
 800a0ee:	647b      	str	r3, [r7, #68]	@ 0x44
 800a0f0:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 800a0f4:	460b      	mov	r3, r1
 800a0f6:	4313      	orrs	r3, r2
 800a0f8:	d00e      	beq.n	800a118 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800a0fa:	4b86      	ldr	r3, [pc, #536]	@ (800a314 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a0fc:	691b      	ldr	r3, [r3, #16]
 800a0fe:	4a85      	ldr	r2, [pc, #532]	@ (800a314 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a100:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800a104:	6113      	str	r3, [r2, #16]
 800a106:	4b83      	ldr	r3, [pc, #524]	@ (800a314 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a108:	6919      	ldr	r1, [r3, #16]
 800a10a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a10e:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800a112:	4a80      	ldr	r2, [pc, #512]	@ (800a314 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a114:	430b      	orrs	r3, r1
 800a116:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 800a118:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a11c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a120:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 800a124:	63bb      	str	r3, [r7, #56]	@ 0x38
 800a126:	2300      	movs	r3, #0
 800a128:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a12a:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800a12e:	460b      	mov	r3, r1
 800a130:	4313      	orrs	r3, r2
 800a132:	d009      	beq.n	800a148 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 800a134:	4b77      	ldr	r3, [pc, #476]	@ (800a314 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a136:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a138:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800a13c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a140:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a142:	4a74      	ldr	r2, [pc, #464]	@ (800a314 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a144:	430b      	orrs	r3, r1
 800a146:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800a148:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a14c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a150:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 800a154:	633b      	str	r3, [r7, #48]	@ 0x30
 800a156:	2300      	movs	r3, #0
 800a158:	637b      	str	r3, [r7, #52]	@ 0x34
 800a15a:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800a15e:	460b      	mov	r3, r1
 800a160:	4313      	orrs	r3, r2
 800a162:	d00a      	beq.n	800a17a <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 800a164:	4b6b      	ldr	r3, [pc, #428]	@ (800a314 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a166:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a168:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 800a16c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a170:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a174:	4a67      	ldr	r2, [pc, #412]	@ (800a314 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800a176:	430b      	orrs	r3, r1
 800a178:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800a17a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a17e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a182:	2100      	movs	r1, #0
 800a184:	62b9      	str	r1, [r7, #40]	@ 0x28
 800a186:	f003 0301 	and.w	r3, r3, #1
 800a18a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a18c:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 800a190:	460b      	mov	r3, r1
 800a192:	4313      	orrs	r3, r2
 800a194:	d011      	beq.n	800a1ba <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800a196:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a19a:	3308      	adds	r3, #8
 800a19c:	2100      	movs	r1, #0
 800a19e:	4618      	mov	r0, r3
 800a1a0:	f000 fb78 	bl	800a894 <RCCEx_PLL2_Config>
 800a1a4:	4603      	mov	r3, r0
 800a1a6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800a1aa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a1ae:	2b00      	cmp	r3, #0
 800a1b0:	d003      	beq.n	800a1ba <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a1b2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a1b6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800a1ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a1be:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1c2:	2100      	movs	r1, #0
 800a1c4:	6239      	str	r1, [r7, #32]
 800a1c6:	f003 0302 	and.w	r3, r3, #2
 800a1ca:	627b      	str	r3, [r7, #36]	@ 0x24
 800a1cc:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 800a1d0:	460b      	mov	r3, r1
 800a1d2:	4313      	orrs	r3, r2
 800a1d4:	d011      	beq.n	800a1fa <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800a1d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a1da:	3308      	adds	r3, #8
 800a1dc:	2101      	movs	r1, #1
 800a1de:	4618      	mov	r0, r3
 800a1e0:	f000 fb58 	bl	800a894 <RCCEx_PLL2_Config>
 800a1e4:	4603      	mov	r3, r0
 800a1e6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800a1ea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a1ee:	2b00      	cmp	r3, #0
 800a1f0:	d003      	beq.n	800a1fa <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a1f2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a1f6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800a1fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a1fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a202:	2100      	movs	r1, #0
 800a204:	61b9      	str	r1, [r7, #24]
 800a206:	f003 0304 	and.w	r3, r3, #4
 800a20a:	61fb      	str	r3, [r7, #28]
 800a20c:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 800a210:	460b      	mov	r3, r1
 800a212:	4313      	orrs	r3, r2
 800a214:	d011      	beq.n	800a23a <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800a216:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a21a:	3308      	adds	r3, #8
 800a21c:	2102      	movs	r1, #2
 800a21e:	4618      	mov	r0, r3
 800a220:	f000 fb38 	bl	800a894 <RCCEx_PLL2_Config>
 800a224:	4603      	mov	r3, r0
 800a226:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800a22a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a22e:	2b00      	cmp	r3, #0
 800a230:	d003      	beq.n	800a23a <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a232:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a236:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800a23a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a23e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a242:	2100      	movs	r1, #0
 800a244:	6139      	str	r1, [r7, #16]
 800a246:	f003 0308 	and.w	r3, r3, #8
 800a24a:	617b      	str	r3, [r7, #20]
 800a24c:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 800a250:	460b      	mov	r3, r1
 800a252:	4313      	orrs	r3, r2
 800a254:	d011      	beq.n	800a27a <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800a256:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a25a:	3328      	adds	r3, #40	@ 0x28
 800a25c:	2100      	movs	r1, #0
 800a25e:	4618      	mov	r0, r3
 800a260:	f000 fbca 	bl	800a9f8 <RCCEx_PLL3_Config>
 800a264:	4603      	mov	r3, r0
 800a266:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 800a26a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a26e:	2b00      	cmp	r3, #0
 800a270:	d003      	beq.n	800a27a <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a272:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a276:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800a27a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a27e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a282:	2100      	movs	r1, #0
 800a284:	60b9      	str	r1, [r7, #8]
 800a286:	f003 0310 	and.w	r3, r3, #16
 800a28a:	60fb      	str	r3, [r7, #12]
 800a28c:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 800a290:	460b      	mov	r3, r1
 800a292:	4313      	orrs	r3, r2
 800a294:	d011      	beq.n	800a2ba <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800a296:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a29a:	3328      	adds	r3, #40	@ 0x28
 800a29c:	2101      	movs	r1, #1
 800a29e:	4618      	mov	r0, r3
 800a2a0:	f000 fbaa 	bl	800a9f8 <RCCEx_PLL3_Config>
 800a2a4:	4603      	mov	r3, r0
 800a2a6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800a2aa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a2ae:	2b00      	cmp	r3, #0
 800a2b0:	d003      	beq.n	800a2ba <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a2b2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a2b6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800a2ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a2be:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2c2:	2100      	movs	r1, #0
 800a2c4:	6039      	str	r1, [r7, #0]
 800a2c6:	f003 0320 	and.w	r3, r3, #32
 800a2ca:	607b      	str	r3, [r7, #4]
 800a2cc:	e9d7 1200 	ldrd	r1, r2, [r7]
 800a2d0:	460b      	mov	r3, r1
 800a2d2:	4313      	orrs	r3, r2
 800a2d4:	d011      	beq.n	800a2fa <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800a2d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800a2da:	3328      	adds	r3, #40	@ 0x28
 800a2dc:	2102      	movs	r1, #2
 800a2de:	4618      	mov	r0, r3
 800a2e0:	f000 fb8a 	bl	800a9f8 <RCCEx_PLL3_Config>
 800a2e4:	4603      	mov	r3, r0
 800a2e6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800a2ea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a2ee:	2b00      	cmp	r3, #0
 800a2f0:	d003      	beq.n	800a2fa <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 800a2f2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800a2f6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 800a2fa:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 800a2fe:	2b00      	cmp	r3, #0
 800a300:	d101      	bne.n	800a306 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 800a302:	2300      	movs	r3, #0
 800a304:	e000      	b.n	800a308 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 800a306:	2301      	movs	r3, #1
}
 800a308:	4618      	mov	r0, r3
 800a30a:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 800a30e:	46bd      	mov	sp, r7
 800a310:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800a314:	58024400 	.word	0x58024400

0800a318 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 800a318:	b580      	push	{r7, lr}
 800a31a:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800a31c:	f7fe fd96 	bl	8008e4c <HAL_RCC_GetHCLKFreq>
 800a320:	4602      	mov	r2, r0
 800a322:	4b06      	ldr	r3, [pc, #24]	@ (800a33c <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 800a324:	6a1b      	ldr	r3, [r3, #32]
 800a326:	091b      	lsrs	r3, r3, #4
 800a328:	f003 0307 	and.w	r3, r3, #7
 800a32c:	4904      	ldr	r1, [pc, #16]	@ (800a340 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800a32e:	5ccb      	ldrb	r3, [r1, r3]
 800a330:	f003 031f 	and.w	r3, r3, #31
 800a334:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 800a338:	4618      	mov	r0, r3
 800a33a:	bd80      	pop	{r7, pc}
 800a33c:	58024400 	.word	0x58024400
 800a340:	080255bc 	.word	0x080255bc

0800a344 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 800a344:	b480      	push	{r7}
 800a346:	b089      	sub	sp, #36	@ 0x24
 800a348:	af00      	add	r7, sp, #0
 800a34a:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800a34c:	4ba1      	ldr	r3, [pc, #644]	@ (800a5d4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a34e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a350:	f003 0303 	and.w	r3, r3, #3
 800a354:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 800a356:	4b9f      	ldr	r3, [pc, #636]	@ (800a5d4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a358:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a35a:	0b1b      	lsrs	r3, r3, #12
 800a35c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800a360:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800a362:	4b9c      	ldr	r3, [pc, #624]	@ (800a5d4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a364:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a366:	091b      	lsrs	r3, r3, #4
 800a368:	f003 0301 	and.w	r3, r3, #1
 800a36c:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800a36e:	4b99      	ldr	r3, [pc, #612]	@ (800a5d4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a370:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a372:	08db      	lsrs	r3, r3, #3
 800a374:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800a378:	693a      	ldr	r2, [r7, #16]
 800a37a:	fb02 f303 	mul.w	r3, r2, r3
 800a37e:	ee07 3a90 	vmov	s15, r3
 800a382:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a386:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800a38a:	697b      	ldr	r3, [r7, #20]
 800a38c:	2b00      	cmp	r3, #0
 800a38e:	f000 8111 	beq.w	800a5b4 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800a392:	69bb      	ldr	r3, [r7, #24]
 800a394:	2b02      	cmp	r3, #2
 800a396:	f000 8083 	beq.w	800a4a0 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800a39a:	69bb      	ldr	r3, [r7, #24]
 800a39c:	2b02      	cmp	r3, #2
 800a39e:	f200 80a1 	bhi.w	800a4e4 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800a3a2:	69bb      	ldr	r3, [r7, #24]
 800a3a4:	2b00      	cmp	r3, #0
 800a3a6:	d003      	beq.n	800a3b0 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 800a3a8:	69bb      	ldr	r3, [r7, #24]
 800a3aa:	2b01      	cmp	r3, #1
 800a3ac:	d056      	beq.n	800a45c <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800a3ae:	e099      	b.n	800a4e4 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a3b0:	4b88      	ldr	r3, [pc, #544]	@ (800a5d4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a3b2:	681b      	ldr	r3, [r3, #0]
 800a3b4:	f003 0320 	and.w	r3, r3, #32
 800a3b8:	2b00      	cmp	r3, #0
 800a3ba:	d02d      	beq.n	800a418 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a3bc:	4b85      	ldr	r3, [pc, #532]	@ (800a5d4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a3be:	681b      	ldr	r3, [r3, #0]
 800a3c0:	08db      	lsrs	r3, r3, #3
 800a3c2:	f003 0303 	and.w	r3, r3, #3
 800a3c6:	4a84      	ldr	r2, [pc, #528]	@ (800a5d8 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 800a3c8:	fa22 f303 	lsr.w	r3, r2, r3
 800a3cc:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800a3ce:	68bb      	ldr	r3, [r7, #8]
 800a3d0:	ee07 3a90 	vmov	s15, r3
 800a3d4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a3d8:	697b      	ldr	r3, [r7, #20]
 800a3da:	ee07 3a90 	vmov	s15, r3
 800a3de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a3e2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a3e6:	4b7b      	ldr	r3, [pc, #492]	@ (800a5d4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a3e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a3ea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a3ee:	ee07 3a90 	vmov	s15, r3
 800a3f2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a3f6:	ed97 6a03 	vldr	s12, [r7, #12]
 800a3fa:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800a5dc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800a3fe:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a402:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a406:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a40a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a40e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a412:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800a416:	e087      	b.n	800a528 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800a418:	697b      	ldr	r3, [r7, #20]
 800a41a:	ee07 3a90 	vmov	s15, r3
 800a41e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a422:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800a5e0 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 800a426:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a42a:	4b6a      	ldr	r3, [pc, #424]	@ (800a5d4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a42c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a42e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a432:	ee07 3a90 	vmov	s15, r3
 800a436:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a43a:	ed97 6a03 	vldr	s12, [r7, #12]
 800a43e:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800a5dc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800a442:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a446:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a44a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a44e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a452:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a456:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a45a:	e065      	b.n	800a528 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800a45c:	697b      	ldr	r3, [r7, #20]
 800a45e:	ee07 3a90 	vmov	s15, r3
 800a462:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a466:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800a5e4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800a46a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a46e:	4b59      	ldr	r3, [pc, #356]	@ (800a5d4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a470:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a472:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a476:	ee07 3a90 	vmov	s15, r3
 800a47a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a47e:	ed97 6a03 	vldr	s12, [r7, #12]
 800a482:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800a5dc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800a486:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a48a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a48e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a492:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a496:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a49a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a49e:	e043      	b.n	800a528 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800a4a0:	697b      	ldr	r3, [r7, #20]
 800a4a2:	ee07 3a90 	vmov	s15, r3
 800a4a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a4aa:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800a5e8 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800a4ae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a4b2:	4b48      	ldr	r3, [pc, #288]	@ (800a5d4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a4b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a4b6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a4ba:	ee07 3a90 	vmov	s15, r3
 800a4be:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a4c2:	ed97 6a03 	vldr	s12, [r7, #12]
 800a4c6:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800a5dc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800a4ca:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a4ce:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a4d2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a4d6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a4da:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a4de:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a4e2:	e021      	b.n	800a528 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800a4e4:	697b      	ldr	r3, [r7, #20]
 800a4e6:	ee07 3a90 	vmov	s15, r3
 800a4ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a4ee:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800a5e4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800a4f2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a4f6:	4b37      	ldr	r3, [pc, #220]	@ (800a5d4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a4f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a4fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a4fe:	ee07 3a90 	vmov	s15, r3
 800a502:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a506:	ed97 6a03 	vldr	s12, [r7, #12]
 800a50a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800a5dc <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800a50e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a512:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a516:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a51a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a51e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a522:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a526:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 800a528:	4b2a      	ldr	r3, [pc, #168]	@ (800a5d4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a52a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a52c:	0a5b      	lsrs	r3, r3, #9
 800a52e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a532:	ee07 3a90 	vmov	s15, r3
 800a536:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a53a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800a53e:	ee37 7a87 	vadd.f32	s14, s15, s14
 800a542:	edd7 6a07 	vldr	s13, [r7, #28]
 800a546:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a54a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a54e:	ee17 2a90 	vmov	r2, s15
 800a552:	687b      	ldr	r3, [r7, #4]
 800a554:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 800a556:	4b1f      	ldr	r3, [pc, #124]	@ (800a5d4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a558:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a55a:	0c1b      	lsrs	r3, r3, #16
 800a55c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a560:	ee07 3a90 	vmov	s15, r3
 800a564:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a568:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800a56c:	ee37 7a87 	vadd.f32	s14, s15, s14
 800a570:	edd7 6a07 	vldr	s13, [r7, #28]
 800a574:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a578:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a57c:	ee17 2a90 	vmov	r2, s15
 800a580:	687b      	ldr	r3, [r7, #4]
 800a582:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 800a584:	4b13      	ldr	r3, [pc, #76]	@ (800a5d4 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800a586:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a588:	0e1b      	lsrs	r3, r3, #24
 800a58a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a58e:	ee07 3a90 	vmov	s15, r3
 800a592:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a596:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800a59a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800a59e:	edd7 6a07 	vldr	s13, [r7, #28]
 800a5a2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a5a6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a5aa:	ee17 2a90 	vmov	r2, s15
 800a5ae:	687b      	ldr	r3, [r7, #4]
 800a5b0:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800a5b2:	e008      	b.n	800a5c6 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 800a5b4:	687b      	ldr	r3, [r7, #4]
 800a5b6:	2200      	movs	r2, #0
 800a5b8:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800a5ba:	687b      	ldr	r3, [r7, #4]
 800a5bc:	2200      	movs	r2, #0
 800a5be:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800a5c0:	687b      	ldr	r3, [r7, #4]
 800a5c2:	2200      	movs	r2, #0
 800a5c4:	609a      	str	r2, [r3, #8]
}
 800a5c6:	bf00      	nop
 800a5c8:	3724      	adds	r7, #36	@ 0x24
 800a5ca:	46bd      	mov	sp, r7
 800a5cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5d0:	4770      	bx	lr
 800a5d2:	bf00      	nop
 800a5d4:	58024400 	.word	0x58024400
 800a5d8:	03d09000 	.word	0x03d09000
 800a5dc:	46000000 	.word	0x46000000
 800a5e0:	4c742400 	.word	0x4c742400
 800a5e4:	4a742400 	.word	0x4a742400
 800a5e8:	4bbebc20 	.word	0x4bbebc20

0800a5ec <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800a5ec:	b480      	push	{r7}
 800a5ee:	b089      	sub	sp, #36	@ 0x24
 800a5f0:	af00      	add	r7, sp, #0
 800a5f2:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800a5f4:	4ba1      	ldr	r3, [pc, #644]	@ (800a87c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a5f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a5f8:	f003 0303 	and.w	r3, r3, #3
 800a5fc:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800a5fe:	4b9f      	ldr	r3, [pc, #636]	@ (800a87c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a600:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a602:	0d1b      	lsrs	r3, r3, #20
 800a604:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800a608:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800a60a:	4b9c      	ldr	r3, [pc, #624]	@ (800a87c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a60c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a60e:	0a1b      	lsrs	r3, r3, #8
 800a610:	f003 0301 	and.w	r3, r3, #1
 800a614:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 800a616:	4b99      	ldr	r3, [pc, #612]	@ (800a87c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a618:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a61a:	08db      	lsrs	r3, r3, #3
 800a61c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800a620:	693a      	ldr	r2, [r7, #16]
 800a622:	fb02 f303 	mul.w	r3, r2, r3
 800a626:	ee07 3a90 	vmov	s15, r3
 800a62a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a62e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 800a632:	697b      	ldr	r3, [r7, #20]
 800a634:	2b00      	cmp	r3, #0
 800a636:	f000 8111 	beq.w	800a85c <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800a63a:	69bb      	ldr	r3, [r7, #24]
 800a63c:	2b02      	cmp	r3, #2
 800a63e:	f000 8083 	beq.w	800a748 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800a642:	69bb      	ldr	r3, [r7, #24]
 800a644:	2b02      	cmp	r3, #2
 800a646:	f200 80a1 	bhi.w	800a78c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800a64a:	69bb      	ldr	r3, [r7, #24]
 800a64c:	2b00      	cmp	r3, #0
 800a64e:	d003      	beq.n	800a658 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800a650:	69bb      	ldr	r3, [r7, #24]
 800a652:	2b01      	cmp	r3, #1
 800a654:	d056      	beq.n	800a704 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 800a656:	e099      	b.n	800a78c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800a658:	4b88      	ldr	r3, [pc, #544]	@ (800a87c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a65a:	681b      	ldr	r3, [r3, #0]
 800a65c:	f003 0320 	and.w	r3, r3, #32
 800a660:	2b00      	cmp	r3, #0
 800a662:	d02d      	beq.n	800a6c0 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800a664:	4b85      	ldr	r3, [pc, #532]	@ (800a87c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a666:	681b      	ldr	r3, [r3, #0]
 800a668:	08db      	lsrs	r3, r3, #3
 800a66a:	f003 0303 	and.w	r3, r3, #3
 800a66e:	4a84      	ldr	r2, [pc, #528]	@ (800a880 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800a670:	fa22 f303 	lsr.w	r3, r2, r3
 800a674:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800a676:	68bb      	ldr	r3, [r7, #8]
 800a678:	ee07 3a90 	vmov	s15, r3
 800a67c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a680:	697b      	ldr	r3, [r7, #20]
 800a682:	ee07 3a90 	vmov	s15, r3
 800a686:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a68a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a68e:	4b7b      	ldr	r3, [pc, #492]	@ (800a87c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a690:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a692:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a696:	ee07 3a90 	vmov	s15, r3
 800a69a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a69e:	ed97 6a03 	vldr	s12, [r7, #12]
 800a6a2:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800a884 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800a6a6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a6aa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a6ae:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a6b2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a6b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a6ba:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800a6be:	e087      	b.n	800a7d0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800a6c0:	697b      	ldr	r3, [r7, #20]
 800a6c2:	ee07 3a90 	vmov	s15, r3
 800a6c6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a6ca:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 800a888 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800a6ce:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a6d2:	4b6a      	ldr	r3, [pc, #424]	@ (800a87c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a6d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a6d6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a6da:	ee07 3a90 	vmov	s15, r3
 800a6de:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a6e2:	ed97 6a03 	vldr	s12, [r7, #12]
 800a6e6:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800a884 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800a6ea:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a6ee:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a6f2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a6f6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a6fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a6fe:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a702:	e065      	b.n	800a7d0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800a704:	697b      	ldr	r3, [r7, #20]
 800a706:	ee07 3a90 	vmov	s15, r3
 800a70a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a70e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 800a88c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800a712:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a716:	4b59      	ldr	r3, [pc, #356]	@ (800a87c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a718:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a71a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a71e:	ee07 3a90 	vmov	s15, r3
 800a722:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a726:	ed97 6a03 	vldr	s12, [r7, #12]
 800a72a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800a884 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800a72e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a732:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a736:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a73a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a73e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a742:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a746:	e043      	b.n	800a7d0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800a748:	697b      	ldr	r3, [r7, #20]
 800a74a:	ee07 3a90 	vmov	s15, r3
 800a74e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a752:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 800a890 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 800a756:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a75a:	4b48      	ldr	r3, [pc, #288]	@ (800a87c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a75c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a75e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a762:	ee07 3a90 	vmov	s15, r3
 800a766:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a76a:	ed97 6a03 	vldr	s12, [r7, #12]
 800a76e:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800a884 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800a772:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a776:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a77a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a77e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a782:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a786:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a78a:	e021      	b.n	800a7d0 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800a78c:	697b      	ldr	r3, [r7, #20]
 800a78e:	ee07 3a90 	vmov	s15, r3
 800a792:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a796:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800a88c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800a79a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800a79e:	4b37      	ldr	r3, [pc, #220]	@ (800a87c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a7a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a7a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a7a6:	ee07 3a90 	vmov	s15, r3
 800a7aa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800a7ae:	ed97 6a03 	vldr	s12, [r7, #12]
 800a7b2:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800a884 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800a7b6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800a7ba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800a7be:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800a7c2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800a7c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a7ca:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800a7ce:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800a7d0:	4b2a      	ldr	r3, [pc, #168]	@ (800a87c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a7d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a7d4:	0a5b      	lsrs	r3, r3, #9
 800a7d6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a7da:	ee07 3a90 	vmov	s15, r3
 800a7de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a7e2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800a7e6:	ee37 7a87 	vadd.f32	s14, s15, s14
 800a7ea:	edd7 6a07 	vldr	s13, [r7, #28]
 800a7ee:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a7f2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a7f6:	ee17 2a90 	vmov	r2, s15
 800a7fa:	687b      	ldr	r3, [r7, #4]
 800a7fc:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800a7fe:	4b1f      	ldr	r3, [pc, #124]	@ (800a87c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a800:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a802:	0c1b      	lsrs	r3, r3, #16
 800a804:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a808:	ee07 3a90 	vmov	s15, r3
 800a80c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a810:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800a814:	ee37 7a87 	vadd.f32	s14, s15, s14
 800a818:	edd7 6a07 	vldr	s13, [r7, #28]
 800a81c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a820:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a824:	ee17 2a90 	vmov	r2, s15
 800a828:	687b      	ldr	r3, [r7, #4]
 800a82a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800a82c:	4b13      	ldr	r3, [pc, #76]	@ (800a87c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800a82e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a830:	0e1b      	lsrs	r3, r3, #24
 800a832:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a836:	ee07 3a90 	vmov	s15, r3
 800a83a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800a83e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800a842:	ee37 7a87 	vadd.f32	s14, s15, s14
 800a846:	edd7 6a07 	vldr	s13, [r7, #28]
 800a84a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a84e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800a852:	ee17 2a90 	vmov	r2, s15
 800a856:	687b      	ldr	r3, [r7, #4]
 800a858:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800a85a:	e008      	b.n	800a86e <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 800a85c:	687b      	ldr	r3, [r7, #4]
 800a85e:	2200      	movs	r2, #0
 800a860:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800a862:	687b      	ldr	r3, [r7, #4]
 800a864:	2200      	movs	r2, #0
 800a866:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800a868:	687b      	ldr	r3, [r7, #4]
 800a86a:	2200      	movs	r2, #0
 800a86c:	609a      	str	r2, [r3, #8]
}
 800a86e:	bf00      	nop
 800a870:	3724      	adds	r7, #36	@ 0x24
 800a872:	46bd      	mov	sp, r7
 800a874:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a878:	4770      	bx	lr
 800a87a:	bf00      	nop
 800a87c:	58024400 	.word	0x58024400
 800a880:	03d09000 	.word	0x03d09000
 800a884:	46000000 	.word	0x46000000
 800a888:	4c742400 	.word	0x4c742400
 800a88c:	4a742400 	.word	0x4a742400
 800a890:	4bbebc20 	.word	0x4bbebc20

0800a894 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 800a894:	b580      	push	{r7, lr}
 800a896:	b084      	sub	sp, #16
 800a898:	af00      	add	r7, sp, #0
 800a89a:	6078      	str	r0, [r7, #4]
 800a89c:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800a89e:	2300      	movs	r3, #0
 800a8a0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800a8a2:	4b53      	ldr	r3, [pc, #332]	@ (800a9f0 <RCCEx_PLL2_Config+0x15c>)
 800a8a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a8a6:	f003 0303 	and.w	r3, r3, #3
 800a8aa:	2b03      	cmp	r3, #3
 800a8ac:	d101      	bne.n	800a8b2 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800a8ae:	2301      	movs	r3, #1
 800a8b0:	e099      	b.n	800a9e6 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800a8b2:	4b4f      	ldr	r3, [pc, #316]	@ (800a9f0 <RCCEx_PLL2_Config+0x15c>)
 800a8b4:	681b      	ldr	r3, [r3, #0]
 800a8b6:	4a4e      	ldr	r2, [pc, #312]	@ (800a9f0 <RCCEx_PLL2_Config+0x15c>)
 800a8b8:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800a8bc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a8be:	f7fa fea1 	bl	8005604 <HAL_GetTick>
 800a8c2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800a8c4:	e008      	b.n	800a8d8 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800a8c6:	f7fa fe9d 	bl	8005604 <HAL_GetTick>
 800a8ca:	4602      	mov	r2, r0
 800a8cc:	68bb      	ldr	r3, [r7, #8]
 800a8ce:	1ad3      	subs	r3, r2, r3
 800a8d0:	2b02      	cmp	r3, #2
 800a8d2:	d901      	bls.n	800a8d8 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 800a8d4:	2303      	movs	r3, #3
 800a8d6:	e086      	b.n	800a9e6 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 800a8d8:	4b45      	ldr	r3, [pc, #276]	@ (800a9f0 <RCCEx_PLL2_Config+0x15c>)
 800a8da:	681b      	ldr	r3, [r3, #0]
 800a8dc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a8e0:	2b00      	cmp	r3, #0
 800a8e2:	d1f0      	bne.n	800a8c6 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 800a8e4:	4b42      	ldr	r3, [pc, #264]	@ (800a9f0 <RCCEx_PLL2_Config+0x15c>)
 800a8e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a8e8:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800a8ec:	687b      	ldr	r3, [r7, #4]
 800a8ee:	681b      	ldr	r3, [r3, #0]
 800a8f0:	031b      	lsls	r3, r3, #12
 800a8f2:	493f      	ldr	r1, [pc, #252]	@ (800a9f0 <RCCEx_PLL2_Config+0x15c>)
 800a8f4:	4313      	orrs	r3, r2
 800a8f6:	628b      	str	r3, [r1, #40]	@ 0x28
 800a8f8:	687b      	ldr	r3, [r7, #4]
 800a8fa:	685b      	ldr	r3, [r3, #4]
 800a8fc:	3b01      	subs	r3, #1
 800a8fe:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800a902:	687b      	ldr	r3, [r7, #4]
 800a904:	689b      	ldr	r3, [r3, #8]
 800a906:	3b01      	subs	r3, #1
 800a908:	025b      	lsls	r3, r3, #9
 800a90a:	b29b      	uxth	r3, r3
 800a90c:	431a      	orrs	r2, r3
 800a90e:	687b      	ldr	r3, [r7, #4]
 800a910:	68db      	ldr	r3, [r3, #12]
 800a912:	3b01      	subs	r3, #1
 800a914:	041b      	lsls	r3, r3, #16
 800a916:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800a91a:	431a      	orrs	r2, r3
 800a91c:	687b      	ldr	r3, [r7, #4]
 800a91e:	691b      	ldr	r3, [r3, #16]
 800a920:	3b01      	subs	r3, #1
 800a922:	061b      	lsls	r3, r3, #24
 800a924:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800a928:	4931      	ldr	r1, [pc, #196]	@ (800a9f0 <RCCEx_PLL2_Config+0x15c>)
 800a92a:	4313      	orrs	r3, r2
 800a92c:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 800a92e:	4b30      	ldr	r3, [pc, #192]	@ (800a9f0 <RCCEx_PLL2_Config+0x15c>)
 800a930:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a932:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800a936:	687b      	ldr	r3, [r7, #4]
 800a938:	695b      	ldr	r3, [r3, #20]
 800a93a:	492d      	ldr	r1, [pc, #180]	@ (800a9f0 <RCCEx_PLL2_Config+0x15c>)
 800a93c:	4313      	orrs	r3, r2
 800a93e:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800a940:	4b2b      	ldr	r3, [pc, #172]	@ (800a9f0 <RCCEx_PLL2_Config+0x15c>)
 800a942:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a944:	f023 0220 	bic.w	r2, r3, #32
 800a948:	687b      	ldr	r3, [r7, #4]
 800a94a:	699b      	ldr	r3, [r3, #24]
 800a94c:	4928      	ldr	r1, [pc, #160]	@ (800a9f0 <RCCEx_PLL2_Config+0x15c>)
 800a94e:	4313      	orrs	r3, r2
 800a950:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800a952:	4b27      	ldr	r3, [pc, #156]	@ (800a9f0 <RCCEx_PLL2_Config+0x15c>)
 800a954:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a956:	4a26      	ldr	r2, [pc, #152]	@ (800a9f0 <RCCEx_PLL2_Config+0x15c>)
 800a958:	f023 0310 	bic.w	r3, r3, #16
 800a95c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800a95e:	4b24      	ldr	r3, [pc, #144]	@ (800a9f0 <RCCEx_PLL2_Config+0x15c>)
 800a960:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800a962:	4b24      	ldr	r3, [pc, #144]	@ (800a9f4 <RCCEx_PLL2_Config+0x160>)
 800a964:	4013      	ands	r3, r2
 800a966:	687a      	ldr	r2, [r7, #4]
 800a968:	69d2      	ldr	r2, [r2, #28]
 800a96a:	00d2      	lsls	r2, r2, #3
 800a96c:	4920      	ldr	r1, [pc, #128]	@ (800a9f0 <RCCEx_PLL2_Config+0x15c>)
 800a96e:	4313      	orrs	r3, r2
 800a970:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800a972:	4b1f      	ldr	r3, [pc, #124]	@ (800a9f0 <RCCEx_PLL2_Config+0x15c>)
 800a974:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a976:	4a1e      	ldr	r2, [pc, #120]	@ (800a9f0 <RCCEx_PLL2_Config+0x15c>)
 800a978:	f043 0310 	orr.w	r3, r3, #16
 800a97c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800a97e:	683b      	ldr	r3, [r7, #0]
 800a980:	2b00      	cmp	r3, #0
 800a982:	d106      	bne.n	800a992 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 800a984:	4b1a      	ldr	r3, [pc, #104]	@ (800a9f0 <RCCEx_PLL2_Config+0x15c>)
 800a986:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a988:	4a19      	ldr	r2, [pc, #100]	@ (800a9f0 <RCCEx_PLL2_Config+0x15c>)
 800a98a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800a98e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800a990:	e00f      	b.n	800a9b2 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800a992:	683b      	ldr	r3, [r7, #0]
 800a994:	2b01      	cmp	r3, #1
 800a996:	d106      	bne.n	800a9a6 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800a998:	4b15      	ldr	r3, [pc, #84]	@ (800a9f0 <RCCEx_PLL2_Config+0x15c>)
 800a99a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a99c:	4a14      	ldr	r2, [pc, #80]	@ (800a9f0 <RCCEx_PLL2_Config+0x15c>)
 800a99e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a9a2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800a9a4:	e005      	b.n	800a9b2 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800a9a6:	4b12      	ldr	r3, [pc, #72]	@ (800a9f0 <RCCEx_PLL2_Config+0x15c>)
 800a9a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a9aa:	4a11      	ldr	r2, [pc, #68]	@ (800a9f0 <RCCEx_PLL2_Config+0x15c>)
 800a9ac:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800a9b0:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800a9b2:	4b0f      	ldr	r3, [pc, #60]	@ (800a9f0 <RCCEx_PLL2_Config+0x15c>)
 800a9b4:	681b      	ldr	r3, [r3, #0]
 800a9b6:	4a0e      	ldr	r2, [pc, #56]	@ (800a9f0 <RCCEx_PLL2_Config+0x15c>)
 800a9b8:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800a9bc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a9be:	f7fa fe21 	bl	8005604 <HAL_GetTick>
 800a9c2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800a9c4:	e008      	b.n	800a9d8 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 800a9c6:	f7fa fe1d 	bl	8005604 <HAL_GetTick>
 800a9ca:	4602      	mov	r2, r0
 800a9cc:	68bb      	ldr	r3, [r7, #8]
 800a9ce:	1ad3      	subs	r3, r2, r3
 800a9d0:	2b02      	cmp	r3, #2
 800a9d2:	d901      	bls.n	800a9d8 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 800a9d4:	2303      	movs	r3, #3
 800a9d6:	e006      	b.n	800a9e6 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 800a9d8:	4b05      	ldr	r3, [pc, #20]	@ (800a9f0 <RCCEx_PLL2_Config+0x15c>)
 800a9da:	681b      	ldr	r3, [r3, #0]
 800a9dc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800a9e0:	2b00      	cmp	r3, #0
 800a9e2:	d0f0      	beq.n	800a9c6 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 800a9e4:	7bfb      	ldrb	r3, [r7, #15]
}
 800a9e6:	4618      	mov	r0, r3
 800a9e8:	3710      	adds	r7, #16
 800a9ea:	46bd      	mov	sp, r7
 800a9ec:	bd80      	pop	{r7, pc}
 800a9ee:	bf00      	nop
 800a9f0:	58024400 	.word	0x58024400
 800a9f4:	ffff0007 	.word	0xffff0007

0800a9f8 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 800a9f8:	b580      	push	{r7, lr}
 800a9fa:	b084      	sub	sp, #16
 800a9fc:	af00      	add	r7, sp, #0
 800a9fe:	6078      	str	r0, [r7, #4]
 800aa00:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800aa02:	2300      	movs	r3, #0
 800aa04:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800aa06:	4b53      	ldr	r3, [pc, #332]	@ (800ab54 <RCCEx_PLL3_Config+0x15c>)
 800aa08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aa0a:	f003 0303 	and.w	r3, r3, #3
 800aa0e:	2b03      	cmp	r3, #3
 800aa10:	d101      	bne.n	800aa16 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 800aa12:	2301      	movs	r3, #1
 800aa14:	e099      	b.n	800ab4a <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 800aa16:	4b4f      	ldr	r3, [pc, #316]	@ (800ab54 <RCCEx_PLL3_Config+0x15c>)
 800aa18:	681b      	ldr	r3, [r3, #0]
 800aa1a:	4a4e      	ldr	r2, [pc, #312]	@ (800ab54 <RCCEx_PLL3_Config+0x15c>)
 800aa1c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800aa20:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800aa22:	f7fa fdef 	bl	8005604 <HAL_GetTick>
 800aa26:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800aa28:	e008      	b.n	800aa3c <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800aa2a:	f7fa fdeb 	bl	8005604 <HAL_GetTick>
 800aa2e:	4602      	mov	r2, r0
 800aa30:	68bb      	ldr	r3, [r7, #8]
 800aa32:	1ad3      	subs	r3, r2, r3
 800aa34:	2b02      	cmp	r3, #2
 800aa36:	d901      	bls.n	800aa3c <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 800aa38:	2303      	movs	r3, #3
 800aa3a:	e086      	b.n	800ab4a <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800aa3c:	4b45      	ldr	r3, [pc, #276]	@ (800ab54 <RCCEx_PLL3_Config+0x15c>)
 800aa3e:	681b      	ldr	r3, [r3, #0]
 800aa40:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800aa44:	2b00      	cmp	r3, #0
 800aa46:	d1f0      	bne.n	800aa2a <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 800aa48:	4b42      	ldr	r3, [pc, #264]	@ (800ab54 <RCCEx_PLL3_Config+0x15c>)
 800aa4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800aa4c:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 800aa50:	687b      	ldr	r3, [r7, #4]
 800aa52:	681b      	ldr	r3, [r3, #0]
 800aa54:	051b      	lsls	r3, r3, #20
 800aa56:	493f      	ldr	r1, [pc, #252]	@ (800ab54 <RCCEx_PLL3_Config+0x15c>)
 800aa58:	4313      	orrs	r3, r2
 800aa5a:	628b      	str	r3, [r1, #40]	@ 0x28
 800aa5c:	687b      	ldr	r3, [r7, #4]
 800aa5e:	685b      	ldr	r3, [r3, #4]
 800aa60:	3b01      	subs	r3, #1
 800aa62:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800aa66:	687b      	ldr	r3, [r7, #4]
 800aa68:	689b      	ldr	r3, [r3, #8]
 800aa6a:	3b01      	subs	r3, #1
 800aa6c:	025b      	lsls	r3, r3, #9
 800aa6e:	b29b      	uxth	r3, r3
 800aa70:	431a      	orrs	r2, r3
 800aa72:	687b      	ldr	r3, [r7, #4]
 800aa74:	68db      	ldr	r3, [r3, #12]
 800aa76:	3b01      	subs	r3, #1
 800aa78:	041b      	lsls	r3, r3, #16
 800aa7a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 800aa7e:	431a      	orrs	r2, r3
 800aa80:	687b      	ldr	r3, [r7, #4]
 800aa82:	691b      	ldr	r3, [r3, #16]
 800aa84:	3b01      	subs	r3, #1
 800aa86:	061b      	lsls	r3, r3, #24
 800aa88:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800aa8c:	4931      	ldr	r1, [pc, #196]	@ (800ab54 <RCCEx_PLL3_Config+0x15c>)
 800aa8e:	4313      	orrs	r3, r2
 800aa90:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800aa92:	4b30      	ldr	r3, [pc, #192]	@ (800ab54 <RCCEx_PLL3_Config+0x15c>)
 800aa94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aa96:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800aa9a:	687b      	ldr	r3, [r7, #4]
 800aa9c:	695b      	ldr	r3, [r3, #20]
 800aa9e:	492d      	ldr	r1, [pc, #180]	@ (800ab54 <RCCEx_PLL3_Config+0x15c>)
 800aaa0:	4313      	orrs	r3, r2
 800aaa2:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 800aaa4:	4b2b      	ldr	r3, [pc, #172]	@ (800ab54 <RCCEx_PLL3_Config+0x15c>)
 800aaa6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aaa8:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 800aaac:	687b      	ldr	r3, [r7, #4]
 800aaae:	699b      	ldr	r3, [r3, #24]
 800aab0:	4928      	ldr	r1, [pc, #160]	@ (800ab54 <RCCEx_PLL3_Config+0x15c>)
 800aab2:	4313      	orrs	r3, r2
 800aab4:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 800aab6:	4b27      	ldr	r3, [pc, #156]	@ (800ab54 <RCCEx_PLL3_Config+0x15c>)
 800aab8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aaba:	4a26      	ldr	r2, [pc, #152]	@ (800ab54 <RCCEx_PLL3_Config+0x15c>)
 800aabc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800aac0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800aac2:	4b24      	ldr	r3, [pc, #144]	@ (800ab54 <RCCEx_PLL3_Config+0x15c>)
 800aac4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800aac6:	4b24      	ldr	r3, [pc, #144]	@ (800ab58 <RCCEx_PLL3_Config+0x160>)
 800aac8:	4013      	ands	r3, r2
 800aaca:	687a      	ldr	r2, [r7, #4]
 800aacc:	69d2      	ldr	r2, [r2, #28]
 800aace:	00d2      	lsls	r2, r2, #3
 800aad0:	4920      	ldr	r1, [pc, #128]	@ (800ab54 <RCCEx_PLL3_Config+0x15c>)
 800aad2:	4313      	orrs	r3, r2
 800aad4:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 800aad6:	4b1f      	ldr	r3, [pc, #124]	@ (800ab54 <RCCEx_PLL3_Config+0x15c>)
 800aad8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aada:	4a1e      	ldr	r2, [pc, #120]	@ (800ab54 <RCCEx_PLL3_Config+0x15c>)
 800aadc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800aae0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800aae2:	683b      	ldr	r3, [r7, #0]
 800aae4:	2b00      	cmp	r3, #0
 800aae6:	d106      	bne.n	800aaf6 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 800aae8:	4b1a      	ldr	r3, [pc, #104]	@ (800ab54 <RCCEx_PLL3_Config+0x15c>)
 800aaea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aaec:	4a19      	ldr	r2, [pc, #100]	@ (800ab54 <RCCEx_PLL3_Config+0x15c>)
 800aaee:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800aaf2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800aaf4:	e00f      	b.n	800ab16 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800aaf6:	683b      	ldr	r3, [r7, #0]
 800aaf8:	2b01      	cmp	r3, #1
 800aafa:	d106      	bne.n	800ab0a <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 800aafc:	4b15      	ldr	r3, [pc, #84]	@ (800ab54 <RCCEx_PLL3_Config+0x15c>)
 800aafe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ab00:	4a14      	ldr	r2, [pc, #80]	@ (800ab54 <RCCEx_PLL3_Config+0x15c>)
 800ab02:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800ab06:	62d3      	str	r3, [r2, #44]	@ 0x2c
 800ab08:	e005      	b.n	800ab16 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 800ab0a:	4b12      	ldr	r3, [pc, #72]	@ (800ab54 <RCCEx_PLL3_Config+0x15c>)
 800ab0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ab0e:	4a11      	ldr	r2, [pc, #68]	@ (800ab54 <RCCEx_PLL3_Config+0x15c>)
 800ab10:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800ab14:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 800ab16:	4b0f      	ldr	r3, [pc, #60]	@ (800ab54 <RCCEx_PLL3_Config+0x15c>)
 800ab18:	681b      	ldr	r3, [r3, #0]
 800ab1a:	4a0e      	ldr	r2, [pc, #56]	@ (800ab54 <RCCEx_PLL3_Config+0x15c>)
 800ab1c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800ab20:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800ab22:	f7fa fd6f 	bl	8005604 <HAL_GetTick>
 800ab26:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800ab28:	e008      	b.n	800ab3c <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800ab2a:	f7fa fd6b 	bl	8005604 <HAL_GetTick>
 800ab2e:	4602      	mov	r2, r0
 800ab30:	68bb      	ldr	r3, [r7, #8]
 800ab32:	1ad3      	subs	r3, r2, r3
 800ab34:	2b02      	cmp	r3, #2
 800ab36:	d901      	bls.n	800ab3c <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 800ab38:	2303      	movs	r3, #3
 800ab3a:	e006      	b.n	800ab4a <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 800ab3c:	4b05      	ldr	r3, [pc, #20]	@ (800ab54 <RCCEx_PLL3_Config+0x15c>)
 800ab3e:	681b      	ldr	r3, [r3, #0]
 800ab40:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800ab44:	2b00      	cmp	r3, #0
 800ab46:	d0f0      	beq.n	800ab2a <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 800ab48:	7bfb      	ldrb	r3, [r7, #15]
}
 800ab4a:	4618      	mov	r0, r3
 800ab4c:	3710      	adds	r7, #16
 800ab4e:	46bd      	mov	sp, r7
 800ab50:	bd80      	pop	{r7, pc}
 800ab52:	bf00      	nop
 800ab54:	58024400 	.word	0x58024400
 800ab58:	ffff0007 	.word	0xffff0007

0800ab5c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800ab5c:	b580      	push	{r7, lr}
 800ab5e:	b082      	sub	sp, #8
 800ab60:	af00      	add	r7, sp, #0
 800ab62:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800ab64:	687b      	ldr	r3, [r7, #4]
 800ab66:	2b00      	cmp	r3, #0
 800ab68:	d101      	bne.n	800ab6e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800ab6a:	2301      	movs	r3, #1
 800ab6c:	e049      	b.n	800ac02 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800ab6e:	687b      	ldr	r3, [r7, #4]
 800ab70:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800ab74:	b2db      	uxtb	r3, r3
 800ab76:	2b00      	cmp	r3, #0
 800ab78:	d106      	bne.n	800ab88 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800ab7a:	687b      	ldr	r3, [r7, #4]
 800ab7c:	2200      	movs	r2, #0
 800ab7e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800ab82:	6878      	ldr	r0, [r7, #4]
 800ab84:	f7f9 fd94 	bl	80046b0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ab88:	687b      	ldr	r3, [r7, #4]
 800ab8a:	2202      	movs	r2, #2
 800ab8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ab90:	687b      	ldr	r3, [r7, #4]
 800ab92:	681a      	ldr	r2, [r3, #0]
 800ab94:	687b      	ldr	r3, [r7, #4]
 800ab96:	3304      	adds	r3, #4
 800ab98:	4619      	mov	r1, r3
 800ab9a:	4610      	mov	r0, r2
 800ab9c:	f000 fb8c 	bl	800b2b8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800aba0:	687b      	ldr	r3, [r7, #4]
 800aba2:	2201      	movs	r2, #1
 800aba4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800aba8:	687b      	ldr	r3, [r7, #4]
 800abaa:	2201      	movs	r2, #1
 800abac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800abb0:	687b      	ldr	r3, [r7, #4]
 800abb2:	2201      	movs	r2, #1
 800abb4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800abb8:	687b      	ldr	r3, [r7, #4]
 800abba:	2201      	movs	r2, #1
 800abbc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800abc0:	687b      	ldr	r3, [r7, #4]
 800abc2:	2201      	movs	r2, #1
 800abc4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800abc8:	687b      	ldr	r3, [r7, #4]
 800abca:	2201      	movs	r2, #1
 800abcc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800abd0:	687b      	ldr	r3, [r7, #4]
 800abd2:	2201      	movs	r2, #1
 800abd4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800abd8:	687b      	ldr	r3, [r7, #4]
 800abda:	2201      	movs	r2, #1
 800abdc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800abe0:	687b      	ldr	r3, [r7, #4]
 800abe2:	2201      	movs	r2, #1
 800abe4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800abe8:	687b      	ldr	r3, [r7, #4]
 800abea:	2201      	movs	r2, #1
 800abec:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800abf0:	687b      	ldr	r3, [r7, #4]
 800abf2:	2201      	movs	r2, #1
 800abf4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800abf8:	687b      	ldr	r3, [r7, #4]
 800abfa:	2201      	movs	r2, #1
 800abfc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800ac00:	2300      	movs	r3, #0
}
 800ac02:	4618      	mov	r0, r3
 800ac04:	3708      	adds	r7, #8
 800ac06:	46bd      	mov	sp, r7
 800ac08:	bd80      	pop	{r7, pc}
	...

0800ac0c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800ac0c:	b580      	push	{r7, lr}
 800ac0e:	b084      	sub	sp, #16
 800ac10:	af00      	add	r7, sp, #0
 800ac12:	6078      	str	r0, [r7, #4]
 800ac14:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800ac16:	683b      	ldr	r3, [r7, #0]
 800ac18:	2b00      	cmp	r3, #0
 800ac1a:	d109      	bne.n	800ac30 <HAL_TIM_PWM_Start+0x24>
 800ac1c:	687b      	ldr	r3, [r7, #4]
 800ac1e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800ac22:	b2db      	uxtb	r3, r3
 800ac24:	2b01      	cmp	r3, #1
 800ac26:	bf14      	ite	ne
 800ac28:	2301      	movne	r3, #1
 800ac2a:	2300      	moveq	r3, #0
 800ac2c:	b2db      	uxtb	r3, r3
 800ac2e:	e03c      	b.n	800acaa <HAL_TIM_PWM_Start+0x9e>
 800ac30:	683b      	ldr	r3, [r7, #0]
 800ac32:	2b04      	cmp	r3, #4
 800ac34:	d109      	bne.n	800ac4a <HAL_TIM_PWM_Start+0x3e>
 800ac36:	687b      	ldr	r3, [r7, #4]
 800ac38:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800ac3c:	b2db      	uxtb	r3, r3
 800ac3e:	2b01      	cmp	r3, #1
 800ac40:	bf14      	ite	ne
 800ac42:	2301      	movne	r3, #1
 800ac44:	2300      	moveq	r3, #0
 800ac46:	b2db      	uxtb	r3, r3
 800ac48:	e02f      	b.n	800acaa <HAL_TIM_PWM_Start+0x9e>
 800ac4a:	683b      	ldr	r3, [r7, #0]
 800ac4c:	2b08      	cmp	r3, #8
 800ac4e:	d109      	bne.n	800ac64 <HAL_TIM_PWM_Start+0x58>
 800ac50:	687b      	ldr	r3, [r7, #4]
 800ac52:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800ac56:	b2db      	uxtb	r3, r3
 800ac58:	2b01      	cmp	r3, #1
 800ac5a:	bf14      	ite	ne
 800ac5c:	2301      	movne	r3, #1
 800ac5e:	2300      	moveq	r3, #0
 800ac60:	b2db      	uxtb	r3, r3
 800ac62:	e022      	b.n	800acaa <HAL_TIM_PWM_Start+0x9e>
 800ac64:	683b      	ldr	r3, [r7, #0]
 800ac66:	2b0c      	cmp	r3, #12
 800ac68:	d109      	bne.n	800ac7e <HAL_TIM_PWM_Start+0x72>
 800ac6a:	687b      	ldr	r3, [r7, #4]
 800ac6c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800ac70:	b2db      	uxtb	r3, r3
 800ac72:	2b01      	cmp	r3, #1
 800ac74:	bf14      	ite	ne
 800ac76:	2301      	movne	r3, #1
 800ac78:	2300      	moveq	r3, #0
 800ac7a:	b2db      	uxtb	r3, r3
 800ac7c:	e015      	b.n	800acaa <HAL_TIM_PWM_Start+0x9e>
 800ac7e:	683b      	ldr	r3, [r7, #0]
 800ac80:	2b10      	cmp	r3, #16
 800ac82:	d109      	bne.n	800ac98 <HAL_TIM_PWM_Start+0x8c>
 800ac84:	687b      	ldr	r3, [r7, #4]
 800ac86:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800ac8a:	b2db      	uxtb	r3, r3
 800ac8c:	2b01      	cmp	r3, #1
 800ac8e:	bf14      	ite	ne
 800ac90:	2301      	movne	r3, #1
 800ac92:	2300      	moveq	r3, #0
 800ac94:	b2db      	uxtb	r3, r3
 800ac96:	e008      	b.n	800acaa <HAL_TIM_PWM_Start+0x9e>
 800ac98:	687b      	ldr	r3, [r7, #4]
 800ac9a:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800ac9e:	b2db      	uxtb	r3, r3
 800aca0:	2b01      	cmp	r3, #1
 800aca2:	bf14      	ite	ne
 800aca4:	2301      	movne	r3, #1
 800aca6:	2300      	moveq	r3, #0
 800aca8:	b2db      	uxtb	r3, r3
 800acaa:	2b00      	cmp	r3, #0
 800acac:	d001      	beq.n	800acb2 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800acae:	2301      	movs	r3, #1
 800acb0:	e0a1      	b.n	800adf6 <HAL_TIM_PWM_Start+0x1ea>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800acb2:	683b      	ldr	r3, [r7, #0]
 800acb4:	2b00      	cmp	r3, #0
 800acb6:	d104      	bne.n	800acc2 <HAL_TIM_PWM_Start+0xb6>
 800acb8:	687b      	ldr	r3, [r7, #4]
 800acba:	2202      	movs	r2, #2
 800acbc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800acc0:	e023      	b.n	800ad0a <HAL_TIM_PWM_Start+0xfe>
 800acc2:	683b      	ldr	r3, [r7, #0]
 800acc4:	2b04      	cmp	r3, #4
 800acc6:	d104      	bne.n	800acd2 <HAL_TIM_PWM_Start+0xc6>
 800acc8:	687b      	ldr	r3, [r7, #4]
 800acca:	2202      	movs	r2, #2
 800accc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800acd0:	e01b      	b.n	800ad0a <HAL_TIM_PWM_Start+0xfe>
 800acd2:	683b      	ldr	r3, [r7, #0]
 800acd4:	2b08      	cmp	r3, #8
 800acd6:	d104      	bne.n	800ace2 <HAL_TIM_PWM_Start+0xd6>
 800acd8:	687b      	ldr	r3, [r7, #4]
 800acda:	2202      	movs	r2, #2
 800acdc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800ace0:	e013      	b.n	800ad0a <HAL_TIM_PWM_Start+0xfe>
 800ace2:	683b      	ldr	r3, [r7, #0]
 800ace4:	2b0c      	cmp	r3, #12
 800ace6:	d104      	bne.n	800acf2 <HAL_TIM_PWM_Start+0xe6>
 800ace8:	687b      	ldr	r3, [r7, #4]
 800acea:	2202      	movs	r2, #2
 800acec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800acf0:	e00b      	b.n	800ad0a <HAL_TIM_PWM_Start+0xfe>
 800acf2:	683b      	ldr	r3, [r7, #0]
 800acf4:	2b10      	cmp	r3, #16
 800acf6:	d104      	bne.n	800ad02 <HAL_TIM_PWM_Start+0xf6>
 800acf8:	687b      	ldr	r3, [r7, #4]
 800acfa:	2202      	movs	r2, #2
 800acfc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800ad00:	e003      	b.n	800ad0a <HAL_TIM_PWM_Start+0xfe>
 800ad02:	687b      	ldr	r3, [r7, #4]
 800ad04:	2202      	movs	r2, #2
 800ad06:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800ad0a:	687b      	ldr	r3, [r7, #4]
 800ad0c:	681b      	ldr	r3, [r3, #0]
 800ad0e:	2201      	movs	r2, #1
 800ad10:	6839      	ldr	r1, [r7, #0]
 800ad12:	4618      	mov	r0, r3
 800ad14:	f000 fe46 	bl	800b9a4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800ad18:	687b      	ldr	r3, [r7, #4]
 800ad1a:	681b      	ldr	r3, [r3, #0]
 800ad1c:	4a38      	ldr	r2, [pc, #224]	@ (800ae00 <HAL_TIM_PWM_Start+0x1f4>)
 800ad1e:	4293      	cmp	r3, r2
 800ad20:	d013      	beq.n	800ad4a <HAL_TIM_PWM_Start+0x13e>
 800ad22:	687b      	ldr	r3, [r7, #4]
 800ad24:	681b      	ldr	r3, [r3, #0]
 800ad26:	4a37      	ldr	r2, [pc, #220]	@ (800ae04 <HAL_TIM_PWM_Start+0x1f8>)
 800ad28:	4293      	cmp	r3, r2
 800ad2a:	d00e      	beq.n	800ad4a <HAL_TIM_PWM_Start+0x13e>
 800ad2c:	687b      	ldr	r3, [r7, #4]
 800ad2e:	681b      	ldr	r3, [r3, #0]
 800ad30:	4a35      	ldr	r2, [pc, #212]	@ (800ae08 <HAL_TIM_PWM_Start+0x1fc>)
 800ad32:	4293      	cmp	r3, r2
 800ad34:	d009      	beq.n	800ad4a <HAL_TIM_PWM_Start+0x13e>
 800ad36:	687b      	ldr	r3, [r7, #4]
 800ad38:	681b      	ldr	r3, [r3, #0]
 800ad3a:	4a34      	ldr	r2, [pc, #208]	@ (800ae0c <HAL_TIM_PWM_Start+0x200>)
 800ad3c:	4293      	cmp	r3, r2
 800ad3e:	d004      	beq.n	800ad4a <HAL_TIM_PWM_Start+0x13e>
 800ad40:	687b      	ldr	r3, [r7, #4]
 800ad42:	681b      	ldr	r3, [r3, #0]
 800ad44:	4a32      	ldr	r2, [pc, #200]	@ (800ae10 <HAL_TIM_PWM_Start+0x204>)
 800ad46:	4293      	cmp	r3, r2
 800ad48:	d101      	bne.n	800ad4e <HAL_TIM_PWM_Start+0x142>
 800ad4a:	2301      	movs	r3, #1
 800ad4c:	e000      	b.n	800ad50 <HAL_TIM_PWM_Start+0x144>
 800ad4e:	2300      	movs	r3, #0
 800ad50:	2b00      	cmp	r3, #0
 800ad52:	d007      	beq.n	800ad64 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800ad54:	687b      	ldr	r3, [r7, #4]
 800ad56:	681b      	ldr	r3, [r3, #0]
 800ad58:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800ad5a:	687b      	ldr	r3, [r7, #4]
 800ad5c:	681b      	ldr	r3, [r3, #0]
 800ad5e:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800ad62:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ad64:	687b      	ldr	r3, [r7, #4]
 800ad66:	681b      	ldr	r3, [r3, #0]
 800ad68:	4a25      	ldr	r2, [pc, #148]	@ (800ae00 <HAL_TIM_PWM_Start+0x1f4>)
 800ad6a:	4293      	cmp	r3, r2
 800ad6c:	d022      	beq.n	800adb4 <HAL_TIM_PWM_Start+0x1a8>
 800ad6e:	687b      	ldr	r3, [r7, #4]
 800ad70:	681b      	ldr	r3, [r3, #0]
 800ad72:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ad76:	d01d      	beq.n	800adb4 <HAL_TIM_PWM_Start+0x1a8>
 800ad78:	687b      	ldr	r3, [r7, #4]
 800ad7a:	681b      	ldr	r3, [r3, #0]
 800ad7c:	4a25      	ldr	r2, [pc, #148]	@ (800ae14 <HAL_TIM_PWM_Start+0x208>)
 800ad7e:	4293      	cmp	r3, r2
 800ad80:	d018      	beq.n	800adb4 <HAL_TIM_PWM_Start+0x1a8>
 800ad82:	687b      	ldr	r3, [r7, #4]
 800ad84:	681b      	ldr	r3, [r3, #0]
 800ad86:	4a24      	ldr	r2, [pc, #144]	@ (800ae18 <HAL_TIM_PWM_Start+0x20c>)
 800ad88:	4293      	cmp	r3, r2
 800ad8a:	d013      	beq.n	800adb4 <HAL_TIM_PWM_Start+0x1a8>
 800ad8c:	687b      	ldr	r3, [r7, #4]
 800ad8e:	681b      	ldr	r3, [r3, #0]
 800ad90:	4a22      	ldr	r2, [pc, #136]	@ (800ae1c <HAL_TIM_PWM_Start+0x210>)
 800ad92:	4293      	cmp	r3, r2
 800ad94:	d00e      	beq.n	800adb4 <HAL_TIM_PWM_Start+0x1a8>
 800ad96:	687b      	ldr	r3, [r7, #4]
 800ad98:	681b      	ldr	r3, [r3, #0]
 800ad9a:	4a1a      	ldr	r2, [pc, #104]	@ (800ae04 <HAL_TIM_PWM_Start+0x1f8>)
 800ad9c:	4293      	cmp	r3, r2
 800ad9e:	d009      	beq.n	800adb4 <HAL_TIM_PWM_Start+0x1a8>
 800ada0:	687b      	ldr	r3, [r7, #4]
 800ada2:	681b      	ldr	r3, [r3, #0]
 800ada4:	4a1e      	ldr	r2, [pc, #120]	@ (800ae20 <HAL_TIM_PWM_Start+0x214>)
 800ada6:	4293      	cmp	r3, r2
 800ada8:	d004      	beq.n	800adb4 <HAL_TIM_PWM_Start+0x1a8>
 800adaa:	687b      	ldr	r3, [r7, #4]
 800adac:	681b      	ldr	r3, [r3, #0]
 800adae:	4a16      	ldr	r2, [pc, #88]	@ (800ae08 <HAL_TIM_PWM_Start+0x1fc>)
 800adb0:	4293      	cmp	r3, r2
 800adb2:	d115      	bne.n	800ade0 <HAL_TIM_PWM_Start+0x1d4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800adb4:	687b      	ldr	r3, [r7, #4]
 800adb6:	681b      	ldr	r3, [r3, #0]
 800adb8:	689a      	ldr	r2, [r3, #8]
 800adba:	4b1a      	ldr	r3, [pc, #104]	@ (800ae24 <HAL_TIM_PWM_Start+0x218>)
 800adbc:	4013      	ands	r3, r2
 800adbe:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800adc0:	68fb      	ldr	r3, [r7, #12]
 800adc2:	2b06      	cmp	r3, #6
 800adc4:	d015      	beq.n	800adf2 <HAL_TIM_PWM_Start+0x1e6>
 800adc6:	68fb      	ldr	r3, [r7, #12]
 800adc8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800adcc:	d011      	beq.n	800adf2 <HAL_TIM_PWM_Start+0x1e6>
    {
      __HAL_TIM_ENABLE(htim);
 800adce:	687b      	ldr	r3, [r7, #4]
 800add0:	681b      	ldr	r3, [r3, #0]
 800add2:	681a      	ldr	r2, [r3, #0]
 800add4:	687b      	ldr	r3, [r7, #4]
 800add6:	681b      	ldr	r3, [r3, #0]
 800add8:	f042 0201 	orr.w	r2, r2, #1
 800addc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800adde:	e008      	b.n	800adf2 <HAL_TIM_PWM_Start+0x1e6>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800ade0:	687b      	ldr	r3, [r7, #4]
 800ade2:	681b      	ldr	r3, [r3, #0]
 800ade4:	681a      	ldr	r2, [r3, #0]
 800ade6:	687b      	ldr	r3, [r7, #4]
 800ade8:	681b      	ldr	r3, [r3, #0]
 800adea:	f042 0201 	orr.w	r2, r2, #1
 800adee:	601a      	str	r2, [r3, #0]
 800adf0:	e000      	b.n	800adf4 <HAL_TIM_PWM_Start+0x1e8>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800adf2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800adf4:	2300      	movs	r3, #0
}
 800adf6:	4618      	mov	r0, r3
 800adf8:	3710      	adds	r7, #16
 800adfa:	46bd      	mov	sp, r7
 800adfc:	bd80      	pop	{r7, pc}
 800adfe:	bf00      	nop
 800ae00:	40010000 	.word	0x40010000
 800ae04:	40010400 	.word	0x40010400
 800ae08:	40014000 	.word	0x40014000
 800ae0c:	40014400 	.word	0x40014400
 800ae10:	40014800 	.word	0x40014800
 800ae14:	40000400 	.word	0x40000400
 800ae18:	40000800 	.word	0x40000800
 800ae1c:	40000c00 	.word	0x40000c00
 800ae20:	40001800 	.word	0x40001800
 800ae24:	00010007 	.word	0x00010007

0800ae28 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 800ae28:	b580      	push	{r7, lr}
 800ae2a:	b086      	sub	sp, #24
 800ae2c:	af00      	add	r7, sp, #0
 800ae2e:	6078      	str	r0, [r7, #4]
 800ae30:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800ae32:	687b      	ldr	r3, [r7, #4]
 800ae34:	2b00      	cmp	r3, #0
 800ae36:	d101      	bne.n	800ae3c <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800ae38:	2301      	movs	r3, #1
 800ae3a:	e08f      	b.n	800af5c <HAL_TIM_Encoder_Init+0x134>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 800ae3c:	687b      	ldr	r3, [r7, #4]
 800ae3e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800ae42:	b2db      	uxtb	r3, r3
 800ae44:	2b00      	cmp	r3, #0
 800ae46:	d106      	bne.n	800ae56 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800ae48:	687b      	ldr	r3, [r7, #4]
 800ae4a:	2200      	movs	r2, #0
 800ae4c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800ae50:	6878      	ldr	r0, [r7, #4]
 800ae52:	f7f9 fc4d 	bl	80046f0 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ae56:	687b      	ldr	r3, [r7, #4]
 800ae58:	2202      	movs	r2, #2
 800ae5a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800ae5e:	687b      	ldr	r3, [r7, #4]
 800ae60:	681b      	ldr	r3, [r3, #0]
 800ae62:	6899      	ldr	r1, [r3, #8]
 800ae64:	687b      	ldr	r3, [r7, #4]
 800ae66:	681a      	ldr	r2, [r3, #0]
 800ae68:	4b3e      	ldr	r3, [pc, #248]	@ (800af64 <HAL_TIM_Encoder_Init+0x13c>)
 800ae6a:	400b      	ands	r3, r1
 800ae6c:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ae6e:	687b      	ldr	r3, [r7, #4]
 800ae70:	681a      	ldr	r2, [r3, #0]
 800ae72:	687b      	ldr	r3, [r7, #4]
 800ae74:	3304      	adds	r3, #4
 800ae76:	4619      	mov	r1, r3
 800ae78:	4610      	mov	r0, r2
 800ae7a:	f000 fa1d 	bl	800b2b8 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800ae7e:	687b      	ldr	r3, [r7, #4]
 800ae80:	681b      	ldr	r3, [r3, #0]
 800ae82:	689b      	ldr	r3, [r3, #8]
 800ae84:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800ae86:	687b      	ldr	r3, [r7, #4]
 800ae88:	681b      	ldr	r3, [r3, #0]
 800ae8a:	699b      	ldr	r3, [r3, #24]
 800ae8c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800ae8e:	687b      	ldr	r3, [r7, #4]
 800ae90:	681b      	ldr	r3, [r3, #0]
 800ae92:	6a1b      	ldr	r3, [r3, #32]
 800ae94:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800ae96:	683b      	ldr	r3, [r7, #0]
 800ae98:	681b      	ldr	r3, [r3, #0]
 800ae9a:	697a      	ldr	r2, [r7, #20]
 800ae9c:	4313      	orrs	r3, r2
 800ae9e:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 800aea0:	693a      	ldr	r2, [r7, #16]
 800aea2:	4b31      	ldr	r3, [pc, #196]	@ (800af68 <HAL_TIM_Encoder_Init+0x140>)
 800aea4:	4013      	ands	r3, r2
 800aea6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800aea8:	683b      	ldr	r3, [r7, #0]
 800aeaa:	689a      	ldr	r2, [r3, #8]
 800aeac:	683b      	ldr	r3, [r7, #0]
 800aeae:	699b      	ldr	r3, [r3, #24]
 800aeb0:	021b      	lsls	r3, r3, #8
 800aeb2:	4313      	orrs	r3, r2
 800aeb4:	693a      	ldr	r2, [r7, #16]
 800aeb6:	4313      	orrs	r3, r2
 800aeb8:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800aeba:	693a      	ldr	r2, [r7, #16]
 800aebc:	4b2b      	ldr	r3, [pc, #172]	@ (800af6c <HAL_TIM_Encoder_Init+0x144>)
 800aebe:	4013      	ands	r3, r2
 800aec0:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800aec2:	693a      	ldr	r2, [r7, #16]
 800aec4:	4b2a      	ldr	r3, [pc, #168]	@ (800af70 <HAL_TIM_Encoder_Init+0x148>)
 800aec6:	4013      	ands	r3, r2
 800aec8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800aeca:	683b      	ldr	r3, [r7, #0]
 800aecc:	68da      	ldr	r2, [r3, #12]
 800aece:	683b      	ldr	r3, [r7, #0]
 800aed0:	69db      	ldr	r3, [r3, #28]
 800aed2:	021b      	lsls	r3, r3, #8
 800aed4:	4313      	orrs	r3, r2
 800aed6:	693a      	ldr	r2, [r7, #16]
 800aed8:	4313      	orrs	r3, r2
 800aeda:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800aedc:	683b      	ldr	r3, [r7, #0]
 800aede:	691b      	ldr	r3, [r3, #16]
 800aee0:	011a      	lsls	r2, r3, #4
 800aee2:	683b      	ldr	r3, [r7, #0]
 800aee4:	6a1b      	ldr	r3, [r3, #32]
 800aee6:	031b      	lsls	r3, r3, #12
 800aee8:	4313      	orrs	r3, r2
 800aeea:	693a      	ldr	r2, [r7, #16]
 800aeec:	4313      	orrs	r3, r2
 800aeee:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800aef0:	68fb      	ldr	r3, [r7, #12]
 800aef2:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 800aef6:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800aef8:	68fb      	ldr	r3, [r7, #12]
 800aefa:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 800aefe:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800af00:	683b      	ldr	r3, [r7, #0]
 800af02:	685a      	ldr	r2, [r3, #4]
 800af04:	683b      	ldr	r3, [r7, #0]
 800af06:	695b      	ldr	r3, [r3, #20]
 800af08:	011b      	lsls	r3, r3, #4
 800af0a:	4313      	orrs	r3, r2
 800af0c:	68fa      	ldr	r2, [r7, #12]
 800af0e:	4313      	orrs	r3, r2
 800af10:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800af12:	687b      	ldr	r3, [r7, #4]
 800af14:	681b      	ldr	r3, [r3, #0]
 800af16:	697a      	ldr	r2, [r7, #20]
 800af18:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800af1a:	687b      	ldr	r3, [r7, #4]
 800af1c:	681b      	ldr	r3, [r3, #0]
 800af1e:	693a      	ldr	r2, [r7, #16]
 800af20:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800af22:	687b      	ldr	r3, [r7, #4]
 800af24:	681b      	ldr	r3, [r3, #0]
 800af26:	68fa      	ldr	r2, [r7, #12]
 800af28:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800af2a:	687b      	ldr	r3, [r7, #4]
 800af2c:	2201      	movs	r2, #1
 800af2e:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800af32:	687b      	ldr	r3, [r7, #4]
 800af34:	2201      	movs	r2, #1
 800af36:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800af3a:	687b      	ldr	r3, [r7, #4]
 800af3c:	2201      	movs	r2, #1
 800af3e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800af42:	687b      	ldr	r3, [r7, #4]
 800af44:	2201      	movs	r2, #1
 800af46:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800af4a:	687b      	ldr	r3, [r7, #4]
 800af4c:	2201      	movs	r2, #1
 800af4e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800af52:	687b      	ldr	r3, [r7, #4]
 800af54:	2201      	movs	r2, #1
 800af56:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800af5a:	2300      	movs	r3, #0
}
 800af5c:	4618      	mov	r0, r3
 800af5e:	3718      	adds	r7, #24
 800af60:	46bd      	mov	sp, r7
 800af62:	bd80      	pop	{r7, pc}
 800af64:	fffebff8 	.word	0xfffebff8
 800af68:	fffffcfc 	.word	0xfffffcfc
 800af6c:	fffff3f3 	.word	0xfffff3f3
 800af70:	ffff0f0f 	.word	0xffff0f0f

0800af74 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800af74:	b580      	push	{r7, lr}
 800af76:	b084      	sub	sp, #16
 800af78:	af00      	add	r7, sp, #0
 800af7a:	6078      	str	r0, [r7, #4]
 800af7c:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 800af7e:	687b      	ldr	r3, [r7, #4]
 800af80:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800af84:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800af86:	687b      	ldr	r3, [r7, #4]
 800af88:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800af8c:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 800af8e:	687b      	ldr	r3, [r7, #4]
 800af90:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800af94:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800af96:	687b      	ldr	r3, [r7, #4]
 800af98:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800af9c:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800af9e:	683b      	ldr	r3, [r7, #0]
 800afa0:	2b00      	cmp	r3, #0
 800afa2:	d110      	bne.n	800afc6 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800afa4:	7bfb      	ldrb	r3, [r7, #15]
 800afa6:	2b01      	cmp	r3, #1
 800afa8:	d102      	bne.n	800afb0 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800afaa:	7b7b      	ldrb	r3, [r7, #13]
 800afac:	2b01      	cmp	r3, #1
 800afae:	d001      	beq.n	800afb4 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 800afb0:	2301      	movs	r3, #1
 800afb2:	e069      	b.n	800b088 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800afb4:	687b      	ldr	r3, [r7, #4]
 800afb6:	2202      	movs	r2, #2
 800afb8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800afbc:	687b      	ldr	r3, [r7, #4]
 800afbe:	2202      	movs	r2, #2
 800afc0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800afc4:	e031      	b.n	800b02a <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800afc6:	683b      	ldr	r3, [r7, #0]
 800afc8:	2b04      	cmp	r3, #4
 800afca:	d110      	bne.n	800afee <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800afcc:	7bbb      	ldrb	r3, [r7, #14]
 800afce:	2b01      	cmp	r3, #1
 800afd0:	d102      	bne.n	800afd8 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800afd2:	7b3b      	ldrb	r3, [r7, #12]
 800afd4:	2b01      	cmp	r3, #1
 800afd6:	d001      	beq.n	800afdc <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 800afd8:	2301      	movs	r3, #1
 800afda:	e055      	b.n	800b088 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800afdc:	687b      	ldr	r3, [r7, #4]
 800afde:	2202      	movs	r2, #2
 800afe0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800afe4:	687b      	ldr	r3, [r7, #4]
 800afe6:	2202      	movs	r2, #2
 800afe8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800afec:	e01d      	b.n	800b02a <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800afee:	7bfb      	ldrb	r3, [r7, #15]
 800aff0:	2b01      	cmp	r3, #1
 800aff2:	d108      	bne.n	800b006 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800aff4:	7bbb      	ldrb	r3, [r7, #14]
 800aff6:	2b01      	cmp	r3, #1
 800aff8:	d105      	bne.n	800b006 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800affa:	7b7b      	ldrb	r3, [r7, #13]
 800affc:	2b01      	cmp	r3, #1
 800affe:	d102      	bne.n	800b006 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800b000:	7b3b      	ldrb	r3, [r7, #12]
 800b002:	2b01      	cmp	r3, #1
 800b004:	d001      	beq.n	800b00a <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 800b006:	2301      	movs	r3, #1
 800b008:	e03e      	b.n	800b088 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800b00a:	687b      	ldr	r3, [r7, #4]
 800b00c:	2202      	movs	r2, #2
 800b00e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800b012:	687b      	ldr	r3, [r7, #4]
 800b014:	2202      	movs	r2, #2
 800b016:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800b01a:	687b      	ldr	r3, [r7, #4]
 800b01c:	2202      	movs	r2, #2
 800b01e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800b022:	687b      	ldr	r3, [r7, #4]
 800b024:	2202      	movs	r2, #2
 800b026:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800b02a:	683b      	ldr	r3, [r7, #0]
 800b02c:	2b00      	cmp	r3, #0
 800b02e:	d003      	beq.n	800b038 <HAL_TIM_Encoder_Start+0xc4>
 800b030:	683b      	ldr	r3, [r7, #0]
 800b032:	2b04      	cmp	r3, #4
 800b034:	d008      	beq.n	800b048 <HAL_TIM_Encoder_Start+0xd4>
 800b036:	e00f      	b.n	800b058 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800b038:	687b      	ldr	r3, [r7, #4]
 800b03a:	681b      	ldr	r3, [r3, #0]
 800b03c:	2201      	movs	r2, #1
 800b03e:	2100      	movs	r1, #0
 800b040:	4618      	mov	r0, r3
 800b042:	f000 fcaf 	bl	800b9a4 <TIM_CCxChannelCmd>
      break;
 800b046:	e016      	b.n	800b076 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800b048:	687b      	ldr	r3, [r7, #4]
 800b04a:	681b      	ldr	r3, [r3, #0]
 800b04c:	2201      	movs	r2, #1
 800b04e:	2104      	movs	r1, #4
 800b050:	4618      	mov	r0, r3
 800b052:	f000 fca7 	bl	800b9a4 <TIM_CCxChannelCmd>
      break;
 800b056:	e00e      	b.n	800b076 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 800b058:	687b      	ldr	r3, [r7, #4]
 800b05a:	681b      	ldr	r3, [r3, #0]
 800b05c:	2201      	movs	r2, #1
 800b05e:	2100      	movs	r1, #0
 800b060:	4618      	mov	r0, r3
 800b062:	f000 fc9f 	bl	800b9a4 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800b066:	687b      	ldr	r3, [r7, #4]
 800b068:	681b      	ldr	r3, [r3, #0]
 800b06a:	2201      	movs	r2, #1
 800b06c:	2104      	movs	r1, #4
 800b06e:	4618      	mov	r0, r3
 800b070:	f000 fc98 	bl	800b9a4 <TIM_CCxChannelCmd>
      break;
 800b074:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800b076:	687b      	ldr	r3, [r7, #4]
 800b078:	681b      	ldr	r3, [r3, #0]
 800b07a:	681a      	ldr	r2, [r3, #0]
 800b07c:	687b      	ldr	r3, [r7, #4]
 800b07e:	681b      	ldr	r3, [r3, #0]
 800b080:	f042 0201 	orr.w	r2, r2, #1
 800b084:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800b086:	2300      	movs	r3, #0
}
 800b088:	4618      	mov	r0, r3
 800b08a:	3710      	adds	r7, #16
 800b08c:	46bd      	mov	sp, r7
 800b08e:	bd80      	pop	{r7, pc}

0800b090 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800b090:	b580      	push	{r7, lr}
 800b092:	b086      	sub	sp, #24
 800b094:	af00      	add	r7, sp, #0
 800b096:	60f8      	str	r0, [r7, #12]
 800b098:	60b9      	str	r1, [r7, #8]
 800b09a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800b09c:	2300      	movs	r3, #0
 800b09e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800b0a0:	68fb      	ldr	r3, [r7, #12]
 800b0a2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b0a6:	2b01      	cmp	r3, #1
 800b0a8:	d101      	bne.n	800b0ae <HAL_TIM_PWM_ConfigChannel+0x1e>
 800b0aa:	2302      	movs	r3, #2
 800b0ac:	e0ff      	b.n	800b2ae <HAL_TIM_PWM_ConfigChannel+0x21e>
 800b0ae:	68fb      	ldr	r3, [r7, #12]
 800b0b0:	2201      	movs	r2, #1
 800b0b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800b0b6:	687b      	ldr	r3, [r7, #4]
 800b0b8:	2b14      	cmp	r3, #20
 800b0ba:	f200 80f0 	bhi.w	800b29e <HAL_TIM_PWM_ConfigChannel+0x20e>
 800b0be:	a201      	add	r2, pc, #4	@ (adr r2, 800b0c4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800b0c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b0c4:	0800b119 	.word	0x0800b119
 800b0c8:	0800b29f 	.word	0x0800b29f
 800b0cc:	0800b29f 	.word	0x0800b29f
 800b0d0:	0800b29f 	.word	0x0800b29f
 800b0d4:	0800b159 	.word	0x0800b159
 800b0d8:	0800b29f 	.word	0x0800b29f
 800b0dc:	0800b29f 	.word	0x0800b29f
 800b0e0:	0800b29f 	.word	0x0800b29f
 800b0e4:	0800b19b 	.word	0x0800b19b
 800b0e8:	0800b29f 	.word	0x0800b29f
 800b0ec:	0800b29f 	.word	0x0800b29f
 800b0f0:	0800b29f 	.word	0x0800b29f
 800b0f4:	0800b1db 	.word	0x0800b1db
 800b0f8:	0800b29f 	.word	0x0800b29f
 800b0fc:	0800b29f 	.word	0x0800b29f
 800b100:	0800b29f 	.word	0x0800b29f
 800b104:	0800b21d 	.word	0x0800b21d
 800b108:	0800b29f 	.word	0x0800b29f
 800b10c:	0800b29f 	.word	0x0800b29f
 800b110:	0800b29f 	.word	0x0800b29f
 800b114:	0800b25d 	.word	0x0800b25d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800b118:	68fb      	ldr	r3, [r7, #12]
 800b11a:	681b      	ldr	r3, [r3, #0]
 800b11c:	68b9      	ldr	r1, [r7, #8]
 800b11e:	4618      	mov	r0, r3
 800b120:	f000 f96a 	bl	800b3f8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800b124:	68fb      	ldr	r3, [r7, #12]
 800b126:	681b      	ldr	r3, [r3, #0]
 800b128:	699a      	ldr	r2, [r3, #24]
 800b12a:	68fb      	ldr	r3, [r7, #12]
 800b12c:	681b      	ldr	r3, [r3, #0]
 800b12e:	f042 0208 	orr.w	r2, r2, #8
 800b132:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800b134:	68fb      	ldr	r3, [r7, #12]
 800b136:	681b      	ldr	r3, [r3, #0]
 800b138:	699a      	ldr	r2, [r3, #24]
 800b13a:	68fb      	ldr	r3, [r7, #12]
 800b13c:	681b      	ldr	r3, [r3, #0]
 800b13e:	f022 0204 	bic.w	r2, r2, #4
 800b142:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800b144:	68fb      	ldr	r3, [r7, #12]
 800b146:	681b      	ldr	r3, [r3, #0]
 800b148:	6999      	ldr	r1, [r3, #24]
 800b14a:	68bb      	ldr	r3, [r7, #8]
 800b14c:	691a      	ldr	r2, [r3, #16]
 800b14e:	68fb      	ldr	r3, [r7, #12]
 800b150:	681b      	ldr	r3, [r3, #0]
 800b152:	430a      	orrs	r2, r1
 800b154:	619a      	str	r2, [r3, #24]
      break;
 800b156:	e0a5      	b.n	800b2a4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800b158:	68fb      	ldr	r3, [r7, #12]
 800b15a:	681b      	ldr	r3, [r3, #0]
 800b15c:	68b9      	ldr	r1, [r7, #8]
 800b15e:	4618      	mov	r0, r3
 800b160:	f000 f9da 	bl	800b518 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800b164:	68fb      	ldr	r3, [r7, #12]
 800b166:	681b      	ldr	r3, [r3, #0]
 800b168:	699a      	ldr	r2, [r3, #24]
 800b16a:	68fb      	ldr	r3, [r7, #12]
 800b16c:	681b      	ldr	r3, [r3, #0]
 800b16e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800b172:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800b174:	68fb      	ldr	r3, [r7, #12]
 800b176:	681b      	ldr	r3, [r3, #0]
 800b178:	699a      	ldr	r2, [r3, #24]
 800b17a:	68fb      	ldr	r3, [r7, #12]
 800b17c:	681b      	ldr	r3, [r3, #0]
 800b17e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800b182:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800b184:	68fb      	ldr	r3, [r7, #12]
 800b186:	681b      	ldr	r3, [r3, #0]
 800b188:	6999      	ldr	r1, [r3, #24]
 800b18a:	68bb      	ldr	r3, [r7, #8]
 800b18c:	691b      	ldr	r3, [r3, #16]
 800b18e:	021a      	lsls	r2, r3, #8
 800b190:	68fb      	ldr	r3, [r7, #12]
 800b192:	681b      	ldr	r3, [r3, #0]
 800b194:	430a      	orrs	r2, r1
 800b196:	619a      	str	r2, [r3, #24]
      break;
 800b198:	e084      	b.n	800b2a4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800b19a:	68fb      	ldr	r3, [r7, #12]
 800b19c:	681b      	ldr	r3, [r3, #0]
 800b19e:	68b9      	ldr	r1, [r7, #8]
 800b1a0:	4618      	mov	r0, r3
 800b1a2:	f000 fa43 	bl	800b62c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800b1a6:	68fb      	ldr	r3, [r7, #12]
 800b1a8:	681b      	ldr	r3, [r3, #0]
 800b1aa:	69da      	ldr	r2, [r3, #28]
 800b1ac:	68fb      	ldr	r3, [r7, #12]
 800b1ae:	681b      	ldr	r3, [r3, #0]
 800b1b0:	f042 0208 	orr.w	r2, r2, #8
 800b1b4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800b1b6:	68fb      	ldr	r3, [r7, #12]
 800b1b8:	681b      	ldr	r3, [r3, #0]
 800b1ba:	69da      	ldr	r2, [r3, #28]
 800b1bc:	68fb      	ldr	r3, [r7, #12]
 800b1be:	681b      	ldr	r3, [r3, #0]
 800b1c0:	f022 0204 	bic.w	r2, r2, #4
 800b1c4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800b1c6:	68fb      	ldr	r3, [r7, #12]
 800b1c8:	681b      	ldr	r3, [r3, #0]
 800b1ca:	69d9      	ldr	r1, [r3, #28]
 800b1cc:	68bb      	ldr	r3, [r7, #8]
 800b1ce:	691a      	ldr	r2, [r3, #16]
 800b1d0:	68fb      	ldr	r3, [r7, #12]
 800b1d2:	681b      	ldr	r3, [r3, #0]
 800b1d4:	430a      	orrs	r2, r1
 800b1d6:	61da      	str	r2, [r3, #28]
      break;
 800b1d8:	e064      	b.n	800b2a4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800b1da:	68fb      	ldr	r3, [r7, #12]
 800b1dc:	681b      	ldr	r3, [r3, #0]
 800b1de:	68b9      	ldr	r1, [r7, #8]
 800b1e0:	4618      	mov	r0, r3
 800b1e2:	f000 faab 	bl	800b73c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800b1e6:	68fb      	ldr	r3, [r7, #12]
 800b1e8:	681b      	ldr	r3, [r3, #0]
 800b1ea:	69da      	ldr	r2, [r3, #28]
 800b1ec:	68fb      	ldr	r3, [r7, #12]
 800b1ee:	681b      	ldr	r3, [r3, #0]
 800b1f0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800b1f4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800b1f6:	68fb      	ldr	r3, [r7, #12]
 800b1f8:	681b      	ldr	r3, [r3, #0]
 800b1fa:	69da      	ldr	r2, [r3, #28]
 800b1fc:	68fb      	ldr	r3, [r7, #12]
 800b1fe:	681b      	ldr	r3, [r3, #0]
 800b200:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800b204:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800b206:	68fb      	ldr	r3, [r7, #12]
 800b208:	681b      	ldr	r3, [r3, #0]
 800b20a:	69d9      	ldr	r1, [r3, #28]
 800b20c:	68bb      	ldr	r3, [r7, #8]
 800b20e:	691b      	ldr	r3, [r3, #16]
 800b210:	021a      	lsls	r2, r3, #8
 800b212:	68fb      	ldr	r3, [r7, #12]
 800b214:	681b      	ldr	r3, [r3, #0]
 800b216:	430a      	orrs	r2, r1
 800b218:	61da      	str	r2, [r3, #28]
      break;
 800b21a:	e043      	b.n	800b2a4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800b21c:	68fb      	ldr	r3, [r7, #12]
 800b21e:	681b      	ldr	r3, [r3, #0]
 800b220:	68b9      	ldr	r1, [r7, #8]
 800b222:	4618      	mov	r0, r3
 800b224:	f000 faf4 	bl	800b810 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800b228:	68fb      	ldr	r3, [r7, #12]
 800b22a:	681b      	ldr	r3, [r3, #0]
 800b22c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800b22e:	68fb      	ldr	r3, [r7, #12]
 800b230:	681b      	ldr	r3, [r3, #0]
 800b232:	f042 0208 	orr.w	r2, r2, #8
 800b236:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800b238:	68fb      	ldr	r3, [r7, #12]
 800b23a:	681b      	ldr	r3, [r3, #0]
 800b23c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800b23e:	68fb      	ldr	r3, [r7, #12]
 800b240:	681b      	ldr	r3, [r3, #0]
 800b242:	f022 0204 	bic.w	r2, r2, #4
 800b246:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800b248:	68fb      	ldr	r3, [r7, #12]
 800b24a:	681b      	ldr	r3, [r3, #0]
 800b24c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800b24e:	68bb      	ldr	r3, [r7, #8]
 800b250:	691a      	ldr	r2, [r3, #16]
 800b252:	68fb      	ldr	r3, [r7, #12]
 800b254:	681b      	ldr	r3, [r3, #0]
 800b256:	430a      	orrs	r2, r1
 800b258:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800b25a:	e023      	b.n	800b2a4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800b25c:	68fb      	ldr	r3, [r7, #12]
 800b25e:	681b      	ldr	r3, [r3, #0]
 800b260:	68b9      	ldr	r1, [r7, #8]
 800b262:	4618      	mov	r0, r3
 800b264:	f000 fb38 	bl	800b8d8 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800b268:	68fb      	ldr	r3, [r7, #12]
 800b26a:	681b      	ldr	r3, [r3, #0]
 800b26c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800b26e:	68fb      	ldr	r3, [r7, #12]
 800b270:	681b      	ldr	r3, [r3, #0]
 800b272:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800b276:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800b278:	68fb      	ldr	r3, [r7, #12]
 800b27a:	681b      	ldr	r3, [r3, #0]
 800b27c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800b27e:	68fb      	ldr	r3, [r7, #12]
 800b280:	681b      	ldr	r3, [r3, #0]
 800b282:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800b286:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800b288:	68fb      	ldr	r3, [r7, #12]
 800b28a:	681b      	ldr	r3, [r3, #0]
 800b28c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800b28e:	68bb      	ldr	r3, [r7, #8]
 800b290:	691b      	ldr	r3, [r3, #16]
 800b292:	021a      	lsls	r2, r3, #8
 800b294:	68fb      	ldr	r3, [r7, #12]
 800b296:	681b      	ldr	r3, [r3, #0]
 800b298:	430a      	orrs	r2, r1
 800b29a:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 800b29c:	e002      	b.n	800b2a4 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800b29e:	2301      	movs	r3, #1
 800b2a0:	75fb      	strb	r3, [r7, #23]
      break;
 800b2a2:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800b2a4:	68fb      	ldr	r3, [r7, #12]
 800b2a6:	2200      	movs	r2, #0
 800b2a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800b2ac:	7dfb      	ldrb	r3, [r7, #23]
}
 800b2ae:	4618      	mov	r0, r3
 800b2b0:	3718      	adds	r7, #24
 800b2b2:	46bd      	mov	sp, r7
 800b2b4:	bd80      	pop	{r7, pc}
 800b2b6:	bf00      	nop

0800b2b8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800b2b8:	b480      	push	{r7}
 800b2ba:	b085      	sub	sp, #20
 800b2bc:	af00      	add	r7, sp, #0
 800b2be:	6078      	str	r0, [r7, #4]
 800b2c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800b2c2:	687b      	ldr	r3, [r7, #4]
 800b2c4:	681b      	ldr	r3, [r3, #0]
 800b2c6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800b2c8:	687b      	ldr	r3, [r7, #4]
 800b2ca:	4a43      	ldr	r2, [pc, #268]	@ (800b3d8 <TIM_Base_SetConfig+0x120>)
 800b2cc:	4293      	cmp	r3, r2
 800b2ce:	d013      	beq.n	800b2f8 <TIM_Base_SetConfig+0x40>
 800b2d0:	687b      	ldr	r3, [r7, #4]
 800b2d2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b2d6:	d00f      	beq.n	800b2f8 <TIM_Base_SetConfig+0x40>
 800b2d8:	687b      	ldr	r3, [r7, #4]
 800b2da:	4a40      	ldr	r2, [pc, #256]	@ (800b3dc <TIM_Base_SetConfig+0x124>)
 800b2dc:	4293      	cmp	r3, r2
 800b2de:	d00b      	beq.n	800b2f8 <TIM_Base_SetConfig+0x40>
 800b2e0:	687b      	ldr	r3, [r7, #4]
 800b2e2:	4a3f      	ldr	r2, [pc, #252]	@ (800b3e0 <TIM_Base_SetConfig+0x128>)
 800b2e4:	4293      	cmp	r3, r2
 800b2e6:	d007      	beq.n	800b2f8 <TIM_Base_SetConfig+0x40>
 800b2e8:	687b      	ldr	r3, [r7, #4]
 800b2ea:	4a3e      	ldr	r2, [pc, #248]	@ (800b3e4 <TIM_Base_SetConfig+0x12c>)
 800b2ec:	4293      	cmp	r3, r2
 800b2ee:	d003      	beq.n	800b2f8 <TIM_Base_SetConfig+0x40>
 800b2f0:	687b      	ldr	r3, [r7, #4]
 800b2f2:	4a3d      	ldr	r2, [pc, #244]	@ (800b3e8 <TIM_Base_SetConfig+0x130>)
 800b2f4:	4293      	cmp	r3, r2
 800b2f6:	d108      	bne.n	800b30a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800b2f8:	68fb      	ldr	r3, [r7, #12]
 800b2fa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b2fe:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800b300:	683b      	ldr	r3, [r7, #0]
 800b302:	685b      	ldr	r3, [r3, #4]
 800b304:	68fa      	ldr	r2, [r7, #12]
 800b306:	4313      	orrs	r3, r2
 800b308:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800b30a:	687b      	ldr	r3, [r7, #4]
 800b30c:	4a32      	ldr	r2, [pc, #200]	@ (800b3d8 <TIM_Base_SetConfig+0x120>)
 800b30e:	4293      	cmp	r3, r2
 800b310:	d01f      	beq.n	800b352 <TIM_Base_SetConfig+0x9a>
 800b312:	687b      	ldr	r3, [r7, #4]
 800b314:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b318:	d01b      	beq.n	800b352 <TIM_Base_SetConfig+0x9a>
 800b31a:	687b      	ldr	r3, [r7, #4]
 800b31c:	4a2f      	ldr	r2, [pc, #188]	@ (800b3dc <TIM_Base_SetConfig+0x124>)
 800b31e:	4293      	cmp	r3, r2
 800b320:	d017      	beq.n	800b352 <TIM_Base_SetConfig+0x9a>
 800b322:	687b      	ldr	r3, [r7, #4]
 800b324:	4a2e      	ldr	r2, [pc, #184]	@ (800b3e0 <TIM_Base_SetConfig+0x128>)
 800b326:	4293      	cmp	r3, r2
 800b328:	d013      	beq.n	800b352 <TIM_Base_SetConfig+0x9a>
 800b32a:	687b      	ldr	r3, [r7, #4]
 800b32c:	4a2d      	ldr	r2, [pc, #180]	@ (800b3e4 <TIM_Base_SetConfig+0x12c>)
 800b32e:	4293      	cmp	r3, r2
 800b330:	d00f      	beq.n	800b352 <TIM_Base_SetConfig+0x9a>
 800b332:	687b      	ldr	r3, [r7, #4]
 800b334:	4a2c      	ldr	r2, [pc, #176]	@ (800b3e8 <TIM_Base_SetConfig+0x130>)
 800b336:	4293      	cmp	r3, r2
 800b338:	d00b      	beq.n	800b352 <TIM_Base_SetConfig+0x9a>
 800b33a:	687b      	ldr	r3, [r7, #4]
 800b33c:	4a2b      	ldr	r2, [pc, #172]	@ (800b3ec <TIM_Base_SetConfig+0x134>)
 800b33e:	4293      	cmp	r3, r2
 800b340:	d007      	beq.n	800b352 <TIM_Base_SetConfig+0x9a>
 800b342:	687b      	ldr	r3, [r7, #4]
 800b344:	4a2a      	ldr	r2, [pc, #168]	@ (800b3f0 <TIM_Base_SetConfig+0x138>)
 800b346:	4293      	cmp	r3, r2
 800b348:	d003      	beq.n	800b352 <TIM_Base_SetConfig+0x9a>
 800b34a:	687b      	ldr	r3, [r7, #4]
 800b34c:	4a29      	ldr	r2, [pc, #164]	@ (800b3f4 <TIM_Base_SetConfig+0x13c>)
 800b34e:	4293      	cmp	r3, r2
 800b350:	d108      	bne.n	800b364 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800b352:	68fb      	ldr	r3, [r7, #12]
 800b354:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b358:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800b35a:	683b      	ldr	r3, [r7, #0]
 800b35c:	68db      	ldr	r3, [r3, #12]
 800b35e:	68fa      	ldr	r2, [r7, #12]
 800b360:	4313      	orrs	r3, r2
 800b362:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800b364:	68fb      	ldr	r3, [r7, #12]
 800b366:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800b36a:	683b      	ldr	r3, [r7, #0]
 800b36c:	695b      	ldr	r3, [r3, #20]
 800b36e:	4313      	orrs	r3, r2
 800b370:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800b372:	683b      	ldr	r3, [r7, #0]
 800b374:	689a      	ldr	r2, [r3, #8]
 800b376:	687b      	ldr	r3, [r7, #4]
 800b378:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800b37a:	683b      	ldr	r3, [r7, #0]
 800b37c:	681a      	ldr	r2, [r3, #0]
 800b37e:	687b      	ldr	r3, [r7, #4]
 800b380:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800b382:	687b      	ldr	r3, [r7, #4]
 800b384:	4a14      	ldr	r2, [pc, #80]	@ (800b3d8 <TIM_Base_SetConfig+0x120>)
 800b386:	4293      	cmp	r3, r2
 800b388:	d00f      	beq.n	800b3aa <TIM_Base_SetConfig+0xf2>
 800b38a:	687b      	ldr	r3, [r7, #4]
 800b38c:	4a16      	ldr	r2, [pc, #88]	@ (800b3e8 <TIM_Base_SetConfig+0x130>)
 800b38e:	4293      	cmp	r3, r2
 800b390:	d00b      	beq.n	800b3aa <TIM_Base_SetConfig+0xf2>
 800b392:	687b      	ldr	r3, [r7, #4]
 800b394:	4a15      	ldr	r2, [pc, #84]	@ (800b3ec <TIM_Base_SetConfig+0x134>)
 800b396:	4293      	cmp	r3, r2
 800b398:	d007      	beq.n	800b3aa <TIM_Base_SetConfig+0xf2>
 800b39a:	687b      	ldr	r3, [r7, #4]
 800b39c:	4a14      	ldr	r2, [pc, #80]	@ (800b3f0 <TIM_Base_SetConfig+0x138>)
 800b39e:	4293      	cmp	r3, r2
 800b3a0:	d003      	beq.n	800b3aa <TIM_Base_SetConfig+0xf2>
 800b3a2:	687b      	ldr	r3, [r7, #4]
 800b3a4:	4a13      	ldr	r2, [pc, #76]	@ (800b3f4 <TIM_Base_SetConfig+0x13c>)
 800b3a6:	4293      	cmp	r3, r2
 800b3a8:	d103      	bne.n	800b3b2 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800b3aa:	683b      	ldr	r3, [r7, #0]
 800b3ac:	691a      	ldr	r2, [r3, #16]
 800b3ae:	687b      	ldr	r3, [r7, #4]
 800b3b0:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800b3b2:	687b      	ldr	r3, [r7, #4]
 800b3b4:	681b      	ldr	r3, [r3, #0]
 800b3b6:	f043 0204 	orr.w	r2, r3, #4
 800b3ba:	687b      	ldr	r3, [r7, #4]
 800b3bc:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800b3be:	687b      	ldr	r3, [r7, #4]
 800b3c0:	2201      	movs	r2, #1
 800b3c2:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800b3c4:	687b      	ldr	r3, [r7, #4]
 800b3c6:	68fa      	ldr	r2, [r7, #12]
 800b3c8:	601a      	str	r2, [r3, #0]
}
 800b3ca:	bf00      	nop
 800b3cc:	3714      	adds	r7, #20
 800b3ce:	46bd      	mov	sp, r7
 800b3d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3d4:	4770      	bx	lr
 800b3d6:	bf00      	nop
 800b3d8:	40010000 	.word	0x40010000
 800b3dc:	40000400 	.word	0x40000400
 800b3e0:	40000800 	.word	0x40000800
 800b3e4:	40000c00 	.word	0x40000c00
 800b3e8:	40010400 	.word	0x40010400
 800b3ec:	40014000 	.word	0x40014000
 800b3f0:	40014400 	.word	0x40014400
 800b3f4:	40014800 	.word	0x40014800

0800b3f8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b3f8:	b480      	push	{r7}
 800b3fa:	b087      	sub	sp, #28
 800b3fc:	af00      	add	r7, sp, #0
 800b3fe:	6078      	str	r0, [r7, #4]
 800b400:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b402:	687b      	ldr	r3, [r7, #4]
 800b404:	6a1b      	ldr	r3, [r3, #32]
 800b406:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b408:	687b      	ldr	r3, [r7, #4]
 800b40a:	6a1b      	ldr	r3, [r3, #32]
 800b40c:	f023 0201 	bic.w	r2, r3, #1
 800b410:	687b      	ldr	r3, [r7, #4]
 800b412:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b414:	687b      	ldr	r3, [r7, #4]
 800b416:	685b      	ldr	r3, [r3, #4]
 800b418:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800b41a:	687b      	ldr	r3, [r7, #4]
 800b41c:	699b      	ldr	r3, [r3, #24]
 800b41e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800b420:	68fa      	ldr	r2, [r7, #12]
 800b422:	4b37      	ldr	r3, [pc, #220]	@ (800b500 <TIM_OC1_SetConfig+0x108>)
 800b424:	4013      	ands	r3, r2
 800b426:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800b428:	68fb      	ldr	r3, [r7, #12]
 800b42a:	f023 0303 	bic.w	r3, r3, #3
 800b42e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b430:	683b      	ldr	r3, [r7, #0]
 800b432:	681b      	ldr	r3, [r3, #0]
 800b434:	68fa      	ldr	r2, [r7, #12]
 800b436:	4313      	orrs	r3, r2
 800b438:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800b43a:	697b      	ldr	r3, [r7, #20]
 800b43c:	f023 0302 	bic.w	r3, r3, #2
 800b440:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800b442:	683b      	ldr	r3, [r7, #0]
 800b444:	689b      	ldr	r3, [r3, #8]
 800b446:	697a      	ldr	r2, [r7, #20]
 800b448:	4313      	orrs	r3, r2
 800b44a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800b44c:	687b      	ldr	r3, [r7, #4]
 800b44e:	4a2d      	ldr	r2, [pc, #180]	@ (800b504 <TIM_OC1_SetConfig+0x10c>)
 800b450:	4293      	cmp	r3, r2
 800b452:	d00f      	beq.n	800b474 <TIM_OC1_SetConfig+0x7c>
 800b454:	687b      	ldr	r3, [r7, #4]
 800b456:	4a2c      	ldr	r2, [pc, #176]	@ (800b508 <TIM_OC1_SetConfig+0x110>)
 800b458:	4293      	cmp	r3, r2
 800b45a:	d00b      	beq.n	800b474 <TIM_OC1_SetConfig+0x7c>
 800b45c:	687b      	ldr	r3, [r7, #4]
 800b45e:	4a2b      	ldr	r2, [pc, #172]	@ (800b50c <TIM_OC1_SetConfig+0x114>)
 800b460:	4293      	cmp	r3, r2
 800b462:	d007      	beq.n	800b474 <TIM_OC1_SetConfig+0x7c>
 800b464:	687b      	ldr	r3, [r7, #4]
 800b466:	4a2a      	ldr	r2, [pc, #168]	@ (800b510 <TIM_OC1_SetConfig+0x118>)
 800b468:	4293      	cmp	r3, r2
 800b46a:	d003      	beq.n	800b474 <TIM_OC1_SetConfig+0x7c>
 800b46c:	687b      	ldr	r3, [r7, #4]
 800b46e:	4a29      	ldr	r2, [pc, #164]	@ (800b514 <TIM_OC1_SetConfig+0x11c>)
 800b470:	4293      	cmp	r3, r2
 800b472:	d10c      	bne.n	800b48e <TIM_OC1_SetConfig+0x96>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800b474:	697b      	ldr	r3, [r7, #20]
 800b476:	f023 0308 	bic.w	r3, r3, #8
 800b47a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800b47c:	683b      	ldr	r3, [r7, #0]
 800b47e:	68db      	ldr	r3, [r3, #12]
 800b480:	697a      	ldr	r2, [r7, #20]
 800b482:	4313      	orrs	r3, r2
 800b484:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800b486:	697b      	ldr	r3, [r7, #20]
 800b488:	f023 0304 	bic.w	r3, r3, #4
 800b48c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b48e:	687b      	ldr	r3, [r7, #4]
 800b490:	4a1c      	ldr	r2, [pc, #112]	@ (800b504 <TIM_OC1_SetConfig+0x10c>)
 800b492:	4293      	cmp	r3, r2
 800b494:	d00f      	beq.n	800b4b6 <TIM_OC1_SetConfig+0xbe>
 800b496:	687b      	ldr	r3, [r7, #4]
 800b498:	4a1b      	ldr	r2, [pc, #108]	@ (800b508 <TIM_OC1_SetConfig+0x110>)
 800b49a:	4293      	cmp	r3, r2
 800b49c:	d00b      	beq.n	800b4b6 <TIM_OC1_SetConfig+0xbe>
 800b49e:	687b      	ldr	r3, [r7, #4]
 800b4a0:	4a1a      	ldr	r2, [pc, #104]	@ (800b50c <TIM_OC1_SetConfig+0x114>)
 800b4a2:	4293      	cmp	r3, r2
 800b4a4:	d007      	beq.n	800b4b6 <TIM_OC1_SetConfig+0xbe>
 800b4a6:	687b      	ldr	r3, [r7, #4]
 800b4a8:	4a19      	ldr	r2, [pc, #100]	@ (800b510 <TIM_OC1_SetConfig+0x118>)
 800b4aa:	4293      	cmp	r3, r2
 800b4ac:	d003      	beq.n	800b4b6 <TIM_OC1_SetConfig+0xbe>
 800b4ae:	687b      	ldr	r3, [r7, #4]
 800b4b0:	4a18      	ldr	r2, [pc, #96]	@ (800b514 <TIM_OC1_SetConfig+0x11c>)
 800b4b2:	4293      	cmp	r3, r2
 800b4b4:	d111      	bne.n	800b4da <TIM_OC1_SetConfig+0xe2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800b4b6:	693b      	ldr	r3, [r7, #16]
 800b4b8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b4bc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800b4be:	693b      	ldr	r3, [r7, #16]
 800b4c0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800b4c4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800b4c6:	683b      	ldr	r3, [r7, #0]
 800b4c8:	695b      	ldr	r3, [r3, #20]
 800b4ca:	693a      	ldr	r2, [r7, #16]
 800b4cc:	4313      	orrs	r3, r2
 800b4ce:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800b4d0:	683b      	ldr	r3, [r7, #0]
 800b4d2:	699b      	ldr	r3, [r3, #24]
 800b4d4:	693a      	ldr	r2, [r7, #16]
 800b4d6:	4313      	orrs	r3, r2
 800b4d8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b4da:	687b      	ldr	r3, [r7, #4]
 800b4dc:	693a      	ldr	r2, [r7, #16]
 800b4de:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800b4e0:	687b      	ldr	r3, [r7, #4]
 800b4e2:	68fa      	ldr	r2, [r7, #12]
 800b4e4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800b4e6:	683b      	ldr	r3, [r7, #0]
 800b4e8:	685a      	ldr	r2, [r3, #4]
 800b4ea:	687b      	ldr	r3, [r7, #4]
 800b4ec:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b4ee:	687b      	ldr	r3, [r7, #4]
 800b4f0:	697a      	ldr	r2, [r7, #20]
 800b4f2:	621a      	str	r2, [r3, #32]
}
 800b4f4:	bf00      	nop
 800b4f6:	371c      	adds	r7, #28
 800b4f8:	46bd      	mov	sp, r7
 800b4fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4fe:	4770      	bx	lr
 800b500:	fffeff8f 	.word	0xfffeff8f
 800b504:	40010000 	.word	0x40010000
 800b508:	40010400 	.word	0x40010400
 800b50c:	40014000 	.word	0x40014000
 800b510:	40014400 	.word	0x40014400
 800b514:	40014800 	.word	0x40014800

0800b518 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b518:	b480      	push	{r7}
 800b51a:	b087      	sub	sp, #28
 800b51c:	af00      	add	r7, sp, #0
 800b51e:	6078      	str	r0, [r7, #4]
 800b520:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b522:	687b      	ldr	r3, [r7, #4]
 800b524:	6a1b      	ldr	r3, [r3, #32]
 800b526:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b528:	687b      	ldr	r3, [r7, #4]
 800b52a:	6a1b      	ldr	r3, [r3, #32]
 800b52c:	f023 0210 	bic.w	r2, r3, #16
 800b530:	687b      	ldr	r3, [r7, #4]
 800b532:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b534:	687b      	ldr	r3, [r7, #4]
 800b536:	685b      	ldr	r3, [r3, #4]
 800b538:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800b53a:	687b      	ldr	r3, [r7, #4]
 800b53c:	699b      	ldr	r3, [r3, #24]
 800b53e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800b540:	68fa      	ldr	r2, [r7, #12]
 800b542:	4b34      	ldr	r3, [pc, #208]	@ (800b614 <TIM_OC2_SetConfig+0xfc>)
 800b544:	4013      	ands	r3, r2
 800b546:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800b548:	68fb      	ldr	r3, [r7, #12]
 800b54a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b54e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b550:	683b      	ldr	r3, [r7, #0]
 800b552:	681b      	ldr	r3, [r3, #0]
 800b554:	021b      	lsls	r3, r3, #8
 800b556:	68fa      	ldr	r2, [r7, #12]
 800b558:	4313      	orrs	r3, r2
 800b55a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800b55c:	697b      	ldr	r3, [r7, #20]
 800b55e:	f023 0320 	bic.w	r3, r3, #32
 800b562:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800b564:	683b      	ldr	r3, [r7, #0]
 800b566:	689b      	ldr	r3, [r3, #8]
 800b568:	011b      	lsls	r3, r3, #4
 800b56a:	697a      	ldr	r2, [r7, #20]
 800b56c:	4313      	orrs	r3, r2
 800b56e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800b570:	687b      	ldr	r3, [r7, #4]
 800b572:	4a29      	ldr	r2, [pc, #164]	@ (800b618 <TIM_OC2_SetConfig+0x100>)
 800b574:	4293      	cmp	r3, r2
 800b576:	d003      	beq.n	800b580 <TIM_OC2_SetConfig+0x68>
 800b578:	687b      	ldr	r3, [r7, #4]
 800b57a:	4a28      	ldr	r2, [pc, #160]	@ (800b61c <TIM_OC2_SetConfig+0x104>)
 800b57c:	4293      	cmp	r3, r2
 800b57e:	d10d      	bne.n	800b59c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800b580:	697b      	ldr	r3, [r7, #20]
 800b582:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b586:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800b588:	683b      	ldr	r3, [r7, #0]
 800b58a:	68db      	ldr	r3, [r3, #12]
 800b58c:	011b      	lsls	r3, r3, #4
 800b58e:	697a      	ldr	r2, [r7, #20]
 800b590:	4313      	orrs	r3, r2
 800b592:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800b594:	697b      	ldr	r3, [r7, #20]
 800b596:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b59a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b59c:	687b      	ldr	r3, [r7, #4]
 800b59e:	4a1e      	ldr	r2, [pc, #120]	@ (800b618 <TIM_OC2_SetConfig+0x100>)
 800b5a0:	4293      	cmp	r3, r2
 800b5a2:	d00f      	beq.n	800b5c4 <TIM_OC2_SetConfig+0xac>
 800b5a4:	687b      	ldr	r3, [r7, #4]
 800b5a6:	4a1d      	ldr	r2, [pc, #116]	@ (800b61c <TIM_OC2_SetConfig+0x104>)
 800b5a8:	4293      	cmp	r3, r2
 800b5aa:	d00b      	beq.n	800b5c4 <TIM_OC2_SetConfig+0xac>
 800b5ac:	687b      	ldr	r3, [r7, #4]
 800b5ae:	4a1c      	ldr	r2, [pc, #112]	@ (800b620 <TIM_OC2_SetConfig+0x108>)
 800b5b0:	4293      	cmp	r3, r2
 800b5b2:	d007      	beq.n	800b5c4 <TIM_OC2_SetConfig+0xac>
 800b5b4:	687b      	ldr	r3, [r7, #4]
 800b5b6:	4a1b      	ldr	r2, [pc, #108]	@ (800b624 <TIM_OC2_SetConfig+0x10c>)
 800b5b8:	4293      	cmp	r3, r2
 800b5ba:	d003      	beq.n	800b5c4 <TIM_OC2_SetConfig+0xac>
 800b5bc:	687b      	ldr	r3, [r7, #4]
 800b5be:	4a1a      	ldr	r2, [pc, #104]	@ (800b628 <TIM_OC2_SetConfig+0x110>)
 800b5c0:	4293      	cmp	r3, r2
 800b5c2:	d113      	bne.n	800b5ec <TIM_OC2_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800b5c4:	693b      	ldr	r3, [r7, #16]
 800b5c6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800b5ca:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800b5cc:	693b      	ldr	r3, [r7, #16]
 800b5ce:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800b5d2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800b5d4:	683b      	ldr	r3, [r7, #0]
 800b5d6:	695b      	ldr	r3, [r3, #20]
 800b5d8:	009b      	lsls	r3, r3, #2
 800b5da:	693a      	ldr	r2, [r7, #16]
 800b5dc:	4313      	orrs	r3, r2
 800b5de:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800b5e0:	683b      	ldr	r3, [r7, #0]
 800b5e2:	699b      	ldr	r3, [r3, #24]
 800b5e4:	009b      	lsls	r3, r3, #2
 800b5e6:	693a      	ldr	r2, [r7, #16]
 800b5e8:	4313      	orrs	r3, r2
 800b5ea:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b5ec:	687b      	ldr	r3, [r7, #4]
 800b5ee:	693a      	ldr	r2, [r7, #16]
 800b5f0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800b5f2:	687b      	ldr	r3, [r7, #4]
 800b5f4:	68fa      	ldr	r2, [r7, #12]
 800b5f6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800b5f8:	683b      	ldr	r3, [r7, #0]
 800b5fa:	685a      	ldr	r2, [r3, #4]
 800b5fc:	687b      	ldr	r3, [r7, #4]
 800b5fe:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b600:	687b      	ldr	r3, [r7, #4]
 800b602:	697a      	ldr	r2, [r7, #20]
 800b604:	621a      	str	r2, [r3, #32]
}
 800b606:	bf00      	nop
 800b608:	371c      	adds	r7, #28
 800b60a:	46bd      	mov	sp, r7
 800b60c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b610:	4770      	bx	lr
 800b612:	bf00      	nop
 800b614:	feff8fff 	.word	0xfeff8fff
 800b618:	40010000 	.word	0x40010000
 800b61c:	40010400 	.word	0x40010400
 800b620:	40014000 	.word	0x40014000
 800b624:	40014400 	.word	0x40014400
 800b628:	40014800 	.word	0x40014800

0800b62c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b62c:	b480      	push	{r7}
 800b62e:	b087      	sub	sp, #28
 800b630:	af00      	add	r7, sp, #0
 800b632:	6078      	str	r0, [r7, #4]
 800b634:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b636:	687b      	ldr	r3, [r7, #4]
 800b638:	6a1b      	ldr	r3, [r3, #32]
 800b63a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800b63c:	687b      	ldr	r3, [r7, #4]
 800b63e:	6a1b      	ldr	r3, [r3, #32]
 800b640:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800b644:	687b      	ldr	r3, [r7, #4]
 800b646:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b648:	687b      	ldr	r3, [r7, #4]
 800b64a:	685b      	ldr	r3, [r3, #4]
 800b64c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800b64e:	687b      	ldr	r3, [r7, #4]
 800b650:	69db      	ldr	r3, [r3, #28]
 800b652:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800b654:	68fa      	ldr	r2, [r7, #12]
 800b656:	4b33      	ldr	r3, [pc, #204]	@ (800b724 <TIM_OC3_SetConfig+0xf8>)
 800b658:	4013      	ands	r3, r2
 800b65a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800b65c:	68fb      	ldr	r3, [r7, #12]
 800b65e:	f023 0303 	bic.w	r3, r3, #3
 800b662:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b664:	683b      	ldr	r3, [r7, #0]
 800b666:	681b      	ldr	r3, [r3, #0]
 800b668:	68fa      	ldr	r2, [r7, #12]
 800b66a:	4313      	orrs	r3, r2
 800b66c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800b66e:	697b      	ldr	r3, [r7, #20]
 800b670:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800b674:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800b676:	683b      	ldr	r3, [r7, #0]
 800b678:	689b      	ldr	r3, [r3, #8]
 800b67a:	021b      	lsls	r3, r3, #8
 800b67c:	697a      	ldr	r2, [r7, #20]
 800b67e:	4313      	orrs	r3, r2
 800b680:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800b682:	687b      	ldr	r3, [r7, #4]
 800b684:	4a28      	ldr	r2, [pc, #160]	@ (800b728 <TIM_OC3_SetConfig+0xfc>)
 800b686:	4293      	cmp	r3, r2
 800b688:	d003      	beq.n	800b692 <TIM_OC3_SetConfig+0x66>
 800b68a:	687b      	ldr	r3, [r7, #4]
 800b68c:	4a27      	ldr	r2, [pc, #156]	@ (800b72c <TIM_OC3_SetConfig+0x100>)
 800b68e:	4293      	cmp	r3, r2
 800b690:	d10d      	bne.n	800b6ae <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800b692:	697b      	ldr	r3, [r7, #20]
 800b694:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800b698:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800b69a:	683b      	ldr	r3, [r7, #0]
 800b69c:	68db      	ldr	r3, [r3, #12]
 800b69e:	021b      	lsls	r3, r3, #8
 800b6a0:	697a      	ldr	r2, [r7, #20]
 800b6a2:	4313      	orrs	r3, r2
 800b6a4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800b6a6:	697b      	ldr	r3, [r7, #20]
 800b6a8:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800b6ac:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b6ae:	687b      	ldr	r3, [r7, #4]
 800b6b0:	4a1d      	ldr	r2, [pc, #116]	@ (800b728 <TIM_OC3_SetConfig+0xfc>)
 800b6b2:	4293      	cmp	r3, r2
 800b6b4:	d00f      	beq.n	800b6d6 <TIM_OC3_SetConfig+0xaa>
 800b6b6:	687b      	ldr	r3, [r7, #4]
 800b6b8:	4a1c      	ldr	r2, [pc, #112]	@ (800b72c <TIM_OC3_SetConfig+0x100>)
 800b6ba:	4293      	cmp	r3, r2
 800b6bc:	d00b      	beq.n	800b6d6 <TIM_OC3_SetConfig+0xaa>
 800b6be:	687b      	ldr	r3, [r7, #4]
 800b6c0:	4a1b      	ldr	r2, [pc, #108]	@ (800b730 <TIM_OC3_SetConfig+0x104>)
 800b6c2:	4293      	cmp	r3, r2
 800b6c4:	d007      	beq.n	800b6d6 <TIM_OC3_SetConfig+0xaa>
 800b6c6:	687b      	ldr	r3, [r7, #4]
 800b6c8:	4a1a      	ldr	r2, [pc, #104]	@ (800b734 <TIM_OC3_SetConfig+0x108>)
 800b6ca:	4293      	cmp	r3, r2
 800b6cc:	d003      	beq.n	800b6d6 <TIM_OC3_SetConfig+0xaa>
 800b6ce:	687b      	ldr	r3, [r7, #4]
 800b6d0:	4a19      	ldr	r2, [pc, #100]	@ (800b738 <TIM_OC3_SetConfig+0x10c>)
 800b6d2:	4293      	cmp	r3, r2
 800b6d4:	d113      	bne.n	800b6fe <TIM_OC3_SetConfig+0xd2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800b6d6:	693b      	ldr	r3, [r7, #16]
 800b6d8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800b6dc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800b6de:	693b      	ldr	r3, [r7, #16]
 800b6e0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800b6e4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800b6e6:	683b      	ldr	r3, [r7, #0]
 800b6e8:	695b      	ldr	r3, [r3, #20]
 800b6ea:	011b      	lsls	r3, r3, #4
 800b6ec:	693a      	ldr	r2, [r7, #16]
 800b6ee:	4313      	orrs	r3, r2
 800b6f0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800b6f2:	683b      	ldr	r3, [r7, #0]
 800b6f4:	699b      	ldr	r3, [r3, #24]
 800b6f6:	011b      	lsls	r3, r3, #4
 800b6f8:	693a      	ldr	r2, [r7, #16]
 800b6fa:	4313      	orrs	r3, r2
 800b6fc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b6fe:	687b      	ldr	r3, [r7, #4]
 800b700:	693a      	ldr	r2, [r7, #16]
 800b702:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800b704:	687b      	ldr	r3, [r7, #4]
 800b706:	68fa      	ldr	r2, [r7, #12]
 800b708:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800b70a:	683b      	ldr	r3, [r7, #0]
 800b70c:	685a      	ldr	r2, [r3, #4]
 800b70e:	687b      	ldr	r3, [r7, #4]
 800b710:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b712:	687b      	ldr	r3, [r7, #4]
 800b714:	697a      	ldr	r2, [r7, #20]
 800b716:	621a      	str	r2, [r3, #32]
}
 800b718:	bf00      	nop
 800b71a:	371c      	adds	r7, #28
 800b71c:	46bd      	mov	sp, r7
 800b71e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b722:	4770      	bx	lr
 800b724:	fffeff8f 	.word	0xfffeff8f
 800b728:	40010000 	.word	0x40010000
 800b72c:	40010400 	.word	0x40010400
 800b730:	40014000 	.word	0x40014000
 800b734:	40014400 	.word	0x40014400
 800b738:	40014800 	.word	0x40014800

0800b73c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b73c:	b480      	push	{r7}
 800b73e:	b087      	sub	sp, #28
 800b740:	af00      	add	r7, sp, #0
 800b742:	6078      	str	r0, [r7, #4]
 800b744:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b746:	687b      	ldr	r3, [r7, #4]
 800b748:	6a1b      	ldr	r3, [r3, #32]
 800b74a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800b74c:	687b      	ldr	r3, [r7, #4]
 800b74e:	6a1b      	ldr	r3, [r3, #32]
 800b750:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800b754:	687b      	ldr	r3, [r7, #4]
 800b756:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b758:	687b      	ldr	r3, [r7, #4]
 800b75a:	685b      	ldr	r3, [r3, #4]
 800b75c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800b75e:	687b      	ldr	r3, [r7, #4]
 800b760:	69db      	ldr	r3, [r3, #28]
 800b762:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800b764:	68fa      	ldr	r2, [r7, #12]
 800b766:	4b24      	ldr	r3, [pc, #144]	@ (800b7f8 <TIM_OC4_SetConfig+0xbc>)
 800b768:	4013      	ands	r3, r2
 800b76a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800b76c:	68fb      	ldr	r3, [r7, #12]
 800b76e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b772:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b774:	683b      	ldr	r3, [r7, #0]
 800b776:	681b      	ldr	r3, [r3, #0]
 800b778:	021b      	lsls	r3, r3, #8
 800b77a:	68fa      	ldr	r2, [r7, #12]
 800b77c:	4313      	orrs	r3, r2
 800b77e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800b780:	693b      	ldr	r3, [r7, #16]
 800b782:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800b786:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800b788:	683b      	ldr	r3, [r7, #0]
 800b78a:	689b      	ldr	r3, [r3, #8]
 800b78c:	031b      	lsls	r3, r3, #12
 800b78e:	693a      	ldr	r2, [r7, #16]
 800b790:	4313      	orrs	r3, r2
 800b792:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b794:	687b      	ldr	r3, [r7, #4]
 800b796:	4a19      	ldr	r2, [pc, #100]	@ (800b7fc <TIM_OC4_SetConfig+0xc0>)
 800b798:	4293      	cmp	r3, r2
 800b79a:	d00f      	beq.n	800b7bc <TIM_OC4_SetConfig+0x80>
 800b79c:	687b      	ldr	r3, [r7, #4]
 800b79e:	4a18      	ldr	r2, [pc, #96]	@ (800b800 <TIM_OC4_SetConfig+0xc4>)
 800b7a0:	4293      	cmp	r3, r2
 800b7a2:	d00b      	beq.n	800b7bc <TIM_OC4_SetConfig+0x80>
 800b7a4:	687b      	ldr	r3, [r7, #4]
 800b7a6:	4a17      	ldr	r2, [pc, #92]	@ (800b804 <TIM_OC4_SetConfig+0xc8>)
 800b7a8:	4293      	cmp	r3, r2
 800b7aa:	d007      	beq.n	800b7bc <TIM_OC4_SetConfig+0x80>
 800b7ac:	687b      	ldr	r3, [r7, #4]
 800b7ae:	4a16      	ldr	r2, [pc, #88]	@ (800b808 <TIM_OC4_SetConfig+0xcc>)
 800b7b0:	4293      	cmp	r3, r2
 800b7b2:	d003      	beq.n	800b7bc <TIM_OC4_SetConfig+0x80>
 800b7b4:	687b      	ldr	r3, [r7, #4]
 800b7b6:	4a15      	ldr	r2, [pc, #84]	@ (800b80c <TIM_OC4_SetConfig+0xd0>)
 800b7b8:	4293      	cmp	r3, r2
 800b7ba:	d109      	bne.n	800b7d0 <TIM_OC4_SetConfig+0x94>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800b7bc:	697b      	ldr	r3, [r7, #20]
 800b7be:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800b7c2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800b7c4:	683b      	ldr	r3, [r7, #0]
 800b7c6:	695b      	ldr	r3, [r3, #20]
 800b7c8:	019b      	lsls	r3, r3, #6
 800b7ca:	697a      	ldr	r2, [r7, #20]
 800b7cc:	4313      	orrs	r3, r2
 800b7ce:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b7d0:	687b      	ldr	r3, [r7, #4]
 800b7d2:	697a      	ldr	r2, [r7, #20]
 800b7d4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800b7d6:	687b      	ldr	r3, [r7, #4]
 800b7d8:	68fa      	ldr	r2, [r7, #12]
 800b7da:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800b7dc:	683b      	ldr	r3, [r7, #0]
 800b7de:	685a      	ldr	r2, [r3, #4]
 800b7e0:	687b      	ldr	r3, [r7, #4]
 800b7e2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b7e4:	687b      	ldr	r3, [r7, #4]
 800b7e6:	693a      	ldr	r2, [r7, #16]
 800b7e8:	621a      	str	r2, [r3, #32]
}
 800b7ea:	bf00      	nop
 800b7ec:	371c      	adds	r7, #28
 800b7ee:	46bd      	mov	sp, r7
 800b7f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7f4:	4770      	bx	lr
 800b7f6:	bf00      	nop
 800b7f8:	feff8fff 	.word	0xfeff8fff
 800b7fc:	40010000 	.word	0x40010000
 800b800:	40010400 	.word	0x40010400
 800b804:	40014000 	.word	0x40014000
 800b808:	40014400 	.word	0x40014400
 800b80c:	40014800 	.word	0x40014800

0800b810 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800b810:	b480      	push	{r7}
 800b812:	b087      	sub	sp, #28
 800b814:	af00      	add	r7, sp, #0
 800b816:	6078      	str	r0, [r7, #4]
 800b818:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b81a:	687b      	ldr	r3, [r7, #4]
 800b81c:	6a1b      	ldr	r3, [r3, #32]
 800b81e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800b820:	687b      	ldr	r3, [r7, #4]
 800b822:	6a1b      	ldr	r3, [r3, #32]
 800b824:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800b828:	687b      	ldr	r3, [r7, #4]
 800b82a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b82c:	687b      	ldr	r3, [r7, #4]
 800b82e:	685b      	ldr	r3, [r3, #4]
 800b830:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800b832:	687b      	ldr	r3, [r7, #4]
 800b834:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b836:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800b838:	68fa      	ldr	r2, [r7, #12]
 800b83a:	4b21      	ldr	r3, [pc, #132]	@ (800b8c0 <TIM_OC5_SetConfig+0xb0>)
 800b83c:	4013      	ands	r3, r2
 800b83e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b840:	683b      	ldr	r3, [r7, #0]
 800b842:	681b      	ldr	r3, [r3, #0]
 800b844:	68fa      	ldr	r2, [r7, #12]
 800b846:	4313      	orrs	r3, r2
 800b848:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800b84a:	693b      	ldr	r3, [r7, #16]
 800b84c:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800b850:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800b852:	683b      	ldr	r3, [r7, #0]
 800b854:	689b      	ldr	r3, [r3, #8]
 800b856:	041b      	lsls	r3, r3, #16
 800b858:	693a      	ldr	r2, [r7, #16]
 800b85a:	4313      	orrs	r3, r2
 800b85c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b85e:	687b      	ldr	r3, [r7, #4]
 800b860:	4a18      	ldr	r2, [pc, #96]	@ (800b8c4 <TIM_OC5_SetConfig+0xb4>)
 800b862:	4293      	cmp	r3, r2
 800b864:	d00f      	beq.n	800b886 <TIM_OC5_SetConfig+0x76>
 800b866:	687b      	ldr	r3, [r7, #4]
 800b868:	4a17      	ldr	r2, [pc, #92]	@ (800b8c8 <TIM_OC5_SetConfig+0xb8>)
 800b86a:	4293      	cmp	r3, r2
 800b86c:	d00b      	beq.n	800b886 <TIM_OC5_SetConfig+0x76>
 800b86e:	687b      	ldr	r3, [r7, #4]
 800b870:	4a16      	ldr	r2, [pc, #88]	@ (800b8cc <TIM_OC5_SetConfig+0xbc>)
 800b872:	4293      	cmp	r3, r2
 800b874:	d007      	beq.n	800b886 <TIM_OC5_SetConfig+0x76>
 800b876:	687b      	ldr	r3, [r7, #4]
 800b878:	4a15      	ldr	r2, [pc, #84]	@ (800b8d0 <TIM_OC5_SetConfig+0xc0>)
 800b87a:	4293      	cmp	r3, r2
 800b87c:	d003      	beq.n	800b886 <TIM_OC5_SetConfig+0x76>
 800b87e:	687b      	ldr	r3, [r7, #4]
 800b880:	4a14      	ldr	r2, [pc, #80]	@ (800b8d4 <TIM_OC5_SetConfig+0xc4>)
 800b882:	4293      	cmp	r3, r2
 800b884:	d109      	bne.n	800b89a <TIM_OC5_SetConfig+0x8a>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800b886:	697b      	ldr	r3, [r7, #20]
 800b888:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b88c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800b88e:	683b      	ldr	r3, [r7, #0]
 800b890:	695b      	ldr	r3, [r3, #20]
 800b892:	021b      	lsls	r3, r3, #8
 800b894:	697a      	ldr	r2, [r7, #20]
 800b896:	4313      	orrs	r3, r2
 800b898:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b89a:	687b      	ldr	r3, [r7, #4]
 800b89c:	697a      	ldr	r2, [r7, #20]
 800b89e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800b8a0:	687b      	ldr	r3, [r7, #4]
 800b8a2:	68fa      	ldr	r2, [r7, #12]
 800b8a4:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800b8a6:	683b      	ldr	r3, [r7, #0]
 800b8a8:	685a      	ldr	r2, [r3, #4]
 800b8aa:	687b      	ldr	r3, [r7, #4]
 800b8ac:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b8ae:	687b      	ldr	r3, [r7, #4]
 800b8b0:	693a      	ldr	r2, [r7, #16]
 800b8b2:	621a      	str	r2, [r3, #32]
}
 800b8b4:	bf00      	nop
 800b8b6:	371c      	adds	r7, #28
 800b8b8:	46bd      	mov	sp, r7
 800b8ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8be:	4770      	bx	lr
 800b8c0:	fffeff8f 	.word	0xfffeff8f
 800b8c4:	40010000 	.word	0x40010000
 800b8c8:	40010400 	.word	0x40010400
 800b8cc:	40014000 	.word	0x40014000
 800b8d0:	40014400 	.word	0x40014400
 800b8d4:	40014800 	.word	0x40014800

0800b8d8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800b8d8:	b480      	push	{r7}
 800b8da:	b087      	sub	sp, #28
 800b8dc:	af00      	add	r7, sp, #0
 800b8de:	6078      	str	r0, [r7, #4]
 800b8e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b8e2:	687b      	ldr	r3, [r7, #4]
 800b8e4:	6a1b      	ldr	r3, [r3, #32]
 800b8e6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800b8e8:	687b      	ldr	r3, [r7, #4]
 800b8ea:	6a1b      	ldr	r3, [r3, #32]
 800b8ec:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800b8f0:	687b      	ldr	r3, [r7, #4]
 800b8f2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b8f4:	687b      	ldr	r3, [r7, #4]
 800b8f6:	685b      	ldr	r3, [r3, #4]
 800b8f8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800b8fa:	687b      	ldr	r3, [r7, #4]
 800b8fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800b8fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800b900:	68fa      	ldr	r2, [r7, #12]
 800b902:	4b22      	ldr	r3, [pc, #136]	@ (800b98c <TIM_OC6_SetConfig+0xb4>)
 800b904:	4013      	ands	r3, r2
 800b906:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b908:	683b      	ldr	r3, [r7, #0]
 800b90a:	681b      	ldr	r3, [r3, #0]
 800b90c:	021b      	lsls	r3, r3, #8
 800b90e:	68fa      	ldr	r2, [r7, #12]
 800b910:	4313      	orrs	r3, r2
 800b912:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800b914:	693b      	ldr	r3, [r7, #16]
 800b916:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800b91a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800b91c:	683b      	ldr	r3, [r7, #0]
 800b91e:	689b      	ldr	r3, [r3, #8]
 800b920:	051b      	lsls	r3, r3, #20
 800b922:	693a      	ldr	r2, [r7, #16]
 800b924:	4313      	orrs	r3, r2
 800b926:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b928:	687b      	ldr	r3, [r7, #4]
 800b92a:	4a19      	ldr	r2, [pc, #100]	@ (800b990 <TIM_OC6_SetConfig+0xb8>)
 800b92c:	4293      	cmp	r3, r2
 800b92e:	d00f      	beq.n	800b950 <TIM_OC6_SetConfig+0x78>
 800b930:	687b      	ldr	r3, [r7, #4]
 800b932:	4a18      	ldr	r2, [pc, #96]	@ (800b994 <TIM_OC6_SetConfig+0xbc>)
 800b934:	4293      	cmp	r3, r2
 800b936:	d00b      	beq.n	800b950 <TIM_OC6_SetConfig+0x78>
 800b938:	687b      	ldr	r3, [r7, #4]
 800b93a:	4a17      	ldr	r2, [pc, #92]	@ (800b998 <TIM_OC6_SetConfig+0xc0>)
 800b93c:	4293      	cmp	r3, r2
 800b93e:	d007      	beq.n	800b950 <TIM_OC6_SetConfig+0x78>
 800b940:	687b      	ldr	r3, [r7, #4]
 800b942:	4a16      	ldr	r2, [pc, #88]	@ (800b99c <TIM_OC6_SetConfig+0xc4>)
 800b944:	4293      	cmp	r3, r2
 800b946:	d003      	beq.n	800b950 <TIM_OC6_SetConfig+0x78>
 800b948:	687b      	ldr	r3, [r7, #4]
 800b94a:	4a15      	ldr	r2, [pc, #84]	@ (800b9a0 <TIM_OC6_SetConfig+0xc8>)
 800b94c:	4293      	cmp	r3, r2
 800b94e:	d109      	bne.n	800b964 <TIM_OC6_SetConfig+0x8c>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800b950:	697b      	ldr	r3, [r7, #20]
 800b952:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800b956:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800b958:	683b      	ldr	r3, [r7, #0]
 800b95a:	695b      	ldr	r3, [r3, #20]
 800b95c:	029b      	lsls	r3, r3, #10
 800b95e:	697a      	ldr	r2, [r7, #20]
 800b960:	4313      	orrs	r3, r2
 800b962:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b964:	687b      	ldr	r3, [r7, #4]
 800b966:	697a      	ldr	r2, [r7, #20]
 800b968:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800b96a:	687b      	ldr	r3, [r7, #4]
 800b96c:	68fa      	ldr	r2, [r7, #12]
 800b96e:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800b970:	683b      	ldr	r3, [r7, #0]
 800b972:	685a      	ldr	r2, [r3, #4]
 800b974:	687b      	ldr	r3, [r7, #4]
 800b976:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b978:	687b      	ldr	r3, [r7, #4]
 800b97a:	693a      	ldr	r2, [r7, #16]
 800b97c:	621a      	str	r2, [r3, #32]
}
 800b97e:	bf00      	nop
 800b980:	371c      	adds	r7, #28
 800b982:	46bd      	mov	sp, r7
 800b984:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b988:	4770      	bx	lr
 800b98a:	bf00      	nop
 800b98c:	feff8fff 	.word	0xfeff8fff
 800b990:	40010000 	.word	0x40010000
 800b994:	40010400 	.word	0x40010400
 800b998:	40014000 	.word	0x40014000
 800b99c:	40014400 	.word	0x40014400
 800b9a0:	40014800 	.word	0x40014800

0800b9a4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800b9a4:	b480      	push	{r7}
 800b9a6:	b087      	sub	sp, #28
 800b9a8:	af00      	add	r7, sp, #0
 800b9aa:	60f8      	str	r0, [r7, #12]
 800b9ac:	60b9      	str	r1, [r7, #8]
 800b9ae:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800b9b0:	68bb      	ldr	r3, [r7, #8]
 800b9b2:	f003 031f 	and.w	r3, r3, #31
 800b9b6:	2201      	movs	r2, #1
 800b9b8:	fa02 f303 	lsl.w	r3, r2, r3
 800b9bc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800b9be:	68fb      	ldr	r3, [r7, #12]
 800b9c0:	6a1a      	ldr	r2, [r3, #32]
 800b9c2:	697b      	ldr	r3, [r7, #20]
 800b9c4:	43db      	mvns	r3, r3
 800b9c6:	401a      	ands	r2, r3
 800b9c8:	68fb      	ldr	r3, [r7, #12]
 800b9ca:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800b9cc:	68fb      	ldr	r3, [r7, #12]
 800b9ce:	6a1a      	ldr	r2, [r3, #32]
 800b9d0:	68bb      	ldr	r3, [r7, #8]
 800b9d2:	f003 031f 	and.w	r3, r3, #31
 800b9d6:	6879      	ldr	r1, [r7, #4]
 800b9d8:	fa01 f303 	lsl.w	r3, r1, r3
 800b9dc:	431a      	orrs	r2, r3
 800b9de:	68fb      	ldr	r3, [r7, #12]
 800b9e0:	621a      	str	r2, [r3, #32]
}
 800b9e2:	bf00      	nop
 800b9e4:	371c      	adds	r7, #28
 800b9e6:	46bd      	mov	sp, r7
 800b9e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9ec:	4770      	bx	lr
	...

0800b9f0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800b9f0:	b480      	push	{r7}
 800b9f2:	b085      	sub	sp, #20
 800b9f4:	af00      	add	r7, sp, #0
 800b9f6:	6078      	str	r0, [r7, #4]
 800b9f8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800b9fa:	687b      	ldr	r3, [r7, #4]
 800b9fc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800ba00:	2b01      	cmp	r3, #1
 800ba02:	d101      	bne.n	800ba08 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800ba04:	2302      	movs	r3, #2
 800ba06:	e06d      	b.n	800bae4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 800ba08:	687b      	ldr	r3, [r7, #4]
 800ba0a:	2201      	movs	r2, #1
 800ba0c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ba10:	687b      	ldr	r3, [r7, #4]
 800ba12:	2202      	movs	r2, #2
 800ba14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800ba18:	687b      	ldr	r3, [r7, #4]
 800ba1a:	681b      	ldr	r3, [r3, #0]
 800ba1c:	685b      	ldr	r3, [r3, #4]
 800ba1e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800ba20:	687b      	ldr	r3, [r7, #4]
 800ba22:	681b      	ldr	r3, [r3, #0]
 800ba24:	689b      	ldr	r3, [r3, #8]
 800ba26:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800ba28:	687b      	ldr	r3, [r7, #4]
 800ba2a:	681b      	ldr	r3, [r3, #0]
 800ba2c:	4a30      	ldr	r2, [pc, #192]	@ (800baf0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800ba2e:	4293      	cmp	r3, r2
 800ba30:	d004      	beq.n	800ba3c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800ba32:	687b      	ldr	r3, [r7, #4]
 800ba34:	681b      	ldr	r3, [r3, #0]
 800ba36:	4a2f      	ldr	r2, [pc, #188]	@ (800baf4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800ba38:	4293      	cmp	r3, r2
 800ba3a:	d108      	bne.n	800ba4e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800ba3c:	68fb      	ldr	r3, [r7, #12]
 800ba3e:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800ba42:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800ba44:	683b      	ldr	r3, [r7, #0]
 800ba46:	685b      	ldr	r3, [r3, #4]
 800ba48:	68fa      	ldr	r2, [r7, #12]
 800ba4a:	4313      	orrs	r3, r2
 800ba4c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800ba4e:	68fb      	ldr	r3, [r7, #12]
 800ba50:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ba54:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800ba56:	683b      	ldr	r3, [r7, #0]
 800ba58:	681b      	ldr	r3, [r3, #0]
 800ba5a:	68fa      	ldr	r2, [r7, #12]
 800ba5c:	4313      	orrs	r3, r2
 800ba5e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800ba60:	687b      	ldr	r3, [r7, #4]
 800ba62:	681b      	ldr	r3, [r3, #0]
 800ba64:	68fa      	ldr	r2, [r7, #12]
 800ba66:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ba68:	687b      	ldr	r3, [r7, #4]
 800ba6a:	681b      	ldr	r3, [r3, #0]
 800ba6c:	4a20      	ldr	r2, [pc, #128]	@ (800baf0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800ba6e:	4293      	cmp	r3, r2
 800ba70:	d022      	beq.n	800bab8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800ba72:	687b      	ldr	r3, [r7, #4]
 800ba74:	681b      	ldr	r3, [r3, #0]
 800ba76:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ba7a:	d01d      	beq.n	800bab8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800ba7c:	687b      	ldr	r3, [r7, #4]
 800ba7e:	681b      	ldr	r3, [r3, #0]
 800ba80:	4a1d      	ldr	r2, [pc, #116]	@ (800baf8 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800ba82:	4293      	cmp	r3, r2
 800ba84:	d018      	beq.n	800bab8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800ba86:	687b      	ldr	r3, [r7, #4]
 800ba88:	681b      	ldr	r3, [r3, #0]
 800ba8a:	4a1c      	ldr	r2, [pc, #112]	@ (800bafc <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800ba8c:	4293      	cmp	r3, r2
 800ba8e:	d013      	beq.n	800bab8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800ba90:	687b      	ldr	r3, [r7, #4]
 800ba92:	681b      	ldr	r3, [r3, #0]
 800ba94:	4a1a      	ldr	r2, [pc, #104]	@ (800bb00 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800ba96:	4293      	cmp	r3, r2
 800ba98:	d00e      	beq.n	800bab8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800ba9a:	687b      	ldr	r3, [r7, #4]
 800ba9c:	681b      	ldr	r3, [r3, #0]
 800ba9e:	4a15      	ldr	r2, [pc, #84]	@ (800baf4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800baa0:	4293      	cmp	r3, r2
 800baa2:	d009      	beq.n	800bab8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800baa4:	687b      	ldr	r3, [r7, #4]
 800baa6:	681b      	ldr	r3, [r3, #0]
 800baa8:	4a16      	ldr	r2, [pc, #88]	@ (800bb04 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800baaa:	4293      	cmp	r3, r2
 800baac:	d004      	beq.n	800bab8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800baae:	687b      	ldr	r3, [r7, #4]
 800bab0:	681b      	ldr	r3, [r3, #0]
 800bab2:	4a15      	ldr	r2, [pc, #84]	@ (800bb08 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800bab4:	4293      	cmp	r3, r2
 800bab6:	d10c      	bne.n	800bad2 <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800bab8:	68bb      	ldr	r3, [r7, #8]
 800baba:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800babe:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800bac0:	683b      	ldr	r3, [r7, #0]
 800bac2:	689b      	ldr	r3, [r3, #8]
 800bac4:	68ba      	ldr	r2, [r7, #8]
 800bac6:	4313      	orrs	r3, r2
 800bac8:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800baca:	687b      	ldr	r3, [r7, #4]
 800bacc:	681b      	ldr	r3, [r3, #0]
 800bace:	68ba      	ldr	r2, [r7, #8]
 800bad0:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800bad2:	687b      	ldr	r3, [r7, #4]
 800bad4:	2201      	movs	r2, #1
 800bad6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800bada:	687b      	ldr	r3, [r7, #4]
 800badc:	2200      	movs	r2, #0
 800bade:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800bae2:	2300      	movs	r3, #0
}
 800bae4:	4618      	mov	r0, r3
 800bae6:	3714      	adds	r7, #20
 800bae8:	46bd      	mov	sp, r7
 800baea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800baee:	4770      	bx	lr
 800baf0:	40010000 	.word	0x40010000
 800baf4:	40010400 	.word	0x40010400
 800baf8:	40000400 	.word	0x40000400
 800bafc:	40000800 	.word	0x40000800
 800bb00:	40000c00 	.word	0x40000c00
 800bb04:	40001800 	.word	0x40001800
 800bb08:	40014000 	.word	0x40014000

0800bb0c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800bb0c:	b580      	push	{r7, lr}
 800bb0e:	b082      	sub	sp, #8
 800bb10:	af00      	add	r7, sp, #0
 800bb12:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800bb14:	687b      	ldr	r3, [r7, #4]
 800bb16:	2b00      	cmp	r3, #0
 800bb18:	d101      	bne.n	800bb1e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800bb1a:	2301      	movs	r3, #1
 800bb1c:	e042      	b.n	800bba4 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800bb1e:	687b      	ldr	r3, [r7, #4]
 800bb20:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bb24:	2b00      	cmp	r3, #0
 800bb26:	d106      	bne.n	800bb36 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800bb28:	687b      	ldr	r3, [r7, #4]
 800bb2a:	2200      	movs	r2, #0
 800bb2c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800bb30:	6878      	ldr	r0, [r7, #4]
 800bb32:	f7f8 ff13 	bl	800495c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800bb36:	687b      	ldr	r3, [r7, #4]
 800bb38:	2224      	movs	r2, #36	@ 0x24
 800bb3a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800bb3e:	687b      	ldr	r3, [r7, #4]
 800bb40:	681b      	ldr	r3, [r3, #0]
 800bb42:	681a      	ldr	r2, [r3, #0]
 800bb44:	687b      	ldr	r3, [r7, #4]
 800bb46:	681b      	ldr	r3, [r3, #0]
 800bb48:	f022 0201 	bic.w	r2, r2, #1
 800bb4c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800bb4e:	687b      	ldr	r3, [r7, #4]
 800bb50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bb52:	2b00      	cmp	r3, #0
 800bb54:	d002      	beq.n	800bb5c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800bb56:	6878      	ldr	r0, [r7, #4]
 800bb58:	f001 fa60 	bl	800d01c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800bb5c:	6878      	ldr	r0, [r7, #4]
 800bb5e:	f000 fcf5 	bl	800c54c <UART_SetConfig>
 800bb62:	4603      	mov	r3, r0
 800bb64:	2b01      	cmp	r3, #1
 800bb66:	d101      	bne.n	800bb6c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800bb68:	2301      	movs	r3, #1
 800bb6a:	e01b      	b.n	800bba4 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800bb6c:	687b      	ldr	r3, [r7, #4]
 800bb6e:	681b      	ldr	r3, [r3, #0]
 800bb70:	685a      	ldr	r2, [r3, #4]
 800bb72:	687b      	ldr	r3, [r7, #4]
 800bb74:	681b      	ldr	r3, [r3, #0]
 800bb76:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800bb7a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800bb7c:	687b      	ldr	r3, [r7, #4]
 800bb7e:	681b      	ldr	r3, [r3, #0]
 800bb80:	689a      	ldr	r2, [r3, #8]
 800bb82:	687b      	ldr	r3, [r7, #4]
 800bb84:	681b      	ldr	r3, [r3, #0]
 800bb86:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800bb8a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800bb8c:	687b      	ldr	r3, [r7, #4]
 800bb8e:	681b      	ldr	r3, [r3, #0]
 800bb90:	681a      	ldr	r2, [r3, #0]
 800bb92:	687b      	ldr	r3, [r7, #4]
 800bb94:	681b      	ldr	r3, [r3, #0]
 800bb96:	f042 0201 	orr.w	r2, r2, #1
 800bb9a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800bb9c:	6878      	ldr	r0, [r7, #4]
 800bb9e:	f001 fadf 	bl	800d160 <UART_CheckIdleState>
 800bba2:	4603      	mov	r3, r0
}
 800bba4:	4618      	mov	r0, r3
 800bba6:	3708      	adds	r7, #8
 800bba8:	46bd      	mov	sp, r7
 800bbaa:	bd80      	pop	{r7, pc}

0800bbac <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800bbac:	b580      	push	{r7, lr}
 800bbae:	b08a      	sub	sp, #40	@ 0x28
 800bbb0:	af02      	add	r7, sp, #8
 800bbb2:	60f8      	str	r0, [r7, #12]
 800bbb4:	60b9      	str	r1, [r7, #8]
 800bbb6:	603b      	str	r3, [r7, #0]
 800bbb8:	4613      	mov	r3, r2
 800bbba:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800bbbc:	68fb      	ldr	r3, [r7, #12]
 800bbbe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bbc2:	2b20      	cmp	r3, #32
 800bbc4:	d17b      	bne.n	800bcbe <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800bbc6:	68bb      	ldr	r3, [r7, #8]
 800bbc8:	2b00      	cmp	r3, #0
 800bbca:	d002      	beq.n	800bbd2 <HAL_UART_Transmit+0x26>
 800bbcc:	88fb      	ldrh	r3, [r7, #6]
 800bbce:	2b00      	cmp	r3, #0
 800bbd0:	d101      	bne.n	800bbd6 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800bbd2:	2301      	movs	r3, #1
 800bbd4:	e074      	b.n	800bcc0 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bbd6:	68fb      	ldr	r3, [r7, #12]
 800bbd8:	2200      	movs	r2, #0
 800bbda:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800bbde:	68fb      	ldr	r3, [r7, #12]
 800bbe0:	2221      	movs	r2, #33	@ 0x21
 800bbe2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800bbe6:	f7f9 fd0d 	bl	8005604 <HAL_GetTick>
 800bbea:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800bbec:	68fb      	ldr	r3, [r7, #12]
 800bbee:	88fa      	ldrh	r2, [r7, #6]
 800bbf0:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800bbf4:	68fb      	ldr	r3, [r7, #12]
 800bbf6:	88fa      	ldrh	r2, [r7, #6]
 800bbf8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800bbfc:	68fb      	ldr	r3, [r7, #12]
 800bbfe:	689b      	ldr	r3, [r3, #8]
 800bc00:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800bc04:	d108      	bne.n	800bc18 <HAL_UART_Transmit+0x6c>
 800bc06:	68fb      	ldr	r3, [r7, #12]
 800bc08:	691b      	ldr	r3, [r3, #16]
 800bc0a:	2b00      	cmp	r3, #0
 800bc0c:	d104      	bne.n	800bc18 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800bc0e:	2300      	movs	r3, #0
 800bc10:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800bc12:	68bb      	ldr	r3, [r7, #8]
 800bc14:	61bb      	str	r3, [r7, #24]
 800bc16:	e003      	b.n	800bc20 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800bc18:	68bb      	ldr	r3, [r7, #8]
 800bc1a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800bc1c:	2300      	movs	r3, #0
 800bc1e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800bc20:	e030      	b.n	800bc84 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800bc22:	683b      	ldr	r3, [r7, #0]
 800bc24:	9300      	str	r3, [sp, #0]
 800bc26:	697b      	ldr	r3, [r7, #20]
 800bc28:	2200      	movs	r2, #0
 800bc2a:	2180      	movs	r1, #128	@ 0x80
 800bc2c:	68f8      	ldr	r0, [r7, #12]
 800bc2e:	f001 fb41 	bl	800d2b4 <UART_WaitOnFlagUntilTimeout>
 800bc32:	4603      	mov	r3, r0
 800bc34:	2b00      	cmp	r3, #0
 800bc36:	d005      	beq.n	800bc44 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800bc38:	68fb      	ldr	r3, [r7, #12]
 800bc3a:	2220      	movs	r2, #32
 800bc3c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800bc40:	2303      	movs	r3, #3
 800bc42:	e03d      	b.n	800bcc0 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800bc44:	69fb      	ldr	r3, [r7, #28]
 800bc46:	2b00      	cmp	r3, #0
 800bc48:	d10b      	bne.n	800bc62 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800bc4a:	69bb      	ldr	r3, [r7, #24]
 800bc4c:	881b      	ldrh	r3, [r3, #0]
 800bc4e:	461a      	mov	r2, r3
 800bc50:	68fb      	ldr	r3, [r7, #12]
 800bc52:	681b      	ldr	r3, [r3, #0]
 800bc54:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800bc58:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800bc5a:	69bb      	ldr	r3, [r7, #24]
 800bc5c:	3302      	adds	r3, #2
 800bc5e:	61bb      	str	r3, [r7, #24]
 800bc60:	e007      	b.n	800bc72 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800bc62:	69fb      	ldr	r3, [r7, #28]
 800bc64:	781a      	ldrb	r2, [r3, #0]
 800bc66:	68fb      	ldr	r3, [r7, #12]
 800bc68:	681b      	ldr	r3, [r3, #0]
 800bc6a:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800bc6c:	69fb      	ldr	r3, [r7, #28]
 800bc6e:	3301      	adds	r3, #1
 800bc70:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800bc72:	68fb      	ldr	r3, [r7, #12]
 800bc74:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800bc78:	b29b      	uxth	r3, r3
 800bc7a:	3b01      	subs	r3, #1
 800bc7c:	b29a      	uxth	r2, r3
 800bc7e:	68fb      	ldr	r3, [r7, #12]
 800bc80:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800bc84:	68fb      	ldr	r3, [r7, #12]
 800bc86:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800bc8a:	b29b      	uxth	r3, r3
 800bc8c:	2b00      	cmp	r3, #0
 800bc8e:	d1c8      	bne.n	800bc22 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800bc90:	683b      	ldr	r3, [r7, #0]
 800bc92:	9300      	str	r3, [sp, #0]
 800bc94:	697b      	ldr	r3, [r7, #20]
 800bc96:	2200      	movs	r2, #0
 800bc98:	2140      	movs	r1, #64	@ 0x40
 800bc9a:	68f8      	ldr	r0, [r7, #12]
 800bc9c:	f001 fb0a 	bl	800d2b4 <UART_WaitOnFlagUntilTimeout>
 800bca0:	4603      	mov	r3, r0
 800bca2:	2b00      	cmp	r3, #0
 800bca4:	d005      	beq.n	800bcb2 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800bca6:	68fb      	ldr	r3, [r7, #12]
 800bca8:	2220      	movs	r2, #32
 800bcaa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800bcae:	2303      	movs	r3, #3
 800bcb0:	e006      	b.n	800bcc0 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800bcb2:	68fb      	ldr	r3, [r7, #12]
 800bcb4:	2220      	movs	r2, #32
 800bcb6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800bcba:	2300      	movs	r3, #0
 800bcbc:	e000      	b.n	800bcc0 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800bcbe:	2302      	movs	r3, #2
  }
}
 800bcc0:	4618      	mov	r0, r3
 800bcc2:	3720      	adds	r7, #32
 800bcc4:	46bd      	mov	sp, r7
 800bcc6:	bd80      	pop	{r7, pc}

0800bcc8 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800bcc8:	b580      	push	{r7, lr}
 800bcca:	b08a      	sub	sp, #40	@ 0x28
 800bccc:	af00      	add	r7, sp, #0
 800bcce:	60f8      	str	r0, [r7, #12]
 800bcd0:	60b9      	str	r1, [r7, #8]
 800bcd2:	4613      	mov	r3, r2
 800bcd4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800bcd6:	68fb      	ldr	r3, [r7, #12]
 800bcd8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800bcdc:	2b20      	cmp	r3, #32
 800bcde:	d137      	bne.n	800bd50 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 800bce0:	68bb      	ldr	r3, [r7, #8]
 800bce2:	2b00      	cmp	r3, #0
 800bce4:	d002      	beq.n	800bcec <HAL_UART_Receive_IT+0x24>
 800bce6:	88fb      	ldrh	r3, [r7, #6]
 800bce8:	2b00      	cmp	r3, #0
 800bcea:	d101      	bne.n	800bcf0 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800bcec:	2301      	movs	r3, #1
 800bcee:	e030      	b.n	800bd52 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bcf0:	68fb      	ldr	r3, [r7, #12]
 800bcf2:	2200      	movs	r2, #0
 800bcf4:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800bcf6:	68fb      	ldr	r3, [r7, #12]
 800bcf8:	681b      	ldr	r3, [r3, #0]
 800bcfa:	4a18      	ldr	r2, [pc, #96]	@ (800bd5c <HAL_UART_Receive_IT+0x94>)
 800bcfc:	4293      	cmp	r3, r2
 800bcfe:	d01f      	beq.n	800bd40 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800bd00:	68fb      	ldr	r3, [r7, #12]
 800bd02:	681b      	ldr	r3, [r3, #0]
 800bd04:	685b      	ldr	r3, [r3, #4]
 800bd06:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800bd0a:	2b00      	cmp	r3, #0
 800bd0c:	d018      	beq.n	800bd40 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800bd0e:	68fb      	ldr	r3, [r7, #12]
 800bd10:	681b      	ldr	r3, [r3, #0]
 800bd12:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bd14:	697b      	ldr	r3, [r7, #20]
 800bd16:	e853 3f00 	ldrex	r3, [r3]
 800bd1a:	613b      	str	r3, [r7, #16]
   return(result);
 800bd1c:	693b      	ldr	r3, [r7, #16]
 800bd1e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800bd22:	627b      	str	r3, [r7, #36]	@ 0x24
 800bd24:	68fb      	ldr	r3, [r7, #12]
 800bd26:	681b      	ldr	r3, [r3, #0]
 800bd28:	461a      	mov	r2, r3
 800bd2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bd2c:	623b      	str	r3, [r7, #32]
 800bd2e:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bd30:	69f9      	ldr	r1, [r7, #28]
 800bd32:	6a3a      	ldr	r2, [r7, #32]
 800bd34:	e841 2300 	strex	r3, r2, [r1]
 800bd38:	61bb      	str	r3, [r7, #24]
   return(result);
 800bd3a:	69bb      	ldr	r3, [r7, #24]
 800bd3c:	2b00      	cmp	r3, #0
 800bd3e:	d1e6      	bne.n	800bd0e <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800bd40:	88fb      	ldrh	r3, [r7, #6]
 800bd42:	461a      	mov	r2, r3
 800bd44:	68b9      	ldr	r1, [r7, #8]
 800bd46:	68f8      	ldr	r0, [r7, #12]
 800bd48:	f001 fb22 	bl	800d390 <UART_Start_Receive_IT>
 800bd4c:	4603      	mov	r3, r0
 800bd4e:	e000      	b.n	800bd52 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800bd50:	2302      	movs	r3, #2
  }
}
 800bd52:	4618      	mov	r0, r3
 800bd54:	3728      	adds	r7, #40	@ 0x28
 800bd56:	46bd      	mov	sp, r7
 800bd58:	bd80      	pop	{r7, pc}
 800bd5a:	bf00      	nop
 800bd5c:	58000c00 	.word	0x58000c00

0800bd60 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800bd60:	b580      	push	{r7, lr}
 800bd62:	b0ba      	sub	sp, #232	@ 0xe8
 800bd64:	af00      	add	r7, sp, #0
 800bd66:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800bd68:	687b      	ldr	r3, [r7, #4]
 800bd6a:	681b      	ldr	r3, [r3, #0]
 800bd6c:	69db      	ldr	r3, [r3, #28]
 800bd6e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800bd72:	687b      	ldr	r3, [r7, #4]
 800bd74:	681b      	ldr	r3, [r3, #0]
 800bd76:	681b      	ldr	r3, [r3, #0]
 800bd78:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800bd7c:	687b      	ldr	r3, [r7, #4]
 800bd7e:	681b      	ldr	r3, [r3, #0]
 800bd80:	689b      	ldr	r3, [r3, #8]
 800bd82:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800bd86:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800bd8a:	f640 030f 	movw	r3, #2063	@ 0x80f
 800bd8e:	4013      	ands	r3, r2
 800bd90:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800bd94:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800bd98:	2b00      	cmp	r3, #0
 800bd9a:	d11b      	bne.n	800bdd4 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800bd9c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800bda0:	f003 0320 	and.w	r3, r3, #32
 800bda4:	2b00      	cmp	r3, #0
 800bda6:	d015      	beq.n	800bdd4 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800bda8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800bdac:	f003 0320 	and.w	r3, r3, #32
 800bdb0:	2b00      	cmp	r3, #0
 800bdb2:	d105      	bne.n	800bdc0 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800bdb4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800bdb8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800bdbc:	2b00      	cmp	r3, #0
 800bdbe:	d009      	beq.n	800bdd4 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800bdc0:	687b      	ldr	r3, [r7, #4]
 800bdc2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800bdc4:	2b00      	cmp	r3, #0
 800bdc6:	f000 8393 	beq.w	800c4f0 <HAL_UART_IRQHandler+0x790>
      {
        huart->RxISR(huart);
 800bdca:	687b      	ldr	r3, [r7, #4]
 800bdcc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800bdce:	6878      	ldr	r0, [r7, #4]
 800bdd0:	4798      	blx	r3
      }
      return;
 800bdd2:	e38d      	b.n	800c4f0 <HAL_UART_IRQHandler+0x790>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800bdd4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800bdd8:	2b00      	cmp	r3, #0
 800bdda:	f000 8123 	beq.w	800c024 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800bdde:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800bde2:	4b8d      	ldr	r3, [pc, #564]	@ (800c018 <HAL_UART_IRQHandler+0x2b8>)
 800bde4:	4013      	ands	r3, r2
 800bde6:	2b00      	cmp	r3, #0
 800bde8:	d106      	bne.n	800bdf8 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800bdea:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800bdee:	4b8b      	ldr	r3, [pc, #556]	@ (800c01c <HAL_UART_IRQHandler+0x2bc>)
 800bdf0:	4013      	ands	r3, r2
 800bdf2:	2b00      	cmp	r3, #0
 800bdf4:	f000 8116 	beq.w	800c024 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800bdf8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800bdfc:	f003 0301 	and.w	r3, r3, #1
 800be00:	2b00      	cmp	r3, #0
 800be02:	d011      	beq.n	800be28 <HAL_UART_IRQHandler+0xc8>
 800be04:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800be08:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800be0c:	2b00      	cmp	r3, #0
 800be0e:	d00b      	beq.n	800be28 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800be10:	687b      	ldr	r3, [r7, #4]
 800be12:	681b      	ldr	r3, [r3, #0]
 800be14:	2201      	movs	r2, #1
 800be16:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800be18:	687b      	ldr	r3, [r7, #4]
 800be1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800be1e:	f043 0201 	orr.w	r2, r3, #1
 800be22:	687b      	ldr	r3, [r7, #4]
 800be24:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800be28:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800be2c:	f003 0302 	and.w	r3, r3, #2
 800be30:	2b00      	cmp	r3, #0
 800be32:	d011      	beq.n	800be58 <HAL_UART_IRQHandler+0xf8>
 800be34:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800be38:	f003 0301 	and.w	r3, r3, #1
 800be3c:	2b00      	cmp	r3, #0
 800be3e:	d00b      	beq.n	800be58 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800be40:	687b      	ldr	r3, [r7, #4]
 800be42:	681b      	ldr	r3, [r3, #0]
 800be44:	2202      	movs	r2, #2
 800be46:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800be48:	687b      	ldr	r3, [r7, #4]
 800be4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800be4e:	f043 0204 	orr.w	r2, r3, #4
 800be52:	687b      	ldr	r3, [r7, #4]
 800be54:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800be58:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800be5c:	f003 0304 	and.w	r3, r3, #4
 800be60:	2b00      	cmp	r3, #0
 800be62:	d011      	beq.n	800be88 <HAL_UART_IRQHandler+0x128>
 800be64:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800be68:	f003 0301 	and.w	r3, r3, #1
 800be6c:	2b00      	cmp	r3, #0
 800be6e:	d00b      	beq.n	800be88 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800be70:	687b      	ldr	r3, [r7, #4]
 800be72:	681b      	ldr	r3, [r3, #0]
 800be74:	2204      	movs	r2, #4
 800be76:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800be78:	687b      	ldr	r3, [r7, #4]
 800be7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800be7e:	f043 0202 	orr.w	r2, r3, #2
 800be82:	687b      	ldr	r3, [r7, #4]
 800be84:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800be88:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800be8c:	f003 0308 	and.w	r3, r3, #8
 800be90:	2b00      	cmp	r3, #0
 800be92:	d017      	beq.n	800bec4 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800be94:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800be98:	f003 0320 	and.w	r3, r3, #32
 800be9c:	2b00      	cmp	r3, #0
 800be9e:	d105      	bne.n	800beac <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800bea0:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800bea4:	4b5c      	ldr	r3, [pc, #368]	@ (800c018 <HAL_UART_IRQHandler+0x2b8>)
 800bea6:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800bea8:	2b00      	cmp	r3, #0
 800beaa:	d00b      	beq.n	800bec4 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800beac:	687b      	ldr	r3, [r7, #4]
 800beae:	681b      	ldr	r3, [r3, #0]
 800beb0:	2208      	movs	r2, #8
 800beb2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800beb4:	687b      	ldr	r3, [r7, #4]
 800beb6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800beba:	f043 0208 	orr.w	r2, r3, #8
 800bebe:	687b      	ldr	r3, [r7, #4]
 800bec0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800bec4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800bec8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800becc:	2b00      	cmp	r3, #0
 800bece:	d012      	beq.n	800bef6 <HAL_UART_IRQHandler+0x196>
 800bed0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800bed4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800bed8:	2b00      	cmp	r3, #0
 800beda:	d00c      	beq.n	800bef6 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800bedc:	687b      	ldr	r3, [r7, #4]
 800bede:	681b      	ldr	r3, [r3, #0]
 800bee0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800bee4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800bee6:	687b      	ldr	r3, [r7, #4]
 800bee8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800beec:	f043 0220 	orr.w	r2, r3, #32
 800bef0:	687b      	ldr	r3, [r7, #4]
 800bef2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800bef6:	687b      	ldr	r3, [r7, #4]
 800bef8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800befc:	2b00      	cmp	r3, #0
 800befe:	f000 82f9 	beq.w	800c4f4 <HAL_UART_IRQHandler+0x794>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800bf02:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800bf06:	f003 0320 	and.w	r3, r3, #32
 800bf0a:	2b00      	cmp	r3, #0
 800bf0c:	d013      	beq.n	800bf36 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800bf0e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800bf12:	f003 0320 	and.w	r3, r3, #32
 800bf16:	2b00      	cmp	r3, #0
 800bf18:	d105      	bne.n	800bf26 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800bf1a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800bf1e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800bf22:	2b00      	cmp	r3, #0
 800bf24:	d007      	beq.n	800bf36 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800bf26:	687b      	ldr	r3, [r7, #4]
 800bf28:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800bf2a:	2b00      	cmp	r3, #0
 800bf2c:	d003      	beq.n	800bf36 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800bf2e:	687b      	ldr	r3, [r7, #4]
 800bf30:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800bf32:	6878      	ldr	r0, [r7, #4]
 800bf34:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800bf36:	687b      	ldr	r3, [r7, #4]
 800bf38:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800bf3c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800bf40:	687b      	ldr	r3, [r7, #4]
 800bf42:	681b      	ldr	r3, [r3, #0]
 800bf44:	689b      	ldr	r3, [r3, #8]
 800bf46:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bf4a:	2b40      	cmp	r3, #64	@ 0x40
 800bf4c:	d005      	beq.n	800bf5a <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800bf4e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800bf52:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800bf56:	2b00      	cmp	r3, #0
 800bf58:	d054      	beq.n	800c004 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800bf5a:	6878      	ldr	r0, [r7, #4]
 800bf5c:	f001 fb3a 	bl	800d5d4 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bf60:	687b      	ldr	r3, [r7, #4]
 800bf62:	681b      	ldr	r3, [r3, #0]
 800bf64:	689b      	ldr	r3, [r3, #8]
 800bf66:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bf6a:	2b40      	cmp	r3, #64	@ 0x40
 800bf6c:	d146      	bne.n	800bffc <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800bf6e:	687b      	ldr	r3, [r7, #4]
 800bf70:	681b      	ldr	r3, [r3, #0]
 800bf72:	3308      	adds	r3, #8
 800bf74:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bf78:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800bf7c:	e853 3f00 	ldrex	r3, [r3]
 800bf80:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800bf84:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800bf88:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800bf8c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800bf90:	687b      	ldr	r3, [r7, #4]
 800bf92:	681b      	ldr	r3, [r3, #0]
 800bf94:	3308      	adds	r3, #8
 800bf96:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800bf9a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800bf9e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bfa2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800bfa6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800bfaa:	e841 2300 	strex	r3, r2, [r1]
 800bfae:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800bfb2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800bfb6:	2b00      	cmp	r3, #0
 800bfb8:	d1d9      	bne.n	800bf6e <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800bfba:	687b      	ldr	r3, [r7, #4]
 800bfbc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bfc0:	2b00      	cmp	r3, #0
 800bfc2:	d017      	beq.n	800bff4 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800bfc4:	687b      	ldr	r3, [r7, #4]
 800bfc6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bfca:	4a15      	ldr	r2, [pc, #84]	@ (800c020 <HAL_UART_IRQHandler+0x2c0>)
 800bfcc:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800bfce:	687b      	ldr	r3, [r7, #4]
 800bfd0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bfd4:	4618      	mov	r0, r3
 800bfd6:	f7f9 fff9 	bl	8005fcc <HAL_DMA_Abort_IT>
 800bfda:	4603      	mov	r3, r0
 800bfdc:	2b00      	cmp	r3, #0
 800bfde:	d019      	beq.n	800c014 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800bfe0:	687b      	ldr	r3, [r7, #4]
 800bfe2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800bfe6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800bfe8:	687a      	ldr	r2, [r7, #4]
 800bfea:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800bfee:	4610      	mov	r0, r2
 800bff0:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bff2:	e00f      	b.n	800c014 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800bff4:	6878      	ldr	r0, [r7, #4]
 800bff6:	f000 fa93 	bl	800c520 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800bffa:	e00b      	b.n	800c014 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800bffc:	6878      	ldr	r0, [r7, #4]
 800bffe:	f000 fa8f 	bl	800c520 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c002:	e007      	b.n	800c014 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800c004:	6878      	ldr	r0, [r7, #4]
 800c006:	f000 fa8b 	bl	800c520 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c00a:	687b      	ldr	r3, [r7, #4]
 800c00c:	2200      	movs	r2, #0
 800c00e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800c012:	e26f      	b.n	800c4f4 <HAL_UART_IRQHandler+0x794>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c014:	bf00      	nop
    return;
 800c016:	e26d      	b.n	800c4f4 <HAL_UART_IRQHandler+0x794>
 800c018:	10000001 	.word	0x10000001
 800c01c:	04000120 	.word	0x04000120
 800c020:	0800d6a1 	.word	0x0800d6a1

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c024:	687b      	ldr	r3, [r7, #4]
 800c026:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c028:	2b01      	cmp	r3, #1
 800c02a:	f040 8203 	bne.w	800c434 <HAL_UART_IRQHandler+0x6d4>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800c02e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c032:	f003 0310 	and.w	r3, r3, #16
 800c036:	2b00      	cmp	r3, #0
 800c038:	f000 81fc 	beq.w	800c434 <HAL_UART_IRQHandler+0x6d4>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800c03c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c040:	f003 0310 	and.w	r3, r3, #16
 800c044:	2b00      	cmp	r3, #0
 800c046:	f000 81f5 	beq.w	800c434 <HAL_UART_IRQHandler+0x6d4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800c04a:	687b      	ldr	r3, [r7, #4]
 800c04c:	681b      	ldr	r3, [r3, #0]
 800c04e:	2210      	movs	r2, #16
 800c050:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c052:	687b      	ldr	r3, [r7, #4]
 800c054:	681b      	ldr	r3, [r3, #0]
 800c056:	689b      	ldr	r3, [r3, #8]
 800c058:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c05c:	2b40      	cmp	r3, #64	@ 0x40
 800c05e:	f040 816d 	bne.w	800c33c <HAL_UART_IRQHandler+0x5dc>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800c062:	687b      	ldr	r3, [r7, #4]
 800c064:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c068:	681b      	ldr	r3, [r3, #0]
 800c06a:	4aa4      	ldr	r2, [pc, #656]	@ (800c2fc <HAL_UART_IRQHandler+0x59c>)
 800c06c:	4293      	cmp	r3, r2
 800c06e:	d068      	beq.n	800c142 <HAL_UART_IRQHandler+0x3e2>
 800c070:	687b      	ldr	r3, [r7, #4]
 800c072:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c076:	681b      	ldr	r3, [r3, #0]
 800c078:	4aa1      	ldr	r2, [pc, #644]	@ (800c300 <HAL_UART_IRQHandler+0x5a0>)
 800c07a:	4293      	cmp	r3, r2
 800c07c:	d061      	beq.n	800c142 <HAL_UART_IRQHandler+0x3e2>
 800c07e:	687b      	ldr	r3, [r7, #4]
 800c080:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c084:	681b      	ldr	r3, [r3, #0]
 800c086:	4a9f      	ldr	r2, [pc, #636]	@ (800c304 <HAL_UART_IRQHandler+0x5a4>)
 800c088:	4293      	cmp	r3, r2
 800c08a:	d05a      	beq.n	800c142 <HAL_UART_IRQHandler+0x3e2>
 800c08c:	687b      	ldr	r3, [r7, #4]
 800c08e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c092:	681b      	ldr	r3, [r3, #0]
 800c094:	4a9c      	ldr	r2, [pc, #624]	@ (800c308 <HAL_UART_IRQHandler+0x5a8>)
 800c096:	4293      	cmp	r3, r2
 800c098:	d053      	beq.n	800c142 <HAL_UART_IRQHandler+0x3e2>
 800c09a:	687b      	ldr	r3, [r7, #4]
 800c09c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c0a0:	681b      	ldr	r3, [r3, #0]
 800c0a2:	4a9a      	ldr	r2, [pc, #616]	@ (800c30c <HAL_UART_IRQHandler+0x5ac>)
 800c0a4:	4293      	cmp	r3, r2
 800c0a6:	d04c      	beq.n	800c142 <HAL_UART_IRQHandler+0x3e2>
 800c0a8:	687b      	ldr	r3, [r7, #4]
 800c0aa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c0ae:	681b      	ldr	r3, [r3, #0]
 800c0b0:	4a97      	ldr	r2, [pc, #604]	@ (800c310 <HAL_UART_IRQHandler+0x5b0>)
 800c0b2:	4293      	cmp	r3, r2
 800c0b4:	d045      	beq.n	800c142 <HAL_UART_IRQHandler+0x3e2>
 800c0b6:	687b      	ldr	r3, [r7, #4]
 800c0b8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c0bc:	681b      	ldr	r3, [r3, #0]
 800c0be:	4a95      	ldr	r2, [pc, #596]	@ (800c314 <HAL_UART_IRQHandler+0x5b4>)
 800c0c0:	4293      	cmp	r3, r2
 800c0c2:	d03e      	beq.n	800c142 <HAL_UART_IRQHandler+0x3e2>
 800c0c4:	687b      	ldr	r3, [r7, #4]
 800c0c6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c0ca:	681b      	ldr	r3, [r3, #0]
 800c0cc:	4a92      	ldr	r2, [pc, #584]	@ (800c318 <HAL_UART_IRQHandler+0x5b8>)
 800c0ce:	4293      	cmp	r3, r2
 800c0d0:	d037      	beq.n	800c142 <HAL_UART_IRQHandler+0x3e2>
 800c0d2:	687b      	ldr	r3, [r7, #4]
 800c0d4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c0d8:	681b      	ldr	r3, [r3, #0]
 800c0da:	4a90      	ldr	r2, [pc, #576]	@ (800c31c <HAL_UART_IRQHandler+0x5bc>)
 800c0dc:	4293      	cmp	r3, r2
 800c0de:	d030      	beq.n	800c142 <HAL_UART_IRQHandler+0x3e2>
 800c0e0:	687b      	ldr	r3, [r7, #4]
 800c0e2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c0e6:	681b      	ldr	r3, [r3, #0]
 800c0e8:	4a8d      	ldr	r2, [pc, #564]	@ (800c320 <HAL_UART_IRQHandler+0x5c0>)
 800c0ea:	4293      	cmp	r3, r2
 800c0ec:	d029      	beq.n	800c142 <HAL_UART_IRQHandler+0x3e2>
 800c0ee:	687b      	ldr	r3, [r7, #4]
 800c0f0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c0f4:	681b      	ldr	r3, [r3, #0]
 800c0f6:	4a8b      	ldr	r2, [pc, #556]	@ (800c324 <HAL_UART_IRQHandler+0x5c4>)
 800c0f8:	4293      	cmp	r3, r2
 800c0fa:	d022      	beq.n	800c142 <HAL_UART_IRQHandler+0x3e2>
 800c0fc:	687b      	ldr	r3, [r7, #4]
 800c0fe:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c102:	681b      	ldr	r3, [r3, #0]
 800c104:	4a88      	ldr	r2, [pc, #544]	@ (800c328 <HAL_UART_IRQHandler+0x5c8>)
 800c106:	4293      	cmp	r3, r2
 800c108:	d01b      	beq.n	800c142 <HAL_UART_IRQHandler+0x3e2>
 800c10a:	687b      	ldr	r3, [r7, #4]
 800c10c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c110:	681b      	ldr	r3, [r3, #0]
 800c112:	4a86      	ldr	r2, [pc, #536]	@ (800c32c <HAL_UART_IRQHandler+0x5cc>)
 800c114:	4293      	cmp	r3, r2
 800c116:	d014      	beq.n	800c142 <HAL_UART_IRQHandler+0x3e2>
 800c118:	687b      	ldr	r3, [r7, #4]
 800c11a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c11e:	681b      	ldr	r3, [r3, #0]
 800c120:	4a83      	ldr	r2, [pc, #524]	@ (800c330 <HAL_UART_IRQHandler+0x5d0>)
 800c122:	4293      	cmp	r3, r2
 800c124:	d00d      	beq.n	800c142 <HAL_UART_IRQHandler+0x3e2>
 800c126:	687b      	ldr	r3, [r7, #4]
 800c128:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c12c:	681b      	ldr	r3, [r3, #0]
 800c12e:	4a81      	ldr	r2, [pc, #516]	@ (800c334 <HAL_UART_IRQHandler+0x5d4>)
 800c130:	4293      	cmp	r3, r2
 800c132:	d006      	beq.n	800c142 <HAL_UART_IRQHandler+0x3e2>
 800c134:	687b      	ldr	r3, [r7, #4]
 800c136:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c13a:	681b      	ldr	r3, [r3, #0]
 800c13c:	4a7e      	ldr	r2, [pc, #504]	@ (800c338 <HAL_UART_IRQHandler+0x5d8>)
 800c13e:	4293      	cmp	r3, r2
 800c140:	d106      	bne.n	800c150 <HAL_UART_IRQHandler+0x3f0>
 800c142:	687b      	ldr	r3, [r7, #4]
 800c144:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c148:	681b      	ldr	r3, [r3, #0]
 800c14a:	685b      	ldr	r3, [r3, #4]
 800c14c:	b29b      	uxth	r3, r3
 800c14e:	e005      	b.n	800c15c <HAL_UART_IRQHandler+0x3fc>
 800c150:	687b      	ldr	r3, [r7, #4]
 800c152:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c156:	681b      	ldr	r3, [r3, #0]
 800c158:	685b      	ldr	r3, [r3, #4]
 800c15a:	b29b      	uxth	r3, r3
 800c15c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800c160:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800c164:	2b00      	cmp	r3, #0
 800c166:	f000 80ad 	beq.w	800c2c4 <HAL_UART_IRQHandler+0x564>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800c16a:	687b      	ldr	r3, [r7, #4]
 800c16c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800c170:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800c174:	429a      	cmp	r2, r3
 800c176:	f080 80a5 	bcs.w	800c2c4 <HAL_UART_IRQHandler+0x564>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800c17a:	687b      	ldr	r3, [r7, #4]
 800c17c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800c180:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800c184:	687b      	ldr	r3, [r7, #4]
 800c186:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c18a:	69db      	ldr	r3, [r3, #28]
 800c18c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c190:	f000 8087 	beq.w	800c2a2 <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800c194:	687b      	ldr	r3, [r7, #4]
 800c196:	681b      	ldr	r3, [r3, #0]
 800c198:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c19c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800c1a0:	e853 3f00 	ldrex	r3, [r3]
 800c1a4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800c1a8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800c1ac:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800c1b0:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800c1b4:	687b      	ldr	r3, [r7, #4]
 800c1b6:	681b      	ldr	r3, [r3, #0]
 800c1b8:	461a      	mov	r2, r3
 800c1ba:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800c1be:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800c1c2:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c1c6:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800c1ca:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800c1ce:	e841 2300 	strex	r3, r2, [r1]
 800c1d2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800c1d6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800c1da:	2b00      	cmp	r3, #0
 800c1dc:	d1da      	bne.n	800c194 <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c1de:	687b      	ldr	r3, [r7, #4]
 800c1e0:	681b      	ldr	r3, [r3, #0]
 800c1e2:	3308      	adds	r3, #8
 800c1e4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c1e6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c1e8:	e853 3f00 	ldrex	r3, [r3]
 800c1ec:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800c1ee:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800c1f0:	f023 0301 	bic.w	r3, r3, #1
 800c1f4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800c1f8:	687b      	ldr	r3, [r7, #4]
 800c1fa:	681b      	ldr	r3, [r3, #0]
 800c1fc:	3308      	adds	r3, #8
 800c1fe:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800c202:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800c206:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c208:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800c20a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800c20e:	e841 2300 	strex	r3, r2, [r1]
 800c212:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800c214:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800c216:	2b00      	cmp	r3, #0
 800c218:	d1e1      	bne.n	800c1de <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c21a:	687b      	ldr	r3, [r7, #4]
 800c21c:	681b      	ldr	r3, [r3, #0]
 800c21e:	3308      	adds	r3, #8
 800c220:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c222:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c224:	e853 3f00 	ldrex	r3, [r3]
 800c228:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800c22a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c22c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c230:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800c234:	687b      	ldr	r3, [r7, #4]
 800c236:	681b      	ldr	r3, [r3, #0]
 800c238:	3308      	adds	r3, #8
 800c23a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800c23e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800c240:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c242:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800c244:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800c246:	e841 2300 	strex	r3, r2, [r1]
 800c24a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800c24c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c24e:	2b00      	cmp	r3, #0
 800c250:	d1e3      	bne.n	800c21a <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800c252:	687b      	ldr	r3, [r7, #4]
 800c254:	2220      	movs	r2, #32
 800c256:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c25a:	687b      	ldr	r3, [r7, #4]
 800c25c:	2200      	movs	r2, #0
 800c25e:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c260:	687b      	ldr	r3, [r7, #4]
 800c262:	681b      	ldr	r3, [r3, #0]
 800c264:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c266:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c268:	e853 3f00 	ldrex	r3, [r3]
 800c26c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800c26e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c270:	f023 0310 	bic.w	r3, r3, #16
 800c274:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800c278:	687b      	ldr	r3, [r7, #4]
 800c27a:	681b      	ldr	r3, [r3, #0]
 800c27c:	461a      	mov	r2, r3
 800c27e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800c282:	65bb      	str	r3, [r7, #88]	@ 0x58
 800c284:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c286:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800c288:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800c28a:	e841 2300 	strex	r3, r2, [r1]
 800c28e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800c290:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c292:	2b00      	cmp	r3, #0
 800c294:	d1e4      	bne.n	800c260 <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800c296:	687b      	ldr	r3, [r7, #4]
 800c298:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c29c:	4618      	mov	r0, r3
 800c29e:	f7f9 fb77 	bl	8005990 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800c2a2:	687b      	ldr	r3, [r7, #4]
 800c2a4:	2202      	movs	r2, #2
 800c2a6:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800c2a8:	687b      	ldr	r3, [r7, #4]
 800c2aa:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800c2ae:	687b      	ldr	r3, [r7, #4]
 800c2b0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800c2b4:	b29b      	uxth	r3, r3
 800c2b6:	1ad3      	subs	r3, r2, r3
 800c2b8:	b29b      	uxth	r3, r3
 800c2ba:	4619      	mov	r1, r3
 800c2bc:	6878      	ldr	r0, [r7, #4]
 800c2be:	f000 f939 	bl	800c534 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800c2c2:	e119      	b.n	800c4f8 <HAL_UART_IRQHandler+0x798>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800c2c4:	687b      	ldr	r3, [r7, #4]
 800c2c6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800c2ca:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800c2ce:	429a      	cmp	r2, r3
 800c2d0:	f040 8112 	bne.w	800c4f8 <HAL_UART_IRQHandler+0x798>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800c2d4:	687b      	ldr	r3, [r7, #4]
 800c2d6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800c2da:	69db      	ldr	r3, [r3, #28]
 800c2dc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800c2e0:	f040 810a 	bne.w	800c4f8 <HAL_UART_IRQHandler+0x798>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800c2e4:	687b      	ldr	r3, [r7, #4]
 800c2e6:	2202      	movs	r2, #2
 800c2e8:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800c2ea:	687b      	ldr	r3, [r7, #4]
 800c2ec:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800c2f0:	4619      	mov	r1, r3
 800c2f2:	6878      	ldr	r0, [r7, #4]
 800c2f4:	f000 f91e 	bl	800c534 <HAL_UARTEx_RxEventCallback>
      return;
 800c2f8:	e0fe      	b.n	800c4f8 <HAL_UART_IRQHandler+0x798>
 800c2fa:	bf00      	nop
 800c2fc:	40020010 	.word	0x40020010
 800c300:	40020028 	.word	0x40020028
 800c304:	40020040 	.word	0x40020040
 800c308:	40020058 	.word	0x40020058
 800c30c:	40020070 	.word	0x40020070
 800c310:	40020088 	.word	0x40020088
 800c314:	400200a0 	.word	0x400200a0
 800c318:	400200b8 	.word	0x400200b8
 800c31c:	40020410 	.word	0x40020410
 800c320:	40020428 	.word	0x40020428
 800c324:	40020440 	.word	0x40020440
 800c328:	40020458 	.word	0x40020458
 800c32c:	40020470 	.word	0x40020470
 800c330:	40020488 	.word	0x40020488
 800c334:	400204a0 	.word	0x400204a0
 800c338:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800c33c:	687b      	ldr	r3, [r7, #4]
 800c33e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800c342:	687b      	ldr	r3, [r7, #4]
 800c344:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800c348:	b29b      	uxth	r3, r3
 800c34a:	1ad3      	subs	r3, r2, r3
 800c34c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800c350:	687b      	ldr	r3, [r7, #4]
 800c352:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800c356:	b29b      	uxth	r3, r3
 800c358:	2b00      	cmp	r3, #0
 800c35a:	f000 80cf 	beq.w	800c4fc <HAL_UART_IRQHandler+0x79c>
          && (nb_rx_data > 0U))
 800c35e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800c362:	2b00      	cmp	r3, #0
 800c364:	f000 80ca 	beq.w	800c4fc <HAL_UART_IRQHandler+0x79c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800c368:	687b      	ldr	r3, [r7, #4]
 800c36a:	681b      	ldr	r3, [r3, #0]
 800c36c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c36e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c370:	e853 3f00 	ldrex	r3, [r3]
 800c374:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800c376:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c378:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800c37c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800c380:	687b      	ldr	r3, [r7, #4]
 800c382:	681b      	ldr	r3, [r3, #0]
 800c384:	461a      	mov	r2, r3
 800c386:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800c38a:	647b      	str	r3, [r7, #68]	@ 0x44
 800c38c:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c38e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800c390:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c392:	e841 2300 	strex	r3, r2, [r1]
 800c396:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800c398:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c39a:	2b00      	cmp	r3, #0
 800c39c:	d1e4      	bne.n	800c368 <HAL_UART_IRQHandler+0x608>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800c39e:	687b      	ldr	r3, [r7, #4]
 800c3a0:	681b      	ldr	r3, [r3, #0]
 800c3a2:	3308      	adds	r3, #8
 800c3a4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c3a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c3a8:	e853 3f00 	ldrex	r3, [r3]
 800c3ac:	623b      	str	r3, [r7, #32]
   return(result);
 800c3ae:	6a3a      	ldr	r2, [r7, #32]
 800c3b0:	4b55      	ldr	r3, [pc, #340]	@ (800c508 <HAL_UART_IRQHandler+0x7a8>)
 800c3b2:	4013      	ands	r3, r2
 800c3b4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800c3b8:	687b      	ldr	r3, [r7, #4]
 800c3ba:	681b      	ldr	r3, [r3, #0]
 800c3bc:	3308      	adds	r3, #8
 800c3be:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800c3c2:	633a      	str	r2, [r7, #48]	@ 0x30
 800c3c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c3c6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c3c8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c3ca:	e841 2300 	strex	r3, r2, [r1]
 800c3ce:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800c3d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c3d2:	2b00      	cmp	r3, #0
 800c3d4:	d1e3      	bne.n	800c39e <HAL_UART_IRQHandler+0x63e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800c3d6:	687b      	ldr	r3, [r7, #4]
 800c3d8:	2220      	movs	r2, #32
 800c3da:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c3de:	687b      	ldr	r3, [r7, #4]
 800c3e0:	2200      	movs	r2, #0
 800c3e2:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800c3e4:	687b      	ldr	r3, [r7, #4]
 800c3e6:	2200      	movs	r2, #0
 800c3e8:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c3ea:	687b      	ldr	r3, [r7, #4]
 800c3ec:	681b      	ldr	r3, [r3, #0]
 800c3ee:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c3f0:	693b      	ldr	r3, [r7, #16]
 800c3f2:	e853 3f00 	ldrex	r3, [r3]
 800c3f6:	60fb      	str	r3, [r7, #12]
   return(result);
 800c3f8:	68fb      	ldr	r3, [r7, #12]
 800c3fa:	f023 0310 	bic.w	r3, r3, #16
 800c3fe:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800c402:	687b      	ldr	r3, [r7, #4]
 800c404:	681b      	ldr	r3, [r3, #0]
 800c406:	461a      	mov	r2, r3
 800c408:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800c40c:	61fb      	str	r3, [r7, #28]
 800c40e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c410:	69b9      	ldr	r1, [r7, #24]
 800c412:	69fa      	ldr	r2, [r7, #28]
 800c414:	e841 2300 	strex	r3, r2, [r1]
 800c418:	617b      	str	r3, [r7, #20]
   return(result);
 800c41a:	697b      	ldr	r3, [r7, #20]
 800c41c:	2b00      	cmp	r3, #0
 800c41e:	d1e4      	bne.n	800c3ea <HAL_UART_IRQHandler+0x68a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800c420:	687b      	ldr	r3, [r7, #4]
 800c422:	2202      	movs	r2, #2
 800c424:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800c426:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800c42a:	4619      	mov	r1, r3
 800c42c:	6878      	ldr	r0, [r7, #4]
 800c42e:	f000 f881 	bl	800c534 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800c432:	e063      	b.n	800c4fc <HAL_UART_IRQHandler+0x79c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800c434:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c438:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800c43c:	2b00      	cmp	r3, #0
 800c43e:	d00e      	beq.n	800c45e <HAL_UART_IRQHandler+0x6fe>
 800c440:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c444:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800c448:	2b00      	cmp	r3, #0
 800c44a:	d008      	beq.n	800c45e <HAL_UART_IRQHandler+0x6fe>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800c44c:	687b      	ldr	r3, [r7, #4]
 800c44e:	681b      	ldr	r3, [r3, #0]
 800c450:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800c454:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800c456:	6878      	ldr	r0, [r7, #4]
 800c458:	f001 fe80 	bl	800e15c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800c45c:	e051      	b.n	800c502 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800c45e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c462:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c466:	2b00      	cmp	r3, #0
 800c468:	d014      	beq.n	800c494 <HAL_UART_IRQHandler+0x734>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800c46a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c46e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c472:	2b00      	cmp	r3, #0
 800c474:	d105      	bne.n	800c482 <HAL_UART_IRQHandler+0x722>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800c476:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800c47a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800c47e:	2b00      	cmp	r3, #0
 800c480:	d008      	beq.n	800c494 <HAL_UART_IRQHandler+0x734>
  {
    if (huart->TxISR != NULL)
 800c482:	687b      	ldr	r3, [r7, #4]
 800c484:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800c486:	2b00      	cmp	r3, #0
 800c488:	d03a      	beq.n	800c500 <HAL_UART_IRQHandler+0x7a0>
    {
      huart->TxISR(huart);
 800c48a:	687b      	ldr	r3, [r7, #4]
 800c48c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800c48e:	6878      	ldr	r0, [r7, #4]
 800c490:	4798      	blx	r3
    }
    return;
 800c492:	e035      	b.n	800c500 <HAL_UART_IRQHandler+0x7a0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800c494:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c498:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c49c:	2b00      	cmp	r3, #0
 800c49e:	d009      	beq.n	800c4b4 <HAL_UART_IRQHandler+0x754>
 800c4a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c4a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c4a8:	2b00      	cmp	r3, #0
 800c4aa:	d003      	beq.n	800c4b4 <HAL_UART_IRQHandler+0x754>
  {
    UART_EndTransmit_IT(huart);
 800c4ac:	6878      	ldr	r0, [r7, #4]
 800c4ae:	f001 f909 	bl	800d6c4 <UART_EndTransmit_IT>
    return;
 800c4b2:	e026      	b.n	800c502 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800c4b4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c4b8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800c4bc:	2b00      	cmp	r3, #0
 800c4be:	d009      	beq.n	800c4d4 <HAL_UART_IRQHandler+0x774>
 800c4c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c4c4:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800c4c8:	2b00      	cmp	r3, #0
 800c4ca:	d003      	beq.n	800c4d4 <HAL_UART_IRQHandler+0x774>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800c4cc:	6878      	ldr	r0, [r7, #4]
 800c4ce:	f001 fe59 	bl	800e184 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800c4d2:	e016      	b.n	800c502 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800c4d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800c4d8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800c4dc:	2b00      	cmp	r3, #0
 800c4de:	d010      	beq.n	800c502 <HAL_UART_IRQHandler+0x7a2>
 800c4e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800c4e4:	2b00      	cmp	r3, #0
 800c4e6:	da0c      	bge.n	800c502 <HAL_UART_IRQHandler+0x7a2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800c4e8:	6878      	ldr	r0, [r7, #4]
 800c4ea:	f001 fe41 	bl	800e170 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800c4ee:	e008      	b.n	800c502 <HAL_UART_IRQHandler+0x7a2>
      return;
 800c4f0:	bf00      	nop
 800c4f2:	e006      	b.n	800c502 <HAL_UART_IRQHandler+0x7a2>
    return;
 800c4f4:	bf00      	nop
 800c4f6:	e004      	b.n	800c502 <HAL_UART_IRQHandler+0x7a2>
      return;
 800c4f8:	bf00      	nop
 800c4fa:	e002      	b.n	800c502 <HAL_UART_IRQHandler+0x7a2>
      return;
 800c4fc:	bf00      	nop
 800c4fe:	e000      	b.n	800c502 <HAL_UART_IRQHandler+0x7a2>
    return;
 800c500:	bf00      	nop
  }
}
 800c502:	37e8      	adds	r7, #232	@ 0xe8
 800c504:	46bd      	mov	sp, r7
 800c506:	bd80      	pop	{r7, pc}
 800c508:	effffffe 	.word	0xeffffffe

0800c50c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800c50c:	b480      	push	{r7}
 800c50e:	b083      	sub	sp, #12
 800c510:	af00      	add	r7, sp, #0
 800c512:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800c514:	bf00      	nop
 800c516:	370c      	adds	r7, #12
 800c518:	46bd      	mov	sp, r7
 800c51a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c51e:	4770      	bx	lr

0800c520 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800c520:	b480      	push	{r7}
 800c522:	b083      	sub	sp, #12
 800c524:	af00      	add	r7, sp, #0
 800c526:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800c528:	bf00      	nop
 800c52a:	370c      	adds	r7, #12
 800c52c:	46bd      	mov	sp, r7
 800c52e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c532:	4770      	bx	lr

0800c534 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800c534:	b480      	push	{r7}
 800c536:	b083      	sub	sp, #12
 800c538:	af00      	add	r7, sp, #0
 800c53a:	6078      	str	r0, [r7, #4]
 800c53c:	460b      	mov	r3, r1
 800c53e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800c540:	bf00      	nop
 800c542:	370c      	adds	r7, #12
 800c544:	46bd      	mov	sp, r7
 800c546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c54a:	4770      	bx	lr

0800c54c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800c54c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800c550:	b092      	sub	sp, #72	@ 0x48
 800c552:	af00      	add	r7, sp, #0
 800c554:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800c556:	2300      	movs	r3, #0
 800c558:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800c55c:	697b      	ldr	r3, [r7, #20]
 800c55e:	689a      	ldr	r2, [r3, #8]
 800c560:	697b      	ldr	r3, [r7, #20]
 800c562:	691b      	ldr	r3, [r3, #16]
 800c564:	431a      	orrs	r2, r3
 800c566:	697b      	ldr	r3, [r7, #20]
 800c568:	695b      	ldr	r3, [r3, #20]
 800c56a:	431a      	orrs	r2, r3
 800c56c:	697b      	ldr	r3, [r7, #20]
 800c56e:	69db      	ldr	r3, [r3, #28]
 800c570:	4313      	orrs	r3, r2
 800c572:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800c574:	697b      	ldr	r3, [r7, #20]
 800c576:	681b      	ldr	r3, [r3, #0]
 800c578:	681a      	ldr	r2, [r3, #0]
 800c57a:	4bbe      	ldr	r3, [pc, #760]	@ (800c874 <UART_SetConfig+0x328>)
 800c57c:	4013      	ands	r3, r2
 800c57e:	697a      	ldr	r2, [r7, #20]
 800c580:	6812      	ldr	r2, [r2, #0]
 800c582:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800c584:	430b      	orrs	r3, r1
 800c586:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800c588:	697b      	ldr	r3, [r7, #20]
 800c58a:	681b      	ldr	r3, [r3, #0]
 800c58c:	685b      	ldr	r3, [r3, #4]
 800c58e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800c592:	697b      	ldr	r3, [r7, #20]
 800c594:	68da      	ldr	r2, [r3, #12]
 800c596:	697b      	ldr	r3, [r7, #20]
 800c598:	681b      	ldr	r3, [r3, #0]
 800c59a:	430a      	orrs	r2, r1
 800c59c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800c59e:	697b      	ldr	r3, [r7, #20]
 800c5a0:	699b      	ldr	r3, [r3, #24]
 800c5a2:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800c5a4:	697b      	ldr	r3, [r7, #20]
 800c5a6:	681b      	ldr	r3, [r3, #0]
 800c5a8:	4ab3      	ldr	r2, [pc, #716]	@ (800c878 <UART_SetConfig+0x32c>)
 800c5aa:	4293      	cmp	r3, r2
 800c5ac:	d004      	beq.n	800c5b8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800c5ae:	697b      	ldr	r3, [r7, #20]
 800c5b0:	6a1b      	ldr	r3, [r3, #32]
 800c5b2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c5b4:	4313      	orrs	r3, r2
 800c5b6:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800c5b8:	697b      	ldr	r3, [r7, #20]
 800c5ba:	681b      	ldr	r3, [r3, #0]
 800c5bc:	689a      	ldr	r2, [r3, #8]
 800c5be:	4baf      	ldr	r3, [pc, #700]	@ (800c87c <UART_SetConfig+0x330>)
 800c5c0:	4013      	ands	r3, r2
 800c5c2:	697a      	ldr	r2, [r7, #20]
 800c5c4:	6812      	ldr	r2, [r2, #0]
 800c5c6:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800c5c8:	430b      	orrs	r3, r1
 800c5ca:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800c5cc:	697b      	ldr	r3, [r7, #20]
 800c5ce:	681b      	ldr	r3, [r3, #0]
 800c5d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c5d2:	f023 010f 	bic.w	r1, r3, #15
 800c5d6:	697b      	ldr	r3, [r7, #20]
 800c5d8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800c5da:	697b      	ldr	r3, [r7, #20]
 800c5dc:	681b      	ldr	r3, [r3, #0]
 800c5de:	430a      	orrs	r2, r1
 800c5e0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800c5e2:	697b      	ldr	r3, [r7, #20]
 800c5e4:	681b      	ldr	r3, [r3, #0]
 800c5e6:	4aa6      	ldr	r2, [pc, #664]	@ (800c880 <UART_SetConfig+0x334>)
 800c5e8:	4293      	cmp	r3, r2
 800c5ea:	d177      	bne.n	800c6dc <UART_SetConfig+0x190>
 800c5ec:	4ba5      	ldr	r3, [pc, #660]	@ (800c884 <UART_SetConfig+0x338>)
 800c5ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c5f0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800c5f4:	2b28      	cmp	r3, #40	@ 0x28
 800c5f6:	d86d      	bhi.n	800c6d4 <UART_SetConfig+0x188>
 800c5f8:	a201      	add	r2, pc, #4	@ (adr r2, 800c600 <UART_SetConfig+0xb4>)
 800c5fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c5fe:	bf00      	nop
 800c600:	0800c6a5 	.word	0x0800c6a5
 800c604:	0800c6d5 	.word	0x0800c6d5
 800c608:	0800c6d5 	.word	0x0800c6d5
 800c60c:	0800c6d5 	.word	0x0800c6d5
 800c610:	0800c6d5 	.word	0x0800c6d5
 800c614:	0800c6d5 	.word	0x0800c6d5
 800c618:	0800c6d5 	.word	0x0800c6d5
 800c61c:	0800c6d5 	.word	0x0800c6d5
 800c620:	0800c6ad 	.word	0x0800c6ad
 800c624:	0800c6d5 	.word	0x0800c6d5
 800c628:	0800c6d5 	.word	0x0800c6d5
 800c62c:	0800c6d5 	.word	0x0800c6d5
 800c630:	0800c6d5 	.word	0x0800c6d5
 800c634:	0800c6d5 	.word	0x0800c6d5
 800c638:	0800c6d5 	.word	0x0800c6d5
 800c63c:	0800c6d5 	.word	0x0800c6d5
 800c640:	0800c6b5 	.word	0x0800c6b5
 800c644:	0800c6d5 	.word	0x0800c6d5
 800c648:	0800c6d5 	.word	0x0800c6d5
 800c64c:	0800c6d5 	.word	0x0800c6d5
 800c650:	0800c6d5 	.word	0x0800c6d5
 800c654:	0800c6d5 	.word	0x0800c6d5
 800c658:	0800c6d5 	.word	0x0800c6d5
 800c65c:	0800c6d5 	.word	0x0800c6d5
 800c660:	0800c6bd 	.word	0x0800c6bd
 800c664:	0800c6d5 	.word	0x0800c6d5
 800c668:	0800c6d5 	.word	0x0800c6d5
 800c66c:	0800c6d5 	.word	0x0800c6d5
 800c670:	0800c6d5 	.word	0x0800c6d5
 800c674:	0800c6d5 	.word	0x0800c6d5
 800c678:	0800c6d5 	.word	0x0800c6d5
 800c67c:	0800c6d5 	.word	0x0800c6d5
 800c680:	0800c6c5 	.word	0x0800c6c5
 800c684:	0800c6d5 	.word	0x0800c6d5
 800c688:	0800c6d5 	.word	0x0800c6d5
 800c68c:	0800c6d5 	.word	0x0800c6d5
 800c690:	0800c6d5 	.word	0x0800c6d5
 800c694:	0800c6d5 	.word	0x0800c6d5
 800c698:	0800c6d5 	.word	0x0800c6d5
 800c69c:	0800c6d5 	.word	0x0800c6d5
 800c6a0:	0800c6cd 	.word	0x0800c6cd
 800c6a4:	2301      	movs	r3, #1
 800c6a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c6aa:	e222      	b.n	800caf2 <UART_SetConfig+0x5a6>
 800c6ac:	2304      	movs	r3, #4
 800c6ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c6b2:	e21e      	b.n	800caf2 <UART_SetConfig+0x5a6>
 800c6b4:	2308      	movs	r3, #8
 800c6b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c6ba:	e21a      	b.n	800caf2 <UART_SetConfig+0x5a6>
 800c6bc:	2310      	movs	r3, #16
 800c6be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c6c2:	e216      	b.n	800caf2 <UART_SetConfig+0x5a6>
 800c6c4:	2320      	movs	r3, #32
 800c6c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c6ca:	e212      	b.n	800caf2 <UART_SetConfig+0x5a6>
 800c6cc:	2340      	movs	r3, #64	@ 0x40
 800c6ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c6d2:	e20e      	b.n	800caf2 <UART_SetConfig+0x5a6>
 800c6d4:	2380      	movs	r3, #128	@ 0x80
 800c6d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c6da:	e20a      	b.n	800caf2 <UART_SetConfig+0x5a6>
 800c6dc:	697b      	ldr	r3, [r7, #20]
 800c6de:	681b      	ldr	r3, [r3, #0]
 800c6e0:	4a69      	ldr	r2, [pc, #420]	@ (800c888 <UART_SetConfig+0x33c>)
 800c6e2:	4293      	cmp	r3, r2
 800c6e4:	d130      	bne.n	800c748 <UART_SetConfig+0x1fc>
 800c6e6:	4b67      	ldr	r3, [pc, #412]	@ (800c884 <UART_SetConfig+0x338>)
 800c6e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c6ea:	f003 0307 	and.w	r3, r3, #7
 800c6ee:	2b05      	cmp	r3, #5
 800c6f0:	d826      	bhi.n	800c740 <UART_SetConfig+0x1f4>
 800c6f2:	a201      	add	r2, pc, #4	@ (adr r2, 800c6f8 <UART_SetConfig+0x1ac>)
 800c6f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c6f8:	0800c711 	.word	0x0800c711
 800c6fc:	0800c719 	.word	0x0800c719
 800c700:	0800c721 	.word	0x0800c721
 800c704:	0800c729 	.word	0x0800c729
 800c708:	0800c731 	.word	0x0800c731
 800c70c:	0800c739 	.word	0x0800c739
 800c710:	2300      	movs	r3, #0
 800c712:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c716:	e1ec      	b.n	800caf2 <UART_SetConfig+0x5a6>
 800c718:	2304      	movs	r3, #4
 800c71a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c71e:	e1e8      	b.n	800caf2 <UART_SetConfig+0x5a6>
 800c720:	2308      	movs	r3, #8
 800c722:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c726:	e1e4      	b.n	800caf2 <UART_SetConfig+0x5a6>
 800c728:	2310      	movs	r3, #16
 800c72a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c72e:	e1e0      	b.n	800caf2 <UART_SetConfig+0x5a6>
 800c730:	2320      	movs	r3, #32
 800c732:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c736:	e1dc      	b.n	800caf2 <UART_SetConfig+0x5a6>
 800c738:	2340      	movs	r3, #64	@ 0x40
 800c73a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c73e:	e1d8      	b.n	800caf2 <UART_SetConfig+0x5a6>
 800c740:	2380      	movs	r3, #128	@ 0x80
 800c742:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c746:	e1d4      	b.n	800caf2 <UART_SetConfig+0x5a6>
 800c748:	697b      	ldr	r3, [r7, #20]
 800c74a:	681b      	ldr	r3, [r3, #0]
 800c74c:	4a4f      	ldr	r2, [pc, #316]	@ (800c88c <UART_SetConfig+0x340>)
 800c74e:	4293      	cmp	r3, r2
 800c750:	d130      	bne.n	800c7b4 <UART_SetConfig+0x268>
 800c752:	4b4c      	ldr	r3, [pc, #304]	@ (800c884 <UART_SetConfig+0x338>)
 800c754:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c756:	f003 0307 	and.w	r3, r3, #7
 800c75a:	2b05      	cmp	r3, #5
 800c75c:	d826      	bhi.n	800c7ac <UART_SetConfig+0x260>
 800c75e:	a201      	add	r2, pc, #4	@ (adr r2, 800c764 <UART_SetConfig+0x218>)
 800c760:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c764:	0800c77d 	.word	0x0800c77d
 800c768:	0800c785 	.word	0x0800c785
 800c76c:	0800c78d 	.word	0x0800c78d
 800c770:	0800c795 	.word	0x0800c795
 800c774:	0800c79d 	.word	0x0800c79d
 800c778:	0800c7a5 	.word	0x0800c7a5
 800c77c:	2300      	movs	r3, #0
 800c77e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c782:	e1b6      	b.n	800caf2 <UART_SetConfig+0x5a6>
 800c784:	2304      	movs	r3, #4
 800c786:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c78a:	e1b2      	b.n	800caf2 <UART_SetConfig+0x5a6>
 800c78c:	2308      	movs	r3, #8
 800c78e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c792:	e1ae      	b.n	800caf2 <UART_SetConfig+0x5a6>
 800c794:	2310      	movs	r3, #16
 800c796:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c79a:	e1aa      	b.n	800caf2 <UART_SetConfig+0x5a6>
 800c79c:	2320      	movs	r3, #32
 800c79e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c7a2:	e1a6      	b.n	800caf2 <UART_SetConfig+0x5a6>
 800c7a4:	2340      	movs	r3, #64	@ 0x40
 800c7a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c7aa:	e1a2      	b.n	800caf2 <UART_SetConfig+0x5a6>
 800c7ac:	2380      	movs	r3, #128	@ 0x80
 800c7ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c7b2:	e19e      	b.n	800caf2 <UART_SetConfig+0x5a6>
 800c7b4:	697b      	ldr	r3, [r7, #20]
 800c7b6:	681b      	ldr	r3, [r3, #0]
 800c7b8:	4a35      	ldr	r2, [pc, #212]	@ (800c890 <UART_SetConfig+0x344>)
 800c7ba:	4293      	cmp	r3, r2
 800c7bc:	d130      	bne.n	800c820 <UART_SetConfig+0x2d4>
 800c7be:	4b31      	ldr	r3, [pc, #196]	@ (800c884 <UART_SetConfig+0x338>)
 800c7c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c7c2:	f003 0307 	and.w	r3, r3, #7
 800c7c6:	2b05      	cmp	r3, #5
 800c7c8:	d826      	bhi.n	800c818 <UART_SetConfig+0x2cc>
 800c7ca:	a201      	add	r2, pc, #4	@ (adr r2, 800c7d0 <UART_SetConfig+0x284>)
 800c7cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c7d0:	0800c7e9 	.word	0x0800c7e9
 800c7d4:	0800c7f1 	.word	0x0800c7f1
 800c7d8:	0800c7f9 	.word	0x0800c7f9
 800c7dc:	0800c801 	.word	0x0800c801
 800c7e0:	0800c809 	.word	0x0800c809
 800c7e4:	0800c811 	.word	0x0800c811
 800c7e8:	2300      	movs	r3, #0
 800c7ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c7ee:	e180      	b.n	800caf2 <UART_SetConfig+0x5a6>
 800c7f0:	2304      	movs	r3, #4
 800c7f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c7f6:	e17c      	b.n	800caf2 <UART_SetConfig+0x5a6>
 800c7f8:	2308      	movs	r3, #8
 800c7fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c7fe:	e178      	b.n	800caf2 <UART_SetConfig+0x5a6>
 800c800:	2310      	movs	r3, #16
 800c802:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c806:	e174      	b.n	800caf2 <UART_SetConfig+0x5a6>
 800c808:	2320      	movs	r3, #32
 800c80a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c80e:	e170      	b.n	800caf2 <UART_SetConfig+0x5a6>
 800c810:	2340      	movs	r3, #64	@ 0x40
 800c812:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c816:	e16c      	b.n	800caf2 <UART_SetConfig+0x5a6>
 800c818:	2380      	movs	r3, #128	@ 0x80
 800c81a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c81e:	e168      	b.n	800caf2 <UART_SetConfig+0x5a6>
 800c820:	697b      	ldr	r3, [r7, #20]
 800c822:	681b      	ldr	r3, [r3, #0]
 800c824:	4a1b      	ldr	r2, [pc, #108]	@ (800c894 <UART_SetConfig+0x348>)
 800c826:	4293      	cmp	r3, r2
 800c828:	d142      	bne.n	800c8b0 <UART_SetConfig+0x364>
 800c82a:	4b16      	ldr	r3, [pc, #88]	@ (800c884 <UART_SetConfig+0x338>)
 800c82c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c82e:	f003 0307 	and.w	r3, r3, #7
 800c832:	2b05      	cmp	r3, #5
 800c834:	d838      	bhi.n	800c8a8 <UART_SetConfig+0x35c>
 800c836:	a201      	add	r2, pc, #4	@ (adr r2, 800c83c <UART_SetConfig+0x2f0>)
 800c838:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c83c:	0800c855 	.word	0x0800c855
 800c840:	0800c85d 	.word	0x0800c85d
 800c844:	0800c865 	.word	0x0800c865
 800c848:	0800c86d 	.word	0x0800c86d
 800c84c:	0800c899 	.word	0x0800c899
 800c850:	0800c8a1 	.word	0x0800c8a1
 800c854:	2300      	movs	r3, #0
 800c856:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c85a:	e14a      	b.n	800caf2 <UART_SetConfig+0x5a6>
 800c85c:	2304      	movs	r3, #4
 800c85e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c862:	e146      	b.n	800caf2 <UART_SetConfig+0x5a6>
 800c864:	2308      	movs	r3, #8
 800c866:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c86a:	e142      	b.n	800caf2 <UART_SetConfig+0x5a6>
 800c86c:	2310      	movs	r3, #16
 800c86e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c872:	e13e      	b.n	800caf2 <UART_SetConfig+0x5a6>
 800c874:	cfff69f3 	.word	0xcfff69f3
 800c878:	58000c00 	.word	0x58000c00
 800c87c:	11fff4ff 	.word	0x11fff4ff
 800c880:	40011000 	.word	0x40011000
 800c884:	58024400 	.word	0x58024400
 800c888:	40004400 	.word	0x40004400
 800c88c:	40004800 	.word	0x40004800
 800c890:	40004c00 	.word	0x40004c00
 800c894:	40005000 	.word	0x40005000
 800c898:	2320      	movs	r3, #32
 800c89a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c89e:	e128      	b.n	800caf2 <UART_SetConfig+0x5a6>
 800c8a0:	2340      	movs	r3, #64	@ 0x40
 800c8a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c8a6:	e124      	b.n	800caf2 <UART_SetConfig+0x5a6>
 800c8a8:	2380      	movs	r3, #128	@ 0x80
 800c8aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c8ae:	e120      	b.n	800caf2 <UART_SetConfig+0x5a6>
 800c8b0:	697b      	ldr	r3, [r7, #20]
 800c8b2:	681b      	ldr	r3, [r3, #0]
 800c8b4:	4acb      	ldr	r2, [pc, #812]	@ (800cbe4 <UART_SetConfig+0x698>)
 800c8b6:	4293      	cmp	r3, r2
 800c8b8:	d176      	bne.n	800c9a8 <UART_SetConfig+0x45c>
 800c8ba:	4bcb      	ldr	r3, [pc, #812]	@ (800cbe8 <UART_SetConfig+0x69c>)
 800c8bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c8be:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800c8c2:	2b28      	cmp	r3, #40	@ 0x28
 800c8c4:	d86c      	bhi.n	800c9a0 <UART_SetConfig+0x454>
 800c8c6:	a201      	add	r2, pc, #4	@ (adr r2, 800c8cc <UART_SetConfig+0x380>)
 800c8c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c8cc:	0800c971 	.word	0x0800c971
 800c8d0:	0800c9a1 	.word	0x0800c9a1
 800c8d4:	0800c9a1 	.word	0x0800c9a1
 800c8d8:	0800c9a1 	.word	0x0800c9a1
 800c8dc:	0800c9a1 	.word	0x0800c9a1
 800c8e0:	0800c9a1 	.word	0x0800c9a1
 800c8e4:	0800c9a1 	.word	0x0800c9a1
 800c8e8:	0800c9a1 	.word	0x0800c9a1
 800c8ec:	0800c979 	.word	0x0800c979
 800c8f0:	0800c9a1 	.word	0x0800c9a1
 800c8f4:	0800c9a1 	.word	0x0800c9a1
 800c8f8:	0800c9a1 	.word	0x0800c9a1
 800c8fc:	0800c9a1 	.word	0x0800c9a1
 800c900:	0800c9a1 	.word	0x0800c9a1
 800c904:	0800c9a1 	.word	0x0800c9a1
 800c908:	0800c9a1 	.word	0x0800c9a1
 800c90c:	0800c981 	.word	0x0800c981
 800c910:	0800c9a1 	.word	0x0800c9a1
 800c914:	0800c9a1 	.word	0x0800c9a1
 800c918:	0800c9a1 	.word	0x0800c9a1
 800c91c:	0800c9a1 	.word	0x0800c9a1
 800c920:	0800c9a1 	.word	0x0800c9a1
 800c924:	0800c9a1 	.word	0x0800c9a1
 800c928:	0800c9a1 	.word	0x0800c9a1
 800c92c:	0800c989 	.word	0x0800c989
 800c930:	0800c9a1 	.word	0x0800c9a1
 800c934:	0800c9a1 	.word	0x0800c9a1
 800c938:	0800c9a1 	.word	0x0800c9a1
 800c93c:	0800c9a1 	.word	0x0800c9a1
 800c940:	0800c9a1 	.word	0x0800c9a1
 800c944:	0800c9a1 	.word	0x0800c9a1
 800c948:	0800c9a1 	.word	0x0800c9a1
 800c94c:	0800c991 	.word	0x0800c991
 800c950:	0800c9a1 	.word	0x0800c9a1
 800c954:	0800c9a1 	.word	0x0800c9a1
 800c958:	0800c9a1 	.word	0x0800c9a1
 800c95c:	0800c9a1 	.word	0x0800c9a1
 800c960:	0800c9a1 	.word	0x0800c9a1
 800c964:	0800c9a1 	.word	0x0800c9a1
 800c968:	0800c9a1 	.word	0x0800c9a1
 800c96c:	0800c999 	.word	0x0800c999
 800c970:	2301      	movs	r3, #1
 800c972:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c976:	e0bc      	b.n	800caf2 <UART_SetConfig+0x5a6>
 800c978:	2304      	movs	r3, #4
 800c97a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c97e:	e0b8      	b.n	800caf2 <UART_SetConfig+0x5a6>
 800c980:	2308      	movs	r3, #8
 800c982:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c986:	e0b4      	b.n	800caf2 <UART_SetConfig+0x5a6>
 800c988:	2310      	movs	r3, #16
 800c98a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c98e:	e0b0      	b.n	800caf2 <UART_SetConfig+0x5a6>
 800c990:	2320      	movs	r3, #32
 800c992:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c996:	e0ac      	b.n	800caf2 <UART_SetConfig+0x5a6>
 800c998:	2340      	movs	r3, #64	@ 0x40
 800c99a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c99e:	e0a8      	b.n	800caf2 <UART_SetConfig+0x5a6>
 800c9a0:	2380      	movs	r3, #128	@ 0x80
 800c9a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c9a6:	e0a4      	b.n	800caf2 <UART_SetConfig+0x5a6>
 800c9a8:	697b      	ldr	r3, [r7, #20]
 800c9aa:	681b      	ldr	r3, [r3, #0]
 800c9ac:	4a8f      	ldr	r2, [pc, #572]	@ (800cbec <UART_SetConfig+0x6a0>)
 800c9ae:	4293      	cmp	r3, r2
 800c9b0:	d130      	bne.n	800ca14 <UART_SetConfig+0x4c8>
 800c9b2:	4b8d      	ldr	r3, [pc, #564]	@ (800cbe8 <UART_SetConfig+0x69c>)
 800c9b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800c9b6:	f003 0307 	and.w	r3, r3, #7
 800c9ba:	2b05      	cmp	r3, #5
 800c9bc:	d826      	bhi.n	800ca0c <UART_SetConfig+0x4c0>
 800c9be:	a201      	add	r2, pc, #4	@ (adr r2, 800c9c4 <UART_SetConfig+0x478>)
 800c9c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c9c4:	0800c9dd 	.word	0x0800c9dd
 800c9c8:	0800c9e5 	.word	0x0800c9e5
 800c9cc:	0800c9ed 	.word	0x0800c9ed
 800c9d0:	0800c9f5 	.word	0x0800c9f5
 800c9d4:	0800c9fd 	.word	0x0800c9fd
 800c9d8:	0800ca05 	.word	0x0800ca05
 800c9dc:	2300      	movs	r3, #0
 800c9de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c9e2:	e086      	b.n	800caf2 <UART_SetConfig+0x5a6>
 800c9e4:	2304      	movs	r3, #4
 800c9e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c9ea:	e082      	b.n	800caf2 <UART_SetConfig+0x5a6>
 800c9ec:	2308      	movs	r3, #8
 800c9ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c9f2:	e07e      	b.n	800caf2 <UART_SetConfig+0x5a6>
 800c9f4:	2310      	movs	r3, #16
 800c9f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800c9fa:	e07a      	b.n	800caf2 <UART_SetConfig+0x5a6>
 800c9fc:	2320      	movs	r3, #32
 800c9fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ca02:	e076      	b.n	800caf2 <UART_SetConfig+0x5a6>
 800ca04:	2340      	movs	r3, #64	@ 0x40
 800ca06:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ca0a:	e072      	b.n	800caf2 <UART_SetConfig+0x5a6>
 800ca0c:	2380      	movs	r3, #128	@ 0x80
 800ca0e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ca12:	e06e      	b.n	800caf2 <UART_SetConfig+0x5a6>
 800ca14:	697b      	ldr	r3, [r7, #20]
 800ca16:	681b      	ldr	r3, [r3, #0]
 800ca18:	4a75      	ldr	r2, [pc, #468]	@ (800cbf0 <UART_SetConfig+0x6a4>)
 800ca1a:	4293      	cmp	r3, r2
 800ca1c:	d130      	bne.n	800ca80 <UART_SetConfig+0x534>
 800ca1e:	4b72      	ldr	r3, [pc, #456]	@ (800cbe8 <UART_SetConfig+0x69c>)
 800ca20:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800ca22:	f003 0307 	and.w	r3, r3, #7
 800ca26:	2b05      	cmp	r3, #5
 800ca28:	d826      	bhi.n	800ca78 <UART_SetConfig+0x52c>
 800ca2a:	a201      	add	r2, pc, #4	@ (adr r2, 800ca30 <UART_SetConfig+0x4e4>)
 800ca2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ca30:	0800ca49 	.word	0x0800ca49
 800ca34:	0800ca51 	.word	0x0800ca51
 800ca38:	0800ca59 	.word	0x0800ca59
 800ca3c:	0800ca61 	.word	0x0800ca61
 800ca40:	0800ca69 	.word	0x0800ca69
 800ca44:	0800ca71 	.word	0x0800ca71
 800ca48:	2300      	movs	r3, #0
 800ca4a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ca4e:	e050      	b.n	800caf2 <UART_SetConfig+0x5a6>
 800ca50:	2304      	movs	r3, #4
 800ca52:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ca56:	e04c      	b.n	800caf2 <UART_SetConfig+0x5a6>
 800ca58:	2308      	movs	r3, #8
 800ca5a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ca5e:	e048      	b.n	800caf2 <UART_SetConfig+0x5a6>
 800ca60:	2310      	movs	r3, #16
 800ca62:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ca66:	e044      	b.n	800caf2 <UART_SetConfig+0x5a6>
 800ca68:	2320      	movs	r3, #32
 800ca6a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ca6e:	e040      	b.n	800caf2 <UART_SetConfig+0x5a6>
 800ca70:	2340      	movs	r3, #64	@ 0x40
 800ca72:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ca76:	e03c      	b.n	800caf2 <UART_SetConfig+0x5a6>
 800ca78:	2380      	movs	r3, #128	@ 0x80
 800ca7a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800ca7e:	e038      	b.n	800caf2 <UART_SetConfig+0x5a6>
 800ca80:	697b      	ldr	r3, [r7, #20]
 800ca82:	681b      	ldr	r3, [r3, #0]
 800ca84:	4a5b      	ldr	r2, [pc, #364]	@ (800cbf4 <UART_SetConfig+0x6a8>)
 800ca86:	4293      	cmp	r3, r2
 800ca88:	d130      	bne.n	800caec <UART_SetConfig+0x5a0>
 800ca8a:	4b57      	ldr	r3, [pc, #348]	@ (800cbe8 <UART_SetConfig+0x69c>)
 800ca8c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ca8e:	f003 0307 	and.w	r3, r3, #7
 800ca92:	2b05      	cmp	r3, #5
 800ca94:	d826      	bhi.n	800cae4 <UART_SetConfig+0x598>
 800ca96:	a201      	add	r2, pc, #4	@ (adr r2, 800ca9c <UART_SetConfig+0x550>)
 800ca98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ca9c:	0800cab5 	.word	0x0800cab5
 800caa0:	0800cabd 	.word	0x0800cabd
 800caa4:	0800cac5 	.word	0x0800cac5
 800caa8:	0800cacd 	.word	0x0800cacd
 800caac:	0800cad5 	.word	0x0800cad5
 800cab0:	0800cadd 	.word	0x0800cadd
 800cab4:	2302      	movs	r3, #2
 800cab6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800caba:	e01a      	b.n	800caf2 <UART_SetConfig+0x5a6>
 800cabc:	2304      	movs	r3, #4
 800cabe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cac2:	e016      	b.n	800caf2 <UART_SetConfig+0x5a6>
 800cac4:	2308      	movs	r3, #8
 800cac6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800caca:	e012      	b.n	800caf2 <UART_SetConfig+0x5a6>
 800cacc:	2310      	movs	r3, #16
 800cace:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cad2:	e00e      	b.n	800caf2 <UART_SetConfig+0x5a6>
 800cad4:	2320      	movs	r3, #32
 800cad6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cada:	e00a      	b.n	800caf2 <UART_SetConfig+0x5a6>
 800cadc:	2340      	movs	r3, #64	@ 0x40
 800cade:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800cae2:	e006      	b.n	800caf2 <UART_SetConfig+0x5a6>
 800cae4:	2380      	movs	r3, #128	@ 0x80
 800cae6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800caea:	e002      	b.n	800caf2 <UART_SetConfig+0x5a6>
 800caec:	2380      	movs	r3, #128	@ 0x80
 800caee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800caf2:	697b      	ldr	r3, [r7, #20]
 800caf4:	681b      	ldr	r3, [r3, #0]
 800caf6:	4a3f      	ldr	r2, [pc, #252]	@ (800cbf4 <UART_SetConfig+0x6a8>)
 800caf8:	4293      	cmp	r3, r2
 800cafa:	f040 80f8 	bne.w	800ccee <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800cafe:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800cb02:	2b20      	cmp	r3, #32
 800cb04:	dc46      	bgt.n	800cb94 <UART_SetConfig+0x648>
 800cb06:	2b02      	cmp	r3, #2
 800cb08:	f2c0 8082 	blt.w	800cc10 <UART_SetConfig+0x6c4>
 800cb0c:	3b02      	subs	r3, #2
 800cb0e:	2b1e      	cmp	r3, #30
 800cb10:	d87e      	bhi.n	800cc10 <UART_SetConfig+0x6c4>
 800cb12:	a201      	add	r2, pc, #4	@ (adr r2, 800cb18 <UART_SetConfig+0x5cc>)
 800cb14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cb18:	0800cb9b 	.word	0x0800cb9b
 800cb1c:	0800cc11 	.word	0x0800cc11
 800cb20:	0800cba3 	.word	0x0800cba3
 800cb24:	0800cc11 	.word	0x0800cc11
 800cb28:	0800cc11 	.word	0x0800cc11
 800cb2c:	0800cc11 	.word	0x0800cc11
 800cb30:	0800cbb3 	.word	0x0800cbb3
 800cb34:	0800cc11 	.word	0x0800cc11
 800cb38:	0800cc11 	.word	0x0800cc11
 800cb3c:	0800cc11 	.word	0x0800cc11
 800cb40:	0800cc11 	.word	0x0800cc11
 800cb44:	0800cc11 	.word	0x0800cc11
 800cb48:	0800cc11 	.word	0x0800cc11
 800cb4c:	0800cc11 	.word	0x0800cc11
 800cb50:	0800cbc3 	.word	0x0800cbc3
 800cb54:	0800cc11 	.word	0x0800cc11
 800cb58:	0800cc11 	.word	0x0800cc11
 800cb5c:	0800cc11 	.word	0x0800cc11
 800cb60:	0800cc11 	.word	0x0800cc11
 800cb64:	0800cc11 	.word	0x0800cc11
 800cb68:	0800cc11 	.word	0x0800cc11
 800cb6c:	0800cc11 	.word	0x0800cc11
 800cb70:	0800cc11 	.word	0x0800cc11
 800cb74:	0800cc11 	.word	0x0800cc11
 800cb78:	0800cc11 	.word	0x0800cc11
 800cb7c:	0800cc11 	.word	0x0800cc11
 800cb80:	0800cc11 	.word	0x0800cc11
 800cb84:	0800cc11 	.word	0x0800cc11
 800cb88:	0800cc11 	.word	0x0800cc11
 800cb8c:	0800cc11 	.word	0x0800cc11
 800cb90:	0800cc03 	.word	0x0800cc03
 800cb94:	2b40      	cmp	r3, #64	@ 0x40
 800cb96:	d037      	beq.n	800cc08 <UART_SetConfig+0x6bc>
 800cb98:	e03a      	b.n	800cc10 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800cb9a:	f7fd fbbd 	bl	800a318 <HAL_RCCEx_GetD3PCLK1Freq>
 800cb9e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800cba0:	e03c      	b.n	800cc1c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800cba2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800cba6:	4618      	mov	r0, r3
 800cba8:	f7fd fbcc 	bl	800a344 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800cbac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cbae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cbb0:	e034      	b.n	800cc1c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800cbb2:	f107 0318 	add.w	r3, r7, #24
 800cbb6:	4618      	mov	r0, r3
 800cbb8:	f7fd fd18 	bl	800a5ec <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800cbbc:	69fb      	ldr	r3, [r7, #28]
 800cbbe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cbc0:	e02c      	b.n	800cc1c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800cbc2:	4b09      	ldr	r3, [pc, #36]	@ (800cbe8 <UART_SetConfig+0x69c>)
 800cbc4:	681b      	ldr	r3, [r3, #0]
 800cbc6:	f003 0320 	and.w	r3, r3, #32
 800cbca:	2b00      	cmp	r3, #0
 800cbcc:	d016      	beq.n	800cbfc <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800cbce:	4b06      	ldr	r3, [pc, #24]	@ (800cbe8 <UART_SetConfig+0x69c>)
 800cbd0:	681b      	ldr	r3, [r3, #0]
 800cbd2:	08db      	lsrs	r3, r3, #3
 800cbd4:	f003 0303 	and.w	r3, r3, #3
 800cbd8:	4a07      	ldr	r2, [pc, #28]	@ (800cbf8 <UART_SetConfig+0x6ac>)
 800cbda:	fa22 f303 	lsr.w	r3, r2, r3
 800cbde:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800cbe0:	e01c      	b.n	800cc1c <UART_SetConfig+0x6d0>
 800cbe2:	bf00      	nop
 800cbe4:	40011400 	.word	0x40011400
 800cbe8:	58024400 	.word	0x58024400
 800cbec:	40007800 	.word	0x40007800
 800cbf0:	40007c00 	.word	0x40007c00
 800cbf4:	58000c00 	.word	0x58000c00
 800cbf8:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 800cbfc:	4b9d      	ldr	r3, [pc, #628]	@ (800ce74 <UART_SetConfig+0x928>)
 800cbfe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cc00:	e00c      	b.n	800cc1c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800cc02:	4b9d      	ldr	r3, [pc, #628]	@ (800ce78 <UART_SetConfig+0x92c>)
 800cc04:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cc06:	e009      	b.n	800cc1c <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800cc08:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800cc0c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cc0e:	e005      	b.n	800cc1c <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 800cc10:	2300      	movs	r3, #0
 800cc12:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800cc14:	2301      	movs	r3, #1
 800cc16:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800cc1a:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800cc1c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cc1e:	2b00      	cmp	r3, #0
 800cc20:	f000 81de 	beq.w	800cfe0 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800cc24:	697b      	ldr	r3, [r7, #20]
 800cc26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cc28:	4a94      	ldr	r2, [pc, #592]	@ (800ce7c <UART_SetConfig+0x930>)
 800cc2a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800cc2e:	461a      	mov	r2, r3
 800cc30:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cc32:	fbb3 f3f2 	udiv	r3, r3, r2
 800cc36:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800cc38:	697b      	ldr	r3, [r7, #20]
 800cc3a:	685a      	ldr	r2, [r3, #4]
 800cc3c:	4613      	mov	r3, r2
 800cc3e:	005b      	lsls	r3, r3, #1
 800cc40:	4413      	add	r3, r2
 800cc42:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800cc44:	429a      	cmp	r2, r3
 800cc46:	d305      	bcc.n	800cc54 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800cc48:	697b      	ldr	r3, [r7, #20]
 800cc4a:	685b      	ldr	r3, [r3, #4]
 800cc4c:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800cc4e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800cc50:	429a      	cmp	r2, r3
 800cc52:	d903      	bls.n	800cc5c <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 800cc54:	2301      	movs	r3, #1
 800cc56:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800cc5a:	e1c1      	b.n	800cfe0 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800cc5c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cc5e:	2200      	movs	r2, #0
 800cc60:	60bb      	str	r3, [r7, #8]
 800cc62:	60fa      	str	r2, [r7, #12]
 800cc64:	697b      	ldr	r3, [r7, #20]
 800cc66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cc68:	4a84      	ldr	r2, [pc, #528]	@ (800ce7c <UART_SetConfig+0x930>)
 800cc6a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800cc6e:	b29b      	uxth	r3, r3
 800cc70:	2200      	movs	r2, #0
 800cc72:	603b      	str	r3, [r7, #0]
 800cc74:	607a      	str	r2, [r7, #4]
 800cc76:	e9d7 2300 	ldrd	r2, r3, [r7]
 800cc7a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800cc7e:	f7f3 fd53 	bl	8000728 <__aeabi_uldivmod>
 800cc82:	4602      	mov	r2, r0
 800cc84:	460b      	mov	r3, r1
 800cc86:	4610      	mov	r0, r2
 800cc88:	4619      	mov	r1, r3
 800cc8a:	f04f 0200 	mov.w	r2, #0
 800cc8e:	f04f 0300 	mov.w	r3, #0
 800cc92:	020b      	lsls	r3, r1, #8
 800cc94:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800cc98:	0202      	lsls	r2, r0, #8
 800cc9a:	6979      	ldr	r1, [r7, #20]
 800cc9c:	6849      	ldr	r1, [r1, #4]
 800cc9e:	0849      	lsrs	r1, r1, #1
 800cca0:	2000      	movs	r0, #0
 800cca2:	460c      	mov	r4, r1
 800cca4:	4605      	mov	r5, r0
 800cca6:	eb12 0804 	adds.w	r8, r2, r4
 800ccaa:	eb43 0905 	adc.w	r9, r3, r5
 800ccae:	697b      	ldr	r3, [r7, #20]
 800ccb0:	685b      	ldr	r3, [r3, #4]
 800ccb2:	2200      	movs	r2, #0
 800ccb4:	469a      	mov	sl, r3
 800ccb6:	4693      	mov	fp, r2
 800ccb8:	4652      	mov	r2, sl
 800ccba:	465b      	mov	r3, fp
 800ccbc:	4640      	mov	r0, r8
 800ccbe:	4649      	mov	r1, r9
 800ccc0:	f7f3 fd32 	bl	8000728 <__aeabi_uldivmod>
 800ccc4:	4602      	mov	r2, r0
 800ccc6:	460b      	mov	r3, r1
 800ccc8:	4613      	mov	r3, r2
 800ccca:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800cccc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ccce:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800ccd2:	d308      	bcc.n	800cce6 <UART_SetConfig+0x79a>
 800ccd4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ccd6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ccda:	d204      	bcs.n	800cce6 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 800ccdc:	697b      	ldr	r3, [r7, #20]
 800ccde:	681b      	ldr	r3, [r3, #0]
 800cce0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800cce2:	60da      	str	r2, [r3, #12]
 800cce4:	e17c      	b.n	800cfe0 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 800cce6:	2301      	movs	r3, #1
 800cce8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800ccec:	e178      	b.n	800cfe0 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800ccee:	697b      	ldr	r3, [r7, #20]
 800ccf0:	69db      	ldr	r3, [r3, #28]
 800ccf2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800ccf6:	f040 80c5 	bne.w	800ce84 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 800ccfa:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800ccfe:	2b20      	cmp	r3, #32
 800cd00:	dc48      	bgt.n	800cd94 <UART_SetConfig+0x848>
 800cd02:	2b00      	cmp	r3, #0
 800cd04:	db7b      	blt.n	800cdfe <UART_SetConfig+0x8b2>
 800cd06:	2b20      	cmp	r3, #32
 800cd08:	d879      	bhi.n	800cdfe <UART_SetConfig+0x8b2>
 800cd0a:	a201      	add	r2, pc, #4	@ (adr r2, 800cd10 <UART_SetConfig+0x7c4>)
 800cd0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cd10:	0800cd9b 	.word	0x0800cd9b
 800cd14:	0800cda3 	.word	0x0800cda3
 800cd18:	0800cdff 	.word	0x0800cdff
 800cd1c:	0800cdff 	.word	0x0800cdff
 800cd20:	0800cdab 	.word	0x0800cdab
 800cd24:	0800cdff 	.word	0x0800cdff
 800cd28:	0800cdff 	.word	0x0800cdff
 800cd2c:	0800cdff 	.word	0x0800cdff
 800cd30:	0800cdbb 	.word	0x0800cdbb
 800cd34:	0800cdff 	.word	0x0800cdff
 800cd38:	0800cdff 	.word	0x0800cdff
 800cd3c:	0800cdff 	.word	0x0800cdff
 800cd40:	0800cdff 	.word	0x0800cdff
 800cd44:	0800cdff 	.word	0x0800cdff
 800cd48:	0800cdff 	.word	0x0800cdff
 800cd4c:	0800cdff 	.word	0x0800cdff
 800cd50:	0800cdcb 	.word	0x0800cdcb
 800cd54:	0800cdff 	.word	0x0800cdff
 800cd58:	0800cdff 	.word	0x0800cdff
 800cd5c:	0800cdff 	.word	0x0800cdff
 800cd60:	0800cdff 	.word	0x0800cdff
 800cd64:	0800cdff 	.word	0x0800cdff
 800cd68:	0800cdff 	.word	0x0800cdff
 800cd6c:	0800cdff 	.word	0x0800cdff
 800cd70:	0800cdff 	.word	0x0800cdff
 800cd74:	0800cdff 	.word	0x0800cdff
 800cd78:	0800cdff 	.word	0x0800cdff
 800cd7c:	0800cdff 	.word	0x0800cdff
 800cd80:	0800cdff 	.word	0x0800cdff
 800cd84:	0800cdff 	.word	0x0800cdff
 800cd88:	0800cdff 	.word	0x0800cdff
 800cd8c:	0800cdff 	.word	0x0800cdff
 800cd90:	0800cdf1 	.word	0x0800cdf1
 800cd94:	2b40      	cmp	r3, #64	@ 0x40
 800cd96:	d02e      	beq.n	800cdf6 <UART_SetConfig+0x8aa>
 800cd98:	e031      	b.n	800cdfe <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800cd9a:	f7fc f887 	bl	8008eac <HAL_RCC_GetPCLK1Freq>
 800cd9e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800cda0:	e033      	b.n	800ce0a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800cda2:	f7fc f899 	bl	8008ed8 <HAL_RCC_GetPCLK2Freq>
 800cda6:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800cda8:	e02f      	b.n	800ce0a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800cdaa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800cdae:	4618      	mov	r0, r3
 800cdb0:	f7fd fac8 	bl	800a344 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800cdb4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cdb6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cdb8:	e027      	b.n	800ce0a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800cdba:	f107 0318 	add.w	r3, r7, #24
 800cdbe:	4618      	mov	r0, r3
 800cdc0:	f7fd fc14 	bl	800a5ec <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800cdc4:	69fb      	ldr	r3, [r7, #28]
 800cdc6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cdc8:	e01f      	b.n	800ce0a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800cdca:	4b2d      	ldr	r3, [pc, #180]	@ (800ce80 <UART_SetConfig+0x934>)
 800cdcc:	681b      	ldr	r3, [r3, #0]
 800cdce:	f003 0320 	and.w	r3, r3, #32
 800cdd2:	2b00      	cmp	r3, #0
 800cdd4:	d009      	beq.n	800cdea <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800cdd6:	4b2a      	ldr	r3, [pc, #168]	@ (800ce80 <UART_SetConfig+0x934>)
 800cdd8:	681b      	ldr	r3, [r3, #0]
 800cdda:	08db      	lsrs	r3, r3, #3
 800cddc:	f003 0303 	and.w	r3, r3, #3
 800cde0:	4a24      	ldr	r2, [pc, #144]	@ (800ce74 <UART_SetConfig+0x928>)
 800cde2:	fa22 f303 	lsr.w	r3, r2, r3
 800cde6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800cde8:	e00f      	b.n	800ce0a <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 800cdea:	4b22      	ldr	r3, [pc, #136]	@ (800ce74 <UART_SetConfig+0x928>)
 800cdec:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cdee:	e00c      	b.n	800ce0a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800cdf0:	4b21      	ldr	r3, [pc, #132]	@ (800ce78 <UART_SetConfig+0x92c>)
 800cdf2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cdf4:	e009      	b.n	800ce0a <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800cdf6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800cdfa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cdfc:	e005      	b.n	800ce0a <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 800cdfe:	2300      	movs	r3, #0
 800ce00:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800ce02:	2301      	movs	r3, #1
 800ce04:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800ce08:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800ce0a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ce0c:	2b00      	cmp	r3, #0
 800ce0e:	f000 80e7 	beq.w	800cfe0 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800ce12:	697b      	ldr	r3, [r7, #20]
 800ce14:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ce16:	4a19      	ldr	r2, [pc, #100]	@ (800ce7c <UART_SetConfig+0x930>)
 800ce18:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ce1c:	461a      	mov	r2, r3
 800ce1e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ce20:	fbb3 f3f2 	udiv	r3, r3, r2
 800ce24:	005a      	lsls	r2, r3, #1
 800ce26:	697b      	ldr	r3, [r7, #20]
 800ce28:	685b      	ldr	r3, [r3, #4]
 800ce2a:	085b      	lsrs	r3, r3, #1
 800ce2c:	441a      	add	r2, r3
 800ce2e:	697b      	ldr	r3, [r7, #20]
 800ce30:	685b      	ldr	r3, [r3, #4]
 800ce32:	fbb2 f3f3 	udiv	r3, r2, r3
 800ce36:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800ce38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ce3a:	2b0f      	cmp	r3, #15
 800ce3c:	d916      	bls.n	800ce6c <UART_SetConfig+0x920>
 800ce3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ce40:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800ce44:	d212      	bcs.n	800ce6c <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800ce46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ce48:	b29b      	uxth	r3, r3
 800ce4a:	f023 030f 	bic.w	r3, r3, #15
 800ce4e:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800ce50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ce52:	085b      	lsrs	r3, r3, #1
 800ce54:	b29b      	uxth	r3, r3
 800ce56:	f003 0307 	and.w	r3, r3, #7
 800ce5a:	b29a      	uxth	r2, r3
 800ce5c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800ce5e:	4313      	orrs	r3, r2
 800ce60:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 800ce62:	697b      	ldr	r3, [r7, #20]
 800ce64:	681b      	ldr	r3, [r3, #0]
 800ce66:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800ce68:	60da      	str	r2, [r3, #12]
 800ce6a:	e0b9      	b.n	800cfe0 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800ce6c:	2301      	movs	r3, #1
 800ce6e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800ce72:	e0b5      	b.n	800cfe0 <UART_SetConfig+0xa94>
 800ce74:	03d09000 	.word	0x03d09000
 800ce78:	003d0900 	.word	0x003d0900
 800ce7c:	080256fc 	.word	0x080256fc
 800ce80:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 800ce84:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800ce88:	2b20      	cmp	r3, #32
 800ce8a:	dc49      	bgt.n	800cf20 <UART_SetConfig+0x9d4>
 800ce8c:	2b00      	cmp	r3, #0
 800ce8e:	db7c      	blt.n	800cf8a <UART_SetConfig+0xa3e>
 800ce90:	2b20      	cmp	r3, #32
 800ce92:	d87a      	bhi.n	800cf8a <UART_SetConfig+0xa3e>
 800ce94:	a201      	add	r2, pc, #4	@ (adr r2, 800ce9c <UART_SetConfig+0x950>)
 800ce96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ce9a:	bf00      	nop
 800ce9c:	0800cf27 	.word	0x0800cf27
 800cea0:	0800cf2f 	.word	0x0800cf2f
 800cea4:	0800cf8b 	.word	0x0800cf8b
 800cea8:	0800cf8b 	.word	0x0800cf8b
 800ceac:	0800cf37 	.word	0x0800cf37
 800ceb0:	0800cf8b 	.word	0x0800cf8b
 800ceb4:	0800cf8b 	.word	0x0800cf8b
 800ceb8:	0800cf8b 	.word	0x0800cf8b
 800cebc:	0800cf47 	.word	0x0800cf47
 800cec0:	0800cf8b 	.word	0x0800cf8b
 800cec4:	0800cf8b 	.word	0x0800cf8b
 800cec8:	0800cf8b 	.word	0x0800cf8b
 800cecc:	0800cf8b 	.word	0x0800cf8b
 800ced0:	0800cf8b 	.word	0x0800cf8b
 800ced4:	0800cf8b 	.word	0x0800cf8b
 800ced8:	0800cf8b 	.word	0x0800cf8b
 800cedc:	0800cf57 	.word	0x0800cf57
 800cee0:	0800cf8b 	.word	0x0800cf8b
 800cee4:	0800cf8b 	.word	0x0800cf8b
 800cee8:	0800cf8b 	.word	0x0800cf8b
 800ceec:	0800cf8b 	.word	0x0800cf8b
 800cef0:	0800cf8b 	.word	0x0800cf8b
 800cef4:	0800cf8b 	.word	0x0800cf8b
 800cef8:	0800cf8b 	.word	0x0800cf8b
 800cefc:	0800cf8b 	.word	0x0800cf8b
 800cf00:	0800cf8b 	.word	0x0800cf8b
 800cf04:	0800cf8b 	.word	0x0800cf8b
 800cf08:	0800cf8b 	.word	0x0800cf8b
 800cf0c:	0800cf8b 	.word	0x0800cf8b
 800cf10:	0800cf8b 	.word	0x0800cf8b
 800cf14:	0800cf8b 	.word	0x0800cf8b
 800cf18:	0800cf8b 	.word	0x0800cf8b
 800cf1c:	0800cf7d 	.word	0x0800cf7d
 800cf20:	2b40      	cmp	r3, #64	@ 0x40
 800cf22:	d02e      	beq.n	800cf82 <UART_SetConfig+0xa36>
 800cf24:	e031      	b.n	800cf8a <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800cf26:	f7fb ffc1 	bl	8008eac <HAL_RCC_GetPCLK1Freq>
 800cf2a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800cf2c:	e033      	b.n	800cf96 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800cf2e:	f7fb ffd3 	bl	8008ed8 <HAL_RCC_GetPCLK2Freq>
 800cf32:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 800cf34:	e02f      	b.n	800cf96 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800cf36:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800cf3a:	4618      	mov	r0, r3
 800cf3c:	f7fd fa02 	bl	800a344 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800cf40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cf42:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cf44:	e027      	b.n	800cf96 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800cf46:	f107 0318 	add.w	r3, r7, #24
 800cf4a:	4618      	mov	r0, r3
 800cf4c:	f7fd fb4e 	bl	800a5ec <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800cf50:	69fb      	ldr	r3, [r7, #28]
 800cf52:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cf54:	e01f      	b.n	800cf96 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800cf56:	4b2d      	ldr	r3, [pc, #180]	@ (800d00c <UART_SetConfig+0xac0>)
 800cf58:	681b      	ldr	r3, [r3, #0]
 800cf5a:	f003 0320 	and.w	r3, r3, #32
 800cf5e:	2b00      	cmp	r3, #0
 800cf60:	d009      	beq.n	800cf76 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800cf62:	4b2a      	ldr	r3, [pc, #168]	@ (800d00c <UART_SetConfig+0xac0>)
 800cf64:	681b      	ldr	r3, [r3, #0]
 800cf66:	08db      	lsrs	r3, r3, #3
 800cf68:	f003 0303 	and.w	r3, r3, #3
 800cf6c:	4a28      	ldr	r2, [pc, #160]	@ (800d010 <UART_SetConfig+0xac4>)
 800cf6e:	fa22 f303 	lsr.w	r3, r2, r3
 800cf72:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800cf74:	e00f      	b.n	800cf96 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 800cf76:	4b26      	ldr	r3, [pc, #152]	@ (800d010 <UART_SetConfig+0xac4>)
 800cf78:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cf7a:	e00c      	b.n	800cf96 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800cf7c:	4b25      	ldr	r3, [pc, #148]	@ (800d014 <UART_SetConfig+0xac8>)
 800cf7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cf80:	e009      	b.n	800cf96 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800cf82:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800cf86:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 800cf88:	e005      	b.n	800cf96 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 800cf8a:	2300      	movs	r3, #0
 800cf8c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 800cf8e:	2301      	movs	r3, #1
 800cf90:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800cf94:	bf00      	nop
    }

    if (pclk != 0U)
 800cf96:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cf98:	2b00      	cmp	r3, #0
 800cf9a:	d021      	beq.n	800cfe0 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800cf9c:	697b      	ldr	r3, [r7, #20]
 800cf9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cfa0:	4a1d      	ldr	r2, [pc, #116]	@ (800d018 <UART_SetConfig+0xacc>)
 800cfa2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800cfa6:	461a      	mov	r2, r3
 800cfa8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cfaa:	fbb3 f2f2 	udiv	r2, r3, r2
 800cfae:	697b      	ldr	r3, [r7, #20]
 800cfb0:	685b      	ldr	r3, [r3, #4]
 800cfb2:	085b      	lsrs	r3, r3, #1
 800cfb4:	441a      	add	r2, r3
 800cfb6:	697b      	ldr	r3, [r7, #20]
 800cfb8:	685b      	ldr	r3, [r3, #4]
 800cfba:	fbb2 f3f3 	udiv	r3, r2, r3
 800cfbe:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800cfc0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cfc2:	2b0f      	cmp	r3, #15
 800cfc4:	d909      	bls.n	800cfda <UART_SetConfig+0xa8e>
 800cfc6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cfc8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800cfcc:	d205      	bcs.n	800cfda <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800cfce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cfd0:	b29a      	uxth	r2, r3
 800cfd2:	697b      	ldr	r3, [r7, #20]
 800cfd4:	681b      	ldr	r3, [r3, #0]
 800cfd6:	60da      	str	r2, [r3, #12]
 800cfd8:	e002      	b.n	800cfe0 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800cfda:	2301      	movs	r3, #1
 800cfdc:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800cfe0:	697b      	ldr	r3, [r7, #20]
 800cfe2:	2201      	movs	r2, #1
 800cfe4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800cfe8:	697b      	ldr	r3, [r7, #20]
 800cfea:	2201      	movs	r2, #1
 800cfec:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800cff0:	697b      	ldr	r3, [r7, #20]
 800cff2:	2200      	movs	r2, #0
 800cff4:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800cff6:	697b      	ldr	r3, [r7, #20]
 800cff8:	2200      	movs	r2, #0
 800cffa:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800cffc:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 800d000:	4618      	mov	r0, r3
 800d002:	3748      	adds	r7, #72	@ 0x48
 800d004:	46bd      	mov	sp, r7
 800d006:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800d00a:	bf00      	nop
 800d00c:	58024400 	.word	0x58024400
 800d010:	03d09000 	.word	0x03d09000
 800d014:	003d0900 	.word	0x003d0900
 800d018:	080256fc 	.word	0x080256fc

0800d01c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800d01c:	b480      	push	{r7}
 800d01e:	b083      	sub	sp, #12
 800d020:	af00      	add	r7, sp, #0
 800d022:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800d024:	687b      	ldr	r3, [r7, #4]
 800d026:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d028:	f003 0308 	and.w	r3, r3, #8
 800d02c:	2b00      	cmp	r3, #0
 800d02e:	d00a      	beq.n	800d046 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800d030:	687b      	ldr	r3, [r7, #4]
 800d032:	681b      	ldr	r3, [r3, #0]
 800d034:	685b      	ldr	r3, [r3, #4]
 800d036:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800d03a:	687b      	ldr	r3, [r7, #4]
 800d03c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800d03e:	687b      	ldr	r3, [r7, #4]
 800d040:	681b      	ldr	r3, [r3, #0]
 800d042:	430a      	orrs	r2, r1
 800d044:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800d046:	687b      	ldr	r3, [r7, #4]
 800d048:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d04a:	f003 0301 	and.w	r3, r3, #1
 800d04e:	2b00      	cmp	r3, #0
 800d050:	d00a      	beq.n	800d068 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800d052:	687b      	ldr	r3, [r7, #4]
 800d054:	681b      	ldr	r3, [r3, #0]
 800d056:	685b      	ldr	r3, [r3, #4]
 800d058:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800d05c:	687b      	ldr	r3, [r7, #4]
 800d05e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d060:	687b      	ldr	r3, [r7, #4]
 800d062:	681b      	ldr	r3, [r3, #0]
 800d064:	430a      	orrs	r2, r1
 800d066:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800d068:	687b      	ldr	r3, [r7, #4]
 800d06a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d06c:	f003 0302 	and.w	r3, r3, #2
 800d070:	2b00      	cmp	r3, #0
 800d072:	d00a      	beq.n	800d08a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800d074:	687b      	ldr	r3, [r7, #4]
 800d076:	681b      	ldr	r3, [r3, #0]
 800d078:	685b      	ldr	r3, [r3, #4]
 800d07a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800d07e:	687b      	ldr	r3, [r7, #4]
 800d080:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800d082:	687b      	ldr	r3, [r7, #4]
 800d084:	681b      	ldr	r3, [r3, #0]
 800d086:	430a      	orrs	r2, r1
 800d088:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800d08a:	687b      	ldr	r3, [r7, #4]
 800d08c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d08e:	f003 0304 	and.w	r3, r3, #4
 800d092:	2b00      	cmp	r3, #0
 800d094:	d00a      	beq.n	800d0ac <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800d096:	687b      	ldr	r3, [r7, #4]
 800d098:	681b      	ldr	r3, [r3, #0]
 800d09a:	685b      	ldr	r3, [r3, #4]
 800d09c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800d0a0:	687b      	ldr	r3, [r7, #4]
 800d0a2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800d0a4:	687b      	ldr	r3, [r7, #4]
 800d0a6:	681b      	ldr	r3, [r3, #0]
 800d0a8:	430a      	orrs	r2, r1
 800d0aa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800d0ac:	687b      	ldr	r3, [r7, #4]
 800d0ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d0b0:	f003 0310 	and.w	r3, r3, #16
 800d0b4:	2b00      	cmp	r3, #0
 800d0b6:	d00a      	beq.n	800d0ce <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800d0b8:	687b      	ldr	r3, [r7, #4]
 800d0ba:	681b      	ldr	r3, [r3, #0]
 800d0bc:	689b      	ldr	r3, [r3, #8]
 800d0be:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800d0c2:	687b      	ldr	r3, [r7, #4]
 800d0c4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800d0c6:	687b      	ldr	r3, [r7, #4]
 800d0c8:	681b      	ldr	r3, [r3, #0]
 800d0ca:	430a      	orrs	r2, r1
 800d0cc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800d0ce:	687b      	ldr	r3, [r7, #4]
 800d0d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d0d2:	f003 0320 	and.w	r3, r3, #32
 800d0d6:	2b00      	cmp	r3, #0
 800d0d8:	d00a      	beq.n	800d0f0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800d0da:	687b      	ldr	r3, [r7, #4]
 800d0dc:	681b      	ldr	r3, [r3, #0]
 800d0de:	689b      	ldr	r3, [r3, #8]
 800d0e0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800d0e4:	687b      	ldr	r3, [r7, #4]
 800d0e6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800d0e8:	687b      	ldr	r3, [r7, #4]
 800d0ea:	681b      	ldr	r3, [r3, #0]
 800d0ec:	430a      	orrs	r2, r1
 800d0ee:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800d0f0:	687b      	ldr	r3, [r7, #4]
 800d0f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d0f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d0f8:	2b00      	cmp	r3, #0
 800d0fa:	d01a      	beq.n	800d132 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800d0fc:	687b      	ldr	r3, [r7, #4]
 800d0fe:	681b      	ldr	r3, [r3, #0]
 800d100:	685b      	ldr	r3, [r3, #4]
 800d102:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800d106:	687b      	ldr	r3, [r7, #4]
 800d108:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800d10a:	687b      	ldr	r3, [r7, #4]
 800d10c:	681b      	ldr	r3, [r3, #0]
 800d10e:	430a      	orrs	r2, r1
 800d110:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800d112:	687b      	ldr	r3, [r7, #4]
 800d114:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d116:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800d11a:	d10a      	bne.n	800d132 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800d11c:	687b      	ldr	r3, [r7, #4]
 800d11e:	681b      	ldr	r3, [r3, #0]
 800d120:	685b      	ldr	r3, [r3, #4]
 800d122:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800d126:	687b      	ldr	r3, [r7, #4]
 800d128:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800d12a:	687b      	ldr	r3, [r7, #4]
 800d12c:	681b      	ldr	r3, [r3, #0]
 800d12e:	430a      	orrs	r2, r1
 800d130:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800d132:	687b      	ldr	r3, [r7, #4]
 800d134:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d136:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d13a:	2b00      	cmp	r3, #0
 800d13c:	d00a      	beq.n	800d154 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800d13e:	687b      	ldr	r3, [r7, #4]
 800d140:	681b      	ldr	r3, [r3, #0]
 800d142:	685b      	ldr	r3, [r3, #4]
 800d144:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800d148:	687b      	ldr	r3, [r7, #4]
 800d14a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800d14c:	687b      	ldr	r3, [r7, #4]
 800d14e:	681b      	ldr	r3, [r3, #0]
 800d150:	430a      	orrs	r2, r1
 800d152:	605a      	str	r2, [r3, #4]
  }
}
 800d154:	bf00      	nop
 800d156:	370c      	adds	r7, #12
 800d158:	46bd      	mov	sp, r7
 800d15a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d15e:	4770      	bx	lr

0800d160 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800d160:	b580      	push	{r7, lr}
 800d162:	b098      	sub	sp, #96	@ 0x60
 800d164:	af02      	add	r7, sp, #8
 800d166:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d168:	687b      	ldr	r3, [r7, #4]
 800d16a:	2200      	movs	r2, #0
 800d16c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800d170:	f7f8 fa48 	bl	8005604 <HAL_GetTick>
 800d174:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800d176:	687b      	ldr	r3, [r7, #4]
 800d178:	681b      	ldr	r3, [r3, #0]
 800d17a:	681b      	ldr	r3, [r3, #0]
 800d17c:	f003 0308 	and.w	r3, r3, #8
 800d180:	2b08      	cmp	r3, #8
 800d182:	d12f      	bne.n	800d1e4 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800d184:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800d188:	9300      	str	r3, [sp, #0]
 800d18a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d18c:	2200      	movs	r2, #0
 800d18e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800d192:	6878      	ldr	r0, [r7, #4]
 800d194:	f000 f88e 	bl	800d2b4 <UART_WaitOnFlagUntilTimeout>
 800d198:	4603      	mov	r3, r0
 800d19a:	2b00      	cmp	r3, #0
 800d19c:	d022      	beq.n	800d1e4 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800d19e:	687b      	ldr	r3, [r7, #4]
 800d1a0:	681b      	ldr	r3, [r3, #0]
 800d1a2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d1a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d1a6:	e853 3f00 	ldrex	r3, [r3]
 800d1aa:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800d1ac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d1ae:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800d1b2:	653b      	str	r3, [r7, #80]	@ 0x50
 800d1b4:	687b      	ldr	r3, [r7, #4]
 800d1b6:	681b      	ldr	r3, [r3, #0]
 800d1b8:	461a      	mov	r2, r3
 800d1ba:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d1bc:	647b      	str	r3, [r7, #68]	@ 0x44
 800d1be:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d1c0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800d1c2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d1c4:	e841 2300 	strex	r3, r2, [r1]
 800d1c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800d1ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d1cc:	2b00      	cmp	r3, #0
 800d1ce:	d1e6      	bne.n	800d19e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800d1d0:	687b      	ldr	r3, [r7, #4]
 800d1d2:	2220      	movs	r2, #32
 800d1d4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800d1d8:	687b      	ldr	r3, [r7, #4]
 800d1da:	2200      	movs	r2, #0
 800d1dc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800d1e0:	2303      	movs	r3, #3
 800d1e2:	e063      	b.n	800d2ac <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800d1e4:	687b      	ldr	r3, [r7, #4]
 800d1e6:	681b      	ldr	r3, [r3, #0]
 800d1e8:	681b      	ldr	r3, [r3, #0]
 800d1ea:	f003 0304 	and.w	r3, r3, #4
 800d1ee:	2b04      	cmp	r3, #4
 800d1f0:	d149      	bne.n	800d286 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800d1f2:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800d1f6:	9300      	str	r3, [sp, #0]
 800d1f8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d1fa:	2200      	movs	r2, #0
 800d1fc:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800d200:	6878      	ldr	r0, [r7, #4]
 800d202:	f000 f857 	bl	800d2b4 <UART_WaitOnFlagUntilTimeout>
 800d206:	4603      	mov	r3, r0
 800d208:	2b00      	cmp	r3, #0
 800d20a:	d03c      	beq.n	800d286 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800d20c:	687b      	ldr	r3, [r7, #4]
 800d20e:	681b      	ldr	r3, [r3, #0]
 800d210:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d212:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d214:	e853 3f00 	ldrex	r3, [r3]
 800d218:	623b      	str	r3, [r7, #32]
   return(result);
 800d21a:	6a3b      	ldr	r3, [r7, #32]
 800d21c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800d220:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d222:	687b      	ldr	r3, [r7, #4]
 800d224:	681b      	ldr	r3, [r3, #0]
 800d226:	461a      	mov	r2, r3
 800d228:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d22a:	633b      	str	r3, [r7, #48]	@ 0x30
 800d22c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d22e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d230:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d232:	e841 2300 	strex	r3, r2, [r1]
 800d236:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800d238:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d23a:	2b00      	cmp	r3, #0
 800d23c:	d1e6      	bne.n	800d20c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d23e:	687b      	ldr	r3, [r7, #4]
 800d240:	681b      	ldr	r3, [r3, #0]
 800d242:	3308      	adds	r3, #8
 800d244:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d246:	693b      	ldr	r3, [r7, #16]
 800d248:	e853 3f00 	ldrex	r3, [r3]
 800d24c:	60fb      	str	r3, [r7, #12]
   return(result);
 800d24e:	68fb      	ldr	r3, [r7, #12]
 800d250:	f023 0301 	bic.w	r3, r3, #1
 800d254:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d256:	687b      	ldr	r3, [r7, #4]
 800d258:	681b      	ldr	r3, [r3, #0]
 800d25a:	3308      	adds	r3, #8
 800d25c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d25e:	61fa      	str	r2, [r7, #28]
 800d260:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d262:	69b9      	ldr	r1, [r7, #24]
 800d264:	69fa      	ldr	r2, [r7, #28]
 800d266:	e841 2300 	strex	r3, r2, [r1]
 800d26a:	617b      	str	r3, [r7, #20]
   return(result);
 800d26c:	697b      	ldr	r3, [r7, #20]
 800d26e:	2b00      	cmp	r3, #0
 800d270:	d1e5      	bne.n	800d23e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800d272:	687b      	ldr	r3, [r7, #4]
 800d274:	2220      	movs	r2, #32
 800d276:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800d27a:	687b      	ldr	r3, [r7, #4]
 800d27c:	2200      	movs	r2, #0
 800d27e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800d282:	2303      	movs	r3, #3
 800d284:	e012      	b.n	800d2ac <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800d286:	687b      	ldr	r3, [r7, #4]
 800d288:	2220      	movs	r2, #32
 800d28a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800d28e:	687b      	ldr	r3, [r7, #4]
 800d290:	2220      	movs	r2, #32
 800d292:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d296:	687b      	ldr	r3, [r7, #4]
 800d298:	2200      	movs	r2, #0
 800d29a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800d29c:	687b      	ldr	r3, [r7, #4]
 800d29e:	2200      	movs	r2, #0
 800d2a0:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800d2a2:	687b      	ldr	r3, [r7, #4]
 800d2a4:	2200      	movs	r2, #0
 800d2a6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800d2aa:	2300      	movs	r3, #0
}
 800d2ac:	4618      	mov	r0, r3
 800d2ae:	3758      	adds	r7, #88	@ 0x58
 800d2b0:	46bd      	mov	sp, r7
 800d2b2:	bd80      	pop	{r7, pc}

0800d2b4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800d2b4:	b580      	push	{r7, lr}
 800d2b6:	b084      	sub	sp, #16
 800d2b8:	af00      	add	r7, sp, #0
 800d2ba:	60f8      	str	r0, [r7, #12]
 800d2bc:	60b9      	str	r1, [r7, #8]
 800d2be:	603b      	str	r3, [r7, #0]
 800d2c0:	4613      	mov	r3, r2
 800d2c2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800d2c4:	e04f      	b.n	800d366 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800d2c6:	69bb      	ldr	r3, [r7, #24]
 800d2c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d2cc:	d04b      	beq.n	800d366 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800d2ce:	f7f8 f999 	bl	8005604 <HAL_GetTick>
 800d2d2:	4602      	mov	r2, r0
 800d2d4:	683b      	ldr	r3, [r7, #0]
 800d2d6:	1ad3      	subs	r3, r2, r3
 800d2d8:	69ba      	ldr	r2, [r7, #24]
 800d2da:	429a      	cmp	r2, r3
 800d2dc:	d302      	bcc.n	800d2e4 <UART_WaitOnFlagUntilTimeout+0x30>
 800d2de:	69bb      	ldr	r3, [r7, #24]
 800d2e0:	2b00      	cmp	r3, #0
 800d2e2:	d101      	bne.n	800d2e8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800d2e4:	2303      	movs	r3, #3
 800d2e6:	e04e      	b.n	800d386 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800d2e8:	68fb      	ldr	r3, [r7, #12]
 800d2ea:	681b      	ldr	r3, [r3, #0]
 800d2ec:	681b      	ldr	r3, [r3, #0]
 800d2ee:	f003 0304 	and.w	r3, r3, #4
 800d2f2:	2b00      	cmp	r3, #0
 800d2f4:	d037      	beq.n	800d366 <UART_WaitOnFlagUntilTimeout+0xb2>
 800d2f6:	68bb      	ldr	r3, [r7, #8]
 800d2f8:	2b80      	cmp	r3, #128	@ 0x80
 800d2fa:	d034      	beq.n	800d366 <UART_WaitOnFlagUntilTimeout+0xb2>
 800d2fc:	68bb      	ldr	r3, [r7, #8]
 800d2fe:	2b40      	cmp	r3, #64	@ 0x40
 800d300:	d031      	beq.n	800d366 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800d302:	68fb      	ldr	r3, [r7, #12]
 800d304:	681b      	ldr	r3, [r3, #0]
 800d306:	69db      	ldr	r3, [r3, #28]
 800d308:	f003 0308 	and.w	r3, r3, #8
 800d30c:	2b08      	cmp	r3, #8
 800d30e:	d110      	bne.n	800d332 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800d310:	68fb      	ldr	r3, [r7, #12]
 800d312:	681b      	ldr	r3, [r3, #0]
 800d314:	2208      	movs	r2, #8
 800d316:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800d318:	68f8      	ldr	r0, [r7, #12]
 800d31a:	f000 f95b 	bl	800d5d4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800d31e:	68fb      	ldr	r3, [r7, #12]
 800d320:	2208      	movs	r2, #8
 800d322:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800d326:	68fb      	ldr	r3, [r7, #12]
 800d328:	2200      	movs	r2, #0
 800d32a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800d32e:	2301      	movs	r3, #1
 800d330:	e029      	b.n	800d386 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800d332:	68fb      	ldr	r3, [r7, #12]
 800d334:	681b      	ldr	r3, [r3, #0]
 800d336:	69db      	ldr	r3, [r3, #28]
 800d338:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800d33c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800d340:	d111      	bne.n	800d366 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800d342:	68fb      	ldr	r3, [r7, #12]
 800d344:	681b      	ldr	r3, [r3, #0]
 800d346:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800d34a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800d34c:	68f8      	ldr	r0, [r7, #12]
 800d34e:	f000 f941 	bl	800d5d4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800d352:	68fb      	ldr	r3, [r7, #12]
 800d354:	2220      	movs	r2, #32
 800d356:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800d35a:	68fb      	ldr	r3, [r7, #12]
 800d35c:	2200      	movs	r2, #0
 800d35e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800d362:	2303      	movs	r3, #3
 800d364:	e00f      	b.n	800d386 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800d366:	68fb      	ldr	r3, [r7, #12]
 800d368:	681b      	ldr	r3, [r3, #0]
 800d36a:	69da      	ldr	r2, [r3, #28]
 800d36c:	68bb      	ldr	r3, [r7, #8]
 800d36e:	4013      	ands	r3, r2
 800d370:	68ba      	ldr	r2, [r7, #8]
 800d372:	429a      	cmp	r2, r3
 800d374:	bf0c      	ite	eq
 800d376:	2301      	moveq	r3, #1
 800d378:	2300      	movne	r3, #0
 800d37a:	b2db      	uxtb	r3, r3
 800d37c:	461a      	mov	r2, r3
 800d37e:	79fb      	ldrb	r3, [r7, #7]
 800d380:	429a      	cmp	r2, r3
 800d382:	d0a0      	beq.n	800d2c6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800d384:	2300      	movs	r3, #0
}
 800d386:	4618      	mov	r0, r3
 800d388:	3710      	adds	r7, #16
 800d38a:	46bd      	mov	sp, r7
 800d38c:	bd80      	pop	{r7, pc}
	...

0800d390 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800d390:	b480      	push	{r7}
 800d392:	b0a3      	sub	sp, #140	@ 0x8c
 800d394:	af00      	add	r7, sp, #0
 800d396:	60f8      	str	r0, [r7, #12]
 800d398:	60b9      	str	r1, [r7, #8]
 800d39a:	4613      	mov	r3, r2
 800d39c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800d39e:	68fb      	ldr	r3, [r7, #12]
 800d3a0:	68ba      	ldr	r2, [r7, #8]
 800d3a2:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 800d3a4:	68fb      	ldr	r3, [r7, #12]
 800d3a6:	88fa      	ldrh	r2, [r7, #6]
 800d3a8:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 800d3ac:	68fb      	ldr	r3, [r7, #12]
 800d3ae:	88fa      	ldrh	r2, [r7, #6]
 800d3b0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 800d3b4:	68fb      	ldr	r3, [r7, #12]
 800d3b6:	2200      	movs	r2, #0
 800d3b8:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800d3ba:	68fb      	ldr	r3, [r7, #12]
 800d3bc:	689b      	ldr	r3, [r3, #8]
 800d3be:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d3c2:	d10e      	bne.n	800d3e2 <UART_Start_Receive_IT+0x52>
 800d3c4:	68fb      	ldr	r3, [r7, #12]
 800d3c6:	691b      	ldr	r3, [r3, #16]
 800d3c8:	2b00      	cmp	r3, #0
 800d3ca:	d105      	bne.n	800d3d8 <UART_Start_Receive_IT+0x48>
 800d3cc:	68fb      	ldr	r3, [r7, #12]
 800d3ce:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800d3d2:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800d3d6:	e02d      	b.n	800d434 <UART_Start_Receive_IT+0xa4>
 800d3d8:	68fb      	ldr	r3, [r7, #12]
 800d3da:	22ff      	movs	r2, #255	@ 0xff
 800d3dc:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800d3e0:	e028      	b.n	800d434 <UART_Start_Receive_IT+0xa4>
 800d3e2:	68fb      	ldr	r3, [r7, #12]
 800d3e4:	689b      	ldr	r3, [r3, #8]
 800d3e6:	2b00      	cmp	r3, #0
 800d3e8:	d10d      	bne.n	800d406 <UART_Start_Receive_IT+0x76>
 800d3ea:	68fb      	ldr	r3, [r7, #12]
 800d3ec:	691b      	ldr	r3, [r3, #16]
 800d3ee:	2b00      	cmp	r3, #0
 800d3f0:	d104      	bne.n	800d3fc <UART_Start_Receive_IT+0x6c>
 800d3f2:	68fb      	ldr	r3, [r7, #12]
 800d3f4:	22ff      	movs	r2, #255	@ 0xff
 800d3f6:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800d3fa:	e01b      	b.n	800d434 <UART_Start_Receive_IT+0xa4>
 800d3fc:	68fb      	ldr	r3, [r7, #12]
 800d3fe:	227f      	movs	r2, #127	@ 0x7f
 800d400:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800d404:	e016      	b.n	800d434 <UART_Start_Receive_IT+0xa4>
 800d406:	68fb      	ldr	r3, [r7, #12]
 800d408:	689b      	ldr	r3, [r3, #8]
 800d40a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d40e:	d10d      	bne.n	800d42c <UART_Start_Receive_IT+0x9c>
 800d410:	68fb      	ldr	r3, [r7, #12]
 800d412:	691b      	ldr	r3, [r3, #16]
 800d414:	2b00      	cmp	r3, #0
 800d416:	d104      	bne.n	800d422 <UART_Start_Receive_IT+0x92>
 800d418:	68fb      	ldr	r3, [r7, #12]
 800d41a:	227f      	movs	r2, #127	@ 0x7f
 800d41c:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800d420:	e008      	b.n	800d434 <UART_Start_Receive_IT+0xa4>
 800d422:	68fb      	ldr	r3, [r7, #12]
 800d424:	223f      	movs	r2, #63	@ 0x3f
 800d426:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800d42a:	e003      	b.n	800d434 <UART_Start_Receive_IT+0xa4>
 800d42c:	68fb      	ldr	r3, [r7, #12]
 800d42e:	2200      	movs	r2, #0
 800d430:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d434:	68fb      	ldr	r3, [r7, #12]
 800d436:	2200      	movs	r2, #0
 800d438:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800d43c:	68fb      	ldr	r3, [r7, #12]
 800d43e:	2222      	movs	r2, #34	@ 0x22
 800d440:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d444:	68fb      	ldr	r3, [r7, #12]
 800d446:	681b      	ldr	r3, [r3, #0]
 800d448:	3308      	adds	r3, #8
 800d44a:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d44c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d44e:	e853 3f00 	ldrex	r3, [r3]
 800d452:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800d454:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800d456:	f043 0301 	orr.w	r3, r3, #1
 800d45a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800d45e:	68fb      	ldr	r3, [r7, #12]
 800d460:	681b      	ldr	r3, [r3, #0]
 800d462:	3308      	adds	r3, #8
 800d464:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800d468:	673a      	str	r2, [r7, #112]	@ 0x70
 800d46a:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d46c:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 800d46e:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800d470:	e841 2300 	strex	r3, r2, [r1]
 800d474:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 800d476:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800d478:	2b00      	cmp	r3, #0
 800d47a:	d1e3      	bne.n	800d444 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800d47c:	68fb      	ldr	r3, [r7, #12]
 800d47e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d480:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d484:	d14f      	bne.n	800d526 <UART_Start_Receive_IT+0x196>
 800d486:	68fb      	ldr	r3, [r7, #12]
 800d488:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800d48c:	88fa      	ldrh	r2, [r7, #6]
 800d48e:	429a      	cmp	r2, r3
 800d490:	d349      	bcc.n	800d526 <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800d492:	68fb      	ldr	r3, [r7, #12]
 800d494:	689b      	ldr	r3, [r3, #8]
 800d496:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d49a:	d107      	bne.n	800d4ac <UART_Start_Receive_IT+0x11c>
 800d49c:	68fb      	ldr	r3, [r7, #12]
 800d49e:	691b      	ldr	r3, [r3, #16]
 800d4a0:	2b00      	cmp	r3, #0
 800d4a2:	d103      	bne.n	800d4ac <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 800d4a4:	68fb      	ldr	r3, [r7, #12]
 800d4a6:	4a47      	ldr	r2, [pc, #284]	@ (800d5c4 <UART_Start_Receive_IT+0x234>)
 800d4a8:	675a      	str	r2, [r3, #116]	@ 0x74
 800d4aa:	e002      	b.n	800d4b2 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 800d4ac:	68fb      	ldr	r3, [r7, #12]
 800d4ae:	4a46      	ldr	r2, [pc, #280]	@ (800d5c8 <UART_Start_Receive_IT+0x238>)
 800d4b0:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800d4b2:	68fb      	ldr	r3, [r7, #12]
 800d4b4:	691b      	ldr	r3, [r3, #16]
 800d4b6:	2b00      	cmp	r3, #0
 800d4b8:	d01a      	beq.n	800d4f0 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800d4ba:	68fb      	ldr	r3, [r7, #12]
 800d4bc:	681b      	ldr	r3, [r3, #0]
 800d4be:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d4c0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d4c2:	e853 3f00 	ldrex	r3, [r3]
 800d4c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800d4c8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d4ca:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800d4ce:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800d4d2:	68fb      	ldr	r3, [r7, #12]
 800d4d4:	681b      	ldr	r3, [r3, #0]
 800d4d6:	461a      	mov	r2, r3
 800d4d8:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800d4dc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800d4de:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d4e0:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800d4e2:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800d4e4:	e841 2300 	strex	r3, r2, [r1]
 800d4e8:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 800d4ea:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800d4ec:	2b00      	cmp	r3, #0
 800d4ee:	d1e4      	bne.n	800d4ba <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800d4f0:	68fb      	ldr	r3, [r7, #12]
 800d4f2:	681b      	ldr	r3, [r3, #0]
 800d4f4:	3308      	adds	r3, #8
 800d4f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d4f8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d4fa:	e853 3f00 	ldrex	r3, [r3]
 800d4fe:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800d500:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d502:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800d506:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800d508:	68fb      	ldr	r3, [r7, #12]
 800d50a:	681b      	ldr	r3, [r3, #0]
 800d50c:	3308      	adds	r3, #8
 800d50e:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800d510:	64ba      	str	r2, [r7, #72]	@ 0x48
 800d512:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d514:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800d516:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d518:	e841 2300 	strex	r3, r2, [r1]
 800d51c:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800d51e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d520:	2b00      	cmp	r3, #0
 800d522:	d1e5      	bne.n	800d4f0 <UART_Start_Receive_IT+0x160>
 800d524:	e046      	b.n	800d5b4 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800d526:	68fb      	ldr	r3, [r7, #12]
 800d528:	689b      	ldr	r3, [r3, #8]
 800d52a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d52e:	d107      	bne.n	800d540 <UART_Start_Receive_IT+0x1b0>
 800d530:	68fb      	ldr	r3, [r7, #12]
 800d532:	691b      	ldr	r3, [r3, #16]
 800d534:	2b00      	cmp	r3, #0
 800d536:	d103      	bne.n	800d540 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800d538:	68fb      	ldr	r3, [r7, #12]
 800d53a:	4a24      	ldr	r2, [pc, #144]	@ (800d5cc <UART_Start_Receive_IT+0x23c>)
 800d53c:	675a      	str	r2, [r3, #116]	@ 0x74
 800d53e:	e002      	b.n	800d546 <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800d540:	68fb      	ldr	r3, [r7, #12]
 800d542:	4a23      	ldr	r2, [pc, #140]	@ (800d5d0 <UART_Start_Receive_IT+0x240>)
 800d544:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800d546:	68fb      	ldr	r3, [r7, #12]
 800d548:	691b      	ldr	r3, [r3, #16]
 800d54a:	2b00      	cmp	r3, #0
 800d54c:	d019      	beq.n	800d582 <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800d54e:	68fb      	ldr	r3, [r7, #12]
 800d550:	681b      	ldr	r3, [r3, #0]
 800d552:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d554:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d556:	e853 3f00 	ldrex	r3, [r3]
 800d55a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800d55c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d55e:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 800d562:	677b      	str	r3, [r7, #116]	@ 0x74
 800d564:	68fb      	ldr	r3, [r7, #12]
 800d566:	681b      	ldr	r3, [r3, #0]
 800d568:	461a      	mov	r2, r3
 800d56a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800d56c:	637b      	str	r3, [r7, #52]	@ 0x34
 800d56e:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d570:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800d572:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800d574:	e841 2300 	strex	r3, r2, [r1]
 800d578:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800d57a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d57c:	2b00      	cmp	r3, #0
 800d57e:	d1e6      	bne.n	800d54e <UART_Start_Receive_IT+0x1be>
 800d580:	e018      	b.n	800d5b4 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800d582:	68fb      	ldr	r3, [r7, #12]
 800d584:	681b      	ldr	r3, [r3, #0]
 800d586:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d588:	697b      	ldr	r3, [r7, #20]
 800d58a:	e853 3f00 	ldrex	r3, [r3]
 800d58e:	613b      	str	r3, [r7, #16]
   return(result);
 800d590:	693b      	ldr	r3, [r7, #16]
 800d592:	f043 0320 	orr.w	r3, r3, #32
 800d596:	67bb      	str	r3, [r7, #120]	@ 0x78
 800d598:	68fb      	ldr	r3, [r7, #12]
 800d59a:	681b      	ldr	r3, [r3, #0]
 800d59c:	461a      	mov	r2, r3
 800d59e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800d5a0:	623b      	str	r3, [r7, #32]
 800d5a2:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d5a4:	69f9      	ldr	r1, [r7, #28]
 800d5a6:	6a3a      	ldr	r2, [r7, #32]
 800d5a8:	e841 2300 	strex	r3, r2, [r1]
 800d5ac:	61bb      	str	r3, [r7, #24]
   return(result);
 800d5ae:	69bb      	ldr	r3, [r7, #24]
 800d5b0:	2b00      	cmp	r3, #0
 800d5b2:	d1e6      	bne.n	800d582 <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 800d5b4:	2300      	movs	r3, #0
}
 800d5b6:	4618      	mov	r0, r3
 800d5b8:	378c      	adds	r7, #140	@ 0x8c
 800d5ba:	46bd      	mov	sp, r7
 800d5bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5c0:	4770      	bx	lr
 800d5c2:	bf00      	nop
 800d5c4:	0800ddf1 	.word	0x0800ddf1
 800d5c8:	0800da8d 	.word	0x0800da8d
 800d5cc:	0800d8d5 	.word	0x0800d8d5
 800d5d0:	0800d71d 	.word	0x0800d71d

0800d5d4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800d5d4:	b480      	push	{r7}
 800d5d6:	b095      	sub	sp, #84	@ 0x54
 800d5d8:	af00      	add	r7, sp, #0
 800d5da:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800d5dc:	687b      	ldr	r3, [r7, #4]
 800d5de:	681b      	ldr	r3, [r3, #0]
 800d5e0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d5e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d5e4:	e853 3f00 	ldrex	r3, [r3]
 800d5e8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800d5ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d5ec:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800d5f0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d5f2:	687b      	ldr	r3, [r7, #4]
 800d5f4:	681b      	ldr	r3, [r3, #0]
 800d5f6:	461a      	mov	r2, r3
 800d5f8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d5fa:	643b      	str	r3, [r7, #64]	@ 0x40
 800d5fc:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d5fe:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800d600:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800d602:	e841 2300 	strex	r3, r2, [r1]
 800d606:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800d608:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d60a:	2b00      	cmp	r3, #0
 800d60c:	d1e6      	bne.n	800d5dc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800d60e:	687b      	ldr	r3, [r7, #4]
 800d610:	681b      	ldr	r3, [r3, #0]
 800d612:	3308      	adds	r3, #8
 800d614:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d616:	6a3b      	ldr	r3, [r7, #32]
 800d618:	e853 3f00 	ldrex	r3, [r3]
 800d61c:	61fb      	str	r3, [r7, #28]
   return(result);
 800d61e:	69fa      	ldr	r2, [r7, #28]
 800d620:	4b1e      	ldr	r3, [pc, #120]	@ (800d69c <UART_EndRxTransfer+0xc8>)
 800d622:	4013      	ands	r3, r2
 800d624:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d626:	687b      	ldr	r3, [r7, #4]
 800d628:	681b      	ldr	r3, [r3, #0]
 800d62a:	3308      	adds	r3, #8
 800d62c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800d62e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800d630:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d632:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800d634:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d636:	e841 2300 	strex	r3, r2, [r1]
 800d63a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800d63c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d63e:	2b00      	cmp	r3, #0
 800d640:	d1e5      	bne.n	800d60e <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d642:	687b      	ldr	r3, [r7, #4]
 800d644:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d646:	2b01      	cmp	r3, #1
 800d648:	d118      	bne.n	800d67c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d64a:	687b      	ldr	r3, [r7, #4]
 800d64c:	681b      	ldr	r3, [r3, #0]
 800d64e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d650:	68fb      	ldr	r3, [r7, #12]
 800d652:	e853 3f00 	ldrex	r3, [r3]
 800d656:	60bb      	str	r3, [r7, #8]
   return(result);
 800d658:	68bb      	ldr	r3, [r7, #8]
 800d65a:	f023 0310 	bic.w	r3, r3, #16
 800d65e:	647b      	str	r3, [r7, #68]	@ 0x44
 800d660:	687b      	ldr	r3, [r7, #4]
 800d662:	681b      	ldr	r3, [r3, #0]
 800d664:	461a      	mov	r2, r3
 800d666:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d668:	61bb      	str	r3, [r7, #24]
 800d66a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d66c:	6979      	ldr	r1, [r7, #20]
 800d66e:	69ba      	ldr	r2, [r7, #24]
 800d670:	e841 2300 	strex	r3, r2, [r1]
 800d674:	613b      	str	r3, [r7, #16]
   return(result);
 800d676:	693b      	ldr	r3, [r7, #16]
 800d678:	2b00      	cmp	r3, #0
 800d67a:	d1e6      	bne.n	800d64a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800d67c:	687b      	ldr	r3, [r7, #4]
 800d67e:	2220      	movs	r2, #32
 800d680:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d684:	687b      	ldr	r3, [r7, #4]
 800d686:	2200      	movs	r2, #0
 800d688:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800d68a:	687b      	ldr	r3, [r7, #4]
 800d68c:	2200      	movs	r2, #0
 800d68e:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800d690:	bf00      	nop
 800d692:	3754      	adds	r7, #84	@ 0x54
 800d694:	46bd      	mov	sp, r7
 800d696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d69a:	4770      	bx	lr
 800d69c:	effffffe 	.word	0xeffffffe

0800d6a0 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800d6a0:	b580      	push	{r7, lr}
 800d6a2:	b084      	sub	sp, #16
 800d6a4:	af00      	add	r7, sp, #0
 800d6a6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d6a8:	687b      	ldr	r3, [r7, #4]
 800d6aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d6ac:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800d6ae:	68fb      	ldr	r3, [r7, #12]
 800d6b0:	2200      	movs	r2, #0
 800d6b2:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800d6b6:	68f8      	ldr	r0, [r7, #12]
 800d6b8:	f7fe ff32 	bl	800c520 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d6bc:	bf00      	nop
 800d6be:	3710      	adds	r7, #16
 800d6c0:	46bd      	mov	sp, r7
 800d6c2:	bd80      	pop	{r7, pc}

0800d6c4 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800d6c4:	b580      	push	{r7, lr}
 800d6c6:	b088      	sub	sp, #32
 800d6c8:	af00      	add	r7, sp, #0
 800d6ca:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800d6cc:	687b      	ldr	r3, [r7, #4]
 800d6ce:	681b      	ldr	r3, [r3, #0]
 800d6d0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d6d2:	68fb      	ldr	r3, [r7, #12]
 800d6d4:	e853 3f00 	ldrex	r3, [r3]
 800d6d8:	60bb      	str	r3, [r7, #8]
   return(result);
 800d6da:	68bb      	ldr	r3, [r7, #8]
 800d6dc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d6e0:	61fb      	str	r3, [r7, #28]
 800d6e2:	687b      	ldr	r3, [r7, #4]
 800d6e4:	681b      	ldr	r3, [r3, #0]
 800d6e6:	461a      	mov	r2, r3
 800d6e8:	69fb      	ldr	r3, [r7, #28]
 800d6ea:	61bb      	str	r3, [r7, #24]
 800d6ec:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d6ee:	6979      	ldr	r1, [r7, #20]
 800d6f0:	69ba      	ldr	r2, [r7, #24]
 800d6f2:	e841 2300 	strex	r3, r2, [r1]
 800d6f6:	613b      	str	r3, [r7, #16]
   return(result);
 800d6f8:	693b      	ldr	r3, [r7, #16]
 800d6fa:	2b00      	cmp	r3, #0
 800d6fc:	d1e6      	bne.n	800d6cc <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800d6fe:	687b      	ldr	r3, [r7, #4]
 800d700:	2220      	movs	r2, #32
 800d702:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800d706:	687b      	ldr	r3, [r7, #4]
 800d708:	2200      	movs	r2, #0
 800d70a:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800d70c:	6878      	ldr	r0, [r7, #4]
 800d70e:	f7fe fefd 	bl	800c50c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d712:	bf00      	nop
 800d714:	3720      	adds	r7, #32
 800d716:	46bd      	mov	sp, r7
 800d718:	bd80      	pop	{r7, pc}
	...

0800d71c <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800d71c:	b580      	push	{r7, lr}
 800d71e:	b09c      	sub	sp, #112	@ 0x70
 800d720:	af00      	add	r7, sp, #0
 800d722:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800d724:	687b      	ldr	r3, [r7, #4]
 800d726:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800d72a:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800d72e:	687b      	ldr	r3, [r7, #4]
 800d730:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800d734:	2b22      	cmp	r3, #34	@ 0x22
 800d736:	f040 80be 	bne.w	800d8b6 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800d73a:	687b      	ldr	r3, [r7, #4]
 800d73c:	681b      	ldr	r3, [r3, #0]
 800d73e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d740:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800d744:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800d748:	b2d9      	uxtb	r1, r3
 800d74a:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800d74e:	b2da      	uxtb	r2, r3
 800d750:	687b      	ldr	r3, [r7, #4]
 800d752:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d754:	400a      	ands	r2, r1
 800d756:	b2d2      	uxtb	r2, r2
 800d758:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800d75a:	687b      	ldr	r3, [r7, #4]
 800d75c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d75e:	1c5a      	adds	r2, r3, #1
 800d760:	687b      	ldr	r3, [r7, #4]
 800d762:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800d764:	687b      	ldr	r3, [r7, #4]
 800d766:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800d76a:	b29b      	uxth	r3, r3
 800d76c:	3b01      	subs	r3, #1
 800d76e:	b29a      	uxth	r2, r3
 800d770:	687b      	ldr	r3, [r7, #4]
 800d772:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800d776:	687b      	ldr	r3, [r7, #4]
 800d778:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800d77c:	b29b      	uxth	r3, r3
 800d77e:	2b00      	cmp	r3, #0
 800d780:	f040 80a1 	bne.w	800d8c6 <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800d784:	687b      	ldr	r3, [r7, #4]
 800d786:	681b      	ldr	r3, [r3, #0]
 800d788:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d78a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d78c:	e853 3f00 	ldrex	r3, [r3]
 800d790:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800d792:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d794:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800d798:	66bb      	str	r3, [r7, #104]	@ 0x68
 800d79a:	687b      	ldr	r3, [r7, #4]
 800d79c:	681b      	ldr	r3, [r3, #0]
 800d79e:	461a      	mov	r2, r3
 800d7a0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800d7a2:	65bb      	str	r3, [r7, #88]	@ 0x58
 800d7a4:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d7a6:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800d7a8:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800d7aa:	e841 2300 	strex	r3, r2, [r1]
 800d7ae:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800d7b0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d7b2:	2b00      	cmp	r3, #0
 800d7b4:	d1e6      	bne.n	800d784 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d7b6:	687b      	ldr	r3, [r7, #4]
 800d7b8:	681b      	ldr	r3, [r3, #0]
 800d7ba:	3308      	adds	r3, #8
 800d7bc:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d7be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d7c0:	e853 3f00 	ldrex	r3, [r3]
 800d7c4:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800d7c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d7c8:	f023 0301 	bic.w	r3, r3, #1
 800d7cc:	667b      	str	r3, [r7, #100]	@ 0x64
 800d7ce:	687b      	ldr	r3, [r7, #4]
 800d7d0:	681b      	ldr	r3, [r3, #0]
 800d7d2:	3308      	adds	r3, #8
 800d7d4:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800d7d6:	647a      	str	r2, [r7, #68]	@ 0x44
 800d7d8:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d7da:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800d7dc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d7de:	e841 2300 	strex	r3, r2, [r1]
 800d7e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800d7e4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d7e6:	2b00      	cmp	r3, #0
 800d7e8:	d1e5      	bne.n	800d7b6 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800d7ea:	687b      	ldr	r3, [r7, #4]
 800d7ec:	2220      	movs	r2, #32
 800d7ee:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800d7f2:	687b      	ldr	r3, [r7, #4]
 800d7f4:	2200      	movs	r2, #0
 800d7f6:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800d7f8:	687b      	ldr	r3, [r7, #4]
 800d7fa:	2200      	movs	r2, #0
 800d7fc:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800d7fe:	687b      	ldr	r3, [r7, #4]
 800d800:	681b      	ldr	r3, [r3, #0]
 800d802:	4a33      	ldr	r2, [pc, #204]	@ (800d8d0 <UART_RxISR_8BIT+0x1b4>)
 800d804:	4293      	cmp	r3, r2
 800d806:	d01f      	beq.n	800d848 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800d808:	687b      	ldr	r3, [r7, #4]
 800d80a:	681b      	ldr	r3, [r3, #0]
 800d80c:	685b      	ldr	r3, [r3, #4]
 800d80e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800d812:	2b00      	cmp	r3, #0
 800d814:	d018      	beq.n	800d848 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800d816:	687b      	ldr	r3, [r7, #4]
 800d818:	681b      	ldr	r3, [r3, #0]
 800d81a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d81c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d81e:	e853 3f00 	ldrex	r3, [r3]
 800d822:	623b      	str	r3, [r7, #32]
   return(result);
 800d824:	6a3b      	ldr	r3, [r7, #32]
 800d826:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800d82a:	663b      	str	r3, [r7, #96]	@ 0x60
 800d82c:	687b      	ldr	r3, [r7, #4]
 800d82e:	681b      	ldr	r3, [r3, #0]
 800d830:	461a      	mov	r2, r3
 800d832:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800d834:	633b      	str	r3, [r7, #48]	@ 0x30
 800d836:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d838:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d83a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d83c:	e841 2300 	strex	r3, r2, [r1]
 800d840:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800d842:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d844:	2b00      	cmp	r3, #0
 800d846:	d1e6      	bne.n	800d816 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d848:	687b      	ldr	r3, [r7, #4]
 800d84a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d84c:	2b01      	cmp	r3, #1
 800d84e:	d12e      	bne.n	800d8ae <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d850:	687b      	ldr	r3, [r7, #4]
 800d852:	2200      	movs	r2, #0
 800d854:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d856:	687b      	ldr	r3, [r7, #4]
 800d858:	681b      	ldr	r3, [r3, #0]
 800d85a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d85c:	693b      	ldr	r3, [r7, #16]
 800d85e:	e853 3f00 	ldrex	r3, [r3]
 800d862:	60fb      	str	r3, [r7, #12]
   return(result);
 800d864:	68fb      	ldr	r3, [r7, #12]
 800d866:	f023 0310 	bic.w	r3, r3, #16
 800d86a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800d86c:	687b      	ldr	r3, [r7, #4]
 800d86e:	681b      	ldr	r3, [r3, #0]
 800d870:	461a      	mov	r2, r3
 800d872:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d874:	61fb      	str	r3, [r7, #28]
 800d876:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d878:	69b9      	ldr	r1, [r7, #24]
 800d87a:	69fa      	ldr	r2, [r7, #28]
 800d87c:	e841 2300 	strex	r3, r2, [r1]
 800d880:	617b      	str	r3, [r7, #20]
   return(result);
 800d882:	697b      	ldr	r3, [r7, #20]
 800d884:	2b00      	cmp	r3, #0
 800d886:	d1e6      	bne.n	800d856 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800d888:	687b      	ldr	r3, [r7, #4]
 800d88a:	681b      	ldr	r3, [r3, #0]
 800d88c:	69db      	ldr	r3, [r3, #28]
 800d88e:	f003 0310 	and.w	r3, r3, #16
 800d892:	2b10      	cmp	r3, #16
 800d894:	d103      	bne.n	800d89e <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800d896:	687b      	ldr	r3, [r7, #4]
 800d898:	681b      	ldr	r3, [r3, #0]
 800d89a:	2210      	movs	r2, #16
 800d89c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800d89e:	687b      	ldr	r3, [r7, #4]
 800d8a0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800d8a4:	4619      	mov	r1, r3
 800d8a6:	6878      	ldr	r0, [r7, #4]
 800d8a8:	f7fe fe44 	bl	800c534 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800d8ac:	e00b      	b.n	800d8c6 <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800d8ae:	6878      	ldr	r0, [r7, #4]
 800d8b0:	f7f6 f860 	bl	8003974 <HAL_UART_RxCpltCallback>
}
 800d8b4:	e007      	b.n	800d8c6 <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800d8b6:	687b      	ldr	r3, [r7, #4]
 800d8b8:	681b      	ldr	r3, [r3, #0]
 800d8ba:	699a      	ldr	r2, [r3, #24]
 800d8bc:	687b      	ldr	r3, [r7, #4]
 800d8be:	681b      	ldr	r3, [r3, #0]
 800d8c0:	f042 0208 	orr.w	r2, r2, #8
 800d8c4:	619a      	str	r2, [r3, #24]
}
 800d8c6:	bf00      	nop
 800d8c8:	3770      	adds	r7, #112	@ 0x70
 800d8ca:	46bd      	mov	sp, r7
 800d8cc:	bd80      	pop	{r7, pc}
 800d8ce:	bf00      	nop
 800d8d0:	58000c00 	.word	0x58000c00

0800d8d4 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800d8d4:	b580      	push	{r7, lr}
 800d8d6:	b09c      	sub	sp, #112	@ 0x70
 800d8d8:	af00      	add	r7, sp, #0
 800d8da:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800d8dc:	687b      	ldr	r3, [r7, #4]
 800d8de:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800d8e2:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800d8e6:	687b      	ldr	r3, [r7, #4]
 800d8e8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800d8ec:	2b22      	cmp	r3, #34	@ 0x22
 800d8ee:	f040 80be 	bne.w	800da6e <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800d8f2:	687b      	ldr	r3, [r7, #4]
 800d8f4:	681b      	ldr	r3, [r3, #0]
 800d8f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d8f8:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800d8fc:	687b      	ldr	r3, [r7, #4]
 800d8fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d900:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800d902:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800d906:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800d90a:	4013      	ands	r3, r2
 800d90c:	b29a      	uxth	r2, r3
 800d90e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800d910:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800d912:	687b      	ldr	r3, [r7, #4]
 800d914:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800d916:	1c9a      	adds	r2, r3, #2
 800d918:	687b      	ldr	r3, [r7, #4]
 800d91a:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800d91c:	687b      	ldr	r3, [r7, #4]
 800d91e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800d922:	b29b      	uxth	r3, r3
 800d924:	3b01      	subs	r3, #1
 800d926:	b29a      	uxth	r2, r3
 800d928:	687b      	ldr	r3, [r7, #4]
 800d92a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800d92e:	687b      	ldr	r3, [r7, #4]
 800d930:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800d934:	b29b      	uxth	r3, r3
 800d936:	2b00      	cmp	r3, #0
 800d938:	f040 80a1 	bne.w	800da7e <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800d93c:	687b      	ldr	r3, [r7, #4]
 800d93e:	681b      	ldr	r3, [r3, #0]
 800d940:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d942:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d944:	e853 3f00 	ldrex	r3, [r3]
 800d948:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800d94a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d94c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800d950:	667b      	str	r3, [r7, #100]	@ 0x64
 800d952:	687b      	ldr	r3, [r7, #4]
 800d954:	681b      	ldr	r3, [r3, #0]
 800d956:	461a      	mov	r2, r3
 800d958:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d95a:	657b      	str	r3, [r7, #84]	@ 0x54
 800d95c:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d95e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800d960:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800d962:	e841 2300 	strex	r3, r2, [r1]
 800d966:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800d968:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d96a:	2b00      	cmp	r3, #0
 800d96c:	d1e6      	bne.n	800d93c <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d96e:	687b      	ldr	r3, [r7, #4]
 800d970:	681b      	ldr	r3, [r3, #0]
 800d972:	3308      	adds	r3, #8
 800d974:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d976:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d978:	e853 3f00 	ldrex	r3, [r3]
 800d97c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800d97e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d980:	f023 0301 	bic.w	r3, r3, #1
 800d984:	663b      	str	r3, [r7, #96]	@ 0x60
 800d986:	687b      	ldr	r3, [r7, #4]
 800d988:	681b      	ldr	r3, [r3, #0]
 800d98a:	3308      	adds	r3, #8
 800d98c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800d98e:	643a      	str	r2, [r7, #64]	@ 0x40
 800d990:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d992:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800d994:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800d996:	e841 2300 	strex	r3, r2, [r1]
 800d99a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800d99c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d99e:	2b00      	cmp	r3, #0
 800d9a0:	d1e5      	bne.n	800d96e <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800d9a2:	687b      	ldr	r3, [r7, #4]
 800d9a4:	2220      	movs	r2, #32
 800d9a6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800d9aa:	687b      	ldr	r3, [r7, #4]
 800d9ac:	2200      	movs	r2, #0
 800d9ae:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800d9b0:	687b      	ldr	r3, [r7, #4]
 800d9b2:	2200      	movs	r2, #0
 800d9b4:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800d9b6:	687b      	ldr	r3, [r7, #4]
 800d9b8:	681b      	ldr	r3, [r3, #0]
 800d9ba:	4a33      	ldr	r2, [pc, #204]	@ (800da88 <UART_RxISR_16BIT+0x1b4>)
 800d9bc:	4293      	cmp	r3, r2
 800d9be:	d01f      	beq.n	800da00 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800d9c0:	687b      	ldr	r3, [r7, #4]
 800d9c2:	681b      	ldr	r3, [r3, #0]
 800d9c4:	685b      	ldr	r3, [r3, #4]
 800d9c6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800d9ca:	2b00      	cmp	r3, #0
 800d9cc:	d018      	beq.n	800da00 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800d9ce:	687b      	ldr	r3, [r7, #4]
 800d9d0:	681b      	ldr	r3, [r3, #0]
 800d9d2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d9d4:	6a3b      	ldr	r3, [r7, #32]
 800d9d6:	e853 3f00 	ldrex	r3, [r3]
 800d9da:	61fb      	str	r3, [r7, #28]
   return(result);
 800d9dc:	69fb      	ldr	r3, [r7, #28]
 800d9de:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800d9e2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800d9e4:	687b      	ldr	r3, [r7, #4]
 800d9e6:	681b      	ldr	r3, [r3, #0]
 800d9e8:	461a      	mov	r2, r3
 800d9ea:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d9ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d9ee:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d9f0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800d9f2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d9f4:	e841 2300 	strex	r3, r2, [r1]
 800d9f8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800d9fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d9fc:	2b00      	cmp	r3, #0
 800d9fe:	d1e6      	bne.n	800d9ce <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800da00:	687b      	ldr	r3, [r7, #4]
 800da02:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800da04:	2b01      	cmp	r3, #1
 800da06:	d12e      	bne.n	800da66 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800da08:	687b      	ldr	r3, [r7, #4]
 800da0a:	2200      	movs	r2, #0
 800da0c:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800da0e:	687b      	ldr	r3, [r7, #4]
 800da10:	681b      	ldr	r3, [r3, #0]
 800da12:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800da14:	68fb      	ldr	r3, [r7, #12]
 800da16:	e853 3f00 	ldrex	r3, [r3]
 800da1a:	60bb      	str	r3, [r7, #8]
   return(result);
 800da1c:	68bb      	ldr	r3, [r7, #8]
 800da1e:	f023 0310 	bic.w	r3, r3, #16
 800da22:	65bb      	str	r3, [r7, #88]	@ 0x58
 800da24:	687b      	ldr	r3, [r7, #4]
 800da26:	681b      	ldr	r3, [r3, #0]
 800da28:	461a      	mov	r2, r3
 800da2a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800da2c:	61bb      	str	r3, [r7, #24]
 800da2e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800da30:	6979      	ldr	r1, [r7, #20]
 800da32:	69ba      	ldr	r2, [r7, #24]
 800da34:	e841 2300 	strex	r3, r2, [r1]
 800da38:	613b      	str	r3, [r7, #16]
   return(result);
 800da3a:	693b      	ldr	r3, [r7, #16]
 800da3c:	2b00      	cmp	r3, #0
 800da3e:	d1e6      	bne.n	800da0e <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800da40:	687b      	ldr	r3, [r7, #4]
 800da42:	681b      	ldr	r3, [r3, #0]
 800da44:	69db      	ldr	r3, [r3, #28]
 800da46:	f003 0310 	and.w	r3, r3, #16
 800da4a:	2b10      	cmp	r3, #16
 800da4c:	d103      	bne.n	800da56 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800da4e:	687b      	ldr	r3, [r7, #4]
 800da50:	681b      	ldr	r3, [r3, #0]
 800da52:	2210      	movs	r2, #16
 800da54:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800da56:	687b      	ldr	r3, [r7, #4]
 800da58:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800da5c:	4619      	mov	r1, r3
 800da5e:	6878      	ldr	r0, [r7, #4]
 800da60:	f7fe fd68 	bl	800c534 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800da64:	e00b      	b.n	800da7e <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800da66:	6878      	ldr	r0, [r7, #4]
 800da68:	f7f5 ff84 	bl	8003974 <HAL_UART_RxCpltCallback>
}
 800da6c:	e007      	b.n	800da7e <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800da6e:	687b      	ldr	r3, [r7, #4]
 800da70:	681b      	ldr	r3, [r3, #0]
 800da72:	699a      	ldr	r2, [r3, #24]
 800da74:	687b      	ldr	r3, [r7, #4]
 800da76:	681b      	ldr	r3, [r3, #0]
 800da78:	f042 0208 	orr.w	r2, r2, #8
 800da7c:	619a      	str	r2, [r3, #24]
}
 800da7e:	bf00      	nop
 800da80:	3770      	adds	r7, #112	@ 0x70
 800da82:	46bd      	mov	sp, r7
 800da84:	bd80      	pop	{r7, pc}
 800da86:	bf00      	nop
 800da88:	58000c00 	.word	0x58000c00

0800da8c <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800da8c:	b580      	push	{r7, lr}
 800da8e:	b0ac      	sub	sp, #176	@ 0xb0
 800da90:	af00      	add	r7, sp, #0
 800da92:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 800da94:	687b      	ldr	r3, [r7, #4]
 800da96:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800da9a:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800da9e:	687b      	ldr	r3, [r7, #4]
 800daa0:	681b      	ldr	r3, [r3, #0]
 800daa2:	69db      	ldr	r3, [r3, #28]
 800daa4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800daa8:	687b      	ldr	r3, [r7, #4]
 800daaa:	681b      	ldr	r3, [r3, #0]
 800daac:	681b      	ldr	r3, [r3, #0]
 800daae:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800dab2:	687b      	ldr	r3, [r7, #4]
 800dab4:	681b      	ldr	r3, [r3, #0]
 800dab6:	689b      	ldr	r3, [r3, #8]
 800dab8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800dabc:	687b      	ldr	r3, [r7, #4]
 800dabe:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800dac2:	2b22      	cmp	r3, #34	@ 0x22
 800dac4:	f040 8181 	bne.w	800ddca <UART_RxISR_8BIT_FIFOEN+0x33e>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800dac8:	687b      	ldr	r3, [r7, #4]
 800daca:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800dace:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800dad2:	e124      	b.n	800dd1e <UART_RxISR_8BIT_FIFOEN+0x292>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800dad4:	687b      	ldr	r3, [r7, #4]
 800dad6:	681b      	ldr	r3, [r3, #0]
 800dad8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dada:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800dade:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 800dae2:	b2d9      	uxtb	r1, r3
 800dae4:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 800dae8:	b2da      	uxtb	r2, r3
 800daea:	687b      	ldr	r3, [r7, #4]
 800daec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800daee:	400a      	ands	r2, r1
 800daf0:	b2d2      	uxtb	r2, r2
 800daf2:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 800daf4:	687b      	ldr	r3, [r7, #4]
 800daf6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800daf8:	1c5a      	adds	r2, r3, #1
 800dafa:	687b      	ldr	r3, [r7, #4]
 800dafc:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800dafe:	687b      	ldr	r3, [r7, #4]
 800db00:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800db04:	b29b      	uxth	r3, r3
 800db06:	3b01      	subs	r3, #1
 800db08:	b29a      	uxth	r2, r3
 800db0a:	687b      	ldr	r3, [r7, #4]
 800db0c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800db10:	687b      	ldr	r3, [r7, #4]
 800db12:	681b      	ldr	r3, [r3, #0]
 800db14:	69db      	ldr	r3, [r3, #28]
 800db16:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800db1a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800db1e:	f003 0307 	and.w	r3, r3, #7
 800db22:	2b00      	cmp	r3, #0
 800db24:	d053      	beq.n	800dbce <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800db26:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800db2a:	f003 0301 	and.w	r3, r3, #1
 800db2e:	2b00      	cmp	r3, #0
 800db30:	d011      	beq.n	800db56 <UART_RxISR_8BIT_FIFOEN+0xca>
 800db32:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800db36:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800db3a:	2b00      	cmp	r3, #0
 800db3c:	d00b      	beq.n	800db56 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800db3e:	687b      	ldr	r3, [r7, #4]
 800db40:	681b      	ldr	r3, [r3, #0]
 800db42:	2201      	movs	r2, #1
 800db44:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800db46:	687b      	ldr	r3, [r7, #4]
 800db48:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800db4c:	f043 0201 	orr.w	r2, r3, #1
 800db50:	687b      	ldr	r3, [r7, #4]
 800db52:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800db56:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800db5a:	f003 0302 	and.w	r3, r3, #2
 800db5e:	2b00      	cmp	r3, #0
 800db60:	d011      	beq.n	800db86 <UART_RxISR_8BIT_FIFOEN+0xfa>
 800db62:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800db66:	f003 0301 	and.w	r3, r3, #1
 800db6a:	2b00      	cmp	r3, #0
 800db6c:	d00b      	beq.n	800db86 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800db6e:	687b      	ldr	r3, [r7, #4]
 800db70:	681b      	ldr	r3, [r3, #0]
 800db72:	2202      	movs	r2, #2
 800db74:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800db76:	687b      	ldr	r3, [r7, #4]
 800db78:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800db7c:	f043 0204 	orr.w	r2, r3, #4
 800db80:	687b      	ldr	r3, [r7, #4]
 800db82:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800db86:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800db8a:	f003 0304 	and.w	r3, r3, #4
 800db8e:	2b00      	cmp	r3, #0
 800db90:	d011      	beq.n	800dbb6 <UART_RxISR_8BIT_FIFOEN+0x12a>
 800db92:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800db96:	f003 0301 	and.w	r3, r3, #1
 800db9a:	2b00      	cmp	r3, #0
 800db9c:	d00b      	beq.n	800dbb6 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800db9e:	687b      	ldr	r3, [r7, #4]
 800dba0:	681b      	ldr	r3, [r3, #0]
 800dba2:	2204      	movs	r2, #4
 800dba4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800dba6:	687b      	ldr	r3, [r7, #4]
 800dba8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800dbac:	f043 0202 	orr.w	r2, r3, #2
 800dbb0:	687b      	ldr	r3, [r7, #4]
 800dbb2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800dbb6:	687b      	ldr	r3, [r7, #4]
 800dbb8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800dbbc:	2b00      	cmp	r3, #0
 800dbbe:	d006      	beq.n	800dbce <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800dbc0:	6878      	ldr	r0, [r7, #4]
 800dbc2:	f7fe fcad 	bl	800c520 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800dbc6:	687b      	ldr	r3, [r7, #4]
 800dbc8:	2200      	movs	r2, #0
 800dbca:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800dbce:	687b      	ldr	r3, [r7, #4]
 800dbd0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800dbd4:	b29b      	uxth	r3, r3
 800dbd6:	2b00      	cmp	r3, #0
 800dbd8:	f040 80a1 	bne.w	800dd1e <UART_RxISR_8BIT_FIFOEN+0x292>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800dbdc:	687b      	ldr	r3, [r7, #4]
 800dbde:	681b      	ldr	r3, [r3, #0]
 800dbe0:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dbe2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800dbe4:	e853 3f00 	ldrex	r3, [r3]
 800dbe8:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 800dbea:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800dbec:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800dbf0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800dbf4:	687b      	ldr	r3, [r7, #4]
 800dbf6:	681b      	ldr	r3, [r3, #0]
 800dbf8:	461a      	mov	r2, r3
 800dbfa:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800dbfe:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800dc00:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dc02:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 800dc04:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800dc06:	e841 2300 	strex	r3, r2, [r1]
 800dc0a:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 800dc0c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800dc0e:	2b00      	cmp	r3, #0
 800dc10:	d1e4      	bne.n	800dbdc <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800dc12:	687b      	ldr	r3, [r7, #4]
 800dc14:	681b      	ldr	r3, [r3, #0]
 800dc16:	3308      	adds	r3, #8
 800dc18:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dc1a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800dc1c:	e853 3f00 	ldrex	r3, [r3]
 800dc20:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800dc22:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800dc24:	4b6f      	ldr	r3, [pc, #444]	@ (800dde4 <UART_RxISR_8BIT_FIFOEN+0x358>)
 800dc26:	4013      	ands	r3, r2
 800dc28:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800dc2c:	687b      	ldr	r3, [r7, #4]
 800dc2e:	681b      	ldr	r3, [r3, #0]
 800dc30:	3308      	adds	r3, #8
 800dc32:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800dc36:	66ba      	str	r2, [r7, #104]	@ 0x68
 800dc38:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dc3a:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800dc3c:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800dc3e:	e841 2300 	strex	r3, r2, [r1]
 800dc42:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800dc44:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800dc46:	2b00      	cmp	r3, #0
 800dc48:	d1e3      	bne.n	800dc12 <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800dc4a:	687b      	ldr	r3, [r7, #4]
 800dc4c:	2220      	movs	r2, #32
 800dc4e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800dc52:	687b      	ldr	r3, [r7, #4]
 800dc54:	2200      	movs	r2, #0
 800dc56:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800dc58:	687b      	ldr	r3, [r7, #4]
 800dc5a:	2200      	movs	r2, #0
 800dc5c:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800dc5e:	687b      	ldr	r3, [r7, #4]
 800dc60:	681b      	ldr	r3, [r3, #0]
 800dc62:	4a61      	ldr	r2, [pc, #388]	@ (800dde8 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 800dc64:	4293      	cmp	r3, r2
 800dc66:	d021      	beq.n	800dcac <UART_RxISR_8BIT_FIFOEN+0x220>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800dc68:	687b      	ldr	r3, [r7, #4]
 800dc6a:	681b      	ldr	r3, [r3, #0]
 800dc6c:	685b      	ldr	r3, [r3, #4]
 800dc6e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800dc72:	2b00      	cmp	r3, #0
 800dc74:	d01a      	beq.n	800dcac <UART_RxISR_8BIT_FIFOEN+0x220>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800dc76:	687b      	ldr	r3, [r7, #4]
 800dc78:	681b      	ldr	r3, [r3, #0]
 800dc7a:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dc7c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800dc7e:	e853 3f00 	ldrex	r3, [r3]
 800dc82:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800dc84:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800dc86:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800dc8a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800dc8e:	687b      	ldr	r3, [r7, #4]
 800dc90:	681b      	ldr	r3, [r3, #0]
 800dc92:	461a      	mov	r2, r3
 800dc94:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800dc98:	657b      	str	r3, [r7, #84]	@ 0x54
 800dc9a:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dc9c:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800dc9e:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800dca0:	e841 2300 	strex	r3, r2, [r1]
 800dca4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800dca6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800dca8:	2b00      	cmp	r3, #0
 800dcaa:	d1e4      	bne.n	800dc76 <UART_RxISR_8BIT_FIFOEN+0x1ea>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800dcac:	687b      	ldr	r3, [r7, #4]
 800dcae:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800dcb0:	2b01      	cmp	r3, #1
 800dcb2:	d130      	bne.n	800dd16 <UART_RxISR_8BIT_FIFOEN+0x28a>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800dcb4:	687b      	ldr	r3, [r7, #4]
 800dcb6:	2200      	movs	r2, #0
 800dcb8:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800dcba:	687b      	ldr	r3, [r7, #4]
 800dcbc:	681b      	ldr	r3, [r3, #0]
 800dcbe:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dcc0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800dcc2:	e853 3f00 	ldrex	r3, [r3]
 800dcc6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800dcc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800dcca:	f023 0310 	bic.w	r3, r3, #16
 800dcce:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800dcd2:	687b      	ldr	r3, [r7, #4]
 800dcd4:	681b      	ldr	r3, [r3, #0]
 800dcd6:	461a      	mov	r2, r3
 800dcd8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800dcdc:	643b      	str	r3, [r7, #64]	@ 0x40
 800dcde:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dce0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800dce2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800dce4:	e841 2300 	strex	r3, r2, [r1]
 800dce8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800dcea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800dcec:	2b00      	cmp	r3, #0
 800dcee:	d1e4      	bne.n	800dcba <UART_RxISR_8BIT_FIFOEN+0x22e>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800dcf0:	687b      	ldr	r3, [r7, #4]
 800dcf2:	681b      	ldr	r3, [r3, #0]
 800dcf4:	69db      	ldr	r3, [r3, #28]
 800dcf6:	f003 0310 	and.w	r3, r3, #16
 800dcfa:	2b10      	cmp	r3, #16
 800dcfc:	d103      	bne.n	800dd06 <UART_RxISR_8BIT_FIFOEN+0x27a>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800dcfe:	687b      	ldr	r3, [r7, #4]
 800dd00:	681b      	ldr	r3, [r3, #0]
 800dd02:	2210      	movs	r2, #16
 800dd04:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800dd06:	687b      	ldr	r3, [r7, #4]
 800dd08:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800dd0c:	4619      	mov	r1, r3
 800dd0e:	6878      	ldr	r0, [r7, #4]
 800dd10:	f7fe fc10 	bl	800c534 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800dd14:	e00e      	b.n	800dd34 <UART_RxISR_8BIT_FIFOEN+0x2a8>
          HAL_UART_RxCpltCallback(huart);
 800dd16:	6878      	ldr	r0, [r7, #4]
 800dd18:	f7f5 fe2c 	bl	8003974 <HAL_UART_RxCpltCallback>
        break;
 800dd1c:	e00a      	b.n	800dd34 <UART_RxISR_8BIT_FIFOEN+0x2a8>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800dd1e:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 800dd22:	2b00      	cmp	r3, #0
 800dd24:	d006      	beq.n	800dd34 <UART_RxISR_8BIT_FIFOEN+0x2a8>
 800dd26:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800dd2a:	f003 0320 	and.w	r3, r3, #32
 800dd2e:	2b00      	cmp	r3, #0
 800dd30:	f47f aed0 	bne.w	800dad4 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800dd34:	687b      	ldr	r3, [r7, #4]
 800dd36:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800dd3a:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800dd3e:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800dd42:	2b00      	cmp	r3, #0
 800dd44:	d049      	beq.n	800ddda <UART_RxISR_8BIT_FIFOEN+0x34e>
 800dd46:	687b      	ldr	r3, [r7, #4]
 800dd48:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800dd4c:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 800dd50:	429a      	cmp	r2, r3
 800dd52:	d242      	bcs.n	800ddda <UART_RxISR_8BIT_FIFOEN+0x34e>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800dd54:	687b      	ldr	r3, [r7, #4]
 800dd56:	681b      	ldr	r3, [r3, #0]
 800dd58:	3308      	adds	r3, #8
 800dd5a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dd5c:	6a3b      	ldr	r3, [r7, #32]
 800dd5e:	e853 3f00 	ldrex	r3, [r3]
 800dd62:	61fb      	str	r3, [r7, #28]
   return(result);
 800dd64:	69fb      	ldr	r3, [r7, #28]
 800dd66:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800dd6a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800dd6e:	687b      	ldr	r3, [r7, #4]
 800dd70:	681b      	ldr	r3, [r3, #0]
 800dd72:	3308      	adds	r3, #8
 800dd74:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800dd78:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800dd7a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dd7c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800dd7e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800dd80:	e841 2300 	strex	r3, r2, [r1]
 800dd84:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800dd86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dd88:	2b00      	cmp	r3, #0
 800dd8a:	d1e3      	bne.n	800dd54 <UART_RxISR_8BIT_FIFOEN+0x2c8>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800dd8c:	687b      	ldr	r3, [r7, #4]
 800dd8e:	4a17      	ldr	r2, [pc, #92]	@ (800ddec <UART_RxISR_8BIT_FIFOEN+0x360>)
 800dd90:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800dd92:	687b      	ldr	r3, [r7, #4]
 800dd94:	681b      	ldr	r3, [r3, #0]
 800dd96:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dd98:	68fb      	ldr	r3, [r7, #12]
 800dd9a:	e853 3f00 	ldrex	r3, [r3]
 800dd9e:	60bb      	str	r3, [r7, #8]
   return(result);
 800dda0:	68bb      	ldr	r3, [r7, #8]
 800dda2:	f043 0320 	orr.w	r3, r3, #32
 800dda6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800ddaa:	687b      	ldr	r3, [r7, #4]
 800ddac:	681b      	ldr	r3, [r3, #0]
 800ddae:	461a      	mov	r2, r3
 800ddb0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800ddb4:	61bb      	str	r3, [r7, #24]
 800ddb6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ddb8:	6979      	ldr	r1, [r7, #20]
 800ddba:	69ba      	ldr	r2, [r7, #24]
 800ddbc:	e841 2300 	strex	r3, r2, [r1]
 800ddc0:	613b      	str	r3, [r7, #16]
   return(result);
 800ddc2:	693b      	ldr	r3, [r7, #16]
 800ddc4:	2b00      	cmp	r3, #0
 800ddc6:	d1e4      	bne.n	800dd92 <UART_RxISR_8BIT_FIFOEN+0x306>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800ddc8:	e007      	b.n	800ddda <UART_RxISR_8BIT_FIFOEN+0x34e>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800ddca:	687b      	ldr	r3, [r7, #4]
 800ddcc:	681b      	ldr	r3, [r3, #0]
 800ddce:	699a      	ldr	r2, [r3, #24]
 800ddd0:	687b      	ldr	r3, [r7, #4]
 800ddd2:	681b      	ldr	r3, [r3, #0]
 800ddd4:	f042 0208 	orr.w	r2, r2, #8
 800ddd8:	619a      	str	r2, [r3, #24]
}
 800ddda:	bf00      	nop
 800dddc:	37b0      	adds	r7, #176	@ 0xb0
 800ddde:	46bd      	mov	sp, r7
 800dde0:	bd80      	pop	{r7, pc}
 800dde2:	bf00      	nop
 800dde4:	effffffe 	.word	0xeffffffe
 800dde8:	58000c00 	.word	0x58000c00
 800ddec:	0800d71d 	.word	0x0800d71d

0800ddf0 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800ddf0:	b580      	push	{r7, lr}
 800ddf2:	b0ae      	sub	sp, #184	@ 0xb8
 800ddf4:	af00      	add	r7, sp, #0
 800ddf6:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800ddf8:	687b      	ldr	r3, [r7, #4]
 800ddfa:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800ddfe:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800de02:	687b      	ldr	r3, [r7, #4]
 800de04:	681b      	ldr	r3, [r3, #0]
 800de06:	69db      	ldr	r3, [r3, #28]
 800de08:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800de0c:	687b      	ldr	r3, [r7, #4]
 800de0e:	681b      	ldr	r3, [r3, #0]
 800de10:	681b      	ldr	r3, [r3, #0]
 800de12:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800de16:	687b      	ldr	r3, [r7, #4]
 800de18:	681b      	ldr	r3, [r3, #0]
 800de1a:	689b      	ldr	r3, [r3, #8]
 800de1c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800de20:	687b      	ldr	r3, [r7, #4]
 800de22:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800de26:	2b22      	cmp	r3, #34	@ 0x22
 800de28:	f040 8185 	bne.w	800e136 <UART_RxISR_16BIT_FIFOEN+0x346>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800de2c:	687b      	ldr	r3, [r7, #4]
 800de2e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800de32:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800de36:	e128      	b.n	800e08a <UART_RxISR_16BIT_FIFOEN+0x29a>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800de38:	687b      	ldr	r3, [r7, #4]
 800de3a:	681b      	ldr	r3, [r3, #0]
 800de3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800de3e:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800de42:	687b      	ldr	r3, [r7, #4]
 800de44:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800de46:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 800de4a:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 800de4e:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 800de52:	4013      	ands	r3, r2
 800de54:	b29a      	uxth	r2, r3
 800de56:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800de5a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800de5c:	687b      	ldr	r3, [r7, #4]
 800de5e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800de60:	1c9a      	adds	r2, r3, #2
 800de62:	687b      	ldr	r3, [r7, #4]
 800de64:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800de66:	687b      	ldr	r3, [r7, #4]
 800de68:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800de6c:	b29b      	uxth	r3, r3
 800de6e:	3b01      	subs	r3, #1
 800de70:	b29a      	uxth	r2, r3
 800de72:	687b      	ldr	r3, [r7, #4]
 800de74:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800de78:	687b      	ldr	r3, [r7, #4]
 800de7a:	681b      	ldr	r3, [r3, #0]
 800de7c:	69db      	ldr	r3, [r3, #28]
 800de7e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800de82:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800de86:	f003 0307 	and.w	r3, r3, #7
 800de8a:	2b00      	cmp	r3, #0
 800de8c:	d053      	beq.n	800df36 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800de8e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800de92:	f003 0301 	and.w	r3, r3, #1
 800de96:	2b00      	cmp	r3, #0
 800de98:	d011      	beq.n	800debe <UART_RxISR_16BIT_FIFOEN+0xce>
 800de9a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800de9e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800dea2:	2b00      	cmp	r3, #0
 800dea4:	d00b      	beq.n	800debe <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800dea6:	687b      	ldr	r3, [r7, #4]
 800dea8:	681b      	ldr	r3, [r3, #0]
 800deaa:	2201      	movs	r2, #1
 800deac:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800deae:	687b      	ldr	r3, [r7, #4]
 800deb0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800deb4:	f043 0201 	orr.w	r2, r3, #1
 800deb8:	687b      	ldr	r3, [r7, #4]
 800deba:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800debe:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800dec2:	f003 0302 	and.w	r3, r3, #2
 800dec6:	2b00      	cmp	r3, #0
 800dec8:	d011      	beq.n	800deee <UART_RxISR_16BIT_FIFOEN+0xfe>
 800deca:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800dece:	f003 0301 	and.w	r3, r3, #1
 800ded2:	2b00      	cmp	r3, #0
 800ded4:	d00b      	beq.n	800deee <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800ded6:	687b      	ldr	r3, [r7, #4]
 800ded8:	681b      	ldr	r3, [r3, #0]
 800deda:	2202      	movs	r2, #2
 800dedc:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800dede:	687b      	ldr	r3, [r7, #4]
 800dee0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800dee4:	f043 0204 	orr.w	r2, r3, #4
 800dee8:	687b      	ldr	r3, [r7, #4]
 800deea:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800deee:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800def2:	f003 0304 	and.w	r3, r3, #4
 800def6:	2b00      	cmp	r3, #0
 800def8:	d011      	beq.n	800df1e <UART_RxISR_16BIT_FIFOEN+0x12e>
 800defa:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800defe:	f003 0301 	and.w	r3, r3, #1
 800df02:	2b00      	cmp	r3, #0
 800df04:	d00b      	beq.n	800df1e <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800df06:	687b      	ldr	r3, [r7, #4]
 800df08:	681b      	ldr	r3, [r3, #0]
 800df0a:	2204      	movs	r2, #4
 800df0c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800df0e:	687b      	ldr	r3, [r7, #4]
 800df10:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800df14:	f043 0202 	orr.w	r2, r3, #2
 800df18:	687b      	ldr	r3, [r7, #4]
 800df1a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800df1e:	687b      	ldr	r3, [r7, #4]
 800df20:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800df24:	2b00      	cmp	r3, #0
 800df26:	d006      	beq.n	800df36 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800df28:	6878      	ldr	r0, [r7, #4]
 800df2a:	f7fe faf9 	bl	800c520 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800df2e:	687b      	ldr	r3, [r7, #4]
 800df30:	2200      	movs	r2, #0
 800df32:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800df36:	687b      	ldr	r3, [r7, #4]
 800df38:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800df3c:	b29b      	uxth	r3, r3
 800df3e:	2b00      	cmp	r3, #0
 800df40:	f040 80a3 	bne.w	800e08a <UART_RxISR_16BIT_FIFOEN+0x29a>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800df44:	687b      	ldr	r3, [r7, #4]
 800df46:	681b      	ldr	r3, [r3, #0]
 800df48:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800df4a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800df4c:	e853 3f00 	ldrex	r3, [r3]
 800df50:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800df52:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800df54:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800df58:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800df5c:	687b      	ldr	r3, [r7, #4]
 800df5e:	681b      	ldr	r3, [r3, #0]
 800df60:	461a      	mov	r2, r3
 800df62:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800df66:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800df6a:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800df6c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800df6e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800df72:	e841 2300 	strex	r3, r2, [r1]
 800df76:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800df78:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800df7a:	2b00      	cmp	r3, #0
 800df7c:	d1e2      	bne.n	800df44 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800df7e:	687b      	ldr	r3, [r7, #4]
 800df80:	681b      	ldr	r3, [r3, #0]
 800df82:	3308      	adds	r3, #8
 800df84:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800df86:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800df88:	e853 3f00 	ldrex	r3, [r3]
 800df8c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800df8e:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800df90:	4b6f      	ldr	r3, [pc, #444]	@ (800e150 <UART_RxISR_16BIT_FIFOEN+0x360>)
 800df92:	4013      	ands	r3, r2
 800df94:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800df98:	687b      	ldr	r3, [r7, #4]
 800df9a:	681b      	ldr	r3, [r3, #0]
 800df9c:	3308      	adds	r3, #8
 800df9e:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800dfa2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800dfa4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dfa6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800dfa8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800dfaa:	e841 2300 	strex	r3, r2, [r1]
 800dfae:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800dfb0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800dfb2:	2b00      	cmp	r3, #0
 800dfb4:	d1e3      	bne.n	800df7e <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800dfb6:	687b      	ldr	r3, [r7, #4]
 800dfb8:	2220      	movs	r2, #32
 800dfba:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800dfbe:	687b      	ldr	r3, [r7, #4]
 800dfc0:	2200      	movs	r2, #0
 800dfc2:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800dfc4:	687b      	ldr	r3, [r7, #4]
 800dfc6:	2200      	movs	r2, #0
 800dfc8:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800dfca:	687b      	ldr	r3, [r7, #4]
 800dfcc:	681b      	ldr	r3, [r3, #0]
 800dfce:	4a61      	ldr	r2, [pc, #388]	@ (800e154 <UART_RxISR_16BIT_FIFOEN+0x364>)
 800dfd0:	4293      	cmp	r3, r2
 800dfd2:	d021      	beq.n	800e018 <UART_RxISR_16BIT_FIFOEN+0x228>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800dfd4:	687b      	ldr	r3, [r7, #4]
 800dfd6:	681b      	ldr	r3, [r3, #0]
 800dfd8:	685b      	ldr	r3, [r3, #4]
 800dfda:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800dfde:	2b00      	cmp	r3, #0
 800dfe0:	d01a      	beq.n	800e018 <UART_RxISR_16BIT_FIFOEN+0x228>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800dfe2:	687b      	ldr	r3, [r7, #4]
 800dfe4:	681b      	ldr	r3, [r3, #0]
 800dfe6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dfe8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800dfea:	e853 3f00 	ldrex	r3, [r3]
 800dfee:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800dff0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800dff2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800dff6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800dffa:	687b      	ldr	r3, [r7, #4]
 800dffc:	681b      	ldr	r3, [r3, #0]
 800dffe:	461a      	mov	r2, r3
 800e000:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800e004:	65bb      	str	r3, [r7, #88]	@ 0x58
 800e006:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e008:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800e00a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800e00c:	e841 2300 	strex	r3, r2, [r1]
 800e010:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800e012:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e014:	2b00      	cmp	r3, #0
 800e016:	d1e4      	bne.n	800dfe2 <UART_RxISR_16BIT_FIFOEN+0x1f2>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e018:	687b      	ldr	r3, [r7, #4]
 800e01a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e01c:	2b01      	cmp	r3, #1
 800e01e:	d130      	bne.n	800e082 <UART_RxISR_16BIT_FIFOEN+0x292>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e020:	687b      	ldr	r3, [r7, #4]
 800e022:	2200      	movs	r2, #0
 800e024:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e026:	687b      	ldr	r3, [r7, #4]
 800e028:	681b      	ldr	r3, [r3, #0]
 800e02a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e02c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e02e:	e853 3f00 	ldrex	r3, [r3]
 800e032:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800e034:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e036:	f023 0310 	bic.w	r3, r3, #16
 800e03a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800e03e:	687b      	ldr	r3, [r7, #4]
 800e040:	681b      	ldr	r3, [r3, #0]
 800e042:	461a      	mov	r2, r3
 800e044:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800e048:	647b      	str	r3, [r7, #68]	@ 0x44
 800e04a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e04c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800e04e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800e050:	e841 2300 	strex	r3, r2, [r1]
 800e054:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800e056:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e058:	2b00      	cmp	r3, #0
 800e05a:	d1e4      	bne.n	800e026 <UART_RxISR_16BIT_FIFOEN+0x236>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800e05c:	687b      	ldr	r3, [r7, #4]
 800e05e:	681b      	ldr	r3, [r3, #0]
 800e060:	69db      	ldr	r3, [r3, #28]
 800e062:	f003 0310 	and.w	r3, r3, #16
 800e066:	2b10      	cmp	r3, #16
 800e068:	d103      	bne.n	800e072 <UART_RxISR_16BIT_FIFOEN+0x282>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800e06a:	687b      	ldr	r3, [r7, #4]
 800e06c:	681b      	ldr	r3, [r3, #0]
 800e06e:	2210      	movs	r2, #16
 800e070:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800e072:	687b      	ldr	r3, [r7, #4]
 800e074:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800e078:	4619      	mov	r1, r3
 800e07a:	6878      	ldr	r0, [r7, #4]
 800e07c:	f7fe fa5a 	bl	800c534 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800e080:	e00e      	b.n	800e0a0 <UART_RxISR_16BIT_FIFOEN+0x2b0>
          HAL_UART_RxCpltCallback(huart);
 800e082:	6878      	ldr	r0, [r7, #4]
 800e084:	f7f5 fc76 	bl	8003974 <HAL_UART_RxCpltCallback>
        break;
 800e088:	e00a      	b.n	800e0a0 <UART_RxISR_16BIT_FIFOEN+0x2b0>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800e08a:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 800e08e:	2b00      	cmp	r3, #0
 800e090:	d006      	beq.n	800e0a0 <UART_RxISR_16BIT_FIFOEN+0x2b0>
 800e092:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800e096:	f003 0320 	and.w	r3, r3, #32
 800e09a:	2b00      	cmp	r3, #0
 800e09c:	f47f aecc 	bne.w	800de38 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800e0a0:	687b      	ldr	r3, [r7, #4]
 800e0a2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800e0a6:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800e0aa:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800e0ae:	2b00      	cmp	r3, #0
 800e0b0:	d049      	beq.n	800e146 <UART_RxISR_16BIT_FIFOEN+0x356>
 800e0b2:	687b      	ldr	r3, [r7, #4]
 800e0b4:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800e0b8:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 800e0bc:	429a      	cmp	r2, r3
 800e0be:	d242      	bcs.n	800e146 <UART_RxISR_16BIT_FIFOEN+0x356>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800e0c0:	687b      	ldr	r3, [r7, #4]
 800e0c2:	681b      	ldr	r3, [r3, #0]
 800e0c4:	3308      	adds	r3, #8
 800e0c6:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e0c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e0ca:	e853 3f00 	ldrex	r3, [r3]
 800e0ce:	623b      	str	r3, [r7, #32]
   return(result);
 800e0d0:	6a3b      	ldr	r3, [r7, #32]
 800e0d2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800e0d6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800e0da:	687b      	ldr	r3, [r7, #4]
 800e0dc:	681b      	ldr	r3, [r3, #0]
 800e0de:	3308      	adds	r3, #8
 800e0e0:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800e0e4:	633a      	str	r2, [r7, #48]	@ 0x30
 800e0e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e0e8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800e0ea:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e0ec:	e841 2300 	strex	r3, r2, [r1]
 800e0f0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800e0f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e0f4:	2b00      	cmp	r3, #0
 800e0f6:	d1e3      	bne.n	800e0c0 <UART_RxISR_16BIT_FIFOEN+0x2d0>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 800e0f8:	687b      	ldr	r3, [r7, #4]
 800e0fa:	4a17      	ldr	r2, [pc, #92]	@ (800e158 <UART_RxISR_16BIT_FIFOEN+0x368>)
 800e0fc:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800e0fe:	687b      	ldr	r3, [r7, #4]
 800e100:	681b      	ldr	r3, [r3, #0]
 800e102:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e104:	693b      	ldr	r3, [r7, #16]
 800e106:	e853 3f00 	ldrex	r3, [r3]
 800e10a:	60fb      	str	r3, [r7, #12]
   return(result);
 800e10c:	68fb      	ldr	r3, [r7, #12]
 800e10e:	f043 0320 	orr.w	r3, r3, #32
 800e112:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800e116:	687b      	ldr	r3, [r7, #4]
 800e118:	681b      	ldr	r3, [r3, #0]
 800e11a:	461a      	mov	r2, r3
 800e11c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800e120:	61fb      	str	r3, [r7, #28]
 800e122:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e124:	69b9      	ldr	r1, [r7, #24]
 800e126:	69fa      	ldr	r2, [r7, #28]
 800e128:	e841 2300 	strex	r3, r2, [r1]
 800e12c:	617b      	str	r3, [r7, #20]
   return(result);
 800e12e:	697b      	ldr	r3, [r7, #20]
 800e130:	2b00      	cmp	r3, #0
 800e132:	d1e4      	bne.n	800e0fe <UART_RxISR_16BIT_FIFOEN+0x30e>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800e134:	e007      	b.n	800e146 <UART_RxISR_16BIT_FIFOEN+0x356>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800e136:	687b      	ldr	r3, [r7, #4]
 800e138:	681b      	ldr	r3, [r3, #0]
 800e13a:	699a      	ldr	r2, [r3, #24]
 800e13c:	687b      	ldr	r3, [r7, #4]
 800e13e:	681b      	ldr	r3, [r3, #0]
 800e140:	f042 0208 	orr.w	r2, r2, #8
 800e144:	619a      	str	r2, [r3, #24]
}
 800e146:	bf00      	nop
 800e148:	37b8      	adds	r7, #184	@ 0xb8
 800e14a:	46bd      	mov	sp, r7
 800e14c:	bd80      	pop	{r7, pc}
 800e14e:	bf00      	nop
 800e150:	effffffe 	.word	0xeffffffe
 800e154:	58000c00 	.word	0x58000c00
 800e158:	0800d8d5 	.word	0x0800d8d5

0800e15c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800e15c:	b480      	push	{r7}
 800e15e:	b083      	sub	sp, #12
 800e160:	af00      	add	r7, sp, #0
 800e162:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800e164:	bf00      	nop
 800e166:	370c      	adds	r7, #12
 800e168:	46bd      	mov	sp, r7
 800e16a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e16e:	4770      	bx	lr

0800e170 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800e170:	b480      	push	{r7}
 800e172:	b083      	sub	sp, #12
 800e174:	af00      	add	r7, sp, #0
 800e176:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800e178:	bf00      	nop
 800e17a:	370c      	adds	r7, #12
 800e17c:	46bd      	mov	sp, r7
 800e17e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e182:	4770      	bx	lr

0800e184 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800e184:	b480      	push	{r7}
 800e186:	b083      	sub	sp, #12
 800e188:	af00      	add	r7, sp, #0
 800e18a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800e18c:	bf00      	nop
 800e18e:	370c      	adds	r7, #12
 800e190:	46bd      	mov	sp, r7
 800e192:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e196:	4770      	bx	lr

0800e198 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800e198:	b480      	push	{r7}
 800e19a:	b085      	sub	sp, #20
 800e19c:	af00      	add	r7, sp, #0
 800e19e:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800e1a0:	687b      	ldr	r3, [r7, #4]
 800e1a2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800e1a6:	2b01      	cmp	r3, #1
 800e1a8:	d101      	bne.n	800e1ae <HAL_UARTEx_DisableFifoMode+0x16>
 800e1aa:	2302      	movs	r3, #2
 800e1ac:	e027      	b.n	800e1fe <HAL_UARTEx_DisableFifoMode+0x66>
 800e1ae:	687b      	ldr	r3, [r7, #4]
 800e1b0:	2201      	movs	r2, #1
 800e1b2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800e1b6:	687b      	ldr	r3, [r7, #4]
 800e1b8:	2224      	movs	r2, #36	@ 0x24
 800e1ba:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800e1be:	687b      	ldr	r3, [r7, #4]
 800e1c0:	681b      	ldr	r3, [r3, #0]
 800e1c2:	681b      	ldr	r3, [r3, #0]
 800e1c4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800e1c6:	687b      	ldr	r3, [r7, #4]
 800e1c8:	681b      	ldr	r3, [r3, #0]
 800e1ca:	681a      	ldr	r2, [r3, #0]
 800e1cc:	687b      	ldr	r3, [r7, #4]
 800e1ce:	681b      	ldr	r3, [r3, #0]
 800e1d0:	f022 0201 	bic.w	r2, r2, #1
 800e1d4:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800e1d6:	68fb      	ldr	r3, [r7, #12]
 800e1d8:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800e1dc:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800e1de:	687b      	ldr	r3, [r7, #4]
 800e1e0:	2200      	movs	r2, #0
 800e1e2:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800e1e4:	687b      	ldr	r3, [r7, #4]
 800e1e6:	681b      	ldr	r3, [r3, #0]
 800e1e8:	68fa      	ldr	r2, [r7, #12]
 800e1ea:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800e1ec:	687b      	ldr	r3, [r7, #4]
 800e1ee:	2220      	movs	r2, #32
 800e1f0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800e1f4:	687b      	ldr	r3, [r7, #4]
 800e1f6:	2200      	movs	r2, #0
 800e1f8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800e1fc:	2300      	movs	r3, #0
}
 800e1fe:	4618      	mov	r0, r3
 800e200:	3714      	adds	r7, #20
 800e202:	46bd      	mov	sp, r7
 800e204:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e208:	4770      	bx	lr

0800e20a <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800e20a:	b580      	push	{r7, lr}
 800e20c:	b084      	sub	sp, #16
 800e20e:	af00      	add	r7, sp, #0
 800e210:	6078      	str	r0, [r7, #4]
 800e212:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800e214:	687b      	ldr	r3, [r7, #4]
 800e216:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800e21a:	2b01      	cmp	r3, #1
 800e21c:	d101      	bne.n	800e222 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800e21e:	2302      	movs	r3, #2
 800e220:	e02d      	b.n	800e27e <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800e222:	687b      	ldr	r3, [r7, #4]
 800e224:	2201      	movs	r2, #1
 800e226:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800e22a:	687b      	ldr	r3, [r7, #4]
 800e22c:	2224      	movs	r2, #36	@ 0x24
 800e22e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800e232:	687b      	ldr	r3, [r7, #4]
 800e234:	681b      	ldr	r3, [r3, #0]
 800e236:	681b      	ldr	r3, [r3, #0]
 800e238:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800e23a:	687b      	ldr	r3, [r7, #4]
 800e23c:	681b      	ldr	r3, [r3, #0]
 800e23e:	681a      	ldr	r2, [r3, #0]
 800e240:	687b      	ldr	r3, [r7, #4]
 800e242:	681b      	ldr	r3, [r3, #0]
 800e244:	f022 0201 	bic.w	r2, r2, #1
 800e248:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800e24a:	687b      	ldr	r3, [r7, #4]
 800e24c:	681b      	ldr	r3, [r3, #0]
 800e24e:	689b      	ldr	r3, [r3, #8]
 800e250:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800e254:	687b      	ldr	r3, [r7, #4]
 800e256:	681b      	ldr	r3, [r3, #0]
 800e258:	683a      	ldr	r2, [r7, #0]
 800e25a:	430a      	orrs	r2, r1
 800e25c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800e25e:	6878      	ldr	r0, [r7, #4]
 800e260:	f000 f850 	bl	800e304 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800e264:	687b      	ldr	r3, [r7, #4]
 800e266:	681b      	ldr	r3, [r3, #0]
 800e268:	68fa      	ldr	r2, [r7, #12]
 800e26a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800e26c:	687b      	ldr	r3, [r7, #4]
 800e26e:	2220      	movs	r2, #32
 800e270:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800e274:	687b      	ldr	r3, [r7, #4]
 800e276:	2200      	movs	r2, #0
 800e278:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800e27c:	2300      	movs	r3, #0
}
 800e27e:	4618      	mov	r0, r3
 800e280:	3710      	adds	r7, #16
 800e282:	46bd      	mov	sp, r7
 800e284:	bd80      	pop	{r7, pc}

0800e286 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800e286:	b580      	push	{r7, lr}
 800e288:	b084      	sub	sp, #16
 800e28a:	af00      	add	r7, sp, #0
 800e28c:	6078      	str	r0, [r7, #4]
 800e28e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800e290:	687b      	ldr	r3, [r7, #4]
 800e292:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800e296:	2b01      	cmp	r3, #1
 800e298:	d101      	bne.n	800e29e <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800e29a:	2302      	movs	r3, #2
 800e29c:	e02d      	b.n	800e2fa <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800e29e:	687b      	ldr	r3, [r7, #4]
 800e2a0:	2201      	movs	r2, #1
 800e2a2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800e2a6:	687b      	ldr	r3, [r7, #4]
 800e2a8:	2224      	movs	r2, #36	@ 0x24
 800e2aa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800e2ae:	687b      	ldr	r3, [r7, #4]
 800e2b0:	681b      	ldr	r3, [r3, #0]
 800e2b2:	681b      	ldr	r3, [r3, #0]
 800e2b4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800e2b6:	687b      	ldr	r3, [r7, #4]
 800e2b8:	681b      	ldr	r3, [r3, #0]
 800e2ba:	681a      	ldr	r2, [r3, #0]
 800e2bc:	687b      	ldr	r3, [r7, #4]
 800e2be:	681b      	ldr	r3, [r3, #0]
 800e2c0:	f022 0201 	bic.w	r2, r2, #1
 800e2c4:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800e2c6:	687b      	ldr	r3, [r7, #4]
 800e2c8:	681b      	ldr	r3, [r3, #0]
 800e2ca:	689b      	ldr	r3, [r3, #8]
 800e2cc:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800e2d0:	687b      	ldr	r3, [r7, #4]
 800e2d2:	681b      	ldr	r3, [r3, #0]
 800e2d4:	683a      	ldr	r2, [r7, #0]
 800e2d6:	430a      	orrs	r2, r1
 800e2d8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800e2da:	6878      	ldr	r0, [r7, #4]
 800e2dc:	f000 f812 	bl	800e304 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800e2e0:	687b      	ldr	r3, [r7, #4]
 800e2e2:	681b      	ldr	r3, [r3, #0]
 800e2e4:	68fa      	ldr	r2, [r7, #12]
 800e2e6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800e2e8:	687b      	ldr	r3, [r7, #4]
 800e2ea:	2220      	movs	r2, #32
 800e2ec:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800e2f0:	687b      	ldr	r3, [r7, #4]
 800e2f2:	2200      	movs	r2, #0
 800e2f4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800e2f8:	2300      	movs	r3, #0
}
 800e2fa:	4618      	mov	r0, r3
 800e2fc:	3710      	adds	r7, #16
 800e2fe:	46bd      	mov	sp, r7
 800e300:	bd80      	pop	{r7, pc}
	...

0800e304 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800e304:	b480      	push	{r7}
 800e306:	b085      	sub	sp, #20
 800e308:	af00      	add	r7, sp, #0
 800e30a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800e30c:	687b      	ldr	r3, [r7, #4]
 800e30e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e310:	2b00      	cmp	r3, #0
 800e312:	d108      	bne.n	800e326 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800e314:	687b      	ldr	r3, [r7, #4]
 800e316:	2201      	movs	r2, #1
 800e318:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800e31c:	687b      	ldr	r3, [r7, #4]
 800e31e:	2201      	movs	r2, #1
 800e320:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800e324:	e031      	b.n	800e38a <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800e326:	2310      	movs	r3, #16
 800e328:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800e32a:	2310      	movs	r3, #16
 800e32c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800e32e:	687b      	ldr	r3, [r7, #4]
 800e330:	681b      	ldr	r3, [r3, #0]
 800e332:	689b      	ldr	r3, [r3, #8]
 800e334:	0e5b      	lsrs	r3, r3, #25
 800e336:	b2db      	uxtb	r3, r3
 800e338:	f003 0307 	and.w	r3, r3, #7
 800e33c:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800e33e:	687b      	ldr	r3, [r7, #4]
 800e340:	681b      	ldr	r3, [r3, #0]
 800e342:	689b      	ldr	r3, [r3, #8]
 800e344:	0f5b      	lsrs	r3, r3, #29
 800e346:	b2db      	uxtb	r3, r3
 800e348:	f003 0307 	and.w	r3, r3, #7
 800e34c:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800e34e:	7bbb      	ldrb	r3, [r7, #14]
 800e350:	7b3a      	ldrb	r2, [r7, #12]
 800e352:	4911      	ldr	r1, [pc, #68]	@ (800e398 <UARTEx_SetNbDataToProcess+0x94>)
 800e354:	5c8a      	ldrb	r2, [r1, r2]
 800e356:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800e35a:	7b3a      	ldrb	r2, [r7, #12]
 800e35c:	490f      	ldr	r1, [pc, #60]	@ (800e39c <UARTEx_SetNbDataToProcess+0x98>)
 800e35e:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800e360:	fb93 f3f2 	sdiv	r3, r3, r2
 800e364:	b29a      	uxth	r2, r3
 800e366:	687b      	ldr	r3, [r7, #4]
 800e368:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800e36c:	7bfb      	ldrb	r3, [r7, #15]
 800e36e:	7b7a      	ldrb	r2, [r7, #13]
 800e370:	4909      	ldr	r1, [pc, #36]	@ (800e398 <UARTEx_SetNbDataToProcess+0x94>)
 800e372:	5c8a      	ldrb	r2, [r1, r2]
 800e374:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800e378:	7b7a      	ldrb	r2, [r7, #13]
 800e37a:	4908      	ldr	r1, [pc, #32]	@ (800e39c <UARTEx_SetNbDataToProcess+0x98>)
 800e37c:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800e37e:	fb93 f3f2 	sdiv	r3, r3, r2
 800e382:	b29a      	uxth	r2, r3
 800e384:	687b      	ldr	r3, [r7, #4]
 800e386:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800e38a:	bf00      	nop
 800e38c:	3714      	adds	r7, #20
 800e38e:	46bd      	mov	sp, r7
 800e390:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e394:	4770      	bx	lr
 800e396:	bf00      	nop
 800e398:	08025714 	.word	0x08025714
 800e39c:	0802571c 	.word	0x0802571c

0800e3a0 <MX_LWIP_Init>:

/**
  * LwIP initialization function
  */
void MX_LWIP_Init(void)
{
 800e3a0:	b580      	push	{r7, lr}
 800e3a2:	b084      	sub	sp, #16
 800e3a4:	af04      	add	r7, sp, #16
  /* IP addresses initialization */
  IP_ADDRESS[0] = 192;
 800e3a6:	4b92      	ldr	r3, [pc, #584]	@ (800e5f0 <MX_LWIP_Init+0x250>)
 800e3a8:	22c0      	movs	r2, #192	@ 0xc0
 800e3aa:	701a      	strb	r2, [r3, #0]
  IP_ADDRESS[1] = 168;
 800e3ac:	4b90      	ldr	r3, [pc, #576]	@ (800e5f0 <MX_LWIP_Init+0x250>)
 800e3ae:	22a8      	movs	r2, #168	@ 0xa8
 800e3b0:	705a      	strb	r2, [r3, #1]
  IP_ADDRESS[2] = 1;
 800e3b2:	4b8f      	ldr	r3, [pc, #572]	@ (800e5f0 <MX_LWIP_Init+0x250>)
 800e3b4:	2201      	movs	r2, #1
 800e3b6:	709a      	strb	r2, [r3, #2]
  IP_ADDRESS[3] = 10;
 800e3b8:	4b8d      	ldr	r3, [pc, #564]	@ (800e5f0 <MX_LWIP_Init+0x250>)
 800e3ba:	220a      	movs	r2, #10
 800e3bc:	70da      	strb	r2, [r3, #3]
  NETMASK_ADDRESS[0] = 255;
 800e3be:	4b8d      	ldr	r3, [pc, #564]	@ (800e5f4 <MX_LWIP_Init+0x254>)
 800e3c0:	22ff      	movs	r2, #255	@ 0xff
 800e3c2:	701a      	strb	r2, [r3, #0]
  NETMASK_ADDRESS[1] = 255;
 800e3c4:	4b8b      	ldr	r3, [pc, #556]	@ (800e5f4 <MX_LWIP_Init+0x254>)
 800e3c6:	22ff      	movs	r2, #255	@ 0xff
 800e3c8:	705a      	strb	r2, [r3, #1]
  NETMASK_ADDRESS[2] = 255;
 800e3ca:	4b8a      	ldr	r3, [pc, #552]	@ (800e5f4 <MX_LWIP_Init+0x254>)
 800e3cc:	22ff      	movs	r2, #255	@ 0xff
 800e3ce:	709a      	strb	r2, [r3, #2]
  NETMASK_ADDRESS[3] = 0;
 800e3d0:	4b88      	ldr	r3, [pc, #544]	@ (800e5f4 <MX_LWIP_Init+0x254>)
 800e3d2:	2200      	movs	r2, #0
 800e3d4:	70da      	strb	r2, [r3, #3]
  GATEWAY_ADDRESS[0] = 0;
 800e3d6:	4b88      	ldr	r3, [pc, #544]	@ (800e5f8 <MX_LWIP_Init+0x258>)
 800e3d8:	2200      	movs	r2, #0
 800e3da:	701a      	strb	r2, [r3, #0]
  GATEWAY_ADDRESS[1] = 0;
 800e3dc:	4b86      	ldr	r3, [pc, #536]	@ (800e5f8 <MX_LWIP_Init+0x258>)
 800e3de:	2200      	movs	r2, #0
 800e3e0:	705a      	strb	r2, [r3, #1]
  GATEWAY_ADDRESS[2] = 0;
 800e3e2:	4b85      	ldr	r3, [pc, #532]	@ (800e5f8 <MX_LWIP_Init+0x258>)
 800e3e4:	2200      	movs	r2, #0
 800e3e6:	709a      	strb	r2, [r3, #2]
  GATEWAY_ADDRESS[3] = 0;
 800e3e8:	4b83      	ldr	r3, [pc, #524]	@ (800e5f8 <MX_LWIP_Init+0x258>)
 800e3ea:	2200      	movs	r2, #0
 800e3ec:	70da      	strb	r2, [r3, #3]

/* USER CODE BEGIN IP_ADDRESSES */
/* USER CODE END IP_ADDRESSES */

  /* Initialize the LwIP stack with RTOS */
  tcpip_init( NULL, NULL );
 800e3ee:	2100      	movs	r1, #0
 800e3f0:	2000      	movs	r0, #0
 800e3f2:	f00e f905 	bl	801c600 <tcpip_init>

  /* IP addresses initialization without DHCP (IPv4) */
  IP4_ADDR(&ipaddr, IP_ADDRESS[0], IP_ADDRESS[1], IP_ADDRESS[2], IP_ADDRESS[3]);
 800e3f6:	4b7e      	ldr	r3, [pc, #504]	@ (800e5f0 <MX_LWIP_Init+0x250>)
 800e3f8:	781b      	ldrb	r3, [r3, #0]
 800e3fa:	061a      	lsls	r2, r3, #24
 800e3fc:	4b7c      	ldr	r3, [pc, #496]	@ (800e5f0 <MX_LWIP_Init+0x250>)
 800e3fe:	785b      	ldrb	r3, [r3, #1]
 800e400:	041b      	lsls	r3, r3, #16
 800e402:	431a      	orrs	r2, r3
 800e404:	4b7a      	ldr	r3, [pc, #488]	@ (800e5f0 <MX_LWIP_Init+0x250>)
 800e406:	789b      	ldrb	r3, [r3, #2]
 800e408:	021b      	lsls	r3, r3, #8
 800e40a:	4313      	orrs	r3, r2
 800e40c:	4a78      	ldr	r2, [pc, #480]	@ (800e5f0 <MX_LWIP_Init+0x250>)
 800e40e:	78d2      	ldrb	r2, [r2, #3]
 800e410:	4313      	orrs	r3, r2
 800e412:	061a      	lsls	r2, r3, #24
 800e414:	4b76      	ldr	r3, [pc, #472]	@ (800e5f0 <MX_LWIP_Init+0x250>)
 800e416:	781b      	ldrb	r3, [r3, #0]
 800e418:	0619      	lsls	r1, r3, #24
 800e41a:	4b75      	ldr	r3, [pc, #468]	@ (800e5f0 <MX_LWIP_Init+0x250>)
 800e41c:	785b      	ldrb	r3, [r3, #1]
 800e41e:	041b      	lsls	r3, r3, #16
 800e420:	4319      	orrs	r1, r3
 800e422:	4b73      	ldr	r3, [pc, #460]	@ (800e5f0 <MX_LWIP_Init+0x250>)
 800e424:	789b      	ldrb	r3, [r3, #2]
 800e426:	021b      	lsls	r3, r3, #8
 800e428:	430b      	orrs	r3, r1
 800e42a:	4971      	ldr	r1, [pc, #452]	@ (800e5f0 <MX_LWIP_Init+0x250>)
 800e42c:	78c9      	ldrb	r1, [r1, #3]
 800e42e:	430b      	orrs	r3, r1
 800e430:	021b      	lsls	r3, r3, #8
 800e432:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800e436:	431a      	orrs	r2, r3
 800e438:	4b6d      	ldr	r3, [pc, #436]	@ (800e5f0 <MX_LWIP_Init+0x250>)
 800e43a:	781b      	ldrb	r3, [r3, #0]
 800e43c:	0619      	lsls	r1, r3, #24
 800e43e:	4b6c      	ldr	r3, [pc, #432]	@ (800e5f0 <MX_LWIP_Init+0x250>)
 800e440:	785b      	ldrb	r3, [r3, #1]
 800e442:	041b      	lsls	r3, r3, #16
 800e444:	4319      	orrs	r1, r3
 800e446:	4b6a      	ldr	r3, [pc, #424]	@ (800e5f0 <MX_LWIP_Init+0x250>)
 800e448:	789b      	ldrb	r3, [r3, #2]
 800e44a:	021b      	lsls	r3, r3, #8
 800e44c:	430b      	orrs	r3, r1
 800e44e:	4968      	ldr	r1, [pc, #416]	@ (800e5f0 <MX_LWIP_Init+0x250>)
 800e450:	78c9      	ldrb	r1, [r1, #3]
 800e452:	430b      	orrs	r3, r1
 800e454:	0a1b      	lsrs	r3, r3, #8
 800e456:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800e45a:	431a      	orrs	r2, r3
 800e45c:	4b64      	ldr	r3, [pc, #400]	@ (800e5f0 <MX_LWIP_Init+0x250>)
 800e45e:	781b      	ldrb	r3, [r3, #0]
 800e460:	0619      	lsls	r1, r3, #24
 800e462:	4b63      	ldr	r3, [pc, #396]	@ (800e5f0 <MX_LWIP_Init+0x250>)
 800e464:	785b      	ldrb	r3, [r3, #1]
 800e466:	041b      	lsls	r3, r3, #16
 800e468:	4319      	orrs	r1, r3
 800e46a:	4b61      	ldr	r3, [pc, #388]	@ (800e5f0 <MX_LWIP_Init+0x250>)
 800e46c:	789b      	ldrb	r3, [r3, #2]
 800e46e:	021b      	lsls	r3, r3, #8
 800e470:	430b      	orrs	r3, r1
 800e472:	495f      	ldr	r1, [pc, #380]	@ (800e5f0 <MX_LWIP_Init+0x250>)
 800e474:	78c9      	ldrb	r1, [r1, #3]
 800e476:	430b      	orrs	r3, r1
 800e478:	0e1b      	lsrs	r3, r3, #24
 800e47a:	4313      	orrs	r3, r2
 800e47c:	4a5f      	ldr	r2, [pc, #380]	@ (800e5fc <MX_LWIP_Init+0x25c>)
 800e47e:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&netmask, NETMASK_ADDRESS[0], NETMASK_ADDRESS[1] , NETMASK_ADDRESS[2], NETMASK_ADDRESS[3]);
 800e480:	4b5c      	ldr	r3, [pc, #368]	@ (800e5f4 <MX_LWIP_Init+0x254>)
 800e482:	781b      	ldrb	r3, [r3, #0]
 800e484:	061a      	lsls	r2, r3, #24
 800e486:	4b5b      	ldr	r3, [pc, #364]	@ (800e5f4 <MX_LWIP_Init+0x254>)
 800e488:	785b      	ldrb	r3, [r3, #1]
 800e48a:	041b      	lsls	r3, r3, #16
 800e48c:	431a      	orrs	r2, r3
 800e48e:	4b59      	ldr	r3, [pc, #356]	@ (800e5f4 <MX_LWIP_Init+0x254>)
 800e490:	789b      	ldrb	r3, [r3, #2]
 800e492:	021b      	lsls	r3, r3, #8
 800e494:	4313      	orrs	r3, r2
 800e496:	4a57      	ldr	r2, [pc, #348]	@ (800e5f4 <MX_LWIP_Init+0x254>)
 800e498:	78d2      	ldrb	r2, [r2, #3]
 800e49a:	4313      	orrs	r3, r2
 800e49c:	061a      	lsls	r2, r3, #24
 800e49e:	4b55      	ldr	r3, [pc, #340]	@ (800e5f4 <MX_LWIP_Init+0x254>)
 800e4a0:	781b      	ldrb	r3, [r3, #0]
 800e4a2:	0619      	lsls	r1, r3, #24
 800e4a4:	4b53      	ldr	r3, [pc, #332]	@ (800e5f4 <MX_LWIP_Init+0x254>)
 800e4a6:	785b      	ldrb	r3, [r3, #1]
 800e4a8:	041b      	lsls	r3, r3, #16
 800e4aa:	4319      	orrs	r1, r3
 800e4ac:	4b51      	ldr	r3, [pc, #324]	@ (800e5f4 <MX_LWIP_Init+0x254>)
 800e4ae:	789b      	ldrb	r3, [r3, #2]
 800e4b0:	021b      	lsls	r3, r3, #8
 800e4b2:	430b      	orrs	r3, r1
 800e4b4:	494f      	ldr	r1, [pc, #316]	@ (800e5f4 <MX_LWIP_Init+0x254>)
 800e4b6:	78c9      	ldrb	r1, [r1, #3]
 800e4b8:	430b      	orrs	r3, r1
 800e4ba:	021b      	lsls	r3, r3, #8
 800e4bc:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800e4c0:	431a      	orrs	r2, r3
 800e4c2:	4b4c      	ldr	r3, [pc, #304]	@ (800e5f4 <MX_LWIP_Init+0x254>)
 800e4c4:	781b      	ldrb	r3, [r3, #0]
 800e4c6:	0619      	lsls	r1, r3, #24
 800e4c8:	4b4a      	ldr	r3, [pc, #296]	@ (800e5f4 <MX_LWIP_Init+0x254>)
 800e4ca:	785b      	ldrb	r3, [r3, #1]
 800e4cc:	041b      	lsls	r3, r3, #16
 800e4ce:	4319      	orrs	r1, r3
 800e4d0:	4b48      	ldr	r3, [pc, #288]	@ (800e5f4 <MX_LWIP_Init+0x254>)
 800e4d2:	789b      	ldrb	r3, [r3, #2]
 800e4d4:	021b      	lsls	r3, r3, #8
 800e4d6:	430b      	orrs	r3, r1
 800e4d8:	4946      	ldr	r1, [pc, #280]	@ (800e5f4 <MX_LWIP_Init+0x254>)
 800e4da:	78c9      	ldrb	r1, [r1, #3]
 800e4dc:	430b      	orrs	r3, r1
 800e4de:	0a1b      	lsrs	r3, r3, #8
 800e4e0:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800e4e4:	431a      	orrs	r2, r3
 800e4e6:	4b43      	ldr	r3, [pc, #268]	@ (800e5f4 <MX_LWIP_Init+0x254>)
 800e4e8:	781b      	ldrb	r3, [r3, #0]
 800e4ea:	0619      	lsls	r1, r3, #24
 800e4ec:	4b41      	ldr	r3, [pc, #260]	@ (800e5f4 <MX_LWIP_Init+0x254>)
 800e4ee:	785b      	ldrb	r3, [r3, #1]
 800e4f0:	041b      	lsls	r3, r3, #16
 800e4f2:	4319      	orrs	r1, r3
 800e4f4:	4b3f      	ldr	r3, [pc, #252]	@ (800e5f4 <MX_LWIP_Init+0x254>)
 800e4f6:	789b      	ldrb	r3, [r3, #2]
 800e4f8:	021b      	lsls	r3, r3, #8
 800e4fa:	430b      	orrs	r3, r1
 800e4fc:	493d      	ldr	r1, [pc, #244]	@ (800e5f4 <MX_LWIP_Init+0x254>)
 800e4fe:	78c9      	ldrb	r1, [r1, #3]
 800e500:	430b      	orrs	r3, r1
 800e502:	0e1b      	lsrs	r3, r3, #24
 800e504:	4313      	orrs	r3, r2
 800e506:	4a3e      	ldr	r2, [pc, #248]	@ (800e600 <MX_LWIP_Init+0x260>)
 800e508:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&gw, GATEWAY_ADDRESS[0], GATEWAY_ADDRESS[1], GATEWAY_ADDRESS[2], GATEWAY_ADDRESS[3]);
 800e50a:	4b3b      	ldr	r3, [pc, #236]	@ (800e5f8 <MX_LWIP_Init+0x258>)
 800e50c:	781b      	ldrb	r3, [r3, #0]
 800e50e:	061a      	lsls	r2, r3, #24
 800e510:	4b39      	ldr	r3, [pc, #228]	@ (800e5f8 <MX_LWIP_Init+0x258>)
 800e512:	785b      	ldrb	r3, [r3, #1]
 800e514:	041b      	lsls	r3, r3, #16
 800e516:	431a      	orrs	r2, r3
 800e518:	4b37      	ldr	r3, [pc, #220]	@ (800e5f8 <MX_LWIP_Init+0x258>)
 800e51a:	789b      	ldrb	r3, [r3, #2]
 800e51c:	021b      	lsls	r3, r3, #8
 800e51e:	4313      	orrs	r3, r2
 800e520:	4a35      	ldr	r2, [pc, #212]	@ (800e5f8 <MX_LWIP_Init+0x258>)
 800e522:	78d2      	ldrb	r2, [r2, #3]
 800e524:	4313      	orrs	r3, r2
 800e526:	061a      	lsls	r2, r3, #24
 800e528:	4b33      	ldr	r3, [pc, #204]	@ (800e5f8 <MX_LWIP_Init+0x258>)
 800e52a:	781b      	ldrb	r3, [r3, #0]
 800e52c:	0619      	lsls	r1, r3, #24
 800e52e:	4b32      	ldr	r3, [pc, #200]	@ (800e5f8 <MX_LWIP_Init+0x258>)
 800e530:	785b      	ldrb	r3, [r3, #1]
 800e532:	041b      	lsls	r3, r3, #16
 800e534:	4319      	orrs	r1, r3
 800e536:	4b30      	ldr	r3, [pc, #192]	@ (800e5f8 <MX_LWIP_Init+0x258>)
 800e538:	789b      	ldrb	r3, [r3, #2]
 800e53a:	021b      	lsls	r3, r3, #8
 800e53c:	430b      	orrs	r3, r1
 800e53e:	492e      	ldr	r1, [pc, #184]	@ (800e5f8 <MX_LWIP_Init+0x258>)
 800e540:	78c9      	ldrb	r1, [r1, #3]
 800e542:	430b      	orrs	r3, r1
 800e544:	021b      	lsls	r3, r3, #8
 800e546:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800e54a:	431a      	orrs	r2, r3
 800e54c:	4b2a      	ldr	r3, [pc, #168]	@ (800e5f8 <MX_LWIP_Init+0x258>)
 800e54e:	781b      	ldrb	r3, [r3, #0]
 800e550:	0619      	lsls	r1, r3, #24
 800e552:	4b29      	ldr	r3, [pc, #164]	@ (800e5f8 <MX_LWIP_Init+0x258>)
 800e554:	785b      	ldrb	r3, [r3, #1]
 800e556:	041b      	lsls	r3, r3, #16
 800e558:	4319      	orrs	r1, r3
 800e55a:	4b27      	ldr	r3, [pc, #156]	@ (800e5f8 <MX_LWIP_Init+0x258>)
 800e55c:	789b      	ldrb	r3, [r3, #2]
 800e55e:	021b      	lsls	r3, r3, #8
 800e560:	430b      	orrs	r3, r1
 800e562:	4925      	ldr	r1, [pc, #148]	@ (800e5f8 <MX_LWIP_Init+0x258>)
 800e564:	78c9      	ldrb	r1, [r1, #3]
 800e566:	430b      	orrs	r3, r1
 800e568:	0a1b      	lsrs	r3, r3, #8
 800e56a:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800e56e:	431a      	orrs	r2, r3
 800e570:	4b21      	ldr	r3, [pc, #132]	@ (800e5f8 <MX_LWIP_Init+0x258>)
 800e572:	781b      	ldrb	r3, [r3, #0]
 800e574:	0619      	lsls	r1, r3, #24
 800e576:	4b20      	ldr	r3, [pc, #128]	@ (800e5f8 <MX_LWIP_Init+0x258>)
 800e578:	785b      	ldrb	r3, [r3, #1]
 800e57a:	041b      	lsls	r3, r3, #16
 800e57c:	4319      	orrs	r1, r3
 800e57e:	4b1e      	ldr	r3, [pc, #120]	@ (800e5f8 <MX_LWIP_Init+0x258>)
 800e580:	789b      	ldrb	r3, [r3, #2]
 800e582:	021b      	lsls	r3, r3, #8
 800e584:	430b      	orrs	r3, r1
 800e586:	491c      	ldr	r1, [pc, #112]	@ (800e5f8 <MX_LWIP_Init+0x258>)
 800e588:	78c9      	ldrb	r1, [r1, #3]
 800e58a:	430b      	orrs	r3, r1
 800e58c:	0e1b      	lsrs	r3, r3, #24
 800e58e:	4313      	orrs	r3, r2
 800e590:	4a1c      	ldr	r2, [pc, #112]	@ (800e604 <MX_LWIP_Init+0x264>)
 800e592:	6013      	str	r3, [r2, #0]

  /* add the network interface (IPv4/IPv6) with RTOS */
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &tcpip_input);
 800e594:	4b1c      	ldr	r3, [pc, #112]	@ (800e608 <MX_LWIP_Init+0x268>)
 800e596:	9302      	str	r3, [sp, #8]
 800e598:	4b1c      	ldr	r3, [pc, #112]	@ (800e60c <MX_LWIP_Init+0x26c>)
 800e59a:	9301      	str	r3, [sp, #4]
 800e59c:	2300      	movs	r3, #0
 800e59e:	9300      	str	r3, [sp, #0]
 800e5a0:	4b18      	ldr	r3, [pc, #96]	@ (800e604 <MX_LWIP_Init+0x264>)
 800e5a2:	4a17      	ldr	r2, [pc, #92]	@ (800e600 <MX_LWIP_Init+0x260>)
 800e5a4:	4915      	ldr	r1, [pc, #84]	@ (800e5fc <MX_LWIP_Init+0x25c>)
 800e5a6:	481a      	ldr	r0, [pc, #104]	@ (800e610 <MX_LWIP_Init+0x270>)
 800e5a8:	f007 fc36 	bl	8015e18 <netif_add>

  /* Registers the default network interface */
  netif_set_default(&gnetif);
 800e5ac:	4818      	ldr	r0, [pc, #96]	@ (800e610 <MX_LWIP_Init+0x270>)
 800e5ae:	f007 fde5 	bl	801617c <netif_set_default>

  /* We must always bring the network interface up connection or not... */
  netif_set_up(&gnetif);
 800e5b2:	4817      	ldr	r0, [pc, #92]	@ (800e610 <MX_LWIP_Init+0x270>)
 800e5b4:	f007 fdf2 	bl	801619c <netif_set_up>

  /* Set the link callback function, this function is called on change of link status*/
  netif_set_link_callback(&gnetif, ethernet_link_status_updated);
 800e5b8:	4916      	ldr	r1, [pc, #88]	@ (800e614 <MX_LWIP_Init+0x274>)
 800e5ba:	4815      	ldr	r0, [pc, #84]	@ (800e610 <MX_LWIP_Init+0x270>)
 800e5bc:	f007 fe5a 	bl	8016274 <netif_set_link_callback>

  /* Create the Ethernet link handler thread */
/* USER CODE BEGIN H7_OS_THREAD_NEW_CMSIS_RTOS_V2 */
  memset(&attributes, 0x0, sizeof(osThreadAttr_t));
 800e5c0:	2224      	movs	r2, #36	@ 0x24
 800e5c2:	2100      	movs	r1, #0
 800e5c4:	4814      	ldr	r0, [pc, #80]	@ (800e618 <MX_LWIP_Init+0x278>)
 800e5c6:	f010 fc89 	bl	801eedc <memset>
  attributes.name = "EthLink";
 800e5ca:	4b13      	ldr	r3, [pc, #76]	@ (800e618 <MX_LWIP_Init+0x278>)
 800e5cc:	4a13      	ldr	r2, [pc, #76]	@ (800e61c <MX_LWIP_Init+0x27c>)
 800e5ce:	601a      	str	r2, [r3, #0]
  attributes.stack_size = INTERFACE_THREAD_STACK_SIZE;
 800e5d0:	4b11      	ldr	r3, [pc, #68]	@ (800e618 <MX_LWIP_Init+0x278>)
 800e5d2:	f44f 6240 	mov.w	r2, #3072	@ 0xc00
 800e5d6:	615a      	str	r2, [r3, #20]
  attributes.priority = osPriorityBelowNormal;
 800e5d8:	4b0f      	ldr	r3, [pc, #60]	@ (800e618 <MX_LWIP_Init+0x278>)
 800e5da:	2210      	movs	r2, #16
 800e5dc:	619a      	str	r2, [r3, #24]
  osThreadNew(ethernet_link_thread, &gnetif, &attributes);
 800e5de:	4a0e      	ldr	r2, [pc, #56]	@ (800e618 <MX_LWIP_Init+0x278>)
 800e5e0:	490b      	ldr	r1, [pc, #44]	@ (800e610 <MX_LWIP_Init+0x270>)
 800e5e2:	480f      	ldr	r0, [pc, #60]	@ (800e620 <MX_LWIP_Init+0x280>)
 800e5e4:	f000 fbc9 	bl	800ed7a <osThreadNew>
/* USER CODE END H7_OS_THREAD_NEW_CMSIS_RTOS_V2 */

/* USER CODE BEGIN 3 */

/* USER CODE END 3 */
}
 800e5e8:	bf00      	nop
 800e5ea:	46bd      	mov	sp, r7
 800e5ec:	bd80      	pop	{r7, pc}
 800e5ee:	bf00      	nop
 800e5f0:	2400091c 	.word	0x2400091c
 800e5f4:	24000920 	.word	0x24000920
 800e5f8:	24000924 	.word	0x24000924
 800e5fc:	24000910 	.word	0x24000910
 800e600:	24000914 	.word	0x24000914
 800e604:	24000918 	.word	0x24000918
 800e608:	0801c53d 	.word	0x0801c53d
 800e60c:	0800ea49 	.word	0x0800ea49
 800e610:	240008dc 	.word	0x240008dc
 800e614:	0800e625 	.word	0x0800e625
 800e618:	24000928 	.word	0x24000928
 800e61c:	080227f0 	.word	0x080227f0
 800e620:	0800eaf3 	.word	0x0800eaf3

0800e624 <ethernet_link_status_updated>:
  * @brief  Notify the User about the network interface config status
  * @param  netif: the network interface
  * @retval None
  */
static void ethernet_link_status_updated(struct netif *netif)
{
 800e624:	b480      	push	{r7}
 800e626:	b083      	sub	sp, #12
 800e628:	af00      	add	r7, sp, #0
 800e62a:	6078      	str	r0, [r7, #4]
  else /* netif is down */
  {
/* USER CODE BEGIN 6 */
/* USER CODE END 6 */
  }
}
 800e62c:	bf00      	nop
 800e62e:	370c      	adds	r7, #12
 800e630:	46bd      	mov	sp, r7
 800e632:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e636:	4770      	bx	lr

0800e638 <HAL_ETH_RxCpltCallback>:
  * @brief  Ethernet Rx Transfer completed callback
  * @param  handlerEth: ETH handler
  * @retval None
  */
void HAL_ETH_RxCpltCallback(ETH_HandleTypeDef *handlerEth)
{
 800e638:	b580      	push	{r7, lr}
 800e63a:	b082      	sub	sp, #8
 800e63c:	af00      	add	r7, sp, #0
 800e63e:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(RxPktSemaphore);
 800e640:	4b04      	ldr	r3, [pc, #16]	@ (800e654 <HAL_ETH_RxCpltCallback+0x1c>)
 800e642:	681b      	ldr	r3, [r3, #0]
 800e644:	4618      	mov	r0, r3
 800e646:	f000 fe2f 	bl	800f2a8 <osSemaphoreRelease>
}
 800e64a:	bf00      	nop
 800e64c:	3708      	adds	r7, #8
 800e64e:	46bd      	mov	sp, r7
 800e650:	bd80      	pop	{r7, pc}
 800e652:	bf00      	nop
 800e654:	24000954 	.word	0x24000954

0800e658 <HAL_ETH_TxCpltCallback>:
  * @brief  Ethernet Tx Transfer completed callback
  * @param  handlerEth: ETH handler
  * @retval None
  */
void HAL_ETH_TxCpltCallback(ETH_HandleTypeDef *handlerEth)
{
 800e658:	b580      	push	{r7, lr}
 800e65a:	b082      	sub	sp, #8
 800e65c:	af00      	add	r7, sp, #0
 800e65e:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(TxPktSemaphore);
 800e660:	4b04      	ldr	r3, [pc, #16]	@ (800e674 <HAL_ETH_TxCpltCallback+0x1c>)
 800e662:	681b      	ldr	r3, [r3, #0]
 800e664:	4618      	mov	r0, r3
 800e666:	f000 fe1f 	bl	800f2a8 <osSemaphoreRelease>
}
 800e66a:	bf00      	nop
 800e66c:	3708      	adds	r7, #8
 800e66e:	46bd      	mov	sp, r7
 800e670:	bd80      	pop	{r7, pc}
 800e672:	bf00      	nop
 800e674:	24000958 	.word	0x24000958

0800e678 <HAL_ETH_ErrorCallback>:
  * @brief  Ethernet DMA transfer error callback
  * @param  handlerEth: ETH handler
  * @retval None
  */
void HAL_ETH_ErrorCallback(ETH_HandleTypeDef *handlerEth)
{
 800e678:	b580      	push	{r7, lr}
 800e67a:	b082      	sub	sp, #8
 800e67c:	af00      	add	r7, sp, #0
 800e67e:	6078      	str	r0, [r7, #4]
  if((HAL_ETH_GetDMAError(handlerEth) & ETH_DMACSR_RBU) == ETH_DMACSR_RBU)
 800e680:	6878      	ldr	r0, [r7, #4]
 800e682:	f7f8 fbca 	bl	8006e1a <HAL_ETH_GetDMAError>
 800e686:	4603      	mov	r3, r0
 800e688:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e68c:	2b80      	cmp	r3, #128	@ 0x80
 800e68e:	d104      	bne.n	800e69a <HAL_ETH_ErrorCallback+0x22>
  {
     osSemaphoreRelease(RxPktSemaphore);
 800e690:	4b04      	ldr	r3, [pc, #16]	@ (800e6a4 <HAL_ETH_ErrorCallback+0x2c>)
 800e692:	681b      	ldr	r3, [r3, #0]
 800e694:	4618      	mov	r0, r3
 800e696:	f000 fe07 	bl	800f2a8 <osSemaphoreRelease>
  }
}
 800e69a:	bf00      	nop
 800e69c:	3708      	adds	r7, #8
 800e69e:	46bd      	mov	sp, r7
 800e6a0:	bd80      	pop	{r7, pc}
 800e6a2:	bf00      	nop
 800e6a4:	24000954 	.word	0x24000954

0800e6a8 <low_level_init>:
 *
 * @param netif the already initialized lwip network interface structure
 *        for this ethernetif
 */
static void low_level_init(struct netif *netif)
{
 800e6a8:	b580      	push	{r7, lr}
 800e6aa:	b08e      	sub	sp, #56	@ 0x38
 800e6ac:	af00      	add	r7, sp, #0
 800e6ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_eth_init_status = HAL_OK;
 800e6b0:	2300      	movs	r3, #0
 800e6b2:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

/* USER CODE END low_level_init Variables Initialization for User BSP */
  /* Start ETH HAL Init */

   uint8_t MACAddr[6] ;
  heth.Instance = ETH;
 800e6b6:	4b5b      	ldr	r3, [pc, #364]	@ (800e824 <low_level_init+0x17c>)
 800e6b8:	4a5b      	ldr	r2, [pc, #364]	@ (800e828 <low_level_init+0x180>)
 800e6ba:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 800e6bc:	2300      	movs	r3, #0
 800e6be:	723b      	strb	r3, [r7, #8]
  MACAddr[1] = 0x80;
 800e6c0:	2380      	movs	r3, #128	@ 0x80
 800e6c2:	727b      	strb	r3, [r7, #9]
  MACAddr[2] = 0xE1;
 800e6c4:	23e1      	movs	r3, #225	@ 0xe1
 800e6c6:	72bb      	strb	r3, [r7, #10]
  MACAddr[3] = 0x00;
 800e6c8:	2300      	movs	r3, #0
 800e6ca:	72fb      	strb	r3, [r7, #11]
  MACAddr[4] = 0x00;
 800e6cc:	2300      	movs	r3, #0
 800e6ce:	733b      	strb	r3, [r7, #12]
  MACAddr[5] = 0x00;
 800e6d0:	2300      	movs	r3, #0
 800e6d2:	737b      	strb	r3, [r7, #13]
  heth.Init.MACAddr = &MACAddr[0];
 800e6d4:	4a53      	ldr	r2, [pc, #332]	@ (800e824 <low_level_init+0x17c>)
 800e6d6:	f107 0308 	add.w	r3, r7, #8
 800e6da:	6053      	str	r3, [r2, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 800e6dc:	4b51      	ldr	r3, [pc, #324]	@ (800e824 <low_level_init+0x17c>)
 800e6de:	2201      	movs	r2, #1
 800e6e0:	721a      	strb	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 800e6e2:	4b50      	ldr	r3, [pc, #320]	@ (800e824 <low_level_init+0x17c>)
 800e6e4:	4a51      	ldr	r2, [pc, #324]	@ (800e82c <low_level_init+0x184>)
 800e6e6:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 800e6e8:	4b4e      	ldr	r3, [pc, #312]	@ (800e824 <low_level_init+0x17c>)
 800e6ea:	4a51      	ldr	r2, [pc, #324]	@ (800e830 <low_level_init+0x188>)
 800e6ec:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1536;
 800e6ee:	4b4d      	ldr	r3, [pc, #308]	@ (800e824 <low_level_init+0x17c>)
 800e6f0:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
 800e6f4:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  hal_eth_init_status = HAL_ETH_Init(&heth);
 800e6f6:	484b      	ldr	r0, [pc, #300]	@ (800e824 <low_level_init+0x17c>)
 800e6f8:	f7f7 feae 	bl	8006458 <HAL_ETH_Init>
 800e6fc:	4603      	mov	r3, r0
 800e6fe:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 800e702:	2238      	movs	r2, #56	@ 0x38
 800e704:	2100      	movs	r1, #0
 800e706:	484b      	ldr	r0, [pc, #300]	@ (800e834 <low_level_init+0x18c>)
 800e708:	f010 fbe8 	bl	801eedc <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 800e70c:	4b49      	ldr	r3, [pc, #292]	@ (800e834 <low_level_init+0x18c>)
 800e70e:	2221      	movs	r2, #33	@ 0x21
 800e710:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 800e712:	4b48      	ldr	r3, [pc, #288]	@ (800e834 <low_level_init+0x18c>)
 800e714:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 800e718:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 800e71a:	4b46      	ldr	r3, [pc, #280]	@ (800e834 <low_level_init+0x18c>)
 800e71c:	2200      	movs	r2, #0
 800e71e:	611a      	str	r2, [r3, #16]

  /* End ETH HAL Init */

  /* Initialize the RX POOL */
  LWIP_MEMPOOL_INIT(RX_POOL);
 800e720:	4845      	ldr	r0, [pc, #276]	@ (800e838 <low_level_init+0x190>)
 800e722:	f007 fa33 	bl	8015b8c <memp_init_pool>

#if LWIP_ARP || LWIP_ETHERNET
  /* set MAC hardware address length */
  netif->hwaddr_len = ETH_HWADDR_LEN;
 800e726:	687b      	ldr	r3, [r7, #4]
 800e728:	2206      	movs	r2, #6
 800e72a:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  /* set MAC hardware address */
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 800e72e:	4b3d      	ldr	r3, [pc, #244]	@ (800e824 <low_level_init+0x17c>)
 800e730:	685b      	ldr	r3, [r3, #4]
 800e732:	781a      	ldrb	r2, [r3, #0]
 800e734:	687b      	ldr	r3, [r7, #4]
 800e736:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
  netif->hwaddr[1] =  heth.Init.MACAddr[1];
 800e73a:	4b3a      	ldr	r3, [pc, #232]	@ (800e824 <low_level_init+0x17c>)
 800e73c:	685b      	ldr	r3, [r3, #4]
 800e73e:	785a      	ldrb	r2, [r3, #1]
 800e740:	687b      	ldr	r3, [r7, #4]
 800e742:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27
  netif->hwaddr[2] =  heth.Init.MACAddr[2];
 800e746:	4b37      	ldr	r3, [pc, #220]	@ (800e824 <low_level_init+0x17c>)
 800e748:	685b      	ldr	r3, [r3, #4]
 800e74a:	789a      	ldrb	r2, [r3, #2]
 800e74c:	687b      	ldr	r3, [r7, #4]
 800e74e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 800e752:	4b34      	ldr	r3, [pc, #208]	@ (800e824 <low_level_init+0x17c>)
 800e754:	685b      	ldr	r3, [r3, #4]
 800e756:	78da      	ldrb	r2, [r3, #3]
 800e758:	687b      	ldr	r3, [r7, #4]
 800e75a:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
  netif->hwaddr[4] =  heth.Init.MACAddr[4];
 800e75e:	4b31      	ldr	r3, [pc, #196]	@ (800e824 <low_level_init+0x17c>)
 800e760:	685b      	ldr	r3, [r3, #4]
 800e762:	791a      	ldrb	r2, [r3, #4]
 800e764:	687b      	ldr	r3, [r7, #4]
 800e766:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 800e76a:	4b2e      	ldr	r3, [pc, #184]	@ (800e824 <low_level_init+0x17c>)
 800e76c:	685b      	ldr	r3, [r3, #4]
 800e76e:	795a      	ldrb	r2, [r3, #5]
 800e770:	687b      	ldr	r3, [r7, #4]
 800e772:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b

  /* maximum transfer unit */
  netif->mtu = ETH_MAX_PAYLOAD;
 800e776:	687b      	ldr	r3, [r7, #4]
 800e778:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 800e77c:	849a      	strh	r2, [r3, #36]	@ 0x24

  /* Accept broadcast address and ARP traffic */
  /* don't set NETIF_FLAG_ETHARP if this device is not an ethernet one */
  #if LWIP_ARP
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 800e77e:	687b      	ldr	r3, [r7, #4]
 800e780:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800e784:	f043 030a 	orr.w	r3, r3, #10
 800e788:	b2da      	uxtb	r2, r3
 800e78a:	687b      	ldr	r3, [r7, #4]
 800e78c:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
  #else
    netif->flags |= NETIF_FLAG_BROADCAST;
  #endif /* LWIP_ARP */

  /* create a binary semaphore used for informing ethernetif of frame reception */
  RxPktSemaphore = osSemaphoreNew(1, 0, NULL);
 800e790:	2200      	movs	r2, #0
 800e792:	2100      	movs	r1, #0
 800e794:	2001      	movs	r0, #1
 800e796:	f000 fcab 	bl	800f0f0 <osSemaphoreNew>
 800e79a:	4603      	mov	r3, r0
 800e79c:	4a27      	ldr	r2, [pc, #156]	@ (800e83c <low_level_init+0x194>)
 800e79e:	6013      	str	r3, [r2, #0]

  /* create a binary semaphore used for informing ethernetif of frame transmission */
  TxPktSemaphore = osSemaphoreNew(1, 0, NULL);
 800e7a0:	2200      	movs	r2, #0
 800e7a2:	2100      	movs	r1, #0
 800e7a4:	2001      	movs	r0, #1
 800e7a6:	f000 fca3 	bl	800f0f0 <osSemaphoreNew>
 800e7aa:	4603      	mov	r3, r0
 800e7ac:	4a24      	ldr	r2, [pc, #144]	@ (800e840 <low_level_init+0x198>)
 800e7ae:	6013      	str	r3, [r2, #0]

  /* create the task that handles the ETH_MAC */
/* USER CODE BEGIN OS_THREAD_NEW_CMSIS_RTOS_V2 */
  printf("    Creating EthIf thread...\r\n");
 800e7b0:	4824      	ldr	r0, [pc, #144]	@ (800e844 <low_level_init+0x19c>)
 800e7b2:	f010 fa2b 	bl	801ec0c <puts>
  memset(&attributes, 0x0, sizeof(osThreadAttr_t));
 800e7b6:	f107 0310 	add.w	r3, r7, #16
 800e7ba:	2224      	movs	r2, #36	@ 0x24
 800e7bc:	2100      	movs	r1, #0
 800e7be:	4618      	mov	r0, r3
 800e7c0:	f010 fb8c 	bl	801eedc <memset>
  attributes.name = "EthIf";
 800e7c4:	4b20      	ldr	r3, [pc, #128]	@ (800e848 <low_level_init+0x1a0>)
 800e7c6:	613b      	str	r3, [r7, #16]
  attributes.stack_size = INTERFACE_THREAD_STACK_SIZE;
 800e7c8:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800e7cc:	627b      	str	r3, [r7, #36]	@ 0x24
  attributes.priority = osPriorityRealtime;
 800e7ce:	2330      	movs	r3, #48	@ 0x30
 800e7d0:	62bb      	str	r3, [r7, #40]	@ 0x28
  osThreadNew(ethernetif_input, netif, &attributes);
 800e7d2:	f107 0310 	add.w	r3, r7, #16
 800e7d6:	461a      	mov	r2, r3
 800e7d8:	6879      	ldr	r1, [r7, #4]
 800e7da:	481c      	ldr	r0, [pc, #112]	@ (800e84c <low_level_init+0x1a4>)
 800e7dc:	f000 facd 	bl	800ed7a <osThreadNew>
  printf("    EthIf thread created\r\n");
 800e7e0:	481b      	ldr	r0, [pc, #108]	@ (800e850 <low_level_init+0x1a8>)
 800e7e2:	f010 fa13 	bl	801ec0c <puts>

/* USER CODE BEGIN low_level_init Code 1 for User BSP */

/* USER CODE END low_level_init Code 1 for User BSP */

  if (hal_eth_init_status == HAL_OK)
 800e7e6:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800e7ea:	2b00      	cmp	r3, #0
 800e7ec:	d114      	bne.n	800e818 <low_level_init+0x170>
  {
/* USER CODE BEGIN low_level_init Code 2 for User BSP */
    printf("    Starting ETH...\r\n");
 800e7ee:	4819      	ldr	r0, [pc, #100]	@ (800e854 <low_level_init+0x1ac>)
 800e7f0:	f010 fa0c 	bl	801ec0c <puts>
    /* Enable MAC and DMA transmission and reception */
    HAL_StatusTypeDef start_status = HAL_ETH_Start_IT(&heth);
 800e7f4:	480b      	ldr	r0, [pc, #44]	@ (800e824 <low_level_init+0x17c>)
 800e7f6:	f7f7 ff2d 	bl	8006654 <HAL_ETH_Start_IT>
 800e7fa:	4603      	mov	r3, r0
 800e7fc:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    printf("    HAL_ETH_Start_IT Status: %s\r\n", 
 800e800:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 800e804:	2b00      	cmp	r3, #0
 800e806:	d101      	bne.n	800e80c <low_level_init+0x164>
 800e808:	4b13      	ldr	r3, [pc, #76]	@ (800e858 <low_level_init+0x1b0>)
 800e80a:	e000      	b.n	800e80e <low_level_init+0x166>
 800e80c:	4b13      	ldr	r3, [pc, #76]	@ (800e85c <low_level_init+0x1b4>)
 800e80e:	4619      	mov	r1, r3
 800e810:	4813      	ldr	r0, [pc, #76]	@ (800e860 <low_level_init+0x1b8>)
 800e812:	f010 f993 	bl	801eb3c <iprintf>
#endif /* LWIP_ARP || LWIP_ETHERNET */

/* USER CODE BEGIN LOW_LEVEL_INIT */

/* USER CODE END LOW_LEVEL_INIT */
}
 800e816:	e001      	b.n	800e81c <low_level_init+0x174>
    Error_Handler();
 800e818:	f7f5 ff25 	bl	8004666 <Error_Handler>
}
 800e81c:	bf00      	nop
 800e81e:	3738      	adds	r7, #56	@ 0x38
 800e820:	46bd      	mov	sp, r7
 800e822:	bd80      	pop	{r7, pc}
 800e824:	2400095c 	.word	0x2400095c
 800e828:	40028000 	.word	0x40028000
 800e82c:	30000060 	.word	0x30000060
 800e830:	30000000 	.word	0x30000000
 800e834:	24000a0c 	.word	0x24000a0c
 800e838:	08025724 	.word	0x08025724
 800e83c:	24000954 	.word	0x24000954
 800e840:	24000958 	.word	0x24000958
 800e844:	080227f8 	.word	0x080227f8
 800e848:	08022818 	.word	0x08022818
 800e84c:	0800e9f5 	.word	0x0800e9f5
 800e850:	08022820 	.word	0x08022820
 800e854:	0802283c 	.word	0x0802283c
 800e858:	08022854 	.word	0x08022854
 800e85c:	08022858 	.word	0x08022858
 800e860:	08022860 	.word	0x08022860

0800e864 <low_level_output>:
 *       to become available since the stack doesn't retry to send a packet
 *       dropped because of memory failure (except for the TCP timers).
 */

static err_t low_level_output(struct netif *netif, struct pbuf *p)
{
 800e864:	b580      	push	{r7, lr}
 800e866:	b092      	sub	sp, #72	@ 0x48
 800e868:	af00      	add	r7, sp, #0
 800e86a:	6078      	str	r0, [r7, #4]
 800e86c:	6039      	str	r1, [r7, #0]
  uint32_t i = 0U;
 800e86e:	2300      	movs	r3, #0
 800e870:	647b      	str	r3, [r7, #68]	@ 0x44
  struct pbuf *q = NULL;
 800e872:	2300      	movs	r3, #0
 800e874:	643b      	str	r3, [r7, #64]	@ 0x40
  err_t errval = ERR_OK;
 800e876:	2300      	movs	r3, #0
 800e878:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  ETH_BufferTypeDef Txbuffer[ETH_TX_DESC_CNT] = {0};
 800e87c:	f107 030c 	add.w	r3, r7, #12
 800e880:	2230      	movs	r2, #48	@ 0x30
 800e882:	2100      	movs	r1, #0
 800e884:	4618      	mov	r0, r3
 800e886:	f010 fb29 	bl	801eedc <memset>

  memset(Txbuffer, 0 , ETH_TX_DESC_CNT*sizeof(ETH_BufferTypeDef));
 800e88a:	f107 030c 	add.w	r3, r7, #12
 800e88e:	2230      	movs	r2, #48	@ 0x30
 800e890:	2100      	movs	r1, #0
 800e892:	4618      	mov	r0, r3
 800e894:	f010 fb22 	bl	801eedc <memset>

  for(q = p; q != NULL; q = q->next)
 800e898:	683b      	ldr	r3, [r7, #0]
 800e89a:	643b      	str	r3, [r7, #64]	@ 0x40
 800e89c:	e045      	b.n	800e92a <low_level_output+0xc6>
  {
    if(i >= ETH_TX_DESC_CNT)
 800e89e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e8a0:	2b03      	cmp	r3, #3
 800e8a2:	d902      	bls.n	800e8aa <low_level_output+0x46>
      return ERR_IF;
 800e8a4:	f06f 030b 	mvn.w	r3, #11
 800e8a8:	e07f      	b.n	800e9aa <low_level_output+0x146>

    Txbuffer[i].buffer = q->payload;
 800e8aa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e8ac:	6859      	ldr	r1, [r3, #4]
 800e8ae:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800e8b0:	4613      	mov	r3, r2
 800e8b2:	005b      	lsls	r3, r3, #1
 800e8b4:	4413      	add	r3, r2
 800e8b6:	009b      	lsls	r3, r3, #2
 800e8b8:	3348      	adds	r3, #72	@ 0x48
 800e8ba:	443b      	add	r3, r7
 800e8bc:	3b3c      	subs	r3, #60	@ 0x3c
 800e8be:	6019      	str	r1, [r3, #0]
    Txbuffer[i].len = q->len;
 800e8c0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e8c2:	895b      	ldrh	r3, [r3, #10]
 800e8c4:	4619      	mov	r1, r3
 800e8c6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800e8c8:	4613      	mov	r3, r2
 800e8ca:	005b      	lsls	r3, r3, #1
 800e8cc:	4413      	add	r3, r2
 800e8ce:	009b      	lsls	r3, r3, #2
 800e8d0:	3348      	adds	r3, #72	@ 0x48
 800e8d2:	443b      	add	r3, r7
 800e8d4:	3b38      	subs	r3, #56	@ 0x38
 800e8d6:	6019      	str	r1, [r3, #0]

    if(i>0)
 800e8d8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e8da:	2b00      	cmp	r3, #0
 800e8dc:	d011      	beq.n	800e902 <low_level_output+0x9e>
    {
      Txbuffer[i-1].next = &Txbuffer[i];
 800e8de:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e8e0:	1e5a      	subs	r2, r3, #1
 800e8e2:	f107 000c 	add.w	r0, r7, #12
 800e8e6:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800e8e8:	460b      	mov	r3, r1
 800e8ea:	005b      	lsls	r3, r3, #1
 800e8ec:	440b      	add	r3, r1
 800e8ee:	009b      	lsls	r3, r3, #2
 800e8f0:	18c1      	adds	r1, r0, r3
 800e8f2:	4613      	mov	r3, r2
 800e8f4:	005b      	lsls	r3, r3, #1
 800e8f6:	4413      	add	r3, r2
 800e8f8:	009b      	lsls	r3, r3, #2
 800e8fa:	3348      	adds	r3, #72	@ 0x48
 800e8fc:	443b      	add	r3, r7
 800e8fe:	3b34      	subs	r3, #52	@ 0x34
 800e900:	6019      	str	r1, [r3, #0]
    }

    if(q->next == NULL)
 800e902:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e904:	681b      	ldr	r3, [r3, #0]
 800e906:	2b00      	cmp	r3, #0
 800e908:	d109      	bne.n	800e91e <low_level_output+0xba>
    {
      Txbuffer[i].next = NULL;
 800e90a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800e90c:	4613      	mov	r3, r2
 800e90e:	005b      	lsls	r3, r3, #1
 800e910:	4413      	add	r3, r2
 800e912:	009b      	lsls	r3, r3, #2
 800e914:	3348      	adds	r3, #72	@ 0x48
 800e916:	443b      	add	r3, r7
 800e918:	3b34      	subs	r3, #52	@ 0x34
 800e91a:	2200      	movs	r2, #0
 800e91c:	601a      	str	r2, [r3, #0]
    }

    i++;
 800e91e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e920:	3301      	adds	r3, #1
 800e922:	647b      	str	r3, [r7, #68]	@ 0x44
  for(q = p; q != NULL; q = q->next)
 800e924:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e926:	681b      	ldr	r3, [r3, #0]
 800e928:	643b      	str	r3, [r7, #64]	@ 0x40
 800e92a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e92c:	2b00      	cmp	r3, #0
 800e92e:	d1b6      	bne.n	800e89e <low_level_output+0x3a>
  }

  TxConfig.Length = p->tot_len;
 800e930:	683b      	ldr	r3, [r7, #0]
 800e932:	891b      	ldrh	r3, [r3, #8]
 800e934:	461a      	mov	r2, r3
 800e936:	4b1f      	ldr	r3, [pc, #124]	@ (800e9b4 <low_level_output+0x150>)
 800e938:	605a      	str	r2, [r3, #4]
  TxConfig.TxBuffer = Txbuffer;
 800e93a:	4a1e      	ldr	r2, [pc, #120]	@ (800e9b4 <low_level_output+0x150>)
 800e93c:	f107 030c 	add.w	r3, r7, #12
 800e940:	6093      	str	r3, [r2, #8]
  TxConfig.pData = p;
 800e942:	4a1c      	ldr	r2, [pc, #112]	@ (800e9b4 <low_level_output+0x150>)
 800e944:	683b      	ldr	r3, [r7, #0]
 800e946:	6353      	str	r3, [r2, #52]	@ 0x34

  pbuf_ref(p);
 800e948:	6838      	ldr	r0, [r7, #0]
 800e94a:	f008 f8e7 	bl	8016b1c <pbuf_ref>

  do
  {
    if(HAL_ETH_Transmit_IT(&heth, &TxConfig) == HAL_OK)
 800e94e:	4919      	ldr	r1, [pc, #100]	@ (800e9b4 <low_level_output+0x150>)
 800e950:	4819      	ldr	r0, [pc, #100]	@ (800e9b8 <low_level_output+0x154>)
 800e952:	f7f7 fef3 	bl	800673c <HAL_ETH_Transmit_IT>
 800e956:	4603      	mov	r3, r0
 800e958:	2b00      	cmp	r3, #0
 800e95a:	d103      	bne.n	800e964 <low_level_output+0x100>
    {
      errval = ERR_OK;
 800e95c:	2300      	movs	r3, #0
 800e95e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800e962:	e01b      	b.n	800e99c <low_level_output+0x138>
    }
    else
    {

      if(HAL_ETH_GetError(&heth) & HAL_ETH_ERROR_BUSY)
 800e964:	4814      	ldr	r0, [pc, #80]	@ (800e9b8 <low_level_output+0x154>)
 800e966:	f7f8 fa4b 	bl	8006e00 <HAL_ETH_GetError>
 800e96a:	4603      	mov	r3, r0
 800e96c:	f003 0302 	and.w	r3, r3, #2
 800e970:	2b00      	cmp	r3, #0
 800e972:	d00d      	beq.n	800e990 <low_level_output+0x12c>
      {
        /* Wait for descriptors to become available */
        osSemaphoreAcquire(TxPktSemaphore, ETHIF_TX_TIMEOUT);
 800e974:	4b11      	ldr	r3, [pc, #68]	@ (800e9bc <low_level_output+0x158>)
 800e976:	681b      	ldr	r3, [r3, #0]
 800e978:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 800e97c:	4618      	mov	r0, r3
 800e97e:	f000 fc41 	bl	800f204 <osSemaphoreAcquire>
        HAL_ETH_ReleaseTxPacket(&heth);
 800e982:	480d      	ldr	r0, [pc, #52]	@ (800e9b8 <low_level_output+0x154>)
 800e984:	f7f8 f861 	bl	8006a4a <HAL_ETH_ReleaseTxPacket>
        errval = ERR_BUF;
 800e988:	23fe      	movs	r3, #254	@ 0xfe
 800e98a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800e98e:	e005      	b.n	800e99c <low_level_output+0x138>
      }
      else
      {
        /* Other error */
        pbuf_free(p);
 800e990:	6838      	ldr	r0, [r7, #0]
 800e992:	f008 f81d 	bl	80169d0 <pbuf_free>
        errval =  ERR_IF;
 800e996:	23f4      	movs	r3, #244	@ 0xf4
 800e998:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
      }
    }
  }while(errval == ERR_BUF);
 800e99c:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 800e9a0:	f113 0f02 	cmn.w	r3, #2
 800e9a4:	d0d3      	beq.n	800e94e <low_level_output+0xea>

  return errval;
 800e9a6:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
}
 800e9aa:	4618      	mov	r0, r3
 800e9ac:	3748      	adds	r7, #72	@ 0x48
 800e9ae:	46bd      	mov	sp, r7
 800e9b0:	bd80      	pop	{r7, pc}
 800e9b2:	bf00      	nop
 800e9b4:	24000a0c 	.word	0x24000a0c
 800e9b8:	2400095c 	.word	0x2400095c
 800e9bc:	24000958 	.word	0x24000958

0800e9c0 <low_level_input>:
 * @param netif the lwip network interface structure for this ethernetif
 * @return a pbuf filled with the received packet (including MAC header)
 *         NULL on memory error
   */
static struct pbuf * low_level_input(struct netif *netif)
{
 800e9c0:	b580      	push	{r7, lr}
 800e9c2:	b084      	sub	sp, #16
 800e9c4:	af00      	add	r7, sp, #0
 800e9c6:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 800e9c8:	2300      	movs	r3, #0
 800e9ca:	60fb      	str	r3, [r7, #12]

  if(RxAllocStatus == RX_ALLOC_OK)
 800e9cc:	4b07      	ldr	r3, [pc, #28]	@ (800e9ec <low_level_input+0x2c>)
 800e9ce:	781b      	ldrb	r3, [r3, #0]
 800e9d0:	2b00      	cmp	r3, #0
 800e9d2:	d105      	bne.n	800e9e0 <low_level_input+0x20>
  {
    HAL_ETH_ReadData(&heth, (void **)&p);
 800e9d4:	f107 030c 	add.w	r3, r7, #12
 800e9d8:	4619      	mov	r1, r3
 800e9da:	4805      	ldr	r0, [pc, #20]	@ (800e9f0 <low_level_input+0x30>)
 800e9dc:	f7f7 feff 	bl	80067de <HAL_ETH_ReadData>
  }

  return p;
 800e9e0:	68fb      	ldr	r3, [r7, #12]
}
 800e9e2:	4618      	mov	r0, r3
 800e9e4:	3710      	adds	r7, #16
 800e9e6:	46bd      	mov	sp, r7
 800e9e8:	bd80      	pop	{r7, pc}
 800e9ea:	bf00      	nop
 800e9ec:	24000950 	.word	0x24000950
 800e9f0:	2400095c 	.word	0x2400095c

0800e9f4 <ethernetif_input>:
 * the appropriate input function is called.
 *
 * @param netif the lwip network interface structure for this ethernetif
 */
void ethernetif_input(void* argument)
{
 800e9f4:	b580      	push	{r7, lr}
 800e9f6:	b084      	sub	sp, #16
 800e9f8:	af00      	add	r7, sp, #0
 800e9fa:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 800e9fc:	2300      	movs	r3, #0
 800e9fe:	60fb      	str	r3, [r7, #12]
  struct netif *netif = (struct netif *) argument;
 800ea00:	687b      	ldr	r3, [r7, #4]
 800ea02:	60bb      	str	r3, [r7, #8]

  for( ;; )
  {
    if (osSemaphoreAcquire(RxPktSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 800ea04:	4b0f      	ldr	r3, [pc, #60]	@ (800ea44 <ethernetif_input+0x50>)
 800ea06:	681b      	ldr	r3, [r3, #0]
 800ea08:	f04f 31ff 	mov.w	r1, #4294967295
 800ea0c:	4618      	mov	r0, r3
 800ea0e:	f000 fbf9 	bl	800f204 <osSemaphoreAcquire>
 800ea12:	4603      	mov	r3, r0
 800ea14:	2b00      	cmp	r3, #0
 800ea16:	d1f5      	bne.n	800ea04 <ethernetif_input+0x10>
    {
      do
      {
        p = low_level_input( netif );
 800ea18:	68b8      	ldr	r0, [r7, #8]
 800ea1a:	f7ff ffd1 	bl	800e9c0 <low_level_input>
 800ea1e:	60f8      	str	r0, [r7, #12]
        if (p != NULL)
 800ea20:	68fb      	ldr	r3, [r7, #12]
 800ea22:	2b00      	cmp	r3, #0
 800ea24:	d00a      	beq.n	800ea3c <ethernetif_input+0x48>
        {
          if (netif->input( p, netif) != ERR_OK )
 800ea26:	68bb      	ldr	r3, [r7, #8]
 800ea28:	691b      	ldr	r3, [r3, #16]
 800ea2a:	68b9      	ldr	r1, [r7, #8]
 800ea2c:	68f8      	ldr	r0, [r7, #12]
 800ea2e:	4798      	blx	r3
 800ea30:	4603      	mov	r3, r0
 800ea32:	2b00      	cmp	r3, #0
 800ea34:	d002      	beq.n	800ea3c <ethernetif_input+0x48>
          {
            pbuf_free(p);
 800ea36:	68f8      	ldr	r0, [r7, #12]
 800ea38:	f007 ffca 	bl	80169d0 <pbuf_free>
          }
        }
      } while(p!=NULL);
 800ea3c:	68fb      	ldr	r3, [r7, #12]
 800ea3e:	2b00      	cmp	r3, #0
 800ea40:	d1ea      	bne.n	800ea18 <ethernetif_input+0x24>
    if (osSemaphoreAcquire(RxPktSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 800ea42:	e7df      	b.n	800ea04 <ethernetif_input+0x10>
 800ea44:	24000954 	.word	0x24000954

0800ea48 <ethernetif_init>:
 * @return ERR_OK if the loopif is initialized
 *         ERR_MEM if private data couldn't be allocated
 *         any other err_t on error
 */
err_t ethernetif_init(struct netif *netif)
{
 800ea48:	b580      	push	{r7, lr}
 800ea4a:	b082      	sub	sp, #8
 800ea4c:	af00      	add	r7, sp, #0
 800ea4e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 800ea50:	687b      	ldr	r3, [r7, #4]
 800ea52:	2b00      	cmp	r3, #0
 800ea54:	d106      	bne.n	800ea64 <ethernetif_init+0x1c>
 800ea56:	4b0e      	ldr	r3, [pc, #56]	@ (800ea90 <ethernetif_init+0x48>)
 800ea58:	f44f 72ee 	mov.w	r2, #476	@ 0x1dc
 800ea5c:	490d      	ldr	r1, [pc, #52]	@ (800ea94 <ethernetif_init+0x4c>)
 800ea5e:	480e      	ldr	r0, [pc, #56]	@ (800ea98 <ethernetif_init+0x50>)
 800ea60:	f010 f86c 	bl	801eb3c <iprintf>
   * The last argument should be replaced with your link speed, in units
   * of bits per second.
   */
  // MIB2_INIT_NETIF(netif, snmp_ifType_ethernet_csmacd, LINK_SPEED_OF_YOUR_NETIF_IN_BPS);

  netif->name[0] = IFNAME0;
 800ea64:	687b      	ldr	r3, [r7, #4]
 800ea66:	2273      	movs	r2, #115	@ 0x73
 800ea68:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
  netif->name[1] = IFNAME1;
 800ea6c:	687b      	ldr	r3, [r7, #4]
 800ea6e:	2274      	movs	r2, #116	@ 0x74
 800ea70:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
   * is available...) */

#if LWIP_IPV4
#if LWIP_ARP || LWIP_ETHERNET
#if LWIP_ARP
  netif->output = etharp_output;
 800ea74:	687b      	ldr	r3, [r7, #4]
 800ea76:	4a09      	ldr	r2, [pc, #36]	@ (800ea9c <ethernetif_init+0x54>)
 800ea78:	615a      	str	r2, [r3, #20]

#if LWIP_IPV6
  netif->output_ip6 = ethip6_output;
#endif /* LWIP_IPV6 */

  netif->linkoutput = low_level_output;
 800ea7a:	687b      	ldr	r3, [r7, #4]
 800ea7c:	4a08      	ldr	r2, [pc, #32]	@ (800eaa0 <ethernetif_init+0x58>)
 800ea7e:	619a      	str	r2, [r3, #24]

  /* initialize the hardware */
  low_level_init(netif);
 800ea80:	6878      	ldr	r0, [r7, #4]
 800ea82:	f7ff fe11 	bl	800e6a8 <low_level_init>

  return ERR_OK;
 800ea86:	2300      	movs	r3, #0
}
 800ea88:	4618      	mov	r0, r3
 800ea8a:	3708      	adds	r7, #8
 800ea8c:	46bd      	mov	sp, r7
 800ea8e:	bd80      	pop	{r7, pc}
 800ea90:	08022884 	.word	0x08022884
 800ea94:	080228a0 	.word	0x080228a0
 800ea98:	080228b0 	.word	0x080228b0
 800ea9c:	080134c5 	.word	0x080134c5
 800eaa0:	0800e865 	.word	0x0800e865

0800eaa4 <pbuf_free_custom>:
  * @brief  Custom Rx pbuf free callback
  * @param  pbuf: pbuf to be freed
  * @retval None
  */
void pbuf_free_custom(struct pbuf *p)
{
 800eaa4:	b580      	push	{r7, lr}
 800eaa6:	b084      	sub	sp, #16
 800eaa8:	af00      	add	r7, sp, #0
 800eaaa:	6078      	str	r0, [r7, #4]
  struct pbuf_custom* custom_pbuf = (struct pbuf_custom*)p;
 800eaac:	687b      	ldr	r3, [r7, #4]
 800eaae:	60fb      	str	r3, [r7, #12]
  LWIP_MEMPOOL_FREE(RX_POOL, custom_pbuf);
 800eab0:	68f9      	ldr	r1, [r7, #12]
 800eab2:	4809      	ldr	r0, [pc, #36]	@ (800ead8 <pbuf_free_custom+0x34>)
 800eab4:	f007 f95a 	bl	8015d6c <memp_free_pool>

  /* If the Rx Buffer Pool was exhausted, signal the ethernetif_input task to
   * call HAL_ETH_GetRxDataBuffer to rebuild the Rx descriptors. */

  if (RxAllocStatus == RX_ALLOC_ERROR)
 800eab8:	4b08      	ldr	r3, [pc, #32]	@ (800eadc <pbuf_free_custom+0x38>)
 800eaba:	781b      	ldrb	r3, [r3, #0]
 800eabc:	2b01      	cmp	r3, #1
 800eabe:	d107      	bne.n	800ead0 <pbuf_free_custom+0x2c>
  {
    RxAllocStatus = RX_ALLOC_OK;
 800eac0:	4b06      	ldr	r3, [pc, #24]	@ (800eadc <pbuf_free_custom+0x38>)
 800eac2:	2200      	movs	r2, #0
 800eac4:	701a      	strb	r2, [r3, #0]
    osSemaphoreRelease(RxPktSemaphore);
 800eac6:	4b06      	ldr	r3, [pc, #24]	@ (800eae0 <pbuf_free_custom+0x3c>)
 800eac8:	681b      	ldr	r3, [r3, #0]
 800eaca:	4618      	mov	r0, r3
 800eacc:	f000 fbec 	bl	800f2a8 <osSemaphoreRelease>
  }
}
 800ead0:	bf00      	nop
 800ead2:	3710      	adds	r7, #16
 800ead4:	46bd      	mov	sp, r7
 800ead6:	bd80      	pop	{r7, pc}
 800ead8:	08025724 	.word	0x08025724
 800eadc:	24000950 	.word	0x24000950
 800eae0:	24000954 	.word	0x24000954

0800eae4 <sys_now>:
*         when LWIP_TIMERS == 1 and NO_SYS == 1
* @param  None
* @retval Current Time value
*/
u32_t sys_now(void)
{
 800eae4:	b580      	push	{r7, lr}
 800eae6:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 800eae8:	f7f6 fd8c 	bl	8005604 <HAL_GetTick>
 800eaec:	4603      	mov	r3, r0
}
 800eaee:	4618      	mov	r0, r3
 800eaf0:	bd80      	pop	{r7, pc}

0800eaf2 <ethernet_link_thread>:
/**
  * @brief  Check the ETH link state then update ETH driver and netif link accordingly.
  * @retval None
  */
void ethernet_link_thread(void* argument)
{
 800eaf2:	b580      	push	{r7, lr}
 800eaf4:	b082      	sub	sp, #8
 800eaf6:	af00      	add	r7, sp, #0
 800eaf8:	6078      	str	r0, [r7, #4]

/* USER CODE BEGIN ETH link Thread core code for User BSP */

/* USER CODE END ETH link Thread core code for User BSP */

    osDelay(100);
 800eafa:	2064      	movs	r0, #100	@ 0x64
 800eafc:	f000 f9cf 	bl	800ee9e <osDelay>
 800eb00:	e7fb      	b.n	800eafa <ethernet_link_thread+0x8>
	...

0800eb04 <HAL_ETH_RxAllocateCallback>:
  }
}

void HAL_ETH_RxAllocateCallback(uint8_t **buff)
{
 800eb04:	b580      	push	{r7, lr}
 800eb06:	b086      	sub	sp, #24
 800eb08:	af02      	add	r7, sp, #8
 800eb0a:	6078      	str	r0, [r7, #4]
/* USER CODE BEGIN HAL ETH RxAllocateCallback */
  struct pbuf_custom *p = LWIP_MEMPOOL_ALLOC(RX_POOL);
 800eb0c:	4813      	ldr	r0, [pc, #76]	@ (800eb5c <HAL_ETH_RxAllocateCallback+0x58>)
 800eb0e:	f007 f8b9 	bl	8015c84 <memp_malloc_pool>
 800eb12:	60f8      	str	r0, [r7, #12]
  if (p)
 800eb14:	68fb      	ldr	r3, [r7, #12]
 800eb16:	2b00      	cmp	r3, #0
 800eb18:	d016      	beq.n	800eb48 <HAL_ETH_RxAllocateCallback+0x44>
  {
    /* Ensure p is properly aligned before using offsetof */
    RxBuff_t *rx_buff = (RxBuff_t *)p;
 800eb1a:	68fb      	ldr	r3, [r7, #12]
 800eb1c:	60bb      	str	r3, [r7, #8]
    
    /* Get the buff from the struct pbuf address. */
    *buff = (uint8_t *)(&rx_buff->buff[0]);
 800eb1e:	68bb      	ldr	r3, [r7, #8]
 800eb20:	f103 0220 	add.w	r2, r3, #32
 800eb24:	687b      	ldr	r3, [r7, #4]
 800eb26:	601a      	str	r2, [r3, #0]
    p->custom_free_function = pbuf_free_custom;
 800eb28:	68fb      	ldr	r3, [r7, #12]
 800eb2a:	4a0d      	ldr	r2, [pc, #52]	@ (800eb60 <HAL_ETH_RxAllocateCallback+0x5c>)
 800eb2c:	611a      	str	r2, [r3, #16]
    /* Initialize the struct pbuf.
    * This must be performed whenever a buffer's allocated because it may be
    * changed by lwIP or the app, e.g., pbuf_free decrements ref. */
    pbuf_alloced_custom(PBUF_RAW, 0, PBUF_REF, p, *buff, ETH_RX_BUFFER_SIZE);
 800eb2e:	687b      	ldr	r3, [r7, #4]
 800eb30:	681b      	ldr	r3, [r3, #0]
 800eb32:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
 800eb36:	9201      	str	r2, [sp, #4]
 800eb38:	9300      	str	r3, [sp, #0]
 800eb3a:	68fb      	ldr	r3, [r7, #12]
 800eb3c:	2241      	movs	r2, #65	@ 0x41
 800eb3e:	2100      	movs	r1, #0
 800eb40:	2000      	movs	r0, #0
 800eb42:	f007 fd8b 	bl	801665c <pbuf_alloced_custom>
  {
    RxAllocStatus = RX_ALLOC_ERROR;
    *buff = NULL;
  }
/* USER CODE END HAL ETH RxAllocateCallback */
}
 800eb46:	e005      	b.n	800eb54 <HAL_ETH_RxAllocateCallback+0x50>
    RxAllocStatus = RX_ALLOC_ERROR;
 800eb48:	4b06      	ldr	r3, [pc, #24]	@ (800eb64 <HAL_ETH_RxAllocateCallback+0x60>)
 800eb4a:	2201      	movs	r2, #1
 800eb4c:	701a      	strb	r2, [r3, #0]
    *buff = NULL;
 800eb4e:	687b      	ldr	r3, [r7, #4]
 800eb50:	2200      	movs	r2, #0
 800eb52:	601a      	str	r2, [r3, #0]
}
 800eb54:	bf00      	nop
 800eb56:	3710      	adds	r7, #16
 800eb58:	46bd      	mov	sp, r7
 800eb5a:	bd80      	pop	{r7, pc}
 800eb5c:	08025724 	.word	0x08025724
 800eb60:	0800eaa5 	.word	0x0800eaa5
 800eb64:	24000950 	.word	0x24000950

0800eb68 <HAL_ETH_RxLinkCallback>:

void HAL_ETH_RxLinkCallback(void **pStart, void **pEnd, uint8_t *buff, uint16_t Length)
{
 800eb68:	b480      	push	{r7}
 800eb6a:	b08d      	sub	sp, #52	@ 0x34
 800eb6c:	af00      	add	r7, sp, #0
 800eb6e:	60f8      	str	r0, [r7, #12]
 800eb70:	60b9      	str	r1, [r7, #8]
 800eb72:	607a      	str	r2, [r7, #4]
 800eb74:	807b      	strh	r3, [r7, #2]
/* USER CODE BEGIN HAL ETH RxLinkCallback */

  struct pbuf **ppStart = (struct pbuf **)pStart;
 800eb76:	68fb      	ldr	r3, [r7, #12]
 800eb78:	62bb      	str	r3, [r7, #40]	@ 0x28
  struct pbuf **ppEnd = (struct pbuf **)pEnd;
 800eb7a:	68bb      	ldr	r3, [r7, #8]
 800eb7c:	627b      	str	r3, [r7, #36]	@ 0x24
  struct pbuf *p = NULL;
 800eb7e:	2300      	movs	r3, #0
 800eb80:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Get the struct pbuf from the buff address - avoid offsetof arithmetic */
  /* Calculate the RxBuff_t address by going back from buff pointer */
  RxBuff_t *rx_buff = (RxBuff_t *)((uint8_t *)buff - offsetof(RxBuff_t, buff));
 800eb82:	687b      	ldr	r3, [r7, #4]
 800eb84:	3b20      	subs	r3, #32
 800eb86:	623b      	str	r3, [r7, #32]
  p = (struct pbuf *)(&rx_buff->pbuf_custom);
 800eb88:	6a3b      	ldr	r3, [r7, #32]
 800eb8a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  
  p->next = NULL;
 800eb8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800eb8e:	2200      	movs	r2, #0
 800eb90:	601a      	str	r2, [r3, #0]
  p->tot_len = 0;
 800eb92:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800eb94:	2200      	movs	r2, #0
 800eb96:	811a      	strh	r2, [r3, #8]
  p->len = Length;
 800eb98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800eb9a:	887a      	ldrh	r2, [r7, #2]
 800eb9c:	815a      	strh	r2, [r3, #10]

  /* Chain the buffer. */
  if (!*ppStart)
 800eb9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800eba0:	681b      	ldr	r3, [r3, #0]
 800eba2:	2b00      	cmp	r3, #0
 800eba4:	d103      	bne.n	800ebae <HAL_ETH_RxLinkCallback+0x46>
  {
    /* The first buffer of the packet. */
    *ppStart = p;
 800eba6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800eba8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ebaa:	601a      	str	r2, [r3, #0]
 800ebac:	e003      	b.n	800ebb6 <HAL_ETH_RxLinkCallback+0x4e>
  }
  else
  {
    /* Chain the buffer to the end of the packet. */
    (*ppEnd)->next = p;
 800ebae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ebb0:	681b      	ldr	r3, [r3, #0]
 800ebb2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ebb4:	601a      	str	r2, [r3, #0]
  }
  *ppEnd  = p;
 800ebb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ebb8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ebba:	601a      	str	r2, [r3, #0]

  /* Update the total length of all the buffers of the chain. Each pbuf in the chain should have its tot_len
   * set to its own length, plus the length of all the following pbufs in the chain. */
  for (p = *ppStart; p != NULL; p = p->next)
 800ebbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ebbe:	681b      	ldr	r3, [r3, #0]
 800ebc0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ebc2:	e009      	b.n	800ebd8 <HAL_ETH_RxLinkCallback+0x70>
  {
    p->tot_len += Length;
 800ebc4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ebc6:	891a      	ldrh	r2, [r3, #8]
 800ebc8:	887b      	ldrh	r3, [r7, #2]
 800ebca:	4413      	add	r3, r2
 800ebcc:	b29a      	uxth	r2, r3
 800ebce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ebd0:	811a      	strh	r2, [r3, #8]
  for (p = *ppStart; p != NULL; p = p->next)
 800ebd2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ebd4:	681b      	ldr	r3, [r3, #0]
 800ebd6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800ebd8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ebda:	2b00      	cmp	r3, #0
 800ebdc:	d1f2      	bne.n	800ebc4 <HAL_ETH_RxLinkCallback+0x5c>
  }

  /* Invalidate data cache because Rx DMA's writing to physical memory makes it stale. */
  SCB_InvalidateDCache_by_Addr((uint32_t *)buff, Length);
 800ebde:	887b      	ldrh	r3, [r7, #2]
 800ebe0:	687a      	ldr	r2, [r7, #4]
 800ebe2:	61fa      	str	r2, [r7, #28]
 800ebe4:	61bb      	str	r3, [r7, #24]
    if ( dsize > 0 ) { 
 800ebe6:	69bb      	ldr	r3, [r7, #24]
 800ebe8:	2b00      	cmp	r3, #0
 800ebea:	dd1d      	ble.n	800ec28 <HAL_ETH_RxLinkCallback+0xc0>
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 800ebec:	69fb      	ldr	r3, [r7, #28]
 800ebee:	f003 021f 	and.w	r2, r3, #31
 800ebf2:	69bb      	ldr	r3, [r7, #24]
 800ebf4:	4413      	add	r3, r2
 800ebf6:	617b      	str	r3, [r7, #20]
      uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
 800ebf8:	69fb      	ldr	r3, [r7, #28]
 800ebfa:	613b      	str	r3, [r7, #16]
  __ASM volatile ("dsb 0xF":::"memory");
 800ebfc:	f3bf 8f4f 	dsb	sy
}
 800ec00:	bf00      	nop
        SCB->DCIMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 800ec02:	4a0d      	ldr	r2, [pc, #52]	@ (800ec38 <HAL_ETH_RxLinkCallback+0xd0>)
 800ec04:	693b      	ldr	r3, [r7, #16]
 800ec06:	f8c2 325c 	str.w	r3, [r2, #604]	@ 0x25c
        op_addr += __SCB_DCACHE_LINE_SIZE;
 800ec0a:	693b      	ldr	r3, [r7, #16]
 800ec0c:	3320      	adds	r3, #32
 800ec0e:	613b      	str	r3, [r7, #16]
        op_size -= __SCB_DCACHE_LINE_SIZE;
 800ec10:	697b      	ldr	r3, [r7, #20]
 800ec12:	3b20      	subs	r3, #32
 800ec14:	617b      	str	r3, [r7, #20]
      } while ( op_size > 0 );
 800ec16:	697b      	ldr	r3, [r7, #20]
 800ec18:	2b00      	cmp	r3, #0
 800ec1a:	dcf2      	bgt.n	800ec02 <HAL_ETH_RxLinkCallback+0x9a>
  __ASM volatile ("dsb 0xF":::"memory");
 800ec1c:	f3bf 8f4f 	dsb	sy
}
 800ec20:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800ec22:	f3bf 8f6f 	isb	sy
}
 800ec26:	bf00      	nop
}
 800ec28:	bf00      	nop

/* USER CODE END HAL ETH RxLinkCallback */
}
 800ec2a:	bf00      	nop
 800ec2c:	3734      	adds	r7, #52	@ 0x34
 800ec2e:	46bd      	mov	sp, r7
 800ec30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec34:	4770      	bx	lr
 800ec36:	bf00      	nop
 800ec38:	e000ed00 	.word	0xe000ed00

0800ec3c <HAL_ETH_TxFreeCallback>:

void HAL_ETH_TxFreeCallback(uint32_t * buff)
{
 800ec3c:	b580      	push	{r7, lr}
 800ec3e:	b082      	sub	sp, #8
 800ec40:	af00      	add	r7, sp, #0
 800ec42:	6078      	str	r0, [r7, #4]
/* USER CODE BEGIN HAL ETH TxFreeCallback */

  pbuf_free((struct pbuf *)buff);
 800ec44:	6878      	ldr	r0, [r7, #4]
 800ec46:	f007 fec3 	bl	80169d0 <pbuf_free>

/* USER CODE END HAL ETH TxFreeCallback */
}
 800ec4a:	bf00      	nop
 800ec4c:	3708      	adds	r7, #8
 800ec4e:	46bd      	mov	sp, r7
 800ec50:	bd80      	pop	{r7, pc}
	...

0800ec54 <__NVIC_SetPriority>:
{
 800ec54:	b480      	push	{r7}
 800ec56:	b083      	sub	sp, #12
 800ec58:	af00      	add	r7, sp, #0
 800ec5a:	4603      	mov	r3, r0
 800ec5c:	6039      	str	r1, [r7, #0]
 800ec5e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800ec60:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800ec64:	2b00      	cmp	r3, #0
 800ec66:	db0a      	blt.n	800ec7e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800ec68:	683b      	ldr	r3, [r7, #0]
 800ec6a:	b2da      	uxtb	r2, r3
 800ec6c:	490c      	ldr	r1, [pc, #48]	@ (800eca0 <__NVIC_SetPriority+0x4c>)
 800ec6e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800ec72:	0112      	lsls	r2, r2, #4
 800ec74:	b2d2      	uxtb	r2, r2
 800ec76:	440b      	add	r3, r1
 800ec78:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800ec7c:	e00a      	b.n	800ec94 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800ec7e:	683b      	ldr	r3, [r7, #0]
 800ec80:	b2da      	uxtb	r2, r3
 800ec82:	4908      	ldr	r1, [pc, #32]	@ (800eca4 <__NVIC_SetPriority+0x50>)
 800ec84:	88fb      	ldrh	r3, [r7, #6]
 800ec86:	f003 030f 	and.w	r3, r3, #15
 800ec8a:	3b04      	subs	r3, #4
 800ec8c:	0112      	lsls	r2, r2, #4
 800ec8e:	b2d2      	uxtb	r2, r2
 800ec90:	440b      	add	r3, r1
 800ec92:	761a      	strb	r2, [r3, #24]
}
 800ec94:	bf00      	nop
 800ec96:	370c      	adds	r7, #12
 800ec98:	46bd      	mov	sp, r7
 800ec9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec9e:	4770      	bx	lr
 800eca0:	e000e100 	.word	0xe000e100
 800eca4:	e000ed00 	.word	0xe000ed00

0800eca8 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800eca8:	b580      	push	{r7, lr}
 800ecaa:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800ecac:	2100      	movs	r1, #0
 800ecae:	f06f 0004 	mvn.w	r0, #4
 800ecb2:	f7ff ffcf 	bl	800ec54 <__NVIC_SetPriority>
#endif
}
 800ecb6:	bf00      	nop
 800ecb8:	bd80      	pop	{r7, pc}
	...

0800ecbc <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800ecbc:	b480      	push	{r7}
 800ecbe:	b083      	sub	sp, #12
 800ecc0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ecc2:	f3ef 8305 	mrs	r3, IPSR
 800ecc6:	603b      	str	r3, [r7, #0]
  return(result);
 800ecc8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800ecca:	2b00      	cmp	r3, #0
 800eccc:	d003      	beq.n	800ecd6 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800ecce:	f06f 0305 	mvn.w	r3, #5
 800ecd2:	607b      	str	r3, [r7, #4]
 800ecd4:	e00c      	b.n	800ecf0 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800ecd6:	4b0a      	ldr	r3, [pc, #40]	@ (800ed00 <osKernelInitialize+0x44>)
 800ecd8:	681b      	ldr	r3, [r3, #0]
 800ecda:	2b00      	cmp	r3, #0
 800ecdc:	d105      	bne.n	800ecea <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800ecde:	4b08      	ldr	r3, [pc, #32]	@ (800ed00 <osKernelInitialize+0x44>)
 800ece0:	2201      	movs	r2, #1
 800ece2:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800ece4:	2300      	movs	r3, #0
 800ece6:	607b      	str	r3, [r7, #4]
 800ece8:	e002      	b.n	800ecf0 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800ecea:	f04f 33ff 	mov.w	r3, #4294967295
 800ecee:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800ecf0:	687b      	ldr	r3, [r7, #4]
}
 800ecf2:	4618      	mov	r0, r3
 800ecf4:	370c      	adds	r7, #12
 800ecf6:	46bd      	mov	sp, r7
 800ecf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ecfc:	4770      	bx	lr
 800ecfe:	bf00      	nop
 800ed00:	24000a44 	.word	0x24000a44

0800ed04 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800ed04:	b580      	push	{r7, lr}
 800ed06:	b082      	sub	sp, #8
 800ed08:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ed0a:	f3ef 8305 	mrs	r3, IPSR
 800ed0e:	603b      	str	r3, [r7, #0]
  return(result);
 800ed10:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800ed12:	2b00      	cmp	r3, #0
 800ed14:	d003      	beq.n	800ed1e <osKernelStart+0x1a>
    stat = osErrorISR;
 800ed16:	f06f 0305 	mvn.w	r3, #5
 800ed1a:	607b      	str	r3, [r7, #4]
 800ed1c:	e010      	b.n	800ed40 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800ed1e:	4b0b      	ldr	r3, [pc, #44]	@ (800ed4c <osKernelStart+0x48>)
 800ed20:	681b      	ldr	r3, [r3, #0]
 800ed22:	2b01      	cmp	r3, #1
 800ed24:	d109      	bne.n	800ed3a <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800ed26:	f7ff ffbf 	bl	800eca8 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800ed2a:	4b08      	ldr	r3, [pc, #32]	@ (800ed4c <osKernelStart+0x48>)
 800ed2c:	2202      	movs	r2, #2
 800ed2e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 800ed30:	f002 fcb4 	bl	801169c <vTaskStartScheduler>
      stat = osOK;
 800ed34:	2300      	movs	r3, #0
 800ed36:	607b      	str	r3, [r7, #4]
 800ed38:	e002      	b.n	800ed40 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800ed3a:	f04f 33ff 	mov.w	r3, #4294967295
 800ed3e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 800ed40:	687b      	ldr	r3, [r7, #4]
}
 800ed42:	4618      	mov	r0, r3
 800ed44:	3708      	adds	r7, #8
 800ed46:	46bd      	mov	sp, r7
 800ed48:	bd80      	pop	{r7, pc}
 800ed4a:	bf00      	nop
 800ed4c:	24000a44 	.word	0x24000a44

0800ed50 <osKernelGetTickCount>:
  }

  return (lock);
}

uint32_t osKernelGetTickCount (void) {
 800ed50:	b580      	push	{r7, lr}
 800ed52:	b082      	sub	sp, #8
 800ed54:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ed56:	f3ef 8305 	mrs	r3, IPSR
 800ed5a:	603b      	str	r3, [r7, #0]
  return(result);
 800ed5c:	683b      	ldr	r3, [r7, #0]
  TickType_t ticks;

  if (IS_IRQ()) {
 800ed5e:	2b00      	cmp	r3, #0
 800ed60:	d003      	beq.n	800ed6a <osKernelGetTickCount+0x1a>
    ticks = xTaskGetTickCountFromISR();
 800ed62:	f002 fdc7 	bl	80118f4 <xTaskGetTickCountFromISR>
 800ed66:	6078      	str	r0, [r7, #4]
 800ed68:	e002      	b.n	800ed70 <osKernelGetTickCount+0x20>
  } else {
    ticks = xTaskGetTickCount();
 800ed6a:	f002 fdb3 	bl	80118d4 <xTaskGetTickCount>
 800ed6e:	6078      	str	r0, [r7, #4]
  }

  return (ticks);
 800ed70:	687b      	ldr	r3, [r7, #4]
}
 800ed72:	4618      	mov	r0, r3
 800ed74:	3708      	adds	r7, #8
 800ed76:	46bd      	mov	sp, r7
 800ed78:	bd80      	pop	{r7, pc}

0800ed7a <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 800ed7a:	b580      	push	{r7, lr}
 800ed7c:	b08e      	sub	sp, #56	@ 0x38
 800ed7e:	af04      	add	r7, sp, #16
 800ed80:	60f8      	str	r0, [r7, #12]
 800ed82:	60b9      	str	r1, [r7, #8]
 800ed84:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800ed86:	2300      	movs	r3, #0
 800ed88:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800ed8a:	f3ef 8305 	mrs	r3, IPSR
 800ed8e:	617b      	str	r3, [r7, #20]
  return(result);
 800ed90:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800ed92:	2b00      	cmp	r3, #0
 800ed94:	d17e      	bne.n	800ee94 <osThreadNew+0x11a>
 800ed96:	68fb      	ldr	r3, [r7, #12]
 800ed98:	2b00      	cmp	r3, #0
 800ed9a:	d07b      	beq.n	800ee94 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800ed9c:	2380      	movs	r3, #128	@ 0x80
 800ed9e:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800eda0:	2318      	movs	r3, #24
 800eda2:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800eda4:	2300      	movs	r3, #0
 800eda6:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800eda8:	f04f 33ff 	mov.w	r3, #4294967295
 800edac:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800edae:	687b      	ldr	r3, [r7, #4]
 800edb0:	2b00      	cmp	r3, #0
 800edb2:	d045      	beq.n	800ee40 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800edb4:	687b      	ldr	r3, [r7, #4]
 800edb6:	681b      	ldr	r3, [r3, #0]
 800edb8:	2b00      	cmp	r3, #0
 800edba:	d002      	beq.n	800edc2 <osThreadNew+0x48>
        name = attr->name;
 800edbc:	687b      	ldr	r3, [r7, #4]
 800edbe:	681b      	ldr	r3, [r3, #0]
 800edc0:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 800edc2:	687b      	ldr	r3, [r7, #4]
 800edc4:	699b      	ldr	r3, [r3, #24]
 800edc6:	2b00      	cmp	r3, #0
 800edc8:	d002      	beq.n	800edd0 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 800edca:	687b      	ldr	r3, [r7, #4]
 800edcc:	699b      	ldr	r3, [r3, #24]
 800edce:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800edd0:	69fb      	ldr	r3, [r7, #28]
 800edd2:	2b00      	cmp	r3, #0
 800edd4:	d008      	beq.n	800ede8 <osThreadNew+0x6e>
 800edd6:	69fb      	ldr	r3, [r7, #28]
 800edd8:	2b38      	cmp	r3, #56	@ 0x38
 800edda:	d805      	bhi.n	800ede8 <osThreadNew+0x6e>
 800eddc:	687b      	ldr	r3, [r7, #4]
 800edde:	685b      	ldr	r3, [r3, #4]
 800ede0:	f003 0301 	and.w	r3, r3, #1
 800ede4:	2b00      	cmp	r3, #0
 800ede6:	d001      	beq.n	800edec <osThreadNew+0x72>
        return (NULL);
 800ede8:	2300      	movs	r3, #0
 800edea:	e054      	b.n	800ee96 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800edec:	687b      	ldr	r3, [r7, #4]
 800edee:	695b      	ldr	r3, [r3, #20]
 800edf0:	2b00      	cmp	r3, #0
 800edf2:	d003      	beq.n	800edfc <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800edf4:	687b      	ldr	r3, [r7, #4]
 800edf6:	695b      	ldr	r3, [r3, #20]
 800edf8:	089b      	lsrs	r3, r3, #2
 800edfa:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800edfc:	687b      	ldr	r3, [r7, #4]
 800edfe:	689b      	ldr	r3, [r3, #8]
 800ee00:	2b00      	cmp	r3, #0
 800ee02:	d00e      	beq.n	800ee22 <osThreadNew+0xa8>
 800ee04:	687b      	ldr	r3, [r7, #4]
 800ee06:	68db      	ldr	r3, [r3, #12]
 800ee08:	2ba7      	cmp	r3, #167	@ 0xa7
 800ee0a:	d90a      	bls.n	800ee22 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800ee0c:	687b      	ldr	r3, [r7, #4]
 800ee0e:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 800ee10:	2b00      	cmp	r3, #0
 800ee12:	d006      	beq.n	800ee22 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800ee14:	687b      	ldr	r3, [r7, #4]
 800ee16:	695b      	ldr	r3, [r3, #20]
 800ee18:	2b00      	cmp	r3, #0
 800ee1a:	d002      	beq.n	800ee22 <osThreadNew+0xa8>
        mem = 1;
 800ee1c:	2301      	movs	r3, #1
 800ee1e:	61bb      	str	r3, [r7, #24]
 800ee20:	e010      	b.n	800ee44 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800ee22:	687b      	ldr	r3, [r7, #4]
 800ee24:	689b      	ldr	r3, [r3, #8]
 800ee26:	2b00      	cmp	r3, #0
 800ee28:	d10c      	bne.n	800ee44 <osThreadNew+0xca>
 800ee2a:	687b      	ldr	r3, [r7, #4]
 800ee2c:	68db      	ldr	r3, [r3, #12]
 800ee2e:	2b00      	cmp	r3, #0
 800ee30:	d108      	bne.n	800ee44 <osThreadNew+0xca>
 800ee32:	687b      	ldr	r3, [r7, #4]
 800ee34:	691b      	ldr	r3, [r3, #16]
 800ee36:	2b00      	cmp	r3, #0
 800ee38:	d104      	bne.n	800ee44 <osThreadNew+0xca>
          mem = 0;
 800ee3a:	2300      	movs	r3, #0
 800ee3c:	61bb      	str	r3, [r7, #24]
 800ee3e:	e001      	b.n	800ee44 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 800ee40:	2300      	movs	r3, #0
 800ee42:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800ee44:	69bb      	ldr	r3, [r7, #24]
 800ee46:	2b01      	cmp	r3, #1
 800ee48:	d110      	bne.n	800ee6c <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800ee4a:	687b      	ldr	r3, [r7, #4]
 800ee4c:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 800ee4e:	687a      	ldr	r2, [r7, #4]
 800ee50:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800ee52:	9202      	str	r2, [sp, #8]
 800ee54:	9301      	str	r3, [sp, #4]
 800ee56:	69fb      	ldr	r3, [r7, #28]
 800ee58:	9300      	str	r3, [sp, #0]
 800ee5a:	68bb      	ldr	r3, [r7, #8]
 800ee5c:	6a3a      	ldr	r2, [r7, #32]
 800ee5e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800ee60:	68f8      	ldr	r0, [r7, #12]
 800ee62:	f002 f9a7 	bl	80111b4 <xTaskCreateStatic>
 800ee66:	4603      	mov	r3, r0
 800ee68:	613b      	str	r3, [r7, #16]
 800ee6a:	e013      	b.n	800ee94 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800ee6c:	69bb      	ldr	r3, [r7, #24]
 800ee6e:	2b00      	cmp	r3, #0
 800ee70:	d110      	bne.n	800ee94 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800ee72:	6a3b      	ldr	r3, [r7, #32]
 800ee74:	b29a      	uxth	r2, r3
 800ee76:	f107 0310 	add.w	r3, r7, #16
 800ee7a:	9301      	str	r3, [sp, #4]
 800ee7c:	69fb      	ldr	r3, [r7, #28]
 800ee7e:	9300      	str	r3, [sp, #0]
 800ee80:	68bb      	ldr	r3, [r7, #8]
 800ee82:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800ee84:	68f8      	ldr	r0, [r7, #12]
 800ee86:	f002 f9f5 	bl	8011274 <xTaskCreate>
 800ee8a:	4603      	mov	r3, r0
 800ee8c:	2b01      	cmp	r3, #1
 800ee8e:	d001      	beq.n	800ee94 <osThreadNew+0x11a>
            hTask = NULL;
 800ee90:	2300      	movs	r3, #0
 800ee92:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800ee94:	693b      	ldr	r3, [r7, #16]
}
 800ee96:	4618      	mov	r0, r3
 800ee98:	3728      	adds	r7, #40	@ 0x28
 800ee9a:	46bd      	mov	sp, r7
 800ee9c:	bd80      	pop	{r7, pc}

0800ee9e <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 800ee9e:	b580      	push	{r7, lr}
 800eea0:	b084      	sub	sp, #16
 800eea2:	af00      	add	r7, sp, #0
 800eea4:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800eea6:	f3ef 8305 	mrs	r3, IPSR
 800eeaa:	60bb      	str	r3, [r7, #8]
  return(result);
 800eeac:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800eeae:	2b00      	cmp	r3, #0
 800eeb0:	d003      	beq.n	800eeba <osDelay+0x1c>
    stat = osErrorISR;
 800eeb2:	f06f 0305 	mvn.w	r3, #5
 800eeb6:	60fb      	str	r3, [r7, #12]
 800eeb8:	e007      	b.n	800eeca <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800eeba:	2300      	movs	r3, #0
 800eebc:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 800eebe:	687b      	ldr	r3, [r7, #4]
 800eec0:	2b00      	cmp	r3, #0
 800eec2:	d002      	beq.n	800eeca <osDelay+0x2c>
      vTaskDelay(ticks);
 800eec4:	6878      	ldr	r0, [r7, #4]
 800eec6:	f002 fbb3 	bl	8011630 <vTaskDelay>
    }
  }

  return (stat);
 800eeca:	68fb      	ldr	r3, [r7, #12]
}
 800eecc:	4618      	mov	r0, r3
 800eece:	3710      	adds	r7, #16
 800eed0:	46bd      	mov	sp, r7
 800eed2:	bd80      	pop	{r7, pc}

0800eed4 <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 800eed4:	b580      	push	{r7, lr}
 800eed6:	b088      	sub	sp, #32
 800eed8:	af00      	add	r7, sp, #0
 800eeda:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 800eedc:	2300      	movs	r3, #0
 800eede:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800eee0:	f3ef 8305 	mrs	r3, IPSR
 800eee4:	60bb      	str	r3, [r7, #8]
  return(result);
 800eee6:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 800eee8:	2b00      	cmp	r3, #0
 800eeea:	d174      	bne.n	800efd6 <osMutexNew+0x102>
    if (attr != NULL) {
 800eeec:	687b      	ldr	r3, [r7, #4]
 800eeee:	2b00      	cmp	r3, #0
 800eef0:	d003      	beq.n	800eefa <osMutexNew+0x26>
      type = attr->attr_bits;
 800eef2:	687b      	ldr	r3, [r7, #4]
 800eef4:	685b      	ldr	r3, [r3, #4]
 800eef6:	61bb      	str	r3, [r7, #24]
 800eef8:	e001      	b.n	800eefe <osMutexNew+0x2a>
    } else {
      type = 0U;
 800eefa:	2300      	movs	r3, #0
 800eefc:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 800eefe:	69bb      	ldr	r3, [r7, #24]
 800ef00:	f003 0301 	and.w	r3, r3, #1
 800ef04:	2b00      	cmp	r3, #0
 800ef06:	d002      	beq.n	800ef0e <osMutexNew+0x3a>
      rmtx = 1U;
 800ef08:	2301      	movs	r3, #1
 800ef0a:	617b      	str	r3, [r7, #20]
 800ef0c:	e001      	b.n	800ef12 <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 800ef0e:	2300      	movs	r3, #0
 800ef10:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 800ef12:	69bb      	ldr	r3, [r7, #24]
 800ef14:	f003 0308 	and.w	r3, r3, #8
 800ef18:	2b00      	cmp	r3, #0
 800ef1a:	d15c      	bne.n	800efd6 <osMutexNew+0x102>
      mem = -1;
 800ef1c:	f04f 33ff 	mov.w	r3, #4294967295
 800ef20:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 800ef22:	687b      	ldr	r3, [r7, #4]
 800ef24:	2b00      	cmp	r3, #0
 800ef26:	d015      	beq.n	800ef54 <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800ef28:	687b      	ldr	r3, [r7, #4]
 800ef2a:	689b      	ldr	r3, [r3, #8]
 800ef2c:	2b00      	cmp	r3, #0
 800ef2e:	d006      	beq.n	800ef3e <osMutexNew+0x6a>
 800ef30:	687b      	ldr	r3, [r7, #4]
 800ef32:	68db      	ldr	r3, [r3, #12]
 800ef34:	2b4f      	cmp	r3, #79	@ 0x4f
 800ef36:	d902      	bls.n	800ef3e <osMutexNew+0x6a>
          mem = 1;
 800ef38:	2301      	movs	r3, #1
 800ef3a:	613b      	str	r3, [r7, #16]
 800ef3c:	e00c      	b.n	800ef58 <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800ef3e:	687b      	ldr	r3, [r7, #4]
 800ef40:	689b      	ldr	r3, [r3, #8]
 800ef42:	2b00      	cmp	r3, #0
 800ef44:	d108      	bne.n	800ef58 <osMutexNew+0x84>
 800ef46:	687b      	ldr	r3, [r7, #4]
 800ef48:	68db      	ldr	r3, [r3, #12]
 800ef4a:	2b00      	cmp	r3, #0
 800ef4c:	d104      	bne.n	800ef58 <osMutexNew+0x84>
            mem = 0;
 800ef4e:	2300      	movs	r3, #0
 800ef50:	613b      	str	r3, [r7, #16]
 800ef52:	e001      	b.n	800ef58 <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 800ef54:	2300      	movs	r3, #0
 800ef56:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 800ef58:	693b      	ldr	r3, [r7, #16]
 800ef5a:	2b01      	cmp	r3, #1
 800ef5c:	d112      	bne.n	800ef84 <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 800ef5e:	697b      	ldr	r3, [r7, #20]
 800ef60:	2b00      	cmp	r3, #0
 800ef62:	d007      	beq.n	800ef74 <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 800ef64:	687b      	ldr	r3, [r7, #4]
 800ef66:	689b      	ldr	r3, [r3, #8]
 800ef68:	4619      	mov	r1, r3
 800ef6a:	2004      	movs	r0, #4
 800ef6c:	f001 f9b5 	bl	80102da <xQueueCreateMutexStatic>
 800ef70:	61f8      	str	r0, [r7, #28]
 800ef72:	e016      	b.n	800efa2 <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 800ef74:	687b      	ldr	r3, [r7, #4]
 800ef76:	689b      	ldr	r3, [r3, #8]
 800ef78:	4619      	mov	r1, r3
 800ef7a:	2001      	movs	r0, #1
 800ef7c:	f001 f9ad 	bl	80102da <xQueueCreateMutexStatic>
 800ef80:	61f8      	str	r0, [r7, #28]
 800ef82:	e00e      	b.n	800efa2 <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 800ef84:	693b      	ldr	r3, [r7, #16]
 800ef86:	2b00      	cmp	r3, #0
 800ef88:	d10b      	bne.n	800efa2 <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 800ef8a:	697b      	ldr	r3, [r7, #20]
 800ef8c:	2b00      	cmp	r3, #0
 800ef8e:	d004      	beq.n	800ef9a <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 800ef90:	2004      	movs	r0, #4
 800ef92:	f001 f98a 	bl	80102aa <xQueueCreateMutex>
 800ef96:	61f8      	str	r0, [r7, #28]
 800ef98:	e003      	b.n	800efa2 <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 800ef9a:	2001      	movs	r0, #1
 800ef9c:	f001 f985 	bl	80102aa <xQueueCreateMutex>
 800efa0:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 800efa2:	69fb      	ldr	r3, [r7, #28]
 800efa4:	2b00      	cmp	r3, #0
 800efa6:	d00c      	beq.n	800efc2 <osMutexNew+0xee>
        if (attr != NULL) {
 800efa8:	687b      	ldr	r3, [r7, #4]
 800efaa:	2b00      	cmp	r3, #0
 800efac:	d003      	beq.n	800efb6 <osMutexNew+0xe2>
          name = attr->name;
 800efae:	687b      	ldr	r3, [r7, #4]
 800efb0:	681b      	ldr	r3, [r3, #0]
 800efb2:	60fb      	str	r3, [r7, #12]
 800efb4:	e001      	b.n	800efba <osMutexNew+0xe6>
        } else {
          name = NULL;
 800efb6:	2300      	movs	r3, #0
 800efb8:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 800efba:	68f9      	ldr	r1, [r7, #12]
 800efbc:	69f8      	ldr	r0, [r7, #28]
 800efbe:	f002 f871 	bl	80110a4 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 800efc2:	69fb      	ldr	r3, [r7, #28]
 800efc4:	2b00      	cmp	r3, #0
 800efc6:	d006      	beq.n	800efd6 <osMutexNew+0x102>
 800efc8:	697b      	ldr	r3, [r7, #20]
 800efca:	2b00      	cmp	r3, #0
 800efcc:	d003      	beq.n	800efd6 <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 800efce:	69fb      	ldr	r3, [r7, #28]
 800efd0:	f043 0301 	orr.w	r3, r3, #1
 800efd4:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 800efd6:	69fb      	ldr	r3, [r7, #28]
}
 800efd8:	4618      	mov	r0, r3
 800efda:	3720      	adds	r7, #32
 800efdc:	46bd      	mov	sp, r7
 800efde:	bd80      	pop	{r7, pc}

0800efe0 <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 800efe0:	b580      	push	{r7, lr}
 800efe2:	b086      	sub	sp, #24
 800efe4:	af00      	add	r7, sp, #0
 800efe6:	6078      	str	r0, [r7, #4]
 800efe8:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 800efea:	687b      	ldr	r3, [r7, #4]
 800efec:	f023 0301 	bic.w	r3, r3, #1
 800eff0:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 800eff2:	687b      	ldr	r3, [r7, #4]
 800eff4:	f003 0301 	and.w	r3, r3, #1
 800eff8:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 800effa:	2300      	movs	r3, #0
 800effc:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800effe:	f3ef 8305 	mrs	r3, IPSR
 800f002:	60bb      	str	r3, [r7, #8]
  return(result);
 800f004:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 800f006:	2b00      	cmp	r3, #0
 800f008:	d003      	beq.n	800f012 <osMutexAcquire+0x32>
    stat = osErrorISR;
 800f00a:	f06f 0305 	mvn.w	r3, #5
 800f00e:	617b      	str	r3, [r7, #20]
 800f010:	e02c      	b.n	800f06c <osMutexAcquire+0x8c>
  }
  else if (hMutex == NULL) {
 800f012:	693b      	ldr	r3, [r7, #16]
 800f014:	2b00      	cmp	r3, #0
 800f016:	d103      	bne.n	800f020 <osMutexAcquire+0x40>
    stat = osErrorParameter;
 800f018:	f06f 0303 	mvn.w	r3, #3
 800f01c:	617b      	str	r3, [r7, #20]
 800f01e:	e025      	b.n	800f06c <osMutexAcquire+0x8c>
  }
  else {
    if (rmtx != 0U) {
 800f020:	68fb      	ldr	r3, [r7, #12]
 800f022:	2b00      	cmp	r3, #0
 800f024:	d011      	beq.n	800f04a <osMutexAcquire+0x6a>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 800f026:	6839      	ldr	r1, [r7, #0]
 800f028:	6938      	ldr	r0, [r7, #16]
 800f02a:	f001 f9a6 	bl	801037a <xQueueTakeMutexRecursive>
 800f02e:	4603      	mov	r3, r0
 800f030:	2b01      	cmp	r3, #1
 800f032:	d01b      	beq.n	800f06c <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 800f034:	683b      	ldr	r3, [r7, #0]
 800f036:	2b00      	cmp	r3, #0
 800f038:	d003      	beq.n	800f042 <osMutexAcquire+0x62>
          stat = osErrorTimeout;
 800f03a:	f06f 0301 	mvn.w	r3, #1
 800f03e:	617b      	str	r3, [r7, #20]
 800f040:	e014      	b.n	800f06c <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 800f042:	f06f 0302 	mvn.w	r3, #2
 800f046:	617b      	str	r3, [r7, #20]
 800f048:	e010      	b.n	800f06c <osMutexAcquire+0x8c>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 800f04a:	6839      	ldr	r1, [r7, #0]
 800f04c:	6938      	ldr	r0, [r7, #16]
 800f04e:	f001 fd4b 	bl	8010ae8 <xQueueSemaphoreTake>
 800f052:	4603      	mov	r3, r0
 800f054:	2b01      	cmp	r3, #1
 800f056:	d009      	beq.n	800f06c <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 800f058:	683b      	ldr	r3, [r7, #0]
 800f05a:	2b00      	cmp	r3, #0
 800f05c:	d003      	beq.n	800f066 <osMutexAcquire+0x86>
          stat = osErrorTimeout;
 800f05e:	f06f 0301 	mvn.w	r3, #1
 800f062:	617b      	str	r3, [r7, #20]
 800f064:	e002      	b.n	800f06c <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 800f066:	f06f 0302 	mvn.w	r3, #2
 800f06a:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return (stat);
 800f06c:	697b      	ldr	r3, [r7, #20]
}
 800f06e:	4618      	mov	r0, r3
 800f070:	3718      	adds	r7, #24
 800f072:	46bd      	mov	sp, r7
 800f074:	bd80      	pop	{r7, pc}

0800f076 <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 800f076:	b580      	push	{r7, lr}
 800f078:	b086      	sub	sp, #24
 800f07a:	af00      	add	r7, sp, #0
 800f07c:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 800f07e:	687b      	ldr	r3, [r7, #4]
 800f080:	f023 0301 	bic.w	r3, r3, #1
 800f084:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 800f086:	687b      	ldr	r3, [r7, #4]
 800f088:	f003 0301 	and.w	r3, r3, #1
 800f08c:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 800f08e:	2300      	movs	r3, #0
 800f090:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f092:	f3ef 8305 	mrs	r3, IPSR
 800f096:	60bb      	str	r3, [r7, #8]
  return(result);
 800f098:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 800f09a:	2b00      	cmp	r3, #0
 800f09c:	d003      	beq.n	800f0a6 <osMutexRelease+0x30>
    stat = osErrorISR;
 800f09e:	f06f 0305 	mvn.w	r3, #5
 800f0a2:	617b      	str	r3, [r7, #20]
 800f0a4:	e01f      	b.n	800f0e6 <osMutexRelease+0x70>
  }
  else if (hMutex == NULL) {
 800f0a6:	693b      	ldr	r3, [r7, #16]
 800f0a8:	2b00      	cmp	r3, #0
 800f0aa:	d103      	bne.n	800f0b4 <osMutexRelease+0x3e>
    stat = osErrorParameter;
 800f0ac:	f06f 0303 	mvn.w	r3, #3
 800f0b0:	617b      	str	r3, [r7, #20]
 800f0b2:	e018      	b.n	800f0e6 <osMutexRelease+0x70>
  }
  else {
    if (rmtx != 0U) {
 800f0b4:	68fb      	ldr	r3, [r7, #12]
 800f0b6:	2b00      	cmp	r3, #0
 800f0b8:	d009      	beq.n	800f0ce <osMutexRelease+0x58>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 800f0ba:	6938      	ldr	r0, [r7, #16]
 800f0bc:	f001 f928 	bl	8010310 <xQueueGiveMutexRecursive>
 800f0c0:	4603      	mov	r3, r0
 800f0c2:	2b01      	cmp	r3, #1
 800f0c4:	d00f      	beq.n	800f0e6 <osMutexRelease+0x70>
        stat = osErrorResource;
 800f0c6:	f06f 0302 	mvn.w	r3, #2
 800f0ca:	617b      	str	r3, [r7, #20]
 800f0cc:	e00b      	b.n	800f0e6 <osMutexRelease+0x70>
      }
      #endif
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 800f0ce:	2300      	movs	r3, #0
 800f0d0:	2200      	movs	r2, #0
 800f0d2:	2100      	movs	r1, #0
 800f0d4:	6938      	ldr	r0, [r7, #16]
 800f0d6:	f001 f9f5 	bl	80104c4 <xQueueGenericSend>
 800f0da:	4603      	mov	r3, r0
 800f0dc:	2b01      	cmp	r3, #1
 800f0de:	d002      	beq.n	800f0e6 <osMutexRelease+0x70>
        stat = osErrorResource;
 800f0e0:	f06f 0302 	mvn.w	r3, #2
 800f0e4:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 800f0e6:	697b      	ldr	r3, [r7, #20]
}
 800f0e8:	4618      	mov	r0, r3
 800f0ea:	3718      	adds	r7, #24
 800f0ec:	46bd      	mov	sp, r7
 800f0ee:	bd80      	pop	{r7, pc}

0800f0f0 <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 800f0f0:	b580      	push	{r7, lr}
 800f0f2:	b08a      	sub	sp, #40	@ 0x28
 800f0f4:	af02      	add	r7, sp, #8
 800f0f6:	60f8      	str	r0, [r7, #12]
 800f0f8:	60b9      	str	r1, [r7, #8]
 800f0fa:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 800f0fc:	2300      	movs	r3, #0
 800f0fe:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f100:	f3ef 8305 	mrs	r3, IPSR
 800f104:	613b      	str	r3, [r7, #16]
  return(result);
 800f106:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 800f108:	2b00      	cmp	r3, #0
 800f10a:	d175      	bne.n	800f1f8 <osSemaphoreNew+0x108>
 800f10c:	68fb      	ldr	r3, [r7, #12]
 800f10e:	2b00      	cmp	r3, #0
 800f110:	d072      	beq.n	800f1f8 <osSemaphoreNew+0x108>
 800f112:	68ba      	ldr	r2, [r7, #8]
 800f114:	68fb      	ldr	r3, [r7, #12]
 800f116:	429a      	cmp	r2, r3
 800f118:	d86e      	bhi.n	800f1f8 <osSemaphoreNew+0x108>
    mem = -1;
 800f11a:	f04f 33ff 	mov.w	r3, #4294967295
 800f11e:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800f120:	687b      	ldr	r3, [r7, #4]
 800f122:	2b00      	cmp	r3, #0
 800f124:	d015      	beq.n	800f152 <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 800f126:	687b      	ldr	r3, [r7, #4]
 800f128:	689b      	ldr	r3, [r3, #8]
 800f12a:	2b00      	cmp	r3, #0
 800f12c:	d006      	beq.n	800f13c <osSemaphoreNew+0x4c>
 800f12e:	687b      	ldr	r3, [r7, #4]
 800f130:	68db      	ldr	r3, [r3, #12]
 800f132:	2b4f      	cmp	r3, #79	@ 0x4f
 800f134:	d902      	bls.n	800f13c <osSemaphoreNew+0x4c>
        mem = 1;
 800f136:	2301      	movs	r3, #1
 800f138:	61bb      	str	r3, [r7, #24]
 800f13a:	e00c      	b.n	800f156 <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800f13c:	687b      	ldr	r3, [r7, #4]
 800f13e:	689b      	ldr	r3, [r3, #8]
 800f140:	2b00      	cmp	r3, #0
 800f142:	d108      	bne.n	800f156 <osSemaphoreNew+0x66>
 800f144:	687b      	ldr	r3, [r7, #4]
 800f146:	68db      	ldr	r3, [r3, #12]
 800f148:	2b00      	cmp	r3, #0
 800f14a:	d104      	bne.n	800f156 <osSemaphoreNew+0x66>
          mem = 0;
 800f14c:	2300      	movs	r3, #0
 800f14e:	61bb      	str	r3, [r7, #24]
 800f150:	e001      	b.n	800f156 <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 800f152:	2300      	movs	r3, #0
 800f154:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 800f156:	69bb      	ldr	r3, [r7, #24]
 800f158:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f15c:	d04c      	beq.n	800f1f8 <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 800f15e:	68fb      	ldr	r3, [r7, #12]
 800f160:	2b01      	cmp	r3, #1
 800f162:	d128      	bne.n	800f1b6 <osSemaphoreNew+0xc6>
        if (mem == 1) {
 800f164:	69bb      	ldr	r3, [r7, #24]
 800f166:	2b01      	cmp	r3, #1
 800f168:	d10a      	bne.n	800f180 <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 800f16a:	687b      	ldr	r3, [r7, #4]
 800f16c:	689b      	ldr	r3, [r3, #8]
 800f16e:	2203      	movs	r2, #3
 800f170:	9200      	str	r2, [sp, #0]
 800f172:	2200      	movs	r2, #0
 800f174:	2100      	movs	r1, #0
 800f176:	2001      	movs	r0, #1
 800f178:	f000 ffa2 	bl	80100c0 <xQueueGenericCreateStatic>
 800f17c:	61f8      	str	r0, [r7, #28]
 800f17e:	e005      	b.n	800f18c <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 800f180:	2203      	movs	r2, #3
 800f182:	2100      	movs	r1, #0
 800f184:	2001      	movs	r0, #1
 800f186:	f001 f818 	bl	80101ba <xQueueGenericCreate>
 800f18a:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 800f18c:	69fb      	ldr	r3, [r7, #28]
 800f18e:	2b00      	cmp	r3, #0
 800f190:	d022      	beq.n	800f1d8 <osSemaphoreNew+0xe8>
 800f192:	68bb      	ldr	r3, [r7, #8]
 800f194:	2b00      	cmp	r3, #0
 800f196:	d01f      	beq.n	800f1d8 <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800f198:	2300      	movs	r3, #0
 800f19a:	2200      	movs	r2, #0
 800f19c:	2100      	movs	r1, #0
 800f19e:	69f8      	ldr	r0, [r7, #28]
 800f1a0:	f001 f990 	bl	80104c4 <xQueueGenericSend>
 800f1a4:	4603      	mov	r3, r0
 800f1a6:	2b01      	cmp	r3, #1
 800f1a8:	d016      	beq.n	800f1d8 <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 800f1aa:	69f8      	ldr	r0, [r7, #28]
 800f1ac:	f001 fe2e 	bl	8010e0c <vQueueDelete>
            hSemaphore = NULL;
 800f1b0:	2300      	movs	r3, #0
 800f1b2:	61fb      	str	r3, [r7, #28]
 800f1b4:	e010      	b.n	800f1d8 <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 800f1b6:	69bb      	ldr	r3, [r7, #24]
 800f1b8:	2b01      	cmp	r3, #1
 800f1ba:	d108      	bne.n	800f1ce <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 800f1bc:	687b      	ldr	r3, [r7, #4]
 800f1be:	689b      	ldr	r3, [r3, #8]
 800f1c0:	461a      	mov	r2, r3
 800f1c2:	68b9      	ldr	r1, [r7, #8]
 800f1c4:	68f8      	ldr	r0, [r7, #12]
 800f1c6:	f001 f90f 	bl	80103e8 <xQueueCreateCountingSemaphoreStatic>
 800f1ca:	61f8      	str	r0, [r7, #28]
 800f1cc:	e004      	b.n	800f1d8 <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 800f1ce:	68b9      	ldr	r1, [r7, #8]
 800f1d0:	68f8      	ldr	r0, [r7, #12]
 800f1d2:	f001 f942 	bl	801045a <xQueueCreateCountingSemaphore>
 800f1d6:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 800f1d8:	69fb      	ldr	r3, [r7, #28]
 800f1da:	2b00      	cmp	r3, #0
 800f1dc:	d00c      	beq.n	800f1f8 <osSemaphoreNew+0x108>
        if (attr != NULL) {
 800f1de:	687b      	ldr	r3, [r7, #4]
 800f1e0:	2b00      	cmp	r3, #0
 800f1e2:	d003      	beq.n	800f1ec <osSemaphoreNew+0xfc>
          name = attr->name;
 800f1e4:	687b      	ldr	r3, [r7, #4]
 800f1e6:	681b      	ldr	r3, [r3, #0]
 800f1e8:	617b      	str	r3, [r7, #20]
 800f1ea:	e001      	b.n	800f1f0 <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 800f1ec:	2300      	movs	r3, #0
 800f1ee:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 800f1f0:	6979      	ldr	r1, [r7, #20]
 800f1f2:	69f8      	ldr	r0, [r7, #28]
 800f1f4:	f001 ff56 	bl	80110a4 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 800f1f8:	69fb      	ldr	r3, [r7, #28]
}
 800f1fa:	4618      	mov	r0, r3
 800f1fc:	3720      	adds	r7, #32
 800f1fe:	46bd      	mov	sp, r7
 800f200:	bd80      	pop	{r7, pc}
	...

0800f204 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 800f204:	b580      	push	{r7, lr}
 800f206:	b086      	sub	sp, #24
 800f208:	af00      	add	r7, sp, #0
 800f20a:	6078      	str	r0, [r7, #4]
 800f20c:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800f20e:	687b      	ldr	r3, [r7, #4]
 800f210:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800f212:	2300      	movs	r3, #0
 800f214:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 800f216:	693b      	ldr	r3, [r7, #16]
 800f218:	2b00      	cmp	r3, #0
 800f21a:	d103      	bne.n	800f224 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 800f21c:	f06f 0303 	mvn.w	r3, #3
 800f220:	617b      	str	r3, [r7, #20]
 800f222:	e039      	b.n	800f298 <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f224:	f3ef 8305 	mrs	r3, IPSR
 800f228:	60fb      	str	r3, [r7, #12]
  return(result);
 800f22a:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 800f22c:	2b00      	cmp	r3, #0
 800f22e:	d022      	beq.n	800f276 <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 800f230:	683b      	ldr	r3, [r7, #0]
 800f232:	2b00      	cmp	r3, #0
 800f234:	d003      	beq.n	800f23e <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 800f236:	f06f 0303 	mvn.w	r3, #3
 800f23a:	617b      	str	r3, [r7, #20]
 800f23c:	e02c      	b.n	800f298 <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 800f23e:	2300      	movs	r3, #0
 800f240:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 800f242:	f107 0308 	add.w	r3, r7, #8
 800f246:	461a      	mov	r2, r3
 800f248:	2100      	movs	r1, #0
 800f24a:	6938      	ldr	r0, [r7, #16]
 800f24c:	f001 fd5c 	bl	8010d08 <xQueueReceiveFromISR>
 800f250:	4603      	mov	r3, r0
 800f252:	2b01      	cmp	r3, #1
 800f254:	d003      	beq.n	800f25e <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 800f256:	f06f 0302 	mvn.w	r3, #2
 800f25a:	617b      	str	r3, [r7, #20]
 800f25c:	e01c      	b.n	800f298 <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 800f25e:	68bb      	ldr	r3, [r7, #8]
 800f260:	2b00      	cmp	r3, #0
 800f262:	d019      	beq.n	800f298 <osSemaphoreAcquire+0x94>
 800f264:	4b0f      	ldr	r3, [pc, #60]	@ (800f2a4 <osSemaphoreAcquire+0xa0>)
 800f266:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f26a:	601a      	str	r2, [r3, #0]
 800f26c:	f3bf 8f4f 	dsb	sy
 800f270:	f3bf 8f6f 	isb	sy
 800f274:	e010      	b.n	800f298 <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 800f276:	6839      	ldr	r1, [r7, #0]
 800f278:	6938      	ldr	r0, [r7, #16]
 800f27a:	f001 fc35 	bl	8010ae8 <xQueueSemaphoreTake>
 800f27e:	4603      	mov	r3, r0
 800f280:	2b01      	cmp	r3, #1
 800f282:	d009      	beq.n	800f298 <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 800f284:	683b      	ldr	r3, [r7, #0]
 800f286:	2b00      	cmp	r3, #0
 800f288:	d003      	beq.n	800f292 <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 800f28a:	f06f 0301 	mvn.w	r3, #1
 800f28e:	617b      	str	r3, [r7, #20]
 800f290:	e002      	b.n	800f298 <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 800f292:	f06f 0302 	mvn.w	r3, #2
 800f296:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 800f298:	697b      	ldr	r3, [r7, #20]
}
 800f29a:	4618      	mov	r0, r3
 800f29c:	3718      	adds	r7, #24
 800f29e:	46bd      	mov	sp, r7
 800f2a0:	bd80      	pop	{r7, pc}
 800f2a2:	bf00      	nop
 800f2a4:	e000ed04 	.word	0xe000ed04

0800f2a8 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 800f2a8:	b580      	push	{r7, lr}
 800f2aa:	b086      	sub	sp, #24
 800f2ac:	af00      	add	r7, sp, #0
 800f2ae:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800f2b0:	687b      	ldr	r3, [r7, #4]
 800f2b2:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800f2b4:	2300      	movs	r3, #0
 800f2b6:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 800f2b8:	693b      	ldr	r3, [r7, #16]
 800f2ba:	2b00      	cmp	r3, #0
 800f2bc:	d103      	bne.n	800f2c6 <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 800f2be:	f06f 0303 	mvn.w	r3, #3
 800f2c2:	617b      	str	r3, [r7, #20]
 800f2c4:	e02c      	b.n	800f320 <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f2c6:	f3ef 8305 	mrs	r3, IPSR
 800f2ca:	60fb      	str	r3, [r7, #12]
  return(result);
 800f2cc:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 800f2ce:	2b00      	cmp	r3, #0
 800f2d0:	d01a      	beq.n	800f308 <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 800f2d2:	2300      	movs	r3, #0
 800f2d4:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 800f2d6:	f107 0308 	add.w	r3, r7, #8
 800f2da:	4619      	mov	r1, r3
 800f2dc:	6938      	ldr	r0, [r7, #16]
 800f2de:	f001 fa91 	bl	8010804 <xQueueGiveFromISR>
 800f2e2:	4603      	mov	r3, r0
 800f2e4:	2b01      	cmp	r3, #1
 800f2e6:	d003      	beq.n	800f2f0 <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 800f2e8:	f06f 0302 	mvn.w	r3, #2
 800f2ec:	617b      	str	r3, [r7, #20]
 800f2ee:	e017      	b.n	800f320 <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 800f2f0:	68bb      	ldr	r3, [r7, #8]
 800f2f2:	2b00      	cmp	r3, #0
 800f2f4:	d014      	beq.n	800f320 <osSemaphoreRelease+0x78>
 800f2f6:	4b0d      	ldr	r3, [pc, #52]	@ (800f32c <osSemaphoreRelease+0x84>)
 800f2f8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f2fc:	601a      	str	r2, [r3, #0]
 800f2fe:	f3bf 8f4f 	dsb	sy
 800f302:	f3bf 8f6f 	isb	sy
 800f306:	e00b      	b.n	800f320 <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 800f308:	2300      	movs	r3, #0
 800f30a:	2200      	movs	r2, #0
 800f30c:	2100      	movs	r1, #0
 800f30e:	6938      	ldr	r0, [r7, #16]
 800f310:	f001 f8d8 	bl	80104c4 <xQueueGenericSend>
 800f314:	4603      	mov	r3, r0
 800f316:	2b01      	cmp	r3, #1
 800f318:	d002      	beq.n	800f320 <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 800f31a:	f06f 0302 	mvn.w	r3, #2
 800f31e:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 800f320:	697b      	ldr	r3, [r7, #20]
}
 800f322:	4618      	mov	r0, r3
 800f324:	3718      	adds	r7, #24
 800f326:	46bd      	mov	sp, r7
 800f328:	bd80      	pop	{r7, pc}
 800f32a:	bf00      	nop
 800f32c:	e000ed04 	.word	0xe000ed04

0800f330 <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 800f330:	b580      	push	{r7, lr}
 800f332:	b08a      	sub	sp, #40	@ 0x28
 800f334:	af02      	add	r7, sp, #8
 800f336:	60f8      	str	r0, [r7, #12]
 800f338:	60b9      	str	r1, [r7, #8]
 800f33a:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 800f33c:	2300      	movs	r3, #0
 800f33e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f340:	f3ef 8305 	mrs	r3, IPSR
 800f344:	613b      	str	r3, [r7, #16]
  return(result);
 800f346:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 800f348:	2b00      	cmp	r3, #0
 800f34a:	d15f      	bne.n	800f40c <osMessageQueueNew+0xdc>
 800f34c:	68fb      	ldr	r3, [r7, #12]
 800f34e:	2b00      	cmp	r3, #0
 800f350:	d05c      	beq.n	800f40c <osMessageQueueNew+0xdc>
 800f352:	68bb      	ldr	r3, [r7, #8]
 800f354:	2b00      	cmp	r3, #0
 800f356:	d059      	beq.n	800f40c <osMessageQueueNew+0xdc>
    mem = -1;
 800f358:	f04f 33ff 	mov.w	r3, #4294967295
 800f35c:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800f35e:	687b      	ldr	r3, [r7, #4]
 800f360:	2b00      	cmp	r3, #0
 800f362:	d029      	beq.n	800f3b8 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800f364:	687b      	ldr	r3, [r7, #4]
 800f366:	689b      	ldr	r3, [r3, #8]
 800f368:	2b00      	cmp	r3, #0
 800f36a:	d012      	beq.n	800f392 <osMessageQueueNew+0x62>
 800f36c:	687b      	ldr	r3, [r7, #4]
 800f36e:	68db      	ldr	r3, [r3, #12]
 800f370:	2b4f      	cmp	r3, #79	@ 0x4f
 800f372:	d90e      	bls.n	800f392 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800f374:	687b      	ldr	r3, [r7, #4]
 800f376:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 800f378:	2b00      	cmp	r3, #0
 800f37a:	d00a      	beq.n	800f392 <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 800f37c:	687b      	ldr	r3, [r7, #4]
 800f37e:	695a      	ldr	r2, [r3, #20]
 800f380:	68fb      	ldr	r3, [r7, #12]
 800f382:	68b9      	ldr	r1, [r7, #8]
 800f384:	fb01 f303 	mul.w	r3, r1, r3
 800f388:	429a      	cmp	r2, r3
 800f38a:	d302      	bcc.n	800f392 <osMessageQueueNew+0x62>
        mem = 1;
 800f38c:	2301      	movs	r3, #1
 800f38e:	61bb      	str	r3, [r7, #24]
 800f390:	e014      	b.n	800f3bc <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800f392:	687b      	ldr	r3, [r7, #4]
 800f394:	689b      	ldr	r3, [r3, #8]
 800f396:	2b00      	cmp	r3, #0
 800f398:	d110      	bne.n	800f3bc <osMessageQueueNew+0x8c>
 800f39a:	687b      	ldr	r3, [r7, #4]
 800f39c:	68db      	ldr	r3, [r3, #12]
 800f39e:	2b00      	cmp	r3, #0
 800f3a0:	d10c      	bne.n	800f3bc <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800f3a2:	687b      	ldr	r3, [r7, #4]
 800f3a4:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 800f3a6:	2b00      	cmp	r3, #0
 800f3a8:	d108      	bne.n	800f3bc <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 800f3aa:	687b      	ldr	r3, [r7, #4]
 800f3ac:	695b      	ldr	r3, [r3, #20]
 800f3ae:	2b00      	cmp	r3, #0
 800f3b0:	d104      	bne.n	800f3bc <osMessageQueueNew+0x8c>
          mem = 0;
 800f3b2:	2300      	movs	r3, #0
 800f3b4:	61bb      	str	r3, [r7, #24]
 800f3b6:	e001      	b.n	800f3bc <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 800f3b8:	2300      	movs	r3, #0
 800f3ba:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800f3bc:	69bb      	ldr	r3, [r7, #24]
 800f3be:	2b01      	cmp	r3, #1
 800f3c0:	d10b      	bne.n	800f3da <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 800f3c2:	687b      	ldr	r3, [r7, #4]
 800f3c4:	691a      	ldr	r2, [r3, #16]
 800f3c6:	687b      	ldr	r3, [r7, #4]
 800f3c8:	689b      	ldr	r3, [r3, #8]
 800f3ca:	2100      	movs	r1, #0
 800f3cc:	9100      	str	r1, [sp, #0]
 800f3ce:	68b9      	ldr	r1, [r7, #8]
 800f3d0:	68f8      	ldr	r0, [r7, #12]
 800f3d2:	f000 fe75 	bl	80100c0 <xQueueGenericCreateStatic>
 800f3d6:	61f8      	str	r0, [r7, #28]
 800f3d8:	e008      	b.n	800f3ec <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 800f3da:	69bb      	ldr	r3, [r7, #24]
 800f3dc:	2b00      	cmp	r3, #0
 800f3de:	d105      	bne.n	800f3ec <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 800f3e0:	2200      	movs	r2, #0
 800f3e2:	68b9      	ldr	r1, [r7, #8]
 800f3e4:	68f8      	ldr	r0, [r7, #12]
 800f3e6:	f000 fee8 	bl	80101ba <xQueueGenericCreate>
 800f3ea:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 800f3ec:	69fb      	ldr	r3, [r7, #28]
 800f3ee:	2b00      	cmp	r3, #0
 800f3f0:	d00c      	beq.n	800f40c <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 800f3f2:	687b      	ldr	r3, [r7, #4]
 800f3f4:	2b00      	cmp	r3, #0
 800f3f6:	d003      	beq.n	800f400 <osMessageQueueNew+0xd0>
        name = attr->name;
 800f3f8:	687b      	ldr	r3, [r7, #4]
 800f3fa:	681b      	ldr	r3, [r3, #0]
 800f3fc:	617b      	str	r3, [r7, #20]
 800f3fe:	e001      	b.n	800f404 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 800f400:	2300      	movs	r3, #0
 800f402:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 800f404:	6979      	ldr	r1, [r7, #20]
 800f406:	69f8      	ldr	r0, [r7, #28]
 800f408:	f001 fe4c 	bl	80110a4 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 800f40c:	69fb      	ldr	r3, [r7, #28]
}
 800f40e:	4618      	mov	r0, r3
 800f410:	3720      	adds	r7, #32
 800f412:	46bd      	mov	sp, r7
 800f414:	bd80      	pop	{r7, pc}
	...

0800f418 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 800f418:	b580      	push	{r7, lr}
 800f41a:	b088      	sub	sp, #32
 800f41c:	af00      	add	r7, sp, #0
 800f41e:	60f8      	str	r0, [r7, #12]
 800f420:	60b9      	str	r1, [r7, #8]
 800f422:	603b      	str	r3, [r7, #0]
 800f424:	4613      	mov	r3, r2
 800f426:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800f428:	68fb      	ldr	r3, [r7, #12]
 800f42a:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800f42c:	2300      	movs	r3, #0
 800f42e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f430:	f3ef 8305 	mrs	r3, IPSR
 800f434:	617b      	str	r3, [r7, #20]
  return(result);
 800f436:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800f438:	2b00      	cmp	r3, #0
 800f43a:	d028      	beq.n	800f48e <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800f43c:	69bb      	ldr	r3, [r7, #24]
 800f43e:	2b00      	cmp	r3, #0
 800f440:	d005      	beq.n	800f44e <osMessageQueuePut+0x36>
 800f442:	68bb      	ldr	r3, [r7, #8]
 800f444:	2b00      	cmp	r3, #0
 800f446:	d002      	beq.n	800f44e <osMessageQueuePut+0x36>
 800f448:	683b      	ldr	r3, [r7, #0]
 800f44a:	2b00      	cmp	r3, #0
 800f44c:	d003      	beq.n	800f456 <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 800f44e:	f06f 0303 	mvn.w	r3, #3
 800f452:	61fb      	str	r3, [r7, #28]
 800f454:	e038      	b.n	800f4c8 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 800f456:	2300      	movs	r3, #0
 800f458:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 800f45a:	f107 0210 	add.w	r2, r7, #16
 800f45e:	2300      	movs	r3, #0
 800f460:	68b9      	ldr	r1, [r7, #8]
 800f462:	69b8      	ldr	r0, [r7, #24]
 800f464:	f001 f930 	bl	80106c8 <xQueueGenericSendFromISR>
 800f468:	4603      	mov	r3, r0
 800f46a:	2b01      	cmp	r3, #1
 800f46c:	d003      	beq.n	800f476 <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 800f46e:	f06f 0302 	mvn.w	r3, #2
 800f472:	61fb      	str	r3, [r7, #28]
 800f474:	e028      	b.n	800f4c8 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 800f476:	693b      	ldr	r3, [r7, #16]
 800f478:	2b00      	cmp	r3, #0
 800f47a:	d025      	beq.n	800f4c8 <osMessageQueuePut+0xb0>
 800f47c:	4b15      	ldr	r3, [pc, #84]	@ (800f4d4 <osMessageQueuePut+0xbc>)
 800f47e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f482:	601a      	str	r2, [r3, #0]
 800f484:	f3bf 8f4f 	dsb	sy
 800f488:	f3bf 8f6f 	isb	sy
 800f48c:	e01c      	b.n	800f4c8 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800f48e:	69bb      	ldr	r3, [r7, #24]
 800f490:	2b00      	cmp	r3, #0
 800f492:	d002      	beq.n	800f49a <osMessageQueuePut+0x82>
 800f494:	68bb      	ldr	r3, [r7, #8]
 800f496:	2b00      	cmp	r3, #0
 800f498:	d103      	bne.n	800f4a2 <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 800f49a:	f06f 0303 	mvn.w	r3, #3
 800f49e:	61fb      	str	r3, [r7, #28]
 800f4a0:	e012      	b.n	800f4c8 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800f4a2:	2300      	movs	r3, #0
 800f4a4:	683a      	ldr	r2, [r7, #0]
 800f4a6:	68b9      	ldr	r1, [r7, #8]
 800f4a8:	69b8      	ldr	r0, [r7, #24]
 800f4aa:	f001 f80b 	bl	80104c4 <xQueueGenericSend>
 800f4ae:	4603      	mov	r3, r0
 800f4b0:	2b01      	cmp	r3, #1
 800f4b2:	d009      	beq.n	800f4c8 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 800f4b4:	683b      	ldr	r3, [r7, #0]
 800f4b6:	2b00      	cmp	r3, #0
 800f4b8:	d003      	beq.n	800f4c2 <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 800f4ba:	f06f 0301 	mvn.w	r3, #1
 800f4be:	61fb      	str	r3, [r7, #28]
 800f4c0:	e002      	b.n	800f4c8 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 800f4c2:	f06f 0302 	mvn.w	r3, #2
 800f4c6:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800f4c8:	69fb      	ldr	r3, [r7, #28]
}
 800f4ca:	4618      	mov	r0, r3
 800f4cc:	3720      	adds	r7, #32
 800f4ce:	46bd      	mov	sp, r7
 800f4d0:	bd80      	pop	{r7, pc}
 800f4d2:	bf00      	nop
 800f4d4:	e000ed04 	.word	0xe000ed04

0800f4d8 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 800f4d8:	b580      	push	{r7, lr}
 800f4da:	b088      	sub	sp, #32
 800f4dc:	af00      	add	r7, sp, #0
 800f4de:	60f8      	str	r0, [r7, #12]
 800f4e0:	60b9      	str	r1, [r7, #8]
 800f4e2:	607a      	str	r2, [r7, #4]
 800f4e4:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 800f4e6:	68fb      	ldr	r3, [r7, #12]
 800f4e8:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 800f4ea:	2300      	movs	r3, #0
 800f4ec:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f4ee:	f3ef 8305 	mrs	r3, IPSR
 800f4f2:	617b      	str	r3, [r7, #20]
  return(result);
 800f4f4:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 800f4f6:	2b00      	cmp	r3, #0
 800f4f8:	d028      	beq.n	800f54c <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 800f4fa:	69bb      	ldr	r3, [r7, #24]
 800f4fc:	2b00      	cmp	r3, #0
 800f4fe:	d005      	beq.n	800f50c <osMessageQueueGet+0x34>
 800f500:	68bb      	ldr	r3, [r7, #8]
 800f502:	2b00      	cmp	r3, #0
 800f504:	d002      	beq.n	800f50c <osMessageQueueGet+0x34>
 800f506:	683b      	ldr	r3, [r7, #0]
 800f508:	2b00      	cmp	r3, #0
 800f50a:	d003      	beq.n	800f514 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 800f50c:	f06f 0303 	mvn.w	r3, #3
 800f510:	61fb      	str	r3, [r7, #28]
 800f512:	e037      	b.n	800f584 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 800f514:	2300      	movs	r3, #0
 800f516:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 800f518:	f107 0310 	add.w	r3, r7, #16
 800f51c:	461a      	mov	r2, r3
 800f51e:	68b9      	ldr	r1, [r7, #8]
 800f520:	69b8      	ldr	r0, [r7, #24]
 800f522:	f001 fbf1 	bl	8010d08 <xQueueReceiveFromISR>
 800f526:	4603      	mov	r3, r0
 800f528:	2b01      	cmp	r3, #1
 800f52a:	d003      	beq.n	800f534 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 800f52c:	f06f 0302 	mvn.w	r3, #2
 800f530:	61fb      	str	r3, [r7, #28]
 800f532:	e027      	b.n	800f584 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 800f534:	693b      	ldr	r3, [r7, #16]
 800f536:	2b00      	cmp	r3, #0
 800f538:	d024      	beq.n	800f584 <osMessageQueueGet+0xac>
 800f53a:	4b15      	ldr	r3, [pc, #84]	@ (800f590 <osMessageQueueGet+0xb8>)
 800f53c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f540:	601a      	str	r2, [r3, #0]
 800f542:	f3bf 8f4f 	dsb	sy
 800f546:	f3bf 8f6f 	isb	sy
 800f54a:	e01b      	b.n	800f584 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 800f54c:	69bb      	ldr	r3, [r7, #24]
 800f54e:	2b00      	cmp	r3, #0
 800f550:	d002      	beq.n	800f558 <osMessageQueueGet+0x80>
 800f552:	68bb      	ldr	r3, [r7, #8]
 800f554:	2b00      	cmp	r3, #0
 800f556:	d103      	bne.n	800f560 <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 800f558:	f06f 0303 	mvn.w	r3, #3
 800f55c:	61fb      	str	r3, [r7, #28]
 800f55e:	e011      	b.n	800f584 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800f560:	683a      	ldr	r2, [r7, #0]
 800f562:	68b9      	ldr	r1, [r7, #8]
 800f564:	69b8      	ldr	r0, [r7, #24]
 800f566:	f001 f9dd 	bl	8010924 <xQueueReceive>
 800f56a:	4603      	mov	r3, r0
 800f56c:	2b01      	cmp	r3, #1
 800f56e:	d009      	beq.n	800f584 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 800f570:	683b      	ldr	r3, [r7, #0]
 800f572:	2b00      	cmp	r3, #0
 800f574:	d003      	beq.n	800f57e <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 800f576:	f06f 0301 	mvn.w	r3, #1
 800f57a:	61fb      	str	r3, [r7, #28]
 800f57c:	e002      	b.n	800f584 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 800f57e:	f06f 0302 	mvn.w	r3, #2
 800f582:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 800f584:	69fb      	ldr	r3, [r7, #28]
}
 800f586:	4618      	mov	r0, r3
 800f588:	3720      	adds	r7, #32
 800f58a:	46bd      	mov	sp, r7
 800f58c:	bd80      	pop	{r7, pc}
 800f58e:	bf00      	nop
 800f590:	e000ed04 	.word	0xe000ed04

0800f594 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800f594:	b480      	push	{r7}
 800f596:	b085      	sub	sp, #20
 800f598:	af00      	add	r7, sp, #0
 800f59a:	60f8      	str	r0, [r7, #12]
 800f59c:	60b9      	str	r1, [r7, #8]
 800f59e:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800f5a0:	68fb      	ldr	r3, [r7, #12]
 800f5a2:	4a07      	ldr	r2, [pc, #28]	@ (800f5c0 <vApplicationGetIdleTaskMemory+0x2c>)
 800f5a4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800f5a6:	68bb      	ldr	r3, [r7, #8]
 800f5a8:	4a06      	ldr	r2, [pc, #24]	@ (800f5c4 <vApplicationGetIdleTaskMemory+0x30>)
 800f5aa:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800f5ac:	687b      	ldr	r3, [r7, #4]
 800f5ae:	2280      	movs	r2, #128	@ 0x80
 800f5b0:	601a      	str	r2, [r3, #0]
}
 800f5b2:	bf00      	nop
 800f5b4:	3714      	adds	r7, #20
 800f5b6:	46bd      	mov	sp, r7
 800f5b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5bc:	4770      	bx	lr
 800f5be:	bf00      	nop
 800f5c0:	24000a48 	.word	0x24000a48
 800f5c4:	24000af0 	.word	0x24000af0

0800f5c8 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800f5c8:	b480      	push	{r7}
 800f5ca:	b085      	sub	sp, #20
 800f5cc:	af00      	add	r7, sp, #0
 800f5ce:	60f8      	str	r0, [r7, #12]
 800f5d0:	60b9      	str	r1, [r7, #8]
 800f5d2:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800f5d4:	68fb      	ldr	r3, [r7, #12]
 800f5d6:	4a07      	ldr	r2, [pc, #28]	@ (800f5f4 <vApplicationGetTimerTaskMemory+0x2c>)
 800f5d8:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800f5da:	68bb      	ldr	r3, [r7, #8]
 800f5dc:	4a06      	ldr	r2, [pc, #24]	@ (800f5f8 <vApplicationGetTimerTaskMemory+0x30>)
 800f5de:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800f5e0:	687b      	ldr	r3, [r7, #4]
 800f5e2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800f5e6:	601a      	str	r2, [r3, #0]
}
 800f5e8:	bf00      	nop
 800f5ea:	3714      	adds	r7, #20
 800f5ec:	46bd      	mov	sp, r7
 800f5ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5f2:	4770      	bx	lr
 800f5f4:	24000cf0 	.word	0x24000cf0
 800f5f8:	24000d98 	.word	0x24000d98

0800f5fc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800f5fc:	b580      	push	{r7, lr}
 800f5fe:	b08a      	sub	sp, #40	@ 0x28
 800f600:	af00      	add	r7, sp, #0
 800f602:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800f604:	2300      	movs	r3, #0
 800f606:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800f608:	f002 f8b8 	bl	801177c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800f60c:	4b5c      	ldr	r3, [pc, #368]	@ (800f780 <pvPortMalloc+0x184>)
 800f60e:	681b      	ldr	r3, [r3, #0]
 800f610:	2b00      	cmp	r3, #0
 800f612:	d101      	bne.n	800f618 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800f614:	f000 f924 	bl	800f860 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800f618:	4b5a      	ldr	r3, [pc, #360]	@ (800f784 <pvPortMalloc+0x188>)
 800f61a:	681a      	ldr	r2, [r3, #0]
 800f61c:	687b      	ldr	r3, [r7, #4]
 800f61e:	4013      	ands	r3, r2
 800f620:	2b00      	cmp	r3, #0
 800f622:	f040 8095 	bne.w	800f750 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800f626:	687b      	ldr	r3, [r7, #4]
 800f628:	2b00      	cmp	r3, #0
 800f62a:	d01e      	beq.n	800f66a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800f62c:	2208      	movs	r2, #8
 800f62e:	687b      	ldr	r3, [r7, #4]
 800f630:	4413      	add	r3, r2
 800f632:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800f634:	687b      	ldr	r3, [r7, #4]
 800f636:	f003 0307 	and.w	r3, r3, #7
 800f63a:	2b00      	cmp	r3, #0
 800f63c:	d015      	beq.n	800f66a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800f63e:	687b      	ldr	r3, [r7, #4]
 800f640:	f023 0307 	bic.w	r3, r3, #7
 800f644:	3308      	adds	r3, #8
 800f646:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800f648:	687b      	ldr	r3, [r7, #4]
 800f64a:	f003 0307 	and.w	r3, r3, #7
 800f64e:	2b00      	cmp	r3, #0
 800f650:	d00b      	beq.n	800f66a <pvPortMalloc+0x6e>
	__asm volatile
 800f652:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f656:	f383 8811 	msr	BASEPRI, r3
 800f65a:	f3bf 8f6f 	isb	sy
 800f65e:	f3bf 8f4f 	dsb	sy
 800f662:	617b      	str	r3, [r7, #20]
}
 800f664:	bf00      	nop
 800f666:	bf00      	nop
 800f668:	e7fd      	b.n	800f666 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800f66a:	687b      	ldr	r3, [r7, #4]
 800f66c:	2b00      	cmp	r3, #0
 800f66e:	d06f      	beq.n	800f750 <pvPortMalloc+0x154>
 800f670:	4b45      	ldr	r3, [pc, #276]	@ (800f788 <pvPortMalloc+0x18c>)
 800f672:	681b      	ldr	r3, [r3, #0]
 800f674:	687a      	ldr	r2, [r7, #4]
 800f676:	429a      	cmp	r2, r3
 800f678:	d86a      	bhi.n	800f750 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800f67a:	4b44      	ldr	r3, [pc, #272]	@ (800f78c <pvPortMalloc+0x190>)
 800f67c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800f67e:	4b43      	ldr	r3, [pc, #268]	@ (800f78c <pvPortMalloc+0x190>)
 800f680:	681b      	ldr	r3, [r3, #0]
 800f682:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800f684:	e004      	b.n	800f690 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800f686:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f688:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800f68a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f68c:	681b      	ldr	r3, [r3, #0]
 800f68e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800f690:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f692:	685b      	ldr	r3, [r3, #4]
 800f694:	687a      	ldr	r2, [r7, #4]
 800f696:	429a      	cmp	r2, r3
 800f698:	d903      	bls.n	800f6a2 <pvPortMalloc+0xa6>
 800f69a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f69c:	681b      	ldr	r3, [r3, #0]
 800f69e:	2b00      	cmp	r3, #0
 800f6a0:	d1f1      	bne.n	800f686 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800f6a2:	4b37      	ldr	r3, [pc, #220]	@ (800f780 <pvPortMalloc+0x184>)
 800f6a4:	681b      	ldr	r3, [r3, #0]
 800f6a6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f6a8:	429a      	cmp	r2, r3
 800f6aa:	d051      	beq.n	800f750 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800f6ac:	6a3b      	ldr	r3, [r7, #32]
 800f6ae:	681b      	ldr	r3, [r3, #0]
 800f6b0:	2208      	movs	r2, #8
 800f6b2:	4413      	add	r3, r2
 800f6b4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800f6b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f6b8:	681a      	ldr	r2, [r3, #0]
 800f6ba:	6a3b      	ldr	r3, [r7, #32]
 800f6bc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800f6be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f6c0:	685a      	ldr	r2, [r3, #4]
 800f6c2:	687b      	ldr	r3, [r7, #4]
 800f6c4:	1ad2      	subs	r2, r2, r3
 800f6c6:	2308      	movs	r3, #8
 800f6c8:	005b      	lsls	r3, r3, #1
 800f6ca:	429a      	cmp	r2, r3
 800f6cc:	d920      	bls.n	800f710 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800f6ce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f6d0:	687b      	ldr	r3, [r7, #4]
 800f6d2:	4413      	add	r3, r2
 800f6d4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800f6d6:	69bb      	ldr	r3, [r7, #24]
 800f6d8:	f003 0307 	and.w	r3, r3, #7
 800f6dc:	2b00      	cmp	r3, #0
 800f6de:	d00b      	beq.n	800f6f8 <pvPortMalloc+0xfc>
	__asm volatile
 800f6e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f6e4:	f383 8811 	msr	BASEPRI, r3
 800f6e8:	f3bf 8f6f 	isb	sy
 800f6ec:	f3bf 8f4f 	dsb	sy
 800f6f0:	613b      	str	r3, [r7, #16]
}
 800f6f2:	bf00      	nop
 800f6f4:	bf00      	nop
 800f6f6:	e7fd      	b.n	800f6f4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800f6f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f6fa:	685a      	ldr	r2, [r3, #4]
 800f6fc:	687b      	ldr	r3, [r7, #4]
 800f6fe:	1ad2      	subs	r2, r2, r3
 800f700:	69bb      	ldr	r3, [r7, #24]
 800f702:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800f704:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f706:	687a      	ldr	r2, [r7, #4]
 800f708:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800f70a:	69b8      	ldr	r0, [r7, #24]
 800f70c:	f000 f90a 	bl	800f924 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800f710:	4b1d      	ldr	r3, [pc, #116]	@ (800f788 <pvPortMalloc+0x18c>)
 800f712:	681a      	ldr	r2, [r3, #0]
 800f714:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f716:	685b      	ldr	r3, [r3, #4]
 800f718:	1ad3      	subs	r3, r2, r3
 800f71a:	4a1b      	ldr	r2, [pc, #108]	@ (800f788 <pvPortMalloc+0x18c>)
 800f71c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800f71e:	4b1a      	ldr	r3, [pc, #104]	@ (800f788 <pvPortMalloc+0x18c>)
 800f720:	681a      	ldr	r2, [r3, #0]
 800f722:	4b1b      	ldr	r3, [pc, #108]	@ (800f790 <pvPortMalloc+0x194>)
 800f724:	681b      	ldr	r3, [r3, #0]
 800f726:	429a      	cmp	r2, r3
 800f728:	d203      	bcs.n	800f732 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800f72a:	4b17      	ldr	r3, [pc, #92]	@ (800f788 <pvPortMalloc+0x18c>)
 800f72c:	681b      	ldr	r3, [r3, #0]
 800f72e:	4a18      	ldr	r2, [pc, #96]	@ (800f790 <pvPortMalloc+0x194>)
 800f730:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800f732:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f734:	685a      	ldr	r2, [r3, #4]
 800f736:	4b13      	ldr	r3, [pc, #76]	@ (800f784 <pvPortMalloc+0x188>)
 800f738:	681b      	ldr	r3, [r3, #0]
 800f73a:	431a      	orrs	r2, r3
 800f73c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f73e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800f740:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f742:	2200      	movs	r2, #0
 800f744:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800f746:	4b13      	ldr	r3, [pc, #76]	@ (800f794 <pvPortMalloc+0x198>)
 800f748:	681b      	ldr	r3, [r3, #0]
 800f74a:	3301      	adds	r3, #1
 800f74c:	4a11      	ldr	r2, [pc, #68]	@ (800f794 <pvPortMalloc+0x198>)
 800f74e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800f750:	f002 f822 	bl	8011798 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800f754:	69fb      	ldr	r3, [r7, #28]
 800f756:	f003 0307 	and.w	r3, r3, #7
 800f75a:	2b00      	cmp	r3, #0
 800f75c:	d00b      	beq.n	800f776 <pvPortMalloc+0x17a>
	__asm volatile
 800f75e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f762:	f383 8811 	msr	BASEPRI, r3
 800f766:	f3bf 8f6f 	isb	sy
 800f76a:	f3bf 8f4f 	dsb	sy
 800f76e:	60fb      	str	r3, [r7, #12]
}
 800f770:	bf00      	nop
 800f772:	bf00      	nop
 800f774:	e7fd      	b.n	800f772 <pvPortMalloc+0x176>
	return pvReturn;
 800f776:	69fb      	ldr	r3, [r7, #28]
}
 800f778:	4618      	mov	r0, r3
 800f77a:	3728      	adds	r7, #40	@ 0x28
 800f77c:	46bd      	mov	sp, r7
 800f77e:	bd80      	pop	{r7, pc}
 800f780:	240191a0 	.word	0x240191a0
 800f784:	240191b4 	.word	0x240191b4
 800f788:	240191a4 	.word	0x240191a4
 800f78c:	24019198 	.word	0x24019198
 800f790:	240191a8 	.word	0x240191a8
 800f794:	240191ac 	.word	0x240191ac

0800f798 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800f798:	b580      	push	{r7, lr}
 800f79a:	b086      	sub	sp, #24
 800f79c:	af00      	add	r7, sp, #0
 800f79e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800f7a0:	687b      	ldr	r3, [r7, #4]
 800f7a2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800f7a4:	687b      	ldr	r3, [r7, #4]
 800f7a6:	2b00      	cmp	r3, #0
 800f7a8:	d04f      	beq.n	800f84a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800f7aa:	2308      	movs	r3, #8
 800f7ac:	425b      	negs	r3, r3
 800f7ae:	697a      	ldr	r2, [r7, #20]
 800f7b0:	4413      	add	r3, r2
 800f7b2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800f7b4:	697b      	ldr	r3, [r7, #20]
 800f7b6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800f7b8:	693b      	ldr	r3, [r7, #16]
 800f7ba:	685a      	ldr	r2, [r3, #4]
 800f7bc:	4b25      	ldr	r3, [pc, #148]	@ (800f854 <vPortFree+0xbc>)
 800f7be:	681b      	ldr	r3, [r3, #0]
 800f7c0:	4013      	ands	r3, r2
 800f7c2:	2b00      	cmp	r3, #0
 800f7c4:	d10b      	bne.n	800f7de <vPortFree+0x46>
	__asm volatile
 800f7c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f7ca:	f383 8811 	msr	BASEPRI, r3
 800f7ce:	f3bf 8f6f 	isb	sy
 800f7d2:	f3bf 8f4f 	dsb	sy
 800f7d6:	60fb      	str	r3, [r7, #12]
}
 800f7d8:	bf00      	nop
 800f7da:	bf00      	nop
 800f7dc:	e7fd      	b.n	800f7da <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800f7de:	693b      	ldr	r3, [r7, #16]
 800f7e0:	681b      	ldr	r3, [r3, #0]
 800f7e2:	2b00      	cmp	r3, #0
 800f7e4:	d00b      	beq.n	800f7fe <vPortFree+0x66>
	__asm volatile
 800f7e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800f7ea:	f383 8811 	msr	BASEPRI, r3
 800f7ee:	f3bf 8f6f 	isb	sy
 800f7f2:	f3bf 8f4f 	dsb	sy
 800f7f6:	60bb      	str	r3, [r7, #8]
}
 800f7f8:	bf00      	nop
 800f7fa:	bf00      	nop
 800f7fc:	e7fd      	b.n	800f7fa <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800f7fe:	693b      	ldr	r3, [r7, #16]
 800f800:	685a      	ldr	r2, [r3, #4]
 800f802:	4b14      	ldr	r3, [pc, #80]	@ (800f854 <vPortFree+0xbc>)
 800f804:	681b      	ldr	r3, [r3, #0]
 800f806:	4013      	ands	r3, r2
 800f808:	2b00      	cmp	r3, #0
 800f80a:	d01e      	beq.n	800f84a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800f80c:	693b      	ldr	r3, [r7, #16]
 800f80e:	681b      	ldr	r3, [r3, #0]
 800f810:	2b00      	cmp	r3, #0
 800f812:	d11a      	bne.n	800f84a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800f814:	693b      	ldr	r3, [r7, #16]
 800f816:	685a      	ldr	r2, [r3, #4]
 800f818:	4b0e      	ldr	r3, [pc, #56]	@ (800f854 <vPortFree+0xbc>)
 800f81a:	681b      	ldr	r3, [r3, #0]
 800f81c:	43db      	mvns	r3, r3
 800f81e:	401a      	ands	r2, r3
 800f820:	693b      	ldr	r3, [r7, #16]
 800f822:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800f824:	f001 ffaa 	bl	801177c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800f828:	693b      	ldr	r3, [r7, #16]
 800f82a:	685a      	ldr	r2, [r3, #4]
 800f82c:	4b0a      	ldr	r3, [pc, #40]	@ (800f858 <vPortFree+0xc0>)
 800f82e:	681b      	ldr	r3, [r3, #0]
 800f830:	4413      	add	r3, r2
 800f832:	4a09      	ldr	r2, [pc, #36]	@ (800f858 <vPortFree+0xc0>)
 800f834:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800f836:	6938      	ldr	r0, [r7, #16]
 800f838:	f000 f874 	bl	800f924 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800f83c:	4b07      	ldr	r3, [pc, #28]	@ (800f85c <vPortFree+0xc4>)
 800f83e:	681b      	ldr	r3, [r3, #0]
 800f840:	3301      	adds	r3, #1
 800f842:	4a06      	ldr	r2, [pc, #24]	@ (800f85c <vPortFree+0xc4>)
 800f844:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800f846:	f001 ffa7 	bl	8011798 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800f84a:	bf00      	nop
 800f84c:	3718      	adds	r7, #24
 800f84e:	46bd      	mov	sp, r7
 800f850:	bd80      	pop	{r7, pc}
 800f852:	bf00      	nop
 800f854:	240191b4 	.word	0x240191b4
 800f858:	240191a4 	.word	0x240191a4
 800f85c:	240191b0 	.word	0x240191b0

0800f860 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800f860:	b480      	push	{r7}
 800f862:	b085      	sub	sp, #20
 800f864:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800f866:	f44f 33c0 	mov.w	r3, #98304	@ 0x18000
 800f86a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800f86c:	4b27      	ldr	r3, [pc, #156]	@ (800f90c <prvHeapInit+0xac>)
 800f86e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800f870:	68fb      	ldr	r3, [r7, #12]
 800f872:	f003 0307 	and.w	r3, r3, #7
 800f876:	2b00      	cmp	r3, #0
 800f878:	d00c      	beq.n	800f894 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800f87a:	68fb      	ldr	r3, [r7, #12]
 800f87c:	3307      	adds	r3, #7
 800f87e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800f880:	68fb      	ldr	r3, [r7, #12]
 800f882:	f023 0307 	bic.w	r3, r3, #7
 800f886:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800f888:	68ba      	ldr	r2, [r7, #8]
 800f88a:	68fb      	ldr	r3, [r7, #12]
 800f88c:	1ad3      	subs	r3, r2, r3
 800f88e:	4a1f      	ldr	r2, [pc, #124]	@ (800f90c <prvHeapInit+0xac>)
 800f890:	4413      	add	r3, r2
 800f892:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800f894:	68fb      	ldr	r3, [r7, #12]
 800f896:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800f898:	4a1d      	ldr	r2, [pc, #116]	@ (800f910 <prvHeapInit+0xb0>)
 800f89a:	687b      	ldr	r3, [r7, #4]
 800f89c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800f89e:	4b1c      	ldr	r3, [pc, #112]	@ (800f910 <prvHeapInit+0xb0>)
 800f8a0:	2200      	movs	r2, #0
 800f8a2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800f8a4:	687b      	ldr	r3, [r7, #4]
 800f8a6:	68ba      	ldr	r2, [r7, #8]
 800f8a8:	4413      	add	r3, r2
 800f8aa:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800f8ac:	2208      	movs	r2, #8
 800f8ae:	68fb      	ldr	r3, [r7, #12]
 800f8b0:	1a9b      	subs	r3, r3, r2
 800f8b2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800f8b4:	68fb      	ldr	r3, [r7, #12]
 800f8b6:	f023 0307 	bic.w	r3, r3, #7
 800f8ba:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800f8bc:	68fb      	ldr	r3, [r7, #12]
 800f8be:	4a15      	ldr	r2, [pc, #84]	@ (800f914 <prvHeapInit+0xb4>)
 800f8c0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800f8c2:	4b14      	ldr	r3, [pc, #80]	@ (800f914 <prvHeapInit+0xb4>)
 800f8c4:	681b      	ldr	r3, [r3, #0]
 800f8c6:	2200      	movs	r2, #0
 800f8c8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800f8ca:	4b12      	ldr	r3, [pc, #72]	@ (800f914 <prvHeapInit+0xb4>)
 800f8cc:	681b      	ldr	r3, [r3, #0]
 800f8ce:	2200      	movs	r2, #0
 800f8d0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800f8d2:	687b      	ldr	r3, [r7, #4]
 800f8d4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800f8d6:	683b      	ldr	r3, [r7, #0]
 800f8d8:	68fa      	ldr	r2, [r7, #12]
 800f8da:	1ad2      	subs	r2, r2, r3
 800f8dc:	683b      	ldr	r3, [r7, #0]
 800f8de:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800f8e0:	4b0c      	ldr	r3, [pc, #48]	@ (800f914 <prvHeapInit+0xb4>)
 800f8e2:	681a      	ldr	r2, [r3, #0]
 800f8e4:	683b      	ldr	r3, [r7, #0]
 800f8e6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800f8e8:	683b      	ldr	r3, [r7, #0]
 800f8ea:	685b      	ldr	r3, [r3, #4]
 800f8ec:	4a0a      	ldr	r2, [pc, #40]	@ (800f918 <prvHeapInit+0xb8>)
 800f8ee:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800f8f0:	683b      	ldr	r3, [r7, #0]
 800f8f2:	685b      	ldr	r3, [r3, #4]
 800f8f4:	4a09      	ldr	r2, [pc, #36]	@ (800f91c <prvHeapInit+0xbc>)
 800f8f6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800f8f8:	4b09      	ldr	r3, [pc, #36]	@ (800f920 <prvHeapInit+0xc0>)
 800f8fa:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800f8fe:	601a      	str	r2, [r3, #0]
}
 800f900:	bf00      	nop
 800f902:	3714      	adds	r7, #20
 800f904:	46bd      	mov	sp, r7
 800f906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f90a:	4770      	bx	lr
 800f90c:	24001198 	.word	0x24001198
 800f910:	24019198 	.word	0x24019198
 800f914:	240191a0 	.word	0x240191a0
 800f918:	240191a8 	.word	0x240191a8
 800f91c:	240191a4 	.word	0x240191a4
 800f920:	240191b4 	.word	0x240191b4

0800f924 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800f924:	b480      	push	{r7}
 800f926:	b085      	sub	sp, #20
 800f928:	af00      	add	r7, sp, #0
 800f92a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800f92c:	4b28      	ldr	r3, [pc, #160]	@ (800f9d0 <prvInsertBlockIntoFreeList+0xac>)
 800f92e:	60fb      	str	r3, [r7, #12]
 800f930:	e002      	b.n	800f938 <prvInsertBlockIntoFreeList+0x14>
 800f932:	68fb      	ldr	r3, [r7, #12]
 800f934:	681b      	ldr	r3, [r3, #0]
 800f936:	60fb      	str	r3, [r7, #12]
 800f938:	68fb      	ldr	r3, [r7, #12]
 800f93a:	681b      	ldr	r3, [r3, #0]
 800f93c:	687a      	ldr	r2, [r7, #4]
 800f93e:	429a      	cmp	r2, r3
 800f940:	d8f7      	bhi.n	800f932 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800f942:	68fb      	ldr	r3, [r7, #12]
 800f944:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800f946:	68fb      	ldr	r3, [r7, #12]
 800f948:	685b      	ldr	r3, [r3, #4]
 800f94a:	68ba      	ldr	r2, [r7, #8]
 800f94c:	4413      	add	r3, r2
 800f94e:	687a      	ldr	r2, [r7, #4]
 800f950:	429a      	cmp	r2, r3
 800f952:	d108      	bne.n	800f966 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800f954:	68fb      	ldr	r3, [r7, #12]
 800f956:	685a      	ldr	r2, [r3, #4]
 800f958:	687b      	ldr	r3, [r7, #4]
 800f95a:	685b      	ldr	r3, [r3, #4]
 800f95c:	441a      	add	r2, r3
 800f95e:	68fb      	ldr	r3, [r7, #12]
 800f960:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800f962:	68fb      	ldr	r3, [r7, #12]
 800f964:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800f966:	687b      	ldr	r3, [r7, #4]
 800f968:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800f96a:	687b      	ldr	r3, [r7, #4]
 800f96c:	685b      	ldr	r3, [r3, #4]
 800f96e:	68ba      	ldr	r2, [r7, #8]
 800f970:	441a      	add	r2, r3
 800f972:	68fb      	ldr	r3, [r7, #12]
 800f974:	681b      	ldr	r3, [r3, #0]
 800f976:	429a      	cmp	r2, r3
 800f978:	d118      	bne.n	800f9ac <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800f97a:	68fb      	ldr	r3, [r7, #12]
 800f97c:	681a      	ldr	r2, [r3, #0]
 800f97e:	4b15      	ldr	r3, [pc, #84]	@ (800f9d4 <prvInsertBlockIntoFreeList+0xb0>)
 800f980:	681b      	ldr	r3, [r3, #0]
 800f982:	429a      	cmp	r2, r3
 800f984:	d00d      	beq.n	800f9a2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800f986:	687b      	ldr	r3, [r7, #4]
 800f988:	685a      	ldr	r2, [r3, #4]
 800f98a:	68fb      	ldr	r3, [r7, #12]
 800f98c:	681b      	ldr	r3, [r3, #0]
 800f98e:	685b      	ldr	r3, [r3, #4]
 800f990:	441a      	add	r2, r3
 800f992:	687b      	ldr	r3, [r7, #4]
 800f994:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800f996:	68fb      	ldr	r3, [r7, #12]
 800f998:	681b      	ldr	r3, [r3, #0]
 800f99a:	681a      	ldr	r2, [r3, #0]
 800f99c:	687b      	ldr	r3, [r7, #4]
 800f99e:	601a      	str	r2, [r3, #0]
 800f9a0:	e008      	b.n	800f9b4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800f9a2:	4b0c      	ldr	r3, [pc, #48]	@ (800f9d4 <prvInsertBlockIntoFreeList+0xb0>)
 800f9a4:	681a      	ldr	r2, [r3, #0]
 800f9a6:	687b      	ldr	r3, [r7, #4]
 800f9a8:	601a      	str	r2, [r3, #0]
 800f9aa:	e003      	b.n	800f9b4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800f9ac:	68fb      	ldr	r3, [r7, #12]
 800f9ae:	681a      	ldr	r2, [r3, #0]
 800f9b0:	687b      	ldr	r3, [r7, #4]
 800f9b2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800f9b4:	68fa      	ldr	r2, [r7, #12]
 800f9b6:	687b      	ldr	r3, [r7, #4]
 800f9b8:	429a      	cmp	r2, r3
 800f9ba:	d002      	beq.n	800f9c2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800f9bc:	68fb      	ldr	r3, [r7, #12]
 800f9be:	687a      	ldr	r2, [r7, #4]
 800f9c0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800f9c2:	bf00      	nop
 800f9c4:	3714      	adds	r7, #20
 800f9c6:	46bd      	mov	sp, r7
 800f9c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f9cc:	4770      	bx	lr
 800f9ce:	bf00      	nop
 800f9d0:	24019198 	.word	0x24019198
 800f9d4:	240191a0 	.word	0x240191a0

0800f9d8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800f9d8:	b480      	push	{r7}
 800f9da:	b083      	sub	sp, #12
 800f9dc:	af00      	add	r7, sp, #0
 800f9de:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800f9e0:	687b      	ldr	r3, [r7, #4]
 800f9e2:	f103 0208 	add.w	r2, r3, #8
 800f9e6:	687b      	ldr	r3, [r7, #4]
 800f9e8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800f9ea:	687b      	ldr	r3, [r7, #4]
 800f9ec:	f04f 32ff 	mov.w	r2, #4294967295
 800f9f0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800f9f2:	687b      	ldr	r3, [r7, #4]
 800f9f4:	f103 0208 	add.w	r2, r3, #8
 800f9f8:	687b      	ldr	r3, [r7, #4]
 800f9fa:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800f9fc:	687b      	ldr	r3, [r7, #4]
 800f9fe:	f103 0208 	add.w	r2, r3, #8
 800fa02:	687b      	ldr	r3, [r7, #4]
 800fa04:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800fa06:	687b      	ldr	r3, [r7, #4]
 800fa08:	2200      	movs	r2, #0
 800fa0a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800fa0c:	bf00      	nop
 800fa0e:	370c      	adds	r7, #12
 800fa10:	46bd      	mov	sp, r7
 800fa12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa16:	4770      	bx	lr

0800fa18 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800fa18:	b480      	push	{r7}
 800fa1a:	b083      	sub	sp, #12
 800fa1c:	af00      	add	r7, sp, #0
 800fa1e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800fa20:	687b      	ldr	r3, [r7, #4]
 800fa22:	2200      	movs	r2, #0
 800fa24:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800fa26:	bf00      	nop
 800fa28:	370c      	adds	r7, #12
 800fa2a:	46bd      	mov	sp, r7
 800fa2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa30:	4770      	bx	lr

0800fa32 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800fa32:	b480      	push	{r7}
 800fa34:	b085      	sub	sp, #20
 800fa36:	af00      	add	r7, sp, #0
 800fa38:	6078      	str	r0, [r7, #4]
 800fa3a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800fa3c:	687b      	ldr	r3, [r7, #4]
 800fa3e:	685b      	ldr	r3, [r3, #4]
 800fa40:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800fa42:	683b      	ldr	r3, [r7, #0]
 800fa44:	68fa      	ldr	r2, [r7, #12]
 800fa46:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800fa48:	68fb      	ldr	r3, [r7, #12]
 800fa4a:	689a      	ldr	r2, [r3, #8]
 800fa4c:	683b      	ldr	r3, [r7, #0]
 800fa4e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800fa50:	68fb      	ldr	r3, [r7, #12]
 800fa52:	689b      	ldr	r3, [r3, #8]
 800fa54:	683a      	ldr	r2, [r7, #0]
 800fa56:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800fa58:	68fb      	ldr	r3, [r7, #12]
 800fa5a:	683a      	ldr	r2, [r7, #0]
 800fa5c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800fa5e:	683b      	ldr	r3, [r7, #0]
 800fa60:	687a      	ldr	r2, [r7, #4]
 800fa62:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800fa64:	687b      	ldr	r3, [r7, #4]
 800fa66:	681b      	ldr	r3, [r3, #0]
 800fa68:	1c5a      	adds	r2, r3, #1
 800fa6a:	687b      	ldr	r3, [r7, #4]
 800fa6c:	601a      	str	r2, [r3, #0]
}
 800fa6e:	bf00      	nop
 800fa70:	3714      	adds	r7, #20
 800fa72:	46bd      	mov	sp, r7
 800fa74:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa78:	4770      	bx	lr

0800fa7a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800fa7a:	b480      	push	{r7}
 800fa7c:	b085      	sub	sp, #20
 800fa7e:	af00      	add	r7, sp, #0
 800fa80:	6078      	str	r0, [r7, #4]
 800fa82:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800fa84:	683b      	ldr	r3, [r7, #0]
 800fa86:	681b      	ldr	r3, [r3, #0]
 800fa88:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800fa8a:	68bb      	ldr	r3, [r7, #8]
 800fa8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fa90:	d103      	bne.n	800fa9a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800fa92:	687b      	ldr	r3, [r7, #4]
 800fa94:	691b      	ldr	r3, [r3, #16]
 800fa96:	60fb      	str	r3, [r7, #12]
 800fa98:	e00c      	b.n	800fab4 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800fa9a:	687b      	ldr	r3, [r7, #4]
 800fa9c:	3308      	adds	r3, #8
 800fa9e:	60fb      	str	r3, [r7, #12]
 800faa0:	e002      	b.n	800faa8 <vListInsert+0x2e>
 800faa2:	68fb      	ldr	r3, [r7, #12]
 800faa4:	685b      	ldr	r3, [r3, #4]
 800faa6:	60fb      	str	r3, [r7, #12]
 800faa8:	68fb      	ldr	r3, [r7, #12]
 800faaa:	685b      	ldr	r3, [r3, #4]
 800faac:	681b      	ldr	r3, [r3, #0]
 800faae:	68ba      	ldr	r2, [r7, #8]
 800fab0:	429a      	cmp	r2, r3
 800fab2:	d2f6      	bcs.n	800faa2 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800fab4:	68fb      	ldr	r3, [r7, #12]
 800fab6:	685a      	ldr	r2, [r3, #4]
 800fab8:	683b      	ldr	r3, [r7, #0]
 800faba:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800fabc:	683b      	ldr	r3, [r7, #0]
 800fabe:	685b      	ldr	r3, [r3, #4]
 800fac0:	683a      	ldr	r2, [r7, #0]
 800fac2:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800fac4:	683b      	ldr	r3, [r7, #0]
 800fac6:	68fa      	ldr	r2, [r7, #12]
 800fac8:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800faca:	68fb      	ldr	r3, [r7, #12]
 800facc:	683a      	ldr	r2, [r7, #0]
 800face:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800fad0:	683b      	ldr	r3, [r7, #0]
 800fad2:	687a      	ldr	r2, [r7, #4]
 800fad4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800fad6:	687b      	ldr	r3, [r7, #4]
 800fad8:	681b      	ldr	r3, [r3, #0]
 800fada:	1c5a      	adds	r2, r3, #1
 800fadc:	687b      	ldr	r3, [r7, #4]
 800fade:	601a      	str	r2, [r3, #0]
}
 800fae0:	bf00      	nop
 800fae2:	3714      	adds	r7, #20
 800fae4:	46bd      	mov	sp, r7
 800fae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800faea:	4770      	bx	lr

0800faec <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800faec:	b480      	push	{r7}
 800faee:	b085      	sub	sp, #20
 800faf0:	af00      	add	r7, sp, #0
 800faf2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800faf4:	687b      	ldr	r3, [r7, #4]
 800faf6:	691b      	ldr	r3, [r3, #16]
 800faf8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800fafa:	687b      	ldr	r3, [r7, #4]
 800fafc:	685b      	ldr	r3, [r3, #4]
 800fafe:	687a      	ldr	r2, [r7, #4]
 800fb00:	6892      	ldr	r2, [r2, #8]
 800fb02:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800fb04:	687b      	ldr	r3, [r7, #4]
 800fb06:	689b      	ldr	r3, [r3, #8]
 800fb08:	687a      	ldr	r2, [r7, #4]
 800fb0a:	6852      	ldr	r2, [r2, #4]
 800fb0c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800fb0e:	68fb      	ldr	r3, [r7, #12]
 800fb10:	685b      	ldr	r3, [r3, #4]
 800fb12:	687a      	ldr	r2, [r7, #4]
 800fb14:	429a      	cmp	r2, r3
 800fb16:	d103      	bne.n	800fb20 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800fb18:	687b      	ldr	r3, [r7, #4]
 800fb1a:	689a      	ldr	r2, [r3, #8]
 800fb1c:	68fb      	ldr	r3, [r7, #12]
 800fb1e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800fb20:	687b      	ldr	r3, [r7, #4]
 800fb22:	2200      	movs	r2, #0
 800fb24:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800fb26:	68fb      	ldr	r3, [r7, #12]
 800fb28:	681b      	ldr	r3, [r3, #0]
 800fb2a:	1e5a      	subs	r2, r3, #1
 800fb2c:	68fb      	ldr	r3, [r7, #12]
 800fb2e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800fb30:	68fb      	ldr	r3, [r7, #12]
 800fb32:	681b      	ldr	r3, [r3, #0]
}
 800fb34:	4618      	mov	r0, r3
 800fb36:	3714      	adds	r7, #20
 800fb38:	46bd      	mov	sp, r7
 800fb3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb3e:	4770      	bx	lr

0800fb40 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800fb40:	b480      	push	{r7}
 800fb42:	b085      	sub	sp, #20
 800fb44:	af00      	add	r7, sp, #0
 800fb46:	60f8      	str	r0, [r7, #12]
 800fb48:	60b9      	str	r1, [r7, #8]
 800fb4a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800fb4c:	68fb      	ldr	r3, [r7, #12]
 800fb4e:	3b04      	subs	r3, #4
 800fb50:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800fb52:	68fb      	ldr	r3, [r7, #12]
 800fb54:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800fb58:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800fb5a:	68fb      	ldr	r3, [r7, #12]
 800fb5c:	3b04      	subs	r3, #4
 800fb5e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800fb60:	68bb      	ldr	r3, [r7, #8]
 800fb62:	f023 0201 	bic.w	r2, r3, #1
 800fb66:	68fb      	ldr	r3, [r7, #12]
 800fb68:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800fb6a:	68fb      	ldr	r3, [r7, #12]
 800fb6c:	3b04      	subs	r3, #4
 800fb6e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800fb70:	4a0c      	ldr	r2, [pc, #48]	@ (800fba4 <pxPortInitialiseStack+0x64>)
 800fb72:	68fb      	ldr	r3, [r7, #12]
 800fb74:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800fb76:	68fb      	ldr	r3, [r7, #12]
 800fb78:	3b14      	subs	r3, #20
 800fb7a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800fb7c:	687a      	ldr	r2, [r7, #4]
 800fb7e:	68fb      	ldr	r3, [r7, #12]
 800fb80:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800fb82:	68fb      	ldr	r3, [r7, #12]
 800fb84:	3b04      	subs	r3, #4
 800fb86:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800fb88:	68fb      	ldr	r3, [r7, #12]
 800fb8a:	f06f 0202 	mvn.w	r2, #2
 800fb8e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800fb90:	68fb      	ldr	r3, [r7, #12]
 800fb92:	3b20      	subs	r3, #32
 800fb94:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800fb96:	68fb      	ldr	r3, [r7, #12]
}
 800fb98:	4618      	mov	r0, r3
 800fb9a:	3714      	adds	r7, #20
 800fb9c:	46bd      	mov	sp, r7
 800fb9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fba2:	4770      	bx	lr
 800fba4:	0800fba9 	.word	0x0800fba9

0800fba8 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800fba8:	b480      	push	{r7}
 800fbaa:	b085      	sub	sp, #20
 800fbac:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800fbae:	2300      	movs	r3, #0
 800fbb0:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800fbb2:	4b13      	ldr	r3, [pc, #76]	@ (800fc00 <prvTaskExitError+0x58>)
 800fbb4:	681b      	ldr	r3, [r3, #0]
 800fbb6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fbba:	d00b      	beq.n	800fbd4 <prvTaskExitError+0x2c>
	__asm volatile
 800fbbc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fbc0:	f383 8811 	msr	BASEPRI, r3
 800fbc4:	f3bf 8f6f 	isb	sy
 800fbc8:	f3bf 8f4f 	dsb	sy
 800fbcc:	60fb      	str	r3, [r7, #12]
}
 800fbce:	bf00      	nop
 800fbd0:	bf00      	nop
 800fbd2:	e7fd      	b.n	800fbd0 <prvTaskExitError+0x28>
	__asm volatile
 800fbd4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fbd8:	f383 8811 	msr	BASEPRI, r3
 800fbdc:	f3bf 8f6f 	isb	sy
 800fbe0:	f3bf 8f4f 	dsb	sy
 800fbe4:	60bb      	str	r3, [r7, #8]
}
 800fbe6:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800fbe8:	bf00      	nop
 800fbea:	687b      	ldr	r3, [r7, #4]
 800fbec:	2b00      	cmp	r3, #0
 800fbee:	d0fc      	beq.n	800fbea <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800fbf0:	bf00      	nop
 800fbf2:	bf00      	nop
 800fbf4:	3714      	adds	r7, #20
 800fbf6:	46bd      	mov	sp, r7
 800fbf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbfc:	4770      	bx	lr
 800fbfe:	bf00      	nop
 800fc00:	2400008c 	.word	0x2400008c
	...

0800fc10 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800fc10:	4b07      	ldr	r3, [pc, #28]	@ (800fc30 <pxCurrentTCBConst2>)
 800fc12:	6819      	ldr	r1, [r3, #0]
 800fc14:	6808      	ldr	r0, [r1, #0]
 800fc16:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fc1a:	f380 8809 	msr	PSP, r0
 800fc1e:	f3bf 8f6f 	isb	sy
 800fc22:	f04f 0000 	mov.w	r0, #0
 800fc26:	f380 8811 	msr	BASEPRI, r0
 800fc2a:	4770      	bx	lr
 800fc2c:	f3af 8000 	nop.w

0800fc30 <pxCurrentTCBConst2>:
 800fc30:	24019200 	.word	0x24019200
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800fc34:	bf00      	nop
 800fc36:	bf00      	nop

0800fc38 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800fc38:	4808      	ldr	r0, [pc, #32]	@ (800fc5c <prvPortStartFirstTask+0x24>)
 800fc3a:	6800      	ldr	r0, [r0, #0]
 800fc3c:	6800      	ldr	r0, [r0, #0]
 800fc3e:	f380 8808 	msr	MSP, r0
 800fc42:	f04f 0000 	mov.w	r0, #0
 800fc46:	f380 8814 	msr	CONTROL, r0
 800fc4a:	b662      	cpsie	i
 800fc4c:	b661      	cpsie	f
 800fc4e:	f3bf 8f4f 	dsb	sy
 800fc52:	f3bf 8f6f 	isb	sy
 800fc56:	df00      	svc	0
 800fc58:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800fc5a:	bf00      	nop
 800fc5c:	e000ed08 	.word	0xe000ed08

0800fc60 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800fc60:	b580      	push	{r7, lr}
 800fc62:	b086      	sub	sp, #24
 800fc64:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800fc66:	4b47      	ldr	r3, [pc, #284]	@ (800fd84 <xPortStartScheduler+0x124>)
 800fc68:	681b      	ldr	r3, [r3, #0]
 800fc6a:	4a47      	ldr	r2, [pc, #284]	@ (800fd88 <xPortStartScheduler+0x128>)
 800fc6c:	4293      	cmp	r3, r2
 800fc6e:	d10b      	bne.n	800fc88 <xPortStartScheduler+0x28>
	__asm volatile
 800fc70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fc74:	f383 8811 	msr	BASEPRI, r3
 800fc78:	f3bf 8f6f 	isb	sy
 800fc7c:	f3bf 8f4f 	dsb	sy
 800fc80:	60fb      	str	r3, [r7, #12]
}
 800fc82:	bf00      	nop
 800fc84:	bf00      	nop
 800fc86:	e7fd      	b.n	800fc84 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800fc88:	4b3e      	ldr	r3, [pc, #248]	@ (800fd84 <xPortStartScheduler+0x124>)
 800fc8a:	681b      	ldr	r3, [r3, #0]
 800fc8c:	4a3f      	ldr	r2, [pc, #252]	@ (800fd8c <xPortStartScheduler+0x12c>)
 800fc8e:	4293      	cmp	r3, r2
 800fc90:	d10b      	bne.n	800fcaa <xPortStartScheduler+0x4a>
	__asm volatile
 800fc92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fc96:	f383 8811 	msr	BASEPRI, r3
 800fc9a:	f3bf 8f6f 	isb	sy
 800fc9e:	f3bf 8f4f 	dsb	sy
 800fca2:	613b      	str	r3, [r7, #16]
}
 800fca4:	bf00      	nop
 800fca6:	bf00      	nop
 800fca8:	e7fd      	b.n	800fca6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800fcaa:	4b39      	ldr	r3, [pc, #228]	@ (800fd90 <xPortStartScheduler+0x130>)
 800fcac:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800fcae:	697b      	ldr	r3, [r7, #20]
 800fcb0:	781b      	ldrb	r3, [r3, #0]
 800fcb2:	b2db      	uxtb	r3, r3
 800fcb4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800fcb6:	697b      	ldr	r3, [r7, #20]
 800fcb8:	22ff      	movs	r2, #255	@ 0xff
 800fcba:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800fcbc:	697b      	ldr	r3, [r7, #20]
 800fcbe:	781b      	ldrb	r3, [r3, #0]
 800fcc0:	b2db      	uxtb	r3, r3
 800fcc2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800fcc4:	78fb      	ldrb	r3, [r7, #3]
 800fcc6:	b2db      	uxtb	r3, r3
 800fcc8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800fccc:	b2da      	uxtb	r2, r3
 800fcce:	4b31      	ldr	r3, [pc, #196]	@ (800fd94 <xPortStartScheduler+0x134>)
 800fcd0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800fcd2:	4b31      	ldr	r3, [pc, #196]	@ (800fd98 <xPortStartScheduler+0x138>)
 800fcd4:	2207      	movs	r2, #7
 800fcd6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800fcd8:	e009      	b.n	800fcee <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800fcda:	4b2f      	ldr	r3, [pc, #188]	@ (800fd98 <xPortStartScheduler+0x138>)
 800fcdc:	681b      	ldr	r3, [r3, #0]
 800fcde:	3b01      	subs	r3, #1
 800fce0:	4a2d      	ldr	r2, [pc, #180]	@ (800fd98 <xPortStartScheduler+0x138>)
 800fce2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800fce4:	78fb      	ldrb	r3, [r7, #3]
 800fce6:	b2db      	uxtb	r3, r3
 800fce8:	005b      	lsls	r3, r3, #1
 800fcea:	b2db      	uxtb	r3, r3
 800fcec:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800fcee:	78fb      	ldrb	r3, [r7, #3]
 800fcf0:	b2db      	uxtb	r3, r3
 800fcf2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800fcf6:	2b80      	cmp	r3, #128	@ 0x80
 800fcf8:	d0ef      	beq.n	800fcda <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800fcfa:	4b27      	ldr	r3, [pc, #156]	@ (800fd98 <xPortStartScheduler+0x138>)
 800fcfc:	681b      	ldr	r3, [r3, #0]
 800fcfe:	f1c3 0307 	rsb	r3, r3, #7
 800fd02:	2b04      	cmp	r3, #4
 800fd04:	d00b      	beq.n	800fd1e <xPortStartScheduler+0xbe>
	__asm volatile
 800fd06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fd0a:	f383 8811 	msr	BASEPRI, r3
 800fd0e:	f3bf 8f6f 	isb	sy
 800fd12:	f3bf 8f4f 	dsb	sy
 800fd16:	60bb      	str	r3, [r7, #8]
}
 800fd18:	bf00      	nop
 800fd1a:	bf00      	nop
 800fd1c:	e7fd      	b.n	800fd1a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800fd1e:	4b1e      	ldr	r3, [pc, #120]	@ (800fd98 <xPortStartScheduler+0x138>)
 800fd20:	681b      	ldr	r3, [r3, #0]
 800fd22:	021b      	lsls	r3, r3, #8
 800fd24:	4a1c      	ldr	r2, [pc, #112]	@ (800fd98 <xPortStartScheduler+0x138>)
 800fd26:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800fd28:	4b1b      	ldr	r3, [pc, #108]	@ (800fd98 <xPortStartScheduler+0x138>)
 800fd2a:	681b      	ldr	r3, [r3, #0]
 800fd2c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800fd30:	4a19      	ldr	r2, [pc, #100]	@ (800fd98 <xPortStartScheduler+0x138>)
 800fd32:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800fd34:	687b      	ldr	r3, [r7, #4]
 800fd36:	b2da      	uxtb	r2, r3
 800fd38:	697b      	ldr	r3, [r7, #20]
 800fd3a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800fd3c:	4b17      	ldr	r3, [pc, #92]	@ (800fd9c <xPortStartScheduler+0x13c>)
 800fd3e:	681b      	ldr	r3, [r3, #0]
 800fd40:	4a16      	ldr	r2, [pc, #88]	@ (800fd9c <xPortStartScheduler+0x13c>)
 800fd42:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800fd46:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800fd48:	4b14      	ldr	r3, [pc, #80]	@ (800fd9c <xPortStartScheduler+0x13c>)
 800fd4a:	681b      	ldr	r3, [r3, #0]
 800fd4c:	4a13      	ldr	r2, [pc, #76]	@ (800fd9c <xPortStartScheduler+0x13c>)
 800fd4e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800fd52:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800fd54:	f000 f8da 	bl	800ff0c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800fd58:	4b11      	ldr	r3, [pc, #68]	@ (800fda0 <xPortStartScheduler+0x140>)
 800fd5a:	2200      	movs	r2, #0
 800fd5c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800fd5e:	f000 f8f9 	bl	800ff54 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800fd62:	4b10      	ldr	r3, [pc, #64]	@ (800fda4 <xPortStartScheduler+0x144>)
 800fd64:	681b      	ldr	r3, [r3, #0]
 800fd66:	4a0f      	ldr	r2, [pc, #60]	@ (800fda4 <xPortStartScheduler+0x144>)
 800fd68:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800fd6c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800fd6e:	f7ff ff63 	bl	800fc38 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800fd72:	f001 fe8b 	bl	8011a8c <vTaskSwitchContext>
	prvTaskExitError();
 800fd76:	f7ff ff17 	bl	800fba8 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800fd7a:	2300      	movs	r3, #0
}
 800fd7c:	4618      	mov	r0, r3
 800fd7e:	3718      	adds	r7, #24
 800fd80:	46bd      	mov	sp, r7
 800fd82:	bd80      	pop	{r7, pc}
 800fd84:	e000ed00 	.word	0xe000ed00
 800fd88:	410fc271 	.word	0x410fc271
 800fd8c:	410fc270 	.word	0x410fc270
 800fd90:	e000e400 	.word	0xe000e400
 800fd94:	240191b8 	.word	0x240191b8
 800fd98:	240191bc 	.word	0x240191bc
 800fd9c:	e000ed20 	.word	0xe000ed20
 800fda0:	2400008c 	.word	0x2400008c
 800fda4:	e000ef34 	.word	0xe000ef34

0800fda8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800fda8:	b480      	push	{r7}
 800fdaa:	b083      	sub	sp, #12
 800fdac:	af00      	add	r7, sp, #0
	__asm volatile
 800fdae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fdb2:	f383 8811 	msr	BASEPRI, r3
 800fdb6:	f3bf 8f6f 	isb	sy
 800fdba:	f3bf 8f4f 	dsb	sy
 800fdbe:	607b      	str	r3, [r7, #4]
}
 800fdc0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800fdc2:	4b10      	ldr	r3, [pc, #64]	@ (800fe04 <vPortEnterCritical+0x5c>)
 800fdc4:	681b      	ldr	r3, [r3, #0]
 800fdc6:	3301      	adds	r3, #1
 800fdc8:	4a0e      	ldr	r2, [pc, #56]	@ (800fe04 <vPortEnterCritical+0x5c>)
 800fdca:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800fdcc:	4b0d      	ldr	r3, [pc, #52]	@ (800fe04 <vPortEnterCritical+0x5c>)
 800fdce:	681b      	ldr	r3, [r3, #0]
 800fdd0:	2b01      	cmp	r3, #1
 800fdd2:	d110      	bne.n	800fdf6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800fdd4:	4b0c      	ldr	r3, [pc, #48]	@ (800fe08 <vPortEnterCritical+0x60>)
 800fdd6:	681b      	ldr	r3, [r3, #0]
 800fdd8:	b2db      	uxtb	r3, r3
 800fdda:	2b00      	cmp	r3, #0
 800fddc:	d00b      	beq.n	800fdf6 <vPortEnterCritical+0x4e>
	__asm volatile
 800fdde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fde2:	f383 8811 	msr	BASEPRI, r3
 800fde6:	f3bf 8f6f 	isb	sy
 800fdea:	f3bf 8f4f 	dsb	sy
 800fdee:	603b      	str	r3, [r7, #0]
}
 800fdf0:	bf00      	nop
 800fdf2:	bf00      	nop
 800fdf4:	e7fd      	b.n	800fdf2 <vPortEnterCritical+0x4a>
	}
}
 800fdf6:	bf00      	nop
 800fdf8:	370c      	adds	r7, #12
 800fdfa:	46bd      	mov	sp, r7
 800fdfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe00:	4770      	bx	lr
 800fe02:	bf00      	nop
 800fe04:	2400008c 	.word	0x2400008c
 800fe08:	e000ed04 	.word	0xe000ed04

0800fe0c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800fe0c:	b480      	push	{r7}
 800fe0e:	b083      	sub	sp, #12
 800fe10:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800fe12:	4b12      	ldr	r3, [pc, #72]	@ (800fe5c <vPortExitCritical+0x50>)
 800fe14:	681b      	ldr	r3, [r3, #0]
 800fe16:	2b00      	cmp	r3, #0
 800fe18:	d10b      	bne.n	800fe32 <vPortExitCritical+0x26>
	__asm volatile
 800fe1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fe1e:	f383 8811 	msr	BASEPRI, r3
 800fe22:	f3bf 8f6f 	isb	sy
 800fe26:	f3bf 8f4f 	dsb	sy
 800fe2a:	607b      	str	r3, [r7, #4]
}
 800fe2c:	bf00      	nop
 800fe2e:	bf00      	nop
 800fe30:	e7fd      	b.n	800fe2e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800fe32:	4b0a      	ldr	r3, [pc, #40]	@ (800fe5c <vPortExitCritical+0x50>)
 800fe34:	681b      	ldr	r3, [r3, #0]
 800fe36:	3b01      	subs	r3, #1
 800fe38:	4a08      	ldr	r2, [pc, #32]	@ (800fe5c <vPortExitCritical+0x50>)
 800fe3a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800fe3c:	4b07      	ldr	r3, [pc, #28]	@ (800fe5c <vPortExitCritical+0x50>)
 800fe3e:	681b      	ldr	r3, [r3, #0]
 800fe40:	2b00      	cmp	r3, #0
 800fe42:	d105      	bne.n	800fe50 <vPortExitCritical+0x44>
 800fe44:	2300      	movs	r3, #0
 800fe46:	603b      	str	r3, [r7, #0]
	__asm volatile
 800fe48:	683b      	ldr	r3, [r7, #0]
 800fe4a:	f383 8811 	msr	BASEPRI, r3
}
 800fe4e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800fe50:	bf00      	nop
 800fe52:	370c      	adds	r7, #12
 800fe54:	46bd      	mov	sp, r7
 800fe56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe5a:	4770      	bx	lr
 800fe5c:	2400008c 	.word	0x2400008c

0800fe60 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800fe60:	f3ef 8009 	mrs	r0, PSP
 800fe64:	f3bf 8f6f 	isb	sy
 800fe68:	4b15      	ldr	r3, [pc, #84]	@ (800fec0 <pxCurrentTCBConst>)
 800fe6a:	681a      	ldr	r2, [r3, #0]
 800fe6c:	f01e 0f10 	tst.w	lr, #16
 800fe70:	bf08      	it	eq
 800fe72:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800fe76:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fe7a:	6010      	str	r0, [r2, #0]
 800fe7c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800fe80:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800fe84:	f380 8811 	msr	BASEPRI, r0
 800fe88:	f3bf 8f4f 	dsb	sy
 800fe8c:	f3bf 8f6f 	isb	sy
 800fe90:	f001 fdfc 	bl	8011a8c <vTaskSwitchContext>
 800fe94:	f04f 0000 	mov.w	r0, #0
 800fe98:	f380 8811 	msr	BASEPRI, r0
 800fe9c:	bc09      	pop	{r0, r3}
 800fe9e:	6819      	ldr	r1, [r3, #0]
 800fea0:	6808      	ldr	r0, [r1, #0]
 800fea2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fea6:	f01e 0f10 	tst.w	lr, #16
 800feaa:	bf08      	it	eq
 800feac:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800feb0:	f380 8809 	msr	PSP, r0
 800feb4:	f3bf 8f6f 	isb	sy
 800feb8:	4770      	bx	lr
 800feba:	bf00      	nop
 800febc:	f3af 8000 	nop.w

0800fec0 <pxCurrentTCBConst>:
 800fec0:	24019200 	.word	0x24019200
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800fec4:	bf00      	nop
 800fec6:	bf00      	nop

0800fec8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800fec8:	b580      	push	{r7, lr}
 800feca:	b082      	sub	sp, #8
 800fecc:	af00      	add	r7, sp, #0
	__asm volatile
 800fece:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fed2:	f383 8811 	msr	BASEPRI, r3
 800fed6:	f3bf 8f6f 	isb	sy
 800feda:	f3bf 8f4f 	dsb	sy
 800fede:	607b      	str	r3, [r7, #4]
}
 800fee0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800fee2:	f001 fd19 	bl	8011918 <xTaskIncrementTick>
 800fee6:	4603      	mov	r3, r0
 800fee8:	2b00      	cmp	r3, #0
 800feea:	d003      	beq.n	800fef4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800feec:	4b06      	ldr	r3, [pc, #24]	@ (800ff08 <xPortSysTickHandler+0x40>)
 800feee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800fef2:	601a      	str	r2, [r3, #0]
 800fef4:	2300      	movs	r3, #0
 800fef6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800fef8:	683b      	ldr	r3, [r7, #0]
 800fefa:	f383 8811 	msr	BASEPRI, r3
}
 800fefe:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800ff00:	bf00      	nop
 800ff02:	3708      	adds	r7, #8
 800ff04:	46bd      	mov	sp, r7
 800ff06:	bd80      	pop	{r7, pc}
 800ff08:	e000ed04 	.word	0xe000ed04

0800ff0c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800ff0c:	b480      	push	{r7}
 800ff0e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800ff10:	4b0b      	ldr	r3, [pc, #44]	@ (800ff40 <vPortSetupTimerInterrupt+0x34>)
 800ff12:	2200      	movs	r2, #0
 800ff14:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800ff16:	4b0b      	ldr	r3, [pc, #44]	@ (800ff44 <vPortSetupTimerInterrupt+0x38>)
 800ff18:	2200      	movs	r2, #0
 800ff1a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800ff1c:	4b0a      	ldr	r3, [pc, #40]	@ (800ff48 <vPortSetupTimerInterrupt+0x3c>)
 800ff1e:	681b      	ldr	r3, [r3, #0]
 800ff20:	4a0a      	ldr	r2, [pc, #40]	@ (800ff4c <vPortSetupTimerInterrupt+0x40>)
 800ff22:	fba2 2303 	umull	r2, r3, r2, r3
 800ff26:	099b      	lsrs	r3, r3, #6
 800ff28:	4a09      	ldr	r2, [pc, #36]	@ (800ff50 <vPortSetupTimerInterrupt+0x44>)
 800ff2a:	3b01      	subs	r3, #1
 800ff2c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800ff2e:	4b04      	ldr	r3, [pc, #16]	@ (800ff40 <vPortSetupTimerInterrupt+0x34>)
 800ff30:	2207      	movs	r2, #7
 800ff32:	601a      	str	r2, [r3, #0]
}
 800ff34:	bf00      	nop
 800ff36:	46bd      	mov	sp, r7
 800ff38:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ff3c:	4770      	bx	lr
 800ff3e:	bf00      	nop
 800ff40:	e000e010 	.word	0xe000e010
 800ff44:	e000e018 	.word	0xe000e018
 800ff48:	24000000 	.word	0x24000000
 800ff4c:	10624dd3 	.word	0x10624dd3
 800ff50:	e000e014 	.word	0xe000e014

0800ff54 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800ff54:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800ff64 <vPortEnableVFP+0x10>
 800ff58:	6801      	ldr	r1, [r0, #0]
 800ff5a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800ff5e:	6001      	str	r1, [r0, #0]
 800ff60:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800ff62:	bf00      	nop
 800ff64:	e000ed88 	.word	0xe000ed88

0800ff68 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800ff68:	b480      	push	{r7}
 800ff6a:	b085      	sub	sp, #20
 800ff6c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800ff6e:	f3ef 8305 	mrs	r3, IPSR
 800ff72:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800ff74:	68fb      	ldr	r3, [r7, #12]
 800ff76:	2b0f      	cmp	r3, #15
 800ff78:	d915      	bls.n	800ffa6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800ff7a:	4a18      	ldr	r2, [pc, #96]	@ (800ffdc <vPortValidateInterruptPriority+0x74>)
 800ff7c:	68fb      	ldr	r3, [r7, #12]
 800ff7e:	4413      	add	r3, r2
 800ff80:	781b      	ldrb	r3, [r3, #0]
 800ff82:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800ff84:	4b16      	ldr	r3, [pc, #88]	@ (800ffe0 <vPortValidateInterruptPriority+0x78>)
 800ff86:	781b      	ldrb	r3, [r3, #0]
 800ff88:	7afa      	ldrb	r2, [r7, #11]
 800ff8a:	429a      	cmp	r2, r3
 800ff8c:	d20b      	bcs.n	800ffa6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800ff8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ff92:	f383 8811 	msr	BASEPRI, r3
 800ff96:	f3bf 8f6f 	isb	sy
 800ff9a:	f3bf 8f4f 	dsb	sy
 800ff9e:	607b      	str	r3, [r7, #4]
}
 800ffa0:	bf00      	nop
 800ffa2:	bf00      	nop
 800ffa4:	e7fd      	b.n	800ffa2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800ffa6:	4b0f      	ldr	r3, [pc, #60]	@ (800ffe4 <vPortValidateInterruptPriority+0x7c>)
 800ffa8:	681b      	ldr	r3, [r3, #0]
 800ffaa:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800ffae:	4b0e      	ldr	r3, [pc, #56]	@ (800ffe8 <vPortValidateInterruptPriority+0x80>)
 800ffb0:	681b      	ldr	r3, [r3, #0]
 800ffb2:	429a      	cmp	r2, r3
 800ffb4:	d90b      	bls.n	800ffce <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800ffb6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ffba:	f383 8811 	msr	BASEPRI, r3
 800ffbe:	f3bf 8f6f 	isb	sy
 800ffc2:	f3bf 8f4f 	dsb	sy
 800ffc6:	603b      	str	r3, [r7, #0]
}
 800ffc8:	bf00      	nop
 800ffca:	bf00      	nop
 800ffcc:	e7fd      	b.n	800ffca <vPortValidateInterruptPriority+0x62>
	}
 800ffce:	bf00      	nop
 800ffd0:	3714      	adds	r7, #20
 800ffd2:	46bd      	mov	sp, r7
 800ffd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ffd8:	4770      	bx	lr
 800ffda:	bf00      	nop
 800ffdc:	e000e3f0 	.word	0xe000e3f0
 800ffe0:	240191b8 	.word	0x240191b8
 800ffe4:	e000ed0c 	.word	0xe000ed0c
 800ffe8:	240191bc 	.word	0x240191bc

0800ffec <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800ffec:	b580      	push	{r7, lr}
 800ffee:	b084      	sub	sp, #16
 800fff0:	af00      	add	r7, sp, #0
 800fff2:	6078      	str	r0, [r7, #4]
 800fff4:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800fff6:	687b      	ldr	r3, [r7, #4]
 800fff8:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800fffa:	68fb      	ldr	r3, [r7, #12]
 800fffc:	2b00      	cmp	r3, #0
 800fffe:	d10b      	bne.n	8010018 <xQueueGenericReset+0x2c>
	__asm volatile
 8010000:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010004:	f383 8811 	msr	BASEPRI, r3
 8010008:	f3bf 8f6f 	isb	sy
 801000c:	f3bf 8f4f 	dsb	sy
 8010010:	60bb      	str	r3, [r7, #8]
}
 8010012:	bf00      	nop
 8010014:	bf00      	nop
 8010016:	e7fd      	b.n	8010014 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8010018:	f7ff fec6 	bl	800fda8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 801001c:	68fb      	ldr	r3, [r7, #12]
 801001e:	681a      	ldr	r2, [r3, #0]
 8010020:	68fb      	ldr	r3, [r7, #12]
 8010022:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010024:	68f9      	ldr	r1, [r7, #12]
 8010026:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8010028:	fb01 f303 	mul.w	r3, r1, r3
 801002c:	441a      	add	r2, r3
 801002e:	68fb      	ldr	r3, [r7, #12]
 8010030:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8010032:	68fb      	ldr	r3, [r7, #12]
 8010034:	2200      	movs	r2, #0
 8010036:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8010038:	68fb      	ldr	r3, [r7, #12]
 801003a:	681a      	ldr	r2, [r3, #0]
 801003c:	68fb      	ldr	r3, [r7, #12]
 801003e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8010040:	68fb      	ldr	r3, [r7, #12]
 8010042:	681a      	ldr	r2, [r3, #0]
 8010044:	68fb      	ldr	r3, [r7, #12]
 8010046:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010048:	3b01      	subs	r3, #1
 801004a:	68f9      	ldr	r1, [r7, #12]
 801004c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 801004e:	fb01 f303 	mul.w	r3, r1, r3
 8010052:	441a      	add	r2, r3
 8010054:	68fb      	ldr	r3, [r7, #12]
 8010056:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8010058:	68fb      	ldr	r3, [r7, #12]
 801005a:	22ff      	movs	r2, #255	@ 0xff
 801005c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8010060:	68fb      	ldr	r3, [r7, #12]
 8010062:	22ff      	movs	r2, #255	@ 0xff
 8010064:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8010068:	683b      	ldr	r3, [r7, #0]
 801006a:	2b00      	cmp	r3, #0
 801006c:	d114      	bne.n	8010098 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 801006e:	68fb      	ldr	r3, [r7, #12]
 8010070:	691b      	ldr	r3, [r3, #16]
 8010072:	2b00      	cmp	r3, #0
 8010074:	d01a      	beq.n	80100ac <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8010076:	68fb      	ldr	r3, [r7, #12]
 8010078:	3310      	adds	r3, #16
 801007a:	4618      	mov	r0, r3
 801007c:	f001 fde2 	bl	8011c44 <xTaskRemoveFromEventList>
 8010080:	4603      	mov	r3, r0
 8010082:	2b00      	cmp	r3, #0
 8010084:	d012      	beq.n	80100ac <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8010086:	4b0d      	ldr	r3, [pc, #52]	@ (80100bc <xQueueGenericReset+0xd0>)
 8010088:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801008c:	601a      	str	r2, [r3, #0]
 801008e:	f3bf 8f4f 	dsb	sy
 8010092:	f3bf 8f6f 	isb	sy
 8010096:	e009      	b.n	80100ac <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8010098:	68fb      	ldr	r3, [r7, #12]
 801009a:	3310      	adds	r3, #16
 801009c:	4618      	mov	r0, r3
 801009e:	f7ff fc9b 	bl	800f9d8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80100a2:	68fb      	ldr	r3, [r7, #12]
 80100a4:	3324      	adds	r3, #36	@ 0x24
 80100a6:	4618      	mov	r0, r3
 80100a8:	f7ff fc96 	bl	800f9d8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80100ac:	f7ff feae 	bl	800fe0c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80100b0:	2301      	movs	r3, #1
}
 80100b2:	4618      	mov	r0, r3
 80100b4:	3710      	adds	r7, #16
 80100b6:	46bd      	mov	sp, r7
 80100b8:	bd80      	pop	{r7, pc}
 80100ba:	bf00      	nop
 80100bc:	e000ed04 	.word	0xe000ed04

080100c0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80100c0:	b580      	push	{r7, lr}
 80100c2:	b08e      	sub	sp, #56	@ 0x38
 80100c4:	af02      	add	r7, sp, #8
 80100c6:	60f8      	str	r0, [r7, #12]
 80100c8:	60b9      	str	r1, [r7, #8]
 80100ca:	607a      	str	r2, [r7, #4]
 80100cc:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80100ce:	68fb      	ldr	r3, [r7, #12]
 80100d0:	2b00      	cmp	r3, #0
 80100d2:	d10b      	bne.n	80100ec <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 80100d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80100d8:	f383 8811 	msr	BASEPRI, r3
 80100dc:	f3bf 8f6f 	isb	sy
 80100e0:	f3bf 8f4f 	dsb	sy
 80100e4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80100e6:	bf00      	nop
 80100e8:	bf00      	nop
 80100ea:	e7fd      	b.n	80100e8 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80100ec:	683b      	ldr	r3, [r7, #0]
 80100ee:	2b00      	cmp	r3, #0
 80100f0:	d10b      	bne.n	801010a <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 80100f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80100f6:	f383 8811 	msr	BASEPRI, r3
 80100fa:	f3bf 8f6f 	isb	sy
 80100fe:	f3bf 8f4f 	dsb	sy
 8010102:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8010104:	bf00      	nop
 8010106:	bf00      	nop
 8010108:	e7fd      	b.n	8010106 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 801010a:	687b      	ldr	r3, [r7, #4]
 801010c:	2b00      	cmp	r3, #0
 801010e:	d002      	beq.n	8010116 <xQueueGenericCreateStatic+0x56>
 8010110:	68bb      	ldr	r3, [r7, #8]
 8010112:	2b00      	cmp	r3, #0
 8010114:	d001      	beq.n	801011a <xQueueGenericCreateStatic+0x5a>
 8010116:	2301      	movs	r3, #1
 8010118:	e000      	b.n	801011c <xQueueGenericCreateStatic+0x5c>
 801011a:	2300      	movs	r3, #0
 801011c:	2b00      	cmp	r3, #0
 801011e:	d10b      	bne.n	8010138 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8010120:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010124:	f383 8811 	msr	BASEPRI, r3
 8010128:	f3bf 8f6f 	isb	sy
 801012c:	f3bf 8f4f 	dsb	sy
 8010130:	623b      	str	r3, [r7, #32]
}
 8010132:	bf00      	nop
 8010134:	bf00      	nop
 8010136:	e7fd      	b.n	8010134 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8010138:	687b      	ldr	r3, [r7, #4]
 801013a:	2b00      	cmp	r3, #0
 801013c:	d102      	bne.n	8010144 <xQueueGenericCreateStatic+0x84>
 801013e:	68bb      	ldr	r3, [r7, #8]
 8010140:	2b00      	cmp	r3, #0
 8010142:	d101      	bne.n	8010148 <xQueueGenericCreateStatic+0x88>
 8010144:	2301      	movs	r3, #1
 8010146:	e000      	b.n	801014a <xQueueGenericCreateStatic+0x8a>
 8010148:	2300      	movs	r3, #0
 801014a:	2b00      	cmp	r3, #0
 801014c:	d10b      	bne.n	8010166 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 801014e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010152:	f383 8811 	msr	BASEPRI, r3
 8010156:	f3bf 8f6f 	isb	sy
 801015a:	f3bf 8f4f 	dsb	sy
 801015e:	61fb      	str	r3, [r7, #28]
}
 8010160:	bf00      	nop
 8010162:	bf00      	nop
 8010164:	e7fd      	b.n	8010162 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8010166:	2350      	movs	r3, #80	@ 0x50
 8010168:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 801016a:	697b      	ldr	r3, [r7, #20]
 801016c:	2b50      	cmp	r3, #80	@ 0x50
 801016e:	d00b      	beq.n	8010188 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8010170:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010174:	f383 8811 	msr	BASEPRI, r3
 8010178:	f3bf 8f6f 	isb	sy
 801017c:	f3bf 8f4f 	dsb	sy
 8010180:	61bb      	str	r3, [r7, #24]
}
 8010182:	bf00      	nop
 8010184:	bf00      	nop
 8010186:	e7fd      	b.n	8010184 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8010188:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 801018a:	683b      	ldr	r3, [r7, #0]
 801018c:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 801018e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010190:	2b00      	cmp	r3, #0
 8010192:	d00d      	beq.n	80101b0 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8010194:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010196:	2201      	movs	r2, #1
 8010198:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 801019c:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80101a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80101a2:	9300      	str	r3, [sp, #0]
 80101a4:	4613      	mov	r3, r2
 80101a6:	687a      	ldr	r2, [r7, #4]
 80101a8:	68b9      	ldr	r1, [r7, #8]
 80101aa:	68f8      	ldr	r0, [r7, #12]
 80101ac:	f000 f840 	bl	8010230 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80101b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 80101b2:	4618      	mov	r0, r3
 80101b4:	3730      	adds	r7, #48	@ 0x30
 80101b6:	46bd      	mov	sp, r7
 80101b8:	bd80      	pop	{r7, pc}

080101ba <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80101ba:	b580      	push	{r7, lr}
 80101bc:	b08a      	sub	sp, #40	@ 0x28
 80101be:	af02      	add	r7, sp, #8
 80101c0:	60f8      	str	r0, [r7, #12]
 80101c2:	60b9      	str	r1, [r7, #8]
 80101c4:	4613      	mov	r3, r2
 80101c6:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80101c8:	68fb      	ldr	r3, [r7, #12]
 80101ca:	2b00      	cmp	r3, #0
 80101cc:	d10b      	bne.n	80101e6 <xQueueGenericCreate+0x2c>
	__asm volatile
 80101ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80101d2:	f383 8811 	msr	BASEPRI, r3
 80101d6:	f3bf 8f6f 	isb	sy
 80101da:	f3bf 8f4f 	dsb	sy
 80101de:	613b      	str	r3, [r7, #16]
}
 80101e0:	bf00      	nop
 80101e2:	bf00      	nop
 80101e4:	e7fd      	b.n	80101e2 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80101e6:	68fb      	ldr	r3, [r7, #12]
 80101e8:	68ba      	ldr	r2, [r7, #8]
 80101ea:	fb02 f303 	mul.w	r3, r2, r3
 80101ee:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80101f0:	69fb      	ldr	r3, [r7, #28]
 80101f2:	3350      	adds	r3, #80	@ 0x50
 80101f4:	4618      	mov	r0, r3
 80101f6:	f7ff fa01 	bl	800f5fc <pvPortMalloc>
 80101fa:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80101fc:	69bb      	ldr	r3, [r7, #24]
 80101fe:	2b00      	cmp	r3, #0
 8010200:	d011      	beq.n	8010226 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8010202:	69bb      	ldr	r3, [r7, #24]
 8010204:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8010206:	697b      	ldr	r3, [r7, #20]
 8010208:	3350      	adds	r3, #80	@ 0x50
 801020a:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 801020c:	69bb      	ldr	r3, [r7, #24]
 801020e:	2200      	movs	r2, #0
 8010210:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8010214:	79fa      	ldrb	r2, [r7, #7]
 8010216:	69bb      	ldr	r3, [r7, #24]
 8010218:	9300      	str	r3, [sp, #0]
 801021a:	4613      	mov	r3, r2
 801021c:	697a      	ldr	r2, [r7, #20]
 801021e:	68b9      	ldr	r1, [r7, #8]
 8010220:	68f8      	ldr	r0, [r7, #12]
 8010222:	f000 f805 	bl	8010230 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8010226:	69bb      	ldr	r3, [r7, #24]
	}
 8010228:	4618      	mov	r0, r3
 801022a:	3720      	adds	r7, #32
 801022c:	46bd      	mov	sp, r7
 801022e:	bd80      	pop	{r7, pc}

08010230 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8010230:	b580      	push	{r7, lr}
 8010232:	b084      	sub	sp, #16
 8010234:	af00      	add	r7, sp, #0
 8010236:	60f8      	str	r0, [r7, #12]
 8010238:	60b9      	str	r1, [r7, #8]
 801023a:	607a      	str	r2, [r7, #4]
 801023c:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 801023e:	68bb      	ldr	r3, [r7, #8]
 8010240:	2b00      	cmp	r3, #0
 8010242:	d103      	bne.n	801024c <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8010244:	69bb      	ldr	r3, [r7, #24]
 8010246:	69ba      	ldr	r2, [r7, #24]
 8010248:	601a      	str	r2, [r3, #0]
 801024a:	e002      	b.n	8010252 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 801024c:	69bb      	ldr	r3, [r7, #24]
 801024e:	687a      	ldr	r2, [r7, #4]
 8010250:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8010252:	69bb      	ldr	r3, [r7, #24]
 8010254:	68fa      	ldr	r2, [r7, #12]
 8010256:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8010258:	69bb      	ldr	r3, [r7, #24]
 801025a:	68ba      	ldr	r2, [r7, #8]
 801025c:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 801025e:	2101      	movs	r1, #1
 8010260:	69b8      	ldr	r0, [r7, #24]
 8010262:	f7ff fec3 	bl	800ffec <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8010266:	69bb      	ldr	r3, [r7, #24]
 8010268:	78fa      	ldrb	r2, [r7, #3]
 801026a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 801026e:	bf00      	nop
 8010270:	3710      	adds	r7, #16
 8010272:	46bd      	mov	sp, r7
 8010274:	bd80      	pop	{r7, pc}

08010276 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8010276:	b580      	push	{r7, lr}
 8010278:	b082      	sub	sp, #8
 801027a:	af00      	add	r7, sp, #0
 801027c:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 801027e:	687b      	ldr	r3, [r7, #4]
 8010280:	2b00      	cmp	r3, #0
 8010282:	d00e      	beq.n	80102a2 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8010284:	687b      	ldr	r3, [r7, #4]
 8010286:	2200      	movs	r2, #0
 8010288:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 801028a:	687b      	ldr	r3, [r7, #4]
 801028c:	2200      	movs	r2, #0
 801028e:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8010290:	687b      	ldr	r3, [r7, #4]
 8010292:	2200      	movs	r2, #0
 8010294:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8010296:	2300      	movs	r3, #0
 8010298:	2200      	movs	r2, #0
 801029a:	2100      	movs	r1, #0
 801029c:	6878      	ldr	r0, [r7, #4]
 801029e:	f000 f911 	bl	80104c4 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 80102a2:	bf00      	nop
 80102a4:	3708      	adds	r7, #8
 80102a6:	46bd      	mov	sp, r7
 80102a8:	bd80      	pop	{r7, pc}

080102aa <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 80102aa:	b580      	push	{r7, lr}
 80102ac:	b086      	sub	sp, #24
 80102ae:	af00      	add	r7, sp, #0
 80102b0:	4603      	mov	r3, r0
 80102b2:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 80102b4:	2301      	movs	r3, #1
 80102b6:	617b      	str	r3, [r7, #20]
 80102b8:	2300      	movs	r3, #0
 80102ba:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 80102bc:	79fb      	ldrb	r3, [r7, #7]
 80102be:	461a      	mov	r2, r3
 80102c0:	6939      	ldr	r1, [r7, #16]
 80102c2:	6978      	ldr	r0, [r7, #20]
 80102c4:	f7ff ff79 	bl	80101ba <xQueueGenericCreate>
 80102c8:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 80102ca:	68f8      	ldr	r0, [r7, #12]
 80102cc:	f7ff ffd3 	bl	8010276 <prvInitialiseMutex>

		return xNewQueue;
 80102d0:	68fb      	ldr	r3, [r7, #12]
	}
 80102d2:	4618      	mov	r0, r3
 80102d4:	3718      	adds	r7, #24
 80102d6:	46bd      	mov	sp, r7
 80102d8:	bd80      	pop	{r7, pc}

080102da <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 80102da:	b580      	push	{r7, lr}
 80102dc:	b088      	sub	sp, #32
 80102de:	af02      	add	r7, sp, #8
 80102e0:	4603      	mov	r3, r0
 80102e2:	6039      	str	r1, [r7, #0]
 80102e4:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 80102e6:	2301      	movs	r3, #1
 80102e8:	617b      	str	r3, [r7, #20]
 80102ea:	2300      	movs	r3, #0
 80102ec:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 80102ee:	79fb      	ldrb	r3, [r7, #7]
 80102f0:	9300      	str	r3, [sp, #0]
 80102f2:	683b      	ldr	r3, [r7, #0]
 80102f4:	2200      	movs	r2, #0
 80102f6:	6939      	ldr	r1, [r7, #16]
 80102f8:	6978      	ldr	r0, [r7, #20]
 80102fa:	f7ff fee1 	bl	80100c0 <xQueueGenericCreateStatic>
 80102fe:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8010300:	68f8      	ldr	r0, [r7, #12]
 8010302:	f7ff ffb8 	bl	8010276 <prvInitialiseMutex>

		return xNewQueue;
 8010306:	68fb      	ldr	r3, [r7, #12]
	}
 8010308:	4618      	mov	r0, r3
 801030a:	3718      	adds	r7, #24
 801030c:	46bd      	mov	sp, r7
 801030e:	bd80      	pop	{r7, pc}

08010310 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 8010310:	b590      	push	{r4, r7, lr}
 8010312:	b087      	sub	sp, #28
 8010314:	af00      	add	r7, sp, #0
 8010316:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8010318:	687b      	ldr	r3, [r7, #4]
 801031a:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 801031c:	693b      	ldr	r3, [r7, #16]
 801031e:	2b00      	cmp	r3, #0
 8010320:	d10b      	bne.n	801033a <xQueueGiveMutexRecursive+0x2a>
	__asm volatile
 8010322:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010326:	f383 8811 	msr	BASEPRI, r3
 801032a:	f3bf 8f6f 	isb	sy
 801032e:	f3bf 8f4f 	dsb	sy
 8010332:	60fb      	str	r3, [r7, #12]
}
 8010334:	bf00      	nop
 8010336:	bf00      	nop
 8010338:	e7fd      	b.n	8010336 <xQueueGiveMutexRecursive+0x26>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 801033a:	693b      	ldr	r3, [r7, #16]
 801033c:	689c      	ldr	r4, [r3, #8]
 801033e:	f001 fe47 	bl	8011fd0 <xTaskGetCurrentTaskHandle>
 8010342:	4603      	mov	r3, r0
 8010344:	429c      	cmp	r4, r3
 8010346:	d111      	bne.n	801036c <xQueueGiveMutexRecursive+0x5c>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 8010348:	693b      	ldr	r3, [r7, #16]
 801034a:	68db      	ldr	r3, [r3, #12]
 801034c:	1e5a      	subs	r2, r3, #1
 801034e:	693b      	ldr	r3, [r7, #16]
 8010350:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 8010352:	693b      	ldr	r3, [r7, #16]
 8010354:	68db      	ldr	r3, [r3, #12]
 8010356:	2b00      	cmp	r3, #0
 8010358:	d105      	bne.n	8010366 <xQueueGiveMutexRecursive+0x56>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 801035a:	2300      	movs	r3, #0
 801035c:	2200      	movs	r2, #0
 801035e:	2100      	movs	r1, #0
 8010360:	6938      	ldr	r0, [r7, #16]
 8010362:	f000 f8af 	bl	80104c4 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 8010366:	2301      	movs	r3, #1
 8010368:	617b      	str	r3, [r7, #20]
 801036a:	e001      	b.n	8010370 <xQueueGiveMutexRecursive+0x60>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 801036c:	2300      	movs	r3, #0
 801036e:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 8010370:	697b      	ldr	r3, [r7, #20]
	}
 8010372:	4618      	mov	r0, r3
 8010374:	371c      	adds	r7, #28
 8010376:	46bd      	mov	sp, r7
 8010378:	bd90      	pop	{r4, r7, pc}

0801037a <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 801037a:	b590      	push	{r4, r7, lr}
 801037c:	b087      	sub	sp, #28
 801037e:	af00      	add	r7, sp, #0
 8010380:	6078      	str	r0, [r7, #4]
 8010382:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8010384:	687b      	ldr	r3, [r7, #4]
 8010386:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8010388:	693b      	ldr	r3, [r7, #16]
 801038a:	2b00      	cmp	r3, #0
 801038c:	d10b      	bne.n	80103a6 <xQueueTakeMutexRecursive+0x2c>
	__asm volatile
 801038e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010392:	f383 8811 	msr	BASEPRI, r3
 8010396:	f3bf 8f6f 	isb	sy
 801039a:	f3bf 8f4f 	dsb	sy
 801039e:	60fb      	str	r3, [r7, #12]
}
 80103a0:	bf00      	nop
 80103a2:	bf00      	nop
 80103a4:	e7fd      	b.n	80103a2 <xQueueTakeMutexRecursive+0x28>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 80103a6:	693b      	ldr	r3, [r7, #16]
 80103a8:	689c      	ldr	r4, [r3, #8]
 80103aa:	f001 fe11 	bl	8011fd0 <xTaskGetCurrentTaskHandle>
 80103ae:	4603      	mov	r3, r0
 80103b0:	429c      	cmp	r4, r3
 80103b2:	d107      	bne.n	80103c4 <xQueueTakeMutexRecursive+0x4a>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 80103b4:	693b      	ldr	r3, [r7, #16]
 80103b6:	68db      	ldr	r3, [r3, #12]
 80103b8:	1c5a      	adds	r2, r3, #1
 80103ba:	693b      	ldr	r3, [r7, #16]
 80103bc:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 80103be:	2301      	movs	r3, #1
 80103c0:	617b      	str	r3, [r7, #20]
 80103c2:	e00c      	b.n	80103de <xQueueTakeMutexRecursive+0x64>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 80103c4:	6839      	ldr	r1, [r7, #0]
 80103c6:	6938      	ldr	r0, [r7, #16]
 80103c8:	f000 fb8e 	bl	8010ae8 <xQueueSemaphoreTake>
 80103cc:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 80103ce:	697b      	ldr	r3, [r7, #20]
 80103d0:	2b00      	cmp	r3, #0
 80103d2:	d004      	beq.n	80103de <xQueueTakeMutexRecursive+0x64>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 80103d4:	693b      	ldr	r3, [r7, #16]
 80103d6:	68db      	ldr	r3, [r3, #12]
 80103d8:	1c5a      	adds	r2, r3, #1
 80103da:	693b      	ldr	r3, [r7, #16]
 80103dc:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 80103de:	697b      	ldr	r3, [r7, #20]
	}
 80103e0:	4618      	mov	r0, r3
 80103e2:	371c      	adds	r7, #28
 80103e4:	46bd      	mov	sp, r7
 80103e6:	bd90      	pop	{r4, r7, pc}

080103e8 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 80103e8:	b580      	push	{r7, lr}
 80103ea:	b08a      	sub	sp, #40	@ 0x28
 80103ec:	af02      	add	r7, sp, #8
 80103ee:	60f8      	str	r0, [r7, #12]
 80103f0:	60b9      	str	r1, [r7, #8]
 80103f2:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 80103f4:	68fb      	ldr	r3, [r7, #12]
 80103f6:	2b00      	cmp	r3, #0
 80103f8:	d10b      	bne.n	8010412 <xQueueCreateCountingSemaphoreStatic+0x2a>
	__asm volatile
 80103fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80103fe:	f383 8811 	msr	BASEPRI, r3
 8010402:	f3bf 8f6f 	isb	sy
 8010406:	f3bf 8f4f 	dsb	sy
 801040a:	61bb      	str	r3, [r7, #24]
}
 801040c:	bf00      	nop
 801040e:	bf00      	nop
 8010410:	e7fd      	b.n	801040e <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 8010412:	68ba      	ldr	r2, [r7, #8]
 8010414:	68fb      	ldr	r3, [r7, #12]
 8010416:	429a      	cmp	r2, r3
 8010418:	d90b      	bls.n	8010432 <xQueueCreateCountingSemaphoreStatic+0x4a>
	__asm volatile
 801041a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801041e:	f383 8811 	msr	BASEPRI, r3
 8010422:	f3bf 8f6f 	isb	sy
 8010426:	f3bf 8f4f 	dsb	sy
 801042a:	617b      	str	r3, [r7, #20]
}
 801042c:	bf00      	nop
 801042e:	bf00      	nop
 8010430:	e7fd      	b.n	801042e <xQueueCreateCountingSemaphoreStatic+0x46>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8010432:	2302      	movs	r3, #2
 8010434:	9300      	str	r3, [sp, #0]
 8010436:	687b      	ldr	r3, [r7, #4]
 8010438:	2200      	movs	r2, #0
 801043a:	2100      	movs	r1, #0
 801043c:	68f8      	ldr	r0, [r7, #12]
 801043e:	f7ff fe3f 	bl	80100c0 <xQueueGenericCreateStatic>
 8010442:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 8010444:	69fb      	ldr	r3, [r7, #28]
 8010446:	2b00      	cmp	r3, #0
 8010448:	d002      	beq.n	8010450 <xQueueCreateCountingSemaphoreStatic+0x68>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 801044a:	69fb      	ldr	r3, [r7, #28]
 801044c:	68ba      	ldr	r2, [r7, #8]
 801044e:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8010450:	69fb      	ldr	r3, [r7, #28]
	}
 8010452:	4618      	mov	r0, r3
 8010454:	3720      	adds	r7, #32
 8010456:	46bd      	mov	sp, r7
 8010458:	bd80      	pop	{r7, pc}

0801045a <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 801045a:	b580      	push	{r7, lr}
 801045c:	b086      	sub	sp, #24
 801045e:	af00      	add	r7, sp, #0
 8010460:	6078      	str	r0, [r7, #4]
 8010462:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8010464:	687b      	ldr	r3, [r7, #4]
 8010466:	2b00      	cmp	r3, #0
 8010468:	d10b      	bne.n	8010482 <xQueueCreateCountingSemaphore+0x28>
	__asm volatile
 801046a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801046e:	f383 8811 	msr	BASEPRI, r3
 8010472:	f3bf 8f6f 	isb	sy
 8010476:	f3bf 8f4f 	dsb	sy
 801047a:	613b      	str	r3, [r7, #16]
}
 801047c:	bf00      	nop
 801047e:	bf00      	nop
 8010480:	e7fd      	b.n	801047e <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 8010482:	683a      	ldr	r2, [r7, #0]
 8010484:	687b      	ldr	r3, [r7, #4]
 8010486:	429a      	cmp	r2, r3
 8010488:	d90b      	bls.n	80104a2 <xQueueCreateCountingSemaphore+0x48>
	__asm volatile
 801048a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801048e:	f383 8811 	msr	BASEPRI, r3
 8010492:	f3bf 8f6f 	isb	sy
 8010496:	f3bf 8f4f 	dsb	sy
 801049a:	60fb      	str	r3, [r7, #12]
}
 801049c:	bf00      	nop
 801049e:	bf00      	nop
 80104a0:	e7fd      	b.n	801049e <xQueueCreateCountingSemaphore+0x44>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 80104a2:	2202      	movs	r2, #2
 80104a4:	2100      	movs	r1, #0
 80104a6:	6878      	ldr	r0, [r7, #4]
 80104a8:	f7ff fe87 	bl	80101ba <xQueueGenericCreate>
 80104ac:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 80104ae:	697b      	ldr	r3, [r7, #20]
 80104b0:	2b00      	cmp	r3, #0
 80104b2:	d002      	beq.n	80104ba <xQueueCreateCountingSemaphore+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 80104b4:	697b      	ldr	r3, [r7, #20]
 80104b6:	683a      	ldr	r2, [r7, #0]
 80104b8:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 80104ba:	697b      	ldr	r3, [r7, #20]
	}
 80104bc:	4618      	mov	r0, r3
 80104be:	3718      	adds	r7, #24
 80104c0:	46bd      	mov	sp, r7
 80104c2:	bd80      	pop	{r7, pc}

080104c4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80104c4:	b580      	push	{r7, lr}
 80104c6:	b08e      	sub	sp, #56	@ 0x38
 80104c8:	af00      	add	r7, sp, #0
 80104ca:	60f8      	str	r0, [r7, #12]
 80104cc:	60b9      	str	r1, [r7, #8]
 80104ce:	607a      	str	r2, [r7, #4]
 80104d0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80104d2:	2300      	movs	r3, #0
 80104d4:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80104d6:	68fb      	ldr	r3, [r7, #12]
 80104d8:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80104da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80104dc:	2b00      	cmp	r3, #0
 80104de:	d10b      	bne.n	80104f8 <xQueueGenericSend+0x34>
	__asm volatile
 80104e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80104e4:	f383 8811 	msr	BASEPRI, r3
 80104e8:	f3bf 8f6f 	isb	sy
 80104ec:	f3bf 8f4f 	dsb	sy
 80104f0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80104f2:	bf00      	nop
 80104f4:	bf00      	nop
 80104f6:	e7fd      	b.n	80104f4 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80104f8:	68bb      	ldr	r3, [r7, #8]
 80104fa:	2b00      	cmp	r3, #0
 80104fc:	d103      	bne.n	8010506 <xQueueGenericSend+0x42>
 80104fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010500:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010502:	2b00      	cmp	r3, #0
 8010504:	d101      	bne.n	801050a <xQueueGenericSend+0x46>
 8010506:	2301      	movs	r3, #1
 8010508:	e000      	b.n	801050c <xQueueGenericSend+0x48>
 801050a:	2300      	movs	r3, #0
 801050c:	2b00      	cmp	r3, #0
 801050e:	d10b      	bne.n	8010528 <xQueueGenericSend+0x64>
	__asm volatile
 8010510:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010514:	f383 8811 	msr	BASEPRI, r3
 8010518:	f3bf 8f6f 	isb	sy
 801051c:	f3bf 8f4f 	dsb	sy
 8010520:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8010522:	bf00      	nop
 8010524:	bf00      	nop
 8010526:	e7fd      	b.n	8010524 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8010528:	683b      	ldr	r3, [r7, #0]
 801052a:	2b02      	cmp	r3, #2
 801052c:	d103      	bne.n	8010536 <xQueueGenericSend+0x72>
 801052e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010530:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010532:	2b01      	cmp	r3, #1
 8010534:	d101      	bne.n	801053a <xQueueGenericSend+0x76>
 8010536:	2301      	movs	r3, #1
 8010538:	e000      	b.n	801053c <xQueueGenericSend+0x78>
 801053a:	2300      	movs	r3, #0
 801053c:	2b00      	cmp	r3, #0
 801053e:	d10b      	bne.n	8010558 <xQueueGenericSend+0x94>
	__asm volatile
 8010540:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010544:	f383 8811 	msr	BASEPRI, r3
 8010548:	f3bf 8f6f 	isb	sy
 801054c:	f3bf 8f4f 	dsb	sy
 8010550:	623b      	str	r3, [r7, #32]
}
 8010552:	bf00      	nop
 8010554:	bf00      	nop
 8010556:	e7fd      	b.n	8010554 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8010558:	f001 fd4a 	bl	8011ff0 <xTaskGetSchedulerState>
 801055c:	4603      	mov	r3, r0
 801055e:	2b00      	cmp	r3, #0
 8010560:	d102      	bne.n	8010568 <xQueueGenericSend+0xa4>
 8010562:	687b      	ldr	r3, [r7, #4]
 8010564:	2b00      	cmp	r3, #0
 8010566:	d101      	bne.n	801056c <xQueueGenericSend+0xa8>
 8010568:	2301      	movs	r3, #1
 801056a:	e000      	b.n	801056e <xQueueGenericSend+0xaa>
 801056c:	2300      	movs	r3, #0
 801056e:	2b00      	cmp	r3, #0
 8010570:	d10b      	bne.n	801058a <xQueueGenericSend+0xc6>
	__asm volatile
 8010572:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010576:	f383 8811 	msr	BASEPRI, r3
 801057a:	f3bf 8f6f 	isb	sy
 801057e:	f3bf 8f4f 	dsb	sy
 8010582:	61fb      	str	r3, [r7, #28]
}
 8010584:	bf00      	nop
 8010586:	bf00      	nop
 8010588:	e7fd      	b.n	8010586 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 801058a:	f7ff fc0d 	bl	800fda8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 801058e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010590:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8010592:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010594:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010596:	429a      	cmp	r2, r3
 8010598:	d302      	bcc.n	80105a0 <xQueueGenericSend+0xdc>
 801059a:	683b      	ldr	r3, [r7, #0]
 801059c:	2b02      	cmp	r3, #2
 801059e:	d129      	bne.n	80105f4 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80105a0:	683a      	ldr	r2, [r7, #0]
 80105a2:	68b9      	ldr	r1, [r7, #8]
 80105a4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80105a6:	f000 fc6d 	bl	8010e84 <prvCopyDataToQueue>
 80105aa:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80105ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80105ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80105b0:	2b00      	cmp	r3, #0
 80105b2:	d010      	beq.n	80105d6 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80105b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80105b6:	3324      	adds	r3, #36	@ 0x24
 80105b8:	4618      	mov	r0, r3
 80105ba:	f001 fb43 	bl	8011c44 <xTaskRemoveFromEventList>
 80105be:	4603      	mov	r3, r0
 80105c0:	2b00      	cmp	r3, #0
 80105c2:	d013      	beq.n	80105ec <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80105c4:	4b3f      	ldr	r3, [pc, #252]	@ (80106c4 <xQueueGenericSend+0x200>)
 80105c6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80105ca:	601a      	str	r2, [r3, #0]
 80105cc:	f3bf 8f4f 	dsb	sy
 80105d0:	f3bf 8f6f 	isb	sy
 80105d4:	e00a      	b.n	80105ec <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80105d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80105d8:	2b00      	cmp	r3, #0
 80105da:	d007      	beq.n	80105ec <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80105dc:	4b39      	ldr	r3, [pc, #228]	@ (80106c4 <xQueueGenericSend+0x200>)
 80105de:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80105e2:	601a      	str	r2, [r3, #0]
 80105e4:	f3bf 8f4f 	dsb	sy
 80105e8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80105ec:	f7ff fc0e 	bl	800fe0c <vPortExitCritical>
				return pdPASS;
 80105f0:	2301      	movs	r3, #1
 80105f2:	e063      	b.n	80106bc <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80105f4:	687b      	ldr	r3, [r7, #4]
 80105f6:	2b00      	cmp	r3, #0
 80105f8:	d103      	bne.n	8010602 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80105fa:	f7ff fc07 	bl	800fe0c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80105fe:	2300      	movs	r3, #0
 8010600:	e05c      	b.n	80106bc <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8010602:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010604:	2b00      	cmp	r3, #0
 8010606:	d106      	bne.n	8010616 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8010608:	f107 0314 	add.w	r3, r7, #20
 801060c:	4618      	mov	r0, r3
 801060e:	f001 fb7d 	bl	8011d0c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8010612:	2301      	movs	r3, #1
 8010614:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8010616:	f7ff fbf9 	bl	800fe0c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 801061a:	f001 f8af 	bl	801177c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 801061e:	f7ff fbc3 	bl	800fda8 <vPortEnterCritical>
 8010622:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010624:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8010628:	b25b      	sxtb	r3, r3
 801062a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801062e:	d103      	bne.n	8010638 <xQueueGenericSend+0x174>
 8010630:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010632:	2200      	movs	r2, #0
 8010634:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8010638:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801063a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 801063e:	b25b      	sxtb	r3, r3
 8010640:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010644:	d103      	bne.n	801064e <xQueueGenericSend+0x18a>
 8010646:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010648:	2200      	movs	r2, #0
 801064a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 801064e:	f7ff fbdd 	bl	800fe0c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8010652:	1d3a      	adds	r2, r7, #4
 8010654:	f107 0314 	add.w	r3, r7, #20
 8010658:	4611      	mov	r1, r2
 801065a:	4618      	mov	r0, r3
 801065c:	f001 fb6c 	bl	8011d38 <xTaskCheckForTimeOut>
 8010660:	4603      	mov	r3, r0
 8010662:	2b00      	cmp	r3, #0
 8010664:	d124      	bne.n	80106b0 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8010666:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8010668:	f000 fd04 	bl	8011074 <prvIsQueueFull>
 801066c:	4603      	mov	r3, r0
 801066e:	2b00      	cmp	r3, #0
 8010670:	d018      	beq.n	80106a4 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8010672:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010674:	3310      	adds	r3, #16
 8010676:	687a      	ldr	r2, [r7, #4]
 8010678:	4611      	mov	r1, r2
 801067a:	4618      	mov	r0, r3
 801067c:	f001 fa90 	bl	8011ba0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8010680:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8010682:	f000 fc8f 	bl	8010fa4 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8010686:	f001 f887 	bl	8011798 <xTaskResumeAll>
 801068a:	4603      	mov	r3, r0
 801068c:	2b00      	cmp	r3, #0
 801068e:	f47f af7c 	bne.w	801058a <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8010692:	4b0c      	ldr	r3, [pc, #48]	@ (80106c4 <xQueueGenericSend+0x200>)
 8010694:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010698:	601a      	str	r2, [r3, #0]
 801069a:	f3bf 8f4f 	dsb	sy
 801069e:	f3bf 8f6f 	isb	sy
 80106a2:	e772      	b.n	801058a <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80106a4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80106a6:	f000 fc7d 	bl	8010fa4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80106aa:	f001 f875 	bl	8011798 <xTaskResumeAll>
 80106ae:	e76c      	b.n	801058a <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80106b0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80106b2:	f000 fc77 	bl	8010fa4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80106b6:	f001 f86f 	bl	8011798 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80106ba:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80106bc:	4618      	mov	r0, r3
 80106be:	3738      	adds	r7, #56	@ 0x38
 80106c0:	46bd      	mov	sp, r7
 80106c2:	bd80      	pop	{r7, pc}
 80106c4:	e000ed04 	.word	0xe000ed04

080106c8 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80106c8:	b580      	push	{r7, lr}
 80106ca:	b090      	sub	sp, #64	@ 0x40
 80106cc:	af00      	add	r7, sp, #0
 80106ce:	60f8      	str	r0, [r7, #12]
 80106d0:	60b9      	str	r1, [r7, #8]
 80106d2:	607a      	str	r2, [r7, #4]
 80106d4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80106d6:	68fb      	ldr	r3, [r7, #12]
 80106d8:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 80106da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80106dc:	2b00      	cmp	r3, #0
 80106de:	d10b      	bne.n	80106f8 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 80106e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80106e4:	f383 8811 	msr	BASEPRI, r3
 80106e8:	f3bf 8f6f 	isb	sy
 80106ec:	f3bf 8f4f 	dsb	sy
 80106f0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80106f2:	bf00      	nop
 80106f4:	bf00      	nop
 80106f6:	e7fd      	b.n	80106f4 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80106f8:	68bb      	ldr	r3, [r7, #8]
 80106fa:	2b00      	cmp	r3, #0
 80106fc:	d103      	bne.n	8010706 <xQueueGenericSendFromISR+0x3e>
 80106fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010700:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010702:	2b00      	cmp	r3, #0
 8010704:	d101      	bne.n	801070a <xQueueGenericSendFromISR+0x42>
 8010706:	2301      	movs	r3, #1
 8010708:	e000      	b.n	801070c <xQueueGenericSendFromISR+0x44>
 801070a:	2300      	movs	r3, #0
 801070c:	2b00      	cmp	r3, #0
 801070e:	d10b      	bne.n	8010728 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8010710:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010714:	f383 8811 	msr	BASEPRI, r3
 8010718:	f3bf 8f6f 	isb	sy
 801071c:	f3bf 8f4f 	dsb	sy
 8010720:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8010722:	bf00      	nop
 8010724:	bf00      	nop
 8010726:	e7fd      	b.n	8010724 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8010728:	683b      	ldr	r3, [r7, #0]
 801072a:	2b02      	cmp	r3, #2
 801072c:	d103      	bne.n	8010736 <xQueueGenericSendFromISR+0x6e>
 801072e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010730:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010732:	2b01      	cmp	r3, #1
 8010734:	d101      	bne.n	801073a <xQueueGenericSendFromISR+0x72>
 8010736:	2301      	movs	r3, #1
 8010738:	e000      	b.n	801073c <xQueueGenericSendFromISR+0x74>
 801073a:	2300      	movs	r3, #0
 801073c:	2b00      	cmp	r3, #0
 801073e:	d10b      	bne.n	8010758 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8010740:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010744:	f383 8811 	msr	BASEPRI, r3
 8010748:	f3bf 8f6f 	isb	sy
 801074c:	f3bf 8f4f 	dsb	sy
 8010750:	623b      	str	r3, [r7, #32]
}
 8010752:	bf00      	nop
 8010754:	bf00      	nop
 8010756:	e7fd      	b.n	8010754 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8010758:	f7ff fc06 	bl	800ff68 <vPortValidateInterruptPriority>
	__asm volatile
 801075c:	f3ef 8211 	mrs	r2, BASEPRI
 8010760:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010764:	f383 8811 	msr	BASEPRI, r3
 8010768:	f3bf 8f6f 	isb	sy
 801076c:	f3bf 8f4f 	dsb	sy
 8010770:	61fa      	str	r2, [r7, #28]
 8010772:	61bb      	str	r3, [r7, #24]
	return ulOriginalBASEPRI;
 8010774:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8010776:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8010778:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801077a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 801077c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801077e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010780:	429a      	cmp	r2, r3
 8010782:	d302      	bcc.n	801078a <xQueueGenericSendFromISR+0xc2>
 8010784:	683b      	ldr	r3, [r7, #0]
 8010786:	2b02      	cmp	r3, #2
 8010788:	d12f      	bne.n	80107ea <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 801078a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801078c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8010790:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8010794:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010796:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010798:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 801079a:	683a      	ldr	r2, [r7, #0]
 801079c:	68b9      	ldr	r1, [r7, #8]
 801079e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80107a0:	f000 fb70 	bl	8010e84 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80107a4:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 80107a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80107ac:	d112      	bne.n	80107d4 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80107ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80107b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80107b2:	2b00      	cmp	r3, #0
 80107b4:	d016      	beq.n	80107e4 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80107b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80107b8:	3324      	adds	r3, #36	@ 0x24
 80107ba:	4618      	mov	r0, r3
 80107bc:	f001 fa42 	bl	8011c44 <xTaskRemoveFromEventList>
 80107c0:	4603      	mov	r3, r0
 80107c2:	2b00      	cmp	r3, #0
 80107c4:	d00e      	beq.n	80107e4 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80107c6:	687b      	ldr	r3, [r7, #4]
 80107c8:	2b00      	cmp	r3, #0
 80107ca:	d00b      	beq.n	80107e4 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80107cc:	687b      	ldr	r3, [r7, #4]
 80107ce:	2201      	movs	r2, #1
 80107d0:	601a      	str	r2, [r3, #0]
 80107d2:	e007      	b.n	80107e4 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80107d4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80107d8:	3301      	adds	r3, #1
 80107da:	b2db      	uxtb	r3, r3
 80107dc:	b25a      	sxtb	r2, r3
 80107de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80107e0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80107e4:	2301      	movs	r3, #1
 80107e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 80107e8:	e001      	b.n	80107ee <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80107ea:	2300      	movs	r3, #0
 80107ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80107ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80107f0:	617b      	str	r3, [r7, #20]
	__asm volatile
 80107f2:	697b      	ldr	r3, [r7, #20]
 80107f4:	f383 8811 	msr	BASEPRI, r3
}
 80107f8:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80107fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80107fc:	4618      	mov	r0, r3
 80107fe:	3740      	adds	r7, #64	@ 0x40
 8010800:	46bd      	mov	sp, r7
 8010802:	bd80      	pop	{r7, pc}

08010804 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8010804:	b580      	push	{r7, lr}
 8010806:	b08e      	sub	sp, #56	@ 0x38
 8010808:	af00      	add	r7, sp, #0
 801080a:	6078      	str	r0, [r7, #4]
 801080c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 801080e:	687b      	ldr	r3, [r7, #4]
 8010810:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8010812:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010814:	2b00      	cmp	r3, #0
 8010816:	d10b      	bne.n	8010830 <xQueueGiveFromISR+0x2c>
	__asm volatile
 8010818:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801081c:	f383 8811 	msr	BASEPRI, r3
 8010820:	f3bf 8f6f 	isb	sy
 8010824:	f3bf 8f4f 	dsb	sy
 8010828:	623b      	str	r3, [r7, #32]
}
 801082a:	bf00      	nop
 801082c:	bf00      	nop
 801082e:	e7fd      	b.n	801082c <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8010830:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010832:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010834:	2b00      	cmp	r3, #0
 8010836:	d00b      	beq.n	8010850 <xQueueGiveFromISR+0x4c>
	__asm volatile
 8010838:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801083c:	f383 8811 	msr	BASEPRI, r3
 8010840:	f3bf 8f6f 	isb	sy
 8010844:	f3bf 8f4f 	dsb	sy
 8010848:	61fb      	str	r3, [r7, #28]
}
 801084a:	bf00      	nop
 801084c:	bf00      	nop
 801084e:	e7fd      	b.n	801084c <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8010850:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010852:	681b      	ldr	r3, [r3, #0]
 8010854:	2b00      	cmp	r3, #0
 8010856:	d103      	bne.n	8010860 <xQueueGiveFromISR+0x5c>
 8010858:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801085a:	689b      	ldr	r3, [r3, #8]
 801085c:	2b00      	cmp	r3, #0
 801085e:	d101      	bne.n	8010864 <xQueueGiveFromISR+0x60>
 8010860:	2301      	movs	r3, #1
 8010862:	e000      	b.n	8010866 <xQueueGiveFromISR+0x62>
 8010864:	2300      	movs	r3, #0
 8010866:	2b00      	cmp	r3, #0
 8010868:	d10b      	bne.n	8010882 <xQueueGiveFromISR+0x7e>
	__asm volatile
 801086a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801086e:	f383 8811 	msr	BASEPRI, r3
 8010872:	f3bf 8f6f 	isb	sy
 8010876:	f3bf 8f4f 	dsb	sy
 801087a:	61bb      	str	r3, [r7, #24]
}
 801087c:	bf00      	nop
 801087e:	bf00      	nop
 8010880:	e7fd      	b.n	801087e <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8010882:	f7ff fb71 	bl	800ff68 <vPortValidateInterruptPriority>
	__asm volatile
 8010886:	f3ef 8211 	mrs	r2, BASEPRI
 801088a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801088e:	f383 8811 	msr	BASEPRI, r3
 8010892:	f3bf 8f6f 	isb	sy
 8010896:	f3bf 8f4f 	dsb	sy
 801089a:	617a      	str	r2, [r7, #20]
 801089c:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 801089e:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80108a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80108a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80108a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80108a6:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 80108a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80108aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80108ac:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80108ae:	429a      	cmp	r2, r3
 80108b0:	d22b      	bcs.n	801090a <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80108b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80108b4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80108b8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80108bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80108be:	1c5a      	adds	r2, r3, #1
 80108c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80108c2:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80108c4:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80108c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80108cc:	d112      	bne.n	80108f4 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80108ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80108d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80108d2:	2b00      	cmp	r3, #0
 80108d4:	d016      	beq.n	8010904 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80108d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80108d8:	3324      	adds	r3, #36	@ 0x24
 80108da:	4618      	mov	r0, r3
 80108dc:	f001 f9b2 	bl	8011c44 <xTaskRemoveFromEventList>
 80108e0:	4603      	mov	r3, r0
 80108e2:	2b00      	cmp	r3, #0
 80108e4:	d00e      	beq.n	8010904 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80108e6:	683b      	ldr	r3, [r7, #0]
 80108e8:	2b00      	cmp	r3, #0
 80108ea:	d00b      	beq.n	8010904 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80108ec:	683b      	ldr	r3, [r7, #0]
 80108ee:	2201      	movs	r2, #1
 80108f0:	601a      	str	r2, [r3, #0]
 80108f2:	e007      	b.n	8010904 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80108f4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80108f8:	3301      	adds	r3, #1
 80108fa:	b2db      	uxtb	r3, r3
 80108fc:	b25a      	sxtb	r2, r3
 80108fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010900:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8010904:	2301      	movs	r3, #1
 8010906:	637b      	str	r3, [r7, #52]	@ 0x34
 8010908:	e001      	b.n	801090e <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 801090a:	2300      	movs	r3, #0
 801090c:	637b      	str	r3, [r7, #52]	@ 0x34
 801090e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010910:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8010912:	68fb      	ldr	r3, [r7, #12]
 8010914:	f383 8811 	msr	BASEPRI, r3
}
 8010918:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 801091a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 801091c:	4618      	mov	r0, r3
 801091e:	3738      	adds	r7, #56	@ 0x38
 8010920:	46bd      	mov	sp, r7
 8010922:	bd80      	pop	{r7, pc}

08010924 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8010924:	b580      	push	{r7, lr}
 8010926:	b08c      	sub	sp, #48	@ 0x30
 8010928:	af00      	add	r7, sp, #0
 801092a:	60f8      	str	r0, [r7, #12]
 801092c:	60b9      	str	r1, [r7, #8]
 801092e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8010930:	2300      	movs	r3, #0
 8010932:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8010934:	68fb      	ldr	r3, [r7, #12]
 8010936:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8010938:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801093a:	2b00      	cmp	r3, #0
 801093c:	d10b      	bne.n	8010956 <xQueueReceive+0x32>
	__asm volatile
 801093e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010942:	f383 8811 	msr	BASEPRI, r3
 8010946:	f3bf 8f6f 	isb	sy
 801094a:	f3bf 8f4f 	dsb	sy
 801094e:	623b      	str	r3, [r7, #32]
}
 8010950:	bf00      	nop
 8010952:	bf00      	nop
 8010954:	e7fd      	b.n	8010952 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8010956:	68bb      	ldr	r3, [r7, #8]
 8010958:	2b00      	cmp	r3, #0
 801095a:	d103      	bne.n	8010964 <xQueueReceive+0x40>
 801095c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801095e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010960:	2b00      	cmp	r3, #0
 8010962:	d101      	bne.n	8010968 <xQueueReceive+0x44>
 8010964:	2301      	movs	r3, #1
 8010966:	e000      	b.n	801096a <xQueueReceive+0x46>
 8010968:	2300      	movs	r3, #0
 801096a:	2b00      	cmp	r3, #0
 801096c:	d10b      	bne.n	8010986 <xQueueReceive+0x62>
	__asm volatile
 801096e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010972:	f383 8811 	msr	BASEPRI, r3
 8010976:	f3bf 8f6f 	isb	sy
 801097a:	f3bf 8f4f 	dsb	sy
 801097e:	61fb      	str	r3, [r7, #28]
}
 8010980:	bf00      	nop
 8010982:	bf00      	nop
 8010984:	e7fd      	b.n	8010982 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8010986:	f001 fb33 	bl	8011ff0 <xTaskGetSchedulerState>
 801098a:	4603      	mov	r3, r0
 801098c:	2b00      	cmp	r3, #0
 801098e:	d102      	bne.n	8010996 <xQueueReceive+0x72>
 8010990:	687b      	ldr	r3, [r7, #4]
 8010992:	2b00      	cmp	r3, #0
 8010994:	d101      	bne.n	801099a <xQueueReceive+0x76>
 8010996:	2301      	movs	r3, #1
 8010998:	e000      	b.n	801099c <xQueueReceive+0x78>
 801099a:	2300      	movs	r3, #0
 801099c:	2b00      	cmp	r3, #0
 801099e:	d10b      	bne.n	80109b8 <xQueueReceive+0x94>
	__asm volatile
 80109a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80109a4:	f383 8811 	msr	BASEPRI, r3
 80109a8:	f3bf 8f6f 	isb	sy
 80109ac:	f3bf 8f4f 	dsb	sy
 80109b0:	61bb      	str	r3, [r7, #24]
}
 80109b2:	bf00      	nop
 80109b4:	bf00      	nop
 80109b6:	e7fd      	b.n	80109b4 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80109b8:	f7ff f9f6 	bl	800fda8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80109bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80109be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80109c0:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80109c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80109c4:	2b00      	cmp	r3, #0
 80109c6:	d01f      	beq.n	8010a08 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80109c8:	68b9      	ldr	r1, [r7, #8]
 80109ca:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80109cc:	f000 fac4 	bl	8010f58 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80109d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80109d2:	1e5a      	subs	r2, r3, #1
 80109d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80109d6:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80109d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80109da:	691b      	ldr	r3, [r3, #16]
 80109dc:	2b00      	cmp	r3, #0
 80109de:	d00f      	beq.n	8010a00 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80109e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80109e2:	3310      	adds	r3, #16
 80109e4:	4618      	mov	r0, r3
 80109e6:	f001 f92d 	bl	8011c44 <xTaskRemoveFromEventList>
 80109ea:	4603      	mov	r3, r0
 80109ec:	2b00      	cmp	r3, #0
 80109ee:	d007      	beq.n	8010a00 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80109f0:	4b3c      	ldr	r3, [pc, #240]	@ (8010ae4 <xQueueReceive+0x1c0>)
 80109f2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80109f6:	601a      	str	r2, [r3, #0]
 80109f8:	f3bf 8f4f 	dsb	sy
 80109fc:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8010a00:	f7ff fa04 	bl	800fe0c <vPortExitCritical>
				return pdPASS;
 8010a04:	2301      	movs	r3, #1
 8010a06:	e069      	b.n	8010adc <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8010a08:	687b      	ldr	r3, [r7, #4]
 8010a0a:	2b00      	cmp	r3, #0
 8010a0c:	d103      	bne.n	8010a16 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8010a0e:	f7ff f9fd 	bl	800fe0c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8010a12:	2300      	movs	r3, #0
 8010a14:	e062      	b.n	8010adc <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8010a16:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010a18:	2b00      	cmp	r3, #0
 8010a1a:	d106      	bne.n	8010a2a <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8010a1c:	f107 0310 	add.w	r3, r7, #16
 8010a20:	4618      	mov	r0, r3
 8010a22:	f001 f973 	bl	8011d0c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8010a26:	2301      	movs	r3, #1
 8010a28:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8010a2a:	f7ff f9ef 	bl	800fe0c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8010a2e:	f000 fea5 	bl	801177c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8010a32:	f7ff f9b9 	bl	800fda8 <vPortEnterCritical>
 8010a36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010a38:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8010a3c:	b25b      	sxtb	r3, r3
 8010a3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010a42:	d103      	bne.n	8010a4c <xQueueReceive+0x128>
 8010a44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010a46:	2200      	movs	r2, #0
 8010a48:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8010a4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010a4e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8010a52:	b25b      	sxtb	r3, r3
 8010a54:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010a58:	d103      	bne.n	8010a62 <xQueueReceive+0x13e>
 8010a5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010a5c:	2200      	movs	r2, #0
 8010a5e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8010a62:	f7ff f9d3 	bl	800fe0c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8010a66:	1d3a      	adds	r2, r7, #4
 8010a68:	f107 0310 	add.w	r3, r7, #16
 8010a6c:	4611      	mov	r1, r2
 8010a6e:	4618      	mov	r0, r3
 8010a70:	f001 f962 	bl	8011d38 <xTaskCheckForTimeOut>
 8010a74:	4603      	mov	r3, r0
 8010a76:	2b00      	cmp	r3, #0
 8010a78:	d123      	bne.n	8010ac2 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8010a7a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8010a7c:	f000 fae4 	bl	8011048 <prvIsQueueEmpty>
 8010a80:	4603      	mov	r3, r0
 8010a82:	2b00      	cmp	r3, #0
 8010a84:	d017      	beq.n	8010ab6 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8010a86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010a88:	3324      	adds	r3, #36	@ 0x24
 8010a8a:	687a      	ldr	r2, [r7, #4]
 8010a8c:	4611      	mov	r1, r2
 8010a8e:	4618      	mov	r0, r3
 8010a90:	f001 f886 	bl	8011ba0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8010a94:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8010a96:	f000 fa85 	bl	8010fa4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8010a9a:	f000 fe7d 	bl	8011798 <xTaskResumeAll>
 8010a9e:	4603      	mov	r3, r0
 8010aa0:	2b00      	cmp	r3, #0
 8010aa2:	d189      	bne.n	80109b8 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8010aa4:	4b0f      	ldr	r3, [pc, #60]	@ (8010ae4 <xQueueReceive+0x1c0>)
 8010aa6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010aaa:	601a      	str	r2, [r3, #0]
 8010aac:	f3bf 8f4f 	dsb	sy
 8010ab0:	f3bf 8f6f 	isb	sy
 8010ab4:	e780      	b.n	80109b8 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8010ab6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8010ab8:	f000 fa74 	bl	8010fa4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8010abc:	f000 fe6c 	bl	8011798 <xTaskResumeAll>
 8010ac0:	e77a      	b.n	80109b8 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8010ac2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8010ac4:	f000 fa6e 	bl	8010fa4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8010ac8:	f000 fe66 	bl	8011798 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8010acc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8010ace:	f000 fabb 	bl	8011048 <prvIsQueueEmpty>
 8010ad2:	4603      	mov	r3, r0
 8010ad4:	2b00      	cmp	r3, #0
 8010ad6:	f43f af6f 	beq.w	80109b8 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8010ada:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8010adc:	4618      	mov	r0, r3
 8010ade:	3730      	adds	r7, #48	@ 0x30
 8010ae0:	46bd      	mov	sp, r7
 8010ae2:	bd80      	pop	{r7, pc}
 8010ae4:	e000ed04 	.word	0xe000ed04

08010ae8 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8010ae8:	b580      	push	{r7, lr}
 8010aea:	b08e      	sub	sp, #56	@ 0x38
 8010aec:	af00      	add	r7, sp, #0
 8010aee:	6078      	str	r0, [r7, #4]
 8010af0:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8010af2:	2300      	movs	r3, #0
 8010af4:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8010af6:	687b      	ldr	r3, [r7, #4]
 8010af8:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8010afa:	2300      	movs	r3, #0
 8010afc:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8010afe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010b00:	2b00      	cmp	r3, #0
 8010b02:	d10b      	bne.n	8010b1c <xQueueSemaphoreTake+0x34>
	__asm volatile
 8010b04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010b08:	f383 8811 	msr	BASEPRI, r3
 8010b0c:	f3bf 8f6f 	isb	sy
 8010b10:	f3bf 8f4f 	dsb	sy
 8010b14:	623b      	str	r3, [r7, #32]
}
 8010b16:	bf00      	nop
 8010b18:	bf00      	nop
 8010b1a:	e7fd      	b.n	8010b18 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8010b1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010b1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010b20:	2b00      	cmp	r3, #0
 8010b22:	d00b      	beq.n	8010b3c <xQueueSemaphoreTake+0x54>
	__asm volatile
 8010b24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010b28:	f383 8811 	msr	BASEPRI, r3
 8010b2c:	f3bf 8f6f 	isb	sy
 8010b30:	f3bf 8f4f 	dsb	sy
 8010b34:	61fb      	str	r3, [r7, #28]
}
 8010b36:	bf00      	nop
 8010b38:	bf00      	nop
 8010b3a:	e7fd      	b.n	8010b38 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8010b3c:	f001 fa58 	bl	8011ff0 <xTaskGetSchedulerState>
 8010b40:	4603      	mov	r3, r0
 8010b42:	2b00      	cmp	r3, #0
 8010b44:	d102      	bne.n	8010b4c <xQueueSemaphoreTake+0x64>
 8010b46:	683b      	ldr	r3, [r7, #0]
 8010b48:	2b00      	cmp	r3, #0
 8010b4a:	d101      	bne.n	8010b50 <xQueueSemaphoreTake+0x68>
 8010b4c:	2301      	movs	r3, #1
 8010b4e:	e000      	b.n	8010b52 <xQueueSemaphoreTake+0x6a>
 8010b50:	2300      	movs	r3, #0
 8010b52:	2b00      	cmp	r3, #0
 8010b54:	d10b      	bne.n	8010b6e <xQueueSemaphoreTake+0x86>
	__asm volatile
 8010b56:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010b5a:	f383 8811 	msr	BASEPRI, r3
 8010b5e:	f3bf 8f6f 	isb	sy
 8010b62:	f3bf 8f4f 	dsb	sy
 8010b66:	61bb      	str	r3, [r7, #24]
}
 8010b68:	bf00      	nop
 8010b6a:	bf00      	nop
 8010b6c:	e7fd      	b.n	8010b6a <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8010b6e:	f7ff f91b 	bl	800fda8 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8010b72:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010b74:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010b76:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8010b78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010b7a:	2b00      	cmp	r3, #0
 8010b7c:	d024      	beq.n	8010bc8 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8010b7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010b80:	1e5a      	subs	r2, r3, #1
 8010b82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010b84:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8010b86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010b88:	681b      	ldr	r3, [r3, #0]
 8010b8a:	2b00      	cmp	r3, #0
 8010b8c:	d104      	bne.n	8010b98 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8010b8e:	f001 fba9 	bl	80122e4 <pvTaskIncrementMutexHeldCount>
 8010b92:	4602      	mov	r2, r0
 8010b94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010b96:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8010b98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010b9a:	691b      	ldr	r3, [r3, #16]
 8010b9c:	2b00      	cmp	r3, #0
 8010b9e:	d00f      	beq.n	8010bc0 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8010ba0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010ba2:	3310      	adds	r3, #16
 8010ba4:	4618      	mov	r0, r3
 8010ba6:	f001 f84d 	bl	8011c44 <xTaskRemoveFromEventList>
 8010baa:	4603      	mov	r3, r0
 8010bac:	2b00      	cmp	r3, #0
 8010bae:	d007      	beq.n	8010bc0 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8010bb0:	4b54      	ldr	r3, [pc, #336]	@ (8010d04 <xQueueSemaphoreTake+0x21c>)
 8010bb2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010bb6:	601a      	str	r2, [r3, #0]
 8010bb8:	f3bf 8f4f 	dsb	sy
 8010bbc:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8010bc0:	f7ff f924 	bl	800fe0c <vPortExitCritical>
				return pdPASS;
 8010bc4:	2301      	movs	r3, #1
 8010bc6:	e098      	b.n	8010cfa <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8010bc8:	683b      	ldr	r3, [r7, #0]
 8010bca:	2b00      	cmp	r3, #0
 8010bcc:	d112      	bne.n	8010bf4 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8010bce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010bd0:	2b00      	cmp	r3, #0
 8010bd2:	d00b      	beq.n	8010bec <xQueueSemaphoreTake+0x104>
	__asm volatile
 8010bd4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010bd8:	f383 8811 	msr	BASEPRI, r3
 8010bdc:	f3bf 8f6f 	isb	sy
 8010be0:	f3bf 8f4f 	dsb	sy
 8010be4:	617b      	str	r3, [r7, #20]
}
 8010be6:	bf00      	nop
 8010be8:	bf00      	nop
 8010bea:	e7fd      	b.n	8010be8 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8010bec:	f7ff f90e 	bl	800fe0c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8010bf0:	2300      	movs	r3, #0
 8010bf2:	e082      	b.n	8010cfa <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8010bf4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010bf6:	2b00      	cmp	r3, #0
 8010bf8:	d106      	bne.n	8010c08 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8010bfa:	f107 030c 	add.w	r3, r7, #12
 8010bfe:	4618      	mov	r0, r3
 8010c00:	f001 f884 	bl	8011d0c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8010c04:	2301      	movs	r3, #1
 8010c06:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8010c08:	f7ff f900 	bl	800fe0c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8010c0c:	f000 fdb6 	bl	801177c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8010c10:	f7ff f8ca 	bl	800fda8 <vPortEnterCritical>
 8010c14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010c16:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8010c1a:	b25b      	sxtb	r3, r3
 8010c1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010c20:	d103      	bne.n	8010c2a <xQueueSemaphoreTake+0x142>
 8010c22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010c24:	2200      	movs	r2, #0
 8010c26:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8010c2a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010c2c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8010c30:	b25b      	sxtb	r3, r3
 8010c32:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010c36:	d103      	bne.n	8010c40 <xQueueSemaphoreTake+0x158>
 8010c38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010c3a:	2200      	movs	r2, #0
 8010c3c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8010c40:	f7ff f8e4 	bl	800fe0c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8010c44:	463a      	mov	r2, r7
 8010c46:	f107 030c 	add.w	r3, r7, #12
 8010c4a:	4611      	mov	r1, r2
 8010c4c:	4618      	mov	r0, r3
 8010c4e:	f001 f873 	bl	8011d38 <xTaskCheckForTimeOut>
 8010c52:	4603      	mov	r3, r0
 8010c54:	2b00      	cmp	r3, #0
 8010c56:	d132      	bne.n	8010cbe <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8010c58:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8010c5a:	f000 f9f5 	bl	8011048 <prvIsQueueEmpty>
 8010c5e:	4603      	mov	r3, r0
 8010c60:	2b00      	cmp	r3, #0
 8010c62:	d026      	beq.n	8010cb2 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8010c64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010c66:	681b      	ldr	r3, [r3, #0]
 8010c68:	2b00      	cmp	r3, #0
 8010c6a:	d109      	bne.n	8010c80 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8010c6c:	f7ff f89c 	bl	800fda8 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8010c70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010c72:	689b      	ldr	r3, [r3, #8]
 8010c74:	4618      	mov	r0, r3
 8010c76:	f001 f9d9 	bl	801202c <xTaskPriorityInherit>
 8010c7a:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8010c7c:	f7ff f8c6 	bl	800fe0c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8010c80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010c82:	3324      	adds	r3, #36	@ 0x24
 8010c84:	683a      	ldr	r2, [r7, #0]
 8010c86:	4611      	mov	r1, r2
 8010c88:	4618      	mov	r0, r3
 8010c8a:	f000 ff89 	bl	8011ba0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8010c8e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8010c90:	f000 f988 	bl	8010fa4 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8010c94:	f000 fd80 	bl	8011798 <xTaskResumeAll>
 8010c98:	4603      	mov	r3, r0
 8010c9a:	2b00      	cmp	r3, #0
 8010c9c:	f47f af67 	bne.w	8010b6e <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8010ca0:	4b18      	ldr	r3, [pc, #96]	@ (8010d04 <xQueueSemaphoreTake+0x21c>)
 8010ca2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010ca6:	601a      	str	r2, [r3, #0]
 8010ca8:	f3bf 8f4f 	dsb	sy
 8010cac:	f3bf 8f6f 	isb	sy
 8010cb0:	e75d      	b.n	8010b6e <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8010cb2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8010cb4:	f000 f976 	bl	8010fa4 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8010cb8:	f000 fd6e 	bl	8011798 <xTaskResumeAll>
 8010cbc:	e757      	b.n	8010b6e <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8010cbe:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8010cc0:	f000 f970 	bl	8010fa4 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8010cc4:	f000 fd68 	bl	8011798 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8010cc8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8010cca:	f000 f9bd 	bl	8011048 <prvIsQueueEmpty>
 8010cce:	4603      	mov	r3, r0
 8010cd0:	2b00      	cmp	r3, #0
 8010cd2:	f43f af4c 	beq.w	8010b6e <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8010cd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010cd8:	2b00      	cmp	r3, #0
 8010cda:	d00d      	beq.n	8010cf8 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8010cdc:	f7ff f864 	bl	800fda8 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8010ce0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8010ce2:	f000 f8b7 	bl	8010e54 <prvGetDisinheritPriorityAfterTimeout>
 8010ce6:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8010ce8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010cea:	689b      	ldr	r3, [r3, #8]
 8010cec:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8010cee:	4618      	mov	r0, r3
 8010cf0:	f001 fa74 	bl	80121dc <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8010cf4:	f7ff f88a 	bl	800fe0c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8010cf8:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8010cfa:	4618      	mov	r0, r3
 8010cfc:	3738      	adds	r7, #56	@ 0x38
 8010cfe:	46bd      	mov	sp, r7
 8010d00:	bd80      	pop	{r7, pc}
 8010d02:	bf00      	nop
 8010d04:	e000ed04 	.word	0xe000ed04

08010d08 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8010d08:	b580      	push	{r7, lr}
 8010d0a:	b08e      	sub	sp, #56	@ 0x38
 8010d0c:	af00      	add	r7, sp, #0
 8010d0e:	60f8      	str	r0, [r7, #12]
 8010d10:	60b9      	str	r1, [r7, #8]
 8010d12:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8010d14:	68fb      	ldr	r3, [r7, #12]
 8010d16:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8010d18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010d1a:	2b00      	cmp	r3, #0
 8010d1c:	d10b      	bne.n	8010d36 <xQueueReceiveFromISR+0x2e>
	__asm volatile
 8010d1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010d22:	f383 8811 	msr	BASEPRI, r3
 8010d26:	f3bf 8f6f 	isb	sy
 8010d2a:	f3bf 8f4f 	dsb	sy
 8010d2e:	623b      	str	r3, [r7, #32]
}
 8010d30:	bf00      	nop
 8010d32:	bf00      	nop
 8010d34:	e7fd      	b.n	8010d32 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8010d36:	68bb      	ldr	r3, [r7, #8]
 8010d38:	2b00      	cmp	r3, #0
 8010d3a:	d103      	bne.n	8010d44 <xQueueReceiveFromISR+0x3c>
 8010d3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010d3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010d40:	2b00      	cmp	r3, #0
 8010d42:	d101      	bne.n	8010d48 <xQueueReceiveFromISR+0x40>
 8010d44:	2301      	movs	r3, #1
 8010d46:	e000      	b.n	8010d4a <xQueueReceiveFromISR+0x42>
 8010d48:	2300      	movs	r3, #0
 8010d4a:	2b00      	cmp	r3, #0
 8010d4c:	d10b      	bne.n	8010d66 <xQueueReceiveFromISR+0x5e>
	__asm volatile
 8010d4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010d52:	f383 8811 	msr	BASEPRI, r3
 8010d56:	f3bf 8f6f 	isb	sy
 8010d5a:	f3bf 8f4f 	dsb	sy
 8010d5e:	61fb      	str	r3, [r7, #28]
}
 8010d60:	bf00      	nop
 8010d62:	bf00      	nop
 8010d64:	e7fd      	b.n	8010d62 <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8010d66:	f7ff f8ff 	bl	800ff68 <vPortValidateInterruptPriority>
	__asm volatile
 8010d6a:	f3ef 8211 	mrs	r2, BASEPRI
 8010d6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010d72:	f383 8811 	msr	BASEPRI, r3
 8010d76:	f3bf 8f6f 	isb	sy
 8010d7a:	f3bf 8f4f 	dsb	sy
 8010d7e:	61ba      	str	r2, [r7, #24]
 8010d80:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8010d82:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8010d84:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8010d86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010d88:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010d8a:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8010d8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010d8e:	2b00      	cmp	r3, #0
 8010d90:	d02f      	beq.n	8010df2 <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8010d92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010d94:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8010d98:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8010d9c:	68b9      	ldr	r1, [r7, #8]
 8010d9e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8010da0:	f000 f8da 	bl	8010f58 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8010da4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010da6:	1e5a      	subs	r2, r3, #1
 8010da8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010daa:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8010dac:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8010db0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010db4:	d112      	bne.n	8010ddc <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8010db6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010db8:	691b      	ldr	r3, [r3, #16]
 8010dba:	2b00      	cmp	r3, #0
 8010dbc:	d016      	beq.n	8010dec <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8010dbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010dc0:	3310      	adds	r3, #16
 8010dc2:	4618      	mov	r0, r3
 8010dc4:	f000 ff3e 	bl	8011c44 <xTaskRemoveFromEventList>
 8010dc8:	4603      	mov	r3, r0
 8010dca:	2b00      	cmp	r3, #0
 8010dcc:	d00e      	beq.n	8010dec <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8010dce:	687b      	ldr	r3, [r7, #4]
 8010dd0:	2b00      	cmp	r3, #0
 8010dd2:	d00b      	beq.n	8010dec <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8010dd4:	687b      	ldr	r3, [r7, #4]
 8010dd6:	2201      	movs	r2, #1
 8010dd8:	601a      	str	r2, [r3, #0]
 8010dda:	e007      	b.n	8010dec <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8010ddc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8010de0:	3301      	adds	r3, #1
 8010de2:	b2db      	uxtb	r3, r3
 8010de4:	b25a      	sxtb	r2, r3
 8010de6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010de8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8010dec:	2301      	movs	r3, #1
 8010dee:	637b      	str	r3, [r7, #52]	@ 0x34
 8010df0:	e001      	b.n	8010df6 <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 8010df2:	2300      	movs	r3, #0
 8010df4:	637b      	str	r3, [r7, #52]	@ 0x34
 8010df6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010df8:	613b      	str	r3, [r7, #16]
	__asm volatile
 8010dfa:	693b      	ldr	r3, [r7, #16]
 8010dfc:	f383 8811 	msr	BASEPRI, r3
}
 8010e00:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8010e02:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8010e04:	4618      	mov	r0, r3
 8010e06:	3738      	adds	r7, #56	@ 0x38
 8010e08:	46bd      	mov	sp, r7
 8010e0a:	bd80      	pop	{r7, pc}

08010e0c <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8010e0c:	b580      	push	{r7, lr}
 8010e0e:	b084      	sub	sp, #16
 8010e10:	af00      	add	r7, sp, #0
 8010e12:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 8010e14:	687b      	ldr	r3, [r7, #4]
 8010e16:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8010e18:	68fb      	ldr	r3, [r7, #12]
 8010e1a:	2b00      	cmp	r3, #0
 8010e1c:	d10b      	bne.n	8010e36 <vQueueDelete+0x2a>
	__asm volatile
 8010e1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010e22:	f383 8811 	msr	BASEPRI, r3
 8010e26:	f3bf 8f6f 	isb	sy
 8010e2a:	f3bf 8f4f 	dsb	sy
 8010e2e:	60bb      	str	r3, [r7, #8]
}
 8010e30:	bf00      	nop
 8010e32:	bf00      	nop
 8010e34:	e7fd      	b.n	8010e32 <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 8010e36:	68f8      	ldr	r0, [r7, #12]
 8010e38:	f000 f95e 	bl	80110f8 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8010e3c:	68fb      	ldr	r3, [r7, #12]
 8010e3e:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8010e42:	2b00      	cmp	r3, #0
 8010e44:	d102      	bne.n	8010e4c <vQueueDelete+0x40>
		{
			vPortFree( pxQueue );
 8010e46:	68f8      	ldr	r0, [r7, #12]
 8010e48:	f7fe fca6 	bl	800f798 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 8010e4c:	bf00      	nop
 8010e4e:	3710      	adds	r7, #16
 8010e50:	46bd      	mov	sp, r7
 8010e52:	bd80      	pop	{r7, pc}

08010e54 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8010e54:	b480      	push	{r7}
 8010e56:	b085      	sub	sp, #20
 8010e58:	af00      	add	r7, sp, #0
 8010e5a:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8010e5c:	687b      	ldr	r3, [r7, #4]
 8010e5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010e60:	2b00      	cmp	r3, #0
 8010e62:	d006      	beq.n	8010e72 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8010e64:	687b      	ldr	r3, [r7, #4]
 8010e66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010e68:	681b      	ldr	r3, [r3, #0]
 8010e6a:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 8010e6e:	60fb      	str	r3, [r7, #12]
 8010e70:	e001      	b.n	8010e76 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8010e72:	2300      	movs	r3, #0
 8010e74:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8010e76:	68fb      	ldr	r3, [r7, #12]
	}
 8010e78:	4618      	mov	r0, r3
 8010e7a:	3714      	adds	r7, #20
 8010e7c:	46bd      	mov	sp, r7
 8010e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e82:	4770      	bx	lr

08010e84 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8010e84:	b580      	push	{r7, lr}
 8010e86:	b086      	sub	sp, #24
 8010e88:	af00      	add	r7, sp, #0
 8010e8a:	60f8      	str	r0, [r7, #12]
 8010e8c:	60b9      	str	r1, [r7, #8]
 8010e8e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8010e90:	2300      	movs	r3, #0
 8010e92:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8010e94:	68fb      	ldr	r3, [r7, #12]
 8010e96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010e98:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8010e9a:	68fb      	ldr	r3, [r7, #12]
 8010e9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010e9e:	2b00      	cmp	r3, #0
 8010ea0:	d10d      	bne.n	8010ebe <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8010ea2:	68fb      	ldr	r3, [r7, #12]
 8010ea4:	681b      	ldr	r3, [r3, #0]
 8010ea6:	2b00      	cmp	r3, #0
 8010ea8:	d14d      	bne.n	8010f46 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8010eaa:	68fb      	ldr	r3, [r7, #12]
 8010eac:	689b      	ldr	r3, [r3, #8]
 8010eae:	4618      	mov	r0, r3
 8010eb0:	f001 f924 	bl	80120fc <xTaskPriorityDisinherit>
 8010eb4:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8010eb6:	68fb      	ldr	r3, [r7, #12]
 8010eb8:	2200      	movs	r2, #0
 8010eba:	609a      	str	r2, [r3, #8]
 8010ebc:	e043      	b.n	8010f46 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8010ebe:	687b      	ldr	r3, [r7, #4]
 8010ec0:	2b00      	cmp	r3, #0
 8010ec2:	d119      	bne.n	8010ef8 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8010ec4:	68fb      	ldr	r3, [r7, #12]
 8010ec6:	6858      	ldr	r0, [r3, #4]
 8010ec8:	68fb      	ldr	r3, [r7, #12]
 8010eca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010ecc:	461a      	mov	r2, r3
 8010ece:	68b9      	ldr	r1, [r7, #8]
 8010ed0:	f00e f900 	bl	801f0d4 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8010ed4:	68fb      	ldr	r3, [r7, #12]
 8010ed6:	685a      	ldr	r2, [r3, #4]
 8010ed8:	68fb      	ldr	r3, [r7, #12]
 8010eda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010edc:	441a      	add	r2, r3
 8010ede:	68fb      	ldr	r3, [r7, #12]
 8010ee0:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8010ee2:	68fb      	ldr	r3, [r7, #12]
 8010ee4:	685a      	ldr	r2, [r3, #4]
 8010ee6:	68fb      	ldr	r3, [r7, #12]
 8010ee8:	689b      	ldr	r3, [r3, #8]
 8010eea:	429a      	cmp	r2, r3
 8010eec:	d32b      	bcc.n	8010f46 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8010eee:	68fb      	ldr	r3, [r7, #12]
 8010ef0:	681a      	ldr	r2, [r3, #0]
 8010ef2:	68fb      	ldr	r3, [r7, #12]
 8010ef4:	605a      	str	r2, [r3, #4]
 8010ef6:	e026      	b.n	8010f46 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8010ef8:	68fb      	ldr	r3, [r7, #12]
 8010efa:	68d8      	ldr	r0, [r3, #12]
 8010efc:	68fb      	ldr	r3, [r7, #12]
 8010efe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010f00:	461a      	mov	r2, r3
 8010f02:	68b9      	ldr	r1, [r7, #8]
 8010f04:	f00e f8e6 	bl	801f0d4 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8010f08:	68fb      	ldr	r3, [r7, #12]
 8010f0a:	68da      	ldr	r2, [r3, #12]
 8010f0c:	68fb      	ldr	r3, [r7, #12]
 8010f0e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010f10:	425b      	negs	r3, r3
 8010f12:	441a      	add	r2, r3
 8010f14:	68fb      	ldr	r3, [r7, #12]
 8010f16:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8010f18:	68fb      	ldr	r3, [r7, #12]
 8010f1a:	68da      	ldr	r2, [r3, #12]
 8010f1c:	68fb      	ldr	r3, [r7, #12]
 8010f1e:	681b      	ldr	r3, [r3, #0]
 8010f20:	429a      	cmp	r2, r3
 8010f22:	d207      	bcs.n	8010f34 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8010f24:	68fb      	ldr	r3, [r7, #12]
 8010f26:	689a      	ldr	r2, [r3, #8]
 8010f28:	68fb      	ldr	r3, [r7, #12]
 8010f2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010f2c:	425b      	negs	r3, r3
 8010f2e:	441a      	add	r2, r3
 8010f30:	68fb      	ldr	r3, [r7, #12]
 8010f32:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8010f34:	687b      	ldr	r3, [r7, #4]
 8010f36:	2b02      	cmp	r3, #2
 8010f38:	d105      	bne.n	8010f46 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8010f3a:	693b      	ldr	r3, [r7, #16]
 8010f3c:	2b00      	cmp	r3, #0
 8010f3e:	d002      	beq.n	8010f46 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8010f40:	693b      	ldr	r3, [r7, #16]
 8010f42:	3b01      	subs	r3, #1
 8010f44:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8010f46:	693b      	ldr	r3, [r7, #16]
 8010f48:	1c5a      	adds	r2, r3, #1
 8010f4a:	68fb      	ldr	r3, [r7, #12]
 8010f4c:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8010f4e:	697b      	ldr	r3, [r7, #20]
}
 8010f50:	4618      	mov	r0, r3
 8010f52:	3718      	adds	r7, #24
 8010f54:	46bd      	mov	sp, r7
 8010f56:	bd80      	pop	{r7, pc}

08010f58 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8010f58:	b580      	push	{r7, lr}
 8010f5a:	b082      	sub	sp, #8
 8010f5c:	af00      	add	r7, sp, #0
 8010f5e:	6078      	str	r0, [r7, #4]
 8010f60:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8010f62:	687b      	ldr	r3, [r7, #4]
 8010f64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010f66:	2b00      	cmp	r3, #0
 8010f68:	d018      	beq.n	8010f9c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8010f6a:	687b      	ldr	r3, [r7, #4]
 8010f6c:	68da      	ldr	r2, [r3, #12]
 8010f6e:	687b      	ldr	r3, [r7, #4]
 8010f70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010f72:	441a      	add	r2, r3
 8010f74:	687b      	ldr	r3, [r7, #4]
 8010f76:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8010f78:	687b      	ldr	r3, [r7, #4]
 8010f7a:	68da      	ldr	r2, [r3, #12]
 8010f7c:	687b      	ldr	r3, [r7, #4]
 8010f7e:	689b      	ldr	r3, [r3, #8]
 8010f80:	429a      	cmp	r2, r3
 8010f82:	d303      	bcc.n	8010f8c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8010f84:	687b      	ldr	r3, [r7, #4]
 8010f86:	681a      	ldr	r2, [r3, #0]
 8010f88:	687b      	ldr	r3, [r7, #4]
 8010f8a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8010f8c:	687b      	ldr	r3, [r7, #4]
 8010f8e:	68d9      	ldr	r1, [r3, #12]
 8010f90:	687b      	ldr	r3, [r7, #4]
 8010f92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010f94:	461a      	mov	r2, r3
 8010f96:	6838      	ldr	r0, [r7, #0]
 8010f98:	f00e f89c 	bl	801f0d4 <memcpy>
	}
}
 8010f9c:	bf00      	nop
 8010f9e:	3708      	adds	r7, #8
 8010fa0:	46bd      	mov	sp, r7
 8010fa2:	bd80      	pop	{r7, pc}

08010fa4 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8010fa4:	b580      	push	{r7, lr}
 8010fa6:	b084      	sub	sp, #16
 8010fa8:	af00      	add	r7, sp, #0
 8010faa:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8010fac:	f7fe fefc 	bl	800fda8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8010fb0:	687b      	ldr	r3, [r7, #4]
 8010fb2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8010fb6:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8010fb8:	e011      	b.n	8010fde <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8010fba:	687b      	ldr	r3, [r7, #4]
 8010fbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010fbe:	2b00      	cmp	r3, #0
 8010fc0:	d012      	beq.n	8010fe8 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8010fc2:	687b      	ldr	r3, [r7, #4]
 8010fc4:	3324      	adds	r3, #36	@ 0x24
 8010fc6:	4618      	mov	r0, r3
 8010fc8:	f000 fe3c 	bl	8011c44 <xTaskRemoveFromEventList>
 8010fcc:	4603      	mov	r3, r0
 8010fce:	2b00      	cmp	r3, #0
 8010fd0:	d001      	beq.n	8010fd6 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8010fd2:	f000 ff15 	bl	8011e00 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8010fd6:	7bfb      	ldrb	r3, [r7, #15]
 8010fd8:	3b01      	subs	r3, #1
 8010fda:	b2db      	uxtb	r3, r3
 8010fdc:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8010fde:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010fe2:	2b00      	cmp	r3, #0
 8010fe4:	dce9      	bgt.n	8010fba <prvUnlockQueue+0x16>
 8010fe6:	e000      	b.n	8010fea <prvUnlockQueue+0x46>
					break;
 8010fe8:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8010fea:	687b      	ldr	r3, [r7, #4]
 8010fec:	22ff      	movs	r2, #255	@ 0xff
 8010fee:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8010ff2:	f7fe ff0b 	bl	800fe0c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8010ff6:	f7fe fed7 	bl	800fda8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8010ffa:	687b      	ldr	r3, [r7, #4]
 8010ffc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8011000:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8011002:	e011      	b.n	8011028 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8011004:	687b      	ldr	r3, [r7, #4]
 8011006:	691b      	ldr	r3, [r3, #16]
 8011008:	2b00      	cmp	r3, #0
 801100a:	d012      	beq.n	8011032 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 801100c:	687b      	ldr	r3, [r7, #4]
 801100e:	3310      	adds	r3, #16
 8011010:	4618      	mov	r0, r3
 8011012:	f000 fe17 	bl	8011c44 <xTaskRemoveFromEventList>
 8011016:	4603      	mov	r3, r0
 8011018:	2b00      	cmp	r3, #0
 801101a:	d001      	beq.n	8011020 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 801101c:	f000 fef0 	bl	8011e00 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8011020:	7bbb      	ldrb	r3, [r7, #14]
 8011022:	3b01      	subs	r3, #1
 8011024:	b2db      	uxtb	r3, r3
 8011026:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8011028:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801102c:	2b00      	cmp	r3, #0
 801102e:	dce9      	bgt.n	8011004 <prvUnlockQueue+0x60>
 8011030:	e000      	b.n	8011034 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8011032:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8011034:	687b      	ldr	r3, [r7, #4]
 8011036:	22ff      	movs	r2, #255	@ 0xff
 8011038:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 801103c:	f7fe fee6 	bl	800fe0c <vPortExitCritical>
}
 8011040:	bf00      	nop
 8011042:	3710      	adds	r7, #16
 8011044:	46bd      	mov	sp, r7
 8011046:	bd80      	pop	{r7, pc}

08011048 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8011048:	b580      	push	{r7, lr}
 801104a:	b084      	sub	sp, #16
 801104c:	af00      	add	r7, sp, #0
 801104e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8011050:	f7fe feaa 	bl	800fda8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8011054:	687b      	ldr	r3, [r7, #4]
 8011056:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011058:	2b00      	cmp	r3, #0
 801105a:	d102      	bne.n	8011062 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 801105c:	2301      	movs	r3, #1
 801105e:	60fb      	str	r3, [r7, #12]
 8011060:	e001      	b.n	8011066 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8011062:	2300      	movs	r3, #0
 8011064:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8011066:	f7fe fed1 	bl	800fe0c <vPortExitCritical>

	return xReturn;
 801106a:	68fb      	ldr	r3, [r7, #12]
}
 801106c:	4618      	mov	r0, r3
 801106e:	3710      	adds	r7, #16
 8011070:	46bd      	mov	sp, r7
 8011072:	bd80      	pop	{r7, pc}

08011074 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8011074:	b580      	push	{r7, lr}
 8011076:	b084      	sub	sp, #16
 8011078:	af00      	add	r7, sp, #0
 801107a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 801107c:	f7fe fe94 	bl	800fda8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8011080:	687b      	ldr	r3, [r7, #4]
 8011082:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8011084:	687b      	ldr	r3, [r7, #4]
 8011086:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011088:	429a      	cmp	r2, r3
 801108a:	d102      	bne.n	8011092 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 801108c:	2301      	movs	r3, #1
 801108e:	60fb      	str	r3, [r7, #12]
 8011090:	e001      	b.n	8011096 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8011092:	2300      	movs	r3, #0
 8011094:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8011096:	f7fe feb9 	bl	800fe0c <vPortExitCritical>

	return xReturn;
 801109a:	68fb      	ldr	r3, [r7, #12]
}
 801109c:	4618      	mov	r0, r3
 801109e:	3710      	adds	r7, #16
 80110a0:	46bd      	mov	sp, r7
 80110a2:	bd80      	pop	{r7, pc}

080110a4 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80110a4:	b480      	push	{r7}
 80110a6:	b085      	sub	sp, #20
 80110a8:	af00      	add	r7, sp, #0
 80110aa:	6078      	str	r0, [r7, #4]
 80110ac:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80110ae:	2300      	movs	r3, #0
 80110b0:	60fb      	str	r3, [r7, #12]
 80110b2:	e014      	b.n	80110de <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80110b4:	4a0f      	ldr	r2, [pc, #60]	@ (80110f4 <vQueueAddToRegistry+0x50>)
 80110b6:	68fb      	ldr	r3, [r7, #12]
 80110b8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80110bc:	2b00      	cmp	r3, #0
 80110be:	d10b      	bne.n	80110d8 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80110c0:	490c      	ldr	r1, [pc, #48]	@ (80110f4 <vQueueAddToRegistry+0x50>)
 80110c2:	68fb      	ldr	r3, [r7, #12]
 80110c4:	683a      	ldr	r2, [r7, #0]
 80110c6:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80110ca:	4a0a      	ldr	r2, [pc, #40]	@ (80110f4 <vQueueAddToRegistry+0x50>)
 80110cc:	68fb      	ldr	r3, [r7, #12]
 80110ce:	00db      	lsls	r3, r3, #3
 80110d0:	4413      	add	r3, r2
 80110d2:	687a      	ldr	r2, [r7, #4]
 80110d4:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80110d6:	e006      	b.n	80110e6 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80110d8:	68fb      	ldr	r3, [r7, #12]
 80110da:	3301      	adds	r3, #1
 80110dc:	60fb      	str	r3, [r7, #12]
 80110de:	68fb      	ldr	r3, [r7, #12]
 80110e0:	2b07      	cmp	r3, #7
 80110e2:	d9e7      	bls.n	80110b4 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80110e4:	bf00      	nop
 80110e6:	bf00      	nop
 80110e8:	3714      	adds	r7, #20
 80110ea:	46bd      	mov	sp, r7
 80110ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80110f0:	4770      	bx	lr
 80110f2:	bf00      	nop
 80110f4:	240191c0 	.word	0x240191c0

080110f8 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 80110f8:	b480      	push	{r7}
 80110fa:	b085      	sub	sp, #20
 80110fc:	af00      	add	r7, sp, #0
 80110fe:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8011100:	2300      	movs	r3, #0
 8011102:	60fb      	str	r3, [r7, #12]
 8011104:	e016      	b.n	8011134 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 8011106:	4a10      	ldr	r2, [pc, #64]	@ (8011148 <vQueueUnregisterQueue+0x50>)
 8011108:	68fb      	ldr	r3, [r7, #12]
 801110a:	00db      	lsls	r3, r3, #3
 801110c:	4413      	add	r3, r2
 801110e:	685b      	ldr	r3, [r3, #4]
 8011110:	687a      	ldr	r2, [r7, #4]
 8011112:	429a      	cmp	r2, r3
 8011114:	d10b      	bne.n	801112e <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8011116:	4a0c      	ldr	r2, [pc, #48]	@ (8011148 <vQueueUnregisterQueue+0x50>)
 8011118:	68fb      	ldr	r3, [r7, #12]
 801111a:	2100      	movs	r1, #0
 801111c:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8011120:	4a09      	ldr	r2, [pc, #36]	@ (8011148 <vQueueUnregisterQueue+0x50>)
 8011122:	68fb      	ldr	r3, [r7, #12]
 8011124:	00db      	lsls	r3, r3, #3
 8011126:	4413      	add	r3, r2
 8011128:	2200      	movs	r2, #0
 801112a:	605a      	str	r2, [r3, #4]
				break;
 801112c:	e006      	b.n	801113c <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 801112e:	68fb      	ldr	r3, [r7, #12]
 8011130:	3301      	adds	r3, #1
 8011132:	60fb      	str	r3, [r7, #12]
 8011134:	68fb      	ldr	r3, [r7, #12]
 8011136:	2b07      	cmp	r3, #7
 8011138:	d9e5      	bls.n	8011106 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 801113a:	bf00      	nop
 801113c:	bf00      	nop
 801113e:	3714      	adds	r7, #20
 8011140:	46bd      	mov	sp, r7
 8011142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011146:	4770      	bx	lr
 8011148:	240191c0 	.word	0x240191c0

0801114c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 801114c:	b580      	push	{r7, lr}
 801114e:	b086      	sub	sp, #24
 8011150:	af00      	add	r7, sp, #0
 8011152:	60f8      	str	r0, [r7, #12]
 8011154:	60b9      	str	r1, [r7, #8]
 8011156:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8011158:	68fb      	ldr	r3, [r7, #12]
 801115a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 801115c:	f7fe fe24 	bl	800fda8 <vPortEnterCritical>
 8011160:	697b      	ldr	r3, [r7, #20]
 8011162:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8011166:	b25b      	sxtb	r3, r3
 8011168:	f1b3 3fff 	cmp.w	r3, #4294967295
 801116c:	d103      	bne.n	8011176 <vQueueWaitForMessageRestricted+0x2a>
 801116e:	697b      	ldr	r3, [r7, #20]
 8011170:	2200      	movs	r2, #0
 8011172:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8011176:	697b      	ldr	r3, [r7, #20]
 8011178:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 801117c:	b25b      	sxtb	r3, r3
 801117e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011182:	d103      	bne.n	801118c <vQueueWaitForMessageRestricted+0x40>
 8011184:	697b      	ldr	r3, [r7, #20]
 8011186:	2200      	movs	r2, #0
 8011188:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 801118c:	f7fe fe3e 	bl	800fe0c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8011190:	697b      	ldr	r3, [r7, #20]
 8011192:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8011194:	2b00      	cmp	r3, #0
 8011196:	d106      	bne.n	80111a6 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8011198:	697b      	ldr	r3, [r7, #20]
 801119a:	3324      	adds	r3, #36	@ 0x24
 801119c:	687a      	ldr	r2, [r7, #4]
 801119e:	68b9      	ldr	r1, [r7, #8]
 80111a0:	4618      	mov	r0, r3
 80111a2:	f000 fd23 	bl	8011bec <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80111a6:	6978      	ldr	r0, [r7, #20]
 80111a8:	f7ff fefc 	bl	8010fa4 <prvUnlockQueue>
	}
 80111ac:	bf00      	nop
 80111ae:	3718      	adds	r7, #24
 80111b0:	46bd      	mov	sp, r7
 80111b2:	bd80      	pop	{r7, pc}

080111b4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80111b4:	b580      	push	{r7, lr}
 80111b6:	b08e      	sub	sp, #56	@ 0x38
 80111b8:	af04      	add	r7, sp, #16
 80111ba:	60f8      	str	r0, [r7, #12]
 80111bc:	60b9      	str	r1, [r7, #8]
 80111be:	607a      	str	r2, [r7, #4]
 80111c0:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80111c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80111c4:	2b00      	cmp	r3, #0
 80111c6:	d10b      	bne.n	80111e0 <xTaskCreateStatic+0x2c>
	__asm volatile
 80111c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80111cc:	f383 8811 	msr	BASEPRI, r3
 80111d0:	f3bf 8f6f 	isb	sy
 80111d4:	f3bf 8f4f 	dsb	sy
 80111d8:	623b      	str	r3, [r7, #32]
}
 80111da:	bf00      	nop
 80111dc:	bf00      	nop
 80111de:	e7fd      	b.n	80111dc <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80111e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80111e2:	2b00      	cmp	r3, #0
 80111e4:	d10b      	bne.n	80111fe <xTaskCreateStatic+0x4a>
	__asm volatile
 80111e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80111ea:	f383 8811 	msr	BASEPRI, r3
 80111ee:	f3bf 8f6f 	isb	sy
 80111f2:	f3bf 8f4f 	dsb	sy
 80111f6:	61fb      	str	r3, [r7, #28]
}
 80111f8:	bf00      	nop
 80111fa:	bf00      	nop
 80111fc:	e7fd      	b.n	80111fa <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80111fe:	23a8      	movs	r3, #168	@ 0xa8
 8011200:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8011202:	693b      	ldr	r3, [r7, #16]
 8011204:	2ba8      	cmp	r3, #168	@ 0xa8
 8011206:	d00b      	beq.n	8011220 <xTaskCreateStatic+0x6c>
	__asm volatile
 8011208:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801120c:	f383 8811 	msr	BASEPRI, r3
 8011210:	f3bf 8f6f 	isb	sy
 8011214:	f3bf 8f4f 	dsb	sy
 8011218:	61bb      	str	r3, [r7, #24]
}
 801121a:	bf00      	nop
 801121c:	bf00      	nop
 801121e:	e7fd      	b.n	801121c <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8011220:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8011222:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011224:	2b00      	cmp	r3, #0
 8011226:	d01e      	beq.n	8011266 <xTaskCreateStatic+0xb2>
 8011228:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801122a:	2b00      	cmp	r3, #0
 801122c:	d01b      	beq.n	8011266 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 801122e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011230:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8011232:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011234:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8011236:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8011238:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801123a:	2202      	movs	r2, #2
 801123c:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8011240:	2300      	movs	r3, #0
 8011242:	9303      	str	r3, [sp, #12]
 8011244:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011246:	9302      	str	r3, [sp, #8]
 8011248:	f107 0314 	add.w	r3, r7, #20
 801124c:	9301      	str	r3, [sp, #4]
 801124e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011250:	9300      	str	r3, [sp, #0]
 8011252:	683b      	ldr	r3, [r7, #0]
 8011254:	687a      	ldr	r2, [r7, #4]
 8011256:	68b9      	ldr	r1, [r7, #8]
 8011258:	68f8      	ldr	r0, [r7, #12]
 801125a:	f000 f851 	bl	8011300 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 801125e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8011260:	f000 f8f6 	bl	8011450 <prvAddNewTaskToReadyList>
 8011264:	e001      	b.n	801126a <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8011266:	2300      	movs	r3, #0
 8011268:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 801126a:	697b      	ldr	r3, [r7, #20]
	}
 801126c:	4618      	mov	r0, r3
 801126e:	3728      	adds	r7, #40	@ 0x28
 8011270:	46bd      	mov	sp, r7
 8011272:	bd80      	pop	{r7, pc}

08011274 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8011274:	b580      	push	{r7, lr}
 8011276:	b08c      	sub	sp, #48	@ 0x30
 8011278:	af04      	add	r7, sp, #16
 801127a:	60f8      	str	r0, [r7, #12]
 801127c:	60b9      	str	r1, [r7, #8]
 801127e:	603b      	str	r3, [r7, #0]
 8011280:	4613      	mov	r3, r2
 8011282:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8011284:	88fb      	ldrh	r3, [r7, #6]
 8011286:	009b      	lsls	r3, r3, #2
 8011288:	4618      	mov	r0, r3
 801128a:	f7fe f9b7 	bl	800f5fc <pvPortMalloc>
 801128e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8011290:	697b      	ldr	r3, [r7, #20]
 8011292:	2b00      	cmp	r3, #0
 8011294:	d00e      	beq.n	80112b4 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8011296:	20a8      	movs	r0, #168	@ 0xa8
 8011298:	f7fe f9b0 	bl	800f5fc <pvPortMalloc>
 801129c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 801129e:	69fb      	ldr	r3, [r7, #28]
 80112a0:	2b00      	cmp	r3, #0
 80112a2:	d003      	beq.n	80112ac <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80112a4:	69fb      	ldr	r3, [r7, #28]
 80112a6:	697a      	ldr	r2, [r7, #20]
 80112a8:	631a      	str	r2, [r3, #48]	@ 0x30
 80112aa:	e005      	b.n	80112b8 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80112ac:	6978      	ldr	r0, [r7, #20]
 80112ae:	f7fe fa73 	bl	800f798 <vPortFree>
 80112b2:	e001      	b.n	80112b8 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80112b4:	2300      	movs	r3, #0
 80112b6:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80112b8:	69fb      	ldr	r3, [r7, #28]
 80112ba:	2b00      	cmp	r3, #0
 80112bc:	d017      	beq.n	80112ee <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80112be:	69fb      	ldr	r3, [r7, #28]
 80112c0:	2200      	movs	r2, #0
 80112c2:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80112c6:	88fa      	ldrh	r2, [r7, #6]
 80112c8:	2300      	movs	r3, #0
 80112ca:	9303      	str	r3, [sp, #12]
 80112cc:	69fb      	ldr	r3, [r7, #28]
 80112ce:	9302      	str	r3, [sp, #8]
 80112d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80112d2:	9301      	str	r3, [sp, #4]
 80112d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80112d6:	9300      	str	r3, [sp, #0]
 80112d8:	683b      	ldr	r3, [r7, #0]
 80112da:	68b9      	ldr	r1, [r7, #8]
 80112dc:	68f8      	ldr	r0, [r7, #12]
 80112de:	f000 f80f 	bl	8011300 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80112e2:	69f8      	ldr	r0, [r7, #28]
 80112e4:	f000 f8b4 	bl	8011450 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80112e8:	2301      	movs	r3, #1
 80112ea:	61bb      	str	r3, [r7, #24]
 80112ec:	e002      	b.n	80112f4 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80112ee:	f04f 33ff 	mov.w	r3, #4294967295
 80112f2:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80112f4:	69bb      	ldr	r3, [r7, #24]
	}
 80112f6:	4618      	mov	r0, r3
 80112f8:	3720      	adds	r7, #32
 80112fa:	46bd      	mov	sp, r7
 80112fc:	bd80      	pop	{r7, pc}
	...

08011300 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8011300:	b580      	push	{r7, lr}
 8011302:	b088      	sub	sp, #32
 8011304:	af00      	add	r7, sp, #0
 8011306:	60f8      	str	r0, [r7, #12]
 8011308:	60b9      	str	r1, [r7, #8]
 801130a:	607a      	str	r2, [r7, #4]
 801130c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 801130e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011310:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8011312:	687b      	ldr	r3, [r7, #4]
 8011314:	009b      	lsls	r3, r3, #2
 8011316:	461a      	mov	r2, r3
 8011318:	21a5      	movs	r1, #165	@ 0xa5
 801131a:	f00d fddf 	bl	801eedc <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 801131e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011320:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8011322:	6879      	ldr	r1, [r7, #4]
 8011324:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8011328:	440b      	add	r3, r1
 801132a:	009b      	lsls	r3, r3, #2
 801132c:	4413      	add	r3, r2
 801132e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8011330:	69bb      	ldr	r3, [r7, #24]
 8011332:	f023 0307 	bic.w	r3, r3, #7
 8011336:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8011338:	69bb      	ldr	r3, [r7, #24]
 801133a:	f003 0307 	and.w	r3, r3, #7
 801133e:	2b00      	cmp	r3, #0
 8011340:	d00b      	beq.n	801135a <prvInitialiseNewTask+0x5a>
	__asm volatile
 8011342:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011346:	f383 8811 	msr	BASEPRI, r3
 801134a:	f3bf 8f6f 	isb	sy
 801134e:	f3bf 8f4f 	dsb	sy
 8011352:	617b      	str	r3, [r7, #20]
}
 8011354:	bf00      	nop
 8011356:	bf00      	nop
 8011358:	e7fd      	b.n	8011356 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 801135a:	68bb      	ldr	r3, [r7, #8]
 801135c:	2b00      	cmp	r3, #0
 801135e:	d01f      	beq.n	80113a0 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8011360:	2300      	movs	r3, #0
 8011362:	61fb      	str	r3, [r7, #28]
 8011364:	e012      	b.n	801138c <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8011366:	68ba      	ldr	r2, [r7, #8]
 8011368:	69fb      	ldr	r3, [r7, #28]
 801136a:	4413      	add	r3, r2
 801136c:	7819      	ldrb	r1, [r3, #0]
 801136e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8011370:	69fb      	ldr	r3, [r7, #28]
 8011372:	4413      	add	r3, r2
 8011374:	3334      	adds	r3, #52	@ 0x34
 8011376:	460a      	mov	r2, r1
 8011378:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 801137a:	68ba      	ldr	r2, [r7, #8]
 801137c:	69fb      	ldr	r3, [r7, #28]
 801137e:	4413      	add	r3, r2
 8011380:	781b      	ldrb	r3, [r3, #0]
 8011382:	2b00      	cmp	r3, #0
 8011384:	d006      	beq.n	8011394 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8011386:	69fb      	ldr	r3, [r7, #28]
 8011388:	3301      	adds	r3, #1
 801138a:	61fb      	str	r3, [r7, #28]
 801138c:	69fb      	ldr	r3, [r7, #28]
 801138e:	2b0f      	cmp	r3, #15
 8011390:	d9e9      	bls.n	8011366 <prvInitialiseNewTask+0x66>
 8011392:	e000      	b.n	8011396 <prvInitialiseNewTask+0x96>
			{
				break;
 8011394:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8011396:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011398:	2200      	movs	r2, #0
 801139a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 801139e:	e003      	b.n	80113a8 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80113a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80113a2:	2200      	movs	r2, #0
 80113a4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80113a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80113aa:	2b37      	cmp	r3, #55	@ 0x37
 80113ac:	d901      	bls.n	80113b2 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80113ae:	2337      	movs	r3, #55	@ 0x37
 80113b0:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80113b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80113b4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80113b6:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80113b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80113ba:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80113bc:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80113be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80113c0:	2200      	movs	r2, #0
 80113c2:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80113c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80113c6:	3304      	adds	r3, #4
 80113c8:	4618      	mov	r0, r3
 80113ca:	f7fe fb25 	bl	800fa18 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80113ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80113d0:	3318      	adds	r3, #24
 80113d2:	4618      	mov	r0, r3
 80113d4:	f7fe fb20 	bl	800fa18 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80113d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80113da:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80113dc:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80113de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80113e0:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80113e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80113e6:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80113e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80113ea:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80113ec:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80113ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80113f0:	2200      	movs	r2, #0
 80113f2:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80113f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80113f8:	2200      	movs	r2, #0
 80113fa:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80113fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011400:	3354      	adds	r3, #84	@ 0x54
 8011402:	224c      	movs	r2, #76	@ 0x4c
 8011404:	2100      	movs	r1, #0
 8011406:	4618      	mov	r0, r3
 8011408:	f00d fd68 	bl	801eedc <memset>
 801140c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801140e:	4a0d      	ldr	r2, [pc, #52]	@ (8011444 <prvInitialiseNewTask+0x144>)
 8011410:	659a      	str	r2, [r3, #88]	@ 0x58
 8011412:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011414:	4a0c      	ldr	r2, [pc, #48]	@ (8011448 <prvInitialiseNewTask+0x148>)
 8011416:	65da      	str	r2, [r3, #92]	@ 0x5c
 8011418:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801141a:	4a0c      	ldr	r2, [pc, #48]	@ (801144c <prvInitialiseNewTask+0x14c>)
 801141c:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 801141e:	683a      	ldr	r2, [r7, #0]
 8011420:	68f9      	ldr	r1, [r7, #12]
 8011422:	69b8      	ldr	r0, [r7, #24]
 8011424:	f7fe fb8c 	bl	800fb40 <pxPortInitialiseStack>
 8011428:	4602      	mov	r2, r0
 801142a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801142c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 801142e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011430:	2b00      	cmp	r3, #0
 8011432:	d002      	beq.n	801143a <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8011434:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011436:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8011438:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 801143a:	bf00      	nop
 801143c:	3720      	adds	r7, #32
 801143e:	46bd      	mov	sp, r7
 8011440:	bd80      	pop	{r7, pc}
 8011442:	bf00      	nop
 8011444:	2401caac 	.word	0x2401caac
 8011448:	2401cb14 	.word	0x2401cb14
 801144c:	2401cb7c 	.word	0x2401cb7c

08011450 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8011450:	b580      	push	{r7, lr}
 8011452:	b082      	sub	sp, #8
 8011454:	af00      	add	r7, sp, #0
 8011456:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8011458:	f7fe fca6 	bl	800fda8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 801145c:	4b2d      	ldr	r3, [pc, #180]	@ (8011514 <prvAddNewTaskToReadyList+0xc4>)
 801145e:	681b      	ldr	r3, [r3, #0]
 8011460:	3301      	adds	r3, #1
 8011462:	4a2c      	ldr	r2, [pc, #176]	@ (8011514 <prvAddNewTaskToReadyList+0xc4>)
 8011464:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8011466:	4b2c      	ldr	r3, [pc, #176]	@ (8011518 <prvAddNewTaskToReadyList+0xc8>)
 8011468:	681b      	ldr	r3, [r3, #0]
 801146a:	2b00      	cmp	r3, #0
 801146c:	d109      	bne.n	8011482 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 801146e:	4a2a      	ldr	r2, [pc, #168]	@ (8011518 <prvAddNewTaskToReadyList+0xc8>)
 8011470:	687b      	ldr	r3, [r7, #4]
 8011472:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8011474:	4b27      	ldr	r3, [pc, #156]	@ (8011514 <prvAddNewTaskToReadyList+0xc4>)
 8011476:	681b      	ldr	r3, [r3, #0]
 8011478:	2b01      	cmp	r3, #1
 801147a:	d110      	bne.n	801149e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 801147c:	f000 fce4 	bl	8011e48 <prvInitialiseTaskLists>
 8011480:	e00d      	b.n	801149e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8011482:	4b26      	ldr	r3, [pc, #152]	@ (801151c <prvAddNewTaskToReadyList+0xcc>)
 8011484:	681b      	ldr	r3, [r3, #0]
 8011486:	2b00      	cmp	r3, #0
 8011488:	d109      	bne.n	801149e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 801148a:	4b23      	ldr	r3, [pc, #140]	@ (8011518 <prvAddNewTaskToReadyList+0xc8>)
 801148c:	681b      	ldr	r3, [r3, #0]
 801148e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011490:	687b      	ldr	r3, [r7, #4]
 8011492:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011494:	429a      	cmp	r2, r3
 8011496:	d802      	bhi.n	801149e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8011498:	4a1f      	ldr	r2, [pc, #124]	@ (8011518 <prvAddNewTaskToReadyList+0xc8>)
 801149a:	687b      	ldr	r3, [r7, #4]
 801149c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 801149e:	4b20      	ldr	r3, [pc, #128]	@ (8011520 <prvAddNewTaskToReadyList+0xd0>)
 80114a0:	681b      	ldr	r3, [r3, #0]
 80114a2:	3301      	adds	r3, #1
 80114a4:	4a1e      	ldr	r2, [pc, #120]	@ (8011520 <prvAddNewTaskToReadyList+0xd0>)
 80114a6:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80114a8:	4b1d      	ldr	r3, [pc, #116]	@ (8011520 <prvAddNewTaskToReadyList+0xd0>)
 80114aa:	681a      	ldr	r2, [r3, #0]
 80114ac:	687b      	ldr	r3, [r7, #4]
 80114ae:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80114b0:	687b      	ldr	r3, [r7, #4]
 80114b2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80114b4:	4b1b      	ldr	r3, [pc, #108]	@ (8011524 <prvAddNewTaskToReadyList+0xd4>)
 80114b6:	681b      	ldr	r3, [r3, #0]
 80114b8:	429a      	cmp	r2, r3
 80114ba:	d903      	bls.n	80114c4 <prvAddNewTaskToReadyList+0x74>
 80114bc:	687b      	ldr	r3, [r7, #4]
 80114be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80114c0:	4a18      	ldr	r2, [pc, #96]	@ (8011524 <prvAddNewTaskToReadyList+0xd4>)
 80114c2:	6013      	str	r3, [r2, #0]
 80114c4:	687b      	ldr	r3, [r7, #4]
 80114c6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80114c8:	4613      	mov	r3, r2
 80114ca:	009b      	lsls	r3, r3, #2
 80114cc:	4413      	add	r3, r2
 80114ce:	009b      	lsls	r3, r3, #2
 80114d0:	4a15      	ldr	r2, [pc, #84]	@ (8011528 <prvAddNewTaskToReadyList+0xd8>)
 80114d2:	441a      	add	r2, r3
 80114d4:	687b      	ldr	r3, [r7, #4]
 80114d6:	3304      	adds	r3, #4
 80114d8:	4619      	mov	r1, r3
 80114da:	4610      	mov	r0, r2
 80114dc:	f7fe faa9 	bl	800fa32 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80114e0:	f7fe fc94 	bl	800fe0c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80114e4:	4b0d      	ldr	r3, [pc, #52]	@ (801151c <prvAddNewTaskToReadyList+0xcc>)
 80114e6:	681b      	ldr	r3, [r3, #0]
 80114e8:	2b00      	cmp	r3, #0
 80114ea:	d00e      	beq.n	801150a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80114ec:	4b0a      	ldr	r3, [pc, #40]	@ (8011518 <prvAddNewTaskToReadyList+0xc8>)
 80114ee:	681b      	ldr	r3, [r3, #0]
 80114f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80114f2:	687b      	ldr	r3, [r7, #4]
 80114f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80114f6:	429a      	cmp	r2, r3
 80114f8:	d207      	bcs.n	801150a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80114fa:	4b0c      	ldr	r3, [pc, #48]	@ (801152c <prvAddNewTaskToReadyList+0xdc>)
 80114fc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011500:	601a      	str	r2, [r3, #0]
 8011502:	f3bf 8f4f 	dsb	sy
 8011506:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 801150a:	bf00      	nop
 801150c:	3708      	adds	r7, #8
 801150e:	46bd      	mov	sp, r7
 8011510:	bd80      	pop	{r7, pc}
 8011512:	bf00      	nop
 8011514:	240196d4 	.word	0x240196d4
 8011518:	24019200 	.word	0x24019200
 801151c:	240196e0 	.word	0x240196e0
 8011520:	240196f0 	.word	0x240196f0
 8011524:	240196dc 	.word	0x240196dc
 8011528:	24019204 	.word	0x24019204
 801152c:	e000ed04 	.word	0xe000ed04

08011530 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 8011530:	b580      	push	{r7, lr}
 8011532:	b08a      	sub	sp, #40	@ 0x28
 8011534:	af00      	add	r7, sp, #0
 8011536:	6078      	str	r0, [r7, #4]
 8011538:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 801153a:	2300      	movs	r3, #0
 801153c:	627b      	str	r3, [r7, #36]	@ 0x24

		configASSERT( pxPreviousWakeTime );
 801153e:	687b      	ldr	r3, [r7, #4]
 8011540:	2b00      	cmp	r3, #0
 8011542:	d10b      	bne.n	801155c <vTaskDelayUntil+0x2c>
	__asm volatile
 8011544:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011548:	f383 8811 	msr	BASEPRI, r3
 801154c:	f3bf 8f6f 	isb	sy
 8011550:	f3bf 8f4f 	dsb	sy
 8011554:	617b      	str	r3, [r7, #20]
}
 8011556:	bf00      	nop
 8011558:	bf00      	nop
 801155a:	e7fd      	b.n	8011558 <vTaskDelayUntil+0x28>
		configASSERT( ( xTimeIncrement > 0U ) );
 801155c:	683b      	ldr	r3, [r7, #0]
 801155e:	2b00      	cmp	r3, #0
 8011560:	d10b      	bne.n	801157a <vTaskDelayUntil+0x4a>
	__asm volatile
 8011562:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011566:	f383 8811 	msr	BASEPRI, r3
 801156a:	f3bf 8f6f 	isb	sy
 801156e:	f3bf 8f4f 	dsb	sy
 8011572:	613b      	str	r3, [r7, #16]
}
 8011574:	bf00      	nop
 8011576:	bf00      	nop
 8011578:	e7fd      	b.n	8011576 <vTaskDelayUntil+0x46>
		configASSERT( uxSchedulerSuspended == 0 );
 801157a:	4b2a      	ldr	r3, [pc, #168]	@ (8011624 <vTaskDelayUntil+0xf4>)
 801157c:	681b      	ldr	r3, [r3, #0]
 801157e:	2b00      	cmp	r3, #0
 8011580:	d00b      	beq.n	801159a <vTaskDelayUntil+0x6a>
	__asm volatile
 8011582:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011586:	f383 8811 	msr	BASEPRI, r3
 801158a:	f3bf 8f6f 	isb	sy
 801158e:	f3bf 8f4f 	dsb	sy
 8011592:	60fb      	str	r3, [r7, #12]
}
 8011594:	bf00      	nop
 8011596:	bf00      	nop
 8011598:	e7fd      	b.n	8011596 <vTaskDelayUntil+0x66>

		vTaskSuspendAll();
 801159a:	f000 f8ef 	bl	801177c <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 801159e:	4b22      	ldr	r3, [pc, #136]	@ (8011628 <vTaskDelayUntil+0xf8>)
 80115a0:	681b      	ldr	r3, [r3, #0]
 80115a2:	623b      	str	r3, [r7, #32]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 80115a4:	687b      	ldr	r3, [r7, #4]
 80115a6:	681b      	ldr	r3, [r3, #0]
 80115a8:	683a      	ldr	r2, [r7, #0]
 80115aa:	4413      	add	r3, r2
 80115ac:	61fb      	str	r3, [r7, #28]

			if( xConstTickCount < *pxPreviousWakeTime )
 80115ae:	687b      	ldr	r3, [r7, #4]
 80115b0:	681b      	ldr	r3, [r3, #0]
 80115b2:	6a3a      	ldr	r2, [r7, #32]
 80115b4:	429a      	cmp	r2, r3
 80115b6:	d20b      	bcs.n	80115d0 <vTaskDelayUntil+0xa0>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 80115b8:	687b      	ldr	r3, [r7, #4]
 80115ba:	681b      	ldr	r3, [r3, #0]
 80115bc:	69fa      	ldr	r2, [r7, #28]
 80115be:	429a      	cmp	r2, r3
 80115c0:	d211      	bcs.n	80115e6 <vTaskDelayUntil+0xb6>
 80115c2:	69fa      	ldr	r2, [r7, #28]
 80115c4:	6a3b      	ldr	r3, [r7, #32]
 80115c6:	429a      	cmp	r2, r3
 80115c8:	d90d      	bls.n	80115e6 <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 80115ca:	2301      	movs	r3, #1
 80115cc:	627b      	str	r3, [r7, #36]	@ 0x24
 80115ce:	e00a      	b.n	80115e6 <vTaskDelayUntil+0xb6>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 80115d0:	687b      	ldr	r3, [r7, #4]
 80115d2:	681b      	ldr	r3, [r3, #0]
 80115d4:	69fa      	ldr	r2, [r7, #28]
 80115d6:	429a      	cmp	r2, r3
 80115d8:	d303      	bcc.n	80115e2 <vTaskDelayUntil+0xb2>
 80115da:	69fa      	ldr	r2, [r7, #28]
 80115dc:	6a3b      	ldr	r3, [r7, #32]
 80115de:	429a      	cmp	r2, r3
 80115e0:	d901      	bls.n	80115e6 <vTaskDelayUntil+0xb6>
				{
					xShouldDelay = pdTRUE;
 80115e2:	2301      	movs	r3, #1
 80115e4:	627b      	str	r3, [r7, #36]	@ 0x24
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 80115e6:	687b      	ldr	r3, [r7, #4]
 80115e8:	69fa      	ldr	r2, [r7, #28]
 80115ea:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 80115ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80115ee:	2b00      	cmp	r3, #0
 80115f0:	d006      	beq.n	8011600 <vTaskDelayUntil+0xd0>
			{
				traceTASK_DELAY_UNTIL( xTimeToWake );

				/* prvAddCurrentTaskToDelayedList() needs the block time, not
				the time to wake, so subtract the current tick count. */
				prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 80115f2:	69fa      	ldr	r2, [r7, #28]
 80115f4:	6a3b      	ldr	r3, [r7, #32]
 80115f6:	1ad3      	subs	r3, r2, r3
 80115f8:	2100      	movs	r1, #0
 80115fa:	4618      	mov	r0, r3
 80115fc:	f000 ff68 	bl	80124d0 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 8011600:	f000 f8ca 	bl	8011798 <xTaskResumeAll>
 8011604:	61b8      	str	r0, [r7, #24]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8011606:	69bb      	ldr	r3, [r7, #24]
 8011608:	2b00      	cmp	r3, #0
 801160a:	d107      	bne.n	801161c <vTaskDelayUntil+0xec>
		{
			portYIELD_WITHIN_API();
 801160c:	4b07      	ldr	r3, [pc, #28]	@ (801162c <vTaskDelayUntil+0xfc>)
 801160e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011612:	601a      	str	r2, [r3, #0]
 8011614:	f3bf 8f4f 	dsb	sy
 8011618:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 801161c:	bf00      	nop
 801161e:	3728      	adds	r7, #40	@ 0x28
 8011620:	46bd      	mov	sp, r7
 8011622:	bd80      	pop	{r7, pc}
 8011624:	240196fc 	.word	0x240196fc
 8011628:	240196d8 	.word	0x240196d8
 801162c:	e000ed04 	.word	0xe000ed04

08011630 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8011630:	b580      	push	{r7, lr}
 8011632:	b084      	sub	sp, #16
 8011634:	af00      	add	r7, sp, #0
 8011636:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8011638:	2300      	movs	r3, #0
 801163a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 801163c:	687b      	ldr	r3, [r7, #4]
 801163e:	2b00      	cmp	r3, #0
 8011640:	d018      	beq.n	8011674 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8011642:	4b14      	ldr	r3, [pc, #80]	@ (8011694 <vTaskDelay+0x64>)
 8011644:	681b      	ldr	r3, [r3, #0]
 8011646:	2b00      	cmp	r3, #0
 8011648:	d00b      	beq.n	8011662 <vTaskDelay+0x32>
	__asm volatile
 801164a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801164e:	f383 8811 	msr	BASEPRI, r3
 8011652:	f3bf 8f6f 	isb	sy
 8011656:	f3bf 8f4f 	dsb	sy
 801165a:	60bb      	str	r3, [r7, #8]
}
 801165c:	bf00      	nop
 801165e:	bf00      	nop
 8011660:	e7fd      	b.n	801165e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8011662:	f000 f88b 	bl	801177c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8011666:	2100      	movs	r1, #0
 8011668:	6878      	ldr	r0, [r7, #4]
 801166a:	f000 ff31 	bl	80124d0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 801166e:	f000 f893 	bl	8011798 <xTaskResumeAll>
 8011672:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8011674:	68fb      	ldr	r3, [r7, #12]
 8011676:	2b00      	cmp	r3, #0
 8011678:	d107      	bne.n	801168a <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 801167a:	4b07      	ldr	r3, [pc, #28]	@ (8011698 <vTaskDelay+0x68>)
 801167c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011680:	601a      	str	r2, [r3, #0]
 8011682:	f3bf 8f4f 	dsb	sy
 8011686:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 801168a:	bf00      	nop
 801168c:	3710      	adds	r7, #16
 801168e:	46bd      	mov	sp, r7
 8011690:	bd80      	pop	{r7, pc}
 8011692:	bf00      	nop
 8011694:	240196fc 	.word	0x240196fc
 8011698:	e000ed04 	.word	0xe000ed04

0801169c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 801169c:	b580      	push	{r7, lr}
 801169e:	b08a      	sub	sp, #40	@ 0x28
 80116a0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80116a2:	2300      	movs	r3, #0
 80116a4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80116a6:	2300      	movs	r3, #0
 80116a8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80116aa:	463a      	mov	r2, r7
 80116ac:	1d39      	adds	r1, r7, #4
 80116ae:	f107 0308 	add.w	r3, r7, #8
 80116b2:	4618      	mov	r0, r3
 80116b4:	f7fd ff6e 	bl	800f594 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80116b8:	6839      	ldr	r1, [r7, #0]
 80116ba:	687b      	ldr	r3, [r7, #4]
 80116bc:	68ba      	ldr	r2, [r7, #8]
 80116be:	9202      	str	r2, [sp, #8]
 80116c0:	9301      	str	r3, [sp, #4]
 80116c2:	2300      	movs	r3, #0
 80116c4:	9300      	str	r3, [sp, #0]
 80116c6:	2300      	movs	r3, #0
 80116c8:	460a      	mov	r2, r1
 80116ca:	4924      	ldr	r1, [pc, #144]	@ (801175c <vTaskStartScheduler+0xc0>)
 80116cc:	4824      	ldr	r0, [pc, #144]	@ (8011760 <vTaskStartScheduler+0xc4>)
 80116ce:	f7ff fd71 	bl	80111b4 <xTaskCreateStatic>
 80116d2:	4603      	mov	r3, r0
 80116d4:	4a23      	ldr	r2, [pc, #140]	@ (8011764 <vTaskStartScheduler+0xc8>)
 80116d6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80116d8:	4b22      	ldr	r3, [pc, #136]	@ (8011764 <vTaskStartScheduler+0xc8>)
 80116da:	681b      	ldr	r3, [r3, #0]
 80116dc:	2b00      	cmp	r3, #0
 80116de:	d002      	beq.n	80116e6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80116e0:	2301      	movs	r3, #1
 80116e2:	617b      	str	r3, [r7, #20]
 80116e4:	e001      	b.n	80116ea <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80116e6:	2300      	movs	r3, #0
 80116e8:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 80116ea:	697b      	ldr	r3, [r7, #20]
 80116ec:	2b01      	cmp	r3, #1
 80116ee:	d102      	bne.n	80116f6 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 80116f0:	f000 ff42 	bl	8012578 <xTimerCreateTimerTask>
 80116f4:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80116f6:	697b      	ldr	r3, [r7, #20]
 80116f8:	2b01      	cmp	r3, #1
 80116fa:	d11b      	bne.n	8011734 <vTaskStartScheduler+0x98>
	__asm volatile
 80116fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011700:	f383 8811 	msr	BASEPRI, r3
 8011704:	f3bf 8f6f 	isb	sy
 8011708:	f3bf 8f4f 	dsb	sy
 801170c:	613b      	str	r3, [r7, #16]
}
 801170e:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8011710:	4b15      	ldr	r3, [pc, #84]	@ (8011768 <vTaskStartScheduler+0xcc>)
 8011712:	681b      	ldr	r3, [r3, #0]
 8011714:	3354      	adds	r3, #84	@ 0x54
 8011716:	4a15      	ldr	r2, [pc, #84]	@ (801176c <vTaskStartScheduler+0xd0>)
 8011718:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 801171a:	4b15      	ldr	r3, [pc, #84]	@ (8011770 <vTaskStartScheduler+0xd4>)
 801171c:	f04f 32ff 	mov.w	r2, #4294967295
 8011720:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8011722:	4b14      	ldr	r3, [pc, #80]	@ (8011774 <vTaskStartScheduler+0xd8>)
 8011724:	2201      	movs	r2, #1
 8011726:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8011728:	4b13      	ldr	r3, [pc, #76]	@ (8011778 <vTaskStartScheduler+0xdc>)
 801172a:	2200      	movs	r2, #0
 801172c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 801172e:	f7fe fa97 	bl	800fc60 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8011732:	e00f      	b.n	8011754 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8011734:	697b      	ldr	r3, [r7, #20]
 8011736:	f1b3 3fff 	cmp.w	r3, #4294967295
 801173a:	d10b      	bne.n	8011754 <vTaskStartScheduler+0xb8>
	__asm volatile
 801173c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011740:	f383 8811 	msr	BASEPRI, r3
 8011744:	f3bf 8f6f 	isb	sy
 8011748:	f3bf 8f4f 	dsb	sy
 801174c:	60fb      	str	r3, [r7, #12]
}
 801174e:	bf00      	nop
 8011750:	bf00      	nop
 8011752:	e7fd      	b.n	8011750 <vTaskStartScheduler+0xb4>
}
 8011754:	bf00      	nop
 8011756:	3718      	adds	r7, #24
 8011758:	46bd      	mov	sp, r7
 801175a:	bd80      	pop	{r7, pc}
 801175c:	080228d8 	.word	0x080228d8
 8011760:	08011e19 	.word	0x08011e19
 8011764:	240196f8 	.word	0x240196f8
 8011768:	24019200 	.word	0x24019200
 801176c:	24000214 	.word	0x24000214
 8011770:	240196f4 	.word	0x240196f4
 8011774:	240196e0 	.word	0x240196e0
 8011778:	240196d8 	.word	0x240196d8

0801177c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 801177c:	b480      	push	{r7}
 801177e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8011780:	4b04      	ldr	r3, [pc, #16]	@ (8011794 <vTaskSuspendAll+0x18>)
 8011782:	681b      	ldr	r3, [r3, #0]
 8011784:	3301      	adds	r3, #1
 8011786:	4a03      	ldr	r2, [pc, #12]	@ (8011794 <vTaskSuspendAll+0x18>)
 8011788:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 801178a:	bf00      	nop
 801178c:	46bd      	mov	sp, r7
 801178e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011792:	4770      	bx	lr
 8011794:	240196fc 	.word	0x240196fc

08011798 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8011798:	b580      	push	{r7, lr}
 801179a:	b084      	sub	sp, #16
 801179c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 801179e:	2300      	movs	r3, #0
 80117a0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80117a2:	2300      	movs	r3, #0
 80117a4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80117a6:	4b42      	ldr	r3, [pc, #264]	@ (80118b0 <xTaskResumeAll+0x118>)
 80117a8:	681b      	ldr	r3, [r3, #0]
 80117aa:	2b00      	cmp	r3, #0
 80117ac:	d10b      	bne.n	80117c6 <xTaskResumeAll+0x2e>
	__asm volatile
 80117ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80117b2:	f383 8811 	msr	BASEPRI, r3
 80117b6:	f3bf 8f6f 	isb	sy
 80117ba:	f3bf 8f4f 	dsb	sy
 80117be:	603b      	str	r3, [r7, #0]
}
 80117c0:	bf00      	nop
 80117c2:	bf00      	nop
 80117c4:	e7fd      	b.n	80117c2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80117c6:	f7fe faef 	bl	800fda8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80117ca:	4b39      	ldr	r3, [pc, #228]	@ (80118b0 <xTaskResumeAll+0x118>)
 80117cc:	681b      	ldr	r3, [r3, #0]
 80117ce:	3b01      	subs	r3, #1
 80117d0:	4a37      	ldr	r2, [pc, #220]	@ (80118b0 <xTaskResumeAll+0x118>)
 80117d2:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80117d4:	4b36      	ldr	r3, [pc, #216]	@ (80118b0 <xTaskResumeAll+0x118>)
 80117d6:	681b      	ldr	r3, [r3, #0]
 80117d8:	2b00      	cmp	r3, #0
 80117da:	d162      	bne.n	80118a2 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80117dc:	4b35      	ldr	r3, [pc, #212]	@ (80118b4 <xTaskResumeAll+0x11c>)
 80117de:	681b      	ldr	r3, [r3, #0]
 80117e0:	2b00      	cmp	r3, #0
 80117e2:	d05e      	beq.n	80118a2 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80117e4:	e02f      	b.n	8011846 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80117e6:	4b34      	ldr	r3, [pc, #208]	@ (80118b8 <xTaskResumeAll+0x120>)
 80117e8:	68db      	ldr	r3, [r3, #12]
 80117ea:	68db      	ldr	r3, [r3, #12]
 80117ec:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80117ee:	68fb      	ldr	r3, [r7, #12]
 80117f0:	3318      	adds	r3, #24
 80117f2:	4618      	mov	r0, r3
 80117f4:	f7fe f97a 	bl	800faec <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80117f8:	68fb      	ldr	r3, [r7, #12]
 80117fa:	3304      	adds	r3, #4
 80117fc:	4618      	mov	r0, r3
 80117fe:	f7fe f975 	bl	800faec <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8011802:	68fb      	ldr	r3, [r7, #12]
 8011804:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011806:	4b2d      	ldr	r3, [pc, #180]	@ (80118bc <xTaskResumeAll+0x124>)
 8011808:	681b      	ldr	r3, [r3, #0]
 801180a:	429a      	cmp	r2, r3
 801180c:	d903      	bls.n	8011816 <xTaskResumeAll+0x7e>
 801180e:	68fb      	ldr	r3, [r7, #12]
 8011810:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011812:	4a2a      	ldr	r2, [pc, #168]	@ (80118bc <xTaskResumeAll+0x124>)
 8011814:	6013      	str	r3, [r2, #0]
 8011816:	68fb      	ldr	r3, [r7, #12]
 8011818:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801181a:	4613      	mov	r3, r2
 801181c:	009b      	lsls	r3, r3, #2
 801181e:	4413      	add	r3, r2
 8011820:	009b      	lsls	r3, r3, #2
 8011822:	4a27      	ldr	r2, [pc, #156]	@ (80118c0 <xTaskResumeAll+0x128>)
 8011824:	441a      	add	r2, r3
 8011826:	68fb      	ldr	r3, [r7, #12]
 8011828:	3304      	adds	r3, #4
 801182a:	4619      	mov	r1, r3
 801182c:	4610      	mov	r0, r2
 801182e:	f7fe f900 	bl	800fa32 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8011832:	68fb      	ldr	r3, [r7, #12]
 8011834:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011836:	4b23      	ldr	r3, [pc, #140]	@ (80118c4 <xTaskResumeAll+0x12c>)
 8011838:	681b      	ldr	r3, [r3, #0]
 801183a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801183c:	429a      	cmp	r2, r3
 801183e:	d302      	bcc.n	8011846 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8011840:	4b21      	ldr	r3, [pc, #132]	@ (80118c8 <xTaskResumeAll+0x130>)
 8011842:	2201      	movs	r2, #1
 8011844:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8011846:	4b1c      	ldr	r3, [pc, #112]	@ (80118b8 <xTaskResumeAll+0x120>)
 8011848:	681b      	ldr	r3, [r3, #0]
 801184a:	2b00      	cmp	r3, #0
 801184c:	d1cb      	bne.n	80117e6 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 801184e:	68fb      	ldr	r3, [r7, #12]
 8011850:	2b00      	cmp	r3, #0
 8011852:	d001      	beq.n	8011858 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8011854:	f000 fb9c 	bl	8011f90 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8011858:	4b1c      	ldr	r3, [pc, #112]	@ (80118cc <xTaskResumeAll+0x134>)
 801185a:	681b      	ldr	r3, [r3, #0]
 801185c:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 801185e:	687b      	ldr	r3, [r7, #4]
 8011860:	2b00      	cmp	r3, #0
 8011862:	d010      	beq.n	8011886 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8011864:	f000 f858 	bl	8011918 <xTaskIncrementTick>
 8011868:	4603      	mov	r3, r0
 801186a:	2b00      	cmp	r3, #0
 801186c:	d002      	beq.n	8011874 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 801186e:	4b16      	ldr	r3, [pc, #88]	@ (80118c8 <xTaskResumeAll+0x130>)
 8011870:	2201      	movs	r2, #1
 8011872:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8011874:	687b      	ldr	r3, [r7, #4]
 8011876:	3b01      	subs	r3, #1
 8011878:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 801187a:	687b      	ldr	r3, [r7, #4]
 801187c:	2b00      	cmp	r3, #0
 801187e:	d1f1      	bne.n	8011864 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8011880:	4b12      	ldr	r3, [pc, #72]	@ (80118cc <xTaskResumeAll+0x134>)
 8011882:	2200      	movs	r2, #0
 8011884:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8011886:	4b10      	ldr	r3, [pc, #64]	@ (80118c8 <xTaskResumeAll+0x130>)
 8011888:	681b      	ldr	r3, [r3, #0]
 801188a:	2b00      	cmp	r3, #0
 801188c:	d009      	beq.n	80118a2 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 801188e:	2301      	movs	r3, #1
 8011890:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8011892:	4b0f      	ldr	r3, [pc, #60]	@ (80118d0 <xTaskResumeAll+0x138>)
 8011894:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011898:	601a      	str	r2, [r3, #0]
 801189a:	f3bf 8f4f 	dsb	sy
 801189e:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80118a2:	f7fe fab3 	bl	800fe0c <vPortExitCritical>

	return xAlreadyYielded;
 80118a6:	68bb      	ldr	r3, [r7, #8]
}
 80118a8:	4618      	mov	r0, r3
 80118aa:	3710      	adds	r7, #16
 80118ac:	46bd      	mov	sp, r7
 80118ae:	bd80      	pop	{r7, pc}
 80118b0:	240196fc 	.word	0x240196fc
 80118b4:	240196d4 	.word	0x240196d4
 80118b8:	24019694 	.word	0x24019694
 80118bc:	240196dc 	.word	0x240196dc
 80118c0:	24019204 	.word	0x24019204
 80118c4:	24019200 	.word	0x24019200
 80118c8:	240196e8 	.word	0x240196e8
 80118cc:	240196e4 	.word	0x240196e4
 80118d0:	e000ed04 	.word	0xe000ed04

080118d4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80118d4:	b480      	push	{r7}
 80118d6:	b083      	sub	sp, #12
 80118d8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80118da:	4b05      	ldr	r3, [pc, #20]	@ (80118f0 <xTaskGetTickCount+0x1c>)
 80118dc:	681b      	ldr	r3, [r3, #0]
 80118de:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80118e0:	687b      	ldr	r3, [r7, #4]
}
 80118e2:	4618      	mov	r0, r3
 80118e4:	370c      	adds	r7, #12
 80118e6:	46bd      	mov	sp, r7
 80118e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80118ec:	4770      	bx	lr
 80118ee:	bf00      	nop
 80118f0:	240196d8 	.word	0x240196d8

080118f4 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 80118f4:	b580      	push	{r7, lr}
 80118f6:	b082      	sub	sp, #8
 80118f8:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80118fa:	f7fe fb35 	bl	800ff68 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 80118fe:	2300      	movs	r3, #0
 8011900:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 8011902:	4b04      	ldr	r3, [pc, #16]	@ (8011914 <xTaskGetTickCountFromISR+0x20>)
 8011904:	681b      	ldr	r3, [r3, #0]
 8011906:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8011908:	683b      	ldr	r3, [r7, #0]
}
 801190a:	4618      	mov	r0, r3
 801190c:	3708      	adds	r7, #8
 801190e:	46bd      	mov	sp, r7
 8011910:	bd80      	pop	{r7, pc}
 8011912:	bf00      	nop
 8011914:	240196d8 	.word	0x240196d8

08011918 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8011918:	b580      	push	{r7, lr}
 801191a:	b086      	sub	sp, #24
 801191c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 801191e:	2300      	movs	r3, #0
 8011920:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8011922:	4b4f      	ldr	r3, [pc, #316]	@ (8011a60 <xTaskIncrementTick+0x148>)
 8011924:	681b      	ldr	r3, [r3, #0]
 8011926:	2b00      	cmp	r3, #0
 8011928:	f040 8090 	bne.w	8011a4c <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 801192c:	4b4d      	ldr	r3, [pc, #308]	@ (8011a64 <xTaskIncrementTick+0x14c>)
 801192e:	681b      	ldr	r3, [r3, #0]
 8011930:	3301      	adds	r3, #1
 8011932:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8011934:	4a4b      	ldr	r2, [pc, #300]	@ (8011a64 <xTaskIncrementTick+0x14c>)
 8011936:	693b      	ldr	r3, [r7, #16]
 8011938:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 801193a:	693b      	ldr	r3, [r7, #16]
 801193c:	2b00      	cmp	r3, #0
 801193e:	d121      	bne.n	8011984 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8011940:	4b49      	ldr	r3, [pc, #292]	@ (8011a68 <xTaskIncrementTick+0x150>)
 8011942:	681b      	ldr	r3, [r3, #0]
 8011944:	681b      	ldr	r3, [r3, #0]
 8011946:	2b00      	cmp	r3, #0
 8011948:	d00b      	beq.n	8011962 <xTaskIncrementTick+0x4a>
	__asm volatile
 801194a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801194e:	f383 8811 	msr	BASEPRI, r3
 8011952:	f3bf 8f6f 	isb	sy
 8011956:	f3bf 8f4f 	dsb	sy
 801195a:	603b      	str	r3, [r7, #0]
}
 801195c:	bf00      	nop
 801195e:	bf00      	nop
 8011960:	e7fd      	b.n	801195e <xTaskIncrementTick+0x46>
 8011962:	4b41      	ldr	r3, [pc, #260]	@ (8011a68 <xTaskIncrementTick+0x150>)
 8011964:	681b      	ldr	r3, [r3, #0]
 8011966:	60fb      	str	r3, [r7, #12]
 8011968:	4b40      	ldr	r3, [pc, #256]	@ (8011a6c <xTaskIncrementTick+0x154>)
 801196a:	681b      	ldr	r3, [r3, #0]
 801196c:	4a3e      	ldr	r2, [pc, #248]	@ (8011a68 <xTaskIncrementTick+0x150>)
 801196e:	6013      	str	r3, [r2, #0]
 8011970:	4a3e      	ldr	r2, [pc, #248]	@ (8011a6c <xTaskIncrementTick+0x154>)
 8011972:	68fb      	ldr	r3, [r7, #12]
 8011974:	6013      	str	r3, [r2, #0]
 8011976:	4b3e      	ldr	r3, [pc, #248]	@ (8011a70 <xTaskIncrementTick+0x158>)
 8011978:	681b      	ldr	r3, [r3, #0]
 801197a:	3301      	adds	r3, #1
 801197c:	4a3c      	ldr	r2, [pc, #240]	@ (8011a70 <xTaskIncrementTick+0x158>)
 801197e:	6013      	str	r3, [r2, #0]
 8011980:	f000 fb06 	bl	8011f90 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8011984:	4b3b      	ldr	r3, [pc, #236]	@ (8011a74 <xTaskIncrementTick+0x15c>)
 8011986:	681b      	ldr	r3, [r3, #0]
 8011988:	693a      	ldr	r2, [r7, #16]
 801198a:	429a      	cmp	r2, r3
 801198c:	d349      	bcc.n	8011a22 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801198e:	4b36      	ldr	r3, [pc, #216]	@ (8011a68 <xTaskIncrementTick+0x150>)
 8011990:	681b      	ldr	r3, [r3, #0]
 8011992:	681b      	ldr	r3, [r3, #0]
 8011994:	2b00      	cmp	r3, #0
 8011996:	d104      	bne.n	80119a2 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8011998:	4b36      	ldr	r3, [pc, #216]	@ (8011a74 <xTaskIncrementTick+0x15c>)
 801199a:	f04f 32ff 	mov.w	r2, #4294967295
 801199e:	601a      	str	r2, [r3, #0]
					break;
 80119a0:	e03f      	b.n	8011a22 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80119a2:	4b31      	ldr	r3, [pc, #196]	@ (8011a68 <xTaskIncrementTick+0x150>)
 80119a4:	681b      	ldr	r3, [r3, #0]
 80119a6:	68db      	ldr	r3, [r3, #12]
 80119a8:	68db      	ldr	r3, [r3, #12]
 80119aa:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80119ac:	68bb      	ldr	r3, [r7, #8]
 80119ae:	685b      	ldr	r3, [r3, #4]
 80119b0:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80119b2:	693a      	ldr	r2, [r7, #16]
 80119b4:	687b      	ldr	r3, [r7, #4]
 80119b6:	429a      	cmp	r2, r3
 80119b8:	d203      	bcs.n	80119c2 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80119ba:	4a2e      	ldr	r2, [pc, #184]	@ (8011a74 <xTaskIncrementTick+0x15c>)
 80119bc:	687b      	ldr	r3, [r7, #4]
 80119be:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80119c0:	e02f      	b.n	8011a22 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80119c2:	68bb      	ldr	r3, [r7, #8]
 80119c4:	3304      	adds	r3, #4
 80119c6:	4618      	mov	r0, r3
 80119c8:	f7fe f890 	bl	800faec <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80119cc:	68bb      	ldr	r3, [r7, #8]
 80119ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80119d0:	2b00      	cmp	r3, #0
 80119d2:	d004      	beq.n	80119de <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80119d4:	68bb      	ldr	r3, [r7, #8]
 80119d6:	3318      	adds	r3, #24
 80119d8:	4618      	mov	r0, r3
 80119da:	f7fe f887 	bl	800faec <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80119de:	68bb      	ldr	r3, [r7, #8]
 80119e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80119e2:	4b25      	ldr	r3, [pc, #148]	@ (8011a78 <xTaskIncrementTick+0x160>)
 80119e4:	681b      	ldr	r3, [r3, #0]
 80119e6:	429a      	cmp	r2, r3
 80119e8:	d903      	bls.n	80119f2 <xTaskIncrementTick+0xda>
 80119ea:	68bb      	ldr	r3, [r7, #8]
 80119ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80119ee:	4a22      	ldr	r2, [pc, #136]	@ (8011a78 <xTaskIncrementTick+0x160>)
 80119f0:	6013      	str	r3, [r2, #0]
 80119f2:	68bb      	ldr	r3, [r7, #8]
 80119f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80119f6:	4613      	mov	r3, r2
 80119f8:	009b      	lsls	r3, r3, #2
 80119fa:	4413      	add	r3, r2
 80119fc:	009b      	lsls	r3, r3, #2
 80119fe:	4a1f      	ldr	r2, [pc, #124]	@ (8011a7c <xTaskIncrementTick+0x164>)
 8011a00:	441a      	add	r2, r3
 8011a02:	68bb      	ldr	r3, [r7, #8]
 8011a04:	3304      	adds	r3, #4
 8011a06:	4619      	mov	r1, r3
 8011a08:	4610      	mov	r0, r2
 8011a0a:	f7fe f812 	bl	800fa32 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8011a0e:	68bb      	ldr	r3, [r7, #8]
 8011a10:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011a12:	4b1b      	ldr	r3, [pc, #108]	@ (8011a80 <xTaskIncrementTick+0x168>)
 8011a14:	681b      	ldr	r3, [r3, #0]
 8011a16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011a18:	429a      	cmp	r2, r3
 8011a1a:	d3b8      	bcc.n	801198e <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8011a1c:	2301      	movs	r3, #1
 8011a1e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8011a20:	e7b5      	b.n	801198e <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8011a22:	4b17      	ldr	r3, [pc, #92]	@ (8011a80 <xTaskIncrementTick+0x168>)
 8011a24:	681b      	ldr	r3, [r3, #0]
 8011a26:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011a28:	4914      	ldr	r1, [pc, #80]	@ (8011a7c <xTaskIncrementTick+0x164>)
 8011a2a:	4613      	mov	r3, r2
 8011a2c:	009b      	lsls	r3, r3, #2
 8011a2e:	4413      	add	r3, r2
 8011a30:	009b      	lsls	r3, r3, #2
 8011a32:	440b      	add	r3, r1
 8011a34:	681b      	ldr	r3, [r3, #0]
 8011a36:	2b01      	cmp	r3, #1
 8011a38:	d901      	bls.n	8011a3e <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8011a3a:	2301      	movs	r3, #1
 8011a3c:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8011a3e:	4b11      	ldr	r3, [pc, #68]	@ (8011a84 <xTaskIncrementTick+0x16c>)
 8011a40:	681b      	ldr	r3, [r3, #0]
 8011a42:	2b00      	cmp	r3, #0
 8011a44:	d007      	beq.n	8011a56 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8011a46:	2301      	movs	r3, #1
 8011a48:	617b      	str	r3, [r7, #20]
 8011a4a:	e004      	b.n	8011a56 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8011a4c:	4b0e      	ldr	r3, [pc, #56]	@ (8011a88 <xTaskIncrementTick+0x170>)
 8011a4e:	681b      	ldr	r3, [r3, #0]
 8011a50:	3301      	adds	r3, #1
 8011a52:	4a0d      	ldr	r2, [pc, #52]	@ (8011a88 <xTaskIncrementTick+0x170>)
 8011a54:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8011a56:	697b      	ldr	r3, [r7, #20]
}
 8011a58:	4618      	mov	r0, r3
 8011a5a:	3718      	adds	r7, #24
 8011a5c:	46bd      	mov	sp, r7
 8011a5e:	bd80      	pop	{r7, pc}
 8011a60:	240196fc 	.word	0x240196fc
 8011a64:	240196d8 	.word	0x240196d8
 8011a68:	2401968c 	.word	0x2401968c
 8011a6c:	24019690 	.word	0x24019690
 8011a70:	240196ec 	.word	0x240196ec
 8011a74:	240196f4 	.word	0x240196f4
 8011a78:	240196dc 	.word	0x240196dc
 8011a7c:	24019204 	.word	0x24019204
 8011a80:	24019200 	.word	0x24019200
 8011a84:	240196e8 	.word	0x240196e8
 8011a88:	240196e4 	.word	0x240196e4

08011a8c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8011a8c:	b580      	push	{r7, lr}
 8011a8e:	b086      	sub	sp, #24
 8011a90:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8011a92:	4b3d      	ldr	r3, [pc, #244]	@ (8011b88 <vTaskSwitchContext+0xfc>)
 8011a94:	681b      	ldr	r3, [r3, #0]
 8011a96:	2b00      	cmp	r3, #0
 8011a98:	d003      	beq.n	8011aa2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8011a9a:	4b3c      	ldr	r3, [pc, #240]	@ (8011b8c <vTaskSwitchContext+0x100>)
 8011a9c:	2201      	movs	r2, #1
 8011a9e:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8011aa0:	e06e      	b.n	8011b80 <vTaskSwitchContext+0xf4>
		xYieldPending = pdFALSE;
 8011aa2:	4b3a      	ldr	r3, [pc, #232]	@ (8011b8c <vTaskSwitchContext+0x100>)
 8011aa4:	2200      	movs	r2, #0
 8011aa6:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
 8011aa8:	4b39      	ldr	r3, [pc, #228]	@ (8011b90 <vTaskSwitchContext+0x104>)
 8011aaa:	681b      	ldr	r3, [r3, #0]
 8011aac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011aae:	613b      	str	r3, [r7, #16]
 8011ab0:	f04f 33a5 	mov.w	r3, #2779096485	@ 0xa5a5a5a5
 8011ab4:	60fb      	str	r3, [r7, #12]
 8011ab6:	693b      	ldr	r3, [r7, #16]
 8011ab8:	681b      	ldr	r3, [r3, #0]
 8011aba:	68fa      	ldr	r2, [r7, #12]
 8011abc:	429a      	cmp	r2, r3
 8011abe:	d111      	bne.n	8011ae4 <vTaskSwitchContext+0x58>
 8011ac0:	693b      	ldr	r3, [r7, #16]
 8011ac2:	3304      	adds	r3, #4
 8011ac4:	681b      	ldr	r3, [r3, #0]
 8011ac6:	68fa      	ldr	r2, [r7, #12]
 8011ac8:	429a      	cmp	r2, r3
 8011aca:	d10b      	bne.n	8011ae4 <vTaskSwitchContext+0x58>
 8011acc:	693b      	ldr	r3, [r7, #16]
 8011ace:	3308      	adds	r3, #8
 8011ad0:	681b      	ldr	r3, [r3, #0]
 8011ad2:	68fa      	ldr	r2, [r7, #12]
 8011ad4:	429a      	cmp	r2, r3
 8011ad6:	d105      	bne.n	8011ae4 <vTaskSwitchContext+0x58>
 8011ad8:	693b      	ldr	r3, [r7, #16]
 8011ada:	330c      	adds	r3, #12
 8011adc:	681b      	ldr	r3, [r3, #0]
 8011ade:	68fa      	ldr	r2, [r7, #12]
 8011ae0:	429a      	cmp	r2, r3
 8011ae2:	d008      	beq.n	8011af6 <vTaskSwitchContext+0x6a>
 8011ae4:	4b2a      	ldr	r3, [pc, #168]	@ (8011b90 <vTaskSwitchContext+0x104>)
 8011ae6:	681a      	ldr	r2, [r3, #0]
 8011ae8:	4b29      	ldr	r3, [pc, #164]	@ (8011b90 <vTaskSwitchContext+0x104>)
 8011aea:	681b      	ldr	r3, [r3, #0]
 8011aec:	3334      	adds	r3, #52	@ 0x34
 8011aee:	4619      	mov	r1, r3
 8011af0:	4610      	mov	r0, r2
 8011af2:	f7f1 ff03 	bl	80038fc <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011af6:	4b27      	ldr	r3, [pc, #156]	@ (8011b94 <vTaskSwitchContext+0x108>)
 8011af8:	681b      	ldr	r3, [r3, #0]
 8011afa:	617b      	str	r3, [r7, #20]
 8011afc:	e011      	b.n	8011b22 <vTaskSwitchContext+0x96>
 8011afe:	697b      	ldr	r3, [r7, #20]
 8011b00:	2b00      	cmp	r3, #0
 8011b02:	d10b      	bne.n	8011b1c <vTaskSwitchContext+0x90>
	__asm volatile
 8011b04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011b08:	f383 8811 	msr	BASEPRI, r3
 8011b0c:	f3bf 8f6f 	isb	sy
 8011b10:	f3bf 8f4f 	dsb	sy
 8011b14:	607b      	str	r3, [r7, #4]
}
 8011b16:	bf00      	nop
 8011b18:	bf00      	nop
 8011b1a:	e7fd      	b.n	8011b18 <vTaskSwitchContext+0x8c>
 8011b1c:	697b      	ldr	r3, [r7, #20]
 8011b1e:	3b01      	subs	r3, #1
 8011b20:	617b      	str	r3, [r7, #20]
 8011b22:	491d      	ldr	r1, [pc, #116]	@ (8011b98 <vTaskSwitchContext+0x10c>)
 8011b24:	697a      	ldr	r2, [r7, #20]
 8011b26:	4613      	mov	r3, r2
 8011b28:	009b      	lsls	r3, r3, #2
 8011b2a:	4413      	add	r3, r2
 8011b2c:	009b      	lsls	r3, r3, #2
 8011b2e:	440b      	add	r3, r1
 8011b30:	681b      	ldr	r3, [r3, #0]
 8011b32:	2b00      	cmp	r3, #0
 8011b34:	d0e3      	beq.n	8011afe <vTaskSwitchContext+0x72>
 8011b36:	697a      	ldr	r2, [r7, #20]
 8011b38:	4613      	mov	r3, r2
 8011b3a:	009b      	lsls	r3, r3, #2
 8011b3c:	4413      	add	r3, r2
 8011b3e:	009b      	lsls	r3, r3, #2
 8011b40:	4a15      	ldr	r2, [pc, #84]	@ (8011b98 <vTaskSwitchContext+0x10c>)
 8011b42:	4413      	add	r3, r2
 8011b44:	60bb      	str	r3, [r7, #8]
 8011b46:	68bb      	ldr	r3, [r7, #8]
 8011b48:	685b      	ldr	r3, [r3, #4]
 8011b4a:	685a      	ldr	r2, [r3, #4]
 8011b4c:	68bb      	ldr	r3, [r7, #8]
 8011b4e:	605a      	str	r2, [r3, #4]
 8011b50:	68bb      	ldr	r3, [r7, #8]
 8011b52:	685a      	ldr	r2, [r3, #4]
 8011b54:	68bb      	ldr	r3, [r7, #8]
 8011b56:	3308      	adds	r3, #8
 8011b58:	429a      	cmp	r2, r3
 8011b5a:	d104      	bne.n	8011b66 <vTaskSwitchContext+0xda>
 8011b5c:	68bb      	ldr	r3, [r7, #8]
 8011b5e:	685b      	ldr	r3, [r3, #4]
 8011b60:	685a      	ldr	r2, [r3, #4]
 8011b62:	68bb      	ldr	r3, [r7, #8]
 8011b64:	605a      	str	r2, [r3, #4]
 8011b66:	68bb      	ldr	r3, [r7, #8]
 8011b68:	685b      	ldr	r3, [r3, #4]
 8011b6a:	68db      	ldr	r3, [r3, #12]
 8011b6c:	4a08      	ldr	r2, [pc, #32]	@ (8011b90 <vTaskSwitchContext+0x104>)
 8011b6e:	6013      	str	r3, [r2, #0]
 8011b70:	4a08      	ldr	r2, [pc, #32]	@ (8011b94 <vTaskSwitchContext+0x108>)
 8011b72:	697b      	ldr	r3, [r7, #20]
 8011b74:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8011b76:	4b06      	ldr	r3, [pc, #24]	@ (8011b90 <vTaskSwitchContext+0x104>)
 8011b78:	681b      	ldr	r3, [r3, #0]
 8011b7a:	3354      	adds	r3, #84	@ 0x54
 8011b7c:	4a07      	ldr	r2, [pc, #28]	@ (8011b9c <vTaskSwitchContext+0x110>)
 8011b7e:	6013      	str	r3, [r2, #0]
}
 8011b80:	bf00      	nop
 8011b82:	3718      	adds	r7, #24
 8011b84:	46bd      	mov	sp, r7
 8011b86:	bd80      	pop	{r7, pc}
 8011b88:	240196fc 	.word	0x240196fc
 8011b8c:	240196e8 	.word	0x240196e8
 8011b90:	24019200 	.word	0x24019200
 8011b94:	240196dc 	.word	0x240196dc
 8011b98:	24019204 	.word	0x24019204
 8011b9c:	24000214 	.word	0x24000214

08011ba0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8011ba0:	b580      	push	{r7, lr}
 8011ba2:	b084      	sub	sp, #16
 8011ba4:	af00      	add	r7, sp, #0
 8011ba6:	6078      	str	r0, [r7, #4]
 8011ba8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8011baa:	687b      	ldr	r3, [r7, #4]
 8011bac:	2b00      	cmp	r3, #0
 8011bae:	d10b      	bne.n	8011bc8 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8011bb0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011bb4:	f383 8811 	msr	BASEPRI, r3
 8011bb8:	f3bf 8f6f 	isb	sy
 8011bbc:	f3bf 8f4f 	dsb	sy
 8011bc0:	60fb      	str	r3, [r7, #12]
}
 8011bc2:	bf00      	nop
 8011bc4:	bf00      	nop
 8011bc6:	e7fd      	b.n	8011bc4 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8011bc8:	4b07      	ldr	r3, [pc, #28]	@ (8011be8 <vTaskPlaceOnEventList+0x48>)
 8011bca:	681b      	ldr	r3, [r3, #0]
 8011bcc:	3318      	adds	r3, #24
 8011bce:	4619      	mov	r1, r3
 8011bd0:	6878      	ldr	r0, [r7, #4]
 8011bd2:	f7fd ff52 	bl	800fa7a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8011bd6:	2101      	movs	r1, #1
 8011bd8:	6838      	ldr	r0, [r7, #0]
 8011bda:	f000 fc79 	bl	80124d0 <prvAddCurrentTaskToDelayedList>
}
 8011bde:	bf00      	nop
 8011be0:	3710      	adds	r7, #16
 8011be2:	46bd      	mov	sp, r7
 8011be4:	bd80      	pop	{r7, pc}
 8011be6:	bf00      	nop
 8011be8:	24019200 	.word	0x24019200

08011bec <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8011bec:	b580      	push	{r7, lr}
 8011bee:	b086      	sub	sp, #24
 8011bf0:	af00      	add	r7, sp, #0
 8011bf2:	60f8      	str	r0, [r7, #12]
 8011bf4:	60b9      	str	r1, [r7, #8]
 8011bf6:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8011bf8:	68fb      	ldr	r3, [r7, #12]
 8011bfa:	2b00      	cmp	r3, #0
 8011bfc:	d10b      	bne.n	8011c16 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8011bfe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011c02:	f383 8811 	msr	BASEPRI, r3
 8011c06:	f3bf 8f6f 	isb	sy
 8011c0a:	f3bf 8f4f 	dsb	sy
 8011c0e:	617b      	str	r3, [r7, #20]
}
 8011c10:	bf00      	nop
 8011c12:	bf00      	nop
 8011c14:	e7fd      	b.n	8011c12 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8011c16:	4b0a      	ldr	r3, [pc, #40]	@ (8011c40 <vTaskPlaceOnEventListRestricted+0x54>)
 8011c18:	681b      	ldr	r3, [r3, #0]
 8011c1a:	3318      	adds	r3, #24
 8011c1c:	4619      	mov	r1, r3
 8011c1e:	68f8      	ldr	r0, [r7, #12]
 8011c20:	f7fd ff07 	bl	800fa32 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8011c24:	687b      	ldr	r3, [r7, #4]
 8011c26:	2b00      	cmp	r3, #0
 8011c28:	d002      	beq.n	8011c30 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8011c2a:	f04f 33ff 	mov.w	r3, #4294967295
 8011c2e:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8011c30:	6879      	ldr	r1, [r7, #4]
 8011c32:	68b8      	ldr	r0, [r7, #8]
 8011c34:	f000 fc4c 	bl	80124d0 <prvAddCurrentTaskToDelayedList>
	}
 8011c38:	bf00      	nop
 8011c3a:	3718      	adds	r7, #24
 8011c3c:	46bd      	mov	sp, r7
 8011c3e:	bd80      	pop	{r7, pc}
 8011c40:	24019200 	.word	0x24019200

08011c44 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8011c44:	b580      	push	{r7, lr}
 8011c46:	b086      	sub	sp, #24
 8011c48:	af00      	add	r7, sp, #0
 8011c4a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011c4c:	687b      	ldr	r3, [r7, #4]
 8011c4e:	68db      	ldr	r3, [r3, #12]
 8011c50:	68db      	ldr	r3, [r3, #12]
 8011c52:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8011c54:	693b      	ldr	r3, [r7, #16]
 8011c56:	2b00      	cmp	r3, #0
 8011c58:	d10b      	bne.n	8011c72 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8011c5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011c5e:	f383 8811 	msr	BASEPRI, r3
 8011c62:	f3bf 8f6f 	isb	sy
 8011c66:	f3bf 8f4f 	dsb	sy
 8011c6a:	60fb      	str	r3, [r7, #12]
}
 8011c6c:	bf00      	nop
 8011c6e:	bf00      	nop
 8011c70:	e7fd      	b.n	8011c6e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8011c72:	693b      	ldr	r3, [r7, #16]
 8011c74:	3318      	adds	r3, #24
 8011c76:	4618      	mov	r0, r3
 8011c78:	f7fd ff38 	bl	800faec <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8011c7c:	4b1d      	ldr	r3, [pc, #116]	@ (8011cf4 <xTaskRemoveFromEventList+0xb0>)
 8011c7e:	681b      	ldr	r3, [r3, #0]
 8011c80:	2b00      	cmp	r3, #0
 8011c82:	d11d      	bne.n	8011cc0 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8011c84:	693b      	ldr	r3, [r7, #16]
 8011c86:	3304      	adds	r3, #4
 8011c88:	4618      	mov	r0, r3
 8011c8a:	f7fd ff2f 	bl	800faec <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8011c8e:	693b      	ldr	r3, [r7, #16]
 8011c90:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011c92:	4b19      	ldr	r3, [pc, #100]	@ (8011cf8 <xTaskRemoveFromEventList+0xb4>)
 8011c94:	681b      	ldr	r3, [r3, #0]
 8011c96:	429a      	cmp	r2, r3
 8011c98:	d903      	bls.n	8011ca2 <xTaskRemoveFromEventList+0x5e>
 8011c9a:	693b      	ldr	r3, [r7, #16]
 8011c9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011c9e:	4a16      	ldr	r2, [pc, #88]	@ (8011cf8 <xTaskRemoveFromEventList+0xb4>)
 8011ca0:	6013      	str	r3, [r2, #0]
 8011ca2:	693b      	ldr	r3, [r7, #16]
 8011ca4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011ca6:	4613      	mov	r3, r2
 8011ca8:	009b      	lsls	r3, r3, #2
 8011caa:	4413      	add	r3, r2
 8011cac:	009b      	lsls	r3, r3, #2
 8011cae:	4a13      	ldr	r2, [pc, #76]	@ (8011cfc <xTaskRemoveFromEventList+0xb8>)
 8011cb0:	441a      	add	r2, r3
 8011cb2:	693b      	ldr	r3, [r7, #16]
 8011cb4:	3304      	adds	r3, #4
 8011cb6:	4619      	mov	r1, r3
 8011cb8:	4610      	mov	r0, r2
 8011cba:	f7fd feba 	bl	800fa32 <vListInsertEnd>
 8011cbe:	e005      	b.n	8011ccc <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8011cc0:	693b      	ldr	r3, [r7, #16]
 8011cc2:	3318      	adds	r3, #24
 8011cc4:	4619      	mov	r1, r3
 8011cc6:	480e      	ldr	r0, [pc, #56]	@ (8011d00 <xTaskRemoveFromEventList+0xbc>)
 8011cc8:	f7fd feb3 	bl	800fa32 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8011ccc:	693b      	ldr	r3, [r7, #16]
 8011cce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011cd0:	4b0c      	ldr	r3, [pc, #48]	@ (8011d04 <xTaskRemoveFromEventList+0xc0>)
 8011cd2:	681b      	ldr	r3, [r3, #0]
 8011cd4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011cd6:	429a      	cmp	r2, r3
 8011cd8:	d905      	bls.n	8011ce6 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8011cda:	2301      	movs	r3, #1
 8011cdc:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8011cde:	4b0a      	ldr	r3, [pc, #40]	@ (8011d08 <xTaskRemoveFromEventList+0xc4>)
 8011ce0:	2201      	movs	r2, #1
 8011ce2:	601a      	str	r2, [r3, #0]
 8011ce4:	e001      	b.n	8011cea <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8011ce6:	2300      	movs	r3, #0
 8011ce8:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8011cea:	697b      	ldr	r3, [r7, #20]
}
 8011cec:	4618      	mov	r0, r3
 8011cee:	3718      	adds	r7, #24
 8011cf0:	46bd      	mov	sp, r7
 8011cf2:	bd80      	pop	{r7, pc}
 8011cf4:	240196fc 	.word	0x240196fc
 8011cf8:	240196dc 	.word	0x240196dc
 8011cfc:	24019204 	.word	0x24019204
 8011d00:	24019694 	.word	0x24019694
 8011d04:	24019200 	.word	0x24019200
 8011d08:	240196e8 	.word	0x240196e8

08011d0c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8011d0c:	b480      	push	{r7}
 8011d0e:	b083      	sub	sp, #12
 8011d10:	af00      	add	r7, sp, #0
 8011d12:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8011d14:	4b06      	ldr	r3, [pc, #24]	@ (8011d30 <vTaskInternalSetTimeOutState+0x24>)
 8011d16:	681a      	ldr	r2, [r3, #0]
 8011d18:	687b      	ldr	r3, [r7, #4]
 8011d1a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8011d1c:	4b05      	ldr	r3, [pc, #20]	@ (8011d34 <vTaskInternalSetTimeOutState+0x28>)
 8011d1e:	681a      	ldr	r2, [r3, #0]
 8011d20:	687b      	ldr	r3, [r7, #4]
 8011d22:	605a      	str	r2, [r3, #4]
}
 8011d24:	bf00      	nop
 8011d26:	370c      	adds	r7, #12
 8011d28:	46bd      	mov	sp, r7
 8011d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011d2e:	4770      	bx	lr
 8011d30:	240196ec 	.word	0x240196ec
 8011d34:	240196d8 	.word	0x240196d8

08011d38 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8011d38:	b580      	push	{r7, lr}
 8011d3a:	b088      	sub	sp, #32
 8011d3c:	af00      	add	r7, sp, #0
 8011d3e:	6078      	str	r0, [r7, #4]
 8011d40:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8011d42:	687b      	ldr	r3, [r7, #4]
 8011d44:	2b00      	cmp	r3, #0
 8011d46:	d10b      	bne.n	8011d60 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8011d48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011d4c:	f383 8811 	msr	BASEPRI, r3
 8011d50:	f3bf 8f6f 	isb	sy
 8011d54:	f3bf 8f4f 	dsb	sy
 8011d58:	613b      	str	r3, [r7, #16]
}
 8011d5a:	bf00      	nop
 8011d5c:	bf00      	nop
 8011d5e:	e7fd      	b.n	8011d5c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8011d60:	683b      	ldr	r3, [r7, #0]
 8011d62:	2b00      	cmp	r3, #0
 8011d64:	d10b      	bne.n	8011d7e <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8011d66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011d6a:	f383 8811 	msr	BASEPRI, r3
 8011d6e:	f3bf 8f6f 	isb	sy
 8011d72:	f3bf 8f4f 	dsb	sy
 8011d76:	60fb      	str	r3, [r7, #12]
}
 8011d78:	bf00      	nop
 8011d7a:	bf00      	nop
 8011d7c:	e7fd      	b.n	8011d7a <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8011d7e:	f7fe f813 	bl	800fda8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8011d82:	4b1d      	ldr	r3, [pc, #116]	@ (8011df8 <xTaskCheckForTimeOut+0xc0>)
 8011d84:	681b      	ldr	r3, [r3, #0]
 8011d86:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8011d88:	687b      	ldr	r3, [r7, #4]
 8011d8a:	685b      	ldr	r3, [r3, #4]
 8011d8c:	69ba      	ldr	r2, [r7, #24]
 8011d8e:	1ad3      	subs	r3, r2, r3
 8011d90:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8011d92:	683b      	ldr	r3, [r7, #0]
 8011d94:	681b      	ldr	r3, [r3, #0]
 8011d96:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011d9a:	d102      	bne.n	8011da2 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8011d9c:	2300      	movs	r3, #0
 8011d9e:	61fb      	str	r3, [r7, #28]
 8011da0:	e023      	b.n	8011dea <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8011da2:	687b      	ldr	r3, [r7, #4]
 8011da4:	681a      	ldr	r2, [r3, #0]
 8011da6:	4b15      	ldr	r3, [pc, #84]	@ (8011dfc <xTaskCheckForTimeOut+0xc4>)
 8011da8:	681b      	ldr	r3, [r3, #0]
 8011daa:	429a      	cmp	r2, r3
 8011dac:	d007      	beq.n	8011dbe <xTaskCheckForTimeOut+0x86>
 8011dae:	687b      	ldr	r3, [r7, #4]
 8011db0:	685b      	ldr	r3, [r3, #4]
 8011db2:	69ba      	ldr	r2, [r7, #24]
 8011db4:	429a      	cmp	r2, r3
 8011db6:	d302      	bcc.n	8011dbe <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8011db8:	2301      	movs	r3, #1
 8011dba:	61fb      	str	r3, [r7, #28]
 8011dbc:	e015      	b.n	8011dea <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8011dbe:	683b      	ldr	r3, [r7, #0]
 8011dc0:	681b      	ldr	r3, [r3, #0]
 8011dc2:	697a      	ldr	r2, [r7, #20]
 8011dc4:	429a      	cmp	r2, r3
 8011dc6:	d20b      	bcs.n	8011de0 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8011dc8:	683b      	ldr	r3, [r7, #0]
 8011dca:	681a      	ldr	r2, [r3, #0]
 8011dcc:	697b      	ldr	r3, [r7, #20]
 8011dce:	1ad2      	subs	r2, r2, r3
 8011dd0:	683b      	ldr	r3, [r7, #0]
 8011dd2:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8011dd4:	6878      	ldr	r0, [r7, #4]
 8011dd6:	f7ff ff99 	bl	8011d0c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8011dda:	2300      	movs	r3, #0
 8011ddc:	61fb      	str	r3, [r7, #28]
 8011dde:	e004      	b.n	8011dea <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8011de0:	683b      	ldr	r3, [r7, #0]
 8011de2:	2200      	movs	r2, #0
 8011de4:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8011de6:	2301      	movs	r3, #1
 8011de8:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8011dea:	f7fe f80f 	bl	800fe0c <vPortExitCritical>

	return xReturn;
 8011dee:	69fb      	ldr	r3, [r7, #28]
}
 8011df0:	4618      	mov	r0, r3
 8011df2:	3720      	adds	r7, #32
 8011df4:	46bd      	mov	sp, r7
 8011df6:	bd80      	pop	{r7, pc}
 8011df8:	240196d8 	.word	0x240196d8
 8011dfc:	240196ec 	.word	0x240196ec

08011e00 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8011e00:	b480      	push	{r7}
 8011e02:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8011e04:	4b03      	ldr	r3, [pc, #12]	@ (8011e14 <vTaskMissedYield+0x14>)
 8011e06:	2201      	movs	r2, #1
 8011e08:	601a      	str	r2, [r3, #0]
}
 8011e0a:	bf00      	nop
 8011e0c:	46bd      	mov	sp, r7
 8011e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e12:	4770      	bx	lr
 8011e14:	240196e8 	.word	0x240196e8

08011e18 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8011e18:	b580      	push	{r7, lr}
 8011e1a:	b082      	sub	sp, #8
 8011e1c:	af00      	add	r7, sp, #0
 8011e1e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8011e20:	f000 f852 	bl	8011ec8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8011e24:	4b06      	ldr	r3, [pc, #24]	@ (8011e40 <prvIdleTask+0x28>)
 8011e26:	681b      	ldr	r3, [r3, #0]
 8011e28:	2b01      	cmp	r3, #1
 8011e2a:	d9f9      	bls.n	8011e20 <prvIdleTask+0x8>
			{
				taskYIELD();
 8011e2c:	4b05      	ldr	r3, [pc, #20]	@ (8011e44 <prvIdleTask+0x2c>)
 8011e2e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011e32:	601a      	str	r2, [r3, #0]
 8011e34:	f3bf 8f4f 	dsb	sy
 8011e38:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8011e3c:	e7f0      	b.n	8011e20 <prvIdleTask+0x8>
 8011e3e:	bf00      	nop
 8011e40:	24019204 	.word	0x24019204
 8011e44:	e000ed04 	.word	0xe000ed04

08011e48 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8011e48:	b580      	push	{r7, lr}
 8011e4a:	b082      	sub	sp, #8
 8011e4c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8011e4e:	2300      	movs	r3, #0
 8011e50:	607b      	str	r3, [r7, #4]
 8011e52:	e00c      	b.n	8011e6e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8011e54:	687a      	ldr	r2, [r7, #4]
 8011e56:	4613      	mov	r3, r2
 8011e58:	009b      	lsls	r3, r3, #2
 8011e5a:	4413      	add	r3, r2
 8011e5c:	009b      	lsls	r3, r3, #2
 8011e5e:	4a12      	ldr	r2, [pc, #72]	@ (8011ea8 <prvInitialiseTaskLists+0x60>)
 8011e60:	4413      	add	r3, r2
 8011e62:	4618      	mov	r0, r3
 8011e64:	f7fd fdb8 	bl	800f9d8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8011e68:	687b      	ldr	r3, [r7, #4]
 8011e6a:	3301      	adds	r3, #1
 8011e6c:	607b      	str	r3, [r7, #4]
 8011e6e:	687b      	ldr	r3, [r7, #4]
 8011e70:	2b37      	cmp	r3, #55	@ 0x37
 8011e72:	d9ef      	bls.n	8011e54 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8011e74:	480d      	ldr	r0, [pc, #52]	@ (8011eac <prvInitialiseTaskLists+0x64>)
 8011e76:	f7fd fdaf 	bl	800f9d8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8011e7a:	480d      	ldr	r0, [pc, #52]	@ (8011eb0 <prvInitialiseTaskLists+0x68>)
 8011e7c:	f7fd fdac 	bl	800f9d8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8011e80:	480c      	ldr	r0, [pc, #48]	@ (8011eb4 <prvInitialiseTaskLists+0x6c>)
 8011e82:	f7fd fda9 	bl	800f9d8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8011e86:	480c      	ldr	r0, [pc, #48]	@ (8011eb8 <prvInitialiseTaskLists+0x70>)
 8011e88:	f7fd fda6 	bl	800f9d8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8011e8c:	480b      	ldr	r0, [pc, #44]	@ (8011ebc <prvInitialiseTaskLists+0x74>)
 8011e8e:	f7fd fda3 	bl	800f9d8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8011e92:	4b0b      	ldr	r3, [pc, #44]	@ (8011ec0 <prvInitialiseTaskLists+0x78>)
 8011e94:	4a05      	ldr	r2, [pc, #20]	@ (8011eac <prvInitialiseTaskLists+0x64>)
 8011e96:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8011e98:	4b0a      	ldr	r3, [pc, #40]	@ (8011ec4 <prvInitialiseTaskLists+0x7c>)
 8011e9a:	4a05      	ldr	r2, [pc, #20]	@ (8011eb0 <prvInitialiseTaskLists+0x68>)
 8011e9c:	601a      	str	r2, [r3, #0]
}
 8011e9e:	bf00      	nop
 8011ea0:	3708      	adds	r7, #8
 8011ea2:	46bd      	mov	sp, r7
 8011ea4:	bd80      	pop	{r7, pc}
 8011ea6:	bf00      	nop
 8011ea8:	24019204 	.word	0x24019204
 8011eac:	24019664 	.word	0x24019664
 8011eb0:	24019678 	.word	0x24019678
 8011eb4:	24019694 	.word	0x24019694
 8011eb8:	240196a8 	.word	0x240196a8
 8011ebc:	240196c0 	.word	0x240196c0
 8011ec0:	2401968c 	.word	0x2401968c
 8011ec4:	24019690 	.word	0x24019690

08011ec8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8011ec8:	b580      	push	{r7, lr}
 8011eca:	b082      	sub	sp, #8
 8011ecc:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8011ece:	e019      	b.n	8011f04 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8011ed0:	f7fd ff6a 	bl	800fda8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011ed4:	4b10      	ldr	r3, [pc, #64]	@ (8011f18 <prvCheckTasksWaitingTermination+0x50>)
 8011ed6:	68db      	ldr	r3, [r3, #12]
 8011ed8:	68db      	ldr	r3, [r3, #12]
 8011eda:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8011edc:	687b      	ldr	r3, [r7, #4]
 8011ede:	3304      	adds	r3, #4
 8011ee0:	4618      	mov	r0, r3
 8011ee2:	f7fd fe03 	bl	800faec <uxListRemove>
				--uxCurrentNumberOfTasks;
 8011ee6:	4b0d      	ldr	r3, [pc, #52]	@ (8011f1c <prvCheckTasksWaitingTermination+0x54>)
 8011ee8:	681b      	ldr	r3, [r3, #0]
 8011eea:	3b01      	subs	r3, #1
 8011eec:	4a0b      	ldr	r2, [pc, #44]	@ (8011f1c <prvCheckTasksWaitingTermination+0x54>)
 8011eee:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8011ef0:	4b0b      	ldr	r3, [pc, #44]	@ (8011f20 <prvCheckTasksWaitingTermination+0x58>)
 8011ef2:	681b      	ldr	r3, [r3, #0]
 8011ef4:	3b01      	subs	r3, #1
 8011ef6:	4a0a      	ldr	r2, [pc, #40]	@ (8011f20 <prvCheckTasksWaitingTermination+0x58>)
 8011ef8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8011efa:	f7fd ff87 	bl	800fe0c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8011efe:	6878      	ldr	r0, [r7, #4]
 8011f00:	f000 f810 	bl	8011f24 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8011f04:	4b06      	ldr	r3, [pc, #24]	@ (8011f20 <prvCheckTasksWaitingTermination+0x58>)
 8011f06:	681b      	ldr	r3, [r3, #0]
 8011f08:	2b00      	cmp	r3, #0
 8011f0a:	d1e1      	bne.n	8011ed0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8011f0c:	bf00      	nop
 8011f0e:	bf00      	nop
 8011f10:	3708      	adds	r7, #8
 8011f12:	46bd      	mov	sp, r7
 8011f14:	bd80      	pop	{r7, pc}
 8011f16:	bf00      	nop
 8011f18:	240196a8 	.word	0x240196a8
 8011f1c:	240196d4 	.word	0x240196d4
 8011f20:	240196bc 	.word	0x240196bc

08011f24 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8011f24:	b580      	push	{r7, lr}
 8011f26:	b084      	sub	sp, #16
 8011f28:	af00      	add	r7, sp, #0
 8011f2a:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8011f2c:	687b      	ldr	r3, [r7, #4]
 8011f2e:	3354      	adds	r3, #84	@ 0x54
 8011f30:	4618      	mov	r0, r3
 8011f32:	f00d f801 	bl	801ef38 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8011f36:	687b      	ldr	r3, [r7, #4]
 8011f38:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8011f3c:	2b00      	cmp	r3, #0
 8011f3e:	d108      	bne.n	8011f52 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8011f40:	687b      	ldr	r3, [r7, #4]
 8011f42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8011f44:	4618      	mov	r0, r3
 8011f46:	f7fd fc27 	bl	800f798 <vPortFree>
				vPortFree( pxTCB );
 8011f4a:	6878      	ldr	r0, [r7, #4]
 8011f4c:	f7fd fc24 	bl	800f798 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8011f50:	e019      	b.n	8011f86 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8011f52:	687b      	ldr	r3, [r7, #4]
 8011f54:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8011f58:	2b01      	cmp	r3, #1
 8011f5a:	d103      	bne.n	8011f64 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8011f5c:	6878      	ldr	r0, [r7, #4]
 8011f5e:	f7fd fc1b 	bl	800f798 <vPortFree>
	}
 8011f62:	e010      	b.n	8011f86 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8011f64:	687b      	ldr	r3, [r7, #4]
 8011f66:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8011f6a:	2b02      	cmp	r3, #2
 8011f6c:	d00b      	beq.n	8011f86 <prvDeleteTCB+0x62>
	__asm volatile
 8011f6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011f72:	f383 8811 	msr	BASEPRI, r3
 8011f76:	f3bf 8f6f 	isb	sy
 8011f7a:	f3bf 8f4f 	dsb	sy
 8011f7e:	60fb      	str	r3, [r7, #12]
}
 8011f80:	bf00      	nop
 8011f82:	bf00      	nop
 8011f84:	e7fd      	b.n	8011f82 <prvDeleteTCB+0x5e>
	}
 8011f86:	bf00      	nop
 8011f88:	3710      	adds	r7, #16
 8011f8a:	46bd      	mov	sp, r7
 8011f8c:	bd80      	pop	{r7, pc}
	...

08011f90 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8011f90:	b480      	push	{r7}
 8011f92:	b083      	sub	sp, #12
 8011f94:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8011f96:	4b0c      	ldr	r3, [pc, #48]	@ (8011fc8 <prvResetNextTaskUnblockTime+0x38>)
 8011f98:	681b      	ldr	r3, [r3, #0]
 8011f9a:	681b      	ldr	r3, [r3, #0]
 8011f9c:	2b00      	cmp	r3, #0
 8011f9e:	d104      	bne.n	8011faa <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8011fa0:	4b0a      	ldr	r3, [pc, #40]	@ (8011fcc <prvResetNextTaskUnblockTime+0x3c>)
 8011fa2:	f04f 32ff 	mov.w	r2, #4294967295
 8011fa6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8011fa8:	e008      	b.n	8011fbc <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011faa:	4b07      	ldr	r3, [pc, #28]	@ (8011fc8 <prvResetNextTaskUnblockTime+0x38>)
 8011fac:	681b      	ldr	r3, [r3, #0]
 8011fae:	68db      	ldr	r3, [r3, #12]
 8011fb0:	68db      	ldr	r3, [r3, #12]
 8011fb2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8011fb4:	687b      	ldr	r3, [r7, #4]
 8011fb6:	685b      	ldr	r3, [r3, #4]
 8011fb8:	4a04      	ldr	r2, [pc, #16]	@ (8011fcc <prvResetNextTaskUnblockTime+0x3c>)
 8011fba:	6013      	str	r3, [r2, #0]
}
 8011fbc:	bf00      	nop
 8011fbe:	370c      	adds	r7, #12
 8011fc0:	46bd      	mov	sp, r7
 8011fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011fc6:	4770      	bx	lr
 8011fc8:	2401968c 	.word	0x2401968c
 8011fcc:	240196f4 	.word	0x240196f4

08011fd0 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 8011fd0:	b480      	push	{r7}
 8011fd2:	b083      	sub	sp, #12
 8011fd4:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 8011fd6:	4b05      	ldr	r3, [pc, #20]	@ (8011fec <xTaskGetCurrentTaskHandle+0x1c>)
 8011fd8:	681b      	ldr	r3, [r3, #0]
 8011fda:	607b      	str	r3, [r7, #4]

		return xReturn;
 8011fdc:	687b      	ldr	r3, [r7, #4]
	}
 8011fde:	4618      	mov	r0, r3
 8011fe0:	370c      	adds	r7, #12
 8011fe2:	46bd      	mov	sp, r7
 8011fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011fe8:	4770      	bx	lr
 8011fea:	bf00      	nop
 8011fec:	24019200 	.word	0x24019200

08011ff0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8011ff0:	b480      	push	{r7}
 8011ff2:	b083      	sub	sp, #12
 8011ff4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8011ff6:	4b0b      	ldr	r3, [pc, #44]	@ (8012024 <xTaskGetSchedulerState+0x34>)
 8011ff8:	681b      	ldr	r3, [r3, #0]
 8011ffa:	2b00      	cmp	r3, #0
 8011ffc:	d102      	bne.n	8012004 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8011ffe:	2301      	movs	r3, #1
 8012000:	607b      	str	r3, [r7, #4]
 8012002:	e008      	b.n	8012016 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8012004:	4b08      	ldr	r3, [pc, #32]	@ (8012028 <xTaskGetSchedulerState+0x38>)
 8012006:	681b      	ldr	r3, [r3, #0]
 8012008:	2b00      	cmp	r3, #0
 801200a:	d102      	bne.n	8012012 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 801200c:	2302      	movs	r3, #2
 801200e:	607b      	str	r3, [r7, #4]
 8012010:	e001      	b.n	8012016 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8012012:	2300      	movs	r3, #0
 8012014:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8012016:	687b      	ldr	r3, [r7, #4]
	}
 8012018:	4618      	mov	r0, r3
 801201a:	370c      	adds	r7, #12
 801201c:	46bd      	mov	sp, r7
 801201e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012022:	4770      	bx	lr
 8012024:	240196e0 	.word	0x240196e0
 8012028:	240196fc 	.word	0x240196fc

0801202c <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 801202c:	b580      	push	{r7, lr}
 801202e:	b084      	sub	sp, #16
 8012030:	af00      	add	r7, sp, #0
 8012032:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8012034:	687b      	ldr	r3, [r7, #4]
 8012036:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8012038:	2300      	movs	r3, #0
 801203a:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 801203c:	687b      	ldr	r3, [r7, #4]
 801203e:	2b00      	cmp	r3, #0
 8012040:	d051      	beq.n	80120e6 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8012042:	68bb      	ldr	r3, [r7, #8]
 8012044:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012046:	4b2a      	ldr	r3, [pc, #168]	@ (80120f0 <xTaskPriorityInherit+0xc4>)
 8012048:	681b      	ldr	r3, [r3, #0]
 801204a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801204c:	429a      	cmp	r2, r3
 801204e:	d241      	bcs.n	80120d4 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8012050:	68bb      	ldr	r3, [r7, #8]
 8012052:	699b      	ldr	r3, [r3, #24]
 8012054:	2b00      	cmp	r3, #0
 8012056:	db06      	blt.n	8012066 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8012058:	4b25      	ldr	r3, [pc, #148]	@ (80120f0 <xTaskPriorityInherit+0xc4>)
 801205a:	681b      	ldr	r3, [r3, #0]
 801205c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801205e:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8012062:	68bb      	ldr	r3, [r7, #8]
 8012064:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8012066:	68bb      	ldr	r3, [r7, #8]
 8012068:	6959      	ldr	r1, [r3, #20]
 801206a:	68bb      	ldr	r3, [r7, #8]
 801206c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801206e:	4613      	mov	r3, r2
 8012070:	009b      	lsls	r3, r3, #2
 8012072:	4413      	add	r3, r2
 8012074:	009b      	lsls	r3, r3, #2
 8012076:	4a1f      	ldr	r2, [pc, #124]	@ (80120f4 <xTaskPriorityInherit+0xc8>)
 8012078:	4413      	add	r3, r2
 801207a:	4299      	cmp	r1, r3
 801207c:	d122      	bne.n	80120c4 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 801207e:	68bb      	ldr	r3, [r7, #8]
 8012080:	3304      	adds	r3, #4
 8012082:	4618      	mov	r0, r3
 8012084:	f7fd fd32 	bl	800faec <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8012088:	4b19      	ldr	r3, [pc, #100]	@ (80120f0 <xTaskPriorityInherit+0xc4>)
 801208a:	681b      	ldr	r3, [r3, #0]
 801208c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801208e:	68bb      	ldr	r3, [r7, #8]
 8012090:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8012092:	68bb      	ldr	r3, [r7, #8]
 8012094:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012096:	4b18      	ldr	r3, [pc, #96]	@ (80120f8 <xTaskPriorityInherit+0xcc>)
 8012098:	681b      	ldr	r3, [r3, #0]
 801209a:	429a      	cmp	r2, r3
 801209c:	d903      	bls.n	80120a6 <xTaskPriorityInherit+0x7a>
 801209e:	68bb      	ldr	r3, [r7, #8]
 80120a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80120a2:	4a15      	ldr	r2, [pc, #84]	@ (80120f8 <xTaskPriorityInherit+0xcc>)
 80120a4:	6013      	str	r3, [r2, #0]
 80120a6:	68bb      	ldr	r3, [r7, #8]
 80120a8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80120aa:	4613      	mov	r3, r2
 80120ac:	009b      	lsls	r3, r3, #2
 80120ae:	4413      	add	r3, r2
 80120b0:	009b      	lsls	r3, r3, #2
 80120b2:	4a10      	ldr	r2, [pc, #64]	@ (80120f4 <xTaskPriorityInherit+0xc8>)
 80120b4:	441a      	add	r2, r3
 80120b6:	68bb      	ldr	r3, [r7, #8]
 80120b8:	3304      	adds	r3, #4
 80120ba:	4619      	mov	r1, r3
 80120bc:	4610      	mov	r0, r2
 80120be:	f7fd fcb8 	bl	800fa32 <vListInsertEnd>
 80120c2:	e004      	b.n	80120ce <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80120c4:	4b0a      	ldr	r3, [pc, #40]	@ (80120f0 <xTaskPriorityInherit+0xc4>)
 80120c6:	681b      	ldr	r3, [r3, #0]
 80120c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80120ca:	68bb      	ldr	r3, [r7, #8]
 80120cc:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 80120ce:	2301      	movs	r3, #1
 80120d0:	60fb      	str	r3, [r7, #12]
 80120d2:	e008      	b.n	80120e6 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 80120d4:	68bb      	ldr	r3, [r7, #8]
 80120d6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80120d8:	4b05      	ldr	r3, [pc, #20]	@ (80120f0 <xTaskPriorityInherit+0xc4>)
 80120da:	681b      	ldr	r3, [r3, #0]
 80120dc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80120de:	429a      	cmp	r2, r3
 80120e0:	d201      	bcs.n	80120e6 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 80120e2:	2301      	movs	r3, #1
 80120e4:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80120e6:	68fb      	ldr	r3, [r7, #12]
	}
 80120e8:	4618      	mov	r0, r3
 80120ea:	3710      	adds	r7, #16
 80120ec:	46bd      	mov	sp, r7
 80120ee:	bd80      	pop	{r7, pc}
 80120f0:	24019200 	.word	0x24019200
 80120f4:	24019204 	.word	0x24019204
 80120f8:	240196dc 	.word	0x240196dc

080120fc <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80120fc:	b580      	push	{r7, lr}
 80120fe:	b086      	sub	sp, #24
 8012100:	af00      	add	r7, sp, #0
 8012102:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8012104:	687b      	ldr	r3, [r7, #4]
 8012106:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8012108:	2300      	movs	r3, #0
 801210a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 801210c:	687b      	ldr	r3, [r7, #4]
 801210e:	2b00      	cmp	r3, #0
 8012110:	d058      	beq.n	80121c4 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8012112:	4b2f      	ldr	r3, [pc, #188]	@ (80121d0 <xTaskPriorityDisinherit+0xd4>)
 8012114:	681b      	ldr	r3, [r3, #0]
 8012116:	693a      	ldr	r2, [r7, #16]
 8012118:	429a      	cmp	r2, r3
 801211a:	d00b      	beq.n	8012134 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 801211c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012120:	f383 8811 	msr	BASEPRI, r3
 8012124:	f3bf 8f6f 	isb	sy
 8012128:	f3bf 8f4f 	dsb	sy
 801212c:	60fb      	str	r3, [r7, #12]
}
 801212e:	bf00      	nop
 8012130:	bf00      	nop
 8012132:	e7fd      	b.n	8012130 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8012134:	693b      	ldr	r3, [r7, #16]
 8012136:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8012138:	2b00      	cmp	r3, #0
 801213a:	d10b      	bne.n	8012154 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 801213c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012140:	f383 8811 	msr	BASEPRI, r3
 8012144:	f3bf 8f6f 	isb	sy
 8012148:	f3bf 8f4f 	dsb	sy
 801214c:	60bb      	str	r3, [r7, #8]
}
 801214e:	bf00      	nop
 8012150:	bf00      	nop
 8012152:	e7fd      	b.n	8012150 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8012154:	693b      	ldr	r3, [r7, #16]
 8012156:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8012158:	1e5a      	subs	r2, r3, #1
 801215a:	693b      	ldr	r3, [r7, #16]
 801215c:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 801215e:	693b      	ldr	r3, [r7, #16]
 8012160:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012162:	693b      	ldr	r3, [r7, #16]
 8012164:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8012166:	429a      	cmp	r2, r3
 8012168:	d02c      	beq.n	80121c4 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 801216a:	693b      	ldr	r3, [r7, #16]
 801216c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801216e:	2b00      	cmp	r3, #0
 8012170:	d128      	bne.n	80121c4 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8012172:	693b      	ldr	r3, [r7, #16]
 8012174:	3304      	adds	r3, #4
 8012176:	4618      	mov	r0, r3
 8012178:	f7fd fcb8 	bl	800faec <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 801217c:	693b      	ldr	r3, [r7, #16]
 801217e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8012180:	693b      	ldr	r3, [r7, #16]
 8012182:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8012184:	693b      	ldr	r3, [r7, #16]
 8012186:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012188:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 801218c:	693b      	ldr	r3, [r7, #16]
 801218e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8012190:	693b      	ldr	r3, [r7, #16]
 8012192:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012194:	4b0f      	ldr	r3, [pc, #60]	@ (80121d4 <xTaskPriorityDisinherit+0xd8>)
 8012196:	681b      	ldr	r3, [r3, #0]
 8012198:	429a      	cmp	r2, r3
 801219a:	d903      	bls.n	80121a4 <xTaskPriorityDisinherit+0xa8>
 801219c:	693b      	ldr	r3, [r7, #16]
 801219e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80121a0:	4a0c      	ldr	r2, [pc, #48]	@ (80121d4 <xTaskPriorityDisinherit+0xd8>)
 80121a2:	6013      	str	r3, [r2, #0]
 80121a4:	693b      	ldr	r3, [r7, #16]
 80121a6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80121a8:	4613      	mov	r3, r2
 80121aa:	009b      	lsls	r3, r3, #2
 80121ac:	4413      	add	r3, r2
 80121ae:	009b      	lsls	r3, r3, #2
 80121b0:	4a09      	ldr	r2, [pc, #36]	@ (80121d8 <xTaskPriorityDisinherit+0xdc>)
 80121b2:	441a      	add	r2, r3
 80121b4:	693b      	ldr	r3, [r7, #16]
 80121b6:	3304      	adds	r3, #4
 80121b8:	4619      	mov	r1, r3
 80121ba:	4610      	mov	r0, r2
 80121bc:	f7fd fc39 	bl	800fa32 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80121c0:	2301      	movs	r3, #1
 80121c2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80121c4:	697b      	ldr	r3, [r7, #20]
	}
 80121c6:	4618      	mov	r0, r3
 80121c8:	3718      	adds	r7, #24
 80121ca:	46bd      	mov	sp, r7
 80121cc:	bd80      	pop	{r7, pc}
 80121ce:	bf00      	nop
 80121d0:	24019200 	.word	0x24019200
 80121d4:	240196dc 	.word	0x240196dc
 80121d8:	24019204 	.word	0x24019204

080121dc <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 80121dc:	b580      	push	{r7, lr}
 80121de:	b088      	sub	sp, #32
 80121e0:	af00      	add	r7, sp, #0
 80121e2:	6078      	str	r0, [r7, #4]
 80121e4:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 80121e6:	687b      	ldr	r3, [r7, #4]
 80121e8:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 80121ea:	2301      	movs	r3, #1
 80121ec:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80121ee:	687b      	ldr	r3, [r7, #4]
 80121f0:	2b00      	cmp	r3, #0
 80121f2:	d06c      	beq.n	80122ce <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 80121f4:	69bb      	ldr	r3, [r7, #24]
 80121f6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80121f8:	2b00      	cmp	r3, #0
 80121fa:	d10b      	bne.n	8012214 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 80121fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012200:	f383 8811 	msr	BASEPRI, r3
 8012204:	f3bf 8f6f 	isb	sy
 8012208:	f3bf 8f4f 	dsb	sy
 801220c:	60fb      	str	r3, [r7, #12]
}
 801220e:	bf00      	nop
 8012210:	bf00      	nop
 8012212:	e7fd      	b.n	8012210 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8012214:	69bb      	ldr	r3, [r7, #24]
 8012216:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8012218:	683a      	ldr	r2, [r7, #0]
 801221a:	429a      	cmp	r2, r3
 801221c:	d902      	bls.n	8012224 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 801221e:	683b      	ldr	r3, [r7, #0]
 8012220:	61fb      	str	r3, [r7, #28]
 8012222:	e002      	b.n	801222a <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8012224:	69bb      	ldr	r3, [r7, #24]
 8012226:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8012228:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 801222a:	69bb      	ldr	r3, [r7, #24]
 801222c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801222e:	69fa      	ldr	r2, [r7, #28]
 8012230:	429a      	cmp	r2, r3
 8012232:	d04c      	beq.n	80122ce <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8012234:	69bb      	ldr	r3, [r7, #24]
 8012236:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8012238:	697a      	ldr	r2, [r7, #20]
 801223a:	429a      	cmp	r2, r3
 801223c:	d147      	bne.n	80122ce <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 801223e:	4b26      	ldr	r3, [pc, #152]	@ (80122d8 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8012240:	681b      	ldr	r3, [r3, #0]
 8012242:	69ba      	ldr	r2, [r7, #24]
 8012244:	429a      	cmp	r2, r3
 8012246:	d10b      	bne.n	8012260 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8012248:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801224c:	f383 8811 	msr	BASEPRI, r3
 8012250:	f3bf 8f6f 	isb	sy
 8012254:	f3bf 8f4f 	dsb	sy
 8012258:	60bb      	str	r3, [r7, #8]
}
 801225a:	bf00      	nop
 801225c:	bf00      	nop
 801225e:	e7fd      	b.n	801225c <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8012260:	69bb      	ldr	r3, [r7, #24]
 8012262:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012264:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8012266:	69bb      	ldr	r3, [r7, #24]
 8012268:	69fa      	ldr	r2, [r7, #28]
 801226a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 801226c:	69bb      	ldr	r3, [r7, #24]
 801226e:	699b      	ldr	r3, [r3, #24]
 8012270:	2b00      	cmp	r3, #0
 8012272:	db04      	blt.n	801227e <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8012274:	69fb      	ldr	r3, [r7, #28]
 8012276:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 801227a:	69bb      	ldr	r3, [r7, #24]
 801227c:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 801227e:	69bb      	ldr	r3, [r7, #24]
 8012280:	6959      	ldr	r1, [r3, #20]
 8012282:	693a      	ldr	r2, [r7, #16]
 8012284:	4613      	mov	r3, r2
 8012286:	009b      	lsls	r3, r3, #2
 8012288:	4413      	add	r3, r2
 801228a:	009b      	lsls	r3, r3, #2
 801228c:	4a13      	ldr	r2, [pc, #76]	@ (80122dc <vTaskPriorityDisinheritAfterTimeout+0x100>)
 801228e:	4413      	add	r3, r2
 8012290:	4299      	cmp	r1, r3
 8012292:	d11c      	bne.n	80122ce <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8012294:	69bb      	ldr	r3, [r7, #24]
 8012296:	3304      	adds	r3, #4
 8012298:	4618      	mov	r0, r3
 801229a:	f7fd fc27 	bl	800faec <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 801229e:	69bb      	ldr	r3, [r7, #24]
 80122a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80122a2:	4b0f      	ldr	r3, [pc, #60]	@ (80122e0 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 80122a4:	681b      	ldr	r3, [r3, #0]
 80122a6:	429a      	cmp	r2, r3
 80122a8:	d903      	bls.n	80122b2 <vTaskPriorityDisinheritAfterTimeout+0xd6>
 80122aa:	69bb      	ldr	r3, [r7, #24]
 80122ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80122ae:	4a0c      	ldr	r2, [pc, #48]	@ (80122e0 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 80122b0:	6013      	str	r3, [r2, #0]
 80122b2:	69bb      	ldr	r3, [r7, #24]
 80122b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80122b6:	4613      	mov	r3, r2
 80122b8:	009b      	lsls	r3, r3, #2
 80122ba:	4413      	add	r3, r2
 80122bc:	009b      	lsls	r3, r3, #2
 80122be:	4a07      	ldr	r2, [pc, #28]	@ (80122dc <vTaskPriorityDisinheritAfterTimeout+0x100>)
 80122c0:	441a      	add	r2, r3
 80122c2:	69bb      	ldr	r3, [r7, #24]
 80122c4:	3304      	adds	r3, #4
 80122c6:	4619      	mov	r1, r3
 80122c8:	4610      	mov	r0, r2
 80122ca:	f7fd fbb2 	bl	800fa32 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80122ce:	bf00      	nop
 80122d0:	3720      	adds	r7, #32
 80122d2:	46bd      	mov	sp, r7
 80122d4:	bd80      	pop	{r7, pc}
 80122d6:	bf00      	nop
 80122d8:	24019200 	.word	0x24019200
 80122dc:	24019204 	.word	0x24019204
 80122e0:	240196dc 	.word	0x240196dc

080122e4 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 80122e4:	b480      	push	{r7}
 80122e6:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 80122e8:	4b07      	ldr	r3, [pc, #28]	@ (8012308 <pvTaskIncrementMutexHeldCount+0x24>)
 80122ea:	681b      	ldr	r3, [r3, #0]
 80122ec:	2b00      	cmp	r3, #0
 80122ee:	d004      	beq.n	80122fa <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 80122f0:	4b05      	ldr	r3, [pc, #20]	@ (8012308 <pvTaskIncrementMutexHeldCount+0x24>)
 80122f2:	681b      	ldr	r3, [r3, #0]
 80122f4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80122f6:	3201      	adds	r2, #1
 80122f8:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 80122fa:	4b03      	ldr	r3, [pc, #12]	@ (8012308 <pvTaskIncrementMutexHeldCount+0x24>)
 80122fc:	681b      	ldr	r3, [r3, #0]
	}
 80122fe:	4618      	mov	r0, r3
 8012300:	46bd      	mov	sp, r7
 8012302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012306:	4770      	bx	lr
 8012308:	24019200 	.word	0x24019200

0801230c <ulTaskNotifyTake>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	uint32_t ulTaskNotifyTake( BaseType_t xClearCountOnExit, TickType_t xTicksToWait )
	{
 801230c:	b580      	push	{r7, lr}
 801230e:	b084      	sub	sp, #16
 8012310:	af00      	add	r7, sp, #0
 8012312:	6078      	str	r0, [r7, #4]
 8012314:	6039      	str	r1, [r7, #0]
	uint32_t ulReturn;

		taskENTER_CRITICAL();
 8012316:	f7fd fd47 	bl	800fda8 <vPortEnterCritical>
		{
			/* Only block if the notification count is not already non-zero. */
			if( pxCurrentTCB->ulNotifiedValue == 0UL )
 801231a:	4b20      	ldr	r3, [pc, #128]	@ (801239c <ulTaskNotifyTake+0x90>)
 801231c:	681b      	ldr	r3, [r3, #0]
 801231e:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8012322:	2b00      	cmp	r3, #0
 8012324:	d113      	bne.n	801234e <ulTaskNotifyTake+0x42>
			{
				/* Mark this task as waiting for a notification. */
				pxCurrentTCB->ucNotifyState = taskWAITING_NOTIFICATION;
 8012326:	4b1d      	ldr	r3, [pc, #116]	@ (801239c <ulTaskNotifyTake+0x90>)
 8012328:	681b      	ldr	r3, [r3, #0]
 801232a:	2201      	movs	r2, #1
 801232c:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

				if( xTicksToWait > ( TickType_t ) 0 )
 8012330:	683b      	ldr	r3, [r7, #0]
 8012332:	2b00      	cmp	r3, #0
 8012334:	d00b      	beq.n	801234e <ulTaskNotifyTake+0x42>
				{
					prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8012336:	2101      	movs	r1, #1
 8012338:	6838      	ldr	r0, [r7, #0]
 801233a:	f000 f8c9 	bl	80124d0 <prvAddCurrentTaskToDelayedList>

					/* All ports are written to allow a yield in a critical
					section (some will yield immediately, others wait until the
					critical section exits) - but it is not something that
					application code should ever do. */
					portYIELD_WITHIN_API();
 801233e:	4b18      	ldr	r3, [pc, #96]	@ (80123a0 <ulTaskNotifyTake+0x94>)
 8012340:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8012344:	601a      	str	r2, [r3, #0]
 8012346:	f3bf 8f4f 	dsb	sy
 801234a:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		taskEXIT_CRITICAL();
 801234e:	f7fd fd5d 	bl	800fe0c <vPortExitCritical>

		taskENTER_CRITICAL();
 8012352:	f7fd fd29 	bl	800fda8 <vPortEnterCritical>
		{
			traceTASK_NOTIFY_TAKE();
			ulReturn = pxCurrentTCB->ulNotifiedValue;
 8012356:	4b11      	ldr	r3, [pc, #68]	@ (801239c <ulTaskNotifyTake+0x90>)
 8012358:	681b      	ldr	r3, [r3, #0]
 801235a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 801235e:	60fb      	str	r3, [r7, #12]

			if( ulReturn != 0UL )
 8012360:	68fb      	ldr	r3, [r7, #12]
 8012362:	2b00      	cmp	r3, #0
 8012364:	d00e      	beq.n	8012384 <ulTaskNotifyTake+0x78>
			{
				if( xClearCountOnExit != pdFALSE )
 8012366:	687b      	ldr	r3, [r7, #4]
 8012368:	2b00      	cmp	r3, #0
 801236a:	d005      	beq.n	8012378 <ulTaskNotifyTake+0x6c>
				{
					pxCurrentTCB->ulNotifiedValue = 0UL;
 801236c:	4b0b      	ldr	r3, [pc, #44]	@ (801239c <ulTaskNotifyTake+0x90>)
 801236e:	681b      	ldr	r3, [r3, #0]
 8012370:	2200      	movs	r2, #0
 8012372:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
 8012376:	e005      	b.n	8012384 <ulTaskNotifyTake+0x78>
				}
				else
				{
					pxCurrentTCB->ulNotifiedValue = ulReturn - ( uint32_t ) 1;
 8012378:	4b08      	ldr	r3, [pc, #32]	@ (801239c <ulTaskNotifyTake+0x90>)
 801237a:	681b      	ldr	r3, [r3, #0]
 801237c:	68fa      	ldr	r2, [r7, #12]
 801237e:	3a01      	subs	r2, #1
 8012380:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			pxCurrentTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8012384:	4b05      	ldr	r3, [pc, #20]	@ (801239c <ulTaskNotifyTake+0x90>)
 8012386:	681b      	ldr	r3, [r3, #0]
 8012388:	2200      	movs	r2, #0
 801238a:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
		}
		taskEXIT_CRITICAL();
 801238e:	f7fd fd3d 	bl	800fe0c <vPortExitCritical>

		return ulReturn;
 8012392:	68fb      	ldr	r3, [r7, #12]
	}
 8012394:	4618      	mov	r0, r3
 8012396:	3710      	adds	r7, #16
 8012398:	46bd      	mov	sp, r7
 801239a:	bd80      	pop	{r7, pc}
 801239c:	24019200 	.word	0x24019200
 80123a0:	e000ed04 	.word	0xe000ed04

080123a4 <vTaskNotifyGiveFromISR>:
/*-----------------------------------------------------------*/

#if( configUSE_TASK_NOTIFICATIONS == 1 )

	void vTaskNotifyGiveFromISR( TaskHandle_t xTaskToNotify, BaseType_t *pxHigherPriorityTaskWoken )
	{
 80123a4:	b580      	push	{r7, lr}
 80123a6:	b08a      	sub	sp, #40	@ 0x28
 80123a8:	af00      	add	r7, sp, #0
 80123aa:	6078      	str	r0, [r7, #4]
 80123ac:	6039      	str	r1, [r7, #0]
	TCB_t * pxTCB;
	uint8_t ucOriginalNotifyState;
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToNotify );
 80123ae:	687b      	ldr	r3, [r7, #4]
 80123b0:	2b00      	cmp	r3, #0
 80123b2:	d10b      	bne.n	80123cc <vTaskNotifyGiveFromISR+0x28>
	__asm volatile
 80123b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80123b8:	f383 8811 	msr	BASEPRI, r3
 80123bc:	f3bf 8f6f 	isb	sy
 80123c0:	f3bf 8f4f 	dsb	sy
 80123c4:	61bb      	str	r3, [r7, #24]
}
 80123c6:	bf00      	nop
 80123c8:	bf00      	nop
 80123ca:	e7fd      	b.n	80123c8 <vTaskNotifyGiveFromISR+0x24>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80123cc:	f7fd fdcc 	bl	800ff68 <vPortValidateInterruptPriority>

		pxTCB = xTaskToNotify;
 80123d0:	687b      	ldr	r3, [r7, #4]
 80123d2:	627b      	str	r3, [r7, #36]	@ 0x24
	__asm volatile
 80123d4:	f3ef 8211 	mrs	r2, BASEPRI
 80123d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80123dc:	f383 8811 	msr	BASEPRI, r3
 80123e0:	f3bf 8f6f 	isb	sy
 80123e4:	f3bf 8f4f 	dsb	sy
 80123e8:	617a      	str	r2, [r7, #20]
 80123ea:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 80123ec:	697b      	ldr	r3, [r7, #20]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80123ee:	623b      	str	r3, [r7, #32]
		{
			ucOriginalNotifyState = pxTCB->ucNotifyState;
 80123f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80123f2:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 80123f6:	77fb      	strb	r3, [r7, #31]
			pxTCB->ucNotifyState = taskNOTIFICATION_RECEIVED;
 80123f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80123fa:	2202      	movs	r2, #2
 80123fc:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4

			/* 'Giving' is equivalent to incrementing a count in a counting
			semaphore. */
			( pxTCB->ulNotifiedValue )++;
 8012400:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012402:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8012406:	1c5a      	adds	r2, r3, #1
 8012408:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801240a:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

			traceTASK_NOTIFY_GIVE_FROM_ISR();

			/* If the task is in the blocked state specifically to wait for a
			notification then unblock it now. */
			if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 801240e:	7ffb      	ldrb	r3, [r7, #31]
 8012410:	2b01      	cmp	r3, #1
 8012412:	d147      	bne.n	80124a4 <vTaskNotifyGiveFromISR+0x100>
			{
				/* The task should not have been on an event list. */
				configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 8012414:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012416:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8012418:	2b00      	cmp	r3, #0
 801241a:	d00b      	beq.n	8012434 <vTaskNotifyGiveFromISR+0x90>
	__asm volatile
 801241c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012420:	f383 8811 	msr	BASEPRI, r3
 8012424:	f3bf 8f6f 	isb	sy
 8012428:	f3bf 8f4f 	dsb	sy
 801242c:	60fb      	str	r3, [r7, #12]
}
 801242e:	bf00      	nop
 8012430:	bf00      	nop
 8012432:	e7fd      	b.n	8012430 <vTaskNotifyGiveFromISR+0x8c>

				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8012434:	4b20      	ldr	r3, [pc, #128]	@ (80124b8 <vTaskNotifyGiveFromISR+0x114>)
 8012436:	681b      	ldr	r3, [r3, #0]
 8012438:	2b00      	cmp	r3, #0
 801243a:	d11d      	bne.n	8012478 <vTaskNotifyGiveFromISR+0xd4>
				{
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 801243c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801243e:	3304      	adds	r3, #4
 8012440:	4618      	mov	r0, r3
 8012442:	f7fd fb53 	bl	800faec <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8012446:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012448:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801244a:	4b1c      	ldr	r3, [pc, #112]	@ (80124bc <vTaskNotifyGiveFromISR+0x118>)
 801244c:	681b      	ldr	r3, [r3, #0]
 801244e:	429a      	cmp	r2, r3
 8012450:	d903      	bls.n	801245a <vTaskNotifyGiveFromISR+0xb6>
 8012452:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012454:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012456:	4a19      	ldr	r2, [pc, #100]	@ (80124bc <vTaskNotifyGiveFromISR+0x118>)
 8012458:	6013      	str	r3, [r2, #0]
 801245a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801245c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801245e:	4613      	mov	r3, r2
 8012460:	009b      	lsls	r3, r3, #2
 8012462:	4413      	add	r3, r2
 8012464:	009b      	lsls	r3, r3, #2
 8012466:	4a16      	ldr	r2, [pc, #88]	@ (80124c0 <vTaskNotifyGiveFromISR+0x11c>)
 8012468:	441a      	add	r2, r3
 801246a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801246c:	3304      	adds	r3, #4
 801246e:	4619      	mov	r1, r3
 8012470:	4610      	mov	r0, r2
 8012472:	f7fd fade 	bl	800fa32 <vListInsertEnd>
 8012476:	e005      	b.n	8012484 <vTaskNotifyGiveFromISR+0xe0>
				}
				else
				{
					/* The delayed and ready lists cannot be accessed, so hold
					this task pending until the scheduler is resumed. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8012478:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801247a:	3318      	adds	r3, #24
 801247c:	4619      	mov	r1, r3
 801247e:	4811      	ldr	r0, [pc, #68]	@ (80124c4 <vTaskNotifyGiveFromISR+0x120>)
 8012480:	f7fd fad7 	bl	800fa32 <vListInsertEnd>
				}

				if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8012484:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012486:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8012488:	4b0f      	ldr	r3, [pc, #60]	@ (80124c8 <vTaskNotifyGiveFromISR+0x124>)
 801248a:	681b      	ldr	r3, [r3, #0]
 801248c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801248e:	429a      	cmp	r2, r3
 8012490:	d908      	bls.n	80124a4 <vTaskNotifyGiveFromISR+0x100>
				{
					/* The notified task has a priority above the currently
					executing task so a yield is required. */
					if( pxHigherPriorityTaskWoken != NULL )
 8012492:	683b      	ldr	r3, [r7, #0]
 8012494:	2b00      	cmp	r3, #0
 8012496:	d002      	beq.n	801249e <vTaskNotifyGiveFromISR+0xfa>
					{
						*pxHigherPriorityTaskWoken = pdTRUE;
 8012498:	683b      	ldr	r3, [r7, #0]
 801249a:	2201      	movs	r2, #1
 801249c:	601a      	str	r2, [r3, #0]
					}

					/* Mark that a yield is pending in case the user is not
					using the "xHigherPriorityTaskWoken" parameter in an ISR
					safe FreeRTOS function. */
					xYieldPending = pdTRUE;
 801249e:	4b0b      	ldr	r3, [pc, #44]	@ (80124cc <vTaskNotifyGiveFromISR+0x128>)
 80124a0:	2201      	movs	r2, #1
 80124a2:	601a      	str	r2, [r3, #0]
 80124a4:	6a3b      	ldr	r3, [r7, #32]
 80124a6:	60bb      	str	r3, [r7, #8]
	__asm volatile
 80124a8:	68bb      	ldr	r3, [r7, #8]
 80124aa:	f383 8811 	msr	BASEPRI, r3
}
 80124ae:	bf00      	nop
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
	}
 80124b0:	bf00      	nop
 80124b2:	3728      	adds	r7, #40	@ 0x28
 80124b4:	46bd      	mov	sp, r7
 80124b6:	bd80      	pop	{r7, pc}
 80124b8:	240196fc 	.word	0x240196fc
 80124bc:	240196dc 	.word	0x240196dc
 80124c0:	24019204 	.word	0x24019204
 80124c4:	24019694 	.word	0x24019694
 80124c8:	24019200 	.word	0x24019200
 80124cc:	240196e8 	.word	0x240196e8

080124d0 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80124d0:	b580      	push	{r7, lr}
 80124d2:	b084      	sub	sp, #16
 80124d4:	af00      	add	r7, sp, #0
 80124d6:	6078      	str	r0, [r7, #4]
 80124d8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80124da:	4b21      	ldr	r3, [pc, #132]	@ (8012560 <prvAddCurrentTaskToDelayedList+0x90>)
 80124dc:	681b      	ldr	r3, [r3, #0]
 80124de:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80124e0:	4b20      	ldr	r3, [pc, #128]	@ (8012564 <prvAddCurrentTaskToDelayedList+0x94>)
 80124e2:	681b      	ldr	r3, [r3, #0]
 80124e4:	3304      	adds	r3, #4
 80124e6:	4618      	mov	r0, r3
 80124e8:	f7fd fb00 	bl	800faec <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80124ec:	687b      	ldr	r3, [r7, #4]
 80124ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80124f2:	d10a      	bne.n	801250a <prvAddCurrentTaskToDelayedList+0x3a>
 80124f4:	683b      	ldr	r3, [r7, #0]
 80124f6:	2b00      	cmp	r3, #0
 80124f8:	d007      	beq.n	801250a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80124fa:	4b1a      	ldr	r3, [pc, #104]	@ (8012564 <prvAddCurrentTaskToDelayedList+0x94>)
 80124fc:	681b      	ldr	r3, [r3, #0]
 80124fe:	3304      	adds	r3, #4
 8012500:	4619      	mov	r1, r3
 8012502:	4819      	ldr	r0, [pc, #100]	@ (8012568 <prvAddCurrentTaskToDelayedList+0x98>)
 8012504:	f7fd fa95 	bl	800fa32 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8012508:	e026      	b.n	8012558 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 801250a:	68fa      	ldr	r2, [r7, #12]
 801250c:	687b      	ldr	r3, [r7, #4]
 801250e:	4413      	add	r3, r2
 8012510:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8012512:	4b14      	ldr	r3, [pc, #80]	@ (8012564 <prvAddCurrentTaskToDelayedList+0x94>)
 8012514:	681b      	ldr	r3, [r3, #0]
 8012516:	68ba      	ldr	r2, [r7, #8]
 8012518:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 801251a:	68ba      	ldr	r2, [r7, #8]
 801251c:	68fb      	ldr	r3, [r7, #12]
 801251e:	429a      	cmp	r2, r3
 8012520:	d209      	bcs.n	8012536 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8012522:	4b12      	ldr	r3, [pc, #72]	@ (801256c <prvAddCurrentTaskToDelayedList+0x9c>)
 8012524:	681a      	ldr	r2, [r3, #0]
 8012526:	4b0f      	ldr	r3, [pc, #60]	@ (8012564 <prvAddCurrentTaskToDelayedList+0x94>)
 8012528:	681b      	ldr	r3, [r3, #0]
 801252a:	3304      	adds	r3, #4
 801252c:	4619      	mov	r1, r3
 801252e:	4610      	mov	r0, r2
 8012530:	f7fd faa3 	bl	800fa7a <vListInsert>
}
 8012534:	e010      	b.n	8012558 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8012536:	4b0e      	ldr	r3, [pc, #56]	@ (8012570 <prvAddCurrentTaskToDelayedList+0xa0>)
 8012538:	681a      	ldr	r2, [r3, #0]
 801253a:	4b0a      	ldr	r3, [pc, #40]	@ (8012564 <prvAddCurrentTaskToDelayedList+0x94>)
 801253c:	681b      	ldr	r3, [r3, #0]
 801253e:	3304      	adds	r3, #4
 8012540:	4619      	mov	r1, r3
 8012542:	4610      	mov	r0, r2
 8012544:	f7fd fa99 	bl	800fa7a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8012548:	4b0a      	ldr	r3, [pc, #40]	@ (8012574 <prvAddCurrentTaskToDelayedList+0xa4>)
 801254a:	681b      	ldr	r3, [r3, #0]
 801254c:	68ba      	ldr	r2, [r7, #8]
 801254e:	429a      	cmp	r2, r3
 8012550:	d202      	bcs.n	8012558 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8012552:	4a08      	ldr	r2, [pc, #32]	@ (8012574 <prvAddCurrentTaskToDelayedList+0xa4>)
 8012554:	68bb      	ldr	r3, [r7, #8]
 8012556:	6013      	str	r3, [r2, #0]
}
 8012558:	bf00      	nop
 801255a:	3710      	adds	r7, #16
 801255c:	46bd      	mov	sp, r7
 801255e:	bd80      	pop	{r7, pc}
 8012560:	240196d8 	.word	0x240196d8
 8012564:	24019200 	.word	0x24019200
 8012568:	240196c0 	.word	0x240196c0
 801256c:	24019690 	.word	0x24019690
 8012570:	2401968c 	.word	0x2401968c
 8012574:	240196f4 	.word	0x240196f4

08012578 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8012578:	b580      	push	{r7, lr}
 801257a:	b08a      	sub	sp, #40	@ 0x28
 801257c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 801257e:	2300      	movs	r3, #0
 8012580:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8012582:	f000 fb13 	bl	8012bac <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8012586:	4b1d      	ldr	r3, [pc, #116]	@ (80125fc <xTimerCreateTimerTask+0x84>)
 8012588:	681b      	ldr	r3, [r3, #0]
 801258a:	2b00      	cmp	r3, #0
 801258c:	d021      	beq.n	80125d2 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 801258e:	2300      	movs	r3, #0
 8012590:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8012592:	2300      	movs	r3, #0
 8012594:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8012596:	1d3a      	adds	r2, r7, #4
 8012598:	f107 0108 	add.w	r1, r7, #8
 801259c:	f107 030c 	add.w	r3, r7, #12
 80125a0:	4618      	mov	r0, r3
 80125a2:	f7fd f811 	bl	800f5c8 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80125a6:	6879      	ldr	r1, [r7, #4]
 80125a8:	68bb      	ldr	r3, [r7, #8]
 80125aa:	68fa      	ldr	r2, [r7, #12]
 80125ac:	9202      	str	r2, [sp, #8]
 80125ae:	9301      	str	r3, [sp, #4]
 80125b0:	2302      	movs	r3, #2
 80125b2:	9300      	str	r3, [sp, #0]
 80125b4:	2300      	movs	r3, #0
 80125b6:	460a      	mov	r2, r1
 80125b8:	4911      	ldr	r1, [pc, #68]	@ (8012600 <xTimerCreateTimerTask+0x88>)
 80125ba:	4812      	ldr	r0, [pc, #72]	@ (8012604 <xTimerCreateTimerTask+0x8c>)
 80125bc:	f7fe fdfa 	bl	80111b4 <xTaskCreateStatic>
 80125c0:	4603      	mov	r3, r0
 80125c2:	4a11      	ldr	r2, [pc, #68]	@ (8012608 <xTimerCreateTimerTask+0x90>)
 80125c4:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80125c6:	4b10      	ldr	r3, [pc, #64]	@ (8012608 <xTimerCreateTimerTask+0x90>)
 80125c8:	681b      	ldr	r3, [r3, #0]
 80125ca:	2b00      	cmp	r3, #0
 80125cc:	d001      	beq.n	80125d2 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80125ce:	2301      	movs	r3, #1
 80125d0:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80125d2:	697b      	ldr	r3, [r7, #20]
 80125d4:	2b00      	cmp	r3, #0
 80125d6:	d10b      	bne.n	80125f0 <xTimerCreateTimerTask+0x78>
	__asm volatile
 80125d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80125dc:	f383 8811 	msr	BASEPRI, r3
 80125e0:	f3bf 8f6f 	isb	sy
 80125e4:	f3bf 8f4f 	dsb	sy
 80125e8:	613b      	str	r3, [r7, #16]
}
 80125ea:	bf00      	nop
 80125ec:	bf00      	nop
 80125ee:	e7fd      	b.n	80125ec <xTimerCreateTimerTask+0x74>
	return xReturn;
 80125f0:	697b      	ldr	r3, [r7, #20]
}
 80125f2:	4618      	mov	r0, r3
 80125f4:	3718      	adds	r7, #24
 80125f6:	46bd      	mov	sp, r7
 80125f8:	bd80      	pop	{r7, pc}
 80125fa:	bf00      	nop
 80125fc:	24019730 	.word	0x24019730
 8012600:	080228e0 	.word	0x080228e0
 8012604:	08012745 	.word	0x08012745
 8012608:	24019734 	.word	0x24019734

0801260c <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 801260c:	b580      	push	{r7, lr}
 801260e:	b08a      	sub	sp, #40	@ 0x28
 8012610:	af00      	add	r7, sp, #0
 8012612:	60f8      	str	r0, [r7, #12]
 8012614:	60b9      	str	r1, [r7, #8]
 8012616:	607a      	str	r2, [r7, #4]
 8012618:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 801261a:	2300      	movs	r3, #0
 801261c:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 801261e:	68fb      	ldr	r3, [r7, #12]
 8012620:	2b00      	cmp	r3, #0
 8012622:	d10b      	bne.n	801263c <xTimerGenericCommand+0x30>
	__asm volatile
 8012624:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012628:	f383 8811 	msr	BASEPRI, r3
 801262c:	f3bf 8f6f 	isb	sy
 8012630:	f3bf 8f4f 	dsb	sy
 8012634:	623b      	str	r3, [r7, #32]
}
 8012636:	bf00      	nop
 8012638:	bf00      	nop
 801263a:	e7fd      	b.n	8012638 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 801263c:	4b19      	ldr	r3, [pc, #100]	@ (80126a4 <xTimerGenericCommand+0x98>)
 801263e:	681b      	ldr	r3, [r3, #0]
 8012640:	2b00      	cmp	r3, #0
 8012642:	d02a      	beq.n	801269a <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8012644:	68bb      	ldr	r3, [r7, #8]
 8012646:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8012648:	687b      	ldr	r3, [r7, #4]
 801264a:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 801264c:	68fb      	ldr	r3, [r7, #12]
 801264e:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8012650:	68bb      	ldr	r3, [r7, #8]
 8012652:	2b05      	cmp	r3, #5
 8012654:	dc18      	bgt.n	8012688 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8012656:	f7ff fccb 	bl	8011ff0 <xTaskGetSchedulerState>
 801265a:	4603      	mov	r3, r0
 801265c:	2b02      	cmp	r3, #2
 801265e:	d109      	bne.n	8012674 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8012660:	4b10      	ldr	r3, [pc, #64]	@ (80126a4 <xTimerGenericCommand+0x98>)
 8012662:	6818      	ldr	r0, [r3, #0]
 8012664:	f107 0110 	add.w	r1, r7, #16
 8012668:	2300      	movs	r3, #0
 801266a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801266c:	f7fd ff2a 	bl	80104c4 <xQueueGenericSend>
 8012670:	6278      	str	r0, [r7, #36]	@ 0x24
 8012672:	e012      	b.n	801269a <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8012674:	4b0b      	ldr	r3, [pc, #44]	@ (80126a4 <xTimerGenericCommand+0x98>)
 8012676:	6818      	ldr	r0, [r3, #0]
 8012678:	f107 0110 	add.w	r1, r7, #16
 801267c:	2300      	movs	r3, #0
 801267e:	2200      	movs	r2, #0
 8012680:	f7fd ff20 	bl	80104c4 <xQueueGenericSend>
 8012684:	6278      	str	r0, [r7, #36]	@ 0x24
 8012686:	e008      	b.n	801269a <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8012688:	4b06      	ldr	r3, [pc, #24]	@ (80126a4 <xTimerGenericCommand+0x98>)
 801268a:	6818      	ldr	r0, [r3, #0]
 801268c:	f107 0110 	add.w	r1, r7, #16
 8012690:	2300      	movs	r3, #0
 8012692:	683a      	ldr	r2, [r7, #0]
 8012694:	f7fe f818 	bl	80106c8 <xQueueGenericSendFromISR>
 8012698:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 801269a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 801269c:	4618      	mov	r0, r3
 801269e:	3728      	adds	r7, #40	@ 0x28
 80126a0:	46bd      	mov	sp, r7
 80126a2:	bd80      	pop	{r7, pc}
 80126a4:	24019730 	.word	0x24019730

080126a8 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80126a8:	b580      	push	{r7, lr}
 80126aa:	b088      	sub	sp, #32
 80126ac:	af02      	add	r7, sp, #8
 80126ae:	6078      	str	r0, [r7, #4]
 80126b0:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80126b2:	4b23      	ldr	r3, [pc, #140]	@ (8012740 <prvProcessExpiredTimer+0x98>)
 80126b4:	681b      	ldr	r3, [r3, #0]
 80126b6:	68db      	ldr	r3, [r3, #12]
 80126b8:	68db      	ldr	r3, [r3, #12]
 80126ba:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80126bc:	697b      	ldr	r3, [r7, #20]
 80126be:	3304      	adds	r3, #4
 80126c0:	4618      	mov	r0, r3
 80126c2:	f7fd fa13 	bl	800faec <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80126c6:	697b      	ldr	r3, [r7, #20]
 80126c8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80126cc:	f003 0304 	and.w	r3, r3, #4
 80126d0:	2b00      	cmp	r3, #0
 80126d2:	d023      	beq.n	801271c <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80126d4:	697b      	ldr	r3, [r7, #20]
 80126d6:	699a      	ldr	r2, [r3, #24]
 80126d8:	687b      	ldr	r3, [r7, #4]
 80126da:	18d1      	adds	r1, r2, r3
 80126dc:	687b      	ldr	r3, [r7, #4]
 80126de:	683a      	ldr	r2, [r7, #0]
 80126e0:	6978      	ldr	r0, [r7, #20]
 80126e2:	f000 f8d5 	bl	8012890 <prvInsertTimerInActiveList>
 80126e6:	4603      	mov	r3, r0
 80126e8:	2b00      	cmp	r3, #0
 80126ea:	d020      	beq.n	801272e <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80126ec:	2300      	movs	r3, #0
 80126ee:	9300      	str	r3, [sp, #0]
 80126f0:	2300      	movs	r3, #0
 80126f2:	687a      	ldr	r2, [r7, #4]
 80126f4:	2100      	movs	r1, #0
 80126f6:	6978      	ldr	r0, [r7, #20]
 80126f8:	f7ff ff88 	bl	801260c <xTimerGenericCommand>
 80126fc:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80126fe:	693b      	ldr	r3, [r7, #16]
 8012700:	2b00      	cmp	r3, #0
 8012702:	d114      	bne.n	801272e <prvProcessExpiredTimer+0x86>
	__asm volatile
 8012704:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012708:	f383 8811 	msr	BASEPRI, r3
 801270c:	f3bf 8f6f 	isb	sy
 8012710:	f3bf 8f4f 	dsb	sy
 8012714:	60fb      	str	r3, [r7, #12]
}
 8012716:	bf00      	nop
 8012718:	bf00      	nop
 801271a:	e7fd      	b.n	8012718 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 801271c:	697b      	ldr	r3, [r7, #20]
 801271e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8012722:	f023 0301 	bic.w	r3, r3, #1
 8012726:	b2da      	uxtb	r2, r3
 8012728:	697b      	ldr	r3, [r7, #20]
 801272a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 801272e:	697b      	ldr	r3, [r7, #20]
 8012730:	6a1b      	ldr	r3, [r3, #32]
 8012732:	6978      	ldr	r0, [r7, #20]
 8012734:	4798      	blx	r3
}
 8012736:	bf00      	nop
 8012738:	3718      	adds	r7, #24
 801273a:	46bd      	mov	sp, r7
 801273c:	bd80      	pop	{r7, pc}
 801273e:	bf00      	nop
 8012740:	24019728 	.word	0x24019728

08012744 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8012744:	b580      	push	{r7, lr}
 8012746:	b084      	sub	sp, #16
 8012748:	af00      	add	r7, sp, #0
 801274a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 801274c:	f107 0308 	add.w	r3, r7, #8
 8012750:	4618      	mov	r0, r3
 8012752:	f000 f859 	bl	8012808 <prvGetNextExpireTime>
 8012756:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8012758:	68bb      	ldr	r3, [r7, #8]
 801275a:	4619      	mov	r1, r3
 801275c:	68f8      	ldr	r0, [r7, #12]
 801275e:	f000 f805 	bl	801276c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8012762:	f000 f8d7 	bl	8012914 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8012766:	bf00      	nop
 8012768:	e7f0      	b.n	801274c <prvTimerTask+0x8>
	...

0801276c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 801276c:	b580      	push	{r7, lr}
 801276e:	b084      	sub	sp, #16
 8012770:	af00      	add	r7, sp, #0
 8012772:	6078      	str	r0, [r7, #4]
 8012774:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8012776:	f7ff f801 	bl	801177c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 801277a:	f107 0308 	add.w	r3, r7, #8
 801277e:	4618      	mov	r0, r3
 8012780:	f000 f866 	bl	8012850 <prvSampleTimeNow>
 8012784:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8012786:	68bb      	ldr	r3, [r7, #8]
 8012788:	2b00      	cmp	r3, #0
 801278a:	d130      	bne.n	80127ee <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 801278c:	683b      	ldr	r3, [r7, #0]
 801278e:	2b00      	cmp	r3, #0
 8012790:	d10a      	bne.n	80127a8 <prvProcessTimerOrBlockTask+0x3c>
 8012792:	687a      	ldr	r2, [r7, #4]
 8012794:	68fb      	ldr	r3, [r7, #12]
 8012796:	429a      	cmp	r2, r3
 8012798:	d806      	bhi.n	80127a8 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 801279a:	f7fe fffd 	bl	8011798 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 801279e:	68f9      	ldr	r1, [r7, #12]
 80127a0:	6878      	ldr	r0, [r7, #4]
 80127a2:	f7ff ff81 	bl	80126a8 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80127a6:	e024      	b.n	80127f2 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80127a8:	683b      	ldr	r3, [r7, #0]
 80127aa:	2b00      	cmp	r3, #0
 80127ac:	d008      	beq.n	80127c0 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80127ae:	4b13      	ldr	r3, [pc, #76]	@ (80127fc <prvProcessTimerOrBlockTask+0x90>)
 80127b0:	681b      	ldr	r3, [r3, #0]
 80127b2:	681b      	ldr	r3, [r3, #0]
 80127b4:	2b00      	cmp	r3, #0
 80127b6:	d101      	bne.n	80127bc <prvProcessTimerOrBlockTask+0x50>
 80127b8:	2301      	movs	r3, #1
 80127ba:	e000      	b.n	80127be <prvProcessTimerOrBlockTask+0x52>
 80127bc:	2300      	movs	r3, #0
 80127be:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80127c0:	4b0f      	ldr	r3, [pc, #60]	@ (8012800 <prvProcessTimerOrBlockTask+0x94>)
 80127c2:	6818      	ldr	r0, [r3, #0]
 80127c4:	687a      	ldr	r2, [r7, #4]
 80127c6:	68fb      	ldr	r3, [r7, #12]
 80127c8:	1ad3      	subs	r3, r2, r3
 80127ca:	683a      	ldr	r2, [r7, #0]
 80127cc:	4619      	mov	r1, r3
 80127ce:	f7fe fcbd 	bl	801114c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80127d2:	f7fe ffe1 	bl	8011798 <xTaskResumeAll>
 80127d6:	4603      	mov	r3, r0
 80127d8:	2b00      	cmp	r3, #0
 80127da:	d10a      	bne.n	80127f2 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80127dc:	4b09      	ldr	r3, [pc, #36]	@ (8012804 <prvProcessTimerOrBlockTask+0x98>)
 80127de:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80127e2:	601a      	str	r2, [r3, #0]
 80127e4:	f3bf 8f4f 	dsb	sy
 80127e8:	f3bf 8f6f 	isb	sy
}
 80127ec:	e001      	b.n	80127f2 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80127ee:	f7fe ffd3 	bl	8011798 <xTaskResumeAll>
}
 80127f2:	bf00      	nop
 80127f4:	3710      	adds	r7, #16
 80127f6:	46bd      	mov	sp, r7
 80127f8:	bd80      	pop	{r7, pc}
 80127fa:	bf00      	nop
 80127fc:	2401972c 	.word	0x2401972c
 8012800:	24019730 	.word	0x24019730
 8012804:	e000ed04 	.word	0xe000ed04

08012808 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8012808:	b480      	push	{r7}
 801280a:	b085      	sub	sp, #20
 801280c:	af00      	add	r7, sp, #0
 801280e:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8012810:	4b0e      	ldr	r3, [pc, #56]	@ (801284c <prvGetNextExpireTime+0x44>)
 8012812:	681b      	ldr	r3, [r3, #0]
 8012814:	681b      	ldr	r3, [r3, #0]
 8012816:	2b00      	cmp	r3, #0
 8012818:	d101      	bne.n	801281e <prvGetNextExpireTime+0x16>
 801281a:	2201      	movs	r2, #1
 801281c:	e000      	b.n	8012820 <prvGetNextExpireTime+0x18>
 801281e:	2200      	movs	r2, #0
 8012820:	687b      	ldr	r3, [r7, #4]
 8012822:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8012824:	687b      	ldr	r3, [r7, #4]
 8012826:	681b      	ldr	r3, [r3, #0]
 8012828:	2b00      	cmp	r3, #0
 801282a:	d105      	bne.n	8012838 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 801282c:	4b07      	ldr	r3, [pc, #28]	@ (801284c <prvGetNextExpireTime+0x44>)
 801282e:	681b      	ldr	r3, [r3, #0]
 8012830:	68db      	ldr	r3, [r3, #12]
 8012832:	681b      	ldr	r3, [r3, #0]
 8012834:	60fb      	str	r3, [r7, #12]
 8012836:	e001      	b.n	801283c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8012838:	2300      	movs	r3, #0
 801283a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 801283c:	68fb      	ldr	r3, [r7, #12]
}
 801283e:	4618      	mov	r0, r3
 8012840:	3714      	adds	r7, #20
 8012842:	46bd      	mov	sp, r7
 8012844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012848:	4770      	bx	lr
 801284a:	bf00      	nop
 801284c:	24019728 	.word	0x24019728

08012850 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8012850:	b580      	push	{r7, lr}
 8012852:	b084      	sub	sp, #16
 8012854:	af00      	add	r7, sp, #0
 8012856:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8012858:	f7ff f83c 	bl	80118d4 <xTaskGetTickCount>
 801285c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 801285e:	4b0b      	ldr	r3, [pc, #44]	@ (801288c <prvSampleTimeNow+0x3c>)
 8012860:	681b      	ldr	r3, [r3, #0]
 8012862:	68fa      	ldr	r2, [r7, #12]
 8012864:	429a      	cmp	r2, r3
 8012866:	d205      	bcs.n	8012874 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8012868:	f000 f93a 	bl	8012ae0 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 801286c:	687b      	ldr	r3, [r7, #4]
 801286e:	2201      	movs	r2, #1
 8012870:	601a      	str	r2, [r3, #0]
 8012872:	e002      	b.n	801287a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8012874:	687b      	ldr	r3, [r7, #4]
 8012876:	2200      	movs	r2, #0
 8012878:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 801287a:	4a04      	ldr	r2, [pc, #16]	@ (801288c <prvSampleTimeNow+0x3c>)
 801287c:	68fb      	ldr	r3, [r7, #12]
 801287e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8012880:	68fb      	ldr	r3, [r7, #12]
}
 8012882:	4618      	mov	r0, r3
 8012884:	3710      	adds	r7, #16
 8012886:	46bd      	mov	sp, r7
 8012888:	bd80      	pop	{r7, pc}
 801288a:	bf00      	nop
 801288c:	24019738 	.word	0x24019738

08012890 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8012890:	b580      	push	{r7, lr}
 8012892:	b086      	sub	sp, #24
 8012894:	af00      	add	r7, sp, #0
 8012896:	60f8      	str	r0, [r7, #12]
 8012898:	60b9      	str	r1, [r7, #8]
 801289a:	607a      	str	r2, [r7, #4]
 801289c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 801289e:	2300      	movs	r3, #0
 80128a0:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80128a2:	68fb      	ldr	r3, [r7, #12]
 80128a4:	68ba      	ldr	r2, [r7, #8]
 80128a6:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80128a8:	68fb      	ldr	r3, [r7, #12]
 80128aa:	68fa      	ldr	r2, [r7, #12]
 80128ac:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80128ae:	68ba      	ldr	r2, [r7, #8]
 80128b0:	687b      	ldr	r3, [r7, #4]
 80128b2:	429a      	cmp	r2, r3
 80128b4:	d812      	bhi.n	80128dc <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80128b6:	687a      	ldr	r2, [r7, #4]
 80128b8:	683b      	ldr	r3, [r7, #0]
 80128ba:	1ad2      	subs	r2, r2, r3
 80128bc:	68fb      	ldr	r3, [r7, #12]
 80128be:	699b      	ldr	r3, [r3, #24]
 80128c0:	429a      	cmp	r2, r3
 80128c2:	d302      	bcc.n	80128ca <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80128c4:	2301      	movs	r3, #1
 80128c6:	617b      	str	r3, [r7, #20]
 80128c8:	e01b      	b.n	8012902 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80128ca:	4b10      	ldr	r3, [pc, #64]	@ (801290c <prvInsertTimerInActiveList+0x7c>)
 80128cc:	681a      	ldr	r2, [r3, #0]
 80128ce:	68fb      	ldr	r3, [r7, #12]
 80128d0:	3304      	adds	r3, #4
 80128d2:	4619      	mov	r1, r3
 80128d4:	4610      	mov	r0, r2
 80128d6:	f7fd f8d0 	bl	800fa7a <vListInsert>
 80128da:	e012      	b.n	8012902 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80128dc:	687a      	ldr	r2, [r7, #4]
 80128de:	683b      	ldr	r3, [r7, #0]
 80128e0:	429a      	cmp	r2, r3
 80128e2:	d206      	bcs.n	80128f2 <prvInsertTimerInActiveList+0x62>
 80128e4:	68ba      	ldr	r2, [r7, #8]
 80128e6:	683b      	ldr	r3, [r7, #0]
 80128e8:	429a      	cmp	r2, r3
 80128ea:	d302      	bcc.n	80128f2 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80128ec:	2301      	movs	r3, #1
 80128ee:	617b      	str	r3, [r7, #20]
 80128f0:	e007      	b.n	8012902 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80128f2:	4b07      	ldr	r3, [pc, #28]	@ (8012910 <prvInsertTimerInActiveList+0x80>)
 80128f4:	681a      	ldr	r2, [r3, #0]
 80128f6:	68fb      	ldr	r3, [r7, #12]
 80128f8:	3304      	adds	r3, #4
 80128fa:	4619      	mov	r1, r3
 80128fc:	4610      	mov	r0, r2
 80128fe:	f7fd f8bc 	bl	800fa7a <vListInsert>
		}
	}

	return xProcessTimerNow;
 8012902:	697b      	ldr	r3, [r7, #20]
}
 8012904:	4618      	mov	r0, r3
 8012906:	3718      	adds	r7, #24
 8012908:	46bd      	mov	sp, r7
 801290a:	bd80      	pop	{r7, pc}
 801290c:	2401972c 	.word	0x2401972c
 8012910:	24019728 	.word	0x24019728

08012914 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8012914:	b580      	push	{r7, lr}
 8012916:	b08e      	sub	sp, #56	@ 0x38
 8012918:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 801291a:	e0ce      	b.n	8012aba <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 801291c:	687b      	ldr	r3, [r7, #4]
 801291e:	2b00      	cmp	r3, #0
 8012920:	da19      	bge.n	8012956 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8012922:	1d3b      	adds	r3, r7, #4
 8012924:	3304      	adds	r3, #4
 8012926:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8012928:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801292a:	2b00      	cmp	r3, #0
 801292c:	d10b      	bne.n	8012946 <prvProcessReceivedCommands+0x32>
	__asm volatile
 801292e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012932:	f383 8811 	msr	BASEPRI, r3
 8012936:	f3bf 8f6f 	isb	sy
 801293a:	f3bf 8f4f 	dsb	sy
 801293e:	61fb      	str	r3, [r7, #28]
}
 8012940:	bf00      	nop
 8012942:	bf00      	nop
 8012944:	e7fd      	b.n	8012942 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8012946:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012948:	681b      	ldr	r3, [r3, #0]
 801294a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801294c:	6850      	ldr	r0, [r2, #4]
 801294e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8012950:	6892      	ldr	r2, [r2, #8]
 8012952:	4611      	mov	r1, r2
 8012954:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8012956:	687b      	ldr	r3, [r7, #4]
 8012958:	2b00      	cmp	r3, #0
 801295a:	f2c0 80ae 	blt.w	8012aba <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 801295e:	68fb      	ldr	r3, [r7, #12]
 8012960:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8012962:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012964:	695b      	ldr	r3, [r3, #20]
 8012966:	2b00      	cmp	r3, #0
 8012968:	d004      	beq.n	8012974 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 801296a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801296c:	3304      	adds	r3, #4
 801296e:	4618      	mov	r0, r3
 8012970:	f7fd f8bc 	bl	800faec <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8012974:	463b      	mov	r3, r7
 8012976:	4618      	mov	r0, r3
 8012978:	f7ff ff6a 	bl	8012850 <prvSampleTimeNow>
 801297c:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 801297e:	687b      	ldr	r3, [r7, #4]
 8012980:	2b09      	cmp	r3, #9
 8012982:	f200 8097 	bhi.w	8012ab4 <prvProcessReceivedCommands+0x1a0>
 8012986:	a201      	add	r2, pc, #4	@ (adr r2, 801298c <prvProcessReceivedCommands+0x78>)
 8012988:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801298c:	080129b5 	.word	0x080129b5
 8012990:	080129b5 	.word	0x080129b5
 8012994:	080129b5 	.word	0x080129b5
 8012998:	08012a2b 	.word	0x08012a2b
 801299c:	08012a3f 	.word	0x08012a3f
 80129a0:	08012a8b 	.word	0x08012a8b
 80129a4:	080129b5 	.word	0x080129b5
 80129a8:	080129b5 	.word	0x080129b5
 80129ac:	08012a2b 	.word	0x08012a2b
 80129b0:	08012a3f 	.word	0x08012a3f
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80129b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80129b6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80129ba:	f043 0301 	orr.w	r3, r3, #1
 80129be:	b2da      	uxtb	r2, r3
 80129c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80129c2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80129c6:	68ba      	ldr	r2, [r7, #8]
 80129c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80129ca:	699b      	ldr	r3, [r3, #24]
 80129cc:	18d1      	adds	r1, r2, r3
 80129ce:	68bb      	ldr	r3, [r7, #8]
 80129d0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80129d2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80129d4:	f7ff ff5c 	bl	8012890 <prvInsertTimerInActiveList>
 80129d8:	4603      	mov	r3, r0
 80129da:	2b00      	cmp	r3, #0
 80129dc:	d06c      	beq.n	8012ab8 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80129de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80129e0:	6a1b      	ldr	r3, [r3, #32]
 80129e2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80129e4:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80129e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80129e8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80129ec:	f003 0304 	and.w	r3, r3, #4
 80129f0:	2b00      	cmp	r3, #0
 80129f2:	d061      	beq.n	8012ab8 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80129f4:	68ba      	ldr	r2, [r7, #8]
 80129f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80129f8:	699b      	ldr	r3, [r3, #24]
 80129fa:	441a      	add	r2, r3
 80129fc:	2300      	movs	r3, #0
 80129fe:	9300      	str	r3, [sp, #0]
 8012a00:	2300      	movs	r3, #0
 8012a02:	2100      	movs	r1, #0
 8012a04:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8012a06:	f7ff fe01 	bl	801260c <xTimerGenericCommand>
 8012a0a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8012a0c:	6a3b      	ldr	r3, [r7, #32]
 8012a0e:	2b00      	cmp	r3, #0
 8012a10:	d152      	bne.n	8012ab8 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8012a12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012a16:	f383 8811 	msr	BASEPRI, r3
 8012a1a:	f3bf 8f6f 	isb	sy
 8012a1e:	f3bf 8f4f 	dsb	sy
 8012a22:	61bb      	str	r3, [r7, #24]
}
 8012a24:	bf00      	nop
 8012a26:	bf00      	nop
 8012a28:	e7fd      	b.n	8012a26 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8012a2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012a2c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8012a30:	f023 0301 	bic.w	r3, r3, #1
 8012a34:	b2da      	uxtb	r2, r3
 8012a36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012a38:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8012a3c:	e03d      	b.n	8012aba <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8012a3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012a40:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8012a44:	f043 0301 	orr.w	r3, r3, #1
 8012a48:	b2da      	uxtb	r2, r3
 8012a4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012a4c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8012a50:	68ba      	ldr	r2, [r7, #8]
 8012a52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012a54:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8012a56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012a58:	699b      	ldr	r3, [r3, #24]
 8012a5a:	2b00      	cmp	r3, #0
 8012a5c:	d10b      	bne.n	8012a76 <prvProcessReceivedCommands+0x162>
	__asm volatile
 8012a5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012a62:	f383 8811 	msr	BASEPRI, r3
 8012a66:	f3bf 8f6f 	isb	sy
 8012a6a:	f3bf 8f4f 	dsb	sy
 8012a6e:	617b      	str	r3, [r7, #20]
}
 8012a70:	bf00      	nop
 8012a72:	bf00      	nop
 8012a74:	e7fd      	b.n	8012a72 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8012a76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012a78:	699a      	ldr	r2, [r3, #24]
 8012a7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012a7c:	18d1      	adds	r1, r2, r3
 8012a7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012a80:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8012a82:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8012a84:	f7ff ff04 	bl	8012890 <prvInsertTimerInActiveList>
					break;
 8012a88:	e017      	b.n	8012aba <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8012a8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012a8c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8012a90:	f003 0302 	and.w	r3, r3, #2
 8012a94:	2b00      	cmp	r3, #0
 8012a96:	d103      	bne.n	8012aa0 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8012a98:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8012a9a:	f7fc fe7d 	bl	800f798 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8012a9e:	e00c      	b.n	8012aba <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8012aa0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012aa2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8012aa6:	f023 0301 	bic.w	r3, r3, #1
 8012aaa:	b2da      	uxtb	r2, r3
 8012aac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012aae:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8012ab2:	e002      	b.n	8012aba <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8012ab4:	bf00      	nop
 8012ab6:	e000      	b.n	8012aba <prvProcessReceivedCommands+0x1a6>
					break;
 8012ab8:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8012aba:	4b08      	ldr	r3, [pc, #32]	@ (8012adc <prvProcessReceivedCommands+0x1c8>)
 8012abc:	681b      	ldr	r3, [r3, #0]
 8012abe:	1d39      	adds	r1, r7, #4
 8012ac0:	2200      	movs	r2, #0
 8012ac2:	4618      	mov	r0, r3
 8012ac4:	f7fd ff2e 	bl	8010924 <xQueueReceive>
 8012ac8:	4603      	mov	r3, r0
 8012aca:	2b00      	cmp	r3, #0
 8012acc:	f47f af26 	bne.w	801291c <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8012ad0:	bf00      	nop
 8012ad2:	bf00      	nop
 8012ad4:	3730      	adds	r7, #48	@ 0x30
 8012ad6:	46bd      	mov	sp, r7
 8012ad8:	bd80      	pop	{r7, pc}
 8012ada:	bf00      	nop
 8012adc:	24019730 	.word	0x24019730

08012ae0 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8012ae0:	b580      	push	{r7, lr}
 8012ae2:	b088      	sub	sp, #32
 8012ae4:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8012ae6:	e049      	b.n	8012b7c <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8012ae8:	4b2e      	ldr	r3, [pc, #184]	@ (8012ba4 <prvSwitchTimerLists+0xc4>)
 8012aea:	681b      	ldr	r3, [r3, #0]
 8012aec:	68db      	ldr	r3, [r3, #12]
 8012aee:	681b      	ldr	r3, [r3, #0]
 8012af0:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012af2:	4b2c      	ldr	r3, [pc, #176]	@ (8012ba4 <prvSwitchTimerLists+0xc4>)
 8012af4:	681b      	ldr	r3, [r3, #0]
 8012af6:	68db      	ldr	r3, [r3, #12]
 8012af8:	68db      	ldr	r3, [r3, #12]
 8012afa:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8012afc:	68fb      	ldr	r3, [r7, #12]
 8012afe:	3304      	adds	r3, #4
 8012b00:	4618      	mov	r0, r3
 8012b02:	f7fc fff3 	bl	800faec <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8012b06:	68fb      	ldr	r3, [r7, #12]
 8012b08:	6a1b      	ldr	r3, [r3, #32]
 8012b0a:	68f8      	ldr	r0, [r7, #12]
 8012b0c:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8012b0e:	68fb      	ldr	r3, [r7, #12]
 8012b10:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8012b14:	f003 0304 	and.w	r3, r3, #4
 8012b18:	2b00      	cmp	r3, #0
 8012b1a:	d02f      	beq.n	8012b7c <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8012b1c:	68fb      	ldr	r3, [r7, #12]
 8012b1e:	699b      	ldr	r3, [r3, #24]
 8012b20:	693a      	ldr	r2, [r7, #16]
 8012b22:	4413      	add	r3, r2
 8012b24:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8012b26:	68ba      	ldr	r2, [r7, #8]
 8012b28:	693b      	ldr	r3, [r7, #16]
 8012b2a:	429a      	cmp	r2, r3
 8012b2c:	d90e      	bls.n	8012b4c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8012b2e:	68fb      	ldr	r3, [r7, #12]
 8012b30:	68ba      	ldr	r2, [r7, #8]
 8012b32:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8012b34:	68fb      	ldr	r3, [r7, #12]
 8012b36:	68fa      	ldr	r2, [r7, #12]
 8012b38:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8012b3a:	4b1a      	ldr	r3, [pc, #104]	@ (8012ba4 <prvSwitchTimerLists+0xc4>)
 8012b3c:	681a      	ldr	r2, [r3, #0]
 8012b3e:	68fb      	ldr	r3, [r7, #12]
 8012b40:	3304      	adds	r3, #4
 8012b42:	4619      	mov	r1, r3
 8012b44:	4610      	mov	r0, r2
 8012b46:	f7fc ff98 	bl	800fa7a <vListInsert>
 8012b4a:	e017      	b.n	8012b7c <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8012b4c:	2300      	movs	r3, #0
 8012b4e:	9300      	str	r3, [sp, #0]
 8012b50:	2300      	movs	r3, #0
 8012b52:	693a      	ldr	r2, [r7, #16]
 8012b54:	2100      	movs	r1, #0
 8012b56:	68f8      	ldr	r0, [r7, #12]
 8012b58:	f7ff fd58 	bl	801260c <xTimerGenericCommand>
 8012b5c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8012b5e:	687b      	ldr	r3, [r7, #4]
 8012b60:	2b00      	cmp	r3, #0
 8012b62:	d10b      	bne.n	8012b7c <prvSwitchTimerLists+0x9c>
	__asm volatile
 8012b64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012b68:	f383 8811 	msr	BASEPRI, r3
 8012b6c:	f3bf 8f6f 	isb	sy
 8012b70:	f3bf 8f4f 	dsb	sy
 8012b74:	603b      	str	r3, [r7, #0]
}
 8012b76:	bf00      	nop
 8012b78:	bf00      	nop
 8012b7a:	e7fd      	b.n	8012b78 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8012b7c:	4b09      	ldr	r3, [pc, #36]	@ (8012ba4 <prvSwitchTimerLists+0xc4>)
 8012b7e:	681b      	ldr	r3, [r3, #0]
 8012b80:	681b      	ldr	r3, [r3, #0]
 8012b82:	2b00      	cmp	r3, #0
 8012b84:	d1b0      	bne.n	8012ae8 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8012b86:	4b07      	ldr	r3, [pc, #28]	@ (8012ba4 <prvSwitchTimerLists+0xc4>)
 8012b88:	681b      	ldr	r3, [r3, #0]
 8012b8a:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8012b8c:	4b06      	ldr	r3, [pc, #24]	@ (8012ba8 <prvSwitchTimerLists+0xc8>)
 8012b8e:	681b      	ldr	r3, [r3, #0]
 8012b90:	4a04      	ldr	r2, [pc, #16]	@ (8012ba4 <prvSwitchTimerLists+0xc4>)
 8012b92:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8012b94:	4a04      	ldr	r2, [pc, #16]	@ (8012ba8 <prvSwitchTimerLists+0xc8>)
 8012b96:	697b      	ldr	r3, [r7, #20]
 8012b98:	6013      	str	r3, [r2, #0]
}
 8012b9a:	bf00      	nop
 8012b9c:	3718      	adds	r7, #24
 8012b9e:	46bd      	mov	sp, r7
 8012ba0:	bd80      	pop	{r7, pc}
 8012ba2:	bf00      	nop
 8012ba4:	24019728 	.word	0x24019728
 8012ba8:	2401972c 	.word	0x2401972c

08012bac <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8012bac:	b580      	push	{r7, lr}
 8012bae:	b082      	sub	sp, #8
 8012bb0:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8012bb2:	f7fd f8f9 	bl	800fda8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8012bb6:	4b15      	ldr	r3, [pc, #84]	@ (8012c0c <prvCheckForValidListAndQueue+0x60>)
 8012bb8:	681b      	ldr	r3, [r3, #0]
 8012bba:	2b00      	cmp	r3, #0
 8012bbc:	d120      	bne.n	8012c00 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8012bbe:	4814      	ldr	r0, [pc, #80]	@ (8012c10 <prvCheckForValidListAndQueue+0x64>)
 8012bc0:	f7fc ff0a 	bl	800f9d8 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8012bc4:	4813      	ldr	r0, [pc, #76]	@ (8012c14 <prvCheckForValidListAndQueue+0x68>)
 8012bc6:	f7fc ff07 	bl	800f9d8 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8012bca:	4b13      	ldr	r3, [pc, #76]	@ (8012c18 <prvCheckForValidListAndQueue+0x6c>)
 8012bcc:	4a10      	ldr	r2, [pc, #64]	@ (8012c10 <prvCheckForValidListAndQueue+0x64>)
 8012bce:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8012bd0:	4b12      	ldr	r3, [pc, #72]	@ (8012c1c <prvCheckForValidListAndQueue+0x70>)
 8012bd2:	4a10      	ldr	r2, [pc, #64]	@ (8012c14 <prvCheckForValidListAndQueue+0x68>)
 8012bd4:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8012bd6:	2300      	movs	r3, #0
 8012bd8:	9300      	str	r3, [sp, #0]
 8012bda:	4b11      	ldr	r3, [pc, #68]	@ (8012c20 <prvCheckForValidListAndQueue+0x74>)
 8012bdc:	4a11      	ldr	r2, [pc, #68]	@ (8012c24 <prvCheckForValidListAndQueue+0x78>)
 8012bde:	2110      	movs	r1, #16
 8012be0:	200a      	movs	r0, #10
 8012be2:	f7fd fa6d 	bl	80100c0 <xQueueGenericCreateStatic>
 8012be6:	4603      	mov	r3, r0
 8012be8:	4a08      	ldr	r2, [pc, #32]	@ (8012c0c <prvCheckForValidListAndQueue+0x60>)
 8012bea:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8012bec:	4b07      	ldr	r3, [pc, #28]	@ (8012c0c <prvCheckForValidListAndQueue+0x60>)
 8012bee:	681b      	ldr	r3, [r3, #0]
 8012bf0:	2b00      	cmp	r3, #0
 8012bf2:	d005      	beq.n	8012c00 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8012bf4:	4b05      	ldr	r3, [pc, #20]	@ (8012c0c <prvCheckForValidListAndQueue+0x60>)
 8012bf6:	681b      	ldr	r3, [r3, #0]
 8012bf8:	490b      	ldr	r1, [pc, #44]	@ (8012c28 <prvCheckForValidListAndQueue+0x7c>)
 8012bfa:	4618      	mov	r0, r3
 8012bfc:	f7fe fa52 	bl	80110a4 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8012c00:	f7fd f904 	bl	800fe0c <vPortExitCritical>
}
 8012c04:	bf00      	nop
 8012c06:	46bd      	mov	sp, r7
 8012c08:	bd80      	pop	{r7, pc}
 8012c0a:	bf00      	nop
 8012c0c:	24019730 	.word	0x24019730
 8012c10:	24019700 	.word	0x24019700
 8012c14:	24019714 	.word	0x24019714
 8012c18:	24019728 	.word	0x24019728
 8012c1c:	2401972c 	.word	0x2401972c
 8012c20:	240197dc 	.word	0x240197dc
 8012c24:	2401973c 	.word	0x2401973c
 8012c28:	080228e8 	.word	0x080228e8

08012c2c <lwip_htons>:
 * @param n u16_t in host byte order
 * @return n in network byte order
 */
u16_t
lwip_htons(u16_t n)
{
 8012c2c:	b480      	push	{r7}
 8012c2e:	b083      	sub	sp, #12
 8012c30:	af00      	add	r7, sp, #0
 8012c32:	4603      	mov	r3, r0
 8012c34:	80fb      	strh	r3, [r7, #6]
  return PP_HTONS(n);
 8012c36:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8012c3a:	021b      	lsls	r3, r3, #8
 8012c3c:	b21a      	sxth	r2, r3
 8012c3e:	88fb      	ldrh	r3, [r7, #6]
 8012c40:	0a1b      	lsrs	r3, r3, #8
 8012c42:	b29b      	uxth	r3, r3
 8012c44:	b21b      	sxth	r3, r3
 8012c46:	4313      	orrs	r3, r2
 8012c48:	b21b      	sxth	r3, r3
 8012c4a:	b29b      	uxth	r3, r3
}
 8012c4c:	4618      	mov	r0, r3
 8012c4e:	370c      	adds	r7, #12
 8012c50:	46bd      	mov	sp, r7
 8012c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012c56:	4770      	bx	lr

08012c58 <lwip_htonl>:
 * @param n u32_t in host byte order
 * @return n in network byte order
 */
u32_t
lwip_htonl(u32_t n)
{
 8012c58:	b480      	push	{r7}
 8012c5a:	b083      	sub	sp, #12
 8012c5c:	af00      	add	r7, sp, #0
 8012c5e:	6078      	str	r0, [r7, #4]
  return PP_HTONL(n);
 8012c60:	687b      	ldr	r3, [r7, #4]
 8012c62:	061a      	lsls	r2, r3, #24
 8012c64:	687b      	ldr	r3, [r7, #4]
 8012c66:	021b      	lsls	r3, r3, #8
 8012c68:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8012c6c:	431a      	orrs	r2, r3
 8012c6e:	687b      	ldr	r3, [r7, #4]
 8012c70:	0a1b      	lsrs	r3, r3, #8
 8012c72:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8012c76:	431a      	orrs	r2, r3
 8012c78:	687b      	ldr	r3, [r7, #4]
 8012c7a:	0e1b      	lsrs	r3, r3, #24
 8012c7c:	4313      	orrs	r3, r2
}
 8012c7e:	4618      	mov	r0, r3
 8012c80:	370c      	adds	r7, #12
 8012c82:	46bd      	mov	sp, r7
 8012c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012c88:	4770      	bx	lr
	...

08012c8c <etharp_free_entry>:
#endif /* ARP_QUEUEING */

/** Clean up ARP table entries */
static void
etharp_free_entry(int i)
{
 8012c8c:	b580      	push	{r7, lr}
 8012c8e:	b082      	sub	sp, #8
 8012c90:	af00      	add	r7, sp, #0
 8012c92:	6078      	str	r0, [r7, #4]
  /* remove from SNMP ARP index tree */
  mib2_remove_arp_entry(arp_table[i].netif, &arp_table[i].ipaddr);
  /* and empty packet queue */
  if (arp_table[i].q != NULL) {
 8012c94:	4915      	ldr	r1, [pc, #84]	@ (8012cec <etharp_free_entry+0x60>)
 8012c96:	687a      	ldr	r2, [r7, #4]
 8012c98:	4613      	mov	r3, r2
 8012c9a:	005b      	lsls	r3, r3, #1
 8012c9c:	4413      	add	r3, r2
 8012c9e:	00db      	lsls	r3, r3, #3
 8012ca0:	440b      	add	r3, r1
 8012ca2:	681b      	ldr	r3, [r3, #0]
 8012ca4:	2b00      	cmp	r3, #0
 8012ca6:	d013      	beq.n	8012cd0 <etharp_free_entry+0x44>
    /* remove all queued packets */
    LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_free_entry: freeing entry %"U16_F", packet queue %p.\n", (u16_t)i, (void *)(arp_table[i].q)));
    free_etharp_q(arp_table[i].q);
 8012ca8:	4910      	ldr	r1, [pc, #64]	@ (8012cec <etharp_free_entry+0x60>)
 8012caa:	687a      	ldr	r2, [r7, #4]
 8012cac:	4613      	mov	r3, r2
 8012cae:	005b      	lsls	r3, r3, #1
 8012cb0:	4413      	add	r3, r2
 8012cb2:	00db      	lsls	r3, r3, #3
 8012cb4:	440b      	add	r3, r1
 8012cb6:	681b      	ldr	r3, [r3, #0]
 8012cb8:	4618      	mov	r0, r3
 8012cba:	f003 fe89 	bl	80169d0 <pbuf_free>
    arp_table[i].q = NULL;
 8012cbe:	490b      	ldr	r1, [pc, #44]	@ (8012cec <etharp_free_entry+0x60>)
 8012cc0:	687a      	ldr	r2, [r7, #4]
 8012cc2:	4613      	mov	r3, r2
 8012cc4:	005b      	lsls	r3, r3, #1
 8012cc6:	4413      	add	r3, r2
 8012cc8:	00db      	lsls	r3, r3, #3
 8012cca:	440b      	add	r3, r1
 8012ccc:	2200      	movs	r2, #0
 8012cce:	601a      	str	r2, [r3, #0]
  }
  /* recycle entry for re-use */
  arp_table[i].state = ETHARP_STATE_EMPTY;
 8012cd0:	4906      	ldr	r1, [pc, #24]	@ (8012cec <etharp_free_entry+0x60>)
 8012cd2:	687a      	ldr	r2, [r7, #4]
 8012cd4:	4613      	mov	r3, r2
 8012cd6:	005b      	lsls	r3, r3, #1
 8012cd8:	4413      	add	r3, r2
 8012cda:	00db      	lsls	r3, r3, #3
 8012cdc:	440b      	add	r3, r1
 8012cde:	3314      	adds	r3, #20
 8012ce0:	2200      	movs	r2, #0
 8012ce2:	701a      	strb	r2, [r3, #0]
  arp_table[i].ctime = 0;
  arp_table[i].netif = NULL;
  ip4_addr_set_zero(&arp_table[i].ipaddr);
  arp_table[i].ethaddr = ethzero;
#endif /* LWIP_DEBUG */
}
 8012ce4:	bf00      	nop
 8012ce6:	3708      	adds	r7, #8
 8012ce8:	46bd      	mov	sp, r7
 8012cea:	bd80      	pop	{r7, pc}
 8012cec:	2401982c 	.word	0x2401982c

08012cf0 <etharp_tmr>:
 * This function should be called every ARP_TMR_INTERVAL milliseconds (1 second),
 * in order to expire entries in the ARP table.
 */
void
etharp_tmr(void)
{
 8012cf0:	b580      	push	{r7, lr}
 8012cf2:	b082      	sub	sp, #8
 8012cf4:	af00      	add	r7, sp, #0
  int i;

  LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer\n"));
  /* remove expired entries from the ARP table */
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8012cf6:	2300      	movs	r3, #0
 8012cf8:	607b      	str	r3, [r7, #4]
 8012cfa:	e096      	b.n	8012e2a <etharp_tmr+0x13a>
    u8_t state = arp_table[i].state;
 8012cfc:	494f      	ldr	r1, [pc, #316]	@ (8012e3c <etharp_tmr+0x14c>)
 8012cfe:	687a      	ldr	r2, [r7, #4]
 8012d00:	4613      	mov	r3, r2
 8012d02:	005b      	lsls	r3, r3, #1
 8012d04:	4413      	add	r3, r2
 8012d06:	00db      	lsls	r3, r3, #3
 8012d08:	440b      	add	r3, r1
 8012d0a:	3314      	adds	r3, #20
 8012d0c:	781b      	ldrb	r3, [r3, #0]
 8012d0e:	70fb      	strb	r3, [r7, #3]
    if (state != ETHARP_STATE_EMPTY
 8012d10:	78fb      	ldrb	r3, [r7, #3]
 8012d12:	2b00      	cmp	r3, #0
 8012d14:	f000 8086 	beq.w	8012e24 <etharp_tmr+0x134>
#if ETHARP_SUPPORT_STATIC_ENTRIES
        && (state != ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
       ) {
      arp_table[i].ctime++;
 8012d18:	4948      	ldr	r1, [pc, #288]	@ (8012e3c <etharp_tmr+0x14c>)
 8012d1a:	687a      	ldr	r2, [r7, #4]
 8012d1c:	4613      	mov	r3, r2
 8012d1e:	005b      	lsls	r3, r3, #1
 8012d20:	4413      	add	r3, r2
 8012d22:	00db      	lsls	r3, r3, #3
 8012d24:	440b      	add	r3, r1
 8012d26:	3312      	adds	r3, #18
 8012d28:	881b      	ldrh	r3, [r3, #0]
 8012d2a:	3301      	adds	r3, #1
 8012d2c:	b298      	uxth	r0, r3
 8012d2e:	4943      	ldr	r1, [pc, #268]	@ (8012e3c <etharp_tmr+0x14c>)
 8012d30:	687a      	ldr	r2, [r7, #4]
 8012d32:	4613      	mov	r3, r2
 8012d34:	005b      	lsls	r3, r3, #1
 8012d36:	4413      	add	r3, r2
 8012d38:	00db      	lsls	r3, r3, #3
 8012d3a:	440b      	add	r3, r1
 8012d3c:	3312      	adds	r3, #18
 8012d3e:	4602      	mov	r2, r0
 8012d40:	801a      	strh	r2, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 8012d42:	493e      	ldr	r1, [pc, #248]	@ (8012e3c <etharp_tmr+0x14c>)
 8012d44:	687a      	ldr	r2, [r7, #4]
 8012d46:	4613      	mov	r3, r2
 8012d48:	005b      	lsls	r3, r3, #1
 8012d4a:	4413      	add	r3, r2
 8012d4c:	00db      	lsls	r3, r3, #3
 8012d4e:	440b      	add	r3, r1
 8012d50:	3312      	adds	r3, #18
 8012d52:	881b      	ldrh	r3, [r3, #0]
 8012d54:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8012d58:	d215      	bcs.n	8012d86 <etharp_tmr+0x96>
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 8012d5a:	4938      	ldr	r1, [pc, #224]	@ (8012e3c <etharp_tmr+0x14c>)
 8012d5c:	687a      	ldr	r2, [r7, #4]
 8012d5e:	4613      	mov	r3, r2
 8012d60:	005b      	lsls	r3, r3, #1
 8012d62:	4413      	add	r3, r2
 8012d64:	00db      	lsls	r3, r3, #3
 8012d66:	440b      	add	r3, r1
 8012d68:	3314      	adds	r3, #20
 8012d6a:	781b      	ldrb	r3, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 8012d6c:	2b01      	cmp	r3, #1
 8012d6e:	d10e      	bne.n	8012d8e <etharp_tmr+0x9e>
           (arp_table[i].ctime >= ARP_MAXPENDING))) {
 8012d70:	4932      	ldr	r1, [pc, #200]	@ (8012e3c <etharp_tmr+0x14c>)
 8012d72:	687a      	ldr	r2, [r7, #4]
 8012d74:	4613      	mov	r3, r2
 8012d76:	005b      	lsls	r3, r3, #1
 8012d78:	4413      	add	r3, r2
 8012d7a:	00db      	lsls	r3, r3, #3
 8012d7c:	440b      	add	r3, r1
 8012d7e:	3312      	adds	r3, #18
 8012d80:	881b      	ldrh	r3, [r3, #0]
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 8012d82:	2b04      	cmp	r3, #4
 8012d84:	d903      	bls.n	8012d8e <etharp_tmr+0x9e>
        /* pending or stable entry has become old! */
        LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer: expired %s entry %d.\n",
                                   arp_table[i].state >= ETHARP_STATE_STABLE ? "stable" : "pending", i));
        /* clean up entries that have just been expired */
        etharp_free_entry(i);
 8012d86:	6878      	ldr	r0, [r7, #4]
 8012d88:	f7ff ff80 	bl	8012c8c <etharp_free_entry>
 8012d8c:	e04a      	b.n	8012e24 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_1) {
 8012d8e:	492b      	ldr	r1, [pc, #172]	@ (8012e3c <etharp_tmr+0x14c>)
 8012d90:	687a      	ldr	r2, [r7, #4]
 8012d92:	4613      	mov	r3, r2
 8012d94:	005b      	lsls	r3, r3, #1
 8012d96:	4413      	add	r3, r2
 8012d98:	00db      	lsls	r3, r3, #3
 8012d9a:	440b      	add	r3, r1
 8012d9c:	3314      	adds	r3, #20
 8012d9e:	781b      	ldrb	r3, [r3, #0]
 8012da0:	2b03      	cmp	r3, #3
 8012da2:	d10a      	bne.n	8012dba <etharp_tmr+0xca>
        /* Don't send more than one request every 2 seconds. */
        arp_table[i].state = ETHARP_STATE_STABLE_REREQUESTING_2;
 8012da4:	4925      	ldr	r1, [pc, #148]	@ (8012e3c <etharp_tmr+0x14c>)
 8012da6:	687a      	ldr	r2, [r7, #4]
 8012da8:	4613      	mov	r3, r2
 8012daa:	005b      	lsls	r3, r3, #1
 8012dac:	4413      	add	r3, r2
 8012dae:	00db      	lsls	r3, r3, #3
 8012db0:	440b      	add	r3, r1
 8012db2:	3314      	adds	r3, #20
 8012db4:	2204      	movs	r2, #4
 8012db6:	701a      	strb	r2, [r3, #0]
 8012db8:	e034      	b.n	8012e24 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_2) {
 8012dba:	4920      	ldr	r1, [pc, #128]	@ (8012e3c <etharp_tmr+0x14c>)
 8012dbc:	687a      	ldr	r2, [r7, #4]
 8012dbe:	4613      	mov	r3, r2
 8012dc0:	005b      	lsls	r3, r3, #1
 8012dc2:	4413      	add	r3, r2
 8012dc4:	00db      	lsls	r3, r3, #3
 8012dc6:	440b      	add	r3, r1
 8012dc8:	3314      	adds	r3, #20
 8012dca:	781b      	ldrb	r3, [r3, #0]
 8012dcc:	2b04      	cmp	r3, #4
 8012dce:	d10a      	bne.n	8012de6 <etharp_tmr+0xf6>
        /* Reset state to stable, so that the next transmitted packet will
           re-send an ARP request. */
        arp_table[i].state = ETHARP_STATE_STABLE;
 8012dd0:	491a      	ldr	r1, [pc, #104]	@ (8012e3c <etharp_tmr+0x14c>)
 8012dd2:	687a      	ldr	r2, [r7, #4]
 8012dd4:	4613      	mov	r3, r2
 8012dd6:	005b      	lsls	r3, r3, #1
 8012dd8:	4413      	add	r3, r2
 8012dda:	00db      	lsls	r3, r3, #3
 8012ddc:	440b      	add	r3, r1
 8012dde:	3314      	adds	r3, #20
 8012de0:	2202      	movs	r2, #2
 8012de2:	701a      	strb	r2, [r3, #0]
 8012de4:	e01e      	b.n	8012e24 <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 8012de6:	4915      	ldr	r1, [pc, #84]	@ (8012e3c <etharp_tmr+0x14c>)
 8012de8:	687a      	ldr	r2, [r7, #4]
 8012dea:	4613      	mov	r3, r2
 8012dec:	005b      	lsls	r3, r3, #1
 8012dee:	4413      	add	r3, r2
 8012df0:	00db      	lsls	r3, r3, #3
 8012df2:	440b      	add	r3, r1
 8012df4:	3314      	adds	r3, #20
 8012df6:	781b      	ldrb	r3, [r3, #0]
 8012df8:	2b01      	cmp	r3, #1
 8012dfa:	d113      	bne.n	8012e24 <etharp_tmr+0x134>
        /* still pending, resend an ARP query */
        etharp_request(arp_table[i].netif, &arp_table[i].ipaddr);
 8012dfc:	490f      	ldr	r1, [pc, #60]	@ (8012e3c <etharp_tmr+0x14c>)
 8012dfe:	687a      	ldr	r2, [r7, #4]
 8012e00:	4613      	mov	r3, r2
 8012e02:	005b      	lsls	r3, r3, #1
 8012e04:	4413      	add	r3, r2
 8012e06:	00db      	lsls	r3, r3, #3
 8012e08:	440b      	add	r3, r1
 8012e0a:	3308      	adds	r3, #8
 8012e0c:	6818      	ldr	r0, [r3, #0]
 8012e0e:	687a      	ldr	r2, [r7, #4]
 8012e10:	4613      	mov	r3, r2
 8012e12:	005b      	lsls	r3, r3, #1
 8012e14:	4413      	add	r3, r2
 8012e16:	00db      	lsls	r3, r3, #3
 8012e18:	4a08      	ldr	r2, [pc, #32]	@ (8012e3c <etharp_tmr+0x14c>)
 8012e1a:	4413      	add	r3, r2
 8012e1c:	3304      	adds	r3, #4
 8012e1e:	4619      	mov	r1, r3
 8012e20:	f000 fe3e 	bl	8013aa0 <etharp_request>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8012e24:	687b      	ldr	r3, [r7, #4]
 8012e26:	3301      	adds	r3, #1
 8012e28:	607b      	str	r3, [r7, #4]
 8012e2a:	687b      	ldr	r3, [r7, #4]
 8012e2c:	2b09      	cmp	r3, #9
 8012e2e:	f77f af65 	ble.w	8012cfc <etharp_tmr+0xc>
      }
    }
  }
}
 8012e32:	bf00      	nop
 8012e34:	bf00      	nop
 8012e36:	3708      	adds	r7, #8
 8012e38:	46bd      	mov	sp, r7
 8012e3a:	bd80      	pop	{r7, pc}
 8012e3c:	2401982c 	.word	0x2401982c

08012e40 <etharp_find_entry>:
 * @return The ARP entry index that matched or is created, ERR_MEM if no
 * entry is found or could be recycled.
 */
static s16_t
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif *netif)
{
 8012e40:	b580      	push	{r7, lr}
 8012e42:	b08a      	sub	sp, #40	@ 0x28
 8012e44:	af00      	add	r7, sp, #0
 8012e46:	60f8      	str	r0, [r7, #12]
 8012e48:	460b      	mov	r3, r1
 8012e4a:	607a      	str	r2, [r7, #4]
 8012e4c:	72fb      	strb	r3, [r7, #11]
  s16_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
 8012e4e:	230a      	movs	r3, #10
 8012e50:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8012e52:	230a      	movs	r3, #10
 8012e54:	84bb      	strh	r3, [r7, #36]	@ 0x24
  s16_t empty = ARP_TABLE_SIZE;
 8012e56:	230a      	movs	r3, #10
 8012e58:	847b      	strh	r3, [r7, #34]	@ 0x22
  s16_t i = 0;
 8012e5a:	2300      	movs	r3, #0
 8012e5c:	843b      	strh	r3, [r7, #32]
  /* oldest entry with packets on queue */
  s16_t old_queue = ARP_TABLE_SIZE;
 8012e5e:	230a      	movs	r3, #10
 8012e60:	83fb      	strh	r3, [r7, #30]
  /* its age */
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 8012e62:	2300      	movs	r3, #0
 8012e64:	83bb      	strh	r3, [r7, #28]
 8012e66:	2300      	movs	r3, #0
 8012e68:	837b      	strh	r3, [r7, #26]
 8012e6a:	2300      	movs	r3, #0
 8012e6c:	833b      	strh	r3, [r7, #24]
   * 4) remember the oldest pending entry with queued packets (if any)
   * 5) search for a matching IP entry, either pending or stable
   *    until 5 matches, or all entries are searched for.
   */

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8012e6e:	2300      	movs	r3, #0
 8012e70:	843b      	strh	r3, [r7, #32]
 8012e72:	e0ae      	b.n	8012fd2 <etharp_find_entry+0x192>
    u8_t state = arp_table[i].state;
 8012e74:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8012e78:	49a6      	ldr	r1, [pc, #664]	@ (8013114 <etharp_find_entry+0x2d4>)
 8012e7a:	4613      	mov	r3, r2
 8012e7c:	005b      	lsls	r3, r3, #1
 8012e7e:	4413      	add	r3, r2
 8012e80:	00db      	lsls	r3, r3, #3
 8012e82:	440b      	add	r3, r1
 8012e84:	3314      	adds	r3, #20
 8012e86:	781b      	ldrb	r3, [r3, #0]
 8012e88:	75fb      	strb	r3, [r7, #23]
    /* no empty entry found yet and now we do find one? */
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 8012e8a:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 8012e8e:	2b0a      	cmp	r3, #10
 8012e90:	d105      	bne.n	8012e9e <etharp_find_entry+0x5e>
 8012e92:	7dfb      	ldrb	r3, [r7, #23]
 8012e94:	2b00      	cmp	r3, #0
 8012e96:	d102      	bne.n	8012e9e <etharp_find_entry+0x5e>
      LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_find_entry: found empty entry %d\n", (int)i));
      /* remember first empty entry */
      empty = i;
 8012e98:	8c3b      	ldrh	r3, [r7, #32]
 8012e9a:	847b      	strh	r3, [r7, #34]	@ 0x22
 8012e9c:	e095      	b.n	8012fca <etharp_find_entry+0x18a>
    } else if (state != ETHARP_STATE_EMPTY) {
 8012e9e:	7dfb      	ldrb	r3, [r7, #23]
 8012ea0:	2b00      	cmp	r3, #0
 8012ea2:	f000 8092 	beq.w	8012fca <etharp_find_entry+0x18a>
      LWIP_ASSERT("state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE",
 8012ea6:	7dfb      	ldrb	r3, [r7, #23]
 8012ea8:	2b01      	cmp	r3, #1
 8012eaa:	d009      	beq.n	8012ec0 <etharp_find_entry+0x80>
 8012eac:	7dfb      	ldrb	r3, [r7, #23]
 8012eae:	2b01      	cmp	r3, #1
 8012eb0:	d806      	bhi.n	8012ec0 <etharp_find_entry+0x80>
 8012eb2:	4b99      	ldr	r3, [pc, #612]	@ (8013118 <etharp_find_entry+0x2d8>)
 8012eb4:	f240 1223 	movw	r2, #291	@ 0x123
 8012eb8:	4998      	ldr	r1, [pc, #608]	@ (801311c <etharp_find_entry+0x2dc>)
 8012eba:	4899      	ldr	r0, [pc, #612]	@ (8013120 <etharp_find_entry+0x2e0>)
 8012ebc:	f00b fe3e 	bl	801eb3c <iprintf>
                  state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE);
      /* if given, does IP address match IP address in ARP entry? */
      if (ipaddr && ip4_addr_cmp(ipaddr, &arp_table[i].ipaddr)
 8012ec0:	68fb      	ldr	r3, [r7, #12]
 8012ec2:	2b00      	cmp	r3, #0
 8012ec4:	d020      	beq.n	8012f08 <etharp_find_entry+0xc8>
 8012ec6:	68fb      	ldr	r3, [r7, #12]
 8012ec8:	6819      	ldr	r1, [r3, #0]
 8012eca:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8012ece:	4891      	ldr	r0, [pc, #580]	@ (8013114 <etharp_find_entry+0x2d4>)
 8012ed0:	4613      	mov	r3, r2
 8012ed2:	005b      	lsls	r3, r3, #1
 8012ed4:	4413      	add	r3, r2
 8012ed6:	00db      	lsls	r3, r3, #3
 8012ed8:	4403      	add	r3, r0
 8012eda:	3304      	adds	r3, #4
 8012edc:	681b      	ldr	r3, [r3, #0]
 8012ede:	4299      	cmp	r1, r3
 8012ee0:	d112      	bne.n	8012f08 <etharp_find_entry+0xc8>
#if ETHARP_TABLE_MATCH_NETIF
          && ((netif == NULL) || (netif == arp_table[i].netif))
 8012ee2:	687b      	ldr	r3, [r7, #4]
 8012ee4:	2b00      	cmp	r3, #0
 8012ee6:	d00c      	beq.n	8012f02 <etharp_find_entry+0xc2>
 8012ee8:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8012eec:	4989      	ldr	r1, [pc, #548]	@ (8013114 <etharp_find_entry+0x2d4>)
 8012eee:	4613      	mov	r3, r2
 8012ef0:	005b      	lsls	r3, r3, #1
 8012ef2:	4413      	add	r3, r2
 8012ef4:	00db      	lsls	r3, r3, #3
 8012ef6:	440b      	add	r3, r1
 8012ef8:	3308      	adds	r3, #8
 8012efa:	681b      	ldr	r3, [r3, #0]
 8012efc:	687a      	ldr	r2, [r7, #4]
 8012efe:	429a      	cmp	r2, r3
 8012f00:	d102      	bne.n	8012f08 <etharp_find_entry+0xc8>
#endif /* ETHARP_TABLE_MATCH_NETIF */
         ) {
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: found matching entry %d\n", (int)i));
        /* found exact IP address match, simply bail out */
        return i;
 8012f02:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8012f06:	e100      	b.n	801310a <etharp_find_entry+0x2ca>
      }
      /* pending entry? */
      if (state == ETHARP_STATE_PENDING) {
 8012f08:	7dfb      	ldrb	r3, [r7, #23]
 8012f0a:	2b01      	cmp	r3, #1
 8012f0c:	d140      	bne.n	8012f90 <etharp_find_entry+0x150>
        /* pending with queued packets? */
        if (arp_table[i].q != NULL) {
 8012f0e:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8012f12:	4980      	ldr	r1, [pc, #512]	@ (8013114 <etharp_find_entry+0x2d4>)
 8012f14:	4613      	mov	r3, r2
 8012f16:	005b      	lsls	r3, r3, #1
 8012f18:	4413      	add	r3, r2
 8012f1a:	00db      	lsls	r3, r3, #3
 8012f1c:	440b      	add	r3, r1
 8012f1e:	681b      	ldr	r3, [r3, #0]
 8012f20:	2b00      	cmp	r3, #0
 8012f22:	d01a      	beq.n	8012f5a <etharp_find_entry+0x11a>
          if (arp_table[i].ctime >= age_queue) {
 8012f24:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8012f28:	497a      	ldr	r1, [pc, #488]	@ (8013114 <etharp_find_entry+0x2d4>)
 8012f2a:	4613      	mov	r3, r2
 8012f2c:	005b      	lsls	r3, r3, #1
 8012f2e:	4413      	add	r3, r2
 8012f30:	00db      	lsls	r3, r3, #3
 8012f32:	440b      	add	r3, r1
 8012f34:	3312      	adds	r3, #18
 8012f36:	881b      	ldrh	r3, [r3, #0]
 8012f38:	8bba      	ldrh	r2, [r7, #28]
 8012f3a:	429a      	cmp	r2, r3
 8012f3c:	d845      	bhi.n	8012fca <etharp_find_entry+0x18a>
            old_queue = i;
 8012f3e:	8c3b      	ldrh	r3, [r7, #32]
 8012f40:	83fb      	strh	r3, [r7, #30]
            age_queue = arp_table[i].ctime;
 8012f42:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8012f46:	4973      	ldr	r1, [pc, #460]	@ (8013114 <etharp_find_entry+0x2d4>)
 8012f48:	4613      	mov	r3, r2
 8012f4a:	005b      	lsls	r3, r3, #1
 8012f4c:	4413      	add	r3, r2
 8012f4e:	00db      	lsls	r3, r3, #3
 8012f50:	440b      	add	r3, r1
 8012f52:	3312      	adds	r3, #18
 8012f54:	881b      	ldrh	r3, [r3, #0]
 8012f56:	83bb      	strh	r3, [r7, #28]
 8012f58:	e037      	b.n	8012fca <etharp_find_entry+0x18a>
          }
        } else
          /* pending without queued packets? */
        {
          if (arp_table[i].ctime >= age_pending) {
 8012f5a:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8012f5e:	496d      	ldr	r1, [pc, #436]	@ (8013114 <etharp_find_entry+0x2d4>)
 8012f60:	4613      	mov	r3, r2
 8012f62:	005b      	lsls	r3, r3, #1
 8012f64:	4413      	add	r3, r2
 8012f66:	00db      	lsls	r3, r3, #3
 8012f68:	440b      	add	r3, r1
 8012f6a:	3312      	adds	r3, #18
 8012f6c:	881b      	ldrh	r3, [r3, #0]
 8012f6e:	8b7a      	ldrh	r2, [r7, #26]
 8012f70:	429a      	cmp	r2, r3
 8012f72:	d82a      	bhi.n	8012fca <etharp_find_entry+0x18a>
            old_pending = i;
 8012f74:	8c3b      	ldrh	r3, [r7, #32]
 8012f76:	84fb      	strh	r3, [r7, #38]	@ 0x26
            age_pending = arp_table[i].ctime;
 8012f78:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8012f7c:	4965      	ldr	r1, [pc, #404]	@ (8013114 <etharp_find_entry+0x2d4>)
 8012f7e:	4613      	mov	r3, r2
 8012f80:	005b      	lsls	r3, r3, #1
 8012f82:	4413      	add	r3, r2
 8012f84:	00db      	lsls	r3, r3, #3
 8012f86:	440b      	add	r3, r1
 8012f88:	3312      	adds	r3, #18
 8012f8a:	881b      	ldrh	r3, [r3, #0]
 8012f8c:	837b      	strh	r3, [r7, #26]
 8012f8e:	e01c      	b.n	8012fca <etharp_find_entry+0x18a>
          }
        }
        /* stable entry? */
      } else if (state >= ETHARP_STATE_STABLE) {
 8012f90:	7dfb      	ldrb	r3, [r7, #23]
 8012f92:	2b01      	cmp	r3, #1
 8012f94:	d919      	bls.n	8012fca <etharp_find_entry+0x18a>
        /* don't record old_stable for static entries since they never expire */
        if (state < ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
        {
          /* remember entry with oldest stable entry in oldest, its age in maxtime */
          if (arp_table[i].ctime >= age_stable) {
 8012f96:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8012f9a:	495e      	ldr	r1, [pc, #376]	@ (8013114 <etharp_find_entry+0x2d4>)
 8012f9c:	4613      	mov	r3, r2
 8012f9e:	005b      	lsls	r3, r3, #1
 8012fa0:	4413      	add	r3, r2
 8012fa2:	00db      	lsls	r3, r3, #3
 8012fa4:	440b      	add	r3, r1
 8012fa6:	3312      	adds	r3, #18
 8012fa8:	881b      	ldrh	r3, [r3, #0]
 8012faa:	8b3a      	ldrh	r2, [r7, #24]
 8012fac:	429a      	cmp	r2, r3
 8012fae:	d80c      	bhi.n	8012fca <etharp_find_entry+0x18a>
            old_stable = i;
 8012fb0:	8c3b      	ldrh	r3, [r7, #32]
 8012fb2:	84bb      	strh	r3, [r7, #36]	@ 0x24
            age_stable = arp_table[i].ctime;
 8012fb4:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8012fb8:	4956      	ldr	r1, [pc, #344]	@ (8013114 <etharp_find_entry+0x2d4>)
 8012fba:	4613      	mov	r3, r2
 8012fbc:	005b      	lsls	r3, r3, #1
 8012fbe:	4413      	add	r3, r2
 8012fc0:	00db      	lsls	r3, r3, #3
 8012fc2:	440b      	add	r3, r1
 8012fc4:	3312      	adds	r3, #18
 8012fc6:	881b      	ldrh	r3, [r3, #0]
 8012fc8:	833b      	strh	r3, [r7, #24]
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8012fca:	8c3b      	ldrh	r3, [r7, #32]
 8012fcc:	3301      	adds	r3, #1
 8012fce:	b29b      	uxth	r3, r3
 8012fd0:	843b      	strh	r3, [r7, #32]
 8012fd2:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8012fd6:	2b09      	cmp	r3, #9
 8012fd8:	f77f af4c 	ble.w	8012e74 <etharp_find_entry+0x34>
    }
  }
  /* { we have no match } => try to create a new entry */

  /* don't create new entry, only search? */
  if (((flags & ETHARP_FLAG_FIND_ONLY) != 0) ||
 8012fdc:	7afb      	ldrb	r3, [r7, #11]
 8012fde:	f003 0302 	and.w	r3, r3, #2
 8012fe2:	2b00      	cmp	r3, #0
 8012fe4:	d108      	bne.n	8012ff8 <etharp_find_entry+0x1b8>
 8012fe6:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 8012fea:	2b0a      	cmp	r3, #10
 8012fec:	d107      	bne.n	8012ffe <etharp_find_entry+0x1be>
      /* or no empty entry found and not allowed to recycle? */
      ((empty == ARP_TABLE_SIZE) && ((flags & ETHARP_FLAG_TRY_HARD) == 0))) {
 8012fee:	7afb      	ldrb	r3, [r7, #11]
 8012ff0:	f003 0301 	and.w	r3, r3, #1
 8012ff4:	2b00      	cmp	r3, #0
 8012ff6:	d102      	bne.n	8012ffe <etharp_find_entry+0x1be>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty entry found and not allowed to recycle\n"));
    return (s16_t)ERR_MEM;
 8012ff8:	f04f 33ff 	mov.w	r3, #4294967295
 8012ffc:	e085      	b.n	801310a <etharp_find_entry+0x2ca>
   *
   * { ETHARP_FLAG_TRY_HARD is set at this point }
   */

  /* 1) empty entry available? */
  if (empty < ARP_TABLE_SIZE) {
 8012ffe:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 8013002:	2b09      	cmp	r3, #9
 8013004:	dc02      	bgt.n	801300c <etharp_find_entry+0x1cc>
    i = empty;
 8013006:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8013008:	843b      	strh	r3, [r7, #32]
 801300a:	e039      	b.n	8013080 <etharp_find_entry+0x240>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting empty entry %d\n", (int)i));
  } else {
    /* 2) found recyclable stable entry? */
    if (old_stable < ARP_TABLE_SIZE) {
 801300c:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 8013010:	2b09      	cmp	r3, #9
 8013012:	dc14      	bgt.n	801303e <etharp_find_entry+0x1fe>
      /* recycle oldest stable*/
      i = old_stable;
 8013014:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8013016:	843b      	strh	r3, [r7, #32]
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest stable entry %d\n", (int)i));
      /* no queued packets should exist on stable entries */
      LWIP_ASSERT("arp_table[i].q == NULL", arp_table[i].q == NULL);
 8013018:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801301c:	493d      	ldr	r1, [pc, #244]	@ (8013114 <etharp_find_entry+0x2d4>)
 801301e:	4613      	mov	r3, r2
 8013020:	005b      	lsls	r3, r3, #1
 8013022:	4413      	add	r3, r2
 8013024:	00db      	lsls	r3, r3, #3
 8013026:	440b      	add	r3, r1
 8013028:	681b      	ldr	r3, [r3, #0]
 801302a:	2b00      	cmp	r3, #0
 801302c:	d018      	beq.n	8013060 <etharp_find_entry+0x220>
 801302e:	4b3a      	ldr	r3, [pc, #232]	@ (8013118 <etharp_find_entry+0x2d8>)
 8013030:	f240 126d 	movw	r2, #365	@ 0x16d
 8013034:	493b      	ldr	r1, [pc, #236]	@ (8013124 <etharp_find_entry+0x2e4>)
 8013036:	483a      	ldr	r0, [pc, #232]	@ (8013120 <etharp_find_entry+0x2e0>)
 8013038:	f00b fd80 	bl	801eb3c <iprintf>
 801303c:	e010      	b.n	8013060 <etharp_find_entry+0x220>
      /* 3) found recyclable pending entry without queued packets? */
    } else if (old_pending < ARP_TABLE_SIZE) {
 801303e:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 8013042:	2b09      	cmp	r3, #9
 8013044:	dc02      	bgt.n	801304c <etharp_find_entry+0x20c>
      /* recycle oldest pending */
      i = old_pending;
 8013046:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8013048:	843b      	strh	r3, [r7, #32]
 801304a:	e009      	b.n	8013060 <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d (without queue)\n", (int)i));
      /* 4) found recyclable pending entry with queued packets? */
    } else if (old_queue < ARP_TABLE_SIZE) {
 801304c:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8013050:	2b09      	cmp	r3, #9
 8013052:	dc02      	bgt.n	801305a <etharp_find_entry+0x21a>
      /* recycle oldest pending (queued packets are free in etharp_free_entry) */
      i = old_queue;
 8013054:	8bfb      	ldrh	r3, [r7, #30]
 8013056:	843b      	strh	r3, [r7, #32]
 8013058:	e002      	b.n	8013060 <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d, freeing packet queue %p\n", (int)i, (void *)(arp_table[i].q)));
      /* no empty or recyclable entries found */
    } else {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty or recyclable entries found\n"));
      return (s16_t)ERR_MEM;
 801305a:	f04f 33ff 	mov.w	r3, #4294967295
 801305e:	e054      	b.n	801310a <etharp_find_entry+0x2ca>
    }

    /* { empty or recyclable entry found } */
    LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 8013060:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8013064:	2b09      	cmp	r3, #9
 8013066:	dd06      	ble.n	8013076 <etharp_find_entry+0x236>
 8013068:	4b2b      	ldr	r3, [pc, #172]	@ (8013118 <etharp_find_entry+0x2d8>)
 801306a:	f240 127f 	movw	r2, #383	@ 0x17f
 801306e:	492e      	ldr	r1, [pc, #184]	@ (8013128 <etharp_find_entry+0x2e8>)
 8013070:	482b      	ldr	r0, [pc, #172]	@ (8013120 <etharp_find_entry+0x2e0>)
 8013072:	f00b fd63 	bl	801eb3c <iprintf>
    etharp_free_entry(i);
 8013076:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801307a:	4618      	mov	r0, r3
 801307c:	f7ff fe06 	bl	8012c8c <etharp_free_entry>
  }

  LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 8013080:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8013084:	2b09      	cmp	r3, #9
 8013086:	dd06      	ble.n	8013096 <etharp_find_entry+0x256>
 8013088:	4b23      	ldr	r3, [pc, #140]	@ (8013118 <etharp_find_entry+0x2d8>)
 801308a:	f240 1283 	movw	r2, #387	@ 0x183
 801308e:	4926      	ldr	r1, [pc, #152]	@ (8013128 <etharp_find_entry+0x2e8>)
 8013090:	4823      	ldr	r0, [pc, #140]	@ (8013120 <etharp_find_entry+0x2e0>)
 8013092:	f00b fd53 	bl	801eb3c <iprintf>
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 8013096:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801309a:	491e      	ldr	r1, [pc, #120]	@ (8013114 <etharp_find_entry+0x2d4>)
 801309c:	4613      	mov	r3, r2
 801309e:	005b      	lsls	r3, r3, #1
 80130a0:	4413      	add	r3, r2
 80130a2:	00db      	lsls	r3, r3, #3
 80130a4:	440b      	add	r3, r1
 80130a6:	3314      	adds	r3, #20
 80130a8:	781b      	ldrb	r3, [r3, #0]
 80130aa:	2b00      	cmp	r3, #0
 80130ac:	d006      	beq.n	80130bc <etharp_find_entry+0x27c>
 80130ae:	4b1a      	ldr	r3, [pc, #104]	@ (8013118 <etharp_find_entry+0x2d8>)
 80130b0:	f44f 72c2 	mov.w	r2, #388	@ 0x184
 80130b4:	491d      	ldr	r1, [pc, #116]	@ (801312c <etharp_find_entry+0x2ec>)
 80130b6:	481a      	ldr	r0, [pc, #104]	@ (8013120 <etharp_find_entry+0x2e0>)
 80130b8:	f00b fd40 	bl	801eb3c <iprintf>
              arp_table[i].state == ETHARP_STATE_EMPTY);

  /* IP address given? */
  if (ipaddr != NULL) {
 80130bc:	68fb      	ldr	r3, [r7, #12]
 80130be:	2b00      	cmp	r3, #0
 80130c0:	d00b      	beq.n	80130da <etharp_find_entry+0x29a>
    /* set IP address */
    ip4_addr_copy(arp_table[i].ipaddr, *ipaddr);
 80130c2:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80130c6:	68fb      	ldr	r3, [r7, #12]
 80130c8:	6819      	ldr	r1, [r3, #0]
 80130ca:	4812      	ldr	r0, [pc, #72]	@ (8013114 <etharp_find_entry+0x2d4>)
 80130cc:	4613      	mov	r3, r2
 80130ce:	005b      	lsls	r3, r3, #1
 80130d0:	4413      	add	r3, r2
 80130d2:	00db      	lsls	r3, r3, #3
 80130d4:	4403      	add	r3, r0
 80130d6:	3304      	adds	r3, #4
 80130d8:	6019      	str	r1, [r3, #0]
  }
  arp_table[i].ctime = 0;
 80130da:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80130de:	490d      	ldr	r1, [pc, #52]	@ (8013114 <etharp_find_entry+0x2d4>)
 80130e0:	4613      	mov	r3, r2
 80130e2:	005b      	lsls	r3, r3, #1
 80130e4:	4413      	add	r3, r2
 80130e6:	00db      	lsls	r3, r3, #3
 80130e8:	440b      	add	r3, r1
 80130ea:	3312      	adds	r3, #18
 80130ec:	2200      	movs	r2, #0
 80130ee:	801a      	strh	r2, [r3, #0]
#if ETHARP_TABLE_MATCH_NETIF
  arp_table[i].netif = netif;
 80130f0:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80130f4:	4907      	ldr	r1, [pc, #28]	@ (8013114 <etharp_find_entry+0x2d4>)
 80130f6:	4613      	mov	r3, r2
 80130f8:	005b      	lsls	r3, r3, #1
 80130fa:	4413      	add	r3, r2
 80130fc:	00db      	lsls	r3, r3, #3
 80130fe:	440b      	add	r3, r1
 8013100:	3308      	adds	r3, #8
 8013102:	687a      	ldr	r2, [r7, #4]
 8013104:	601a      	str	r2, [r3, #0]
#endif /* ETHARP_TABLE_MATCH_NETIF */
  return (s16_t)i;
 8013106:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
}
 801310a:	4618      	mov	r0, r3
 801310c:	3728      	adds	r7, #40	@ 0x28
 801310e:	46bd      	mov	sp, r7
 8013110:	bd80      	pop	{r7, pc}
 8013112:	bf00      	nop
 8013114:	2401982c 	.word	0x2401982c
 8013118:	080228f0 	.word	0x080228f0
 801311c:	08022950 	.word	0x08022950
 8013120:	08022990 	.word	0x08022990
 8013124:	080229b8 	.word	0x080229b8
 8013128:	080229d0 	.word	0x080229d0
 801312c:	080229e4 	.word	0x080229e4

08013130 <etharp_update_arp_entry>:
 *
 * @see pbuf_free()
 */
static err_t
etharp_update_arp_entry(struct netif *netif, const ip4_addr_t *ipaddr, struct eth_addr *ethaddr, u8_t flags)
{
 8013130:	b580      	push	{r7, lr}
 8013132:	b088      	sub	sp, #32
 8013134:	af02      	add	r7, sp, #8
 8013136:	60f8      	str	r0, [r7, #12]
 8013138:	60b9      	str	r1, [r7, #8]
 801313a:	607a      	str	r2, [r7, #4]
 801313c:	70fb      	strb	r3, [r7, #3]
  s16_t i;
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 801313e:	68fb      	ldr	r3, [r7, #12]
 8013140:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8013144:	2b06      	cmp	r3, #6
 8013146:	d006      	beq.n	8013156 <etharp_update_arp_entry+0x26>
 8013148:	4b48      	ldr	r3, [pc, #288]	@ (801326c <etharp_update_arp_entry+0x13c>)
 801314a:	f240 12a9 	movw	r2, #425	@ 0x1a9
 801314e:	4948      	ldr	r1, [pc, #288]	@ (8013270 <etharp_update_arp_entry+0x140>)
 8013150:	4848      	ldr	r0, [pc, #288]	@ (8013274 <etharp_update_arp_entry+0x144>)
 8013152:	f00b fcf3 	bl	801eb3c <iprintf>
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: %"U16_F".%"U16_F".%"U16_F".%"U16_F" - %02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F"\n",
              ip4_addr1_16(ipaddr), ip4_addr2_16(ipaddr), ip4_addr3_16(ipaddr), ip4_addr4_16(ipaddr),
              (u16_t)ethaddr->addr[0], (u16_t)ethaddr->addr[1], (u16_t)ethaddr->addr[2],
              (u16_t)ethaddr->addr[3], (u16_t)ethaddr->addr[4], (u16_t)ethaddr->addr[5]));
  /* non-unicast address? */
  if (ip4_addr_isany(ipaddr) ||
 8013156:	68bb      	ldr	r3, [r7, #8]
 8013158:	2b00      	cmp	r3, #0
 801315a:	d012      	beq.n	8013182 <etharp_update_arp_entry+0x52>
 801315c:	68bb      	ldr	r3, [r7, #8]
 801315e:	681b      	ldr	r3, [r3, #0]
 8013160:	2b00      	cmp	r3, #0
 8013162:	d00e      	beq.n	8013182 <etharp_update_arp_entry+0x52>
      ip4_addr_isbroadcast(ipaddr, netif) ||
 8013164:	68bb      	ldr	r3, [r7, #8]
 8013166:	681b      	ldr	r3, [r3, #0]
 8013168:	68f9      	ldr	r1, [r7, #12]
 801316a:	4618      	mov	r0, r3
 801316c:	f001 fa9e 	bl	80146ac <ip4_addr_isbroadcast_u32>
 8013170:	4603      	mov	r3, r0
  if (ip4_addr_isany(ipaddr) ||
 8013172:	2b00      	cmp	r3, #0
 8013174:	d105      	bne.n	8013182 <etharp_update_arp_entry+0x52>
      ip4_addr_ismulticast(ipaddr)) {
 8013176:	68bb      	ldr	r3, [r7, #8]
 8013178:	681b      	ldr	r3, [r3, #0]
 801317a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
      ip4_addr_isbroadcast(ipaddr, netif) ||
 801317e:	2be0      	cmp	r3, #224	@ 0xe0
 8013180:	d102      	bne.n	8013188 <etharp_update_arp_entry+0x58>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 8013182:	f06f 030f 	mvn.w	r3, #15
 8013186:	e06c      	b.n	8013262 <etharp_update_arp_entry+0x132>
  }
  /* find or create ARP entry */
  i = etharp_find_entry(ipaddr, flags, netif);
 8013188:	78fb      	ldrb	r3, [r7, #3]
 801318a:	68fa      	ldr	r2, [r7, #12]
 801318c:	4619      	mov	r1, r3
 801318e:	68b8      	ldr	r0, [r7, #8]
 8013190:	f7ff fe56 	bl	8012e40 <etharp_find_entry>
 8013194:	4603      	mov	r3, r0
 8013196:	82fb      	strh	r3, [r7, #22]
  /* bail out if no entry could be found */
  if (i < 0) {
 8013198:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 801319c:	2b00      	cmp	r3, #0
 801319e:	da02      	bge.n	80131a6 <etharp_update_arp_entry+0x76>
    return (err_t)i;
 80131a0:	8afb      	ldrh	r3, [r7, #22]
 80131a2:	b25b      	sxtb	r3, r3
 80131a4:	e05d      	b.n	8013262 <etharp_update_arp_entry+0x132>
    return ERR_VAL;
  } else
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
  {
    /* mark it stable */
    arp_table[i].state = ETHARP_STATE_STABLE;
 80131a6:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80131aa:	4933      	ldr	r1, [pc, #204]	@ (8013278 <etharp_update_arp_entry+0x148>)
 80131ac:	4613      	mov	r3, r2
 80131ae:	005b      	lsls	r3, r3, #1
 80131b0:	4413      	add	r3, r2
 80131b2:	00db      	lsls	r3, r3, #3
 80131b4:	440b      	add	r3, r1
 80131b6:	3314      	adds	r3, #20
 80131b8:	2202      	movs	r2, #2
 80131ba:	701a      	strb	r2, [r3, #0]
  }

  /* record network interface */
  arp_table[i].netif = netif;
 80131bc:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80131c0:	492d      	ldr	r1, [pc, #180]	@ (8013278 <etharp_update_arp_entry+0x148>)
 80131c2:	4613      	mov	r3, r2
 80131c4:	005b      	lsls	r3, r3, #1
 80131c6:	4413      	add	r3, r2
 80131c8:	00db      	lsls	r3, r3, #3
 80131ca:	440b      	add	r3, r1
 80131cc:	3308      	adds	r3, #8
 80131ce:	68fa      	ldr	r2, [r7, #12]
 80131d0:	601a      	str	r2, [r3, #0]
  /* insert in SNMP ARP index tree */
  mib2_add_arp_entry(netif, &arp_table[i].ipaddr);

  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: updating stable entry %"S16_F"\n", i));
  /* update address */
  SMEMCPY(&arp_table[i].ethaddr, ethaddr, ETH_HWADDR_LEN);
 80131d2:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80131d6:	4613      	mov	r3, r2
 80131d8:	005b      	lsls	r3, r3, #1
 80131da:	4413      	add	r3, r2
 80131dc:	00db      	lsls	r3, r3, #3
 80131de:	3308      	adds	r3, #8
 80131e0:	4a25      	ldr	r2, [pc, #148]	@ (8013278 <etharp_update_arp_entry+0x148>)
 80131e2:	4413      	add	r3, r2
 80131e4:	3304      	adds	r3, #4
 80131e6:	2206      	movs	r2, #6
 80131e8:	6879      	ldr	r1, [r7, #4]
 80131ea:	4618      	mov	r0, r3
 80131ec:	f00b ff72 	bl	801f0d4 <memcpy>
  /* reset time stamp */
  arp_table[i].ctime = 0;
 80131f0:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80131f4:	4920      	ldr	r1, [pc, #128]	@ (8013278 <etharp_update_arp_entry+0x148>)
 80131f6:	4613      	mov	r3, r2
 80131f8:	005b      	lsls	r3, r3, #1
 80131fa:	4413      	add	r3, r2
 80131fc:	00db      	lsls	r3, r3, #3
 80131fe:	440b      	add	r3, r1
 8013200:	3312      	adds	r3, #18
 8013202:	2200      	movs	r2, #0
 8013204:	801a      	strh	r2, [r3, #0]
    /* get the packet pointer */
    p = q->p;
    /* now queue entry can be freed */
    memp_free(MEMP_ARP_QUEUE, q);
#else /* ARP_QUEUEING */
  if (arp_table[i].q != NULL) {
 8013206:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 801320a:	491b      	ldr	r1, [pc, #108]	@ (8013278 <etharp_update_arp_entry+0x148>)
 801320c:	4613      	mov	r3, r2
 801320e:	005b      	lsls	r3, r3, #1
 8013210:	4413      	add	r3, r2
 8013212:	00db      	lsls	r3, r3, #3
 8013214:	440b      	add	r3, r1
 8013216:	681b      	ldr	r3, [r3, #0]
 8013218:	2b00      	cmp	r3, #0
 801321a:	d021      	beq.n	8013260 <etharp_update_arp_entry+0x130>
    struct pbuf *p = arp_table[i].q;
 801321c:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8013220:	4915      	ldr	r1, [pc, #84]	@ (8013278 <etharp_update_arp_entry+0x148>)
 8013222:	4613      	mov	r3, r2
 8013224:	005b      	lsls	r3, r3, #1
 8013226:	4413      	add	r3, r2
 8013228:	00db      	lsls	r3, r3, #3
 801322a:	440b      	add	r3, r1
 801322c:	681b      	ldr	r3, [r3, #0]
 801322e:	613b      	str	r3, [r7, #16]
    arp_table[i].q = NULL;
 8013230:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8013234:	4910      	ldr	r1, [pc, #64]	@ (8013278 <etharp_update_arp_entry+0x148>)
 8013236:	4613      	mov	r3, r2
 8013238:	005b      	lsls	r3, r3, #1
 801323a:	4413      	add	r3, r2
 801323c:	00db      	lsls	r3, r3, #3
 801323e:	440b      	add	r3, r1
 8013240:	2200      	movs	r2, #0
 8013242:	601a      	str	r2, [r3, #0]
#endif /* ARP_QUEUEING */
    /* send the queued IP packet */
    ethernet_output(netif, p, (struct eth_addr *)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 8013244:	68fb      	ldr	r3, [r7, #12]
 8013246:	f103 0226 	add.w	r2, r3, #38	@ 0x26
 801324a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 801324e:	9300      	str	r3, [sp, #0]
 8013250:	687b      	ldr	r3, [r7, #4]
 8013252:	6939      	ldr	r1, [r7, #16]
 8013254:	68f8      	ldr	r0, [r7, #12]
 8013256:	f000 fcc3 	bl	8013be0 <ethernet_output>
    /* free the queued IP packet */
    pbuf_free(p);
 801325a:	6938      	ldr	r0, [r7, #16]
 801325c:	f003 fbb8 	bl	80169d0 <pbuf_free>
  }
  return ERR_OK;
 8013260:	2300      	movs	r3, #0
}
 8013262:	4618      	mov	r0, r3
 8013264:	3718      	adds	r7, #24
 8013266:	46bd      	mov	sp, r7
 8013268:	bd80      	pop	{r7, pc}
 801326a:	bf00      	nop
 801326c:	080228f0 	.word	0x080228f0
 8013270:	08022a10 	.word	0x08022a10
 8013274:	08022990 	.word	0x08022990
 8013278:	2401982c 	.word	0x2401982c

0801327c <etharp_input>:
 *
 * @see pbuf_free()
 */
void
etharp_input(struct pbuf *p, struct netif *netif)
{
 801327c:	b5b0      	push	{r4, r5, r7, lr}
 801327e:	b08a      	sub	sp, #40	@ 0x28
 8013280:	af04      	add	r7, sp, #16
 8013282:	6078      	str	r0, [r7, #4]
 8013284:	6039      	str	r1, [r7, #0]
  ip4_addr_t sipaddr, dipaddr;
  u8_t for_us;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 8013286:	683b      	ldr	r3, [r7, #0]
 8013288:	2b00      	cmp	r3, #0
 801328a:	d107      	bne.n	801329c <etharp_input+0x20>
 801328c:	4b3d      	ldr	r3, [pc, #244]	@ (8013384 <etharp_input+0x108>)
 801328e:	f240 228a 	movw	r2, #650	@ 0x28a
 8013292:	493d      	ldr	r1, [pc, #244]	@ (8013388 <etharp_input+0x10c>)
 8013294:	483d      	ldr	r0, [pc, #244]	@ (801338c <etharp_input+0x110>)
 8013296:	f00b fc51 	bl	801eb3c <iprintf>
 801329a:	e06f      	b.n	801337c <etharp_input+0x100>

  hdr = (struct etharp_hdr *)p->payload;
 801329c:	687b      	ldr	r3, [r7, #4]
 801329e:	685b      	ldr	r3, [r3, #4]
 80132a0:	613b      	str	r3, [r7, #16]

  /* RFC 826 "Packet Reception": */
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 80132a2:	693b      	ldr	r3, [r7, #16]
 80132a4:	881b      	ldrh	r3, [r3, #0]
 80132a6:	b29b      	uxth	r3, r3
 80132a8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80132ac:	d10c      	bne.n	80132c8 <etharp_input+0x4c>
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 80132ae:	693b      	ldr	r3, [r7, #16]
 80132b0:	791b      	ldrb	r3, [r3, #4]
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 80132b2:	2b06      	cmp	r3, #6
 80132b4:	d108      	bne.n	80132c8 <etharp_input+0x4c>
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 80132b6:	693b      	ldr	r3, [r7, #16]
 80132b8:	795b      	ldrb	r3, [r3, #5]
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 80132ba:	2b04      	cmp	r3, #4
 80132bc:	d104      	bne.n	80132c8 <etharp_input+0x4c>
      (hdr->proto != PP_HTONS(ETHTYPE_IP)))  {
 80132be:	693b      	ldr	r3, [r7, #16]
 80132c0:	885b      	ldrh	r3, [r3, #2]
 80132c2:	b29b      	uxth	r3, r3
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 80132c4:	2b08      	cmp	r3, #8
 80132c6:	d003      	beq.n	80132d0 <etharp_input+0x54>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING,
                ("etharp_input: packet dropped, wrong hw type, hwlen, proto, protolen or ethernet type (%"U16_F"/%"U16_F"/%"U16_F"/%"U16_F")\n",
                 hdr->hwtype, (u16_t)hdr->hwlen, hdr->proto, (u16_t)hdr->protolen));
    ETHARP_STATS_INC(etharp.proterr);
    ETHARP_STATS_INC(etharp.drop);
    pbuf_free(p);
 80132c8:	6878      	ldr	r0, [r7, #4]
 80132ca:	f003 fb81 	bl	80169d0 <pbuf_free>
    return;
 80132ce:	e055      	b.n	801337c <etharp_input+0x100>
  autoip_arp_reply(netif, hdr);
#endif /* LWIP_AUTOIP */

  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing (not using structure copy which breaks strict-aliasing rules). */
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&sipaddr, &hdr->sipaddr);
 80132d0:	693b      	ldr	r3, [r7, #16]
 80132d2:	330e      	adds	r3, #14
 80132d4:	681b      	ldr	r3, [r3, #0]
 80132d6:	60fb      	str	r3, [r7, #12]
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&dipaddr, &hdr->dipaddr);
 80132d8:	693b      	ldr	r3, [r7, #16]
 80132da:	3318      	adds	r3, #24
 80132dc:	681b      	ldr	r3, [r3, #0]
 80132de:	60bb      	str	r3, [r7, #8]

  /* this interface is not configured? */
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 80132e0:	683b      	ldr	r3, [r7, #0]
 80132e2:	3304      	adds	r3, #4
 80132e4:	681b      	ldr	r3, [r3, #0]
 80132e6:	2b00      	cmp	r3, #0
 80132e8:	d102      	bne.n	80132f0 <etharp_input+0x74>
    for_us = 0;
 80132ea:	2300      	movs	r3, #0
 80132ec:	75fb      	strb	r3, [r7, #23]
 80132ee:	e009      	b.n	8013304 <etharp_input+0x88>
  } else {
    /* ARP packet directed to us? */
    for_us = (u8_t)ip4_addr_cmp(&dipaddr, netif_ip4_addr(netif));
 80132f0:	68ba      	ldr	r2, [r7, #8]
 80132f2:	683b      	ldr	r3, [r7, #0]
 80132f4:	3304      	adds	r3, #4
 80132f6:	681b      	ldr	r3, [r3, #0]
 80132f8:	429a      	cmp	r2, r3
 80132fa:	bf0c      	ite	eq
 80132fc:	2301      	moveq	r3, #1
 80132fe:	2300      	movne	r3, #0
 8013300:	b2db      	uxtb	r3, r3
 8013302:	75fb      	strb	r3, [r7, #23]
  /* ARP message directed to us?
      -> add IP address in ARP cache; assume requester wants to talk to us,
         can result in directly sending the queued packets for this host.
     ARP message not directed to us?
      ->  update the source IP address in the cache, if present */
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 8013304:	693b      	ldr	r3, [r7, #16]
 8013306:	f103 0208 	add.w	r2, r3, #8
 801330a:	7dfb      	ldrb	r3, [r7, #23]
 801330c:	2b00      	cmp	r3, #0
 801330e:	d001      	beq.n	8013314 <etharp_input+0x98>
 8013310:	2301      	movs	r3, #1
 8013312:	e000      	b.n	8013316 <etharp_input+0x9a>
 8013314:	2302      	movs	r3, #2
 8013316:	f107 010c 	add.w	r1, r7, #12
 801331a:	6838      	ldr	r0, [r7, #0]
 801331c:	f7ff ff08 	bl	8013130 <etharp_update_arp_entry>
                          for_us ? ETHARP_FLAG_TRY_HARD : ETHARP_FLAG_FIND_ONLY);

  /* now act on the message itself */
  switch (hdr->opcode) {
 8013320:	693b      	ldr	r3, [r7, #16]
 8013322:	88db      	ldrh	r3, [r3, #6]
 8013324:	b29b      	uxth	r3, r3
 8013326:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801332a:	d003      	beq.n	8013334 <etharp_input+0xb8>
 801332c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8013330:	d01e      	beq.n	8013370 <etharp_input+0xf4>
#endif /* (LWIP_DHCP && DHCP_DOES_ARP_CHECK) */
      break;
    default:
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_input: ARP unknown opcode type %"S16_F"\n", lwip_htons(hdr->opcode)));
      ETHARP_STATS_INC(etharp.err);
      break;
 8013332:	e020      	b.n	8013376 <etharp_input+0xfa>
      if (for_us) {
 8013334:	7dfb      	ldrb	r3, [r7, #23]
 8013336:	2b00      	cmp	r3, #0
 8013338:	d01c      	beq.n	8013374 <etharp_input+0xf8>
                   (struct eth_addr *)netif->hwaddr, &hdr->shwaddr,
 801333a:	683b      	ldr	r3, [r7, #0]
 801333c:	f103 0026 	add.w	r0, r3, #38	@ 0x26
 8013340:	693b      	ldr	r3, [r7, #16]
 8013342:	f103 0408 	add.w	r4, r3, #8
                   (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif),
 8013346:	683b      	ldr	r3, [r7, #0]
 8013348:	f103 0526 	add.w	r5, r3, #38	@ 0x26
 801334c:	683b      	ldr	r3, [r7, #0]
 801334e:	3304      	adds	r3, #4
                   &hdr->shwaddr, &sipaddr,
 8013350:	693a      	ldr	r2, [r7, #16]
 8013352:	3208      	adds	r2, #8
        etharp_raw(netif,
 8013354:	2102      	movs	r1, #2
 8013356:	9103      	str	r1, [sp, #12]
 8013358:	f107 010c 	add.w	r1, r7, #12
 801335c:	9102      	str	r1, [sp, #8]
 801335e:	9201      	str	r2, [sp, #4]
 8013360:	9300      	str	r3, [sp, #0]
 8013362:	462b      	mov	r3, r5
 8013364:	4622      	mov	r2, r4
 8013366:	4601      	mov	r1, r0
 8013368:	6838      	ldr	r0, [r7, #0]
 801336a:	f000 faeb 	bl	8013944 <etharp_raw>
      break;
 801336e:	e001      	b.n	8013374 <etharp_input+0xf8>
      break;
 8013370:	bf00      	nop
 8013372:	e000      	b.n	8013376 <etharp_input+0xfa>
      break;
 8013374:	bf00      	nop
  }
  /* free ARP packet */
  pbuf_free(p);
 8013376:	6878      	ldr	r0, [r7, #4]
 8013378:	f003 fb2a 	bl	80169d0 <pbuf_free>
}
 801337c:	3718      	adds	r7, #24
 801337e:	46bd      	mov	sp, r7
 8013380:	bdb0      	pop	{r4, r5, r7, pc}
 8013382:	bf00      	nop
 8013384:	080228f0 	.word	0x080228f0
 8013388:	08022a68 	.word	0x08022a68
 801338c:	08022990 	.word	0x08022990

08013390 <etharp_output_to_arp_index>:
/** Just a small helper function that sends a pbuf to an ethernet address
 * in the arp_table specified by the index 'arp_idx'.
 */
static err_t
etharp_output_to_arp_index(struct netif *netif, struct pbuf *q, netif_addr_idx_t arp_idx)
{
 8013390:	b580      	push	{r7, lr}
 8013392:	b086      	sub	sp, #24
 8013394:	af02      	add	r7, sp, #8
 8013396:	60f8      	str	r0, [r7, #12]
 8013398:	60b9      	str	r1, [r7, #8]
 801339a:	4613      	mov	r3, r2
 801339c:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 801339e:	79fa      	ldrb	r2, [r7, #7]
 80133a0:	4944      	ldr	r1, [pc, #272]	@ (80134b4 <etharp_output_to_arp_index+0x124>)
 80133a2:	4613      	mov	r3, r2
 80133a4:	005b      	lsls	r3, r3, #1
 80133a6:	4413      	add	r3, r2
 80133a8:	00db      	lsls	r3, r3, #3
 80133aa:	440b      	add	r3, r1
 80133ac:	3314      	adds	r3, #20
 80133ae:	781b      	ldrb	r3, [r3, #0]
 80133b0:	2b01      	cmp	r3, #1
 80133b2:	d806      	bhi.n	80133c2 <etharp_output_to_arp_index+0x32>
 80133b4:	4b40      	ldr	r3, [pc, #256]	@ (80134b8 <etharp_output_to_arp_index+0x128>)
 80133b6:	f240 22ee 	movw	r2, #750	@ 0x2ee
 80133ba:	4940      	ldr	r1, [pc, #256]	@ (80134bc <etharp_output_to_arp_index+0x12c>)
 80133bc:	4840      	ldr	r0, [pc, #256]	@ (80134c0 <etharp_output_to_arp_index+0x130>)
 80133be:	f00b fbbd 	bl	801eb3c <iprintf>
              arp_table[arp_idx].state >= ETHARP_STATE_STABLE);
  /* if arp table entry is about to expire: re-request it,
     but only if its state is ETHARP_STATE_STABLE to prevent flooding the
     network with ARP requests if this address is used frequently. */
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 80133c2:	79fa      	ldrb	r2, [r7, #7]
 80133c4:	493b      	ldr	r1, [pc, #236]	@ (80134b4 <etharp_output_to_arp_index+0x124>)
 80133c6:	4613      	mov	r3, r2
 80133c8:	005b      	lsls	r3, r3, #1
 80133ca:	4413      	add	r3, r2
 80133cc:	00db      	lsls	r3, r3, #3
 80133ce:	440b      	add	r3, r1
 80133d0:	3314      	adds	r3, #20
 80133d2:	781b      	ldrb	r3, [r3, #0]
 80133d4:	2b02      	cmp	r3, #2
 80133d6:	d153      	bne.n	8013480 <etharp_output_to_arp_index+0xf0>
    if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_BROADCAST) {
 80133d8:	79fa      	ldrb	r2, [r7, #7]
 80133da:	4936      	ldr	r1, [pc, #216]	@ (80134b4 <etharp_output_to_arp_index+0x124>)
 80133dc:	4613      	mov	r3, r2
 80133de:	005b      	lsls	r3, r3, #1
 80133e0:	4413      	add	r3, r2
 80133e2:	00db      	lsls	r3, r3, #3
 80133e4:	440b      	add	r3, r1
 80133e6:	3312      	adds	r3, #18
 80133e8:	881b      	ldrh	r3, [r3, #0]
 80133ea:	f5b3 7f8e 	cmp.w	r3, #284	@ 0x11c
 80133ee:	d919      	bls.n	8013424 <etharp_output_to_arp_index+0x94>
      /* issue a standard request using broadcast */
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 80133f0:	79fa      	ldrb	r2, [r7, #7]
 80133f2:	4613      	mov	r3, r2
 80133f4:	005b      	lsls	r3, r3, #1
 80133f6:	4413      	add	r3, r2
 80133f8:	00db      	lsls	r3, r3, #3
 80133fa:	4a2e      	ldr	r2, [pc, #184]	@ (80134b4 <etharp_output_to_arp_index+0x124>)
 80133fc:	4413      	add	r3, r2
 80133fe:	3304      	adds	r3, #4
 8013400:	4619      	mov	r1, r3
 8013402:	68f8      	ldr	r0, [r7, #12]
 8013404:	f000 fb4c 	bl	8013aa0 <etharp_request>
 8013408:	4603      	mov	r3, r0
 801340a:	2b00      	cmp	r3, #0
 801340c:	d138      	bne.n	8013480 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 801340e:	79fa      	ldrb	r2, [r7, #7]
 8013410:	4928      	ldr	r1, [pc, #160]	@ (80134b4 <etharp_output_to_arp_index+0x124>)
 8013412:	4613      	mov	r3, r2
 8013414:	005b      	lsls	r3, r3, #1
 8013416:	4413      	add	r3, r2
 8013418:	00db      	lsls	r3, r3, #3
 801341a:	440b      	add	r3, r1
 801341c:	3314      	adds	r3, #20
 801341e:	2203      	movs	r2, #3
 8013420:	701a      	strb	r2, [r3, #0]
 8013422:	e02d      	b.n	8013480 <etharp_output_to_arp_index+0xf0>
      }
    } else if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_UNICAST) {
 8013424:	79fa      	ldrb	r2, [r7, #7]
 8013426:	4923      	ldr	r1, [pc, #140]	@ (80134b4 <etharp_output_to_arp_index+0x124>)
 8013428:	4613      	mov	r3, r2
 801342a:	005b      	lsls	r3, r3, #1
 801342c:	4413      	add	r3, r2
 801342e:	00db      	lsls	r3, r3, #3
 8013430:	440b      	add	r3, r1
 8013432:	3312      	adds	r3, #18
 8013434:	881b      	ldrh	r3, [r3, #0]
 8013436:	f5b3 7f87 	cmp.w	r3, #270	@ 0x10e
 801343a:	d321      	bcc.n	8013480 <etharp_output_to_arp_index+0xf0>
      /* issue a unicast request (for 15 seconds) to prevent unnecessary broadcast */
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 801343c:	79fa      	ldrb	r2, [r7, #7]
 801343e:	4613      	mov	r3, r2
 8013440:	005b      	lsls	r3, r3, #1
 8013442:	4413      	add	r3, r2
 8013444:	00db      	lsls	r3, r3, #3
 8013446:	4a1b      	ldr	r2, [pc, #108]	@ (80134b4 <etharp_output_to_arp_index+0x124>)
 8013448:	4413      	add	r3, r2
 801344a:	1d19      	adds	r1, r3, #4
 801344c:	79fa      	ldrb	r2, [r7, #7]
 801344e:	4613      	mov	r3, r2
 8013450:	005b      	lsls	r3, r3, #1
 8013452:	4413      	add	r3, r2
 8013454:	00db      	lsls	r3, r3, #3
 8013456:	3308      	adds	r3, #8
 8013458:	4a16      	ldr	r2, [pc, #88]	@ (80134b4 <etharp_output_to_arp_index+0x124>)
 801345a:	4413      	add	r3, r2
 801345c:	3304      	adds	r3, #4
 801345e:	461a      	mov	r2, r3
 8013460:	68f8      	ldr	r0, [r7, #12]
 8013462:	f000 fafb 	bl	8013a5c <etharp_request_dst>
 8013466:	4603      	mov	r3, r0
 8013468:	2b00      	cmp	r3, #0
 801346a:	d109      	bne.n	8013480 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 801346c:	79fa      	ldrb	r2, [r7, #7]
 801346e:	4911      	ldr	r1, [pc, #68]	@ (80134b4 <etharp_output_to_arp_index+0x124>)
 8013470:	4613      	mov	r3, r2
 8013472:	005b      	lsls	r3, r3, #1
 8013474:	4413      	add	r3, r2
 8013476:	00db      	lsls	r3, r3, #3
 8013478:	440b      	add	r3, r1
 801347a:	3314      	adds	r3, #20
 801347c:	2203      	movs	r2, #3
 801347e:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), &arp_table[arp_idx].ethaddr, ETHTYPE_IP);
 8013480:	68fb      	ldr	r3, [r7, #12]
 8013482:	f103 0126 	add.w	r1, r3, #38	@ 0x26
 8013486:	79fa      	ldrb	r2, [r7, #7]
 8013488:	4613      	mov	r3, r2
 801348a:	005b      	lsls	r3, r3, #1
 801348c:	4413      	add	r3, r2
 801348e:	00db      	lsls	r3, r3, #3
 8013490:	3308      	adds	r3, #8
 8013492:	4a08      	ldr	r2, [pc, #32]	@ (80134b4 <etharp_output_to_arp_index+0x124>)
 8013494:	4413      	add	r3, r2
 8013496:	3304      	adds	r3, #4
 8013498:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 801349c:	9200      	str	r2, [sp, #0]
 801349e:	460a      	mov	r2, r1
 80134a0:	68b9      	ldr	r1, [r7, #8]
 80134a2:	68f8      	ldr	r0, [r7, #12]
 80134a4:	f000 fb9c 	bl	8013be0 <ethernet_output>
 80134a8:	4603      	mov	r3, r0
}
 80134aa:	4618      	mov	r0, r3
 80134ac:	3710      	adds	r7, #16
 80134ae:	46bd      	mov	sp, r7
 80134b0:	bd80      	pop	{r7, pc}
 80134b2:	bf00      	nop
 80134b4:	2401982c 	.word	0x2401982c
 80134b8:	080228f0 	.word	0x080228f0
 80134bc:	08022a88 	.word	0x08022a88
 80134c0:	08022990 	.word	0x08022990

080134c4 <etharp_output>:
 * - ERR_RTE No route to destination (no gateway to external networks),
 * or the return type of either etharp_query() or ethernet_output().
 */
err_t
etharp_output(struct netif *netif, struct pbuf *q, const ip4_addr_t *ipaddr)
{
 80134c4:	b580      	push	{r7, lr}
 80134c6:	b08a      	sub	sp, #40	@ 0x28
 80134c8:	af02      	add	r7, sp, #8
 80134ca:	60f8      	str	r0, [r7, #12]
 80134cc:	60b9      	str	r1, [r7, #8]
 80134ce:	607a      	str	r2, [r7, #4]
  const struct eth_addr *dest;
  struct eth_addr mcastaddr;
  const ip4_addr_t *dst_addr = ipaddr;
 80134d0:	687b      	ldr	r3, [r7, #4]
 80134d2:	61bb      	str	r3, [r7, #24]

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("netif != NULL", netif != NULL);
 80134d4:	68fb      	ldr	r3, [r7, #12]
 80134d6:	2b00      	cmp	r3, #0
 80134d8:	d106      	bne.n	80134e8 <etharp_output+0x24>
 80134da:	4b73      	ldr	r3, [pc, #460]	@ (80136a8 <etharp_output+0x1e4>)
 80134dc:	f240 321e 	movw	r2, #798	@ 0x31e
 80134e0:	4972      	ldr	r1, [pc, #456]	@ (80136ac <etharp_output+0x1e8>)
 80134e2:	4873      	ldr	r0, [pc, #460]	@ (80136b0 <etharp_output+0x1ec>)
 80134e4:	f00b fb2a 	bl	801eb3c <iprintf>
  LWIP_ASSERT("q != NULL", q != NULL);
 80134e8:	68bb      	ldr	r3, [r7, #8]
 80134ea:	2b00      	cmp	r3, #0
 80134ec:	d106      	bne.n	80134fc <etharp_output+0x38>
 80134ee:	4b6e      	ldr	r3, [pc, #440]	@ (80136a8 <etharp_output+0x1e4>)
 80134f0:	f240 321f 	movw	r2, #799	@ 0x31f
 80134f4:	496f      	ldr	r1, [pc, #444]	@ (80136b4 <etharp_output+0x1f0>)
 80134f6:	486e      	ldr	r0, [pc, #440]	@ (80136b0 <etharp_output+0x1ec>)
 80134f8:	f00b fb20 	bl	801eb3c <iprintf>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 80134fc:	687b      	ldr	r3, [r7, #4]
 80134fe:	2b00      	cmp	r3, #0
 8013500:	d106      	bne.n	8013510 <etharp_output+0x4c>
 8013502:	4b69      	ldr	r3, [pc, #420]	@ (80136a8 <etharp_output+0x1e4>)
 8013504:	f44f 7248 	mov.w	r2, #800	@ 0x320
 8013508:	496b      	ldr	r1, [pc, #428]	@ (80136b8 <etharp_output+0x1f4>)
 801350a:	4869      	ldr	r0, [pc, #420]	@ (80136b0 <etharp_output+0x1ec>)
 801350c:	f00b fb16 	bl	801eb3c <iprintf>

  /* Determine on destination hardware address. Broadcasts and multicasts
   * are special, other IP addresses are looked up in the ARP table. */

  /* broadcast destination IP address? */
  if (ip4_addr_isbroadcast(ipaddr, netif)) {
 8013510:	687b      	ldr	r3, [r7, #4]
 8013512:	681b      	ldr	r3, [r3, #0]
 8013514:	68f9      	ldr	r1, [r7, #12]
 8013516:	4618      	mov	r0, r3
 8013518:	f001 f8c8 	bl	80146ac <ip4_addr_isbroadcast_u32>
 801351c:	4603      	mov	r3, r0
 801351e:	2b00      	cmp	r3, #0
 8013520:	d002      	beq.n	8013528 <etharp_output+0x64>
    /* broadcast on Ethernet also */
    dest = (const struct eth_addr *)&ethbroadcast;
 8013522:	4b66      	ldr	r3, [pc, #408]	@ (80136bc <etharp_output+0x1f8>)
 8013524:	61fb      	str	r3, [r7, #28]
 8013526:	e0af      	b.n	8013688 <etharp_output+0x1c4>
    /* multicast destination IP address? */
  } else if (ip4_addr_ismulticast(ipaddr)) {
 8013528:	687b      	ldr	r3, [r7, #4]
 801352a:	681b      	ldr	r3, [r3, #0]
 801352c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8013530:	2be0      	cmp	r3, #224	@ 0xe0
 8013532:	d118      	bne.n	8013566 <etharp_output+0xa2>
    /* Hash IP multicast address to MAC address.*/
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 8013534:	2301      	movs	r3, #1
 8013536:	743b      	strb	r3, [r7, #16]
    mcastaddr.addr[1] = LL_IP4_MULTICAST_ADDR_1;
 8013538:	2300      	movs	r3, #0
 801353a:	747b      	strb	r3, [r7, #17]
    mcastaddr.addr[2] = LL_IP4_MULTICAST_ADDR_2;
 801353c:	235e      	movs	r3, #94	@ 0x5e
 801353e:	74bb      	strb	r3, [r7, #18]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 8013540:	687b      	ldr	r3, [r7, #4]
 8013542:	3301      	adds	r3, #1
 8013544:	781b      	ldrb	r3, [r3, #0]
 8013546:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801354a:	b2db      	uxtb	r3, r3
 801354c:	74fb      	strb	r3, [r7, #19]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 801354e:	687b      	ldr	r3, [r7, #4]
 8013550:	3302      	adds	r3, #2
 8013552:	781b      	ldrb	r3, [r3, #0]
 8013554:	753b      	strb	r3, [r7, #20]
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 8013556:	687b      	ldr	r3, [r7, #4]
 8013558:	3303      	adds	r3, #3
 801355a:	781b      	ldrb	r3, [r3, #0]
 801355c:	757b      	strb	r3, [r7, #21]
    /* destination Ethernet address is multicast */
    dest = &mcastaddr;
 801355e:	f107 0310 	add.w	r3, r7, #16
 8013562:	61fb      	str	r3, [r7, #28]
 8013564:	e090      	b.n	8013688 <etharp_output+0x1c4>
    /* unicast destination IP address? */
  } else {
    netif_addr_idx_t i;
    /* outside local network? if so, this can neither be a global broadcast nor
       a subnet broadcast. */
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 8013566:	687b      	ldr	r3, [r7, #4]
 8013568:	681a      	ldr	r2, [r3, #0]
 801356a:	68fb      	ldr	r3, [r7, #12]
 801356c:	3304      	adds	r3, #4
 801356e:	681b      	ldr	r3, [r3, #0]
 8013570:	405a      	eors	r2, r3
 8013572:	68fb      	ldr	r3, [r7, #12]
 8013574:	3308      	adds	r3, #8
 8013576:	681b      	ldr	r3, [r3, #0]
 8013578:	4013      	ands	r3, r2
 801357a:	2b00      	cmp	r3, #0
 801357c:	d012      	beq.n	80135a4 <etharp_output+0xe0>
        !ip4_addr_islinklocal(ipaddr)) {
 801357e:	687b      	ldr	r3, [r7, #4]
 8013580:	681b      	ldr	r3, [r3, #0]
 8013582:	b29b      	uxth	r3, r3
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 8013584:	f64f 62a9 	movw	r2, #65193	@ 0xfea9
 8013588:	4293      	cmp	r3, r2
 801358a:	d00b      	beq.n	80135a4 <etharp_output+0xe0>
        dst_addr = LWIP_HOOK_ETHARP_GET_GW(netif, ipaddr);
        if (dst_addr == NULL)
#endif /* LWIP_HOOK_ETHARP_GET_GW */
        {
          /* interface has default gateway? */
          if (!ip4_addr_isany_val(*netif_ip4_gw(netif))) {
 801358c:	68fb      	ldr	r3, [r7, #12]
 801358e:	330c      	adds	r3, #12
 8013590:	681b      	ldr	r3, [r3, #0]
 8013592:	2b00      	cmp	r3, #0
 8013594:	d003      	beq.n	801359e <etharp_output+0xda>
            /* send to hardware address of default gateway IP address */
            dst_addr = netif_ip4_gw(netif);
 8013596:	68fb      	ldr	r3, [r7, #12]
 8013598:	330c      	adds	r3, #12
 801359a:	61bb      	str	r3, [r7, #24]
 801359c:	e002      	b.n	80135a4 <etharp_output+0xe0>
            /* no default gateway available */
          } else {
            /* no route to destination error (default gateway missing) */
            return ERR_RTE;
 801359e:	f06f 0303 	mvn.w	r3, #3
 80135a2:	e07d      	b.n	80136a0 <etharp_output+0x1dc>
    if (netif->hints != NULL) {
      /* per-pcb cached entry was given */
      netif_addr_idx_t etharp_cached_entry = netif->hints->addr_hint;
      if (etharp_cached_entry < ARP_TABLE_SIZE) {
#endif /* LWIP_NETIF_HWADDRHINT */
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 80135a4:	4b46      	ldr	r3, [pc, #280]	@ (80136c0 <etharp_output+0x1fc>)
 80135a6:	781b      	ldrb	r3, [r3, #0]
 80135a8:	4619      	mov	r1, r3
 80135aa:	4a46      	ldr	r2, [pc, #280]	@ (80136c4 <etharp_output+0x200>)
 80135ac:	460b      	mov	r3, r1
 80135ae:	005b      	lsls	r3, r3, #1
 80135b0:	440b      	add	r3, r1
 80135b2:	00db      	lsls	r3, r3, #3
 80135b4:	4413      	add	r3, r2
 80135b6:	3314      	adds	r3, #20
 80135b8:	781b      	ldrb	r3, [r3, #0]
 80135ba:	2b01      	cmp	r3, #1
 80135bc:	d925      	bls.n	801360a <etharp_output+0x146>
#if ETHARP_TABLE_MATCH_NETIF
            (arp_table[etharp_cached_entry].netif == netif) &&
 80135be:	4b40      	ldr	r3, [pc, #256]	@ (80136c0 <etharp_output+0x1fc>)
 80135c0:	781b      	ldrb	r3, [r3, #0]
 80135c2:	4619      	mov	r1, r3
 80135c4:	4a3f      	ldr	r2, [pc, #252]	@ (80136c4 <etharp_output+0x200>)
 80135c6:	460b      	mov	r3, r1
 80135c8:	005b      	lsls	r3, r3, #1
 80135ca:	440b      	add	r3, r1
 80135cc:	00db      	lsls	r3, r3, #3
 80135ce:	4413      	add	r3, r2
 80135d0:	3308      	adds	r3, #8
 80135d2:	681b      	ldr	r3, [r3, #0]
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 80135d4:	68fa      	ldr	r2, [r7, #12]
 80135d6:	429a      	cmp	r2, r3
 80135d8:	d117      	bne.n	801360a <etharp_output+0x146>
#endif
            (ip4_addr_cmp(dst_addr, &arp_table[etharp_cached_entry].ipaddr))) {
 80135da:	69bb      	ldr	r3, [r7, #24]
 80135dc:	681a      	ldr	r2, [r3, #0]
 80135de:	4b38      	ldr	r3, [pc, #224]	@ (80136c0 <etharp_output+0x1fc>)
 80135e0:	781b      	ldrb	r3, [r3, #0]
 80135e2:	4618      	mov	r0, r3
 80135e4:	4937      	ldr	r1, [pc, #220]	@ (80136c4 <etharp_output+0x200>)
 80135e6:	4603      	mov	r3, r0
 80135e8:	005b      	lsls	r3, r3, #1
 80135ea:	4403      	add	r3, r0
 80135ec:	00db      	lsls	r3, r3, #3
 80135ee:	440b      	add	r3, r1
 80135f0:	3304      	adds	r3, #4
 80135f2:	681b      	ldr	r3, [r3, #0]
            (arp_table[etharp_cached_entry].netif == netif) &&
 80135f4:	429a      	cmp	r2, r3
 80135f6:	d108      	bne.n	801360a <etharp_output+0x146>
          /* the per-pcb-cached entry is stable and the right one! */
          ETHARP_STATS_INC(etharp.cachehit);
          return etharp_output_to_arp_index(netif, q, etharp_cached_entry);
 80135f8:	4b31      	ldr	r3, [pc, #196]	@ (80136c0 <etharp_output+0x1fc>)
 80135fa:	781b      	ldrb	r3, [r3, #0]
 80135fc:	461a      	mov	r2, r3
 80135fe:	68b9      	ldr	r1, [r7, #8]
 8013600:	68f8      	ldr	r0, [r7, #12]
 8013602:	f7ff fec5 	bl	8013390 <etharp_output_to_arp_index>
 8013606:	4603      	mov	r3, r0
 8013608:	e04a      	b.n	80136a0 <etharp_output+0x1dc>
    }
#endif /* LWIP_NETIF_HWADDRHINT */

    /* find stable entry: do this here since this is a critical path for
       throughput and etharp_find_entry() is kind of slow */
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 801360a:	2300      	movs	r3, #0
 801360c:	75fb      	strb	r3, [r7, #23]
 801360e:	e031      	b.n	8013674 <etharp_output+0x1b0>
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 8013610:	7dfa      	ldrb	r2, [r7, #23]
 8013612:	492c      	ldr	r1, [pc, #176]	@ (80136c4 <etharp_output+0x200>)
 8013614:	4613      	mov	r3, r2
 8013616:	005b      	lsls	r3, r3, #1
 8013618:	4413      	add	r3, r2
 801361a:	00db      	lsls	r3, r3, #3
 801361c:	440b      	add	r3, r1
 801361e:	3314      	adds	r3, #20
 8013620:	781b      	ldrb	r3, [r3, #0]
 8013622:	2b01      	cmp	r3, #1
 8013624:	d923      	bls.n	801366e <etharp_output+0x1aa>
#if ETHARP_TABLE_MATCH_NETIF
          (arp_table[i].netif == netif) &&
 8013626:	7dfa      	ldrb	r2, [r7, #23]
 8013628:	4926      	ldr	r1, [pc, #152]	@ (80136c4 <etharp_output+0x200>)
 801362a:	4613      	mov	r3, r2
 801362c:	005b      	lsls	r3, r3, #1
 801362e:	4413      	add	r3, r2
 8013630:	00db      	lsls	r3, r3, #3
 8013632:	440b      	add	r3, r1
 8013634:	3308      	adds	r3, #8
 8013636:	681b      	ldr	r3, [r3, #0]
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 8013638:	68fa      	ldr	r2, [r7, #12]
 801363a:	429a      	cmp	r2, r3
 801363c:	d117      	bne.n	801366e <etharp_output+0x1aa>
#endif
          (ip4_addr_cmp(dst_addr, &arp_table[i].ipaddr))) {
 801363e:	69bb      	ldr	r3, [r7, #24]
 8013640:	6819      	ldr	r1, [r3, #0]
 8013642:	7dfa      	ldrb	r2, [r7, #23]
 8013644:	481f      	ldr	r0, [pc, #124]	@ (80136c4 <etharp_output+0x200>)
 8013646:	4613      	mov	r3, r2
 8013648:	005b      	lsls	r3, r3, #1
 801364a:	4413      	add	r3, r2
 801364c:	00db      	lsls	r3, r3, #3
 801364e:	4403      	add	r3, r0
 8013650:	3304      	adds	r3, #4
 8013652:	681b      	ldr	r3, [r3, #0]
          (arp_table[i].netif == netif) &&
 8013654:	4299      	cmp	r1, r3
 8013656:	d10a      	bne.n	801366e <etharp_output+0x1aa>
        /* found an existing, stable entry */
        ETHARP_SET_ADDRHINT(netif, i);
 8013658:	4a19      	ldr	r2, [pc, #100]	@ (80136c0 <etharp_output+0x1fc>)
 801365a:	7dfb      	ldrb	r3, [r7, #23]
 801365c:	7013      	strb	r3, [r2, #0]
        return etharp_output_to_arp_index(netif, q, i);
 801365e:	7dfb      	ldrb	r3, [r7, #23]
 8013660:	461a      	mov	r2, r3
 8013662:	68b9      	ldr	r1, [r7, #8]
 8013664:	68f8      	ldr	r0, [r7, #12]
 8013666:	f7ff fe93 	bl	8013390 <etharp_output_to_arp_index>
 801366a:	4603      	mov	r3, r0
 801366c:	e018      	b.n	80136a0 <etharp_output+0x1dc>
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 801366e:	7dfb      	ldrb	r3, [r7, #23]
 8013670:	3301      	adds	r3, #1
 8013672:	75fb      	strb	r3, [r7, #23]
 8013674:	7dfb      	ldrb	r3, [r7, #23]
 8013676:	2b09      	cmp	r3, #9
 8013678:	d9ca      	bls.n	8013610 <etharp_output+0x14c>
      }
    }
    /* no stable entry found, use the (slower) query function:
       queue on destination Ethernet address belonging to ipaddr */
    return etharp_query(netif, dst_addr, q);
 801367a:	68ba      	ldr	r2, [r7, #8]
 801367c:	69b9      	ldr	r1, [r7, #24]
 801367e:	68f8      	ldr	r0, [r7, #12]
 8013680:	f000 f822 	bl	80136c8 <etharp_query>
 8013684:	4603      	mov	r3, r0
 8013686:	e00b      	b.n	80136a0 <etharp_output+0x1dc>
  }

  /* continuation for multicast/broadcast destinations */
  /* obtain source Ethernet address of the given interface */
  /* send packet directly on the link */
  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), dest, ETHTYPE_IP);
 8013688:	68fb      	ldr	r3, [r7, #12]
 801368a:	f103 0226 	add.w	r2, r3, #38	@ 0x26
 801368e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8013692:	9300      	str	r3, [sp, #0]
 8013694:	69fb      	ldr	r3, [r7, #28]
 8013696:	68b9      	ldr	r1, [r7, #8]
 8013698:	68f8      	ldr	r0, [r7, #12]
 801369a:	f000 faa1 	bl	8013be0 <ethernet_output>
 801369e:	4603      	mov	r3, r0
}
 80136a0:	4618      	mov	r0, r3
 80136a2:	3720      	adds	r7, #32
 80136a4:	46bd      	mov	sp, r7
 80136a6:	bd80      	pop	{r7, pc}
 80136a8:	080228f0 	.word	0x080228f0
 80136ac:	08022a68 	.word	0x08022a68
 80136b0:	08022990 	.word	0x08022990
 80136b4:	08022ab8 	.word	0x08022ab8
 80136b8:	08022a58 	.word	0x08022a58
 80136bc:	08025730 	.word	0x08025730
 80136c0:	2401991c 	.word	0x2401991c
 80136c4:	2401982c 	.word	0x2401982c

080136c8 <etharp_query>:
 * - ERR_ARG Non-unicast address given, those will not appear in ARP cache.
 *
 */
err_t
etharp_query(struct netif *netif, const ip4_addr_t *ipaddr, struct pbuf *q)
{
 80136c8:	b580      	push	{r7, lr}
 80136ca:	b08c      	sub	sp, #48	@ 0x30
 80136cc:	af02      	add	r7, sp, #8
 80136ce:	60f8      	str	r0, [r7, #12]
 80136d0:	60b9      	str	r1, [r7, #8]
 80136d2:	607a      	str	r2, [r7, #4]
  struct eth_addr *srcaddr = (struct eth_addr *)netif->hwaddr;
 80136d4:	68fb      	ldr	r3, [r7, #12]
 80136d6:	3326      	adds	r3, #38	@ 0x26
 80136d8:	617b      	str	r3, [r7, #20]
  err_t result = ERR_MEM;
 80136da:	23ff      	movs	r3, #255	@ 0xff
 80136dc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  int is_new_entry = 0;
 80136e0:	2300      	movs	r3, #0
 80136e2:	623b      	str	r3, [r7, #32]
  s16_t i_err;
  netif_addr_idx_t i;

  /* non-unicast address? */
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 80136e4:	68bb      	ldr	r3, [r7, #8]
 80136e6:	681b      	ldr	r3, [r3, #0]
 80136e8:	68f9      	ldr	r1, [r7, #12]
 80136ea:	4618      	mov	r0, r3
 80136ec:	f000 ffde 	bl	80146ac <ip4_addr_isbroadcast_u32>
 80136f0:	4603      	mov	r3, r0
 80136f2:	2b00      	cmp	r3, #0
 80136f4:	d10c      	bne.n	8013710 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 80136f6:	68bb      	ldr	r3, [r7, #8]
 80136f8:	681b      	ldr	r3, [r3, #0]
 80136fa:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 80136fe:	2be0      	cmp	r3, #224	@ 0xe0
 8013700:	d006      	beq.n	8013710 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 8013702:	68bb      	ldr	r3, [r7, #8]
 8013704:	2b00      	cmp	r3, #0
 8013706:	d003      	beq.n	8013710 <etharp_query+0x48>
      ip4_addr_isany(ipaddr)) {
 8013708:	68bb      	ldr	r3, [r7, #8]
 801370a:	681b      	ldr	r3, [r3, #0]
 801370c:	2b00      	cmp	r3, #0
 801370e:	d102      	bne.n	8013716 <etharp_query+0x4e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 8013710:	f06f 030f 	mvn.w	r3, #15
 8013714:	e101      	b.n	801391a <etharp_query+0x252>
  }

  /* find entry in ARP cache, ask to create entry if queueing packet */
  i_err = etharp_find_entry(ipaddr, ETHARP_FLAG_TRY_HARD, netif);
 8013716:	68fa      	ldr	r2, [r7, #12]
 8013718:	2101      	movs	r1, #1
 801371a:	68b8      	ldr	r0, [r7, #8]
 801371c:	f7ff fb90 	bl	8012e40 <etharp_find_entry>
 8013720:	4603      	mov	r3, r0
 8013722:	827b      	strh	r3, [r7, #18]

  /* could not find or create entry? */
  if (i_err < 0) {
 8013724:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8013728:	2b00      	cmp	r3, #0
 801372a:	da02      	bge.n	8013732 <etharp_query+0x6a>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not create ARP entry\n"));
    if (q) {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: packet dropped\n"));
      ETHARP_STATS_INC(etharp.memerr);
    }
    return (err_t)i_err;
 801372c:	8a7b      	ldrh	r3, [r7, #18]
 801372e:	b25b      	sxtb	r3, r3
 8013730:	e0f3      	b.n	801391a <etharp_query+0x252>
  }
  LWIP_ASSERT("type overflow", (size_t)i_err < NETIF_ADDR_IDX_MAX);
 8013732:	8a7b      	ldrh	r3, [r7, #18]
 8013734:	2b7e      	cmp	r3, #126	@ 0x7e
 8013736:	d906      	bls.n	8013746 <etharp_query+0x7e>
 8013738:	4b7a      	ldr	r3, [pc, #488]	@ (8013924 <etharp_query+0x25c>)
 801373a:	f240 32c1 	movw	r2, #961	@ 0x3c1
 801373e:	497a      	ldr	r1, [pc, #488]	@ (8013928 <etharp_query+0x260>)
 8013740:	487a      	ldr	r0, [pc, #488]	@ (801392c <etharp_query+0x264>)
 8013742:	f00b f9fb 	bl	801eb3c <iprintf>
  i = (netif_addr_idx_t)i_err;
 8013746:	8a7b      	ldrh	r3, [r7, #18]
 8013748:	747b      	strb	r3, [r7, #17]

  /* mark a fresh entry as pending (we just sent a request) */
  if (arp_table[i].state == ETHARP_STATE_EMPTY) {
 801374a:	7c7a      	ldrb	r2, [r7, #17]
 801374c:	4978      	ldr	r1, [pc, #480]	@ (8013930 <etharp_query+0x268>)
 801374e:	4613      	mov	r3, r2
 8013750:	005b      	lsls	r3, r3, #1
 8013752:	4413      	add	r3, r2
 8013754:	00db      	lsls	r3, r3, #3
 8013756:	440b      	add	r3, r1
 8013758:	3314      	adds	r3, #20
 801375a:	781b      	ldrb	r3, [r3, #0]
 801375c:	2b00      	cmp	r3, #0
 801375e:	d115      	bne.n	801378c <etharp_query+0xc4>
    is_new_entry = 1;
 8013760:	2301      	movs	r3, #1
 8013762:	623b      	str	r3, [r7, #32]
    arp_table[i].state = ETHARP_STATE_PENDING;
 8013764:	7c7a      	ldrb	r2, [r7, #17]
 8013766:	4972      	ldr	r1, [pc, #456]	@ (8013930 <etharp_query+0x268>)
 8013768:	4613      	mov	r3, r2
 801376a:	005b      	lsls	r3, r3, #1
 801376c:	4413      	add	r3, r2
 801376e:	00db      	lsls	r3, r3, #3
 8013770:	440b      	add	r3, r1
 8013772:	3314      	adds	r3, #20
 8013774:	2201      	movs	r2, #1
 8013776:	701a      	strb	r2, [r3, #0]
    /* record network interface for re-sending arp request in etharp_tmr */
    arp_table[i].netif = netif;
 8013778:	7c7a      	ldrb	r2, [r7, #17]
 801377a:	496d      	ldr	r1, [pc, #436]	@ (8013930 <etharp_query+0x268>)
 801377c:	4613      	mov	r3, r2
 801377e:	005b      	lsls	r3, r3, #1
 8013780:	4413      	add	r3, r2
 8013782:	00db      	lsls	r3, r3, #3
 8013784:	440b      	add	r3, r1
 8013786:	3308      	adds	r3, #8
 8013788:	68fa      	ldr	r2, [r7, #12]
 801378a:	601a      	str	r2, [r3, #0]
  }

  /* { i is either a STABLE or (new or existing) PENDING entry } */
  LWIP_ASSERT("arp_table[i].state == PENDING or STABLE",
 801378c:	7c7a      	ldrb	r2, [r7, #17]
 801378e:	4968      	ldr	r1, [pc, #416]	@ (8013930 <etharp_query+0x268>)
 8013790:	4613      	mov	r3, r2
 8013792:	005b      	lsls	r3, r3, #1
 8013794:	4413      	add	r3, r2
 8013796:	00db      	lsls	r3, r3, #3
 8013798:	440b      	add	r3, r1
 801379a:	3314      	adds	r3, #20
 801379c:	781b      	ldrb	r3, [r3, #0]
 801379e:	2b01      	cmp	r3, #1
 80137a0:	d011      	beq.n	80137c6 <etharp_query+0xfe>
 80137a2:	7c7a      	ldrb	r2, [r7, #17]
 80137a4:	4962      	ldr	r1, [pc, #392]	@ (8013930 <etharp_query+0x268>)
 80137a6:	4613      	mov	r3, r2
 80137a8:	005b      	lsls	r3, r3, #1
 80137aa:	4413      	add	r3, r2
 80137ac:	00db      	lsls	r3, r3, #3
 80137ae:	440b      	add	r3, r1
 80137b0:	3314      	adds	r3, #20
 80137b2:	781b      	ldrb	r3, [r3, #0]
 80137b4:	2b01      	cmp	r3, #1
 80137b6:	d806      	bhi.n	80137c6 <etharp_query+0xfe>
 80137b8:	4b5a      	ldr	r3, [pc, #360]	@ (8013924 <etharp_query+0x25c>)
 80137ba:	f240 32cd 	movw	r2, #973	@ 0x3cd
 80137be:	495d      	ldr	r1, [pc, #372]	@ (8013934 <etharp_query+0x26c>)
 80137c0:	485a      	ldr	r0, [pc, #360]	@ (801392c <etharp_query+0x264>)
 80137c2:	f00b f9bb 	bl	801eb3c <iprintf>
              ((arp_table[i].state == ETHARP_STATE_PENDING) ||
               (arp_table[i].state >= ETHARP_STATE_STABLE)));

  /* do we have a new entry? or an implicit query request? */
  if (is_new_entry || (q == NULL)) {
 80137c6:	6a3b      	ldr	r3, [r7, #32]
 80137c8:	2b00      	cmp	r3, #0
 80137ca:	d102      	bne.n	80137d2 <etharp_query+0x10a>
 80137cc:	687b      	ldr	r3, [r7, #4]
 80137ce:	2b00      	cmp	r3, #0
 80137d0:	d10c      	bne.n	80137ec <etharp_query+0x124>
    /* try to resolve it; send out ARP request */
    result = etharp_request(netif, ipaddr);
 80137d2:	68b9      	ldr	r1, [r7, #8]
 80137d4:	68f8      	ldr	r0, [r7, #12]
 80137d6:	f000 f963 	bl	8013aa0 <etharp_request>
 80137da:	4603      	mov	r3, r0
 80137dc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      /* ARP request couldn't be sent */
      /* We don't re-send arp request in etharp_tmr, but we still queue packets,
         since this failure could be temporary, and the next packet calling
         etharp_query again could lead to sending the queued packets. */
    }
    if (q == NULL) {
 80137e0:	687b      	ldr	r3, [r7, #4]
 80137e2:	2b00      	cmp	r3, #0
 80137e4:	d102      	bne.n	80137ec <etharp_query+0x124>
      return result;
 80137e6:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80137ea:	e096      	b.n	801391a <etharp_query+0x252>
    }
  }

  /* packet given? */
  LWIP_ASSERT("q != NULL", q != NULL);
 80137ec:	687b      	ldr	r3, [r7, #4]
 80137ee:	2b00      	cmp	r3, #0
 80137f0:	d106      	bne.n	8013800 <etharp_query+0x138>
 80137f2:	4b4c      	ldr	r3, [pc, #304]	@ (8013924 <etharp_query+0x25c>)
 80137f4:	f240 32e1 	movw	r2, #993	@ 0x3e1
 80137f8:	494f      	ldr	r1, [pc, #316]	@ (8013938 <etharp_query+0x270>)
 80137fa:	484c      	ldr	r0, [pc, #304]	@ (801392c <etharp_query+0x264>)
 80137fc:	f00b f99e 	bl	801eb3c <iprintf>
  /* stable entry? */
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 8013800:	7c7a      	ldrb	r2, [r7, #17]
 8013802:	494b      	ldr	r1, [pc, #300]	@ (8013930 <etharp_query+0x268>)
 8013804:	4613      	mov	r3, r2
 8013806:	005b      	lsls	r3, r3, #1
 8013808:	4413      	add	r3, r2
 801380a:	00db      	lsls	r3, r3, #3
 801380c:	440b      	add	r3, r1
 801380e:	3314      	adds	r3, #20
 8013810:	781b      	ldrb	r3, [r3, #0]
 8013812:	2b01      	cmp	r3, #1
 8013814:	d917      	bls.n	8013846 <etharp_query+0x17e>
    /* we have a valid IP->Ethernet address mapping */
    ETHARP_SET_ADDRHINT(netif, i);
 8013816:	4a49      	ldr	r2, [pc, #292]	@ (801393c <etharp_query+0x274>)
 8013818:	7c7b      	ldrb	r3, [r7, #17]
 801381a:	7013      	strb	r3, [r2, #0]
    /* send the packet */
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 801381c:	7c7a      	ldrb	r2, [r7, #17]
 801381e:	4613      	mov	r3, r2
 8013820:	005b      	lsls	r3, r3, #1
 8013822:	4413      	add	r3, r2
 8013824:	00db      	lsls	r3, r3, #3
 8013826:	3308      	adds	r3, #8
 8013828:	4a41      	ldr	r2, [pc, #260]	@ (8013930 <etharp_query+0x268>)
 801382a:	4413      	add	r3, r2
 801382c:	3304      	adds	r3, #4
 801382e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8013832:	9200      	str	r2, [sp, #0]
 8013834:	697a      	ldr	r2, [r7, #20]
 8013836:	6879      	ldr	r1, [r7, #4]
 8013838:	68f8      	ldr	r0, [r7, #12]
 801383a:	f000 f9d1 	bl	8013be0 <ethernet_output>
 801383e:	4603      	mov	r3, r0
 8013840:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8013844:	e067      	b.n	8013916 <etharp_query+0x24e>
    /* pending entry? (either just created or already pending */
  } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 8013846:	7c7a      	ldrb	r2, [r7, #17]
 8013848:	4939      	ldr	r1, [pc, #228]	@ (8013930 <etharp_query+0x268>)
 801384a:	4613      	mov	r3, r2
 801384c:	005b      	lsls	r3, r3, #1
 801384e:	4413      	add	r3, r2
 8013850:	00db      	lsls	r3, r3, #3
 8013852:	440b      	add	r3, r1
 8013854:	3314      	adds	r3, #20
 8013856:	781b      	ldrb	r3, [r3, #0]
 8013858:	2b01      	cmp	r3, #1
 801385a:	d15c      	bne.n	8013916 <etharp_query+0x24e>
    /* entry is still pending, queue the given packet 'q' */
    struct pbuf *p;
    int copy_needed = 0;
 801385c:	2300      	movs	r3, #0
 801385e:	61bb      	str	r3, [r7, #24]
    /* IF q includes a pbuf that must be copied, copy the whole chain into a
     * new PBUF_RAM. See the definition of PBUF_NEEDS_COPY for details. */
    p = q;
 8013860:	687b      	ldr	r3, [r7, #4]
 8013862:	61fb      	str	r3, [r7, #28]
    while (p) {
 8013864:	e01c      	b.n	80138a0 <etharp_query+0x1d8>
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 8013866:	69fb      	ldr	r3, [r7, #28]
 8013868:	895a      	ldrh	r2, [r3, #10]
 801386a:	69fb      	ldr	r3, [r7, #28]
 801386c:	891b      	ldrh	r3, [r3, #8]
 801386e:	429a      	cmp	r2, r3
 8013870:	d10a      	bne.n	8013888 <etharp_query+0x1c0>
 8013872:	69fb      	ldr	r3, [r7, #28]
 8013874:	681b      	ldr	r3, [r3, #0]
 8013876:	2b00      	cmp	r3, #0
 8013878:	d006      	beq.n	8013888 <etharp_query+0x1c0>
 801387a:	4b2a      	ldr	r3, [pc, #168]	@ (8013924 <etharp_query+0x25c>)
 801387c:	f240 32f1 	movw	r2, #1009	@ 0x3f1
 8013880:	492f      	ldr	r1, [pc, #188]	@ (8013940 <etharp_query+0x278>)
 8013882:	482a      	ldr	r0, [pc, #168]	@ (801392c <etharp_query+0x264>)
 8013884:	f00b f95a 	bl	801eb3c <iprintf>
      if (PBUF_NEEDS_COPY(p)) {
 8013888:	69fb      	ldr	r3, [r7, #28]
 801388a:	7b1b      	ldrb	r3, [r3, #12]
 801388c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8013890:	2b00      	cmp	r3, #0
 8013892:	d002      	beq.n	801389a <etharp_query+0x1d2>
        copy_needed = 1;
 8013894:	2301      	movs	r3, #1
 8013896:	61bb      	str	r3, [r7, #24]
        break;
 8013898:	e005      	b.n	80138a6 <etharp_query+0x1de>
      }
      p = p->next;
 801389a:	69fb      	ldr	r3, [r7, #28]
 801389c:	681b      	ldr	r3, [r3, #0]
 801389e:	61fb      	str	r3, [r7, #28]
    while (p) {
 80138a0:	69fb      	ldr	r3, [r7, #28]
 80138a2:	2b00      	cmp	r3, #0
 80138a4:	d1df      	bne.n	8013866 <etharp_query+0x19e>
    }
    if (copy_needed) {
 80138a6:	69bb      	ldr	r3, [r7, #24]
 80138a8:	2b00      	cmp	r3, #0
 80138aa:	d007      	beq.n	80138bc <etharp_query+0x1f4>
      /* copy the whole packet into new pbufs */
      p = pbuf_clone(PBUF_LINK, PBUF_RAM, q);
 80138ac:	687a      	ldr	r2, [r7, #4]
 80138ae:	f44f 7120 	mov.w	r1, #640	@ 0x280
 80138b2:	200e      	movs	r0, #14
 80138b4:	f003 faf4 	bl	8016ea0 <pbuf_clone>
 80138b8:	61f8      	str	r0, [r7, #28]
 80138ba:	e004      	b.n	80138c6 <etharp_query+0x1fe>
    } else {
      /* referencing the old pbuf is enough */
      p = q;
 80138bc:	687b      	ldr	r3, [r7, #4]
 80138be:	61fb      	str	r3, [r7, #28]
      pbuf_ref(p);
 80138c0:	69f8      	ldr	r0, [r7, #28]
 80138c2:	f003 f92b 	bl	8016b1c <pbuf_ref>
    }
    /* packet could be taken over? */
    if (p != NULL) {
 80138c6:	69fb      	ldr	r3, [r7, #28]
 80138c8:	2b00      	cmp	r3, #0
 80138ca:	d021      	beq.n	8013910 <etharp_query+0x248>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
        result = ERR_MEM;
      }
#else /* ARP_QUEUEING */
      /* always queue one packet per ARP request only, freeing a previously queued packet */
      if (arp_table[i].q != NULL) {
 80138cc:	7c7a      	ldrb	r2, [r7, #17]
 80138ce:	4918      	ldr	r1, [pc, #96]	@ (8013930 <etharp_query+0x268>)
 80138d0:	4613      	mov	r3, r2
 80138d2:	005b      	lsls	r3, r3, #1
 80138d4:	4413      	add	r3, r2
 80138d6:	00db      	lsls	r3, r3, #3
 80138d8:	440b      	add	r3, r1
 80138da:	681b      	ldr	r3, [r3, #0]
 80138dc:	2b00      	cmp	r3, #0
 80138de:	d00a      	beq.n	80138f6 <etharp_query+0x22e>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: dropped previously queued packet %p for ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
        pbuf_free(arp_table[i].q);
 80138e0:	7c7a      	ldrb	r2, [r7, #17]
 80138e2:	4913      	ldr	r1, [pc, #76]	@ (8013930 <etharp_query+0x268>)
 80138e4:	4613      	mov	r3, r2
 80138e6:	005b      	lsls	r3, r3, #1
 80138e8:	4413      	add	r3, r2
 80138ea:	00db      	lsls	r3, r3, #3
 80138ec:	440b      	add	r3, r1
 80138ee:	681b      	ldr	r3, [r3, #0]
 80138f0:	4618      	mov	r0, r3
 80138f2:	f003 f86d 	bl	80169d0 <pbuf_free>
      }
      arp_table[i].q = p;
 80138f6:	7c7a      	ldrb	r2, [r7, #17]
 80138f8:	490d      	ldr	r1, [pc, #52]	@ (8013930 <etharp_query+0x268>)
 80138fa:	4613      	mov	r3, r2
 80138fc:	005b      	lsls	r3, r3, #1
 80138fe:	4413      	add	r3, r2
 8013900:	00db      	lsls	r3, r3, #3
 8013902:	440b      	add	r3, r1
 8013904:	69fa      	ldr	r2, [r7, #28]
 8013906:	601a      	str	r2, [r3, #0]
      result = ERR_OK;
 8013908:	2300      	movs	r3, #0
 801390a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 801390e:	e002      	b.n	8013916 <etharp_query+0x24e>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: queued packet %p on ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
#endif /* ARP_QUEUEING */
    } else {
      ETHARP_STATS_INC(etharp.memerr);
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
      result = ERR_MEM;
 8013910:	23ff      	movs	r3, #255	@ 0xff
 8013912:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }
  }
  return result;
 8013916:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 801391a:	4618      	mov	r0, r3
 801391c:	3728      	adds	r7, #40	@ 0x28
 801391e:	46bd      	mov	sp, r7
 8013920:	bd80      	pop	{r7, pc}
 8013922:	bf00      	nop
 8013924:	080228f0 	.word	0x080228f0
 8013928:	08022ac4 	.word	0x08022ac4
 801392c:	08022990 	.word	0x08022990
 8013930:	2401982c 	.word	0x2401982c
 8013934:	08022ad4 	.word	0x08022ad4
 8013938:	08022ab8 	.word	0x08022ab8
 801393c:	2401991c 	.word	0x2401991c
 8013940:	08022afc 	.word	0x08022afc

08013944 <etharp_raw>:
etharp_raw(struct netif *netif, const struct eth_addr *ethsrc_addr,
           const struct eth_addr *ethdst_addr,
           const struct eth_addr *hwsrc_addr, const ip4_addr_t *ipsrc_addr,
           const struct eth_addr *hwdst_addr, const ip4_addr_t *ipdst_addr,
           const u16_t opcode)
{
 8013944:	b580      	push	{r7, lr}
 8013946:	b08a      	sub	sp, #40	@ 0x28
 8013948:	af02      	add	r7, sp, #8
 801394a:	60f8      	str	r0, [r7, #12]
 801394c:	60b9      	str	r1, [r7, #8]
 801394e:	607a      	str	r2, [r7, #4]
 8013950:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  err_t result = ERR_OK;
 8013952:	2300      	movs	r3, #0
 8013954:	77fb      	strb	r3, [r7, #31]
  struct etharp_hdr *hdr;

  LWIP_ASSERT("netif != NULL", netif != NULL);
 8013956:	68fb      	ldr	r3, [r7, #12]
 8013958:	2b00      	cmp	r3, #0
 801395a:	d106      	bne.n	801396a <etharp_raw+0x26>
 801395c:	4b3a      	ldr	r3, [pc, #232]	@ (8013a48 <etharp_raw+0x104>)
 801395e:	f240 4257 	movw	r2, #1111	@ 0x457
 8013962:	493a      	ldr	r1, [pc, #232]	@ (8013a4c <etharp_raw+0x108>)
 8013964:	483a      	ldr	r0, [pc, #232]	@ (8013a50 <etharp_raw+0x10c>)
 8013966:	f00b f8e9 	bl	801eb3c <iprintf>

  /* allocate a pbuf for the outgoing ARP request packet */
  p = pbuf_alloc(PBUF_LINK, SIZEOF_ETHARP_HDR, PBUF_RAM);
 801396a:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801396e:	211c      	movs	r1, #28
 8013970:	200e      	movs	r0, #14
 8013972:	f002 fd49 	bl	8016408 <pbuf_alloc>
 8013976:	61b8      	str	r0, [r7, #24]
  /* could allocate a pbuf for an ARP request? */
  if (p == NULL) {
 8013978:	69bb      	ldr	r3, [r7, #24]
 801397a:	2b00      	cmp	r3, #0
 801397c:	d102      	bne.n	8013984 <etharp_raw+0x40>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("etharp_raw: could not allocate pbuf for ARP request.\n"));
    ETHARP_STATS_INC(etharp.memerr);
    return ERR_MEM;
 801397e:	f04f 33ff 	mov.w	r3, #4294967295
 8013982:	e05d      	b.n	8013a40 <etharp_raw+0xfc>
  }
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 8013984:	69bb      	ldr	r3, [r7, #24]
 8013986:	895b      	ldrh	r3, [r3, #10]
 8013988:	2b1b      	cmp	r3, #27
 801398a:	d806      	bhi.n	801399a <etharp_raw+0x56>
 801398c:	4b2e      	ldr	r3, [pc, #184]	@ (8013a48 <etharp_raw+0x104>)
 801398e:	f240 4262 	movw	r2, #1122	@ 0x462
 8013992:	4930      	ldr	r1, [pc, #192]	@ (8013a54 <etharp_raw+0x110>)
 8013994:	482e      	ldr	r0, [pc, #184]	@ (8013a50 <etharp_raw+0x10c>)
 8013996:	f00b f8d1 	bl	801eb3c <iprintf>
              (p->len >= SIZEOF_ETHARP_HDR));

  hdr = (struct etharp_hdr *)p->payload;
 801399a:	69bb      	ldr	r3, [r7, #24]
 801399c:	685b      	ldr	r3, [r3, #4]
 801399e:	617b      	str	r3, [r7, #20]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_raw: sending raw ARP packet.\n"));
  hdr->opcode = lwip_htons(opcode);
 80139a0:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 80139a2:	4618      	mov	r0, r3
 80139a4:	f7ff f942 	bl	8012c2c <lwip_htons>
 80139a8:	4603      	mov	r3, r0
 80139aa:	461a      	mov	r2, r3
 80139ac:	697b      	ldr	r3, [r7, #20]
 80139ae:	80da      	strh	r2, [r3, #6]

  LWIP_ASSERT("netif->hwaddr_len must be the same as ETH_HWADDR_LEN for etharp!",
 80139b0:	68fb      	ldr	r3, [r7, #12]
 80139b2:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 80139b6:	2b06      	cmp	r3, #6
 80139b8:	d006      	beq.n	80139c8 <etharp_raw+0x84>
 80139ba:	4b23      	ldr	r3, [pc, #140]	@ (8013a48 <etharp_raw+0x104>)
 80139bc:	f240 4269 	movw	r2, #1129	@ 0x469
 80139c0:	4925      	ldr	r1, [pc, #148]	@ (8013a58 <etharp_raw+0x114>)
 80139c2:	4823      	ldr	r0, [pc, #140]	@ (8013a50 <etharp_raw+0x10c>)
 80139c4:	f00b f8ba 	bl	801eb3c <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));

  /* Write the ARP MAC-Addresses */
  SMEMCPY(&hdr->shwaddr, hwsrc_addr, ETH_HWADDR_LEN);
 80139c8:	697b      	ldr	r3, [r7, #20]
 80139ca:	3308      	adds	r3, #8
 80139cc:	2206      	movs	r2, #6
 80139ce:	6839      	ldr	r1, [r7, #0]
 80139d0:	4618      	mov	r0, r3
 80139d2:	f00b fb7f 	bl	801f0d4 <memcpy>
  SMEMCPY(&hdr->dhwaddr, hwdst_addr, ETH_HWADDR_LEN);
 80139d6:	697b      	ldr	r3, [r7, #20]
 80139d8:	3312      	adds	r3, #18
 80139da:	2206      	movs	r2, #6
 80139dc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80139de:	4618      	mov	r0, r3
 80139e0:	f00b fb78 	bl	801f0d4 <memcpy>
  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing. */
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->sipaddr, ipsrc_addr);
 80139e4:	697b      	ldr	r3, [r7, #20]
 80139e6:	330e      	adds	r3, #14
 80139e8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80139ea:	6812      	ldr	r2, [r2, #0]
 80139ec:	601a      	str	r2, [r3, #0]
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->dipaddr, ipdst_addr);
 80139ee:	697b      	ldr	r3, [r7, #20]
 80139f0:	3318      	adds	r3, #24
 80139f2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80139f4:	6812      	ldr	r2, [r2, #0]
 80139f6:	601a      	str	r2, [r3, #0]

  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
 80139f8:	697b      	ldr	r3, [r7, #20]
 80139fa:	2200      	movs	r2, #0
 80139fc:	701a      	strb	r2, [r3, #0]
 80139fe:	2200      	movs	r2, #0
 8013a00:	f042 0201 	orr.w	r2, r2, #1
 8013a04:	705a      	strb	r2, [r3, #1]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 8013a06:	697b      	ldr	r3, [r7, #20]
 8013a08:	2200      	movs	r2, #0
 8013a0a:	f042 0208 	orr.w	r2, r2, #8
 8013a0e:	709a      	strb	r2, [r3, #2]
 8013a10:	2200      	movs	r2, #0
 8013a12:	70da      	strb	r2, [r3, #3]
  /* set hwlen and protolen */
  hdr->hwlen = ETH_HWADDR_LEN;
 8013a14:	697b      	ldr	r3, [r7, #20]
 8013a16:	2206      	movs	r2, #6
 8013a18:	711a      	strb	r2, [r3, #4]
  hdr->protolen = sizeof(ip4_addr_t);
 8013a1a:	697b      	ldr	r3, [r7, #20]
 8013a1c:	2204      	movs	r2, #4
 8013a1e:	715a      	strb	r2, [r3, #5]
  if (ip4_addr_islinklocal(ipsrc_addr)) {
    ethernet_output(netif, p, ethsrc_addr, &ethbroadcast, ETHTYPE_ARP);
  } else
#endif /* LWIP_AUTOIP */
  {
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 8013a20:	f640 0306 	movw	r3, #2054	@ 0x806
 8013a24:	9300      	str	r3, [sp, #0]
 8013a26:	687b      	ldr	r3, [r7, #4]
 8013a28:	68ba      	ldr	r2, [r7, #8]
 8013a2a:	69b9      	ldr	r1, [r7, #24]
 8013a2c:	68f8      	ldr	r0, [r7, #12]
 8013a2e:	f000 f8d7 	bl	8013be0 <ethernet_output>
  }

  ETHARP_STATS_INC(etharp.xmit);
  /* free ARP query packet */
  pbuf_free(p);
 8013a32:	69b8      	ldr	r0, [r7, #24]
 8013a34:	f002 ffcc 	bl	80169d0 <pbuf_free>
  p = NULL;
 8013a38:	2300      	movs	r3, #0
 8013a3a:	61bb      	str	r3, [r7, #24]
  /* could not allocate pbuf for ARP request */

  return result;
 8013a3c:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8013a40:	4618      	mov	r0, r3
 8013a42:	3720      	adds	r7, #32
 8013a44:	46bd      	mov	sp, r7
 8013a46:	bd80      	pop	{r7, pc}
 8013a48:	080228f0 	.word	0x080228f0
 8013a4c:	08022a68 	.word	0x08022a68
 8013a50:	08022990 	.word	0x08022990
 8013a54:	08022b18 	.word	0x08022b18
 8013a58:	08022b4c 	.word	0x08022b4c

08013a5c <etharp_request_dst>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
static err_t
etharp_request_dst(struct netif *netif, const ip4_addr_t *ipaddr, const struct eth_addr *hw_dst_addr)
{
 8013a5c:	b580      	push	{r7, lr}
 8013a5e:	b088      	sub	sp, #32
 8013a60:	af04      	add	r7, sp, #16
 8013a62:	60f8      	str	r0, [r7, #12]
 8013a64:	60b9      	str	r1, [r7, #8]
 8013a66:	607a      	str	r2, [r7, #4]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8013a68:	68fb      	ldr	r3, [r7, #12]
 8013a6a:	f103 0126 	add.w	r1, r3, #38	@ 0x26
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 8013a6e:	68fb      	ldr	r3, [r7, #12]
 8013a70:	f103 0026 	add.w	r0, r3, #38	@ 0x26
 8013a74:	68fb      	ldr	r3, [r7, #12]
 8013a76:	3304      	adds	r3, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 8013a78:	2201      	movs	r2, #1
 8013a7a:	9203      	str	r2, [sp, #12]
 8013a7c:	68ba      	ldr	r2, [r7, #8]
 8013a7e:	9202      	str	r2, [sp, #8]
 8013a80:	4a06      	ldr	r2, [pc, #24]	@ (8013a9c <etharp_request_dst+0x40>)
 8013a82:	9201      	str	r2, [sp, #4]
 8013a84:	9300      	str	r3, [sp, #0]
 8013a86:	4603      	mov	r3, r0
 8013a88:	687a      	ldr	r2, [r7, #4]
 8013a8a:	68f8      	ldr	r0, [r7, #12]
 8013a8c:	f7ff ff5a 	bl	8013944 <etharp_raw>
 8013a90:	4603      	mov	r3, r0
                    ipaddr, ARP_REQUEST);
}
 8013a92:	4618      	mov	r0, r3
 8013a94:	3710      	adds	r7, #16
 8013a96:	46bd      	mov	sp, r7
 8013a98:	bd80      	pop	{r7, pc}
 8013a9a:	bf00      	nop
 8013a9c:	08025738 	.word	0x08025738

08013aa0 <etharp_request>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
err_t
etharp_request(struct netif *netif, const ip4_addr_t *ipaddr)
{
 8013aa0:	b580      	push	{r7, lr}
 8013aa2:	b082      	sub	sp, #8
 8013aa4:	af00      	add	r7, sp, #0
 8013aa6:	6078      	str	r0, [r7, #4]
 8013aa8:	6039      	str	r1, [r7, #0]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_request: sending ARP request.\n"));
  return etharp_request_dst(netif, ipaddr, &ethbroadcast);
 8013aaa:	4a05      	ldr	r2, [pc, #20]	@ (8013ac0 <etharp_request+0x20>)
 8013aac:	6839      	ldr	r1, [r7, #0]
 8013aae:	6878      	ldr	r0, [r7, #4]
 8013ab0:	f7ff ffd4 	bl	8013a5c <etharp_request_dst>
 8013ab4:	4603      	mov	r3, r0
}
 8013ab6:	4618      	mov	r0, r3
 8013ab8:	3708      	adds	r7, #8
 8013aba:	46bd      	mov	sp, r7
 8013abc:	bd80      	pop	{r7, pc}
 8013abe:	bf00      	nop
 8013ac0:	08025730 	.word	0x08025730

08013ac4 <ethernet_input>:
 * @see ETHARP_SUPPORT_VLAN
 * @see LWIP_HOOK_VLAN_CHECK
 */
err_t
ethernet_input(struct pbuf *p, struct netif *netif)
{
 8013ac4:	b580      	push	{r7, lr}
 8013ac6:	b086      	sub	sp, #24
 8013ac8:	af00      	add	r7, sp, #0
 8013aca:	6078      	str	r0, [r7, #4]
 8013acc:	6039      	str	r1, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t type;
#if LWIP_ARP || ETHARP_SUPPORT_VLAN || LWIP_IPV6
  u16_t next_hdr_offset = SIZEOF_ETH_HDR;
 8013ace:	230e      	movs	r3, #14
 8013ad0:	82fb      	strh	r3, [r7, #22]
#endif /* LWIP_ARP || ETHARP_SUPPORT_VLAN */

  LWIP_ASSERT_CORE_LOCKED();

  if (p->len <= SIZEOF_ETH_HDR) {
 8013ad2:	687b      	ldr	r3, [r7, #4]
 8013ad4:	895b      	ldrh	r3, [r3, #10]
 8013ad6:	2b0e      	cmp	r3, #14
 8013ad8:	d96e      	bls.n	8013bb8 <ethernet_input+0xf4>
    ETHARP_STATS_INC(etharp.drop);
    MIB2_STATS_NETIF_INC(netif, ifinerrors);
    goto free_and_return;
  }

  if (p->if_idx == NETIF_NO_INDEX) {
 8013ada:	687b      	ldr	r3, [r7, #4]
 8013adc:	7bdb      	ldrb	r3, [r3, #15]
 8013ade:	2b00      	cmp	r3, #0
 8013ae0:	d106      	bne.n	8013af0 <ethernet_input+0x2c>
    p->if_idx = netif_get_index(netif);
 8013ae2:	683b      	ldr	r3, [r7, #0]
 8013ae4:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8013ae8:	3301      	adds	r3, #1
 8013aea:	b2da      	uxtb	r2, r3
 8013aec:	687b      	ldr	r3, [r7, #4]
 8013aee:	73da      	strb	r2, [r3, #15]
  }

  /* points to packet payload, which starts with an Ethernet header */
  ethhdr = (struct eth_hdr *)p->payload;
 8013af0:	687b      	ldr	r3, [r7, #4]
 8013af2:	685b      	ldr	r3, [r3, #4]
 8013af4:	613b      	str	r3, [r7, #16]
               (unsigned char)ethhdr->dest.addr[3], (unsigned char)ethhdr->dest.addr[4], (unsigned char)ethhdr->dest.addr[5],
               (unsigned char)ethhdr->src.addr[0],  (unsigned char)ethhdr->src.addr[1],  (unsigned char)ethhdr->src.addr[2],
               (unsigned char)ethhdr->src.addr[3],  (unsigned char)ethhdr->src.addr[4],  (unsigned char)ethhdr->src.addr[5],
               lwip_htons(ethhdr->type)));

  type = ethhdr->type;
 8013af6:	693b      	ldr	r3, [r7, #16]
 8013af8:	7b1a      	ldrb	r2, [r3, #12]
 8013afa:	7b5b      	ldrb	r3, [r3, #13]
 8013afc:	021b      	lsls	r3, r3, #8
 8013afe:	4313      	orrs	r3, r2
 8013b00:	81fb      	strh	r3, [r7, #14]

#if LWIP_ARP_FILTER_NETIF
  netif = LWIP_ARP_FILTER_NETIF_FN(p, netif, lwip_htons(type));
#endif /* LWIP_ARP_FILTER_NETIF*/

  if (ethhdr->dest.addr[0] & 1) {
 8013b02:	693b      	ldr	r3, [r7, #16]
 8013b04:	781b      	ldrb	r3, [r3, #0]
 8013b06:	f003 0301 	and.w	r3, r3, #1
 8013b0a:	2b00      	cmp	r3, #0
 8013b0c:	d023      	beq.n	8013b56 <ethernet_input+0x92>
    /* this might be a multicast or broadcast packet */
    if (ethhdr->dest.addr[0] == LL_IP4_MULTICAST_ADDR_0) {
 8013b0e:	693b      	ldr	r3, [r7, #16]
 8013b10:	781b      	ldrb	r3, [r3, #0]
 8013b12:	2b01      	cmp	r3, #1
 8013b14:	d10f      	bne.n	8013b36 <ethernet_input+0x72>
#if LWIP_IPV4
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 8013b16:	693b      	ldr	r3, [r7, #16]
 8013b18:	785b      	ldrb	r3, [r3, #1]
 8013b1a:	2b00      	cmp	r3, #0
 8013b1c:	d11b      	bne.n	8013b56 <ethernet_input+0x92>
          (ethhdr->dest.addr[2] == LL_IP4_MULTICAST_ADDR_2)) {
 8013b1e:	693b      	ldr	r3, [r7, #16]
 8013b20:	789b      	ldrb	r3, [r3, #2]
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 8013b22:	2b5e      	cmp	r3, #94	@ 0x5e
 8013b24:	d117      	bne.n	8013b56 <ethernet_input+0x92>
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
 8013b26:	687b      	ldr	r3, [r7, #4]
 8013b28:	7b5b      	ldrb	r3, [r3, #13]
 8013b2a:	f043 0310 	orr.w	r3, r3, #16
 8013b2e:	b2da      	uxtb	r2, r3
 8013b30:	687b      	ldr	r3, [r7, #4]
 8013b32:	735a      	strb	r2, [r3, #13]
 8013b34:	e00f      	b.n	8013b56 <ethernet_input+0x92>
             (ethhdr->dest.addr[1] == LL_IP6_MULTICAST_ADDR_1)) {
      /* mark the pbuf as link-layer multicast */
      p->flags |= PBUF_FLAG_LLMCAST;
    }
#endif /* LWIP_IPV6 */
    else if (eth_addr_cmp(&ethhdr->dest, &ethbroadcast)) {
 8013b36:	693b      	ldr	r3, [r7, #16]
 8013b38:	2206      	movs	r2, #6
 8013b3a:	4928      	ldr	r1, [pc, #160]	@ (8013bdc <ethernet_input+0x118>)
 8013b3c:	4618      	mov	r0, r3
 8013b3e:	f00b f9a3 	bl	801ee88 <memcmp>
 8013b42:	4603      	mov	r3, r0
 8013b44:	2b00      	cmp	r3, #0
 8013b46:	d106      	bne.n	8013b56 <ethernet_input+0x92>
      /* mark the pbuf as link-layer broadcast */
      p->flags |= PBUF_FLAG_LLBCAST;
 8013b48:	687b      	ldr	r3, [r7, #4]
 8013b4a:	7b5b      	ldrb	r3, [r3, #13]
 8013b4c:	f043 0308 	orr.w	r3, r3, #8
 8013b50:	b2da      	uxtb	r2, r3
 8013b52:	687b      	ldr	r3, [r7, #4]
 8013b54:	735a      	strb	r2, [r3, #13]
    }
  }

  switch (type) {
 8013b56:	89fb      	ldrh	r3, [r7, #14]
 8013b58:	2b08      	cmp	r3, #8
 8013b5a:	d003      	beq.n	8013b64 <ethernet_input+0xa0>
 8013b5c:	f5b3 6fc1 	cmp.w	r3, #1544	@ 0x608
 8013b60:	d014      	beq.n	8013b8c <ethernet_input+0xc8>
      }
#endif
      ETHARP_STATS_INC(etharp.proterr);
      ETHARP_STATS_INC(etharp.drop);
      MIB2_STATS_NETIF_INC(netif, ifinunknownprotos);
      goto free_and_return;
 8013b62:	e032      	b.n	8013bca <ethernet_input+0x106>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 8013b64:	683b      	ldr	r3, [r7, #0]
 8013b66:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8013b6a:	f003 0308 	and.w	r3, r3, #8
 8013b6e:	2b00      	cmp	r3, #0
 8013b70:	d024      	beq.n	8013bbc <ethernet_input+0xf8>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 8013b72:	8afb      	ldrh	r3, [r7, #22]
 8013b74:	4619      	mov	r1, r3
 8013b76:	6878      	ldr	r0, [r7, #4]
 8013b78:	f002 fea4 	bl	80168c4 <pbuf_remove_header>
 8013b7c:	4603      	mov	r3, r0
 8013b7e:	2b00      	cmp	r3, #0
 8013b80:	d11e      	bne.n	8013bc0 <ethernet_input+0xfc>
        ip4_input(p, netif);
 8013b82:	6839      	ldr	r1, [r7, #0]
 8013b84:	6878      	ldr	r0, [r7, #4]
 8013b86:	f000 fb95 	bl	80142b4 <ip4_input>
      break;
 8013b8a:	e013      	b.n	8013bb4 <ethernet_input+0xf0>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 8013b8c:	683b      	ldr	r3, [r7, #0]
 8013b8e:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8013b92:	f003 0308 	and.w	r3, r3, #8
 8013b96:	2b00      	cmp	r3, #0
 8013b98:	d014      	beq.n	8013bc4 <ethernet_input+0x100>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 8013b9a:	8afb      	ldrh	r3, [r7, #22]
 8013b9c:	4619      	mov	r1, r3
 8013b9e:	6878      	ldr	r0, [r7, #4]
 8013ba0:	f002 fe90 	bl	80168c4 <pbuf_remove_header>
 8013ba4:	4603      	mov	r3, r0
 8013ba6:	2b00      	cmp	r3, #0
 8013ba8:	d10e      	bne.n	8013bc8 <ethernet_input+0x104>
        etharp_input(p, netif);
 8013baa:	6839      	ldr	r1, [r7, #0]
 8013bac:	6878      	ldr	r0, [r7, #4]
 8013bae:	f7ff fb65 	bl	801327c <etharp_input>
      break;
 8013bb2:	bf00      	nop
  }

  /* This means the pbuf is freed or consumed,
     so the caller doesn't have to free it again */
  return ERR_OK;
 8013bb4:	2300      	movs	r3, #0
 8013bb6:	e00c      	b.n	8013bd2 <ethernet_input+0x10e>
    goto free_and_return;
 8013bb8:	bf00      	nop
 8013bba:	e006      	b.n	8013bca <ethernet_input+0x106>
        goto free_and_return;
 8013bbc:	bf00      	nop
 8013bbe:	e004      	b.n	8013bca <ethernet_input+0x106>
        goto free_and_return;
 8013bc0:	bf00      	nop
 8013bc2:	e002      	b.n	8013bca <ethernet_input+0x106>
        goto free_and_return;
 8013bc4:	bf00      	nop
 8013bc6:	e000      	b.n	8013bca <ethernet_input+0x106>
        goto free_and_return;
 8013bc8:	bf00      	nop

free_and_return:
  pbuf_free(p);
 8013bca:	6878      	ldr	r0, [r7, #4]
 8013bcc:	f002 ff00 	bl	80169d0 <pbuf_free>
  return ERR_OK;
 8013bd0:	2300      	movs	r3, #0
}
 8013bd2:	4618      	mov	r0, r3
 8013bd4:	3718      	adds	r7, #24
 8013bd6:	46bd      	mov	sp, r7
 8013bd8:	bd80      	pop	{r7, pc}
 8013bda:	bf00      	nop
 8013bdc:	08025730 	.word	0x08025730

08013be0 <ethernet_output>:
 * @return ERR_OK if the packet was sent, any other err_t on failure
 */
err_t
ethernet_output(struct netif * netif, struct pbuf * p,
                const struct eth_addr * src, const struct eth_addr * dst,
                u16_t eth_type) {
 8013be0:	b580      	push	{r7, lr}
 8013be2:	b086      	sub	sp, #24
 8013be4:	af00      	add	r7, sp, #0
 8013be6:	60f8      	str	r0, [r7, #12]
 8013be8:	60b9      	str	r1, [r7, #8]
 8013bea:	607a      	str	r2, [r7, #4]
 8013bec:	603b      	str	r3, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t eth_type_be = lwip_htons(eth_type);
 8013bee:	8c3b      	ldrh	r3, [r7, #32]
 8013bf0:	4618      	mov	r0, r3
 8013bf2:	f7ff f81b 	bl	8012c2c <lwip_htons>
 8013bf6:	4603      	mov	r3, r0
 8013bf8:	82fb      	strh	r3, [r7, #22]

    eth_type_be = PP_HTONS(ETHTYPE_VLAN);
  } else
#endif /* ETHARP_SUPPORT_VLAN && defined(LWIP_HOOK_VLAN_SET) */
  {
    if (pbuf_add_header(p, SIZEOF_ETH_HDR) != 0) {
 8013bfa:	210e      	movs	r1, #14
 8013bfc:	68b8      	ldr	r0, [r7, #8]
 8013bfe:	f002 fe51 	bl	80168a4 <pbuf_add_header>
 8013c02:	4603      	mov	r3, r0
 8013c04:	2b00      	cmp	r3, #0
 8013c06:	d125      	bne.n	8013c54 <ethernet_output+0x74>
    }
  }

  LWIP_ASSERT_CORE_LOCKED();

  ethhdr = (struct eth_hdr *)p->payload;
 8013c08:	68bb      	ldr	r3, [r7, #8]
 8013c0a:	685b      	ldr	r3, [r3, #4]
 8013c0c:	613b      	str	r3, [r7, #16]
  ethhdr->type = eth_type_be;
 8013c0e:	693b      	ldr	r3, [r7, #16]
 8013c10:	8afa      	ldrh	r2, [r7, #22]
 8013c12:	819a      	strh	r2, [r3, #12]
  SMEMCPY(&ethhdr->dest, dst, ETH_HWADDR_LEN);
 8013c14:	693b      	ldr	r3, [r7, #16]
 8013c16:	2206      	movs	r2, #6
 8013c18:	6839      	ldr	r1, [r7, #0]
 8013c1a:	4618      	mov	r0, r3
 8013c1c:	f00b fa5a 	bl	801f0d4 <memcpy>
  SMEMCPY(&ethhdr->src,  src, ETH_HWADDR_LEN);
 8013c20:	693b      	ldr	r3, [r7, #16]
 8013c22:	3306      	adds	r3, #6
 8013c24:	2206      	movs	r2, #6
 8013c26:	6879      	ldr	r1, [r7, #4]
 8013c28:	4618      	mov	r0, r3
 8013c2a:	f00b fa53 	bl	801f0d4 <memcpy>

  LWIP_ASSERT("netif->hwaddr_len must be 6 for ethernet_output!",
 8013c2e:	68fb      	ldr	r3, [r7, #12]
 8013c30:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8013c34:	2b06      	cmp	r3, #6
 8013c36:	d006      	beq.n	8013c46 <ethernet_output+0x66>
 8013c38:	4b0a      	ldr	r3, [pc, #40]	@ (8013c64 <ethernet_output+0x84>)
 8013c3a:	f44f 7299 	mov.w	r2, #306	@ 0x132
 8013c3e:	490a      	ldr	r1, [pc, #40]	@ (8013c68 <ethernet_output+0x88>)
 8013c40:	480a      	ldr	r0, [pc, #40]	@ (8013c6c <ethernet_output+0x8c>)
 8013c42:	f00a ff7b 	bl	801eb3c <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE,
              ("ethernet_output: sending packet %p\n", (void *)p));

  /* send the packet */
  return netif->linkoutput(netif, p);
 8013c46:	68fb      	ldr	r3, [r7, #12]
 8013c48:	699b      	ldr	r3, [r3, #24]
 8013c4a:	68b9      	ldr	r1, [r7, #8]
 8013c4c:	68f8      	ldr	r0, [r7, #12]
 8013c4e:	4798      	blx	r3
 8013c50:	4603      	mov	r3, r0
 8013c52:	e002      	b.n	8013c5a <ethernet_output+0x7a>
      goto pbuf_header_failed;
 8013c54:	bf00      	nop

pbuf_header_failed:
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
              ("ethernet_output: could not allocate room for header.\n"));
  LINK_STATS_INC(link.lenerr);
  return ERR_BUF;
 8013c56:	f06f 0301 	mvn.w	r3, #1
}
 8013c5a:	4618      	mov	r0, r3
 8013c5c:	3718      	adds	r7, #24
 8013c5e:	46bd      	mov	sp, r7
 8013c60:	bd80      	pop	{r7, pc}
 8013c62:	bf00      	nop
 8013c64:	08022b90 	.word	0x08022b90
 8013c68:	08022bec 	.word	0x08022bec
 8013c6c:	08022c20 	.word	0x08022c20

08013c70 <icmp_input>:
 * @param p the icmp echo request packet, p->payload pointing to the icmp header
 * @param inp the netif on which this packet was received
 */
void
icmp_input(struct pbuf *p, struct netif *inp)
{
 8013c70:	b580      	push	{r7, lr}
 8013c72:	b08e      	sub	sp, #56	@ 0x38
 8013c74:	af04      	add	r7, sp, #16
 8013c76:	6078      	str	r0, [r7, #4]
 8013c78:	6039      	str	r1, [r7, #0]
  const ip4_addr_t *src;

  ICMP_STATS_INC(icmp.recv);
  MIB2_STATS_INC(mib2.icmpinmsgs);

  iphdr_in = ip4_current_header();
 8013c7a:	4b87      	ldr	r3, [pc, #540]	@ (8013e98 <icmp_input+0x228>)
 8013c7c:	689b      	ldr	r3, [r3, #8]
 8013c7e:	627b      	str	r3, [r7, #36]	@ 0x24
  hlen = IPH_HL_BYTES(iphdr_in);
 8013c80:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013c82:	781b      	ldrb	r3, [r3, #0]
 8013c84:	f003 030f 	and.w	r3, r3, #15
 8013c88:	b2db      	uxtb	r3, r3
 8013c8a:	009b      	lsls	r3, r3, #2
 8013c8c:	b2db      	uxtb	r3, r3
 8013c8e:	847b      	strh	r3, [r7, #34]	@ 0x22
  if (hlen < IP_HLEN) {
 8013c90:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8013c92:	2b13      	cmp	r3, #19
 8013c94:	f240 80e8 	bls.w	8013e68 <icmp_input+0x1f8>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short IP header (%"S16_F" bytes) received\n", hlen));
    goto lenerr;
  }
  if (p->len < sizeof(u16_t) * 2) {
 8013c98:	687b      	ldr	r3, [r7, #4]
 8013c9a:	895b      	ldrh	r3, [r3, #10]
 8013c9c:	2b03      	cmp	r3, #3
 8013c9e:	f240 80e5 	bls.w	8013e6c <icmp_input+0x1fc>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short ICMP (%"U16_F" bytes) received\n", p->tot_len));
    goto lenerr;
  }

  type = *((u8_t *)p->payload);
 8013ca2:	687b      	ldr	r3, [r7, #4]
 8013ca4:	685b      	ldr	r3, [r3, #4]
 8013ca6:	781b      	ldrb	r3, [r3, #0]
 8013ca8:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
#ifdef LWIP_DEBUG
  code = *(((u8_t *)p->payload) + 1);
  /* if debug is enabled but debug statement below is somehow disabled: */
  LWIP_UNUSED_ARG(code);
#endif /* LWIP_DEBUG */
  switch (type) {
 8013cac:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8013cb0:	2b00      	cmp	r3, #0
 8013cb2:	f000 80d2 	beq.w	8013e5a <icmp_input+0x1ea>
 8013cb6:	2b08      	cmp	r3, #8
 8013cb8:	f040 80d2 	bne.w	8013e60 <icmp_input+0x1f0>
         (as obviously, an echo request has been sent, too). */
      MIB2_STATS_INC(mib2.icmpinechoreps);
      break;
    case ICMP_ECHO:
      MIB2_STATS_INC(mib2.icmpinechos);
      src = ip4_current_dest_addr();
 8013cbc:	4b77      	ldr	r3, [pc, #476]	@ (8013e9c <icmp_input+0x22c>)
 8013cbe:	61fb      	str	r3, [r7, #28]
      /* multicast destination address? */
      if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8013cc0:	4b75      	ldr	r3, [pc, #468]	@ (8013e98 <icmp_input+0x228>)
 8013cc2:	695b      	ldr	r3, [r3, #20]
 8013cc4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8013cc8:	2be0      	cmp	r3, #224	@ 0xe0
 8013cca:	f000 80d6 	beq.w	8013e7a <icmp_input+0x20a>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to multicast pings\n"));
        goto icmperr;
#endif /* LWIP_MULTICAST_PING */
      }
      /* broadcast destination address? */
      if (ip4_addr_isbroadcast(ip4_current_dest_addr(), ip_current_netif())) {
 8013cce:	4b72      	ldr	r3, [pc, #456]	@ (8013e98 <icmp_input+0x228>)
 8013cd0:	695b      	ldr	r3, [r3, #20]
 8013cd2:	4a71      	ldr	r2, [pc, #452]	@ (8013e98 <icmp_input+0x228>)
 8013cd4:	6812      	ldr	r2, [r2, #0]
 8013cd6:	4611      	mov	r1, r2
 8013cd8:	4618      	mov	r0, r3
 8013cda:	f000 fce7 	bl	80146ac <ip4_addr_isbroadcast_u32>
 8013cde:	4603      	mov	r3, r0
 8013ce0:	2b00      	cmp	r3, #0
 8013ce2:	f040 80cc 	bne.w	8013e7e <icmp_input+0x20e>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to broadcast pings\n"));
        goto icmperr;
#endif /* LWIP_BROADCAST_PING */
      }
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ping\n"));
      if (p->tot_len < sizeof(struct icmp_echo_hdr)) {
 8013ce6:	687b      	ldr	r3, [r7, #4]
 8013ce8:	891b      	ldrh	r3, [r3, #8]
 8013cea:	2b07      	cmp	r3, #7
 8013cec:	f240 80c0 	bls.w	8013e70 <icmp_input+0x200>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: bad ICMP echo received\n"));
        goto lenerr;
      }
#if CHECKSUM_CHECK_ICMP
      IF__NETIF_CHECKSUM_ENABLED(inp, NETIF_CHECKSUM_CHECK_ICMP) {
        if (inet_chksum_pbuf(p) != 0) {
 8013cf0:	6878      	ldr	r0, [r7, #4]
 8013cf2:	f000 f9e0 	bl	80140b6 <inet_chksum_pbuf>
 8013cf6:	4603      	mov	r3, r0
 8013cf8:	2b00      	cmp	r3, #0
 8013cfa:	d003      	beq.n	8013d04 <icmp_input+0x94>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: checksum failed for received ICMP echo\n"));
          pbuf_free(p);
 8013cfc:	6878      	ldr	r0, [r7, #4]
 8013cfe:	f002 fe67 	bl	80169d0 <pbuf_free>
          ICMP_STATS_INC(icmp.chkerr);
          MIB2_STATS_INC(mib2.icmpinerrors);
          return;
 8013d02:	e0c5      	b.n	8013e90 <icmp_input+0x220>
        }
      }
#endif
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN
      if (pbuf_add_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 8013d04:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8013d06:	330e      	adds	r3, #14
 8013d08:	4619      	mov	r1, r3
 8013d0a:	6878      	ldr	r0, [r7, #4]
 8013d0c:	f002 fdca 	bl	80168a4 <pbuf_add_header>
 8013d10:	4603      	mov	r3, r0
 8013d12:	2b00      	cmp	r3, #0
 8013d14:	d04b      	beq.n	8013dae <icmp_input+0x13e>
        /* p is not big enough to contain link headers
         * allocate a new one and copy p into it
         */
        struct pbuf *r;
        u16_t alloc_len = (u16_t)(p->tot_len + hlen);
 8013d16:	687b      	ldr	r3, [r7, #4]
 8013d18:	891a      	ldrh	r2, [r3, #8]
 8013d1a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8013d1c:	4413      	add	r3, r2
 8013d1e:	837b      	strh	r3, [r7, #26]
        if (alloc_len < p->tot_len) {
 8013d20:	687b      	ldr	r3, [r7, #4]
 8013d22:	891b      	ldrh	r3, [r3, #8]
 8013d24:	8b7a      	ldrh	r2, [r7, #26]
 8013d26:	429a      	cmp	r2, r3
 8013d28:	f0c0 80ab 	bcc.w	8013e82 <icmp_input+0x212>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed (tot_len overflow)\n"));
          goto icmperr;
        }
        /* allocate new packet buffer with space for link headers */
        r = pbuf_alloc(PBUF_LINK, alloc_len, PBUF_RAM);
 8013d2c:	8b7b      	ldrh	r3, [r7, #26]
 8013d2e:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8013d32:	4619      	mov	r1, r3
 8013d34:	200e      	movs	r0, #14
 8013d36:	f002 fb67 	bl	8016408 <pbuf_alloc>
 8013d3a:	6178      	str	r0, [r7, #20]
        if (r == NULL) {
 8013d3c:	697b      	ldr	r3, [r7, #20]
 8013d3e:	2b00      	cmp	r3, #0
 8013d40:	f000 80a1 	beq.w	8013e86 <icmp_input+0x216>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed\n"));
          goto icmperr;
        }
        if (r->len < hlen + sizeof(struct icmp_echo_hdr)) {
 8013d44:	697b      	ldr	r3, [r7, #20]
 8013d46:	895b      	ldrh	r3, [r3, #10]
 8013d48:	461a      	mov	r2, r3
 8013d4a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8013d4c:	3308      	adds	r3, #8
 8013d4e:	429a      	cmp	r2, r3
 8013d50:	d203      	bcs.n	8013d5a <icmp_input+0xea>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("first pbuf cannot hold the ICMP header"));
          pbuf_free(r);
 8013d52:	6978      	ldr	r0, [r7, #20]
 8013d54:	f002 fe3c 	bl	80169d0 <pbuf_free>
          goto icmperr;
 8013d58:	e096      	b.n	8013e88 <icmp_input+0x218>
        }
        /* copy the ip header */
        MEMCPY(r->payload, iphdr_in, hlen);
 8013d5a:	697b      	ldr	r3, [r7, #20]
 8013d5c:	685b      	ldr	r3, [r3, #4]
 8013d5e:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8013d60:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8013d62:	4618      	mov	r0, r3
 8013d64:	f00b f9b6 	bl	801f0d4 <memcpy>
        /* switch r->payload back to icmp header (cannot fail) */
        if (pbuf_remove_header(r, hlen)) {
 8013d68:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8013d6a:	4619      	mov	r1, r3
 8013d6c:	6978      	ldr	r0, [r7, #20]
 8013d6e:	f002 fda9 	bl	80168c4 <pbuf_remove_header>
 8013d72:	4603      	mov	r3, r0
 8013d74:	2b00      	cmp	r3, #0
 8013d76:	d009      	beq.n	8013d8c <icmp_input+0x11c>
          LWIP_ASSERT("icmp_input: moving r->payload to icmp header failed\n", 0);
 8013d78:	4b49      	ldr	r3, [pc, #292]	@ (8013ea0 <icmp_input+0x230>)
 8013d7a:	22b6      	movs	r2, #182	@ 0xb6
 8013d7c:	4949      	ldr	r1, [pc, #292]	@ (8013ea4 <icmp_input+0x234>)
 8013d7e:	484a      	ldr	r0, [pc, #296]	@ (8013ea8 <icmp_input+0x238>)
 8013d80:	f00a fedc 	bl	801eb3c <iprintf>
          pbuf_free(r);
 8013d84:	6978      	ldr	r0, [r7, #20]
 8013d86:	f002 fe23 	bl	80169d0 <pbuf_free>
          goto icmperr;
 8013d8a:	e07d      	b.n	8013e88 <icmp_input+0x218>
        }
        /* copy the rest of the packet without ip header */
        if (pbuf_copy(r, p) != ERR_OK) {
 8013d8c:	6879      	ldr	r1, [r7, #4]
 8013d8e:	6978      	ldr	r0, [r7, #20]
 8013d90:	f002 ff42 	bl	8016c18 <pbuf_copy>
 8013d94:	4603      	mov	r3, r0
 8013d96:	2b00      	cmp	r3, #0
 8013d98:	d003      	beq.n	8013da2 <icmp_input+0x132>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("icmp_input: copying to new pbuf failed"));
          pbuf_free(r);
 8013d9a:	6978      	ldr	r0, [r7, #20]
 8013d9c:	f002 fe18 	bl	80169d0 <pbuf_free>
          goto icmperr;
 8013da0:	e072      	b.n	8013e88 <icmp_input+0x218>
        }
        /* free the original p */
        pbuf_free(p);
 8013da2:	6878      	ldr	r0, [r7, #4]
 8013da4:	f002 fe14 	bl	80169d0 <pbuf_free>
        /* we now have an identical copy of p that has room for link headers */
        p = r;
 8013da8:	697b      	ldr	r3, [r7, #20]
 8013daa:	607b      	str	r3, [r7, #4]
 8013dac:	e00f      	b.n	8013dce <icmp_input+0x15e>
      } else {
        /* restore p->payload to point to icmp header (cannot fail) */
        if (pbuf_remove_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 8013dae:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8013db0:	330e      	adds	r3, #14
 8013db2:	4619      	mov	r1, r3
 8013db4:	6878      	ldr	r0, [r7, #4]
 8013db6:	f002 fd85 	bl	80168c4 <pbuf_remove_header>
 8013dba:	4603      	mov	r3, r0
 8013dbc:	2b00      	cmp	r3, #0
 8013dbe:	d006      	beq.n	8013dce <icmp_input+0x15e>
          LWIP_ASSERT("icmp_input: restoring original p->payload failed\n", 0);
 8013dc0:	4b37      	ldr	r3, [pc, #220]	@ (8013ea0 <icmp_input+0x230>)
 8013dc2:	22c7      	movs	r2, #199	@ 0xc7
 8013dc4:	4939      	ldr	r1, [pc, #228]	@ (8013eac <icmp_input+0x23c>)
 8013dc6:	4838      	ldr	r0, [pc, #224]	@ (8013ea8 <icmp_input+0x238>)
 8013dc8:	f00a feb8 	bl	801eb3c <iprintf>
          goto icmperr;
 8013dcc:	e05c      	b.n	8013e88 <icmp_input+0x218>
      }
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN */
      /* At this point, all checks are OK. */
      /* We generate an answer by switching the dest and src ip addresses,
       * setting the icmp type to ECHO_RESPONSE and updating the checksum. */
      iecho = (struct icmp_echo_hdr *)p->payload;
 8013dce:	687b      	ldr	r3, [r7, #4]
 8013dd0:	685b      	ldr	r3, [r3, #4]
 8013dd2:	613b      	str	r3, [r7, #16]
      if (pbuf_add_header(p, hlen)) {
 8013dd4:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8013dd6:	4619      	mov	r1, r3
 8013dd8:	6878      	ldr	r0, [r7, #4]
 8013dda:	f002 fd63 	bl	80168a4 <pbuf_add_header>
 8013dde:	4603      	mov	r3, r0
 8013de0:	2b00      	cmp	r3, #0
 8013de2:	d13c      	bne.n	8013e5e <icmp_input+0x1ee>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("Can't move over header in packet"));
      } else {
        err_t ret;
        struct ip_hdr *iphdr = (struct ip_hdr *)p->payload;
 8013de4:	687b      	ldr	r3, [r7, #4]
 8013de6:	685b      	ldr	r3, [r3, #4]
 8013de8:	60fb      	str	r3, [r7, #12]
        ip4_addr_copy(iphdr->src, *src);
 8013dea:	69fb      	ldr	r3, [r7, #28]
 8013dec:	681a      	ldr	r2, [r3, #0]
 8013dee:	68fb      	ldr	r3, [r7, #12]
 8013df0:	60da      	str	r2, [r3, #12]
        ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 8013df2:	4b29      	ldr	r3, [pc, #164]	@ (8013e98 <icmp_input+0x228>)
 8013df4:	691a      	ldr	r2, [r3, #16]
 8013df6:	68fb      	ldr	r3, [r7, #12]
 8013df8:	611a      	str	r2, [r3, #16]
        ICMPH_TYPE_SET(iecho, ICMP_ER);
 8013dfa:	693b      	ldr	r3, [r7, #16]
 8013dfc:	2200      	movs	r2, #0
 8013dfe:	701a      	strb	r2, [r3, #0]
#if CHECKSUM_GEN_ICMP
        IF__NETIF_CHECKSUM_ENABLED(inp, NETIF_CHECKSUM_GEN_ICMP) {
          /* adjust the checksum */
          if (iecho->chksum > PP_HTONS(0xffffU - (ICMP_ECHO << 8))) {
 8013e00:	693b      	ldr	r3, [r7, #16]
 8013e02:	885b      	ldrh	r3, [r3, #2]
 8013e04:	b29b      	uxth	r3, r3
 8013e06:	f64f 72f7 	movw	r2, #65527	@ 0xfff7
 8013e0a:	4293      	cmp	r3, r2
 8013e0c:	d907      	bls.n	8013e1e <icmp_input+0x1ae>
            iecho->chksum = (u16_t)(iecho->chksum + PP_HTONS((u16_t)(ICMP_ECHO << 8)) + 1);
 8013e0e:	693b      	ldr	r3, [r7, #16]
 8013e10:	885b      	ldrh	r3, [r3, #2]
 8013e12:	b29b      	uxth	r3, r3
 8013e14:	3309      	adds	r3, #9
 8013e16:	b29a      	uxth	r2, r3
 8013e18:	693b      	ldr	r3, [r7, #16]
 8013e1a:	805a      	strh	r2, [r3, #2]
 8013e1c:	e006      	b.n	8013e2c <icmp_input+0x1bc>
          } else {
            iecho->chksum = (u16_t)(iecho->chksum + PP_HTONS(ICMP_ECHO << 8));
 8013e1e:	693b      	ldr	r3, [r7, #16]
 8013e20:	885b      	ldrh	r3, [r3, #2]
 8013e22:	b29b      	uxth	r3, r3
 8013e24:	3308      	adds	r3, #8
 8013e26:	b29a      	uxth	r2, r3
 8013e28:	693b      	ldr	r3, [r7, #16]
 8013e2a:	805a      	strh	r2, [r3, #2]
#else /* CHECKSUM_GEN_ICMP */
        iecho->chksum = 0;
#endif /* CHECKSUM_GEN_ICMP */

        /* Set the correct TTL and recalculate the header checksum. */
        IPH_TTL_SET(iphdr, ICMP_TTL);
 8013e2c:	68fb      	ldr	r3, [r7, #12]
 8013e2e:	22ff      	movs	r2, #255	@ 0xff
 8013e30:	721a      	strb	r2, [r3, #8]
        IPH_CHKSUM_SET(iphdr, 0);
 8013e32:	68fb      	ldr	r3, [r7, #12]
 8013e34:	2200      	movs	r2, #0
 8013e36:	729a      	strb	r2, [r3, #10]
 8013e38:	2200      	movs	r2, #0
 8013e3a:	72da      	strb	r2, [r3, #11]
        MIB2_STATS_INC(mib2.icmpoutmsgs);
        /* increase number of echo replies attempted to send */
        MIB2_STATS_INC(mib2.icmpoutechoreps);

        /* send an ICMP packet */
        ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 8013e3c:	683b      	ldr	r3, [r7, #0]
 8013e3e:	9302      	str	r3, [sp, #8]
 8013e40:	2301      	movs	r3, #1
 8013e42:	9301      	str	r3, [sp, #4]
 8013e44:	2300      	movs	r3, #0
 8013e46:	9300      	str	r3, [sp, #0]
 8013e48:	23ff      	movs	r3, #255	@ 0xff
 8013e4a:	2200      	movs	r2, #0
 8013e4c:	69f9      	ldr	r1, [r7, #28]
 8013e4e:	6878      	ldr	r0, [r7, #4]
 8013e50:	f000 fb54 	bl	80144fc <ip4_output_if>
 8013e54:	4603      	mov	r3, r0
 8013e56:	72fb      	strb	r3, [r7, #11]
                            ICMP_TTL, 0, IP_PROTO_ICMP, inp);
        if (ret != ERR_OK) {
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ip_output_if returned an error: %s\n", lwip_strerr(ret)));
        }
      }
      break;
 8013e58:	e001      	b.n	8013e5e <icmp_input+0x1ee>
      break;
 8013e5a:	bf00      	nop
 8013e5c:	e000      	b.n	8013e60 <icmp_input+0x1f0>
      break;
 8013e5e:	bf00      	nop
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ICMP type %"S16_F" code %"S16_F" not supported.\n",
                               (s16_t)type, (s16_t)code));
      ICMP_STATS_INC(icmp.proterr);
      ICMP_STATS_INC(icmp.drop);
  }
  pbuf_free(p);
 8013e60:	6878      	ldr	r0, [r7, #4]
 8013e62:	f002 fdb5 	bl	80169d0 <pbuf_free>
  return;
 8013e66:	e013      	b.n	8013e90 <icmp_input+0x220>
    goto lenerr;
 8013e68:	bf00      	nop
 8013e6a:	e002      	b.n	8013e72 <icmp_input+0x202>
    goto lenerr;
 8013e6c:	bf00      	nop
 8013e6e:	e000      	b.n	8013e72 <icmp_input+0x202>
        goto lenerr;
 8013e70:	bf00      	nop
lenerr:
  pbuf_free(p);
 8013e72:	6878      	ldr	r0, [r7, #4]
 8013e74:	f002 fdac 	bl	80169d0 <pbuf_free>
  ICMP_STATS_INC(icmp.lenerr);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 8013e78:	e00a      	b.n	8013e90 <icmp_input+0x220>
        goto icmperr;
 8013e7a:	bf00      	nop
 8013e7c:	e004      	b.n	8013e88 <icmp_input+0x218>
        goto icmperr;
 8013e7e:	bf00      	nop
 8013e80:	e002      	b.n	8013e88 <icmp_input+0x218>
          goto icmperr;
 8013e82:	bf00      	nop
 8013e84:	e000      	b.n	8013e88 <icmp_input+0x218>
          goto icmperr;
 8013e86:	bf00      	nop
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING
icmperr:
  pbuf_free(p);
 8013e88:	6878      	ldr	r0, [r7, #4]
 8013e8a:	f002 fda1 	bl	80169d0 <pbuf_free>
  ICMP_STATS_INC(icmp.err);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 8013e8e:	bf00      	nop
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING */
}
 8013e90:	3728      	adds	r7, #40	@ 0x28
 8013e92:	46bd      	mov	sp, r7
 8013e94:	bd80      	pop	{r7, pc}
 8013e96:	bf00      	nop
 8013e98:	24019920 	.word	0x24019920
 8013e9c:	24019934 	.word	0x24019934
 8013ea0:	08022c48 	.word	0x08022c48
 8013ea4:	08022ca4 	.word	0x08022ca4
 8013ea8:	08022cdc 	.word	0x08022cdc
 8013eac:	08022d04 	.word	0x08022d04

08013eb0 <icmp_dest_unreach>:
 *          p->payload pointing to the IP header
 * @param t type of the 'unreachable' packet
 */
void
icmp_dest_unreach(struct pbuf *p, enum icmp_dur_type t)
{
 8013eb0:	b580      	push	{r7, lr}
 8013eb2:	b082      	sub	sp, #8
 8013eb4:	af00      	add	r7, sp, #0
 8013eb6:	6078      	str	r0, [r7, #4]
 8013eb8:	460b      	mov	r3, r1
 8013eba:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpoutdestunreachs);
  icmp_send_response(p, ICMP_DUR, t);
 8013ebc:	78fb      	ldrb	r3, [r7, #3]
 8013ebe:	461a      	mov	r2, r3
 8013ec0:	2103      	movs	r1, #3
 8013ec2:	6878      	ldr	r0, [r7, #4]
 8013ec4:	f000 f814 	bl	8013ef0 <icmp_send_response>
}
 8013ec8:	bf00      	nop
 8013eca:	3708      	adds	r7, #8
 8013ecc:	46bd      	mov	sp, r7
 8013ece:	bd80      	pop	{r7, pc}

08013ed0 <icmp_time_exceeded>:
 *          p->payload pointing to the IP header
 * @param t type of the 'time exceeded' packet
 */
void
icmp_time_exceeded(struct pbuf *p, enum icmp_te_type t)
{
 8013ed0:	b580      	push	{r7, lr}
 8013ed2:	b082      	sub	sp, #8
 8013ed4:	af00      	add	r7, sp, #0
 8013ed6:	6078      	str	r0, [r7, #4]
 8013ed8:	460b      	mov	r3, r1
 8013eda:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpouttimeexcds);
  icmp_send_response(p, ICMP_TE, t);
 8013edc:	78fb      	ldrb	r3, [r7, #3]
 8013ede:	461a      	mov	r2, r3
 8013ee0:	210b      	movs	r1, #11
 8013ee2:	6878      	ldr	r0, [r7, #4]
 8013ee4:	f000 f804 	bl	8013ef0 <icmp_send_response>
}
 8013ee8:	bf00      	nop
 8013eea:	3708      	adds	r7, #8
 8013eec:	46bd      	mov	sp, r7
 8013eee:	bd80      	pop	{r7, pc}

08013ef0 <icmp_send_response>:
 * @param type Type of the ICMP header
 * @param code Code of the ICMP header
 */
static void
icmp_send_response(struct pbuf *p, u8_t type, u8_t code)
{
 8013ef0:	b580      	push	{r7, lr}
 8013ef2:	b08c      	sub	sp, #48	@ 0x30
 8013ef4:	af04      	add	r7, sp, #16
 8013ef6:	6078      	str	r0, [r7, #4]
 8013ef8:	460b      	mov	r3, r1
 8013efa:	70fb      	strb	r3, [r7, #3]
 8013efc:	4613      	mov	r3, r2
 8013efe:	70bb      	strb	r3, [r7, #2]

  /* increase number of messages attempted to send */
  MIB2_STATS_INC(mib2.icmpoutmsgs);

  /* ICMP header + IP header + 8 bytes of data */
  q = pbuf_alloc(PBUF_IP, sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE,
 8013f00:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8013f04:	2124      	movs	r1, #36	@ 0x24
 8013f06:	2022      	movs	r0, #34	@ 0x22
 8013f08:	f002 fa7e 	bl	8016408 <pbuf_alloc>
 8013f0c:	61f8      	str	r0, [r7, #28]
                 PBUF_RAM);
  if (q == NULL) {
 8013f0e:	69fb      	ldr	r3, [r7, #28]
 8013f10:	2b00      	cmp	r3, #0
 8013f12:	d056      	beq.n	8013fc2 <icmp_send_response+0xd2>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_time_exceeded: failed to allocate pbuf for ICMP packet.\n"));
    MIB2_STATS_INC(mib2.icmpouterrors);
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 8013f14:	69fb      	ldr	r3, [r7, #28]
 8013f16:	895b      	ldrh	r3, [r3, #10]
 8013f18:	2b23      	cmp	r3, #35	@ 0x23
 8013f1a:	d806      	bhi.n	8013f2a <icmp_send_response+0x3a>
 8013f1c:	4b2b      	ldr	r3, [pc, #172]	@ (8013fcc <icmp_send_response+0xdc>)
 8013f1e:	f44f 72b4 	mov.w	r2, #360	@ 0x168
 8013f22:	492b      	ldr	r1, [pc, #172]	@ (8013fd0 <icmp_send_response+0xe0>)
 8013f24:	482b      	ldr	r0, [pc, #172]	@ (8013fd4 <icmp_send_response+0xe4>)
 8013f26:	f00a fe09 	bl	801eb3c <iprintf>
              (q->len >= (sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE)));

  iphdr = (struct ip_hdr *)p->payload;
 8013f2a:	687b      	ldr	r3, [r7, #4]
 8013f2c:	685b      	ldr	r3, [r3, #4]
 8013f2e:	61bb      	str	r3, [r7, #24]
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->src);
  LWIP_DEBUGF(ICMP_DEBUG, (" to "));
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->dest);
  LWIP_DEBUGF(ICMP_DEBUG, ("\n"));

  icmphdr = (struct icmp_echo_hdr *)q->payload;
 8013f30:	69fb      	ldr	r3, [r7, #28]
 8013f32:	685b      	ldr	r3, [r3, #4]
 8013f34:	617b      	str	r3, [r7, #20]
  icmphdr->type = type;
 8013f36:	697b      	ldr	r3, [r7, #20]
 8013f38:	78fa      	ldrb	r2, [r7, #3]
 8013f3a:	701a      	strb	r2, [r3, #0]
  icmphdr->code = code;
 8013f3c:	697b      	ldr	r3, [r7, #20]
 8013f3e:	78ba      	ldrb	r2, [r7, #2]
 8013f40:	705a      	strb	r2, [r3, #1]
  icmphdr->id = 0;
 8013f42:	697b      	ldr	r3, [r7, #20]
 8013f44:	2200      	movs	r2, #0
 8013f46:	711a      	strb	r2, [r3, #4]
 8013f48:	2200      	movs	r2, #0
 8013f4a:	715a      	strb	r2, [r3, #5]
  icmphdr->seqno = 0;
 8013f4c:	697b      	ldr	r3, [r7, #20]
 8013f4e:	2200      	movs	r2, #0
 8013f50:	719a      	strb	r2, [r3, #6]
 8013f52:	2200      	movs	r2, #0
 8013f54:	71da      	strb	r2, [r3, #7]

  /* copy fields from original packet */
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 8013f56:	69fb      	ldr	r3, [r7, #28]
 8013f58:	685b      	ldr	r3, [r3, #4]
 8013f5a:	f103 0008 	add.w	r0, r3, #8
 8013f5e:	687b      	ldr	r3, [r7, #4]
 8013f60:	685b      	ldr	r3, [r3, #4]
 8013f62:	221c      	movs	r2, #28
 8013f64:	4619      	mov	r1, r3
 8013f66:	f00b f8b5 	bl	801f0d4 <memcpy>
          IP_HLEN + ICMP_DEST_UNREACH_DATASIZE);

  ip4_addr_copy(iphdr_src, iphdr->src);
 8013f6a:	69bb      	ldr	r3, [r7, #24]
 8013f6c:	68db      	ldr	r3, [r3, #12]
 8013f6e:	60fb      	str	r3, [r7, #12]
    ip4_addr_t iphdr_dst;
    ip4_addr_copy(iphdr_dst, iphdr->dest);
    netif = ip4_route_src(&iphdr_dst, &iphdr_src);
  }
#else
  netif = ip4_route(&iphdr_src);
 8013f70:	f107 030c 	add.w	r3, r7, #12
 8013f74:	4618      	mov	r0, r3
 8013f76:	f000 f903 	bl	8014180 <ip4_route>
 8013f7a:	6138      	str	r0, [r7, #16]
#endif
  if (netif != NULL) {
 8013f7c:	693b      	ldr	r3, [r7, #16]
 8013f7e:	2b00      	cmp	r3, #0
 8013f80:	d01b      	beq.n	8013fba <icmp_send_response+0xca>
    /* calculate checksum */
    icmphdr->chksum = 0;
 8013f82:	697b      	ldr	r3, [r7, #20]
 8013f84:	2200      	movs	r2, #0
 8013f86:	709a      	strb	r2, [r3, #2]
 8013f88:	2200      	movs	r2, #0
 8013f8a:	70da      	strb	r2, [r3, #3]
#if CHECKSUM_GEN_ICMP
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_ICMP) {
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
 8013f8c:	69fb      	ldr	r3, [r7, #28]
 8013f8e:	895b      	ldrh	r3, [r3, #10]
 8013f90:	4619      	mov	r1, r3
 8013f92:	6978      	ldr	r0, [r7, #20]
 8013f94:	f000 f87d 	bl	8014092 <inet_chksum>
 8013f98:	4603      	mov	r3, r0
 8013f9a:	461a      	mov	r2, r3
 8013f9c:	697b      	ldr	r3, [r7, #20]
 8013f9e:	805a      	strh	r2, [r3, #2]
    }
#endif
    ICMP_STATS_INC(icmp.xmit);
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 8013fa0:	f107 020c 	add.w	r2, r7, #12
 8013fa4:	693b      	ldr	r3, [r7, #16]
 8013fa6:	9302      	str	r3, [sp, #8]
 8013fa8:	2301      	movs	r3, #1
 8013faa:	9301      	str	r3, [sp, #4]
 8013fac:	2300      	movs	r3, #0
 8013fae:	9300      	str	r3, [sp, #0]
 8013fb0:	23ff      	movs	r3, #255	@ 0xff
 8013fb2:	2100      	movs	r1, #0
 8013fb4:	69f8      	ldr	r0, [r7, #28]
 8013fb6:	f000 faa1 	bl	80144fc <ip4_output_if>
  }
  pbuf_free(q);
 8013fba:	69f8      	ldr	r0, [r7, #28]
 8013fbc:	f002 fd08 	bl	80169d0 <pbuf_free>
 8013fc0:	e000      	b.n	8013fc4 <icmp_send_response+0xd4>
    return;
 8013fc2:	bf00      	nop
}
 8013fc4:	3720      	adds	r7, #32
 8013fc6:	46bd      	mov	sp, r7
 8013fc8:	bd80      	pop	{r7, pc}
 8013fca:	bf00      	nop
 8013fcc:	08022c48 	.word	0x08022c48
 8013fd0:	08022d38 	.word	0x08022d38
 8013fd4:	08022cdc 	.word	0x08022cdc

08013fd8 <lwip_standard_chksum>:
 * @param len length of data to be summed
 * @return host order (!) lwip checksum (non-inverted Internet sum)
 */
u16_t
lwip_standard_chksum(const void *dataptr, int len)
{
 8013fd8:	b480      	push	{r7}
 8013fda:	b089      	sub	sp, #36	@ 0x24
 8013fdc:	af00      	add	r7, sp, #0
 8013fde:	6078      	str	r0, [r7, #4]
 8013fe0:	6039      	str	r1, [r7, #0]
  const u8_t *pb = (const u8_t *)dataptr;
 8013fe2:	687b      	ldr	r3, [r7, #4]
 8013fe4:	61fb      	str	r3, [r7, #28]
  const u16_t *ps;
  u16_t t = 0;
 8013fe6:	2300      	movs	r3, #0
 8013fe8:	81fb      	strh	r3, [r7, #14]
  u32_t sum = 0;
 8013fea:	2300      	movs	r3, #0
 8013fec:	617b      	str	r3, [r7, #20]
  int odd = ((mem_ptr_t)pb & 1);
 8013fee:	69fb      	ldr	r3, [r7, #28]
 8013ff0:	f003 0301 	and.w	r3, r3, #1
 8013ff4:	613b      	str	r3, [r7, #16]

  /* Get aligned to u16_t */
  if (odd && len > 0) {
 8013ff6:	693b      	ldr	r3, [r7, #16]
 8013ff8:	2b00      	cmp	r3, #0
 8013ffa:	d00d      	beq.n	8014018 <lwip_standard_chksum+0x40>
 8013ffc:	683b      	ldr	r3, [r7, #0]
 8013ffe:	2b00      	cmp	r3, #0
 8014000:	dd0a      	ble.n	8014018 <lwip_standard_chksum+0x40>
    ((u8_t *)&t)[1] = *pb++;
 8014002:	69fa      	ldr	r2, [r7, #28]
 8014004:	1c53      	adds	r3, r2, #1
 8014006:	61fb      	str	r3, [r7, #28]
 8014008:	f107 030e 	add.w	r3, r7, #14
 801400c:	3301      	adds	r3, #1
 801400e:	7812      	ldrb	r2, [r2, #0]
 8014010:	701a      	strb	r2, [r3, #0]
    len--;
 8014012:	683b      	ldr	r3, [r7, #0]
 8014014:	3b01      	subs	r3, #1
 8014016:	603b      	str	r3, [r7, #0]
  }

  /* Add the bulk of the data */
  ps = (const u16_t *)(const void *)pb;
 8014018:	69fb      	ldr	r3, [r7, #28]
 801401a:	61bb      	str	r3, [r7, #24]
  while (len > 1) {
 801401c:	e00a      	b.n	8014034 <lwip_standard_chksum+0x5c>
    sum += *ps++;
 801401e:	69bb      	ldr	r3, [r7, #24]
 8014020:	1c9a      	adds	r2, r3, #2
 8014022:	61ba      	str	r2, [r7, #24]
 8014024:	881b      	ldrh	r3, [r3, #0]
 8014026:	461a      	mov	r2, r3
 8014028:	697b      	ldr	r3, [r7, #20]
 801402a:	4413      	add	r3, r2
 801402c:	617b      	str	r3, [r7, #20]
    len -= 2;
 801402e:	683b      	ldr	r3, [r7, #0]
 8014030:	3b02      	subs	r3, #2
 8014032:	603b      	str	r3, [r7, #0]
  while (len > 1) {
 8014034:	683b      	ldr	r3, [r7, #0]
 8014036:	2b01      	cmp	r3, #1
 8014038:	dcf1      	bgt.n	801401e <lwip_standard_chksum+0x46>
  }

  /* Consume left-over byte, if any */
  if (len > 0) {
 801403a:	683b      	ldr	r3, [r7, #0]
 801403c:	2b00      	cmp	r3, #0
 801403e:	dd04      	ble.n	801404a <lwip_standard_chksum+0x72>
    ((u8_t *)&t)[0] = *(const u8_t *)ps;
 8014040:	f107 030e 	add.w	r3, r7, #14
 8014044:	69ba      	ldr	r2, [r7, #24]
 8014046:	7812      	ldrb	r2, [r2, #0]
 8014048:	701a      	strb	r2, [r3, #0]
  }

  /* Add end bytes */
  sum += t;
 801404a:	89fb      	ldrh	r3, [r7, #14]
 801404c:	461a      	mov	r2, r3
 801404e:	697b      	ldr	r3, [r7, #20]
 8014050:	4413      	add	r3, r2
 8014052:	617b      	str	r3, [r7, #20]

  /* Fold 32-bit sum to 16 bits
     calling this twice is probably faster than if statements... */
  sum = FOLD_U32T(sum);
 8014054:	697b      	ldr	r3, [r7, #20]
 8014056:	0c1a      	lsrs	r2, r3, #16
 8014058:	697b      	ldr	r3, [r7, #20]
 801405a:	b29b      	uxth	r3, r3
 801405c:	4413      	add	r3, r2
 801405e:	617b      	str	r3, [r7, #20]
  sum = FOLD_U32T(sum);
 8014060:	697b      	ldr	r3, [r7, #20]
 8014062:	0c1a      	lsrs	r2, r3, #16
 8014064:	697b      	ldr	r3, [r7, #20]
 8014066:	b29b      	uxth	r3, r3
 8014068:	4413      	add	r3, r2
 801406a:	617b      	str	r3, [r7, #20]

  /* Swap if alignment was odd */
  if (odd) {
 801406c:	693b      	ldr	r3, [r7, #16]
 801406e:	2b00      	cmp	r3, #0
 8014070:	d007      	beq.n	8014082 <lwip_standard_chksum+0xaa>
    sum = SWAP_BYTES_IN_WORD(sum);
 8014072:	697b      	ldr	r3, [r7, #20]
 8014074:	021b      	lsls	r3, r3, #8
 8014076:	b29a      	uxth	r2, r3
 8014078:	697b      	ldr	r3, [r7, #20]
 801407a:	0a1b      	lsrs	r3, r3, #8
 801407c:	b2db      	uxtb	r3, r3
 801407e:	4313      	orrs	r3, r2
 8014080:	617b      	str	r3, [r7, #20]
  }

  return (u16_t)sum;
 8014082:	697b      	ldr	r3, [r7, #20]
 8014084:	b29b      	uxth	r3, r3
}
 8014086:	4618      	mov	r0, r3
 8014088:	3724      	adds	r7, #36	@ 0x24
 801408a:	46bd      	mov	sp, r7
 801408c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014090:	4770      	bx	lr

08014092 <inet_chksum>:
 * @return checksum (as u16_t) to be saved directly in the protocol header
 */

u16_t
inet_chksum(const void *dataptr, u16_t len)
{
 8014092:	b580      	push	{r7, lr}
 8014094:	b082      	sub	sp, #8
 8014096:	af00      	add	r7, sp, #0
 8014098:	6078      	str	r0, [r7, #4]
 801409a:	460b      	mov	r3, r1
 801409c:	807b      	strh	r3, [r7, #2]
  return (u16_t)~(unsigned int)LWIP_CHKSUM(dataptr, len);
 801409e:	887b      	ldrh	r3, [r7, #2]
 80140a0:	4619      	mov	r1, r3
 80140a2:	6878      	ldr	r0, [r7, #4]
 80140a4:	f7ff ff98 	bl	8013fd8 <lwip_standard_chksum>
 80140a8:	4603      	mov	r3, r0
 80140aa:	43db      	mvns	r3, r3
 80140ac:	b29b      	uxth	r3, r3
}
 80140ae:	4618      	mov	r0, r3
 80140b0:	3708      	adds	r7, #8
 80140b2:	46bd      	mov	sp, r7
 80140b4:	bd80      	pop	{r7, pc}

080140b6 <inet_chksum_pbuf>:
 * @param p pbuf chain over that the checksum should be calculated
 * @return checksum (as u16_t) to be saved directly in the protocol header
 */
u16_t
inet_chksum_pbuf(struct pbuf *p)
{
 80140b6:	b580      	push	{r7, lr}
 80140b8:	b086      	sub	sp, #24
 80140ba:	af00      	add	r7, sp, #0
 80140bc:	6078      	str	r0, [r7, #4]
  u32_t acc;
  struct pbuf *q;
  int swapped = 0;
 80140be:	2300      	movs	r3, #0
 80140c0:	60fb      	str	r3, [r7, #12]

  acc = 0;
 80140c2:	2300      	movs	r3, #0
 80140c4:	617b      	str	r3, [r7, #20]
  for (q = p; q != NULL; q = q->next) {
 80140c6:	687b      	ldr	r3, [r7, #4]
 80140c8:	613b      	str	r3, [r7, #16]
 80140ca:	e02b      	b.n	8014124 <inet_chksum_pbuf+0x6e>
    acc += LWIP_CHKSUM(q->payload, q->len);
 80140cc:	693b      	ldr	r3, [r7, #16]
 80140ce:	685a      	ldr	r2, [r3, #4]
 80140d0:	693b      	ldr	r3, [r7, #16]
 80140d2:	895b      	ldrh	r3, [r3, #10]
 80140d4:	4619      	mov	r1, r3
 80140d6:	4610      	mov	r0, r2
 80140d8:	f7ff ff7e 	bl	8013fd8 <lwip_standard_chksum>
 80140dc:	4603      	mov	r3, r0
 80140de:	461a      	mov	r2, r3
 80140e0:	697b      	ldr	r3, [r7, #20]
 80140e2:	4413      	add	r3, r2
 80140e4:	617b      	str	r3, [r7, #20]
    acc = FOLD_U32T(acc);
 80140e6:	697b      	ldr	r3, [r7, #20]
 80140e8:	0c1a      	lsrs	r2, r3, #16
 80140ea:	697b      	ldr	r3, [r7, #20]
 80140ec:	b29b      	uxth	r3, r3
 80140ee:	4413      	add	r3, r2
 80140f0:	617b      	str	r3, [r7, #20]
    if (q->len % 2 != 0) {
 80140f2:	693b      	ldr	r3, [r7, #16]
 80140f4:	895b      	ldrh	r3, [r3, #10]
 80140f6:	f003 0301 	and.w	r3, r3, #1
 80140fa:	b29b      	uxth	r3, r3
 80140fc:	2b00      	cmp	r3, #0
 80140fe:	d00e      	beq.n	801411e <inet_chksum_pbuf+0x68>
      swapped = !swapped;
 8014100:	68fb      	ldr	r3, [r7, #12]
 8014102:	2b00      	cmp	r3, #0
 8014104:	bf0c      	ite	eq
 8014106:	2301      	moveq	r3, #1
 8014108:	2300      	movne	r3, #0
 801410a:	b2db      	uxtb	r3, r3
 801410c:	60fb      	str	r3, [r7, #12]
      acc = SWAP_BYTES_IN_WORD(acc);
 801410e:	697b      	ldr	r3, [r7, #20]
 8014110:	021b      	lsls	r3, r3, #8
 8014112:	b29a      	uxth	r2, r3
 8014114:	697b      	ldr	r3, [r7, #20]
 8014116:	0a1b      	lsrs	r3, r3, #8
 8014118:	b2db      	uxtb	r3, r3
 801411a:	4313      	orrs	r3, r2
 801411c:	617b      	str	r3, [r7, #20]
  for (q = p; q != NULL; q = q->next) {
 801411e:	693b      	ldr	r3, [r7, #16]
 8014120:	681b      	ldr	r3, [r3, #0]
 8014122:	613b      	str	r3, [r7, #16]
 8014124:	693b      	ldr	r3, [r7, #16]
 8014126:	2b00      	cmp	r3, #0
 8014128:	d1d0      	bne.n	80140cc <inet_chksum_pbuf+0x16>
    }
  }

  if (swapped) {
 801412a:	68fb      	ldr	r3, [r7, #12]
 801412c:	2b00      	cmp	r3, #0
 801412e:	d007      	beq.n	8014140 <inet_chksum_pbuf+0x8a>
    acc = SWAP_BYTES_IN_WORD(acc);
 8014130:	697b      	ldr	r3, [r7, #20]
 8014132:	021b      	lsls	r3, r3, #8
 8014134:	b29a      	uxth	r2, r3
 8014136:	697b      	ldr	r3, [r7, #20]
 8014138:	0a1b      	lsrs	r3, r3, #8
 801413a:	b2db      	uxtb	r3, r3
 801413c:	4313      	orrs	r3, r2
 801413e:	617b      	str	r3, [r7, #20]
  }
  return (u16_t)~(acc & 0xffffUL);
 8014140:	697b      	ldr	r3, [r7, #20]
 8014142:	b29b      	uxth	r3, r3
 8014144:	43db      	mvns	r3, r3
 8014146:	b29b      	uxth	r3, r3
}
 8014148:	4618      	mov	r0, r3
 801414a:	3718      	adds	r7, #24
 801414c:	46bd      	mov	sp, r7
 801414e:	bd80      	pop	{r7, pc}

08014150 <lwip_init>:
 * Initialize all modules.
 * Use this in NO_SYS mode. Use tcpip_init() otherwise.
 */
void
lwip_init(void)
{
 8014150:	b580      	push	{r7, lr}
 8014152:	b082      	sub	sp, #8
 8014154:	af00      	add	r7, sp, #0
#ifndef LWIP_SKIP_CONST_CHECK
  int a = 0;
 8014156:	2300      	movs	r3, #0
 8014158:	607b      	str	r3, [r7, #4]
#endif

  /* Modules initialization */
  stats_init();
#if !NO_SYS
  sys_init();
 801415a:	f002 ff49 	bl	8016ff0 <sys_init>
#endif /* !NO_SYS */
  mem_init();
 801415e:	f001 f9eb 	bl	8015538 <mem_init>
  memp_init();
 8014162:	f001 fd43 	bl	8015bec <memp_init>
  pbuf_init();
  netif_init();
 8014166:	f001 fe4f 	bl	8015e08 <netif_init>
#endif /* LWIP_IPV4 */
#if LWIP_RAW
  raw_init();
#endif /* LWIP_RAW */
#if LWIP_UDP
  udp_init();
 801416a:	f008 fc31 	bl	801c9d0 <udp_init>
#endif /* LWIP_UDP */
#if LWIP_TCP
  tcp_init();
 801416e:	f002 ffbb 	bl	80170e8 <tcp_init>
#if PPP_SUPPORT
  ppp_init();
#endif

#if LWIP_TIMERS
  sys_timeouts_init();
 8014172:	f008 fb73 	bl	801c85c <sys_timeouts_init>
#endif /* LWIP_TIMERS */
}
 8014176:	bf00      	nop
 8014178:	3708      	adds	r7, #8
 801417a:	46bd      	mov	sp, r7
 801417c:	bd80      	pop	{r7, pc}
	...

08014180 <ip4_route>:
 * @param dest the destination IP address for which to find the route
 * @return the netif on which to send to reach dest
 */
struct netif *
ip4_route(const ip4_addr_t *dest)
{
 8014180:	b480      	push	{r7}
 8014182:	b085      	sub	sp, #20
 8014184:	af00      	add	r7, sp, #0
 8014186:	6078      	str	r0, [r7, #4]

  /* bug #54569: in case LWIP_SINGLE_NETIF=1 and LWIP_DEBUGF() disabled, the following loop is optimized away */
  LWIP_UNUSED_ARG(dest);

  /* iterate through netifs */
  NETIF_FOREACH(netif) {
 8014188:	4b33      	ldr	r3, [pc, #204]	@ (8014258 <ip4_route+0xd8>)
 801418a:	681b      	ldr	r3, [r3, #0]
 801418c:	60fb      	str	r3, [r7, #12]
 801418e:	e036      	b.n	80141fe <ip4_route+0x7e>
    /* is the netif up, does it have a link and a valid address? */
    if (netif_is_up(netif) && netif_is_link_up(netif) && !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8014190:	68fb      	ldr	r3, [r7, #12]
 8014192:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8014196:	f003 0301 	and.w	r3, r3, #1
 801419a:	b2db      	uxtb	r3, r3
 801419c:	2b00      	cmp	r3, #0
 801419e:	d02b      	beq.n	80141f8 <ip4_route+0x78>
 80141a0:	68fb      	ldr	r3, [r7, #12]
 80141a2:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80141a6:	089b      	lsrs	r3, r3, #2
 80141a8:	f003 0301 	and.w	r3, r3, #1
 80141ac:	b2db      	uxtb	r3, r3
 80141ae:	2b00      	cmp	r3, #0
 80141b0:	d022      	beq.n	80141f8 <ip4_route+0x78>
 80141b2:	68fb      	ldr	r3, [r7, #12]
 80141b4:	3304      	adds	r3, #4
 80141b6:	681b      	ldr	r3, [r3, #0]
 80141b8:	2b00      	cmp	r3, #0
 80141ba:	d01d      	beq.n	80141f8 <ip4_route+0x78>
      /* network mask matches? */
      if (ip4_addr_netcmp(dest, netif_ip4_addr(netif), netif_ip4_netmask(netif))) {
 80141bc:	687b      	ldr	r3, [r7, #4]
 80141be:	681a      	ldr	r2, [r3, #0]
 80141c0:	68fb      	ldr	r3, [r7, #12]
 80141c2:	3304      	adds	r3, #4
 80141c4:	681b      	ldr	r3, [r3, #0]
 80141c6:	405a      	eors	r2, r3
 80141c8:	68fb      	ldr	r3, [r7, #12]
 80141ca:	3308      	adds	r3, #8
 80141cc:	681b      	ldr	r3, [r3, #0]
 80141ce:	4013      	ands	r3, r2
 80141d0:	2b00      	cmp	r3, #0
 80141d2:	d101      	bne.n	80141d8 <ip4_route+0x58>
        /* return netif on which to forward IP packet */
        return netif;
 80141d4:	68fb      	ldr	r3, [r7, #12]
 80141d6:	e038      	b.n	801424a <ip4_route+0xca>
      }
      /* gateway matches on a non broadcast interface? (i.e. peer in a point to point interface) */
      if (((netif->flags & NETIF_FLAG_BROADCAST) == 0) && ip4_addr_cmp(dest, netif_ip4_gw(netif))) {
 80141d8:	68fb      	ldr	r3, [r7, #12]
 80141da:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80141de:	f003 0302 	and.w	r3, r3, #2
 80141e2:	2b00      	cmp	r3, #0
 80141e4:	d108      	bne.n	80141f8 <ip4_route+0x78>
 80141e6:	687b      	ldr	r3, [r7, #4]
 80141e8:	681a      	ldr	r2, [r3, #0]
 80141ea:	68fb      	ldr	r3, [r7, #12]
 80141ec:	330c      	adds	r3, #12
 80141ee:	681b      	ldr	r3, [r3, #0]
 80141f0:	429a      	cmp	r2, r3
 80141f2:	d101      	bne.n	80141f8 <ip4_route+0x78>
        /* return netif on which to forward IP packet */
        return netif;
 80141f4:	68fb      	ldr	r3, [r7, #12]
 80141f6:	e028      	b.n	801424a <ip4_route+0xca>
  NETIF_FOREACH(netif) {
 80141f8:	68fb      	ldr	r3, [r7, #12]
 80141fa:	681b      	ldr	r3, [r3, #0]
 80141fc:	60fb      	str	r3, [r7, #12]
 80141fe:	68fb      	ldr	r3, [r7, #12]
 8014200:	2b00      	cmp	r3, #0
 8014202:	d1c5      	bne.n	8014190 <ip4_route+0x10>
    return netif;
  }
#endif
#endif /* !LWIP_SINGLE_NETIF */

  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 8014204:	4b15      	ldr	r3, [pc, #84]	@ (801425c <ip4_route+0xdc>)
 8014206:	681b      	ldr	r3, [r3, #0]
 8014208:	2b00      	cmp	r3, #0
 801420a:	d01a      	beq.n	8014242 <ip4_route+0xc2>
 801420c:	4b13      	ldr	r3, [pc, #76]	@ (801425c <ip4_route+0xdc>)
 801420e:	681b      	ldr	r3, [r3, #0]
 8014210:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8014214:	f003 0301 	and.w	r3, r3, #1
 8014218:	2b00      	cmp	r3, #0
 801421a:	d012      	beq.n	8014242 <ip4_route+0xc2>
 801421c:	4b0f      	ldr	r3, [pc, #60]	@ (801425c <ip4_route+0xdc>)
 801421e:	681b      	ldr	r3, [r3, #0]
 8014220:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8014224:	f003 0304 	and.w	r3, r3, #4
 8014228:	2b00      	cmp	r3, #0
 801422a:	d00a      	beq.n	8014242 <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 801422c:	4b0b      	ldr	r3, [pc, #44]	@ (801425c <ip4_route+0xdc>)
 801422e:	681b      	ldr	r3, [r3, #0]
 8014230:	3304      	adds	r3, #4
 8014232:	681b      	ldr	r3, [r3, #0]
  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 8014234:	2b00      	cmp	r3, #0
 8014236:	d004      	beq.n	8014242 <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 8014238:	687b      	ldr	r3, [r7, #4]
 801423a:	681b      	ldr	r3, [r3, #0]
 801423c:	b2db      	uxtb	r3, r3
 801423e:	2b7f      	cmp	r3, #127	@ 0x7f
 8014240:	d101      	bne.n	8014246 <ip4_route+0xc6>
       If this is not good enough for you, use LWIP_HOOK_IP4_ROUTE() */
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_route: No route to %"U16_F".%"U16_F".%"U16_F".%"U16_F"\n",
                ip4_addr1_16(dest), ip4_addr2_16(dest), ip4_addr3_16(dest), ip4_addr4_16(dest)));
    IP_STATS_INC(ip.rterr);
    MIB2_STATS_INC(mib2.ipoutnoroutes);
    return NULL;
 8014242:	2300      	movs	r3, #0
 8014244:	e001      	b.n	801424a <ip4_route+0xca>
  }

  return netif_default;
 8014246:	4b05      	ldr	r3, [pc, #20]	@ (801425c <ip4_route+0xdc>)
 8014248:	681b      	ldr	r3, [r3, #0]
}
 801424a:	4618      	mov	r0, r3
 801424c:	3714      	adds	r7, #20
 801424e:	46bd      	mov	sp, r7
 8014250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014254:	4770      	bx	lr
 8014256:	bf00      	nop
 8014258:	2401ca20 	.word	0x2401ca20
 801425c:	2401ca24 	.word	0x2401ca24

08014260 <ip4_input_accept>:
#endif /* IP_FORWARD */

/** Return true if the current input packet should be accepted on this netif */
static int
ip4_input_accept(struct netif *netif)
{
 8014260:	b580      	push	{r7, lr}
 8014262:	b082      	sub	sp, #8
 8014264:	af00      	add	r7, sp, #0
 8014266:	6078      	str	r0, [r7, #4]
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(netif_ip4_addr(netif)) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ~ip4_addr_get_u32(netif_ip4_netmask(netif))));

  /* interface is up and configured? */
  if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 8014268:	687b      	ldr	r3, [r7, #4]
 801426a:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801426e:	f003 0301 	and.w	r3, r3, #1
 8014272:	b2db      	uxtb	r3, r3
 8014274:	2b00      	cmp	r3, #0
 8014276:	d016      	beq.n	80142a6 <ip4_input_accept+0x46>
 8014278:	687b      	ldr	r3, [r7, #4]
 801427a:	3304      	adds	r3, #4
 801427c:	681b      	ldr	r3, [r3, #0]
 801427e:	2b00      	cmp	r3, #0
 8014280:	d011      	beq.n	80142a6 <ip4_input_accept+0x46>
    /* unicast to this interface address? */
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 8014282:	4b0b      	ldr	r3, [pc, #44]	@ (80142b0 <ip4_input_accept+0x50>)
 8014284:	695a      	ldr	r2, [r3, #20]
 8014286:	687b      	ldr	r3, [r7, #4]
 8014288:	3304      	adds	r3, #4
 801428a:	681b      	ldr	r3, [r3, #0]
 801428c:	429a      	cmp	r2, r3
 801428e:	d008      	beq.n	80142a2 <ip4_input_accept+0x42>
        /* or broadcast on this interface network address? */
        ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 8014290:	4b07      	ldr	r3, [pc, #28]	@ (80142b0 <ip4_input_accept+0x50>)
 8014292:	695b      	ldr	r3, [r3, #20]
 8014294:	6879      	ldr	r1, [r7, #4]
 8014296:	4618      	mov	r0, r3
 8014298:	f000 fa08 	bl	80146ac <ip4_addr_isbroadcast_u32>
 801429c:	4603      	mov	r3, r0
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 801429e:	2b00      	cmp	r3, #0
 80142a0:	d001      	beq.n	80142a6 <ip4_input_accept+0x46>
#endif /* LWIP_NETIF_LOOPBACK && !LWIP_HAVE_LOOPIF */
       ) {
      LWIP_DEBUGF(IP_DEBUG, ("ip4_input: packet accepted on interface %c%c\n",
                             netif->name[0], netif->name[1]));
      /* accept on this netif */
      return 1;
 80142a2:	2301      	movs	r3, #1
 80142a4:	e000      	b.n	80142a8 <ip4_input_accept+0x48>
      /* accept on this netif */
      return 1;
    }
#endif /* LWIP_AUTOIP */
  }
  return 0;
 80142a6:	2300      	movs	r3, #0
}
 80142a8:	4618      	mov	r0, r3
 80142aa:	3708      	adds	r7, #8
 80142ac:	46bd      	mov	sp, r7
 80142ae:	bd80      	pop	{r7, pc}
 80142b0:	24019920 	.word	0x24019920

080142b4 <ip4_input>:
 * @return ERR_OK if the packet was processed (could return ERR_* if it wasn't
 *         processed, but currently always returns ERR_OK)
 */
err_t
ip4_input(struct pbuf *p, struct netif *inp)
{
 80142b4:	b580      	push	{r7, lr}
 80142b6:	b086      	sub	sp, #24
 80142b8:	af00      	add	r7, sp, #0
 80142ba:	6078      	str	r0, [r7, #4]
 80142bc:	6039      	str	r1, [r7, #0]

  IP_STATS_INC(ip.recv);
  MIB2_STATS_INC(mib2.ipinreceives);

  /* identify the IP header */
  iphdr = (struct ip_hdr *)p->payload;
 80142be:	687b      	ldr	r3, [r7, #4]
 80142c0:	685b      	ldr	r3, [r3, #4]
 80142c2:	617b      	str	r3, [r7, #20]
  if (IPH_V(iphdr) != 4) {
 80142c4:	697b      	ldr	r3, [r7, #20]
 80142c6:	781b      	ldrb	r3, [r3, #0]
 80142c8:	091b      	lsrs	r3, r3, #4
 80142ca:	b2db      	uxtb	r3, r3
 80142cc:	2b04      	cmp	r3, #4
 80142ce:	d004      	beq.n	80142da <ip4_input+0x26>
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_WARNING, ("IP packet dropped due to bad version number %"U16_F"\n", (u16_t)IPH_V(iphdr)));
    ip4_debug_print(p);
    pbuf_free(p);
 80142d0:	6878      	ldr	r0, [r7, #4]
 80142d2:	f002 fb7d 	bl	80169d0 <pbuf_free>
    IP_STATS_INC(ip.err);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipinhdrerrors);
    return ERR_OK;
 80142d6:	2300      	movs	r3, #0
 80142d8:	e107      	b.n	80144ea <ip4_input+0x236>
    return ERR_OK;
  }
#endif

  /* obtain IP header length in bytes */
  iphdr_hlen = IPH_HL_BYTES(iphdr);
 80142da:	697b      	ldr	r3, [r7, #20]
 80142dc:	781b      	ldrb	r3, [r3, #0]
 80142de:	f003 030f 	and.w	r3, r3, #15
 80142e2:	b2db      	uxtb	r3, r3
 80142e4:	009b      	lsls	r3, r3, #2
 80142e6:	b2db      	uxtb	r3, r3
 80142e8:	81fb      	strh	r3, [r7, #14]
  /* obtain ip length in bytes */
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 80142ea:	697b      	ldr	r3, [r7, #20]
 80142ec:	885b      	ldrh	r3, [r3, #2]
 80142ee:	b29b      	uxth	r3, r3
 80142f0:	4618      	mov	r0, r3
 80142f2:	f7fe fc9b 	bl	8012c2c <lwip_htons>
 80142f6:	4603      	mov	r3, r0
 80142f8:	81bb      	strh	r3, [r7, #12]

  /* Trim pbuf. This is especially required for packets < 60 bytes. */
  if (iphdr_len < p->tot_len) {
 80142fa:	687b      	ldr	r3, [r7, #4]
 80142fc:	891b      	ldrh	r3, [r3, #8]
 80142fe:	89ba      	ldrh	r2, [r7, #12]
 8014300:	429a      	cmp	r2, r3
 8014302:	d204      	bcs.n	801430e <ip4_input+0x5a>
    pbuf_realloc(p, iphdr_len);
 8014304:	89bb      	ldrh	r3, [r7, #12]
 8014306:	4619      	mov	r1, r3
 8014308:	6878      	ldr	r0, [r7, #4]
 801430a:	f002 f9db 	bl	80166c4 <pbuf_realloc>
  }

  /* header length exceeds first pbuf length, or ip length exceeds total pbuf length? */
  if ((iphdr_hlen > p->len) || (iphdr_len > p->tot_len) || (iphdr_hlen < IP_HLEN)) {
 801430e:	687b      	ldr	r3, [r7, #4]
 8014310:	895b      	ldrh	r3, [r3, #10]
 8014312:	89fa      	ldrh	r2, [r7, #14]
 8014314:	429a      	cmp	r2, r3
 8014316:	d807      	bhi.n	8014328 <ip4_input+0x74>
 8014318:	687b      	ldr	r3, [r7, #4]
 801431a:	891b      	ldrh	r3, [r3, #8]
 801431c:	89ba      	ldrh	r2, [r7, #12]
 801431e:	429a      	cmp	r2, r3
 8014320:	d802      	bhi.n	8014328 <ip4_input+0x74>
 8014322:	89fb      	ldrh	r3, [r7, #14]
 8014324:	2b13      	cmp	r3, #19
 8014326:	d804      	bhi.n	8014332 <ip4_input+0x7e>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                  ("IP (len %"U16_F") is longer than pbuf (len %"U16_F"), IP packet dropped.\n",
                   iphdr_len, p->tot_len));
    }
    /* free (drop) packet pbufs */
    pbuf_free(p);
 8014328:	6878      	ldr	r0, [r7, #4]
 801432a:	f002 fb51 	bl	80169d0 <pbuf_free>
    IP_STATS_INC(ip.lenerr);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipindiscards);
    return ERR_OK;
 801432e:	2300      	movs	r3, #0
 8014330:	e0db      	b.n	80144ea <ip4_input+0x236>
    }
  }
#endif

  /* copy IP addresses to aligned ip_addr_t */
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 8014332:	697b      	ldr	r3, [r7, #20]
 8014334:	691b      	ldr	r3, [r3, #16]
 8014336:	4a6f      	ldr	r2, [pc, #444]	@ (80144f4 <ip4_input+0x240>)
 8014338:	6153      	str	r3, [r2, #20]
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 801433a:	697b      	ldr	r3, [r7, #20]
 801433c:	68db      	ldr	r3, [r3, #12]
 801433e:	4a6d      	ldr	r2, [pc, #436]	@ (80144f4 <ip4_input+0x240>)
 8014340:	6113      	str	r3, [r2, #16]

  /* match packet against an interface, i.e. is this packet for us? */
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8014342:	4b6c      	ldr	r3, [pc, #432]	@ (80144f4 <ip4_input+0x240>)
 8014344:	695b      	ldr	r3, [r3, #20]
 8014346:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 801434a:	2be0      	cmp	r3, #224	@ 0xe0
 801434c:	d112      	bne.n	8014374 <ip4_input+0xc0>
      netif = inp;
    } else {
      netif = NULL;
    }
#else /* LWIP_IGMP */
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 801434e:	683b      	ldr	r3, [r7, #0]
 8014350:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8014354:	f003 0301 	and.w	r3, r3, #1
 8014358:	b2db      	uxtb	r3, r3
 801435a:	2b00      	cmp	r3, #0
 801435c:	d007      	beq.n	801436e <ip4_input+0xba>
 801435e:	683b      	ldr	r3, [r7, #0]
 8014360:	3304      	adds	r3, #4
 8014362:	681b      	ldr	r3, [r3, #0]
 8014364:	2b00      	cmp	r3, #0
 8014366:	d002      	beq.n	801436e <ip4_input+0xba>
      netif = inp;
 8014368:	683b      	ldr	r3, [r7, #0]
 801436a:	613b      	str	r3, [r7, #16]
 801436c:	e02a      	b.n	80143c4 <ip4_input+0x110>
    } else {
      netif = NULL;
 801436e:	2300      	movs	r3, #0
 8014370:	613b      	str	r3, [r7, #16]
 8014372:	e027      	b.n	80143c4 <ip4_input+0x110>
    }
#endif /* LWIP_IGMP */
  } else {
    /* start trying with inp. if that's not acceptable, start walking the
       list of configured netifs. */
    if (ip4_input_accept(inp)) {
 8014374:	6838      	ldr	r0, [r7, #0]
 8014376:	f7ff ff73 	bl	8014260 <ip4_input_accept>
 801437a:	4603      	mov	r3, r0
 801437c:	2b00      	cmp	r3, #0
 801437e:	d002      	beq.n	8014386 <ip4_input+0xd2>
      netif = inp;
 8014380:	683b      	ldr	r3, [r7, #0]
 8014382:	613b      	str	r3, [r7, #16]
 8014384:	e01e      	b.n	80143c4 <ip4_input+0x110>
    } else {
      netif = NULL;
 8014386:	2300      	movs	r3, #0
 8014388:	613b      	str	r3, [r7, #16]
#if !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF
      /* Packets sent to the loopback address must not be accepted on an
       * interface that does not have the loopback address assigned to it,
       * unless a non-loopback interface is used for loopback traffic. */
      if (!ip4_addr_isloopback(ip4_current_dest_addr()))
 801438a:	4b5a      	ldr	r3, [pc, #360]	@ (80144f4 <ip4_input+0x240>)
 801438c:	695b      	ldr	r3, [r3, #20]
 801438e:	b2db      	uxtb	r3, r3
 8014390:	2b7f      	cmp	r3, #127	@ 0x7f
 8014392:	d017      	beq.n	80143c4 <ip4_input+0x110>
#endif /* !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF */
      {
#if !LWIP_SINGLE_NETIF
        NETIF_FOREACH(netif) {
 8014394:	4b58      	ldr	r3, [pc, #352]	@ (80144f8 <ip4_input+0x244>)
 8014396:	681b      	ldr	r3, [r3, #0]
 8014398:	613b      	str	r3, [r7, #16]
 801439a:	e00e      	b.n	80143ba <ip4_input+0x106>
          if (netif == inp) {
 801439c:	693a      	ldr	r2, [r7, #16]
 801439e:	683b      	ldr	r3, [r7, #0]
 80143a0:	429a      	cmp	r2, r3
 80143a2:	d006      	beq.n	80143b2 <ip4_input+0xfe>
            /* we checked that before already */
            continue;
          }
          if (ip4_input_accept(netif)) {
 80143a4:	6938      	ldr	r0, [r7, #16]
 80143a6:	f7ff ff5b 	bl	8014260 <ip4_input_accept>
 80143aa:	4603      	mov	r3, r0
 80143ac:	2b00      	cmp	r3, #0
 80143ae:	d108      	bne.n	80143c2 <ip4_input+0x10e>
 80143b0:	e000      	b.n	80143b4 <ip4_input+0x100>
            continue;
 80143b2:	bf00      	nop
        NETIF_FOREACH(netif) {
 80143b4:	693b      	ldr	r3, [r7, #16]
 80143b6:	681b      	ldr	r3, [r3, #0]
 80143b8:	613b      	str	r3, [r7, #16]
 80143ba:	693b      	ldr	r3, [r7, #16]
 80143bc:	2b00      	cmp	r3, #0
 80143be:	d1ed      	bne.n	801439c <ip4_input+0xe8>
 80143c0:	e000      	b.n	80143c4 <ip4_input+0x110>
            break;
 80143c2:	bf00      	nop
      && !ip4_addr_isany_val(*ip4_current_src_addr())
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING */
     )
#endif /* LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING */
  {
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 80143c4:	4b4b      	ldr	r3, [pc, #300]	@ (80144f4 <ip4_input+0x240>)
 80143c6:	691b      	ldr	r3, [r3, #16]
 80143c8:	6839      	ldr	r1, [r7, #0]
 80143ca:	4618      	mov	r0, r3
 80143cc:	f000 f96e 	bl	80146ac <ip4_addr_isbroadcast_u32>
 80143d0:	4603      	mov	r3, r0
 80143d2:	2b00      	cmp	r3, #0
 80143d4:	d105      	bne.n	80143e2 <ip4_input+0x12e>
        (ip4_addr_ismulticast(ip4_current_src_addr()))) {
 80143d6:	4b47      	ldr	r3, [pc, #284]	@ (80144f4 <ip4_input+0x240>)
 80143d8:	691b      	ldr	r3, [r3, #16]
 80143da:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 80143de:	2be0      	cmp	r3, #224	@ 0xe0
 80143e0:	d104      	bne.n	80143ec <ip4_input+0x138>
      /* packet source is not valid */
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("ip4_input: packet source is not valid.\n"));
      /* free (drop) packet pbufs */
      pbuf_free(p);
 80143e2:	6878      	ldr	r0, [r7, #4]
 80143e4:	f002 faf4 	bl	80169d0 <pbuf_free>
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
      return ERR_OK;
 80143e8:	2300      	movs	r3, #0
 80143ea:	e07e      	b.n	80144ea <ip4_input+0x236>
    }
  }

  /* packet not for us? */
  if (netif == NULL) {
 80143ec:	693b      	ldr	r3, [r7, #16]
 80143ee:	2b00      	cmp	r3, #0
 80143f0:	d104      	bne.n	80143fc <ip4_input+0x148>
    {
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
    }
    pbuf_free(p);
 80143f2:	6878      	ldr	r0, [r7, #4]
 80143f4:	f002 faec 	bl	80169d0 <pbuf_free>
    return ERR_OK;
 80143f8:	2300      	movs	r3, #0
 80143fa:	e076      	b.n	80144ea <ip4_input+0x236>
  }
  /* packet consists of multiple fragments? */
  if ((IPH_OFFSET(iphdr) & PP_HTONS(IP_OFFMASK | IP_MF)) != 0) {
 80143fc:	697b      	ldr	r3, [r7, #20]
 80143fe:	88db      	ldrh	r3, [r3, #6]
 8014400:	b29b      	uxth	r3, r3
 8014402:	461a      	mov	r2, r3
 8014404:	f64f 733f 	movw	r3, #65343	@ 0xff3f
 8014408:	4013      	ands	r3, r2
 801440a:	2b00      	cmp	r3, #0
 801440c:	d00b      	beq.n	8014426 <ip4_input+0x172>
#if IP_REASSEMBLY /* packet fragment reassembly code present? */
    LWIP_DEBUGF(IP_DEBUG, ("IP packet is a fragment (id=0x%04"X16_F" tot_len=%"U16_F" len=%"U16_F" MF=%"U16_F" offset=%"U16_F"), calling ip4_reass()\n",
                           lwip_ntohs(IPH_ID(iphdr)), p->tot_len, lwip_ntohs(IPH_LEN(iphdr)), (u16_t)!!(IPH_OFFSET(iphdr) & PP_HTONS(IP_MF)), (u16_t)((lwip_ntohs(IPH_OFFSET(iphdr)) & IP_OFFMASK) * 8)));
    /* reassemble the packet*/
    p = ip4_reass(p);
 801440e:	6878      	ldr	r0, [r7, #4]
 8014410:	f000 fc92 	bl	8014d38 <ip4_reass>
 8014414:	6078      	str	r0, [r7, #4]
    /* packet not fully reassembled yet? */
    if (p == NULL) {
 8014416:	687b      	ldr	r3, [r7, #4]
 8014418:	2b00      	cmp	r3, #0
 801441a:	d101      	bne.n	8014420 <ip4_input+0x16c>
      return ERR_OK;
 801441c:	2300      	movs	r3, #0
 801441e:	e064      	b.n	80144ea <ip4_input+0x236>
    }
    iphdr = (const struct ip_hdr *)p->payload;
 8014420:	687b      	ldr	r3, [r7, #4]
 8014422:	685b      	ldr	r3, [r3, #4]
 8014424:	617b      	str	r3, [r7, #20]
  /* send to upper layers */
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: \n"));
  ip4_debug_print(p);
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: p->len %"U16_F" p->tot_len %"U16_F"\n", p->len, p->tot_len));

  ip_data.current_netif = netif;
 8014426:	4a33      	ldr	r2, [pc, #204]	@ (80144f4 <ip4_input+0x240>)
 8014428:	693b      	ldr	r3, [r7, #16]
 801442a:	6013      	str	r3, [r2, #0]
  ip_data.current_input_netif = inp;
 801442c:	4a31      	ldr	r2, [pc, #196]	@ (80144f4 <ip4_input+0x240>)
 801442e:	683b      	ldr	r3, [r7, #0]
 8014430:	6053      	str	r3, [r2, #4]
  ip_data.current_ip4_header = iphdr;
 8014432:	4a30      	ldr	r2, [pc, #192]	@ (80144f4 <ip4_input+0x240>)
 8014434:	697b      	ldr	r3, [r7, #20]
 8014436:	6093      	str	r3, [r2, #8]
  ip_data.current_ip_header_tot_len = IPH_HL_BYTES(iphdr);
 8014438:	697b      	ldr	r3, [r7, #20]
 801443a:	781b      	ldrb	r3, [r3, #0]
 801443c:	f003 030f 	and.w	r3, r3, #15
 8014440:	b2db      	uxtb	r3, r3
 8014442:	009b      	lsls	r3, r3, #2
 8014444:	b2db      	uxtb	r3, r3
 8014446:	461a      	mov	r2, r3
 8014448:	4b2a      	ldr	r3, [pc, #168]	@ (80144f4 <ip4_input+0x240>)
 801444a:	819a      	strh	r2, [r3, #12]
  /* raw input did not eat the packet? */
  raw_status = raw_input(p, inp);
  if (raw_status != RAW_INPUT_EATEN)
#endif /* LWIP_RAW */
  {
    pbuf_remove_header(p, iphdr_hlen); /* Move to payload, no check necessary. */
 801444c:	89fb      	ldrh	r3, [r7, #14]
 801444e:	4619      	mov	r1, r3
 8014450:	6878      	ldr	r0, [r7, #4]
 8014452:	f002 fa37 	bl	80168c4 <pbuf_remove_header>

    switch (IPH_PROTO(iphdr)) {
 8014456:	697b      	ldr	r3, [r7, #20]
 8014458:	7a5b      	ldrb	r3, [r3, #9]
 801445a:	2b11      	cmp	r3, #17
 801445c:	d006      	beq.n	801446c <ip4_input+0x1b8>
 801445e:	2b11      	cmp	r3, #17
 8014460:	dc13      	bgt.n	801448a <ip4_input+0x1d6>
 8014462:	2b01      	cmp	r3, #1
 8014464:	d00c      	beq.n	8014480 <ip4_input+0x1cc>
 8014466:	2b06      	cmp	r3, #6
 8014468:	d005      	beq.n	8014476 <ip4_input+0x1c2>
 801446a:	e00e      	b.n	801448a <ip4_input+0x1d6>
      case IP_PROTO_UDP:
#if LWIP_UDPLITE
      case IP_PROTO_UDPLITE:
#endif /* LWIP_UDPLITE */
        MIB2_STATS_INC(mib2.ipindelivers);
        udp_input(p, inp);
 801446c:	6839      	ldr	r1, [r7, #0]
 801446e:	6878      	ldr	r0, [r7, #4]
 8014470:	f008 fb24 	bl	801cabc <udp_input>
        break;
 8014474:	e026      	b.n	80144c4 <ip4_input+0x210>
#endif /* LWIP_UDP */
#if LWIP_TCP
      case IP_PROTO_TCP:
        MIB2_STATS_INC(mib2.ipindelivers);
        tcp_input(p, inp);
 8014476:	6839      	ldr	r1, [r7, #0]
 8014478:	6878      	ldr	r0, [r7, #4]
 801447a:	f004 f9d1 	bl	8018820 <tcp_input>
        break;
 801447e:	e021      	b.n	80144c4 <ip4_input+0x210>
#endif /* LWIP_TCP */
#if LWIP_ICMP
      case IP_PROTO_ICMP:
        MIB2_STATS_INC(mib2.ipindelivers);
        icmp_input(p, inp);
 8014480:	6839      	ldr	r1, [r7, #0]
 8014482:	6878      	ldr	r0, [r7, #4]
 8014484:	f7ff fbf4 	bl	8013c70 <icmp_input>
        break;
 8014488:	e01c      	b.n	80144c4 <ip4_input+0x210>
        } else
#endif /* LWIP_RAW */
        {
#if LWIP_ICMP
          /* send ICMP destination protocol unreachable unless is was a broadcast */
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 801448a:	4b1a      	ldr	r3, [pc, #104]	@ (80144f4 <ip4_input+0x240>)
 801448c:	695b      	ldr	r3, [r3, #20]
 801448e:	6939      	ldr	r1, [r7, #16]
 8014490:	4618      	mov	r0, r3
 8014492:	f000 f90b 	bl	80146ac <ip4_addr_isbroadcast_u32>
 8014496:	4603      	mov	r3, r0
 8014498:	2b00      	cmp	r3, #0
 801449a:	d10f      	bne.n	80144bc <ip4_input+0x208>
              !ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801449c:	4b15      	ldr	r3, [pc, #84]	@ (80144f4 <ip4_input+0x240>)
 801449e:	695b      	ldr	r3, [r3, #20]
 80144a0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 80144a4:	2be0      	cmp	r3, #224	@ 0xe0
 80144a6:	d009      	beq.n	80144bc <ip4_input+0x208>
            pbuf_header_force(p, (s16_t)iphdr_hlen); /* Move to ip header, no check necessary. */
 80144a8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80144ac:	4619      	mov	r1, r3
 80144ae:	6878      	ldr	r0, [r7, #4]
 80144b0:	f002 fa7b 	bl	80169aa <pbuf_header_force>
            icmp_dest_unreach(p, ICMP_DUR_PROTO);
 80144b4:	2102      	movs	r1, #2
 80144b6:	6878      	ldr	r0, [r7, #4]
 80144b8:	f7ff fcfa 	bl	8013eb0 <icmp_dest_unreach>

          IP_STATS_INC(ip.proterr);
          IP_STATS_INC(ip.drop);
          MIB2_STATS_INC(mib2.ipinunknownprotos);
        }
        pbuf_free(p);
 80144bc:	6878      	ldr	r0, [r7, #4]
 80144be:	f002 fa87 	bl	80169d0 <pbuf_free>
        break;
 80144c2:	bf00      	nop
    }
  }

  /* @todo: this is not really necessary... */
  ip_data.current_netif = NULL;
 80144c4:	4b0b      	ldr	r3, [pc, #44]	@ (80144f4 <ip4_input+0x240>)
 80144c6:	2200      	movs	r2, #0
 80144c8:	601a      	str	r2, [r3, #0]
  ip_data.current_input_netif = NULL;
 80144ca:	4b0a      	ldr	r3, [pc, #40]	@ (80144f4 <ip4_input+0x240>)
 80144cc:	2200      	movs	r2, #0
 80144ce:	605a      	str	r2, [r3, #4]
  ip_data.current_ip4_header = NULL;
 80144d0:	4b08      	ldr	r3, [pc, #32]	@ (80144f4 <ip4_input+0x240>)
 80144d2:	2200      	movs	r2, #0
 80144d4:	609a      	str	r2, [r3, #8]
  ip_data.current_ip_header_tot_len = 0;
 80144d6:	4b07      	ldr	r3, [pc, #28]	@ (80144f4 <ip4_input+0x240>)
 80144d8:	2200      	movs	r2, #0
 80144da:	819a      	strh	r2, [r3, #12]
  ip4_addr_set_any(ip4_current_src_addr());
 80144dc:	4b05      	ldr	r3, [pc, #20]	@ (80144f4 <ip4_input+0x240>)
 80144de:	2200      	movs	r2, #0
 80144e0:	611a      	str	r2, [r3, #16]
  ip4_addr_set_any(ip4_current_dest_addr());
 80144e2:	4b04      	ldr	r3, [pc, #16]	@ (80144f4 <ip4_input+0x240>)
 80144e4:	2200      	movs	r2, #0
 80144e6:	615a      	str	r2, [r3, #20]

  return ERR_OK;
 80144e8:	2300      	movs	r3, #0
}
 80144ea:	4618      	mov	r0, r3
 80144ec:	3718      	adds	r7, #24
 80144ee:	46bd      	mov	sp, r7
 80144f0:	bd80      	pop	{r7, pc}
 80144f2:	bf00      	nop
 80144f4:	24019920 	.word	0x24019920
 80144f8:	2401ca20 	.word	0x2401ca20

080144fc <ip4_output_if>:
 */
err_t
ip4_output_if(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
              u8_t ttl, u8_t tos,
              u8_t proto, struct netif *netif)
{
 80144fc:	b580      	push	{r7, lr}
 80144fe:	b08a      	sub	sp, #40	@ 0x28
 8014500:	af04      	add	r7, sp, #16
 8014502:	60f8      	str	r0, [r7, #12]
 8014504:	60b9      	str	r1, [r7, #8]
 8014506:	607a      	str	r2, [r7, #4]
 8014508:	70fb      	strb	r3, [r7, #3]
ip4_output_if_opt(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos, u8_t proto, struct netif *netif, void *ip_options,
                  u16_t optlen)
{
#endif /* IP_OPTIONS_SEND */
  const ip4_addr_t *src_used = src;
 801450a:	68bb      	ldr	r3, [r7, #8]
 801450c:	617b      	str	r3, [r7, #20]
  if (dest != LWIP_IP_HDRINCL) {
 801450e:	687b      	ldr	r3, [r7, #4]
 8014510:	2b00      	cmp	r3, #0
 8014512:	d009      	beq.n	8014528 <ip4_output_if+0x2c>
    if (ip4_addr_isany(src)) {
 8014514:	68bb      	ldr	r3, [r7, #8]
 8014516:	2b00      	cmp	r3, #0
 8014518:	d003      	beq.n	8014522 <ip4_output_if+0x26>
 801451a:	68bb      	ldr	r3, [r7, #8]
 801451c:	681b      	ldr	r3, [r3, #0]
 801451e:	2b00      	cmp	r3, #0
 8014520:	d102      	bne.n	8014528 <ip4_output_if+0x2c>
      src_used = netif_ip4_addr(netif);
 8014522:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014524:	3304      	adds	r3, #4
 8014526:	617b      	str	r3, [r7, #20]

#if IP_OPTIONS_SEND
  return ip4_output_if_opt_src(p, src_used, dest, ttl, tos, proto, netif,
                               ip_options, optlen);
#else /* IP_OPTIONS_SEND */
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 8014528:	78fa      	ldrb	r2, [r7, #3]
 801452a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801452c:	9302      	str	r3, [sp, #8]
 801452e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8014532:	9301      	str	r3, [sp, #4]
 8014534:	f897 3020 	ldrb.w	r3, [r7, #32]
 8014538:	9300      	str	r3, [sp, #0]
 801453a:	4613      	mov	r3, r2
 801453c:	687a      	ldr	r2, [r7, #4]
 801453e:	6979      	ldr	r1, [r7, #20]
 8014540:	68f8      	ldr	r0, [r7, #12]
 8014542:	f000 f805 	bl	8014550 <ip4_output_if_src>
 8014546:	4603      	mov	r3, r0
#endif /* IP_OPTIONS_SEND */
}
 8014548:	4618      	mov	r0, r3
 801454a:	3718      	adds	r7, #24
 801454c:	46bd      	mov	sp, r7
 801454e:	bd80      	pop	{r7, pc}

08014550 <ip4_output_if_src>:
 */
err_t
ip4_output_if_src(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos,
                  u8_t proto, struct netif *netif)
{
 8014550:	b580      	push	{r7, lr}
 8014552:	b088      	sub	sp, #32
 8014554:	af00      	add	r7, sp, #0
 8014556:	60f8      	str	r0, [r7, #12]
 8014558:	60b9      	str	r1, [r7, #8]
 801455a:	607a      	str	r2, [r7, #4]
 801455c:	70fb      	strb	r3, [r7, #3]
#if CHECKSUM_GEN_IP_INLINE
  u32_t chk_sum = 0;
#endif /* CHECKSUM_GEN_IP_INLINE */

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 801455e:	68fb      	ldr	r3, [r7, #12]
 8014560:	7b9b      	ldrb	r3, [r3, #14]
 8014562:	2b01      	cmp	r3, #1
 8014564:	d006      	beq.n	8014574 <ip4_output_if_src+0x24>
 8014566:	4b4b      	ldr	r3, [pc, #300]	@ (8014694 <ip4_output_if_src+0x144>)
 8014568:	f44f 7255 	mov.w	r2, #852	@ 0x354
 801456c:	494a      	ldr	r1, [pc, #296]	@ (8014698 <ip4_output_if_src+0x148>)
 801456e:	484b      	ldr	r0, [pc, #300]	@ (801469c <ip4_output_if_src+0x14c>)
 8014570:	f00a fae4 	bl	801eb3c <iprintf>

  MIB2_STATS_INC(mib2.ipoutrequests);

  /* Should the IP header be generated or is it already included in p? */
  if (dest != LWIP_IP_HDRINCL) {
 8014574:	687b      	ldr	r3, [r7, #4]
 8014576:	2b00      	cmp	r3, #0
 8014578:	d060      	beq.n	801463c <ip4_output_if_src+0xec>
    u16_t ip_hlen = IP_HLEN;
 801457a:	2314      	movs	r3, #20
 801457c:	837b      	strh	r3, [r7, #26]
      }
#endif /* CHECKSUM_GEN_IP_INLINE */
    }
#endif /* IP_OPTIONS_SEND */
    /* generate IP header */
    if (pbuf_add_header(p, IP_HLEN)) {
 801457e:	2114      	movs	r1, #20
 8014580:	68f8      	ldr	r0, [r7, #12]
 8014582:	f002 f98f 	bl	80168a4 <pbuf_add_header>
 8014586:	4603      	mov	r3, r0
 8014588:	2b00      	cmp	r3, #0
 801458a:	d002      	beq.n	8014592 <ip4_output_if_src+0x42>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: not enough room for IP header in pbuf\n"));

      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 801458c:	f06f 0301 	mvn.w	r3, #1
 8014590:	e07c      	b.n	801468c <ip4_output_if_src+0x13c>
    }

    iphdr = (struct ip_hdr *)p->payload;
 8014592:	68fb      	ldr	r3, [r7, #12]
 8014594:	685b      	ldr	r3, [r3, #4]
 8014596:	61fb      	str	r3, [r7, #28]
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 8014598:	68fb      	ldr	r3, [r7, #12]
 801459a:	895b      	ldrh	r3, [r3, #10]
 801459c:	2b13      	cmp	r3, #19
 801459e:	d806      	bhi.n	80145ae <ip4_output_if_src+0x5e>
 80145a0:	4b3c      	ldr	r3, [pc, #240]	@ (8014694 <ip4_output_if_src+0x144>)
 80145a2:	f44f 7262 	mov.w	r2, #904	@ 0x388
 80145a6:	493e      	ldr	r1, [pc, #248]	@ (80146a0 <ip4_output_if_src+0x150>)
 80145a8:	483c      	ldr	r0, [pc, #240]	@ (801469c <ip4_output_if_src+0x14c>)
 80145aa:	f00a fac7 	bl	801eb3c <iprintf>
                (p->len >= sizeof(struct ip_hdr)));

    IPH_TTL_SET(iphdr, ttl);
 80145ae:	69fb      	ldr	r3, [r7, #28]
 80145b0:	78fa      	ldrb	r2, [r7, #3]
 80145b2:	721a      	strb	r2, [r3, #8]
    IPH_PROTO_SET(iphdr, proto);
 80145b4:	69fb      	ldr	r3, [r7, #28]
 80145b6:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 80145ba:	725a      	strb	r2, [r3, #9]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(proto | (ttl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */

    /* dest cannot be NULL here */
    ip4_addr_copy(iphdr->dest, *dest);
 80145bc:	687b      	ldr	r3, [r7, #4]
 80145be:	681a      	ldr	r2, [r3, #0]
 80145c0:	69fb      	ldr	r3, [r7, #28]
 80145c2:	611a      	str	r2, [r3, #16]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += ip4_addr_get_u32(&iphdr->dest) & 0xFFFF;
    chk_sum += ip4_addr_get_u32(&iphdr->dest) >> 16;
#endif /* CHECKSUM_GEN_IP_INLINE */

    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 80145c4:	8b7b      	ldrh	r3, [r7, #26]
 80145c6:	089b      	lsrs	r3, r3, #2
 80145c8:	b29b      	uxth	r3, r3
 80145ca:	b2db      	uxtb	r3, r3
 80145cc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80145d0:	b2da      	uxtb	r2, r3
 80145d2:	69fb      	ldr	r3, [r7, #28]
 80145d4:	701a      	strb	r2, [r3, #0]
    IPH_TOS_SET(iphdr, tos);
 80145d6:	69fb      	ldr	r3, [r7, #28]
 80145d8:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 80145dc:	705a      	strb	r2, [r3, #1]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 80145de:	68fb      	ldr	r3, [r7, #12]
 80145e0:	891b      	ldrh	r3, [r3, #8]
 80145e2:	4618      	mov	r0, r3
 80145e4:	f7fe fb22 	bl	8012c2c <lwip_htons>
 80145e8:	4603      	mov	r3, r0
 80145ea:	461a      	mov	r2, r3
 80145ec:	69fb      	ldr	r3, [r7, #28]
 80145ee:	805a      	strh	r2, [r3, #2]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_len;
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_OFFSET_SET(iphdr, 0);
 80145f0:	69fb      	ldr	r3, [r7, #28]
 80145f2:	2200      	movs	r2, #0
 80145f4:	719a      	strb	r2, [r3, #6]
 80145f6:	2200      	movs	r2, #0
 80145f8:	71da      	strb	r2, [r3, #7]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 80145fa:	4b2a      	ldr	r3, [pc, #168]	@ (80146a4 <ip4_output_if_src+0x154>)
 80145fc:	881b      	ldrh	r3, [r3, #0]
 80145fe:	4618      	mov	r0, r3
 8014600:	f7fe fb14 	bl	8012c2c <lwip_htons>
 8014604:	4603      	mov	r3, r0
 8014606:	461a      	mov	r2, r3
 8014608:	69fb      	ldr	r3, [r7, #28]
 801460a:	809a      	strh	r2, [r3, #4]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_id;
#endif /* CHECKSUM_GEN_IP_INLINE */
    ++ip_id;
 801460c:	4b25      	ldr	r3, [pc, #148]	@ (80146a4 <ip4_output_if_src+0x154>)
 801460e:	881b      	ldrh	r3, [r3, #0]
 8014610:	3301      	adds	r3, #1
 8014612:	b29a      	uxth	r2, r3
 8014614:	4b23      	ldr	r3, [pc, #140]	@ (80146a4 <ip4_output_if_src+0x154>)
 8014616:	801a      	strh	r2, [r3, #0]

    if (src == NULL) {
 8014618:	68bb      	ldr	r3, [r7, #8]
 801461a:	2b00      	cmp	r3, #0
 801461c:	d104      	bne.n	8014628 <ip4_output_if_src+0xd8>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
 801461e:	4b22      	ldr	r3, [pc, #136]	@ (80146a8 <ip4_output_if_src+0x158>)
 8014620:	681a      	ldr	r2, [r3, #0]
 8014622:	69fb      	ldr	r3, [r7, #28]
 8014624:	60da      	str	r2, [r3, #12]
 8014626:	e003      	b.n	8014630 <ip4_output_if_src+0xe0>
    } else {
      /* src cannot be NULL here */
      ip4_addr_copy(iphdr->src, *src);
 8014628:	68bb      	ldr	r3, [r7, #8]
 801462a:	681a      	ldr	r2, [r3, #0]
 801462c:	69fb      	ldr	r3, [r7, #28]
 801462e:	60da      	str	r2, [r3, #12]
    else {
      IPH_CHKSUM_SET(iphdr, 0);
    }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF*/
#else /* CHECKSUM_GEN_IP_INLINE */
    IPH_CHKSUM_SET(iphdr, 0);
 8014630:	69fb      	ldr	r3, [r7, #28]
 8014632:	2200      	movs	r2, #0
 8014634:	729a      	strb	r2, [r3, #10]
 8014636:	2200      	movs	r2, #0
 8014638:	72da      	strb	r2, [r3, #11]
 801463a:	e00f      	b.n	801465c <ip4_output_if_src+0x10c>
    }
#endif /* CHECKSUM_GEN_IP */
#endif /* CHECKSUM_GEN_IP_INLINE */
  } else {
    /* IP header already included in p */
    if (p->len < IP_HLEN) {
 801463c:	68fb      	ldr	r3, [r7, #12]
 801463e:	895b      	ldrh	r3, [r3, #10]
 8014640:	2b13      	cmp	r3, #19
 8014642:	d802      	bhi.n	801464a <ip4_output_if_src+0xfa>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: LWIP_IP_HDRINCL but pbuf is too short\n"));
      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 8014644:	f06f 0301 	mvn.w	r3, #1
 8014648:	e020      	b.n	801468c <ip4_output_if_src+0x13c>
    }
    iphdr = (struct ip_hdr *)p->payload;
 801464a:	68fb      	ldr	r3, [r7, #12]
 801464c:	685b      	ldr	r3, [r3, #4]
 801464e:	61fb      	str	r3, [r7, #28]
    ip4_addr_copy(dest_addr, iphdr->dest);
 8014650:	69fb      	ldr	r3, [r7, #28]
 8014652:	691b      	ldr	r3, [r3, #16]
 8014654:	617b      	str	r3, [r7, #20]
    dest = &dest_addr;
 8014656:	f107 0314 	add.w	r3, r7, #20
 801465a:	607b      	str	r3, [r7, #4]
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */
#endif /* ENABLE_LOOPBACK */
#if IP_FRAG
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 801465c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801465e:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8014660:	2b00      	cmp	r3, #0
 8014662:	d00c      	beq.n	801467e <ip4_output_if_src+0x12e>
 8014664:	68fb      	ldr	r3, [r7, #12]
 8014666:	891a      	ldrh	r2, [r3, #8]
 8014668:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801466a:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 801466c:	429a      	cmp	r2, r3
 801466e:	d906      	bls.n	801467e <ip4_output_if_src+0x12e>
    return ip4_frag(p, netif, dest);
 8014670:	687a      	ldr	r2, [r7, #4]
 8014672:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8014674:	68f8      	ldr	r0, [r7, #12]
 8014676:	f000 fd53 	bl	8015120 <ip4_frag>
 801467a:	4603      	mov	r3, r0
 801467c:	e006      	b.n	801468c <ip4_output_if_src+0x13c>
  }
#endif /* IP_FRAG */

  LWIP_DEBUGF(IP_DEBUG, ("ip4_output_if: call netif->output()\n"));
  return netif->output(netif, p, dest);
 801467e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014680:	695b      	ldr	r3, [r3, #20]
 8014682:	687a      	ldr	r2, [r7, #4]
 8014684:	68f9      	ldr	r1, [r7, #12]
 8014686:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8014688:	4798      	blx	r3
 801468a:	4603      	mov	r3, r0
}
 801468c:	4618      	mov	r0, r3
 801468e:	3720      	adds	r7, #32
 8014690:	46bd      	mov	sp, r7
 8014692:	bd80      	pop	{r7, pc}
 8014694:	08022d64 	.word	0x08022d64
 8014698:	08022dc0 	.word	0x08022dc0
 801469c:	08022dcc 	.word	0x08022dcc
 80146a0:	08022df4 	.word	0x08022df4
 80146a4:	24019938 	.word	0x24019938
 80146a8:	08025740 	.word	0x08025740

080146ac <ip4_addr_isbroadcast_u32>:
 * @param netif the network interface against which the address is checked
 * @return returns non-zero if the address is a broadcast address
 */
u8_t
ip4_addr_isbroadcast_u32(u32_t addr, const struct netif *netif)
{
 80146ac:	b480      	push	{r7}
 80146ae:	b085      	sub	sp, #20
 80146b0:	af00      	add	r7, sp, #0
 80146b2:	6078      	str	r0, [r7, #4]
 80146b4:	6039      	str	r1, [r7, #0]
  ip4_addr_t ipaddr;
  ip4_addr_set_u32(&ipaddr, addr);
 80146b6:	687b      	ldr	r3, [r7, #4]
 80146b8:	60fb      	str	r3, [r7, #12]

  /* all ones (broadcast) or all zeroes (old skool broadcast) */
  if ((~addr == IPADDR_ANY) ||
 80146ba:	687b      	ldr	r3, [r7, #4]
 80146bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80146c0:	d002      	beq.n	80146c8 <ip4_addr_isbroadcast_u32+0x1c>
 80146c2:	687b      	ldr	r3, [r7, #4]
 80146c4:	2b00      	cmp	r3, #0
 80146c6:	d101      	bne.n	80146cc <ip4_addr_isbroadcast_u32+0x20>
      (addr == IPADDR_ANY)) {
    return 1;
 80146c8:	2301      	movs	r3, #1
 80146ca:	e02a      	b.n	8014722 <ip4_addr_isbroadcast_u32+0x76>
    /* no broadcast support on this network interface? */
  } else if ((netif->flags & NETIF_FLAG_BROADCAST) == 0) {
 80146cc:	683b      	ldr	r3, [r7, #0]
 80146ce:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80146d2:	f003 0302 	and.w	r3, r3, #2
 80146d6:	2b00      	cmp	r3, #0
 80146d8:	d101      	bne.n	80146de <ip4_addr_isbroadcast_u32+0x32>
    /* the given address cannot be a broadcast address
     * nor can we check against any broadcast addresses */
    return 0;
 80146da:	2300      	movs	r3, #0
 80146dc:	e021      	b.n	8014722 <ip4_addr_isbroadcast_u32+0x76>
    /* address matches network interface address exactly? => no broadcast */
  } else if (addr == ip4_addr_get_u32(netif_ip4_addr(netif))) {
 80146de:	683b      	ldr	r3, [r7, #0]
 80146e0:	3304      	adds	r3, #4
 80146e2:	681b      	ldr	r3, [r3, #0]
 80146e4:	687a      	ldr	r2, [r7, #4]
 80146e6:	429a      	cmp	r2, r3
 80146e8:	d101      	bne.n	80146ee <ip4_addr_isbroadcast_u32+0x42>
    return 0;
 80146ea:	2300      	movs	r3, #0
 80146ec:	e019      	b.n	8014722 <ip4_addr_isbroadcast_u32+0x76>
    /*  on the same (sub) network... */
  } else if (ip4_addr_netcmp(&ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif))
 80146ee:	68fa      	ldr	r2, [r7, #12]
 80146f0:	683b      	ldr	r3, [r7, #0]
 80146f2:	3304      	adds	r3, #4
 80146f4:	681b      	ldr	r3, [r3, #0]
 80146f6:	405a      	eors	r2, r3
 80146f8:	683b      	ldr	r3, [r7, #0]
 80146fa:	3308      	adds	r3, #8
 80146fc:	681b      	ldr	r3, [r3, #0]
 80146fe:	4013      	ands	r3, r2
 8014700:	2b00      	cmp	r3, #0
 8014702:	d10d      	bne.n	8014720 <ip4_addr_isbroadcast_u32+0x74>
             /* ...and host identifier bits are all ones? =>... */
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 8014704:	683b      	ldr	r3, [r7, #0]
 8014706:	3308      	adds	r3, #8
 8014708:	681b      	ldr	r3, [r3, #0]
 801470a:	43da      	mvns	r2, r3
 801470c:	687b      	ldr	r3, [r7, #4]
 801470e:	401a      	ands	r2, r3
                 (IPADDR_BROADCAST & ~ip4_addr_get_u32(netif_ip4_netmask(netif))))) {
 8014710:	683b      	ldr	r3, [r7, #0]
 8014712:	3308      	adds	r3, #8
 8014714:	681b      	ldr	r3, [r3, #0]
 8014716:	43db      	mvns	r3, r3
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 8014718:	429a      	cmp	r2, r3
 801471a:	d101      	bne.n	8014720 <ip4_addr_isbroadcast_u32+0x74>
    /* => network broadcast address */
    return 1;
 801471c:	2301      	movs	r3, #1
 801471e:	e000      	b.n	8014722 <ip4_addr_isbroadcast_u32+0x76>
  } else {
    return 0;
 8014720:	2300      	movs	r3, #0
  }
}
 8014722:	4618      	mov	r0, r3
 8014724:	3714      	adds	r7, #20
 8014726:	46bd      	mov	sp, r7
 8014728:	f85d 7b04 	ldr.w	r7, [sp], #4
 801472c:	4770      	bx	lr
	...

08014730 <ip_reass_tmr>:
 *
 * Should be called every 1000 msec (defined by IP_TMR_INTERVAL).
 */
void
ip_reass_tmr(void)
{
 8014730:	b580      	push	{r7, lr}
 8014732:	b084      	sub	sp, #16
 8014734:	af00      	add	r7, sp, #0
  struct ip_reassdata *r, *prev = NULL;
 8014736:	2300      	movs	r3, #0
 8014738:	60bb      	str	r3, [r7, #8]

  r = reassdatagrams;
 801473a:	4b12      	ldr	r3, [pc, #72]	@ (8014784 <ip_reass_tmr+0x54>)
 801473c:	681b      	ldr	r3, [r3, #0]
 801473e:	60fb      	str	r3, [r7, #12]
  while (r != NULL) {
 8014740:	e018      	b.n	8014774 <ip_reass_tmr+0x44>
    /* Decrement the timer. Once it reaches 0,
     * clean up the incomplete fragment assembly */
    if (r->timer > 0) {
 8014742:	68fb      	ldr	r3, [r7, #12]
 8014744:	7fdb      	ldrb	r3, [r3, #31]
 8014746:	2b00      	cmp	r3, #0
 8014748:	d00b      	beq.n	8014762 <ip_reass_tmr+0x32>
      r->timer--;
 801474a:	68fb      	ldr	r3, [r7, #12]
 801474c:	7fdb      	ldrb	r3, [r3, #31]
 801474e:	3b01      	subs	r3, #1
 8014750:	b2da      	uxtb	r2, r3
 8014752:	68fb      	ldr	r3, [r7, #12]
 8014754:	77da      	strb	r2, [r3, #31]
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer dec %"U16_F"\n", (u16_t)r->timer));
      prev = r;
 8014756:	68fb      	ldr	r3, [r7, #12]
 8014758:	60bb      	str	r3, [r7, #8]
      r = r->next;
 801475a:	68fb      	ldr	r3, [r7, #12]
 801475c:	681b      	ldr	r3, [r3, #0]
 801475e:	60fb      	str	r3, [r7, #12]
 8014760:	e008      	b.n	8014774 <ip_reass_tmr+0x44>
    } else {
      /* reassembly timed out */
      struct ip_reassdata *tmp;
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer timed out\n"));
      tmp = r;
 8014762:	68fb      	ldr	r3, [r7, #12]
 8014764:	607b      	str	r3, [r7, #4]
      /* get the next pointer before freeing */
      r = r->next;
 8014766:	68fb      	ldr	r3, [r7, #12]
 8014768:	681b      	ldr	r3, [r3, #0]
 801476a:	60fb      	str	r3, [r7, #12]
      /* free the helper struct and all enqueued pbufs */
      ip_reass_free_complete_datagram(tmp, prev);
 801476c:	68b9      	ldr	r1, [r7, #8]
 801476e:	6878      	ldr	r0, [r7, #4]
 8014770:	f000 f80a 	bl	8014788 <ip_reass_free_complete_datagram>
  while (r != NULL) {
 8014774:	68fb      	ldr	r3, [r7, #12]
 8014776:	2b00      	cmp	r3, #0
 8014778:	d1e3      	bne.n	8014742 <ip_reass_tmr+0x12>
    }
  }
}
 801477a:	bf00      	nop
 801477c:	bf00      	nop
 801477e:	3710      	adds	r7, #16
 8014780:	46bd      	mov	sp, r7
 8014782:	bd80      	pop	{r7, pc}
 8014784:	2401993c 	.word	0x2401993c

08014788 <ip_reass_free_complete_datagram>:
 * @param prev the previous datagram in the linked list
 * @return the number of pbufs freed
 */
static int
ip_reass_free_complete_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 8014788:	b580      	push	{r7, lr}
 801478a:	b088      	sub	sp, #32
 801478c:	af00      	add	r7, sp, #0
 801478e:	6078      	str	r0, [r7, #4]
 8014790:	6039      	str	r1, [r7, #0]
  u16_t pbufs_freed = 0;
 8014792:	2300      	movs	r3, #0
 8014794:	83fb      	strh	r3, [r7, #30]
  u16_t clen;
  struct pbuf *p;
  struct ip_reass_helper *iprh;

  LWIP_ASSERT("prev != ipr", prev != ipr);
 8014796:	683a      	ldr	r2, [r7, #0]
 8014798:	687b      	ldr	r3, [r7, #4]
 801479a:	429a      	cmp	r2, r3
 801479c:	d105      	bne.n	80147aa <ip_reass_free_complete_datagram+0x22>
 801479e:	4b45      	ldr	r3, [pc, #276]	@ (80148b4 <ip_reass_free_complete_datagram+0x12c>)
 80147a0:	22ab      	movs	r2, #171	@ 0xab
 80147a2:	4945      	ldr	r1, [pc, #276]	@ (80148b8 <ip_reass_free_complete_datagram+0x130>)
 80147a4:	4845      	ldr	r0, [pc, #276]	@ (80148bc <ip_reass_free_complete_datagram+0x134>)
 80147a6:	f00a f9c9 	bl	801eb3c <iprintf>
  if (prev != NULL) {
 80147aa:	683b      	ldr	r3, [r7, #0]
 80147ac:	2b00      	cmp	r3, #0
 80147ae:	d00a      	beq.n	80147c6 <ip_reass_free_complete_datagram+0x3e>
    LWIP_ASSERT("prev->next == ipr", prev->next == ipr);
 80147b0:	683b      	ldr	r3, [r7, #0]
 80147b2:	681b      	ldr	r3, [r3, #0]
 80147b4:	687a      	ldr	r2, [r7, #4]
 80147b6:	429a      	cmp	r2, r3
 80147b8:	d005      	beq.n	80147c6 <ip_reass_free_complete_datagram+0x3e>
 80147ba:	4b3e      	ldr	r3, [pc, #248]	@ (80148b4 <ip_reass_free_complete_datagram+0x12c>)
 80147bc:	22ad      	movs	r2, #173	@ 0xad
 80147be:	4940      	ldr	r1, [pc, #256]	@ (80148c0 <ip_reass_free_complete_datagram+0x138>)
 80147c0:	483e      	ldr	r0, [pc, #248]	@ (80148bc <ip_reass_free_complete_datagram+0x134>)
 80147c2:	f00a f9bb 	bl	801eb3c <iprintf>
  }

  MIB2_STATS_INC(mib2.ipreasmfails);
#if LWIP_ICMP
  iprh = (struct ip_reass_helper *)ipr->p->payload;
 80147c6:	687b      	ldr	r3, [r7, #4]
 80147c8:	685b      	ldr	r3, [r3, #4]
 80147ca:	685b      	ldr	r3, [r3, #4]
 80147cc:	617b      	str	r3, [r7, #20]
  if (iprh->start == 0) {
 80147ce:	697b      	ldr	r3, [r7, #20]
 80147d0:	889b      	ldrh	r3, [r3, #4]
 80147d2:	b29b      	uxth	r3, r3
 80147d4:	2b00      	cmp	r3, #0
 80147d6:	d12a      	bne.n	801482e <ip_reass_free_complete_datagram+0xa6>
    /* The first fragment was received, send ICMP time exceeded. */
    /* First, de-queue the first pbuf from r->p. */
    p = ipr->p;
 80147d8:	687b      	ldr	r3, [r7, #4]
 80147da:	685b      	ldr	r3, [r3, #4]
 80147dc:	61bb      	str	r3, [r7, #24]
    ipr->p = iprh->next_pbuf;
 80147de:	697b      	ldr	r3, [r7, #20]
 80147e0:	681a      	ldr	r2, [r3, #0]
 80147e2:	687b      	ldr	r3, [r7, #4]
 80147e4:	605a      	str	r2, [r3, #4]
    /* Then, copy the original header into it. */
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 80147e6:	69bb      	ldr	r3, [r7, #24]
 80147e8:	6858      	ldr	r0, [r3, #4]
 80147ea:	687b      	ldr	r3, [r7, #4]
 80147ec:	3308      	adds	r3, #8
 80147ee:	2214      	movs	r2, #20
 80147f0:	4619      	mov	r1, r3
 80147f2:	f00a fc6f 	bl	801f0d4 <memcpy>
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 80147f6:	2101      	movs	r1, #1
 80147f8:	69b8      	ldr	r0, [r7, #24]
 80147fa:	f7ff fb69 	bl	8013ed0 <icmp_time_exceeded>
    clen = pbuf_clen(p);
 80147fe:	69b8      	ldr	r0, [r7, #24]
 8014800:	f002 f974 	bl	8016aec <pbuf_clen>
 8014804:	4603      	mov	r3, r0
 8014806:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 8014808:	8bfa      	ldrh	r2, [r7, #30]
 801480a:	8a7b      	ldrh	r3, [r7, #18]
 801480c:	4413      	add	r3, r2
 801480e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8014812:	db05      	blt.n	8014820 <ip_reass_free_complete_datagram+0x98>
 8014814:	4b27      	ldr	r3, [pc, #156]	@ (80148b4 <ip_reass_free_complete_datagram+0x12c>)
 8014816:	22bc      	movs	r2, #188	@ 0xbc
 8014818:	492a      	ldr	r1, [pc, #168]	@ (80148c4 <ip_reass_free_complete_datagram+0x13c>)
 801481a:	4828      	ldr	r0, [pc, #160]	@ (80148bc <ip_reass_free_complete_datagram+0x134>)
 801481c:	f00a f98e 	bl	801eb3c <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 8014820:	8bfa      	ldrh	r2, [r7, #30]
 8014822:	8a7b      	ldrh	r3, [r7, #18]
 8014824:	4413      	add	r3, r2
 8014826:	83fb      	strh	r3, [r7, #30]
    pbuf_free(p);
 8014828:	69b8      	ldr	r0, [r7, #24]
 801482a:	f002 f8d1 	bl	80169d0 <pbuf_free>
  }
#endif /* LWIP_ICMP */

  /* First, free all received pbufs.  The individual pbufs need to be released
     separately as they have not yet been chained */
  p = ipr->p;
 801482e:	687b      	ldr	r3, [r7, #4]
 8014830:	685b      	ldr	r3, [r3, #4]
 8014832:	61bb      	str	r3, [r7, #24]
  while (p != NULL) {
 8014834:	e01f      	b.n	8014876 <ip_reass_free_complete_datagram+0xee>
    struct pbuf *pcur;
    iprh = (struct ip_reass_helper *)p->payload;
 8014836:	69bb      	ldr	r3, [r7, #24]
 8014838:	685b      	ldr	r3, [r3, #4]
 801483a:	617b      	str	r3, [r7, #20]
    pcur = p;
 801483c:	69bb      	ldr	r3, [r7, #24]
 801483e:	60fb      	str	r3, [r7, #12]
    /* get the next pointer before freeing */
    p = iprh->next_pbuf;
 8014840:	697b      	ldr	r3, [r7, #20]
 8014842:	681b      	ldr	r3, [r3, #0]
 8014844:	61bb      	str	r3, [r7, #24]
    clen = pbuf_clen(pcur);
 8014846:	68f8      	ldr	r0, [r7, #12]
 8014848:	f002 f950 	bl	8016aec <pbuf_clen>
 801484c:	4603      	mov	r3, r0
 801484e:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 8014850:	8bfa      	ldrh	r2, [r7, #30]
 8014852:	8a7b      	ldrh	r3, [r7, #18]
 8014854:	4413      	add	r3, r2
 8014856:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801485a:	db05      	blt.n	8014868 <ip_reass_free_complete_datagram+0xe0>
 801485c:	4b15      	ldr	r3, [pc, #84]	@ (80148b4 <ip_reass_free_complete_datagram+0x12c>)
 801485e:	22cc      	movs	r2, #204	@ 0xcc
 8014860:	4918      	ldr	r1, [pc, #96]	@ (80148c4 <ip_reass_free_complete_datagram+0x13c>)
 8014862:	4816      	ldr	r0, [pc, #88]	@ (80148bc <ip_reass_free_complete_datagram+0x134>)
 8014864:	f00a f96a 	bl	801eb3c <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 8014868:	8bfa      	ldrh	r2, [r7, #30]
 801486a:	8a7b      	ldrh	r3, [r7, #18]
 801486c:	4413      	add	r3, r2
 801486e:	83fb      	strh	r3, [r7, #30]
    pbuf_free(pcur);
 8014870:	68f8      	ldr	r0, [r7, #12]
 8014872:	f002 f8ad 	bl	80169d0 <pbuf_free>
  while (p != NULL) {
 8014876:	69bb      	ldr	r3, [r7, #24]
 8014878:	2b00      	cmp	r3, #0
 801487a:	d1dc      	bne.n	8014836 <ip_reass_free_complete_datagram+0xae>
  }
  /* Then, unchain the struct ip_reassdata from the list and free it. */
  ip_reass_dequeue_datagram(ipr, prev);
 801487c:	6839      	ldr	r1, [r7, #0]
 801487e:	6878      	ldr	r0, [r7, #4]
 8014880:	f000 f8c2 	bl	8014a08 <ip_reass_dequeue_datagram>
  LWIP_ASSERT("ip_reass_pbufcount >= pbufs_freed", ip_reass_pbufcount >= pbufs_freed);
 8014884:	4b10      	ldr	r3, [pc, #64]	@ (80148c8 <ip_reass_free_complete_datagram+0x140>)
 8014886:	881b      	ldrh	r3, [r3, #0]
 8014888:	8bfa      	ldrh	r2, [r7, #30]
 801488a:	429a      	cmp	r2, r3
 801488c:	d905      	bls.n	801489a <ip_reass_free_complete_datagram+0x112>
 801488e:	4b09      	ldr	r3, [pc, #36]	@ (80148b4 <ip_reass_free_complete_datagram+0x12c>)
 8014890:	22d2      	movs	r2, #210	@ 0xd2
 8014892:	490e      	ldr	r1, [pc, #56]	@ (80148cc <ip_reass_free_complete_datagram+0x144>)
 8014894:	4809      	ldr	r0, [pc, #36]	@ (80148bc <ip_reass_free_complete_datagram+0x134>)
 8014896:	f00a f951 	bl	801eb3c <iprintf>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - pbufs_freed);
 801489a:	4b0b      	ldr	r3, [pc, #44]	@ (80148c8 <ip_reass_free_complete_datagram+0x140>)
 801489c:	881a      	ldrh	r2, [r3, #0]
 801489e:	8bfb      	ldrh	r3, [r7, #30]
 80148a0:	1ad3      	subs	r3, r2, r3
 80148a2:	b29a      	uxth	r2, r3
 80148a4:	4b08      	ldr	r3, [pc, #32]	@ (80148c8 <ip_reass_free_complete_datagram+0x140>)
 80148a6:	801a      	strh	r2, [r3, #0]

  return pbufs_freed;
 80148a8:	8bfb      	ldrh	r3, [r7, #30]
}
 80148aa:	4618      	mov	r0, r3
 80148ac:	3720      	adds	r7, #32
 80148ae:	46bd      	mov	sp, r7
 80148b0:	bd80      	pop	{r7, pc}
 80148b2:	bf00      	nop
 80148b4:	08022e24 	.word	0x08022e24
 80148b8:	08022e84 	.word	0x08022e84
 80148bc:	08022e90 	.word	0x08022e90
 80148c0:	08022eb8 	.word	0x08022eb8
 80148c4:	08022ecc 	.word	0x08022ecc
 80148c8:	24019940 	.word	0x24019940
 80148cc:	08022eec 	.word	0x08022eec

080148d0 <ip_reass_remove_oldest_datagram>:
 *        (used for freeing other datagrams if not enough space)
 * @return the number of pbufs freed
 */
static int
ip_reass_remove_oldest_datagram(struct ip_hdr *fraghdr, int pbufs_needed)
{
 80148d0:	b580      	push	{r7, lr}
 80148d2:	b08a      	sub	sp, #40	@ 0x28
 80148d4:	af00      	add	r7, sp, #0
 80148d6:	6078      	str	r0, [r7, #4]
 80148d8:	6039      	str	r1, [r7, #0]
  /* @todo Can't we simply remove the last datagram in the
   *       linked list behind reassdatagrams?
   */
  struct ip_reassdata *r, *oldest, *prev, *oldest_prev;
  int pbufs_freed = 0, pbufs_freed_current;
 80148da:	2300      	movs	r3, #0
 80148dc:	617b      	str	r3, [r7, #20]
  int other_datagrams;

  /* Free datagrams until being allowed to enqueue 'pbufs_needed' pbufs,
   * but don't free the datagram that 'fraghdr' belongs to! */
  do {
    oldest = NULL;
 80148de:	2300      	movs	r3, #0
 80148e0:	623b      	str	r3, [r7, #32]
    prev = NULL;
 80148e2:	2300      	movs	r3, #0
 80148e4:	61fb      	str	r3, [r7, #28]
    oldest_prev = NULL;
 80148e6:	2300      	movs	r3, #0
 80148e8:	61bb      	str	r3, [r7, #24]
    other_datagrams = 0;
 80148ea:	2300      	movs	r3, #0
 80148ec:	613b      	str	r3, [r7, #16]
    r = reassdatagrams;
 80148ee:	4b28      	ldr	r3, [pc, #160]	@ (8014990 <ip_reass_remove_oldest_datagram+0xc0>)
 80148f0:	681b      	ldr	r3, [r3, #0]
 80148f2:	627b      	str	r3, [r7, #36]	@ 0x24
    while (r != NULL) {
 80148f4:	e030      	b.n	8014958 <ip_reass_remove_oldest_datagram+0x88>
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 80148f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80148f8:	695a      	ldr	r2, [r3, #20]
 80148fa:	687b      	ldr	r3, [r7, #4]
 80148fc:	68db      	ldr	r3, [r3, #12]
 80148fe:	429a      	cmp	r2, r3
 8014900:	d10c      	bne.n	801491c <ip_reass_remove_oldest_datagram+0x4c>
 8014902:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014904:	699a      	ldr	r2, [r3, #24]
 8014906:	687b      	ldr	r3, [r7, #4]
 8014908:	691b      	ldr	r3, [r3, #16]
 801490a:	429a      	cmp	r2, r3
 801490c:	d106      	bne.n	801491c <ip_reass_remove_oldest_datagram+0x4c>
 801490e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014910:	899a      	ldrh	r2, [r3, #12]
 8014912:	687b      	ldr	r3, [r7, #4]
 8014914:	889b      	ldrh	r3, [r3, #4]
 8014916:	b29b      	uxth	r3, r3
 8014918:	429a      	cmp	r2, r3
 801491a:	d014      	beq.n	8014946 <ip_reass_remove_oldest_datagram+0x76>
        /* Not the same datagram as fraghdr */
        other_datagrams++;
 801491c:	693b      	ldr	r3, [r7, #16]
 801491e:	3301      	adds	r3, #1
 8014920:	613b      	str	r3, [r7, #16]
        if (oldest == NULL) {
 8014922:	6a3b      	ldr	r3, [r7, #32]
 8014924:	2b00      	cmp	r3, #0
 8014926:	d104      	bne.n	8014932 <ip_reass_remove_oldest_datagram+0x62>
          oldest = r;
 8014928:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801492a:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 801492c:	69fb      	ldr	r3, [r7, #28]
 801492e:	61bb      	str	r3, [r7, #24]
 8014930:	e009      	b.n	8014946 <ip_reass_remove_oldest_datagram+0x76>
        } else if (r->timer <= oldest->timer) {
 8014932:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014934:	7fda      	ldrb	r2, [r3, #31]
 8014936:	6a3b      	ldr	r3, [r7, #32]
 8014938:	7fdb      	ldrb	r3, [r3, #31]
 801493a:	429a      	cmp	r2, r3
 801493c:	d803      	bhi.n	8014946 <ip_reass_remove_oldest_datagram+0x76>
          /* older than the previous oldest */
          oldest = r;
 801493e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014940:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 8014942:	69fb      	ldr	r3, [r7, #28]
 8014944:	61bb      	str	r3, [r7, #24]
        }
      }
      if (r->next != NULL) {
 8014946:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014948:	681b      	ldr	r3, [r3, #0]
 801494a:	2b00      	cmp	r3, #0
 801494c:	d001      	beq.n	8014952 <ip_reass_remove_oldest_datagram+0x82>
        prev = r;
 801494e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014950:	61fb      	str	r3, [r7, #28]
      }
      r = r->next;
 8014952:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014954:	681b      	ldr	r3, [r3, #0]
 8014956:	627b      	str	r3, [r7, #36]	@ 0x24
    while (r != NULL) {
 8014958:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801495a:	2b00      	cmp	r3, #0
 801495c:	d1cb      	bne.n	80148f6 <ip_reass_remove_oldest_datagram+0x26>
    }
    if (oldest != NULL) {
 801495e:	6a3b      	ldr	r3, [r7, #32]
 8014960:	2b00      	cmp	r3, #0
 8014962:	d008      	beq.n	8014976 <ip_reass_remove_oldest_datagram+0xa6>
      pbufs_freed_current = ip_reass_free_complete_datagram(oldest, oldest_prev);
 8014964:	69b9      	ldr	r1, [r7, #24]
 8014966:	6a38      	ldr	r0, [r7, #32]
 8014968:	f7ff ff0e 	bl	8014788 <ip_reass_free_complete_datagram>
 801496c:	60f8      	str	r0, [r7, #12]
      pbufs_freed += pbufs_freed_current;
 801496e:	697a      	ldr	r2, [r7, #20]
 8014970:	68fb      	ldr	r3, [r7, #12]
 8014972:	4413      	add	r3, r2
 8014974:	617b      	str	r3, [r7, #20]
    }
  } while ((pbufs_freed < pbufs_needed) && (other_datagrams > 1));
 8014976:	697a      	ldr	r2, [r7, #20]
 8014978:	683b      	ldr	r3, [r7, #0]
 801497a:	429a      	cmp	r2, r3
 801497c:	da02      	bge.n	8014984 <ip_reass_remove_oldest_datagram+0xb4>
 801497e:	693b      	ldr	r3, [r7, #16]
 8014980:	2b01      	cmp	r3, #1
 8014982:	dcac      	bgt.n	80148de <ip_reass_remove_oldest_datagram+0xe>
  return pbufs_freed;
 8014984:	697b      	ldr	r3, [r7, #20]
}
 8014986:	4618      	mov	r0, r3
 8014988:	3728      	adds	r7, #40	@ 0x28
 801498a:	46bd      	mov	sp, r7
 801498c:	bd80      	pop	{r7, pc}
 801498e:	bf00      	nop
 8014990:	2401993c 	.word	0x2401993c

08014994 <ip_reass_enqueue_new_datagram>:
 * @param clen number of pbufs needed to enqueue (used for freeing other datagrams if not enough space)
 * @return A pointer to the queue location into which the fragment was enqueued
 */
static struct ip_reassdata *
ip_reass_enqueue_new_datagram(struct ip_hdr *fraghdr, int clen)
{
 8014994:	b580      	push	{r7, lr}
 8014996:	b084      	sub	sp, #16
 8014998:	af00      	add	r7, sp, #0
 801499a:	6078      	str	r0, [r7, #4]
 801499c:	6039      	str	r1, [r7, #0]
#if ! IP_REASS_FREE_OLDEST
  LWIP_UNUSED_ARG(clen);
#endif

  /* No matching previous fragment found, allocate a new reassdata struct */
  ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 801499e:	2004      	movs	r0, #4
 80149a0:	f001 f992 	bl	8015cc8 <memp_malloc>
 80149a4:	60f8      	str	r0, [r7, #12]
  if (ipr == NULL) {
 80149a6:	68fb      	ldr	r3, [r7, #12]
 80149a8:	2b00      	cmp	r3, #0
 80149aa:	d110      	bne.n	80149ce <ip_reass_enqueue_new_datagram+0x3a>
#if IP_REASS_FREE_OLDEST
    if (ip_reass_remove_oldest_datagram(fraghdr, clen) >= clen) {
 80149ac:	6839      	ldr	r1, [r7, #0]
 80149ae:	6878      	ldr	r0, [r7, #4]
 80149b0:	f7ff ff8e 	bl	80148d0 <ip_reass_remove_oldest_datagram>
 80149b4:	4602      	mov	r2, r0
 80149b6:	683b      	ldr	r3, [r7, #0]
 80149b8:	4293      	cmp	r3, r2
 80149ba:	dc03      	bgt.n	80149c4 <ip_reass_enqueue_new_datagram+0x30>
      ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 80149bc:	2004      	movs	r0, #4
 80149be:	f001 f983 	bl	8015cc8 <memp_malloc>
 80149c2:	60f8      	str	r0, [r7, #12]
    }
    if (ipr == NULL)
 80149c4:	68fb      	ldr	r3, [r7, #12]
 80149c6:	2b00      	cmp	r3, #0
 80149c8:	d101      	bne.n	80149ce <ip_reass_enqueue_new_datagram+0x3a>
#endif /* IP_REASS_FREE_OLDEST */
    {
      IPFRAG_STATS_INC(ip_frag.memerr);
      LWIP_DEBUGF(IP_REASS_DEBUG, ("Failed to alloc reassdata struct\n"));
      return NULL;
 80149ca:	2300      	movs	r3, #0
 80149cc:	e016      	b.n	80149fc <ip_reass_enqueue_new_datagram+0x68>
    }
  }
  memset(ipr, 0, sizeof(struct ip_reassdata));
 80149ce:	2220      	movs	r2, #32
 80149d0:	2100      	movs	r1, #0
 80149d2:	68f8      	ldr	r0, [r7, #12]
 80149d4:	f00a fa82 	bl	801eedc <memset>
  ipr->timer = IP_REASS_MAXAGE;
 80149d8:	68fb      	ldr	r3, [r7, #12]
 80149da:	220f      	movs	r2, #15
 80149dc:	77da      	strb	r2, [r3, #31]

  /* enqueue the new structure to the front of the list */
  ipr->next = reassdatagrams;
 80149de:	4b09      	ldr	r3, [pc, #36]	@ (8014a04 <ip_reass_enqueue_new_datagram+0x70>)
 80149e0:	681a      	ldr	r2, [r3, #0]
 80149e2:	68fb      	ldr	r3, [r7, #12]
 80149e4:	601a      	str	r2, [r3, #0]
  reassdatagrams = ipr;
 80149e6:	4a07      	ldr	r2, [pc, #28]	@ (8014a04 <ip_reass_enqueue_new_datagram+0x70>)
 80149e8:	68fb      	ldr	r3, [r7, #12]
 80149ea:	6013      	str	r3, [r2, #0]
  /* copy the ip header for later tests and input */
  /* @todo: no ip options supported? */
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 80149ec:	68fb      	ldr	r3, [r7, #12]
 80149ee:	3308      	adds	r3, #8
 80149f0:	2214      	movs	r2, #20
 80149f2:	6879      	ldr	r1, [r7, #4]
 80149f4:	4618      	mov	r0, r3
 80149f6:	f00a fb6d 	bl	801f0d4 <memcpy>
  return ipr;
 80149fa:	68fb      	ldr	r3, [r7, #12]
}
 80149fc:	4618      	mov	r0, r3
 80149fe:	3710      	adds	r7, #16
 8014a00:	46bd      	mov	sp, r7
 8014a02:	bd80      	pop	{r7, pc}
 8014a04:	2401993c 	.word	0x2401993c

08014a08 <ip_reass_dequeue_datagram>:
 * Dequeues a datagram from the datagram queue. Doesn't deallocate the pbufs.
 * @param ipr points to the queue entry to dequeue
 */
static void
ip_reass_dequeue_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 8014a08:	b580      	push	{r7, lr}
 8014a0a:	b082      	sub	sp, #8
 8014a0c:	af00      	add	r7, sp, #0
 8014a0e:	6078      	str	r0, [r7, #4]
 8014a10:	6039      	str	r1, [r7, #0]
  /* dequeue the reass struct  */
  if (reassdatagrams == ipr) {
 8014a12:	4b10      	ldr	r3, [pc, #64]	@ (8014a54 <ip_reass_dequeue_datagram+0x4c>)
 8014a14:	681b      	ldr	r3, [r3, #0]
 8014a16:	687a      	ldr	r2, [r7, #4]
 8014a18:	429a      	cmp	r2, r3
 8014a1a:	d104      	bne.n	8014a26 <ip_reass_dequeue_datagram+0x1e>
    /* it was the first in the list */
    reassdatagrams = ipr->next;
 8014a1c:	687b      	ldr	r3, [r7, #4]
 8014a1e:	681b      	ldr	r3, [r3, #0]
 8014a20:	4a0c      	ldr	r2, [pc, #48]	@ (8014a54 <ip_reass_dequeue_datagram+0x4c>)
 8014a22:	6013      	str	r3, [r2, #0]
 8014a24:	e00d      	b.n	8014a42 <ip_reass_dequeue_datagram+0x3a>
  } else {
    /* it wasn't the first, so it must have a valid 'prev' */
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 8014a26:	683b      	ldr	r3, [r7, #0]
 8014a28:	2b00      	cmp	r3, #0
 8014a2a:	d106      	bne.n	8014a3a <ip_reass_dequeue_datagram+0x32>
 8014a2c:	4b0a      	ldr	r3, [pc, #40]	@ (8014a58 <ip_reass_dequeue_datagram+0x50>)
 8014a2e:	f240 1245 	movw	r2, #325	@ 0x145
 8014a32:	490a      	ldr	r1, [pc, #40]	@ (8014a5c <ip_reass_dequeue_datagram+0x54>)
 8014a34:	480a      	ldr	r0, [pc, #40]	@ (8014a60 <ip_reass_dequeue_datagram+0x58>)
 8014a36:	f00a f881 	bl	801eb3c <iprintf>
    prev->next = ipr->next;
 8014a3a:	687b      	ldr	r3, [r7, #4]
 8014a3c:	681a      	ldr	r2, [r3, #0]
 8014a3e:	683b      	ldr	r3, [r7, #0]
 8014a40:	601a      	str	r2, [r3, #0]
  }

  /* now we can free the ip_reassdata struct */
  memp_free(MEMP_REASSDATA, ipr);
 8014a42:	6879      	ldr	r1, [r7, #4]
 8014a44:	2004      	movs	r0, #4
 8014a46:	f001 f9b5 	bl	8015db4 <memp_free>
}
 8014a4a:	bf00      	nop
 8014a4c:	3708      	adds	r7, #8
 8014a4e:	46bd      	mov	sp, r7
 8014a50:	bd80      	pop	{r7, pc}
 8014a52:	bf00      	nop
 8014a54:	2401993c 	.word	0x2401993c
 8014a58:	08022e24 	.word	0x08022e24
 8014a5c:	08022f10 	.word	0x08022f10
 8014a60:	08022e90 	.word	0x08022e90

08014a64 <ip_reass_chain_frag_into_datagram_and_validate>:
 * @param is_last is 1 if this pbuf has MF==0 (ipr->flags not updated yet)
 * @return see IP_REASS_VALIDATE_* defines
 */
static int
ip_reass_chain_frag_into_datagram_and_validate(struct ip_reassdata *ipr, struct pbuf *new_p, int is_last)
{
 8014a64:	b580      	push	{r7, lr}
 8014a66:	b08c      	sub	sp, #48	@ 0x30
 8014a68:	af00      	add	r7, sp, #0
 8014a6a:	60f8      	str	r0, [r7, #12]
 8014a6c:	60b9      	str	r1, [r7, #8]
 8014a6e:	607a      	str	r2, [r7, #4]
  struct ip_reass_helper *iprh, *iprh_tmp, *iprh_prev = NULL;
 8014a70:	2300      	movs	r3, #0
 8014a72:	62bb      	str	r3, [r7, #40]	@ 0x28
  struct pbuf *q;
  u16_t offset, len;
  u8_t hlen;
  struct ip_hdr *fraghdr;
  int valid = 1;
 8014a74:	2301      	movs	r3, #1
 8014a76:	623b      	str	r3, [r7, #32]

  /* Extract length and fragment offset from current fragment */
  fraghdr = (struct ip_hdr *)new_p->payload;
 8014a78:	68bb      	ldr	r3, [r7, #8]
 8014a7a:	685b      	ldr	r3, [r3, #4]
 8014a7c:	61fb      	str	r3, [r7, #28]
  len = lwip_ntohs(IPH_LEN(fraghdr));
 8014a7e:	69fb      	ldr	r3, [r7, #28]
 8014a80:	885b      	ldrh	r3, [r3, #2]
 8014a82:	b29b      	uxth	r3, r3
 8014a84:	4618      	mov	r0, r3
 8014a86:	f7fe f8d1 	bl	8012c2c <lwip_htons>
 8014a8a:	4603      	mov	r3, r0
 8014a8c:	837b      	strh	r3, [r7, #26]
  hlen = IPH_HL_BYTES(fraghdr);
 8014a8e:	69fb      	ldr	r3, [r7, #28]
 8014a90:	781b      	ldrb	r3, [r3, #0]
 8014a92:	f003 030f 	and.w	r3, r3, #15
 8014a96:	b2db      	uxtb	r3, r3
 8014a98:	009b      	lsls	r3, r3, #2
 8014a9a:	767b      	strb	r3, [r7, #25]
  if (hlen > len) {
 8014a9c:	7e7b      	ldrb	r3, [r7, #25]
 8014a9e:	b29b      	uxth	r3, r3
 8014aa0:	8b7a      	ldrh	r2, [r7, #26]
 8014aa2:	429a      	cmp	r2, r3
 8014aa4:	d202      	bcs.n	8014aac <ip_reass_chain_frag_into_datagram_and_validate+0x48>
    /* invalid datagram */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 8014aa6:	f04f 33ff 	mov.w	r3, #4294967295
 8014aaa:	e135      	b.n	8014d18 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  len = (u16_t)(len - hlen);
 8014aac:	7e7b      	ldrb	r3, [r7, #25]
 8014aae:	b29b      	uxth	r3, r3
 8014ab0:	8b7a      	ldrh	r2, [r7, #26]
 8014ab2:	1ad3      	subs	r3, r2, r3
 8014ab4:	837b      	strh	r3, [r7, #26]
  offset = IPH_OFFSET_BYTES(fraghdr);
 8014ab6:	69fb      	ldr	r3, [r7, #28]
 8014ab8:	88db      	ldrh	r3, [r3, #6]
 8014aba:	b29b      	uxth	r3, r3
 8014abc:	4618      	mov	r0, r3
 8014abe:	f7fe f8b5 	bl	8012c2c <lwip_htons>
 8014ac2:	4603      	mov	r3, r0
 8014ac4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8014ac8:	b29b      	uxth	r3, r3
 8014aca:	00db      	lsls	r3, r3, #3
 8014acc:	82fb      	strh	r3, [r7, #22]
  /* overwrite the fragment's ip header from the pbuf with our helper struct,
   * and setup the embedded helper structure. */
  /* make sure the struct ip_reass_helper fits into the IP header */
  LWIP_ASSERT("sizeof(struct ip_reass_helper) <= IP_HLEN",
              sizeof(struct ip_reass_helper) <= IP_HLEN);
  iprh = (struct ip_reass_helper *)new_p->payload;
 8014ace:	68bb      	ldr	r3, [r7, #8]
 8014ad0:	685b      	ldr	r3, [r3, #4]
 8014ad2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  iprh->next_pbuf = NULL;
 8014ad4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014ad6:	2200      	movs	r2, #0
 8014ad8:	701a      	strb	r2, [r3, #0]
 8014ada:	2200      	movs	r2, #0
 8014adc:	705a      	strb	r2, [r3, #1]
 8014ade:	2200      	movs	r2, #0
 8014ae0:	709a      	strb	r2, [r3, #2]
 8014ae2:	2200      	movs	r2, #0
 8014ae4:	70da      	strb	r2, [r3, #3]
  iprh->start = offset;
 8014ae6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014ae8:	8afa      	ldrh	r2, [r7, #22]
 8014aea:	809a      	strh	r2, [r3, #4]
  iprh->end = (u16_t)(offset + len);
 8014aec:	8afa      	ldrh	r2, [r7, #22]
 8014aee:	8b7b      	ldrh	r3, [r7, #26]
 8014af0:	4413      	add	r3, r2
 8014af2:	b29a      	uxth	r2, r3
 8014af4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014af6:	80da      	strh	r2, [r3, #6]
  if (iprh->end < offset) {
 8014af8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014afa:	88db      	ldrh	r3, [r3, #6]
 8014afc:	b29b      	uxth	r3, r3
 8014afe:	8afa      	ldrh	r2, [r7, #22]
 8014b00:	429a      	cmp	r2, r3
 8014b02:	d902      	bls.n	8014b0a <ip_reass_chain_frag_into_datagram_and_validate+0xa6>
    /* u16_t overflow, cannot handle this */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 8014b04:	f04f 33ff 	mov.w	r3, #4294967295
 8014b08:	e106      	b.n	8014d18 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }

  /* Iterate through until we either get to the end of the list (append),
   * or we find one with a larger offset (insert). */
  for (q = ipr->p; q != NULL;) {
 8014b0a:	68fb      	ldr	r3, [r7, #12]
 8014b0c:	685b      	ldr	r3, [r3, #4]
 8014b0e:	627b      	str	r3, [r7, #36]	@ 0x24
 8014b10:	e068      	b.n	8014be4 <ip_reass_chain_frag_into_datagram_and_validate+0x180>
    iprh_tmp = (struct ip_reass_helper *)q->payload;
 8014b12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014b14:	685b      	ldr	r3, [r3, #4]
 8014b16:	613b      	str	r3, [r7, #16]
    if (iprh->start < iprh_tmp->start) {
 8014b18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014b1a:	889b      	ldrh	r3, [r3, #4]
 8014b1c:	b29a      	uxth	r2, r3
 8014b1e:	693b      	ldr	r3, [r7, #16]
 8014b20:	889b      	ldrh	r3, [r3, #4]
 8014b22:	b29b      	uxth	r3, r3
 8014b24:	429a      	cmp	r2, r3
 8014b26:	d235      	bcs.n	8014b94 <ip_reass_chain_frag_into_datagram_and_validate+0x130>
      /* the new pbuf should be inserted before this */
      iprh->next_pbuf = q;
 8014b28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014b2a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8014b2c:	601a      	str	r2, [r3, #0]
      if (iprh_prev != NULL) {
 8014b2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014b30:	2b00      	cmp	r3, #0
 8014b32:	d020      	beq.n	8014b76 <ip_reass_chain_frag_into_datagram_and_validate+0x112>
        /* not the fragment with the lowest offset */
#if IP_REASS_CHECK_OVERLAP
        if ((iprh->start < iprh_prev->end) || (iprh->end > iprh_tmp->start)) {
 8014b34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014b36:	889b      	ldrh	r3, [r3, #4]
 8014b38:	b29a      	uxth	r2, r3
 8014b3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014b3c:	88db      	ldrh	r3, [r3, #6]
 8014b3e:	b29b      	uxth	r3, r3
 8014b40:	429a      	cmp	r2, r3
 8014b42:	d307      	bcc.n	8014b54 <ip_reass_chain_frag_into_datagram_and_validate+0xf0>
 8014b44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014b46:	88db      	ldrh	r3, [r3, #6]
 8014b48:	b29a      	uxth	r2, r3
 8014b4a:	693b      	ldr	r3, [r7, #16]
 8014b4c:	889b      	ldrh	r3, [r3, #4]
 8014b4e:	b29b      	uxth	r3, r3
 8014b50:	429a      	cmp	r2, r3
 8014b52:	d902      	bls.n	8014b5a <ip_reass_chain_frag_into_datagram_and_validate+0xf6>
          /* fragment overlaps with previous or following, throw away */
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 8014b54:	f04f 33ff 	mov.w	r3, #4294967295
 8014b58:	e0de      	b.n	8014d18 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        iprh_prev->next_pbuf = new_p;
 8014b5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014b5c:	68ba      	ldr	r2, [r7, #8]
 8014b5e:	601a      	str	r2, [r3, #0]
        if (iprh_prev->end != iprh->start) {
 8014b60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014b62:	88db      	ldrh	r3, [r3, #6]
 8014b64:	b29a      	uxth	r2, r3
 8014b66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014b68:	889b      	ldrh	r3, [r3, #4]
 8014b6a:	b29b      	uxth	r3, r3
 8014b6c:	429a      	cmp	r2, r3
 8014b6e:	d03d      	beq.n	8014bec <ip_reass_chain_frag_into_datagram_and_validate+0x188>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 8014b70:	2300      	movs	r3, #0
 8014b72:	623b      	str	r3, [r7, #32]
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        /* fragment with the lowest offset */
        ipr->p = new_p;
      }
      break;
 8014b74:	e03a      	b.n	8014bec <ip_reass_chain_frag_into_datagram_and_validate+0x188>
        if (iprh->end > iprh_tmp->start) {
 8014b76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014b78:	88db      	ldrh	r3, [r3, #6]
 8014b7a:	b29a      	uxth	r2, r3
 8014b7c:	693b      	ldr	r3, [r7, #16]
 8014b7e:	889b      	ldrh	r3, [r3, #4]
 8014b80:	b29b      	uxth	r3, r3
 8014b82:	429a      	cmp	r2, r3
 8014b84:	d902      	bls.n	8014b8c <ip_reass_chain_frag_into_datagram_and_validate+0x128>
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 8014b86:	f04f 33ff 	mov.w	r3, #4294967295
 8014b8a:	e0c5      	b.n	8014d18 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        ipr->p = new_p;
 8014b8c:	68fb      	ldr	r3, [r7, #12]
 8014b8e:	68ba      	ldr	r2, [r7, #8]
 8014b90:	605a      	str	r2, [r3, #4]
      break;
 8014b92:	e02b      	b.n	8014bec <ip_reass_chain_frag_into_datagram_and_validate+0x188>
    } else if (iprh->start == iprh_tmp->start) {
 8014b94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014b96:	889b      	ldrh	r3, [r3, #4]
 8014b98:	b29a      	uxth	r2, r3
 8014b9a:	693b      	ldr	r3, [r7, #16]
 8014b9c:	889b      	ldrh	r3, [r3, #4]
 8014b9e:	b29b      	uxth	r3, r3
 8014ba0:	429a      	cmp	r2, r3
 8014ba2:	d102      	bne.n	8014baa <ip_reass_chain_frag_into_datagram_and_validate+0x146>
      /* received the same datagram twice: no need to keep the datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 8014ba4:	f04f 33ff 	mov.w	r3, #4294967295
 8014ba8:	e0b6      	b.n	8014d18 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#if IP_REASS_CHECK_OVERLAP
    } else if (iprh->start < iprh_tmp->end) {
 8014baa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014bac:	889b      	ldrh	r3, [r3, #4]
 8014bae:	b29a      	uxth	r2, r3
 8014bb0:	693b      	ldr	r3, [r7, #16]
 8014bb2:	88db      	ldrh	r3, [r3, #6]
 8014bb4:	b29b      	uxth	r3, r3
 8014bb6:	429a      	cmp	r2, r3
 8014bb8:	d202      	bcs.n	8014bc0 <ip_reass_chain_frag_into_datagram_and_validate+0x15c>
      /* overlap: no need to keep the new datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 8014bba:	f04f 33ff 	mov.w	r3, #4294967295
 8014bbe:	e0ab      	b.n	8014d18 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#endif /* IP_REASS_CHECK_OVERLAP */
    } else {
      /* Check if the fragments received so far have no holes. */
      if (iprh_prev != NULL) {
 8014bc0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014bc2:	2b00      	cmp	r3, #0
 8014bc4:	d009      	beq.n	8014bda <ip_reass_chain_frag_into_datagram_and_validate+0x176>
        if (iprh_prev->end != iprh_tmp->start) {
 8014bc6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014bc8:	88db      	ldrh	r3, [r3, #6]
 8014bca:	b29a      	uxth	r2, r3
 8014bcc:	693b      	ldr	r3, [r7, #16]
 8014bce:	889b      	ldrh	r3, [r3, #4]
 8014bd0:	b29b      	uxth	r3, r3
 8014bd2:	429a      	cmp	r2, r3
 8014bd4:	d001      	beq.n	8014bda <ip_reass_chain_frag_into_datagram_and_validate+0x176>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 8014bd6:	2300      	movs	r3, #0
 8014bd8:	623b      	str	r3, [r7, #32]
        }
      }
    }
    q = iprh_tmp->next_pbuf;
 8014bda:	693b      	ldr	r3, [r7, #16]
 8014bdc:	681b      	ldr	r3, [r3, #0]
 8014bde:	627b      	str	r3, [r7, #36]	@ 0x24
    iprh_prev = iprh_tmp;
 8014be0:	693b      	ldr	r3, [r7, #16]
 8014be2:	62bb      	str	r3, [r7, #40]	@ 0x28
  for (q = ipr->p; q != NULL;) {
 8014be4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014be6:	2b00      	cmp	r3, #0
 8014be8:	d193      	bne.n	8014b12 <ip_reass_chain_frag_into_datagram_and_validate+0xae>
 8014bea:	e000      	b.n	8014bee <ip_reass_chain_frag_into_datagram_and_validate+0x18a>
      break;
 8014bec:	bf00      	nop
  }

  /* If q is NULL, then we made it to the end of the list. Determine what to do now */
  if (q == NULL) {
 8014bee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014bf0:	2b00      	cmp	r3, #0
 8014bf2:	d12d      	bne.n	8014c50 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
    if (iprh_prev != NULL) {
 8014bf4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014bf6:	2b00      	cmp	r3, #0
 8014bf8:	d01c      	beq.n	8014c34 <ip_reass_chain_frag_into_datagram_and_validate+0x1d0>
      /* this is (for now), the fragment with the highest offset:
       * chain it to the last fragment */
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("check fragments don't overlap", iprh_prev->end <= iprh->start);
 8014bfa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014bfc:	88db      	ldrh	r3, [r3, #6]
 8014bfe:	b29a      	uxth	r2, r3
 8014c00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014c02:	889b      	ldrh	r3, [r3, #4]
 8014c04:	b29b      	uxth	r3, r3
 8014c06:	429a      	cmp	r2, r3
 8014c08:	d906      	bls.n	8014c18 <ip_reass_chain_frag_into_datagram_and_validate+0x1b4>
 8014c0a:	4b45      	ldr	r3, [pc, #276]	@ (8014d20 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8014c0c:	f44f 72db 	mov.w	r2, #438	@ 0x1b6
 8014c10:	4944      	ldr	r1, [pc, #272]	@ (8014d24 <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 8014c12:	4845      	ldr	r0, [pc, #276]	@ (8014d28 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8014c14:	f009 ff92 	bl	801eb3c <iprintf>
#endif /* IP_REASS_CHECK_OVERLAP */
      iprh_prev->next_pbuf = new_p;
 8014c18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014c1a:	68ba      	ldr	r2, [r7, #8]
 8014c1c:	601a      	str	r2, [r3, #0]
      if (iprh_prev->end != iprh->start) {
 8014c1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014c20:	88db      	ldrh	r3, [r3, #6]
 8014c22:	b29a      	uxth	r2, r3
 8014c24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014c26:	889b      	ldrh	r3, [r3, #4]
 8014c28:	b29b      	uxth	r3, r3
 8014c2a:	429a      	cmp	r2, r3
 8014c2c:	d010      	beq.n	8014c50 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
        valid = 0;
 8014c2e:	2300      	movs	r3, #0
 8014c30:	623b      	str	r3, [r7, #32]
 8014c32:	e00d      	b.n	8014c50 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
      }
    } else {
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("no previous fragment, this must be the first fragment!",
 8014c34:	68fb      	ldr	r3, [r7, #12]
 8014c36:	685b      	ldr	r3, [r3, #4]
 8014c38:	2b00      	cmp	r3, #0
 8014c3a:	d006      	beq.n	8014c4a <ip_reass_chain_frag_into_datagram_and_validate+0x1e6>
 8014c3c:	4b38      	ldr	r3, [pc, #224]	@ (8014d20 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8014c3e:	f44f 72df 	mov.w	r2, #446	@ 0x1be
 8014c42:	493a      	ldr	r1, [pc, #232]	@ (8014d2c <ip_reass_chain_frag_into_datagram_and_validate+0x2c8>)
 8014c44:	4838      	ldr	r0, [pc, #224]	@ (8014d28 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8014c46:	f009 ff79 	bl	801eb3c <iprintf>
                  ipr->p == NULL);
#endif /* IP_REASS_CHECK_OVERLAP */
      /* this is the first fragment we ever received for this ip datagram */
      ipr->p = new_p;
 8014c4a:	68fb      	ldr	r3, [r7, #12]
 8014c4c:	68ba      	ldr	r2, [r7, #8]
 8014c4e:	605a      	str	r2, [r3, #4]
    }
  }

  /* At this point, the validation part begins: */
  /* If we already received the last fragment */
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 8014c50:	687b      	ldr	r3, [r7, #4]
 8014c52:	2b00      	cmp	r3, #0
 8014c54:	d105      	bne.n	8014c62 <ip_reass_chain_frag_into_datagram_and_validate+0x1fe>
 8014c56:	68fb      	ldr	r3, [r7, #12]
 8014c58:	7f9b      	ldrb	r3, [r3, #30]
 8014c5a:	f003 0301 	and.w	r3, r3, #1
 8014c5e:	2b00      	cmp	r3, #0
 8014c60:	d059      	beq.n	8014d16 <ip_reass_chain_frag_into_datagram_and_validate+0x2b2>
    /* and had no holes so far */
    if (valid) {
 8014c62:	6a3b      	ldr	r3, [r7, #32]
 8014c64:	2b00      	cmp	r3, #0
 8014c66:	d04f      	beq.n	8014d08 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      /* then check if the rest of the fragments is here */
      /* Check if the queue starts with the first datagram */
      if ((ipr->p == NULL) || (((struct ip_reass_helper *)ipr->p->payload)->start != 0)) {
 8014c68:	68fb      	ldr	r3, [r7, #12]
 8014c6a:	685b      	ldr	r3, [r3, #4]
 8014c6c:	2b00      	cmp	r3, #0
 8014c6e:	d006      	beq.n	8014c7e <ip_reass_chain_frag_into_datagram_and_validate+0x21a>
 8014c70:	68fb      	ldr	r3, [r7, #12]
 8014c72:	685b      	ldr	r3, [r3, #4]
 8014c74:	685b      	ldr	r3, [r3, #4]
 8014c76:	889b      	ldrh	r3, [r3, #4]
 8014c78:	b29b      	uxth	r3, r3
 8014c7a:	2b00      	cmp	r3, #0
 8014c7c:	d002      	beq.n	8014c84 <ip_reass_chain_frag_into_datagram_and_validate+0x220>
        valid = 0;
 8014c7e:	2300      	movs	r3, #0
 8014c80:	623b      	str	r3, [r7, #32]
 8014c82:	e041      	b.n	8014d08 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      } else {
        /* and check that there are no holes after this datagram */
        iprh_prev = iprh;
 8014c84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014c86:	62bb      	str	r3, [r7, #40]	@ 0x28
        q = iprh->next_pbuf;
 8014c88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014c8a:	681b      	ldr	r3, [r3, #0]
 8014c8c:	627b      	str	r3, [r7, #36]	@ 0x24
        while (q != NULL) {
 8014c8e:	e012      	b.n	8014cb6 <ip_reass_chain_frag_into_datagram_and_validate+0x252>
          iprh = (struct ip_reass_helper *)q->payload;
 8014c90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014c92:	685b      	ldr	r3, [r3, #4]
 8014c94:	62fb      	str	r3, [r7, #44]	@ 0x2c
          if (iprh_prev->end != iprh->start) {
 8014c96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014c98:	88db      	ldrh	r3, [r3, #6]
 8014c9a:	b29a      	uxth	r2, r3
 8014c9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014c9e:	889b      	ldrh	r3, [r3, #4]
 8014ca0:	b29b      	uxth	r3, r3
 8014ca2:	429a      	cmp	r2, r3
 8014ca4:	d002      	beq.n	8014cac <ip_reass_chain_frag_into_datagram_and_validate+0x248>
            valid = 0;
 8014ca6:	2300      	movs	r3, #0
 8014ca8:	623b      	str	r3, [r7, #32]
            break;
 8014caa:	e007      	b.n	8014cbc <ip_reass_chain_frag_into_datagram_and_validate+0x258>
          }
          iprh_prev = iprh;
 8014cac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014cae:	62bb      	str	r3, [r7, #40]	@ 0x28
          q = iprh->next_pbuf;
 8014cb0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014cb2:	681b      	ldr	r3, [r3, #0]
 8014cb4:	627b      	str	r3, [r7, #36]	@ 0x24
        while (q != NULL) {
 8014cb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014cb8:	2b00      	cmp	r3, #0
 8014cba:	d1e9      	bne.n	8014c90 <ip_reass_chain_frag_into_datagram_and_validate+0x22c>
        }
        /* if still valid, all fragments are received
         * (because to the MF==0 already arrived */
        if (valid) {
 8014cbc:	6a3b      	ldr	r3, [r7, #32]
 8014cbe:	2b00      	cmp	r3, #0
 8014cc0:	d022      	beq.n	8014d08 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
          LWIP_ASSERT("sanity check", ipr->p != NULL);
 8014cc2:	68fb      	ldr	r3, [r7, #12]
 8014cc4:	685b      	ldr	r3, [r3, #4]
 8014cc6:	2b00      	cmp	r3, #0
 8014cc8:	d106      	bne.n	8014cd8 <ip_reass_chain_frag_into_datagram_and_validate+0x274>
 8014cca:	4b15      	ldr	r3, [pc, #84]	@ (8014d20 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8014ccc:	f240 12df 	movw	r2, #479	@ 0x1df
 8014cd0:	4917      	ldr	r1, [pc, #92]	@ (8014d30 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 8014cd2:	4815      	ldr	r0, [pc, #84]	@ (8014d28 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8014cd4:	f009 ff32 	bl	801eb3c <iprintf>
          LWIP_ASSERT("sanity check",
 8014cd8:	68fb      	ldr	r3, [r7, #12]
 8014cda:	685b      	ldr	r3, [r3, #4]
 8014cdc:	685b      	ldr	r3, [r3, #4]
 8014cde:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8014ce0:	429a      	cmp	r2, r3
 8014ce2:	d106      	bne.n	8014cf2 <ip_reass_chain_frag_into_datagram_and_validate+0x28e>
 8014ce4:	4b0e      	ldr	r3, [pc, #56]	@ (8014d20 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8014ce6:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 8014cea:	4911      	ldr	r1, [pc, #68]	@ (8014d30 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 8014cec:	480e      	ldr	r0, [pc, #56]	@ (8014d28 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8014cee:	f009 ff25 	bl	801eb3c <iprintf>
                      ((struct ip_reass_helper *)ipr->p->payload) != iprh);
          LWIP_ASSERT("validate_datagram:next_pbuf!=NULL",
 8014cf2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014cf4:	681b      	ldr	r3, [r3, #0]
 8014cf6:	2b00      	cmp	r3, #0
 8014cf8:	d006      	beq.n	8014d08 <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
 8014cfa:	4b09      	ldr	r3, [pc, #36]	@ (8014d20 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8014cfc:	f44f 72f1 	mov.w	r2, #482	@ 0x1e2
 8014d00:	490c      	ldr	r1, [pc, #48]	@ (8014d34 <ip_reass_chain_frag_into_datagram_and_validate+0x2d0>)
 8014d02:	4809      	ldr	r0, [pc, #36]	@ (8014d28 <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8014d04:	f009 ff1a 	bl	801eb3c <iprintf>
      }
    }
    /* If valid is 0 here, there are some fragments missing in the middle
     * (since MF == 0 has already arrived). Such datagrams simply time out if
     * no more fragments are received... */
    return valid ? IP_REASS_VALIDATE_TELEGRAM_FINISHED : IP_REASS_VALIDATE_PBUF_QUEUED;
 8014d08:	6a3b      	ldr	r3, [r7, #32]
 8014d0a:	2b00      	cmp	r3, #0
 8014d0c:	bf14      	ite	ne
 8014d0e:	2301      	movne	r3, #1
 8014d10:	2300      	moveq	r3, #0
 8014d12:	b2db      	uxtb	r3, r3
 8014d14:	e000      	b.n	8014d18 <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  /* If we come here, not all fragments were received, yet! */
  return IP_REASS_VALIDATE_PBUF_QUEUED; /* not yet valid! */
 8014d16:	2300      	movs	r3, #0
}
 8014d18:	4618      	mov	r0, r3
 8014d1a:	3730      	adds	r7, #48	@ 0x30
 8014d1c:	46bd      	mov	sp, r7
 8014d1e:	bd80      	pop	{r7, pc}
 8014d20:	08022e24 	.word	0x08022e24
 8014d24:	08022f2c 	.word	0x08022f2c
 8014d28:	08022e90 	.word	0x08022e90
 8014d2c:	08022f4c 	.word	0x08022f4c
 8014d30:	08022f84 	.word	0x08022f84
 8014d34:	08022f94 	.word	0x08022f94

08014d38 <ip4_reass>:
 * @param p points to a pbuf chain of the fragment
 * @return NULL if reassembly is incomplete, ? otherwise
 */
struct pbuf *
ip4_reass(struct pbuf *p)
{
 8014d38:	b580      	push	{r7, lr}
 8014d3a:	b08e      	sub	sp, #56	@ 0x38
 8014d3c:	af00      	add	r7, sp, #0
 8014d3e:	6078      	str	r0, [r7, #4]
  int is_last;

  IPFRAG_STATS_INC(ip_frag.recv);
  MIB2_STATS_INC(mib2.ipreasmreqds);

  fraghdr = (struct ip_hdr *)p->payload;
 8014d40:	687b      	ldr	r3, [r7, #4]
 8014d42:	685b      	ldr	r3, [r3, #4]
 8014d44:	62bb      	str	r3, [r7, #40]	@ 0x28

  if (IPH_HL_BYTES(fraghdr) != IP_HLEN) {
 8014d46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014d48:	781b      	ldrb	r3, [r3, #0]
 8014d4a:	f003 030f 	and.w	r3, r3, #15
 8014d4e:	b2db      	uxtb	r3, r3
 8014d50:	009b      	lsls	r3, r3, #2
 8014d52:	b2db      	uxtb	r3, r3
 8014d54:	2b14      	cmp	r3, #20
 8014d56:	f040 8171 	bne.w	801503c <ip4_reass+0x304>
    LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: IP options currently not supported!\n"));
    IPFRAG_STATS_INC(ip_frag.err);
    goto nullreturn;
  }

  offset = IPH_OFFSET_BYTES(fraghdr);
 8014d5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014d5c:	88db      	ldrh	r3, [r3, #6]
 8014d5e:	b29b      	uxth	r3, r3
 8014d60:	4618      	mov	r0, r3
 8014d62:	f7fd ff63 	bl	8012c2c <lwip_htons>
 8014d66:	4603      	mov	r3, r0
 8014d68:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8014d6c:	b29b      	uxth	r3, r3
 8014d6e:	00db      	lsls	r3, r3, #3
 8014d70:	84fb      	strh	r3, [r7, #38]	@ 0x26
  len = lwip_ntohs(IPH_LEN(fraghdr));
 8014d72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014d74:	885b      	ldrh	r3, [r3, #2]
 8014d76:	b29b      	uxth	r3, r3
 8014d78:	4618      	mov	r0, r3
 8014d7a:	f7fd ff57 	bl	8012c2c <lwip_htons>
 8014d7e:	4603      	mov	r3, r0
 8014d80:	84bb      	strh	r3, [r7, #36]	@ 0x24
  hlen = IPH_HL_BYTES(fraghdr);
 8014d82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014d84:	781b      	ldrb	r3, [r3, #0]
 8014d86:	f003 030f 	and.w	r3, r3, #15
 8014d8a:	b2db      	uxtb	r3, r3
 8014d8c:	009b      	lsls	r3, r3, #2
 8014d8e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  if (hlen > len) {
 8014d92:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8014d96:	b29b      	uxth	r3, r3
 8014d98:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8014d9a:	429a      	cmp	r2, r3
 8014d9c:	f0c0 8150 	bcc.w	8015040 <ip4_reass+0x308>
    /* invalid datagram */
    goto nullreturn;
  }
  len = (u16_t)(len - hlen);
 8014da0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8014da4:	b29b      	uxth	r3, r3
 8014da6:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8014da8:	1ad3      	subs	r3, r2, r3
 8014daa:	84bb      	strh	r3, [r7, #36]	@ 0x24

  /* Check if we are allowed to enqueue more datagrams. */
  clen = pbuf_clen(p);
 8014dac:	6878      	ldr	r0, [r7, #4]
 8014dae:	f001 fe9d 	bl	8016aec <pbuf_clen>
 8014db2:	4603      	mov	r3, r0
 8014db4:	843b      	strh	r3, [r7, #32]
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 8014db6:	4b8c      	ldr	r3, [pc, #560]	@ (8014fe8 <ip4_reass+0x2b0>)
 8014db8:	881b      	ldrh	r3, [r3, #0]
 8014dba:	461a      	mov	r2, r3
 8014dbc:	8c3b      	ldrh	r3, [r7, #32]
 8014dbe:	4413      	add	r3, r2
 8014dc0:	2b0a      	cmp	r3, #10
 8014dc2:	dd10      	ble.n	8014de6 <ip4_reass+0xae>
#if IP_REASS_FREE_OLDEST
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 8014dc4:	8c3b      	ldrh	r3, [r7, #32]
 8014dc6:	4619      	mov	r1, r3
 8014dc8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8014dca:	f7ff fd81 	bl	80148d0 <ip_reass_remove_oldest_datagram>
 8014dce:	4603      	mov	r3, r0
 8014dd0:	2b00      	cmp	r3, #0
 8014dd2:	f000 8137 	beq.w	8015044 <ip4_reass+0x30c>
        ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS))
 8014dd6:	4b84      	ldr	r3, [pc, #528]	@ (8014fe8 <ip4_reass+0x2b0>)
 8014dd8:	881b      	ldrh	r3, [r3, #0]
 8014dda:	461a      	mov	r2, r3
 8014ddc:	8c3b      	ldrh	r3, [r7, #32]
 8014dde:	4413      	add	r3, r2
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 8014de0:	2b0a      	cmp	r3, #10
 8014de2:	f300 812f 	bgt.w	8015044 <ip4_reass+0x30c>
    }
  }

  /* Look for the datagram the fragment belongs to in the current datagram queue,
   * remembering the previous in the queue for later dequeueing. */
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 8014de6:	4b81      	ldr	r3, [pc, #516]	@ (8014fec <ip4_reass+0x2b4>)
 8014de8:	681b      	ldr	r3, [r3, #0]
 8014dea:	633b      	str	r3, [r7, #48]	@ 0x30
 8014dec:	e015      	b.n	8014e1a <ip4_reass+0xe2>
    /* Check if the incoming fragment matches the one currently present
       in the reassembly buffer. If so, we proceed with copying the
       fragment into the buffer. */
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 8014dee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014df0:	695a      	ldr	r2, [r3, #20]
 8014df2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014df4:	68db      	ldr	r3, [r3, #12]
 8014df6:	429a      	cmp	r2, r3
 8014df8:	d10c      	bne.n	8014e14 <ip4_reass+0xdc>
 8014dfa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014dfc:	699a      	ldr	r2, [r3, #24]
 8014dfe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014e00:	691b      	ldr	r3, [r3, #16]
 8014e02:	429a      	cmp	r2, r3
 8014e04:	d106      	bne.n	8014e14 <ip4_reass+0xdc>
 8014e06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014e08:	899a      	ldrh	r2, [r3, #12]
 8014e0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014e0c:	889b      	ldrh	r3, [r3, #4]
 8014e0e:	b29b      	uxth	r3, r3
 8014e10:	429a      	cmp	r2, r3
 8014e12:	d006      	beq.n	8014e22 <ip4_reass+0xea>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 8014e14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014e16:	681b      	ldr	r3, [r3, #0]
 8014e18:	633b      	str	r3, [r7, #48]	@ 0x30
 8014e1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014e1c:	2b00      	cmp	r3, #0
 8014e1e:	d1e6      	bne.n	8014dee <ip4_reass+0xb6>
 8014e20:	e000      	b.n	8014e24 <ip4_reass+0xec>
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: matching previous fragment ID=%"X16_F"\n",
                                   lwip_ntohs(IPH_ID(fraghdr))));
      IPFRAG_STATS_INC(ip_frag.cachehit);
      break;
 8014e22:	bf00      	nop
    }
  }

  if (ipr == NULL) {
 8014e24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014e26:	2b00      	cmp	r3, #0
 8014e28:	d109      	bne.n	8014e3e <ip4_reass+0x106>
    /* Enqueue a new datagram into the datagram queue */
    ipr = ip_reass_enqueue_new_datagram(fraghdr, clen);
 8014e2a:	8c3b      	ldrh	r3, [r7, #32]
 8014e2c:	4619      	mov	r1, r3
 8014e2e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8014e30:	f7ff fdb0 	bl	8014994 <ip_reass_enqueue_new_datagram>
 8014e34:	6338      	str	r0, [r7, #48]	@ 0x30
    /* Bail if unable to enqueue */
    if (ipr == NULL) {
 8014e36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014e38:	2b00      	cmp	r3, #0
 8014e3a:	d11c      	bne.n	8014e76 <ip4_reass+0x13e>
      goto nullreturn;
 8014e3c:	e105      	b.n	801504a <ip4_reass+0x312>
    }
  } else {
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 8014e3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014e40:	88db      	ldrh	r3, [r3, #6]
 8014e42:	b29b      	uxth	r3, r3
 8014e44:	4618      	mov	r0, r3
 8014e46:	f7fd fef1 	bl	8012c2c <lwip_htons>
 8014e4a:	4603      	mov	r3, r0
 8014e4c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8014e50:	2b00      	cmp	r3, #0
 8014e52:	d110      	bne.n	8014e76 <ip4_reass+0x13e>
        ((lwip_ntohs(IPH_OFFSET(&ipr->iphdr)) & IP_OFFMASK) != 0)) {
 8014e54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014e56:	89db      	ldrh	r3, [r3, #14]
 8014e58:	4618      	mov	r0, r3
 8014e5a:	f7fd fee7 	bl	8012c2c <lwip_htons>
 8014e5e:	4603      	mov	r3, r0
 8014e60:	f3c3 030c 	ubfx	r3, r3, #0, #13
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 8014e64:	2b00      	cmp	r3, #0
 8014e66:	d006      	beq.n	8014e76 <ip4_reass+0x13e>
      /* ipr->iphdr is not the header from the first fragment, but fraghdr is
       * -> copy fraghdr into ipr->iphdr since we want to have the header
       * of the first fragment (for ICMP time exceeded and later, for copying
       * all options, if supported)*/
      SMEMCPY(&ipr->iphdr, fraghdr, IP_HLEN);
 8014e68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014e6a:	3308      	adds	r3, #8
 8014e6c:	2214      	movs	r2, #20
 8014e6e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8014e70:	4618      	mov	r0, r3
 8014e72:	f00a f92f 	bl	801f0d4 <memcpy>

  /* At this point, we have either created a new entry or pointing
   * to an existing one */

  /* check for 'no more fragments', and update queue entry*/
  is_last = (IPH_OFFSET(fraghdr) & PP_NTOHS(IP_MF)) == 0;
 8014e76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014e78:	88db      	ldrh	r3, [r3, #6]
 8014e7a:	b29b      	uxth	r3, r3
 8014e7c:	f003 0320 	and.w	r3, r3, #32
 8014e80:	2b00      	cmp	r3, #0
 8014e82:	bf0c      	ite	eq
 8014e84:	2301      	moveq	r3, #1
 8014e86:	2300      	movne	r3, #0
 8014e88:	b2db      	uxtb	r3, r3
 8014e8a:	61fb      	str	r3, [r7, #28]
  if (is_last) {
 8014e8c:	69fb      	ldr	r3, [r7, #28]
 8014e8e:	2b00      	cmp	r3, #0
 8014e90:	d00e      	beq.n	8014eb0 <ip4_reass+0x178>
    u16_t datagram_len = (u16_t)(offset + len);
 8014e92:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8014e94:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8014e96:	4413      	add	r3, r2
 8014e98:	837b      	strh	r3, [r7, #26]
    if ((datagram_len < offset) || (datagram_len > (0xFFFF - IP_HLEN))) {
 8014e9a:	8b7a      	ldrh	r2, [r7, #26]
 8014e9c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8014e9e:	429a      	cmp	r2, r3
 8014ea0:	f0c0 80a0 	bcc.w	8014fe4 <ip4_reass+0x2ac>
 8014ea4:	8b7b      	ldrh	r3, [r7, #26]
 8014ea6:	f64f 72eb 	movw	r2, #65515	@ 0xffeb
 8014eaa:	4293      	cmp	r3, r2
 8014eac:	f200 809a 	bhi.w	8014fe4 <ip4_reass+0x2ac>
      goto nullreturn_ipr;
    }
  }
  /* find the right place to insert this pbuf */
  /* @todo: trim pbufs if fragments are overlapping */
  valid = ip_reass_chain_frag_into_datagram_and_validate(ipr, p, is_last);
 8014eb0:	69fa      	ldr	r2, [r7, #28]
 8014eb2:	6879      	ldr	r1, [r7, #4]
 8014eb4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8014eb6:	f7ff fdd5 	bl	8014a64 <ip_reass_chain_frag_into_datagram_and_validate>
 8014eba:	6178      	str	r0, [r7, #20]
  if (valid == IP_REASS_VALIDATE_PBUF_DROPPED) {
 8014ebc:	697b      	ldr	r3, [r7, #20]
 8014ebe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014ec2:	f000 809b 	beq.w	8014ffc <ip4_reass+0x2c4>
  /* if we come here, the pbuf has been enqueued */

  /* Track the current number of pbufs current 'in-flight', in order to limit
     the number of fragments that may be enqueued at any one time
     (overflow checked by testing against IP_REASS_MAX_PBUFS) */
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 8014ec6:	4b48      	ldr	r3, [pc, #288]	@ (8014fe8 <ip4_reass+0x2b0>)
 8014ec8:	881a      	ldrh	r2, [r3, #0]
 8014eca:	8c3b      	ldrh	r3, [r7, #32]
 8014ecc:	4413      	add	r3, r2
 8014ece:	b29a      	uxth	r2, r3
 8014ed0:	4b45      	ldr	r3, [pc, #276]	@ (8014fe8 <ip4_reass+0x2b0>)
 8014ed2:	801a      	strh	r2, [r3, #0]
  if (is_last) {
 8014ed4:	69fb      	ldr	r3, [r7, #28]
 8014ed6:	2b00      	cmp	r3, #0
 8014ed8:	d00d      	beq.n	8014ef6 <ip4_reass+0x1be>
    u16_t datagram_len = (u16_t)(offset + len);
 8014eda:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8014edc:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8014ede:	4413      	add	r3, r2
 8014ee0:	827b      	strh	r3, [r7, #18]
    ipr->datagram_len = datagram_len;
 8014ee2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014ee4:	8a7a      	ldrh	r2, [r7, #18]
 8014ee6:	839a      	strh	r2, [r3, #28]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 8014ee8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014eea:	7f9b      	ldrb	r3, [r3, #30]
 8014eec:	f043 0301 	orr.w	r3, r3, #1
 8014ef0:	b2da      	uxtb	r2, r3
 8014ef2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014ef4:	779a      	strb	r2, [r3, #30]
    LWIP_DEBUGF(IP_REASS_DEBUG,
                ("ip4_reass: last fragment seen, total len %"S16_F"\n",
                 ipr->datagram_len));
  }

  if (valid == IP_REASS_VALIDATE_TELEGRAM_FINISHED) {
 8014ef6:	697b      	ldr	r3, [r7, #20]
 8014ef8:	2b01      	cmp	r3, #1
 8014efa:	d171      	bne.n	8014fe0 <ip4_reass+0x2a8>
    struct ip_reassdata *ipr_prev;
    /* the totally last fragment (flag more fragments = 0) was received at least
     * once AND all fragments are received */
    u16_t datagram_len = (u16_t)(ipr->datagram_len + IP_HLEN);
 8014efc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014efe:	8b9b      	ldrh	r3, [r3, #28]
 8014f00:	3314      	adds	r3, #20
 8014f02:	823b      	strh	r3, [r7, #16]

    /* save the second pbuf before copying the header over the pointer */
    r = ((struct ip_reass_helper *)ipr->p->payload)->next_pbuf;
 8014f04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014f06:	685b      	ldr	r3, [r3, #4]
 8014f08:	685b      	ldr	r3, [r3, #4]
 8014f0a:	681b      	ldr	r3, [r3, #0]
 8014f0c:	637b      	str	r3, [r7, #52]	@ 0x34

    /* copy the original ip header back to the first pbuf */
    fraghdr = (struct ip_hdr *)(ipr->p->payload);
 8014f0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014f10:	685b      	ldr	r3, [r3, #4]
 8014f12:	685b      	ldr	r3, [r3, #4]
 8014f14:	62bb      	str	r3, [r7, #40]	@ 0x28
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 8014f16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014f18:	3308      	adds	r3, #8
 8014f1a:	2214      	movs	r2, #20
 8014f1c:	4619      	mov	r1, r3
 8014f1e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8014f20:	f00a f8d8 	bl	801f0d4 <memcpy>
    IPH_LEN_SET(fraghdr, lwip_htons(datagram_len));
 8014f24:	8a3b      	ldrh	r3, [r7, #16]
 8014f26:	4618      	mov	r0, r3
 8014f28:	f7fd fe80 	bl	8012c2c <lwip_htons>
 8014f2c:	4603      	mov	r3, r0
 8014f2e:	461a      	mov	r2, r3
 8014f30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014f32:	805a      	strh	r2, [r3, #2]
    IPH_OFFSET_SET(fraghdr, 0);
 8014f34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014f36:	2200      	movs	r2, #0
 8014f38:	719a      	strb	r2, [r3, #6]
 8014f3a:	2200      	movs	r2, #0
 8014f3c:	71da      	strb	r2, [r3, #7]
    IPH_CHKSUM_SET(fraghdr, 0);
 8014f3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014f40:	2200      	movs	r2, #0
 8014f42:	729a      	strb	r2, [r3, #10]
 8014f44:	2200      	movs	r2, #0
 8014f46:	72da      	strb	r2, [r3, #11]
    IF__NETIF_CHECKSUM_ENABLED(ip_current_input_netif(), NETIF_CHECKSUM_GEN_IP) {
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
    }
#endif /* CHECKSUM_GEN_IP */

    p = ipr->p;
 8014f48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014f4a:	685b      	ldr	r3, [r3, #4]
 8014f4c:	607b      	str	r3, [r7, #4]

    /* chain together the pbufs contained within the reass_data list. */
    while (r != NULL) {
 8014f4e:	e00d      	b.n	8014f6c <ip4_reass+0x234>
      iprh = (struct ip_reass_helper *)r->payload;
 8014f50:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014f52:	685b      	ldr	r3, [r3, #4]
 8014f54:	60fb      	str	r3, [r7, #12]

      /* hide the ip header for every succeeding fragment */
      pbuf_remove_header(r, IP_HLEN);
 8014f56:	2114      	movs	r1, #20
 8014f58:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8014f5a:	f001 fcb3 	bl	80168c4 <pbuf_remove_header>
      pbuf_cat(p, r);
 8014f5e:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8014f60:	6878      	ldr	r0, [r7, #4]
 8014f62:	f001 fe03 	bl	8016b6c <pbuf_cat>
      r = iprh->next_pbuf;
 8014f66:	68fb      	ldr	r3, [r7, #12]
 8014f68:	681b      	ldr	r3, [r3, #0]
 8014f6a:	637b      	str	r3, [r7, #52]	@ 0x34
    while (r != NULL) {
 8014f6c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014f6e:	2b00      	cmp	r3, #0
 8014f70:	d1ee      	bne.n	8014f50 <ip4_reass+0x218>
    }

    /* find the previous entry in the linked list */
    if (ipr == reassdatagrams) {
 8014f72:	4b1e      	ldr	r3, [pc, #120]	@ (8014fec <ip4_reass+0x2b4>)
 8014f74:	681b      	ldr	r3, [r3, #0]
 8014f76:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8014f78:	429a      	cmp	r2, r3
 8014f7a:	d102      	bne.n	8014f82 <ip4_reass+0x24a>
      ipr_prev = NULL;
 8014f7c:	2300      	movs	r3, #0
 8014f7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8014f80:	e010      	b.n	8014fa4 <ip4_reass+0x26c>
    } else {
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 8014f82:	4b1a      	ldr	r3, [pc, #104]	@ (8014fec <ip4_reass+0x2b4>)
 8014f84:	681b      	ldr	r3, [r3, #0]
 8014f86:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8014f88:	e007      	b.n	8014f9a <ip4_reass+0x262>
        if (ipr_prev->next == ipr) {
 8014f8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014f8c:	681b      	ldr	r3, [r3, #0]
 8014f8e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8014f90:	429a      	cmp	r2, r3
 8014f92:	d006      	beq.n	8014fa2 <ip4_reass+0x26a>
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 8014f94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014f96:	681b      	ldr	r3, [r3, #0]
 8014f98:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8014f9a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014f9c:	2b00      	cmp	r3, #0
 8014f9e:	d1f4      	bne.n	8014f8a <ip4_reass+0x252>
 8014fa0:	e000      	b.n	8014fa4 <ip4_reass+0x26c>
          break;
 8014fa2:	bf00      	nop
        }
      }
    }

    /* release the sources allocate for the fragment queue entry */
    ip_reass_dequeue_datagram(ipr, ipr_prev);
 8014fa4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8014fa6:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8014fa8:	f7ff fd2e 	bl	8014a08 <ip_reass_dequeue_datagram>

    /* and adjust the number of pbufs currently queued for reassembly. */
    clen = pbuf_clen(p);
 8014fac:	6878      	ldr	r0, [r7, #4]
 8014fae:	f001 fd9d 	bl	8016aec <pbuf_clen>
 8014fb2:	4603      	mov	r3, r0
 8014fb4:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= clen);
 8014fb6:	4b0c      	ldr	r3, [pc, #48]	@ (8014fe8 <ip4_reass+0x2b0>)
 8014fb8:	881b      	ldrh	r3, [r3, #0]
 8014fba:	8c3a      	ldrh	r2, [r7, #32]
 8014fbc:	429a      	cmp	r2, r3
 8014fbe:	d906      	bls.n	8014fce <ip4_reass+0x296>
 8014fc0:	4b0b      	ldr	r3, [pc, #44]	@ (8014ff0 <ip4_reass+0x2b8>)
 8014fc2:	f240 229b 	movw	r2, #667	@ 0x29b
 8014fc6:	490b      	ldr	r1, [pc, #44]	@ (8014ff4 <ip4_reass+0x2bc>)
 8014fc8:	480b      	ldr	r0, [pc, #44]	@ (8014ff8 <ip4_reass+0x2c0>)
 8014fca:	f009 fdb7 	bl	801eb3c <iprintf>
    ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - clen);
 8014fce:	4b06      	ldr	r3, [pc, #24]	@ (8014fe8 <ip4_reass+0x2b0>)
 8014fd0:	881a      	ldrh	r2, [r3, #0]
 8014fd2:	8c3b      	ldrh	r3, [r7, #32]
 8014fd4:	1ad3      	subs	r3, r2, r3
 8014fd6:	b29a      	uxth	r2, r3
 8014fd8:	4b03      	ldr	r3, [pc, #12]	@ (8014fe8 <ip4_reass+0x2b0>)
 8014fda:	801a      	strh	r2, [r3, #0]

    MIB2_STATS_INC(mib2.ipreasmoks);

    /* Return the pbuf chain */
    return p;
 8014fdc:	687b      	ldr	r3, [r7, #4]
 8014fde:	e038      	b.n	8015052 <ip4_reass+0x31a>
  }
  /* the datagram is not (yet?) reassembled completely */
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_pbufcount: %d out\n", ip_reass_pbufcount));
  return NULL;
 8014fe0:	2300      	movs	r3, #0
 8014fe2:	e036      	b.n	8015052 <ip4_reass+0x31a>
      goto nullreturn_ipr;
 8014fe4:	bf00      	nop
 8014fe6:	e00a      	b.n	8014ffe <ip4_reass+0x2c6>
 8014fe8:	24019940 	.word	0x24019940
 8014fec:	2401993c 	.word	0x2401993c
 8014ff0:	08022e24 	.word	0x08022e24
 8014ff4:	08022fb8 	.word	0x08022fb8
 8014ff8:	08022e90 	.word	0x08022e90
    goto nullreturn_ipr;
 8014ffc:	bf00      	nop

nullreturn_ipr:
  LWIP_ASSERT("ipr != NULL", ipr != NULL);
 8014ffe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015000:	2b00      	cmp	r3, #0
 8015002:	d106      	bne.n	8015012 <ip4_reass+0x2da>
 8015004:	4b15      	ldr	r3, [pc, #84]	@ (801505c <ip4_reass+0x324>)
 8015006:	f44f 722a 	mov.w	r2, #680	@ 0x2a8
 801500a:	4915      	ldr	r1, [pc, #84]	@ (8015060 <ip4_reass+0x328>)
 801500c:	4815      	ldr	r0, [pc, #84]	@ (8015064 <ip4_reass+0x32c>)
 801500e:	f009 fd95 	bl	801eb3c <iprintf>
  if (ipr->p == NULL) {
 8015012:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015014:	685b      	ldr	r3, [r3, #4]
 8015016:	2b00      	cmp	r3, #0
 8015018:	d116      	bne.n	8015048 <ip4_reass+0x310>
    /* dropped pbuf after creating a new datagram entry: remove the entry, too */
    LWIP_ASSERT("not firstalthough just enqueued", ipr == reassdatagrams);
 801501a:	4b13      	ldr	r3, [pc, #76]	@ (8015068 <ip4_reass+0x330>)
 801501c:	681b      	ldr	r3, [r3, #0]
 801501e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8015020:	429a      	cmp	r2, r3
 8015022:	d006      	beq.n	8015032 <ip4_reass+0x2fa>
 8015024:	4b0d      	ldr	r3, [pc, #52]	@ (801505c <ip4_reass+0x324>)
 8015026:	f240 22ab 	movw	r2, #683	@ 0x2ab
 801502a:	4910      	ldr	r1, [pc, #64]	@ (801506c <ip4_reass+0x334>)
 801502c:	480d      	ldr	r0, [pc, #52]	@ (8015064 <ip4_reass+0x32c>)
 801502e:	f009 fd85 	bl	801eb3c <iprintf>
    ip_reass_dequeue_datagram(ipr, NULL);
 8015032:	2100      	movs	r1, #0
 8015034:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8015036:	f7ff fce7 	bl	8014a08 <ip_reass_dequeue_datagram>
 801503a:	e006      	b.n	801504a <ip4_reass+0x312>
    goto nullreturn;
 801503c:	bf00      	nop
 801503e:	e004      	b.n	801504a <ip4_reass+0x312>
    goto nullreturn;
 8015040:	bf00      	nop
 8015042:	e002      	b.n	801504a <ip4_reass+0x312>
      goto nullreturn;
 8015044:	bf00      	nop
 8015046:	e000      	b.n	801504a <ip4_reass+0x312>
  }

nullreturn:
 8015048:	bf00      	nop
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: nullreturn\n"));
  IPFRAG_STATS_INC(ip_frag.drop);
  pbuf_free(p);
 801504a:	6878      	ldr	r0, [r7, #4]
 801504c:	f001 fcc0 	bl	80169d0 <pbuf_free>
  return NULL;
 8015050:	2300      	movs	r3, #0
}
 8015052:	4618      	mov	r0, r3
 8015054:	3738      	adds	r7, #56	@ 0x38
 8015056:	46bd      	mov	sp, r7
 8015058:	bd80      	pop	{r7, pc}
 801505a:	bf00      	nop
 801505c:	08022e24 	.word	0x08022e24
 8015060:	08022fd4 	.word	0x08022fd4
 8015064:	08022e90 	.word	0x08022e90
 8015068:	2401993c 	.word	0x2401993c
 801506c:	08022fe0 	.word	0x08022fe0

08015070 <ip_frag_alloc_pbuf_custom_ref>:
#if IP_FRAG
#if !LWIP_NETIF_TX_SINGLE_PBUF
/** Allocate a new struct pbuf_custom_ref */
static struct pbuf_custom_ref *
ip_frag_alloc_pbuf_custom_ref(void)
{
 8015070:	b580      	push	{r7, lr}
 8015072:	af00      	add	r7, sp, #0
  return (struct pbuf_custom_ref *)memp_malloc(MEMP_FRAG_PBUF);
 8015074:	2005      	movs	r0, #5
 8015076:	f000 fe27 	bl	8015cc8 <memp_malloc>
 801507a:	4603      	mov	r3, r0
}
 801507c:	4618      	mov	r0, r3
 801507e:	bd80      	pop	{r7, pc}

08015080 <ip_frag_free_pbuf_custom_ref>:

/** Free a struct pbuf_custom_ref */
static void
ip_frag_free_pbuf_custom_ref(struct pbuf_custom_ref *p)
{
 8015080:	b580      	push	{r7, lr}
 8015082:	b082      	sub	sp, #8
 8015084:	af00      	add	r7, sp, #0
 8015086:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("p != NULL", p != NULL);
 8015088:	687b      	ldr	r3, [r7, #4]
 801508a:	2b00      	cmp	r3, #0
 801508c:	d106      	bne.n	801509c <ip_frag_free_pbuf_custom_ref+0x1c>
 801508e:	4b07      	ldr	r3, [pc, #28]	@ (80150ac <ip_frag_free_pbuf_custom_ref+0x2c>)
 8015090:	f44f 7231 	mov.w	r2, #708	@ 0x2c4
 8015094:	4906      	ldr	r1, [pc, #24]	@ (80150b0 <ip_frag_free_pbuf_custom_ref+0x30>)
 8015096:	4807      	ldr	r0, [pc, #28]	@ (80150b4 <ip_frag_free_pbuf_custom_ref+0x34>)
 8015098:	f009 fd50 	bl	801eb3c <iprintf>
  memp_free(MEMP_FRAG_PBUF, p);
 801509c:	6879      	ldr	r1, [r7, #4]
 801509e:	2005      	movs	r0, #5
 80150a0:	f000 fe88 	bl	8015db4 <memp_free>
}
 80150a4:	bf00      	nop
 80150a6:	3708      	adds	r7, #8
 80150a8:	46bd      	mov	sp, r7
 80150aa:	bd80      	pop	{r7, pc}
 80150ac:	08022e24 	.word	0x08022e24
 80150b0:	08023000 	.word	0x08023000
 80150b4:	08022e90 	.word	0x08022e90

080150b8 <ipfrag_free_pbuf_custom>:

/** Free-callback function to free a 'struct pbuf_custom_ref', called by
 * pbuf_free. */
static void
ipfrag_free_pbuf_custom(struct pbuf *p)
{
 80150b8:	b580      	push	{r7, lr}
 80150ba:	b084      	sub	sp, #16
 80150bc:	af00      	add	r7, sp, #0
 80150be:	6078      	str	r0, [r7, #4]
  struct pbuf_custom_ref *pcr = (struct pbuf_custom_ref *)p;
 80150c0:	687b      	ldr	r3, [r7, #4]
 80150c2:	60fb      	str	r3, [r7, #12]
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 80150c4:	68fb      	ldr	r3, [r7, #12]
 80150c6:	2b00      	cmp	r3, #0
 80150c8:	d106      	bne.n	80150d8 <ipfrag_free_pbuf_custom+0x20>
 80150ca:	4b11      	ldr	r3, [pc, #68]	@ (8015110 <ipfrag_free_pbuf_custom+0x58>)
 80150cc:	f240 22ce 	movw	r2, #718	@ 0x2ce
 80150d0:	4910      	ldr	r1, [pc, #64]	@ (8015114 <ipfrag_free_pbuf_custom+0x5c>)
 80150d2:	4811      	ldr	r0, [pc, #68]	@ (8015118 <ipfrag_free_pbuf_custom+0x60>)
 80150d4:	f009 fd32 	bl	801eb3c <iprintf>
  LWIP_ASSERT("pcr == p", (void *)pcr == (void *)p);
 80150d8:	68fa      	ldr	r2, [r7, #12]
 80150da:	687b      	ldr	r3, [r7, #4]
 80150dc:	429a      	cmp	r2, r3
 80150de:	d006      	beq.n	80150ee <ipfrag_free_pbuf_custom+0x36>
 80150e0:	4b0b      	ldr	r3, [pc, #44]	@ (8015110 <ipfrag_free_pbuf_custom+0x58>)
 80150e2:	f240 22cf 	movw	r2, #719	@ 0x2cf
 80150e6:	490d      	ldr	r1, [pc, #52]	@ (801511c <ipfrag_free_pbuf_custom+0x64>)
 80150e8:	480b      	ldr	r0, [pc, #44]	@ (8015118 <ipfrag_free_pbuf_custom+0x60>)
 80150ea:	f009 fd27 	bl	801eb3c <iprintf>
  if (pcr->original != NULL) {
 80150ee:	68fb      	ldr	r3, [r7, #12]
 80150f0:	695b      	ldr	r3, [r3, #20]
 80150f2:	2b00      	cmp	r3, #0
 80150f4:	d004      	beq.n	8015100 <ipfrag_free_pbuf_custom+0x48>
    pbuf_free(pcr->original);
 80150f6:	68fb      	ldr	r3, [r7, #12]
 80150f8:	695b      	ldr	r3, [r3, #20]
 80150fa:	4618      	mov	r0, r3
 80150fc:	f001 fc68 	bl	80169d0 <pbuf_free>
  }
  ip_frag_free_pbuf_custom_ref(pcr);
 8015100:	68f8      	ldr	r0, [r7, #12]
 8015102:	f7ff ffbd 	bl	8015080 <ip_frag_free_pbuf_custom_ref>
}
 8015106:	bf00      	nop
 8015108:	3710      	adds	r7, #16
 801510a:	46bd      	mov	sp, r7
 801510c:	bd80      	pop	{r7, pc}
 801510e:	bf00      	nop
 8015110:	08022e24 	.word	0x08022e24
 8015114:	0802300c 	.word	0x0802300c
 8015118:	08022e90 	.word	0x08022e90
 801511c:	08023018 	.word	0x08023018

08015120 <ip4_frag>:
 *
 * @return ERR_OK if sent successfully, err_t otherwise
 */
err_t
ip4_frag(struct pbuf *p, struct netif *netif, const ip4_addr_t *dest)
{
 8015120:	b580      	push	{r7, lr}
 8015122:	b094      	sub	sp, #80	@ 0x50
 8015124:	af02      	add	r7, sp, #8
 8015126:	60f8      	str	r0, [r7, #12]
 8015128:	60b9      	str	r1, [r7, #8]
 801512a:	607a      	str	r2, [r7, #4]
  struct pbuf *rambuf;
#if !LWIP_NETIF_TX_SINGLE_PBUF
  struct pbuf *newpbuf;
  u16_t newpbuflen = 0;
 801512c:	2300      	movs	r3, #0
 801512e:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
  u16_t left_to_copy;
#endif
  struct ip_hdr *original_iphdr;
  struct ip_hdr *iphdr;
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 8015132:	68bb      	ldr	r3, [r7, #8]
 8015134:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8015136:	3b14      	subs	r3, #20
 8015138:	2b00      	cmp	r3, #0
 801513a:	da00      	bge.n	801513e <ip4_frag+0x1e>
 801513c:	3307      	adds	r3, #7
 801513e:	10db      	asrs	r3, r3, #3
 8015140:	877b      	strh	r3, [r7, #58]	@ 0x3a
  u16_t left, fragsize;
  u16_t ofo;
  int last;
  u16_t poff = IP_HLEN;
 8015142:	2314      	movs	r3, #20
 8015144:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  u16_t tmp;
  int mf_set;

  original_iphdr = (struct ip_hdr *)p->payload;
 8015146:	68fb      	ldr	r3, [r7, #12]
 8015148:	685b      	ldr	r3, [r3, #4]
 801514a:	637b      	str	r3, [r7, #52]	@ 0x34
  iphdr = original_iphdr;
 801514c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801514e:	633b      	str	r3, [r7, #48]	@ 0x30
  if (IPH_HL_BYTES(iphdr) != IP_HLEN) {
 8015150:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015152:	781b      	ldrb	r3, [r3, #0]
 8015154:	f003 030f 	and.w	r3, r3, #15
 8015158:	b2db      	uxtb	r3, r3
 801515a:	009b      	lsls	r3, r3, #2
 801515c:	b2db      	uxtb	r3, r3
 801515e:	2b14      	cmp	r3, #20
 8015160:	d002      	beq.n	8015168 <ip4_frag+0x48>
    /* ip4_frag() does not support IP options */
    return ERR_VAL;
 8015162:	f06f 0305 	mvn.w	r3, #5
 8015166:	e110      	b.n	801538a <ip4_frag+0x26a>
  }
  LWIP_ERROR("ip4_frag(): pbuf too short", p->len >= IP_HLEN, return ERR_VAL);
 8015168:	68fb      	ldr	r3, [r7, #12]
 801516a:	895b      	ldrh	r3, [r3, #10]
 801516c:	2b13      	cmp	r3, #19
 801516e:	d809      	bhi.n	8015184 <ip4_frag+0x64>
 8015170:	4b88      	ldr	r3, [pc, #544]	@ (8015394 <ip4_frag+0x274>)
 8015172:	f44f 723f 	mov.w	r2, #764	@ 0x2fc
 8015176:	4988      	ldr	r1, [pc, #544]	@ (8015398 <ip4_frag+0x278>)
 8015178:	4888      	ldr	r0, [pc, #544]	@ (801539c <ip4_frag+0x27c>)
 801517a:	f009 fcdf 	bl	801eb3c <iprintf>
 801517e:	f06f 0305 	mvn.w	r3, #5
 8015182:	e102      	b.n	801538a <ip4_frag+0x26a>

  /* Save original offset */
  tmp = lwip_ntohs(IPH_OFFSET(iphdr));
 8015184:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015186:	88db      	ldrh	r3, [r3, #6]
 8015188:	b29b      	uxth	r3, r3
 801518a:	4618      	mov	r0, r3
 801518c:	f7fd fd4e 	bl	8012c2c <lwip_htons>
 8015190:	4603      	mov	r3, r0
 8015192:	87bb      	strh	r3, [r7, #60]	@ 0x3c
  ofo = tmp & IP_OFFMASK;
 8015194:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8015196:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801519a:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
  /* already fragmented? if so, the last fragment we create must have MF, too */
  mf_set = tmp & IP_MF;
 801519e:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 80151a0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80151a4:	62fb      	str	r3, [r7, #44]	@ 0x2c

  left = (u16_t)(p->tot_len - IP_HLEN);
 80151a6:	68fb      	ldr	r3, [r7, #12]
 80151a8:	891b      	ldrh	r3, [r3, #8]
 80151aa:	3b14      	subs	r3, #20
 80151ac:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42

  while (left) {
 80151b0:	e0e1      	b.n	8015376 <ip4_frag+0x256>
    /* Fill this fragment */
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 80151b2:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80151b4:	00db      	lsls	r3, r3, #3
 80151b6:	b29b      	uxth	r3, r3
 80151b8:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 80151bc:	4293      	cmp	r3, r2
 80151be:	bf28      	it	cs
 80151c0:	4613      	movcs	r3, r2
 80151c2:	857b      	strh	r3, [r7, #42]	@ 0x2a
    /* When not using a static buffer, create a chain of pbufs.
     * The first will be a PBUF_RAM holding the link and IP header.
     * The rest will be PBUF_REFs mirroring the pbuf chain to be fragged,
     * but limited to the size of an mtu.
     */
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 80151c4:	f44f 7220 	mov.w	r2, #640	@ 0x280
 80151c8:	2114      	movs	r1, #20
 80151ca:	200e      	movs	r0, #14
 80151cc:	f001 f91c 	bl	8016408 <pbuf_alloc>
 80151d0:	6278      	str	r0, [r7, #36]	@ 0x24
    if (rambuf == NULL) {
 80151d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80151d4:	2b00      	cmp	r3, #0
 80151d6:	f000 80d5 	beq.w	8015384 <ip4_frag+0x264>
      goto memerr;
    }
    LWIP_ASSERT("this needs a pbuf in one piece!",
 80151da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80151dc:	895b      	ldrh	r3, [r3, #10]
 80151de:	2b13      	cmp	r3, #19
 80151e0:	d806      	bhi.n	80151f0 <ip4_frag+0xd0>
 80151e2:	4b6c      	ldr	r3, [pc, #432]	@ (8015394 <ip4_frag+0x274>)
 80151e4:	f44f 7249 	mov.w	r2, #804	@ 0x324
 80151e8:	496d      	ldr	r1, [pc, #436]	@ (80153a0 <ip4_frag+0x280>)
 80151ea:	486c      	ldr	r0, [pc, #432]	@ (801539c <ip4_frag+0x27c>)
 80151ec:	f009 fca6 	bl	801eb3c <iprintf>
                (rambuf->len >= (IP_HLEN)));
    SMEMCPY(rambuf->payload, original_iphdr, IP_HLEN);
 80151f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80151f2:	685b      	ldr	r3, [r3, #4]
 80151f4:	2214      	movs	r2, #20
 80151f6:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80151f8:	4618      	mov	r0, r3
 80151fa:	f009 ff6b 	bl	801f0d4 <memcpy>
    iphdr = (struct ip_hdr *)rambuf->payload;
 80151fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015200:	685b      	ldr	r3, [r3, #4]
 8015202:	633b      	str	r3, [r7, #48]	@ 0x30

    left_to_copy = fragsize;
 8015204:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8015206:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
    while (left_to_copy) {
 801520a:	e064      	b.n	80152d6 <ip4_frag+0x1b6>
      struct pbuf_custom_ref *pcr;
      u16_t plen = (u16_t)(p->len - poff);
 801520c:	68fb      	ldr	r3, [r7, #12]
 801520e:	895a      	ldrh	r2, [r3, #10]
 8015210:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8015212:	1ad3      	subs	r3, r2, r3
 8015214:	83fb      	strh	r3, [r7, #30]
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 8015216:	68fb      	ldr	r3, [r7, #12]
 8015218:	895b      	ldrh	r3, [r3, #10]
 801521a:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 801521c:	429a      	cmp	r2, r3
 801521e:	d906      	bls.n	801522e <ip4_frag+0x10e>
 8015220:	4b5c      	ldr	r3, [pc, #368]	@ (8015394 <ip4_frag+0x274>)
 8015222:	f240 322d 	movw	r2, #813	@ 0x32d
 8015226:	495f      	ldr	r1, [pc, #380]	@ (80153a4 <ip4_frag+0x284>)
 8015228:	485c      	ldr	r0, [pc, #368]	@ (801539c <ip4_frag+0x27c>)
 801522a:	f009 fc87 	bl	801eb3c <iprintf>
      newpbuflen = LWIP_MIN(left_to_copy, plen);
 801522e:	8bfa      	ldrh	r2, [r7, #30]
 8015230:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8015234:	4293      	cmp	r3, r2
 8015236:	bf28      	it	cs
 8015238:	4613      	movcs	r3, r2
 801523a:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
      /* Is this pbuf already empty? */
      if (!newpbuflen) {
 801523e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8015242:	2b00      	cmp	r3, #0
 8015244:	d105      	bne.n	8015252 <ip4_frag+0x132>
        poff = 0;
 8015246:	2300      	movs	r3, #0
 8015248:	87fb      	strh	r3, [r7, #62]	@ 0x3e
        p = p->next;
 801524a:	68fb      	ldr	r3, [r7, #12]
 801524c:	681b      	ldr	r3, [r3, #0]
 801524e:	60fb      	str	r3, [r7, #12]
        continue;
 8015250:	e041      	b.n	80152d6 <ip4_frag+0x1b6>
      }
      pcr = ip_frag_alloc_pbuf_custom_ref();
 8015252:	f7ff ff0d 	bl	8015070 <ip_frag_alloc_pbuf_custom_ref>
 8015256:	61b8      	str	r0, [r7, #24]
      if (pcr == NULL) {
 8015258:	69bb      	ldr	r3, [r7, #24]
 801525a:	2b00      	cmp	r3, #0
 801525c:	d103      	bne.n	8015266 <ip4_frag+0x146>
        pbuf_free(rambuf);
 801525e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8015260:	f001 fbb6 	bl	80169d0 <pbuf_free>
        goto memerr;
 8015264:	e08f      	b.n	8015386 <ip4_frag+0x266>
      }
      /* Mirror this pbuf, although we might not need all of it. */
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 8015266:	69b8      	ldr	r0, [r7, #24]
                                    (u8_t *)p->payload + poff, newpbuflen);
 8015268:	68fb      	ldr	r3, [r7, #12]
 801526a:	685a      	ldr	r2, [r3, #4]
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 801526c:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 801526e:	4413      	add	r3, r2
 8015270:	f8b7 1046 	ldrh.w	r1, [r7, #70]	@ 0x46
 8015274:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 8015278:	9201      	str	r2, [sp, #4]
 801527a:	9300      	str	r3, [sp, #0]
 801527c:	4603      	mov	r3, r0
 801527e:	2241      	movs	r2, #65	@ 0x41
 8015280:	2000      	movs	r0, #0
 8015282:	f001 f9eb 	bl	801665c <pbuf_alloced_custom>
 8015286:	6178      	str	r0, [r7, #20]
      if (newpbuf == NULL) {
 8015288:	697b      	ldr	r3, [r7, #20]
 801528a:	2b00      	cmp	r3, #0
 801528c:	d106      	bne.n	801529c <ip4_frag+0x17c>
        ip_frag_free_pbuf_custom_ref(pcr);
 801528e:	69b8      	ldr	r0, [r7, #24]
 8015290:	f7ff fef6 	bl	8015080 <ip_frag_free_pbuf_custom_ref>
        pbuf_free(rambuf);
 8015294:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8015296:	f001 fb9b 	bl	80169d0 <pbuf_free>
        goto memerr;
 801529a:	e074      	b.n	8015386 <ip4_frag+0x266>
      }
      pbuf_ref(p);
 801529c:	68f8      	ldr	r0, [r7, #12]
 801529e:	f001 fc3d 	bl	8016b1c <pbuf_ref>
      pcr->original = p;
 80152a2:	69bb      	ldr	r3, [r7, #24]
 80152a4:	68fa      	ldr	r2, [r7, #12]
 80152a6:	615a      	str	r2, [r3, #20]
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 80152a8:	69bb      	ldr	r3, [r7, #24]
 80152aa:	4a3f      	ldr	r2, [pc, #252]	@ (80153a8 <ip4_frag+0x288>)
 80152ac:	611a      	str	r2, [r3, #16]

      /* Add it to end of rambuf's chain, but using pbuf_cat, not pbuf_chain
       * so that it is removed when pbuf_dechain is later called on rambuf.
       */
      pbuf_cat(rambuf, newpbuf);
 80152ae:	6979      	ldr	r1, [r7, #20]
 80152b0:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80152b2:	f001 fc5b 	bl	8016b6c <pbuf_cat>
      left_to_copy = (u16_t)(left_to_copy - newpbuflen);
 80152b6:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 80152ba:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80152be:	1ad3      	subs	r3, r2, r3
 80152c0:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
      if (left_to_copy) {
 80152c4:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 80152c8:	2b00      	cmp	r3, #0
 80152ca:	d004      	beq.n	80152d6 <ip4_frag+0x1b6>
        poff = 0;
 80152cc:	2300      	movs	r3, #0
 80152ce:	87fb      	strh	r3, [r7, #62]	@ 0x3e
        p = p->next;
 80152d0:	68fb      	ldr	r3, [r7, #12]
 80152d2:	681b      	ldr	r3, [r3, #0]
 80152d4:	60fb      	str	r3, [r7, #12]
    while (left_to_copy) {
 80152d6:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 80152da:	2b00      	cmp	r3, #0
 80152dc:	d196      	bne.n	801520c <ip4_frag+0xec>
      }
    }
    poff = (u16_t)(poff + newpbuflen);
 80152de:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 80152e0:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80152e4:	4413      	add	r3, r2
 80152e6:	87fb      	strh	r3, [r7, #62]	@ 0x3e
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

    /* Correct header */
    last = (left <= netif->mtu - IP_HLEN);
 80152e8:	68bb      	ldr	r3, [r7, #8]
 80152ea:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80152ec:	f1a3 0213 	sub.w	r2, r3, #19
 80152f0:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 80152f4:	429a      	cmp	r2, r3
 80152f6:	bfcc      	ite	gt
 80152f8:	2301      	movgt	r3, #1
 80152fa:	2300      	movle	r3, #0
 80152fc:	b2db      	uxtb	r3, r3
 80152fe:	623b      	str	r3, [r7, #32]

    /* Set new offset and MF flag */
    tmp = (IP_OFFMASK & (ofo));
 8015300:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8015304:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8015308:	87bb      	strh	r3, [r7, #60]	@ 0x3c
    if (!last || mf_set) {
 801530a:	6a3b      	ldr	r3, [r7, #32]
 801530c:	2b00      	cmp	r3, #0
 801530e:	d002      	beq.n	8015316 <ip4_frag+0x1f6>
 8015310:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015312:	2b00      	cmp	r3, #0
 8015314:	d003      	beq.n	801531e <ip4_frag+0x1fe>
      /* the last fragment has MF set if the input frame had it */
      tmp = tmp | IP_MF;
 8015316:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8015318:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 801531c:	87bb      	strh	r3, [r7, #60]	@ 0x3c
    }
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 801531e:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8015320:	4618      	mov	r0, r3
 8015322:	f7fd fc83 	bl	8012c2c <lwip_htons>
 8015326:	4603      	mov	r3, r0
 8015328:	461a      	mov	r2, r3
 801532a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801532c:	80da      	strh	r2, [r3, #6]
    IPH_LEN_SET(iphdr, lwip_htons((u16_t)(fragsize + IP_HLEN)));
 801532e:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8015330:	3314      	adds	r3, #20
 8015332:	b29b      	uxth	r3, r3
 8015334:	4618      	mov	r0, r3
 8015336:	f7fd fc79 	bl	8012c2c <lwip_htons>
 801533a:	4603      	mov	r3, r0
 801533c:	461a      	mov	r2, r3
 801533e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015340:	805a      	strh	r2, [r3, #2]
    IPH_CHKSUM_SET(iphdr, 0);
 8015342:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8015344:	2200      	movs	r2, #0
 8015346:	729a      	strb	r2, [r3, #10]
 8015348:	2200      	movs	r2, #0
 801534a:	72da      	strb	r2, [r3, #11]
#endif /* CHECKSUM_GEN_IP */

    /* No need for separate header pbuf - we allowed room for it in rambuf
     * when allocated.
     */
    netif->output(netif, rambuf, dest);
 801534c:	68bb      	ldr	r3, [r7, #8]
 801534e:	695b      	ldr	r3, [r3, #20]
 8015350:	687a      	ldr	r2, [r7, #4]
 8015352:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8015354:	68b8      	ldr	r0, [r7, #8]
 8015356:	4798      	blx	r3
     * recreate it next time round the loop. If we're lucky the hardware
     * will have already sent the packet, the free will really free, and
     * there will be zero memory penalty.
     */

    pbuf_free(rambuf);
 8015358:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801535a:	f001 fb39 	bl	80169d0 <pbuf_free>
    left = (u16_t)(left - fragsize);
 801535e:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8015362:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8015364:	1ad3      	subs	r3, r2, r3
 8015366:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
    ofo = (u16_t)(ofo + nfb);
 801536a:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 801536e:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8015370:	4413      	add	r3, r2
 8015372:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
  while (left) {
 8015376:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 801537a:	2b00      	cmp	r3, #0
 801537c:	f47f af19 	bne.w	80151b2 <ip4_frag+0x92>
  }
  MIB2_STATS_INC(mib2.ipfragoks);
  return ERR_OK;
 8015380:	2300      	movs	r3, #0
 8015382:	e002      	b.n	801538a <ip4_frag+0x26a>
      goto memerr;
 8015384:	bf00      	nop
memerr:
  MIB2_STATS_INC(mib2.ipfragfails);
  return ERR_MEM;
 8015386:	f04f 33ff 	mov.w	r3, #4294967295
}
 801538a:	4618      	mov	r0, r3
 801538c:	3748      	adds	r7, #72	@ 0x48
 801538e:	46bd      	mov	sp, r7
 8015390:	bd80      	pop	{r7, pc}
 8015392:	bf00      	nop
 8015394:	08022e24 	.word	0x08022e24
 8015398:	08023024 	.word	0x08023024
 801539c:	08022e90 	.word	0x08022e90
 80153a0:	08023040 	.word	0x08023040
 80153a4:	08023060 	.word	0x08023060
 80153a8:	080150b9 	.word	0x080150b9

080153ac <ptr_to_mem>:
#define mem_overflow_check_element(mem)
#endif /* MEM_OVERFLOW_CHECK */

static struct mem *
ptr_to_mem(mem_size_t ptr)
{
 80153ac:	b480      	push	{r7}
 80153ae:	b083      	sub	sp, #12
 80153b0:	af00      	add	r7, sp, #0
 80153b2:	4603      	mov	r3, r0
 80153b4:	80fb      	strh	r3, [r7, #6]
  return (struct mem *)(void *)&ram[ptr];
 80153b6:	4b05      	ldr	r3, [pc, #20]	@ (80153cc <ptr_to_mem+0x20>)
 80153b8:	681a      	ldr	r2, [r3, #0]
 80153ba:	88fb      	ldrh	r3, [r7, #6]
 80153bc:	4413      	add	r3, r2
}
 80153be:	4618      	mov	r0, r3
 80153c0:	370c      	adds	r7, #12
 80153c2:	46bd      	mov	sp, r7
 80153c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80153c8:	4770      	bx	lr
 80153ca:	bf00      	nop
 80153cc:	24019944 	.word	0x24019944

080153d0 <mem_to_ptr>:

static mem_size_t
mem_to_ptr(void *mem)
{
 80153d0:	b480      	push	{r7}
 80153d2:	b083      	sub	sp, #12
 80153d4:	af00      	add	r7, sp, #0
 80153d6:	6078      	str	r0, [r7, #4]
  return (mem_size_t)((u8_t *)mem - ram);
 80153d8:	4b05      	ldr	r3, [pc, #20]	@ (80153f0 <mem_to_ptr+0x20>)
 80153da:	681b      	ldr	r3, [r3, #0]
 80153dc:	687a      	ldr	r2, [r7, #4]
 80153de:	1ad3      	subs	r3, r2, r3
 80153e0:	b29b      	uxth	r3, r3
}
 80153e2:	4618      	mov	r0, r3
 80153e4:	370c      	adds	r7, #12
 80153e6:	46bd      	mov	sp, r7
 80153e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80153ec:	4770      	bx	lr
 80153ee:	bf00      	nop
 80153f0:	24019944 	.word	0x24019944

080153f4 <plug_holes>:
 * This assumes access to the heap is protected by the calling function
 * already.
 */
static void
plug_holes(struct mem *mem)
{
 80153f4:	b590      	push	{r4, r7, lr}
 80153f6:	b085      	sub	sp, #20
 80153f8:	af00      	add	r7, sp, #0
 80153fa:	6078      	str	r0, [r7, #4]
  struct mem *nmem;
  struct mem *pmem;

  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 80153fc:	4b45      	ldr	r3, [pc, #276]	@ (8015514 <plug_holes+0x120>)
 80153fe:	681b      	ldr	r3, [r3, #0]
 8015400:	687a      	ldr	r2, [r7, #4]
 8015402:	429a      	cmp	r2, r3
 8015404:	d206      	bcs.n	8015414 <plug_holes+0x20>
 8015406:	4b44      	ldr	r3, [pc, #272]	@ (8015518 <plug_holes+0x124>)
 8015408:	f240 12df 	movw	r2, #479	@ 0x1df
 801540c:	4943      	ldr	r1, [pc, #268]	@ (801551c <plug_holes+0x128>)
 801540e:	4844      	ldr	r0, [pc, #272]	@ (8015520 <plug_holes+0x12c>)
 8015410:	f009 fb94 	bl	801eb3c <iprintf>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 8015414:	4b43      	ldr	r3, [pc, #268]	@ (8015524 <plug_holes+0x130>)
 8015416:	681b      	ldr	r3, [r3, #0]
 8015418:	687a      	ldr	r2, [r7, #4]
 801541a:	429a      	cmp	r2, r3
 801541c:	d306      	bcc.n	801542c <plug_holes+0x38>
 801541e:	4b3e      	ldr	r3, [pc, #248]	@ (8015518 <plug_holes+0x124>)
 8015420:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 8015424:	4940      	ldr	r1, [pc, #256]	@ (8015528 <plug_holes+0x134>)
 8015426:	483e      	ldr	r0, [pc, #248]	@ (8015520 <plug_holes+0x12c>)
 8015428:	f009 fb88 	bl	801eb3c <iprintf>
  LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 801542c:	687b      	ldr	r3, [r7, #4]
 801542e:	791b      	ldrb	r3, [r3, #4]
 8015430:	2b00      	cmp	r3, #0
 8015432:	d006      	beq.n	8015442 <plug_holes+0x4e>
 8015434:	4b38      	ldr	r3, [pc, #224]	@ (8015518 <plug_holes+0x124>)
 8015436:	f240 12e1 	movw	r2, #481	@ 0x1e1
 801543a:	493c      	ldr	r1, [pc, #240]	@ (801552c <plug_holes+0x138>)
 801543c:	4838      	ldr	r0, [pc, #224]	@ (8015520 <plug_holes+0x12c>)
 801543e:	f009 fb7d 	bl	801eb3c <iprintf>

  /* plug hole forward */
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 8015442:	687b      	ldr	r3, [r7, #4]
 8015444:	881b      	ldrh	r3, [r3, #0]
 8015446:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 801544a:	d906      	bls.n	801545a <plug_holes+0x66>
 801544c:	4b32      	ldr	r3, [pc, #200]	@ (8015518 <plug_holes+0x124>)
 801544e:	f44f 72f2 	mov.w	r2, #484	@ 0x1e4
 8015452:	4937      	ldr	r1, [pc, #220]	@ (8015530 <plug_holes+0x13c>)
 8015454:	4832      	ldr	r0, [pc, #200]	@ (8015520 <plug_holes+0x12c>)
 8015456:	f009 fb71 	bl	801eb3c <iprintf>

  nmem = ptr_to_mem(mem->next);
 801545a:	687b      	ldr	r3, [r7, #4]
 801545c:	881b      	ldrh	r3, [r3, #0]
 801545e:	4618      	mov	r0, r3
 8015460:	f7ff ffa4 	bl	80153ac <ptr_to_mem>
 8015464:	60f8      	str	r0, [r7, #12]
  if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 8015466:	687a      	ldr	r2, [r7, #4]
 8015468:	68fb      	ldr	r3, [r7, #12]
 801546a:	429a      	cmp	r2, r3
 801546c:	d024      	beq.n	80154b8 <plug_holes+0xc4>
 801546e:	68fb      	ldr	r3, [r7, #12]
 8015470:	791b      	ldrb	r3, [r3, #4]
 8015472:	2b00      	cmp	r3, #0
 8015474:	d120      	bne.n	80154b8 <plug_holes+0xc4>
 8015476:	4b2b      	ldr	r3, [pc, #172]	@ (8015524 <plug_holes+0x130>)
 8015478:	681b      	ldr	r3, [r3, #0]
 801547a:	68fa      	ldr	r2, [r7, #12]
 801547c:	429a      	cmp	r2, r3
 801547e:	d01b      	beq.n	80154b8 <plug_holes+0xc4>
    /* if mem->next is unused and not end of ram, combine mem and mem->next */
    if (lfree == nmem) {
 8015480:	4b2c      	ldr	r3, [pc, #176]	@ (8015534 <plug_holes+0x140>)
 8015482:	681b      	ldr	r3, [r3, #0]
 8015484:	68fa      	ldr	r2, [r7, #12]
 8015486:	429a      	cmp	r2, r3
 8015488:	d102      	bne.n	8015490 <plug_holes+0x9c>
      lfree = mem;
 801548a:	4a2a      	ldr	r2, [pc, #168]	@ (8015534 <plug_holes+0x140>)
 801548c:	687b      	ldr	r3, [r7, #4]
 801548e:	6013      	str	r3, [r2, #0]
    }
    mem->next = nmem->next;
 8015490:	68fb      	ldr	r3, [r7, #12]
 8015492:	881a      	ldrh	r2, [r3, #0]
 8015494:	687b      	ldr	r3, [r7, #4]
 8015496:	801a      	strh	r2, [r3, #0]
    if (nmem->next != MEM_SIZE_ALIGNED) {
 8015498:	68fb      	ldr	r3, [r7, #12]
 801549a:	881b      	ldrh	r3, [r3, #0]
 801549c:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 80154a0:	d00a      	beq.n	80154b8 <plug_holes+0xc4>
      ptr_to_mem(nmem->next)->prev = mem_to_ptr(mem);
 80154a2:	68fb      	ldr	r3, [r7, #12]
 80154a4:	881b      	ldrh	r3, [r3, #0]
 80154a6:	4618      	mov	r0, r3
 80154a8:	f7ff ff80 	bl	80153ac <ptr_to_mem>
 80154ac:	4604      	mov	r4, r0
 80154ae:	6878      	ldr	r0, [r7, #4]
 80154b0:	f7ff ff8e 	bl	80153d0 <mem_to_ptr>
 80154b4:	4603      	mov	r3, r0
 80154b6:	8063      	strh	r3, [r4, #2]
    }
  }

  /* plug hole backward */
  pmem = ptr_to_mem(mem->prev);
 80154b8:	687b      	ldr	r3, [r7, #4]
 80154ba:	885b      	ldrh	r3, [r3, #2]
 80154bc:	4618      	mov	r0, r3
 80154be:	f7ff ff75 	bl	80153ac <ptr_to_mem>
 80154c2:	60b8      	str	r0, [r7, #8]
  if (pmem != mem && pmem->used == 0) {
 80154c4:	68ba      	ldr	r2, [r7, #8]
 80154c6:	687b      	ldr	r3, [r7, #4]
 80154c8:	429a      	cmp	r2, r3
 80154ca:	d01f      	beq.n	801550c <plug_holes+0x118>
 80154cc:	68bb      	ldr	r3, [r7, #8]
 80154ce:	791b      	ldrb	r3, [r3, #4]
 80154d0:	2b00      	cmp	r3, #0
 80154d2:	d11b      	bne.n	801550c <plug_holes+0x118>
    /* if mem->prev is unused, combine mem and mem->prev */
    if (lfree == mem) {
 80154d4:	4b17      	ldr	r3, [pc, #92]	@ (8015534 <plug_holes+0x140>)
 80154d6:	681b      	ldr	r3, [r3, #0]
 80154d8:	687a      	ldr	r2, [r7, #4]
 80154da:	429a      	cmp	r2, r3
 80154dc:	d102      	bne.n	80154e4 <plug_holes+0xf0>
      lfree = pmem;
 80154de:	4a15      	ldr	r2, [pc, #84]	@ (8015534 <plug_holes+0x140>)
 80154e0:	68bb      	ldr	r3, [r7, #8]
 80154e2:	6013      	str	r3, [r2, #0]
    }
    pmem->next = mem->next;
 80154e4:	687b      	ldr	r3, [r7, #4]
 80154e6:	881a      	ldrh	r2, [r3, #0]
 80154e8:	68bb      	ldr	r3, [r7, #8]
 80154ea:	801a      	strh	r2, [r3, #0]
    if (mem->next != MEM_SIZE_ALIGNED) {
 80154ec:	687b      	ldr	r3, [r7, #4]
 80154ee:	881b      	ldrh	r3, [r3, #0]
 80154f0:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 80154f4:	d00a      	beq.n	801550c <plug_holes+0x118>
      ptr_to_mem(mem->next)->prev = mem_to_ptr(pmem);
 80154f6:	687b      	ldr	r3, [r7, #4]
 80154f8:	881b      	ldrh	r3, [r3, #0]
 80154fa:	4618      	mov	r0, r3
 80154fc:	f7ff ff56 	bl	80153ac <ptr_to_mem>
 8015500:	4604      	mov	r4, r0
 8015502:	68b8      	ldr	r0, [r7, #8]
 8015504:	f7ff ff64 	bl	80153d0 <mem_to_ptr>
 8015508:	4603      	mov	r3, r0
 801550a:	8063      	strh	r3, [r4, #2]
    }
  }
}
 801550c:	bf00      	nop
 801550e:	3714      	adds	r7, #20
 8015510:	46bd      	mov	sp, r7
 8015512:	bd90      	pop	{r4, r7, pc}
 8015514:	24019944 	.word	0x24019944
 8015518:	08023070 	.word	0x08023070
 801551c:	080230c8 	.word	0x080230c8
 8015520:	080230e0 	.word	0x080230e0
 8015524:	24019948 	.word	0x24019948
 8015528:	08023108 	.word	0x08023108
 801552c:	08023124 	.word	0x08023124
 8015530:	08023140 	.word	0x08023140
 8015534:	24019950 	.word	0x24019950

08015538 <mem_init>:
/**
 * Zero the heap and initialize start, end and lowest-free
 */
void
mem_init(void)
{
 8015538:	b580      	push	{r7, lr}
 801553a:	b082      	sub	sp, #8
 801553c:	af00      	add	r7, sp, #0

  LWIP_ASSERT("Sanity check alignment",
              (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT - 1)) == 0);

  /* align the heap */
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 801553e:	4b1d      	ldr	r3, [pc, #116]	@ (80155b4 <mem_init+0x7c>)
 8015540:	4a1d      	ldr	r2, [pc, #116]	@ (80155b8 <mem_init+0x80>)
 8015542:	601a      	str	r2, [r3, #0]
  /* initialize the start of the heap */
  mem = (struct mem *)(void *)ram;
 8015544:	4b1b      	ldr	r3, [pc, #108]	@ (80155b4 <mem_init+0x7c>)
 8015546:	681b      	ldr	r3, [r3, #0]
 8015548:	607b      	str	r3, [r7, #4]
  mem->next = MEM_SIZE_ALIGNED;
 801554a:	687b      	ldr	r3, [r7, #4]
 801554c:	f44f 62c8 	mov.w	r2, #1600	@ 0x640
 8015550:	801a      	strh	r2, [r3, #0]
  mem->prev = 0;
 8015552:	687b      	ldr	r3, [r7, #4]
 8015554:	2200      	movs	r2, #0
 8015556:	805a      	strh	r2, [r3, #2]
  mem->used = 0;
 8015558:	687b      	ldr	r3, [r7, #4]
 801555a:	2200      	movs	r2, #0
 801555c:	711a      	strb	r2, [r3, #4]
  /* initialize the end of the heap */
  ram_end = ptr_to_mem(MEM_SIZE_ALIGNED);
 801555e:	f44f 60c8 	mov.w	r0, #1600	@ 0x640
 8015562:	f7ff ff23 	bl	80153ac <ptr_to_mem>
 8015566:	4603      	mov	r3, r0
 8015568:	4a14      	ldr	r2, [pc, #80]	@ (80155bc <mem_init+0x84>)
 801556a:	6013      	str	r3, [r2, #0]
  ram_end->used = 1;
 801556c:	4b13      	ldr	r3, [pc, #76]	@ (80155bc <mem_init+0x84>)
 801556e:	681b      	ldr	r3, [r3, #0]
 8015570:	2201      	movs	r2, #1
 8015572:	711a      	strb	r2, [r3, #4]
  ram_end->next = MEM_SIZE_ALIGNED;
 8015574:	4b11      	ldr	r3, [pc, #68]	@ (80155bc <mem_init+0x84>)
 8015576:	681b      	ldr	r3, [r3, #0]
 8015578:	f44f 62c8 	mov.w	r2, #1600	@ 0x640
 801557c:	801a      	strh	r2, [r3, #0]
  ram_end->prev = MEM_SIZE_ALIGNED;
 801557e:	4b0f      	ldr	r3, [pc, #60]	@ (80155bc <mem_init+0x84>)
 8015580:	681b      	ldr	r3, [r3, #0]
 8015582:	f44f 62c8 	mov.w	r2, #1600	@ 0x640
 8015586:	805a      	strh	r2, [r3, #2]
  MEM_SANITY();

  /* initialize the lowest-free pointer to the start of the heap */
  lfree = (struct mem *)(void *)ram;
 8015588:	4b0a      	ldr	r3, [pc, #40]	@ (80155b4 <mem_init+0x7c>)
 801558a:	681b      	ldr	r3, [r3, #0]
 801558c:	4a0c      	ldr	r2, [pc, #48]	@ (80155c0 <mem_init+0x88>)
 801558e:	6013      	str	r3, [r2, #0]

  MEM_STATS_AVAIL(avail, MEM_SIZE_ALIGNED);

  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
 8015590:	480c      	ldr	r0, [pc, #48]	@ (80155c4 <mem_init+0x8c>)
 8015592:	f001 fd39 	bl	8017008 <sys_mutex_new>
 8015596:	4603      	mov	r3, r0
 8015598:	2b00      	cmp	r3, #0
 801559a:	d006      	beq.n	80155aa <mem_init+0x72>
    LWIP_ASSERT("failed to create mem_mutex", 0);
 801559c:	4b0a      	ldr	r3, [pc, #40]	@ (80155c8 <mem_init+0x90>)
 801559e:	f240 221f 	movw	r2, #543	@ 0x21f
 80155a2:	490a      	ldr	r1, [pc, #40]	@ (80155cc <mem_init+0x94>)
 80155a4:	480a      	ldr	r0, [pc, #40]	@ (80155d0 <mem_init+0x98>)
 80155a6:	f009 fac9 	bl	801eb3c <iprintf>
  }
}
 80155aa:	bf00      	nop
 80155ac:	3708      	adds	r7, #8
 80155ae:	46bd      	mov	sp, r7
 80155b0:	bd80      	pop	{r7, pc}
 80155b2:	bf00      	nop
 80155b4:	24019944 	.word	0x24019944
 80155b8:	30004000 	.word	0x30004000
 80155bc:	24019948 	.word	0x24019948
 80155c0:	24019950 	.word	0x24019950
 80155c4:	2401994c 	.word	0x2401994c
 80155c8:	08023070 	.word	0x08023070
 80155cc:	0802316c 	.word	0x0802316c
 80155d0:	080230e0 	.word	0x080230e0

080155d4 <mem_link_valid>:
/* Check if a struct mem is correctly linked.
 * If not, double-free is a possible reason.
 */
static int
mem_link_valid(struct mem *mem)
{
 80155d4:	b580      	push	{r7, lr}
 80155d6:	b086      	sub	sp, #24
 80155d8:	af00      	add	r7, sp, #0
 80155da:	6078      	str	r0, [r7, #4]
  struct mem *nmem, *pmem;
  mem_size_t rmem_idx;
  rmem_idx = mem_to_ptr(mem);
 80155dc:	6878      	ldr	r0, [r7, #4]
 80155de:	f7ff fef7 	bl	80153d0 <mem_to_ptr>
 80155e2:	4603      	mov	r3, r0
 80155e4:	82fb      	strh	r3, [r7, #22]
  nmem = ptr_to_mem(mem->next);
 80155e6:	687b      	ldr	r3, [r7, #4]
 80155e8:	881b      	ldrh	r3, [r3, #0]
 80155ea:	4618      	mov	r0, r3
 80155ec:	f7ff fede 	bl	80153ac <ptr_to_mem>
 80155f0:	6138      	str	r0, [r7, #16]
  pmem = ptr_to_mem(mem->prev);
 80155f2:	687b      	ldr	r3, [r7, #4]
 80155f4:	885b      	ldrh	r3, [r3, #2]
 80155f6:	4618      	mov	r0, r3
 80155f8:	f7ff fed8 	bl	80153ac <ptr_to_mem>
 80155fc:	60f8      	str	r0, [r7, #12]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 80155fe:	687b      	ldr	r3, [r7, #4]
 8015600:	881b      	ldrh	r3, [r3, #0]
 8015602:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 8015606:	d818      	bhi.n	801563a <mem_link_valid+0x66>
 8015608:	687b      	ldr	r3, [r7, #4]
 801560a:	885b      	ldrh	r3, [r3, #2]
 801560c:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 8015610:	d813      	bhi.n	801563a <mem_link_valid+0x66>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 8015612:	687b      	ldr	r3, [r7, #4]
 8015614:	885b      	ldrh	r3, [r3, #2]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 8015616:	8afa      	ldrh	r2, [r7, #22]
 8015618:	429a      	cmp	r2, r3
 801561a:	d004      	beq.n	8015626 <mem_link_valid+0x52>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 801561c:	68fb      	ldr	r3, [r7, #12]
 801561e:	881b      	ldrh	r3, [r3, #0]
 8015620:	8afa      	ldrh	r2, [r7, #22]
 8015622:	429a      	cmp	r2, r3
 8015624:	d109      	bne.n	801563a <mem_link_valid+0x66>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 8015626:	4b08      	ldr	r3, [pc, #32]	@ (8015648 <mem_link_valid+0x74>)
 8015628:	681b      	ldr	r3, [r3, #0]
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 801562a:	693a      	ldr	r2, [r7, #16]
 801562c:	429a      	cmp	r2, r3
 801562e:	d006      	beq.n	801563e <mem_link_valid+0x6a>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 8015630:	693b      	ldr	r3, [r7, #16]
 8015632:	885b      	ldrh	r3, [r3, #2]
 8015634:	8afa      	ldrh	r2, [r7, #22]
 8015636:	429a      	cmp	r2, r3
 8015638:	d001      	beq.n	801563e <mem_link_valid+0x6a>
    return 0;
 801563a:	2300      	movs	r3, #0
 801563c:	e000      	b.n	8015640 <mem_link_valid+0x6c>
  }
  return 1;
 801563e:	2301      	movs	r3, #1
}
 8015640:	4618      	mov	r0, r3
 8015642:	3718      	adds	r7, #24
 8015644:	46bd      	mov	sp, r7
 8015646:	bd80      	pop	{r7, pc}
 8015648:	24019948 	.word	0x24019948

0801564c <mem_free>:
 * @param rmem is the data portion of a struct mem as returned by a previous
 *             call to mem_malloc()
 */
void
mem_free(void *rmem)
{
 801564c:	b580      	push	{r7, lr}
 801564e:	b088      	sub	sp, #32
 8015650:	af00      	add	r7, sp, #0
 8015652:	6078      	str	r0, [r7, #4]
  struct mem *mem;
  LWIP_MEM_FREE_DECL_PROTECT();

  if (rmem == NULL) {
 8015654:	687b      	ldr	r3, [r7, #4]
 8015656:	2b00      	cmp	r3, #0
 8015658:	d070      	beq.n	801573c <mem_free+0xf0>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("mem_free(p == NULL) was called.\n"));
    return;
  }
  if ((((mem_ptr_t)rmem) & (MEM_ALIGNMENT - 1)) != 0) {
 801565a:	687b      	ldr	r3, [r7, #4]
 801565c:	f003 0303 	and.w	r3, r3, #3
 8015660:	2b00      	cmp	r3, #0
 8015662:	d00d      	beq.n	8015680 <mem_free+0x34>
    LWIP_MEM_ILLEGAL_FREE("mem_free: sanity check alignment");
 8015664:	4b37      	ldr	r3, [pc, #220]	@ (8015744 <mem_free+0xf8>)
 8015666:	f240 2273 	movw	r2, #627	@ 0x273
 801566a:	4937      	ldr	r1, [pc, #220]	@ (8015748 <mem_free+0xfc>)
 801566c:	4837      	ldr	r0, [pc, #220]	@ (801574c <mem_free+0x100>)
 801566e:	f009 fa65 	bl	801eb3c <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: sanity check alignment\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 8015672:	f001 fd1b 	bl	80170ac <sys_arch_protect>
 8015676:	60f8      	str	r0, [r7, #12]
 8015678:	68f8      	ldr	r0, [r7, #12]
 801567a:	f001 fd25 	bl	80170c8 <sys_arch_unprotect>
    return;
 801567e:	e05e      	b.n	801573e <mem_free+0xf2>
  }

  /* Get the corresponding struct mem: */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 8015680:	687b      	ldr	r3, [r7, #4]
 8015682:	3b08      	subs	r3, #8
 8015684:	61fb      	str	r3, [r7, #28]

  if ((u8_t *)mem < ram || (u8_t *)rmem + MIN_SIZE_ALIGNED > (u8_t *)ram_end) {
 8015686:	4b32      	ldr	r3, [pc, #200]	@ (8015750 <mem_free+0x104>)
 8015688:	681b      	ldr	r3, [r3, #0]
 801568a:	69fa      	ldr	r2, [r7, #28]
 801568c:	429a      	cmp	r2, r3
 801568e:	d306      	bcc.n	801569e <mem_free+0x52>
 8015690:	687b      	ldr	r3, [r7, #4]
 8015692:	f103 020c 	add.w	r2, r3, #12
 8015696:	4b2f      	ldr	r3, [pc, #188]	@ (8015754 <mem_free+0x108>)
 8015698:	681b      	ldr	r3, [r3, #0]
 801569a:	429a      	cmp	r2, r3
 801569c:	d90d      	bls.n	80156ba <mem_free+0x6e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory");
 801569e:	4b29      	ldr	r3, [pc, #164]	@ (8015744 <mem_free+0xf8>)
 80156a0:	f240 227f 	movw	r2, #639	@ 0x27f
 80156a4:	492c      	ldr	r1, [pc, #176]	@ (8015758 <mem_free+0x10c>)
 80156a6:	4829      	ldr	r0, [pc, #164]	@ (801574c <mem_free+0x100>)
 80156a8:	f009 fa48 	bl	801eb3c <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 80156ac:	f001 fcfe 	bl	80170ac <sys_arch_protect>
 80156b0:	6138      	str	r0, [r7, #16]
 80156b2:	6938      	ldr	r0, [r7, #16]
 80156b4:	f001 fd08 	bl	80170c8 <sys_arch_unprotect>
    return;
 80156b8:	e041      	b.n	801573e <mem_free+0xf2>
  }
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 80156ba:	4828      	ldr	r0, [pc, #160]	@ (801575c <mem_free+0x110>)
 80156bc:	f001 fcba 	bl	8017034 <sys_mutex_lock>
  /* mem has to be in a used state */
  if (!mem->used) {
 80156c0:	69fb      	ldr	r3, [r7, #28]
 80156c2:	791b      	ldrb	r3, [r3, #4]
 80156c4:	2b00      	cmp	r3, #0
 80156c6:	d110      	bne.n	80156ea <mem_free+0x9e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: double free");
 80156c8:	4b1e      	ldr	r3, [pc, #120]	@ (8015744 <mem_free+0xf8>)
 80156ca:	f44f 7223 	mov.w	r2, #652	@ 0x28c
 80156ce:	4924      	ldr	r1, [pc, #144]	@ (8015760 <mem_free+0x114>)
 80156d0:	481e      	ldr	r0, [pc, #120]	@ (801574c <mem_free+0x100>)
 80156d2:	f009 fa33 	bl	801eb3c <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
 80156d6:	4821      	ldr	r0, [pc, #132]	@ (801575c <mem_free+0x110>)
 80156d8:	f001 fcbb 	bl	8017052 <sys_mutex_unlock>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 80156dc:	f001 fce6 	bl	80170ac <sys_arch_protect>
 80156e0:	6178      	str	r0, [r7, #20]
 80156e2:	6978      	ldr	r0, [r7, #20]
 80156e4:	f001 fcf0 	bl	80170c8 <sys_arch_unprotect>
    return;
 80156e8:	e029      	b.n	801573e <mem_free+0xf2>
  }

  if (!mem_link_valid(mem)) {
 80156ea:	69f8      	ldr	r0, [r7, #28]
 80156ec:	f7ff ff72 	bl	80155d4 <mem_link_valid>
 80156f0:	4603      	mov	r3, r0
 80156f2:	2b00      	cmp	r3, #0
 80156f4:	d110      	bne.n	8015718 <mem_free+0xcc>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: non-linked: double free");
 80156f6:	4b13      	ldr	r3, [pc, #76]	@ (8015744 <mem_free+0xf8>)
 80156f8:	f240 2295 	movw	r2, #661	@ 0x295
 80156fc:	4919      	ldr	r1, [pc, #100]	@ (8015764 <mem_free+0x118>)
 80156fe:	4813      	ldr	r0, [pc, #76]	@ (801574c <mem_free+0x100>)
 8015700:	f009 fa1c 	bl	801eb3c <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
 8015704:	4815      	ldr	r0, [pc, #84]	@ (801575c <mem_free+0x110>)
 8015706:	f001 fca4 	bl	8017052 <sys_mutex_unlock>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: non-linked: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 801570a:	f001 fccf 	bl	80170ac <sys_arch_protect>
 801570e:	61b8      	str	r0, [r7, #24]
 8015710:	69b8      	ldr	r0, [r7, #24]
 8015712:	f001 fcd9 	bl	80170c8 <sys_arch_unprotect>
    return;
 8015716:	e012      	b.n	801573e <mem_free+0xf2>
  }

  /* mem is now unused. */
  mem->used = 0;
 8015718:	69fb      	ldr	r3, [r7, #28]
 801571a:	2200      	movs	r2, #0
 801571c:	711a      	strb	r2, [r3, #4]

  if (mem < lfree) {
 801571e:	4b12      	ldr	r3, [pc, #72]	@ (8015768 <mem_free+0x11c>)
 8015720:	681b      	ldr	r3, [r3, #0]
 8015722:	69fa      	ldr	r2, [r7, #28]
 8015724:	429a      	cmp	r2, r3
 8015726:	d202      	bcs.n	801572e <mem_free+0xe2>
    /* the newly freed struct is now the lowest */
    lfree = mem;
 8015728:	4a0f      	ldr	r2, [pc, #60]	@ (8015768 <mem_free+0x11c>)
 801572a:	69fb      	ldr	r3, [r7, #28]
 801572c:	6013      	str	r3, [r2, #0]
  }

  MEM_STATS_DEC_USED(used, mem->next - (mem_size_t)(((u8_t *)mem - ram)));

  /* finally, see if prev or next are free also */
  plug_holes(mem);
 801572e:	69f8      	ldr	r0, [r7, #28]
 8015730:	f7ff fe60 	bl	80153f4 <plug_holes>
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 8015734:	4809      	ldr	r0, [pc, #36]	@ (801575c <mem_free+0x110>)
 8015736:	f001 fc8c 	bl	8017052 <sys_mutex_unlock>
 801573a:	e000      	b.n	801573e <mem_free+0xf2>
    return;
 801573c:	bf00      	nop
}
 801573e:	3720      	adds	r7, #32
 8015740:	46bd      	mov	sp, r7
 8015742:	bd80      	pop	{r7, pc}
 8015744:	08023070 	.word	0x08023070
 8015748:	08023188 	.word	0x08023188
 801574c:	080230e0 	.word	0x080230e0
 8015750:	24019944 	.word	0x24019944
 8015754:	24019948 	.word	0x24019948
 8015758:	080231ac 	.word	0x080231ac
 801575c:	2401994c 	.word	0x2401994c
 8015760:	080231c8 	.word	0x080231c8
 8015764:	080231f0 	.word	0x080231f0
 8015768:	24019950 	.word	0x24019950

0801576c <mem_trim>:
 *         or NULL if newsize is > old size, in which case rmem is NOT touched
 *         or freed!
 */
void *
mem_trim(void *rmem, mem_size_t new_size)
{
 801576c:	b580      	push	{r7, lr}
 801576e:	b088      	sub	sp, #32
 8015770:	af00      	add	r7, sp, #0
 8015772:	6078      	str	r0, [r7, #4]
 8015774:	460b      	mov	r3, r1
 8015776:	807b      	strh	r3, [r7, #2]
  /* use the FREE_PROTECT here: it protects with sem OR SYS_ARCH_PROTECT */
  LWIP_MEM_FREE_DECL_PROTECT();

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  newsize = (mem_size_t)LWIP_MEM_ALIGN_SIZE(new_size);
 8015778:	887b      	ldrh	r3, [r7, #2]
 801577a:	3303      	adds	r3, #3
 801577c:	b29b      	uxth	r3, r3
 801577e:	f023 0303 	bic.w	r3, r3, #3
 8015782:	83fb      	strh	r3, [r7, #30]
  if (newsize < MIN_SIZE_ALIGNED) {
 8015784:	8bfb      	ldrh	r3, [r7, #30]
 8015786:	2b0b      	cmp	r3, #11
 8015788:	d801      	bhi.n	801578e <mem_trim+0x22>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    newsize = MIN_SIZE_ALIGNED;
 801578a:	230c      	movs	r3, #12
 801578c:	83fb      	strh	r3, [r7, #30]
  }
#if MEM_OVERFLOW_CHECK
  newsize += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((newsize > MEM_SIZE_ALIGNED) || (newsize < new_size)) {
 801578e:	8bfb      	ldrh	r3, [r7, #30]
 8015790:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 8015794:	d803      	bhi.n	801579e <mem_trim+0x32>
 8015796:	8bfa      	ldrh	r2, [r7, #30]
 8015798:	887b      	ldrh	r3, [r7, #2]
 801579a:	429a      	cmp	r2, r3
 801579c:	d201      	bcs.n	80157a2 <mem_trim+0x36>
    return NULL;
 801579e:	2300      	movs	r3, #0
 80157a0:	e0d8      	b.n	8015954 <mem_trim+0x1e8>
  }

  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 80157a2:	4b6e      	ldr	r3, [pc, #440]	@ (801595c <mem_trim+0x1f0>)
 80157a4:	681b      	ldr	r3, [r3, #0]
 80157a6:	687a      	ldr	r2, [r7, #4]
 80157a8:	429a      	cmp	r2, r3
 80157aa:	d304      	bcc.n	80157b6 <mem_trim+0x4a>
 80157ac:	4b6c      	ldr	r3, [pc, #432]	@ (8015960 <mem_trim+0x1f4>)
 80157ae:	681b      	ldr	r3, [r3, #0]
 80157b0:	687a      	ldr	r2, [r7, #4]
 80157b2:	429a      	cmp	r2, r3
 80157b4:	d306      	bcc.n	80157c4 <mem_trim+0x58>
 80157b6:	4b6b      	ldr	r3, [pc, #428]	@ (8015964 <mem_trim+0x1f8>)
 80157b8:	f240 22d1 	movw	r2, #721	@ 0x2d1
 80157bc:	496a      	ldr	r1, [pc, #424]	@ (8015968 <mem_trim+0x1fc>)
 80157be:	486b      	ldr	r0, [pc, #428]	@ (801596c <mem_trim+0x200>)
 80157c0:	f009 f9bc 	bl	801eb3c <iprintf>
              (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 80157c4:	4b65      	ldr	r3, [pc, #404]	@ (801595c <mem_trim+0x1f0>)
 80157c6:	681b      	ldr	r3, [r3, #0]
 80157c8:	687a      	ldr	r2, [r7, #4]
 80157ca:	429a      	cmp	r2, r3
 80157cc:	d304      	bcc.n	80157d8 <mem_trim+0x6c>
 80157ce:	4b64      	ldr	r3, [pc, #400]	@ (8015960 <mem_trim+0x1f4>)
 80157d0:	681b      	ldr	r3, [r3, #0]
 80157d2:	687a      	ldr	r2, [r7, #4]
 80157d4:	429a      	cmp	r2, r3
 80157d6:	d307      	bcc.n	80157e8 <mem_trim+0x7c>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_trim: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 80157d8:	f001 fc68 	bl	80170ac <sys_arch_protect>
 80157dc:	60b8      	str	r0, [r7, #8]
 80157de:	68b8      	ldr	r0, [r7, #8]
 80157e0:	f001 fc72 	bl	80170c8 <sys_arch_unprotect>
    return rmem;
 80157e4:	687b      	ldr	r3, [r7, #4]
 80157e6:	e0b5      	b.n	8015954 <mem_trim+0x1e8>
  }
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 80157e8:	687b      	ldr	r3, [r7, #4]
 80157ea:	3b08      	subs	r3, #8
 80157ec:	61bb      	str	r3, [r7, #24]
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* ... and its offset pointer */
  ptr = mem_to_ptr(mem);
 80157ee:	69b8      	ldr	r0, [r7, #24]
 80157f0:	f7ff fdee 	bl	80153d0 <mem_to_ptr>
 80157f4:	4603      	mov	r3, r0
 80157f6:	82fb      	strh	r3, [r7, #22]

  size = (mem_size_t)((mem_size_t)(mem->next - ptr) - (SIZEOF_STRUCT_MEM + MEM_SANITY_OVERHEAD));
 80157f8:	69bb      	ldr	r3, [r7, #24]
 80157fa:	881a      	ldrh	r2, [r3, #0]
 80157fc:	8afb      	ldrh	r3, [r7, #22]
 80157fe:	1ad3      	subs	r3, r2, r3
 8015800:	b29b      	uxth	r3, r3
 8015802:	3b08      	subs	r3, #8
 8015804:	82bb      	strh	r3, [r7, #20]
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 8015806:	8bfa      	ldrh	r2, [r7, #30]
 8015808:	8abb      	ldrh	r3, [r7, #20]
 801580a:	429a      	cmp	r2, r3
 801580c:	d906      	bls.n	801581c <mem_trim+0xb0>
 801580e:	4b55      	ldr	r3, [pc, #340]	@ (8015964 <mem_trim+0x1f8>)
 8015810:	f44f 7239 	mov.w	r2, #740	@ 0x2e4
 8015814:	4956      	ldr	r1, [pc, #344]	@ (8015970 <mem_trim+0x204>)
 8015816:	4855      	ldr	r0, [pc, #340]	@ (801596c <mem_trim+0x200>)
 8015818:	f009 f990 	bl	801eb3c <iprintf>
  if (newsize > size) {
 801581c:	8bfa      	ldrh	r2, [r7, #30]
 801581e:	8abb      	ldrh	r3, [r7, #20]
 8015820:	429a      	cmp	r2, r3
 8015822:	d901      	bls.n	8015828 <mem_trim+0xbc>
    /* not supported */
    return NULL;
 8015824:	2300      	movs	r3, #0
 8015826:	e095      	b.n	8015954 <mem_trim+0x1e8>
  }
  if (newsize == size) {
 8015828:	8bfa      	ldrh	r2, [r7, #30]
 801582a:	8abb      	ldrh	r3, [r7, #20]
 801582c:	429a      	cmp	r2, r3
 801582e:	d101      	bne.n	8015834 <mem_trim+0xc8>
    /* No change in size, simply return */
    return rmem;
 8015830:	687b      	ldr	r3, [r7, #4]
 8015832:	e08f      	b.n	8015954 <mem_trim+0x1e8>
  }

  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 8015834:	484f      	ldr	r0, [pc, #316]	@ (8015974 <mem_trim+0x208>)
 8015836:	f001 fbfd 	bl	8017034 <sys_mutex_lock>

  mem2 = ptr_to_mem(mem->next);
 801583a:	69bb      	ldr	r3, [r7, #24]
 801583c:	881b      	ldrh	r3, [r3, #0]
 801583e:	4618      	mov	r0, r3
 8015840:	f7ff fdb4 	bl	80153ac <ptr_to_mem>
 8015844:	6138      	str	r0, [r7, #16]
  if (mem2->used == 0) {
 8015846:	693b      	ldr	r3, [r7, #16]
 8015848:	791b      	ldrb	r3, [r3, #4]
 801584a:	2b00      	cmp	r3, #0
 801584c:	d13f      	bne.n	80158ce <mem_trim+0x162>
    /* The next struct is unused, we can simply move it at little */
    mem_size_t next;
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 801584e:	69bb      	ldr	r3, [r7, #24]
 8015850:	881b      	ldrh	r3, [r3, #0]
 8015852:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 8015856:	d106      	bne.n	8015866 <mem_trim+0xfa>
 8015858:	4b42      	ldr	r3, [pc, #264]	@ (8015964 <mem_trim+0x1f8>)
 801585a:	f240 22f5 	movw	r2, #757	@ 0x2f5
 801585e:	4946      	ldr	r1, [pc, #280]	@ (8015978 <mem_trim+0x20c>)
 8015860:	4842      	ldr	r0, [pc, #264]	@ (801596c <mem_trim+0x200>)
 8015862:	f009 f96b 	bl	801eb3c <iprintf>
    /* remember the old next pointer */
    next = mem2->next;
 8015866:	693b      	ldr	r3, [r7, #16]
 8015868:	881b      	ldrh	r3, [r3, #0]
 801586a:	81bb      	strh	r3, [r7, #12]
    /* create new struct mem which is moved directly after the shrinked mem */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 801586c:	8afa      	ldrh	r2, [r7, #22]
 801586e:	8bfb      	ldrh	r3, [r7, #30]
 8015870:	4413      	add	r3, r2
 8015872:	b29b      	uxth	r3, r3
 8015874:	3308      	adds	r3, #8
 8015876:	81fb      	strh	r3, [r7, #14]
    if (lfree == mem2) {
 8015878:	4b40      	ldr	r3, [pc, #256]	@ (801597c <mem_trim+0x210>)
 801587a:	681b      	ldr	r3, [r3, #0]
 801587c:	693a      	ldr	r2, [r7, #16]
 801587e:	429a      	cmp	r2, r3
 8015880:	d106      	bne.n	8015890 <mem_trim+0x124>
      lfree = ptr_to_mem(ptr2);
 8015882:	89fb      	ldrh	r3, [r7, #14]
 8015884:	4618      	mov	r0, r3
 8015886:	f7ff fd91 	bl	80153ac <ptr_to_mem>
 801588a:	4603      	mov	r3, r0
 801588c:	4a3b      	ldr	r2, [pc, #236]	@ (801597c <mem_trim+0x210>)
 801588e:	6013      	str	r3, [r2, #0]
    }
    mem2 = ptr_to_mem(ptr2);
 8015890:	89fb      	ldrh	r3, [r7, #14]
 8015892:	4618      	mov	r0, r3
 8015894:	f7ff fd8a 	bl	80153ac <ptr_to_mem>
 8015898:	6138      	str	r0, [r7, #16]
    mem2->used = 0;
 801589a:	693b      	ldr	r3, [r7, #16]
 801589c:	2200      	movs	r2, #0
 801589e:	711a      	strb	r2, [r3, #4]
    /* restore the next pointer */
    mem2->next = next;
 80158a0:	693b      	ldr	r3, [r7, #16]
 80158a2:	89ba      	ldrh	r2, [r7, #12]
 80158a4:	801a      	strh	r2, [r3, #0]
    /* link it back to mem */
    mem2->prev = ptr;
 80158a6:	693b      	ldr	r3, [r7, #16]
 80158a8:	8afa      	ldrh	r2, [r7, #22]
 80158aa:	805a      	strh	r2, [r3, #2]
    /* link mem to it */
    mem->next = ptr2;
 80158ac:	69bb      	ldr	r3, [r7, #24]
 80158ae:	89fa      	ldrh	r2, [r7, #14]
 80158b0:	801a      	strh	r2, [r3, #0]
    /* last thing to restore linked list: as we have moved mem2,
     * let 'mem2->next->prev' point to mem2 again. but only if mem2->next is not
     * the end of the heap */
    if (mem2->next != MEM_SIZE_ALIGNED) {
 80158b2:	693b      	ldr	r3, [r7, #16]
 80158b4:	881b      	ldrh	r3, [r3, #0]
 80158b6:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 80158ba:	d047      	beq.n	801594c <mem_trim+0x1e0>
      ptr_to_mem(mem2->next)->prev = ptr2;
 80158bc:	693b      	ldr	r3, [r7, #16]
 80158be:	881b      	ldrh	r3, [r3, #0]
 80158c0:	4618      	mov	r0, r3
 80158c2:	f7ff fd73 	bl	80153ac <ptr_to_mem>
 80158c6:	4602      	mov	r2, r0
 80158c8:	89fb      	ldrh	r3, [r7, #14]
 80158ca:	8053      	strh	r3, [r2, #2]
 80158cc:	e03e      	b.n	801594c <mem_trim+0x1e0>
    }
    MEM_STATS_DEC_USED(used, (size - newsize));
    /* no need to plug holes, we've already done that */
  } else if (newsize + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED <= size) {
 80158ce:	8bfb      	ldrh	r3, [r7, #30]
 80158d0:	f103 0214 	add.w	r2, r3, #20
 80158d4:	8abb      	ldrh	r3, [r7, #20]
 80158d6:	429a      	cmp	r2, r3
 80158d8:	d838      	bhi.n	801594c <mem_trim+0x1e0>
     * Old size ('size') must be big enough to contain at least 'newsize' plus a struct mem
     * ('SIZEOF_STRUCT_MEM') with some data ('MIN_SIZE_ALIGNED').
     * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
     *       region that couldn't hold data, but when mem->next gets freed,
     *       the 2 regions would be combined, resulting in more free memory */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 80158da:	8afa      	ldrh	r2, [r7, #22]
 80158dc:	8bfb      	ldrh	r3, [r7, #30]
 80158de:	4413      	add	r3, r2
 80158e0:	b29b      	uxth	r3, r3
 80158e2:	3308      	adds	r3, #8
 80158e4:	81fb      	strh	r3, [r7, #14]
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 80158e6:	69bb      	ldr	r3, [r7, #24]
 80158e8:	881b      	ldrh	r3, [r3, #0]
 80158ea:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 80158ee:	d106      	bne.n	80158fe <mem_trim+0x192>
 80158f0:	4b1c      	ldr	r3, [pc, #112]	@ (8015964 <mem_trim+0x1f8>)
 80158f2:	f240 3216 	movw	r2, #790	@ 0x316
 80158f6:	4920      	ldr	r1, [pc, #128]	@ (8015978 <mem_trim+0x20c>)
 80158f8:	481c      	ldr	r0, [pc, #112]	@ (801596c <mem_trim+0x200>)
 80158fa:	f009 f91f 	bl	801eb3c <iprintf>
    mem2 = ptr_to_mem(ptr2);
 80158fe:	89fb      	ldrh	r3, [r7, #14]
 8015900:	4618      	mov	r0, r3
 8015902:	f7ff fd53 	bl	80153ac <ptr_to_mem>
 8015906:	6138      	str	r0, [r7, #16]
    if (mem2 < lfree) {
 8015908:	4b1c      	ldr	r3, [pc, #112]	@ (801597c <mem_trim+0x210>)
 801590a:	681b      	ldr	r3, [r3, #0]
 801590c:	693a      	ldr	r2, [r7, #16]
 801590e:	429a      	cmp	r2, r3
 8015910:	d202      	bcs.n	8015918 <mem_trim+0x1ac>
      lfree = mem2;
 8015912:	4a1a      	ldr	r2, [pc, #104]	@ (801597c <mem_trim+0x210>)
 8015914:	693b      	ldr	r3, [r7, #16]
 8015916:	6013      	str	r3, [r2, #0]
    }
    mem2->used = 0;
 8015918:	693b      	ldr	r3, [r7, #16]
 801591a:	2200      	movs	r2, #0
 801591c:	711a      	strb	r2, [r3, #4]
    mem2->next = mem->next;
 801591e:	69bb      	ldr	r3, [r7, #24]
 8015920:	881a      	ldrh	r2, [r3, #0]
 8015922:	693b      	ldr	r3, [r7, #16]
 8015924:	801a      	strh	r2, [r3, #0]
    mem2->prev = ptr;
 8015926:	693b      	ldr	r3, [r7, #16]
 8015928:	8afa      	ldrh	r2, [r7, #22]
 801592a:	805a      	strh	r2, [r3, #2]
    mem->next = ptr2;
 801592c:	69bb      	ldr	r3, [r7, #24]
 801592e:	89fa      	ldrh	r2, [r7, #14]
 8015930:	801a      	strh	r2, [r3, #0]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 8015932:	693b      	ldr	r3, [r7, #16]
 8015934:	881b      	ldrh	r3, [r3, #0]
 8015936:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 801593a:	d007      	beq.n	801594c <mem_trim+0x1e0>
      ptr_to_mem(mem2->next)->prev = ptr2;
 801593c:	693b      	ldr	r3, [r7, #16]
 801593e:	881b      	ldrh	r3, [r3, #0]
 8015940:	4618      	mov	r0, r3
 8015942:	f7ff fd33 	bl	80153ac <ptr_to_mem>
 8015946:	4602      	mov	r2, r0
 8015948:	89fb      	ldrh	r3, [r7, #14]
 801594a:	8053      	strh	r3, [r2, #2]
#endif
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 801594c:	4809      	ldr	r0, [pc, #36]	@ (8015974 <mem_trim+0x208>)
 801594e:	f001 fb80 	bl	8017052 <sys_mutex_unlock>
  return rmem;
 8015952:	687b      	ldr	r3, [r7, #4]
}
 8015954:	4618      	mov	r0, r3
 8015956:	3720      	adds	r7, #32
 8015958:	46bd      	mov	sp, r7
 801595a:	bd80      	pop	{r7, pc}
 801595c:	24019944 	.word	0x24019944
 8015960:	24019948 	.word	0x24019948
 8015964:	08023070 	.word	0x08023070
 8015968:	08023224 	.word	0x08023224
 801596c:	080230e0 	.word	0x080230e0
 8015970:	0802323c 	.word	0x0802323c
 8015974:	2401994c 	.word	0x2401994c
 8015978:	0802325c 	.word	0x0802325c
 801597c:	24019950 	.word	0x24019950

08015980 <mem_malloc>:
 *
 * Note that the returned value will always be aligned (as defined by MEM_ALIGNMENT).
 */
void *
mem_malloc(mem_size_t size_in)
{
 8015980:	b580      	push	{r7, lr}
 8015982:	b088      	sub	sp, #32
 8015984:	af00      	add	r7, sp, #0
 8015986:	4603      	mov	r3, r0
 8015988:	80fb      	strh	r3, [r7, #6]
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  u8_t local_mem_free_count = 0;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_ALLOC_DECL_PROTECT();

  if (size_in == 0) {
 801598a:	88fb      	ldrh	r3, [r7, #6]
 801598c:	2b00      	cmp	r3, #0
 801598e:	d101      	bne.n	8015994 <mem_malloc+0x14>
    return NULL;
 8015990:	2300      	movs	r3, #0
 8015992:	e0e2      	b.n	8015b5a <mem_malloc+0x1da>
  }

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  size = (mem_size_t)LWIP_MEM_ALIGN_SIZE(size_in);
 8015994:	88fb      	ldrh	r3, [r7, #6]
 8015996:	3303      	adds	r3, #3
 8015998:	b29b      	uxth	r3, r3
 801599a:	f023 0303 	bic.w	r3, r3, #3
 801599e:	83bb      	strh	r3, [r7, #28]
  if (size < MIN_SIZE_ALIGNED) {
 80159a0:	8bbb      	ldrh	r3, [r7, #28]
 80159a2:	2b0b      	cmp	r3, #11
 80159a4:	d801      	bhi.n	80159aa <mem_malloc+0x2a>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    size = MIN_SIZE_ALIGNED;
 80159a6:	230c      	movs	r3, #12
 80159a8:	83bb      	strh	r3, [r7, #28]
  }
#if MEM_OVERFLOW_CHECK
  size += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((size > MEM_SIZE_ALIGNED) || (size < size_in)) {
 80159aa:	8bbb      	ldrh	r3, [r7, #28]
 80159ac:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 80159b0:	d803      	bhi.n	80159ba <mem_malloc+0x3a>
 80159b2:	8bba      	ldrh	r2, [r7, #28]
 80159b4:	88fb      	ldrh	r3, [r7, #6]
 80159b6:	429a      	cmp	r2, r3
 80159b8:	d201      	bcs.n	80159be <mem_malloc+0x3e>
    return NULL;
 80159ba:	2300      	movs	r3, #0
 80159bc:	e0cd      	b.n	8015b5a <mem_malloc+0x1da>
  }

  /* protect the heap from concurrent access */
  sys_mutex_lock(&mem_mutex);
 80159be:	4869      	ldr	r0, [pc, #420]	@ (8015b64 <mem_malloc+0x1e4>)
 80159c0:	f001 fb38 	bl	8017034 <sys_mutex_lock>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

    /* Scan through the heap searching for a free block that is big enough,
     * beginning with the lowest free block.
     */
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 80159c4:	4b68      	ldr	r3, [pc, #416]	@ (8015b68 <mem_malloc+0x1e8>)
 80159c6:	681b      	ldr	r3, [r3, #0]
 80159c8:	4618      	mov	r0, r3
 80159ca:	f7ff fd01 	bl	80153d0 <mem_to_ptr>
 80159ce:	4603      	mov	r3, r0
 80159d0:	83fb      	strh	r3, [r7, #30]
 80159d2:	e0b7      	b.n	8015b44 <mem_malloc+0x1c4>
         ptr = ptr_to_mem(ptr)->next) {
      mem = ptr_to_mem(ptr);
 80159d4:	8bfb      	ldrh	r3, [r7, #30]
 80159d6:	4618      	mov	r0, r3
 80159d8:	f7ff fce8 	bl	80153ac <ptr_to_mem>
 80159dc:	6178      	str	r0, [r7, #20]
        local_mem_free_count = 1;
        break;
      }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

      if ((!mem->used) &&
 80159de:	697b      	ldr	r3, [r7, #20]
 80159e0:	791b      	ldrb	r3, [r3, #4]
 80159e2:	2b00      	cmp	r3, #0
 80159e4:	f040 80a7 	bne.w	8015b36 <mem_malloc+0x1b6>
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 80159e8:	697b      	ldr	r3, [r7, #20]
 80159ea:	881b      	ldrh	r3, [r3, #0]
 80159ec:	461a      	mov	r2, r3
 80159ee:	8bfb      	ldrh	r3, [r7, #30]
 80159f0:	1ad3      	subs	r3, r2, r3
 80159f2:	f1a3 0208 	sub.w	r2, r3, #8
 80159f6:	8bbb      	ldrh	r3, [r7, #28]
      if ((!mem->used) &&
 80159f8:	429a      	cmp	r2, r3
 80159fa:	f0c0 809c 	bcc.w	8015b36 <mem_malloc+0x1b6>
        /* mem is not used and at least perfect fit is possible:
         * mem->next - (ptr + SIZEOF_STRUCT_MEM) gives us the 'user data size' of mem */

        if (mem->next - (ptr + SIZEOF_STRUCT_MEM) >= (size + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED)) {
 80159fe:	697b      	ldr	r3, [r7, #20]
 8015a00:	881b      	ldrh	r3, [r3, #0]
 8015a02:	461a      	mov	r2, r3
 8015a04:	8bfb      	ldrh	r3, [r7, #30]
 8015a06:	1ad3      	subs	r3, r2, r3
 8015a08:	f1a3 0208 	sub.w	r2, r3, #8
 8015a0c:	8bbb      	ldrh	r3, [r7, #28]
 8015a0e:	3314      	adds	r3, #20
 8015a10:	429a      	cmp	r2, r3
 8015a12:	d333      	bcc.n	8015a7c <mem_malloc+0xfc>
           * struct mem would fit in but no data between mem2 and mem2->next
           * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
           *       region that couldn't hold data, but when mem->next gets freed,
           *       the 2 regions would be combined, resulting in more free memory
           */
          ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + size);
 8015a14:	8bfa      	ldrh	r2, [r7, #30]
 8015a16:	8bbb      	ldrh	r3, [r7, #28]
 8015a18:	4413      	add	r3, r2
 8015a1a:	b29b      	uxth	r3, r3
 8015a1c:	3308      	adds	r3, #8
 8015a1e:	827b      	strh	r3, [r7, #18]
          LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 8015a20:	8a7b      	ldrh	r3, [r7, #18]
 8015a22:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 8015a26:	d106      	bne.n	8015a36 <mem_malloc+0xb6>
 8015a28:	4b50      	ldr	r3, [pc, #320]	@ (8015b6c <mem_malloc+0x1ec>)
 8015a2a:	f240 3287 	movw	r2, #903	@ 0x387
 8015a2e:	4950      	ldr	r1, [pc, #320]	@ (8015b70 <mem_malloc+0x1f0>)
 8015a30:	4850      	ldr	r0, [pc, #320]	@ (8015b74 <mem_malloc+0x1f4>)
 8015a32:	f009 f883 	bl	801eb3c <iprintf>
          /* create mem2 struct */
          mem2 = ptr_to_mem(ptr2);
 8015a36:	8a7b      	ldrh	r3, [r7, #18]
 8015a38:	4618      	mov	r0, r3
 8015a3a:	f7ff fcb7 	bl	80153ac <ptr_to_mem>
 8015a3e:	60f8      	str	r0, [r7, #12]
          mem2->used = 0;
 8015a40:	68fb      	ldr	r3, [r7, #12]
 8015a42:	2200      	movs	r2, #0
 8015a44:	711a      	strb	r2, [r3, #4]
          mem2->next = mem->next;
 8015a46:	697b      	ldr	r3, [r7, #20]
 8015a48:	881a      	ldrh	r2, [r3, #0]
 8015a4a:	68fb      	ldr	r3, [r7, #12]
 8015a4c:	801a      	strh	r2, [r3, #0]
          mem2->prev = ptr;
 8015a4e:	68fb      	ldr	r3, [r7, #12]
 8015a50:	8bfa      	ldrh	r2, [r7, #30]
 8015a52:	805a      	strh	r2, [r3, #2]
          /* and insert it between mem and mem->next */
          mem->next = ptr2;
 8015a54:	697b      	ldr	r3, [r7, #20]
 8015a56:	8a7a      	ldrh	r2, [r7, #18]
 8015a58:	801a      	strh	r2, [r3, #0]
          mem->used = 1;
 8015a5a:	697b      	ldr	r3, [r7, #20]
 8015a5c:	2201      	movs	r2, #1
 8015a5e:	711a      	strb	r2, [r3, #4]

          if (mem2->next != MEM_SIZE_ALIGNED) {
 8015a60:	68fb      	ldr	r3, [r7, #12]
 8015a62:	881b      	ldrh	r3, [r3, #0]
 8015a64:	f5b3 6fc8 	cmp.w	r3, #1600	@ 0x640
 8015a68:	d00b      	beq.n	8015a82 <mem_malloc+0x102>
            ptr_to_mem(mem2->next)->prev = ptr2;
 8015a6a:	68fb      	ldr	r3, [r7, #12]
 8015a6c:	881b      	ldrh	r3, [r3, #0]
 8015a6e:	4618      	mov	r0, r3
 8015a70:	f7ff fc9c 	bl	80153ac <ptr_to_mem>
 8015a74:	4602      	mov	r2, r0
 8015a76:	8a7b      	ldrh	r3, [r7, #18]
 8015a78:	8053      	strh	r3, [r2, #2]
 8015a7a:	e002      	b.n	8015a82 <mem_malloc+0x102>
           * take care of this).
           * -> near fit or exact fit: do not split, no mem2 creation
           * also can't move mem->next directly behind mem, since mem->next
           * will always be used at this point!
           */
          mem->used = 1;
 8015a7c:	697b      	ldr	r3, [r7, #20]
 8015a7e:	2201      	movs	r2, #1
 8015a80:	711a      	strb	r2, [r3, #4]
          MEM_STATS_INC_USED(used, mem->next - mem_to_ptr(mem));
        }
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
mem_malloc_adjust_lfree:
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
        if (mem == lfree) {
 8015a82:	4b39      	ldr	r3, [pc, #228]	@ (8015b68 <mem_malloc+0x1e8>)
 8015a84:	681b      	ldr	r3, [r3, #0]
 8015a86:	697a      	ldr	r2, [r7, #20]
 8015a88:	429a      	cmp	r2, r3
 8015a8a:	d127      	bne.n	8015adc <mem_malloc+0x15c>
          struct mem *cur = lfree;
 8015a8c:	4b36      	ldr	r3, [pc, #216]	@ (8015b68 <mem_malloc+0x1e8>)
 8015a8e:	681b      	ldr	r3, [r3, #0]
 8015a90:	61bb      	str	r3, [r7, #24]
          /* Find next free block after mem and update lowest free pointer */
          while (cur->used && cur != ram_end) {
 8015a92:	e005      	b.n	8015aa0 <mem_malloc+0x120>
              /* If mem_free or mem_trim have run, we have to restart since they
                 could have altered our current struct mem or lfree. */
              goto mem_malloc_adjust_lfree;
            }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
            cur = ptr_to_mem(cur->next);
 8015a94:	69bb      	ldr	r3, [r7, #24]
 8015a96:	881b      	ldrh	r3, [r3, #0]
 8015a98:	4618      	mov	r0, r3
 8015a9a:	f7ff fc87 	bl	80153ac <ptr_to_mem>
 8015a9e:	61b8      	str	r0, [r7, #24]
          while (cur->used && cur != ram_end) {
 8015aa0:	69bb      	ldr	r3, [r7, #24]
 8015aa2:	791b      	ldrb	r3, [r3, #4]
 8015aa4:	2b00      	cmp	r3, #0
 8015aa6:	d004      	beq.n	8015ab2 <mem_malloc+0x132>
 8015aa8:	4b33      	ldr	r3, [pc, #204]	@ (8015b78 <mem_malloc+0x1f8>)
 8015aaa:	681b      	ldr	r3, [r3, #0]
 8015aac:	69ba      	ldr	r2, [r7, #24]
 8015aae:	429a      	cmp	r2, r3
 8015ab0:	d1f0      	bne.n	8015a94 <mem_malloc+0x114>
          }
          lfree = cur;
 8015ab2:	4a2d      	ldr	r2, [pc, #180]	@ (8015b68 <mem_malloc+0x1e8>)
 8015ab4:	69bb      	ldr	r3, [r7, #24]
 8015ab6:	6013      	str	r3, [r2, #0]
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 8015ab8:	4b2b      	ldr	r3, [pc, #172]	@ (8015b68 <mem_malloc+0x1e8>)
 8015aba:	681a      	ldr	r2, [r3, #0]
 8015abc:	4b2e      	ldr	r3, [pc, #184]	@ (8015b78 <mem_malloc+0x1f8>)
 8015abe:	681b      	ldr	r3, [r3, #0]
 8015ac0:	429a      	cmp	r2, r3
 8015ac2:	d00b      	beq.n	8015adc <mem_malloc+0x15c>
 8015ac4:	4b28      	ldr	r3, [pc, #160]	@ (8015b68 <mem_malloc+0x1e8>)
 8015ac6:	681b      	ldr	r3, [r3, #0]
 8015ac8:	791b      	ldrb	r3, [r3, #4]
 8015aca:	2b00      	cmp	r3, #0
 8015acc:	d006      	beq.n	8015adc <mem_malloc+0x15c>
 8015ace:	4b27      	ldr	r3, [pc, #156]	@ (8015b6c <mem_malloc+0x1ec>)
 8015ad0:	f240 32b5 	movw	r2, #949	@ 0x3b5
 8015ad4:	4929      	ldr	r1, [pc, #164]	@ (8015b7c <mem_malloc+0x1fc>)
 8015ad6:	4827      	ldr	r0, [pc, #156]	@ (8015b74 <mem_malloc+0x1f4>)
 8015ad8:	f009 f830 	bl	801eb3c <iprintf>
        }
        LWIP_MEM_ALLOC_UNPROTECT();
        sys_mutex_unlock(&mem_mutex);
 8015adc:	4821      	ldr	r0, [pc, #132]	@ (8015b64 <mem_malloc+0x1e4>)
 8015ade:	f001 fab8 	bl	8017052 <sys_mutex_unlock>
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 8015ae2:	8bba      	ldrh	r2, [r7, #28]
 8015ae4:	697b      	ldr	r3, [r7, #20]
 8015ae6:	4413      	add	r3, r2
 8015ae8:	3308      	adds	r3, #8
 8015aea:	4a23      	ldr	r2, [pc, #140]	@ (8015b78 <mem_malloc+0x1f8>)
 8015aec:	6812      	ldr	r2, [r2, #0]
 8015aee:	4293      	cmp	r3, r2
 8015af0:	d906      	bls.n	8015b00 <mem_malloc+0x180>
 8015af2:	4b1e      	ldr	r3, [pc, #120]	@ (8015b6c <mem_malloc+0x1ec>)
 8015af4:	f240 32b9 	movw	r2, #953	@ 0x3b9
 8015af8:	4921      	ldr	r1, [pc, #132]	@ (8015b80 <mem_malloc+0x200>)
 8015afa:	481e      	ldr	r0, [pc, #120]	@ (8015b74 <mem_malloc+0x1f4>)
 8015afc:	f009 f81e 	bl	801eb3c <iprintf>
                    (mem_ptr_t)mem + SIZEOF_STRUCT_MEM + size <= (mem_ptr_t)ram_end);
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 8015b00:	697b      	ldr	r3, [r7, #20]
 8015b02:	f003 0303 	and.w	r3, r3, #3
 8015b06:	2b00      	cmp	r3, #0
 8015b08:	d006      	beq.n	8015b18 <mem_malloc+0x198>
 8015b0a:	4b18      	ldr	r3, [pc, #96]	@ (8015b6c <mem_malloc+0x1ec>)
 8015b0c:	f240 32bb 	movw	r2, #955	@ 0x3bb
 8015b10:	491c      	ldr	r1, [pc, #112]	@ (8015b84 <mem_malloc+0x204>)
 8015b12:	4818      	ldr	r0, [pc, #96]	@ (8015b74 <mem_malloc+0x1f4>)
 8015b14:	f009 f812 	bl	801eb3c <iprintf>
                    ((mem_ptr_t)mem + SIZEOF_STRUCT_MEM) % MEM_ALIGNMENT == 0);
        LWIP_ASSERT("mem_malloc: sanity check alignment",
 8015b18:	697b      	ldr	r3, [r7, #20]
 8015b1a:	f003 0303 	and.w	r3, r3, #3
 8015b1e:	2b00      	cmp	r3, #0
 8015b20:	d006      	beq.n	8015b30 <mem_malloc+0x1b0>
 8015b22:	4b12      	ldr	r3, [pc, #72]	@ (8015b6c <mem_malloc+0x1ec>)
 8015b24:	f240 32bd 	movw	r2, #957	@ 0x3bd
 8015b28:	4917      	ldr	r1, [pc, #92]	@ (8015b88 <mem_malloc+0x208>)
 8015b2a:	4812      	ldr	r0, [pc, #72]	@ (8015b74 <mem_malloc+0x1f4>)
 8015b2c:	f009 f806 	bl	801eb3c <iprintf>

#if MEM_OVERFLOW_CHECK
        mem_overflow_init_element(mem, size_in);
#endif
        MEM_SANITY();
        return (u8_t *)mem + SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET;
 8015b30:	697b      	ldr	r3, [r7, #20]
 8015b32:	3308      	adds	r3, #8
 8015b34:	e011      	b.n	8015b5a <mem_malloc+0x1da>
         ptr = ptr_to_mem(ptr)->next) {
 8015b36:	8bfb      	ldrh	r3, [r7, #30]
 8015b38:	4618      	mov	r0, r3
 8015b3a:	f7ff fc37 	bl	80153ac <ptr_to_mem>
 8015b3e:	4603      	mov	r3, r0
 8015b40:	881b      	ldrh	r3, [r3, #0]
 8015b42:	83fb      	strh	r3, [r7, #30]
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 8015b44:	8bfa      	ldrh	r2, [r7, #30]
 8015b46:	8bbb      	ldrh	r3, [r7, #28]
 8015b48:	f5c3 63c8 	rsb	r3, r3, #1600	@ 0x640
 8015b4c:	429a      	cmp	r2, r3
 8015b4e:	f4ff af41 	bcc.w	80159d4 <mem_malloc+0x54>
    /* if we got interrupted by a mem_free, try again */
  } while (local_mem_free_count != 0);
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  MEM_STATS_INC(err);
  LWIP_MEM_ALLOC_UNPROTECT();
  sys_mutex_unlock(&mem_mutex);
 8015b52:	4804      	ldr	r0, [pc, #16]	@ (8015b64 <mem_malloc+0x1e4>)
 8015b54:	f001 fa7d 	bl	8017052 <sys_mutex_unlock>
  LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_malloc: could not allocate %"S16_F" bytes\n", (s16_t)size));
  return NULL;
 8015b58:	2300      	movs	r3, #0
}
 8015b5a:	4618      	mov	r0, r3
 8015b5c:	3720      	adds	r7, #32
 8015b5e:	46bd      	mov	sp, r7
 8015b60:	bd80      	pop	{r7, pc}
 8015b62:	bf00      	nop
 8015b64:	2401994c 	.word	0x2401994c
 8015b68:	24019950 	.word	0x24019950
 8015b6c:	08023070 	.word	0x08023070
 8015b70:	0802325c 	.word	0x0802325c
 8015b74:	080230e0 	.word	0x080230e0
 8015b78:	24019948 	.word	0x24019948
 8015b7c:	08023270 	.word	0x08023270
 8015b80:	0802328c 	.word	0x0802328c
 8015b84:	080232bc 	.word	0x080232bc
 8015b88:	080232ec 	.word	0x080232ec

08015b8c <memp_init_pool>:
 *
 * @param desc pool to initialize
 */
void
memp_init_pool(const struct memp_desc *desc)
{
 8015b8c:	b480      	push	{r7}
 8015b8e:	b085      	sub	sp, #20
 8015b90:	af00      	add	r7, sp, #0
 8015b92:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(desc);
#else
  int i;
  struct memp *memp;

  *desc->tab = NULL;
 8015b94:	687b      	ldr	r3, [r7, #4]
 8015b96:	689b      	ldr	r3, [r3, #8]
 8015b98:	2200      	movs	r2, #0
 8015b9a:	601a      	str	r2, [r3, #0]
  memp = (struct memp *)LWIP_MEM_ALIGN(desc->base);
 8015b9c:	687b      	ldr	r3, [r7, #4]
 8015b9e:	685b      	ldr	r3, [r3, #4]
 8015ba0:	3303      	adds	r3, #3
 8015ba2:	f023 0303 	bic.w	r3, r3, #3
 8015ba6:	60bb      	str	r3, [r7, #8]
                                       + MEM_SANITY_REGION_AFTER_ALIGNED
#endif
                                      ));
#endif
  /* create a linked list of memp elements */
  for (i = 0; i < desc->num; ++i) {
 8015ba8:	2300      	movs	r3, #0
 8015baa:	60fb      	str	r3, [r7, #12]
 8015bac:	e011      	b.n	8015bd2 <memp_init_pool+0x46>
    memp->next = *desc->tab;
 8015bae:	687b      	ldr	r3, [r7, #4]
 8015bb0:	689b      	ldr	r3, [r3, #8]
 8015bb2:	681a      	ldr	r2, [r3, #0]
 8015bb4:	68bb      	ldr	r3, [r7, #8]
 8015bb6:	601a      	str	r2, [r3, #0]
    *desc->tab = memp;
 8015bb8:	687b      	ldr	r3, [r7, #4]
 8015bba:	689b      	ldr	r3, [r3, #8]
 8015bbc:	68ba      	ldr	r2, [r7, #8]
 8015bbe:	601a      	str	r2, [r3, #0]
#if MEMP_OVERFLOW_CHECK
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */
    /* cast through void* to get rid of alignment warnings */
    memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 8015bc0:	687b      	ldr	r3, [r7, #4]
 8015bc2:	881b      	ldrh	r3, [r3, #0]
 8015bc4:	461a      	mov	r2, r3
 8015bc6:	68bb      	ldr	r3, [r7, #8]
 8015bc8:	4413      	add	r3, r2
 8015bca:	60bb      	str	r3, [r7, #8]
  for (i = 0; i < desc->num; ++i) {
 8015bcc:	68fb      	ldr	r3, [r7, #12]
 8015bce:	3301      	adds	r3, #1
 8015bd0:	60fb      	str	r3, [r7, #12]
 8015bd2:	687b      	ldr	r3, [r7, #4]
 8015bd4:	885b      	ldrh	r3, [r3, #2]
 8015bd6:	461a      	mov	r2, r3
 8015bd8:	68fb      	ldr	r3, [r7, #12]
 8015bda:	4293      	cmp	r3, r2
 8015bdc:	dbe7      	blt.n	8015bae <memp_init_pool+0x22>
#endif /* !MEMP_MEM_MALLOC */

#if MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY)
  desc->stats->name  = desc->desc;
#endif /* MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY) */
}
 8015bde:	bf00      	nop
 8015be0:	bf00      	nop
 8015be2:	3714      	adds	r7, #20
 8015be4:	46bd      	mov	sp, r7
 8015be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015bea:	4770      	bx	lr

08015bec <memp_init>:
 *
 * Carves out memp_memory into linked lists for each pool-type.
 */
void
memp_init(void)
{
 8015bec:	b580      	push	{r7, lr}
 8015bee:	b082      	sub	sp, #8
 8015bf0:	af00      	add	r7, sp, #0
  u16_t i;

  /* for every pool: */
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 8015bf2:	2300      	movs	r3, #0
 8015bf4:	80fb      	strh	r3, [r7, #6]
 8015bf6:	e009      	b.n	8015c0c <memp_init+0x20>
    memp_init_pool(memp_pools[i]);
 8015bf8:	88fb      	ldrh	r3, [r7, #6]
 8015bfa:	4a08      	ldr	r2, [pc, #32]	@ (8015c1c <memp_init+0x30>)
 8015bfc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8015c00:	4618      	mov	r0, r3
 8015c02:	f7ff ffc3 	bl	8015b8c <memp_init_pool>
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 8015c06:	88fb      	ldrh	r3, [r7, #6]
 8015c08:	3301      	adds	r3, #1
 8015c0a:	80fb      	strh	r3, [r7, #6]
 8015c0c:	88fb      	ldrh	r3, [r7, #6]
 8015c0e:	2b0c      	cmp	r3, #12
 8015c10:	d9f2      	bls.n	8015bf8 <memp_init+0xc>

#if MEMP_OVERFLOW_CHECK >= 2
  /* check everything a first time to see if it worked */
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */
}
 8015c12:	bf00      	nop
 8015c14:	bf00      	nop
 8015c16:	3708      	adds	r7, #8
 8015c18:	46bd      	mov	sp, r7
 8015c1a:	bd80      	pop	{r7, pc}
 8015c1c:	080257e0 	.word	0x080257e0

08015c20 <do_memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
do_memp_malloc_pool(const struct memp_desc *desc)
#else
do_memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 8015c20:	b580      	push	{r7, lr}
 8015c22:	b084      	sub	sp, #16
 8015c24:	af00      	add	r7, sp, #0
 8015c26:	6078      	str	r0, [r7, #4]

#if MEMP_MEM_MALLOC
  memp = (struct memp *)mem_malloc(MEMP_SIZE + MEMP_ALIGN_SIZE(desc->size));
  SYS_ARCH_PROTECT(old_level);
#else /* MEMP_MEM_MALLOC */
  SYS_ARCH_PROTECT(old_level);
 8015c28:	f001 fa40 	bl	80170ac <sys_arch_protect>
 8015c2c:	60f8      	str	r0, [r7, #12]

  memp = *desc->tab;
 8015c2e:	687b      	ldr	r3, [r7, #4]
 8015c30:	689b      	ldr	r3, [r3, #8]
 8015c32:	681b      	ldr	r3, [r3, #0]
 8015c34:	60bb      	str	r3, [r7, #8]
#endif /* MEMP_MEM_MALLOC */

  if (memp != NULL) {
 8015c36:	68bb      	ldr	r3, [r7, #8]
 8015c38:	2b00      	cmp	r3, #0
 8015c3a:	d015      	beq.n	8015c68 <do_memp_malloc_pool+0x48>
#if !MEMP_MEM_MALLOC
#if MEMP_OVERFLOW_CHECK == 1
    memp_overflow_check_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */

    *desc->tab = memp->next;
 8015c3c:	687b      	ldr	r3, [r7, #4]
 8015c3e:	689b      	ldr	r3, [r3, #8]
 8015c40:	68ba      	ldr	r2, [r7, #8]
 8015c42:	6812      	ldr	r2, [r2, #0]
 8015c44:	601a      	str	r2, [r3, #0]
    memp->line = line;
#if MEMP_MEM_MALLOC
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_MEM_MALLOC */
#endif /* MEMP_OVERFLOW_CHECK */
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 8015c46:	68bb      	ldr	r3, [r7, #8]
 8015c48:	f003 0303 	and.w	r3, r3, #3
 8015c4c:	2b00      	cmp	r3, #0
 8015c4e:	d006      	beq.n	8015c5e <do_memp_malloc_pool+0x3e>
 8015c50:	4b09      	ldr	r3, [pc, #36]	@ (8015c78 <do_memp_malloc_pool+0x58>)
 8015c52:	f44f 728c 	mov.w	r2, #280	@ 0x118
 8015c56:	4909      	ldr	r1, [pc, #36]	@ (8015c7c <do_memp_malloc_pool+0x5c>)
 8015c58:	4809      	ldr	r0, [pc, #36]	@ (8015c80 <do_memp_malloc_pool+0x60>)
 8015c5a:	f008 ff6f 	bl	801eb3c <iprintf>
    desc->stats->used++;
    if (desc->stats->used > desc->stats->max) {
      desc->stats->max = desc->stats->used;
    }
#endif
    SYS_ARCH_UNPROTECT(old_level);
 8015c5e:	68f8      	ldr	r0, [r7, #12]
 8015c60:	f001 fa32 	bl	80170c8 <sys_arch_unprotect>
    /* cast through u8_t* to get rid of alignment warnings */
    return ((u8_t *)memp + MEMP_SIZE);
 8015c64:	68bb      	ldr	r3, [r7, #8]
 8015c66:	e003      	b.n	8015c70 <do_memp_malloc_pool+0x50>
  } else {
#if MEMP_STATS
    desc->stats->err++;
#endif
    SYS_ARCH_UNPROTECT(old_level);
 8015c68:	68f8      	ldr	r0, [r7, #12]
 8015c6a:	f001 fa2d 	bl	80170c8 <sys_arch_unprotect>
    LWIP_DEBUGF(MEMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("memp_malloc: out of memory in pool %s\n", desc->desc));
  }

  return NULL;
 8015c6e:	2300      	movs	r3, #0
}
 8015c70:	4618      	mov	r0, r3
 8015c72:	3710      	adds	r7, #16
 8015c74:	46bd      	mov	sp, r7
 8015c76:	bd80      	pop	{r7, pc}
 8015c78:	08023310 	.word	0x08023310
 8015c7c:	08023368 	.word	0x08023368
 8015c80:	0802338c 	.word	0x0802338c

08015c84 <memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc_pool(const struct memp_desc *desc)
#else
memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 8015c84:	b580      	push	{r7, lr}
 8015c86:	b082      	sub	sp, #8
 8015c88:	af00      	add	r7, sp, #0
 8015c8a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 8015c8c:	687b      	ldr	r3, [r7, #4]
 8015c8e:	2b00      	cmp	r3, #0
 8015c90:	d106      	bne.n	8015ca0 <memp_malloc_pool+0x1c>
 8015c92:	4b0a      	ldr	r3, [pc, #40]	@ (8015cbc <memp_malloc_pool+0x38>)
 8015c94:	f44f 729e 	mov.w	r2, #316	@ 0x13c
 8015c98:	4909      	ldr	r1, [pc, #36]	@ (8015cc0 <memp_malloc_pool+0x3c>)
 8015c9a:	480a      	ldr	r0, [pc, #40]	@ (8015cc4 <memp_malloc_pool+0x40>)
 8015c9c:	f008 ff4e 	bl	801eb3c <iprintf>
  if (desc == NULL) {
 8015ca0:	687b      	ldr	r3, [r7, #4]
 8015ca2:	2b00      	cmp	r3, #0
 8015ca4:	d101      	bne.n	8015caa <memp_malloc_pool+0x26>
    return NULL;
 8015ca6:	2300      	movs	r3, #0
 8015ca8:	e003      	b.n	8015cb2 <memp_malloc_pool+0x2e>
  }

#if !MEMP_OVERFLOW_CHECK
  return do_memp_malloc_pool(desc);
 8015caa:	6878      	ldr	r0, [r7, #4]
 8015cac:	f7ff ffb8 	bl	8015c20 <do_memp_malloc_pool>
 8015cb0:	4603      	mov	r3, r0
#else
  return do_memp_malloc_pool_fn(desc, file, line);
#endif
}
 8015cb2:	4618      	mov	r0, r3
 8015cb4:	3708      	adds	r7, #8
 8015cb6:	46bd      	mov	sp, r7
 8015cb8:	bd80      	pop	{r7, pc}
 8015cba:	bf00      	nop
 8015cbc:	08023310 	.word	0x08023310
 8015cc0:	080233b4 	.word	0x080233b4
 8015cc4:	0802338c 	.word	0x0802338c

08015cc8 <memp_malloc>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc(memp_t type)
#else
memp_malloc_fn(memp_t type, const char *file, const int line)
#endif
{
 8015cc8:	b580      	push	{r7, lr}
 8015cca:	b084      	sub	sp, #16
 8015ccc:	af00      	add	r7, sp, #0
 8015cce:	4603      	mov	r3, r0
 8015cd0:	71fb      	strb	r3, [r7, #7]
  void *memp;
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 8015cd2:	79fb      	ldrb	r3, [r7, #7]
 8015cd4:	2b0c      	cmp	r3, #12
 8015cd6:	d908      	bls.n	8015cea <memp_malloc+0x22>
 8015cd8:	4b0a      	ldr	r3, [pc, #40]	@ (8015d04 <memp_malloc+0x3c>)
 8015cda:	f240 1257 	movw	r2, #343	@ 0x157
 8015cde:	490a      	ldr	r1, [pc, #40]	@ (8015d08 <memp_malloc+0x40>)
 8015ce0:	480a      	ldr	r0, [pc, #40]	@ (8015d0c <memp_malloc+0x44>)
 8015ce2:	f008 ff2b 	bl	801eb3c <iprintf>
 8015ce6:	2300      	movs	r3, #0
 8015ce8:	e008      	b.n	8015cfc <memp_malloc+0x34>
#if MEMP_OVERFLOW_CHECK >= 2
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */

#if !MEMP_OVERFLOW_CHECK
  memp = do_memp_malloc_pool(memp_pools[type]);
 8015cea:	79fb      	ldrb	r3, [r7, #7]
 8015cec:	4a08      	ldr	r2, [pc, #32]	@ (8015d10 <memp_malloc+0x48>)
 8015cee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8015cf2:	4618      	mov	r0, r3
 8015cf4:	f7ff ff94 	bl	8015c20 <do_memp_malloc_pool>
 8015cf8:	60f8      	str	r0, [r7, #12]
#else
  memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
#endif

  return memp;
 8015cfa:	68fb      	ldr	r3, [r7, #12]
}
 8015cfc:	4618      	mov	r0, r3
 8015cfe:	3710      	adds	r7, #16
 8015d00:	46bd      	mov	sp, r7
 8015d02:	bd80      	pop	{r7, pc}
 8015d04:	08023310 	.word	0x08023310
 8015d08:	080233c8 	.word	0x080233c8
 8015d0c:	0802338c 	.word	0x0802338c
 8015d10:	080257e0 	.word	0x080257e0

08015d14 <do_memp_free_pool>:

static void
do_memp_free_pool(const struct memp_desc *desc, void *mem)
{
 8015d14:	b580      	push	{r7, lr}
 8015d16:	b084      	sub	sp, #16
 8015d18:	af00      	add	r7, sp, #0
 8015d1a:	6078      	str	r0, [r7, #4]
 8015d1c:	6039      	str	r1, [r7, #0]
  struct memp *memp;
  SYS_ARCH_DECL_PROTECT(old_level);

  LWIP_ASSERT("memp_free: mem properly aligned",
 8015d1e:	683b      	ldr	r3, [r7, #0]
 8015d20:	f003 0303 	and.w	r3, r3, #3
 8015d24:	2b00      	cmp	r3, #0
 8015d26:	d006      	beq.n	8015d36 <do_memp_free_pool+0x22>
 8015d28:	4b0d      	ldr	r3, [pc, #52]	@ (8015d60 <do_memp_free_pool+0x4c>)
 8015d2a:	f44f 72b6 	mov.w	r2, #364	@ 0x16c
 8015d2e:	490d      	ldr	r1, [pc, #52]	@ (8015d64 <do_memp_free_pool+0x50>)
 8015d30:	480d      	ldr	r0, [pc, #52]	@ (8015d68 <do_memp_free_pool+0x54>)
 8015d32:	f008 ff03 	bl	801eb3c <iprintf>
              ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);

  /* cast through void* to get rid of alignment warnings */
  memp = (struct memp *)(void *)((u8_t *)mem - MEMP_SIZE);
 8015d36:	683b      	ldr	r3, [r7, #0]
 8015d38:	60fb      	str	r3, [r7, #12]

  SYS_ARCH_PROTECT(old_level);
 8015d3a:	f001 f9b7 	bl	80170ac <sys_arch_protect>
 8015d3e:	60b8      	str	r0, [r7, #8]
#if MEMP_MEM_MALLOC
  LWIP_UNUSED_ARG(desc);
  SYS_ARCH_UNPROTECT(old_level);
  mem_free(memp);
#else /* MEMP_MEM_MALLOC */
  memp->next = *desc->tab;
 8015d40:	687b      	ldr	r3, [r7, #4]
 8015d42:	689b      	ldr	r3, [r3, #8]
 8015d44:	681a      	ldr	r2, [r3, #0]
 8015d46:	68fb      	ldr	r3, [r7, #12]
 8015d48:	601a      	str	r2, [r3, #0]
  *desc->tab = memp;
 8015d4a:	687b      	ldr	r3, [r7, #4]
 8015d4c:	689b      	ldr	r3, [r3, #8]
 8015d4e:	68fa      	ldr	r2, [r7, #12]
 8015d50:	601a      	str	r2, [r3, #0]

#if MEMP_SANITY_CHECK
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
#endif /* MEMP_SANITY_CHECK */

  SYS_ARCH_UNPROTECT(old_level);
 8015d52:	68b8      	ldr	r0, [r7, #8]
 8015d54:	f001 f9b8 	bl	80170c8 <sys_arch_unprotect>
#endif /* !MEMP_MEM_MALLOC */
}
 8015d58:	bf00      	nop
 8015d5a:	3710      	adds	r7, #16
 8015d5c:	46bd      	mov	sp, r7
 8015d5e:	bd80      	pop	{r7, pc}
 8015d60:	08023310 	.word	0x08023310
 8015d64:	080233e8 	.word	0x080233e8
 8015d68:	0802338c 	.word	0x0802338c

08015d6c <memp_free_pool>:
 * @param desc the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free_pool(const struct memp_desc *desc, void *mem)
{
 8015d6c:	b580      	push	{r7, lr}
 8015d6e:	b082      	sub	sp, #8
 8015d70:	af00      	add	r7, sp, #0
 8015d72:	6078      	str	r0, [r7, #4]
 8015d74:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 8015d76:	687b      	ldr	r3, [r7, #4]
 8015d78:	2b00      	cmp	r3, #0
 8015d7a:	d106      	bne.n	8015d8a <memp_free_pool+0x1e>
 8015d7c:	4b0a      	ldr	r3, [pc, #40]	@ (8015da8 <memp_free_pool+0x3c>)
 8015d7e:	f240 1295 	movw	r2, #405	@ 0x195
 8015d82:	490a      	ldr	r1, [pc, #40]	@ (8015dac <memp_free_pool+0x40>)
 8015d84:	480a      	ldr	r0, [pc, #40]	@ (8015db0 <memp_free_pool+0x44>)
 8015d86:	f008 fed9 	bl	801eb3c <iprintf>
  if ((desc == NULL) || (mem == NULL)) {
 8015d8a:	687b      	ldr	r3, [r7, #4]
 8015d8c:	2b00      	cmp	r3, #0
 8015d8e:	d007      	beq.n	8015da0 <memp_free_pool+0x34>
 8015d90:	683b      	ldr	r3, [r7, #0]
 8015d92:	2b00      	cmp	r3, #0
 8015d94:	d004      	beq.n	8015da0 <memp_free_pool+0x34>
    return;
  }

  do_memp_free_pool(desc, mem);
 8015d96:	6839      	ldr	r1, [r7, #0]
 8015d98:	6878      	ldr	r0, [r7, #4]
 8015d9a:	f7ff ffbb 	bl	8015d14 <do_memp_free_pool>
 8015d9e:	e000      	b.n	8015da2 <memp_free_pool+0x36>
    return;
 8015da0:	bf00      	nop
}
 8015da2:	3708      	adds	r7, #8
 8015da4:	46bd      	mov	sp, r7
 8015da6:	bd80      	pop	{r7, pc}
 8015da8:	08023310 	.word	0x08023310
 8015dac:	080233b4 	.word	0x080233b4
 8015db0:	0802338c 	.word	0x0802338c

08015db4 <memp_free>:
 * @param type the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free(memp_t type, void *mem)
{
 8015db4:	b580      	push	{r7, lr}
 8015db6:	b082      	sub	sp, #8
 8015db8:	af00      	add	r7, sp, #0
 8015dba:	4603      	mov	r3, r0
 8015dbc:	6039      	str	r1, [r7, #0]
 8015dbe:	71fb      	strb	r3, [r7, #7]
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  struct memp *old_first;
#endif

  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 8015dc0:	79fb      	ldrb	r3, [r7, #7]
 8015dc2:	2b0c      	cmp	r3, #12
 8015dc4:	d907      	bls.n	8015dd6 <memp_free+0x22>
 8015dc6:	4b0c      	ldr	r3, [pc, #48]	@ (8015df8 <memp_free+0x44>)
 8015dc8:	f44f 72d5 	mov.w	r2, #426	@ 0x1aa
 8015dcc:	490b      	ldr	r1, [pc, #44]	@ (8015dfc <memp_free+0x48>)
 8015dce:	480c      	ldr	r0, [pc, #48]	@ (8015e00 <memp_free+0x4c>)
 8015dd0:	f008 feb4 	bl	801eb3c <iprintf>
 8015dd4:	e00c      	b.n	8015df0 <memp_free+0x3c>

  if (mem == NULL) {
 8015dd6:	683b      	ldr	r3, [r7, #0]
 8015dd8:	2b00      	cmp	r3, #0
 8015dda:	d008      	beq.n	8015dee <memp_free+0x3a>

#ifdef LWIP_HOOK_MEMP_AVAILABLE
  old_first = *memp_pools[type]->tab;
#endif

  do_memp_free_pool(memp_pools[type], mem);
 8015ddc:	79fb      	ldrb	r3, [r7, #7]
 8015dde:	4a09      	ldr	r2, [pc, #36]	@ (8015e04 <memp_free+0x50>)
 8015de0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8015de4:	6839      	ldr	r1, [r7, #0]
 8015de6:	4618      	mov	r0, r3
 8015de8:	f7ff ff94 	bl	8015d14 <do_memp_free_pool>
 8015dec:	e000      	b.n	8015df0 <memp_free+0x3c>
    return;
 8015dee:	bf00      	nop
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  if (old_first == NULL) {
    LWIP_HOOK_MEMP_AVAILABLE(type);
  }
#endif
}
 8015df0:	3708      	adds	r7, #8
 8015df2:	46bd      	mov	sp, r7
 8015df4:	bd80      	pop	{r7, pc}
 8015df6:	bf00      	nop
 8015df8:	08023310 	.word	0x08023310
 8015dfc:	08023408 	.word	0x08023408
 8015e00:	0802338c 	.word	0x0802338c
 8015e04:	080257e0 	.word	0x080257e0

08015e08 <netif_init>:
}
#endif /* LWIP_HAVE_LOOPIF */

void
netif_init(void)
{
 8015e08:	b480      	push	{r7}
 8015e0a:	af00      	add	r7, sp, #0

  netif_set_link_up(&loop_netif);
  netif_set_up(&loop_netif);

#endif /* LWIP_HAVE_LOOPIF */
}
 8015e0c:	bf00      	nop
 8015e0e:	46bd      	mov	sp, r7
 8015e10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015e14:	4770      	bx	lr
	...

08015e18 <netif_add>:
netif_add(struct netif *netif,
#if LWIP_IPV4
          const ip4_addr_t *ipaddr, const ip4_addr_t *netmask, const ip4_addr_t *gw,
#endif /* LWIP_IPV4 */
          void *state, netif_init_fn init, netif_input_fn input)
{
 8015e18:	b580      	push	{r7, lr}
 8015e1a:	b086      	sub	sp, #24
 8015e1c:	af00      	add	r7, sp, #0
 8015e1e:	60f8      	str	r0, [r7, #12]
 8015e20:	60b9      	str	r1, [r7, #8]
 8015e22:	607a      	str	r2, [r7, #4]
 8015e24:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("single netif already set", 0);
    return NULL;
  }
#endif

  LWIP_ERROR("netif_add: invalid netif", netif != NULL, return NULL);
 8015e26:	68fb      	ldr	r3, [r7, #12]
 8015e28:	2b00      	cmp	r3, #0
 8015e2a:	d108      	bne.n	8015e3e <netif_add+0x26>
 8015e2c:	4b57      	ldr	r3, [pc, #348]	@ (8015f8c <netif_add+0x174>)
 8015e2e:	f240 1227 	movw	r2, #295	@ 0x127
 8015e32:	4957      	ldr	r1, [pc, #348]	@ (8015f90 <netif_add+0x178>)
 8015e34:	4857      	ldr	r0, [pc, #348]	@ (8015f94 <netif_add+0x17c>)
 8015e36:	f008 fe81 	bl	801eb3c <iprintf>
 8015e3a:	2300      	movs	r3, #0
 8015e3c:	e0a2      	b.n	8015f84 <netif_add+0x16c>
  LWIP_ERROR("netif_add: No init function given", init != NULL, return NULL);
 8015e3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015e40:	2b00      	cmp	r3, #0
 8015e42:	d108      	bne.n	8015e56 <netif_add+0x3e>
 8015e44:	4b51      	ldr	r3, [pc, #324]	@ (8015f8c <netif_add+0x174>)
 8015e46:	f44f 7294 	mov.w	r2, #296	@ 0x128
 8015e4a:	4953      	ldr	r1, [pc, #332]	@ (8015f98 <netif_add+0x180>)
 8015e4c:	4851      	ldr	r0, [pc, #324]	@ (8015f94 <netif_add+0x17c>)
 8015e4e:	f008 fe75 	bl	801eb3c <iprintf>
 8015e52:	2300      	movs	r3, #0
 8015e54:	e096      	b.n	8015f84 <netif_add+0x16c>

#if LWIP_IPV4
  if (ipaddr == NULL) {
 8015e56:	68bb      	ldr	r3, [r7, #8]
 8015e58:	2b00      	cmp	r3, #0
 8015e5a:	d101      	bne.n	8015e60 <netif_add+0x48>
    ipaddr = ip_2_ip4(IP4_ADDR_ANY);
 8015e5c:	4b4f      	ldr	r3, [pc, #316]	@ (8015f9c <netif_add+0x184>)
 8015e5e:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 8015e60:	687b      	ldr	r3, [r7, #4]
 8015e62:	2b00      	cmp	r3, #0
 8015e64:	d101      	bne.n	8015e6a <netif_add+0x52>
    netmask = ip_2_ip4(IP4_ADDR_ANY);
 8015e66:	4b4d      	ldr	r3, [pc, #308]	@ (8015f9c <netif_add+0x184>)
 8015e68:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 8015e6a:	683b      	ldr	r3, [r7, #0]
 8015e6c:	2b00      	cmp	r3, #0
 8015e6e:	d101      	bne.n	8015e74 <netif_add+0x5c>
    gw = ip_2_ip4(IP4_ADDR_ANY);
 8015e70:	4b4a      	ldr	r3, [pc, #296]	@ (8015f9c <netif_add+0x184>)
 8015e72:	603b      	str	r3, [r7, #0]
  }

  /* reset new interface configuration state */
  ip_addr_set_zero_ip4(&netif->ip_addr);
 8015e74:	68fb      	ldr	r3, [r7, #12]
 8015e76:	2200      	movs	r2, #0
 8015e78:	605a      	str	r2, [r3, #4]
  ip_addr_set_zero_ip4(&netif->netmask);
 8015e7a:	68fb      	ldr	r3, [r7, #12]
 8015e7c:	2200      	movs	r2, #0
 8015e7e:	609a      	str	r2, [r3, #8]
  ip_addr_set_zero_ip4(&netif->gw);
 8015e80:	68fb      	ldr	r3, [r7, #12]
 8015e82:	2200      	movs	r2, #0
 8015e84:	60da      	str	r2, [r3, #12]
  netif->output = netif_null_output_ip4;
 8015e86:	68fb      	ldr	r3, [r7, #12]
 8015e88:	4a45      	ldr	r2, [pc, #276]	@ (8015fa0 <netif_add+0x188>)
 8015e8a:	615a      	str	r2, [r3, #20]
#endif /* LWIP_IPV6_ADDRESS_LIFETIMES */
  }
  netif->output_ip6 = netif_null_output_ip6;
#endif /* LWIP_IPV6 */
  NETIF_SET_CHECKSUM_CTRL(netif, NETIF_CHECKSUM_ENABLE_ALL);
  netif->mtu = 0;
 8015e8c:	68fb      	ldr	r3, [r7, #12]
 8015e8e:	2200      	movs	r2, #0
 8015e90:	849a      	strh	r2, [r3, #36]	@ 0x24
  netif->flags = 0;
 8015e92:	68fb      	ldr	r3, [r7, #12]
 8015e94:	2200      	movs	r2, #0
 8015e96:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
#endif /* LWIP_IPV6 */
#if LWIP_NETIF_STATUS_CALLBACK
  netif->status_callback = NULL;
#endif /* LWIP_NETIF_STATUS_CALLBACK */
#if LWIP_NETIF_LINK_CALLBACK
  netif->link_callback = NULL;
 8015e9a:	68fb      	ldr	r3, [r7, #12]
 8015e9c:	2200      	movs	r2, #0
 8015e9e:	61da      	str	r2, [r3, #28]
  netif->loop_first = NULL;
  netif->loop_last = NULL;
#endif /* ENABLE_LOOPBACK */

  /* remember netif specific state information data */
  netif->state = state;
 8015ea0:	68fb      	ldr	r3, [r7, #12]
 8015ea2:	6a3a      	ldr	r2, [r7, #32]
 8015ea4:	621a      	str	r2, [r3, #32]
  netif->num = netif_num;
 8015ea6:	4b3f      	ldr	r3, [pc, #252]	@ (8015fa4 <netif_add+0x18c>)
 8015ea8:	781a      	ldrb	r2, [r3, #0]
 8015eaa:	68fb      	ldr	r3, [r7, #12]
 8015eac:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  netif->input = input;
 8015eb0:	68fb      	ldr	r3, [r7, #12]
 8015eb2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8015eb4:	611a      	str	r2, [r3, #16]
#if ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS
  netif->loop_cnt_current = 0;
#endif /* ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS */

#if LWIP_IPV4
  netif_set_addr(netif, ipaddr, netmask, gw);
 8015eb6:	683b      	ldr	r3, [r7, #0]
 8015eb8:	687a      	ldr	r2, [r7, #4]
 8015eba:	68b9      	ldr	r1, [r7, #8]
 8015ebc:	68f8      	ldr	r0, [r7, #12]
 8015ebe:	f000 f913 	bl	80160e8 <netif_set_addr>
#endif /* LWIP_IPV4 */

  /* call user specified initialization function for netif */
  if (init(netif) != ERR_OK) {
 8015ec2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015ec4:	68f8      	ldr	r0, [r7, #12]
 8015ec6:	4798      	blx	r3
 8015ec8:	4603      	mov	r3, r0
 8015eca:	2b00      	cmp	r3, #0
 8015ecc:	d001      	beq.n	8015ed2 <netif_add+0xba>
    return NULL;
 8015ece:	2300      	movs	r3, #0
 8015ed0:	e058      	b.n	8015f84 <netif_add+0x16c>
     */
  {
    struct netif *netif2;
    int num_netifs;
    do {
      if (netif->num == 255) {
 8015ed2:	68fb      	ldr	r3, [r7, #12]
 8015ed4:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8015ed8:	2bff      	cmp	r3, #255	@ 0xff
 8015eda:	d103      	bne.n	8015ee4 <netif_add+0xcc>
        netif->num = 0;
 8015edc:	68fb      	ldr	r3, [r7, #12]
 8015ede:	2200      	movs	r2, #0
 8015ee0:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      }
      num_netifs = 0;
 8015ee4:	2300      	movs	r3, #0
 8015ee6:	613b      	str	r3, [r7, #16]
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 8015ee8:	4b2f      	ldr	r3, [pc, #188]	@ (8015fa8 <netif_add+0x190>)
 8015eea:	681b      	ldr	r3, [r3, #0]
 8015eec:	617b      	str	r3, [r7, #20]
 8015eee:	e02b      	b.n	8015f48 <netif_add+0x130>
        LWIP_ASSERT("netif already added", netif2 != netif);
 8015ef0:	697a      	ldr	r2, [r7, #20]
 8015ef2:	68fb      	ldr	r3, [r7, #12]
 8015ef4:	429a      	cmp	r2, r3
 8015ef6:	d106      	bne.n	8015f06 <netif_add+0xee>
 8015ef8:	4b24      	ldr	r3, [pc, #144]	@ (8015f8c <netif_add+0x174>)
 8015efa:	f240 128b 	movw	r2, #395	@ 0x18b
 8015efe:	492b      	ldr	r1, [pc, #172]	@ (8015fac <netif_add+0x194>)
 8015f00:	4824      	ldr	r0, [pc, #144]	@ (8015f94 <netif_add+0x17c>)
 8015f02:	f008 fe1b 	bl	801eb3c <iprintf>
        num_netifs++;
 8015f06:	693b      	ldr	r3, [r7, #16]
 8015f08:	3301      	adds	r3, #1
 8015f0a:	613b      	str	r3, [r7, #16]
        LWIP_ASSERT("too many netifs, max. supported number is 255", num_netifs <= 255);
 8015f0c:	693b      	ldr	r3, [r7, #16]
 8015f0e:	2bff      	cmp	r3, #255	@ 0xff
 8015f10:	dd06      	ble.n	8015f20 <netif_add+0x108>
 8015f12:	4b1e      	ldr	r3, [pc, #120]	@ (8015f8c <netif_add+0x174>)
 8015f14:	f240 128d 	movw	r2, #397	@ 0x18d
 8015f18:	4925      	ldr	r1, [pc, #148]	@ (8015fb0 <netif_add+0x198>)
 8015f1a:	481e      	ldr	r0, [pc, #120]	@ (8015f94 <netif_add+0x17c>)
 8015f1c:	f008 fe0e 	bl	801eb3c <iprintf>
        if (netif2->num == netif->num) {
 8015f20:	697b      	ldr	r3, [r7, #20]
 8015f22:	f893 2030 	ldrb.w	r2, [r3, #48]	@ 0x30
 8015f26:	68fb      	ldr	r3, [r7, #12]
 8015f28:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8015f2c:	429a      	cmp	r2, r3
 8015f2e:	d108      	bne.n	8015f42 <netif_add+0x12a>
          netif->num++;
 8015f30:	68fb      	ldr	r3, [r7, #12]
 8015f32:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8015f36:	3301      	adds	r3, #1
 8015f38:	b2da      	uxtb	r2, r3
 8015f3a:	68fb      	ldr	r3, [r7, #12]
 8015f3c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
          break;
 8015f40:	e005      	b.n	8015f4e <netif_add+0x136>
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 8015f42:	697b      	ldr	r3, [r7, #20]
 8015f44:	681b      	ldr	r3, [r3, #0]
 8015f46:	617b      	str	r3, [r7, #20]
 8015f48:	697b      	ldr	r3, [r7, #20]
 8015f4a:	2b00      	cmp	r3, #0
 8015f4c:	d1d0      	bne.n	8015ef0 <netif_add+0xd8>
        }
      }
    } while (netif2 != NULL);
 8015f4e:	697b      	ldr	r3, [r7, #20]
 8015f50:	2b00      	cmp	r3, #0
 8015f52:	d1be      	bne.n	8015ed2 <netif_add+0xba>
  }
  if (netif->num == 254) {
 8015f54:	68fb      	ldr	r3, [r7, #12]
 8015f56:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8015f5a:	2bfe      	cmp	r3, #254	@ 0xfe
 8015f5c:	d103      	bne.n	8015f66 <netif_add+0x14e>
    netif_num = 0;
 8015f5e:	4b11      	ldr	r3, [pc, #68]	@ (8015fa4 <netif_add+0x18c>)
 8015f60:	2200      	movs	r2, #0
 8015f62:	701a      	strb	r2, [r3, #0]
 8015f64:	e006      	b.n	8015f74 <netif_add+0x15c>
  } else {
    netif_num = (u8_t)(netif->num + 1);
 8015f66:	68fb      	ldr	r3, [r7, #12]
 8015f68:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8015f6c:	3301      	adds	r3, #1
 8015f6e:	b2da      	uxtb	r2, r3
 8015f70:	4b0c      	ldr	r3, [pc, #48]	@ (8015fa4 <netif_add+0x18c>)
 8015f72:	701a      	strb	r2, [r3, #0]
  }

  /* add this netif to the list */
  netif->next = netif_list;
 8015f74:	4b0c      	ldr	r3, [pc, #48]	@ (8015fa8 <netif_add+0x190>)
 8015f76:	681a      	ldr	r2, [r3, #0]
 8015f78:	68fb      	ldr	r3, [r7, #12]
 8015f7a:	601a      	str	r2, [r3, #0]
  netif_list = netif;
 8015f7c:	4a0a      	ldr	r2, [pc, #40]	@ (8015fa8 <netif_add+0x190>)
 8015f7e:	68fb      	ldr	r3, [r7, #12]
 8015f80:	6013      	str	r3, [r2, #0]
#endif /* LWIP_IPV4 */
  LWIP_DEBUGF(NETIF_DEBUG, ("\n"));

  netif_invoke_ext_callback(netif, LWIP_NSC_NETIF_ADDED, NULL);

  return netif;
 8015f82:	68fb      	ldr	r3, [r7, #12]
}
 8015f84:	4618      	mov	r0, r3
 8015f86:	3718      	adds	r7, #24
 8015f88:	46bd      	mov	sp, r7
 8015f8a:	bd80      	pop	{r7, pc}
 8015f8c:	08023424 	.word	0x08023424
 8015f90:	080234dc 	.word	0x080234dc
 8015f94:	08023498 	.word	0x08023498
 8015f98:	080234f8 	.word	0x080234f8
 8015f9c:	08025740 	.word	0x08025740
 8015fa0:	08016297 	.word	0x08016297
 8015fa4:	2401ca28 	.word	0x2401ca28
 8015fa8:	2401ca20 	.word	0x2401ca20
 8015fac:	0802351c 	.word	0x0802351c
 8015fb0:	08023530 	.word	0x08023530

08015fb4 <netif_do_ip_addr_changed>:

static void
netif_do_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 8015fb4:	b580      	push	{r7, lr}
 8015fb6:	b082      	sub	sp, #8
 8015fb8:	af00      	add	r7, sp, #0
 8015fba:	6078      	str	r0, [r7, #4]
 8015fbc:	6039      	str	r1, [r7, #0]
#if LWIP_TCP
  tcp_netif_ip_addr_changed(old_addr, new_addr);
 8015fbe:	6839      	ldr	r1, [r7, #0]
 8015fc0:	6878      	ldr	r0, [r7, #4]
 8015fc2:	f002 fbdb 	bl	801877c <tcp_netif_ip_addr_changed>
#endif /* LWIP_TCP */
#if LWIP_UDP
  udp_netif_ip_addr_changed(old_addr, new_addr);
 8015fc6:	6839      	ldr	r1, [r7, #0]
 8015fc8:	6878      	ldr	r0, [r7, #4]
 8015fca:	f006 fe8b 	bl	801cce4 <udp_netif_ip_addr_changed>
#endif /* LWIP_UDP */
#if LWIP_RAW
  raw_netif_ip_addr_changed(old_addr, new_addr);
#endif /* LWIP_RAW */
}
 8015fce:	bf00      	nop
 8015fd0:	3708      	adds	r7, #8
 8015fd2:	46bd      	mov	sp, r7
 8015fd4:	bd80      	pop	{r7, pc}
	...

08015fd8 <netif_do_set_ipaddr>:

#if LWIP_IPV4
static int
netif_do_set_ipaddr(struct netif *netif, const ip4_addr_t *ipaddr, ip_addr_t *old_addr)
{
 8015fd8:	b580      	push	{r7, lr}
 8015fda:	b086      	sub	sp, #24
 8015fdc:	af00      	add	r7, sp, #0
 8015fde:	60f8      	str	r0, [r7, #12]
 8015fe0:	60b9      	str	r1, [r7, #8]
 8015fe2:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT("invalid pointer", ipaddr != NULL);
 8015fe4:	68bb      	ldr	r3, [r7, #8]
 8015fe6:	2b00      	cmp	r3, #0
 8015fe8:	d106      	bne.n	8015ff8 <netif_do_set_ipaddr+0x20>
 8015fea:	4b1d      	ldr	r3, [pc, #116]	@ (8016060 <netif_do_set_ipaddr+0x88>)
 8015fec:	f240 12cb 	movw	r2, #459	@ 0x1cb
 8015ff0:	491c      	ldr	r1, [pc, #112]	@ (8016064 <netif_do_set_ipaddr+0x8c>)
 8015ff2:	481d      	ldr	r0, [pc, #116]	@ (8016068 <netif_do_set_ipaddr+0x90>)
 8015ff4:	f008 fda2 	bl	801eb3c <iprintf>
  LWIP_ASSERT("invalid pointer", old_addr != NULL);
 8015ff8:	687b      	ldr	r3, [r7, #4]
 8015ffa:	2b00      	cmp	r3, #0
 8015ffc:	d106      	bne.n	801600c <netif_do_set_ipaddr+0x34>
 8015ffe:	4b18      	ldr	r3, [pc, #96]	@ (8016060 <netif_do_set_ipaddr+0x88>)
 8016000:	f44f 72e6 	mov.w	r2, #460	@ 0x1cc
 8016004:	4917      	ldr	r1, [pc, #92]	@ (8016064 <netif_do_set_ipaddr+0x8c>)
 8016006:	4818      	ldr	r0, [pc, #96]	@ (8016068 <netif_do_set_ipaddr+0x90>)
 8016008:	f008 fd98 	bl	801eb3c <iprintf>

  /* address is actually being changed? */
  if (ip4_addr_cmp(ipaddr, netif_ip4_addr(netif)) == 0) {
 801600c:	68bb      	ldr	r3, [r7, #8]
 801600e:	681a      	ldr	r2, [r3, #0]
 8016010:	68fb      	ldr	r3, [r7, #12]
 8016012:	3304      	adds	r3, #4
 8016014:	681b      	ldr	r3, [r3, #0]
 8016016:	429a      	cmp	r2, r3
 8016018:	d01c      	beq.n	8016054 <netif_do_set_ipaddr+0x7c>
    ip_addr_t new_addr;
    *ip_2_ip4(&new_addr) = *ipaddr;
 801601a:	68bb      	ldr	r3, [r7, #8]
 801601c:	681b      	ldr	r3, [r3, #0]
 801601e:	617b      	str	r3, [r7, #20]
    IP_SET_TYPE_VAL(new_addr, IPADDR_TYPE_V4);

    ip_addr_copy(*old_addr, *netif_ip_addr4(netif));
 8016020:	68fb      	ldr	r3, [r7, #12]
 8016022:	3304      	adds	r3, #4
 8016024:	681a      	ldr	r2, [r3, #0]
 8016026:	687b      	ldr	r3, [r7, #4]
 8016028:	601a      	str	r2, [r3, #0]

    LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: netif address being changed\n"));
    netif_do_ip_addr_changed(old_addr, &new_addr);
 801602a:	f107 0314 	add.w	r3, r7, #20
 801602e:	4619      	mov	r1, r3
 8016030:	6878      	ldr	r0, [r7, #4]
 8016032:	f7ff ffbf 	bl	8015fb4 <netif_do_ip_addr_changed>

    mib2_remove_ip4(netif);
    mib2_remove_route_ip4(0, netif);
    /* set new IP address to netif */
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 8016036:	68bb      	ldr	r3, [r7, #8]
 8016038:	2b00      	cmp	r3, #0
 801603a:	d002      	beq.n	8016042 <netif_do_set_ipaddr+0x6a>
 801603c:	68bb      	ldr	r3, [r7, #8]
 801603e:	681b      	ldr	r3, [r3, #0]
 8016040:	e000      	b.n	8016044 <netif_do_set_ipaddr+0x6c>
 8016042:	2300      	movs	r3, #0
 8016044:	68fa      	ldr	r2, [r7, #12]
 8016046:	6053      	str	r3, [r2, #4]
    IP_SET_TYPE_VAL(netif->ip_addr, IPADDR_TYPE_V4);
    mib2_add_ip4(netif);
    mib2_add_route_ip4(0, netif);

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 8016048:	2101      	movs	r1, #1
 801604a:	68f8      	ldr	r0, [r7, #12]
 801604c:	f000 f8d2 	bl	80161f4 <netif_issue_reports>

    NETIF_STATUS_CALLBACK(netif);
    return 1; /* address changed */
 8016050:	2301      	movs	r3, #1
 8016052:	e000      	b.n	8016056 <netif_do_set_ipaddr+0x7e>
  }
  return 0; /* address unchanged */
 8016054:	2300      	movs	r3, #0
}
 8016056:	4618      	mov	r0, r3
 8016058:	3718      	adds	r7, #24
 801605a:	46bd      	mov	sp, r7
 801605c:	bd80      	pop	{r7, pc}
 801605e:	bf00      	nop
 8016060:	08023424 	.word	0x08023424
 8016064:	08023560 	.word	0x08023560
 8016068:	08023498 	.word	0x08023498

0801606c <netif_do_set_netmask>:
  }
}

static int
netif_do_set_netmask(struct netif *netif, const ip4_addr_t *netmask, ip_addr_t *old_nm)
{
 801606c:	b480      	push	{r7}
 801606e:	b085      	sub	sp, #20
 8016070:	af00      	add	r7, sp, #0
 8016072:	60f8      	str	r0, [r7, #12]
 8016074:	60b9      	str	r1, [r7, #8]
 8016076:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(netmask, netif_ip4_netmask(netif)) == 0) {
 8016078:	68bb      	ldr	r3, [r7, #8]
 801607a:	681a      	ldr	r2, [r3, #0]
 801607c:	68fb      	ldr	r3, [r7, #12]
 801607e:	3308      	adds	r3, #8
 8016080:	681b      	ldr	r3, [r3, #0]
 8016082:	429a      	cmp	r2, r3
 8016084:	d00a      	beq.n	801609c <netif_do_set_netmask+0x30>
#else
    LWIP_UNUSED_ARG(old_nm);
#endif
    mib2_remove_route_ip4(0, netif);
    /* set new netmask to netif */
    ip4_addr_set(ip_2_ip4(&netif->netmask), netmask);
 8016086:	68bb      	ldr	r3, [r7, #8]
 8016088:	2b00      	cmp	r3, #0
 801608a:	d002      	beq.n	8016092 <netif_do_set_netmask+0x26>
 801608c:	68bb      	ldr	r3, [r7, #8]
 801608e:	681b      	ldr	r3, [r3, #0]
 8016090:	e000      	b.n	8016094 <netif_do_set_netmask+0x28>
 8016092:	2300      	movs	r3, #0
 8016094:	68fa      	ldr	r2, [r7, #12]
 8016096:	6093      	str	r3, [r2, #8]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_netmask(netif)),
                ip4_addr2_16(netif_ip4_netmask(netif)),
                ip4_addr3_16(netif_ip4_netmask(netif)),
                ip4_addr4_16(netif_ip4_netmask(netif))));
    return 1; /* netmask changed */
 8016098:	2301      	movs	r3, #1
 801609a:	e000      	b.n	801609e <netif_do_set_netmask+0x32>
  }
  return 0; /* netmask unchanged */
 801609c:	2300      	movs	r3, #0
}
 801609e:	4618      	mov	r0, r3
 80160a0:	3714      	adds	r7, #20
 80160a2:	46bd      	mov	sp, r7
 80160a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80160a8:	4770      	bx	lr

080160aa <netif_do_set_gw>:
  }
}

static int
netif_do_set_gw(struct netif *netif, const ip4_addr_t *gw, ip_addr_t *old_gw)
{
 80160aa:	b480      	push	{r7}
 80160ac:	b085      	sub	sp, #20
 80160ae:	af00      	add	r7, sp, #0
 80160b0:	60f8      	str	r0, [r7, #12]
 80160b2:	60b9      	str	r1, [r7, #8]
 80160b4:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(gw, netif_ip4_gw(netif)) == 0) {
 80160b6:	68bb      	ldr	r3, [r7, #8]
 80160b8:	681a      	ldr	r2, [r3, #0]
 80160ba:	68fb      	ldr	r3, [r7, #12]
 80160bc:	330c      	adds	r3, #12
 80160be:	681b      	ldr	r3, [r3, #0]
 80160c0:	429a      	cmp	r2, r3
 80160c2:	d00a      	beq.n	80160da <netif_do_set_gw+0x30>
    ip_addr_copy(*old_gw, *netif_ip_gw4(netif));
#else
    LWIP_UNUSED_ARG(old_gw);
#endif

    ip4_addr_set(ip_2_ip4(&netif->gw), gw);
 80160c4:	68bb      	ldr	r3, [r7, #8]
 80160c6:	2b00      	cmp	r3, #0
 80160c8:	d002      	beq.n	80160d0 <netif_do_set_gw+0x26>
 80160ca:	68bb      	ldr	r3, [r7, #8]
 80160cc:	681b      	ldr	r3, [r3, #0]
 80160ce:	e000      	b.n	80160d2 <netif_do_set_gw+0x28>
 80160d0:	2300      	movs	r3, #0
 80160d2:	68fa      	ldr	r2, [r7, #12]
 80160d4:	60d3      	str	r3, [r2, #12]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_gw(netif)),
                ip4_addr2_16(netif_ip4_gw(netif)),
                ip4_addr3_16(netif_ip4_gw(netif)),
                ip4_addr4_16(netif_ip4_gw(netif))));
    return 1; /* gateway changed */
 80160d6:	2301      	movs	r3, #1
 80160d8:	e000      	b.n	80160dc <netif_do_set_gw+0x32>
  }
  return 0; /* gateway unchanged */
 80160da:	2300      	movs	r3, #0
}
 80160dc:	4618      	mov	r0, r3
 80160de:	3714      	adds	r7, #20
 80160e0:	46bd      	mov	sp, r7
 80160e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80160e6:	4770      	bx	lr

080160e8 <netif_set_addr>:
 * @param gw the new default gateway
 */
void
netif_set_addr(struct netif *netif, const ip4_addr_t *ipaddr, const ip4_addr_t *netmask,
               const ip4_addr_t *gw)
{
 80160e8:	b580      	push	{r7, lr}
 80160ea:	b088      	sub	sp, #32
 80160ec:	af00      	add	r7, sp, #0
 80160ee:	60f8      	str	r0, [r7, #12]
 80160f0:	60b9      	str	r1, [r7, #8]
 80160f2:	607a      	str	r2, [r7, #4]
 80160f4:	603b      	str	r3, [r7, #0]
  ip_addr_t old_nm_val;
  ip_addr_t old_gw_val;
  ip_addr_t *old_nm = &old_nm_val;
  ip_addr_t *old_gw = &old_gw_val;
#else
  ip_addr_t *old_nm = NULL;
 80160f6:	2300      	movs	r3, #0
 80160f8:	61fb      	str	r3, [r7, #28]
  ip_addr_t *old_gw = NULL;
 80160fa:	2300      	movs	r3, #0
 80160fc:	61bb      	str	r3, [r7, #24]
  int remove;

  LWIP_ASSERT_CORE_LOCKED();

  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 80160fe:	68bb      	ldr	r3, [r7, #8]
 8016100:	2b00      	cmp	r3, #0
 8016102:	d101      	bne.n	8016108 <netif_set_addr+0x20>
    ipaddr = IP4_ADDR_ANY4;
 8016104:	4b1c      	ldr	r3, [pc, #112]	@ (8016178 <netif_set_addr+0x90>)
 8016106:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 8016108:	687b      	ldr	r3, [r7, #4]
 801610a:	2b00      	cmp	r3, #0
 801610c:	d101      	bne.n	8016112 <netif_set_addr+0x2a>
    netmask = IP4_ADDR_ANY4;
 801610e:	4b1a      	ldr	r3, [pc, #104]	@ (8016178 <netif_set_addr+0x90>)
 8016110:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 8016112:	683b      	ldr	r3, [r7, #0]
 8016114:	2b00      	cmp	r3, #0
 8016116:	d101      	bne.n	801611c <netif_set_addr+0x34>
    gw = IP4_ADDR_ANY4;
 8016118:	4b17      	ldr	r3, [pc, #92]	@ (8016178 <netif_set_addr+0x90>)
 801611a:	603b      	str	r3, [r7, #0]
  }

  remove = ip4_addr_isany(ipaddr);
 801611c:	68bb      	ldr	r3, [r7, #8]
 801611e:	2b00      	cmp	r3, #0
 8016120:	d003      	beq.n	801612a <netif_set_addr+0x42>
 8016122:	68bb      	ldr	r3, [r7, #8]
 8016124:	681b      	ldr	r3, [r3, #0]
 8016126:	2b00      	cmp	r3, #0
 8016128:	d101      	bne.n	801612e <netif_set_addr+0x46>
 801612a:	2301      	movs	r3, #1
 801612c:	e000      	b.n	8016130 <netif_set_addr+0x48>
 801612e:	2300      	movs	r3, #0
 8016130:	617b      	str	r3, [r7, #20]
  if (remove) {
 8016132:	697b      	ldr	r3, [r7, #20]
 8016134:	2b00      	cmp	r3, #0
 8016136:	d006      	beq.n	8016146 <netif_set_addr+0x5e>
    /* when removing an address, we have to remove it *before* changing netmask/gw
       to ensure that tcp RST segment can be sent correctly */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 8016138:	f107 0310 	add.w	r3, r7, #16
 801613c:	461a      	mov	r2, r3
 801613e:	68b9      	ldr	r1, [r7, #8]
 8016140:	68f8      	ldr	r0, [r7, #12]
 8016142:	f7ff ff49 	bl	8015fd8 <netif_do_set_ipaddr>
      change_reason |= LWIP_NSC_IPV4_ADDRESS_CHANGED;
      cb_args.ipv4_changed.old_address = &old_addr;
#endif
    }
  }
  if (netif_do_set_netmask(netif, netmask, old_nm)) {
 8016146:	69fa      	ldr	r2, [r7, #28]
 8016148:	6879      	ldr	r1, [r7, #4]
 801614a:	68f8      	ldr	r0, [r7, #12]
 801614c:	f7ff ff8e 	bl	801606c <netif_do_set_netmask>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_NETMASK_CHANGED;
    cb_args.ipv4_changed.old_netmask = old_nm;
#endif
  }
  if (netif_do_set_gw(netif, gw, old_gw)) {
 8016150:	69ba      	ldr	r2, [r7, #24]
 8016152:	6839      	ldr	r1, [r7, #0]
 8016154:	68f8      	ldr	r0, [r7, #12]
 8016156:	f7ff ffa8 	bl	80160aa <netif_do_set_gw>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_GATEWAY_CHANGED;
    cb_args.ipv4_changed.old_gw = old_gw;
#endif
  }
  if (!remove) {
 801615a:	697b      	ldr	r3, [r7, #20]
 801615c:	2b00      	cmp	r3, #0
 801615e:	d106      	bne.n	801616e <netif_set_addr+0x86>
    /* set ipaddr last to ensure netmask/gw have been set when status callback is called */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 8016160:	f107 0310 	add.w	r3, r7, #16
 8016164:	461a      	mov	r2, r3
 8016166:	68b9      	ldr	r1, [r7, #8]
 8016168:	68f8      	ldr	r0, [r7, #12]
 801616a:	f7ff ff35 	bl	8015fd8 <netif_do_set_ipaddr>
  if (change_reason != LWIP_NSC_NONE) {
    change_reason |= LWIP_NSC_IPV4_SETTINGS_CHANGED;
    netif_invoke_ext_callback(netif, change_reason, &cb_args);
  }
#endif
}
 801616e:	bf00      	nop
 8016170:	3720      	adds	r7, #32
 8016172:	46bd      	mov	sp, r7
 8016174:	bd80      	pop	{r7, pc}
 8016176:	bf00      	nop
 8016178:	08025740 	.word	0x08025740

0801617c <netif_set_default>:
 *
 * @param netif the default network interface
 */
void
netif_set_default(struct netif *netif)
{
 801617c:	b480      	push	{r7}
 801617e:	b083      	sub	sp, #12
 8016180:	af00      	add	r7, sp, #0
 8016182:	6078      	str	r0, [r7, #4]
    mib2_remove_route_ip4(1, netif);
  } else {
    /* install default route */
    mib2_add_route_ip4(1, netif);
  }
  netif_default = netif;
 8016184:	4a04      	ldr	r2, [pc, #16]	@ (8016198 <netif_set_default+0x1c>)
 8016186:	687b      	ldr	r3, [r7, #4]
 8016188:	6013      	str	r3, [r2, #0]
  LWIP_DEBUGF(NETIF_DEBUG, ("netif: setting default interface %c%c\n",
                            netif ? netif->name[0] : '\'', netif ? netif->name[1] : '\''));
}
 801618a:	bf00      	nop
 801618c:	370c      	adds	r7, #12
 801618e:	46bd      	mov	sp, r7
 8016190:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016194:	4770      	bx	lr
 8016196:	bf00      	nop
 8016198:	2401ca24 	.word	0x2401ca24

0801619c <netif_set_up>:
 * Bring an interface up, available for processing
 * traffic.
 */
void
netif_set_up(struct netif *netif)
{
 801619c:	b580      	push	{r7, lr}
 801619e:	b082      	sub	sp, #8
 80161a0:	af00      	add	r7, sp, #0
 80161a2:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_up: invalid netif", netif != NULL, return);
 80161a4:	687b      	ldr	r3, [r7, #4]
 80161a6:	2b00      	cmp	r3, #0
 80161a8:	d107      	bne.n	80161ba <netif_set_up+0x1e>
 80161aa:	4b0f      	ldr	r3, [pc, #60]	@ (80161e8 <netif_set_up+0x4c>)
 80161ac:	f44f 7254 	mov.w	r2, #848	@ 0x350
 80161b0:	490e      	ldr	r1, [pc, #56]	@ (80161ec <netif_set_up+0x50>)
 80161b2:	480f      	ldr	r0, [pc, #60]	@ (80161f0 <netif_set_up+0x54>)
 80161b4:	f008 fcc2 	bl	801eb3c <iprintf>
 80161b8:	e013      	b.n	80161e2 <netif_set_up+0x46>

  if (!(netif->flags & NETIF_FLAG_UP)) {
 80161ba:	687b      	ldr	r3, [r7, #4]
 80161bc:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80161c0:	f003 0301 	and.w	r3, r3, #1
 80161c4:	2b00      	cmp	r3, #0
 80161c6:	d10c      	bne.n	80161e2 <netif_set_up+0x46>
    netif_set_flags(netif, NETIF_FLAG_UP);
 80161c8:	687b      	ldr	r3, [r7, #4]
 80161ca:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80161ce:	f043 0301 	orr.w	r3, r3, #1
 80161d2:	b2da      	uxtb	r2, r3
 80161d4:	687b      	ldr	r3, [r7, #4]
 80161d6:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
      args.status_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 80161da:	2103      	movs	r1, #3
 80161dc:	6878      	ldr	r0, [r7, #4]
 80161de:	f000 f809 	bl	80161f4 <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */
  }
}
 80161e2:	3708      	adds	r7, #8
 80161e4:	46bd      	mov	sp, r7
 80161e6:	bd80      	pop	{r7, pc}
 80161e8:	08023424 	.word	0x08023424
 80161ec:	080235d0 	.word	0x080235d0
 80161f0:	08023498 	.word	0x08023498

080161f4 <netif_issue_reports>:

/** Send ARP/IGMP/MLD/RS events, e.g. on link-up/netif-up or addr-change
 */
static void
netif_issue_reports(struct netif *netif, u8_t report_type)
{
 80161f4:	b580      	push	{r7, lr}
 80161f6:	b082      	sub	sp, #8
 80161f8:	af00      	add	r7, sp, #0
 80161fa:	6078      	str	r0, [r7, #4]
 80161fc:	460b      	mov	r3, r1
 80161fe:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("netif_issue_reports: invalid netif", netif != NULL);
 8016200:	687b      	ldr	r3, [r7, #4]
 8016202:	2b00      	cmp	r3, #0
 8016204:	d106      	bne.n	8016214 <netif_issue_reports+0x20>
 8016206:	4b18      	ldr	r3, [pc, #96]	@ (8016268 <netif_issue_reports+0x74>)
 8016208:	f240 326d 	movw	r2, #877	@ 0x36d
 801620c:	4917      	ldr	r1, [pc, #92]	@ (801626c <netif_issue_reports+0x78>)
 801620e:	4818      	ldr	r0, [pc, #96]	@ (8016270 <netif_issue_reports+0x7c>)
 8016210:	f008 fc94 	bl	801eb3c <iprintf>

  /* Only send reports when both link and admin states are up */
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 8016214:	687b      	ldr	r3, [r7, #4]
 8016216:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801621a:	f003 0304 	and.w	r3, r3, #4
 801621e:	2b00      	cmp	r3, #0
 8016220:	d01e      	beq.n	8016260 <netif_issue_reports+0x6c>
      !(netif->flags & NETIF_FLAG_UP)) {
 8016222:	687b      	ldr	r3, [r7, #4]
 8016224:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8016228:	f003 0301 	and.w	r3, r3, #1
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 801622c:	2b00      	cmp	r3, #0
 801622e:	d017      	beq.n	8016260 <netif_issue_reports+0x6c>
    return;
  }

#if LWIP_IPV4
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 8016230:	78fb      	ldrb	r3, [r7, #3]
 8016232:	f003 0301 	and.w	r3, r3, #1
 8016236:	2b00      	cmp	r3, #0
 8016238:	d013      	beq.n	8016262 <netif_issue_reports+0x6e>
      !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 801623a:	687b      	ldr	r3, [r7, #4]
 801623c:	3304      	adds	r3, #4
 801623e:	681b      	ldr	r3, [r3, #0]
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 8016240:	2b00      	cmp	r3, #0
 8016242:	d00e      	beq.n	8016262 <netif_issue_reports+0x6e>
#if LWIP_ARP
    /* For Ethernet network interfaces, we would like to send a "gratuitous ARP" */
    if (netif->flags & (NETIF_FLAG_ETHARP)) {
 8016244:	687b      	ldr	r3, [r7, #4]
 8016246:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801624a:	f003 0308 	and.w	r3, r3, #8
 801624e:	2b00      	cmp	r3, #0
 8016250:	d007      	beq.n	8016262 <netif_issue_reports+0x6e>
      etharp_gratuitous(netif);
 8016252:	687b      	ldr	r3, [r7, #4]
 8016254:	3304      	adds	r3, #4
 8016256:	4619      	mov	r1, r3
 8016258:	6878      	ldr	r0, [r7, #4]
 801625a:	f7fd fc21 	bl	8013aa0 <etharp_request>
 801625e:	e000      	b.n	8016262 <netif_issue_reports+0x6e>
    return;
 8016260:	bf00      	nop
    /* send mld memberships */
    mld6_report_groups(netif);
#endif /* LWIP_IPV6_MLD */
  }
#endif /* LWIP_IPV6 */
}
 8016262:	3708      	adds	r7, #8
 8016264:	46bd      	mov	sp, r7
 8016266:	bd80      	pop	{r7, pc}
 8016268:	08023424 	.word	0x08023424
 801626c:	080235ec 	.word	0x080235ec
 8016270:	08023498 	.word	0x08023498

08016274 <netif_set_link_callback>:
 * @ingroup netif
 * Set callback to be called when link is brought up/down
 */
void
netif_set_link_callback(struct netif *netif, netif_status_callback_fn link_callback)
{
 8016274:	b480      	push	{r7}
 8016276:	b083      	sub	sp, #12
 8016278:	af00      	add	r7, sp, #0
 801627a:	6078      	str	r0, [r7, #4]
 801627c:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();

  if (netif) {
 801627e:	687b      	ldr	r3, [r7, #4]
 8016280:	2b00      	cmp	r3, #0
 8016282:	d002      	beq.n	801628a <netif_set_link_callback+0x16>
    netif->link_callback = link_callback;
 8016284:	687b      	ldr	r3, [r7, #4]
 8016286:	683a      	ldr	r2, [r7, #0]
 8016288:	61da      	str	r2, [r3, #28]
  }
}
 801628a:	bf00      	nop
 801628c:	370c      	adds	r7, #12
 801628e:	46bd      	mov	sp, r7
 8016290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016294:	4770      	bx	lr

08016296 <netif_null_output_ip4>:
#if LWIP_IPV4
/** Dummy IPv4 output function for netifs not supporting IPv4
 */
static err_t
netif_null_output_ip4(struct netif *netif, struct pbuf *p, const ip4_addr_t *ipaddr)
{
 8016296:	b480      	push	{r7}
 8016298:	b085      	sub	sp, #20
 801629a:	af00      	add	r7, sp, #0
 801629c:	60f8      	str	r0, [r7, #12]
 801629e:	60b9      	str	r1, [r7, #8]
 80162a0:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(netif);
  LWIP_UNUSED_ARG(p);
  LWIP_UNUSED_ARG(ipaddr);

  return ERR_IF;
 80162a2:	f06f 030b 	mvn.w	r3, #11
}
 80162a6:	4618      	mov	r0, r3
 80162a8:	3714      	adds	r7, #20
 80162aa:	46bd      	mov	sp, r7
 80162ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80162b0:	4770      	bx	lr
	...

080162b4 <netif_get_by_index>:
*
* @param idx index of netif to find
*/
struct netif *
netif_get_by_index(u8_t idx)
{
 80162b4:	b480      	push	{r7}
 80162b6:	b085      	sub	sp, #20
 80162b8:	af00      	add	r7, sp, #0
 80162ba:	4603      	mov	r3, r0
 80162bc:	71fb      	strb	r3, [r7, #7]
  struct netif *netif;

  LWIP_ASSERT_CORE_LOCKED();

  if (idx != NETIF_NO_INDEX) {
 80162be:	79fb      	ldrb	r3, [r7, #7]
 80162c0:	2b00      	cmp	r3, #0
 80162c2:	d013      	beq.n	80162ec <netif_get_by_index+0x38>
    NETIF_FOREACH(netif) {
 80162c4:	4b0d      	ldr	r3, [pc, #52]	@ (80162fc <netif_get_by_index+0x48>)
 80162c6:	681b      	ldr	r3, [r3, #0]
 80162c8:	60fb      	str	r3, [r7, #12]
 80162ca:	e00c      	b.n	80162e6 <netif_get_by_index+0x32>
      if (idx == netif_get_index(netif)) {
 80162cc:	68fb      	ldr	r3, [r7, #12]
 80162ce:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80162d2:	3301      	adds	r3, #1
 80162d4:	b2db      	uxtb	r3, r3
 80162d6:	79fa      	ldrb	r2, [r7, #7]
 80162d8:	429a      	cmp	r2, r3
 80162da:	d101      	bne.n	80162e0 <netif_get_by_index+0x2c>
        return netif; /* found! */
 80162dc:	68fb      	ldr	r3, [r7, #12]
 80162de:	e006      	b.n	80162ee <netif_get_by_index+0x3a>
    NETIF_FOREACH(netif) {
 80162e0:	68fb      	ldr	r3, [r7, #12]
 80162e2:	681b      	ldr	r3, [r3, #0]
 80162e4:	60fb      	str	r3, [r7, #12]
 80162e6:	68fb      	ldr	r3, [r7, #12]
 80162e8:	2b00      	cmp	r3, #0
 80162ea:	d1ef      	bne.n	80162cc <netif_get_by_index+0x18>
      }
    }
  }

  return NULL;
 80162ec:	2300      	movs	r3, #0
}
 80162ee:	4618      	mov	r0, r3
 80162f0:	3714      	adds	r7, #20
 80162f2:	46bd      	mov	sp, r7
 80162f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80162f8:	4770      	bx	lr
 80162fa:	bf00      	nop
 80162fc:	2401ca20 	.word	0x2401ca20

08016300 <pbuf_free_ooseq>:
#if !NO_SYS
static
#endif /* !NO_SYS */
void
pbuf_free_ooseq(void)
{
 8016300:	b580      	push	{r7, lr}
 8016302:	b082      	sub	sp, #8
 8016304:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 0);
 8016306:	f000 fed1 	bl	80170ac <sys_arch_protect>
 801630a:	6038      	str	r0, [r7, #0]
 801630c:	4b0d      	ldr	r3, [pc, #52]	@ (8016344 <pbuf_free_ooseq+0x44>)
 801630e:	2200      	movs	r2, #0
 8016310:	701a      	strb	r2, [r3, #0]
 8016312:	6838      	ldr	r0, [r7, #0]
 8016314:	f000 fed8 	bl	80170c8 <sys_arch_unprotect>

  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 8016318:	4b0b      	ldr	r3, [pc, #44]	@ (8016348 <pbuf_free_ooseq+0x48>)
 801631a:	681b      	ldr	r3, [r3, #0]
 801631c:	607b      	str	r3, [r7, #4]
 801631e:	e00a      	b.n	8016336 <pbuf_free_ooseq+0x36>
    if (pcb->ooseq != NULL) {
 8016320:	687b      	ldr	r3, [r7, #4]
 8016322:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8016324:	2b00      	cmp	r3, #0
 8016326:	d003      	beq.n	8016330 <pbuf_free_ooseq+0x30>
      /** Free the ooseq pbufs of one PCB only */
      LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free_ooseq: freeing out-of-sequence pbufs\n"));
      tcp_free_ooseq(pcb);
 8016328:	6878      	ldr	r0, [r7, #4]
 801632a:	f002 fa65 	bl	80187f8 <tcp_free_ooseq>
      return;
 801632e:	e005      	b.n	801633c <pbuf_free_ooseq+0x3c>
  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 8016330:	687b      	ldr	r3, [r7, #4]
 8016332:	68db      	ldr	r3, [r3, #12]
 8016334:	607b      	str	r3, [r7, #4]
 8016336:	687b      	ldr	r3, [r7, #4]
 8016338:	2b00      	cmp	r3, #0
 801633a:	d1f1      	bne.n	8016320 <pbuf_free_ooseq+0x20>
    }
  }
}
 801633c:	3708      	adds	r7, #8
 801633e:	46bd      	mov	sp, r7
 8016340:	bd80      	pop	{r7, pc}
 8016342:	bf00      	nop
 8016344:	2401ca29 	.word	0x2401ca29
 8016348:	2401ca40 	.word	0x2401ca40

0801634c <pbuf_free_ooseq_callback>:
/**
 * Just a callback function for tcpip_callback() that calls pbuf_free_ooseq().
 */
static void
pbuf_free_ooseq_callback(void *arg)
{
 801634c:	b580      	push	{r7, lr}
 801634e:	b082      	sub	sp, #8
 8016350:	af00      	add	r7, sp, #0
 8016352:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);
  pbuf_free_ooseq();
 8016354:	f7ff ffd4 	bl	8016300 <pbuf_free_ooseq>
}
 8016358:	bf00      	nop
 801635a:	3708      	adds	r7, #8
 801635c:	46bd      	mov	sp, r7
 801635e:	bd80      	pop	{r7, pc}

08016360 <pbuf_pool_is_empty>:
#endif /* !NO_SYS */

/** Queue a call to pbuf_free_ooseq if not already queued. */
static void
pbuf_pool_is_empty(void)
{
 8016360:	b580      	push	{r7, lr}
 8016362:	b082      	sub	sp, #8
 8016364:	af00      	add	r7, sp, #0
#ifndef PBUF_POOL_FREE_OOSEQ_QUEUE_CALL
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 1);
#else /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
  u8_t queued;
  SYS_ARCH_DECL_PROTECT(old_level);
  SYS_ARCH_PROTECT(old_level);
 8016366:	f000 fea1 	bl	80170ac <sys_arch_protect>
 801636a:	6078      	str	r0, [r7, #4]
  queued = pbuf_free_ooseq_pending;
 801636c:	4b0f      	ldr	r3, [pc, #60]	@ (80163ac <pbuf_pool_is_empty+0x4c>)
 801636e:	781b      	ldrb	r3, [r3, #0]
 8016370:	70fb      	strb	r3, [r7, #3]
  pbuf_free_ooseq_pending = 1;
 8016372:	4b0e      	ldr	r3, [pc, #56]	@ (80163ac <pbuf_pool_is_empty+0x4c>)
 8016374:	2201      	movs	r2, #1
 8016376:	701a      	strb	r2, [r3, #0]
  SYS_ARCH_UNPROTECT(old_level);
 8016378:	6878      	ldr	r0, [r7, #4]
 801637a:	f000 fea5 	bl	80170c8 <sys_arch_unprotect>

  if (!queued) {
 801637e:	78fb      	ldrb	r3, [r7, #3]
 8016380:	2b00      	cmp	r3, #0
 8016382:	d10f      	bne.n	80163a4 <pbuf_pool_is_empty+0x44>
    /* queue a call to pbuf_free_ooseq if not already queued */
    PBUF_POOL_FREE_OOSEQ_QUEUE_CALL();
 8016384:	2100      	movs	r1, #0
 8016386:	480a      	ldr	r0, [pc, #40]	@ (80163b0 <pbuf_pool_is_empty+0x50>)
 8016388:	f006 f8fa 	bl	801c580 <tcpip_try_callback>
 801638c:	4603      	mov	r3, r0
 801638e:	2b00      	cmp	r3, #0
 8016390:	d008      	beq.n	80163a4 <pbuf_pool_is_empty+0x44>
 8016392:	f000 fe8b 	bl	80170ac <sys_arch_protect>
 8016396:	6078      	str	r0, [r7, #4]
 8016398:	4b04      	ldr	r3, [pc, #16]	@ (80163ac <pbuf_pool_is_empty+0x4c>)
 801639a:	2200      	movs	r2, #0
 801639c:	701a      	strb	r2, [r3, #0]
 801639e:	6878      	ldr	r0, [r7, #4]
 80163a0:	f000 fe92 	bl	80170c8 <sys_arch_unprotect>
  }
#endif /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
}
 80163a4:	bf00      	nop
 80163a6:	3708      	adds	r7, #8
 80163a8:	46bd      	mov	sp, r7
 80163aa:	bd80      	pop	{r7, pc}
 80163ac:	2401ca29 	.word	0x2401ca29
 80163b0:	0801634d 	.word	0x0801634d

080163b4 <pbuf_init_alloced_pbuf>:
#endif /* !LWIP_TCP || !TCP_QUEUE_OOSEQ || !PBUF_POOL_FREE_OOSEQ */

/* Initialize members of struct pbuf after allocation */
static void
pbuf_init_alloced_pbuf(struct pbuf *p, void *payload, u16_t tot_len, u16_t len, pbuf_type type, u8_t flags)
{
 80163b4:	b480      	push	{r7}
 80163b6:	b085      	sub	sp, #20
 80163b8:	af00      	add	r7, sp, #0
 80163ba:	60f8      	str	r0, [r7, #12]
 80163bc:	60b9      	str	r1, [r7, #8]
 80163be:	4611      	mov	r1, r2
 80163c0:	461a      	mov	r2, r3
 80163c2:	460b      	mov	r3, r1
 80163c4:	80fb      	strh	r3, [r7, #6]
 80163c6:	4613      	mov	r3, r2
 80163c8:	80bb      	strh	r3, [r7, #4]
  p->next = NULL;
 80163ca:	68fb      	ldr	r3, [r7, #12]
 80163cc:	2200      	movs	r2, #0
 80163ce:	601a      	str	r2, [r3, #0]
  p->payload = payload;
 80163d0:	68fb      	ldr	r3, [r7, #12]
 80163d2:	68ba      	ldr	r2, [r7, #8]
 80163d4:	605a      	str	r2, [r3, #4]
  p->tot_len = tot_len;
 80163d6:	68fb      	ldr	r3, [r7, #12]
 80163d8:	88fa      	ldrh	r2, [r7, #6]
 80163da:	811a      	strh	r2, [r3, #8]
  p->len = len;
 80163dc:	68fb      	ldr	r3, [r7, #12]
 80163de:	88ba      	ldrh	r2, [r7, #4]
 80163e0:	815a      	strh	r2, [r3, #10]
  p->type_internal = (u8_t)type;
 80163e2:	8b3b      	ldrh	r3, [r7, #24]
 80163e4:	b2da      	uxtb	r2, r3
 80163e6:	68fb      	ldr	r3, [r7, #12]
 80163e8:	731a      	strb	r2, [r3, #12]
  p->flags = flags;
 80163ea:	68fb      	ldr	r3, [r7, #12]
 80163ec:	7f3a      	ldrb	r2, [r7, #28]
 80163ee:	735a      	strb	r2, [r3, #13]
  p->ref = 1;
 80163f0:	68fb      	ldr	r3, [r7, #12]
 80163f2:	2201      	movs	r2, #1
 80163f4:	739a      	strb	r2, [r3, #14]
  p->if_idx = NETIF_NO_INDEX;
 80163f6:	68fb      	ldr	r3, [r7, #12]
 80163f8:	2200      	movs	r2, #0
 80163fa:	73da      	strb	r2, [r3, #15]
}
 80163fc:	bf00      	nop
 80163fe:	3714      	adds	r7, #20
 8016400:	46bd      	mov	sp, r7
 8016402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016406:	4770      	bx	lr

08016408 <pbuf_alloc>:
 * @return the allocated pbuf. If multiple pbufs where allocated, this
 * is the first pbuf of a pbuf chain.
 */
struct pbuf *
pbuf_alloc(pbuf_layer layer, u16_t length, pbuf_type type)
{
 8016408:	b580      	push	{r7, lr}
 801640a:	b08c      	sub	sp, #48	@ 0x30
 801640c:	af02      	add	r7, sp, #8
 801640e:	4603      	mov	r3, r0
 8016410:	71fb      	strb	r3, [r7, #7]
 8016412:	460b      	mov	r3, r1
 8016414:	80bb      	strh	r3, [r7, #4]
 8016416:	4613      	mov	r3, r2
 8016418:	807b      	strh	r3, [r7, #2]
  struct pbuf *p;
  u16_t offset = (u16_t)layer;
 801641a:	79fb      	ldrb	r3, [r7, #7]
 801641c:	847b      	strh	r3, [r7, #34]	@ 0x22
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F")\n", length));

  switch (type) {
 801641e:	887b      	ldrh	r3, [r7, #2]
 8016420:	f5b3 7f20 	cmp.w	r3, #640	@ 0x280
 8016424:	d07f      	beq.n	8016526 <pbuf_alloc+0x11e>
 8016426:	f5b3 7f20 	cmp.w	r3, #640	@ 0x280
 801642a:	f300 80c8 	bgt.w	80165be <pbuf_alloc+0x1b6>
 801642e:	f5b3 7fc1 	cmp.w	r3, #386	@ 0x182
 8016432:	d010      	beq.n	8016456 <pbuf_alloc+0x4e>
 8016434:	f5b3 7fc1 	cmp.w	r3, #386	@ 0x182
 8016438:	f300 80c1 	bgt.w	80165be <pbuf_alloc+0x1b6>
 801643c:	2b01      	cmp	r3, #1
 801643e:	d002      	beq.n	8016446 <pbuf_alloc+0x3e>
 8016440:	2b41      	cmp	r3, #65	@ 0x41
 8016442:	f040 80bc 	bne.w	80165be <pbuf_alloc+0x1b6>
    case PBUF_REF: /* fall through */
    case PBUF_ROM:
      p = pbuf_alloc_reference(NULL, length, type);
 8016446:	887a      	ldrh	r2, [r7, #2]
 8016448:	88bb      	ldrh	r3, [r7, #4]
 801644a:	4619      	mov	r1, r3
 801644c:	2000      	movs	r0, #0
 801644e:	f000 f8d1 	bl	80165f4 <pbuf_alloc_reference>
 8016452:	6278      	str	r0, [r7, #36]	@ 0x24
      break;
 8016454:	e0bd      	b.n	80165d2 <pbuf_alloc+0x1ca>
    case PBUF_POOL: {
      struct pbuf *q, *last;
      u16_t rem_len; /* remaining length */
      p = NULL;
 8016456:	2300      	movs	r3, #0
 8016458:	627b      	str	r3, [r7, #36]	@ 0x24
      last = NULL;
 801645a:	2300      	movs	r3, #0
 801645c:	61fb      	str	r3, [r7, #28]
      rem_len = length;
 801645e:	88bb      	ldrh	r3, [r7, #4]
 8016460:	837b      	strh	r3, [r7, #26]
      do {
        u16_t qlen;
        q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 8016462:	200c      	movs	r0, #12
 8016464:	f7ff fc30 	bl	8015cc8 <memp_malloc>
 8016468:	6138      	str	r0, [r7, #16]
        if (q == NULL) {
 801646a:	693b      	ldr	r3, [r7, #16]
 801646c:	2b00      	cmp	r3, #0
 801646e:	d109      	bne.n	8016484 <pbuf_alloc+0x7c>
          PBUF_POOL_IS_EMPTY();
 8016470:	f7ff ff76 	bl	8016360 <pbuf_pool_is_empty>
          /* free chain so far allocated */
          if (p) {
 8016474:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016476:	2b00      	cmp	r3, #0
 8016478:	d002      	beq.n	8016480 <pbuf_alloc+0x78>
            pbuf_free(p);
 801647a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801647c:	f000 faa8 	bl	80169d0 <pbuf_free>
          }
          /* bail out unsuccessfully */
          return NULL;
 8016480:	2300      	movs	r3, #0
 8016482:	e0a7      	b.n	80165d4 <pbuf_alloc+0x1cc>
        }
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 8016484:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8016486:	3303      	adds	r3, #3
 8016488:	b29b      	uxth	r3, r3
 801648a:	f023 0303 	bic.w	r3, r3, #3
 801648e:	b29b      	uxth	r3, r3
 8016490:	f5c3 7314 	rsb	r3, r3, #592	@ 0x250
 8016494:	b29b      	uxth	r3, r3
 8016496:	8b7a      	ldrh	r2, [r7, #26]
 8016498:	4293      	cmp	r3, r2
 801649a:	bf28      	it	cs
 801649c:	4613      	movcs	r3, r2
 801649e:	81fb      	strh	r3, [r7, #14]
        pbuf_init_alloced_pbuf(q, LWIP_MEM_ALIGN((void *)((u8_t *)q + SIZEOF_STRUCT_PBUF + offset)),
 80164a0:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80164a2:	3310      	adds	r3, #16
 80164a4:	693a      	ldr	r2, [r7, #16]
 80164a6:	4413      	add	r3, r2
 80164a8:	3303      	adds	r3, #3
 80164aa:	f023 0303 	bic.w	r3, r3, #3
 80164ae:	4618      	mov	r0, r3
 80164b0:	89f9      	ldrh	r1, [r7, #14]
 80164b2:	8b7a      	ldrh	r2, [r7, #26]
 80164b4:	2300      	movs	r3, #0
 80164b6:	9301      	str	r3, [sp, #4]
 80164b8:	887b      	ldrh	r3, [r7, #2]
 80164ba:	9300      	str	r3, [sp, #0]
 80164bc:	460b      	mov	r3, r1
 80164be:	4601      	mov	r1, r0
 80164c0:	6938      	ldr	r0, [r7, #16]
 80164c2:	f7ff ff77 	bl	80163b4 <pbuf_init_alloced_pbuf>
                               rem_len, qlen, type, 0);
        LWIP_ASSERT("pbuf_alloc: pbuf q->payload properly aligned",
 80164c6:	693b      	ldr	r3, [r7, #16]
 80164c8:	685b      	ldr	r3, [r3, #4]
 80164ca:	f003 0303 	and.w	r3, r3, #3
 80164ce:	2b00      	cmp	r3, #0
 80164d0:	d006      	beq.n	80164e0 <pbuf_alloc+0xd8>
 80164d2:	4b42      	ldr	r3, [pc, #264]	@ (80165dc <pbuf_alloc+0x1d4>)
 80164d4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80164d8:	4941      	ldr	r1, [pc, #260]	@ (80165e0 <pbuf_alloc+0x1d8>)
 80164da:	4842      	ldr	r0, [pc, #264]	@ (80165e4 <pbuf_alloc+0x1dc>)
 80164dc:	f008 fb2e 	bl	801eb3c <iprintf>
                    ((mem_ptr_t)q->payload % MEM_ALIGNMENT) == 0);
        LWIP_ASSERT("PBUF_POOL_BUFSIZE must be bigger than MEM_ALIGNMENT",
 80164e0:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80164e2:	3303      	adds	r3, #3
 80164e4:	f023 0303 	bic.w	r3, r3, #3
 80164e8:	f5b3 7f14 	cmp.w	r3, #592	@ 0x250
 80164ec:	d106      	bne.n	80164fc <pbuf_alloc+0xf4>
 80164ee:	4b3b      	ldr	r3, [pc, #236]	@ (80165dc <pbuf_alloc+0x1d4>)
 80164f0:	f44f 7281 	mov.w	r2, #258	@ 0x102
 80164f4:	493c      	ldr	r1, [pc, #240]	@ (80165e8 <pbuf_alloc+0x1e0>)
 80164f6:	483b      	ldr	r0, [pc, #236]	@ (80165e4 <pbuf_alloc+0x1dc>)
 80164f8:	f008 fb20 	bl	801eb3c <iprintf>
                    (PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)) > 0 );
        if (p == NULL) {
 80164fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80164fe:	2b00      	cmp	r3, #0
 8016500:	d102      	bne.n	8016508 <pbuf_alloc+0x100>
          /* allocated head of pbuf chain (into p) */
          p = q;
 8016502:	693b      	ldr	r3, [r7, #16]
 8016504:	627b      	str	r3, [r7, #36]	@ 0x24
 8016506:	e002      	b.n	801650e <pbuf_alloc+0x106>
        } else {
          /* make previous pbuf point to this pbuf */
          last->next = q;
 8016508:	69fb      	ldr	r3, [r7, #28]
 801650a:	693a      	ldr	r2, [r7, #16]
 801650c:	601a      	str	r2, [r3, #0]
        }
        last = q;
 801650e:	693b      	ldr	r3, [r7, #16]
 8016510:	61fb      	str	r3, [r7, #28]
        rem_len = (u16_t)(rem_len - qlen);
 8016512:	8b7a      	ldrh	r2, [r7, #26]
 8016514:	89fb      	ldrh	r3, [r7, #14]
 8016516:	1ad3      	subs	r3, r2, r3
 8016518:	837b      	strh	r3, [r7, #26]
        offset = 0;
 801651a:	2300      	movs	r3, #0
 801651c:	847b      	strh	r3, [r7, #34]	@ 0x22
      } while (rem_len > 0);
 801651e:	8b7b      	ldrh	r3, [r7, #26]
 8016520:	2b00      	cmp	r3, #0
 8016522:	d19e      	bne.n	8016462 <pbuf_alloc+0x5a>
      break;
 8016524:	e055      	b.n	80165d2 <pbuf_alloc+0x1ca>
    }
    case PBUF_RAM: {
      u16_t payload_len = (u16_t)(LWIP_MEM_ALIGN_SIZE(offset) + LWIP_MEM_ALIGN_SIZE(length));
 8016526:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8016528:	3303      	adds	r3, #3
 801652a:	b29b      	uxth	r3, r3
 801652c:	f023 0303 	bic.w	r3, r3, #3
 8016530:	b29a      	uxth	r2, r3
 8016532:	88bb      	ldrh	r3, [r7, #4]
 8016534:	3303      	adds	r3, #3
 8016536:	b29b      	uxth	r3, r3
 8016538:	f023 0303 	bic.w	r3, r3, #3
 801653c:	b29b      	uxth	r3, r3
 801653e:	4413      	add	r3, r2
 8016540:	833b      	strh	r3, [r7, #24]
      mem_size_t alloc_len = (mem_size_t)(LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF) + payload_len);
 8016542:	8b3b      	ldrh	r3, [r7, #24]
 8016544:	3310      	adds	r3, #16
 8016546:	82fb      	strh	r3, [r7, #22]

      /* bug #50040: Check for integer overflow when calculating alloc_len */
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 8016548:	8b3a      	ldrh	r2, [r7, #24]
 801654a:	88bb      	ldrh	r3, [r7, #4]
 801654c:	3303      	adds	r3, #3
 801654e:	f023 0303 	bic.w	r3, r3, #3
 8016552:	429a      	cmp	r2, r3
 8016554:	d306      	bcc.n	8016564 <pbuf_alloc+0x15c>
          (alloc_len < LWIP_MEM_ALIGN_SIZE(length))) {
 8016556:	8afa      	ldrh	r2, [r7, #22]
 8016558:	88bb      	ldrh	r3, [r7, #4]
 801655a:	3303      	adds	r3, #3
 801655c:	f023 0303 	bic.w	r3, r3, #3
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 8016560:	429a      	cmp	r2, r3
 8016562:	d201      	bcs.n	8016568 <pbuf_alloc+0x160>
        return NULL;
 8016564:	2300      	movs	r3, #0
 8016566:	e035      	b.n	80165d4 <pbuf_alloc+0x1cc>
      }

      /* If pbuf is to be allocated in RAM, allocate memory for it. */
      p = (struct pbuf *)mem_malloc(alloc_len);
 8016568:	8afb      	ldrh	r3, [r7, #22]
 801656a:	4618      	mov	r0, r3
 801656c:	f7ff fa08 	bl	8015980 <mem_malloc>
 8016570:	6278      	str	r0, [r7, #36]	@ 0x24
      if (p == NULL) {
 8016572:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016574:	2b00      	cmp	r3, #0
 8016576:	d101      	bne.n	801657c <pbuf_alloc+0x174>
        return NULL;
 8016578:	2300      	movs	r3, #0
 801657a:	e02b      	b.n	80165d4 <pbuf_alloc+0x1cc>
      }
      pbuf_init_alloced_pbuf(p, LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset)),
 801657c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801657e:	3310      	adds	r3, #16
 8016580:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8016582:	4413      	add	r3, r2
 8016584:	3303      	adds	r3, #3
 8016586:	f023 0303 	bic.w	r3, r3, #3
 801658a:	4618      	mov	r0, r3
 801658c:	88b9      	ldrh	r1, [r7, #4]
 801658e:	88ba      	ldrh	r2, [r7, #4]
 8016590:	2300      	movs	r3, #0
 8016592:	9301      	str	r3, [sp, #4]
 8016594:	887b      	ldrh	r3, [r7, #2]
 8016596:	9300      	str	r3, [sp, #0]
 8016598:	460b      	mov	r3, r1
 801659a:	4601      	mov	r1, r0
 801659c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801659e:	f7ff ff09 	bl	80163b4 <pbuf_init_alloced_pbuf>
                             length, length, type, 0);
      LWIP_ASSERT("pbuf_alloc: pbuf->payload properly aligned",
 80165a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80165a4:	685b      	ldr	r3, [r3, #4]
 80165a6:	f003 0303 	and.w	r3, r3, #3
 80165aa:	2b00      	cmp	r3, #0
 80165ac:	d010      	beq.n	80165d0 <pbuf_alloc+0x1c8>
 80165ae:	4b0b      	ldr	r3, [pc, #44]	@ (80165dc <pbuf_alloc+0x1d4>)
 80165b0:	f44f 7291 	mov.w	r2, #290	@ 0x122
 80165b4:	490d      	ldr	r1, [pc, #52]	@ (80165ec <pbuf_alloc+0x1e4>)
 80165b6:	480b      	ldr	r0, [pc, #44]	@ (80165e4 <pbuf_alloc+0x1dc>)
 80165b8:	f008 fac0 	bl	801eb3c <iprintf>
                  ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
      break;
 80165bc:	e008      	b.n	80165d0 <pbuf_alloc+0x1c8>
    }
    default:
      LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 80165be:	4b07      	ldr	r3, [pc, #28]	@ (80165dc <pbuf_alloc+0x1d4>)
 80165c0:	f240 1227 	movw	r2, #295	@ 0x127
 80165c4:	490a      	ldr	r1, [pc, #40]	@ (80165f0 <pbuf_alloc+0x1e8>)
 80165c6:	4807      	ldr	r0, [pc, #28]	@ (80165e4 <pbuf_alloc+0x1dc>)
 80165c8:	f008 fab8 	bl	801eb3c <iprintf>
      return NULL;
 80165cc:	2300      	movs	r3, #0
 80165ce:	e001      	b.n	80165d4 <pbuf_alloc+0x1cc>
      break;
 80165d0:	bf00      	nop
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F") == %p\n", length, (void *)p));
  return p;
 80165d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80165d4:	4618      	mov	r0, r3
 80165d6:	3728      	adds	r7, #40	@ 0x28
 80165d8:	46bd      	mov	sp, r7
 80165da:	bd80      	pop	{r7, pc}
 80165dc:	08023678 	.word	0x08023678
 80165e0:	080236d0 	.word	0x080236d0
 80165e4:	08023700 	.word	0x08023700
 80165e8:	08023728 	.word	0x08023728
 80165ec:	0802375c 	.word	0x0802375c
 80165f0:	08023788 	.word	0x08023788

080165f4 <pbuf_alloc_reference>:
 *
 * @return the allocated pbuf.
 */
struct pbuf *
pbuf_alloc_reference(void *payload, u16_t length, pbuf_type type)
{
 80165f4:	b580      	push	{r7, lr}
 80165f6:	b086      	sub	sp, #24
 80165f8:	af02      	add	r7, sp, #8
 80165fa:	6078      	str	r0, [r7, #4]
 80165fc:	460b      	mov	r3, r1
 80165fe:	807b      	strh	r3, [r7, #2]
 8016600:	4613      	mov	r3, r2
 8016602:	803b      	strh	r3, [r7, #0]
  struct pbuf *p;
  LWIP_ASSERT("invalid pbuf_type", (type == PBUF_REF) || (type == PBUF_ROM));
 8016604:	883b      	ldrh	r3, [r7, #0]
 8016606:	2b41      	cmp	r3, #65	@ 0x41
 8016608:	d009      	beq.n	801661e <pbuf_alloc_reference+0x2a>
 801660a:	883b      	ldrh	r3, [r7, #0]
 801660c:	2b01      	cmp	r3, #1
 801660e:	d006      	beq.n	801661e <pbuf_alloc_reference+0x2a>
 8016610:	4b0f      	ldr	r3, [pc, #60]	@ (8016650 <pbuf_alloc_reference+0x5c>)
 8016612:	f44f 72a5 	mov.w	r2, #330	@ 0x14a
 8016616:	490f      	ldr	r1, [pc, #60]	@ (8016654 <pbuf_alloc_reference+0x60>)
 8016618:	480f      	ldr	r0, [pc, #60]	@ (8016658 <pbuf_alloc_reference+0x64>)
 801661a:	f008 fa8f 	bl	801eb3c <iprintf>
  /* only allocate memory for the pbuf structure */
  p = (struct pbuf *)memp_malloc(MEMP_PBUF);
 801661e:	200b      	movs	r0, #11
 8016620:	f7ff fb52 	bl	8015cc8 <memp_malloc>
 8016624:	60f8      	str	r0, [r7, #12]
  if (p == NULL) {
 8016626:	68fb      	ldr	r3, [r7, #12]
 8016628:	2b00      	cmp	r3, #0
 801662a:	d101      	bne.n	8016630 <pbuf_alloc_reference+0x3c>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_alloc_reference: Could not allocate MEMP_PBUF for PBUF_%s.\n",
                 (type == PBUF_ROM) ? "ROM" : "REF"));
    return NULL;
 801662c:	2300      	movs	r3, #0
 801662e:	e00b      	b.n	8016648 <pbuf_alloc_reference+0x54>
  }
  pbuf_init_alloced_pbuf(p, payload, length, length, type, 0);
 8016630:	8879      	ldrh	r1, [r7, #2]
 8016632:	887a      	ldrh	r2, [r7, #2]
 8016634:	2300      	movs	r3, #0
 8016636:	9301      	str	r3, [sp, #4]
 8016638:	883b      	ldrh	r3, [r7, #0]
 801663a:	9300      	str	r3, [sp, #0]
 801663c:	460b      	mov	r3, r1
 801663e:	6879      	ldr	r1, [r7, #4]
 8016640:	68f8      	ldr	r0, [r7, #12]
 8016642:	f7ff feb7 	bl	80163b4 <pbuf_init_alloced_pbuf>
  return p;
 8016646:	68fb      	ldr	r3, [r7, #12]
}
 8016648:	4618      	mov	r0, r3
 801664a:	3710      	adds	r7, #16
 801664c:	46bd      	mov	sp, r7
 801664e:	bd80      	pop	{r7, pc}
 8016650:	08023678 	.word	0x08023678
 8016654:	080237a4 	.word	0x080237a4
 8016658:	08023700 	.word	0x08023700

0801665c <pbuf_alloced_custom>:
 *        big enough to hold 'length' plus the header size
 */
struct pbuf *
pbuf_alloced_custom(pbuf_layer l, u16_t length, pbuf_type type, struct pbuf_custom *p,
                    void *payload_mem, u16_t payload_mem_len)
{
 801665c:	b580      	push	{r7, lr}
 801665e:	b088      	sub	sp, #32
 8016660:	af02      	add	r7, sp, #8
 8016662:	607b      	str	r3, [r7, #4]
 8016664:	4603      	mov	r3, r0
 8016666:	73fb      	strb	r3, [r7, #15]
 8016668:	460b      	mov	r3, r1
 801666a:	81bb      	strh	r3, [r7, #12]
 801666c:	4613      	mov	r3, r2
 801666e:	817b      	strh	r3, [r7, #10]
  u16_t offset = (u16_t)l;
 8016670:	7bfb      	ldrb	r3, [r7, #15]
 8016672:	827b      	strh	r3, [r7, #18]
  void *payload;
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloced_custom(length=%"U16_F")\n", length));

  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 8016674:	8a7b      	ldrh	r3, [r7, #18]
 8016676:	3303      	adds	r3, #3
 8016678:	f023 0203 	bic.w	r2, r3, #3
 801667c:	89bb      	ldrh	r3, [r7, #12]
 801667e:	441a      	add	r2, r3
 8016680:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8016682:	429a      	cmp	r2, r3
 8016684:	d901      	bls.n	801668a <pbuf_alloced_custom+0x2e>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_WARNING, ("pbuf_alloced_custom(length=%"U16_F") buffer too short\n", length));
    return NULL;
 8016686:	2300      	movs	r3, #0
 8016688:	e018      	b.n	80166bc <pbuf_alloced_custom+0x60>
  }

  if (payload_mem != NULL) {
 801668a:	6a3b      	ldr	r3, [r7, #32]
 801668c:	2b00      	cmp	r3, #0
 801668e:	d007      	beq.n	80166a0 <pbuf_alloced_custom+0x44>
    payload = (u8_t *)payload_mem + LWIP_MEM_ALIGN_SIZE(offset);
 8016690:	8a7b      	ldrh	r3, [r7, #18]
 8016692:	3303      	adds	r3, #3
 8016694:	f023 0303 	bic.w	r3, r3, #3
 8016698:	6a3a      	ldr	r2, [r7, #32]
 801669a:	4413      	add	r3, r2
 801669c:	617b      	str	r3, [r7, #20]
 801669e:	e001      	b.n	80166a4 <pbuf_alloced_custom+0x48>
  } else {
    payload = NULL;
 80166a0:	2300      	movs	r3, #0
 80166a2:	617b      	str	r3, [r7, #20]
  }
  pbuf_init_alloced_pbuf(&p->pbuf, payload, length, length, type, PBUF_FLAG_IS_CUSTOM);
 80166a4:	6878      	ldr	r0, [r7, #4]
 80166a6:	89b9      	ldrh	r1, [r7, #12]
 80166a8:	89ba      	ldrh	r2, [r7, #12]
 80166aa:	2302      	movs	r3, #2
 80166ac:	9301      	str	r3, [sp, #4]
 80166ae:	897b      	ldrh	r3, [r7, #10]
 80166b0:	9300      	str	r3, [sp, #0]
 80166b2:	460b      	mov	r3, r1
 80166b4:	6979      	ldr	r1, [r7, #20]
 80166b6:	f7ff fe7d 	bl	80163b4 <pbuf_init_alloced_pbuf>
  return &p->pbuf;
 80166ba:	687b      	ldr	r3, [r7, #4]
}
 80166bc:	4618      	mov	r0, r3
 80166be:	3718      	adds	r7, #24
 80166c0:	46bd      	mov	sp, r7
 80166c2:	bd80      	pop	{r7, pc}

080166c4 <pbuf_realloc>:
 *
 * @note Despite its name, pbuf_realloc cannot grow the size of a pbuf (chain).
 */
void
pbuf_realloc(struct pbuf *p, u16_t new_len)
{
 80166c4:	b580      	push	{r7, lr}
 80166c6:	b084      	sub	sp, #16
 80166c8:	af00      	add	r7, sp, #0
 80166ca:	6078      	str	r0, [r7, #4]
 80166cc:	460b      	mov	r3, r1
 80166ce:	807b      	strh	r3, [r7, #2]
  struct pbuf *q;
  u16_t rem_len; /* remaining length */
  u16_t shrink;

  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 80166d0:	687b      	ldr	r3, [r7, #4]
 80166d2:	2b00      	cmp	r3, #0
 80166d4:	d106      	bne.n	80166e4 <pbuf_realloc+0x20>
 80166d6:	4b3a      	ldr	r3, [pc, #232]	@ (80167c0 <pbuf_realloc+0xfc>)
 80166d8:	f44f 72cc 	mov.w	r2, #408	@ 0x198
 80166dc:	4939      	ldr	r1, [pc, #228]	@ (80167c4 <pbuf_realloc+0x100>)
 80166de:	483a      	ldr	r0, [pc, #232]	@ (80167c8 <pbuf_realloc+0x104>)
 80166e0:	f008 fa2c 	bl	801eb3c <iprintf>

  /* desired length larger than current length? */
  if (new_len >= p->tot_len) {
 80166e4:	687b      	ldr	r3, [r7, #4]
 80166e6:	891b      	ldrh	r3, [r3, #8]
 80166e8:	887a      	ldrh	r2, [r7, #2]
 80166ea:	429a      	cmp	r2, r3
 80166ec:	d263      	bcs.n	80167b6 <pbuf_realloc+0xf2>
    return;
  }

  /* the pbuf chain grows by (new_len - p->tot_len) bytes
   * (which may be negative in case of shrinking) */
  shrink = (u16_t)(p->tot_len - new_len);
 80166ee:	687b      	ldr	r3, [r7, #4]
 80166f0:	891a      	ldrh	r2, [r3, #8]
 80166f2:	887b      	ldrh	r3, [r7, #2]
 80166f4:	1ad3      	subs	r3, r2, r3
 80166f6:	813b      	strh	r3, [r7, #8]

  /* first, step over any pbufs that should remain in the chain */
  rem_len = new_len;
 80166f8:	887b      	ldrh	r3, [r7, #2]
 80166fa:	817b      	strh	r3, [r7, #10]
  q = p;
 80166fc:	687b      	ldr	r3, [r7, #4]
 80166fe:	60fb      	str	r3, [r7, #12]
  /* should this pbuf be kept? */
  while (rem_len > q->len) {
 8016700:	e018      	b.n	8016734 <pbuf_realloc+0x70>
    /* decrease remaining length by pbuf length */
    rem_len = (u16_t)(rem_len - q->len);
 8016702:	68fb      	ldr	r3, [r7, #12]
 8016704:	895b      	ldrh	r3, [r3, #10]
 8016706:	897a      	ldrh	r2, [r7, #10]
 8016708:	1ad3      	subs	r3, r2, r3
 801670a:	817b      	strh	r3, [r7, #10]
    /* decrease total length indicator */
    q->tot_len = (u16_t)(q->tot_len - shrink);
 801670c:	68fb      	ldr	r3, [r7, #12]
 801670e:	891a      	ldrh	r2, [r3, #8]
 8016710:	893b      	ldrh	r3, [r7, #8]
 8016712:	1ad3      	subs	r3, r2, r3
 8016714:	b29a      	uxth	r2, r3
 8016716:	68fb      	ldr	r3, [r7, #12]
 8016718:	811a      	strh	r2, [r3, #8]
    /* proceed to next pbuf in chain */
    q = q->next;
 801671a:	68fb      	ldr	r3, [r7, #12]
 801671c:	681b      	ldr	r3, [r3, #0]
 801671e:	60fb      	str	r3, [r7, #12]
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 8016720:	68fb      	ldr	r3, [r7, #12]
 8016722:	2b00      	cmp	r3, #0
 8016724:	d106      	bne.n	8016734 <pbuf_realloc+0x70>
 8016726:	4b26      	ldr	r3, [pc, #152]	@ (80167c0 <pbuf_realloc+0xfc>)
 8016728:	f240 12af 	movw	r2, #431	@ 0x1af
 801672c:	4927      	ldr	r1, [pc, #156]	@ (80167cc <pbuf_realloc+0x108>)
 801672e:	4826      	ldr	r0, [pc, #152]	@ (80167c8 <pbuf_realloc+0x104>)
 8016730:	f008 fa04 	bl	801eb3c <iprintf>
  while (rem_len > q->len) {
 8016734:	68fb      	ldr	r3, [r7, #12]
 8016736:	895b      	ldrh	r3, [r3, #10]
 8016738:	897a      	ldrh	r2, [r7, #10]
 801673a:	429a      	cmp	r2, r3
 801673c:	d8e1      	bhi.n	8016702 <pbuf_realloc+0x3e>
  /* we have now reached the new last pbuf (in q) */
  /* rem_len == desired length for pbuf q */

  /* shrink allocated memory for PBUF_RAM */
  /* (other types merely adjust their length fields */
  if (pbuf_match_allocsrc(q, PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) && (rem_len != q->len)
 801673e:	68fb      	ldr	r3, [r7, #12]
 8016740:	7b1b      	ldrb	r3, [r3, #12]
 8016742:	f003 030f 	and.w	r3, r3, #15
 8016746:	2b00      	cmp	r3, #0
 8016748:	d121      	bne.n	801678e <pbuf_realloc+0xca>
 801674a:	68fb      	ldr	r3, [r7, #12]
 801674c:	895b      	ldrh	r3, [r3, #10]
 801674e:	897a      	ldrh	r2, [r7, #10]
 8016750:	429a      	cmp	r2, r3
 8016752:	d01c      	beq.n	801678e <pbuf_realloc+0xca>
#if LWIP_SUPPORT_CUSTOM_PBUF
      && ((q->flags & PBUF_FLAG_IS_CUSTOM) == 0)
 8016754:	68fb      	ldr	r3, [r7, #12]
 8016756:	7b5b      	ldrb	r3, [r3, #13]
 8016758:	f003 0302 	and.w	r3, r3, #2
 801675c:	2b00      	cmp	r3, #0
 801675e:	d116      	bne.n	801678e <pbuf_realloc+0xca>
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
     ) {
    /* reallocate and adjust the length of the pbuf that will be split */
    q = (struct pbuf *)mem_trim(q, (mem_size_t)(((u8_t *)q->payload - (u8_t *)q) + rem_len));
 8016760:	68fb      	ldr	r3, [r7, #12]
 8016762:	685a      	ldr	r2, [r3, #4]
 8016764:	68fb      	ldr	r3, [r7, #12]
 8016766:	1ad3      	subs	r3, r2, r3
 8016768:	b29a      	uxth	r2, r3
 801676a:	897b      	ldrh	r3, [r7, #10]
 801676c:	4413      	add	r3, r2
 801676e:	b29b      	uxth	r3, r3
 8016770:	4619      	mov	r1, r3
 8016772:	68f8      	ldr	r0, [r7, #12]
 8016774:	f7fe fffa 	bl	801576c <mem_trim>
 8016778:	60f8      	str	r0, [r7, #12]
    LWIP_ASSERT("mem_trim returned q == NULL", q != NULL);
 801677a:	68fb      	ldr	r3, [r7, #12]
 801677c:	2b00      	cmp	r3, #0
 801677e:	d106      	bne.n	801678e <pbuf_realloc+0xca>
 8016780:	4b0f      	ldr	r3, [pc, #60]	@ (80167c0 <pbuf_realloc+0xfc>)
 8016782:	f240 12bd 	movw	r2, #445	@ 0x1bd
 8016786:	4912      	ldr	r1, [pc, #72]	@ (80167d0 <pbuf_realloc+0x10c>)
 8016788:	480f      	ldr	r0, [pc, #60]	@ (80167c8 <pbuf_realloc+0x104>)
 801678a:	f008 f9d7 	bl	801eb3c <iprintf>
  }
  /* adjust length fields for new last pbuf */
  q->len = rem_len;
 801678e:	68fb      	ldr	r3, [r7, #12]
 8016790:	897a      	ldrh	r2, [r7, #10]
 8016792:	815a      	strh	r2, [r3, #10]
  q->tot_len = q->len;
 8016794:	68fb      	ldr	r3, [r7, #12]
 8016796:	895a      	ldrh	r2, [r3, #10]
 8016798:	68fb      	ldr	r3, [r7, #12]
 801679a:	811a      	strh	r2, [r3, #8]

  /* any remaining pbufs in chain? */
  if (q->next != NULL) {
 801679c:	68fb      	ldr	r3, [r7, #12]
 801679e:	681b      	ldr	r3, [r3, #0]
 80167a0:	2b00      	cmp	r3, #0
 80167a2:	d004      	beq.n	80167ae <pbuf_realloc+0xea>
    /* free remaining pbufs in chain */
    pbuf_free(q->next);
 80167a4:	68fb      	ldr	r3, [r7, #12]
 80167a6:	681b      	ldr	r3, [r3, #0]
 80167a8:	4618      	mov	r0, r3
 80167aa:	f000 f911 	bl	80169d0 <pbuf_free>
  }
  /* q is last packet in chain */
  q->next = NULL;
 80167ae:	68fb      	ldr	r3, [r7, #12]
 80167b0:	2200      	movs	r2, #0
 80167b2:	601a      	str	r2, [r3, #0]
 80167b4:	e000      	b.n	80167b8 <pbuf_realloc+0xf4>
    return;
 80167b6:	bf00      	nop

}
 80167b8:	3710      	adds	r7, #16
 80167ba:	46bd      	mov	sp, r7
 80167bc:	bd80      	pop	{r7, pc}
 80167be:	bf00      	nop
 80167c0:	08023678 	.word	0x08023678
 80167c4:	080237b8 	.word	0x080237b8
 80167c8:	08023700 	.word	0x08023700
 80167cc:	080237d0 	.word	0x080237d0
 80167d0:	080237e8 	.word	0x080237e8

080167d4 <pbuf_add_header_impl>:
 * @return non-zero on failure, zero on success.
 *
 */
static u8_t
pbuf_add_header_impl(struct pbuf *p, size_t header_size_increment, u8_t force)
{
 80167d4:	b580      	push	{r7, lr}
 80167d6:	b086      	sub	sp, #24
 80167d8:	af00      	add	r7, sp, #0
 80167da:	60f8      	str	r0, [r7, #12]
 80167dc:	60b9      	str	r1, [r7, #8]
 80167de:	4613      	mov	r3, r2
 80167e0:	71fb      	strb	r3, [r7, #7]
  u16_t type_internal;
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 80167e2:	68fb      	ldr	r3, [r7, #12]
 80167e4:	2b00      	cmp	r3, #0
 80167e6:	d106      	bne.n	80167f6 <pbuf_add_header_impl+0x22>
 80167e8:	4b2b      	ldr	r3, [pc, #172]	@ (8016898 <pbuf_add_header_impl+0xc4>)
 80167ea:	f240 12df 	movw	r2, #479	@ 0x1df
 80167ee:	492b      	ldr	r1, [pc, #172]	@ (801689c <pbuf_add_header_impl+0xc8>)
 80167f0:	482b      	ldr	r0, [pc, #172]	@ (80168a0 <pbuf_add_header_impl+0xcc>)
 80167f2:	f008 f9a3 	bl	801eb3c <iprintf>
  if ((p == NULL) || (header_size_increment > 0xFFFF)) {
 80167f6:	68fb      	ldr	r3, [r7, #12]
 80167f8:	2b00      	cmp	r3, #0
 80167fa:	d003      	beq.n	8016804 <pbuf_add_header_impl+0x30>
 80167fc:	68bb      	ldr	r3, [r7, #8]
 80167fe:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8016802:	d301      	bcc.n	8016808 <pbuf_add_header_impl+0x34>
    return 1;
 8016804:	2301      	movs	r3, #1
 8016806:	e043      	b.n	8016890 <pbuf_add_header_impl+0xbc>
  }
  if (header_size_increment == 0) {
 8016808:	68bb      	ldr	r3, [r7, #8]
 801680a:	2b00      	cmp	r3, #0
 801680c:	d101      	bne.n	8016812 <pbuf_add_header_impl+0x3e>
    return 0;
 801680e:	2300      	movs	r3, #0
 8016810:	e03e      	b.n	8016890 <pbuf_add_header_impl+0xbc>
  }

  increment_magnitude = (u16_t)header_size_increment;
 8016812:	68bb      	ldr	r3, [r7, #8]
 8016814:	827b      	strh	r3, [r7, #18]
  /* Do not allow tot_len to wrap as a result. */
  if ((u16_t)(increment_magnitude + p->tot_len) < increment_magnitude) {
 8016816:	68fb      	ldr	r3, [r7, #12]
 8016818:	891a      	ldrh	r2, [r3, #8]
 801681a:	8a7b      	ldrh	r3, [r7, #18]
 801681c:	4413      	add	r3, r2
 801681e:	b29b      	uxth	r3, r3
 8016820:	8a7a      	ldrh	r2, [r7, #18]
 8016822:	429a      	cmp	r2, r3
 8016824:	d901      	bls.n	801682a <pbuf_add_header_impl+0x56>
    return 1;
 8016826:	2301      	movs	r3, #1
 8016828:	e032      	b.n	8016890 <pbuf_add_header_impl+0xbc>
  }

  type_internal = p->type_internal;
 801682a:	68fb      	ldr	r3, [r7, #12]
 801682c:	7b1b      	ldrb	r3, [r3, #12]
 801682e:	823b      	strh	r3, [r7, #16]

  /* pbuf types containing payloads? */
  if (type_internal & PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS) {
 8016830:	8a3b      	ldrh	r3, [r7, #16]
 8016832:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8016836:	2b00      	cmp	r3, #0
 8016838:	d00c      	beq.n	8016854 <pbuf_add_header_impl+0x80>
    /* set new payload pointer */
    payload = (u8_t *)p->payload - header_size_increment;
 801683a:	68fb      	ldr	r3, [r7, #12]
 801683c:	685a      	ldr	r2, [r3, #4]
 801683e:	68bb      	ldr	r3, [r7, #8]
 8016840:	425b      	negs	r3, r3
 8016842:	4413      	add	r3, r2
 8016844:	617b      	str	r3, [r7, #20]
    /* boundary check fails? */
    if ((u8_t *)payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 8016846:	68fb      	ldr	r3, [r7, #12]
 8016848:	3310      	adds	r3, #16
 801684a:	697a      	ldr	r2, [r7, #20]
 801684c:	429a      	cmp	r2, r3
 801684e:	d20d      	bcs.n	801686c <pbuf_add_header_impl+0x98>
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE,
                   ("pbuf_add_header: failed as %p < %p (not enough space for new header size)\n",
                    (void *)payload, (void *)((u8_t *)p + SIZEOF_STRUCT_PBUF)));
      /* bail out unsuccessfully */
      return 1;
 8016850:	2301      	movs	r3, #1
 8016852:	e01d      	b.n	8016890 <pbuf_add_header_impl+0xbc>
    }
    /* pbuf types referring to external payloads? */
  } else {
    /* hide a header in the payload? */
    if (force) {
 8016854:	79fb      	ldrb	r3, [r7, #7]
 8016856:	2b00      	cmp	r3, #0
 8016858:	d006      	beq.n	8016868 <pbuf_add_header_impl+0x94>
      payload = (u8_t *)p->payload - header_size_increment;
 801685a:	68fb      	ldr	r3, [r7, #12]
 801685c:	685a      	ldr	r2, [r3, #4]
 801685e:	68bb      	ldr	r3, [r7, #8]
 8016860:	425b      	negs	r3, r3
 8016862:	4413      	add	r3, r2
 8016864:	617b      	str	r3, [r7, #20]
 8016866:	e001      	b.n	801686c <pbuf_add_header_impl+0x98>
    } else {
      /* cannot expand payload to front (yet!)
       * bail out unsuccessfully */
      return 1;
 8016868:	2301      	movs	r3, #1
 801686a:	e011      	b.n	8016890 <pbuf_add_header_impl+0xbc>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_add_header: old %p new %p (%"U16_F")\n",
              (void *)p->payload, (void *)payload, increment_magnitude));

  /* modify pbuf fields */
  p->payload = payload;
 801686c:	68fb      	ldr	r3, [r7, #12]
 801686e:	697a      	ldr	r2, [r7, #20]
 8016870:	605a      	str	r2, [r3, #4]
  p->len = (u16_t)(p->len + increment_magnitude);
 8016872:	68fb      	ldr	r3, [r7, #12]
 8016874:	895a      	ldrh	r2, [r3, #10]
 8016876:	8a7b      	ldrh	r3, [r7, #18]
 8016878:	4413      	add	r3, r2
 801687a:	b29a      	uxth	r2, r3
 801687c:	68fb      	ldr	r3, [r7, #12]
 801687e:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len + increment_magnitude);
 8016880:	68fb      	ldr	r3, [r7, #12]
 8016882:	891a      	ldrh	r2, [r3, #8]
 8016884:	8a7b      	ldrh	r3, [r7, #18]
 8016886:	4413      	add	r3, r2
 8016888:	b29a      	uxth	r2, r3
 801688a:	68fb      	ldr	r3, [r7, #12]
 801688c:	811a      	strh	r2, [r3, #8]


  return 0;
 801688e:	2300      	movs	r3, #0
}
 8016890:	4618      	mov	r0, r3
 8016892:	3718      	adds	r7, #24
 8016894:	46bd      	mov	sp, r7
 8016896:	bd80      	pop	{r7, pc}
 8016898:	08023678 	.word	0x08023678
 801689c:	08023804 	.word	0x08023804
 80168a0:	08023700 	.word	0x08023700

080168a4 <pbuf_add_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_add_header(struct pbuf *p, size_t header_size_increment)
{
 80168a4:	b580      	push	{r7, lr}
 80168a6:	b082      	sub	sp, #8
 80168a8:	af00      	add	r7, sp, #0
 80168aa:	6078      	str	r0, [r7, #4]
 80168ac:	6039      	str	r1, [r7, #0]
  return pbuf_add_header_impl(p, header_size_increment, 0);
 80168ae:	2200      	movs	r2, #0
 80168b0:	6839      	ldr	r1, [r7, #0]
 80168b2:	6878      	ldr	r0, [r7, #4]
 80168b4:	f7ff ff8e 	bl	80167d4 <pbuf_add_header_impl>
 80168b8:	4603      	mov	r3, r0
}
 80168ba:	4618      	mov	r0, r3
 80168bc:	3708      	adds	r7, #8
 80168be:	46bd      	mov	sp, r7
 80168c0:	bd80      	pop	{r7, pc}
	...

080168c4 <pbuf_remove_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_remove_header(struct pbuf *p, size_t header_size_decrement)
{
 80168c4:	b580      	push	{r7, lr}
 80168c6:	b084      	sub	sp, #16
 80168c8:	af00      	add	r7, sp, #0
 80168ca:	6078      	str	r0, [r7, #4]
 80168cc:	6039      	str	r1, [r7, #0]
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 80168ce:	687b      	ldr	r3, [r7, #4]
 80168d0:	2b00      	cmp	r3, #0
 80168d2:	d106      	bne.n	80168e2 <pbuf_remove_header+0x1e>
 80168d4:	4b20      	ldr	r3, [pc, #128]	@ (8016958 <pbuf_remove_header+0x94>)
 80168d6:	f240 224b 	movw	r2, #587	@ 0x24b
 80168da:	4920      	ldr	r1, [pc, #128]	@ (801695c <pbuf_remove_header+0x98>)
 80168dc:	4820      	ldr	r0, [pc, #128]	@ (8016960 <pbuf_remove_header+0x9c>)
 80168de:	f008 f92d 	bl	801eb3c <iprintf>
  if ((p == NULL) || (header_size_decrement > 0xFFFF)) {
 80168e2:	687b      	ldr	r3, [r7, #4]
 80168e4:	2b00      	cmp	r3, #0
 80168e6:	d003      	beq.n	80168f0 <pbuf_remove_header+0x2c>
 80168e8:	683b      	ldr	r3, [r7, #0]
 80168ea:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80168ee:	d301      	bcc.n	80168f4 <pbuf_remove_header+0x30>
    return 1;
 80168f0:	2301      	movs	r3, #1
 80168f2:	e02c      	b.n	801694e <pbuf_remove_header+0x8a>
  }
  if (header_size_decrement == 0) {
 80168f4:	683b      	ldr	r3, [r7, #0]
 80168f6:	2b00      	cmp	r3, #0
 80168f8:	d101      	bne.n	80168fe <pbuf_remove_header+0x3a>
    return 0;
 80168fa:	2300      	movs	r3, #0
 80168fc:	e027      	b.n	801694e <pbuf_remove_header+0x8a>
  }

  increment_magnitude = (u16_t)header_size_decrement;
 80168fe:	683b      	ldr	r3, [r7, #0]
 8016900:	81fb      	strh	r3, [r7, #14]
  /* Check that we aren't going to move off the end of the pbuf */
  LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 8016902:	687b      	ldr	r3, [r7, #4]
 8016904:	895b      	ldrh	r3, [r3, #10]
 8016906:	89fa      	ldrh	r2, [r7, #14]
 8016908:	429a      	cmp	r2, r3
 801690a:	d908      	bls.n	801691e <pbuf_remove_header+0x5a>
 801690c:	4b12      	ldr	r3, [pc, #72]	@ (8016958 <pbuf_remove_header+0x94>)
 801690e:	f240 2255 	movw	r2, #597	@ 0x255
 8016912:	4914      	ldr	r1, [pc, #80]	@ (8016964 <pbuf_remove_header+0xa0>)
 8016914:	4812      	ldr	r0, [pc, #72]	@ (8016960 <pbuf_remove_header+0x9c>)
 8016916:	f008 f911 	bl	801eb3c <iprintf>
 801691a:	2301      	movs	r3, #1
 801691c:	e017      	b.n	801694e <pbuf_remove_header+0x8a>

  /* remember current payload pointer */
  payload = p->payload;
 801691e:	687b      	ldr	r3, [r7, #4]
 8016920:	685b      	ldr	r3, [r3, #4]
 8016922:	60bb      	str	r3, [r7, #8]
  LWIP_UNUSED_ARG(payload); /* only used in LWIP_DEBUGF below */

  /* increase payload pointer (guarded by length check above) */
  p->payload = (u8_t *)p->payload + header_size_decrement;
 8016924:	687b      	ldr	r3, [r7, #4]
 8016926:	685a      	ldr	r2, [r3, #4]
 8016928:	683b      	ldr	r3, [r7, #0]
 801692a:	441a      	add	r2, r3
 801692c:	687b      	ldr	r3, [r7, #4]
 801692e:	605a      	str	r2, [r3, #4]
  /* modify pbuf length fields */
  p->len = (u16_t)(p->len - increment_magnitude);
 8016930:	687b      	ldr	r3, [r7, #4]
 8016932:	895a      	ldrh	r2, [r3, #10]
 8016934:	89fb      	ldrh	r3, [r7, #14]
 8016936:	1ad3      	subs	r3, r2, r3
 8016938:	b29a      	uxth	r2, r3
 801693a:	687b      	ldr	r3, [r7, #4]
 801693c:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len - increment_magnitude);
 801693e:	687b      	ldr	r3, [r7, #4]
 8016940:	891a      	ldrh	r2, [r3, #8]
 8016942:	89fb      	ldrh	r3, [r7, #14]
 8016944:	1ad3      	subs	r3, r2, r3
 8016946:	b29a      	uxth	r2, r3
 8016948:	687b      	ldr	r3, [r7, #4]
 801694a:	811a      	strh	r2, [r3, #8]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_remove_header: old %p new %p (%"U16_F")\n",
              (void *)payload, (void *)p->payload, increment_magnitude));

  return 0;
 801694c:	2300      	movs	r3, #0
}
 801694e:	4618      	mov	r0, r3
 8016950:	3710      	adds	r7, #16
 8016952:	46bd      	mov	sp, r7
 8016954:	bd80      	pop	{r7, pc}
 8016956:	bf00      	nop
 8016958:	08023678 	.word	0x08023678
 801695c:	08023804 	.word	0x08023804
 8016960:	08023700 	.word	0x08023700
 8016964:	08023810 	.word	0x08023810

08016968 <pbuf_header_impl>:

static u8_t
pbuf_header_impl(struct pbuf *p, s16_t header_size_increment, u8_t force)
{
 8016968:	b580      	push	{r7, lr}
 801696a:	b082      	sub	sp, #8
 801696c:	af00      	add	r7, sp, #0
 801696e:	6078      	str	r0, [r7, #4]
 8016970:	460b      	mov	r3, r1
 8016972:	807b      	strh	r3, [r7, #2]
 8016974:	4613      	mov	r3, r2
 8016976:	707b      	strb	r3, [r7, #1]
  if (header_size_increment < 0) {
 8016978:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 801697c:	2b00      	cmp	r3, #0
 801697e:	da08      	bge.n	8016992 <pbuf_header_impl+0x2a>
    return pbuf_remove_header(p, (size_t) - header_size_increment);
 8016980:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8016984:	425b      	negs	r3, r3
 8016986:	4619      	mov	r1, r3
 8016988:	6878      	ldr	r0, [r7, #4]
 801698a:	f7ff ff9b 	bl	80168c4 <pbuf_remove_header>
 801698e:	4603      	mov	r3, r0
 8016990:	e007      	b.n	80169a2 <pbuf_header_impl+0x3a>
  } else {
    return pbuf_add_header_impl(p, (size_t)header_size_increment, force);
 8016992:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8016996:	787a      	ldrb	r2, [r7, #1]
 8016998:	4619      	mov	r1, r3
 801699a:	6878      	ldr	r0, [r7, #4]
 801699c:	f7ff ff1a 	bl	80167d4 <pbuf_add_header_impl>
 80169a0:	4603      	mov	r3, r0
  }
}
 80169a2:	4618      	mov	r0, r3
 80169a4:	3708      	adds	r7, #8
 80169a6:	46bd      	mov	sp, r7
 80169a8:	bd80      	pop	{r7, pc}

080169aa <pbuf_header_force>:
 * Same as pbuf_header but does not check if 'header_size > 0' is allowed.
 * This is used internally only, to allow PBUF_REF for RX.
 */
u8_t
pbuf_header_force(struct pbuf *p, s16_t header_size_increment)
{
 80169aa:	b580      	push	{r7, lr}
 80169ac:	b082      	sub	sp, #8
 80169ae:	af00      	add	r7, sp, #0
 80169b0:	6078      	str	r0, [r7, #4]
 80169b2:	460b      	mov	r3, r1
 80169b4:	807b      	strh	r3, [r7, #2]
  return pbuf_header_impl(p, header_size_increment, 1);
 80169b6:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80169ba:	2201      	movs	r2, #1
 80169bc:	4619      	mov	r1, r3
 80169be:	6878      	ldr	r0, [r7, #4]
 80169c0:	f7ff ffd2 	bl	8016968 <pbuf_header_impl>
 80169c4:	4603      	mov	r3, r0
}
 80169c6:	4618      	mov	r0, r3
 80169c8:	3708      	adds	r7, #8
 80169ca:	46bd      	mov	sp, r7
 80169cc:	bd80      	pop	{r7, pc}
	...

080169d0 <pbuf_free>:
 * 1->1->1 becomes .......
 *
 */
u8_t
pbuf_free(struct pbuf *p)
{
 80169d0:	b580      	push	{r7, lr}
 80169d2:	b088      	sub	sp, #32
 80169d4:	af00      	add	r7, sp, #0
 80169d6:	6078      	str	r0, [r7, #4]
  u8_t alloc_src;
  struct pbuf *q;
  u8_t count;

  if (p == NULL) {
 80169d8:	687b      	ldr	r3, [r7, #4]
 80169da:	2b00      	cmp	r3, #0
 80169dc:	d10b      	bne.n	80169f6 <pbuf_free+0x26>
    LWIP_ASSERT("p != NULL", p != NULL);
 80169de:	687b      	ldr	r3, [r7, #4]
 80169e0:	2b00      	cmp	r3, #0
 80169e2:	d106      	bne.n	80169f2 <pbuf_free+0x22>
 80169e4:	4b3b      	ldr	r3, [pc, #236]	@ (8016ad4 <pbuf_free+0x104>)
 80169e6:	f44f 7237 	mov.w	r2, #732	@ 0x2dc
 80169ea:	493b      	ldr	r1, [pc, #236]	@ (8016ad8 <pbuf_free+0x108>)
 80169ec:	483b      	ldr	r0, [pc, #236]	@ (8016adc <pbuf_free+0x10c>)
 80169ee:	f008 f8a5 	bl	801eb3c <iprintf>
    /* if assertions are disabled, proceed with debug output */
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_free(p == NULL) was called.\n"));
    return 0;
 80169f2:	2300      	movs	r3, #0
 80169f4:	e069      	b.n	8016aca <pbuf_free+0xfa>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free(%p)\n", (void *)p));

  PERF_START;

  count = 0;
 80169f6:	2300      	movs	r3, #0
 80169f8:	77fb      	strb	r3, [r7, #31]
  /* de-allocate all consecutive pbufs from the head of the chain that
   * obtain a zero reference count after decrementing*/
  while (p != NULL) {
 80169fa:	e062      	b.n	8016ac2 <pbuf_free+0xf2>
    LWIP_PBUF_REF_T ref;
    SYS_ARCH_DECL_PROTECT(old_level);
    /* Since decrementing ref cannot be guaranteed to be a single machine operation
     * we must protect it. We put the new ref into a local variable to prevent
     * further protection. */
    SYS_ARCH_PROTECT(old_level);
 80169fc:	f000 fb56 	bl	80170ac <sys_arch_protect>
 8016a00:	61b8      	str	r0, [r7, #24]
    /* all pbufs in a chain are referenced at least once */
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 8016a02:	687b      	ldr	r3, [r7, #4]
 8016a04:	7b9b      	ldrb	r3, [r3, #14]
 8016a06:	2b00      	cmp	r3, #0
 8016a08:	d106      	bne.n	8016a18 <pbuf_free+0x48>
 8016a0a:	4b32      	ldr	r3, [pc, #200]	@ (8016ad4 <pbuf_free+0x104>)
 8016a0c:	f240 22f1 	movw	r2, #753	@ 0x2f1
 8016a10:	4933      	ldr	r1, [pc, #204]	@ (8016ae0 <pbuf_free+0x110>)
 8016a12:	4832      	ldr	r0, [pc, #200]	@ (8016adc <pbuf_free+0x10c>)
 8016a14:	f008 f892 	bl	801eb3c <iprintf>
    /* decrease reference count (number of pointers to pbuf) */
    ref = --(p->ref);
 8016a18:	687b      	ldr	r3, [r7, #4]
 8016a1a:	7b9b      	ldrb	r3, [r3, #14]
 8016a1c:	3b01      	subs	r3, #1
 8016a1e:	b2da      	uxtb	r2, r3
 8016a20:	687b      	ldr	r3, [r7, #4]
 8016a22:	739a      	strb	r2, [r3, #14]
 8016a24:	687b      	ldr	r3, [r7, #4]
 8016a26:	7b9b      	ldrb	r3, [r3, #14]
 8016a28:	75fb      	strb	r3, [r7, #23]
    SYS_ARCH_UNPROTECT(old_level);
 8016a2a:	69b8      	ldr	r0, [r7, #24]
 8016a2c:	f000 fb4c 	bl	80170c8 <sys_arch_unprotect>
    /* this pbuf is no longer referenced to? */
    if (ref == 0) {
 8016a30:	7dfb      	ldrb	r3, [r7, #23]
 8016a32:	2b00      	cmp	r3, #0
 8016a34:	d143      	bne.n	8016abe <pbuf_free+0xee>
      /* remember next pbuf in chain for next iteration */
      q = p->next;
 8016a36:	687b      	ldr	r3, [r7, #4]
 8016a38:	681b      	ldr	r3, [r3, #0]
 8016a3a:	613b      	str	r3, [r7, #16]
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: deallocating %p\n", (void *)p));
      alloc_src = pbuf_get_allocsrc(p);
 8016a3c:	687b      	ldr	r3, [r7, #4]
 8016a3e:	7b1b      	ldrb	r3, [r3, #12]
 8016a40:	f003 030f 	and.w	r3, r3, #15
 8016a44:	73fb      	strb	r3, [r7, #15]
#if LWIP_SUPPORT_CUSTOM_PBUF
      /* is this a custom pbuf? */
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 8016a46:	687b      	ldr	r3, [r7, #4]
 8016a48:	7b5b      	ldrb	r3, [r3, #13]
 8016a4a:	f003 0302 	and.w	r3, r3, #2
 8016a4e:	2b00      	cmp	r3, #0
 8016a50:	d011      	beq.n	8016a76 <pbuf_free+0xa6>
        struct pbuf_custom *pc = (struct pbuf_custom *)p;
 8016a52:	687b      	ldr	r3, [r7, #4]
 8016a54:	60bb      	str	r3, [r7, #8]
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 8016a56:	68bb      	ldr	r3, [r7, #8]
 8016a58:	691b      	ldr	r3, [r3, #16]
 8016a5a:	2b00      	cmp	r3, #0
 8016a5c:	d106      	bne.n	8016a6c <pbuf_free+0x9c>
 8016a5e:	4b1d      	ldr	r3, [pc, #116]	@ (8016ad4 <pbuf_free+0x104>)
 8016a60:	f240 22ff 	movw	r2, #767	@ 0x2ff
 8016a64:	491f      	ldr	r1, [pc, #124]	@ (8016ae4 <pbuf_free+0x114>)
 8016a66:	481d      	ldr	r0, [pc, #116]	@ (8016adc <pbuf_free+0x10c>)
 8016a68:	f008 f868 	bl	801eb3c <iprintf>
        pc->custom_free_function(p);
 8016a6c:	68bb      	ldr	r3, [r7, #8]
 8016a6e:	691b      	ldr	r3, [r3, #16]
 8016a70:	6878      	ldr	r0, [r7, #4]
 8016a72:	4798      	blx	r3
 8016a74:	e01d      	b.n	8016ab2 <pbuf_free+0xe2>
      } else
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
      {
        /* is this a pbuf from the pool? */
        if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF_POOL) {
 8016a76:	7bfb      	ldrb	r3, [r7, #15]
 8016a78:	2b02      	cmp	r3, #2
 8016a7a:	d104      	bne.n	8016a86 <pbuf_free+0xb6>
          memp_free(MEMP_PBUF_POOL, p);
 8016a7c:	6879      	ldr	r1, [r7, #4]
 8016a7e:	200c      	movs	r0, #12
 8016a80:	f7ff f998 	bl	8015db4 <memp_free>
 8016a84:	e015      	b.n	8016ab2 <pbuf_free+0xe2>
          /* is this a ROM or RAM referencing pbuf? */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF) {
 8016a86:	7bfb      	ldrb	r3, [r7, #15]
 8016a88:	2b01      	cmp	r3, #1
 8016a8a:	d104      	bne.n	8016a96 <pbuf_free+0xc6>
          memp_free(MEMP_PBUF, p);
 8016a8c:	6879      	ldr	r1, [r7, #4]
 8016a8e:	200b      	movs	r0, #11
 8016a90:	f7ff f990 	bl	8015db4 <memp_free>
 8016a94:	e00d      	b.n	8016ab2 <pbuf_free+0xe2>
          /* type == PBUF_RAM */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) {
 8016a96:	7bfb      	ldrb	r3, [r7, #15]
 8016a98:	2b00      	cmp	r3, #0
 8016a9a:	d103      	bne.n	8016aa4 <pbuf_free+0xd4>
          mem_free(p);
 8016a9c:	6878      	ldr	r0, [r7, #4]
 8016a9e:	f7fe fdd5 	bl	801564c <mem_free>
 8016aa2:	e006      	b.n	8016ab2 <pbuf_free+0xe2>
        } else {
          /* @todo: support freeing other types */
          LWIP_ASSERT("invalid pbuf type", 0);
 8016aa4:	4b0b      	ldr	r3, [pc, #44]	@ (8016ad4 <pbuf_free+0x104>)
 8016aa6:	f240 320f 	movw	r2, #783	@ 0x30f
 8016aaa:	490f      	ldr	r1, [pc, #60]	@ (8016ae8 <pbuf_free+0x118>)
 8016aac:	480b      	ldr	r0, [pc, #44]	@ (8016adc <pbuf_free+0x10c>)
 8016aae:	f008 f845 	bl	801eb3c <iprintf>
        }
      }
      count++;
 8016ab2:	7ffb      	ldrb	r3, [r7, #31]
 8016ab4:	3301      	adds	r3, #1
 8016ab6:	77fb      	strb	r3, [r7, #31]
      /* proceed to next pbuf */
      p = q;
 8016ab8:	693b      	ldr	r3, [r7, #16]
 8016aba:	607b      	str	r3, [r7, #4]
 8016abc:	e001      	b.n	8016ac2 <pbuf_free+0xf2>
      /* p->ref > 0, this pbuf is still referenced to */
      /* (and so the remaining pbufs in chain as well) */
    } else {
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: %p has ref %"U16_F", ending here.\n", (void *)p, (u16_t)ref));
      /* stop walking through the chain */
      p = NULL;
 8016abe:	2300      	movs	r3, #0
 8016ac0:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 8016ac2:	687b      	ldr	r3, [r7, #4]
 8016ac4:	2b00      	cmp	r3, #0
 8016ac6:	d199      	bne.n	80169fc <pbuf_free+0x2c>
    }
  }
  PERF_STOP("pbuf_free");
  /* return number of de-allocated pbufs */
  return count;
 8016ac8:	7ffb      	ldrb	r3, [r7, #31]
}
 8016aca:	4618      	mov	r0, r3
 8016acc:	3720      	adds	r7, #32
 8016ace:	46bd      	mov	sp, r7
 8016ad0:	bd80      	pop	{r7, pc}
 8016ad2:	bf00      	nop
 8016ad4:	08023678 	.word	0x08023678
 8016ad8:	08023804 	.word	0x08023804
 8016adc:	08023700 	.word	0x08023700
 8016ae0:	08023830 	.word	0x08023830
 8016ae4:	08023848 	.word	0x08023848
 8016ae8:	0802386c 	.word	0x0802386c

08016aec <pbuf_clen>:
 * @param p first pbuf of chain
 * @return the number of pbufs in a chain
 */
u16_t
pbuf_clen(const struct pbuf *p)
{
 8016aec:	b480      	push	{r7}
 8016aee:	b085      	sub	sp, #20
 8016af0:	af00      	add	r7, sp, #0
 8016af2:	6078      	str	r0, [r7, #4]
  u16_t len;

  len = 0;
 8016af4:	2300      	movs	r3, #0
 8016af6:	81fb      	strh	r3, [r7, #14]
  while (p != NULL) {
 8016af8:	e005      	b.n	8016b06 <pbuf_clen+0x1a>
    ++len;
 8016afa:	89fb      	ldrh	r3, [r7, #14]
 8016afc:	3301      	adds	r3, #1
 8016afe:	81fb      	strh	r3, [r7, #14]
    p = p->next;
 8016b00:	687b      	ldr	r3, [r7, #4]
 8016b02:	681b      	ldr	r3, [r3, #0]
 8016b04:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 8016b06:	687b      	ldr	r3, [r7, #4]
 8016b08:	2b00      	cmp	r3, #0
 8016b0a:	d1f6      	bne.n	8016afa <pbuf_clen+0xe>
  }
  return len;
 8016b0c:	89fb      	ldrh	r3, [r7, #14]
}
 8016b0e:	4618      	mov	r0, r3
 8016b10:	3714      	adds	r7, #20
 8016b12:	46bd      	mov	sp, r7
 8016b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016b18:	4770      	bx	lr
	...

08016b1c <pbuf_ref>:
 * @param p pbuf to increase reference counter of
 *
 */
void
pbuf_ref(struct pbuf *p)
{
 8016b1c:	b580      	push	{r7, lr}
 8016b1e:	b084      	sub	sp, #16
 8016b20:	af00      	add	r7, sp, #0
 8016b22:	6078      	str	r0, [r7, #4]
  /* pbuf given? */
  if (p != NULL) {
 8016b24:	687b      	ldr	r3, [r7, #4]
 8016b26:	2b00      	cmp	r3, #0
 8016b28:	d016      	beq.n	8016b58 <pbuf_ref+0x3c>
    SYS_ARCH_SET(p->ref, (LWIP_PBUF_REF_T)(p->ref + 1));
 8016b2a:	f000 fabf 	bl	80170ac <sys_arch_protect>
 8016b2e:	60f8      	str	r0, [r7, #12]
 8016b30:	687b      	ldr	r3, [r7, #4]
 8016b32:	7b9b      	ldrb	r3, [r3, #14]
 8016b34:	3301      	adds	r3, #1
 8016b36:	b2da      	uxtb	r2, r3
 8016b38:	687b      	ldr	r3, [r7, #4]
 8016b3a:	739a      	strb	r2, [r3, #14]
 8016b3c:	68f8      	ldr	r0, [r7, #12]
 8016b3e:	f000 fac3 	bl	80170c8 <sys_arch_unprotect>
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 8016b42:	687b      	ldr	r3, [r7, #4]
 8016b44:	7b9b      	ldrb	r3, [r3, #14]
 8016b46:	2b00      	cmp	r3, #0
 8016b48:	d106      	bne.n	8016b58 <pbuf_ref+0x3c>
 8016b4a:	4b05      	ldr	r3, [pc, #20]	@ (8016b60 <pbuf_ref+0x44>)
 8016b4c:	f240 3242 	movw	r2, #834	@ 0x342
 8016b50:	4904      	ldr	r1, [pc, #16]	@ (8016b64 <pbuf_ref+0x48>)
 8016b52:	4805      	ldr	r0, [pc, #20]	@ (8016b68 <pbuf_ref+0x4c>)
 8016b54:	f007 fff2 	bl	801eb3c <iprintf>
  }
}
 8016b58:	bf00      	nop
 8016b5a:	3710      	adds	r7, #16
 8016b5c:	46bd      	mov	sp, r7
 8016b5e:	bd80      	pop	{r7, pc}
 8016b60:	08023678 	.word	0x08023678
 8016b64:	08023880 	.word	0x08023880
 8016b68:	08023700 	.word	0x08023700

08016b6c <pbuf_cat>:
 *
 * @see pbuf_chain()
 */
void
pbuf_cat(struct pbuf *h, struct pbuf *t)
{
 8016b6c:	b580      	push	{r7, lr}
 8016b6e:	b084      	sub	sp, #16
 8016b70:	af00      	add	r7, sp, #0
 8016b72:	6078      	str	r0, [r7, #4]
 8016b74:	6039      	str	r1, [r7, #0]
  struct pbuf *p;

  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 8016b76:	687b      	ldr	r3, [r7, #4]
 8016b78:	2b00      	cmp	r3, #0
 8016b7a:	d002      	beq.n	8016b82 <pbuf_cat+0x16>
 8016b7c:	683b      	ldr	r3, [r7, #0]
 8016b7e:	2b00      	cmp	r3, #0
 8016b80:	d107      	bne.n	8016b92 <pbuf_cat+0x26>
 8016b82:	4b20      	ldr	r3, [pc, #128]	@ (8016c04 <pbuf_cat+0x98>)
 8016b84:	f240 3259 	movw	r2, #857	@ 0x359
 8016b88:	491f      	ldr	r1, [pc, #124]	@ (8016c08 <pbuf_cat+0x9c>)
 8016b8a:	4820      	ldr	r0, [pc, #128]	@ (8016c0c <pbuf_cat+0xa0>)
 8016b8c:	f007 ffd6 	bl	801eb3c <iprintf>
 8016b90:	e034      	b.n	8016bfc <pbuf_cat+0x90>
             ((h != NULL) && (t != NULL)), return;);

  /* proceed to last pbuf of chain */
  for (p = h; p->next != NULL; p = p->next) {
 8016b92:	687b      	ldr	r3, [r7, #4]
 8016b94:	60fb      	str	r3, [r7, #12]
 8016b96:	e00a      	b.n	8016bae <pbuf_cat+0x42>
    /* add total length of second chain to all totals of first chain */
    p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 8016b98:	68fb      	ldr	r3, [r7, #12]
 8016b9a:	891a      	ldrh	r2, [r3, #8]
 8016b9c:	683b      	ldr	r3, [r7, #0]
 8016b9e:	891b      	ldrh	r3, [r3, #8]
 8016ba0:	4413      	add	r3, r2
 8016ba2:	b29a      	uxth	r2, r3
 8016ba4:	68fb      	ldr	r3, [r7, #12]
 8016ba6:	811a      	strh	r2, [r3, #8]
  for (p = h; p->next != NULL; p = p->next) {
 8016ba8:	68fb      	ldr	r3, [r7, #12]
 8016baa:	681b      	ldr	r3, [r3, #0]
 8016bac:	60fb      	str	r3, [r7, #12]
 8016bae:	68fb      	ldr	r3, [r7, #12]
 8016bb0:	681b      	ldr	r3, [r3, #0]
 8016bb2:	2b00      	cmp	r3, #0
 8016bb4:	d1f0      	bne.n	8016b98 <pbuf_cat+0x2c>
  }
  /* { p is last pbuf of first h chain, p->next == NULL } */
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 8016bb6:	68fb      	ldr	r3, [r7, #12]
 8016bb8:	891a      	ldrh	r2, [r3, #8]
 8016bba:	68fb      	ldr	r3, [r7, #12]
 8016bbc:	895b      	ldrh	r3, [r3, #10]
 8016bbe:	429a      	cmp	r2, r3
 8016bc0:	d006      	beq.n	8016bd0 <pbuf_cat+0x64>
 8016bc2:	4b10      	ldr	r3, [pc, #64]	@ (8016c04 <pbuf_cat+0x98>)
 8016bc4:	f240 3262 	movw	r2, #866	@ 0x362
 8016bc8:	4911      	ldr	r1, [pc, #68]	@ (8016c10 <pbuf_cat+0xa4>)
 8016bca:	4810      	ldr	r0, [pc, #64]	@ (8016c0c <pbuf_cat+0xa0>)
 8016bcc:	f007 ffb6 	bl	801eb3c <iprintf>
  LWIP_ASSERT("p->next == NULL", p->next == NULL);
 8016bd0:	68fb      	ldr	r3, [r7, #12]
 8016bd2:	681b      	ldr	r3, [r3, #0]
 8016bd4:	2b00      	cmp	r3, #0
 8016bd6:	d006      	beq.n	8016be6 <pbuf_cat+0x7a>
 8016bd8:	4b0a      	ldr	r3, [pc, #40]	@ (8016c04 <pbuf_cat+0x98>)
 8016bda:	f240 3263 	movw	r2, #867	@ 0x363
 8016bde:	490d      	ldr	r1, [pc, #52]	@ (8016c14 <pbuf_cat+0xa8>)
 8016be0:	480a      	ldr	r0, [pc, #40]	@ (8016c0c <pbuf_cat+0xa0>)
 8016be2:	f007 ffab 	bl	801eb3c <iprintf>
  /* add total length of second chain to last pbuf total of first chain */
  p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 8016be6:	68fb      	ldr	r3, [r7, #12]
 8016be8:	891a      	ldrh	r2, [r3, #8]
 8016bea:	683b      	ldr	r3, [r7, #0]
 8016bec:	891b      	ldrh	r3, [r3, #8]
 8016bee:	4413      	add	r3, r2
 8016bf0:	b29a      	uxth	r2, r3
 8016bf2:	68fb      	ldr	r3, [r7, #12]
 8016bf4:	811a      	strh	r2, [r3, #8]
  /* chain last pbuf of head (p) with first of tail (t) */
  p->next = t;
 8016bf6:	68fb      	ldr	r3, [r7, #12]
 8016bf8:	683a      	ldr	r2, [r7, #0]
 8016bfa:	601a      	str	r2, [r3, #0]
  /* p->next now references t, but the caller will drop its reference to t,
   * so netto there is no change to the reference count of t.
   */
}
 8016bfc:	3710      	adds	r7, #16
 8016bfe:	46bd      	mov	sp, r7
 8016c00:	bd80      	pop	{r7, pc}
 8016c02:	bf00      	nop
 8016c04:	08023678 	.word	0x08023678
 8016c08:	08023894 	.word	0x08023894
 8016c0c:	08023700 	.word	0x08023700
 8016c10:	080238cc 	.word	0x080238cc
 8016c14:	080238fc 	.word	0x080238fc

08016c18 <pbuf_copy>:
 *         ERR_ARG if one of the pbufs is NULL or p_to is not big
 *                 enough to hold p_from
 */
err_t
pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from)
{
 8016c18:	b580      	push	{r7, lr}
 8016c1a:	b086      	sub	sp, #24
 8016c1c:	af00      	add	r7, sp, #0
 8016c1e:	6078      	str	r0, [r7, #4]
 8016c20:	6039      	str	r1, [r7, #0]
  size_t offset_to = 0, offset_from = 0, len;
 8016c22:	2300      	movs	r3, #0
 8016c24:	617b      	str	r3, [r7, #20]
 8016c26:	2300      	movs	r3, #0
 8016c28:	613b      	str	r3, [r7, #16]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy(%p, %p)\n",
              (const void *)p_to, (const void *)p_from));

  /* is the target big enough to hold the source? */
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 8016c2a:	687b      	ldr	r3, [r7, #4]
 8016c2c:	2b00      	cmp	r3, #0
 8016c2e:	d008      	beq.n	8016c42 <pbuf_copy+0x2a>
 8016c30:	683b      	ldr	r3, [r7, #0]
 8016c32:	2b00      	cmp	r3, #0
 8016c34:	d005      	beq.n	8016c42 <pbuf_copy+0x2a>
 8016c36:	687b      	ldr	r3, [r7, #4]
 8016c38:	891a      	ldrh	r2, [r3, #8]
 8016c3a:	683b      	ldr	r3, [r7, #0]
 8016c3c:	891b      	ldrh	r3, [r3, #8]
 8016c3e:	429a      	cmp	r2, r3
 8016c40:	d209      	bcs.n	8016c56 <pbuf_copy+0x3e>
 8016c42:	4b57      	ldr	r3, [pc, #348]	@ (8016da0 <pbuf_copy+0x188>)
 8016c44:	f240 32c9 	movw	r2, #969	@ 0x3c9
 8016c48:	4956      	ldr	r1, [pc, #344]	@ (8016da4 <pbuf_copy+0x18c>)
 8016c4a:	4857      	ldr	r0, [pc, #348]	@ (8016da8 <pbuf_copy+0x190>)
 8016c4c:	f007 ff76 	bl	801eb3c <iprintf>
 8016c50:	f06f 030f 	mvn.w	r3, #15
 8016c54:	e09f      	b.n	8016d96 <pbuf_copy+0x17e>
             (p_from != NULL) && (p_to->tot_len >= p_from->tot_len)), return ERR_ARG;);

  /* iterate through pbuf chain */
  do {
    /* copy one part of the original chain */
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 8016c56:	687b      	ldr	r3, [r7, #4]
 8016c58:	895b      	ldrh	r3, [r3, #10]
 8016c5a:	461a      	mov	r2, r3
 8016c5c:	697b      	ldr	r3, [r7, #20]
 8016c5e:	1ad2      	subs	r2, r2, r3
 8016c60:	683b      	ldr	r3, [r7, #0]
 8016c62:	895b      	ldrh	r3, [r3, #10]
 8016c64:	4619      	mov	r1, r3
 8016c66:	693b      	ldr	r3, [r7, #16]
 8016c68:	1acb      	subs	r3, r1, r3
 8016c6a:	429a      	cmp	r2, r3
 8016c6c:	d306      	bcc.n	8016c7c <pbuf_copy+0x64>
      /* complete current p_from fits into current p_to */
      len = p_from->len - offset_from;
 8016c6e:	683b      	ldr	r3, [r7, #0]
 8016c70:	895b      	ldrh	r3, [r3, #10]
 8016c72:	461a      	mov	r2, r3
 8016c74:	693b      	ldr	r3, [r7, #16]
 8016c76:	1ad3      	subs	r3, r2, r3
 8016c78:	60fb      	str	r3, [r7, #12]
 8016c7a:	e005      	b.n	8016c88 <pbuf_copy+0x70>
    } else {
      /* current p_from does not fit into current p_to */
      len = p_to->len - offset_to;
 8016c7c:	687b      	ldr	r3, [r7, #4]
 8016c7e:	895b      	ldrh	r3, [r3, #10]
 8016c80:	461a      	mov	r2, r3
 8016c82:	697b      	ldr	r3, [r7, #20]
 8016c84:	1ad3      	subs	r3, r2, r3
 8016c86:	60fb      	str	r3, [r7, #12]
    }
    MEMCPY((u8_t *)p_to->payload + offset_to, (u8_t *)p_from->payload + offset_from, len);
 8016c88:	687b      	ldr	r3, [r7, #4]
 8016c8a:	685a      	ldr	r2, [r3, #4]
 8016c8c:	697b      	ldr	r3, [r7, #20]
 8016c8e:	18d0      	adds	r0, r2, r3
 8016c90:	683b      	ldr	r3, [r7, #0]
 8016c92:	685a      	ldr	r2, [r3, #4]
 8016c94:	693b      	ldr	r3, [r7, #16]
 8016c96:	4413      	add	r3, r2
 8016c98:	68fa      	ldr	r2, [r7, #12]
 8016c9a:	4619      	mov	r1, r3
 8016c9c:	f008 fa1a 	bl	801f0d4 <memcpy>
    offset_to += len;
 8016ca0:	697a      	ldr	r2, [r7, #20]
 8016ca2:	68fb      	ldr	r3, [r7, #12]
 8016ca4:	4413      	add	r3, r2
 8016ca6:	617b      	str	r3, [r7, #20]
    offset_from += len;
 8016ca8:	693a      	ldr	r2, [r7, #16]
 8016caa:	68fb      	ldr	r3, [r7, #12]
 8016cac:	4413      	add	r3, r2
 8016cae:	613b      	str	r3, [r7, #16]
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 8016cb0:	687b      	ldr	r3, [r7, #4]
 8016cb2:	895b      	ldrh	r3, [r3, #10]
 8016cb4:	461a      	mov	r2, r3
 8016cb6:	697b      	ldr	r3, [r7, #20]
 8016cb8:	4293      	cmp	r3, r2
 8016cba:	d906      	bls.n	8016cca <pbuf_copy+0xb2>
 8016cbc:	4b38      	ldr	r3, [pc, #224]	@ (8016da0 <pbuf_copy+0x188>)
 8016cbe:	f240 32d9 	movw	r2, #985	@ 0x3d9
 8016cc2:	493a      	ldr	r1, [pc, #232]	@ (8016dac <pbuf_copy+0x194>)
 8016cc4:	4838      	ldr	r0, [pc, #224]	@ (8016da8 <pbuf_copy+0x190>)
 8016cc6:	f007 ff39 	bl	801eb3c <iprintf>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 8016cca:	683b      	ldr	r3, [r7, #0]
 8016ccc:	895b      	ldrh	r3, [r3, #10]
 8016cce:	461a      	mov	r2, r3
 8016cd0:	693b      	ldr	r3, [r7, #16]
 8016cd2:	4293      	cmp	r3, r2
 8016cd4:	d906      	bls.n	8016ce4 <pbuf_copy+0xcc>
 8016cd6:	4b32      	ldr	r3, [pc, #200]	@ (8016da0 <pbuf_copy+0x188>)
 8016cd8:	f240 32da 	movw	r2, #986	@ 0x3da
 8016cdc:	4934      	ldr	r1, [pc, #208]	@ (8016db0 <pbuf_copy+0x198>)
 8016cde:	4832      	ldr	r0, [pc, #200]	@ (8016da8 <pbuf_copy+0x190>)
 8016ce0:	f007 ff2c 	bl	801eb3c <iprintf>
    if (offset_from >= p_from->len) {
 8016ce4:	683b      	ldr	r3, [r7, #0]
 8016ce6:	895b      	ldrh	r3, [r3, #10]
 8016ce8:	461a      	mov	r2, r3
 8016cea:	693b      	ldr	r3, [r7, #16]
 8016cec:	4293      	cmp	r3, r2
 8016cee:	d304      	bcc.n	8016cfa <pbuf_copy+0xe2>
      /* on to next p_from (if any) */
      offset_from = 0;
 8016cf0:	2300      	movs	r3, #0
 8016cf2:	613b      	str	r3, [r7, #16]
      p_from = p_from->next;
 8016cf4:	683b      	ldr	r3, [r7, #0]
 8016cf6:	681b      	ldr	r3, [r3, #0]
 8016cf8:	603b      	str	r3, [r7, #0]
    }
    if (offset_to == p_to->len) {
 8016cfa:	687b      	ldr	r3, [r7, #4]
 8016cfc:	895b      	ldrh	r3, [r3, #10]
 8016cfe:	461a      	mov	r2, r3
 8016d00:	697b      	ldr	r3, [r7, #20]
 8016d02:	4293      	cmp	r3, r2
 8016d04:	d114      	bne.n	8016d30 <pbuf_copy+0x118>
      /* on to next p_to (if any) */
      offset_to = 0;
 8016d06:	2300      	movs	r3, #0
 8016d08:	617b      	str	r3, [r7, #20]
      p_to = p_to->next;
 8016d0a:	687b      	ldr	r3, [r7, #4]
 8016d0c:	681b      	ldr	r3, [r3, #0]
 8016d0e:	607b      	str	r3, [r7, #4]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
 8016d10:	687b      	ldr	r3, [r7, #4]
 8016d12:	2b00      	cmp	r3, #0
 8016d14:	d10c      	bne.n	8016d30 <pbuf_copy+0x118>
 8016d16:	683b      	ldr	r3, [r7, #0]
 8016d18:	2b00      	cmp	r3, #0
 8016d1a:	d009      	beq.n	8016d30 <pbuf_copy+0x118>
 8016d1c:	4b20      	ldr	r3, [pc, #128]	@ (8016da0 <pbuf_copy+0x188>)
 8016d1e:	f44f 7279 	mov.w	r2, #996	@ 0x3e4
 8016d22:	4924      	ldr	r1, [pc, #144]	@ (8016db4 <pbuf_copy+0x19c>)
 8016d24:	4820      	ldr	r0, [pc, #128]	@ (8016da8 <pbuf_copy+0x190>)
 8016d26:	f007 ff09 	bl	801eb3c <iprintf>
 8016d2a:	f06f 030f 	mvn.w	r3, #15
 8016d2e:	e032      	b.n	8016d96 <pbuf_copy+0x17e>
    }

    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 8016d30:	683b      	ldr	r3, [r7, #0]
 8016d32:	2b00      	cmp	r3, #0
 8016d34:	d013      	beq.n	8016d5e <pbuf_copy+0x146>
 8016d36:	683b      	ldr	r3, [r7, #0]
 8016d38:	895a      	ldrh	r2, [r3, #10]
 8016d3a:	683b      	ldr	r3, [r7, #0]
 8016d3c:	891b      	ldrh	r3, [r3, #8]
 8016d3e:	429a      	cmp	r2, r3
 8016d40:	d10d      	bne.n	8016d5e <pbuf_copy+0x146>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 8016d42:	683b      	ldr	r3, [r7, #0]
 8016d44:	681b      	ldr	r3, [r3, #0]
 8016d46:	2b00      	cmp	r3, #0
 8016d48:	d009      	beq.n	8016d5e <pbuf_copy+0x146>
 8016d4a:	4b15      	ldr	r3, [pc, #84]	@ (8016da0 <pbuf_copy+0x188>)
 8016d4c:	f240 32e9 	movw	r2, #1001	@ 0x3e9
 8016d50:	4919      	ldr	r1, [pc, #100]	@ (8016db8 <pbuf_copy+0x1a0>)
 8016d52:	4815      	ldr	r0, [pc, #84]	@ (8016da8 <pbuf_copy+0x190>)
 8016d54:	f007 fef2 	bl	801eb3c <iprintf>
 8016d58:	f06f 0305 	mvn.w	r3, #5
 8016d5c:	e01b      	b.n	8016d96 <pbuf_copy+0x17e>
                 (p_from->next == NULL), return ERR_VAL;);
    }
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 8016d5e:	687b      	ldr	r3, [r7, #4]
 8016d60:	2b00      	cmp	r3, #0
 8016d62:	d013      	beq.n	8016d8c <pbuf_copy+0x174>
 8016d64:	687b      	ldr	r3, [r7, #4]
 8016d66:	895a      	ldrh	r2, [r3, #10]
 8016d68:	687b      	ldr	r3, [r7, #4]
 8016d6a:	891b      	ldrh	r3, [r3, #8]
 8016d6c:	429a      	cmp	r2, r3
 8016d6e:	d10d      	bne.n	8016d8c <pbuf_copy+0x174>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 8016d70:	687b      	ldr	r3, [r7, #4]
 8016d72:	681b      	ldr	r3, [r3, #0]
 8016d74:	2b00      	cmp	r3, #0
 8016d76:	d009      	beq.n	8016d8c <pbuf_copy+0x174>
 8016d78:	4b09      	ldr	r3, [pc, #36]	@ (8016da0 <pbuf_copy+0x188>)
 8016d7a:	f240 32ee 	movw	r2, #1006	@ 0x3ee
 8016d7e:	490e      	ldr	r1, [pc, #56]	@ (8016db8 <pbuf_copy+0x1a0>)
 8016d80:	4809      	ldr	r0, [pc, #36]	@ (8016da8 <pbuf_copy+0x190>)
 8016d82:	f007 fedb 	bl	801eb3c <iprintf>
 8016d86:	f06f 0305 	mvn.w	r3, #5
 8016d8a:	e004      	b.n	8016d96 <pbuf_copy+0x17e>
                 (p_to->next == NULL), return ERR_VAL;);
    }
  } while (p_from);
 8016d8c:	683b      	ldr	r3, [r7, #0]
 8016d8e:	2b00      	cmp	r3, #0
 8016d90:	f47f af61 	bne.w	8016c56 <pbuf_copy+0x3e>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy: end of chain reached.\n"));
  return ERR_OK;
 8016d94:	2300      	movs	r3, #0
}
 8016d96:	4618      	mov	r0, r3
 8016d98:	3718      	adds	r7, #24
 8016d9a:	46bd      	mov	sp, r7
 8016d9c:	bd80      	pop	{r7, pc}
 8016d9e:	bf00      	nop
 8016da0:	08023678 	.word	0x08023678
 8016da4:	08023948 	.word	0x08023948
 8016da8:	08023700 	.word	0x08023700
 8016dac:	08023978 	.word	0x08023978
 8016db0:	08023990 	.word	0x08023990
 8016db4:	080239ac 	.word	0x080239ac
 8016db8:	080239bc 	.word	0x080239bc

08016dbc <pbuf_copy_partial>:
 * @param offset offset into the packet buffer from where to begin copying len bytes
 * @return the number of bytes copied, or 0 on failure
 */
u16_t
pbuf_copy_partial(const struct pbuf *buf, void *dataptr, u16_t len, u16_t offset)
{
 8016dbc:	b580      	push	{r7, lr}
 8016dbe:	b088      	sub	sp, #32
 8016dc0:	af00      	add	r7, sp, #0
 8016dc2:	60f8      	str	r0, [r7, #12]
 8016dc4:	60b9      	str	r1, [r7, #8]
 8016dc6:	4611      	mov	r1, r2
 8016dc8:	461a      	mov	r2, r3
 8016dca:	460b      	mov	r3, r1
 8016dcc:	80fb      	strh	r3, [r7, #6]
 8016dce:	4613      	mov	r3, r2
 8016dd0:	80bb      	strh	r3, [r7, #4]
  const struct pbuf *p;
  u16_t left = 0;
 8016dd2:	2300      	movs	r3, #0
 8016dd4:	837b      	strh	r3, [r7, #26]
  u16_t buf_copy_len;
  u16_t copied_total = 0;
 8016dd6:	2300      	movs	r3, #0
 8016dd8:	82fb      	strh	r3, [r7, #22]

  LWIP_ERROR("pbuf_copy_partial: invalid buf", (buf != NULL), return 0;);
 8016dda:	68fb      	ldr	r3, [r7, #12]
 8016ddc:	2b00      	cmp	r3, #0
 8016dde:	d108      	bne.n	8016df2 <pbuf_copy_partial+0x36>
 8016de0:	4b2b      	ldr	r3, [pc, #172]	@ (8016e90 <pbuf_copy_partial+0xd4>)
 8016de2:	f240 420a 	movw	r2, #1034	@ 0x40a
 8016de6:	492b      	ldr	r1, [pc, #172]	@ (8016e94 <pbuf_copy_partial+0xd8>)
 8016de8:	482b      	ldr	r0, [pc, #172]	@ (8016e98 <pbuf_copy_partial+0xdc>)
 8016dea:	f007 fea7 	bl	801eb3c <iprintf>
 8016dee:	2300      	movs	r3, #0
 8016df0:	e04a      	b.n	8016e88 <pbuf_copy_partial+0xcc>
  LWIP_ERROR("pbuf_copy_partial: invalid dataptr", (dataptr != NULL), return 0;);
 8016df2:	68bb      	ldr	r3, [r7, #8]
 8016df4:	2b00      	cmp	r3, #0
 8016df6:	d108      	bne.n	8016e0a <pbuf_copy_partial+0x4e>
 8016df8:	4b25      	ldr	r3, [pc, #148]	@ (8016e90 <pbuf_copy_partial+0xd4>)
 8016dfa:	f240 420b 	movw	r2, #1035	@ 0x40b
 8016dfe:	4927      	ldr	r1, [pc, #156]	@ (8016e9c <pbuf_copy_partial+0xe0>)
 8016e00:	4825      	ldr	r0, [pc, #148]	@ (8016e98 <pbuf_copy_partial+0xdc>)
 8016e02:	f007 fe9b 	bl	801eb3c <iprintf>
 8016e06:	2300      	movs	r3, #0
 8016e08:	e03e      	b.n	8016e88 <pbuf_copy_partial+0xcc>

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 8016e0a:	68fb      	ldr	r3, [r7, #12]
 8016e0c:	61fb      	str	r3, [r7, #28]
 8016e0e:	e034      	b.n	8016e7a <pbuf_copy_partial+0xbe>
    if ((offset != 0) && (offset >= p->len)) {
 8016e10:	88bb      	ldrh	r3, [r7, #4]
 8016e12:	2b00      	cmp	r3, #0
 8016e14:	d00a      	beq.n	8016e2c <pbuf_copy_partial+0x70>
 8016e16:	69fb      	ldr	r3, [r7, #28]
 8016e18:	895b      	ldrh	r3, [r3, #10]
 8016e1a:	88ba      	ldrh	r2, [r7, #4]
 8016e1c:	429a      	cmp	r2, r3
 8016e1e:	d305      	bcc.n	8016e2c <pbuf_copy_partial+0x70>
      /* don't copy from this buffer -> on to the next */
      offset = (u16_t)(offset - p->len);
 8016e20:	69fb      	ldr	r3, [r7, #28]
 8016e22:	895b      	ldrh	r3, [r3, #10]
 8016e24:	88ba      	ldrh	r2, [r7, #4]
 8016e26:	1ad3      	subs	r3, r2, r3
 8016e28:	80bb      	strh	r3, [r7, #4]
 8016e2a:	e023      	b.n	8016e74 <pbuf_copy_partial+0xb8>
    } else {
      /* copy from this buffer. maybe only partially. */
      buf_copy_len = (u16_t)(p->len - offset);
 8016e2c:	69fb      	ldr	r3, [r7, #28]
 8016e2e:	895a      	ldrh	r2, [r3, #10]
 8016e30:	88bb      	ldrh	r3, [r7, #4]
 8016e32:	1ad3      	subs	r3, r2, r3
 8016e34:	833b      	strh	r3, [r7, #24]
      if (buf_copy_len > len) {
 8016e36:	8b3a      	ldrh	r2, [r7, #24]
 8016e38:	88fb      	ldrh	r3, [r7, #6]
 8016e3a:	429a      	cmp	r2, r3
 8016e3c:	d901      	bls.n	8016e42 <pbuf_copy_partial+0x86>
        buf_copy_len = len;
 8016e3e:	88fb      	ldrh	r3, [r7, #6]
 8016e40:	833b      	strh	r3, [r7, #24]
      }
      /* copy the necessary parts of the buffer */
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
 8016e42:	8b7b      	ldrh	r3, [r7, #26]
 8016e44:	68ba      	ldr	r2, [r7, #8]
 8016e46:	18d0      	adds	r0, r2, r3
 8016e48:	69fb      	ldr	r3, [r7, #28]
 8016e4a:	685a      	ldr	r2, [r3, #4]
 8016e4c:	88bb      	ldrh	r3, [r7, #4]
 8016e4e:	4413      	add	r3, r2
 8016e50:	8b3a      	ldrh	r2, [r7, #24]
 8016e52:	4619      	mov	r1, r3
 8016e54:	f008 f93e 	bl	801f0d4 <memcpy>
      copied_total = (u16_t)(copied_total + buf_copy_len);
 8016e58:	8afa      	ldrh	r2, [r7, #22]
 8016e5a:	8b3b      	ldrh	r3, [r7, #24]
 8016e5c:	4413      	add	r3, r2
 8016e5e:	82fb      	strh	r3, [r7, #22]
      left = (u16_t)(left + buf_copy_len);
 8016e60:	8b7a      	ldrh	r2, [r7, #26]
 8016e62:	8b3b      	ldrh	r3, [r7, #24]
 8016e64:	4413      	add	r3, r2
 8016e66:	837b      	strh	r3, [r7, #26]
      len = (u16_t)(len - buf_copy_len);
 8016e68:	88fa      	ldrh	r2, [r7, #6]
 8016e6a:	8b3b      	ldrh	r3, [r7, #24]
 8016e6c:	1ad3      	subs	r3, r2, r3
 8016e6e:	80fb      	strh	r3, [r7, #6]
      offset = 0;
 8016e70:	2300      	movs	r3, #0
 8016e72:	80bb      	strh	r3, [r7, #4]
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 8016e74:	69fb      	ldr	r3, [r7, #28]
 8016e76:	681b      	ldr	r3, [r3, #0]
 8016e78:	61fb      	str	r3, [r7, #28]
 8016e7a:	88fb      	ldrh	r3, [r7, #6]
 8016e7c:	2b00      	cmp	r3, #0
 8016e7e:	d002      	beq.n	8016e86 <pbuf_copy_partial+0xca>
 8016e80:	69fb      	ldr	r3, [r7, #28]
 8016e82:	2b00      	cmp	r3, #0
 8016e84:	d1c4      	bne.n	8016e10 <pbuf_copy_partial+0x54>
    }
  }
  return copied_total;
 8016e86:	8afb      	ldrh	r3, [r7, #22]
}
 8016e88:	4618      	mov	r0, r3
 8016e8a:	3720      	adds	r7, #32
 8016e8c:	46bd      	mov	sp, r7
 8016e8e:	bd80      	pop	{r7, pc}
 8016e90:	08023678 	.word	0x08023678
 8016e94:	080239e8 	.word	0x080239e8
 8016e98:	08023700 	.word	0x08023700
 8016e9c:	08023a08 	.word	0x08023a08

08016ea0 <pbuf_clone>:
 *
 * @return a new pbuf or NULL if allocation fails
 */
struct pbuf *
pbuf_clone(pbuf_layer layer, pbuf_type type, struct pbuf *p)
{
 8016ea0:	b580      	push	{r7, lr}
 8016ea2:	b084      	sub	sp, #16
 8016ea4:	af00      	add	r7, sp, #0
 8016ea6:	4603      	mov	r3, r0
 8016ea8:	603a      	str	r2, [r7, #0]
 8016eaa:	71fb      	strb	r3, [r7, #7]
 8016eac:	460b      	mov	r3, r1
 8016eae:	80bb      	strh	r3, [r7, #4]
  struct pbuf *q;
  err_t err;
  q = pbuf_alloc(layer, p->tot_len, type);
 8016eb0:	683b      	ldr	r3, [r7, #0]
 8016eb2:	8919      	ldrh	r1, [r3, #8]
 8016eb4:	88ba      	ldrh	r2, [r7, #4]
 8016eb6:	79fb      	ldrb	r3, [r7, #7]
 8016eb8:	4618      	mov	r0, r3
 8016eba:	f7ff faa5 	bl	8016408 <pbuf_alloc>
 8016ebe:	60f8      	str	r0, [r7, #12]
  if (q == NULL) {
 8016ec0:	68fb      	ldr	r3, [r7, #12]
 8016ec2:	2b00      	cmp	r3, #0
 8016ec4:	d101      	bne.n	8016eca <pbuf_clone+0x2a>
    return NULL;
 8016ec6:	2300      	movs	r3, #0
 8016ec8:	e011      	b.n	8016eee <pbuf_clone+0x4e>
  }
  err = pbuf_copy(q, p);
 8016eca:	6839      	ldr	r1, [r7, #0]
 8016ecc:	68f8      	ldr	r0, [r7, #12]
 8016ece:	f7ff fea3 	bl	8016c18 <pbuf_copy>
 8016ed2:	4603      	mov	r3, r0
 8016ed4:	72fb      	strb	r3, [r7, #11]
  LWIP_UNUSED_ARG(err); /* in case of LWIP_NOASSERT */
  LWIP_ASSERT("pbuf_copy failed", err == ERR_OK);
 8016ed6:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8016eda:	2b00      	cmp	r3, #0
 8016edc:	d006      	beq.n	8016eec <pbuf_clone+0x4c>
 8016ede:	4b06      	ldr	r3, [pc, #24]	@ (8016ef8 <pbuf_clone+0x58>)
 8016ee0:	f240 5224 	movw	r2, #1316	@ 0x524
 8016ee4:	4905      	ldr	r1, [pc, #20]	@ (8016efc <pbuf_clone+0x5c>)
 8016ee6:	4806      	ldr	r0, [pc, #24]	@ (8016f00 <pbuf_clone+0x60>)
 8016ee8:	f007 fe28 	bl	801eb3c <iprintf>
  return q;
 8016eec:	68fb      	ldr	r3, [r7, #12]
}
 8016eee:	4618      	mov	r0, r3
 8016ef0:	3710      	adds	r7, #16
 8016ef2:	46bd      	mov	sp, r7
 8016ef4:	bd80      	pop	{r7, pc}
 8016ef6:	bf00      	nop
 8016ef8:	08023678 	.word	0x08023678
 8016efc:	08023b14 	.word	0x08023b14
 8016f00:	08023700 	.word	0x08023700

08016f04 <sys_mbox_new>:
#endif

/*-----------------------------------------------------------------------------------*/
//  Creates an empty mailbox.
err_t sys_mbox_new(sys_mbox_t *mbox, int size)
{
 8016f04:	b580      	push	{r7, lr}
 8016f06:	b082      	sub	sp, #8
 8016f08:	af00      	add	r7, sp, #0
 8016f0a:	6078      	str	r0, [r7, #4]
 8016f0c:	6039      	str	r1, [r7, #0]
#if (osCMSIS < 0x20000U)
  osMessageQDef(QUEUE, size, void *);
  *mbox = osMessageCreate(osMessageQ(QUEUE), NULL);
#else
  *mbox = osMessageQueueNew(size, sizeof(void *), NULL);
 8016f0e:	683b      	ldr	r3, [r7, #0]
 8016f10:	2200      	movs	r2, #0
 8016f12:	2104      	movs	r1, #4
 8016f14:	4618      	mov	r0, r3
 8016f16:	f7f8 fa0b 	bl	800f330 <osMessageQueueNew>
 8016f1a:	4602      	mov	r2, r0
 8016f1c:	687b      	ldr	r3, [r7, #4]
 8016f1e:	601a      	str	r2, [r3, #0]
  if(lwip_stats.sys.mbox.max < lwip_stats.sys.mbox.used)
  {
    lwip_stats.sys.mbox.max = lwip_stats.sys.mbox.used;
  }
#endif /* SYS_STATS */
  if(*mbox == NULL)
 8016f20:	687b      	ldr	r3, [r7, #4]
 8016f22:	681b      	ldr	r3, [r3, #0]
 8016f24:	2b00      	cmp	r3, #0
 8016f26:	d102      	bne.n	8016f2e <sys_mbox_new+0x2a>
    return ERR_MEM;
 8016f28:	f04f 33ff 	mov.w	r3, #4294967295
 8016f2c:	e000      	b.n	8016f30 <sys_mbox_new+0x2c>

  return ERR_OK;
 8016f2e:	2300      	movs	r3, #0
}
 8016f30:	4618      	mov	r0, r3
 8016f32:	3708      	adds	r7, #8
 8016f34:	46bd      	mov	sp, r7
 8016f36:	bd80      	pop	{r7, pc}

08016f38 <sys_mbox_trypost>:


/*-----------------------------------------------------------------------------------*/
//   Try to post the "msg" to the mailbox.
err_t sys_mbox_trypost(sys_mbox_t *mbox, void *msg)
{
 8016f38:	b580      	push	{r7, lr}
 8016f3a:	b084      	sub	sp, #16
 8016f3c:	af00      	add	r7, sp, #0
 8016f3e:	6078      	str	r0, [r7, #4]
 8016f40:	6039      	str	r1, [r7, #0]
  err_t result;
#if (osCMSIS < 0x20000U)
  if(osMessagePut(*mbox, (uint32_t)msg, 0) == osOK)
#else
  if(osMessageQueuePut(*mbox, &msg, 0, 0) == osOK)
 8016f42:	687b      	ldr	r3, [r7, #4]
 8016f44:	6818      	ldr	r0, [r3, #0]
 8016f46:	4639      	mov	r1, r7
 8016f48:	2300      	movs	r3, #0
 8016f4a:	2200      	movs	r2, #0
 8016f4c:	f7f8 fa64 	bl	800f418 <osMessageQueuePut>
 8016f50:	4603      	mov	r3, r0
 8016f52:	2b00      	cmp	r3, #0
 8016f54:	d102      	bne.n	8016f5c <sys_mbox_trypost+0x24>
#endif
  {
    result = ERR_OK;
 8016f56:	2300      	movs	r3, #0
 8016f58:	73fb      	strb	r3, [r7, #15]
 8016f5a:	e001      	b.n	8016f60 <sys_mbox_trypost+0x28>
  }
  else
  {
    // could not post, queue must be full
    result = ERR_MEM;
 8016f5c:	23ff      	movs	r3, #255	@ 0xff
 8016f5e:	73fb      	strb	r3, [r7, #15]
#if SYS_STATS
    lwip_stats.sys.mbox.err++;
#endif /* SYS_STATS */
  }

  return result;
 8016f60:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8016f64:	4618      	mov	r0, r3
 8016f66:	3710      	adds	r7, #16
 8016f68:	46bd      	mov	sp, r7
 8016f6a:	bd80      	pop	{r7, pc}

08016f6c <sys_arch_mbox_fetch>:

  Note that a function with a similar name, sys_mbox_fetch(), is
  implemented by lwIP.
*/
u32_t sys_arch_mbox_fetch(sys_mbox_t *mbox, void **msg, u32_t timeout)
{
 8016f6c:	b580      	push	{r7, lr}
 8016f6e:	b086      	sub	sp, #24
 8016f70:	af00      	add	r7, sp, #0
 8016f72:	60f8      	str	r0, [r7, #12]
 8016f74:	60b9      	str	r1, [r7, #8]
 8016f76:	607a      	str	r2, [r7, #4]
#if (osCMSIS < 0x20000U)
  osEvent event;
  uint32_t starttime = osKernelSysTick();
#else
  osStatus_t status;
  uint32_t starttime = osKernelGetTickCount();
 8016f78:	f7f7 feea 	bl	800ed50 <osKernelGetTickCount>
 8016f7c:	6178      	str	r0, [r7, #20]
#endif
  if(timeout != 0)
 8016f7e:	687b      	ldr	r3, [r7, #4]
 8016f80:	2b00      	cmp	r3, #0
 8016f82:	d013      	beq.n	8016fac <sys_arch_mbox_fetch+0x40>
    {
      *msg = (void *)event.value.v;
      return (osKernelSysTick() - starttime);
    }
#else
    status = osMessageQueueGet(*mbox, msg, 0, timeout);
 8016f84:	68fb      	ldr	r3, [r7, #12]
 8016f86:	6818      	ldr	r0, [r3, #0]
 8016f88:	687b      	ldr	r3, [r7, #4]
 8016f8a:	2200      	movs	r2, #0
 8016f8c:	68b9      	ldr	r1, [r7, #8]
 8016f8e:	f7f8 faa3 	bl	800f4d8 <osMessageQueueGet>
 8016f92:	6138      	str	r0, [r7, #16]
    if (status == osOK)
 8016f94:	693b      	ldr	r3, [r7, #16]
 8016f96:	2b00      	cmp	r3, #0
 8016f98:	d105      	bne.n	8016fa6 <sys_arch_mbox_fetch+0x3a>
    {
      return (osKernelGetTickCount() - starttime);
 8016f9a:	f7f7 fed9 	bl	800ed50 <osKernelGetTickCount>
 8016f9e:	4602      	mov	r2, r0
 8016fa0:	697b      	ldr	r3, [r7, #20]
 8016fa2:	1ad3      	subs	r3, r2, r3
 8016fa4:	e00f      	b.n	8016fc6 <sys_arch_mbox_fetch+0x5a>
    }
#endif
    else
    {
      return SYS_ARCH_TIMEOUT;
 8016fa6:	f04f 33ff 	mov.w	r3, #4294967295
 8016faa:	e00c      	b.n	8016fc6 <sys_arch_mbox_fetch+0x5a>
#if (osCMSIS < 0x20000U)
    event = osMessageGet (*mbox, osWaitForever);
    *msg = (void *)event.value.v;
    return (osKernelSysTick() - starttime);
#else
    osMessageQueueGet(*mbox, msg, 0, osWaitForever );
 8016fac:	68fb      	ldr	r3, [r7, #12]
 8016fae:	6818      	ldr	r0, [r3, #0]
 8016fb0:	f04f 33ff 	mov.w	r3, #4294967295
 8016fb4:	2200      	movs	r2, #0
 8016fb6:	68b9      	ldr	r1, [r7, #8]
 8016fb8:	f7f8 fa8e 	bl	800f4d8 <osMessageQueueGet>
    return (osKernelGetTickCount() - starttime);
 8016fbc:	f7f7 fec8 	bl	800ed50 <osKernelGetTickCount>
 8016fc0:	4602      	mov	r2, r0
 8016fc2:	697b      	ldr	r3, [r7, #20]
 8016fc4:	1ad3      	subs	r3, r2, r3
#endif
  }
}
 8016fc6:	4618      	mov	r0, r3
 8016fc8:	3718      	adds	r7, #24
 8016fca:	46bd      	mov	sp, r7
 8016fcc:	bd80      	pop	{r7, pc}

08016fce <sys_mbox_valid>:
    return SYS_MBOX_EMPTY;
  }
}
/*----------------------------------------------------------------------------------*/
int sys_mbox_valid(sys_mbox_t *mbox)
{
 8016fce:	b480      	push	{r7}
 8016fd0:	b083      	sub	sp, #12
 8016fd2:	af00      	add	r7, sp, #0
 8016fd4:	6078      	str	r0, [r7, #4]
  if (*mbox == SYS_MBOX_NULL)
 8016fd6:	687b      	ldr	r3, [r7, #4]
 8016fd8:	681b      	ldr	r3, [r3, #0]
 8016fda:	2b00      	cmp	r3, #0
 8016fdc:	d101      	bne.n	8016fe2 <sys_mbox_valid+0x14>
    return 0;
 8016fde:	2300      	movs	r3, #0
 8016fe0:	e000      	b.n	8016fe4 <sys_mbox_valid+0x16>
  else
    return 1;
 8016fe2:	2301      	movs	r3, #1
}
 8016fe4:	4618      	mov	r0, r3
 8016fe6:	370c      	adds	r7, #12
 8016fe8:	46bd      	mov	sp, r7
 8016fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016fee:	4770      	bx	lr

08016ff0 <sys_init>:
#else
osMutexId_t lwip_sys_mutex;
#endif
// Initialize sys arch
void sys_init(void)
{
 8016ff0:	b580      	push	{r7, lr}
 8016ff2:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  lwip_sys_mutex = osMutexCreate(osMutex(lwip_sys_mutex));
#else
  lwip_sys_mutex = osMutexNew(NULL);
 8016ff4:	2000      	movs	r0, #0
 8016ff6:	f7f7 ff6d 	bl	800eed4 <osMutexNew>
 8016ffa:	4603      	mov	r3, r0
 8016ffc:	4a01      	ldr	r2, [pc, #4]	@ (8017004 <sys_init+0x14>)
 8016ffe:	6013      	str	r3, [r2, #0]
#endif
}
 8017000:	bf00      	nop
 8017002:	bd80      	pop	{r7, pc}
 8017004:	2401ca30 	.word	0x2401ca30

08017008 <sys_mutex_new>:
                                      /* Mutexes*/
/*-----------------------------------------------------------------------------------*/
/*-----------------------------------------------------------------------------------*/
#if LWIP_COMPAT_MUTEX == 0
/* Create a new mutex*/
err_t sys_mutex_new(sys_mutex_t *mutex) {
 8017008:	b580      	push	{r7, lr}
 801700a:	b082      	sub	sp, #8
 801700c:	af00      	add	r7, sp, #0
 801700e:	6078      	str	r0, [r7, #4]

#if (osCMSIS < 0x20000U)
  osMutexDef(MUTEX);
  *mutex = osMutexCreate(osMutex(MUTEX));
#else
  *mutex = osMutexNew(NULL);
 8017010:	2000      	movs	r0, #0
 8017012:	f7f7 ff5f 	bl	800eed4 <osMutexNew>
 8017016:	4602      	mov	r2, r0
 8017018:	687b      	ldr	r3, [r7, #4]
 801701a:	601a      	str	r2, [r3, #0]
#endif

  if(*mutex == NULL)
 801701c:	687b      	ldr	r3, [r7, #4]
 801701e:	681b      	ldr	r3, [r3, #0]
 8017020:	2b00      	cmp	r3, #0
 8017022:	d102      	bne.n	801702a <sys_mutex_new+0x22>
  {
#if SYS_STATS
    ++lwip_stats.sys.mutex.err;
#endif /* SYS_STATS */
    return ERR_MEM;
 8017024:	f04f 33ff 	mov.w	r3, #4294967295
 8017028:	e000      	b.n	801702c <sys_mutex_new+0x24>
  ++lwip_stats.sys.mutex.used;
  if (lwip_stats.sys.mutex.max < lwip_stats.sys.mutex.used) {
    lwip_stats.sys.mutex.max = lwip_stats.sys.mutex.used;
  }
#endif /* SYS_STATS */
  return ERR_OK;
 801702a:	2300      	movs	r3, #0
}
 801702c:	4618      	mov	r0, r3
 801702e:	3708      	adds	r7, #8
 8017030:	46bd      	mov	sp, r7
 8017032:	bd80      	pop	{r7, pc}

08017034 <sys_mutex_lock>:
  osMutexDelete(*mutex);
}
/*-----------------------------------------------------------------------------------*/
/* Lock a mutex*/
void sys_mutex_lock(sys_mutex_t *mutex)
{
 8017034:	b580      	push	{r7, lr}
 8017036:	b082      	sub	sp, #8
 8017038:	af00      	add	r7, sp, #0
 801703a:	6078      	str	r0, [r7, #4]
#if (osCMSIS < 0x20000U)
  osMutexWait(*mutex, osWaitForever);
#else
  osMutexAcquire(*mutex, osWaitForever);
 801703c:	687b      	ldr	r3, [r7, #4]
 801703e:	681b      	ldr	r3, [r3, #0]
 8017040:	f04f 31ff 	mov.w	r1, #4294967295
 8017044:	4618      	mov	r0, r3
 8017046:	f7f7 ffcb 	bl	800efe0 <osMutexAcquire>
#endif
}
 801704a:	bf00      	nop
 801704c:	3708      	adds	r7, #8
 801704e:	46bd      	mov	sp, r7
 8017050:	bd80      	pop	{r7, pc}

08017052 <sys_mutex_unlock>:

/*-----------------------------------------------------------------------------------*/
/* Unlock a mutex*/
void sys_mutex_unlock(sys_mutex_t *mutex)
{
 8017052:	b580      	push	{r7, lr}
 8017054:	b082      	sub	sp, #8
 8017056:	af00      	add	r7, sp, #0
 8017058:	6078      	str	r0, [r7, #4]
  osMutexRelease(*mutex);
 801705a:	687b      	ldr	r3, [r7, #4]
 801705c:	681b      	ldr	r3, [r3, #0]
 801705e:	4618      	mov	r0, r3
 8017060:	f7f8 f809 	bl	800f076 <osMutexRelease>
}
 8017064:	bf00      	nop
 8017066:	3708      	adds	r7, #8
 8017068:	46bd      	mov	sp, r7
 801706a:	bd80      	pop	{r7, pc}

0801706c <sys_thread_new>:
  function "thread()". The "arg" argument will be passed as an argument to the
  thread() function. The id of the new thread is returned. Both the id and
  the priority are system dependent.
*/
sys_thread_t sys_thread_new(const char *name, lwip_thread_fn thread , void *arg, int stacksize, int prio)
{
 801706c:	b580      	push	{r7, lr}
 801706e:	b08e      	sub	sp, #56	@ 0x38
 8017070:	af00      	add	r7, sp, #0
 8017072:	60f8      	str	r0, [r7, #12]
 8017074:	60b9      	str	r1, [r7, #8]
 8017076:	607a      	str	r2, [r7, #4]
 8017078:	603b      	str	r3, [r7, #0]
#if (osCMSIS < 0x20000U)
  const osThreadDef_t os_thread_def = { (char *)name, (os_pthread)thread, (osPriority)prio, 0, stacksize};
  return osThreadCreate(&os_thread_def, arg);
#else
  const osThreadAttr_t attributes = {
 801707a:	f107 0314 	add.w	r3, r7, #20
 801707e:	2224      	movs	r2, #36	@ 0x24
 8017080:	2100      	movs	r1, #0
 8017082:	4618      	mov	r0, r3
 8017084:	f007 ff2a 	bl	801eedc <memset>
 8017088:	68fb      	ldr	r3, [r7, #12]
 801708a:	617b      	str	r3, [r7, #20]
 801708c:	683b      	ldr	r3, [r7, #0]
 801708e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8017090:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8017092:	62fb      	str	r3, [r7, #44]	@ 0x2c
                        .name = name,
                        .stack_size = stacksize,
                        .priority = (osPriority_t)prio,
                      };
  return osThreadNew(thread, arg, &attributes);
 8017094:	f107 0314 	add.w	r3, r7, #20
 8017098:	461a      	mov	r2, r3
 801709a:	6879      	ldr	r1, [r7, #4]
 801709c:	68b8      	ldr	r0, [r7, #8]
 801709e:	f7f7 fe6c 	bl	800ed7a <osThreadNew>
 80170a2:	4603      	mov	r3, r0
#endif
}
 80170a4:	4618      	mov	r0, r3
 80170a6:	3738      	adds	r7, #56	@ 0x38
 80170a8:	46bd      	mov	sp, r7
 80170aa:	bd80      	pop	{r7, pc}

080170ac <sys_arch_protect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
sys_prot_t sys_arch_protect(void)
{
 80170ac:	b580      	push	{r7, lr}
 80170ae:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  osMutexWait(lwip_sys_mutex, osWaitForever);
#else
  osMutexAcquire(lwip_sys_mutex, osWaitForever);
 80170b0:	4b04      	ldr	r3, [pc, #16]	@ (80170c4 <sys_arch_protect+0x18>)
 80170b2:	681b      	ldr	r3, [r3, #0]
 80170b4:	f04f 31ff 	mov.w	r1, #4294967295
 80170b8:	4618      	mov	r0, r3
 80170ba:	f7f7 ff91 	bl	800efe0 <osMutexAcquire>
#endif
  return (sys_prot_t)1;
 80170be:	2301      	movs	r3, #1
}
 80170c0:	4618      	mov	r0, r3
 80170c2:	bd80      	pop	{r7, pc}
 80170c4:	2401ca30 	.word	0x2401ca30

080170c8 <sys_arch_unprotect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
void sys_arch_unprotect(sys_prot_t pval)
{
 80170c8:	b580      	push	{r7, lr}
 80170ca:	b082      	sub	sp, #8
 80170cc:	af00      	add	r7, sp, #0
 80170ce:	6078      	str	r0, [r7, #4]
  ( void ) pval;
  osMutexRelease(lwip_sys_mutex);
 80170d0:	4b04      	ldr	r3, [pc, #16]	@ (80170e4 <sys_arch_unprotect+0x1c>)
 80170d2:	681b      	ldr	r3, [r3, #0]
 80170d4:	4618      	mov	r0, r3
 80170d6:	f7f7 ffce 	bl	800f076 <osMutexRelease>
}
 80170da:	bf00      	nop
 80170dc:	3708      	adds	r7, #8
 80170de:	46bd      	mov	sp, r7
 80170e0:	bd80      	pop	{r7, pc}
 80170e2:	bf00      	nop
 80170e4:	2401ca30 	.word	0x2401ca30

080170e8 <tcp_init>:
/**
 * Initialize this module.
 */
void
tcp_init(void)
{
 80170e8:	b580      	push	{r7, lr}
 80170ea:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  tcp_port = TCP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 80170ec:	f005 fee4 	bl	801ceb8 <rand>
 80170f0:	4603      	mov	r3, r0
 80170f2:	b29b      	uxth	r3, r3
 80170f4:	f3c3 030d 	ubfx	r3, r3, #0, #14
 80170f8:	b29b      	uxth	r3, r3
 80170fa:	f5a3 4380 	sub.w	r3, r3, #16384	@ 0x4000
 80170fe:	b29a      	uxth	r2, r3
 8017100:	4b01      	ldr	r3, [pc, #4]	@ (8017108 <tcp_init+0x20>)
 8017102:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 8017104:	bf00      	nop
 8017106:	bd80      	pop	{r7, pc}
 8017108:	24000090 	.word	0x24000090

0801710c <tcp_free>:

/** Free a tcp pcb */
void
tcp_free(struct tcp_pcb *pcb)
{
 801710c:	b580      	push	{r7, lr}
 801710e:	b082      	sub	sp, #8
 8017110:	af00      	add	r7, sp, #0
 8017112:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 8017114:	687b      	ldr	r3, [r7, #4]
 8017116:	7d1b      	ldrb	r3, [r3, #20]
 8017118:	2b01      	cmp	r3, #1
 801711a:	d105      	bne.n	8017128 <tcp_free+0x1c>
 801711c:	4b06      	ldr	r3, [pc, #24]	@ (8017138 <tcp_free+0x2c>)
 801711e:	22d4      	movs	r2, #212	@ 0xd4
 8017120:	4906      	ldr	r1, [pc, #24]	@ (801713c <tcp_free+0x30>)
 8017122:	4807      	ldr	r0, [pc, #28]	@ (8017140 <tcp_free+0x34>)
 8017124:	f007 fd0a 	bl	801eb3c <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB, pcb);
 8017128:	6879      	ldr	r1, [r7, #4]
 801712a:	2001      	movs	r0, #1
 801712c:	f7fe fe42 	bl	8015db4 <memp_free>
}
 8017130:	bf00      	nop
 8017132:	3708      	adds	r7, #8
 8017134:	46bd      	mov	sp, r7
 8017136:	bd80      	pop	{r7, pc}
 8017138:	08023ba0 	.word	0x08023ba0
 801713c:	08023bf8 	.word	0x08023bf8
 8017140:	08023c0c 	.word	0x08023c0c

08017144 <tcp_free_listen>:

/** Free a tcp listen pcb */
static void
tcp_free_listen(struct tcp_pcb *pcb)
{
 8017144:	b580      	push	{r7, lr}
 8017146:	b082      	sub	sp, #8
 8017148:	af00      	add	r7, sp, #0
 801714a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free_listen: !LISTEN", pcb->state != LISTEN);
 801714c:	687b      	ldr	r3, [r7, #4]
 801714e:	7d1b      	ldrb	r3, [r3, #20]
 8017150:	2b01      	cmp	r3, #1
 8017152:	d105      	bne.n	8017160 <tcp_free_listen+0x1c>
 8017154:	4b06      	ldr	r3, [pc, #24]	@ (8017170 <tcp_free_listen+0x2c>)
 8017156:	22df      	movs	r2, #223	@ 0xdf
 8017158:	4906      	ldr	r1, [pc, #24]	@ (8017174 <tcp_free_listen+0x30>)
 801715a:	4807      	ldr	r0, [pc, #28]	@ (8017178 <tcp_free_listen+0x34>)
 801715c:	f007 fcee 	bl	801eb3c <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB_LISTEN, pcb);
 8017160:	6879      	ldr	r1, [r7, #4]
 8017162:	2002      	movs	r0, #2
 8017164:	f7fe fe26 	bl	8015db4 <memp_free>
}
 8017168:	bf00      	nop
 801716a:	3708      	adds	r7, #8
 801716c:	46bd      	mov	sp, r7
 801716e:	bd80      	pop	{r7, pc}
 8017170:	08023ba0 	.word	0x08023ba0
 8017174:	08023c34 	.word	0x08023c34
 8017178:	08023c0c 	.word	0x08023c0c

0801717c <tcp_tmr>:
/**
 * Called periodically to dispatch TCP timers.
 */
void
tcp_tmr(void)
{
 801717c:	b580      	push	{r7, lr}
 801717e:	af00      	add	r7, sp, #0
  /* Call tcp_fasttmr() every 250 ms */
  tcp_fasttmr();
 8017180:	f000 fea4 	bl	8017ecc <tcp_fasttmr>

  if (++tcp_timer & 1) {
 8017184:	4b07      	ldr	r3, [pc, #28]	@ (80171a4 <tcp_tmr+0x28>)
 8017186:	781b      	ldrb	r3, [r3, #0]
 8017188:	3301      	adds	r3, #1
 801718a:	b2da      	uxtb	r2, r3
 801718c:	4b05      	ldr	r3, [pc, #20]	@ (80171a4 <tcp_tmr+0x28>)
 801718e:	701a      	strb	r2, [r3, #0]
 8017190:	4b04      	ldr	r3, [pc, #16]	@ (80171a4 <tcp_tmr+0x28>)
 8017192:	781b      	ldrb	r3, [r3, #0]
 8017194:	f003 0301 	and.w	r3, r3, #1
 8017198:	2b00      	cmp	r3, #0
 801719a:	d001      	beq.n	80171a0 <tcp_tmr+0x24>
    /* Call tcp_slowtmr() every 500 ms, i.e., every other timer
       tcp_tmr() is called. */
    tcp_slowtmr();
 801719c:	f000 fb54 	bl	8017848 <tcp_slowtmr>
  }
}
 80171a0:	bf00      	nop
 80171a2:	bd80      	pop	{r7, pc}
 80171a4:	2401ca49 	.word	0x2401ca49

080171a8 <tcp_remove_listener>:
/** Called when a listen pcb is closed. Iterates one pcb list and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_remove_listener(struct tcp_pcb *list, struct tcp_pcb_listen *lpcb)
{
 80171a8:	b580      	push	{r7, lr}
 80171aa:	b084      	sub	sp, #16
 80171ac:	af00      	add	r7, sp, #0
 80171ae:	6078      	str	r0, [r7, #4]
 80171b0:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;

  LWIP_ASSERT("tcp_remove_listener: invalid listener", lpcb != NULL);
 80171b2:	683b      	ldr	r3, [r7, #0]
 80171b4:	2b00      	cmp	r3, #0
 80171b6:	d105      	bne.n	80171c4 <tcp_remove_listener+0x1c>
 80171b8:	4b0d      	ldr	r3, [pc, #52]	@ (80171f0 <tcp_remove_listener+0x48>)
 80171ba:	22ff      	movs	r2, #255	@ 0xff
 80171bc:	490d      	ldr	r1, [pc, #52]	@ (80171f4 <tcp_remove_listener+0x4c>)
 80171be:	480e      	ldr	r0, [pc, #56]	@ (80171f8 <tcp_remove_listener+0x50>)
 80171c0:	f007 fcbc 	bl	801eb3c <iprintf>

  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 80171c4:	687b      	ldr	r3, [r7, #4]
 80171c6:	60fb      	str	r3, [r7, #12]
 80171c8:	e00a      	b.n	80171e0 <tcp_remove_listener+0x38>
    if (pcb->listener == lpcb) {
 80171ca:	68fb      	ldr	r3, [r7, #12]
 80171cc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80171ce:	683a      	ldr	r2, [r7, #0]
 80171d0:	429a      	cmp	r2, r3
 80171d2:	d102      	bne.n	80171da <tcp_remove_listener+0x32>
      pcb->listener = NULL;
 80171d4:	68fb      	ldr	r3, [r7, #12]
 80171d6:	2200      	movs	r2, #0
 80171d8:	67da      	str	r2, [r3, #124]	@ 0x7c
  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 80171da:	68fb      	ldr	r3, [r7, #12]
 80171dc:	68db      	ldr	r3, [r3, #12]
 80171de:	60fb      	str	r3, [r7, #12]
 80171e0:	68fb      	ldr	r3, [r7, #12]
 80171e2:	2b00      	cmp	r3, #0
 80171e4:	d1f1      	bne.n	80171ca <tcp_remove_listener+0x22>
    }
  }
}
 80171e6:	bf00      	nop
 80171e8:	bf00      	nop
 80171ea:	3710      	adds	r7, #16
 80171ec:	46bd      	mov	sp, r7
 80171ee:	bd80      	pop	{r7, pc}
 80171f0:	08023ba0 	.word	0x08023ba0
 80171f4:	08023c50 	.word	0x08023c50
 80171f8:	08023c0c 	.word	0x08023c0c

080171fc <tcp_listen_closed>:
/** Called when a listen pcb is closed. Iterates all pcb lists and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_listen_closed(struct tcp_pcb *pcb)
{
 80171fc:	b580      	push	{r7, lr}
 80171fe:	b084      	sub	sp, #16
 8017200:	af00      	add	r7, sp, #0
 8017202:	6078      	str	r0, [r7, #4]
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
  size_t i;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 8017204:	687b      	ldr	r3, [r7, #4]
 8017206:	2b00      	cmp	r3, #0
 8017208:	d106      	bne.n	8017218 <tcp_listen_closed+0x1c>
 801720a:	4b14      	ldr	r3, [pc, #80]	@ (801725c <tcp_listen_closed+0x60>)
 801720c:	f240 1211 	movw	r2, #273	@ 0x111
 8017210:	4913      	ldr	r1, [pc, #76]	@ (8017260 <tcp_listen_closed+0x64>)
 8017212:	4814      	ldr	r0, [pc, #80]	@ (8017264 <tcp_listen_closed+0x68>)
 8017214:	f007 fc92 	bl	801eb3c <iprintf>
  LWIP_ASSERT("pcb->state == LISTEN", pcb->state == LISTEN);
 8017218:	687b      	ldr	r3, [r7, #4]
 801721a:	7d1b      	ldrb	r3, [r3, #20]
 801721c:	2b01      	cmp	r3, #1
 801721e:	d006      	beq.n	801722e <tcp_listen_closed+0x32>
 8017220:	4b0e      	ldr	r3, [pc, #56]	@ (801725c <tcp_listen_closed+0x60>)
 8017222:	f44f 7289 	mov.w	r2, #274	@ 0x112
 8017226:	4910      	ldr	r1, [pc, #64]	@ (8017268 <tcp_listen_closed+0x6c>)
 8017228:	480e      	ldr	r0, [pc, #56]	@ (8017264 <tcp_listen_closed+0x68>)
 801722a:	f007 fc87 	bl	801eb3c <iprintf>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 801722e:	2301      	movs	r3, #1
 8017230:	60fb      	str	r3, [r7, #12]
 8017232:	e00b      	b.n	801724c <tcp_listen_closed+0x50>
    tcp_remove_listener(*tcp_pcb_lists[i], (struct tcp_pcb_listen *)pcb);
 8017234:	4a0d      	ldr	r2, [pc, #52]	@ (801726c <tcp_listen_closed+0x70>)
 8017236:	68fb      	ldr	r3, [r7, #12]
 8017238:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801723c:	681b      	ldr	r3, [r3, #0]
 801723e:	6879      	ldr	r1, [r7, #4]
 8017240:	4618      	mov	r0, r3
 8017242:	f7ff ffb1 	bl	80171a8 <tcp_remove_listener>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 8017246:	68fb      	ldr	r3, [r7, #12]
 8017248:	3301      	adds	r3, #1
 801724a:	60fb      	str	r3, [r7, #12]
 801724c:	68fb      	ldr	r3, [r7, #12]
 801724e:	2b03      	cmp	r3, #3
 8017250:	d9f0      	bls.n	8017234 <tcp_listen_closed+0x38>
  }
#endif
  LWIP_UNUSED_ARG(pcb);
}
 8017252:	bf00      	nop
 8017254:	bf00      	nop
 8017256:	3710      	adds	r7, #16
 8017258:	46bd      	mov	sp, r7
 801725a:	bd80      	pop	{r7, pc}
 801725c:	08023ba0 	.word	0x08023ba0
 8017260:	08023c78 	.word	0x08023c78
 8017264:	08023c0c 	.word	0x08023c0c
 8017268:	08023c84 	.word	0x08023c84
 801726c:	0802582c 	.word	0x0802582c

08017270 <tcp_close_shutdown>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
static err_t
tcp_close_shutdown(struct tcp_pcb *pcb, u8_t rst_on_unacked_data)
{
 8017270:	b5b0      	push	{r4, r5, r7, lr}
 8017272:	b088      	sub	sp, #32
 8017274:	af04      	add	r7, sp, #16
 8017276:	6078      	str	r0, [r7, #4]
 8017278:	460b      	mov	r3, r1
 801727a:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("tcp_close_shutdown: invalid pcb", pcb != NULL);
 801727c:	687b      	ldr	r3, [r7, #4]
 801727e:	2b00      	cmp	r3, #0
 8017280:	d106      	bne.n	8017290 <tcp_close_shutdown+0x20>
 8017282:	4b63      	ldr	r3, [pc, #396]	@ (8017410 <tcp_close_shutdown+0x1a0>)
 8017284:	f44f 72af 	mov.w	r2, #350	@ 0x15e
 8017288:	4962      	ldr	r1, [pc, #392]	@ (8017414 <tcp_close_shutdown+0x1a4>)
 801728a:	4863      	ldr	r0, [pc, #396]	@ (8017418 <tcp_close_shutdown+0x1a8>)
 801728c:	f007 fc56 	bl	801eb3c <iprintf>

  if (rst_on_unacked_data && ((pcb->state == ESTABLISHED) || (pcb->state == CLOSE_WAIT))) {
 8017290:	78fb      	ldrb	r3, [r7, #3]
 8017292:	2b00      	cmp	r3, #0
 8017294:	d066      	beq.n	8017364 <tcp_close_shutdown+0xf4>
 8017296:	687b      	ldr	r3, [r7, #4]
 8017298:	7d1b      	ldrb	r3, [r3, #20]
 801729a:	2b04      	cmp	r3, #4
 801729c:	d003      	beq.n	80172a6 <tcp_close_shutdown+0x36>
 801729e:	687b      	ldr	r3, [r7, #4]
 80172a0:	7d1b      	ldrb	r3, [r3, #20]
 80172a2:	2b07      	cmp	r3, #7
 80172a4:	d15e      	bne.n	8017364 <tcp_close_shutdown+0xf4>
    if ((pcb->refused_data != NULL) || (pcb->rcv_wnd != TCP_WND_MAX(pcb))) {
 80172a6:	687b      	ldr	r3, [r7, #4]
 80172a8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80172aa:	2b00      	cmp	r3, #0
 80172ac:	d104      	bne.n	80172b8 <tcp_close_shutdown+0x48>
 80172ae:	687b      	ldr	r3, [r7, #4]
 80172b0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80172b2:	f5b3 6f06 	cmp.w	r3, #2144	@ 0x860
 80172b6:	d055      	beq.n	8017364 <tcp_close_shutdown+0xf4>
      /* Not all data received by application, send RST to tell the remote
         side about this. */
      LWIP_ASSERT("pcb->flags & TF_RXCLOSED", pcb->flags & TF_RXCLOSED);
 80172b8:	687b      	ldr	r3, [r7, #4]
 80172ba:	8b5b      	ldrh	r3, [r3, #26]
 80172bc:	f003 0310 	and.w	r3, r3, #16
 80172c0:	2b00      	cmp	r3, #0
 80172c2:	d106      	bne.n	80172d2 <tcp_close_shutdown+0x62>
 80172c4:	4b52      	ldr	r3, [pc, #328]	@ (8017410 <tcp_close_shutdown+0x1a0>)
 80172c6:	f44f 72b2 	mov.w	r2, #356	@ 0x164
 80172ca:	4954      	ldr	r1, [pc, #336]	@ (801741c <tcp_close_shutdown+0x1ac>)
 80172cc:	4852      	ldr	r0, [pc, #328]	@ (8017418 <tcp_close_shutdown+0x1a8>)
 80172ce:	f007 fc35 	bl	801eb3c <iprintf>

      /* don't call tcp_abort here: we must not deallocate the pcb since
         that might not be expected when calling tcp_close */
      tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 80172d2:	687b      	ldr	r3, [r7, #4]
 80172d4:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 80172d6:	687b      	ldr	r3, [r7, #4]
 80172d8:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 80172da:	687d      	ldr	r5, [r7, #4]
 80172dc:	687b      	ldr	r3, [r7, #4]
 80172de:	3304      	adds	r3, #4
 80172e0:	687a      	ldr	r2, [r7, #4]
 80172e2:	8ad2      	ldrh	r2, [r2, #22]
 80172e4:	6879      	ldr	r1, [r7, #4]
 80172e6:	8b09      	ldrh	r1, [r1, #24]
 80172e8:	9102      	str	r1, [sp, #8]
 80172ea:	9201      	str	r2, [sp, #4]
 80172ec:	9300      	str	r3, [sp, #0]
 80172ee:	462b      	mov	r3, r5
 80172f0:	4622      	mov	r2, r4
 80172f2:	4601      	mov	r1, r0
 80172f4:	6878      	ldr	r0, [r7, #4]
 80172f6:	f004 fe8d 	bl	801c014 <tcp_rst>
              pcb->local_port, pcb->remote_port);

      tcp_pcb_purge(pcb);
 80172fa:	6878      	ldr	r0, [r7, #4]
 80172fc:	f001 f8c8 	bl	8018490 <tcp_pcb_purge>
      TCP_RMV_ACTIVE(pcb);
 8017300:	4b47      	ldr	r3, [pc, #284]	@ (8017420 <tcp_close_shutdown+0x1b0>)
 8017302:	681b      	ldr	r3, [r3, #0]
 8017304:	687a      	ldr	r2, [r7, #4]
 8017306:	429a      	cmp	r2, r3
 8017308:	d105      	bne.n	8017316 <tcp_close_shutdown+0xa6>
 801730a:	4b45      	ldr	r3, [pc, #276]	@ (8017420 <tcp_close_shutdown+0x1b0>)
 801730c:	681b      	ldr	r3, [r3, #0]
 801730e:	68db      	ldr	r3, [r3, #12]
 8017310:	4a43      	ldr	r2, [pc, #268]	@ (8017420 <tcp_close_shutdown+0x1b0>)
 8017312:	6013      	str	r3, [r2, #0]
 8017314:	e013      	b.n	801733e <tcp_close_shutdown+0xce>
 8017316:	4b42      	ldr	r3, [pc, #264]	@ (8017420 <tcp_close_shutdown+0x1b0>)
 8017318:	681b      	ldr	r3, [r3, #0]
 801731a:	60fb      	str	r3, [r7, #12]
 801731c:	e00c      	b.n	8017338 <tcp_close_shutdown+0xc8>
 801731e:	68fb      	ldr	r3, [r7, #12]
 8017320:	68db      	ldr	r3, [r3, #12]
 8017322:	687a      	ldr	r2, [r7, #4]
 8017324:	429a      	cmp	r2, r3
 8017326:	d104      	bne.n	8017332 <tcp_close_shutdown+0xc2>
 8017328:	687b      	ldr	r3, [r7, #4]
 801732a:	68da      	ldr	r2, [r3, #12]
 801732c:	68fb      	ldr	r3, [r7, #12]
 801732e:	60da      	str	r2, [r3, #12]
 8017330:	e005      	b.n	801733e <tcp_close_shutdown+0xce>
 8017332:	68fb      	ldr	r3, [r7, #12]
 8017334:	68db      	ldr	r3, [r3, #12]
 8017336:	60fb      	str	r3, [r7, #12]
 8017338:	68fb      	ldr	r3, [r7, #12]
 801733a:	2b00      	cmp	r3, #0
 801733c:	d1ef      	bne.n	801731e <tcp_close_shutdown+0xae>
 801733e:	687b      	ldr	r3, [r7, #4]
 8017340:	2200      	movs	r2, #0
 8017342:	60da      	str	r2, [r3, #12]
 8017344:	4b37      	ldr	r3, [pc, #220]	@ (8017424 <tcp_close_shutdown+0x1b4>)
 8017346:	2201      	movs	r2, #1
 8017348:	701a      	strb	r2, [r3, #0]
      /* Deallocate the pcb since we already sent a RST for it */
      if (tcp_input_pcb == pcb) {
 801734a:	4b37      	ldr	r3, [pc, #220]	@ (8017428 <tcp_close_shutdown+0x1b8>)
 801734c:	681b      	ldr	r3, [r3, #0]
 801734e:	687a      	ldr	r2, [r7, #4]
 8017350:	429a      	cmp	r2, r3
 8017352:	d102      	bne.n	801735a <tcp_close_shutdown+0xea>
        /* prevent using a deallocated pcb: free it from tcp_input later */
        tcp_trigger_input_pcb_close();
 8017354:	f003 fd5c 	bl	801ae10 <tcp_trigger_input_pcb_close>
 8017358:	e002      	b.n	8017360 <tcp_close_shutdown+0xf0>
      } else {
        tcp_free(pcb);
 801735a:	6878      	ldr	r0, [r7, #4]
 801735c:	f7ff fed6 	bl	801710c <tcp_free>
      }
      return ERR_OK;
 8017360:	2300      	movs	r3, #0
 8017362:	e050      	b.n	8017406 <tcp_close_shutdown+0x196>
    }
  }

  /* - states which free the pcb are handled here,
     - states which send FIN and change state are handled in tcp_close_shutdown_fin() */
  switch (pcb->state) {
 8017364:	687b      	ldr	r3, [r7, #4]
 8017366:	7d1b      	ldrb	r3, [r3, #20]
 8017368:	2b02      	cmp	r3, #2
 801736a:	d03b      	beq.n	80173e4 <tcp_close_shutdown+0x174>
 801736c:	2b02      	cmp	r3, #2
 801736e:	dc44      	bgt.n	80173fa <tcp_close_shutdown+0x18a>
 8017370:	2b00      	cmp	r3, #0
 8017372:	d002      	beq.n	801737a <tcp_close_shutdown+0x10a>
 8017374:	2b01      	cmp	r3, #1
 8017376:	d02a      	beq.n	80173ce <tcp_close_shutdown+0x15e>
 8017378:	e03f      	b.n	80173fa <tcp_close_shutdown+0x18a>
       * and the user needs some way to free it should the need arise.
       * Calling tcp_close() with a pcb that has already been closed, (i.e. twice)
       * or for a pcb that has been used and then entered the CLOSED state
       * is erroneous, but this should never happen as the pcb has in those cases
       * been freed, and so any remaining handles are bogus. */
      if (pcb->local_port != 0) {
 801737a:	687b      	ldr	r3, [r7, #4]
 801737c:	8adb      	ldrh	r3, [r3, #22]
 801737e:	2b00      	cmp	r3, #0
 8017380:	d021      	beq.n	80173c6 <tcp_close_shutdown+0x156>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 8017382:	4b2a      	ldr	r3, [pc, #168]	@ (801742c <tcp_close_shutdown+0x1bc>)
 8017384:	681b      	ldr	r3, [r3, #0]
 8017386:	687a      	ldr	r2, [r7, #4]
 8017388:	429a      	cmp	r2, r3
 801738a:	d105      	bne.n	8017398 <tcp_close_shutdown+0x128>
 801738c:	4b27      	ldr	r3, [pc, #156]	@ (801742c <tcp_close_shutdown+0x1bc>)
 801738e:	681b      	ldr	r3, [r3, #0]
 8017390:	68db      	ldr	r3, [r3, #12]
 8017392:	4a26      	ldr	r2, [pc, #152]	@ (801742c <tcp_close_shutdown+0x1bc>)
 8017394:	6013      	str	r3, [r2, #0]
 8017396:	e013      	b.n	80173c0 <tcp_close_shutdown+0x150>
 8017398:	4b24      	ldr	r3, [pc, #144]	@ (801742c <tcp_close_shutdown+0x1bc>)
 801739a:	681b      	ldr	r3, [r3, #0]
 801739c:	60bb      	str	r3, [r7, #8]
 801739e:	e00c      	b.n	80173ba <tcp_close_shutdown+0x14a>
 80173a0:	68bb      	ldr	r3, [r7, #8]
 80173a2:	68db      	ldr	r3, [r3, #12]
 80173a4:	687a      	ldr	r2, [r7, #4]
 80173a6:	429a      	cmp	r2, r3
 80173a8:	d104      	bne.n	80173b4 <tcp_close_shutdown+0x144>
 80173aa:	687b      	ldr	r3, [r7, #4]
 80173ac:	68da      	ldr	r2, [r3, #12]
 80173ae:	68bb      	ldr	r3, [r7, #8]
 80173b0:	60da      	str	r2, [r3, #12]
 80173b2:	e005      	b.n	80173c0 <tcp_close_shutdown+0x150>
 80173b4:	68bb      	ldr	r3, [r7, #8]
 80173b6:	68db      	ldr	r3, [r3, #12]
 80173b8:	60bb      	str	r3, [r7, #8]
 80173ba:	68bb      	ldr	r3, [r7, #8]
 80173bc:	2b00      	cmp	r3, #0
 80173be:	d1ef      	bne.n	80173a0 <tcp_close_shutdown+0x130>
 80173c0:	687b      	ldr	r3, [r7, #4]
 80173c2:	2200      	movs	r2, #0
 80173c4:	60da      	str	r2, [r3, #12]
      }
      tcp_free(pcb);
 80173c6:	6878      	ldr	r0, [r7, #4]
 80173c8:	f7ff fea0 	bl	801710c <tcp_free>
      break;
 80173cc:	e01a      	b.n	8017404 <tcp_close_shutdown+0x194>
    case LISTEN:
      tcp_listen_closed(pcb);
 80173ce:	6878      	ldr	r0, [r7, #4]
 80173d0:	f7ff ff14 	bl	80171fc <tcp_listen_closed>
      tcp_pcb_remove(&tcp_listen_pcbs.pcbs, pcb);
 80173d4:	6879      	ldr	r1, [r7, #4]
 80173d6:	4816      	ldr	r0, [pc, #88]	@ (8017430 <tcp_close_shutdown+0x1c0>)
 80173d8:	f001 f8aa 	bl	8018530 <tcp_pcb_remove>
      tcp_free_listen(pcb);
 80173dc:	6878      	ldr	r0, [r7, #4]
 80173de:	f7ff feb1 	bl	8017144 <tcp_free_listen>
      break;
 80173e2:	e00f      	b.n	8017404 <tcp_close_shutdown+0x194>
    case SYN_SENT:
      TCP_PCB_REMOVE_ACTIVE(pcb);
 80173e4:	6879      	ldr	r1, [r7, #4]
 80173e6:	480e      	ldr	r0, [pc, #56]	@ (8017420 <tcp_close_shutdown+0x1b0>)
 80173e8:	f001 f8a2 	bl	8018530 <tcp_pcb_remove>
 80173ec:	4b0d      	ldr	r3, [pc, #52]	@ (8017424 <tcp_close_shutdown+0x1b4>)
 80173ee:	2201      	movs	r2, #1
 80173f0:	701a      	strb	r2, [r3, #0]
      tcp_free(pcb);
 80173f2:	6878      	ldr	r0, [r7, #4]
 80173f4:	f7ff fe8a 	bl	801710c <tcp_free>
      MIB2_STATS_INC(mib2.tcpattemptfails);
      break;
 80173f8:	e004      	b.n	8017404 <tcp_close_shutdown+0x194>
    default:
      return tcp_close_shutdown_fin(pcb);
 80173fa:	6878      	ldr	r0, [r7, #4]
 80173fc:	f000 f81a 	bl	8017434 <tcp_close_shutdown_fin>
 8017400:	4603      	mov	r3, r0
 8017402:	e000      	b.n	8017406 <tcp_close_shutdown+0x196>
  }
  return ERR_OK;
 8017404:	2300      	movs	r3, #0
}
 8017406:	4618      	mov	r0, r3
 8017408:	3710      	adds	r7, #16
 801740a:	46bd      	mov	sp, r7
 801740c:	bdb0      	pop	{r4, r5, r7, pc}
 801740e:	bf00      	nop
 8017410:	08023ba0 	.word	0x08023ba0
 8017414:	08023c9c 	.word	0x08023c9c
 8017418:	08023c0c 	.word	0x08023c0c
 801741c:	08023cbc 	.word	0x08023cbc
 8017420:	2401ca40 	.word	0x2401ca40
 8017424:	2401ca48 	.word	0x2401ca48
 8017428:	2401ca80 	.word	0x2401ca80
 801742c:	2401ca38 	.word	0x2401ca38
 8017430:	2401ca3c 	.word	0x2401ca3c

08017434 <tcp_close_shutdown_fin>:

static err_t
tcp_close_shutdown_fin(struct tcp_pcb *pcb)
{
 8017434:	b580      	push	{r7, lr}
 8017436:	b084      	sub	sp, #16
 8017438:	af00      	add	r7, sp, #0
 801743a:	6078      	str	r0, [r7, #4]
  err_t err;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 801743c:	687b      	ldr	r3, [r7, #4]
 801743e:	2b00      	cmp	r3, #0
 8017440:	d106      	bne.n	8017450 <tcp_close_shutdown_fin+0x1c>
 8017442:	4b2e      	ldr	r3, [pc, #184]	@ (80174fc <tcp_close_shutdown_fin+0xc8>)
 8017444:	f44f 72ce 	mov.w	r2, #412	@ 0x19c
 8017448:	492d      	ldr	r1, [pc, #180]	@ (8017500 <tcp_close_shutdown_fin+0xcc>)
 801744a:	482e      	ldr	r0, [pc, #184]	@ (8017504 <tcp_close_shutdown_fin+0xd0>)
 801744c:	f007 fb76 	bl	801eb3c <iprintf>

  switch (pcb->state) {
 8017450:	687b      	ldr	r3, [r7, #4]
 8017452:	7d1b      	ldrb	r3, [r3, #20]
 8017454:	2b07      	cmp	r3, #7
 8017456:	d020      	beq.n	801749a <tcp_close_shutdown_fin+0x66>
 8017458:	2b07      	cmp	r3, #7
 801745a:	dc2b      	bgt.n	80174b4 <tcp_close_shutdown_fin+0x80>
 801745c:	2b03      	cmp	r3, #3
 801745e:	d002      	beq.n	8017466 <tcp_close_shutdown_fin+0x32>
 8017460:	2b04      	cmp	r3, #4
 8017462:	d00d      	beq.n	8017480 <tcp_close_shutdown_fin+0x4c>
 8017464:	e026      	b.n	80174b4 <tcp_close_shutdown_fin+0x80>
    case SYN_RCVD:
      err = tcp_send_fin(pcb);
 8017466:	6878      	ldr	r0, [r7, #4]
 8017468:	f003 fee2 	bl	801b230 <tcp_send_fin>
 801746c:	4603      	mov	r3, r0
 801746e:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 8017470:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8017474:	2b00      	cmp	r3, #0
 8017476:	d11f      	bne.n	80174b8 <tcp_close_shutdown_fin+0x84>
        tcp_backlog_accepted(pcb);
        MIB2_STATS_INC(mib2.tcpattemptfails);
        pcb->state = FIN_WAIT_1;
 8017478:	687b      	ldr	r3, [r7, #4]
 801747a:	2205      	movs	r2, #5
 801747c:	751a      	strb	r2, [r3, #20]
      }
      break;
 801747e:	e01b      	b.n	80174b8 <tcp_close_shutdown_fin+0x84>
    case ESTABLISHED:
      err = tcp_send_fin(pcb);
 8017480:	6878      	ldr	r0, [r7, #4]
 8017482:	f003 fed5 	bl	801b230 <tcp_send_fin>
 8017486:	4603      	mov	r3, r0
 8017488:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 801748a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801748e:	2b00      	cmp	r3, #0
 8017490:	d114      	bne.n	80174bc <tcp_close_shutdown_fin+0x88>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = FIN_WAIT_1;
 8017492:	687b      	ldr	r3, [r7, #4]
 8017494:	2205      	movs	r2, #5
 8017496:	751a      	strb	r2, [r3, #20]
      }
      break;
 8017498:	e010      	b.n	80174bc <tcp_close_shutdown_fin+0x88>
    case CLOSE_WAIT:
      err = tcp_send_fin(pcb);
 801749a:	6878      	ldr	r0, [r7, #4]
 801749c:	f003 fec8 	bl	801b230 <tcp_send_fin>
 80174a0:	4603      	mov	r3, r0
 80174a2:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 80174a4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80174a8:	2b00      	cmp	r3, #0
 80174aa:	d109      	bne.n	80174c0 <tcp_close_shutdown_fin+0x8c>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = LAST_ACK;
 80174ac:	687b      	ldr	r3, [r7, #4]
 80174ae:	2209      	movs	r2, #9
 80174b0:	751a      	strb	r2, [r3, #20]
      }
      break;
 80174b2:	e005      	b.n	80174c0 <tcp_close_shutdown_fin+0x8c>
    default:
      /* Has already been closed, do nothing. */
      return ERR_OK;
 80174b4:	2300      	movs	r3, #0
 80174b6:	e01c      	b.n	80174f2 <tcp_close_shutdown_fin+0xbe>
      break;
 80174b8:	bf00      	nop
 80174ba:	e002      	b.n	80174c2 <tcp_close_shutdown_fin+0x8e>
      break;
 80174bc:	bf00      	nop
 80174be:	e000      	b.n	80174c2 <tcp_close_shutdown_fin+0x8e>
      break;
 80174c0:	bf00      	nop
  }

  if (err == ERR_OK) {
 80174c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80174c6:	2b00      	cmp	r3, #0
 80174c8:	d103      	bne.n	80174d2 <tcp_close_shutdown_fin+0x9e>
    /* To ensure all data has been sent when tcp_close returns, we have
       to make sure tcp_output doesn't fail.
       Since we don't really have to ensure all data has been sent when tcp_close
       returns (unsent data is sent from tcp timer functions, also), we don't care
       for the return value of tcp_output for now. */
    tcp_output(pcb);
 80174ca:	6878      	ldr	r0, [r7, #4]
 80174cc:	f003 ffee 	bl	801b4ac <tcp_output>
 80174d0:	e00d      	b.n	80174ee <tcp_close_shutdown_fin+0xba>
  } else if (err == ERR_MEM) {
 80174d2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80174d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80174da:	d108      	bne.n	80174ee <tcp_close_shutdown_fin+0xba>
    /* Mark this pcb for closing. Closing is retried from tcp_tmr. */
    tcp_set_flags(pcb, TF_CLOSEPEND);
 80174dc:	687b      	ldr	r3, [r7, #4]
 80174de:	8b5b      	ldrh	r3, [r3, #26]
 80174e0:	f043 0308 	orr.w	r3, r3, #8
 80174e4:	b29a      	uxth	r2, r3
 80174e6:	687b      	ldr	r3, [r7, #4]
 80174e8:	835a      	strh	r2, [r3, #26]
    /* We have to return ERR_OK from here to indicate to the callers that this
       pcb should not be used any more as it will be freed soon via tcp_tmr.
       This is OK here since sending FIN does not guarantee a time frime for
       actually freeing the pcb, either (it is left in closure states for
       remote ACK or timeout) */
    return ERR_OK;
 80174ea:	2300      	movs	r3, #0
 80174ec:	e001      	b.n	80174f2 <tcp_close_shutdown_fin+0xbe>
  }
  return err;
 80174ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80174f2:	4618      	mov	r0, r3
 80174f4:	3710      	adds	r7, #16
 80174f6:	46bd      	mov	sp, r7
 80174f8:	bd80      	pop	{r7, pc}
 80174fa:	bf00      	nop
 80174fc:	08023ba0 	.word	0x08023ba0
 8017500:	08023c78 	.word	0x08023c78
 8017504:	08023c0c 	.word	0x08023c0c

08017508 <tcp_close>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
err_t
tcp_close(struct tcp_pcb *pcb)
{
 8017508:	b580      	push	{r7, lr}
 801750a:	b082      	sub	sp, #8
 801750c:	af00      	add	r7, sp, #0
 801750e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_close: invalid pcb", pcb != NULL, return ERR_ARG);
 8017510:	687b      	ldr	r3, [r7, #4]
 8017512:	2b00      	cmp	r3, #0
 8017514:	d109      	bne.n	801752a <tcp_close+0x22>
 8017516:	4b0f      	ldr	r3, [pc, #60]	@ (8017554 <tcp_close+0x4c>)
 8017518:	f44f 72f4 	mov.w	r2, #488	@ 0x1e8
 801751c:	490e      	ldr	r1, [pc, #56]	@ (8017558 <tcp_close+0x50>)
 801751e:	480f      	ldr	r0, [pc, #60]	@ (801755c <tcp_close+0x54>)
 8017520:	f007 fb0c 	bl	801eb3c <iprintf>
 8017524:	f06f 030f 	mvn.w	r3, #15
 8017528:	e00f      	b.n	801754a <tcp_close+0x42>
  LWIP_DEBUGF(TCP_DEBUG, ("tcp_close: closing in "));

  tcp_debug_print_state(pcb->state);

  if (pcb->state != LISTEN) {
 801752a:	687b      	ldr	r3, [r7, #4]
 801752c:	7d1b      	ldrb	r3, [r3, #20]
 801752e:	2b01      	cmp	r3, #1
 8017530:	d006      	beq.n	8017540 <tcp_close+0x38>
    /* Set a flag not to receive any more data... */
    tcp_set_flags(pcb, TF_RXCLOSED);
 8017532:	687b      	ldr	r3, [r7, #4]
 8017534:	8b5b      	ldrh	r3, [r3, #26]
 8017536:	f043 0310 	orr.w	r3, r3, #16
 801753a:	b29a      	uxth	r2, r3
 801753c:	687b      	ldr	r3, [r7, #4]
 801753e:	835a      	strh	r2, [r3, #26]
  }
  /* ... and close */
  return tcp_close_shutdown(pcb, 1);
 8017540:	2101      	movs	r1, #1
 8017542:	6878      	ldr	r0, [r7, #4]
 8017544:	f7ff fe94 	bl	8017270 <tcp_close_shutdown>
 8017548:	4603      	mov	r3, r0
}
 801754a:	4618      	mov	r0, r3
 801754c:	3708      	adds	r7, #8
 801754e:	46bd      	mov	sp, r7
 8017550:	bd80      	pop	{r7, pc}
 8017552:	bf00      	nop
 8017554:	08023ba0 	.word	0x08023ba0
 8017558:	08023cd8 	.word	0x08023cd8
 801755c:	08023c0c 	.word	0x08023c0c

08017560 <tcp_abandon>:
 * @param pcb the tcp_pcb to abort
 * @param reset boolean to indicate whether a reset should be sent
 */
void
tcp_abandon(struct tcp_pcb *pcb, int reset)
{
 8017560:	b580      	push	{r7, lr}
 8017562:	b08e      	sub	sp, #56	@ 0x38
 8017564:	af04      	add	r7, sp, #16
 8017566:	6078      	str	r0, [r7, #4]
 8017568:	6039      	str	r1, [r7, #0]
#endif /* LWIP_CALLBACK_API */
  void *errf_arg;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_abandon: invalid pcb", pcb != NULL, return);
 801756a:	687b      	ldr	r3, [r7, #4]
 801756c:	2b00      	cmp	r3, #0
 801756e:	d107      	bne.n	8017580 <tcp_abandon+0x20>
 8017570:	4b52      	ldr	r3, [pc, #328]	@ (80176bc <tcp_abandon+0x15c>)
 8017572:	f240 223d 	movw	r2, #573	@ 0x23d
 8017576:	4952      	ldr	r1, [pc, #328]	@ (80176c0 <tcp_abandon+0x160>)
 8017578:	4852      	ldr	r0, [pc, #328]	@ (80176c4 <tcp_abandon+0x164>)
 801757a:	f007 fadf 	bl	801eb3c <iprintf>
 801757e:	e099      	b.n	80176b4 <tcp_abandon+0x154>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_abort/tcp_abandon for listen-pcbs",
 8017580:	687b      	ldr	r3, [r7, #4]
 8017582:	7d1b      	ldrb	r3, [r3, #20]
 8017584:	2b01      	cmp	r3, #1
 8017586:	d106      	bne.n	8017596 <tcp_abandon+0x36>
 8017588:	4b4c      	ldr	r3, [pc, #304]	@ (80176bc <tcp_abandon+0x15c>)
 801758a:	f44f 7210 	mov.w	r2, #576	@ 0x240
 801758e:	494e      	ldr	r1, [pc, #312]	@ (80176c8 <tcp_abandon+0x168>)
 8017590:	484c      	ldr	r0, [pc, #304]	@ (80176c4 <tcp_abandon+0x164>)
 8017592:	f007 fad3 	bl	801eb3c <iprintf>
              pcb->state != LISTEN);
  /* Figure out on which TCP PCB list we are, and remove us. If we
     are in an active state, call the receive function associated with
     the PCB with a NULL argument, and send an RST to the remote end. */
  if (pcb->state == TIME_WAIT) {
 8017596:	687b      	ldr	r3, [r7, #4]
 8017598:	7d1b      	ldrb	r3, [r3, #20]
 801759a:	2b0a      	cmp	r3, #10
 801759c:	d107      	bne.n	80175ae <tcp_abandon+0x4e>
    tcp_pcb_remove(&tcp_tw_pcbs, pcb);
 801759e:	6879      	ldr	r1, [r7, #4]
 80175a0:	484a      	ldr	r0, [pc, #296]	@ (80176cc <tcp_abandon+0x16c>)
 80175a2:	f000 ffc5 	bl	8018530 <tcp_pcb_remove>
    tcp_free(pcb);
 80175a6:	6878      	ldr	r0, [r7, #4]
 80175a8:	f7ff fdb0 	bl	801710c <tcp_free>
 80175ac:	e082      	b.n	80176b4 <tcp_abandon+0x154>
  } else {
    int send_rst = 0;
 80175ae:	2300      	movs	r3, #0
 80175b0:	627b      	str	r3, [r7, #36]	@ 0x24
    u16_t local_port = 0;
 80175b2:	2300      	movs	r3, #0
 80175b4:	847b      	strh	r3, [r7, #34]	@ 0x22
    enum tcp_state last_state;
    seqno = pcb->snd_nxt;
 80175b6:	687b      	ldr	r3, [r7, #4]
 80175b8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80175ba:	61bb      	str	r3, [r7, #24]
    ackno = pcb->rcv_nxt;
 80175bc:	687b      	ldr	r3, [r7, #4]
 80175be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80175c0:	617b      	str	r3, [r7, #20]
#if LWIP_CALLBACK_API
    errf = pcb->errf;
 80175c2:	687b      	ldr	r3, [r7, #4]
 80175c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80175c8:	613b      	str	r3, [r7, #16]
#endif /* LWIP_CALLBACK_API */
    errf_arg = pcb->callback_arg;
 80175ca:	687b      	ldr	r3, [r7, #4]
 80175cc:	691b      	ldr	r3, [r3, #16]
 80175ce:	60fb      	str	r3, [r7, #12]
    if (pcb->state == CLOSED) {
 80175d0:	687b      	ldr	r3, [r7, #4]
 80175d2:	7d1b      	ldrb	r3, [r3, #20]
 80175d4:	2b00      	cmp	r3, #0
 80175d6:	d126      	bne.n	8017626 <tcp_abandon+0xc6>
      if (pcb->local_port != 0) {
 80175d8:	687b      	ldr	r3, [r7, #4]
 80175da:	8adb      	ldrh	r3, [r3, #22]
 80175dc:	2b00      	cmp	r3, #0
 80175de:	d02e      	beq.n	801763e <tcp_abandon+0xde>
        /* bound, not yet opened */
        TCP_RMV(&tcp_bound_pcbs, pcb);
 80175e0:	4b3b      	ldr	r3, [pc, #236]	@ (80176d0 <tcp_abandon+0x170>)
 80175e2:	681b      	ldr	r3, [r3, #0]
 80175e4:	687a      	ldr	r2, [r7, #4]
 80175e6:	429a      	cmp	r2, r3
 80175e8:	d105      	bne.n	80175f6 <tcp_abandon+0x96>
 80175ea:	4b39      	ldr	r3, [pc, #228]	@ (80176d0 <tcp_abandon+0x170>)
 80175ec:	681b      	ldr	r3, [r3, #0]
 80175ee:	68db      	ldr	r3, [r3, #12]
 80175f0:	4a37      	ldr	r2, [pc, #220]	@ (80176d0 <tcp_abandon+0x170>)
 80175f2:	6013      	str	r3, [r2, #0]
 80175f4:	e013      	b.n	801761e <tcp_abandon+0xbe>
 80175f6:	4b36      	ldr	r3, [pc, #216]	@ (80176d0 <tcp_abandon+0x170>)
 80175f8:	681b      	ldr	r3, [r3, #0]
 80175fa:	61fb      	str	r3, [r7, #28]
 80175fc:	e00c      	b.n	8017618 <tcp_abandon+0xb8>
 80175fe:	69fb      	ldr	r3, [r7, #28]
 8017600:	68db      	ldr	r3, [r3, #12]
 8017602:	687a      	ldr	r2, [r7, #4]
 8017604:	429a      	cmp	r2, r3
 8017606:	d104      	bne.n	8017612 <tcp_abandon+0xb2>
 8017608:	687b      	ldr	r3, [r7, #4]
 801760a:	68da      	ldr	r2, [r3, #12]
 801760c:	69fb      	ldr	r3, [r7, #28]
 801760e:	60da      	str	r2, [r3, #12]
 8017610:	e005      	b.n	801761e <tcp_abandon+0xbe>
 8017612:	69fb      	ldr	r3, [r7, #28]
 8017614:	68db      	ldr	r3, [r3, #12]
 8017616:	61fb      	str	r3, [r7, #28]
 8017618:	69fb      	ldr	r3, [r7, #28]
 801761a:	2b00      	cmp	r3, #0
 801761c:	d1ef      	bne.n	80175fe <tcp_abandon+0x9e>
 801761e:	687b      	ldr	r3, [r7, #4]
 8017620:	2200      	movs	r2, #0
 8017622:	60da      	str	r2, [r3, #12]
 8017624:	e00b      	b.n	801763e <tcp_abandon+0xde>
      }
    } else {
      send_rst = reset;
 8017626:	683b      	ldr	r3, [r7, #0]
 8017628:	627b      	str	r3, [r7, #36]	@ 0x24
      local_port = pcb->local_port;
 801762a:	687b      	ldr	r3, [r7, #4]
 801762c:	8adb      	ldrh	r3, [r3, #22]
 801762e:	847b      	strh	r3, [r7, #34]	@ 0x22
      TCP_PCB_REMOVE_ACTIVE(pcb);
 8017630:	6879      	ldr	r1, [r7, #4]
 8017632:	4828      	ldr	r0, [pc, #160]	@ (80176d4 <tcp_abandon+0x174>)
 8017634:	f000 ff7c 	bl	8018530 <tcp_pcb_remove>
 8017638:	4b27      	ldr	r3, [pc, #156]	@ (80176d8 <tcp_abandon+0x178>)
 801763a:	2201      	movs	r2, #1
 801763c:	701a      	strb	r2, [r3, #0]
    }
    if (pcb->unacked != NULL) {
 801763e:	687b      	ldr	r3, [r7, #4]
 8017640:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8017642:	2b00      	cmp	r3, #0
 8017644:	d004      	beq.n	8017650 <tcp_abandon+0xf0>
      tcp_segs_free(pcb->unacked);
 8017646:	687b      	ldr	r3, [r7, #4]
 8017648:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801764a:	4618      	mov	r0, r3
 801764c:	f000 fd1e 	bl	801808c <tcp_segs_free>
    }
    if (pcb->unsent != NULL) {
 8017650:	687b      	ldr	r3, [r7, #4]
 8017652:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8017654:	2b00      	cmp	r3, #0
 8017656:	d004      	beq.n	8017662 <tcp_abandon+0x102>
      tcp_segs_free(pcb->unsent);
 8017658:	687b      	ldr	r3, [r7, #4]
 801765a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801765c:	4618      	mov	r0, r3
 801765e:	f000 fd15 	bl	801808c <tcp_segs_free>
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 8017662:	687b      	ldr	r3, [r7, #4]
 8017664:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8017666:	2b00      	cmp	r3, #0
 8017668:	d004      	beq.n	8017674 <tcp_abandon+0x114>
      tcp_segs_free(pcb->ooseq);
 801766a:	687b      	ldr	r3, [r7, #4]
 801766c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801766e:	4618      	mov	r0, r3
 8017670:	f000 fd0c 	bl	801808c <tcp_segs_free>
    }
#endif /* TCP_QUEUE_OOSEQ */
    tcp_backlog_accepted(pcb);
    if (send_rst) {
 8017674:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8017676:	2b00      	cmp	r3, #0
 8017678:	d00e      	beq.n	8017698 <tcp_abandon+0x138>
      LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_abandon: sending RST\n"));
      tcp_rst(pcb, seqno, ackno, &pcb->local_ip, &pcb->remote_ip, local_port, pcb->remote_port);
 801767a:	6879      	ldr	r1, [r7, #4]
 801767c:	687b      	ldr	r3, [r7, #4]
 801767e:	3304      	adds	r3, #4
 8017680:	687a      	ldr	r2, [r7, #4]
 8017682:	8b12      	ldrh	r2, [r2, #24]
 8017684:	9202      	str	r2, [sp, #8]
 8017686:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8017688:	9201      	str	r2, [sp, #4]
 801768a:	9300      	str	r3, [sp, #0]
 801768c:	460b      	mov	r3, r1
 801768e:	697a      	ldr	r2, [r7, #20]
 8017690:	69b9      	ldr	r1, [r7, #24]
 8017692:	6878      	ldr	r0, [r7, #4]
 8017694:	f004 fcbe 	bl	801c014 <tcp_rst>
    }
    last_state = pcb->state;
 8017698:	687b      	ldr	r3, [r7, #4]
 801769a:	7d1b      	ldrb	r3, [r3, #20]
 801769c:	72fb      	strb	r3, [r7, #11]
    tcp_free(pcb);
 801769e:	6878      	ldr	r0, [r7, #4]
 80176a0:	f7ff fd34 	bl	801710c <tcp_free>
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
 80176a4:	693b      	ldr	r3, [r7, #16]
 80176a6:	2b00      	cmp	r3, #0
 80176a8:	d004      	beq.n	80176b4 <tcp_abandon+0x154>
 80176aa:	693b      	ldr	r3, [r7, #16]
 80176ac:	f06f 010c 	mvn.w	r1, #12
 80176b0:	68f8      	ldr	r0, [r7, #12]
 80176b2:	4798      	blx	r3
  }
}
 80176b4:	3728      	adds	r7, #40	@ 0x28
 80176b6:	46bd      	mov	sp, r7
 80176b8:	bd80      	pop	{r7, pc}
 80176ba:	bf00      	nop
 80176bc:	08023ba0 	.word	0x08023ba0
 80176c0:	08023d0c 	.word	0x08023d0c
 80176c4:	08023c0c 	.word	0x08023c0c
 80176c8:	08023d28 	.word	0x08023d28
 80176cc:	2401ca44 	.word	0x2401ca44
 80176d0:	2401ca38 	.word	0x2401ca38
 80176d4:	2401ca40 	.word	0x2401ca40
 80176d8:	2401ca48 	.word	0x2401ca48

080176dc <tcp_abort>:
 *
 * @param pcb the tcp pcb to abort
 */
void
tcp_abort(struct tcp_pcb *pcb)
{
 80176dc:	b580      	push	{r7, lr}
 80176de:	b082      	sub	sp, #8
 80176e0:	af00      	add	r7, sp, #0
 80176e2:	6078      	str	r0, [r7, #4]
  tcp_abandon(pcb, 1);
 80176e4:	2101      	movs	r1, #1
 80176e6:	6878      	ldr	r0, [r7, #4]
 80176e8:	f7ff ff3a 	bl	8017560 <tcp_abandon>
}
 80176ec:	bf00      	nop
 80176ee:	3708      	adds	r7, #8
 80176f0:	46bd      	mov	sp, r7
 80176f2:	bd80      	pop	{r7, pc}

080176f4 <tcp_update_rcv_ann_wnd>:
 * Returns how much extra window would be advertised if we sent an
 * update now.
 */
u32_t
tcp_update_rcv_ann_wnd(struct tcp_pcb *pcb)
{
 80176f4:	b580      	push	{r7, lr}
 80176f6:	b084      	sub	sp, #16
 80176f8:	af00      	add	r7, sp, #0
 80176fa:	6078      	str	r0, [r7, #4]
  u32_t new_right_edge;

  LWIP_ASSERT("tcp_update_rcv_ann_wnd: invalid pcb", pcb != NULL);
 80176fc:	687b      	ldr	r3, [r7, #4]
 80176fe:	2b00      	cmp	r3, #0
 8017700:	d106      	bne.n	8017710 <tcp_update_rcv_ann_wnd+0x1c>
 8017702:	4b25      	ldr	r3, [pc, #148]	@ (8017798 <tcp_update_rcv_ann_wnd+0xa4>)
 8017704:	f240 32a6 	movw	r2, #934	@ 0x3a6
 8017708:	4924      	ldr	r1, [pc, #144]	@ (801779c <tcp_update_rcv_ann_wnd+0xa8>)
 801770a:	4825      	ldr	r0, [pc, #148]	@ (80177a0 <tcp_update_rcv_ann_wnd+0xac>)
 801770c:	f007 fa16 	bl	801eb3c <iprintf>
  new_right_edge = pcb->rcv_nxt + pcb->rcv_wnd;
 8017710:	687b      	ldr	r3, [r7, #4]
 8017712:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8017714:	687a      	ldr	r2, [r7, #4]
 8017716:	8d12      	ldrh	r2, [r2, #40]	@ 0x28
 8017718:	4413      	add	r3, r2
 801771a:	60fb      	str	r3, [r7, #12]

  if (TCP_SEQ_GEQ(new_right_edge, pcb->rcv_ann_right_edge + LWIP_MIN((TCP_WND / 2), pcb->mss))) {
 801771c:	687b      	ldr	r3, [r7, #4]
 801771e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8017720:	687a      	ldr	r2, [r7, #4]
 8017722:	8e52      	ldrh	r2, [r2, #50]	@ 0x32
 8017724:	f5b2 6f86 	cmp.w	r2, #1072	@ 0x430
 8017728:	bf28      	it	cs
 801772a:	f44f 6286 	movcs.w	r2, #1072	@ 0x430
 801772e:	b292      	uxth	r2, r2
 8017730:	4413      	add	r3, r2
 8017732:	68fa      	ldr	r2, [r7, #12]
 8017734:	1ad3      	subs	r3, r2, r3
 8017736:	2b00      	cmp	r3, #0
 8017738:	db08      	blt.n	801774c <tcp_update_rcv_ann_wnd+0x58>
    /* we can advertise more window */
    pcb->rcv_ann_wnd = pcb->rcv_wnd;
 801773a:	687b      	ldr	r3, [r7, #4]
 801773c:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 801773e:	687b      	ldr	r3, [r7, #4]
 8017740:	855a      	strh	r2, [r3, #42]	@ 0x2a
    return new_right_edge - pcb->rcv_ann_right_edge;
 8017742:	687b      	ldr	r3, [r7, #4]
 8017744:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8017746:	68fa      	ldr	r2, [r7, #12]
 8017748:	1ad3      	subs	r3, r2, r3
 801774a:	e020      	b.n	801778e <tcp_update_rcv_ann_wnd+0x9a>
  } else {
    if (TCP_SEQ_GT(pcb->rcv_nxt, pcb->rcv_ann_right_edge)) {
 801774c:	687b      	ldr	r3, [r7, #4]
 801774e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8017750:	687b      	ldr	r3, [r7, #4]
 8017752:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8017754:	1ad3      	subs	r3, r2, r3
 8017756:	2b00      	cmp	r3, #0
 8017758:	dd03      	ble.n	8017762 <tcp_update_rcv_ann_wnd+0x6e>
      /* Can happen due to other end sending out of advertised window,
       * but within actual available (but not yet advertised) window */
      pcb->rcv_ann_wnd = 0;
 801775a:	687b      	ldr	r3, [r7, #4]
 801775c:	2200      	movs	r2, #0
 801775e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8017760:	e014      	b.n	801778c <tcp_update_rcv_ann_wnd+0x98>
    } else {
      /* keep the right edge of window constant */
      u32_t new_rcv_ann_wnd = pcb->rcv_ann_right_edge - pcb->rcv_nxt;
 8017762:	687b      	ldr	r3, [r7, #4]
 8017764:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8017766:	687b      	ldr	r3, [r7, #4]
 8017768:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801776a:	1ad3      	subs	r3, r2, r3
 801776c:	60bb      	str	r3, [r7, #8]
#if !LWIP_WND_SCALE
      LWIP_ASSERT("new_rcv_ann_wnd <= 0xffff", new_rcv_ann_wnd <= 0xffff);
 801776e:	68bb      	ldr	r3, [r7, #8]
 8017770:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8017774:	d306      	bcc.n	8017784 <tcp_update_rcv_ann_wnd+0x90>
 8017776:	4b08      	ldr	r3, [pc, #32]	@ (8017798 <tcp_update_rcv_ann_wnd+0xa4>)
 8017778:	f240 32b6 	movw	r2, #950	@ 0x3b6
 801777c:	4909      	ldr	r1, [pc, #36]	@ (80177a4 <tcp_update_rcv_ann_wnd+0xb0>)
 801777e:	4808      	ldr	r0, [pc, #32]	@ (80177a0 <tcp_update_rcv_ann_wnd+0xac>)
 8017780:	f007 f9dc 	bl	801eb3c <iprintf>
#endif
      pcb->rcv_ann_wnd = (tcpwnd_size_t)new_rcv_ann_wnd;
 8017784:	68bb      	ldr	r3, [r7, #8]
 8017786:	b29a      	uxth	r2, r3
 8017788:	687b      	ldr	r3, [r7, #4]
 801778a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
    return 0;
 801778c:	2300      	movs	r3, #0
  }
}
 801778e:	4618      	mov	r0, r3
 8017790:	3710      	adds	r7, #16
 8017792:	46bd      	mov	sp, r7
 8017794:	bd80      	pop	{r7, pc}
 8017796:	bf00      	nop
 8017798:	08023ba0 	.word	0x08023ba0
 801779c:	08023e24 	.word	0x08023e24
 80177a0:	08023c0c 	.word	0x08023c0c
 80177a4:	08023e48 	.word	0x08023e48

080177a8 <tcp_recved>:
 * @param pcb the tcp_pcb for which data is read
 * @param len the amount of bytes that have been read by the application
 */
void
tcp_recved(struct tcp_pcb *pcb, u16_t len)
{
 80177a8:	b580      	push	{r7, lr}
 80177aa:	b084      	sub	sp, #16
 80177ac:	af00      	add	r7, sp, #0
 80177ae:	6078      	str	r0, [r7, #4]
 80177b0:	460b      	mov	r3, r1
 80177b2:	807b      	strh	r3, [r7, #2]
  u32_t wnd_inflation;
  tcpwnd_size_t rcv_wnd;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_recved: invalid pcb", pcb != NULL, return);
 80177b4:	687b      	ldr	r3, [r7, #4]
 80177b6:	2b00      	cmp	r3, #0
 80177b8:	d107      	bne.n	80177ca <tcp_recved+0x22>
 80177ba:	4b1f      	ldr	r3, [pc, #124]	@ (8017838 <tcp_recved+0x90>)
 80177bc:	f240 32cf 	movw	r2, #975	@ 0x3cf
 80177c0:	491e      	ldr	r1, [pc, #120]	@ (801783c <tcp_recved+0x94>)
 80177c2:	481f      	ldr	r0, [pc, #124]	@ (8017840 <tcp_recved+0x98>)
 80177c4:	f007 f9ba 	bl	801eb3c <iprintf>
 80177c8:	e032      	b.n	8017830 <tcp_recved+0x88>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_recved for listen-pcbs",
 80177ca:	687b      	ldr	r3, [r7, #4]
 80177cc:	7d1b      	ldrb	r3, [r3, #20]
 80177ce:	2b01      	cmp	r3, #1
 80177d0:	d106      	bne.n	80177e0 <tcp_recved+0x38>
 80177d2:	4b19      	ldr	r3, [pc, #100]	@ (8017838 <tcp_recved+0x90>)
 80177d4:	f240 32d2 	movw	r2, #978	@ 0x3d2
 80177d8:	491a      	ldr	r1, [pc, #104]	@ (8017844 <tcp_recved+0x9c>)
 80177da:	4819      	ldr	r0, [pc, #100]	@ (8017840 <tcp_recved+0x98>)
 80177dc:	f007 f9ae 	bl	801eb3c <iprintf>
              pcb->state != LISTEN);

  rcv_wnd = (tcpwnd_size_t)(pcb->rcv_wnd + len);
 80177e0:	687b      	ldr	r3, [r7, #4]
 80177e2:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 80177e4:	887b      	ldrh	r3, [r7, #2]
 80177e6:	4413      	add	r3, r2
 80177e8:	81fb      	strh	r3, [r7, #14]
  if ((rcv_wnd > TCP_WND_MAX(pcb)) || (rcv_wnd < pcb->rcv_wnd)) {
 80177ea:	89fb      	ldrh	r3, [r7, #14]
 80177ec:	f5b3 6f06 	cmp.w	r3, #2144	@ 0x860
 80177f0:	d804      	bhi.n	80177fc <tcp_recved+0x54>
 80177f2:	687b      	ldr	r3, [r7, #4]
 80177f4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80177f6:	89fa      	ldrh	r2, [r7, #14]
 80177f8:	429a      	cmp	r2, r3
 80177fa:	d204      	bcs.n	8017806 <tcp_recved+0x5e>
    /* window got too big or tcpwnd_size_t overflow */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: window got too big or tcpwnd_size_t overflow\n"));
    pcb->rcv_wnd = TCP_WND_MAX(pcb);
 80177fc:	687b      	ldr	r3, [r7, #4]
 80177fe:	f44f 6206 	mov.w	r2, #2144	@ 0x860
 8017802:	851a      	strh	r2, [r3, #40]	@ 0x28
 8017804:	e002      	b.n	801780c <tcp_recved+0x64>
  } else  {
    pcb->rcv_wnd = rcv_wnd;
 8017806:	687b      	ldr	r3, [r7, #4]
 8017808:	89fa      	ldrh	r2, [r7, #14]
 801780a:	851a      	strh	r2, [r3, #40]	@ 0x28
  }

  wnd_inflation = tcp_update_rcv_ann_wnd(pcb);
 801780c:	6878      	ldr	r0, [r7, #4]
 801780e:	f7ff ff71 	bl	80176f4 <tcp_update_rcv_ann_wnd>
 8017812:	60b8      	str	r0, [r7, #8]

  /* If the change in the right edge of window is significant (default
   * watermark is TCP_WND/4), then send an explicit update now.
   * Otherwise wait for a packet to be sent in the normal course of
   * events (or more window to be available later) */
  if (wnd_inflation >= TCP_WND_UPDATE_THRESHOLD) {
 8017814:	68bb      	ldr	r3, [r7, #8]
 8017816:	f5b3 7f06 	cmp.w	r3, #536	@ 0x218
 801781a:	d309      	bcc.n	8017830 <tcp_recved+0x88>
    tcp_ack_now(pcb);
 801781c:	687b      	ldr	r3, [r7, #4]
 801781e:	8b5b      	ldrh	r3, [r3, #26]
 8017820:	f043 0302 	orr.w	r3, r3, #2
 8017824:	b29a      	uxth	r2, r3
 8017826:	687b      	ldr	r3, [r7, #4]
 8017828:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 801782a:	6878      	ldr	r0, [r7, #4]
 801782c:	f003 fe3e 	bl	801b4ac <tcp_output>
  }

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: received %"U16_F" bytes, wnd %"TCPWNDSIZE_F" (%"TCPWNDSIZE_F").\n",
                          len, pcb->rcv_wnd, (u16_t)(TCP_WND_MAX(pcb) - pcb->rcv_wnd)));
}
 8017830:	3710      	adds	r7, #16
 8017832:	46bd      	mov	sp, r7
 8017834:	bd80      	pop	{r7, pc}
 8017836:	bf00      	nop
 8017838:	08023ba0 	.word	0x08023ba0
 801783c:	08023e64 	.word	0x08023e64
 8017840:	08023c0c 	.word	0x08023c0c
 8017844:	08023e7c 	.word	0x08023e7c

08017848 <tcp_slowtmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_slowtmr(void)
{
 8017848:	b5b0      	push	{r4, r5, r7, lr}
 801784a:	b090      	sub	sp, #64	@ 0x40
 801784c:	af04      	add	r7, sp, #16
  tcpwnd_size_t eff_wnd;
  u8_t pcb_remove;      /* flag if a PCB should be removed */
  u8_t pcb_reset;       /* flag if a RST should be sent when removing */
  err_t err;

  err = ERR_OK;
 801784e:	2300      	movs	r3, #0
 8017850:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

  ++tcp_ticks;
 8017854:	4b95      	ldr	r3, [pc, #596]	@ (8017aac <tcp_slowtmr+0x264>)
 8017856:	681b      	ldr	r3, [r3, #0]
 8017858:	3301      	adds	r3, #1
 801785a:	4a94      	ldr	r2, [pc, #592]	@ (8017aac <tcp_slowtmr+0x264>)
 801785c:	6013      	str	r3, [r2, #0]
  ++tcp_timer_ctr;
 801785e:	4b94      	ldr	r3, [pc, #592]	@ (8017ab0 <tcp_slowtmr+0x268>)
 8017860:	781b      	ldrb	r3, [r3, #0]
 8017862:	3301      	adds	r3, #1
 8017864:	b2da      	uxtb	r2, r3
 8017866:	4b92      	ldr	r3, [pc, #584]	@ (8017ab0 <tcp_slowtmr+0x268>)
 8017868:	701a      	strb	r2, [r3, #0]
 801786a:	e000      	b.n	801786e <tcp_slowtmr+0x26>
        prev->polltmr = 0;
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: polling application\n"));
        tcp_active_pcbs_changed = 0;
        TCP_EVENT_POLL(prev, err);
        if (tcp_active_pcbs_changed) {
          goto tcp_slowtmr_start;
 801786c:	bf00      	nop
  prev = NULL;
 801786e:	2300      	movs	r3, #0
 8017870:	62bb      	str	r3, [r7, #40]	@ 0x28
  pcb = tcp_active_pcbs;
 8017872:	4b90      	ldr	r3, [pc, #576]	@ (8017ab4 <tcp_slowtmr+0x26c>)
 8017874:	681b      	ldr	r3, [r3, #0]
 8017876:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while (pcb != NULL) {
 8017878:	e29d      	b.n	8017db6 <tcp_slowtmr+0x56e>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 801787a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801787c:	7d1b      	ldrb	r3, [r3, #20]
 801787e:	2b00      	cmp	r3, #0
 8017880:	d106      	bne.n	8017890 <tcp_slowtmr+0x48>
 8017882:	4b8d      	ldr	r3, [pc, #564]	@ (8017ab8 <tcp_slowtmr+0x270>)
 8017884:	f240 42be 	movw	r2, #1214	@ 0x4be
 8017888:	498c      	ldr	r1, [pc, #560]	@ (8017abc <tcp_slowtmr+0x274>)
 801788a:	488d      	ldr	r0, [pc, #564]	@ (8017ac0 <tcp_slowtmr+0x278>)
 801788c:	f007 f956 	bl	801eb3c <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != LISTEN\n", pcb->state != LISTEN);
 8017890:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017892:	7d1b      	ldrb	r3, [r3, #20]
 8017894:	2b01      	cmp	r3, #1
 8017896:	d106      	bne.n	80178a6 <tcp_slowtmr+0x5e>
 8017898:	4b87      	ldr	r3, [pc, #540]	@ (8017ab8 <tcp_slowtmr+0x270>)
 801789a:	f240 42bf 	movw	r2, #1215	@ 0x4bf
 801789e:	4989      	ldr	r1, [pc, #548]	@ (8017ac4 <tcp_slowtmr+0x27c>)
 80178a0:	4887      	ldr	r0, [pc, #540]	@ (8017ac0 <tcp_slowtmr+0x278>)
 80178a2:	f007 f94b 	bl	801eb3c <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != TIME-WAIT\n", pcb->state != TIME_WAIT);
 80178a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80178a8:	7d1b      	ldrb	r3, [r3, #20]
 80178aa:	2b0a      	cmp	r3, #10
 80178ac:	d106      	bne.n	80178bc <tcp_slowtmr+0x74>
 80178ae:	4b82      	ldr	r3, [pc, #520]	@ (8017ab8 <tcp_slowtmr+0x270>)
 80178b0:	f44f 6298 	mov.w	r2, #1216	@ 0x4c0
 80178b4:	4984      	ldr	r1, [pc, #528]	@ (8017ac8 <tcp_slowtmr+0x280>)
 80178b6:	4882      	ldr	r0, [pc, #520]	@ (8017ac0 <tcp_slowtmr+0x278>)
 80178b8:	f007 f940 	bl	801eb3c <iprintf>
    if (pcb->last_timer == tcp_timer_ctr) {
 80178bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80178be:	7f9a      	ldrb	r2, [r3, #30]
 80178c0:	4b7b      	ldr	r3, [pc, #492]	@ (8017ab0 <tcp_slowtmr+0x268>)
 80178c2:	781b      	ldrb	r3, [r3, #0]
 80178c4:	429a      	cmp	r2, r3
 80178c6:	d105      	bne.n	80178d4 <tcp_slowtmr+0x8c>
      prev = pcb;
 80178c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80178ca:	62bb      	str	r3, [r7, #40]	@ 0x28
      pcb = pcb->next;
 80178cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80178ce:	68db      	ldr	r3, [r3, #12]
 80178d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
      continue;
 80178d2:	e270      	b.n	8017db6 <tcp_slowtmr+0x56e>
    pcb->last_timer = tcp_timer_ctr;
 80178d4:	4b76      	ldr	r3, [pc, #472]	@ (8017ab0 <tcp_slowtmr+0x268>)
 80178d6:	781a      	ldrb	r2, [r3, #0]
 80178d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80178da:	779a      	strb	r2, [r3, #30]
    pcb_remove = 0;
 80178dc:	2300      	movs	r3, #0
 80178de:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    pcb_reset = 0;
 80178e2:	2300      	movs	r3, #0
 80178e4:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 80178e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80178ea:	7d1b      	ldrb	r3, [r3, #20]
 80178ec:	2b02      	cmp	r3, #2
 80178ee:	d10a      	bne.n	8017906 <tcp_slowtmr+0xbe>
 80178f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80178f2:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80178f6:	2b05      	cmp	r3, #5
 80178f8:	d905      	bls.n	8017906 <tcp_slowtmr+0xbe>
      ++pcb_remove;
 80178fa:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80178fe:	3301      	adds	r3, #1
 8017900:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8017904:	e11e      	b.n	8017b44 <tcp_slowtmr+0x2fc>
    } else if (pcb->nrtx >= TCP_MAXRTX) {
 8017906:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017908:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 801790c:	2b0b      	cmp	r3, #11
 801790e:	d905      	bls.n	801791c <tcp_slowtmr+0xd4>
      ++pcb_remove;
 8017910:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8017914:	3301      	adds	r3, #1
 8017916:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 801791a:	e113      	b.n	8017b44 <tcp_slowtmr+0x2fc>
      if (pcb->persist_backoff > 0) {
 801791c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801791e:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 8017922:	2b00      	cmp	r3, #0
 8017924:	d075      	beq.n	8017a12 <tcp_slowtmr+0x1ca>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with in-flight data", pcb->unacked == NULL);
 8017926:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017928:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801792a:	2b00      	cmp	r3, #0
 801792c:	d006      	beq.n	801793c <tcp_slowtmr+0xf4>
 801792e:	4b62      	ldr	r3, [pc, #392]	@ (8017ab8 <tcp_slowtmr+0x270>)
 8017930:	f240 42d4 	movw	r2, #1236	@ 0x4d4
 8017934:	4965      	ldr	r1, [pc, #404]	@ (8017acc <tcp_slowtmr+0x284>)
 8017936:	4862      	ldr	r0, [pc, #392]	@ (8017ac0 <tcp_slowtmr+0x278>)
 8017938:	f007 f900 	bl	801eb3c <iprintf>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with empty send buffer", pcb->unsent != NULL);
 801793c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801793e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8017940:	2b00      	cmp	r3, #0
 8017942:	d106      	bne.n	8017952 <tcp_slowtmr+0x10a>
 8017944:	4b5c      	ldr	r3, [pc, #368]	@ (8017ab8 <tcp_slowtmr+0x270>)
 8017946:	f240 42d5 	movw	r2, #1237	@ 0x4d5
 801794a:	4961      	ldr	r1, [pc, #388]	@ (8017ad0 <tcp_slowtmr+0x288>)
 801794c:	485c      	ldr	r0, [pc, #368]	@ (8017ac0 <tcp_slowtmr+0x278>)
 801794e:	f007 f8f5 	bl	801eb3c <iprintf>
        if (pcb->persist_probe >= TCP_MAXRTX) {
 8017952:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017954:	f893 309a 	ldrb.w	r3, [r3, #154]	@ 0x9a
 8017958:	2b0b      	cmp	r3, #11
 801795a:	d905      	bls.n	8017968 <tcp_slowtmr+0x120>
          ++pcb_remove; /* max probes reached */
 801795c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8017960:	3301      	adds	r3, #1
 8017962:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8017966:	e0ed      	b.n	8017b44 <tcp_slowtmr+0x2fc>
          u8_t backoff_cnt = tcp_persist_backoff[pcb->persist_backoff - 1];
 8017968:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801796a:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 801796e:	3b01      	subs	r3, #1
 8017970:	4a58      	ldr	r2, [pc, #352]	@ (8017ad4 <tcp_slowtmr+0x28c>)
 8017972:	5cd3      	ldrb	r3, [r2, r3]
 8017974:	747b      	strb	r3, [r7, #17]
          if (pcb->persist_cnt < backoff_cnt) {
 8017976:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017978:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 801797c:	7c7a      	ldrb	r2, [r7, #17]
 801797e:	429a      	cmp	r2, r3
 8017980:	d907      	bls.n	8017992 <tcp_slowtmr+0x14a>
            pcb->persist_cnt++;
 8017982:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017984:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8017988:	3301      	adds	r3, #1
 801798a:	b2da      	uxtb	r2, r3
 801798c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801798e:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
          if (pcb->persist_cnt >= backoff_cnt) {
 8017992:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017994:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8017998:	7c7a      	ldrb	r2, [r7, #17]
 801799a:	429a      	cmp	r2, r3
 801799c:	f200 80d2 	bhi.w	8017b44 <tcp_slowtmr+0x2fc>
            int next_slot = 1; /* increment timer to next slot */
 80179a0:	2301      	movs	r3, #1
 80179a2:	623b      	str	r3, [r7, #32]
            if (pcb->snd_wnd == 0) {
 80179a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80179a6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80179aa:	2b00      	cmp	r3, #0
 80179ac:	d108      	bne.n	80179c0 <tcp_slowtmr+0x178>
              if (tcp_zero_window_probe(pcb) != ERR_OK) {
 80179ae:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80179b0:	f004 fc24 	bl	801c1fc <tcp_zero_window_probe>
 80179b4:	4603      	mov	r3, r0
 80179b6:	2b00      	cmp	r3, #0
 80179b8:	d014      	beq.n	80179e4 <tcp_slowtmr+0x19c>
                next_slot = 0; /* try probe again with current slot */
 80179ba:	2300      	movs	r3, #0
 80179bc:	623b      	str	r3, [r7, #32]
 80179be:	e011      	b.n	80179e4 <tcp_slowtmr+0x19c>
              if (tcp_split_unsent_seg(pcb, (u16_t)pcb->snd_wnd) == ERR_OK) {
 80179c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80179c2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80179c6:	4619      	mov	r1, r3
 80179c8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80179ca:	f003 fae9 	bl	801afa0 <tcp_split_unsent_seg>
 80179ce:	4603      	mov	r3, r0
 80179d0:	2b00      	cmp	r3, #0
 80179d2:	d107      	bne.n	80179e4 <tcp_slowtmr+0x19c>
                if (tcp_output(pcb) == ERR_OK) {
 80179d4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80179d6:	f003 fd69 	bl	801b4ac <tcp_output>
 80179da:	4603      	mov	r3, r0
 80179dc:	2b00      	cmp	r3, #0
 80179de:	d101      	bne.n	80179e4 <tcp_slowtmr+0x19c>
                  next_slot = 0;
 80179e0:	2300      	movs	r3, #0
 80179e2:	623b      	str	r3, [r7, #32]
            if (next_slot) {
 80179e4:	6a3b      	ldr	r3, [r7, #32]
 80179e6:	2b00      	cmp	r3, #0
 80179e8:	f000 80ac 	beq.w	8017b44 <tcp_slowtmr+0x2fc>
              pcb->persist_cnt = 0;
 80179ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80179ee:	2200      	movs	r2, #0
 80179f0:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
              if (pcb->persist_backoff < sizeof(tcp_persist_backoff)) {
 80179f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80179f6:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 80179fa:	2b06      	cmp	r3, #6
 80179fc:	f200 80a2 	bhi.w	8017b44 <tcp_slowtmr+0x2fc>
                pcb->persist_backoff++;
 8017a00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017a02:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 8017a06:	3301      	adds	r3, #1
 8017a08:	b2da      	uxtb	r2, r3
 8017a0a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017a0c:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
 8017a10:	e098      	b.n	8017b44 <tcp_slowtmr+0x2fc>
        if ((pcb->rtime >= 0) && (pcb->rtime < 0x7FFF)) {
 8017a12:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017a14:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 8017a18:	2b00      	cmp	r3, #0
 8017a1a:	db0f      	blt.n	8017a3c <tcp_slowtmr+0x1f4>
 8017a1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017a1e:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 8017a22:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 8017a26:	4293      	cmp	r3, r2
 8017a28:	d008      	beq.n	8017a3c <tcp_slowtmr+0x1f4>
          ++pcb->rtime;
 8017a2a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017a2c:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 8017a30:	b29b      	uxth	r3, r3
 8017a32:	3301      	adds	r3, #1
 8017a34:	b29b      	uxth	r3, r3
 8017a36:	b21a      	sxth	r2, r3
 8017a38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017a3a:	861a      	strh	r2, [r3, #48]	@ 0x30
        if (pcb->rtime >= pcb->rto) {
 8017a3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017a3e:	f9b3 2030 	ldrsh.w	r2, [r3, #48]	@ 0x30
 8017a42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017a44:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	@ 0x40
 8017a48:	429a      	cmp	r2, r3
 8017a4a:	db7b      	blt.n	8017b44 <tcp_slowtmr+0x2fc>
          if ((tcp_rexmit_rto_prepare(pcb) == ERR_OK) || ((pcb->unacked == NULL) && (pcb->unsent != NULL))) {
 8017a4c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8017a4e:	f004 f821 	bl	801ba94 <tcp_rexmit_rto_prepare>
 8017a52:	4603      	mov	r3, r0
 8017a54:	2b00      	cmp	r3, #0
 8017a56:	d007      	beq.n	8017a68 <tcp_slowtmr+0x220>
 8017a58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017a5a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8017a5c:	2b00      	cmp	r3, #0
 8017a5e:	d171      	bne.n	8017b44 <tcp_slowtmr+0x2fc>
 8017a60:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017a62:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8017a64:	2b00      	cmp	r3, #0
 8017a66:	d06d      	beq.n	8017b44 <tcp_slowtmr+0x2fc>
            if (pcb->state != SYN_SENT) {
 8017a68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017a6a:	7d1b      	ldrb	r3, [r3, #20]
 8017a6c:	2b02      	cmp	r3, #2
 8017a6e:	d03a      	beq.n	8017ae6 <tcp_slowtmr+0x29e>
              u8_t backoff_idx = LWIP_MIN(pcb->nrtx, sizeof(tcp_backoff) - 1);
 8017a70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017a72:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8017a76:	2b0c      	cmp	r3, #12
 8017a78:	bf28      	it	cs
 8017a7a:	230c      	movcs	r3, #12
 8017a7c:	76fb      	strb	r3, [r7, #27]
              int calc_rto = ((pcb->sa >> 3) + pcb->sv) << tcp_backoff[backoff_idx];
 8017a7e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017a80:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 8017a84:	10db      	asrs	r3, r3, #3
 8017a86:	b21b      	sxth	r3, r3
 8017a88:	461a      	mov	r2, r3
 8017a8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017a8c:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 8017a90:	4413      	add	r3, r2
 8017a92:	7efa      	ldrb	r2, [r7, #27]
 8017a94:	4910      	ldr	r1, [pc, #64]	@ (8017ad8 <tcp_slowtmr+0x290>)
 8017a96:	5c8a      	ldrb	r2, [r1, r2]
 8017a98:	4093      	lsls	r3, r2
 8017a9a:	617b      	str	r3, [r7, #20]
              pcb->rto = (s16_t)LWIP_MIN(calc_rto, 0x7FFF);
 8017a9c:	697b      	ldr	r3, [r7, #20]
 8017a9e:	f647 72fe 	movw	r2, #32766	@ 0x7ffe
 8017aa2:	4293      	cmp	r3, r2
 8017aa4:	dc1a      	bgt.n	8017adc <tcp_slowtmr+0x294>
 8017aa6:	697b      	ldr	r3, [r7, #20]
 8017aa8:	b21a      	sxth	r2, r3
 8017aaa:	e019      	b.n	8017ae0 <tcp_slowtmr+0x298>
 8017aac:	2401ca34 	.word	0x2401ca34
 8017ab0:	2401ca4a 	.word	0x2401ca4a
 8017ab4:	2401ca40 	.word	0x2401ca40
 8017ab8:	08023ba0 	.word	0x08023ba0
 8017abc:	08023f0c 	.word	0x08023f0c
 8017ac0:	08023c0c 	.word	0x08023c0c
 8017ac4:	08023f38 	.word	0x08023f38
 8017ac8:	08023f64 	.word	0x08023f64
 8017acc:	08023f94 	.word	0x08023f94
 8017ad0:	08023fc8 	.word	0x08023fc8
 8017ad4:	08025824 	.word	0x08025824
 8017ad8:	08025814 	.word	0x08025814
 8017adc:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 8017ae0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017ae2:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
            pcb->rtime = 0;
 8017ae6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017ae8:	2200      	movs	r2, #0
 8017aea:	861a      	strh	r2, [r3, #48]	@ 0x30
            eff_wnd = LWIP_MIN(pcb->cwnd, pcb->snd_wnd);
 8017aec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017aee:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 8017af2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017af4:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8017af8:	4293      	cmp	r3, r2
 8017afa:	bf28      	it	cs
 8017afc:	4613      	movcs	r3, r2
 8017afe:	827b      	strh	r3, [r7, #18]
            pcb->ssthresh = eff_wnd >> 1;
 8017b00:	8a7b      	ldrh	r3, [r7, #18]
 8017b02:	085b      	lsrs	r3, r3, #1
 8017b04:	b29a      	uxth	r2, r3
 8017b06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017b08:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
            if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 8017b0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017b0e:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 8017b12:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017b14:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8017b16:	005b      	lsls	r3, r3, #1
 8017b18:	b29b      	uxth	r3, r3
 8017b1a:	429a      	cmp	r2, r3
 8017b1c:	d206      	bcs.n	8017b2c <tcp_slowtmr+0x2e4>
              pcb->ssthresh = (tcpwnd_size_t)(pcb->mss << 1);
 8017b1e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017b20:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8017b22:	005b      	lsls	r3, r3, #1
 8017b24:	b29a      	uxth	r2, r3
 8017b26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017b28:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
            pcb->cwnd = pcb->mss;
 8017b2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017b2e:	8e5a      	ldrh	r2, [r3, #50]	@ 0x32
 8017b30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017b32:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
            pcb->bytes_acked = 0;
 8017b36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017b38:	2200      	movs	r2, #0
 8017b3a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
            tcp_rexmit_rto_commit(pcb);
 8017b3e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8017b40:	f004 f818 	bl	801bb74 <tcp_rexmit_rto_commit>
    if (pcb->state == FIN_WAIT_2) {
 8017b44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017b46:	7d1b      	ldrb	r3, [r3, #20]
 8017b48:	2b06      	cmp	r3, #6
 8017b4a:	d111      	bne.n	8017b70 <tcp_slowtmr+0x328>
      if (pcb->flags & TF_RXCLOSED) {
 8017b4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017b4e:	8b5b      	ldrh	r3, [r3, #26]
 8017b50:	f003 0310 	and.w	r3, r3, #16
 8017b54:	2b00      	cmp	r3, #0
 8017b56:	d00b      	beq.n	8017b70 <tcp_slowtmr+0x328>
        if ((u32_t)(tcp_ticks - pcb->tmr) >
 8017b58:	4b9c      	ldr	r3, [pc, #624]	@ (8017dcc <tcp_slowtmr+0x584>)
 8017b5a:	681a      	ldr	r2, [r3, #0]
 8017b5c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017b5e:	6a1b      	ldr	r3, [r3, #32]
 8017b60:	1ad3      	subs	r3, r2, r3
 8017b62:	2b28      	cmp	r3, #40	@ 0x28
 8017b64:	d904      	bls.n	8017b70 <tcp_slowtmr+0x328>
          ++pcb_remove;
 8017b66:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8017b6a:	3301      	adds	r3, #1
 8017b6c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 8017b70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017b72:	7a5b      	ldrb	r3, [r3, #9]
 8017b74:	f003 0308 	and.w	r3, r3, #8
 8017b78:	2b00      	cmp	r3, #0
 8017b7a:	d04a      	beq.n	8017c12 <tcp_slowtmr+0x3ca>
        ((pcb->state == ESTABLISHED) ||
 8017b7c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017b7e:	7d1b      	ldrb	r3, [r3, #20]
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 8017b80:	2b04      	cmp	r3, #4
 8017b82:	d003      	beq.n	8017b8c <tcp_slowtmr+0x344>
         (pcb->state == CLOSE_WAIT))) {
 8017b84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017b86:	7d1b      	ldrb	r3, [r3, #20]
        ((pcb->state == ESTABLISHED) ||
 8017b88:	2b07      	cmp	r3, #7
 8017b8a:	d142      	bne.n	8017c12 <tcp_slowtmr+0x3ca>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 8017b8c:	4b8f      	ldr	r3, [pc, #572]	@ (8017dcc <tcp_slowtmr+0x584>)
 8017b8e:	681a      	ldr	r2, [r3, #0]
 8017b90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017b92:	6a1b      	ldr	r3, [r3, #32]
 8017b94:	1ad2      	subs	r2, r2, r3
          (pcb->keep_idle + TCP_KEEP_DUR(pcb)) / TCP_SLOW_INTERVAL) {
 8017b96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017b98:	f8d3 1094 	ldr.w	r1, [r3, #148]	@ 0x94
 8017b9c:	4b8c      	ldr	r3, [pc, #560]	@ (8017dd0 <tcp_slowtmr+0x588>)
 8017b9e:	440b      	add	r3, r1
 8017ba0:	498c      	ldr	r1, [pc, #560]	@ (8017dd4 <tcp_slowtmr+0x58c>)
 8017ba2:	fba1 1303 	umull	r1, r3, r1, r3
 8017ba6:	095b      	lsrs	r3, r3, #5
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 8017ba8:	429a      	cmp	r2, r3
 8017baa:	d90a      	bls.n	8017bc2 <tcp_slowtmr+0x37a>
        ++pcb_remove;
 8017bac:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8017bb0:	3301      	adds	r3, #1
 8017bb2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        ++pcb_reset;
 8017bb6:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8017bba:	3301      	adds	r3, #1
 8017bbc:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8017bc0:	e027      	b.n	8017c12 <tcp_slowtmr+0x3ca>
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 8017bc2:	4b82      	ldr	r3, [pc, #520]	@ (8017dcc <tcp_slowtmr+0x584>)
 8017bc4:	681a      	ldr	r2, [r3, #0]
 8017bc6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017bc8:	6a1b      	ldr	r3, [r3, #32]
 8017bca:	1ad2      	subs	r2, r2, r3
                 (pcb->keep_idle + pcb->keep_cnt_sent * TCP_KEEP_INTVL(pcb))
 8017bcc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017bce:	f8d3 1094 	ldr.w	r1, [r3, #148]	@ 0x94
 8017bd2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017bd4:	f893 309b 	ldrb.w	r3, [r3, #155]	@ 0x9b
 8017bd8:	4618      	mov	r0, r3
 8017bda:	4b7f      	ldr	r3, [pc, #508]	@ (8017dd8 <tcp_slowtmr+0x590>)
 8017bdc:	fb00 f303 	mul.w	r3, r0, r3
 8017be0:	440b      	add	r3, r1
                 / TCP_SLOW_INTERVAL) {
 8017be2:	497c      	ldr	r1, [pc, #496]	@ (8017dd4 <tcp_slowtmr+0x58c>)
 8017be4:	fba1 1303 	umull	r1, r3, r1, r3
 8017be8:	095b      	lsrs	r3, r3, #5
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 8017bea:	429a      	cmp	r2, r3
 8017bec:	d911      	bls.n	8017c12 <tcp_slowtmr+0x3ca>
        err = tcp_keepalive(pcb);
 8017bee:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8017bf0:	f004 fac4 	bl	801c17c <tcp_keepalive>
 8017bf4:	4603      	mov	r3, r0
 8017bf6:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
        if (err == ERR_OK) {
 8017bfa:	f997 3025 	ldrsb.w	r3, [r7, #37]	@ 0x25
 8017bfe:	2b00      	cmp	r3, #0
 8017c00:	d107      	bne.n	8017c12 <tcp_slowtmr+0x3ca>
          pcb->keep_cnt_sent++;
 8017c02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017c04:	f893 309b 	ldrb.w	r3, [r3, #155]	@ 0x9b
 8017c08:	3301      	adds	r3, #1
 8017c0a:	b2da      	uxtb	r2, r3
 8017c0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017c0e:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
    if (pcb->ooseq != NULL &&
 8017c12:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017c14:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8017c16:	2b00      	cmp	r3, #0
 8017c18:	d011      	beq.n	8017c3e <tcp_slowtmr+0x3f6>
        (tcp_ticks - pcb->tmr >= (u32_t)pcb->rto * TCP_OOSEQ_TIMEOUT)) {
 8017c1a:	4b6c      	ldr	r3, [pc, #432]	@ (8017dcc <tcp_slowtmr+0x584>)
 8017c1c:	681a      	ldr	r2, [r3, #0]
 8017c1e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017c20:	6a1b      	ldr	r3, [r3, #32]
 8017c22:	1ad2      	subs	r2, r2, r3
 8017c24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017c26:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	@ 0x40
 8017c2a:	4619      	mov	r1, r3
 8017c2c:	460b      	mov	r3, r1
 8017c2e:	005b      	lsls	r3, r3, #1
 8017c30:	440b      	add	r3, r1
 8017c32:	005b      	lsls	r3, r3, #1
    if (pcb->ooseq != NULL &&
 8017c34:	429a      	cmp	r2, r3
 8017c36:	d302      	bcc.n	8017c3e <tcp_slowtmr+0x3f6>
      tcp_free_ooseq(pcb);
 8017c38:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8017c3a:	f000 fddd 	bl	80187f8 <tcp_free_ooseq>
    if (pcb->state == SYN_RCVD) {
 8017c3e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017c40:	7d1b      	ldrb	r3, [r3, #20]
 8017c42:	2b03      	cmp	r3, #3
 8017c44:	d10b      	bne.n	8017c5e <tcp_slowtmr+0x416>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 8017c46:	4b61      	ldr	r3, [pc, #388]	@ (8017dcc <tcp_slowtmr+0x584>)
 8017c48:	681a      	ldr	r2, [r3, #0]
 8017c4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017c4c:	6a1b      	ldr	r3, [r3, #32]
 8017c4e:	1ad3      	subs	r3, r2, r3
 8017c50:	2b28      	cmp	r3, #40	@ 0x28
 8017c52:	d904      	bls.n	8017c5e <tcp_slowtmr+0x416>
        ++pcb_remove;
 8017c54:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8017c58:	3301      	adds	r3, #1
 8017c5a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (pcb->state == LAST_ACK) {
 8017c5e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017c60:	7d1b      	ldrb	r3, [r3, #20]
 8017c62:	2b09      	cmp	r3, #9
 8017c64:	d10b      	bne.n	8017c7e <tcp_slowtmr+0x436>
      if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 8017c66:	4b59      	ldr	r3, [pc, #356]	@ (8017dcc <tcp_slowtmr+0x584>)
 8017c68:	681a      	ldr	r2, [r3, #0]
 8017c6a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017c6c:	6a1b      	ldr	r3, [r3, #32]
 8017c6e:	1ad3      	subs	r3, r2, r3
 8017c70:	2bf0      	cmp	r3, #240	@ 0xf0
 8017c72:	d904      	bls.n	8017c7e <tcp_slowtmr+0x436>
        ++pcb_remove;
 8017c74:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8017c78:	3301      	adds	r3, #1
 8017c7a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (pcb_remove) {
 8017c7e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8017c82:	2b00      	cmp	r3, #0
 8017c84:	d060      	beq.n	8017d48 <tcp_slowtmr+0x500>
      tcp_err_fn err_fn = pcb->errf;
 8017c86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017c88:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8017c8c:	60fb      	str	r3, [r7, #12]
      tcp_pcb_purge(pcb);
 8017c8e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8017c90:	f000 fbfe 	bl	8018490 <tcp_pcb_purge>
      if (prev != NULL) {
 8017c94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017c96:	2b00      	cmp	r3, #0
 8017c98:	d010      	beq.n	8017cbc <tcp_slowtmr+0x474>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 8017c9a:	4b50      	ldr	r3, [pc, #320]	@ (8017ddc <tcp_slowtmr+0x594>)
 8017c9c:	681b      	ldr	r3, [r3, #0]
 8017c9e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8017ca0:	429a      	cmp	r2, r3
 8017ca2:	d106      	bne.n	8017cb2 <tcp_slowtmr+0x46a>
 8017ca4:	4b4e      	ldr	r3, [pc, #312]	@ (8017de0 <tcp_slowtmr+0x598>)
 8017ca6:	f240 526d 	movw	r2, #1389	@ 0x56d
 8017caa:	494e      	ldr	r1, [pc, #312]	@ (8017de4 <tcp_slowtmr+0x59c>)
 8017cac:	484e      	ldr	r0, [pc, #312]	@ (8017de8 <tcp_slowtmr+0x5a0>)
 8017cae:	f006 ff45 	bl	801eb3c <iprintf>
        prev->next = pcb->next;
 8017cb2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017cb4:	68da      	ldr	r2, [r3, #12]
 8017cb6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017cb8:	60da      	str	r2, [r3, #12]
 8017cba:	e00f      	b.n	8017cdc <tcp_slowtmr+0x494>
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_active_pcbs", tcp_active_pcbs == pcb);
 8017cbc:	4b47      	ldr	r3, [pc, #284]	@ (8017ddc <tcp_slowtmr+0x594>)
 8017cbe:	681b      	ldr	r3, [r3, #0]
 8017cc0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8017cc2:	429a      	cmp	r2, r3
 8017cc4:	d006      	beq.n	8017cd4 <tcp_slowtmr+0x48c>
 8017cc6:	4b46      	ldr	r3, [pc, #280]	@ (8017de0 <tcp_slowtmr+0x598>)
 8017cc8:	f240 5271 	movw	r2, #1393	@ 0x571
 8017ccc:	4947      	ldr	r1, [pc, #284]	@ (8017dec <tcp_slowtmr+0x5a4>)
 8017cce:	4846      	ldr	r0, [pc, #280]	@ (8017de8 <tcp_slowtmr+0x5a0>)
 8017cd0:	f006 ff34 	bl	801eb3c <iprintf>
        tcp_active_pcbs = pcb->next;
 8017cd4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017cd6:	68db      	ldr	r3, [r3, #12]
 8017cd8:	4a40      	ldr	r2, [pc, #256]	@ (8017ddc <tcp_slowtmr+0x594>)
 8017cda:	6013      	str	r3, [r2, #0]
      if (pcb_reset) {
 8017cdc:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8017ce0:	2b00      	cmp	r3, #0
 8017ce2:	d013      	beq.n	8017d0c <tcp_slowtmr+0x4c4>
        tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 8017ce4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017ce6:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 8017ce8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017cea:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 8017cec:	6afd      	ldr	r5, [r7, #44]	@ 0x2c
 8017cee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017cf0:	3304      	adds	r3, #4
 8017cf2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8017cf4:	8ad2      	ldrh	r2, [r2, #22]
 8017cf6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8017cf8:	8b09      	ldrh	r1, [r1, #24]
 8017cfa:	9102      	str	r1, [sp, #8]
 8017cfc:	9201      	str	r2, [sp, #4]
 8017cfe:	9300      	str	r3, [sp, #0]
 8017d00:	462b      	mov	r3, r5
 8017d02:	4622      	mov	r2, r4
 8017d04:	4601      	mov	r1, r0
 8017d06:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8017d08:	f004 f984 	bl	801c014 <tcp_rst>
      err_arg = pcb->callback_arg;
 8017d0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017d0e:	691b      	ldr	r3, [r3, #16]
 8017d10:	60bb      	str	r3, [r7, #8]
      last_state = pcb->state;
 8017d12:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017d14:	7d1b      	ldrb	r3, [r3, #20]
 8017d16:	71fb      	strb	r3, [r7, #7]
      pcb2 = pcb;
 8017d18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017d1a:	603b      	str	r3, [r7, #0]
      pcb = pcb->next;
 8017d1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017d1e:	68db      	ldr	r3, [r3, #12]
 8017d20:	62fb      	str	r3, [r7, #44]	@ 0x2c
      tcp_free(pcb2);
 8017d22:	6838      	ldr	r0, [r7, #0]
 8017d24:	f7ff f9f2 	bl	801710c <tcp_free>
      tcp_active_pcbs_changed = 0;
 8017d28:	4b31      	ldr	r3, [pc, #196]	@ (8017df0 <tcp_slowtmr+0x5a8>)
 8017d2a:	2200      	movs	r2, #0
 8017d2c:	701a      	strb	r2, [r3, #0]
      TCP_EVENT_ERR(last_state, err_fn, err_arg, ERR_ABRT);
 8017d2e:	68fb      	ldr	r3, [r7, #12]
 8017d30:	2b00      	cmp	r3, #0
 8017d32:	d004      	beq.n	8017d3e <tcp_slowtmr+0x4f6>
 8017d34:	68fb      	ldr	r3, [r7, #12]
 8017d36:	f06f 010c 	mvn.w	r1, #12
 8017d3a:	68b8      	ldr	r0, [r7, #8]
 8017d3c:	4798      	blx	r3
      if (tcp_active_pcbs_changed) {
 8017d3e:	4b2c      	ldr	r3, [pc, #176]	@ (8017df0 <tcp_slowtmr+0x5a8>)
 8017d40:	781b      	ldrb	r3, [r3, #0]
 8017d42:	2b00      	cmp	r3, #0
 8017d44:	d037      	beq.n	8017db6 <tcp_slowtmr+0x56e>
        goto tcp_slowtmr_start;
 8017d46:	e592      	b.n	801786e <tcp_slowtmr+0x26>
      prev = pcb;
 8017d48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017d4a:	62bb      	str	r3, [r7, #40]	@ 0x28
      pcb = pcb->next;
 8017d4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017d4e:	68db      	ldr	r3, [r3, #12]
 8017d50:	62fb      	str	r3, [r7, #44]	@ 0x2c
      ++prev->polltmr;
 8017d52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017d54:	7f1b      	ldrb	r3, [r3, #28]
 8017d56:	3301      	adds	r3, #1
 8017d58:	b2da      	uxtb	r2, r3
 8017d5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017d5c:	771a      	strb	r2, [r3, #28]
      if (prev->polltmr >= prev->pollinterval) {
 8017d5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017d60:	7f1a      	ldrb	r2, [r3, #28]
 8017d62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017d64:	7f5b      	ldrb	r3, [r3, #29]
 8017d66:	429a      	cmp	r2, r3
 8017d68:	d325      	bcc.n	8017db6 <tcp_slowtmr+0x56e>
        prev->polltmr = 0;
 8017d6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017d6c:	2200      	movs	r2, #0
 8017d6e:	771a      	strb	r2, [r3, #28]
        tcp_active_pcbs_changed = 0;
 8017d70:	4b1f      	ldr	r3, [pc, #124]	@ (8017df0 <tcp_slowtmr+0x5a8>)
 8017d72:	2200      	movs	r2, #0
 8017d74:	701a      	strb	r2, [r3, #0]
        TCP_EVENT_POLL(prev, err);
 8017d76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017d78:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8017d7c:	2b00      	cmp	r3, #0
 8017d7e:	d00b      	beq.n	8017d98 <tcp_slowtmr+0x550>
 8017d80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017d82:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8017d86:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8017d88:	6912      	ldr	r2, [r2, #16]
 8017d8a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8017d8c:	4610      	mov	r0, r2
 8017d8e:	4798      	blx	r3
 8017d90:	4603      	mov	r3, r0
 8017d92:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 8017d96:	e002      	b.n	8017d9e <tcp_slowtmr+0x556>
 8017d98:	2300      	movs	r3, #0
 8017d9a:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
        if (tcp_active_pcbs_changed) {
 8017d9e:	4b14      	ldr	r3, [pc, #80]	@ (8017df0 <tcp_slowtmr+0x5a8>)
 8017da0:	781b      	ldrb	r3, [r3, #0]
 8017da2:	2b00      	cmp	r3, #0
 8017da4:	f47f ad62 	bne.w	801786c <tcp_slowtmr+0x24>
        }
        /* if err == ERR_ABRT, 'prev' is already deallocated */
        if (err == ERR_OK) {
 8017da8:	f997 3025 	ldrsb.w	r3, [r7, #37]	@ 0x25
 8017dac:	2b00      	cmp	r3, #0
 8017dae:	d102      	bne.n	8017db6 <tcp_slowtmr+0x56e>
          tcp_output(prev);
 8017db0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8017db2:	f003 fb7b 	bl	801b4ac <tcp_output>
  while (pcb != NULL) {
 8017db6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017db8:	2b00      	cmp	r3, #0
 8017dba:	f47f ad5e 	bne.w	801787a <tcp_slowtmr+0x32>
    }
  }


  /* Steps through all of the TIME-WAIT PCBs. */
  prev = NULL;
 8017dbe:	2300      	movs	r3, #0
 8017dc0:	62bb      	str	r3, [r7, #40]	@ 0x28
  pcb = tcp_tw_pcbs;
 8017dc2:	4b0c      	ldr	r3, [pc, #48]	@ (8017df4 <tcp_slowtmr+0x5ac>)
 8017dc4:	681b      	ldr	r3, [r3, #0]
 8017dc6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while (pcb != NULL) {
 8017dc8:	e069      	b.n	8017e9e <tcp_slowtmr+0x656>
 8017dca:	bf00      	nop
 8017dcc:	2401ca34 	.word	0x2401ca34
 8017dd0:	000a4cb8 	.word	0x000a4cb8
 8017dd4:	10624dd3 	.word	0x10624dd3
 8017dd8:	000124f8 	.word	0x000124f8
 8017ddc:	2401ca40 	.word	0x2401ca40
 8017de0:	08023ba0 	.word	0x08023ba0
 8017de4:	08024000 	.word	0x08024000
 8017de8:	08023c0c 	.word	0x08023c0c
 8017dec:	0802402c 	.word	0x0802402c
 8017df0:	2401ca48 	.word	0x2401ca48
 8017df4:	2401ca44 	.word	0x2401ca44
    LWIP_ASSERT("tcp_slowtmr: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 8017df8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017dfa:	7d1b      	ldrb	r3, [r3, #20]
 8017dfc:	2b0a      	cmp	r3, #10
 8017dfe:	d006      	beq.n	8017e0e <tcp_slowtmr+0x5c6>
 8017e00:	4b2b      	ldr	r3, [pc, #172]	@ (8017eb0 <tcp_slowtmr+0x668>)
 8017e02:	f240 52a1 	movw	r2, #1441	@ 0x5a1
 8017e06:	492b      	ldr	r1, [pc, #172]	@ (8017eb4 <tcp_slowtmr+0x66c>)
 8017e08:	482b      	ldr	r0, [pc, #172]	@ (8017eb8 <tcp_slowtmr+0x670>)
 8017e0a:	f006 fe97 	bl	801eb3c <iprintf>
    pcb_remove = 0;
 8017e0e:	2300      	movs	r3, #0
 8017e10:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    /* Check if this PCB has stayed long enough in TIME-WAIT */
    if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 8017e14:	4b29      	ldr	r3, [pc, #164]	@ (8017ebc <tcp_slowtmr+0x674>)
 8017e16:	681a      	ldr	r2, [r3, #0]
 8017e18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017e1a:	6a1b      	ldr	r3, [r3, #32]
 8017e1c:	1ad3      	subs	r3, r2, r3
 8017e1e:	2bf0      	cmp	r3, #240	@ 0xf0
 8017e20:	d904      	bls.n	8017e2c <tcp_slowtmr+0x5e4>
      ++pcb_remove;
 8017e22:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8017e26:	3301      	adds	r3, #1
 8017e28:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 8017e2c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8017e30:	2b00      	cmp	r3, #0
 8017e32:	d02f      	beq.n	8017e94 <tcp_slowtmr+0x64c>
      struct tcp_pcb *pcb2;
      tcp_pcb_purge(pcb);
 8017e34:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8017e36:	f000 fb2b 	bl	8018490 <tcp_pcb_purge>
      /* Remove PCB from tcp_tw_pcbs list. */
      if (prev != NULL) {
 8017e3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017e3c:	2b00      	cmp	r3, #0
 8017e3e:	d010      	beq.n	8017e62 <tcp_slowtmr+0x61a>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_tw_pcbs", pcb != tcp_tw_pcbs);
 8017e40:	4b1f      	ldr	r3, [pc, #124]	@ (8017ec0 <tcp_slowtmr+0x678>)
 8017e42:	681b      	ldr	r3, [r3, #0]
 8017e44:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8017e46:	429a      	cmp	r2, r3
 8017e48:	d106      	bne.n	8017e58 <tcp_slowtmr+0x610>
 8017e4a:	4b19      	ldr	r3, [pc, #100]	@ (8017eb0 <tcp_slowtmr+0x668>)
 8017e4c:	f240 52af 	movw	r2, #1455	@ 0x5af
 8017e50:	491c      	ldr	r1, [pc, #112]	@ (8017ec4 <tcp_slowtmr+0x67c>)
 8017e52:	4819      	ldr	r0, [pc, #100]	@ (8017eb8 <tcp_slowtmr+0x670>)
 8017e54:	f006 fe72 	bl	801eb3c <iprintf>
        prev->next = pcb->next;
 8017e58:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017e5a:	68da      	ldr	r2, [r3, #12]
 8017e5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017e5e:	60da      	str	r2, [r3, #12]
 8017e60:	e00f      	b.n	8017e82 <tcp_slowtmr+0x63a>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_tw_pcbs", tcp_tw_pcbs == pcb);
 8017e62:	4b17      	ldr	r3, [pc, #92]	@ (8017ec0 <tcp_slowtmr+0x678>)
 8017e64:	681b      	ldr	r3, [r3, #0]
 8017e66:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8017e68:	429a      	cmp	r2, r3
 8017e6a:	d006      	beq.n	8017e7a <tcp_slowtmr+0x632>
 8017e6c:	4b10      	ldr	r3, [pc, #64]	@ (8017eb0 <tcp_slowtmr+0x668>)
 8017e6e:	f240 52b3 	movw	r2, #1459	@ 0x5b3
 8017e72:	4915      	ldr	r1, [pc, #84]	@ (8017ec8 <tcp_slowtmr+0x680>)
 8017e74:	4810      	ldr	r0, [pc, #64]	@ (8017eb8 <tcp_slowtmr+0x670>)
 8017e76:	f006 fe61 	bl	801eb3c <iprintf>
        tcp_tw_pcbs = pcb->next;
 8017e7a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017e7c:	68db      	ldr	r3, [r3, #12]
 8017e7e:	4a10      	ldr	r2, [pc, #64]	@ (8017ec0 <tcp_slowtmr+0x678>)
 8017e80:	6013      	str	r3, [r2, #0]
      }
      pcb2 = pcb;
 8017e82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017e84:	61fb      	str	r3, [r7, #28]
      pcb = pcb->next;
 8017e86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017e88:	68db      	ldr	r3, [r3, #12]
 8017e8a:	62fb      	str	r3, [r7, #44]	@ 0x2c
      tcp_free(pcb2);
 8017e8c:	69f8      	ldr	r0, [r7, #28]
 8017e8e:	f7ff f93d 	bl	801710c <tcp_free>
 8017e92:	e004      	b.n	8017e9e <tcp_slowtmr+0x656>
    } else {
      prev = pcb;
 8017e94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017e96:	62bb      	str	r3, [r7, #40]	@ 0x28
      pcb = pcb->next;
 8017e98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017e9a:	68db      	ldr	r3, [r3, #12]
 8017e9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while (pcb != NULL) {
 8017e9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8017ea0:	2b00      	cmp	r3, #0
 8017ea2:	d1a9      	bne.n	8017df8 <tcp_slowtmr+0x5b0>
    }
  }
}
 8017ea4:	bf00      	nop
 8017ea6:	bf00      	nop
 8017ea8:	3730      	adds	r7, #48	@ 0x30
 8017eaa:	46bd      	mov	sp, r7
 8017eac:	bdb0      	pop	{r4, r5, r7, pc}
 8017eae:	bf00      	nop
 8017eb0:	08023ba0 	.word	0x08023ba0
 8017eb4:	08024058 	.word	0x08024058
 8017eb8:	08023c0c 	.word	0x08023c0c
 8017ebc:	2401ca34 	.word	0x2401ca34
 8017ec0:	2401ca44 	.word	0x2401ca44
 8017ec4:	08024088 	.word	0x08024088
 8017ec8:	080240b0 	.word	0x080240b0

08017ecc <tcp_fasttmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_fasttmr(void)
{
 8017ecc:	b580      	push	{r7, lr}
 8017ece:	b082      	sub	sp, #8
 8017ed0:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;

  ++tcp_timer_ctr;
 8017ed2:	4b2d      	ldr	r3, [pc, #180]	@ (8017f88 <tcp_fasttmr+0xbc>)
 8017ed4:	781b      	ldrb	r3, [r3, #0]
 8017ed6:	3301      	adds	r3, #1
 8017ed8:	b2da      	uxtb	r2, r3
 8017eda:	4b2b      	ldr	r3, [pc, #172]	@ (8017f88 <tcp_fasttmr+0xbc>)
 8017edc:	701a      	strb	r2, [r3, #0]

tcp_fasttmr_start:
  pcb = tcp_active_pcbs;
 8017ede:	4b2b      	ldr	r3, [pc, #172]	@ (8017f8c <tcp_fasttmr+0xc0>)
 8017ee0:	681b      	ldr	r3, [r3, #0]
 8017ee2:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 8017ee4:	e048      	b.n	8017f78 <tcp_fasttmr+0xac>
    if (pcb->last_timer != tcp_timer_ctr) {
 8017ee6:	687b      	ldr	r3, [r7, #4]
 8017ee8:	7f9a      	ldrb	r2, [r3, #30]
 8017eea:	4b27      	ldr	r3, [pc, #156]	@ (8017f88 <tcp_fasttmr+0xbc>)
 8017eec:	781b      	ldrb	r3, [r3, #0]
 8017eee:	429a      	cmp	r2, r3
 8017ef0:	d03f      	beq.n	8017f72 <tcp_fasttmr+0xa6>
      struct tcp_pcb *next;
      pcb->last_timer = tcp_timer_ctr;
 8017ef2:	4b25      	ldr	r3, [pc, #148]	@ (8017f88 <tcp_fasttmr+0xbc>)
 8017ef4:	781a      	ldrb	r2, [r3, #0]
 8017ef6:	687b      	ldr	r3, [r7, #4]
 8017ef8:	779a      	strb	r2, [r3, #30]
      /* send delayed ACKs */
      if (pcb->flags & TF_ACK_DELAY) {
 8017efa:	687b      	ldr	r3, [r7, #4]
 8017efc:	8b5b      	ldrh	r3, [r3, #26]
 8017efe:	f003 0301 	and.w	r3, r3, #1
 8017f02:	2b00      	cmp	r3, #0
 8017f04:	d010      	beq.n	8017f28 <tcp_fasttmr+0x5c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: delayed ACK\n"));
        tcp_ack_now(pcb);
 8017f06:	687b      	ldr	r3, [r7, #4]
 8017f08:	8b5b      	ldrh	r3, [r3, #26]
 8017f0a:	f043 0302 	orr.w	r3, r3, #2
 8017f0e:	b29a      	uxth	r2, r3
 8017f10:	687b      	ldr	r3, [r7, #4]
 8017f12:	835a      	strh	r2, [r3, #26]
        tcp_output(pcb);
 8017f14:	6878      	ldr	r0, [r7, #4]
 8017f16:	f003 fac9 	bl	801b4ac <tcp_output>
        tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8017f1a:	687b      	ldr	r3, [r7, #4]
 8017f1c:	8b5b      	ldrh	r3, [r3, #26]
 8017f1e:	f023 0303 	bic.w	r3, r3, #3
 8017f22:	b29a      	uxth	r2, r3
 8017f24:	687b      	ldr	r3, [r7, #4]
 8017f26:	835a      	strh	r2, [r3, #26]
      }
      /* send pending FIN */
      if (pcb->flags & TF_CLOSEPEND) {
 8017f28:	687b      	ldr	r3, [r7, #4]
 8017f2a:	8b5b      	ldrh	r3, [r3, #26]
 8017f2c:	f003 0308 	and.w	r3, r3, #8
 8017f30:	2b00      	cmp	r3, #0
 8017f32:	d009      	beq.n	8017f48 <tcp_fasttmr+0x7c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: pending FIN\n"));
        tcp_clear_flags(pcb, TF_CLOSEPEND);
 8017f34:	687b      	ldr	r3, [r7, #4]
 8017f36:	8b5b      	ldrh	r3, [r3, #26]
 8017f38:	f023 0308 	bic.w	r3, r3, #8
 8017f3c:	b29a      	uxth	r2, r3
 8017f3e:	687b      	ldr	r3, [r7, #4]
 8017f40:	835a      	strh	r2, [r3, #26]
        tcp_close_shutdown_fin(pcb);
 8017f42:	6878      	ldr	r0, [r7, #4]
 8017f44:	f7ff fa76 	bl	8017434 <tcp_close_shutdown_fin>
      }

      next = pcb->next;
 8017f48:	687b      	ldr	r3, [r7, #4]
 8017f4a:	68db      	ldr	r3, [r3, #12]
 8017f4c:	603b      	str	r3, [r7, #0]

      /* If there is data which was previously "refused" by upper layer */
      if (pcb->refused_data != NULL) {
 8017f4e:	687b      	ldr	r3, [r7, #4]
 8017f50:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8017f52:	2b00      	cmp	r3, #0
 8017f54:	d00a      	beq.n	8017f6c <tcp_fasttmr+0xa0>
        tcp_active_pcbs_changed = 0;
 8017f56:	4b0e      	ldr	r3, [pc, #56]	@ (8017f90 <tcp_fasttmr+0xc4>)
 8017f58:	2200      	movs	r2, #0
 8017f5a:	701a      	strb	r2, [r3, #0]
        tcp_process_refused_data(pcb);
 8017f5c:	6878      	ldr	r0, [r7, #4]
 8017f5e:	f000 f819 	bl	8017f94 <tcp_process_refused_data>
        if (tcp_active_pcbs_changed) {
 8017f62:	4b0b      	ldr	r3, [pc, #44]	@ (8017f90 <tcp_fasttmr+0xc4>)
 8017f64:	781b      	ldrb	r3, [r3, #0]
 8017f66:	2b00      	cmp	r3, #0
 8017f68:	d000      	beq.n	8017f6c <tcp_fasttmr+0xa0>
          /* application callback has changed the pcb list: restart the loop */
          goto tcp_fasttmr_start;
 8017f6a:	e7b8      	b.n	8017ede <tcp_fasttmr+0x12>
        }
      }
      pcb = next;
 8017f6c:	683b      	ldr	r3, [r7, #0]
 8017f6e:	607b      	str	r3, [r7, #4]
 8017f70:	e002      	b.n	8017f78 <tcp_fasttmr+0xac>
    } else {
      pcb = pcb->next;
 8017f72:	687b      	ldr	r3, [r7, #4]
 8017f74:	68db      	ldr	r3, [r3, #12]
 8017f76:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 8017f78:	687b      	ldr	r3, [r7, #4]
 8017f7a:	2b00      	cmp	r3, #0
 8017f7c:	d1b3      	bne.n	8017ee6 <tcp_fasttmr+0x1a>
    }
  }
}
 8017f7e:	bf00      	nop
 8017f80:	bf00      	nop
 8017f82:	3708      	adds	r7, #8
 8017f84:	46bd      	mov	sp, r7
 8017f86:	bd80      	pop	{r7, pc}
 8017f88:	2401ca4a 	.word	0x2401ca4a
 8017f8c:	2401ca40 	.word	0x2401ca40
 8017f90:	2401ca48 	.word	0x2401ca48

08017f94 <tcp_process_refused_data>:
}

/** Pass pcb->refused_data to the recv callback */
err_t
tcp_process_refused_data(struct tcp_pcb *pcb)
{
 8017f94:	b590      	push	{r4, r7, lr}
 8017f96:	b085      	sub	sp, #20
 8017f98:	af00      	add	r7, sp, #0
 8017f9a:	6078      	str	r0, [r7, #4]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  struct pbuf *rest;
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

  LWIP_ERROR("tcp_process_refused_data: invalid pcb", pcb != NULL, return ERR_ARG);
 8017f9c:	687b      	ldr	r3, [r7, #4]
 8017f9e:	2b00      	cmp	r3, #0
 8017fa0:	d109      	bne.n	8017fb6 <tcp_process_refused_data+0x22>
 8017fa2:	4b37      	ldr	r3, [pc, #220]	@ (8018080 <tcp_process_refused_data+0xec>)
 8017fa4:	f240 6209 	movw	r2, #1545	@ 0x609
 8017fa8:	4936      	ldr	r1, [pc, #216]	@ (8018084 <tcp_process_refused_data+0xf0>)
 8017faa:	4837      	ldr	r0, [pc, #220]	@ (8018088 <tcp_process_refused_data+0xf4>)
 8017fac:	f006 fdc6 	bl	801eb3c <iprintf>
 8017fb0:	f06f 030f 	mvn.w	r3, #15
 8017fb4:	e060      	b.n	8018078 <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  while (pcb->refused_data != NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
  {
    err_t err;
    u8_t refused_flags = pcb->refused_data->flags;
 8017fb6:	687b      	ldr	r3, [r7, #4]
 8017fb8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8017fba:	7b5b      	ldrb	r3, [r3, #13]
 8017fbc:	73bb      	strb	r3, [r7, #14]
    /* set pcb->refused_data to NULL in case the callback frees it and then
       closes the pcb */
    struct pbuf *refused_data = pcb->refused_data;
 8017fbe:	687b      	ldr	r3, [r7, #4]
 8017fc0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8017fc2:	60bb      	str	r3, [r7, #8]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
    pbuf_split_64k(refused_data, &rest);
    pcb->refused_data = rest;
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    pcb->refused_data = NULL;
 8017fc4:	687b      	ldr	r3, [r7, #4]
 8017fc6:	2200      	movs	r2, #0
 8017fc8:	679a      	str	r2, [r3, #120]	@ 0x78
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    /* Notify again application with data previously received. */
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: notify kept packet\n"));
    TCP_EVENT_RECV(pcb, refused_data, ERR_OK, err);
 8017fca:	687b      	ldr	r3, [r7, #4]
 8017fcc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8017fd0:	2b00      	cmp	r3, #0
 8017fd2:	d00b      	beq.n	8017fec <tcp_process_refused_data+0x58>
 8017fd4:	687b      	ldr	r3, [r7, #4]
 8017fd6:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 8017fda:	687b      	ldr	r3, [r7, #4]
 8017fdc:	6918      	ldr	r0, [r3, #16]
 8017fde:	2300      	movs	r3, #0
 8017fe0:	68ba      	ldr	r2, [r7, #8]
 8017fe2:	6879      	ldr	r1, [r7, #4]
 8017fe4:	47a0      	blx	r4
 8017fe6:	4603      	mov	r3, r0
 8017fe8:	73fb      	strb	r3, [r7, #15]
 8017fea:	e007      	b.n	8017ffc <tcp_process_refused_data+0x68>
 8017fec:	2300      	movs	r3, #0
 8017fee:	68ba      	ldr	r2, [r7, #8]
 8017ff0:	6879      	ldr	r1, [r7, #4]
 8017ff2:	2000      	movs	r0, #0
 8017ff4:	f000 f8a4 	bl	8018140 <tcp_recv_null>
 8017ff8:	4603      	mov	r3, r0
 8017ffa:	73fb      	strb	r3, [r7, #15]
    if (err == ERR_OK) {
 8017ffc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8018000:	2b00      	cmp	r3, #0
 8018002:	d12a      	bne.n	801805a <tcp_process_refused_data+0xc6>
      /* did refused_data include a FIN? */
      if ((refused_flags & PBUF_FLAG_TCP_FIN)
 8018004:	7bbb      	ldrb	r3, [r7, #14]
 8018006:	f003 0320 	and.w	r3, r3, #32
 801800a:	2b00      	cmp	r3, #0
 801800c:	d033      	beq.n	8018076 <tcp_process_refused_data+0xe2>
          && (rest == NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
         ) {
        /* correct rcv_wnd as the application won't call tcp_recved()
           for the FIN's seqno */
        if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 801800e:	687b      	ldr	r3, [r7, #4]
 8018010:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8018012:	f5b3 6f06 	cmp.w	r3, #2144	@ 0x860
 8018016:	d005      	beq.n	8018024 <tcp_process_refused_data+0x90>
          pcb->rcv_wnd++;
 8018018:	687b      	ldr	r3, [r7, #4]
 801801a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 801801c:	3301      	adds	r3, #1
 801801e:	b29a      	uxth	r2, r3
 8018020:	687b      	ldr	r3, [r7, #4]
 8018022:	851a      	strh	r2, [r3, #40]	@ 0x28
        }
        TCP_EVENT_CLOSED(pcb, err);
 8018024:	687b      	ldr	r3, [r7, #4]
 8018026:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 801802a:	2b00      	cmp	r3, #0
 801802c:	d00b      	beq.n	8018046 <tcp_process_refused_data+0xb2>
 801802e:	687b      	ldr	r3, [r7, #4]
 8018030:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 8018034:	687b      	ldr	r3, [r7, #4]
 8018036:	6918      	ldr	r0, [r3, #16]
 8018038:	2300      	movs	r3, #0
 801803a:	2200      	movs	r2, #0
 801803c:	6879      	ldr	r1, [r7, #4]
 801803e:	47a0      	blx	r4
 8018040:	4603      	mov	r3, r0
 8018042:	73fb      	strb	r3, [r7, #15]
 8018044:	e001      	b.n	801804a <tcp_process_refused_data+0xb6>
 8018046:	2300      	movs	r3, #0
 8018048:	73fb      	strb	r3, [r7, #15]
        if (err == ERR_ABRT) {
 801804a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801804e:	f113 0f0d 	cmn.w	r3, #13
 8018052:	d110      	bne.n	8018076 <tcp_process_refused_data+0xe2>
          return ERR_ABRT;
 8018054:	f06f 030c 	mvn.w	r3, #12
 8018058:	e00e      	b.n	8018078 <tcp_process_refused_data+0xe4>
        }
      }
    } else if (err == ERR_ABRT) {
 801805a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801805e:	f113 0f0d 	cmn.w	r3, #13
 8018062:	d102      	bne.n	801806a <tcp_process_refused_data+0xd6>
      /* if err == ERR_ABRT, 'pcb' is already deallocated */
      /* Drop incoming packets because pcb is "full" (only if the incoming
         segment contains data). */
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: drop incoming packets, because pcb is \"full\"\n"));
      return ERR_ABRT;
 8018064:	f06f 030c 	mvn.w	r3, #12
 8018068:	e006      	b.n	8018078 <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
      if (rest != NULL) {
        pbuf_cat(refused_data, rest);
      }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
      pcb->refused_data = refused_data;
 801806a:	687b      	ldr	r3, [r7, #4]
 801806c:	68ba      	ldr	r2, [r7, #8]
 801806e:	679a      	str	r2, [r3, #120]	@ 0x78
      return ERR_INPROGRESS;
 8018070:	f06f 0304 	mvn.w	r3, #4
 8018074:	e000      	b.n	8018078 <tcp_process_refused_data+0xe4>
    }
  }
  return ERR_OK;
 8018076:	2300      	movs	r3, #0
}
 8018078:	4618      	mov	r0, r3
 801807a:	3714      	adds	r7, #20
 801807c:	46bd      	mov	sp, r7
 801807e:	bd90      	pop	{r4, r7, pc}
 8018080:	08023ba0 	.word	0x08023ba0
 8018084:	080240d8 	.word	0x080240d8
 8018088:	08023c0c 	.word	0x08023c0c

0801808c <tcp_segs_free>:
 *
 * @param seg tcp_seg list of TCP segments to free
 */
void
tcp_segs_free(struct tcp_seg *seg)
{
 801808c:	b580      	push	{r7, lr}
 801808e:	b084      	sub	sp, #16
 8018090:	af00      	add	r7, sp, #0
 8018092:	6078      	str	r0, [r7, #4]
  while (seg != NULL) {
 8018094:	e007      	b.n	80180a6 <tcp_segs_free+0x1a>
    struct tcp_seg *next = seg->next;
 8018096:	687b      	ldr	r3, [r7, #4]
 8018098:	681b      	ldr	r3, [r3, #0]
 801809a:	60fb      	str	r3, [r7, #12]
    tcp_seg_free(seg);
 801809c:	6878      	ldr	r0, [r7, #4]
 801809e:	f000 f80a 	bl	80180b6 <tcp_seg_free>
    seg = next;
 80180a2:	68fb      	ldr	r3, [r7, #12]
 80180a4:	607b      	str	r3, [r7, #4]
  while (seg != NULL) {
 80180a6:	687b      	ldr	r3, [r7, #4]
 80180a8:	2b00      	cmp	r3, #0
 80180aa:	d1f4      	bne.n	8018096 <tcp_segs_free+0xa>
  }
}
 80180ac:	bf00      	nop
 80180ae:	bf00      	nop
 80180b0:	3710      	adds	r7, #16
 80180b2:	46bd      	mov	sp, r7
 80180b4:	bd80      	pop	{r7, pc}

080180b6 <tcp_seg_free>:
 *
 * @param seg single tcp_seg to free
 */
void
tcp_seg_free(struct tcp_seg *seg)
{
 80180b6:	b580      	push	{r7, lr}
 80180b8:	b082      	sub	sp, #8
 80180ba:	af00      	add	r7, sp, #0
 80180bc:	6078      	str	r0, [r7, #4]
  if (seg != NULL) {
 80180be:	687b      	ldr	r3, [r7, #4]
 80180c0:	2b00      	cmp	r3, #0
 80180c2:	d00c      	beq.n	80180de <tcp_seg_free+0x28>
    if (seg->p != NULL) {
 80180c4:	687b      	ldr	r3, [r7, #4]
 80180c6:	685b      	ldr	r3, [r3, #4]
 80180c8:	2b00      	cmp	r3, #0
 80180ca:	d004      	beq.n	80180d6 <tcp_seg_free+0x20>
      pbuf_free(seg->p);
 80180cc:	687b      	ldr	r3, [r7, #4]
 80180ce:	685b      	ldr	r3, [r3, #4]
 80180d0:	4618      	mov	r0, r3
 80180d2:	f7fe fc7d 	bl	80169d0 <pbuf_free>
#if TCP_DEBUG
      seg->p = NULL;
#endif /* TCP_DEBUG */
    }
    memp_free(MEMP_TCP_SEG, seg);
 80180d6:	6879      	ldr	r1, [r7, #4]
 80180d8:	2003      	movs	r0, #3
 80180da:	f7fd fe6b 	bl	8015db4 <memp_free>
  }
}
 80180de:	bf00      	nop
 80180e0:	3708      	adds	r7, #8
 80180e2:	46bd      	mov	sp, r7
 80180e4:	bd80      	pop	{r7, pc}
	...

080180e8 <tcp_seg_copy>:
 * @param seg the old tcp_seg
 * @return a copy of seg
 */
struct tcp_seg *
tcp_seg_copy(struct tcp_seg *seg)
{
 80180e8:	b580      	push	{r7, lr}
 80180ea:	b084      	sub	sp, #16
 80180ec:	af00      	add	r7, sp, #0
 80180ee:	6078      	str	r0, [r7, #4]
  struct tcp_seg *cseg;

  LWIP_ASSERT("tcp_seg_copy: invalid seg", seg != NULL);
 80180f0:	687b      	ldr	r3, [r7, #4]
 80180f2:	2b00      	cmp	r3, #0
 80180f4:	d106      	bne.n	8018104 <tcp_seg_copy+0x1c>
 80180f6:	4b0f      	ldr	r3, [pc, #60]	@ (8018134 <tcp_seg_copy+0x4c>)
 80180f8:	f240 6282 	movw	r2, #1666	@ 0x682
 80180fc:	490e      	ldr	r1, [pc, #56]	@ (8018138 <tcp_seg_copy+0x50>)
 80180fe:	480f      	ldr	r0, [pc, #60]	@ (801813c <tcp_seg_copy+0x54>)
 8018100:	f006 fd1c 	bl	801eb3c <iprintf>

  cseg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG);
 8018104:	2003      	movs	r0, #3
 8018106:	f7fd fddf 	bl	8015cc8 <memp_malloc>
 801810a:	60f8      	str	r0, [r7, #12]
  if (cseg == NULL) {
 801810c:	68fb      	ldr	r3, [r7, #12]
 801810e:	2b00      	cmp	r3, #0
 8018110:	d101      	bne.n	8018116 <tcp_seg_copy+0x2e>
    return NULL;
 8018112:	2300      	movs	r3, #0
 8018114:	e00a      	b.n	801812c <tcp_seg_copy+0x44>
  }
  SMEMCPY((u8_t *)cseg, (const u8_t *)seg, sizeof(struct tcp_seg));
 8018116:	2210      	movs	r2, #16
 8018118:	6879      	ldr	r1, [r7, #4]
 801811a:	68f8      	ldr	r0, [r7, #12]
 801811c:	f006 ffda 	bl	801f0d4 <memcpy>
  pbuf_ref(cseg->p);
 8018120:	68fb      	ldr	r3, [r7, #12]
 8018122:	685b      	ldr	r3, [r3, #4]
 8018124:	4618      	mov	r0, r3
 8018126:	f7fe fcf9 	bl	8016b1c <pbuf_ref>
  return cseg;
 801812a:	68fb      	ldr	r3, [r7, #12]
}
 801812c:	4618      	mov	r0, r3
 801812e:	3710      	adds	r7, #16
 8018130:	46bd      	mov	sp, r7
 8018132:	bd80      	pop	{r7, pc}
 8018134:	08023ba0 	.word	0x08023ba0
 8018138:	0802411c 	.word	0x0802411c
 801813c:	08023c0c 	.word	0x08023c0c

08018140 <tcp_recv_null>:
 * Default receive callback that is called if the user didn't register
 * a recv callback for the pcb.
 */
err_t
tcp_recv_null(void *arg, struct tcp_pcb *pcb, struct pbuf *p, err_t err)
{
 8018140:	b580      	push	{r7, lr}
 8018142:	b084      	sub	sp, #16
 8018144:	af00      	add	r7, sp, #0
 8018146:	60f8      	str	r0, [r7, #12]
 8018148:	60b9      	str	r1, [r7, #8]
 801814a:	607a      	str	r2, [r7, #4]
 801814c:	70fb      	strb	r3, [r7, #3]
  LWIP_UNUSED_ARG(arg);

  LWIP_ERROR("tcp_recv_null: invalid pcb", pcb != NULL, return ERR_ARG);
 801814e:	68bb      	ldr	r3, [r7, #8]
 8018150:	2b00      	cmp	r3, #0
 8018152:	d109      	bne.n	8018168 <tcp_recv_null+0x28>
 8018154:	4b12      	ldr	r3, [pc, #72]	@ (80181a0 <tcp_recv_null+0x60>)
 8018156:	f44f 62d3 	mov.w	r2, #1688	@ 0x698
 801815a:	4912      	ldr	r1, [pc, #72]	@ (80181a4 <tcp_recv_null+0x64>)
 801815c:	4812      	ldr	r0, [pc, #72]	@ (80181a8 <tcp_recv_null+0x68>)
 801815e:	f006 fced 	bl	801eb3c <iprintf>
 8018162:	f06f 030f 	mvn.w	r3, #15
 8018166:	e016      	b.n	8018196 <tcp_recv_null+0x56>

  if (p != NULL) {
 8018168:	687b      	ldr	r3, [r7, #4]
 801816a:	2b00      	cmp	r3, #0
 801816c:	d009      	beq.n	8018182 <tcp_recv_null+0x42>
    tcp_recved(pcb, p->tot_len);
 801816e:	687b      	ldr	r3, [r7, #4]
 8018170:	891b      	ldrh	r3, [r3, #8]
 8018172:	4619      	mov	r1, r3
 8018174:	68b8      	ldr	r0, [r7, #8]
 8018176:	f7ff fb17 	bl	80177a8 <tcp_recved>
    pbuf_free(p);
 801817a:	6878      	ldr	r0, [r7, #4]
 801817c:	f7fe fc28 	bl	80169d0 <pbuf_free>
 8018180:	e008      	b.n	8018194 <tcp_recv_null+0x54>
  } else if (err == ERR_OK) {
 8018182:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8018186:	2b00      	cmp	r3, #0
 8018188:	d104      	bne.n	8018194 <tcp_recv_null+0x54>
    return tcp_close(pcb);
 801818a:	68b8      	ldr	r0, [r7, #8]
 801818c:	f7ff f9bc 	bl	8017508 <tcp_close>
 8018190:	4603      	mov	r3, r0
 8018192:	e000      	b.n	8018196 <tcp_recv_null+0x56>
  }
  return ERR_OK;
 8018194:	2300      	movs	r3, #0
}
 8018196:	4618      	mov	r0, r3
 8018198:	3710      	adds	r7, #16
 801819a:	46bd      	mov	sp, r7
 801819c:	bd80      	pop	{r7, pc}
 801819e:	bf00      	nop
 80181a0:	08023ba0 	.word	0x08023ba0
 80181a4:	08024138 	.word	0x08024138
 80181a8:	08023c0c 	.word	0x08023c0c

080181ac <tcp_kill_prio>:
 *
 * @param prio minimum priority
 */
static void
tcp_kill_prio(u8_t prio)
{
 80181ac:	b580      	push	{r7, lr}
 80181ae:	b086      	sub	sp, #24
 80181b0:	af00      	add	r7, sp, #0
 80181b2:	4603      	mov	r3, r0
 80181b4:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;
  u8_t mprio;

  mprio = LWIP_MIN(TCP_PRIO_MAX, prio);
 80181b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80181ba:	2b00      	cmp	r3, #0
 80181bc:	db01      	blt.n	80181c2 <tcp_kill_prio+0x16>
 80181be:	79fb      	ldrb	r3, [r7, #7]
 80181c0:	e000      	b.n	80181c4 <tcp_kill_prio+0x18>
 80181c2:	237f      	movs	r3, #127	@ 0x7f
 80181c4:	72fb      	strb	r3, [r7, #11]

  /* We want to kill connections with a lower prio, so bail out if 
   * supplied prio is 0 - there can never be a lower prio
   */
  if (mprio == 0) {
 80181c6:	7afb      	ldrb	r3, [r7, #11]
 80181c8:	2b00      	cmp	r3, #0
 80181ca:	d034      	beq.n	8018236 <tcp_kill_prio+0x8a>
  /* We only want kill connections with a lower prio, so decrement prio by one 
   * and start searching for oldest connection with same or lower priority than mprio.
   * We want to find the connections with the lowest possible prio, and among
   * these the one with the longest inactivity time.
   */
  mprio--;
 80181cc:	7afb      	ldrb	r3, [r7, #11]
 80181ce:	3b01      	subs	r3, #1
 80181d0:	72fb      	strb	r3, [r7, #11]

  inactivity = 0;
 80181d2:	2300      	movs	r3, #0
 80181d4:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 80181d6:	2300      	movs	r3, #0
 80181d8:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 80181da:	4b19      	ldr	r3, [pc, #100]	@ (8018240 <tcp_kill_prio+0x94>)
 80181dc:	681b      	ldr	r3, [r3, #0]
 80181de:	617b      	str	r3, [r7, #20]
 80181e0:	e01f      	b.n	8018222 <tcp_kill_prio+0x76>
        /* lower prio is always a kill candidate */
    if ((pcb->prio < mprio) ||
 80181e2:	697b      	ldr	r3, [r7, #20]
 80181e4:	7d5b      	ldrb	r3, [r3, #21]
 80181e6:	7afa      	ldrb	r2, [r7, #11]
 80181e8:	429a      	cmp	r2, r3
 80181ea:	d80c      	bhi.n	8018206 <tcp_kill_prio+0x5a>
        /* longer inactivity is also a kill candidate */
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 80181ec:	697b      	ldr	r3, [r7, #20]
 80181ee:	7d5b      	ldrb	r3, [r3, #21]
    if ((pcb->prio < mprio) ||
 80181f0:	7afa      	ldrb	r2, [r7, #11]
 80181f2:	429a      	cmp	r2, r3
 80181f4:	d112      	bne.n	801821c <tcp_kill_prio+0x70>
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 80181f6:	4b13      	ldr	r3, [pc, #76]	@ (8018244 <tcp_kill_prio+0x98>)
 80181f8:	681a      	ldr	r2, [r3, #0]
 80181fa:	697b      	ldr	r3, [r7, #20]
 80181fc:	6a1b      	ldr	r3, [r3, #32]
 80181fe:	1ad3      	subs	r3, r2, r3
 8018200:	68fa      	ldr	r2, [r7, #12]
 8018202:	429a      	cmp	r2, r3
 8018204:	d80a      	bhi.n	801821c <tcp_kill_prio+0x70>
      inactivity = tcp_ticks - pcb->tmr;
 8018206:	4b0f      	ldr	r3, [pc, #60]	@ (8018244 <tcp_kill_prio+0x98>)
 8018208:	681a      	ldr	r2, [r3, #0]
 801820a:	697b      	ldr	r3, [r7, #20]
 801820c:	6a1b      	ldr	r3, [r3, #32]
 801820e:	1ad3      	subs	r3, r2, r3
 8018210:	60fb      	str	r3, [r7, #12]
      inactive   = pcb;
 8018212:	697b      	ldr	r3, [r7, #20]
 8018214:	613b      	str	r3, [r7, #16]
      mprio      = pcb->prio;
 8018216:	697b      	ldr	r3, [r7, #20]
 8018218:	7d5b      	ldrb	r3, [r3, #21]
 801821a:	72fb      	strb	r3, [r7, #11]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 801821c:	697b      	ldr	r3, [r7, #20]
 801821e:	68db      	ldr	r3, [r3, #12]
 8018220:	617b      	str	r3, [r7, #20]
 8018222:	697b      	ldr	r3, [r7, #20]
 8018224:	2b00      	cmp	r3, #0
 8018226:	d1dc      	bne.n	80181e2 <tcp_kill_prio+0x36>
    }
  }
  if (inactive != NULL) {
 8018228:	693b      	ldr	r3, [r7, #16]
 801822a:	2b00      	cmp	r3, #0
 801822c:	d004      	beq.n	8018238 <tcp_kill_prio+0x8c>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_prio: killing oldest PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 801822e:	6938      	ldr	r0, [r7, #16]
 8018230:	f7ff fa54 	bl	80176dc <tcp_abort>
 8018234:	e000      	b.n	8018238 <tcp_kill_prio+0x8c>
    return;
 8018236:	bf00      	nop
  }
}
 8018238:	3718      	adds	r7, #24
 801823a:	46bd      	mov	sp, r7
 801823c:	bd80      	pop	{r7, pc}
 801823e:	bf00      	nop
 8018240:	2401ca40 	.word	0x2401ca40
 8018244:	2401ca34 	.word	0x2401ca34

08018248 <tcp_kill_state>:
 * Kills the oldest connection that is in specific state.
 * Called from tcp_alloc() for LAST_ACK and CLOSING if no more connections are available.
 */
static void
tcp_kill_state(enum tcp_state state)
{
 8018248:	b580      	push	{r7, lr}
 801824a:	b086      	sub	sp, #24
 801824c:	af00      	add	r7, sp, #0
 801824e:	4603      	mov	r3, r0
 8018250:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  LWIP_ASSERT("invalid state", (state == CLOSING) || (state == LAST_ACK));
 8018252:	79fb      	ldrb	r3, [r7, #7]
 8018254:	2b08      	cmp	r3, #8
 8018256:	d009      	beq.n	801826c <tcp_kill_state+0x24>
 8018258:	79fb      	ldrb	r3, [r7, #7]
 801825a:	2b09      	cmp	r3, #9
 801825c:	d006      	beq.n	801826c <tcp_kill_state+0x24>
 801825e:	4b1a      	ldr	r3, [pc, #104]	@ (80182c8 <tcp_kill_state+0x80>)
 8018260:	f240 62dd 	movw	r2, #1757	@ 0x6dd
 8018264:	4919      	ldr	r1, [pc, #100]	@ (80182cc <tcp_kill_state+0x84>)
 8018266:	481a      	ldr	r0, [pc, #104]	@ (80182d0 <tcp_kill_state+0x88>)
 8018268:	f006 fc68 	bl	801eb3c <iprintf>

  inactivity = 0;
 801826c:	2300      	movs	r3, #0
 801826e:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 8018270:	2300      	movs	r3, #0
 8018272:	613b      	str	r3, [r7, #16]
  /* Go through the list of active pcbs and get the oldest pcb that is in state
     CLOSING/LAST_ACK. */
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8018274:	4b17      	ldr	r3, [pc, #92]	@ (80182d4 <tcp_kill_state+0x8c>)
 8018276:	681b      	ldr	r3, [r3, #0]
 8018278:	617b      	str	r3, [r7, #20]
 801827a:	e017      	b.n	80182ac <tcp_kill_state+0x64>
    if (pcb->state == state) {
 801827c:	697b      	ldr	r3, [r7, #20]
 801827e:	7d1b      	ldrb	r3, [r3, #20]
 8018280:	79fa      	ldrb	r2, [r7, #7]
 8018282:	429a      	cmp	r2, r3
 8018284:	d10f      	bne.n	80182a6 <tcp_kill_state+0x5e>
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 8018286:	4b14      	ldr	r3, [pc, #80]	@ (80182d8 <tcp_kill_state+0x90>)
 8018288:	681a      	ldr	r2, [r3, #0]
 801828a:	697b      	ldr	r3, [r7, #20]
 801828c:	6a1b      	ldr	r3, [r3, #32]
 801828e:	1ad3      	subs	r3, r2, r3
 8018290:	68fa      	ldr	r2, [r7, #12]
 8018292:	429a      	cmp	r2, r3
 8018294:	d807      	bhi.n	80182a6 <tcp_kill_state+0x5e>
        inactivity = tcp_ticks - pcb->tmr;
 8018296:	4b10      	ldr	r3, [pc, #64]	@ (80182d8 <tcp_kill_state+0x90>)
 8018298:	681a      	ldr	r2, [r3, #0]
 801829a:	697b      	ldr	r3, [r7, #20]
 801829c:	6a1b      	ldr	r3, [r3, #32]
 801829e:	1ad3      	subs	r3, r2, r3
 80182a0:	60fb      	str	r3, [r7, #12]
        inactive = pcb;
 80182a2:	697b      	ldr	r3, [r7, #20]
 80182a4:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 80182a6:	697b      	ldr	r3, [r7, #20]
 80182a8:	68db      	ldr	r3, [r3, #12]
 80182aa:	617b      	str	r3, [r7, #20]
 80182ac:	697b      	ldr	r3, [r7, #20]
 80182ae:	2b00      	cmp	r3, #0
 80182b0:	d1e4      	bne.n	801827c <tcp_kill_state+0x34>
      }
    }
  }
  if (inactive != NULL) {
 80182b2:	693b      	ldr	r3, [r7, #16]
 80182b4:	2b00      	cmp	r3, #0
 80182b6:	d003      	beq.n	80182c0 <tcp_kill_state+0x78>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_closing: killing oldest %s PCB %p (%"S32_F")\n",
                            tcp_state_str[state], (void *)inactive, inactivity));
    /* Don't send a RST, since no data is lost. */
    tcp_abandon(inactive, 0);
 80182b8:	2100      	movs	r1, #0
 80182ba:	6938      	ldr	r0, [r7, #16]
 80182bc:	f7ff f950 	bl	8017560 <tcp_abandon>
  }
}
 80182c0:	bf00      	nop
 80182c2:	3718      	adds	r7, #24
 80182c4:	46bd      	mov	sp, r7
 80182c6:	bd80      	pop	{r7, pc}
 80182c8:	08023ba0 	.word	0x08023ba0
 80182cc:	08024154 	.word	0x08024154
 80182d0:	08023c0c 	.word	0x08023c0c
 80182d4:	2401ca40 	.word	0x2401ca40
 80182d8:	2401ca34 	.word	0x2401ca34

080182dc <tcp_kill_timewait>:
 * Kills the oldest connection that is in TIME_WAIT state.
 * Called from tcp_alloc() if no more connections are available.
 */
static void
tcp_kill_timewait(void)
{
 80182dc:	b580      	push	{r7, lr}
 80182de:	b084      	sub	sp, #16
 80182e0:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  inactivity = 0;
 80182e2:	2300      	movs	r3, #0
 80182e4:	607b      	str	r3, [r7, #4]
  inactive = NULL;
 80182e6:	2300      	movs	r3, #0
 80182e8:	60bb      	str	r3, [r7, #8]
  /* Go through the list of TIME_WAIT pcbs and get the oldest pcb. */
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 80182ea:	4b12      	ldr	r3, [pc, #72]	@ (8018334 <tcp_kill_timewait+0x58>)
 80182ec:	681b      	ldr	r3, [r3, #0]
 80182ee:	60fb      	str	r3, [r7, #12]
 80182f0:	e012      	b.n	8018318 <tcp_kill_timewait+0x3c>
    if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 80182f2:	4b11      	ldr	r3, [pc, #68]	@ (8018338 <tcp_kill_timewait+0x5c>)
 80182f4:	681a      	ldr	r2, [r3, #0]
 80182f6:	68fb      	ldr	r3, [r7, #12]
 80182f8:	6a1b      	ldr	r3, [r3, #32]
 80182fa:	1ad3      	subs	r3, r2, r3
 80182fc:	687a      	ldr	r2, [r7, #4]
 80182fe:	429a      	cmp	r2, r3
 8018300:	d807      	bhi.n	8018312 <tcp_kill_timewait+0x36>
      inactivity = tcp_ticks - pcb->tmr;
 8018302:	4b0d      	ldr	r3, [pc, #52]	@ (8018338 <tcp_kill_timewait+0x5c>)
 8018304:	681a      	ldr	r2, [r3, #0]
 8018306:	68fb      	ldr	r3, [r7, #12]
 8018308:	6a1b      	ldr	r3, [r3, #32]
 801830a:	1ad3      	subs	r3, r2, r3
 801830c:	607b      	str	r3, [r7, #4]
      inactive = pcb;
 801830e:	68fb      	ldr	r3, [r7, #12]
 8018310:	60bb      	str	r3, [r7, #8]
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8018312:	68fb      	ldr	r3, [r7, #12]
 8018314:	68db      	ldr	r3, [r3, #12]
 8018316:	60fb      	str	r3, [r7, #12]
 8018318:	68fb      	ldr	r3, [r7, #12]
 801831a:	2b00      	cmp	r3, #0
 801831c:	d1e9      	bne.n	80182f2 <tcp_kill_timewait+0x16>
    }
  }
  if (inactive != NULL) {
 801831e:	68bb      	ldr	r3, [r7, #8]
 8018320:	2b00      	cmp	r3, #0
 8018322:	d002      	beq.n	801832a <tcp_kill_timewait+0x4e>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_timewait: killing oldest TIME-WAIT PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 8018324:	68b8      	ldr	r0, [r7, #8]
 8018326:	f7ff f9d9 	bl	80176dc <tcp_abort>
  }
}
 801832a:	bf00      	nop
 801832c:	3710      	adds	r7, #16
 801832e:	46bd      	mov	sp, r7
 8018330:	bd80      	pop	{r7, pc}
 8018332:	bf00      	nop
 8018334:	2401ca44 	.word	0x2401ca44
 8018338:	2401ca34 	.word	0x2401ca34

0801833c <tcp_handle_closepend>:
 * now send the FIN (which failed before), the pcb might be in a state that is
 * OK for us to now free it.
 */
static void
tcp_handle_closepend(void)
{
 801833c:	b580      	push	{r7, lr}
 801833e:	b082      	sub	sp, #8
 8018340:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb = tcp_active_pcbs;
 8018342:	4b10      	ldr	r3, [pc, #64]	@ (8018384 <tcp_handle_closepend+0x48>)
 8018344:	681b      	ldr	r3, [r3, #0]
 8018346:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 8018348:	e014      	b.n	8018374 <tcp_handle_closepend+0x38>
    struct tcp_pcb *next = pcb->next;
 801834a:	687b      	ldr	r3, [r7, #4]
 801834c:	68db      	ldr	r3, [r3, #12]
 801834e:	603b      	str	r3, [r7, #0]
    /* send pending FIN */
    if (pcb->flags & TF_CLOSEPEND) {
 8018350:	687b      	ldr	r3, [r7, #4]
 8018352:	8b5b      	ldrh	r3, [r3, #26]
 8018354:	f003 0308 	and.w	r3, r3, #8
 8018358:	2b00      	cmp	r3, #0
 801835a:	d009      	beq.n	8018370 <tcp_handle_closepend+0x34>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_handle_closepend: pending FIN\n"));
      tcp_clear_flags(pcb, TF_CLOSEPEND);
 801835c:	687b      	ldr	r3, [r7, #4]
 801835e:	8b5b      	ldrh	r3, [r3, #26]
 8018360:	f023 0308 	bic.w	r3, r3, #8
 8018364:	b29a      	uxth	r2, r3
 8018366:	687b      	ldr	r3, [r7, #4]
 8018368:	835a      	strh	r2, [r3, #26]
      tcp_close_shutdown_fin(pcb);
 801836a:	6878      	ldr	r0, [r7, #4]
 801836c:	f7ff f862 	bl	8017434 <tcp_close_shutdown_fin>
    }
    pcb = next;
 8018370:	683b      	ldr	r3, [r7, #0]
 8018372:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 8018374:	687b      	ldr	r3, [r7, #4]
 8018376:	2b00      	cmp	r3, #0
 8018378:	d1e7      	bne.n	801834a <tcp_handle_closepend+0xe>
  }
}
 801837a:	bf00      	nop
 801837c:	bf00      	nop
 801837e:	3708      	adds	r7, #8
 8018380:	46bd      	mov	sp, r7
 8018382:	bd80      	pop	{r7, pc}
 8018384:	2401ca40 	.word	0x2401ca40

08018388 <tcp_alloc>:
 * @param prio priority for the new pcb
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_alloc(u8_t prio)
{
 8018388:	b580      	push	{r7, lr}
 801838a:	b084      	sub	sp, #16
 801838c:	af00      	add	r7, sp, #0
 801838e:	4603      	mov	r3, r0
 8018390:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 8018392:	2001      	movs	r0, #1
 8018394:	f7fd fc98 	bl	8015cc8 <memp_malloc>
 8018398:	60f8      	str	r0, [r7, #12]
  if (pcb == NULL) {
 801839a:	68fb      	ldr	r3, [r7, #12]
 801839c:	2b00      	cmp	r3, #0
 801839e:	d126      	bne.n	80183ee <tcp_alloc+0x66>
    /* Try to send FIN for all pcbs stuck in TF_CLOSEPEND first */
    tcp_handle_closepend();
 80183a0:	f7ff ffcc 	bl	801833c <tcp_handle_closepend>

    /* Try killing oldest connection in TIME-WAIT. */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest TIME-WAIT connection\n"));
    tcp_kill_timewait();
 80183a4:	f7ff ff9a 	bl	80182dc <tcp_kill_timewait>
    /* Try to allocate a tcp_pcb again. */
    pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 80183a8:	2001      	movs	r0, #1
 80183aa:	f7fd fc8d 	bl	8015cc8 <memp_malloc>
 80183ae:	60f8      	str	r0, [r7, #12]
    if (pcb == NULL) {
 80183b0:	68fb      	ldr	r3, [r7, #12]
 80183b2:	2b00      	cmp	r3, #0
 80183b4:	d11b      	bne.n	80183ee <tcp_alloc+0x66>
      /* Try killing oldest connection in LAST-ACK (these wouldn't go to TIME-WAIT). */
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest LAST-ACK connection\n"));
      tcp_kill_state(LAST_ACK);
 80183b6:	2009      	movs	r0, #9
 80183b8:	f7ff ff46 	bl	8018248 <tcp_kill_state>
      /* Try to allocate a tcp_pcb again. */
      pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 80183bc:	2001      	movs	r0, #1
 80183be:	f7fd fc83 	bl	8015cc8 <memp_malloc>
 80183c2:	60f8      	str	r0, [r7, #12]
      if (pcb == NULL) {
 80183c4:	68fb      	ldr	r3, [r7, #12]
 80183c6:	2b00      	cmp	r3, #0
 80183c8:	d111      	bne.n	80183ee <tcp_alloc+0x66>
        /* Try killing oldest connection in CLOSING. */
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest CLOSING connection\n"));
        tcp_kill_state(CLOSING);
 80183ca:	2008      	movs	r0, #8
 80183cc:	f7ff ff3c 	bl	8018248 <tcp_kill_state>
        /* Try to allocate a tcp_pcb again. */
        pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 80183d0:	2001      	movs	r0, #1
 80183d2:	f7fd fc79 	bl	8015cc8 <memp_malloc>
 80183d6:	60f8      	str	r0, [r7, #12]
        if (pcb == NULL) {
 80183d8:	68fb      	ldr	r3, [r7, #12]
 80183da:	2b00      	cmp	r3, #0
 80183dc:	d107      	bne.n	80183ee <tcp_alloc+0x66>
          /* Try killing oldest active connection with lower priority than the new one. */
          LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing oldest connection with prio lower than %d\n", prio));
          tcp_kill_prio(prio);
 80183de:	79fb      	ldrb	r3, [r7, #7]
 80183e0:	4618      	mov	r0, r3
 80183e2:	f7ff fee3 	bl	80181ac <tcp_kill_prio>
          /* Try to allocate a tcp_pcb again. */
          pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 80183e6:	2001      	movs	r0, #1
 80183e8:	f7fd fc6e 	bl	8015cc8 <memp_malloc>
 80183ec:	60f8      	str	r0, [r7, #12]
    if (pcb != NULL) {
      /* adjust err stats: memp_malloc failed above */
      MEMP_STATS_DEC(err, MEMP_TCP_PCB);
    }
  }
  if (pcb != NULL) {
 80183ee:	68fb      	ldr	r3, [r7, #12]
 80183f0:	2b00      	cmp	r3, #0
 80183f2:	d03f      	beq.n	8018474 <tcp_alloc+0xec>
    /* zero out the whole pcb, so there is no need to initialize members to zero */
    memset(pcb, 0, sizeof(struct tcp_pcb));
 80183f4:	229c      	movs	r2, #156	@ 0x9c
 80183f6:	2100      	movs	r1, #0
 80183f8:	68f8      	ldr	r0, [r7, #12]
 80183fa:	f006 fd6f 	bl	801eedc <memset>
    pcb->prio = prio;
 80183fe:	68fb      	ldr	r3, [r7, #12]
 8018400:	79fa      	ldrb	r2, [r7, #7]
 8018402:	755a      	strb	r2, [r3, #21]
    pcb->snd_buf = TCP_SND_BUF;
 8018404:	68fb      	ldr	r3, [r7, #12]
 8018406:	f44f 6286 	mov.w	r2, #1072	@ 0x430
 801840a:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
    /* Start with a window that does not need scaling. When window scaling is
       enabled and used, the window is enlarged when both sides agree on scaling. */
    pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 801840e:	68fb      	ldr	r3, [r7, #12]
 8018410:	f44f 6206 	mov.w	r2, #2144	@ 0x860
 8018414:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8018416:	68fb      	ldr	r3, [r7, #12]
 8018418:	8d5a      	ldrh	r2, [r3, #42]	@ 0x2a
 801841a:	68fb      	ldr	r3, [r7, #12]
 801841c:	851a      	strh	r2, [r3, #40]	@ 0x28
    pcb->ttl = TCP_TTL;
 801841e:	68fb      	ldr	r3, [r7, #12]
 8018420:	22ff      	movs	r2, #255	@ 0xff
 8018422:	72da      	strb	r2, [r3, #11]
    /* As initial send MSS, we use TCP_MSS but limit it to 536.
       The send MSS is updated when an MSS option is received. */
    pcb->mss = INITIAL_MSS;
 8018424:	68fb      	ldr	r3, [r7, #12]
 8018426:	f44f 7206 	mov.w	r2, #536	@ 0x218
 801842a:	865a      	strh	r2, [r3, #50]	@ 0x32
    pcb->rto = 3000 / TCP_SLOW_INTERVAL;
 801842c:	68fb      	ldr	r3, [r7, #12]
 801842e:	2206      	movs	r2, #6
 8018430:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    pcb->sv = 3000 / TCP_SLOW_INTERVAL;
 8018434:	68fb      	ldr	r3, [r7, #12]
 8018436:	2206      	movs	r2, #6
 8018438:	87da      	strh	r2, [r3, #62]	@ 0x3e
    pcb->rtime = -1;
 801843a:	68fb      	ldr	r3, [r7, #12]
 801843c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8018440:	861a      	strh	r2, [r3, #48]	@ 0x30
    pcb->cwnd = 1;
 8018442:	68fb      	ldr	r3, [r7, #12]
 8018444:	2201      	movs	r2, #1
 8018446:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
    pcb->tmr = tcp_ticks;
 801844a:	4b0d      	ldr	r3, [pc, #52]	@ (8018480 <tcp_alloc+0xf8>)
 801844c:	681a      	ldr	r2, [r3, #0]
 801844e:	68fb      	ldr	r3, [r7, #12]
 8018450:	621a      	str	r2, [r3, #32]
    pcb->last_timer = tcp_timer_ctr;
 8018452:	4b0c      	ldr	r3, [pc, #48]	@ (8018484 <tcp_alloc+0xfc>)
 8018454:	781a      	ldrb	r2, [r3, #0]
 8018456:	68fb      	ldr	r3, [r7, #12]
 8018458:	779a      	strb	r2, [r3, #30]
    of using the largest advertised receive window.  We've seen complications with
    receiving TCPs that use window scaling and/or window auto-tuning where the
    initial advertised window is very small and then grows rapidly once the
    connection is established. To avoid these complications, we set ssthresh to the
    largest effective cwnd (amount of in-flight data) that the sender can have. */
    pcb->ssthresh = TCP_SND_BUF;
 801845a:	68fb      	ldr	r3, [r7, #12]
 801845c:	f44f 6286 	mov.w	r2, #1072	@ 0x430
 8018460:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a

#if LWIP_CALLBACK_API
    pcb->recv = tcp_recv_null;
 8018464:	68fb      	ldr	r3, [r7, #12]
 8018466:	4a08      	ldr	r2, [pc, #32]	@ (8018488 <tcp_alloc+0x100>)
 8018468:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#endif /* LWIP_CALLBACK_API */

    /* Init KEEPALIVE timer */
    pcb->keep_idle  = TCP_KEEPIDLE_DEFAULT;
 801846c:	68fb      	ldr	r3, [r7, #12]
 801846e:	4a07      	ldr	r2, [pc, #28]	@ (801848c <tcp_alloc+0x104>)
 8018470:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
#if LWIP_TCP_KEEPALIVE
    pcb->keep_intvl = TCP_KEEPINTVL_DEFAULT;
    pcb->keep_cnt   = TCP_KEEPCNT_DEFAULT;
#endif /* LWIP_TCP_KEEPALIVE */
  }
  return pcb;
 8018474:	68fb      	ldr	r3, [r7, #12]
}
 8018476:	4618      	mov	r0, r3
 8018478:	3710      	adds	r7, #16
 801847a:	46bd      	mov	sp, r7
 801847c:	bd80      	pop	{r7, pc}
 801847e:	bf00      	nop
 8018480:	2401ca34 	.word	0x2401ca34
 8018484:	2401ca4a 	.word	0x2401ca4a
 8018488:	08018141 	.word	0x08018141
 801848c:	006ddd00 	.word	0x006ddd00

08018490 <tcp_pcb_purge>:
 *
 * @param pcb tcp_pcb to purge. The pcb itself is not deallocated!
 */
void
tcp_pcb_purge(struct tcp_pcb *pcb)
{
 8018490:	b580      	push	{r7, lr}
 8018492:	b082      	sub	sp, #8
 8018494:	af00      	add	r7, sp, #0
 8018496:	6078      	str	r0, [r7, #4]
  LWIP_ERROR("tcp_pcb_purge: invalid pcb", pcb != NULL, return);
 8018498:	687b      	ldr	r3, [r7, #4]
 801849a:	2b00      	cmp	r3, #0
 801849c:	d107      	bne.n	80184ae <tcp_pcb_purge+0x1e>
 801849e:	4b21      	ldr	r3, [pc, #132]	@ (8018524 <tcp_pcb_purge+0x94>)
 80184a0:	f640 0251 	movw	r2, #2129	@ 0x851
 80184a4:	4920      	ldr	r1, [pc, #128]	@ (8018528 <tcp_pcb_purge+0x98>)
 80184a6:	4821      	ldr	r0, [pc, #132]	@ (801852c <tcp_pcb_purge+0x9c>)
 80184a8:	f006 fb48 	bl	801eb3c <iprintf>
 80184ac:	e037      	b.n	801851e <tcp_pcb_purge+0x8e>

  if (pcb->state != CLOSED &&
 80184ae:	687b      	ldr	r3, [r7, #4]
 80184b0:	7d1b      	ldrb	r3, [r3, #20]
 80184b2:	2b00      	cmp	r3, #0
 80184b4:	d033      	beq.n	801851e <tcp_pcb_purge+0x8e>
      pcb->state != TIME_WAIT &&
 80184b6:	687b      	ldr	r3, [r7, #4]
 80184b8:	7d1b      	ldrb	r3, [r3, #20]
  if (pcb->state != CLOSED &&
 80184ba:	2b0a      	cmp	r3, #10
 80184bc:	d02f      	beq.n	801851e <tcp_pcb_purge+0x8e>
      pcb->state != LISTEN) {
 80184be:	687b      	ldr	r3, [r7, #4]
 80184c0:	7d1b      	ldrb	r3, [r3, #20]
      pcb->state != TIME_WAIT &&
 80184c2:	2b01      	cmp	r3, #1
 80184c4:	d02b      	beq.n	801851e <tcp_pcb_purge+0x8e>

    LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge\n"));

    tcp_backlog_accepted(pcb);

    if (pcb->refused_data != NULL) {
 80184c6:	687b      	ldr	r3, [r7, #4]
 80184c8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80184ca:	2b00      	cmp	r3, #0
 80184cc:	d007      	beq.n	80184de <tcp_pcb_purge+0x4e>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->refused_data\n"));
      pbuf_free(pcb->refused_data);
 80184ce:	687b      	ldr	r3, [r7, #4]
 80184d0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80184d2:	4618      	mov	r0, r3
 80184d4:	f7fe fa7c 	bl	80169d0 <pbuf_free>
      pcb->refused_data = NULL;
 80184d8:	687b      	ldr	r3, [r7, #4]
 80184da:	2200      	movs	r2, #0
 80184dc:	679a      	str	r2, [r3, #120]	@ 0x78
    }
    if (pcb->unacked != NULL) {
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->unacked\n"));
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 80184de:	687b      	ldr	r3, [r7, #4]
 80184e0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80184e2:	2b00      	cmp	r3, #0
 80184e4:	d002      	beq.n	80184ec <tcp_pcb_purge+0x5c>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->ooseq\n"));
      tcp_free_ooseq(pcb);
 80184e6:	6878      	ldr	r0, [r7, #4]
 80184e8:	f000 f986 	bl	80187f8 <tcp_free_ooseq>
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Stop the retransmission timer as it will expect data on unacked
       queue if it fires */
    pcb->rtime = -1;
 80184ec:	687b      	ldr	r3, [r7, #4]
 80184ee:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80184f2:	861a      	strh	r2, [r3, #48]	@ 0x30

    tcp_segs_free(pcb->unsent);
 80184f4:	687b      	ldr	r3, [r7, #4]
 80184f6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80184f8:	4618      	mov	r0, r3
 80184fa:	f7ff fdc7 	bl	801808c <tcp_segs_free>
    tcp_segs_free(pcb->unacked);
 80184fe:	687b      	ldr	r3, [r7, #4]
 8018500:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8018502:	4618      	mov	r0, r3
 8018504:	f7ff fdc2 	bl	801808c <tcp_segs_free>
    pcb->unacked = pcb->unsent = NULL;
 8018508:	687b      	ldr	r3, [r7, #4]
 801850a:	2200      	movs	r2, #0
 801850c:	66da      	str	r2, [r3, #108]	@ 0x6c
 801850e:	687b      	ldr	r3, [r7, #4]
 8018510:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8018512:	687b      	ldr	r3, [r7, #4]
 8018514:	671a      	str	r2, [r3, #112]	@ 0x70
#if TCP_OVERSIZE
    pcb->unsent_oversize = 0;
 8018516:	687b      	ldr	r3, [r7, #4]
 8018518:	2200      	movs	r2, #0
 801851a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* TCP_OVERSIZE */
  }
}
 801851e:	3708      	adds	r7, #8
 8018520:	46bd      	mov	sp, r7
 8018522:	bd80      	pop	{r7, pc}
 8018524:	08023ba0 	.word	0x08023ba0
 8018528:	08024214 	.word	0x08024214
 801852c:	08023c0c 	.word	0x08023c0c

08018530 <tcp_pcb_remove>:
 * @param pcblist PCB list to purge.
 * @param pcb tcp_pcb to purge. The pcb itself is NOT deallocated!
 */
void
tcp_pcb_remove(struct tcp_pcb **pcblist, struct tcp_pcb *pcb)
{
 8018530:	b580      	push	{r7, lr}
 8018532:	b084      	sub	sp, #16
 8018534:	af00      	add	r7, sp, #0
 8018536:	6078      	str	r0, [r7, #4]
 8018538:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("tcp_pcb_remove: invalid pcb", pcb != NULL);
 801853a:	683b      	ldr	r3, [r7, #0]
 801853c:	2b00      	cmp	r3, #0
 801853e:	d106      	bne.n	801854e <tcp_pcb_remove+0x1e>
 8018540:	4b3e      	ldr	r3, [pc, #248]	@ (801863c <tcp_pcb_remove+0x10c>)
 8018542:	f640 0283 	movw	r2, #2179	@ 0x883
 8018546:	493e      	ldr	r1, [pc, #248]	@ (8018640 <tcp_pcb_remove+0x110>)
 8018548:	483e      	ldr	r0, [pc, #248]	@ (8018644 <tcp_pcb_remove+0x114>)
 801854a:	f006 faf7 	bl	801eb3c <iprintf>
  LWIP_ASSERT("tcp_pcb_remove: invalid pcblist", pcblist != NULL);
 801854e:	687b      	ldr	r3, [r7, #4]
 8018550:	2b00      	cmp	r3, #0
 8018552:	d106      	bne.n	8018562 <tcp_pcb_remove+0x32>
 8018554:	4b39      	ldr	r3, [pc, #228]	@ (801863c <tcp_pcb_remove+0x10c>)
 8018556:	f640 0284 	movw	r2, #2180	@ 0x884
 801855a:	493b      	ldr	r1, [pc, #236]	@ (8018648 <tcp_pcb_remove+0x118>)
 801855c:	4839      	ldr	r0, [pc, #228]	@ (8018644 <tcp_pcb_remove+0x114>)
 801855e:	f006 faed 	bl	801eb3c <iprintf>

  TCP_RMV(pcblist, pcb);
 8018562:	687b      	ldr	r3, [r7, #4]
 8018564:	681b      	ldr	r3, [r3, #0]
 8018566:	683a      	ldr	r2, [r7, #0]
 8018568:	429a      	cmp	r2, r3
 801856a:	d105      	bne.n	8018578 <tcp_pcb_remove+0x48>
 801856c:	687b      	ldr	r3, [r7, #4]
 801856e:	681b      	ldr	r3, [r3, #0]
 8018570:	68da      	ldr	r2, [r3, #12]
 8018572:	687b      	ldr	r3, [r7, #4]
 8018574:	601a      	str	r2, [r3, #0]
 8018576:	e013      	b.n	80185a0 <tcp_pcb_remove+0x70>
 8018578:	687b      	ldr	r3, [r7, #4]
 801857a:	681b      	ldr	r3, [r3, #0]
 801857c:	60fb      	str	r3, [r7, #12]
 801857e:	e00c      	b.n	801859a <tcp_pcb_remove+0x6a>
 8018580:	68fb      	ldr	r3, [r7, #12]
 8018582:	68db      	ldr	r3, [r3, #12]
 8018584:	683a      	ldr	r2, [r7, #0]
 8018586:	429a      	cmp	r2, r3
 8018588:	d104      	bne.n	8018594 <tcp_pcb_remove+0x64>
 801858a:	683b      	ldr	r3, [r7, #0]
 801858c:	68da      	ldr	r2, [r3, #12]
 801858e:	68fb      	ldr	r3, [r7, #12]
 8018590:	60da      	str	r2, [r3, #12]
 8018592:	e005      	b.n	80185a0 <tcp_pcb_remove+0x70>
 8018594:	68fb      	ldr	r3, [r7, #12]
 8018596:	68db      	ldr	r3, [r3, #12]
 8018598:	60fb      	str	r3, [r7, #12]
 801859a:	68fb      	ldr	r3, [r7, #12]
 801859c:	2b00      	cmp	r3, #0
 801859e:	d1ef      	bne.n	8018580 <tcp_pcb_remove+0x50>
 80185a0:	683b      	ldr	r3, [r7, #0]
 80185a2:	2200      	movs	r2, #0
 80185a4:	60da      	str	r2, [r3, #12]

  tcp_pcb_purge(pcb);
 80185a6:	6838      	ldr	r0, [r7, #0]
 80185a8:	f7ff ff72 	bl	8018490 <tcp_pcb_purge>

  /* if there is an outstanding delayed ACKs, send it */
  if ((pcb->state != TIME_WAIT) &&
 80185ac:	683b      	ldr	r3, [r7, #0]
 80185ae:	7d1b      	ldrb	r3, [r3, #20]
 80185b0:	2b0a      	cmp	r3, #10
 80185b2:	d013      	beq.n	80185dc <tcp_pcb_remove+0xac>
      (pcb->state != LISTEN) &&
 80185b4:	683b      	ldr	r3, [r7, #0]
 80185b6:	7d1b      	ldrb	r3, [r3, #20]
  if ((pcb->state != TIME_WAIT) &&
 80185b8:	2b01      	cmp	r3, #1
 80185ba:	d00f      	beq.n	80185dc <tcp_pcb_remove+0xac>
      (pcb->flags & TF_ACK_DELAY)) {
 80185bc:	683b      	ldr	r3, [r7, #0]
 80185be:	8b5b      	ldrh	r3, [r3, #26]
 80185c0:	f003 0301 	and.w	r3, r3, #1
      (pcb->state != LISTEN) &&
 80185c4:	2b00      	cmp	r3, #0
 80185c6:	d009      	beq.n	80185dc <tcp_pcb_remove+0xac>
    tcp_ack_now(pcb);
 80185c8:	683b      	ldr	r3, [r7, #0]
 80185ca:	8b5b      	ldrh	r3, [r3, #26]
 80185cc:	f043 0302 	orr.w	r3, r3, #2
 80185d0:	b29a      	uxth	r2, r3
 80185d2:	683b      	ldr	r3, [r7, #0]
 80185d4:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 80185d6:	6838      	ldr	r0, [r7, #0]
 80185d8:	f002 ff68 	bl	801b4ac <tcp_output>
  }

  if (pcb->state != LISTEN) {
 80185dc:	683b      	ldr	r3, [r7, #0]
 80185de:	7d1b      	ldrb	r3, [r3, #20]
 80185e0:	2b01      	cmp	r3, #1
 80185e2:	d020      	beq.n	8018626 <tcp_pcb_remove+0xf6>
    LWIP_ASSERT("unsent segments leaking", pcb->unsent == NULL);
 80185e4:	683b      	ldr	r3, [r7, #0]
 80185e6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80185e8:	2b00      	cmp	r3, #0
 80185ea:	d006      	beq.n	80185fa <tcp_pcb_remove+0xca>
 80185ec:	4b13      	ldr	r3, [pc, #76]	@ (801863c <tcp_pcb_remove+0x10c>)
 80185ee:	f640 0293 	movw	r2, #2195	@ 0x893
 80185f2:	4916      	ldr	r1, [pc, #88]	@ (801864c <tcp_pcb_remove+0x11c>)
 80185f4:	4813      	ldr	r0, [pc, #76]	@ (8018644 <tcp_pcb_remove+0x114>)
 80185f6:	f006 faa1 	bl	801eb3c <iprintf>
    LWIP_ASSERT("unacked segments leaking", pcb->unacked == NULL);
 80185fa:	683b      	ldr	r3, [r7, #0]
 80185fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80185fe:	2b00      	cmp	r3, #0
 8018600:	d006      	beq.n	8018610 <tcp_pcb_remove+0xe0>
 8018602:	4b0e      	ldr	r3, [pc, #56]	@ (801863c <tcp_pcb_remove+0x10c>)
 8018604:	f640 0294 	movw	r2, #2196	@ 0x894
 8018608:	4911      	ldr	r1, [pc, #68]	@ (8018650 <tcp_pcb_remove+0x120>)
 801860a:	480e      	ldr	r0, [pc, #56]	@ (8018644 <tcp_pcb_remove+0x114>)
 801860c:	f006 fa96 	bl	801eb3c <iprintf>
#if TCP_QUEUE_OOSEQ
    LWIP_ASSERT("ooseq segments leaking", pcb->ooseq == NULL);
 8018610:	683b      	ldr	r3, [r7, #0]
 8018612:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8018614:	2b00      	cmp	r3, #0
 8018616:	d006      	beq.n	8018626 <tcp_pcb_remove+0xf6>
 8018618:	4b08      	ldr	r3, [pc, #32]	@ (801863c <tcp_pcb_remove+0x10c>)
 801861a:	f640 0296 	movw	r2, #2198	@ 0x896
 801861e:	490d      	ldr	r1, [pc, #52]	@ (8018654 <tcp_pcb_remove+0x124>)
 8018620:	4808      	ldr	r0, [pc, #32]	@ (8018644 <tcp_pcb_remove+0x114>)
 8018622:	f006 fa8b 	bl	801eb3c <iprintf>
#endif /* TCP_QUEUE_OOSEQ */
  }

  pcb->state = CLOSED;
 8018626:	683b      	ldr	r3, [r7, #0]
 8018628:	2200      	movs	r2, #0
 801862a:	751a      	strb	r2, [r3, #20]
  /* reset the local port to prevent the pcb from being 'bound' */
  pcb->local_port = 0;
 801862c:	683b      	ldr	r3, [r7, #0]
 801862e:	2200      	movs	r2, #0
 8018630:	82da      	strh	r2, [r3, #22]

  LWIP_ASSERT("tcp_pcb_remove: tcp_pcbs_sane()", tcp_pcbs_sane());
}
 8018632:	bf00      	nop
 8018634:	3710      	adds	r7, #16
 8018636:	46bd      	mov	sp, r7
 8018638:	bd80      	pop	{r7, pc}
 801863a:	bf00      	nop
 801863c:	08023ba0 	.word	0x08023ba0
 8018640:	08024230 	.word	0x08024230
 8018644:	08023c0c 	.word	0x08023c0c
 8018648:	0802424c 	.word	0x0802424c
 801864c:	0802426c 	.word	0x0802426c
 8018650:	08024284 	.word	0x08024284
 8018654:	080242a0 	.word	0x080242a0

08018658 <tcp_next_iss>:
 *
 * @return u32_t pseudo random sequence number
 */
u32_t
tcp_next_iss(struct tcp_pcb *pcb)
{
 8018658:	b580      	push	{r7, lr}
 801865a:	b082      	sub	sp, #8
 801865c:	af00      	add	r7, sp, #0
 801865e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
  return LWIP_HOOK_TCP_ISN(&pcb->local_ip, pcb->local_port, &pcb->remote_ip, pcb->remote_port);
#else /* LWIP_HOOK_TCP_ISN */
  static u32_t iss = 6510;

  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
 8018660:	687b      	ldr	r3, [r7, #4]
 8018662:	2b00      	cmp	r3, #0
 8018664:	d106      	bne.n	8018674 <tcp_next_iss+0x1c>
 8018666:	4b0a      	ldr	r3, [pc, #40]	@ (8018690 <tcp_next_iss+0x38>)
 8018668:	f640 02af 	movw	r2, #2223	@ 0x8af
 801866c:	4909      	ldr	r1, [pc, #36]	@ (8018694 <tcp_next_iss+0x3c>)
 801866e:	480a      	ldr	r0, [pc, #40]	@ (8018698 <tcp_next_iss+0x40>)
 8018670:	f006 fa64 	bl	801eb3c <iprintf>
  LWIP_UNUSED_ARG(pcb);

  iss += tcp_ticks;       /* XXX */
 8018674:	4b09      	ldr	r3, [pc, #36]	@ (801869c <tcp_next_iss+0x44>)
 8018676:	681a      	ldr	r2, [r3, #0]
 8018678:	4b09      	ldr	r3, [pc, #36]	@ (80186a0 <tcp_next_iss+0x48>)
 801867a:	681b      	ldr	r3, [r3, #0]
 801867c:	4413      	add	r3, r2
 801867e:	4a07      	ldr	r2, [pc, #28]	@ (801869c <tcp_next_iss+0x44>)
 8018680:	6013      	str	r3, [r2, #0]
  return iss;
 8018682:	4b06      	ldr	r3, [pc, #24]	@ (801869c <tcp_next_iss+0x44>)
 8018684:	681b      	ldr	r3, [r3, #0]
#endif /* LWIP_HOOK_TCP_ISN */
}
 8018686:	4618      	mov	r0, r3
 8018688:	3708      	adds	r7, #8
 801868a:	46bd      	mov	sp, r7
 801868c:	bd80      	pop	{r7, pc}
 801868e:	bf00      	nop
 8018690:	08023ba0 	.word	0x08023ba0
 8018694:	080242b8 	.word	0x080242b8
 8018698:	08023c0c 	.word	0x08023c0c
 801869c:	24000094 	.word	0x24000094
 80186a0:	2401ca34 	.word	0x2401ca34

080186a4 <tcp_eff_send_mss_netif>:
 * by calculating the minimum of TCP_MSS and the mtu (if set) of the target
 * netif (if not NULL).
 */
u16_t
tcp_eff_send_mss_netif(u16_t sendmss, struct netif *outif, const ip_addr_t *dest)
{
 80186a4:	b580      	push	{r7, lr}
 80186a6:	b086      	sub	sp, #24
 80186a8:	af00      	add	r7, sp, #0
 80186aa:	4603      	mov	r3, r0
 80186ac:	60b9      	str	r1, [r7, #8]
 80186ae:	607a      	str	r2, [r7, #4]
 80186b0:	81fb      	strh	r3, [r7, #14]
  u16_t mss_s;
  u16_t mtu;

  LWIP_UNUSED_ARG(dest); /* in case IPv6 is disabled */

  LWIP_ASSERT("tcp_eff_send_mss_netif: invalid dst_ip", dest != NULL);
 80186b2:	687b      	ldr	r3, [r7, #4]
 80186b4:	2b00      	cmp	r3, #0
 80186b6:	d106      	bne.n	80186c6 <tcp_eff_send_mss_netif+0x22>
 80186b8:	4b14      	ldr	r3, [pc, #80]	@ (801870c <tcp_eff_send_mss_netif+0x68>)
 80186ba:	f640 02c5 	movw	r2, #2245	@ 0x8c5
 80186be:	4914      	ldr	r1, [pc, #80]	@ (8018710 <tcp_eff_send_mss_netif+0x6c>)
 80186c0:	4814      	ldr	r0, [pc, #80]	@ (8018714 <tcp_eff_send_mss_netif+0x70>)
 80186c2:	f006 fa3b 	bl	801eb3c <iprintf>
  else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
  {
    if (outif == NULL) {
 80186c6:	68bb      	ldr	r3, [r7, #8]
 80186c8:	2b00      	cmp	r3, #0
 80186ca:	d101      	bne.n	80186d0 <tcp_eff_send_mss_netif+0x2c>
      return sendmss;
 80186cc:	89fb      	ldrh	r3, [r7, #14]
 80186ce:	e019      	b.n	8018704 <tcp_eff_send_mss_netif+0x60>
    }
    mtu = outif->mtu;
 80186d0:	68bb      	ldr	r3, [r7, #8]
 80186d2:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 80186d4:	82fb      	strh	r3, [r7, #22]
  }
#endif /* LWIP_IPV4 */

  if (mtu != 0) {
 80186d6:	8afb      	ldrh	r3, [r7, #22]
 80186d8:	2b00      	cmp	r3, #0
 80186da:	d012      	beq.n	8018702 <tcp_eff_send_mss_netif+0x5e>
    else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    {
      offset = IP_HLEN + TCP_HLEN;
 80186dc:	2328      	movs	r3, #40	@ 0x28
 80186de:	82bb      	strh	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
    mss_s = (mtu > offset) ? (u16_t)(mtu - offset) : 0;
 80186e0:	8afa      	ldrh	r2, [r7, #22]
 80186e2:	8abb      	ldrh	r3, [r7, #20]
 80186e4:	429a      	cmp	r2, r3
 80186e6:	d904      	bls.n	80186f2 <tcp_eff_send_mss_netif+0x4e>
 80186e8:	8afa      	ldrh	r2, [r7, #22]
 80186ea:	8abb      	ldrh	r3, [r7, #20]
 80186ec:	1ad3      	subs	r3, r2, r3
 80186ee:	b29b      	uxth	r3, r3
 80186f0:	e000      	b.n	80186f4 <tcp_eff_send_mss_netif+0x50>
 80186f2:	2300      	movs	r3, #0
 80186f4:	827b      	strh	r3, [r7, #18]
    /* RFC 1122, chap 4.2.2.6:
     * Eff.snd.MSS = min(SendMSS+20, MMS_S) - TCPhdrsize - IPoptionsize
     * We correct for TCP options in tcp_write(), and don't support IP options.
     */
    sendmss = LWIP_MIN(sendmss, mss_s);
 80186f6:	8a7a      	ldrh	r2, [r7, #18]
 80186f8:	89fb      	ldrh	r3, [r7, #14]
 80186fa:	4293      	cmp	r3, r2
 80186fc:	bf28      	it	cs
 80186fe:	4613      	movcs	r3, r2
 8018700:	81fb      	strh	r3, [r7, #14]
  }
  return sendmss;
 8018702:	89fb      	ldrh	r3, [r7, #14]
}
 8018704:	4618      	mov	r0, r3
 8018706:	3718      	adds	r7, #24
 8018708:	46bd      	mov	sp, r7
 801870a:	bd80      	pop	{r7, pc}
 801870c:	08023ba0 	.word	0x08023ba0
 8018710:	080242d4 	.word	0x080242d4
 8018714:	08023c0c 	.word	0x08023c0c

08018718 <tcp_netif_ip_addr_changed_pcblist>:
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

/** Helper function for tcp_netif_ip_addr_changed() that iterates a pcb list */
static void
tcp_netif_ip_addr_changed_pcblist(const ip_addr_t *old_addr, struct tcp_pcb *pcb_list)
{
 8018718:	b580      	push	{r7, lr}
 801871a:	b084      	sub	sp, #16
 801871c:	af00      	add	r7, sp, #0
 801871e:	6078      	str	r0, [r7, #4]
 8018720:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;
  pcb = pcb_list;
 8018722:	683b      	ldr	r3, [r7, #0]
 8018724:	60fb      	str	r3, [r7, #12]

  LWIP_ASSERT("tcp_netif_ip_addr_changed_pcblist: invalid old_addr", old_addr != NULL);
 8018726:	687b      	ldr	r3, [r7, #4]
 8018728:	2b00      	cmp	r3, #0
 801872a:	d119      	bne.n	8018760 <tcp_netif_ip_addr_changed_pcblist+0x48>
 801872c:	4b10      	ldr	r3, [pc, #64]	@ (8018770 <tcp_netif_ip_addr_changed_pcblist+0x58>)
 801872e:	f44f 6210 	mov.w	r2, #2304	@ 0x900
 8018732:	4910      	ldr	r1, [pc, #64]	@ (8018774 <tcp_netif_ip_addr_changed_pcblist+0x5c>)
 8018734:	4810      	ldr	r0, [pc, #64]	@ (8018778 <tcp_netif_ip_addr_changed_pcblist+0x60>)
 8018736:	f006 fa01 	bl	801eb3c <iprintf>

  while (pcb != NULL) {
 801873a:	e011      	b.n	8018760 <tcp_netif_ip_addr_changed_pcblist+0x48>
    /* PCB bound to current local interface address? */
    if (ip_addr_cmp(&pcb->local_ip, old_addr)
 801873c:	68fb      	ldr	r3, [r7, #12]
 801873e:	681a      	ldr	r2, [r3, #0]
 8018740:	687b      	ldr	r3, [r7, #4]
 8018742:	681b      	ldr	r3, [r3, #0]
 8018744:	429a      	cmp	r2, r3
 8018746:	d108      	bne.n	801875a <tcp_netif_ip_addr_changed_pcblist+0x42>
        /* connections to link-local addresses must persist (RFC3927 ch. 1.9) */
        && (!IP_IS_V4_VAL(pcb->local_ip) || !ip4_addr_islinklocal(ip_2_ip4(&pcb->local_ip)))
#endif /* LWIP_AUTOIP */
       ) {
      /* this connection must be aborted */
      struct tcp_pcb *next = pcb->next;
 8018748:	68fb      	ldr	r3, [r7, #12]
 801874a:	68db      	ldr	r3, [r3, #12]
 801874c:	60bb      	str	r3, [r7, #8]
      LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: aborting TCP pcb %p\n", (void *)pcb));
      tcp_abort(pcb);
 801874e:	68f8      	ldr	r0, [r7, #12]
 8018750:	f7fe ffc4 	bl	80176dc <tcp_abort>
      pcb = next;
 8018754:	68bb      	ldr	r3, [r7, #8]
 8018756:	60fb      	str	r3, [r7, #12]
 8018758:	e002      	b.n	8018760 <tcp_netif_ip_addr_changed_pcblist+0x48>
    } else {
      pcb = pcb->next;
 801875a:	68fb      	ldr	r3, [r7, #12]
 801875c:	68db      	ldr	r3, [r3, #12]
 801875e:	60fb      	str	r3, [r7, #12]
  while (pcb != NULL) {
 8018760:	68fb      	ldr	r3, [r7, #12]
 8018762:	2b00      	cmp	r3, #0
 8018764:	d1ea      	bne.n	801873c <tcp_netif_ip_addr_changed_pcblist+0x24>
    }
  }
}
 8018766:	bf00      	nop
 8018768:	bf00      	nop
 801876a:	3710      	adds	r7, #16
 801876c:	46bd      	mov	sp, r7
 801876e:	bd80      	pop	{r7, pc}
 8018770:	08023ba0 	.word	0x08023ba0
 8018774:	080242fc 	.word	0x080242fc
 8018778:	08023c0c 	.word	0x08023c0c

0801877c <tcp_netif_ip_addr_changed>:
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change or NULL if netif has been removed
 */
void
tcp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 801877c:	b580      	push	{r7, lr}
 801877e:	b084      	sub	sp, #16
 8018780:	af00      	add	r7, sp, #0
 8018782:	6078      	str	r0, [r7, #4]
 8018784:	6039      	str	r1, [r7, #0]
  struct tcp_pcb_listen *lpcb;

  if (!ip_addr_isany(old_addr)) {
 8018786:	687b      	ldr	r3, [r7, #4]
 8018788:	2b00      	cmp	r3, #0
 801878a:	d02a      	beq.n	80187e2 <tcp_netif_ip_addr_changed+0x66>
 801878c:	687b      	ldr	r3, [r7, #4]
 801878e:	681b      	ldr	r3, [r3, #0]
 8018790:	2b00      	cmp	r3, #0
 8018792:	d026      	beq.n	80187e2 <tcp_netif_ip_addr_changed+0x66>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_active_pcbs);
 8018794:	4b15      	ldr	r3, [pc, #84]	@ (80187ec <tcp_netif_ip_addr_changed+0x70>)
 8018796:	681b      	ldr	r3, [r3, #0]
 8018798:	4619      	mov	r1, r3
 801879a:	6878      	ldr	r0, [r7, #4]
 801879c:	f7ff ffbc 	bl	8018718 <tcp_netif_ip_addr_changed_pcblist>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_bound_pcbs);
 80187a0:	4b13      	ldr	r3, [pc, #76]	@ (80187f0 <tcp_netif_ip_addr_changed+0x74>)
 80187a2:	681b      	ldr	r3, [r3, #0]
 80187a4:	4619      	mov	r1, r3
 80187a6:	6878      	ldr	r0, [r7, #4]
 80187a8:	f7ff ffb6 	bl	8018718 <tcp_netif_ip_addr_changed_pcblist>

    if (!ip_addr_isany(new_addr)) {
 80187ac:	683b      	ldr	r3, [r7, #0]
 80187ae:	2b00      	cmp	r3, #0
 80187b0:	d017      	beq.n	80187e2 <tcp_netif_ip_addr_changed+0x66>
 80187b2:	683b      	ldr	r3, [r7, #0]
 80187b4:	681b      	ldr	r3, [r3, #0]
 80187b6:	2b00      	cmp	r3, #0
 80187b8:	d013      	beq.n	80187e2 <tcp_netif_ip_addr_changed+0x66>
      /* PCB bound to current local interface address? */
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 80187ba:	4b0e      	ldr	r3, [pc, #56]	@ (80187f4 <tcp_netif_ip_addr_changed+0x78>)
 80187bc:	681b      	ldr	r3, [r3, #0]
 80187be:	60fb      	str	r3, [r7, #12]
 80187c0:	e00c      	b.n	80187dc <tcp_netif_ip_addr_changed+0x60>
        /* PCB bound to current local interface address? */
        if (ip_addr_cmp(&lpcb->local_ip, old_addr)) {
 80187c2:	68fb      	ldr	r3, [r7, #12]
 80187c4:	681a      	ldr	r2, [r3, #0]
 80187c6:	687b      	ldr	r3, [r7, #4]
 80187c8:	681b      	ldr	r3, [r3, #0]
 80187ca:	429a      	cmp	r2, r3
 80187cc:	d103      	bne.n	80187d6 <tcp_netif_ip_addr_changed+0x5a>
          /* The PCB is listening to the old ipaddr and
            * is set to listen to the new one instead */
          ip_addr_copy(lpcb->local_ip, *new_addr);
 80187ce:	683b      	ldr	r3, [r7, #0]
 80187d0:	681a      	ldr	r2, [r3, #0]
 80187d2:	68fb      	ldr	r3, [r7, #12]
 80187d4:	601a      	str	r2, [r3, #0]
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 80187d6:	68fb      	ldr	r3, [r7, #12]
 80187d8:	68db      	ldr	r3, [r3, #12]
 80187da:	60fb      	str	r3, [r7, #12]
 80187dc:	68fb      	ldr	r3, [r7, #12]
 80187de:	2b00      	cmp	r3, #0
 80187e0:	d1ef      	bne.n	80187c2 <tcp_netif_ip_addr_changed+0x46>
        }
      }
    }
  }
}
 80187e2:	bf00      	nop
 80187e4:	3710      	adds	r7, #16
 80187e6:	46bd      	mov	sp, r7
 80187e8:	bd80      	pop	{r7, pc}
 80187ea:	bf00      	nop
 80187ec:	2401ca40 	.word	0x2401ca40
 80187f0:	2401ca38 	.word	0x2401ca38
 80187f4:	2401ca3c 	.word	0x2401ca3c

080187f8 <tcp_free_ooseq>:

#if TCP_QUEUE_OOSEQ
/* Free all ooseq pbufs (and possibly reset SACK state) */
void
tcp_free_ooseq(struct tcp_pcb *pcb)
{
 80187f8:	b580      	push	{r7, lr}
 80187fa:	b082      	sub	sp, #8
 80187fc:	af00      	add	r7, sp, #0
 80187fe:	6078      	str	r0, [r7, #4]
  if (pcb->ooseq) {
 8018800:	687b      	ldr	r3, [r7, #4]
 8018802:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8018804:	2b00      	cmp	r3, #0
 8018806:	d007      	beq.n	8018818 <tcp_free_ooseq+0x20>
    tcp_segs_free(pcb->ooseq);
 8018808:	687b      	ldr	r3, [r7, #4]
 801880a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801880c:	4618      	mov	r0, r3
 801880e:	f7ff fc3d 	bl	801808c <tcp_segs_free>
    pcb->ooseq = NULL;
 8018812:	687b      	ldr	r3, [r7, #4]
 8018814:	2200      	movs	r2, #0
 8018816:	675a      	str	r2, [r3, #116]	@ 0x74
#if LWIP_TCP_SACK_OUT
    memset(pcb->rcv_sacks, 0, sizeof(pcb->rcv_sacks));
#endif /* LWIP_TCP_SACK_OUT */
  }
}
 8018818:	bf00      	nop
 801881a:	3708      	adds	r7, #8
 801881c:	46bd      	mov	sp, r7
 801881e:	bd80      	pop	{r7, pc}

08018820 <tcp_input>:
 * @param p received TCP segment to process (p->payload pointing to the TCP header)
 * @param inp network interface on which this segment was received
 */
void
tcp_input(struct pbuf *p, struct netif *inp)
{
 8018820:	b590      	push	{r4, r7, lr}
 8018822:	b08d      	sub	sp, #52	@ 0x34
 8018824:	af04      	add	r7, sp, #16
 8018826:	6078      	str	r0, [r7, #4]
 8018828:	6039      	str	r1, [r7, #0]
  u8_t hdrlen_bytes;
  err_t err;

  LWIP_UNUSED_ARG(inp);
  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("tcp_input: invalid pbuf", p != NULL);
 801882a:	687b      	ldr	r3, [r7, #4]
 801882c:	2b00      	cmp	r3, #0
 801882e:	d105      	bne.n	801883c <tcp_input+0x1c>
 8018830:	4b9b      	ldr	r3, [pc, #620]	@ (8018aa0 <tcp_input+0x280>)
 8018832:	2283      	movs	r2, #131	@ 0x83
 8018834:	499b      	ldr	r1, [pc, #620]	@ (8018aa4 <tcp_input+0x284>)
 8018836:	489c      	ldr	r0, [pc, #624]	@ (8018aa8 <tcp_input+0x288>)
 8018838:	f006 f980 	bl	801eb3c <iprintf>
  PERF_START;

  TCP_STATS_INC(tcp.recv);
  MIB2_STATS_INC(mib2.tcpinsegs);

  tcphdr = (struct tcp_hdr *)p->payload;
 801883c:	687b      	ldr	r3, [r7, #4]
 801883e:	685b      	ldr	r3, [r3, #4]
 8018840:	4a9a      	ldr	r2, [pc, #616]	@ (8018aac <tcp_input+0x28c>)
 8018842:	6013      	str	r3, [r2, #0]
#if TCP_INPUT_DEBUG
  tcp_debug_print(tcphdr);
#endif

  /* Check that TCP header fits in payload */
  if (p->len < TCP_HLEN) {
 8018844:	687b      	ldr	r3, [r7, #4]
 8018846:	895b      	ldrh	r3, [r3, #10]
 8018848:	2b13      	cmp	r3, #19
 801884a:	f240 83d1 	bls.w	8018ff0 <tcp_input+0x7d0>
    TCP_STATS_INC(tcp.lenerr);
    goto dropped;
  }

  /* Don't even process incoming broadcasts/multicasts. */
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 801884e:	4b98      	ldr	r3, [pc, #608]	@ (8018ab0 <tcp_input+0x290>)
 8018850:	695b      	ldr	r3, [r3, #20]
 8018852:	4a97      	ldr	r2, [pc, #604]	@ (8018ab0 <tcp_input+0x290>)
 8018854:	6812      	ldr	r2, [r2, #0]
 8018856:	4611      	mov	r1, r2
 8018858:	4618      	mov	r0, r3
 801885a:	f7fb ff27 	bl	80146ac <ip4_addr_isbroadcast_u32>
 801885e:	4603      	mov	r3, r0
 8018860:	2b00      	cmp	r3, #0
 8018862:	f040 83c7 	bne.w	8018ff4 <tcp_input+0x7d4>
      ip_addr_ismulticast(ip_current_dest_addr())) {
 8018866:	4b92      	ldr	r3, [pc, #584]	@ (8018ab0 <tcp_input+0x290>)
 8018868:	695b      	ldr	r3, [r3, #20]
 801886a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 801886e:	2be0      	cmp	r3, #224	@ 0xe0
 8018870:	f000 83c0 	beq.w	8018ff4 <tcp_input+0x7d4>
    }
  }
#endif /* CHECKSUM_CHECK_TCP */

  /* sanity-check header length */
  hdrlen_bytes = TCPH_HDRLEN_BYTES(tcphdr);
 8018874:	4b8d      	ldr	r3, [pc, #564]	@ (8018aac <tcp_input+0x28c>)
 8018876:	681b      	ldr	r3, [r3, #0]
 8018878:	899b      	ldrh	r3, [r3, #12]
 801887a:	b29b      	uxth	r3, r3
 801887c:	4618      	mov	r0, r3
 801887e:	f7fa f9d5 	bl	8012c2c <lwip_htons>
 8018882:	4603      	mov	r3, r0
 8018884:	0b1b      	lsrs	r3, r3, #12
 8018886:	b29b      	uxth	r3, r3
 8018888:	b2db      	uxtb	r3, r3
 801888a:	009b      	lsls	r3, r3, #2
 801888c:	74bb      	strb	r3, [r7, #18]
  if ((hdrlen_bytes < TCP_HLEN) || (hdrlen_bytes > p->tot_len)) {
 801888e:	7cbb      	ldrb	r3, [r7, #18]
 8018890:	2b13      	cmp	r3, #19
 8018892:	f240 83b1 	bls.w	8018ff8 <tcp_input+0x7d8>
 8018896:	7cbb      	ldrb	r3, [r7, #18]
 8018898:	b29a      	uxth	r2, r3
 801889a:	687b      	ldr	r3, [r7, #4]
 801889c:	891b      	ldrh	r3, [r3, #8]
 801889e:	429a      	cmp	r2, r3
 80188a0:	f200 83aa 	bhi.w	8018ff8 <tcp_input+0x7d8>
    goto dropped;
  }

  /* Move the payload pointer in the pbuf so that it points to the
     TCP data instead of the TCP header. */
  tcphdr_optlen = (u16_t)(hdrlen_bytes - TCP_HLEN);
 80188a4:	7cbb      	ldrb	r3, [r7, #18]
 80188a6:	b29b      	uxth	r3, r3
 80188a8:	3b14      	subs	r3, #20
 80188aa:	b29a      	uxth	r2, r3
 80188ac:	4b81      	ldr	r3, [pc, #516]	@ (8018ab4 <tcp_input+0x294>)
 80188ae:	801a      	strh	r2, [r3, #0]
  tcphdr_opt2 = NULL;
 80188b0:	4b81      	ldr	r3, [pc, #516]	@ (8018ab8 <tcp_input+0x298>)
 80188b2:	2200      	movs	r2, #0
 80188b4:	601a      	str	r2, [r3, #0]
  if (p->len >= hdrlen_bytes) {
 80188b6:	687b      	ldr	r3, [r7, #4]
 80188b8:	895a      	ldrh	r2, [r3, #10]
 80188ba:	7cbb      	ldrb	r3, [r7, #18]
 80188bc:	b29b      	uxth	r3, r3
 80188be:	429a      	cmp	r2, r3
 80188c0:	d309      	bcc.n	80188d6 <tcp_input+0xb6>
    /* all options are in the first pbuf */
    tcphdr_opt1len = tcphdr_optlen;
 80188c2:	4b7c      	ldr	r3, [pc, #496]	@ (8018ab4 <tcp_input+0x294>)
 80188c4:	881a      	ldrh	r2, [r3, #0]
 80188c6:	4b7d      	ldr	r3, [pc, #500]	@ (8018abc <tcp_input+0x29c>)
 80188c8:	801a      	strh	r2, [r3, #0]
    pbuf_remove_header(p, hdrlen_bytes); /* cannot fail */
 80188ca:	7cbb      	ldrb	r3, [r7, #18]
 80188cc:	4619      	mov	r1, r3
 80188ce:	6878      	ldr	r0, [r7, #4]
 80188d0:	f7fd fff8 	bl	80168c4 <pbuf_remove_header>
 80188d4:	e04e      	b.n	8018974 <tcp_input+0x154>
  } else {
    u16_t opt2len;
    /* TCP header fits into first pbuf, options don't - data is in the next pbuf */
    /* there must be a next pbuf, due to hdrlen_bytes sanity check above */
    LWIP_ASSERT("p->next != NULL", p->next != NULL);
 80188d6:	687b      	ldr	r3, [r7, #4]
 80188d8:	681b      	ldr	r3, [r3, #0]
 80188da:	2b00      	cmp	r3, #0
 80188dc:	d105      	bne.n	80188ea <tcp_input+0xca>
 80188de:	4b70      	ldr	r3, [pc, #448]	@ (8018aa0 <tcp_input+0x280>)
 80188e0:	22c2      	movs	r2, #194	@ 0xc2
 80188e2:	4977      	ldr	r1, [pc, #476]	@ (8018ac0 <tcp_input+0x2a0>)
 80188e4:	4870      	ldr	r0, [pc, #448]	@ (8018aa8 <tcp_input+0x288>)
 80188e6:	f006 f929 	bl	801eb3c <iprintf>

    /* advance over the TCP header (cannot fail) */
    pbuf_remove_header(p, TCP_HLEN);
 80188ea:	2114      	movs	r1, #20
 80188ec:	6878      	ldr	r0, [r7, #4]
 80188ee:	f7fd ffe9 	bl	80168c4 <pbuf_remove_header>

    /* determine how long the first and second parts of the options are */
    tcphdr_opt1len = p->len;
 80188f2:	687b      	ldr	r3, [r7, #4]
 80188f4:	895a      	ldrh	r2, [r3, #10]
 80188f6:	4b71      	ldr	r3, [pc, #452]	@ (8018abc <tcp_input+0x29c>)
 80188f8:	801a      	strh	r2, [r3, #0]
    opt2len = (u16_t)(tcphdr_optlen - tcphdr_opt1len);
 80188fa:	4b6e      	ldr	r3, [pc, #440]	@ (8018ab4 <tcp_input+0x294>)
 80188fc:	881a      	ldrh	r2, [r3, #0]
 80188fe:	4b6f      	ldr	r3, [pc, #444]	@ (8018abc <tcp_input+0x29c>)
 8018900:	881b      	ldrh	r3, [r3, #0]
 8018902:	1ad3      	subs	r3, r2, r3
 8018904:	823b      	strh	r3, [r7, #16]

    /* options continue in the next pbuf: set p to zero length and hide the
        options in the next pbuf (adjusting p->tot_len) */
    pbuf_remove_header(p, tcphdr_opt1len);
 8018906:	4b6d      	ldr	r3, [pc, #436]	@ (8018abc <tcp_input+0x29c>)
 8018908:	881b      	ldrh	r3, [r3, #0]
 801890a:	4619      	mov	r1, r3
 801890c:	6878      	ldr	r0, [r7, #4]
 801890e:	f7fd ffd9 	bl	80168c4 <pbuf_remove_header>

    /* check that the options fit in the second pbuf */
    if (opt2len > p->next->len) {
 8018912:	687b      	ldr	r3, [r7, #4]
 8018914:	681b      	ldr	r3, [r3, #0]
 8018916:	895b      	ldrh	r3, [r3, #10]
 8018918:	8a3a      	ldrh	r2, [r7, #16]
 801891a:	429a      	cmp	r2, r3
 801891c:	f200 836e 	bhi.w	8018ffc <tcp_input+0x7dc>
      TCP_STATS_INC(tcp.lenerr);
      goto dropped;
    }

    /* remember the pointer to the second part of the options */
    tcphdr_opt2 = (u8_t *)p->next->payload;
 8018920:	687b      	ldr	r3, [r7, #4]
 8018922:	681b      	ldr	r3, [r3, #0]
 8018924:	685b      	ldr	r3, [r3, #4]
 8018926:	4a64      	ldr	r2, [pc, #400]	@ (8018ab8 <tcp_input+0x298>)
 8018928:	6013      	str	r3, [r2, #0]

    /* advance p->next to point after the options, and manually
        adjust p->tot_len to keep it consistent with the changed p->next */
    pbuf_remove_header(p->next, opt2len);
 801892a:	687b      	ldr	r3, [r7, #4]
 801892c:	681b      	ldr	r3, [r3, #0]
 801892e:	8a3a      	ldrh	r2, [r7, #16]
 8018930:	4611      	mov	r1, r2
 8018932:	4618      	mov	r0, r3
 8018934:	f7fd ffc6 	bl	80168c4 <pbuf_remove_header>
    p->tot_len = (u16_t)(p->tot_len - opt2len);
 8018938:	687b      	ldr	r3, [r7, #4]
 801893a:	891a      	ldrh	r2, [r3, #8]
 801893c:	8a3b      	ldrh	r3, [r7, #16]
 801893e:	1ad3      	subs	r3, r2, r3
 8018940:	b29a      	uxth	r2, r3
 8018942:	687b      	ldr	r3, [r7, #4]
 8018944:	811a      	strh	r2, [r3, #8]

    LWIP_ASSERT("p->len == 0", p->len == 0);
 8018946:	687b      	ldr	r3, [r7, #4]
 8018948:	895b      	ldrh	r3, [r3, #10]
 801894a:	2b00      	cmp	r3, #0
 801894c:	d005      	beq.n	801895a <tcp_input+0x13a>
 801894e:	4b54      	ldr	r3, [pc, #336]	@ (8018aa0 <tcp_input+0x280>)
 8018950:	22df      	movs	r2, #223	@ 0xdf
 8018952:	495c      	ldr	r1, [pc, #368]	@ (8018ac4 <tcp_input+0x2a4>)
 8018954:	4854      	ldr	r0, [pc, #336]	@ (8018aa8 <tcp_input+0x288>)
 8018956:	f006 f8f1 	bl	801eb3c <iprintf>
    LWIP_ASSERT("p->tot_len == p->next->tot_len", p->tot_len == p->next->tot_len);
 801895a:	687b      	ldr	r3, [r7, #4]
 801895c:	891a      	ldrh	r2, [r3, #8]
 801895e:	687b      	ldr	r3, [r7, #4]
 8018960:	681b      	ldr	r3, [r3, #0]
 8018962:	891b      	ldrh	r3, [r3, #8]
 8018964:	429a      	cmp	r2, r3
 8018966:	d005      	beq.n	8018974 <tcp_input+0x154>
 8018968:	4b4d      	ldr	r3, [pc, #308]	@ (8018aa0 <tcp_input+0x280>)
 801896a:	22e0      	movs	r2, #224	@ 0xe0
 801896c:	4956      	ldr	r1, [pc, #344]	@ (8018ac8 <tcp_input+0x2a8>)
 801896e:	484e      	ldr	r0, [pc, #312]	@ (8018aa8 <tcp_input+0x288>)
 8018970:	f006 f8e4 	bl	801eb3c <iprintf>
  }

  /* Convert fields in TCP header to host byte order. */
  tcphdr->src = lwip_ntohs(tcphdr->src);
 8018974:	4b4d      	ldr	r3, [pc, #308]	@ (8018aac <tcp_input+0x28c>)
 8018976:	681b      	ldr	r3, [r3, #0]
 8018978:	881b      	ldrh	r3, [r3, #0]
 801897a:	b29b      	uxth	r3, r3
 801897c:	4a4b      	ldr	r2, [pc, #300]	@ (8018aac <tcp_input+0x28c>)
 801897e:	6814      	ldr	r4, [r2, #0]
 8018980:	4618      	mov	r0, r3
 8018982:	f7fa f953 	bl	8012c2c <lwip_htons>
 8018986:	4603      	mov	r3, r0
 8018988:	8023      	strh	r3, [r4, #0]
  tcphdr->dest = lwip_ntohs(tcphdr->dest);
 801898a:	4b48      	ldr	r3, [pc, #288]	@ (8018aac <tcp_input+0x28c>)
 801898c:	681b      	ldr	r3, [r3, #0]
 801898e:	885b      	ldrh	r3, [r3, #2]
 8018990:	b29b      	uxth	r3, r3
 8018992:	4a46      	ldr	r2, [pc, #280]	@ (8018aac <tcp_input+0x28c>)
 8018994:	6814      	ldr	r4, [r2, #0]
 8018996:	4618      	mov	r0, r3
 8018998:	f7fa f948 	bl	8012c2c <lwip_htons>
 801899c:	4603      	mov	r3, r0
 801899e:	8063      	strh	r3, [r4, #2]
  seqno = tcphdr->seqno = lwip_ntohl(tcphdr->seqno);
 80189a0:	4b42      	ldr	r3, [pc, #264]	@ (8018aac <tcp_input+0x28c>)
 80189a2:	681b      	ldr	r3, [r3, #0]
 80189a4:	685b      	ldr	r3, [r3, #4]
 80189a6:	4a41      	ldr	r2, [pc, #260]	@ (8018aac <tcp_input+0x28c>)
 80189a8:	6814      	ldr	r4, [r2, #0]
 80189aa:	4618      	mov	r0, r3
 80189ac:	f7fa f954 	bl	8012c58 <lwip_htonl>
 80189b0:	4603      	mov	r3, r0
 80189b2:	6063      	str	r3, [r4, #4]
 80189b4:	6863      	ldr	r3, [r4, #4]
 80189b6:	4a45      	ldr	r2, [pc, #276]	@ (8018acc <tcp_input+0x2ac>)
 80189b8:	6013      	str	r3, [r2, #0]
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 80189ba:	4b3c      	ldr	r3, [pc, #240]	@ (8018aac <tcp_input+0x28c>)
 80189bc:	681b      	ldr	r3, [r3, #0]
 80189be:	689b      	ldr	r3, [r3, #8]
 80189c0:	4a3a      	ldr	r2, [pc, #232]	@ (8018aac <tcp_input+0x28c>)
 80189c2:	6814      	ldr	r4, [r2, #0]
 80189c4:	4618      	mov	r0, r3
 80189c6:	f7fa f947 	bl	8012c58 <lwip_htonl>
 80189ca:	4603      	mov	r3, r0
 80189cc:	60a3      	str	r3, [r4, #8]
 80189ce:	68a3      	ldr	r3, [r4, #8]
 80189d0:	4a3f      	ldr	r2, [pc, #252]	@ (8018ad0 <tcp_input+0x2b0>)
 80189d2:	6013      	str	r3, [r2, #0]
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 80189d4:	4b35      	ldr	r3, [pc, #212]	@ (8018aac <tcp_input+0x28c>)
 80189d6:	681b      	ldr	r3, [r3, #0]
 80189d8:	89db      	ldrh	r3, [r3, #14]
 80189da:	b29b      	uxth	r3, r3
 80189dc:	4a33      	ldr	r2, [pc, #204]	@ (8018aac <tcp_input+0x28c>)
 80189de:	6814      	ldr	r4, [r2, #0]
 80189e0:	4618      	mov	r0, r3
 80189e2:	f7fa f923 	bl	8012c2c <lwip_htons>
 80189e6:	4603      	mov	r3, r0
 80189e8:	81e3      	strh	r3, [r4, #14]

  flags = TCPH_FLAGS(tcphdr);
 80189ea:	4b30      	ldr	r3, [pc, #192]	@ (8018aac <tcp_input+0x28c>)
 80189ec:	681b      	ldr	r3, [r3, #0]
 80189ee:	899b      	ldrh	r3, [r3, #12]
 80189f0:	b29b      	uxth	r3, r3
 80189f2:	4618      	mov	r0, r3
 80189f4:	f7fa f91a 	bl	8012c2c <lwip_htons>
 80189f8:	4603      	mov	r3, r0
 80189fa:	b2db      	uxtb	r3, r3
 80189fc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8018a00:	b2da      	uxtb	r2, r3
 8018a02:	4b34      	ldr	r3, [pc, #208]	@ (8018ad4 <tcp_input+0x2b4>)
 8018a04:	701a      	strb	r2, [r3, #0]
  tcplen = p->tot_len;
 8018a06:	687b      	ldr	r3, [r7, #4]
 8018a08:	891a      	ldrh	r2, [r3, #8]
 8018a0a:	4b33      	ldr	r3, [pc, #204]	@ (8018ad8 <tcp_input+0x2b8>)
 8018a0c:	801a      	strh	r2, [r3, #0]
  if (flags & (TCP_FIN | TCP_SYN)) {
 8018a0e:	4b31      	ldr	r3, [pc, #196]	@ (8018ad4 <tcp_input+0x2b4>)
 8018a10:	781b      	ldrb	r3, [r3, #0]
 8018a12:	f003 0303 	and.w	r3, r3, #3
 8018a16:	2b00      	cmp	r3, #0
 8018a18:	d00c      	beq.n	8018a34 <tcp_input+0x214>
    tcplen++;
 8018a1a:	4b2f      	ldr	r3, [pc, #188]	@ (8018ad8 <tcp_input+0x2b8>)
 8018a1c:	881b      	ldrh	r3, [r3, #0]
 8018a1e:	3301      	adds	r3, #1
 8018a20:	b29a      	uxth	r2, r3
 8018a22:	4b2d      	ldr	r3, [pc, #180]	@ (8018ad8 <tcp_input+0x2b8>)
 8018a24:	801a      	strh	r2, [r3, #0]
    if (tcplen < p->tot_len) {
 8018a26:	687b      	ldr	r3, [r7, #4]
 8018a28:	891a      	ldrh	r2, [r3, #8]
 8018a2a:	4b2b      	ldr	r3, [pc, #172]	@ (8018ad8 <tcp_input+0x2b8>)
 8018a2c:	881b      	ldrh	r3, [r3, #0]
 8018a2e:	429a      	cmp	r2, r3
 8018a30:	f200 82e6 	bhi.w	8019000 <tcp_input+0x7e0>
    }
  }

  /* Demultiplex an incoming segment. First, we check if it is destined
     for an active connection. */
  prev = NULL;
 8018a34:	2300      	movs	r3, #0
 8018a36:	61bb      	str	r3, [r7, #24]

  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8018a38:	4b28      	ldr	r3, [pc, #160]	@ (8018adc <tcp_input+0x2bc>)
 8018a3a:	681b      	ldr	r3, [r3, #0]
 8018a3c:	61fb      	str	r3, [r7, #28]
 8018a3e:	e09d      	b.n	8018b7c <tcp_input+0x35c>
    LWIP_ASSERT("tcp_input: active pcb->state != CLOSED", pcb->state != CLOSED);
 8018a40:	69fb      	ldr	r3, [r7, #28]
 8018a42:	7d1b      	ldrb	r3, [r3, #20]
 8018a44:	2b00      	cmp	r3, #0
 8018a46:	d105      	bne.n	8018a54 <tcp_input+0x234>
 8018a48:	4b15      	ldr	r3, [pc, #84]	@ (8018aa0 <tcp_input+0x280>)
 8018a4a:	22fb      	movs	r2, #251	@ 0xfb
 8018a4c:	4924      	ldr	r1, [pc, #144]	@ (8018ae0 <tcp_input+0x2c0>)
 8018a4e:	4816      	ldr	r0, [pc, #88]	@ (8018aa8 <tcp_input+0x288>)
 8018a50:	f006 f874 	bl	801eb3c <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != TIME-WAIT", pcb->state != TIME_WAIT);
 8018a54:	69fb      	ldr	r3, [r7, #28]
 8018a56:	7d1b      	ldrb	r3, [r3, #20]
 8018a58:	2b0a      	cmp	r3, #10
 8018a5a:	d105      	bne.n	8018a68 <tcp_input+0x248>
 8018a5c:	4b10      	ldr	r3, [pc, #64]	@ (8018aa0 <tcp_input+0x280>)
 8018a5e:	22fc      	movs	r2, #252	@ 0xfc
 8018a60:	4920      	ldr	r1, [pc, #128]	@ (8018ae4 <tcp_input+0x2c4>)
 8018a62:	4811      	ldr	r0, [pc, #68]	@ (8018aa8 <tcp_input+0x288>)
 8018a64:	f006 f86a 	bl	801eb3c <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != LISTEN", pcb->state != LISTEN);
 8018a68:	69fb      	ldr	r3, [r7, #28]
 8018a6a:	7d1b      	ldrb	r3, [r3, #20]
 8018a6c:	2b01      	cmp	r3, #1
 8018a6e:	d105      	bne.n	8018a7c <tcp_input+0x25c>
 8018a70:	4b0b      	ldr	r3, [pc, #44]	@ (8018aa0 <tcp_input+0x280>)
 8018a72:	22fd      	movs	r2, #253	@ 0xfd
 8018a74:	491c      	ldr	r1, [pc, #112]	@ (8018ae8 <tcp_input+0x2c8>)
 8018a76:	480c      	ldr	r0, [pc, #48]	@ (8018aa8 <tcp_input+0x288>)
 8018a78:	f006 f860 	bl	801eb3c <iprintf>

    /* check if PCB is bound to specific netif */
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8018a7c:	69fb      	ldr	r3, [r7, #28]
 8018a7e:	7a1b      	ldrb	r3, [r3, #8]
 8018a80:	2b00      	cmp	r3, #0
 8018a82:	d033      	beq.n	8018aec <tcp_input+0x2cc>
        (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8018a84:	69fb      	ldr	r3, [r7, #28]
 8018a86:	7a1a      	ldrb	r2, [r3, #8]
 8018a88:	4b09      	ldr	r3, [pc, #36]	@ (8018ab0 <tcp_input+0x290>)
 8018a8a:	685b      	ldr	r3, [r3, #4]
 8018a8c:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8018a90:	3301      	adds	r3, #1
 8018a92:	b2db      	uxtb	r3, r3
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8018a94:	429a      	cmp	r2, r3
 8018a96:	d029      	beq.n	8018aec <tcp_input+0x2cc>
      prev = pcb;
 8018a98:	69fb      	ldr	r3, [r7, #28]
 8018a9a:	61bb      	str	r3, [r7, #24]
      continue;
 8018a9c:	e06b      	b.n	8018b76 <tcp_input+0x356>
 8018a9e:	bf00      	nop
 8018aa0:	08024330 	.word	0x08024330
 8018aa4:	08024388 	.word	0x08024388
 8018aa8:	080243a0 	.word	0x080243a0
 8018aac:	2401ca5c 	.word	0x2401ca5c
 8018ab0:	24019920 	.word	0x24019920
 8018ab4:	2401ca60 	.word	0x2401ca60
 8018ab8:	2401ca64 	.word	0x2401ca64
 8018abc:	2401ca62 	.word	0x2401ca62
 8018ac0:	080243c8 	.word	0x080243c8
 8018ac4:	080243d8 	.word	0x080243d8
 8018ac8:	080243e4 	.word	0x080243e4
 8018acc:	2401ca6c 	.word	0x2401ca6c
 8018ad0:	2401ca70 	.word	0x2401ca70
 8018ad4:	2401ca78 	.word	0x2401ca78
 8018ad8:	2401ca76 	.word	0x2401ca76
 8018adc:	2401ca40 	.word	0x2401ca40
 8018ae0:	08024404 	.word	0x08024404
 8018ae4:	0802442c 	.word	0x0802442c
 8018ae8:	08024458 	.word	0x08024458
    }

    if (pcb->remote_port == tcphdr->src &&
 8018aec:	69fb      	ldr	r3, [r7, #28]
 8018aee:	8b1a      	ldrh	r2, [r3, #24]
 8018af0:	4b72      	ldr	r3, [pc, #456]	@ (8018cbc <tcp_input+0x49c>)
 8018af2:	681b      	ldr	r3, [r3, #0]
 8018af4:	881b      	ldrh	r3, [r3, #0]
 8018af6:	b29b      	uxth	r3, r3
 8018af8:	429a      	cmp	r2, r3
 8018afa:	d13a      	bne.n	8018b72 <tcp_input+0x352>
        pcb->local_port == tcphdr->dest &&
 8018afc:	69fb      	ldr	r3, [r7, #28]
 8018afe:	8ada      	ldrh	r2, [r3, #22]
 8018b00:	4b6e      	ldr	r3, [pc, #440]	@ (8018cbc <tcp_input+0x49c>)
 8018b02:	681b      	ldr	r3, [r3, #0]
 8018b04:	885b      	ldrh	r3, [r3, #2]
 8018b06:	b29b      	uxth	r3, r3
    if (pcb->remote_port == tcphdr->src &&
 8018b08:	429a      	cmp	r2, r3
 8018b0a:	d132      	bne.n	8018b72 <tcp_input+0x352>
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8018b0c:	69fb      	ldr	r3, [r7, #28]
 8018b0e:	685a      	ldr	r2, [r3, #4]
 8018b10:	4b6b      	ldr	r3, [pc, #428]	@ (8018cc0 <tcp_input+0x4a0>)
 8018b12:	691b      	ldr	r3, [r3, #16]
        pcb->local_port == tcphdr->dest &&
 8018b14:	429a      	cmp	r2, r3
 8018b16:	d12c      	bne.n	8018b72 <tcp_input+0x352>
        ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 8018b18:	69fb      	ldr	r3, [r7, #28]
 8018b1a:	681a      	ldr	r2, [r3, #0]
 8018b1c:	4b68      	ldr	r3, [pc, #416]	@ (8018cc0 <tcp_input+0x4a0>)
 8018b1e:	695b      	ldr	r3, [r3, #20]
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8018b20:	429a      	cmp	r2, r3
 8018b22:	d126      	bne.n	8018b72 <tcp_input+0x352>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      LWIP_ASSERT("tcp_input: pcb->next != pcb (before cache)", pcb->next != pcb);
 8018b24:	69fb      	ldr	r3, [r7, #28]
 8018b26:	68db      	ldr	r3, [r3, #12]
 8018b28:	69fa      	ldr	r2, [r7, #28]
 8018b2a:	429a      	cmp	r2, r3
 8018b2c:	d106      	bne.n	8018b3c <tcp_input+0x31c>
 8018b2e:	4b65      	ldr	r3, [pc, #404]	@ (8018cc4 <tcp_input+0x4a4>)
 8018b30:	f240 120d 	movw	r2, #269	@ 0x10d
 8018b34:	4964      	ldr	r1, [pc, #400]	@ (8018cc8 <tcp_input+0x4a8>)
 8018b36:	4865      	ldr	r0, [pc, #404]	@ (8018ccc <tcp_input+0x4ac>)
 8018b38:	f006 f800 	bl	801eb3c <iprintf>
      if (prev != NULL) {
 8018b3c:	69bb      	ldr	r3, [r7, #24]
 8018b3e:	2b00      	cmp	r3, #0
 8018b40:	d00a      	beq.n	8018b58 <tcp_input+0x338>
        prev->next = pcb->next;
 8018b42:	69fb      	ldr	r3, [r7, #28]
 8018b44:	68da      	ldr	r2, [r3, #12]
 8018b46:	69bb      	ldr	r3, [r7, #24]
 8018b48:	60da      	str	r2, [r3, #12]
        pcb->next = tcp_active_pcbs;
 8018b4a:	4b61      	ldr	r3, [pc, #388]	@ (8018cd0 <tcp_input+0x4b0>)
 8018b4c:	681a      	ldr	r2, [r3, #0]
 8018b4e:	69fb      	ldr	r3, [r7, #28]
 8018b50:	60da      	str	r2, [r3, #12]
        tcp_active_pcbs = pcb;
 8018b52:	4a5f      	ldr	r2, [pc, #380]	@ (8018cd0 <tcp_input+0x4b0>)
 8018b54:	69fb      	ldr	r3, [r7, #28]
 8018b56:	6013      	str	r3, [r2, #0]
      } else {
        TCP_STATS_INC(tcp.cachehit);
      }
      LWIP_ASSERT("tcp_input: pcb->next != pcb (after cache)", pcb->next != pcb);
 8018b58:	69fb      	ldr	r3, [r7, #28]
 8018b5a:	68db      	ldr	r3, [r3, #12]
 8018b5c:	69fa      	ldr	r2, [r7, #28]
 8018b5e:	429a      	cmp	r2, r3
 8018b60:	d111      	bne.n	8018b86 <tcp_input+0x366>
 8018b62:	4b58      	ldr	r3, [pc, #352]	@ (8018cc4 <tcp_input+0x4a4>)
 8018b64:	f240 1215 	movw	r2, #277	@ 0x115
 8018b68:	495a      	ldr	r1, [pc, #360]	@ (8018cd4 <tcp_input+0x4b4>)
 8018b6a:	4858      	ldr	r0, [pc, #352]	@ (8018ccc <tcp_input+0x4ac>)
 8018b6c:	f005 ffe6 	bl	801eb3c <iprintf>
      break;
 8018b70:	e009      	b.n	8018b86 <tcp_input+0x366>
    }
    prev = pcb;
 8018b72:	69fb      	ldr	r3, [r7, #28]
 8018b74:	61bb      	str	r3, [r7, #24]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 8018b76:	69fb      	ldr	r3, [r7, #28]
 8018b78:	68db      	ldr	r3, [r3, #12]
 8018b7a:	61fb      	str	r3, [r7, #28]
 8018b7c:	69fb      	ldr	r3, [r7, #28]
 8018b7e:	2b00      	cmp	r3, #0
 8018b80:	f47f af5e 	bne.w	8018a40 <tcp_input+0x220>
 8018b84:	e000      	b.n	8018b88 <tcp_input+0x368>
      break;
 8018b86:	bf00      	nop
  }

  if (pcb == NULL) {
 8018b88:	69fb      	ldr	r3, [r7, #28]
 8018b8a:	2b00      	cmp	r3, #0
 8018b8c:	f040 80aa 	bne.w	8018ce4 <tcp_input+0x4c4>
    /* If it did not go to an active connection, we check the connections
       in the TIME-WAIT state. */
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8018b90:	4b51      	ldr	r3, [pc, #324]	@ (8018cd8 <tcp_input+0x4b8>)
 8018b92:	681b      	ldr	r3, [r3, #0]
 8018b94:	61fb      	str	r3, [r7, #28]
 8018b96:	e03f      	b.n	8018c18 <tcp_input+0x3f8>
      LWIP_ASSERT("tcp_input: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 8018b98:	69fb      	ldr	r3, [r7, #28]
 8018b9a:	7d1b      	ldrb	r3, [r3, #20]
 8018b9c:	2b0a      	cmp	r3, #10
 8018b9e:	d006      	beq.n	8018bae <tcp_input+0x38e>
 8018ba0:	4b48      	ldr	r3, [pc, #288]	@ (8018cc4 <tcp_input+0x4a4>)
 8018ba2:	f240 121f 	movw	r2, #287	@ 0x11f
 8018ba6:	494d      	ldr	r1, [pc, #308]	@ (8018cdc <tcp_input+0x4bc>)
 8018ba8:	4848      	ldr	r0, [pc, #288]	@ (8018ccc <tcp_input+0x4ac>)
 8018baa:	f005 ffc7 	bl	801eb3c <iprintf>

      /* check if PCB is bound to specific netif */
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8018bae:	69fb      	ldr	r3, [r7, #28]
 8018bb0:	7a1b      	ldrb	r3, [r3, #8]
 8018bb2:	2b00      	cmp	r3, #0
 8018bb4:	d009      	beq.n	8018bca <tcp_input+0x3aa>
          (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8018bb6:	69fb      	ldr	r3, [r7, #28]
 8018bb8:	7a1a      	ldrb	r2, [r3, #8]
 8018bba:	4b41      	ldr	r3, [pc, #260]	@ (8018cc0 <tcp_input+0x4a0>)
 8018bbc:	685b      	ldr	r3, [r3, #4]
 8018bbe:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8018bc2:	3301      	adds	r3, #1
 8018bc4:	b2db      	uxtb	r3, r3
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8018bc6:	429a      	cmp	r2, r3
 8018bc8:	d122      	bne.n	8018c10 <tcp_input+0x3f0>
        continue;
      }

      if (pcb->remote_port == tcphdr->src &&
 8018bca:	69fb      	ldr	r3, [r7, #28]
 8018bcc:	8b1a      	ldrh	r2, [r3, #24]
 8018bce:	4b3b      	ldr	r3, [pc, #236]	@ (8018cbc <tcp_input+0x49c>)
 8018bd0:	681b      	ldr	r3, [r3, #0]
 8018bd2:	881b      	ldrh	r3, [r3, #0]
 8018bd4:	b29b      	uxth	r3, r3
 8018bd6:	429a      	cmp	r2, r3
 8018bd8:	d11b      	bne.n	8018c12 <tcp_input+0x3f2>
          pcb->local_port == tcphdr->dest &&
 8018bda:	69fb      	ldr	r3, [r7, #28]
 8018bdc:	8ada      	ldrh	r2, [r3, #22]
 8018bde:	4b37      	ldr	r3, [pc, #220]	@ (8018cbc <tcp_input+0x49c>)
 8018be0:	681b      	ldr	r3, [r3, #0]
 8018be2:	885b      	ldrh	r3, [r3, #2]
 8018be4:	b29b      	uxth	r3, r3
      if (pcb->remote_port == tcphdr->src &&
 8018be6:	429a      	cmp	r2, r3
 8018be8:	d113      	bne.n	8018c12 <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8018bea:	69fb      	ldr	r3, [r7, #28]
 8018bec:	685a      	ldr	r2, [r3, #4]
 8018bee:	4b34      	ldr	r3, [pc, #208]	@ (8018cc0 <tcp_input+0x4a0>)
 8018bf0:	691b      	ldr	r3, [r3, #16]
          pcb->local_port == tcphdr->dest &&
 8018bf2:	429a      	cmp	r2, r3
 8018bf4:	d10d      	bne.n	8018c12 <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 8018bf6:	69fb      	ldr	r3, [r7, #28]
 8018bf8:	681a      	ldr	r2, [r3, #0]
 8018bfa:	4b31      	ldr	r3, [pc, #196]	@ (8018cc0 <tcp_input+0x4a0>)
 8018bfc:	695b      	ldr	r3, [r3, #20]
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 8018bfe:	429a      	cmp	r2, r3
 8018c00:	d107      	bne.n	8018c12 <tcp_input+0x3f2>
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
        if (LWIP_HOOK_TCP_INPACKET_PCB(pcb, tcphdr, tcphdr_optlen, tcphdr_opt1len,
                                       tcphdr_opt2, p) == ERR_OK)
#endif
        {
          tcp_timewait_input(pcb);
 8018c02:	69f8      	ldr	r0, [r7, #28]
 8018c04:	f000 fb56 	bl	80192b4 <tcp_timewait_input>
        }
        pbuf_free(p);
 8018c08:	6878      	ldr	r0, [r7, #4]
 8018c0a:	f7fd fee1 	bl	80169d0 <pbuf_free>
        return;
 8018c0e:	e1fd      	b.n	801900c <tcp_input+0x7ec>
        continue;
 8018c10:	bf00      	nop
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 8018c12:	69fb      	ldr	r3, [r7, #28]
 8018c14:	68db      	ldr	r3, [r3, #12]
 8018c16:	61fb      	str	r3, [r7, #28]
 8018c18:	69fb      	ldr	r3, [r7, #28]
 8018c1a:	2b00      	cmp	r3, #0
 8018c1c:	d1bc      	bne.n	8018b98 <tcp_input+0x378>
      }
    }

    /* Finally, if we still did not get a match, we check all PCBs that
       are LISTENing for incoming connections. */
    prev = NULL;
 8018c1e:	2300      	movs	r3, #0
 8018c20:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8018c22:	4b2f      	ldr	r3, [pc, #188]	@ (8018ce0 <tcp_input+0x4c0>)
 8018c24:	681b      	ldr	r3, [r3, #0]
 8018c26:	617b      	str	r3, [r7, #20]
 8018c28:	e02a      	b.n	8018c80 <tcp_input+0x460>
      /* check if PCB is bound to specific netif */
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 8018c2a:	697b      	ldr	r3, [r7, #20]
 8018c2c:	7a1b      	ldrb	r3, [r3, #8]
 8018c2e:	2b00      	cmp	r3, #0
 8018c30:	d00c      	beq.n	8018c4c <tcp_input+0x42c>
          (lpcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 8018c32:	697b      	ldr	r3, [r7, #20]
 8018c34:	7a1a      	ldrb	r2, [r3, #8]
 8018c36:	4b22      	ldr	r3, [pc, #136]	@ (8018cc0 <tcp_input+0x4a0>)
 8018c38:	685b      	ldr	r3, [r3, #4]
 8018c3a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8018c3e:	3301      	adds	r3, #1
 8018c40:	b2db      	uxtb	r3, r3
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 8018c42:	429a      	cmp	r2, r3
 8018c44:	d002      	beq.n	8018c4c <tcp_input+0x42c>
        prev = (struct tcp_pcb *)lpcb;
 8018c46:	697b      	ldr	r3, [r7, #20]
 8018c48:	61bb      	str	r3, [r7, #24]
        continue;
 8018c4a:	e016      	b.n	8018c7a <tcp_input+0x45a>
      }

      if (lpcb->local_port == tcphdr->dest) {
 8018c4c:	697b      	ldr	r3, [r7, #20]
 8018c4e:	8ada      	ldrh	r2, [r3, #22]
 8018c50:	4b1a      	ldr	r3, [pc, #104]	@ (8018cbc <tcp_input+0x49c>)
 8018c52:	681b      	ldr	r3, [r3, #0]
 8018c54:	885b      	ldrh	r3, [r3, #2]
 8018c56:	b29b      	uxth	r3, r3
 8018c58:	429a      	cmp	r2, r3
 8018c5a:	d10c      	bne.n	8018c76 <tcp_input+0x456>
          lpcb_prev = prev;
#else /* SO_REUSE */
          break;
#endif /* SO_REUSE */
        } else if (IP_ADDR_PCB_VERSION_MATCH_EXACT(lpcb, ip_current_dest_addr())) {
          if (ip_addr_cmp(&lpcb->local_ip, ip_current_dest_addr())) {
 8018c5c:	697b      	ldr	r3, [r7, #20]
 8018c5e:	681a      	ldr	r2, [r3, #0]
 8018c60:	4b17      	ldr	r3, [pc, #92]	@ (8018cc0 <tcp_input+0x4a0>)
 8018c62:	695b      	ldr	r3, [r3, #20]
 8018c64:	429a      	cmp	r2, r3
 8018c66:	d00f      	beq.n	8018c88 <tcp_input+0x468>
            /* found an exact match */
            break;
          } else if (ip_addr_isany(&lpcb->local_ip)) {
 8018c68:	697b      	ldr	r3, [r7, #20]
 8018c6a:	2b00      	cmp	r3, #0
 8018c6c:	d00d      	beq.n	8018c8a <tcp_input+0x46a>
 8018c6e:	697b      	ldr	r3, [r7, #20]
 8018c70:	681b      	ldr	r3, [r3, #0]
 8018c72:	2b00      	cmp	r3, #0
 8018c74:	d009      	beq.n	8018c8a <tcp_input+0x46a>
            break;
#endif /* SO_REUSE */
          }
        }
      }
      prev = (struct tcp_pcb *)lpcb;
 8018c76:	697b      	ldr	r3, [r7, #20]
 8018c78:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 8018c7a:	697b      	ldr	r3, [r7, #20]
 8018c7c:	68db      	ldr	r3, [r3, #12]
 8018c7e:	617b      	str	r3, [r7, #20]
 8018c80:	697b      	ldr	r3, [r7, #20]
 8018c82:	2b00      	cmp	r3, #0
 8018c84:	d1d1      	bne.n	8018c2a <tcp_input+0x40a>
 8018c86:	e000      	b.n	8018c8a <tcp_input+0x46a>
            break;
 8018c88:	bf00      	nop
      /* only pass to ANY if no specific local IP has been found */
      lpcb = lpcb_any;
      prev = lpcb_prev;
    }
#endif /* SO_REUSE */
    if (lpcb != NULL) {
 8018c8a:	697b      	ldr	r3, [r7, #20]
 8018c8c:	2b00      	cmp	r3, #0
 8018c8e:	d029      	beq.n	8018ce4 <tcp_input+0x4c4>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      if (prev != NULL) {
 8018c90:	69bb      	ldr	r3, [r7, #24]
 8018c92:	2b00      	cmp	r3, #0
 8018c94:	d00a      	beq.n	8018cac <tcp_input+0x48c>
        ((struct tcp_pcb_listen *)prev)->next = lpcb->next;
 8018c96:	697b      	ldr	r3, [r7, #20]
 8018c98:	68da      	ldr	r2, [r3, #12]
 8018c9a:	69bb      	ldr	r3, [r7, #24]
 8018c9c:	60da      	str	r2, [r3, #12]
        /* our successor is the remainder of the listening list */
        lpcb->next = tcp_listen_pcbs.listen_pcbs;
 8018c9e:	4b10      	ldr	r3, [pc, #64]	@ (8018ce0 <tcp_input+0x4c0>)
 8018ca0:	681a      	ldr	r2, [r3, #0]
 8018ca2:	697b      	ldr	r3, [r7, #20]
 8018ca4:	60da      	str	r2, [r3, #12]
        /* put this listening pcb at the head of the listening list */
        tcp_listen_pcbs.listen_pcbs = lpcb;
 8018ca6:	4a0e      	ldr	r2, [pc, #56]	@ (8018ce0 <tcp_input+0x4c0>)
 8018ca8:	697b      	ldr	r3, [r7, #20]
 8018caa:	6013      	str	r3, [r2, #0]
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
      if (LWIP_HOOK_TCP_INPACKET_PCB((struct tcp_pcb *)lpcb, tcphdr, tcphdr_optlen,
                                     tcphdr_opt1len, tcphdr_opt2, p) == ERR_OK)
#endif
      {
        tcp_listen_input(lpcb);
 8018cac:	6978      	ldr	r0, [r7, #20]
 8018cae:	f000 fa03 	bl	80190b8 <tcp_listen_input>
      }
      pbuf_free(p);
 8018cb2:	6878      	ldr	r0, [r7, #4]
 8018cb4:	f7fd fe8c 	bl	80169d0 <pbuf_free>
      return;
 8018cb8:	e1a8      	b.n	801900c <tcp_input+0x7ec>
 8018cba:	bf00      	nop
 8018cbc:	2401ca5c 	.word	0x2401ca5c
 8018cc0:	24019920 	.word	0x24019920
 8018cc4:	08024330 	.word	0x08024330
 8018cc8:	08024480 	.word	0x08024480
 8018ccc:	080243a0 	.word	0x080243a0
 8018cd0:	2401ca40 	.word	0x2401ca40
 8018cd4:	080244ac 	.word	0x080244ac
 8018cd8:	2401ca44 	.word	0x2401ca44
 8018cdc:	080244d8 	.word	0x080244d8
 8018ce0:	2401ca3c 	.word	0x2401ca3c
      tcphdr_opt1len, tcphdr_opt2, p) != ERR_OK) {
    pbuf_free(p);
    return;
  }
#endif
  if (pcb != NULL) {
 8018ce4:	69fb      	ldr	r3, [r7, #28]
 8018ce6:	2b00      	cmp	r3, #0
 8018ce8:	f000 8158 	beq.w	8018f9c <tcp_input+0x77c>
#if TCP_INPUT_DEBUG
    tcp_debug_print_state(pcb->state);
#endif /* TCP_INPUT_DEBUG */

    /* Set up a tcp_seg structure. */
    inseg.next = NULL;
 8018cec:	4b95      	ldr	r3, [pc, #596]	@ (8018f44 <tcp_input+0x724>)
 8018cee:	2200      	movs	r2, #0
 8018cf0:	601a      	str	r2, [r3, #0]
    inseg.len = p->tot_len;
 8018cf2:	687b      	ldr	r3, [r7, #4]
 8018cf4:	891a      	ldrh	r2, [r3, #8]
 8018cf6:	4b93      	ldr	r3, [pc, #588]	@ (8018f44 <tcp_input+0x724>)
 8018cf8:	811a      	strh	r2, [r3, #8]
    inseg.p = p;
 8018cfa:	4a92      	ldr	r2, [pc, #584]	@ (8018f44 <tcp_input+0x724>)
 8018cfc:	687b      	ldr	r3, [r7, #4]
 8018cfe:	6053      	str	r3, [r2, #4]
    inseg.tcphdr = tcphdr;
 8018d00:	4b91      	ldr	r3, [pc, #580]	@ (8018f48 <tcp_input+0x728>)
 8018d02:	681b      	ldr	r3, [r3, #0]
 8018d04:	4a8f      	ldr	r2, [pc, #572]	@ (8018f44 <tcp_input+0x724>)
 8018d06:	60d3      	str	r3, [r2, #12]

    recv_data = NULL;
 8018d08:	4b90      	ldr	r3, [pc, #576]	@ (8018f4c <tcp_input+0x72c>)
 8018d0a:	2200      	movs	r2, #0
 8018d0c:	601a      	str	r2, [r3, #0]
    recv_flags = 0;
 8018d0e:	4b90      	ldr	r3, [pc, #576]	@ (8018f50 <tcp_input+0x730>)
 8018d10:	2200      	movs	r2, #0
 8018d12:	701a      	strb	r2, [r3, #0]
    recv_acked = 0;
 8018d14:	4b8f      	ldr	r3, [pc, #572]	@ (8018f54 <tcp_input+0x734>)
 8018d16:	2200      	movs	r2, #0
 8018d18:	801a      	strh	r2, [r3, #0]

    if (flags & TCP_PSH) {
 8018d1a:	4b8f      	ldr	r3, [pc, #572]	@ (8018f58 <tcp_input+0x738>)
 8018d1c:	781b      	ldrb	r3, [r3, #0]
 8018d1e:	f003 0308 	and.w	r3, r3, #8
 8018d22:	2b00      	cmp	r3, #0
 8018d24:	d006      	beq.n	8018d34 <tcp_input+0x514>
      p->flags |= PBUF_FLAG_PUSH;
 8018d26:	687b      	ldr	r3, [r7, #4]
 8018d28:	7b5b      	ldrb	r3, [r3, #13]
 8018d2a:	f043 0301 	orr.w	r3, r3, #1
 8018d2e:	b2da      	uxtb	r2, r3
 8018d30:	687b      	ldr	r3, [r7, #4]
 8018d32:	735a      	strb	r2, [r3, #13]
    }

    /* If there is data which was previously "refused" by upper layer */
    if (pcb->refused_data != NULL) {
 8018d34:	69fb      	ldr	r3, [r7, #28]
 8018d36:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8018d38:	2b00      	cmp	r3, #0
 8018d3a:	d017      	beq.n	8018d6c <tcp_input+0x54c>
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 8018d3c:	69f8      	ldr	r0, [r7, #28]
 8018d3e:	f7ff f929 	bl	8017f94 <tcp_process_refused_data>
 8018d42:	4603      	mov	r3, r0
 8018d44:	f113 0f0d 	cmn.w	r3, #13
 8018d48:	d007      	beq.n	8018d5a <tcp_input+0x53a>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 8018d4a:	69fb      	ldr	r3, [r7, #28]
 8018d4c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 8018d4e:	2b00      	cmp	r3, #0
 8018d50:	d00c      	beq.n	8018d6c <tcp_input+0x54c>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 8018d52:	4b82      	ldr	r3, [pc, #520]	@ (8018f5c <tcp_input+0x73c>)
 8018d54:	881b      	ldrh	r3, [r3, #0]
 8018d56:	2b00      	cmp	r3, #0
 8018d58:	d008      	beq.n	8018d6c <tcp_input+0x54c>
        /* pcb has been aborted or refused data is still refused and the new
           segment contains data */
        if (pcb->rcv_ann_wnd == 0) {
 8018d5a:	69fb      	ldr	r3, [r7, #28]
 8018d5c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8018d5e:	2b00      	cmp	r3, #0
 8018d60:	f040 80e3 	bne.w	8018f2a <tcp_input+0x70a>
          /* this is a zero-window probe, we respond to it with current RCV.NXT
          and drop the data segment */
          tcp_send_empty_ack(pcb);
 8018d64:	69f8      	ldr	r0, [r7, #28]
 8018d66:	f003 f9a7 	bl	801c0b8 <tcp_send_empty_ack>
        }
        TCP_STATS_INC(tcp.drop);
        MIB2_STATS_INC(mib2.tcpinerrs);
        goto aborted;
 8018d6a:	e0de      	b.n	8018f2a <tcp_input+0x70a>
      }
    }
    tcp_input_pcb = pcb;
 8018d6c:	4a7c      	ldr	r2, [pc, #496]	@ (8018f60 <tcp_input+0x740>)
 8018d6e:	69fb      	ldr	r3, [r7, #28]
 8018d70:	6013      	str	r3, [r2, #0]
    err = tcp_process(pcb);
 8018d72:	69f8      	ldr	r0, [r7, #28]
 8018d74:	f000 fb18 	bl	80193a8 <tcp_process>
 8018d78:	4603      	mov	r3, r0
 8018d7a:	74fb      	strb	r3, [r7, #19]
    /* A return value of ERR_ABRT means that tcp_abort() was called
       and that the pcb has been freed. If so, we don't do anything. */
    if (err != ERR_ABRT) {
 8018d7c:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8018d80:	f113 0f0d 	cmn.w	r3, #13
 8018d84:	f000 80d3 	beq.w	8018f2e <tcp_input+0x70e>
      if (recv_flags & TF_RESET) {
 8018d88:	4b71      	ldr	r3, [pc, #452]	@ (8018f50 <tcp_input+0x730>)
 8018d8a:	781b      	ldrb	r3, [r3, #0]
 8018d8c:	f003 0308 	and.w	r3, r3, #8
 8018d90:	2b00      	cmp	r3, #0
 8018d92:	d015      	beq.n	8018dc0 <tcp_input+0x5a0>
        /* TF_RESET means that the connection was reset by the other
           end. We then call the error callback to inform the
           application that the connection is dead before we
           deallocate the PCB. */
        TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_RST);
 8018d94:	69fb      	ldr	r3, [r7, #28]
 8018d96:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8018d9a:	2b00      	cmp	r3, #0
 8018d9c:	d008      	beq.n	8018db0 <tcp_input+0x590>
 8018d9e:	69fb      	ldr	r3, [r7, #28]
 8018da0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8018da4:	69fa      	ldr	r2, [r7, #28]
 8018da6:	6912      	ldr	r2, [r2, #16]
 8018da8:	f06f 010d 	mvn.w	r1, #13
 8018dac:	4610      	mov	r0, r2
 8018dae:	4798      	blx	r3
        tcp_pcb_remove(&tcp_active_pcbs, pcb);
 8018db0:	69f9      	ldr	r1, [r7, #28]
 8018db2:	486c      	ldr	r0, [pc, #432]	@ (8018f64 <tcp_input+0x744>)
 8018db4:	f7ff fbbc 	bl	8018530 <tcp_pcb_remove>
        tcp_free(pcb);
 8018db8:	69f8      	ldr	r0, [r7, #28]
 8018dba:	f7fe f9a7 	bl	801710c <tcp_free>
 8018dbe:	e0da      	b.n	8018f76 <tcp_input+0x756>
      } else {
        err = ERR_OK;
 8018dc0:	2300      	movs	r3, #0
 8018dc2:	74fb      	strb	r3, [r7, #19]
        /* If the application has registered a "sent" function to be
           called when new send buffer space is available, we call it
           now. */
        if (recv_acked > 0) {
 8018dc4:	4b63      	ldr	r3, [pc, #396]	@ (8018f54 <tcp_input+0x734>)
 8018dc6:	881b      	ldrh	r3, [r3, #0]
 8018dc8:	2b00      	cmp	r3, #0
 8018dca:	d01d      	beq.n	8018e08 <tcp_input+0x5e8>
          while (acked > 0) {
            acked16 = (u16_t)LWIP_MIN(acked, 0xffffu);
            acked -= acked16;
#else
          {
            acked16 = recv_acked;
 8018dcc:	4b61      	ldr	r3, [pc, #388]	@ (8018f54 <tcp_input+0x734>)
 8018dce:	881b      	ldrh	r3, [r3, #0]
 8018dd0:	81fb      	strh	r3, [r7, #14]
#endif
            TCP_EVENT_SENT(pcb, (u16_t)acked16, err);
 8018dd2:	69fb      	ldr	r3, [r7, #28]
 8018dd4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8018dd8:	2b00      	cmp	r3, #0
 8018dda:	d00a      	beq.n	8018df2 <tcp_input+0x5d2>
 8018ddc:	69fb      	ldr	r3, [r7, #28]
 8018dde:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8018de2:	69fa      	ldr	r2, [r7, #28]
 8018de4:	6910      	ldr	r0, [r2, #16]
 8018de6:	89fa      	ldrh	r2, [r7, #14]
 8018de8:	69f9      	ldr	r1, [r7, #28]
 8018dea:	4798      	blx	r3
 8018dec:	4603      	mov	r3, r0
 8018dee:	74fb      	strb	r3, [r7, #19]
 8018df0:	e001      	b.n	8018df6 <tcp_input+0x5d6>
 8018df2:	2300      	movs	r3, #0
 8018df4:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 8018df6:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8018dfa:	f113 0f0d 	cmn.w	r3, #13
 8018dfe:	f000 8098 	beq.w	8018f32 <tcp_input+0x712>
              goto aborted;
            }
          }
          recv_acked = 0;
 8018e02:	4b54      	ldr	r3, [pc, #336]	@ (8018f54 <tcp_input+0x734>)
 8018e04:	2200      	movs	r2, #0
 8018e06:	801a      	strh	r2, [r3, #0]
        }
        if (tcp_input_delayed_close(pcb)) {
 8018e08:	69f8      	ldr	r0, [r7, #28]
 8018e0a:	f000 f915 	bl	8019038 <tcp_input_delayed_close>
 8018e0e:	4603      	mov	r3, r0
 8018e10:	2b00      	cmp	r3, #0
 8018e12:	f040 8090 	bne.w	8018f36 <tcp_input+0x716>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
        while (recv_data != NULL) {
          struct pbuf *rest = NULL;
          pbuf_split_64k(recv_data, &rest);
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
        if (recv_data != NULL) {
 8018e16:	4b4d      	ldr	r3, [pc, #308]	@ (8018f4c <tcp_input+0x72c>)
 8018e18:	681b      	ldr	r3, [r3, #0]
 8018e1a:	2b00      	cmp	r3, #0
 8018e1c:	d041      	beq.n	8018ea2 <tcp_input+0x682>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

          LWIP_ASSERT("pcb->refused_data == NULL", pcb->refused_data == NULL);
 8018e1e:	69fb      	ldr	r3, [r7, #28]
 8018e20:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8018e22:	2b00      	cmp	r3, #0
 8018e24:	d006      	beq.n	8018e34 <tcp_input+0x614>
 8018e26:	4b50      	ldr	r3, [pc, #320]	@ (8018f68 <tcp_input+0x748>)
 8018e28:	f44f 72f3 	mov.w	r2, #486	@ 0x1e6
 8018e2c:	494f      	ldr	r1, [pc, #316]	@ (8018f6c <tcp_input+0x74c>)
 8018e2e:	4850      	ldr	r0, [pc, #320]	@ (8018f70 <tcp_input+0x750>)
 8018e30:	f005 fe84 	bl	801eb3c <iprintf>
          if (pcb->flags & TF_RXCLOSED) {
 8018e34:	69fb      	ldr	r3, [r7, #28]
 8018e36:	8b5b      	ldrh	r3, [r3, #26]
 8018e38:	f003 0310 	and.w	r3, r3, #16
 8018e3c:	2b00      	cmp	r3, #0
 8018e3e:	d008      	beq.n	8018e52 <tcp_input+0x632>
            /* received data although already closed -> abort (send RST) to
               notify the remote host that not all data has been processed */
            pbuf_free(recv_data);
 8018e40:	4b42      	ldr	r3, [pc, #264]	@ (8018f4c <tcp_input+0x72c>)
 8018e42:	681b      	ldr	r3, [r3, #0]
 8018e44:	4618      	mov	r0, r3
 8018e46:	f7fd fdc3 	bl	80169d0 <pbuf_free>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_free(rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            tcp_abort(pcb);
 8018e4a:	69f8      	ldr	r0, [r7, #28]
 8018e4c:	f7fe fc46 	bl	80176dc <tcp_abort>
            goto aborted;
 8018e50:	e091      	b.n	8018f76 <tcp_input+0x756>
          }

          /* Notify application that data has been received. */
          TCP_EVENT_RECV(pcb, recv_data, ERR_OK, err);
 8018e52:	69fb      	ldr	r3, [r7, #28]
 8018e54:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8018e58:	2b00      	cmp	r3, #0
 8018e5a:	d00c      	beq.n	8018e76 <tcp_input+0x656>
 8018e5c:	69fb      	ldr	r3, [r7, #28]
 8018e5e:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 8018e62:	69fb      	ldr	r3, [r7, #28]
 8018e64:	6918      	ldr	r0, [r3, #16]
 8018e66:	4b39      	ldr	r3, [pc, #228]	@ (8018f4c <tcp_input+0x72c>)
 8018e68:	681a      	ldr	r2, [r3, #0]
 8018e6a:	2300      	movs	r3, #0
 8018e6c:	69f9      	ldr	r1, [r7, #28]
 8018e6e:	47a0      	blx	r4
 8018e70:	4603      	mov	r3, r0
 8018e72:	74fb      	strb	r3, [r7, #19]
 8018e74:	e008      	b.n	8018e88 <tcp_input+0x668>
 8018e76:	4b35      	ldr	r3, [pc, #212]	@ (8018f4c <tcp_input+0x72c>)
 8018e78:	681a      	ldr	r2, [r3, #0]
 8018e7a:	2300      	movs	r3, #0
 8018e7c:	69f9      	ldr	r1, [r7, #28]
 8018e7e:	2000      	movs	r0, #0
 8018e80:	f7ff f95e 	bl	8018140 <tcp_recv_null>
 8018e84:	4603      	mov	r3, r0
 8018e86:	74fb      	strb	r3, [r7, #19]
          if (err == ERR_ABRT) {
 8018e88:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8018e8c:	f113 0f0d 	cmn.w	r3, #13
 8018e90:	d053      	beq.n	8018f3a <tcp_input+0x71a>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            goto aborted;
          }

          /* If the upper layer can't receive this data, store it */
          if (err != ERR_OK) {
 8018e92:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8018e96:	2b00      	cmp	r3, #0
 8018e98:	d003      	beq.n	8018ea2 <tcp_input+0x682>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_cat(recv_data, rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            pcb->refused_data = recv_data;
 8018e9a:	4b2c      	ldr	r3, [pc, #176]	@ (8018f4c <tcp_input+0x72c>)
 8018e9c:	681a      	ldr	r2, [r3, #0]
 8018e9e:	69fb      	ldr	r3, [r7, #28]
 8018ea0:	679a      	str	r2, [r3, #120]	@ 0x78
          }
        }

        /* If a FIN segment was received, we call the callback
           function with a NULL buffer to indicate EOF. */
        if (recv_flags & TF_GOT_FIN) {
 8018ea2:	4b2b      	ldr	r3, [pc, #172]	@ (8018f50 <tcp_input+0x730>)
 8018ea4:	781b      	ldrb	r3, [r3, #0]
 8018ea6:	f003 0320 	and.w	r3, r3, #32
 8018eaa:	2b00      	cmp	r3, #0
 8018eac:	d030      	beq.n	8018f10 <tcp_input+0x6f0>
          if (pcb->refused_data != NULL) {
 8018eae:	69fb      	ldr	r3, [r7, #28]
 8018eb0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8018eb2:	2b00      	cmp	r3, #0
 8018eb4:	d009      	beq.n	8018eca <tcp_input+0x6aa>
            /* Delay this if we have refused data. */
            pcb->refused_data->flags |= PBUF_FLAG_TCP_FIN;
 8018eb6:	69fb      	ldr	r3, [r7, #28]
 8018eb8:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8018eba:	7b5a      	ldrb	r2, [r3, #13]
 8018ebc:	69fb      	ldr	r3, [r7, #28]
 8018ebe:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8018ec0:	f042 0220 	orr.w	r2, r2, #32
 8018ec4:	b2d2      	uxtb	r2, r2
 8018ec6:	735a      	strb	r2, [r3, #13]
 8018ec8:	e022      	b.n	8018f10 <tcp_input+0x6f0>
          } else {
            /* correct rcv_wnd as the application won't call tcp_recved()
               for the FIN's seqno */
            if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 8018eca:	69fb      	ldr	r3, [r7, #28]
 8018ecc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8018ece:	f5b3 6f06 	cmp.w	r3, #2144	@ 0x860
 8018ed2:	d005      	beq.n	8018ee0 <tcp_input+0x6c0>
              pcb->rcv_wnd++;
 8018ed4:	69fb      	ldr	r3, [r7, #28]
 8018ed6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8018ed8:	3301      	adds	r3, #1
 8018eda:	b29a      	uxth	r2, r3
 8018edc:	69fb      	ldr	r3, [r7, #28]
 8018ede:	851a      	strh	r2, [r3, #40]	@ 0x28
            }
            TCP_EVENT_CLOSED(pcb, err);
 8018ee0:	69fb      	ldr	r3, [r7, #28]
 8018ee2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8018ee6:	2b00      	cmp	r3, #0
 8018ee8:	d00b      	beq.n	8018f02 <tcp_input+0x6e2>
 8018eea:	69fb      	ldr	r3, [r7, #28]
 8018eec:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 8018ef0:	69fb      	ldr	r3, [r7, #28]
 8018ef2:	6918      	ldr	r0, [r3, #16]
 8018ef4:	2300      	movs	r3, #0
 8018ef6:	2200      	movs	r2, #0
 8018ef8:	69f9      	ldr	r1, [r7, #28]
 8018efa:	47a0      	blx	r4
 8018efc:	4603      	mov	r3, r0
 8018efe:	74fb      	strb	r3, [r7, #19]
 8018f00:	e001      	b.n	8018f06 <tcp_input+0x6e6>
 8018f02:	2300      	movs	r3, #0
 8018f04:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 8018f06:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8018f0a:	f113 0f0d 	cmn.w	r3, #13
 8018f0e:	d016      	beq.n	8018f3e <tcp_input+0x71e>
              goto aborted;
            }
          }
        }

        tcp_input_pcb = NULL;
 8018f10:	4b13      	ldr	r3, [pc, #76]	@ (8018f60 <tcp_input+0x740>)
 8018f12:	2200      	movs	r2, #0
 8018f14:	601a      	str	r2, [r3, #0]
        if (tcp_input_delayed_close(pcb)) {
 8018f16:	69f8      	ldr	r0, [r7, #28]
 8018f18:	f000 f88e 	bl	8019038 <tcp_input_delayed_close>
 8018f1c:	4603      	mov	r3, r0
 8018f1e:	2b00      	cmp	r3, #0
 8018f20:	d128      	bne.n	8018f74 <tcp_input+0x754>
          goto aborted;
        }
        /* Try to send something out. */
        tcp_output(pcb);
 8018f22:	69f8      	ldr	r0, [r7, #28]
 8018f24:	f002 fac2 	bl	801b4ac <tcp_output>
 8018f28:	e025      	b.n	8018f76 <tcp_input+0x756>
        goto aborted;
 8018f2a:	bf00      	nop
 8018f2c:	e023      	b.n	8018f76 <tcp_input+0x756>
#endif /* TCP_INPUT_DEBUG */
      }
    }
    /* Jump target if pcb has been aborted in a callback (by calling tcp_abort()).
       Below this line, 'pcb' may not be dereferenced! */
aborted:
 8018f2e:	bf00      	nop
 8018f30:	e021      	b.n	8018f76 <tcp_input+0x756>
              goto aborted;
 8018f32:	bf00      	nop
 8018f34:	e01f      	b.n	8018f76 <tcp_input+0x756>
          goto aborted;
 8018f36:	bf00      	nop
 8018f38:	e01d      	b.n	8018f76 <tcp_input+0x756>
            goto aborted;
 8018f3a:	bf00      	nop
 8018f3c:	e01b      	b.n	8018f76 <tcp_input+0x756>
              goto aborted;
 8018f3e:	bf00      	nop
 8018f40:	e019      	b.n	8018f76 <tcp_input+0x756>
 8018f42:	bf00      	nop
 8018f44:	2401ca4c 	.word	0x2401ca4c
 8018f48:	2401ca5c 	.word	0x2401ca5c
 8018f4c:	2401ca7c 	.word	0x2401ca7c
 8018f50:	2401ca79 	.word	0x2401ca79
 8018f54:	2401ca74 	.word	0x2401ca74
 8018f58:	2401ca78 	.word	0x2401ca78
 8018f5c:	2401ca76 	.word	0x2401ca76
 8018f60:	2401ca80 	.word	0x2401ca80
 8018f64:	2401ca40 	.word	0x2401ca40
 8018f68:	08024330 	.word	0x08024330
 8018f6c:	08024508 	.word	0x08024508
 8018f70:	080243a0 	.word	0x080243a0
          goto aborted;
 8018f74:	bf00      	nop
    tcp_input_pcb = NULL;
 8018f76:	4b27      	ldr	r3, [pc, #156]	@ (8019014 <tcp_input+0x7f4>)
 8018f78:	2200      	movs	r2, #0
 8018f7a:	601a      	str	r2, [r3, #0]
    recv_data = NULL;
 8018f7c:	4b26      	ldr	r3, [pc, #152]	@ (8019018 <tcp_input+0x7f8>)
 8018f7e:	2200      	movs	r2, #0
 8018f80:	601a      	str	r2, [r3, #0]

    /* give up our reference to inseg.p */
    if (inseg.p != NULL) {
 8018f82:	4b26      	ldr	r3, [pc, #152]	@ (801901c <tcp_input+0x7fc>)
 8018f84:	685b      	ldr	r3, [r3, #4]
 8018f86:	2b00      	cmp	r3, #0
 8018f88:	d03f      	beq.n	801900a <tcp_input+0x7ea>
      pbuf_free(inseg.p);
 8018f8a:	4b24      	ldr	r3, [pc, #144]	@ (801901c <tcp_input+0x7fc>)
 8018f8c:	685b      	ldr	r3, [r3, #4]
 8018f8e:	4618      	mov	r0, r3
 8018f90:	f7fd fd1e 	bl	80169d0 <pbuf_free>
      inseg.p = NULL;
 8018f94:	4b21      	ldr	r3, [pc, #132]	@ (801901c <tcp_input+0x7fc>)
 8018f96:	2200      	movs	r2, #0
 8018f98:	605a      	str	r2, [r3, #4]
    pbuf_free(p);
  }

  LWIP_ASSERT("tcp_input: tcp_pcbs_sane()", tcp_pcbs_sane());
  PERF_STOP("tcp_input");
  return;
 8018f9a:	e036      	b.n	801900a <tcp_input+0x7ea>
    if (!(TCPH_FLAGS(tcphdr) & TCP_RST)) {
 8018f9c:	4b20      	ldr	r3, [pc, #128]	@ (8019020 <tcp_input+0x800>)
 8018f9e:	681b      	ldr	r3, [r3, #0]
 8018fa0:	899b      	ldrh	r3, [r3, #12]
 8018fa2:	b29b      	uxth	r3, r3
 8018fa4:	4618      	mov	r0, r3
 8018fa6:	f7f9 fe41 	bl	8012c2c <lwip_htons>
 8018faa:	4603      	mov	r3, r0
 8018fac:	b2db      	uxtb	r3, r3
 8018fae:	f003 0304 	and.w	r3, r3, #4
 8018fb2:	2b00      	cmp	r3, #0
 8018fb4:	d118      	bne.n	8018fe8 <tcp_input+0x7c8>
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 8018fb6:	4b1b      	ldr	r3, [pc, #108]	@ (8019024 <tcp_input+0x804>)
 8018fb8:	6819      	ldr	r1, [r3, #0]
 8018fba:	4b1b      	ldr	r3, [pc, #108]	@ (8019028 <tcp_input+0x808>)
 8018fbc:	881b      	ldrh	r3, [r3, #0]
 8018fbe:	461a      	mov	r2, r3
 8018fc0:	4b1a      	ldr	r3, [pc, #104]	@ (801902c <tcp_input+0x80c>)
 8018fc2:	681b      	ldr	r3, [r3, #0]
 8018fc4:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8018fc6:	4b16      	ldr	r3, [pc, #88]	@ (8019020 <tcp_input+0x800>)
 8018fc8:	681b      	ldr	r3, [r3, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 8018fca:	885b      	ldrh	r3, [r3, #2]
 8018fcc:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8018fce:	4a14      	ldr	r2, [pc, #80]	@ (8019020 <tcp_input+0x800>)
 8018fd0:	6812      	ldr	r2, [r2, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 8018fd2:	8812      	ldrh	r2, [r2, #0]
 8018fd4:	b292      	uxth	r2, r2
 8018fd6:	9202      	str	r2, [sp, #8]
 8018fd8:	9301      	str	r3, [sp, #4]
 8018fda:	4b15      	ldr	r3, [pc, #84]	@ (8019030 <tcp_input+0x810>)
 8018fdc:	9300      	str	r3, [sp, #0]
 8018fde:	4b15      	ldr	r3, [pc, #84]	@ (8019034 <tcp_input+0x814>)
 8018fe0:	4602      	mov	r2, r0
 8018fe2:	2000      	movs	r0, #0
 8018fe4:	f003 f816 	bl	801c014 <tcp_rst>
    pbuf_free(p);
 8018fe8:	6878      	ldr	r0, [r7, #4]
 8018fea:	f7fd fcf1 	bl	80169d0 <pbuf_free>
  return;
 8018fee:	e00c      	b.n	801900a <tcp_input+0x7ea>
    goto dropped;
 8018ff0:	bf00      	nop
 8018ff2:	e006      	b.n	8019002 <tcp_input+0x7e2>
    goto dropped;
 8018ff4:	bf00      	nop
 8018ff6:	e004      	b.n	8019002 <tcp_input+0x7e2>
    goto dropped;
 8018ff8:	bf00      	nop
 8018ffa:	e002      	b.n	8019002 <tcp_input+0x7e2>
      goto dropped;
 8018ffc:	bf00      	nop
 8018ffe:	e000      	b.n	8019002 <tcp_input+0x7e2>
      goto dropped;
 8019000:	bf00      	nop
dropped:
  TCP_STATS_INC(tcp.drop);
  MIB2_STATS_INC(mib2.tcpinerrs);
  pbuf_free(p);
 8019002:	6878      	ldr	r0, [r7, #4]
 8019004:	f7fd fce4 	bl	80169d0 <pbuf_free>
 8019008:	e000      	b.n	801900c <tcp_input+0x7ec>
  return;
 801900a:	bf00      	nop
}
 801900c:	3724      	adds	r7, #36	@ 0x24
 801900e:	46bd      	mov	sp, r7
 8019010:	bd90      	pop	{r4, r7, pc}
 8019012:	bf00      	nop
 8019014:	2401ca80 	.word	0x2401ca80
 8019018:	2401ca7c 	.word	0x2401ca7c
 801901c:	2401ca4c 	.word	0x2401ca4c
 8019020:	2401ca5c 	.word	0x2401ca5c
 8019024:	2401ca70 	.word	0x2401ca70
 8019028:	2401ca76 	.word	0x2401ca76
 801902c:	2401ca6c 	.word	0x2401ca6c
 8019030:	24019930 	.word	0x24019930
 8019034:	24019934 	.word	0x24019934

08019038 <tcp_input_delayed_close>:
 * any more.
 * @returns 1 if the pcb has been closed and deallocated, 0 otherwise
 */
static int
tcp_input_delayed_close(struct tcp_pcb *pcb)
{
 8019038:	b580      	push	{r7, lr}
 801903a:	b082      	sub	sp, #8
 801903c:	af00      	add	r7, sp, #0
 801903e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_input_delayed_close: invalid pcb", pcb != NULL);
 8019040:	687b      	ldr	r3, [r7, #4]
 8019042:	2b00      	cmp	r3, #0
 8019044:	d106      	bne.n	8019054 <tcp_input_delayed_close+0x1c>
 8019046:	4b17      	ldr	r3, [pc, #92]	@ (80190a4 <tcp_input_delayed_close+0x6c>)
 8019048:	f240 225a 	movw	r2, #602	@ 0x25a
 801904c:	4916      	ldr	r1, [pc, #88]	@ (80190a8 <tcp_input_delayed_close+0x70>)
 801904e:	4817      	ldr	r0, [pc, #92]	@ (80190ac <tcp_input_delayed_close+0x74>)
 8019050:	f005 fd74 	bl	801eb3c <iprintf>

  if (recv_flags & TF_CLOSED) {
 8019054:	4b16      	ldr	r3, [pc, #88]	@ (80190b0 <tcp_input_delayed_close+0x78>)
 8019056:	781b      	ldrb	r3, [r3, #0]
 8019058:	f003 0310 	and.w	r3, r3, #16
 801905c:	2b00      	cmp	r3, #0
 801905e:	d01c      	beq.n	801909a <tcp_input_delayed_close+0x62>
    /* The connection has been closed and we will deallocate the
        PCB. */
    if (!(pcb->flags & TF_RXCLOSED)) {
 8019060:	687b      	ldr	r3, [r7, #4]
 8019062:	8b5b      	ldrh	r3, [r3, #26]
 8019064:	f003 0310 	and.w	r3, r3, #16
 8019068:	2b00      	cmp	r3, #0
 801906a:	d10d      	bne.n	8019088 <tcp_input_delayed_close+0x50>
      /* Connection closed although the application has only shut down the
          tx side: call the PCB's err callback and indicate the closure to
          ensure the application doesn't continue using the PCB. */
      TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_CLSD);
 801906c:	687b      	ldr	r3, [r7, #4]
 801906e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8019072:	2b00      	cmp	r3, #0
 8019074:	d008      	beq.n	8019088 <tcp_input_delayed_close+0x50>
 8019076:	687b      	ldr	r3, [r7, #4]
 8019078:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801907c:	687a      	ldr	r2, [r7, #4]
 801907e:	6912      	ldr	r2, [r2, #16]
 8019080:	f06f 010e 	mvn.w	r1, #14
 8019084:	4610      	mov	r0, r2
 8019086:	4798      	blx	r3
    }
    tcp_pcb_remove(&tcp_active_pcbs, pcb);
 8019088:	6879      	ldr	r1, [r7, #4]
 801908a:	480a      	ldr	r0, [pc, #40]	@ (80190b4 <tcp_input_delayed_close+0x7c>)
 801908c:	f7ff fa50 	bl	8018530 <tcp_pcb_remove>
    tcp_free(pcb);
 8019090:	6878      	ldr	r0, [r7, #4]
 8019092:	f7fe f83b 	bl	801710c <tcp_free>
    return 1;
 8019096:	2301      	movs	r3, #1
 8019098:	e000      	b.n	801909c <tcp_input_delayed_close+0x64>
  }
  return 0;
 801909a:	2300      	movs	r3, #0
}
 801909c:	4618      	mov	r0, r3
 801909e:	3708      	adds	r7, #8
 80190a0:	46bd      	mov	sp, r7
 80190a2:	bd80      	pop	{r7, pc}
 80190a4:	08024330 	.word	0x08024330
 80190a8:	08024524 	.word	0x08024524
 80190ac:	080243a0 	.word	0x080243a0
 80190b0:	2401ca79 	.word	0x2401ca79
 80190b4:	2401ca40 	.word	0x2401ca40

080190b8 <tcp_listen_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_listen_input(struct tcp_pcb_listen *pcb)
{
 80190b8:	b590      	push	{r4, r7, lr}
 80190ba:	b08b      	sub	sp, #44	@ 0x2c
 80190bc:	af04      	add	r7, sp, #16
 80190be:	6078      	str	r0, [r7, #4]
  struct tcp_pcb *npcb;
  u32_t iss;
  err_t rc;

  if (flags & TCP_RST) {
 80190c0:	4b6f      	ldr	r3, [pc, #444]	@ (8019280 <tcp_listen_input+0x1c8>)
 80190c2:	781b      	ldrb	r3, [r3, #0]
 80190c4:	f003 0304 	and.w	r3, r3, #4
 80190c8:	2b00      	cmp	r3, #0
 80190ca:	f040 80d2 	bne.w	8019272 <tcp_listen_input+0x1ba>
    /* An incoming RST should be ignored. Return. */
    return;
  }

  LWIP_ASSERT("tcp_listen_input: invalid pcb", pcb != NULL);
 80190ce:	687b      	ldr	r3, [r7, #4]
 80190d0:	2b00      	cmp	r3, #0
 80190d2:	d106      	bne.n	80190e2 <tcp_listen_input+0x2a>
 80190d4:	4b6b      	ldr	r3, [pc, #428]	@ (8019284 <tcp_listen_input+0x1cc>)
 80190d6:	f240 2281 	movw	r2, #641	@ 0x281
 80190da:	496b      	ldr	r1, [pc, #428]	@ (8019288 <tcp_listen_input+0x1d0>)
 80190dc:	486b      	ldr	r0, [pc, #428]	@ (801928c <tcp_listen_input+0x1d4>)
 80190de:	f005 fd2d 	bl	801eb3c <iprintf>

  /* In the LISTEN state, we check for incoming SYN segments,
     creates a new PCB, and responds with a SYN|ACK. */
  if (flags & TCP_ACK) {
 80190e2:	4b67      	ldr	r3, [pc, #412]	@ (8019280 <tcp_listen_input+0x1c8>)
 80190e4:	781b      	ldrb	r3, [r3, #0]
 80190e6:	f003 0310 	and.w	r3, r3, #16
 80190ea:	2b00      	cmp	r3, #0
 80190ec:	d019      	beq.n	8019122 <tcp_listen_input+0x6a>
    /* For incoming segments with the ACK flag set, respond with a
       RST. */
    LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_listen_input: ACK in LISTEN, sending reset\n"));
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80190ee:	4b68      	ldr	r3, [pc, #416]	@ (8019290 <tcp_listen_input+0x1d8>)
 80190f0:	6819      	ldr	r1, [r3, #0]
 80190f2:	4b68      	ldr	r3, [pc, #416]	@ (8019294 <tcp_listen_input+0x1dc>)
 80190f4:	881b      	ldrh	r3, [r3, #0]
 80190f6:	461a      	mov	r2, r3
 80190f8:	4b67      	ldr	r3, [pc, #412]	@ (8019298 <tcp_listen_input+0x1e0>)
 80190fa:	681b      	ldr	r3, [r3, #0]
 80190fc:	18d0      	adds	r0, r2, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80190fe:	4b67      	ldr	r3, [pc, #412]	@ (801929c <tcp_listen_input+0x1e4>)
 8019100:	681b      	ldr	r3, [r3, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8019102:	885b      	ldrh	r3, [r3, #2]
 8019104:	b29b      	uxth	r3, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8019106:	4a65      	ldr	r2, [pc, #404]	@ (801929c <tcp_listen_input+0x1e4>)
 8019108:	6812      	ldr	r2, [r2, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801910a:	8812      	ldrh	r2, [r2, #0]
 801910c:	b292      	uxth	r2, r2
 801910e:	9202      	str	r2, [sp, #8]
 8019110:	9301      	str	r3, [sp, #4]
 8019112:	4b63      	ldr	r3, [pc, #396]	@ (80192a0 <tcp_listen_input+0x1e8>)
 8019114:	9300      	str	r3, [sp, #0]
 8019116:	4b63      	ldr	r3, [pc, #396]	@ (80192a4 <tcp_listen_input+0x1ec>)
 8019118:	4602      	mov	r2, r0
 801911a:	6878      	ldr	r0, [r7, #4]
 801911c:	f002 ff7a 	bl	801c014 <tcp_rst>
      tcp_abandon(npcb, 0);
      return;
    }
    tcp_output(npcb);
  }
  return;
 8019120:	e0a9      	b.n	8019276 <tcp_listen_input+0x1be>
  } else if (flags & TCP_SYN) {
 8019122:	4b57      	ldr	r3, [pc, #348]	@ (8019280 <tcp_listen_input+0x1c8>)
 8019124:	781b      	ldrb	r3, [r3, #0]
 8019126:	f003 0302 	and.w	r3, r3, #2
 801912a:	2b00      	cmp	r3, #0
 801912c:	f000 80a3 	beq.w	8019276 <tcp_listen_input+0x1be>
    npcb = tcp_alloc(pcb->prio);
 8019130:	687b      	ldr	r3, [r7, #4]
 8019132:	7d5b      	ldrb	r3, [r3, #21]
 8019134:	4618      	mov	r0, r3
 8019136:	f7ff f927 	bl	8018388 <tcp_alloc>
 801913a:	6178      	str	r0, [r7, #20]
    if (npcb == NULL) {
 801913c:	697b      	ldr	r3, [r7, #20]
 801913e:	2b00      	cmp	r3, #0
 8019140:	d111      	bne.n	8019166 <tcp_listen_input+0xae>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 8019142:	687b      	ldr	r3, [r7, #4]
 8019144:	699b      	ldr	r3, [r3, #24]
 8019146:	2b00      	cmp	r3, #0
 8019148:	d00a      	beq.n	8019160 <tcp_listen_input+0xa8>
 801914a:	687b      	ldr	r3, [r7, #4]
 801914c:	699b      	ldr	r3, [r3, #24]
 801914e:	687a      	ldr	r2, [r7, #4]
 8019150:	6910      	ldr	r0, [r2, #16]
 8019152:	f04f 32ff 	mov.w	r2, #4294967295
 8019156:	2100      	movs	r1, #0
 8019158:	4798      	blx	r3
 801915a:	4603      	mov	r3, r0
 801915c:	73bb      	strb	r3, [r7, #14]
      return;
 801915e:	e08b      	b.n	8019278 <tcp_listen_input+0x1c0>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 8019160:	23f0      	movs	r3, #240	@ 0xf0
 8019162:	73bb      	strb	r3, [r7, #14]
      return;
 8019164:	e088      	b.n	8019278 <tcp_listen_input+0x1c0>
    ip_addr_copy(npcb->local_ip, *ip_current_dest_addr());
 8019166:	4b50      	ldr	r3, [pc, #320]	@ (80192a8 <tcp_listen_input+0x1f0>)
 8019168:	695a      	ldr	r2, [r3, #20]
 801916a:	697b      	ldr	r3, [r7, #20]
 801916c:	601a      	str	r2, [r3, #0]
    ip_addr_copy(npcb->remote_ip, *ip_current_src_addr());
 801916e:	4b4e      	ldr	r3, [pc, #312]	@ (80192a8 <tcp_listen_input+0x1f0>)
 8019170:	691a      	ldr	r2, [r3, #16]
 8019172:	697b      	ldr	r3, [r7, #20]
 8019174:	605a      	str	r2, [r3, #4]
    npcb->local_port = pcb->local_port;
 8019176:	687b      	ldr	r3, [r7, #4]
 8019178:	8ada      	ldrh	r2, [r3, #22]
 801917a:	697b      	ldr	r3, [r7, #20]
 801917c:	82da      	strh	r2, [r3, #22]
    npcb->remote_port = tcphdr->src;
 801917e:	4b47      	ldr	r3, [pc, #284]	@ (801929c <tcp_listen_input+0x1e4>)
 8019180:	681b      	ldr	r3, [r3, #0]
 8019182:	881b      	ldrh	r3, [r3, #0]
 8019184:	b29a      	uxth	r2, r3
 8019186:	697b      	ldr	r3, [r7, #20]
 8019188:	831a      	strh	r2, [r3, #24]
    npcb->state = SYN_RCVD;
 801918a:	697b      	ldr	r3, [r7, #20]
 801918c:	2203      	movs	r2, #3
 801918e:	751a      	strb	r2, [r3, #20]
    npcb->rcv_nxt = seqno + 1;
 8019190:	4b41      	ldr	r3, [pc, #260]	@ (8019298 <tcp_listen_input+0x1e0>)
 8019192:	681b      	ldr	r3, [r3, #0]
 8019194:	1c5a      	adds	r2, r3, #1
 8019196:	697b      	ldr	r3, [r7, #20]
 8019198:	625a      	str	r2, [r3, #36]	@ 0x24
    npcb->rcv_ann_right_edge = npcb->rcv_nxt;
 801919a:	697b      	ldr	r3, [r7, #20]
 801919c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801919e:	697b      	ldr	r3, [r7, #20]
 80191a0:	62da      	str	r2, [r3, #44]	@ 0x2c
    iss = tcp_next_iss(npcb);
 80191a2:	6978      	ldr	r0, [r7, #20]
 80191a4:	f7ff fa58 	bl	8018658 <tcp_next_iss>
 80191a8:	6138      	str	r0, [r7, #16]
    npcb->snd_wl2 = iss;
 80191aa:	697b      	ldr	r3, [r7, #20]
 80191ac:	693a      	ldr	r2, [r7, #16]
 80191ae:	659a      	str	r2, [r3, #88]	@ 0x58
    npcb->snd_nxt = iss;
 80191b0:	697b      	ldr	r3, [r7, #20]
 80191b2:	693a      	ldr	r2, [r7, #16]
 80191b4:	651a      	str	r2, [r3, #80]	@ 0x50
    npcb->lastack = iss;
 80191b6:	697b      	ldr	r3, [r7, #20]
 80191b8:	693a      	ldr	r2, [r7, #16]
 80191ba:	645a      	str	r2, [r3, #68]	@ 0x44
    npcb->snd_lbb = iss;
 80191bc:	697b      	ldr	r3, [r7, #20]
 80191be:	693a      	ldr	r2, [r7, #16]
 80191c0:	65da      	str	r2, [r3, #92]	@ 0x5c
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 80191c2:	4b35      	ldr	r3, [pc, #212]	@ (8019298 <tcp_listen_input+0x1e0>)
 80191c4:	681b      	ldr	r3, [r3, #0]
 80191c6:	1e5a      	subs	r2, r3, #1
 80191c8:	697b      	ldr	r3, [r7, #20]
 80191ca:	655a      	str	r2, [r3, #84]	@ 0x54
    npcb->callback_arg = pcb->callback_arg;
 80191cc:	687b      	ldr	r3, [r7, #4]
 80191ce:	691a      	ldr	r2, [r3, #16]
 80191d0:	697b      	ldr	r3, [r7, #20]
 80191d2:	611a      	str	r2, [r3, #16]
    npcb->listener = pcb;
 80191d4:	697b      	ldr	r3, [r7, #20]
 80191d6:	687a      	ldr	r2, [r7, #4]
 80191d8:	67da      	str	r2, [r3, #124]	@ 0x7c
    npcb->so_options = pcb->so_options & SOF_INHERITED;
 80191da:	687b      	ldr	r3, [r7, #4]
 80191dc:	7a5b      	ldrb	r3, [r3, #9]
 80191de:	f003 030c 	and.w	r3, r3, #12
 80191e2:	b2da      	uxtb	r2, r3
 80191e4:	697b      	ldr	r3, [r7, #20]
 80191e6:	725a      	strb	r2, [r3, #9]
    npcb->netif_idx = pcb->netif_idx;
 80191e8:	687b      	ldr	r3, [r7, #4]
 80191ea:	7a1a      	ldrb	r2, [r3, #8]
 80191ec:	697b      	ldr	r3, [r7, #20]
 80191ee:	721a      	strb	r2, [r3, #8]
    TCP_REG_ACTIVE(npcb);
 80191f0:	4b2e      	ldr	r3, [pc, #184]	@ (80192ac <tcp_listen_input+0x1f4>)
 80191f2:	681a      	ldr	r2, [r3, #0]
 80191f4:	697b      	ldr	r3, [r7, #20]
 80191f6:	60da      	str	r2, [r3, #12]
 80191f8:	4a2c      	ldr	r2, [pc, #176]	@ (80192ac <tcp_listen_input+0x1f4>)
 80191fa:	697b      	ldr	r3, [r7, #20]
 80191fc:	6013      	str	r3, [r2, #0]
 80191fe:	f003 fa6d 	bl	801c6dc <tcp_timer_needed>
 8019202:	4b2b      	ldr	r3, [pc, #172]	@ (80192b0 <tcp_listen_input+0x1f8>)
 8019204:	2201      	movs	r2, #1
 8019206:	701a      	strb	r2, [r3, #0]
    tcp_parseopt(npcb);
 8019208:	6978      	ldr	r0, [r7, #20]
 801920a:	f001 fd8b 	bl	801ad24 <tcp_parseopt>
    npcb->snd_wnd = tcphdr->wnd;
 801920e:	4b23      	ldr	r3, [pc, #140]	@ (801929c <tcp_listen_input+0x1e4>)
 8019210:	681b      	ldr	r3, [r3, #0]
 8019212:	89db      	ldrh	r3, [r3, #14]
 8019214:	b29a      	uxth	r2, r3
 8019216:	697b      	ldr	r3, [r7, #20]
 8019218:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
    npcb->snd_wnd_max = npcb->snd_wnd;
 801921c:	697b      	ldr	r3, [r7, #20]
 801921e:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 8019222:	697b      	ldr	r3, [r7, #20]
 8019224:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 8019228:	697b      	ldr	r3, [r7, #20]
 801922a:	8e5c      	ldrh	r4, [r3, #50]	@ 0x32
 801922c:	697b      	ldr	r3, [r7, #20]
 801922e:	3304      	adds	r3, #4
 8019230:	4618      	mov	r0, r3
 8019232:	f7fa ffa5 	bl	8014180 <ip4_route>
 8019236:	4601      	mov	r1, r0
 8019238:	697b      	ldr	r3, [r7, #20]
 801923a:	3304      	adds	r3, #4
 801923c:	461a      	mov	r2, r3
 801923e:	4620      	mov	r0, r4
 8019240:	f7ff fa30 	bl	80186a4 <tcp_eff_send_mss_netif>
 8019244:	4603      	mov	r3, r0
 8019246:	461a      	mov	r2, r3
 8019248:	697b      	ldr	r3, [r7, #20]
 801924a:	865a      	strh	r2, [r3, #50]	@ 0x32
    rc = tcp_enqueue_flags(npcb, TCP_SYN | TCP_ACK);
 801924c:	2112      	movs	r1, #18
 801924e:	6978      	ldr	r0, [r7, #20]
 8019250:	f002 f83e 	bl	801b2d0 <tcp_enqueue_flags>
 8019254:	4603      	mov	r3, r0
 8019256:	73fb      	strb	r3, [r7, #15]
    if (rc != ERR_OK) {
 8019258:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801925c:	2b00      	cmp	r3, #0
 801925e:	d004      	beq.n	801926a <tcp_listen_input+0x1b2>
      tcp_abandon(npcb, 0);
 8019260:	2100      	movs	r1, #0
 8019262:	6978      	ldr	r0, [r7, #20]
 8019264:	f7fe f97c 	bl	8017560 <tcp_abandon>
      return;
 8019268:	e006      	b.n	8019278 <tcp_listen_input+0x1c0>
    tcp_output(npcb);
 801926a:	6978      	ldr	r0, [r7, #20]
 801926c:	f002 f91e 	bl	801b4ac <tcp_output>
  return;
 8019270:	e001      	b.n	8019276 <tcp_listen_input+0x1be>
    return;
 8019272:	bf00      	nop
 8019274:	e000      	b.n	8019278 <tcp_listen_input+0x1c0>
  return;
 8019276:	bf00      	nop
}
 8019278:	371c      	adds	r7, #28
 801927a:	46bd      	mov	sp, r7
 801927c:	bd90      	pop	{r4, r7, pc}
 801927e:	bf00      	nop
 8019280:	2401ca78 	.word	0x2401ca78
 8019284:	08024330 	.word	0x08024330
 8019288:	0802454c 	.word	0x0802454c
 801928c:	080243a0 	.word	0x080243a0
 8019290:	2401ca70 	.word	0x2401ca70
 8019294:	2401ca76 	.word	0x2401ca76
 8019298:	2401ca6c 	.word	0x2401ca6c
 801929c:	2401ca5c 	.word	0x2401ca5c
 80192a0:	24019930 	.word	0x24019930
 80192a4:	24019934 	.word	0x24019934
 80192a8:	24019920 	.word	0x24019920
 80192ac:	2401ca40 	.word	0x2401ca40
 80192b0:	2401ca48 	.word	0x2401ca48

080192b4 <tcp_timewait_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_timewait_input(struct tcp_pcb *pcb)
{
 80192b4:	b580      	push	{r7, lr}
 80192b6:	b086      	sub	sp, #24
 80192b8:	af04      	add	r7, sp, #16
 80192ba:	6078      	str	r0, [r7, #4]
  /* RFC 1337: in TIME_WAIT, ignore RST and ACK FINs + any 'acceptable' segments */
  /* RFC 793 3.9 Event Processing - Segment Arrives:
   * - first check sequence number - we skip that one in TIME_WAIT (always
   *   acceptable since we only send ACKs)
   * - second check the RST bit (... return) */
  if (flags & TCP_RST) {
 80192bc:	4b2f      	ldr	r3, [pc, #188]	@ (801937c <tcp_timewait_input+0xc8>)
 80192be:	781b      	ldrb	r3, [r3, #0]
 80192c0:	f003 0304 	and.w	r3, r3, #4
 80192c4:	2b00      	cmp	r3, #0
 80192c6:	d153      	bne.n	8019370 <tcp_timewait_input+0xbc>
    return;
  }

  LWIP_ASSERT("tcp_timewait_input: invalid pcb", pcb != NULL);
 80192c8:	687b      	ldr	r3, [r7, #4]
 80192ca:	2b00      	cmp	r3, #0
 80192cc:	d106      	bne.n	80192dc <tcp_timewait_input+0x28>
 80192ce:	4b2c      	ldr	r3, [pc, #176]	@ (8019380 <tcp_timewait_input+0xcc>)
 80192d0:	f240 22ee 	movw	r2, #750	@ 0x2ee
 80192d4:	492b      	ldr	r1, [pc, #172]	@ (8019384 <tcp_timewait_input+0xd0>)
 80192d6:	482c      	ldr	r0, [pc, #176]	@ (8019388 <tcp_timewait_input+0xd4>)
 80192d8:	f005 fc30 	bl	801eb3c <iprintf>

  /* - fourth, check the SYN bit, */
  if (flags & TCP_SYN) {
 80192dc:	4b27      	ldr	r3, [pc, #156]	@ (801937c <tcp_timewait_input+0xc8>)
 80192de:	781b      	ldrb	r3, [r3, #0]
 80192e0:	f003 0302 	and.w	r3, r3, #2
 80192e4:	2b00      	cmp	r3, #0
 80192e6:	d02a      	beq.n	801933e <tcp_timewait_input+0x8a>
    /* If an incoming segment is not acceptable, an acknowledgment
       should be sent in reply */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd)) {
 80192e8:	4b28      	ldr	r3, [pc, #160]	@ (801938c <tcp_timewait_input+0xd8>)
 80192ea:	681a      	ldr	r2, [r3, #0]
 80192ec:	687b      	ldr	r3, [r7, #4]
 80192ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80192f0:	1ad3      	subs	r3, r2, r3
 80192f2:	2b00      	cmp	r3, #0
 80192f4:	db2d      	blt.n	8019352 <tcp_timewait_input+0x9e>
 80192f6:	4b25      	ldr	r3, [pc, #148]	@ (801938c <tcp_timewait_input+0xd8>)
 80192f8:	681a      	ldr	r2, [r3, #0]
 80192fa:	687b      	ldr	r3, [r7, #4]
 80192fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80192fe:	6879      	ldr	r1, [r7, #4]
 8019300:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 8019302:	440b      	add	r3, r1
 8019304:	1ad3      	subs	r3, r2, r3
 8019306:	2b00      	cmp	r3, #0
 8019308:	dc23      	bgt.n	8019352 <tcp_timewait_input+0x9e>
      /* If the SYN is in the window it is an error, send a reset */
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801930a:	4b21      	ldr	r3, [pc, #132]	@ (8019390 <tcp_timewait_input+0xdc>)
 801930c:	6819      	ldr	r1, [r3, #0]
 801930e:	4b21      	ldr	r3, [pc, #132]	@ (8019394 <tcp_timewait_input+0xe0>)
 8019310:	881b      	ldrh	r3, [r3, #0]
 8019312:	461a      	mov	r2, r3
 8019314:	4b1d      	ldr	r3, [pc, #116]	@ (801938c <tcp_timewait_input+0xd8>)
 8019316:	681b      	ldr	r3, [r3, #0]
 8019318:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 801931a:	4b1f      	ldr	r3, [pc, #124]	@ (8019398 <tcp_timewait_input+0xe4>)
 801931c:	681b      	ldr	r3, [r3, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801931e:	885b      	ldrh	r3, [r3, #2]
 8019320:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8019322:	4a1d      	ldr	r2, [pc, #116]	@ (8019398 <tcp_timewait_input+0xe4>)
 8019324:	6812      	ldr	r2, [r2, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8019326:	8812      	ldrh	r2, [r2, #0]
 8019328:	b292      	uxth	r2, r2
 801932a:	9202      	str	r2, [sp, #8]
 801932c:	9301      	str	r3, [sp, #4]
 801932e:	4b1b      	ldr	r3, [pc, #108]	@ (801939c <tcp_timewait_input+0xe8>)
 8019330:	9300      	str	r3, [sp, #0]
 8019332:	4b1b      	ldr	r3, [pc, #108]	@ (80193a0 <tcp_timewait_input+0xec>)
 8019334:	4602      	mov	r2, r0
 8019336:	6878      	ldr	r0, [r7, #4]
 8019338:	f002 fe6c 	bl	801c014 <tcp_rst>
      return;
 801933c:	e01b      	b.n	8019376 <tcp_timewait_input+0xc2>
    }
  } else if (flags & TCP_FIN) {
 801933e:	4b0f      	ldr	r3, [pc, #60]	@ (801937c <tcp_timewait_input+0xc8>)
 8019340:	781b      	ldrb	r3, [r3, #0]
 8019342:	f003 0301 	and.w	r3, r3, #1
 8019346:	2b00      	cmp	r3, #0
 8019348:	d003      	beq.n	8019352 <tcp_timewait_input+0x9e>
    /* - eighth, check the FIN bit: Remain in the TIME-WAIT state.
         Restart the 2 MSL time-wait timeout.*/
    pcb->tmr = tcp_ticks;
 801934a:	4b16      	ldr	r3, [pc, #88]	@ (80193a4 <tcp_timewait_input+0xf0>)
 801934c:	681a      	ldr	r2, [r3, #0]
 801934e:	687b      	ldr	r3, [r7, #4]
 8019350:	621a      	str	r2, [r3, #32]
  }

  if ((tcplen > 0)) {
 8019352:	4b10      	ldr	r3, [pc, #64]	@ (8019394 <tcp_timewait_input+0xe0>)
 8019354:	881b      	ldrh	r3, [r3, #0]
 8019356:	2b00      	cmp	r3, #0
 8019358:	d00c      	beq.n	8019374 <tcp_timewait_input+0xc0>
    /* Acknowledge data, FIN or out-of-window SYN */
    tcp_ack_now(pcb);
 801935a:	687b      	ldr	r3, [r7, #4]
 801935c:	8b5b      	ldrh	r3, [r3, #26]
 801935e:	f043 0302 	orr.w	r3, r3, #2
 8019362:	b29a      	uxth	r2, r3
 8019364:	687b      	ldr	r3, [r7, #4]
 8019366:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 8019368:	6878      	ldr	r0, [r7, #4]
 801936a:	f002 f89f 	bl	801b4ac <tcp_output>
  }
  return;
 801936e:	e001      	b.n	8019374 <tcp_timewait_input+0xc0>
    return;
 8019370:	bf00      	nop
 8019372:	e000      	b.n	8019376 <tcp_timewait_input+0xc2>
  return;
 8019374:	bf00      	nop
}
 8019376:	3708      	adds	r7, #8
 8019378:	46bd      	mov	sp, r7
 801937a:	bd80      	pop	{r7, pc}
 801937c:	2401ca78 	.word	0x2401ca78
 8019380:	08024330 	.word	0x08024330
 8019384:	0802456c 	.word	0x0802456c
 8019388:	080243a0 	.word	0x080243a0
 801938c:	2401ca6c 	.word	0x2401ca6c
 8019390:	2401ca70 	.word	0x2401ca70
 8019394:	2401ca76 	.word	0x2401ca76
 8019398:	2401ca5c 	.word	0x2401ca5c
 801939c:	24019930 	.word	0x24019930
 80193a0:	24019934 	.word	0x24019934
 80193a4:	2401ca34 	.word	0x2401ca34

080193a8 <tcp_process>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static err_t
tcp_process(struct tcp_pcb *pcb)
{
 80193a8:	b590      	push	{r4, r7, lr}
 80193aa:	b08d      	sub	sp, #52	@ 0x34
 80193ac:	af04      	add	r7, sp, #16
 80193ae:	6078      	str	r0, [r7, #4]
  struct tcp_seg *rseg;
  u8_t acceptable = 0;
 80193b0:	2300      	movs	r3, #0
 80193b2:	76fb      	strb	r3, [r7, #27]
  err_t err;

  err = ERR_OK;
 80193b4:	2300      	movs	r3, #0
 80193b6:	76bb      	strb	r3, [r7, #26]

  LWIP_ASSERT("tcp_process: invalid pcb", pcb != NULL);
 80193b8:	687b      	ldr	r3, [r7, #4]
 80193ba:	2b00      	cmp	r3, #0
 80193bc:	d106      	bne.n	80193cc <tcp_process+0x24>
 80193be:	4b9d      	ldr	r3, [pc, #628]	@ (8019634 <tcp_process+0x28c>)
 80193c0:	f44f 7247 	mov.w	r2, #796	@ 0x31c
 80193c4:	499c      	ldr	r1, [pc, #624]	@ (8019638 <tcp_process+0x290>)
 80193c6:	489d      	ldr	r0, [pc, #628]	@ (801963c <tcp_process+0x294>)
 80193c8:	f005 fbb8 	bl	801eb3c <iprintf>

  /* Process incoming RST segments. */
  if (flags & TCP_RST) {
 80193cc:	4b9c      	ldr	r3, [pc, #624]	@ (8019640 <tcp_process+0x298>)
 80193ce:	781b      	ldrb	r3, [r3, #0]
 80193d0:	f003 0304 	and.w	r3, r3, #4
 80193d4:	2b00      	cmp	r3, #0
 80193d6:	d04e      	beq.n	8019476 <tcp_process+0xce>
    /* First, determine if the reset is acceptable. */
    if (pcb->state == SYN_SENT) {
 80193d8:	687b      	ldr	r3, [r7, #4]
 80193da:	7d1b      	ldrb	r3, [r3, #20]
 80193dc:	2b02      	cmp	r3, #2
 80193de:	d108      	bne.n	80193f2 <tcp_process+0x4a>
      /* "In the SYN-SENT state (a RST received in response to an initial SYN),
          the RST is acceptable if the ACK field acknowledges the SYN." */
      if (ackno == pcb->snd_nxt) {
 80193e0:	687b      	ldr	r3, [r7, #4]
 80193e2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80193e4:	4b97      	ldr	r3, [pc, #604]	@ (8019644 <tcp_process+0x29c>)
 80193e6:	681b      	ldr	r3, [r3, #0]
 80193e8:	429a      	cmp	r2, r3
 80193ea:	d123      	bne.n	8019434 <tcp_process+0x8c>
        acceptable = 1;
 80193ec:	2301      	movs	r3, #1
 80193ee:	76fb      	strb	r3, [r7, #27]
 80193f0:	e020      	b.n	8019434 <tcp_process+0x8c>
      }
    } else {
      /* "In all states except SYN-SENT, all reset (RST) segments are validated
          by checking their SEQ-fields." */
      if (seqno == pcb->rcv_nxt) {
 80193f2:	687b      	ldr	r3, [r7, #4]
 80193f4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80193f6:	4b94      	ldr	r3, [pc, #592]	@ (8019648 <tcp_process+0x2a0>)
 80193f8:	681b      	ldr	r3, [r3, #0]
 80193fa:	429a      	cmp	r2, r3
 80193fc:	d102      	bne.n	8019404 <tcp_process+0x5c>
        acceptable = 1;
 80193fe:	2301      	movs	r3, #1
 8019400:	76fb      	strb	r3, [r7, #27]
 8019402:	e017      	b.n	8019434 <tcp_process+0x8c>
      } else  if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 8019404:	4b90      	ldr	r3, [pc, #576]	@ (8019648 <tcp_process+0x2a0>)
 8019406:	681a      	ldr	r2, [r3, #0]
 8019408:	687b      	ldr	r3, [r7, #4]
 801940a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801940c:	1ad3      	subs	r3, r2, r3
 801940e:	2b00      	cmp	r3, #0
 8019410:	db10      	blt.n	8019434 <tcp_process+0x8c>
 8019412:	4b8d      	ldr	r3, [pc, #564]	@ (8019648 <tcp_process+0x2a0>)
 8019414:	681a      	ldr	r2, [r3, #0]
 8019416:	687b      	ldr	r3, [r7, #4]
 8019418:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801941a:	6879      	ldr	r1, [r7, #4]
 801941c:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 801941e:	440b      	add	r3, r1
 8019420:	1ad3      	subs	r3, r2, r3
 8019422:	2b00      	cmp	r3, #0
 8019424:	dc06      	bgt.n	8019434 <tcp_process+0x8c>
                                  pcb->rcv_nxt + pcb->rcv_wnd)) {
        /* If the sequence number is inside the window, we send a challenge ACK
           and wait for a re-send with matching sequence number.
           This follows RFC 5961 section 3.2 and addresses CVE-2004-0230
           (RST spoofing attack), which is present in RFC 793 RST handling. */
        tcp_ack_now(pcb);
 8019426:	687b      	ldr	r3, [r7, #4]
 8019428:	8b5b      	ldrh	r3, [r3, #26]
 801942a:	f043 0302 	orr.w	r3, r3, #2
 801942e:	b29a      	uxth	r2, r3
 8019430:	687b      	ldr	r3, [r7, #4]
 8019432:	835a      	strh	r2, [r3, #26]
      }
    }

    if (acceptable) {
 8019434:	7efb      	ldrb	r3, [r7, #27]
 8019436:	2b00      	cmp	r3, #0
 8019438:	d01b      	beq.n	8019472 <tcp_process+0xca>
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: Connection RESET\n"));
      LWIP_ASSERT("tcp_input: pcb->state != CLOSED", pcb->state != CLOSED);
 801943a:	687b      	ldr	r3, [r7, #4]
 801943c:	7d1b      	ldrb	r3, [r3, #20]
 801943e:	2b00      	cmp	r3, #0
 8019440:	d106      	bne.n	8019450 <tcp_process+0xa8>
 8019442:	4b7c      	ldr	r3, [pc, #496]	@ (8019634 <tcp_process+0x28c>)
 8019444:	f44f 724e 	mov.w	r2, #824	@ 0x338
 8019448:	4980      	ldr	r1, [pc, #512]	@ (801964c <tcp_process+0x2a4>)
 801944a:	487c      	ldr	r0, [pc, #496]	@ (801963c <tcp_process+0x294>)
 801944c:	f005 fb76 	bl	801eb3c <iprintf>
      recv_flags |= TF_RESET;
 8019450:	4b7f      	ldr	r3, [pc, #508]	@ (8019650 <tcp_process+0x2a8>)
 8019452:	781b      	ldrb	r3, [r3, #0]
 8019454:	f043 0308 	orr.w	r3, r3, #8
 8019458:	b2da      	uxtb	r2, r3
 801945a:	4b7d      	ldr	r3, [pc, #500]	@ (8019650 <tcp_process+0x2a8>)
 801945c:	701a      	strb	r2, [r3, #0]
      tcp_clear_flags(pcb, TF_ACK_DELAY);
 801945e:	687b      	ldr	r3, [r7, #4]
 8019460:	8b5b      	ldrh	r3, [r3, #26]
 8019462:	f023 0301 	bic.w	r3, r3, #1
 8019466:	b29a      	uxth	r2, r3
 8019468:	687b      	ldr	r3, [r7, #4]
 801946a:	835a      	strh	r2, [r3, #26]
      return ERR_RST;
 801946c:	f06f 030d 	mvn.w	r3, #13
 8019470:	e37a      	b.n	8019b68 <tcp_process+0x7c0>
    } else {
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                                    seqno, pcb->rcv_nxt));
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                              seqno, pcb->rcv_nxt));
      return ERR_OK;
 8019472:	2300      	movs	r3, #0
 8019474:	e378      	b.n	8019b68 <tcp_process+0x7c0>
    }
  }

  if ((flags & TCP_SYN) && (pcb->state != SYN_SENT && pcb->state != SYN_RCVD)) {
 8019476:	4b72      	ldr	r3, [pc, #456]	@ (8019640 <tcp_process+0x298>)
 8019478:	781b      	ldrb	r3, [r3, #0]
 801947a:	f003 0302 	and.w	r3, r3, #2
 801947e:	2b00      	cmp	r3, #0
 8019480:	d010      	beq.n	80194a4 <tcp_process+0xfc>
 8019482:	687b      	ldr	r3, [r7, #4]
 8019484:	7d1b      	ldrb	r3, [r3, #20]
 8019486:	2b02      	cmp	r3, #2
 8019488:	d00c      	beq.n	80194a4 <tcp_process+0xfc>
 801948a:	687b      	ldr	r3, [r7, #4]
 801948c:	7d1b      	ldrb	r3, [r3, #20]
 801948e:	2b03      	cmp	r3, #3
 8019490:	d008      	beq.n	80194a4 <tcp_process+0xfc>
    /* Cope with new connection attempt after remote end crashed */
    tcp_ack_now(pcb);
 8019492:	687b      	ldr	r3, [r7, #4]
 8019494:	8b5b      	ldrh	r3, [r3, #26]
 8019496:	f043 0302 	orr.w	r3, r3, #2
 801949a:	b29a      	uxth	r2, r3
 801949c:	687b      	ldr	r3, [r7, #4]
 801949e:	835a      	strh	r2, [r3, #26]
    return ERR_OK;
 80194a0:	2300      	movs	r3, #0
 80194a2:	e361      	b.n	8019b68 <tcp_process+0x7c0>
  }

  if ((pcb->flags & TF_RXCLOSED) == 0) {
 80194a4:	687b      	ldr	r3, [r7, #4]
 80194a6:	8b5b      	ldrh	r3, [r3, #26]
 80194a8:	f003 0310 	and.w	r3, r3, #16
 80194ac:	2b00      	cmp	r3, #0
 80194ae:	d103      	bne.n	80194b8 <tcp_process+0x110>
    /* Update the PCB (in)activity timer unless rx is closed (see tcp_shutdown) */
    pcb->tmr = tcp_ticks;
 80194b0:	4b68      	ldr	r3, [pc, #416]	@ (8019654 <tcp_process+0x2ac>)
 80194b2:	681a      	ldr	r2, [r3, #0]
 80194b4:	687b      	ldr	r3, [r7, #4]
 80194b6:	621a      	str	r2, [r3, #32]
  }
  pcb->keep_cnt_sent = 0;
 80194b8:	687b      	ldr	r3, [r7, #4]
 80194ba:	2200      	movs	r2, #0
 80194bc:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
  pcb->persist_probe = 0;
 80194c0:	687b      	ldr	r3, [r7, #4]
 80194c2:	2200      	movs	r2, #0
 80194c4:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a

  tcp_parseopt(pcb);
 80194c8:	6878      	ldr	r0, [r7, #4]
 80194ca:	f001 fc2b 	bl	801ad24 <tcp_parseopt>

  /* Do different things depending on the TCP state. */
  switch (pcb->state) {
 80194ce:	687b      	ldr	r3, [r7, #4]
 80194d0:	7d1b      	ldrb	r3, [r3, #20]
 80194d2:	3b02      	subs	r3, #2
 80194d4:	2b07      	cmp	r3, #7
 80194d6:	f200 8337 	bhi.w	8019b48 <tcp_process+0x7a0>
 80194da:	a201      	add	r2, pc, #4	@ (adr r2, 80194e0 <tcp_process+0x138>)
 80194dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80194e0:	08019501 	.word	0x08019501
 80194e4:	08019731 	.word	0x08019731
 80194e8:	080198a9 	.word	0x080198a9
 80194ec:	080198d3 	.word	0x080198d3
 80194f0:	080199f7 	.word	0x080199f7
 80194f4:	080198a9 	.word	0x080198a9
 80194f8:	08019a83 	.word	0x08019a83
 80194fc:	08019b13 	.word	0x08019b13
    case SYN_SENT:
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("SYN-SENT: ackno %"U32_F" pcb->snd_nxt %"U32_F" unacked %"U32_F"\n", ackno,
                                    pcb->snd_nxt, lwip_ntohl(pcb->unacked->tcphdr->seqno)));
      /* received SYN ACK with expected sequence number? */
      if ((flags & TCP_ACK) && (flags & TCP_SYN)
 8019500:	4b4f      	ldr	r3, [pc, #316]	@ (8019640 <tcp_process+0x298>)
 8019502:	781b      	ldrb	r3, [r3, #0]
 8019504:	f003 0310 	and.w	r3, r3, #16
 8019508:	2b00      	cmp	r3, #0
 801950a:	f000 80e4 	beq.w	80196d6 <tcp_process+0x32e>
 801950e:	4b4c      	ldr	r3, [pc, #304]	@ (8019640 <tcp_process+0x298>)
 8019510:	781b      	ldrb	r3, [r3, #0]
 8019512:	f003 0302 	and.w	r3, r3, #2
 8019516:	2b00      	cmp	r3, #0
 8019518:	f000 80dd 	beq.w	80196d6 <tcp_process+0x32e>
          && (ackno == pcb->lastack + 1)) {
 801951c:	687b      	ldr	r3, [r7, #4]
 801951e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8019520:	1c5a      	adds	r2, r3, #1
 8019522:	4b48      	ldr	r3, [pc, #288]	@ (8019644 <tcp_process+0x29c>)
 8019524:	681b      	ldr	r3, [r3, #0]
 8019526:	429a      	cmp	r2, r3
 8019528:	f040 80d5 	bne.w	80196d6 <tcp_process+0x32e>
        pcb->rcv_nxt = seqno + 1;
 801952c:	4b46      	ldr	r3, [pc, #280]	@ (8019648 <tcp_process+0x2a0>)
 801952e:	681b      	ldr	r3, [r3, #0]
 8019530:	1c5a      	adds	r2, r3, #1
 8019532:	687b      	ldr	r3, [r7, #4]
 8019534:	625a      	str	r2, [r3, #36]	@ 0x24
        pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 8019536:	687b      	ldr	r3, [r7, #4]
 8019538:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801953a:	687b      	ldr	r3, [r7, #4]
 801953c:	62da      	str	r2, [r3, #44]	@ 0x2c
        pcb->lastack = ackno;
 801953e:	4b41      	ldr	r3, [pc, #260]	@ (8019644 <tcp_process+0x29c>)
 8019540:	681a      	ldr	r2, [r3, #0]
 8019542:	687b      	ldr	r3, [r7, #4]
 8019544:	645a      	str	r2, [r3, #68]	@ 0x44
        pcb->snd_wnd = tcphdr->wnd;
 8019546:	4b44      	ldr	r3, [pc, #272]	@ (8019658 <tcp_process+0x2b0>)
 8019548:	681b      	ldr	r3, [r3, #0]
 801954a:	89db      	ldrh	r3, [r3, #14]
 801954c:	b29a      	uxth	r2, r3
 801954e:	687b      	ldr	r3, [r7, #4]
 8019550:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
        pcb->snd_wnd_max = pcb->snd_wnd;
 8019554:	687b      	ldr	r3, [r7, #4]
 8019556:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 801955a:	687b      	ldr	r3, [r7, #4]
 801955c:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        pcb->snd_wl1 = seqno - 1; /* initialise to seqno - 1 to force window update */
 8019560:	4b39      	ldr	r3, [pc, #228]	@ (8019648 <tcp_process+0x2a0>)
 8019562:	681b      	ldr	r3, [r3, #0]
 8019564:	1e5a      	subs	r2, r3, #1
 8019566:	687b      	ldr	r3, [r7, #4]
 8019568:	655a      	str	r2, [r3, #84]	@ 0x54
        pcb->state = ESTABLISHED;
 801956a:	687b      	ldr	r3, [r7, #4]
 801956c:	2204      	movs	r2, #4
 801956e:	751a      	strb	r2, [r3, #20]

#if TCP_CALCULATE_EFF_SEND_MSS
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 8019570:	687b      	ldr	r3, [r7, #4]
 8019572:	8e5c      	ldrh	r4, [r3, #50]	@ 0x32
 8019574:	687b      	ldr	r3, [r7, #4]
 8019576:	3304      	adds	r3, #4
 8019578:	4618      	mov	r0, r3
 801957a:	f7fa fe01 	bl	8014180 <ip4_route>
 801957e:	4601      	mov	r1, r0
 8019580:	687b      	ldr	r3, [r7, #4]
 8019582:	3304      	adds	r3, #4
 8019584:	461a      	mov	r2, r3
 8019586:	4620      	mov	r0, r4
 8019588:	f7ff f88c 	bl	80186a4 <tcp_eff_send_mss_netif>
 801958c:	4603      	mov	r3, r0
 801958e:	461a      	mov	r2, r3
 8019590:	687b      	ldr	r3, [r7, #4]
 8019592:	865a      	strh	r2, [r3, #50]	@ 0x32
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 8019594:	687b      	ldr	r3, [r7, #4]
 8019596:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8019598:	009a      	lsls	r2, r3, #2
 801959a:	687b      	ldr	r3, [r7, #4]
 801959c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 801959e:	005b      	lsls	r3, r3, #1
 80195a0:	f241 111c 	movw	r1, #4380	@ 0x111c
 80195a4:	428b      	cmp	r3, r1
 80195a6:	bf38      	it	cc
 80195a8:	460b      	movcc	r3, r1
 80195aa:	429a      	cmp	r2, r3
 80195ac:	d204      	bcs.n	80195b8 <tcp_process+0x210>
 80195ae:	687b      	ldr	r3, [r7, #4]
 80195b0:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80195b2:	009b      	lsls	r3, r3, #2
 80195b4:	b29b      	uxth	r3, r3
 80195b6:	e00d      	b.n	80195d4 <tcp_process+0x22c>
 80195b8:	687b      	ldr	r3, [r7, #4]
 80195ba:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80195bc:	005b      	lsls	r3, r3, #1
 80195be:	f241 121c 	movw	r2, #4380	@ 0x111c
 80195c2:	4293      	cmp	r3, r2
 80195c4:	d904      	bls.n	80195d0 <tcp_process+0x228>
 80195c6:	687b      	ldr	r3, [r7, #4]
 80195c8:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80195ca:	005b      	lsls	r3, r3, #1
 80195cc:	b29b      	uxth	r3, r3
 80195ce:	e001      	b.n	80195d4 <tcp_process+0x22c>
 80195d0:	f241 131c 	movw	r3, #4380	@ 0x111c
 80195d4:	687a      	ldr	r2, [r7, #4]
 80195d6:	f8a2 3048 	strh.w	r3, [r2, #72]	@ 0x48
        LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SENT): cwnd %"TCPWNDSIZE_F
                                     " ssthresh %"TCPWNDSIZE_F"\n",
                                     pcb->cwnd, pcb->ssthresh));
        LWIP_ASSERT("pcb->snd_queuelen > 0", (pcb->snd_queuelen > 0));
 80195da:	687b      	ldr	r3, [r7, #4]
 80195dc:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 80195e0:	2b00      	cmp	r3, #0
 80195e2:	d106      	bne.n	80195f2 <tcp_process+0x24a>
 80195e4:	4b13      	ldr	r3, [pc, #76]	@ (8019634 <tcp_process+0x28c>)
 80195e6:	f44f 725b 	mov.w	r2, #876	@ 0x36c
 80195ea:	491c      	ldr	r1, [pc, #112]	@ (801965c <tcp_process+0x2b4>)
 80195ec:	4813      	ldr	r0, [pc, #76]	@ (801963c <tcp_process+0x294>)
 80195ee:	f005 faa5 	bl	801eb3c <iprintf>
        --pcb->snd_queuelen;
 80195f2:	687b      	ldr	r3, [r7, #4]
 80195f4:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 80195f8:	3b01      	subs	r3, #1
 80195fa:	b29a      	uxth	r2, r3
 80195fc:	687b      	ldr	r3, [r7, #4]
 80195fe:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
        LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_process: SYN-SENT --queuelen %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));
        rseg = pcb->unacked;
 8019602:	687b      	ldr	r3, [r7, #4]
 8019604:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8019606:	61fb      	str	r3, [r7, #28]
        if (rseg == NULL) {
 8019608:	69fb      	ldr	r3, [r7, #28]
 801960a:	2b00      	cmp	r3, #0
 801960c:	d12a      	bne.n	8019664 <tcp_process+0x2bc>
          /* might happen if tcp_output fails in tcp_rexmit_rto()
             in which case the segment is on the unsent list */
          rseg = pcb->unsent;
 801960e:	687b      	ldr	r3, [r7, #4]
 8019610:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8019612:	61fb      	str	r3, [r7, #28]
          LWIP_ASSERT("no segment to free", rseg != NULL);
 8019614:	69fb      	ldr	r3, [r7, #28]
 8019616:	2b00      	cmp	r3, #0
 8019618:	d106      	bne.n	8019628 <tcp_process+0x280>
 801961a:	4b06      	ldr	r3, [pc, #24]	@ (8019634 <tcp_process+0x28c>)
 801961c:	f44f 725d 	mov.w	r2, #884	@ 0x374
 8019620:	490f      	ldr	r1, [pc, #60]	@ (8019660 <tcp_process+0x2b8>)
 8019622:	4806      	ldr	r0, [pc, #24]	@ (801963c <tcp_process+0x294>)
 8019624:	f005 fa8a 	bl	801eb3c <iprintf>
          pcb->unsent = rseg->next;
 8019628:	69fb      	ldr	r3, [r7, #28]
 801962a:	681a      	ldr	r2, [r3, #0]
 801962c:	687b      	ldr	r3, [r7, #4]
 801962e:	66da      	str	r2, [r3, #108]	@ 0x6c
 8019630:	e01c      	b.n	801966c <tcp_process+0x2c4>
 8019632:	bf00      	nop
 8019634:	08024330 	.word	0x08024330
 8019638:	0802458c 	.word	0x0802458c
 801963c:	080243a0 	.word	0x080243a0
 8019640:	2401ca78 	.word	0x2401ca78
 8019644:	2401ca70 	.word	0x2401ca70
 8019648:	2401ca6c 	.word	0x2401ca6c
 801964c:	080245a8 	.word	0x080245a8
 8019650:	2401ca79 	.word	0x2401ca79
 8019654:	2401ca34 	.word	0x2401ca34
 8019658:	2401ca5c 	.word	0x2401ca5c
 801965c:	080245c8 	.word	0x080245c8
 8019660:	080245e0 	.word	0x080245e0
        } else {
          pcb->unacked = rseg->next;
 8019664:	69fb      	ldr	r3, [r7, #28]
 8019666:	681a      	ldr	r2, [r3, #0]
 8019668:	687b      	ldr	r3, [r7, #4]
 801966a:	671a      	str	r2, [r3, #112]	@ 0x70
        }
        tcp_seg_free(rseg);
 801966c:	69f8      	ldr	r0, [r7, #28]
 801966e:	f7fe fd22 	bl	80180b6 <tcp_seg_free>

        /* If there's nothing left to acknowledge, stop the retransmit
           timer, otherwise reset it to start again */
        if (pcb->unacked == NULL) {
 8019672:	687b      	ldr	r3, [r7, #4]
 8019674:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8019676:	2b00      	cmp	r3, #0
 8019678:	d104      	bne.n	8019684 <tcp_process+0x2dc>
          pcb->rtime = -1;
 801967a:	687b      	ldr	r3, [r7, #4]
 801967c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8019680:	861a      	strh	r2, [r3, #48]	@ 0x30
 8019682:	e006      	b.n	8019692 <tcp_process+0x2ea>
        } else {
          pcb->rtime = 0;
 8019684:	687b      	ldr	r3, [r7, #4]
 8019686:	2200      	movs	r2, #0
 8019688:	861a      	strh	r2, [r3, #48]	@ 0x30
          pcb->nrtx = 0;
 801968a:	687b      	ldr	r3, [r7, #4]
 801968c:	2200      	movs	r2, #0
 801968e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        }

        /* Call the user specified function to call when successfully
         * connected. */
        TCP_EVENT_CONNECTED(pcb, ERR_OK, err);
 8019692:	687b      	ldr	r3, [r7, #4]
 8019694:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8019698:	2b00      	cmp	r3, #0
 801969a:	d00a      	beq.n	80196b2 <tcp_process+0x30a>
 801969c:	687b      	ldr	r3, [r7, #4]
 801969e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80196a2:	687a      	ldr	r2, [r7, #4]
 80196a4:	6910      	ldr	r0, [r2, #16]
 80196a6:	2200      	movs	r2, #0
 80196a8:	6879      	ldr	r1, [r7, #4]
 80196aa:	4798      	blx	r3
 80196ac:	4603      	mov	r3, r0
 80196ae:	76bb      	strb	r3, [r7, #26]
 80196b0:	e001      	b.n	80196b6 <tcp_process+0x30e>
 80196b2:	2300      	movs	r3, #0
 80196b4:	76bb      	strb	r3, [r7, #26]
        if (err == ERR_ABRT) {
 80196b6:	f997 301a 	ldrsb.w	r3, [r7, #26]
 80196ba:	f113 0f0d 	cmn.w	r3, #13
 80196be:	d102      	bne.n	80196c6 <tcp_process+0x31e>
          return ERR_ABRT;
 80196c0:	f06f 030c 	mvn.w	r3, #12
 80196c4:	e250      	b.n	8019b68 <tcp_process+0x7c0>
        }
        tcp_ack_now(pcb);
 80196c6:	687b      	ldr	r3, [r7, #4]
 80196c8:	8b5b      	ldrh	r3, [r3, #26]
 80196ca:	f043 0302 	orr.w	r3, r3, #2
 80196ce:	b29a      	uxth	r2, r3
 80196d0:	687b      	ldr	r3, [r7, #4]
 80196d2:	835a      	strh	r2, [r3, #26]
        if (pcb->nrtx < TCP_SYNMAXRTX) {
          pcb->rtime = 0;
          tcp_rexmit_rto(pcb);
        }
      }
      break;
 80196d4:	e23a      	b.n	8019b4c <tcp_process+0x7a4>
      else if (flags & TCP_ACK) {
 80196d6:	4b98      	ldr	r3, [pc, #608]	@ (8019938 <tcp_process+0x590>)
 80196d8:	781b      	ldrb	r3, [r3, #0]
 80196da:	f003 0310 	and.w	r3, r3, #16
 80196de:	2b00      	cmp	r3, #0
 80196e0:	f000 8234 	beq.w	8019b4c <tcp_process+0x7a4>
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80196e4:	4b95      	ldr	r3, [pc, #596]	@ (801993c <tcp_process+0x594>)
 80196e6:	6819      	ldr	r1, [r3, #0]
 80196e8:	4b95      	ldr	r3, [pc, #596]	@ (8019940 <tcp_process+0x598>)
 80196ea:	881b      	ldrh	r3, [r3, #0]
 80196ec:	461a      	mov	r2, r3
 80196ee:	4b95      	ldr	r3, [pc, #596]	@ (8019944 <tcp_process+0x59c>)
 80196f0:	681b      	ldr	r3, [r3, #0]
 80196f2:	18d0      	adds	r0, r2, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80196f4:	4b94      	ldr	r3, [pc, #592]	@ (8019948 <tcp_process+0x5a0>)
 80196f6:	681b      	ldr	r3, [r3, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 80196f8:	885b      	ldrh	r3, [r3, #2]
 80196fa:	b29b      	uxth	r3, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 80196fc:	4a92      	ldr	r2, [pc, #584]	@ (8019948 <tcp_process+0x5a0>)
 80196fe:	6812      	ldr	r2, [r2, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8019700:	8812      	ldrh	r2, [r2, #0]
 8019702:	b292      	uxth	r2, r2
 8019704:	9202      	str	r2, [sp, #8]
 8019706:	9301      	str	r3, [sp, #4]
 8019708:	4b90      	ldr	r3, [pc, #576]	@ (801994c <tcp_process+0x5a4>)
 801970a:	9300      	str	r3, [sp, #0]
 801970c:	4b90      	ldr	r3, [pc, #576]	@ (8019950 <tcp_process+0x5a8>)
 801970e:	4602      	mov	r2, r0
 8019710:	6878      	ldr	r0, [r7, #4]
 8019712:	f002 fc7f 	bl	801c014 <tcp_rst>
        if (pcb->nrtx < TCP_SYNMAXRTX) {
 8019716:	687b      	ldr	r3, [r7, #4]
 8019718:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 801971c:	2b05      	cmp	r3, #5
 801971e:	f200 8215 	bhi.w	8019b4c <tcp_process+0x7a4>
          pcb->rtime = 0;
 8019722:	687b      	ldr	r3, [r7, #4]
 8019724:	2200      	movs	r2, #0
 8019726:	861a      	strh	r2, [r3, #48]	@ 0x30
          tcp_rexmit_rto(pcb);
 8019728:	6878      	ldr	r0, [r7, #4]
 801972a:	f002 fa4b 	bl	801bbc4 <tcp_rexmit_rto>
      break;
 801972e:	e20d      	b.n	8019b4c <tcp_process+0x7a4>
    case SYN_RCVD:
      if (flags & TCP_ACK) {
 8019730:	4b81      	ldr	r3, [pc, #516]	@ (8019938 <tcp_process+0x590>)
 8019732:	781b      	ldrb	r3, [r3, #0]
 8019734:	f003 0310 	and.w	r3, r3, #16
 8019738:	2b00      	cmp	r3, #0
 801973a:	f000 80a1 	beq.w	8019880 <tcp_process+0x4d8>
        /* expected ACK number? */
        if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 801973e:	4b7f      	ldr	r3, [pc, #508]	@ (801993c <tcp_process+0x594>)
 8019740:	681a      	ldr	r2, [r3, #0]
 8019742:	687b      	ldr	r3, [r7, #4]
 8019744:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8019746:	1ad3      	subs	r3, r2, r3
 8019748:	3b01      	subs	r3, #1
 801974a:	2b00      	cmp	r3, #0
 801974c:	db7e      	blt.n	801984c <tcp_process+0x4a4>
 801974e:	4b7b      	ldr	r3, [pc, #492]	@ (801993c <tcp_process+0x594>)
 8019750:	681a      	ldr	r2, [r3, #0]
 8019752:	687b      	ldr	r3, [r7, #4]
 8019754:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8019756:	1ad3      	subs	r3, r2, r3
 8019758:	2b00      	cmp	r3, #0
 801975a:	dc77      	bgt.n	801984c <tcp_process+0x4a4>
          pcb->state = ESTABLISHED;
 801975c:	687b      	ldr	r3, [r7, #4]
 801975e:	2204      	movs	r2, #4
 8019760:	751a      	strb	r2, [r3, #20]
          LWIP_DEBUGF(TCP_DEBUG, ("TCP connection established %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
          if (pcb->listener == NULL) {
 8019762:	687b      	ldr	r3, [r7, #4]
 8019764:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8019766:	2b00      	cmp	r3, #0
 8019768:	d102      	bne.n	8019770 <tcp_process+0x3c8>
            /* listen pcb might be closed by now */
            err = ERR_VAL;
 801976a:	23fa      	movs	r3, #250	@ 0xfa
 801976c:	76bb      	strb	r3, [r7, #26]
 801976e:	e01d      	b.n	80197ac <tcp_process+0x404>
          } else
#endif /* LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG */
          {
#if LWIP_CALLBACK_API
            LWIP_ASSERT("pcb->listener->accept != NULL", pcb->listener->accept != NULL);
 8019770:	687b      	ldr	r3, [r7, #4]
 8019772:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8019774:	699b      	ldr	r3, [r3, #24]
 8019776:	2b00      	cmp	r3, #0
 8019778:	d106      	bne.n	8019788 <tcp_process+0x3e0>
 801977a:	4b76      	ldr	r3, [pc, #472]	@ (8019954 <tcp_process+0x5ac>)
 801977c:	f44f 726a 	mov.w	r2, #936	@ 0x3a8
 8019780:	4975      	ldr	r1, [pc, #468]	@ (8019958 <tcp_process+0x5b0>)
 8019782:	4876      	ldr	r0, [pc, #472]	@ (801995c <tcp_process+0x5b4>)
 8019784:	f005 f9da 	bl	801eb3c <iprintf>
#endif
            tcp_backlog_accepted(pcb);
            /* Call the accept function. */
            TCP_EVENT_ACCEPT(pcb->listener, pcb, pcb->callback_arg, ERR_OK, err);
 8019788:	687b      	ldr	r3, [r7, #4]
 801978a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 801978c:	699b      	ldr	r3, [r3, #24]
 801978e:	2b00      	cmp	r3, #0
 8019790:	d00a      	beq.n	80197a8 <tcp_process+0x400>
 8019792:	687b      	ldr	r3, [r7, #4]
 8019794:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8019796:	699b      	ldr	r3, [r3, #24]
 8019798:	687a      	ldr	r2, [r7, #4]
 801979a:	6910      	ldr	r0, [r2, #16]
 801979c:	2200      	movs	r2, #0
 801979e:	6879      	ldr	r1, [r7, #4]
 80197a0:	4798      	blx	r3
 80197a2:	4603      	mov	r3, r0
 80197a4:	76bb      	strb	r3, [r7, #26]
 80197a6:	e001      	b.n	80197ac <tcp_process+0x404>
 80197a8:	23f0      	movs	r3, #240	@ 0xf0
 80197aa:	76bb      	strb	r3, [r7, #26]
          }
          if (err != ERR_OK) {
 80197ac:	f997 301a 	ldrsb.w	r3, [r7, #26]
 80197b0:	2b00      	cmp	r3, #0
 80197b2:	d00a      	beq.n	80197ca <tcp_process+0x422>
            /* If the accept function returns with an error, we abort
             * the connection. */
            /* Already aborted? */
            if (err != ERR_ABRT) {
 80197b4:	f997 301a 	ldrsb.w	r3, [r7, #26]
 80197b8:	f113 0f0d 	cmn.w	r3, #13
 80197bc:	d002      	beq.n	80197c4 <tcp_process+0x41c>
              tcp_abort(pcb);
 80197be:	6878      	ldr	r0, [r7, #4]
 80197c0:	f7fd ff8c 	bl	80176dc <tcp_abort>
            }
            return ERR_ABRT;
 80197c4:	f06f 030c 	mvn.w	r3, #12
 80197c8:	e1ce      	b.n	8019b68 <tcp_process+0x7c0>
          }
          /* If there was any data contained within this ACK,
           * we'd better pass it on to the application as well. */
          tcp_receive(pcb);
 80197ca:	6878      	ldr	r0, [r7, #4]
 80197cc:	f000 fae0 	bl	8019d90 <tcp_receive>

          /* Prevent ACK for SYN to generate a sent event */
          if (recv_acked != 0) {
 80197d0:	4b63      	ldr	r3, [pc, #396]	@ (8019960 <tcp_process+0x5b8>)
 80197d2:	881b      	ldrh	r3, [r3, #0]
 80197d4:	2b00      	cmp	r3, #0
 80197d6:	d005      	beq.n	80197e4 <tcp_process+0x43c>
            recv_acked--;
 80197d8:	4b61      	ldr	r3, [pc, #388]	@ (8019960 <tcp_process+0x5b8>)
 80197da:	881b      	ldrh	r3, [r3, #0]
 80197dc:	3b01      	subs	r3, #1
 80197de:	b29a      	uxth	r2, r3
 80197e0:	4b5f      	ldr	r3, [pc, #380]	@ (8019960 <tcp_process+0x5b8>)
 80197e2:	801a      	strh	r2, [r3, #0]
          }

          pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 80197e4:	687b      	ldr	r3, [r7, #4]
 80197e6:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80197e8:	009a      	lsls	r2, r3, #2
 80197ea:	687b      	ldr	r3, [r7, #4]
 80197ec:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80197ee:	005b      	lsls	r3, r3, #1
 80197f0:	f241 111c 	movw	r1, #4380	@ 0x111c
 80197f4:	428b      	cmp	r3, r1
 80197f6:	bf38      	it	cc
 80197f8:	460b      	movcc	r3, r1
 80197fa:	429a      	cmp	r2, r3
 80197fc:	d204      	bcs.n	8019808 <tcp_process+0x460>
 80197fe:	687b      	ldr	r3, [r7, #4]
 8019800:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8019802:	009b      	lsls	r3, r3, #2
 8019804:	b29b      	uxth	r3, r3
 8019806:	e00d      	b.n	8019824 <tcp_process+0x47c>
 8019808:	687b      	ldr	r3, [r7, #4]
 801980a:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 801980c:	005b      	lsls	r3, r3, #1
 801980e:	f241 121c 	movw	r2, #4380	@ 0x111c
 8019812:	4293      	cmp	r3, r2
 8019814:	d904      	bls.n	8019820 <tcp_process+0x478>
 8019816:	687b      	ldr	r3, [r7, #4]
 8019818:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 801981a:	005b      	lsls	r3, r3, #1
 801981c:	b29b      	uxth	r3, r3
 801981e:	e001      	b.n	8019824 <tcp_process+0x47c>
 8019820:	f241 131c 	movw	r3, #4380	@ 0x111c
 8019824:	687a      	ldr	r2, [r7, #4]
 8019826:	f8a2 3048 	strh.w	r3, [r2, #72]	@ 0x48
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SYN_RCVD): cwnd %"TCPWNDSIZE_F
                                       " ssthresh %"TCPWNDSIZE_F"\n",
                                       pcb->cwnd, pcb->ssthresh));

          if (recv_flags & TF_GOT_FIN) {
 801982a:	4b4e      	ldr	r3, [pc, #312]	@ (8019964 <tcp_process+0x5bc>)
 801982c:	781b      	ldrb	r3, [r3, #0]
 801982e:	f003 0320 	and.w	r3, r3, #32
 8019832:	2b00      	cmp	r3, #0
 8019834:	d037      	beq.n	80198a6 <tcp_process+0x4fe>
            tcp_ack_now(pcb);
 8019836:	687b      	ldr	r3, [r7, #4]
 8019838:	8b5b      	ldrh	r3, [r3, #26]
 801983a:	f043 0302 	orr.w	r3, r3, #2
 801983e:	b29a      	uxth	r2, r3
 8019840:	687b      	ldr	r3, [r7, #4]
 8019842:	835a      	strh	r2, [r3, #26]
            pcb->state = CLOSE_WAIT;
 8019844:	687b      	ldr	r3, [r7, #4]
 8019846:	2207      	movs	r2, #7
 8019848:	751a      	strb	r2, [r3, #20]
          if (recv_flags & TF_GOT_FIN) {
 801984a:	e02c      	b.n	80198a6 <tcp_process+0x4fe>
          }
        } else {
          /* incorrect ACK number, send RST */
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 801984c:	4b3b      	ldr	r3, [pc, #236]	@ (801993c <tcp_process+0x594>)
 801984e:	6819      	ldr	r1, [r3, #0]
 8019850:	4b3b      	ldr	r3, [pc, #236]	@ (8019940 <tcp_process+0x598>)
 8019852:	881b      	ldrh	r3, [r3, #0]
 8019854:	461a      	mov	r2, r3
 8019856:	4b3b      	ldr	r3, [pc, #236]	@ (8019944 <tcp_process+0x59c>)
 8019858:	681b      	ldr	r3, [r3, #0]
 801985a:	18d0      	adds	r0, r2, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 801985c:	4b3a      	ldr	r3, [pc, #232]	@ (8019948 <tcp_process+0x5a0>)
 801985e:	681b      	ldr	r3, [r3, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8019860:	885b      	ldrh	r3, [r3, #2]
 8019862:	b29b      	uxth	r3, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 8019864:	4a38      	ldr	r2, [pc, #224]	@ (8019948 <tcp_process+0x5a0>)
 8019866:	6812      	ldr	r2, [r2, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 8019868:	8812      	ldrh	r2, [r2, #0]
 801986a:	b292      	uxth	r2, r2
 801986c:	9202      	str	r2, [sp, #8]
 801986e:	9301      	str	r3, [sp, #4]
 8019870:	4b36      	ldr	r3, [pc, #216]	@ (801994c <tcp_process+0x5a4>)
 8019872:	9300      	str	r3, [sp, #0]
 8019874:	4b36      	ldr	r3, [pc, #216]	@ (8019950 <tcp_process+0x5a8>)
 8019876:	4602      	mov	r2, r0
 8019878:	6878      	ldr	r0, [r7, #4]
 801987a:	f002 fbcb 	bl	801c014 <tcp_rst>
        }
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
        /* Looks like another copy of the SYN - retransmit our SYN-ACK */
        tcp_rexmit(pcb);
      }
      break;
 801987e:	e167      	b.n	8019b50 <tcp_process+0x7a8>
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
 8019880:	4b2d      	ldr	r3, [pc, #180]	@ (8019938 <tcp_process+0x590>)
 8019882:	781b      	ldrb	r3, [r3, #0]
 8019884:	f003 0302 	and.w	r3, r3, #2
 8019888:	2b00      	cmp	r3, #0
 801988a:	f000 8161 	beq.w	8019b50 <tcp_process+0x7a8>
 801988e:	687b      	ldr	r3, [r7, #4]
 8019890:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8019892:	1e5a      	subs	r2, r3, #1
 8019894:	4b2b      	ldr	r3, [pc, #172]	@ (8019944 <tcp_process+0x59c>)
 8019896:	681b      	ldr	r3, [r3, #0]
 8019898:	429a      	cmp	r2, r3
 801989a:	f040 8159 	bne.w	8019b50 <tcp_process+0x7a8>
        tcp_rexmit(pcb);
 801989e:	6878      	ldr	r0, [r7, #4]
 80198a0:	f002 f9b2 	bl	801bc08 <tcp_rexmit>
      break;
 80198a4:	e154      	b.n	8019b50 <tcp_process+0x7a8>
 80198a6:	e153      	b.n	8019b50 <tcp_process+0x7a8>
    case CLOSE_WAIT:
    /* FALLTHROUGH */
    case ESTABLISHED:
      tcp_receive(pcb);
 80198a8:	6878      	ldr	r0, [r7, #4]
 80198aa:	f000 fa71 	bl	8019d90 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) { /* passive close */
 80198ae:	4b2d      	ldr	r3, [pc, #180]	@ (8019964 <tcp_process+0x5bc>)
 80198b0:	781b      	ldrb	r3, [r3, #0]
 80198b2:	f003 0320 	and.w	r3, r3, #32
 80198b6:	2b00      	cmp	r3, #0
 80198b8:	f000 814c 	beq.w	8019b54 <tcp_process+0x7ac>
        tcp_ack_now(pcb);
 80198bc:	687b      	ldr	r3, [r7, #4]
 80198be:	8b5b      	ldrh	r3, [r3, #26]
 80198c0:	f043 0302 	orr.w	r3, r3, #2
 80198c4:	b29a      	uxth	r2, r3
 80198c6:	687b      	ldr	r3, [r7, #4]
 80198c8:	835a      	strh	r2, [r3, #26]
        pcb->state = CLOSE_WAIT;
 80198ca:	687b      	ldr	r3, [r7, #4]
 80198cc:	2207      	movs	r2, #7
 80198ce:	751a      	strb	r2, [r3, #20]
      }
      break;
 80198d0:	e140      	b.n	8019b54 <tcp_process+0x7ac>
    case FIN_WAIT_1:
      tcp_receive(pcb);
 80198d2:	6878      	ldr	r0, [r7, #4]
 80198d4:	f000 fa5c 	bl	8019d90 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 80198d8:	4b22      	ldr	r3, [pc, #136]	@ (8019964 <tcp_process+0x5bc>)
 80198da:	781b      	ldrb	r3, [r3, #0]
 80198dc:	f003 0320 	and.w	r3, r3, #32
 80198e0:	2b00      	cmp	r3, #0
 80198e2:	d071      	beq.n	80199c8 <tcp_process+0x620>
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 80198e4:	4b14      	ldr	r3, [pc, #80]	@ (8019938 <tcp_process+0x590>)
 80198e6:	781b      	ldrb	r3, [r3, #0]
 80198e8:	f003 0310 	and.w	r3, r3, #16
 80198ec:	2b00      	cmp	r3, #0
 80198ee:	d060      	beq.n	80199b2 <tcp_process+0x60a>
 80198f0:	687b      	ldr	r3, [r7, #4]
 80198f2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80198f4:	4b11      	ldr	r3, [pc, #68]	@ (801993c <tcp_process+0x594>)
 80198f6:	681b      	ldr	r3, [r3, #0]
 80198f8:	429a      	cmp	r2, r3
 80198fa:	d15a      	bne.n	80199b2 <tcp_process+0x60a>
            pcb->unsent == NULL) {
 80198fc:	687b      	ldr	r3, [r7, #4]
 80198fe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 8019900:	2b00      	cmp	r3, #0
 8019902:	d156      	bne.n	80199b2 <tcp_process+0x60a>
          LWIP_DEBUGF(TCP_DEBUG,
                      ("TCP connection closed: FIN_WAIT_1 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
          tcp_ack_now(pcb);
 8019904:	687b      	ldr	r3, [r7, #4]
 8019906:	8b5b      	ldrh	r3, [r3, #26]
 8019908:	f043 0302 	orr.w	r3, r3, #2
 801990c:	b29a      	uxth	r2, r3
 801990e:	687b      	ldr	r3, [r7, #4]
 8019910:	835a      	strh	r2, [r3, #26]
          tcp_pcb_purge(pcb);
 8019912:	6878      	ldr	r0, [r7, #4]
 8019914:	f7fe fdbc 	bl	8018490 <tcp_pcb_purge>
          TCP_RMV_ACTIVE(pcb);
 8019918:	4b13      	ldr	r3, [pc, #76]	@ (8019968 <tcp_process+0x5c0>)
 801991a:	681b      	ldr	r3, [r3, #0]
 801991c:	687a      	ldr	r2, [r7, #4]
 801991e:	429a      	cmp	r2, r3
 8019920:	d105      	bne.n	801992e <tcp_process+0x586>
 8019922:	4b11      	ldr	r3, [pc, #68]	@ (8019968 <tcp_process+0x5c0>)
 8019924:	681b      	ldr	r3, [r3, #0]
 8019926:	68db      	ldr	r3, [r3, #12]
 8019928:	4a0f      	ldr	r2, [pc, #60]	@ (8019968 <tcp_process+0x5c0>)
 801992a:	6013      	str	r3, [r2, #0]
 801992c:	e02e      	b.n	801998c <tcp_process+0x5e4>
 801992e:	4b0e      	ldr	r3, [pc, #56]	@ (8019968 <tcp_process+0x5c0>)
 8019930:	681b      	ldr	r3, [r3, #0]
 8019932:	617b      	str	r3, [r7, #20]
 8019934:	e027      	b.n	8019986 <tcp_process+0x5de>
 8019936:	bf00      	nop
 8019938:	2401ca78 	.word	0x2401ca78
 801993c:	2401ca70 	.word	0x2401ca70
 8019940:	2401ca76 	.word	0x2401ca76
 8019944:	2401ca6c 	.word	0x2401ca6c
 8019948:	2401ca5c 	.word	0x2401ca5c
 801994c:	24019930 	.word	0x24019930
 8019950:	24019934 	.word	0x24019934
 8019954:	08024330 	.word	0x08024330
 8019958:	080245f4 	.word	0x080245f4
 801995c:	080243a0 	.word	0x080243a0
 8019960:	2401ca74 	.word	0x2401ca74
 8019964:	2401ca79 	.word	0x2401ca79
 8019968:	2401ca40 	.word	0x2401ca40
 801996c:	697b      	ldr	r3, [r7, #20]
 801996e:	68db      	ldr	r3, [r3, #12]
 8019970:	687a      	ldr	r2, [r7, #4]
 8019972:	429a      	cmp	r2, r3
 8019974:	d104      	bne.n	8019980 <tcp_process+0x5d8>
 8019976:	687b      	ldr	r3, [r7, #4]
 8019978:	68da      	ldr	r2, [r3, #12]
 801997a:	697b      	ldr	r3, [r7, #20]
 801997c:	60da      	str	r2, [r3, #12]
 801997e:	e005      	b.n	801998c <tcp_process+0x5e4>
 8019980:	697b      	ldr	r3, [r7, #20]
 8019982:	68db      	ldr	r3, [r3, #12]
 8019984:	617b      	str	r3, [r7, #20]
 8019986:	697b      	ldr	r3, [r7, #20]
 8019988:	2b00      	cmp	r3, #0
 801998a:	d1ef      	bne.n	801996c <tcp_process+0x5c4>
 801998c:	687b      	ldr	r3, [r7, #4]
 801998e:	2200      	movs	r2, #0
 8019990:	60da      	str	r2, [r3, #12]
 8019992:	4b77      	ldr	r3, [pc, #476]	@ (8019b70 <tcp_process+0x7c8>)
 8019994:	2201      	movs	r2, #1
 8019996:	701a      	strb	r2, [r3, #0]
          pcb->state = TIME_WAIT;
 8019998:	687b      	ldr	r3, [r7, #4]
 801999a:	220a      	movs	r2, #10
 801999c:	751a      	strb	r2, [r3, #20]
          TCP_REG(&tcp_tw_pcbs, pcb);
 801999e:	4b75      	ldr	r3, [pc, #468]	@ (8019b74 <tcp_process+0x7cc>)
 80199a0:	681a      	ldr	r2, [r3, #0]
 80199a2:	687b      	ldr	r3, [r7, #4]
 80199a4:	60da      	str	r2, [r3, #12]
 80199a6:	4a73      	ldr	r2, [pc, #460]	@ (8019b74 <tcp_process+0x7cc>)
 80199a8:	687b      	ldr	r3, [r7, #4]
 80199aa:	6013      	str	r3, [r2, #0]
 80199ac:	f002 fe96 	bl	801c6dc <tcp_timer_needed>
        }
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
                 pcb->unsent == NULL) {
        pcb->state = FIN_WAIT_2;
      }
      break;
 80199b0:	e0d2      	b.n	8019b58 <tcp_process+0x7b0>
          tcp_ack_now(pcb);
 80199b2:	687b      	ldr	r3, [r7, #4]
 80199b4:	8b5b      	ldrh	r3, [r3, #26]
 80199b6:	f043 0302 	orr.w	r3, r3, #2
 80199ba:	b29a      	uxth	r2, r3
 80199bc:	687b      	ldr	r3, [r7, #4]
 80199be:	835a      	strh	r2, [r3, #26]
          pcb->state = CLOSING;
 80199c0:	687b      	ldr	r3, [r7, #4]
 80199c2:	2208      	movs	r2, #8
 80199c4:	751a      	strb	r2, [r3, #20]
      break;
 80199c6:	e0c7      	b.n	8019b58 <tcp_process+0x7b0>
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 80199c8:	4b6b      	ldr	r3, [pc, #428]	@ (8019b78 <tcp_process+0x7d0>)
 80199ca:	781b      	ldrb	r3, [r3, #0]
 80199cc:	f003 0310 	and.w	r3, r3, #16
 80199d0:	2b00      	cmp	r3, #0
 80199d2:	f000 80c1 	beq.w	8019b58 <tcp_process+0x7b0>
 80199d6:	687b      	ldr	r3, [r7, #4]
 80199d8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80199da:	4b68      	ldr	r3, [pc, #416]	@ (8019b7c <tcp_process+0x7d4>)
 80199dc:	681b      	ldr	r3, [r3, #0]
 80199de:	429a      	cmp	r2, r3
 80199e0:	f040 80ba 	bne.w	8019b58 <tcp_process+0x7b0>
                 pcb->unsent == NULL) {
 80199e4:	687b      	ldr	r3, [r7, #4]
 80199e6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 80199e8:	2b00      	cmp	r3, #0
 80199ea:	f040 80b5 	bne.w	8019b58 <tcp_process+0x7b0>
        pcb->state = FIN_WAIT_2;
 80199ee:	687b      	ldr	r3, [r7, #4]
 80199f0:	2206      	movs	r2, #6
 80199f2:	751a      	strb	r2, [r3, #20]
      break;
 80199f4:	e0b0      	b.n	8019b58 <tcp_process+0x7b0>
    case FIN_WAIT_2:
      tcp_receive(pcb);
 80199f6:	6878      	ldr	r0, [r7, #4]
 80199f8:	f000 f9ca 	bl	8019d90 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 80199fc:	4b60      	ldr	r3, [pc, #384]	@ (8019b80 <tcp_process+0x7d8>)
 80199fe:	781b      	ldrb	r3, [r3, #0]
 8019a00:	f003 0320 	and.w	r3, r3, #32
 8019a04:	2b00      	cmp	r3, #0
 8019a06:	f000 80a9 	beq.w	8019b5c <tcp_process+0x7b4>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: FIN_WAIT_2 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_ack_now(pcb);
 8019a0a:	687b      	ldr	r3, [r7, #4]
 8019a0c:	8b5b      	ldrh	r3, [r3, #26]
 8019a0e:	f043 0302 	orr.w	r3, r3, #2
 8019a12:	b29a      	uxth	r2, r3
 8019a14:	687b      	ldr	r3, [r7, #4]
 8019a16:	835a      	strh	r2, [r3, #26]
        tcp_pcb_purge(pcb);
 8019a18:	6878      	ldr	r0, [r7, #4]
 8019a1a:	f7fe fd39 	bl	8018490 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 8019a1e:	4b59      	ldr	r3, [pc, #356]	@ (8019b84 <tcp_process+0x7dc>)
 8019a20:	681b      	ldr	r3, [r3, #0]
 8019a22:	687a      	ldr	r2, [r7, #4]
 8019a24:	429a      	cmp	r2, r3
 8019a26:	d105      	bne.n	8019a34 <tcp_process+0x68c>
 8019a28:	4b56      	ldr	r3, [pc, #344]	@ (8019b84 <tcp_process+0x7dc>)
 8019a2a:	681b      	ldr	r3, [r3, #0]
 8019a2c:	68db      	ldr	r3, [r3, #12]
 8019a2e:	4a55      	ldr	r2, [pc, #340]	@ (8019b84 <tcp_process+0x7dc>)
 8019a30:	6013      	str	r3, [r2, #0]
 8019a32:	e013      	b.n	8019a5c <tcp_process+0x6b4>
 8019a34:	4b53      	ldr	r3, [pc, #332]	@ (8019b84 <tcp_process+0x7dc>)
 8019a36:	681b      	ldr	r3, [r3, #0]
 8019a38:	613b      	str	r3, [r7, #16]
 8019a3a:	e00c      	b.n	8019a56 <tcp_process+0x6ae>
 8019a3c:	693b      	ldr	r3, [r7, #16]
 8019a3e:	68db      	ldr	r3, [r3, #12]
 8019a40:	687a      	ldr	r2, [r7, #4]
 8019a42:	429a      	cmp	r2, r3
 8019a44:	d104      	bne.n	8019a50 <tcp_process+0x6a8>
 8019a46:	687b      	ldr	r3, [r7, #4]
 8019a48:	68da      	ldr	r2, [r3, #12]
 8019a4a:	693b      	ldr	r3, [r7, #16]
 8019a4c:	60da      	str	r2, [r3, #12]
 8019a4e:	e005      	b.n	8019a5c <tcp_process+0x6b4>
 8019a50:	693b      	ldr	r3, [r7, #16]
 8019a52:	68db      	ldr	r3, [r3, #12]
 8019a54:	613b      	str	r3, [r7, #16]
 8019a56:	693b      	ldr	r3, [r7, #16]
 8019a58:	2b00      	cmp	r3, #0
 8019a5a:	d1ef      	bne.n	8019a3c <tcp_process+0x694>
 8019a5c:	687b      	ldr	r3, [r7, #4]
 8019a5e:	2200      	movs	r2, #0
 8019a60:	60da      	str	r2, [r3, #12]
 8019a62:	4b43      	ldr	r3, [pc, #268]	@ (8019b70 <tcp_process+0x7c8>)
 8019a64:	2201      	movs	r2, #1
 8019a66:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 8019a68:	687b      	ldr	r3, [r7, #4]
 8019a6a:	220a      	movs	r2, #10
 8019a6c:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 8019a6e:	4b41      	ldr	r3, [pc, #260]	@ (8019b74 <tcp_process+0x7cc>)
 8019a70:	681a      	ldr	r2, [r3, #0]
 8019a72:	687b      	ldr	r3, [r7, #4]
 8019a74:	60da      	str	r2, [r3, #12]
 8019a76:	4a3f      	ldr	r2, [pc, #252]	@ (8019b74 <tcp_process+0x7cc>)
 8019a78:	687b      	ldr	r3, [r7, #4]
 8019a7a:	6013      	str	r3, [r2, #0]
 8019a7c:	f002 fe2e 	bl	801c6dc <tcp_timer_needed>
      }
      break;
 8019a80:	e06c      	b.n	8019b5c <tcp_process+0x7b4>
    case CLOSING:
      tcp_receive(pcb);
 8019a82:	6878      	ldr	r0, [r7, #4]
 8019a84:	f000 f984 	bl	8019d90 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 8019a88:	4b3b      	ldr	r3, [pc, #236]	@ (8019b78 <tcp_process+0x7d0>)
 8019a8a:	781b      	ldrb	r3, [r3, #0]
 8019a8c:	f003 0310 	and.w	r3, r3, #16
 8019a90:	2b00      	cmp	r3, #0
 8019a92:	d065      	beq.n	8019b60 <tcp_process+0x7b8>
 8019a94:	687b      	ldr	r3, [r7, #4]
 8019a96:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8019a98:	4b38      	ldr	r3, [pc, #224]	@ (8019b7c <tcp_process+0x7d4>)
 8019a9a:	681b      	ldr	r3, [r3, #0]
 8019a9c:	429a      	cmp	r2, r3
 8019a9e:	d15f      	bne.n	8019b60 <tcp_process+0x7b8>
 8019aa0:	687b      	ldr	r3, [r7, #4]
 8019aa2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8019aa4:	2b00      	cmp	r3, #0
 8019aa6:	d15b      	bne.n	8019b60 <tcp_process+0x7b8>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: CLOSING %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_pcb_purge(pcb);
 8019aa8:	6878      	ldr	r0, [r7, #4]
 8019aaa:	f7fe fcf1 	bl	8018490 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 8019aae:	4b35      	ldr	r3, [pc, #212]	@ (8019b84 <tcp_process+0x7dc>)
 8019ab0:	681b      	ldr	r3, [r3, #0]
 8019ab2:	687a      	ldr	r2, [r7, #4]
 8019ab4:	429a      	cmp	r2, r3
 8019ab6:	d105      	bne.n	8019ac4 <tcp_process+0x71c>
 8019ab8:	4b32      	ldr	r3, [pc, #200]	@ (8019b84 <tcp_process+0x7dc>)
 8019aba:	681b      	ldr	r3, [r3, #0]
 8019abc:	68db      	ldr	r3, [r3, #12]
 8019abe:	4a31      	ldr	r2, [pc, #196]	@ (8019b84 <tcp_process+0x7dc>)
 8019ac0:	6013      	str	r3, [r2, #0]
 8019ac2:	e013      	b.n	8019aec <tcp_process+0x744>
 8019ac4:	4b2f      	ldr	r3, [pc, #188]	@ (8019b84 <tcp_process+0x7dc>)
 8019ac6:	681b      	ldr	r3, [r3, #0]
 8019ac8:	60fb      	str	r3, [r7, #12]
 8019aca:	e00c      	b.n	8019ae6 <tcp_process+0x73e>
 8019acc:	68fb      	ldr	r3, [r7, #12]
 8019ace:	68db      	ldr	r3, [r3, #12]
 8019ad0:	687a      	ldr	r2, [r7, #4]
 8019ad2:	429a      	cmp	r2, r3
 8019ad4:	d104      	bne.n	8019ae0 <tcp_process+0x738>
 8019ad6:	687b      	ldr	r3, [r7, #4]
 8019ad8:	68da      	ldr	r2, [r3, #12]
 8019ada:	68fb      	ldr	r3, [r7, #12]
 8019adc:	60da      	str	r2, [r3, #12]
 8019ade:	e005      	b.n	8019aec <tcp_process+0x744>
 8019ae0:	68fb      	ldr	r3, [r7, #12]
 8019ae2:	68db      	ldr	r3, [r3, #12]
 8019ae4:	60fb      	str	r3, [r7, #12]
 8019ae6:	68fb      	ldr	r3, [r7, #12]
 8019ae8:	2b00      	cmp	r3, #0
 8019aea:	d1ef      	bne.n	8019acc <tcp_process+0x724>
 8019aec:	687b      	ldr	r3, [r7, #4]
 8019aee:	2200      	movs	r2, #0
 8019af0:	60da      	str	r2, [r3, #12]
 8019af2:	4b1f      	ldr	r3, [pc, #124]	@ (8019b70 <tcp_process+0x7c8>)
 8019af4:	2201      	movs	r2, #1
 8019af6:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 8019af8:	687b      	ldr	r3, [r7, #4]
 8019afa:	220a      	movs	r2, #10
 8019afc:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 8019afe:	4b1d      	ldr	r3, [pc, #116]	@ (8019b74 <tcp_process+0x7cc>)
 8019b00:	681a      	ldr	r2, [r3, #0]
 8019b02:	687b      	ldr	r3, [r7, #4]
 8019b04:	60da      	str	r2, [r3, #12]
 8019b06:	4a1b      	ldr	r2, [pc, #108]	@ (8019b74 <tcp_process+0x7cc>)
 8019b08:	687b      	ldr	r3, [r7, #4]
 8019b0a:	6013      	str	r3, [r2, #0]
 8019b0c:	f002 fde6 	bl	801c6dc <tcp_timer_needed>
      }
      break;
 8019b10:	e026      	b.n	8019b60 <tcp_process+0x7b8>
    case LAST_ACK:
      tcp_receive(pcb);
 8019b12:	6878      	ldr	r0, [r7, #4]
 8019b14:	f000 f93c 	bl	8019d90 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 8019b18:	4b17      	ldr	r3, [pc, #92]	@ (8019b78 <tcp_process+0x7d0>)
 8019b1a:	781b      	ldrb	r3, [r3, #0]
 8019b1c:	f003 0310 	and.w	r3, r3, #16
 8019b20:	2b00      	cmp	r3, #0
 8019b22:	d01f      	beq.n	8019b64 <tcp_process+0x7bc>
 8019b24:	687b      	ldr	r3, [r7, #4]
 8019b26:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8019b28:	4b14      	ldr	r3, [pc, #80]	@ (8019b7c <tcp_process+0x7d4>)
 8019b2a:	681b      	ldr	r3, [r3, #0]
 8019b2c:	429a      	cmp	r2, r3
 8019b2e:	d119      	bne.n	8019b64 <tcp_process+0x7bc>
 8019b30:	687b      	ldr	r3, [r7, #4]
 8019b32:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8019b34:	2b00      	cmp	r3, #0
 8019b36:	d115      	bne.n	8019b64 <tcp_process+0x7bc>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: LAST_ACK %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        /* bugfix #21699: don't set pcb->state to CLOSED here or we risk leaking segments */
        recv_flags |= TF_CLOSED;
 8019b38:	4b11      	ldr	r3, [pc, #68]	@ (8019b80 <tcp_process+0x7d8>)
 8019b3a:	781b      	ldrb	r3, [r3, #0]
 8019b3c:	f043 0310 	orr.w	r3, r3, #16
 8019b40:	b2da      	uxtb	r2, r3
 8019b42:	4b0f      	ldr	r3, [pc, #60]	@ (8019b80 <tcp_process+0x7d8>)
 8019b44:	701a      	strb	r2, [r3, #0]
      }
      break;
 8019b46:	e00d      	b.n	8019b64 <tcp_process+0x7bc>
    default:
      break;
 8019b48:	bf00      	nop
 8019b4a:	e00c      	b.n	8019b66 <tcp_process+0x7be>
      break;
 8019b4c:	bf00      	nop
 8019b4e:	e00a      	b.n	8019b66 <tcp_process+0x7be>
      break;
 8019b50:	bf00      	nop
 8019b52:	e008      	b.n	8019b66 <tcp_process+0x7be>
      break;
 8019b54:	bf00      	nop
 8019b56:	e006      	b.n	8019b66 <tcp_process+0x7be>
      break;
 8019b58:	bf00      	nop
 8019b5a:	e004      	b.n	8019b66 <tcp_process+0x7be>
      break;
 8019b5c:	bf00      	nop
 8019b5e:	e002      	b.n	8019b66 <tcp_process+0x7be>
      break;
 8019b60:	bf00      	nop
 8019b62:	e000      	b.n	8019b66 <tcp_process+0x7be>
      break;
 8019b64:	bf00      	nop
  }
  return ERR_OK;
 8019b66:	2300      	movs	r3, #0
}
 8019b68:	4618      	mov	r0, r3
 8019b6a:	3724      	adds	r7, #36	@ 0x24
 8019b6c:	46bd      	mov	sp, r7
 8019b6e:	bd90      	pop	{r4, r7, pc}
 8019b70:	2401ca48 	.word	0x2401ca48
 8019b74:	2401ca44 	.word	0x2401ca44
 8019b78:	2401ca78 	.word	0x2401ca78
 8019b7c:	2401ca70 	.word	0x2401ca70
 8019b80:	2401ca79 	.word	0x2401ca79
 8019b84:	2401ca40 	.word	0x2401ca40

08019b88 <tcp_oos_insert_segment>:
 *
 * Called from tcp_receive()
 */
static void
tcp_oos_insert_segment(struct tcp_seg *cseg, struct tcp_seg *next)
{
 8019b88:	b590      	push	{r4, r7, lr}
 8019b8a:	b085      	sub	sp, #20
 8019b8c:	af00      	add	r7, sp, #0
 8019b8e:	6078      	str	r0, [r7, #4]
 8019b90:	6039      	str	r1, [r7, #0]
  struct tcp_seg *old_seg;

  LWIP_ASSERT("tcp_oos_insert_segment: invalid cseg", cseg != NULL);
 8019b92:	687b      	ldr	r3, [r7, #4]
 8019b94:	2b00      	cmp	r3, #0
 8019b96:	d106      	bne.n	8019ba6 <tcp_oos_insert_segment+0x1e>
 8019b98:	4b3b      	ldr	r3, [pc, #236]	@ (8019c88 <tcp_oos_insert_segment+0x100>)
 8019b9a:	f240 421f 	movw	r2, #1055	@ 0x41f
 8019b9e:	493b      	ldr	r1, [pc, #236]	@ (8019c8c <tcp_oos_insert_segment+0x104>)
 8019ba0:	483b      	ldr	r0, [pc, #236]	@ (8019c90 <tcp_oos_insert_segment+0x108>)
 8019ba2:	f004 ffcb 	bl	801eb3c <iprintf>

  if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 8019ba6:	687b      	ldr	r3, [r7, #4]
 8019ba8:	68db      	ldr	r3, [r3, #12]
 8019baa:	899b      	ldrh	r3, [r3, #12]
 8019bac:	b29b      	uxth	r3, r3
 8019bae:	4618      	mov	r0, r3
 8019bb0:	f7f9 f83c 	bl	8012c2c <lwip_htons>
 8019bb4:	4603      	mov	r3, r0
 8019bb6:	b2db      	uxtb	r3, r3
 8019bb8:	f003 0301 	and.w	r3, r3, #1
 8019bbc:	2b00      	cmp	r3, #0
 8019bbe:	d028      	beq.n	8019c12 <tcp_oos_insert_segment+0x8a>
    /* received segment overlaps all following segments */
    tcp_segs_free(next);
 8019bc0:	6838      	ldr	r0, [r7, #0]
 8019bc2:	f7fe fa63 	bl	801808c <tcp_segs_free>
    next = NULL;
 8019bc6:	2300      	movs	r3, #0
 8019bc8:	603b      	str	r3, [r7, #0]
 8019bca:	e056      	b.n	8019c7a <tcp_oos_insert_segment+0xf2>
       oos queue may have segments with FIN flag */
    while (next &&
           TCP_SEQ_GEQ((seqno + cseg->len),
                       (next->tcphdr->seqno + next->len))) {
      /* cseg with FIN already processed */
      if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 8019bcc:	683b      	ldr	r3, [r7, #0]
 8019bce:	68db      	ldr	r3, [r3, #12]
 8019bd0:	899b      	ldrh	r3, [r3, #12]
 8019bd2:	b29b      	uxth	r3, r3
 8019bd4:	4618      	mov	r0, r3
 8019bd6:	f7f9 f829 	bl	8012c2c <lwip_htons>
 8019bda:	4603      	mov	r3, r0
 8019bdc:	b2db      	uxtb	r3, r3
 8019bde:	f003 0301 	and.w	r3, r3, #1
 8019be2:	2b00      	cmp	r3, #0
 8019be4:	d00d      	beq.n	8019c02 <tcp_oos_insert_segment+0x7a>
        TCPH_SET_FLAG(cseg->tcphdr, TCP_FIN);
 8019be6:	687b      	ldr	r3, [r7, #4]
 8019be8:	68db      	ldr	r3, [r3, #12]
 8019bea:	899b      	ldrh	r3, [r3, #12]
 8019bec:	b29c      	uxth	r4, r3
 8019bee:	2001      	movs	r0, #1
 8019bf0:	f7f9 f81c 	bl	8012c2c <lwip_htons>
 8019bf4:	4603      	mov	r3, r0
 8019bf6:	461a      	mov	r2, r3
 8019bf8:	687b      	ldr	r3, [r7, #4]
 8019bfa:	68db      	ldr	r3, [r3, #12]
 8019bfc:	4322      	orrs	r2, r4
 8019bfe:	b292      	uxth	r2, r2
 8019c00:	819a      	strh	r2, [r3, #12]
      }
      old_seg = next;
 8019c02:	683b      	ldr	r3, [r7, #0]
 8019c04:	60fb      	str	r3, [r7, #12]
      next = next->next;
 8019c06:	683b      	ldr	r3, [r7, #0]
 8019c08:	681b      	ldr	r3, [r3, #0]
 8019c0a:	603b      	str	r3, [r7, #0]
      tcp_seg_free(old_seg);
 8019c0c:	68f8      	ldr	r0, [r7, #12]
 8019c0e:	f7fe fa52 	bl	80180b6 <tcp_seg_free>
    while (next &&
 8019c12:	683b      	ldr	r3, [r7, #0]
 8019c14:	2b00      	cmp	r3, #0
 8019c16:	d00e      	beq.n	8019c36 <tcp_oos_insert_segment+0xae>
           TCP_SEQ_GEQ((seqno + cseg->len),
 8019c18:	687b      	ldr	r3, [r7, #4]
 8019c1a:	891b      	ldrh	r3, [r3, #8]
 8019c1c:	461a      	mov	r2, r3
 8019c1e:	4b1d      	ldr	r3, [pc, #116]	@ (8019c94 <tcp_oos_insert_segment+0x10c>)
 8019c20:	681b      	ldr	r3, [r3, #0]
 8019c22:	441a      	add	r2, r3
 8019c24:	683b      	ldr	r3, [r7, #0]
 8019c26:	68db      	ldr	r3, [r3, #12]
 8019c28:	685b      	ldr	r3, [r3, #4]
 8019c2a:	6839      	ldr	r1, [r7, #0]
 8019c2c:	8909      	ldrh	r1, [r1, #8]
 8019c2e:	440b      	add	r3, r1
 8019c30:	1ad3      	subs	r3, r2, r3
    while (next &&
 8019c32:	2b00      	cmp	r3, #0
 8019c34:	daca      	bge.n	8019bcc <tcp_oos_insert_segment+0x44>
    }
    if (next &&
 8019c36:	683b      	ldr	r3, [r7, #0]
 8019c38:	2b00      	cmp	r3, #0
 8019c3a:	d01e      	beq.n	8019c7a <tcp_oos_insert_segment+0xf2>
        TCP_SEQ_GT(seqno + cseg->len, next->tcphdr->seqno)) {
 8019c3c:	687b      	ldr	r3, [r7, #4]
 8019c3e:	891b      	ldrh	r3, [r3, #8]
 8019c40:	461a      	mov	r2, r3
 8019c42:	4b14      	ldr	r3, [pc, #80]	@ (8019c94 <tcp_oos_insert_segment+0x10c>)
 8019c44:	681b      	ldr	r3, [r3, #0]
 8019c46:	441a      	add	r2, r3
 8019c48:	683b      	ldr	r3, [r7, #0]
 8019c4a:	68db      	ldr	r3, [r3, #12]
 8019c4c:	685b      	ldr	r3, [r3, #4]
 8019c4e:	1ad3      	subs	r3, r2, r3
    if (next &&
 8019c50:	2b00      	cmp	r3, #0
 8019c52:	dd12      	ble.n	8019c7a <tcp_oos_insert_segment+0xf2>
      /* We need to trim the incoming segment. */
      cseg->len = (u16_t)(next->tcphdr->seqno - seqno);
 8019c54:	683b      	ldr	r3, [r7, #0]
 8019c56:	68db      	ldr	r3, [r3, #12]
 8019c58:	685b      	ldr	r3, [r3, #4]
 8019c5a:	b29a      	uxth	r2, r3
 8019c5c:	4b0d      	ldr	r3, [pc, #52]	@ (8019c94 <tcp_oos_insert_segment+0x10c>)
 8019c5e:	681b      	ldr	r3, [r3, #0]
 8019c60:	b29b      	uxth	r3, r3
 8019c62:	1ad3      	subs	r3, r2, r3
 8019c64:	b29a      	uxth	r2, r3
 8019c66:	687b      	ldr	r3, [r7, #4]
 8019c68:	811a      	strh	r2, [r3, #8]
      pbuf_realloc(cseg->p, cseg->len);
 8019c6a:	687b      	ldr	r3, [r7, #4]
 8019c6c:	685a      	ldr	r2, [r3, #4]
 8019c6e:	687b      	ldr	r3, [r7, #4]
 8019c70:	891b      	ldrh	r3, [r3, #8]
 8019c72:	4619      	mov	r1, r3
 8019c74:	4610      	mov	r0, r2
 8019c76:	f7fc fd25 	bl	80166c4 <pbuf_realloc>
    }
  }
  cseg->next = next;
 8019c7a:	687b      	ldr	r3, [r7, #4]
 8019c7c:	683a      	ldr	r2, [r7, #0]
 8019c7e:	601a      	str	r2, [r3, #0]
}
 8019c80:	bf00      	nop
 8019c82:	3714      	adds	r7, #20
 8019c84:	46bd      	mov	sp, r7
 8019c86:	bd90      	pop	{r4, r7, pc}
 8019c88:	08024330 	.word	0x08024330
 8019c8c:	08024614 	.word	0x08024614
 8019c90:	080243a0 	.word	0x080243a0
 8019c94:	2401ca6c 	.word	0x2401ca6c

08019c98 <tcp_free_acked_segments>:

/** Remove segments from a list if the incoming ACK acknowledges them */
static struct tcp_seg *
tcp_free_acked_segments(struct tcp_pcb *pcb, struct tcp_seg *seg_list, const char *dbg_list_name,
                        struct tcp_seg *dbg_other_seg_list)
{
 8019c98:	b5b0      	push	{r4, r5, r7, lr}
 8019c9a:	b086      	sub	sp, #24
 8019c9c:	af00      	add	r7, sp, #0
 8019c9e:	60f8      	str	r0, [r7, #12]
 8019ca0:	60b9      	str	r1, [r7, #8]
 8019ca2:	607a      	str	r2, [r7, #4]
 8019ca4:	603b      	str	r3, [r7, #0]
  u16_t clen;

  LWIP_UNUSED_ARG(dbg_list_name);
  LWIP_UNUSED_ARG(dbg_other_seg_list);

  while (seg_list != NULL &&
 8019ca6:	e03e      	b.n	8019d26 <tcp_free_acked_segments+0x8e>
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: removing %"U32_F":%"U32_F" from pcb->%s\n",
                                  lwip_ntohl(seg_list->tcphdr->seqno),
                                  lwip_ntohl(seg_list->tcphdr->seqno) + TCP_TCPLEN(seg_list),
                                  dbg_list_name));

    next = seg_list;
 8019ca8:	68bb      	ldr	r3, [r7, #8]
 8019caa:	617b      	str	r3, [r7, #20]
    seg_list = seg_list->next;
 8019cac:	68bb      	ldr	r3, [r7, #8]
 8019cae:	681b      	ldr	r3, [r3, #0]
 8019cb0:	60bb      	str	r3, [r7, #8]

    clen = pbuf_clen(next->p);
 8019cb2:	697b      	ldr	r3, [r7, #20]
 8019cb4:	685b      	ldr	r3, [r3, #4]
 8019cb6:	4618      	mov	r0, r3
 8019cb8:	f7fc ff18 	bl	8016aec <pbuf_clen>
 8019cbc:	4603      	mov	r3, r0
 8019cbe:	827b      	strh	r3, [r7, #18]
    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_receive: queuelen %"TCPWNDSIZE_F" ... ",
                                 (tcpwnd_size_t)pcb->snd_queuelen));
    LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= clen));
 8019cc0:	68fb      	ldr	r3, [r7, #12]
 8019cc2:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8019cc6:	8a7a      	ldrh	r2, [r7, #18]
 8019cc8:	429a      	cmp	r2, r3
 8019cca:	d906      	bls.n	8019cda <tcp_free_acked_segments+0x42>
 8019ccc:	4b2a      	ldr	r3, [pc, #168]	@ (8019d78 <tcp_free_acked_segments+0xe0>)
 8019cce:	f240 4257 	movw	r2, #1111	@ 0x457
 8019cd2:	492a      	ldr	r1, [pc, #168]	@ (8019d7c <tcp_free_acked_segments+0xe4>)
 8019cd4:	482a      	ldr	r0, [pc, #168]	@ (8019d80 <tcp_free_acked_segments+0xe8>)
 8019cd6:	f004 ff31 	bl	801eb3c <iprintf>

    pcb->snd_queuelen = (u16_t)(pcb->snd_queuelen - clen);
 8019cda:	68fb      	ldr	r3, [r7, #12]
 8019cdc:	f8b3 2066 	ldrh.w	r2, [r3, #102]	@ 0x66
 8019ce0:	8a7b      	ldrh	r3, [r7, #18]
 8019ce2:	1ad3      	subs	r3, r2, r3
 8019ce4:	b29a      	uxth	r2, r3
 8019ce6:	68fb      	ldr	r3, [r7, #12]
 8019ce8:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
    recv_acked = (tcpwnd_size_t)(recv_acked + next->len);
 8019cec:	697b      	ldr	r3, [r7, #20]
 8019cee:	891a      	ldrh	r2, [r3, #8]
 8019cf0:	4b24      	ldr	r3, [pc, #144]	@ (8019d84 <tcp_free_acked_segments+0xec>)
 8019cf2:	881b      	ldrh	r3, [r3, #0]
 8019cf4:	4413      	add	r3, r2
 8019cf6:	b29a      	uxth	r2, r3
 8019cf8:	4b22      	ldr	r3, [pc, #136]	@ (8019d84 <tcp_free_acked_segments+0xec>)
 8019cfa:	801a      	strh	r2, [r3, #0]
    tcp_seg_free(next);
 8019cfc:	6978      	ldr	r0, [r7, #20]
 8019cfe:	f7fe f9da 	bl	80180b6 <tcp_seg_free>

    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("%"TCPWNDSIZE_F" (after freeing %s)\n",
                                 (tcpwnd_size_t)pcb->snd_queuelen,
                                 dbg_list_name));
    if (pcb->snd_queuelen != 0) {
 8019d02:	68fb      	ldr	r3, [r7, #12]
 8019d04:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8019d08:	2b00      	cmp	r3, #0
 8019d0a:	d00c      	beq.n	8019d26 <tcp_free_acked_segments+0x8e>
      LWIP_ASSERT("tcp_receive: valid queue length",
 8019d0c:	68bb      	ldr	r3, [r7, #8]
 8019d0e:	2b00      	cmp	r3, #0
 8019d10:	d109      	bne.n	8019d26 <tcp_free_acked_segments+0x8e>
 8019d12:	683b      	ldr	r3, [r7, #0]
 8019d14:	2b00      	cmp	r3, #0
 8019d16:	d106      	bne.n	8019d26 <tcp_free_acked_segments+0x8e>
 8019d18:	4b17      	ldr	r3, [pc, #92]	@ (8019d78 <tcp_free_acked_segments+0xe0>)
 8019d1a:	f240 4261 	movw	r2, #1121	@ 0x461
 8019d1e:	491a      	ldr	r1, [pc, #104]	@ (8019d88 <tcp_free_acked_segments+0xf0>)
 8019d20:	4817      	ldr	r0, [pc, #92]	@ (8019d80 <tcp_free_acked_segments+0xe8>)
 8019d22:	f004 ff0b 	bl	801eb3c <iprintf>
  while (seg_list != NULL &&
 8019d26:	68bb      	ldr	r3, [r7, #8]
 8019d28:	2b00      	cmp	r3, #0
 8019d2a:	d020      	beq.n	8019d6e <tcp_free_acked_segments+0xd6>
         TCP_SEQ_LEQ(lwip_ntohl(seg_list->tcphdr->seqno) +
 8019d2c:	68bb      	ldr	r3, [r7, #8]
 8019d2e:	68db      	ldr	r3, [r3, #12]
 8019d30:	685b      	ldr	r3, [r3, #4]
 8019d32:	4618      	mov	r0, r3
 8019d34:	f7f8 ff90 	bl	8012c58 <lwip_htonl>
 8019d38:	4604      	mov	r4, r0
 8019d3a:	68bb      	ldr	r3, [r7, #8]
 8019d3c:	891b      	ldrh	r3, [r3, #8]
 8019d3e:	461d      	mov	r5, r3
 8019d40:	68bb      	ldr	r3, [r7, #8]
 8019d42:	68db      	ldr	r3, [r3, #12]
 8019d44:	899b      	ldrh	r3, [r3, #12]
 8019d46:	b29b      	uxth	r3, r3
 8019d48:	4618      	mov	r0, r3
 8019d4a:	f7f8 ff6f 	bl	8012c2c <lwip_htons>
 8019d4e:	4603      	mov	r3, r0
 8019d50:	b2db      	uxtb	r3, r3
 8019d52:	f003 0303 	and.w	r3, r3, #3
 8019d56:	2b00      	cmp	r3, #0
 8019d58:	d001      	beq.n	8019d5e <tcp_free_acked_segments+0xc6>
 8019d5a:	2301      	movs	r3, #1
 8019d5c:	e000      	b.n	8019d60 <tcp_free_acked_segments+0xc8>
 8019d5e:	2300      	movs	r3, #0
 8019d60:	442b      	add	r3, r5
 8019d62:	18e2      	adds	r2, r4, r3
 8019d64:	4b09      	ldr	r3, [pc, #36]	@ (8019d8c <tcp_free_acked_segments+0xf4>)
 8019d66:	681b      	ldr	r3, [r3, #0]
 8019d68:	1ad3      	subs	r3, r2, r3
  while (seg_list != NULL &&
 8019d6a:	2b00      	cmp	r3, #0
 8019d6c:	dd9c      	ble.n	8019ca8 <tcp_free_acked_segments+0x10>
                  seg_list != NULL || dbg_other_seg_list != NULL);
    }
  }
  return seg_list;
 8019d6e:	68bb      	ldr	r3, [r7, #8]
}
 8019d70:	4618      	mov	r0, r3
 8019d72:	3718      	adds	r7, #24
 8019d74:	46bd      	mov	sp, r7
 8019d76:	bdb0      	pop	{r4, r5, r7, pc}
 8019d78:	08024330 	.word	0x08024330
 8019d7c:	0802463c 	.word	0x0802463c
 8019d80:	080243a0 	.word	0x080243a0
 8019d84:	2401ca74 	.word	0x2401ca74
 8019d88:	08024664 	.word	0x08024664
 8019d8c:	2401ca70 	.word	0x2401ca70

08019d90 <tcp_receive>:
 *
 * Called from tcp_process().
 */
static void
tcp_receive(struct tcp_pcb *pcb)
{
 8019d90:	b5b0      	push	{r4, r5, r7, lr}
 8019d92:	b094      	sub	sp, #80	@ 0x50
 8019d94:	af00      	add	r7, sp, #0
 8019d96:	6078      	str	r0, [r7, #4]
  s16_t m;
  u32_t right_wnd_edge;
  int found_dupack = 0;
 8019d98:	2300      	movs	r3, #0
 8019d9a:	64bb      	str	r3, [r7, #72]	@ 0x48

  LWIP_ASSERT("tcp_receive: invalid pcb", pcb != NULL);
 8019d9c:	687b      	ldr	r3, [r7, #4]
 8019d9e:	2b00      	cmp	r3, #0
 8019da0:	d106      	bne.n	8019db0 <tcp_receive+0x20>
 8019da2:	4b91      	ldr	r3, [pc, #580]	@ (8019fe8 <tcp_receive+0x258>)
 8019da4:	f240 427b 	movw	r2, #1147	@ 0x47b
 8019da8:	4990      	ldr	r1, [pc, #576]	@ (8019fec <tcp_receive+0x25c>)
 8019daa:	4891      	ldr	r0, [pc, #580]	@ (8019ff0 <tcp_receive+0x260>)
 8019dac:	f004 fec6 	bl	801eb3c <iprintf>
  LWIP_ASSERT("tcp_receive: wrong state", pcb->state >= ESTABLISHED);
 8019db0:	687b      	ldr	r3, [r7, #4]
 8019db2:	7d1b      	ldrb	r3, [r3, #20]
 8019db4:	2b03      	cmp	r3, #3
 8019db6:	d806      	bhi.n	8019dc6 <tcp_receive+0x36>
 8019db8:	4b8b      	ldr	r3, [pc, #556]	@ (8019fe8 <tcp_receive+0x258>)
 8019dba:	f240 427c 	movw	r2, #1148	@ 0x47c
 8019dbe:	498d      	ldr	r1, [pc, #564]	@ (8019ff4 <tcp_receive+0x264>)
 8019dc0:	488b      	ldr	r0, [pc, #556]	@ (8019ff0 <tcp_receive+0x260>)
 8019dc2:	f004 febb 	bl	801eb3c <iprintf>

  if (flags & TCP_ACK) {
 8019dc6:	4b8c      	ldr	r3, [pc, #560]	@ (8019ff8 <tcp_receive+0x268>)
 8019dc8:	781b      	ldrb	r3, [r3, #0]
 8019dca:	f003 0310 	and.w	r3, r3, #16
 8019dce:	2b00      	cmp	r3, #0
 8019dd0:	f000 8264 	beq.w	801a29c <tcp_receive+0x50c>
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 8019dd4:	687b      	ldr	r3, [r7, #4]
 8019dd6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8019dda:	461a      	mov	r2, r3
 8019ddc:	687b      	ldr	r3, [r7, #4]
 8019dde:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8019de0:	4413      	add	r3, r2
 8019de2:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Update window. */
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 8019de4:	687b      	ldr	r3, [r7, #4]
 8019de6:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8019de8:	4b84      	ldr	r3, [pc, #528]	@ (8019ffc <tcp_receive+0x26c>)
 8019dea:	681b      	ldr	r3, [r3, #0]
 8019dec:	1ad3      	subs	r3, r2, r3
 8019dee:	2b00      	cmp	r3, #0
 8019df0:	db1b      	blt.n	8019e2a <tcp_receive+0x9a>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 8019df2:	687b      	ldr	r3, [r7, #4]
 8019df4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8019df6:	4b81      	ldr	r3, [pc, #516]	@ (8019ffc <tcp_receive+0x26c>)
 8019df8:	681b      	ldr	r3, [r3, #0]
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 8019dfa:	429a      	cmp	r2, r3
 8019dfc:	d106      	bne.n	8019e0c <tcp_receive+0x7c>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 8019dfe:	687b      	ldr	r3, [r7, #4]
 8019e00:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8019e02:	4b7f      	ldr	r3, [pc, #508]	@ (801a000 <tcp_receive+0x270>)
 8019e04:	681b      	ldr	r3, [r3, #0]
 8019e06:	1ad3      	subs	r3, r2, r3
 8019e08:	2b00      	cmp	r3, #0
 8019e0a:	db0e      	blt.n	8019e2a <tcp_receive+0x9a>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 8019e0c:	687b      	ldr	r3, [r7, #4]
 8019e0e:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8019e10:	4b7b      	ldr	r3, [pc, #492]	@ (801a000 <tcp_receive+0x270>)
 8019e12:	681b      	ldr	r3, [r3, #0]
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 8019e14:	429a      	cmp	r2, r3
 8019e16:	d125      	bne.n	8019e64 <tcp_receive+0xd4>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 8019e18:	4b7a      	ldr	r3, [pc, #488]	@ (801a004 <tcp_receive+0x274>)
 8019e1a:	681b      	ldr	r3, [r3, #0]
 8019e1c:	89db      	ldrh	r3, [r3, #14]
 8019e1e:	b29a      	uxth	r2, r3
 8019e20:	687b      	ldr	r3, [r7, #4]
 8019e22:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8019e26:	429a      	cmp	r2, r3
 8019e28:	d91c      	bls.n	8019e64 <tcp_receive+0xd4>
      pcb->snd_wnd = SND_WND_SCALE(pcb, tcphdr->wnd);
 8019e2a:	4b76      	ldr	r3, [pc, #472]	@ (801a004 <tcp_receive+0x274>)
 8019e2c:	681b      	ldr	r3, [r3, #0]
 8019e2e:	89db      	ldrh	r3, [r3, #14]
 8019e30:	b29a      	uxth	r2, r3
 8019e32:	687b      	ldr	r3, [r7, #4]
 8019e34:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
      /* keep track of the biggest window announced by the remote host to calculate
         the maximum segment size */
      if (pcb->snd_wnd_max < pcb->snd_wnd) {
 8019e38:	687b      	ldr	r3, [r7, #4]
 8019e3a:	f8b3 2062 	ldrh.w	r2, [r3, #98]	@ 0x62
 8019e3e:	687b      	ldr	r3, [r7, #4]
 8019e40:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8019e44:	429a      	cmp	r2, r3
 8019e46:	d205      	bcs.n	8019e54 <tcp_receive+0xc4>
        pcb->snd_wnd_max = pcb->snd_wnd;
 8019e48:	687b      	ldr	r3, [r7, #4]
 8019e4a:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 8019e4e:	687b      	ldr	r3, [r7, #4]
 8019e50:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
      }
      pcb->snd_wl1 = seqno;
 8019e54:	4b69      	ldr	r3, [pc, #420]	@ (8019ffc <tcp_receive+0x26c>)
 8019e56:	681a      	ldr	r2, [r3, #0]
 8019e58:	687b      	ldr	r3, [r7, #4]
 8019e5a:	655a      	str	r2, [r3, #84]	@ 0x54
      pcb->snd_wl2 = ackno;
 8019e5c:	4b68      	ldr	r3, [pc, #416]	@ (801a000 <tcp_receive+0x270>)
 8019e5e:	681a      	ldr	r2, [r3, #0]
 8019e60:	687b      	ldr	r3, [r7, #4]
 8019e62:	659a      	str	r2, [r3, #88]	@ 0x58
     * If it only passes 1, should reset dupack counter
     *
     */

    /* Clause 1 */
    if (TCP_SEQ_LEQ(ackno, pcb->lastack)) {
 8019e64:	4b66      	ldr	r3, [pc, #408]	@ (801a000 <tcp_receive+0x270>)
 8019e66:	681a      	ldr	r2, [r3, #0]
 8019e68:	687b      	ldr	r3, [r7, #4]
 8019e6a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8019e6c:	1ad3      	subs	r3, r2, r3
 8019e6e:	2b00      	cmp	r3, #0
 8019e70:	dc58      	bgt.n	8019f24 <tcp_receive+0x194>
      /* Clause 2 */
      if (tcplen == 0) {
 8019e72:	4b65      	ldr	r3, [pc, #404]	@ (801a008 <tcp_receive+0x278>)
 8019e74:	881b      	ldrh	r3, [r3, #0]
 8019e76:	2b00      	cmp	r3, #0
 8019e78:	d14b      	bne.n	8019f12 <tcp_receive+0x182>
        /* Clause 3 */
        if (pcb->snd_wl2 + pcb->snd_wnd == right_wnd_edge) {
 8019e7a:	687b      	ldr	r3, [r7, #4]
 8019e7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8019e7e:	687a      	ldr	r2, [r7, #4]
 8019e80:	f8b2 2060 	ldrh.w	r2, [r2, #96]	@ 0x60
 8019e84:	4413      	add	r3, r2
 8019e86:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8019e88:	429a      	cmp	r2, r3
 8019e8a:	d142      	bne.n	8019f12 <tcp_receive+0x182>
          /* Clause 4 */
          if (pcb->rtime >= 0) {
 8019e8c:	687b      	ldr	r3, [r7, #4]
 8019e8e:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 8019e92:	2b00      	cmp	r3, #0
 8019e94:	db3d      	blt.n	8019f12 <tcp_receive+0x182>
            /* Clause 5 */
            if (pcb->lastack == ackno) {
 8019e96:	687b      	ldr	r3, [r7, #4]
 8019e98:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8019e9a:	4b59      	ldr	r3, [pc, #356]	@ (801a000 <tcp_receive+0x270>)
 8019e9c:	681b      	ldr	r3, [r3, #0]
 8019e9e:	429a      	cmp	r2, r3
 8019ea0:	d137      	bne.n	8019f12 <tcp_receive+0x182>
              found_dupack = 1;
 8019ea2:	2301      	movs	r3, #1
 8019ea4:	64bb      	str	r3, [r7, #72]	@ 0x48
              if ((u8_t)(pcb->dupacks + 1) > pcb->dupacks) {
 8019ea6:	687b      	ldr	r3, [r7, #4]
 8019ea8:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8019eac:	2bff      	cmp	r3, #255	@ 0xff
 8019eae:	d007      	beq.n	8019ec0 <tcp_receive+0x130>
                ++pcb->dupacks;
 8019eb0:	687b      	ldr	r3, [r7, #4]
 8019eb2:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8019eb6:	3301      	adds	r3, #1
 8019eb8:	b2da      	uxtb	r2, r3
 8019eba:	687b      	ldr	r3, [r7, #4]
 8019ebc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
              }
              if (pcb->dupacks > 3) {
 8019ec0:	687b      	ldr	r3, [r7, #4]
 8019ec2:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8019ec6:	2b03      	cmp	r3, #3
 8019ec8:	d91b      	bls.n	8019f02 <tcp_receive+0x172>
                /* Inflate the congestion window */
                TCP_WND_INC(pcb->cwnd, pcb->mss);
 8019eca:	687b      	ldr	r3, [r7, #4]
 8019ecc:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8019ed0:	687b      	ldr	r3, [r7, #4]
 8019ed2:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8019ed4:	4413      	add	r3, r2
 8019ed6:	b29a      	uxth	r2, r3
 8019ed8:	687b      	ldr	r3, [r7, #4]
 8019eda:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 8019ede:	429a      	cmp	r2, r3
 8019ee0:	d30a      	bcc.n	8019ef8 <tcp_receive+0x168>
 8019ee2:	687b      	ldr	r3, [r7, #4]
 8019ee4:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8019ee8:	687b      	ldr	r3, [r7, #4]
 8019eea:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8019eec:	4413      	add	r3, r2
 8019eee:	b29a      	uxth	r2, r3
 8019ef0:	687b      	ldr	r3, [r7, #4]
 8019ef2:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 8019ef6:	e004      	b.n	8019f02 <tcp_receive+0x172>
 8019ef8:	687b      	ldr	r3, [r7, #4]
 8019efa:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8019efe:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
              }
              if (pcb->dupacks >= 3) {
 8019f02:	687b      	ldr	r3, [r7, #4]
 8019f04:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8019f08:	2b02      	cmp	r3, #2
 8019f0a:	d902      	bls.n	8019f12 <tcp_receive+0x182>
                /* Do fast retransmit (checked via TF_INFR, not via dupacks count) */
                tcp_rexmit_fast(pcb);
 8019f0c:	6878      	ldr	r0, [r7, #4]
 8019f0e:	f001 fee7 	bl	801bce0 <tcp_rexmit_fast>
          }
        }
      }
      /* If Clause (1) or more is true, but not a duplicate ack, reset
       * count of consecutive duplicate acks */
      if (!found_dupack) {
 8019f12:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8019f14:	2b00      	cmp	r3, #0
 8019f16:	f040 8161 	bne.w	801a1dc <tcp_receive+0x44c>
        pcb->dupacks = 0;
 8019f1a:	687b      	ldr	r3, [r7, #4]
 8019f1c:	2200      	movs	r2, #0
 8019f1e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8019f22:	e15b      	b.n	801a1dc <tcp_receive+0x44c>
      }
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 8019f24:	4b36      	ldr	r3, [pc, #216]	@ (801a000 <tcp_receive+0x270>)
 8019f26:	681a      	ldr	r2, [r3, #0]
 8019f28:	687b      	ldr	r3, [r7, #4]
 8019f2a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8019f2c:	1ad3      	subs	r3, r2, r3
 8019f2e:	3b01      	subs	r3, #1
 8019f30:	2b00      	cmp	r3, #0
 8019f32:	f2c0 814e 	blt.w	801a1d2 <tcp_receive+0x442>
 8019f36:	4b32      	ldr	r3, [pc, #200]	@ (801a000 <tcp_receive+0x270>)
 8019f38:	681a      	ldr	r2, [r3, #0]
 8019f3a:	687b      	ldr	r3, [r7, #4]
 8019f3c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8019f3e:	1ad3      	subs	r3, r2, r3
 8019f40:	2b00      	cmp	r3, #0
 8019f42:	f300 8146 	bgt.w	801a1d2 <tcp_receive+0x442>
      tcpwnd_size_t acked;

      /* Reset the "IN Fast Retransmit" flag, since we are no longer
         in fast retransmit. Also reset the congestion window to the
         slow start threshold. */
      if (pcb->flags & TF_INFR) {
 8019f46:	687b      	ldr	r3, [r7, #4]
 8019f48:	8b5b      	ldrh	r3, [r3, #26]
 8019f4a:	f003 0304 	and.w	r3, r3, #4
 8019f4e:	2b00      	cmp	r3, #0
 8019f50:	d010      	beq.n	8019f74 <tcp_receive+0x1e4>
        tcp_clear_flags(pcb, TF_INFR);
 8019f52:	687b      	ldr	r3, [r7, #4]
 8019f54:	8b5b      	ldrh	r3, [r3, #26]
 8019f56:	f023 0304 	bic.w	r3, r3, #4
 8019f5a:	b29a      	uxth	r2, r3
 8019f5c:	687b      	ldr	r3, [r7, #4]
 8019f5e:	835a      	strh	r2, [r3, #26]
        pcb->cwnd = pcb->ssthresh;
 8019f60:	687b      	ldr	r3, [r7, #4]
 8019f62:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 8019f66:	687b      	ldr	r3, [r7, #4]
 8019f68:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
        pcb->bytes_acked = 0;
 8019f6c:	687b      	ldr	r3, [r7, #4]
 8019f6e:	2200      	movs	r2, #0
 8019f70:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
      }

      /* Reset the number of retransmissions. */
      pcb->nrtx = 0;
 8019f74:	687b      	ldr	r3, [r7, #4]
 8019f76:	2200      	movs	r2, #0
 8019f78:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Reset the retransmission time-out. */
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 8019f7c:	687b      	ldr	r3, [r7, #4]
 8019f7e:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 8019f82:	10db      	asrs	r3, r3, #3
 8019f84:	b21b      	sxth	r3, r3
 8019f86:	b29a      	uxth	r2, r3
 8019f88:	687b      	ldr	r3, [r7, #4]
 8019f8a:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 8019f8e:	b29b      	uxth	r3, r3
 8019f90:	4413      	add	r3, r2
 8019f92:	b29b      	uxth	r3, r3
 8019f94:	b21a      	sxth	r2, r3
 8019f96:	687b      	ldr	r3, [r7, #4]
 8019f98:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      /* Record how much data this ACK acks */
      acked = (tcpwnd_size_t)(ackno - pcb->lastack);
 8019f9c:	4b18      	ldr	r3, [pc, #96]	@ (801a000 <tcp_receive+0x270>)
 8019f9e:	681b      	ldr	r3, [r3, #0]
 8019fa0:	b29a      	uxth	r2, r3
 8019fa2:	687b      	ldr	r3, [r7, #4]
 8019fa4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8019fa6:	b29b      	uxth	r3, r3
 8019fa8:	1ad3      	subs	r3, r2, r3
 8019faa:	85fb      	strh	r3, [r7, #46]	@ 0x2e

      /* Reset the fast retransmit variables. */
      pcb->dupacks = 0;
 8019fac:	687b      	ldr	r3, [r7, #4]
 8019fae:	2200      	movs	r2, #0
 8019fb0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
      pcb->lastack = ackno;
 8019fb4:	4b12      	ldr	r3, [pc, #72]	@ (801a000 <tcp_receive+0x270>)
 8019fb6:	681a      	ldr	r2, [r3, #0]
 8019fb8:	687b      	ldr	r3, [r7, #4]
 8019fba:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Update the congestion control variables (cwnd and
         ssthresh). */
      if (pcb->state >= ESTABLISHED) {
 8019fbc:	687b      	ldr	r3, [r7, #4]
 8019fbe:	7d1b      	ldrb	r3, [r3, #20]
 8019fc0:	2b03      	cmp	r3, #3
 8019fc2:	f240 8097 	bls.w	801a0f4 <tcp_receive+0x364>
        if (pcb->cwnd < pcb->ssthresh) {
 8019fc6:	687b      	ldr	r3, [r7, #4]
 8019fc8:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8019fcc:	687b      	ldr	r3, [r7, #4]
 8019fce:	f8b3 304a 	ldrh.w	r3, [r3, #74]	@ 0x4a
 8019fd2:	429a      	cmp	r2, r3
 8019fd4:	d245      	bcs.n	801a062 <tcp_receive+0x2d2>
          tcpwnd_size_t increase;
          /* limit to 1 SMSS segment during period following RTO */
          u8_t num_seg = (pcb->flags & TF_RTO) ? 1 : 2;
 8019fd6:	687b      	ldr	r3, [r7, #4]
 8019fd8:	8b5b      	ldrh	r3, [r3, #26]
 8019fda:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8019fde:	2b00      	cmp	r3, #0
 8019fe0:	d014      	beq.n	801a00c <tcp_receive+0x27c>
 8019fe2:	2301      	movs	r3, #1
 8019fe4:	e013      	b.n	801a00e <tcp_receive+0x27e>
 8019fe6:	bf00      	nop
 8019fe8:	08024330 	.word	0x08024330
 8019fec:	08024684 	.word	0x08024684
 8019ff0:	080243a0 	.word	0x080243a0
 8019ff4:	080246a0 	.word	0x080246a0
 8019ff8:	2401ca78 	.word	0x2401ca78
 8019ffc:	2401ca6c 	.word	0x2401ca6c
 801a000:	2401ca70 	.word	0x2401ca70
 801a004:	2401ca5c 	.word	0x2401ca5c
 801a008:	2401ca76 	.word	0x2401ca76
 801a00c:	2302      	movs	r3, #2
 801a00e:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
          /* RFC 3465, section 2.2 Slow Start */
          increase = LWIP_MIN(acked, (tcpwnd_size_t)(num_seg * pcb->mss));
 801a012:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 801a016:	b29a      	uxth	r2, r3
 801a018:	687b      	ldr	r3, [r7, #4]
 801a01a:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 801a01c:	fb12 f303 	smulbb	r3, r2, r3
 801a020:	b29b      	uxth	r3, r3
 801a022:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 801a024:	4293      	cmp	r3, r2
 801a026:	bf28      	it	cs
 801a028:	4613      	movcs	r3, r2
 801a02a:	857b      	strh	r3, [r7, #42]	@ 0x2a
          TCP_WND_INC(pcb->cwnd, increase);
 801a02c:	687b      	ldr	r3, [r7, #4]
 801a02e:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 801a032:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 801a034:	4413      	add	r3, r2
 801a036:	b29a      	uxth	r2, r3
 801a038:	687b      	ldr	r3, [r7, #4]
 801a03a:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 801a03e:	429a      	cmp	r2, r3
 801a040:	d309      	bcc.n	801a056 <tcp_receive+0x2c6>
 801a042:	687b      	ldr	r3, [r7, #4]
 801a044:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 801a048:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 801a04a:	4413      	add	r3, r2
 801a04c:	b29a      	uxth	r2, r3
 801a04e:	687b      	ldr	r3, [r7, #4]
 801a050:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 801a054:	e04e      	b.n	801a0f4 <tcp_receive+0x364>
 801a056:	687b      	ldr	r3, [r7, #4]
 801a058:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801a05c:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 801a060:	e048      	b.n	801a0f4 <tcp_receive+0x364>
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_receive: slow start cwnd %"TCPWNDSIZE_F"\n", pcb->cwnd));
        } else {
          /* RFC 3465, section 2.1 Congestion Avoidance */
          TCP_WND_INC(pcb->bytes_acked, acked);
 801a062:	687b      	ldr	r3, [r7, #4]
 801a064:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 801a068:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 801a06a:	4413      	add	r3, r2
 801a06c:	b29a      	uxth	r2, r3
 801a06e:	687b      	ldr	r3, [r7, #4]
 801a070:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 801a074:	429a      	cmp	r2, r3
 801a076:	d309      	bcc.n	801a08c <tcp_receive+0x2fc>
 801a078:	687b      	ldr	r3, [r7, #4]
 801a07a:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 801a07e:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 801a080:	4413      	add	r3, r2
 801a082:	b29a      	uxth	r2, r3
 801a084:	687b      	ldr	r3, [r7, #4]
 801a086:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 801a08a:	e004      	b.n	801a096 <tcp_receive+0x306>
 801a08c:	687b      	ldr	r3, [r7, #4]
 801a08e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801a092:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          if (pcb->bytes_acked >= pcb->cwnd) {
 801a096:	687b      	ldr	r3, [r7, #4]
 801a098:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 801a09c:	687b      	ldr	r3, [r7, #4]
 801a09e:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 801a0a2:	429a      	cmp	r2, r3
 801a0a4:	d326      	bcc.n	801a0f4 <tcp_receive+0x364>
            pcb->bytes_acked = (tcpwnd_size_t)(pcb->bytes_acked - pcb->cwnd);
 801a0a6:	687b      	ldr	r3, [r7, #4]
 801a0a8:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 801a0ac:	687b      	ldr	r3, [r7, #4]
 801a0ae:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 801a0b2:	1ad3      	subs	r3, r2, r3
 801a0b4:	b29a      	uxth	r2, r3
 801a0b6:	687b      	ldr	r3, [r7, #4]
 801a0b8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
            TCP_WND_INC(pcb->cwnd, pcb->mss);
 801a0bc:	687b      	ldr	r3, [r7, #4]
 801a0be:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 801a0c2:	687b      	ldr	r3, [r7, #4]
 801a0c4:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 801a0c6:	4413      	add	r3, r2
 801a0c8:	b29a      	uxth	r2, r3
 801a0ca:	687b      	ldr	r3, [r7, #4]
 801a0cc:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 801a0d0:	429a      	cmp	r2, r3
 801a0d2:	d30a      	bcc.n	801a0ea <tcp_receive+0x35a>
 801a0d4:	687b      	ldr	r3, [r7, #4]
 801a0d6:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 801a0da:	687b      	ldr	r3, [r7, #4]
 801a0dc:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 801a0de:	4413      	add	r3, r2
 801a0e0:	b29a      	uxth	r2, r3
 801a0e2:	687b      	ldr	r3, [r7, #4]
 801a0e4:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 801a0e8:	e004      	b.n	801a0f4 <tcp_receive+0x364>
 801a0ea:	687b      	ldr	r3, [r7, #4]
 801a0ec:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801a0f0:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
                                    pcb->unacked != NULL ?
                                    lwip_ntohl(pcb->unacked->tcphdr->seqno) + TCP_TCPLEN(pcb->unacked) : 0));

      /* Remove segment from the unacknowledged list if the incoming
         ACK acknowledges them. */
      pcb->unacked = tcp_free_acked_segments(pcb, pcb->unacked, "unacked", pcb->unsent);
 801a0f4:	687b      	ldr	r3, [r7, #4]
 801a0f6:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 801a0f8:	687b      	ldr	r3, [r7, #4]
 801a0fa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801a0fc:	4a98      	ldr	r2, [pc, #608]	@ (801a360 <tcp_receive+0x5d0>)
 801a0fe:	6878      	ldr	r0, [r7, #4]
 801a100:	f7ff fdca 	bl	8019c98 <tcp_free_acked_segments>
 801a104:	4602      	mov	r2, r0
 801a106:	687b      	ldr	r3, [r7, #4]
 801a108:	671a      	str	r2, [r3, #112]	@ 0x70
         on the list are acknowledged by the ACK. This may seem
         strange since an "unsent" segment shouldn't be acked. The
         rationale is that lwIP puts all outstanding segments on the
         ->unsent list after a retransmission, so these segments may
         in fact have been sent once. */
      pcb->unsent = tcp_free_acked_segments(pcb, pcb->unsent, "unsent", pcb->unacked);
 801a10a:	687b      	ldr	r3, [r7, #4]
 801a10c:	6ed9      	ldr	r1, [r3, #108]	@ 0x6c
 801a10e:	687b      	ldr	r3, [r7, #4]
 801a110:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801a112:	4a94      	ldr	r2, [pc, #592]	@ (801a364 <tcp_receive+0x5d4>)
 801a114:	6878      	ldr	r0, [r7, #4]
 801a116:	f7ff fdbf 	bl	8019c98 <tcp_free_acked_segments>
 801a11a:	4602      	mov	r2, r0
 801a11c:	687b      	ldr	r3, [r7, #4]
 801a11e:	66da      	str	r2, [r3, #108]	@ 0x6c

      /* If there's nothing left to acknowledge, stop the retransmit
         timer, otherwise reset it to start again */
      if (pcb->unacked == NULL) {
 801a120:	687b      	ldr	r3, [r7, #4]
 801a122:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801a124:	2b00      	cmp	r3, #0
 801a126:	d104      	bne.n	801a132 <tcp_receive+0x3a2>
        pcb->rtime = -1;
 801a128:	687b      	ldr	r3, [r7, #4]
 801a12a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 801a12e:	861a      	strh	r2, [r3, #48]	@ 0x30
 801a130:	e002      	b.n	801a138 <tcp_receive+0x3a8>
      } else {
        pcb->rtime = 0;
 801a132:	687b      	ldr	r3, [r7, #4]
 801a134:	2200      	movs	r2, #0
 801a136:	861a      	strh	r2, [r3, #48]	@ 0x30
      }

      pcb->polltmr = 0;
 801a138:	687b      	ldr	r3, [r7, #4]
 801a13a:	2200      	movs	r2, #0
 801a13c:	771a      	strb	r2, [r3, #28]

#if TCP_OVERSIZE
      if (pcb->unsent == NULL) {
 801a13e:	687b      	ldr	r3, [r7, #4]
 801a140:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801a142:	2b00      	cmp	r3, #0
 801a144:	d103      	bne.n	801a14e <tcp_receive+0x3be>
        pcb->unsent_oversize = 0;
 801a146:	687b      	ldr	r3, [r7, #4]
 801a148:	2200      	movs	r2, #0
 801a14a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
        /* Inform neighbor reachability of forward progress. */
        nd6_reachability_hint(ip6_current_src_addr());
      }
#endif /* LWIP_IPV6 && LWIP_ND6_TCP_REACHABILITY_HINTS*/

      pcb->snd_buf = (tcpwnd_size_t)(pcb->snd_buf + recv_acked);
 801a14e:	687b      	ldr	r3, [r7, #4]
 801a150:	f8b3 2064 	ldrh.w	r2, [r3, #100]	@ 0x64
 801a154:	4b84      	ldr	r3, [pc, #528]	@ (801a368 <tcp_receive+0x5d8>)
 801a156:	881b      	ldrh	r3, [r3, #0]
 801a158:	4413      	add	r3, r2
 801a15a:	b29a      	uxth	r2, r3
 801a15c:	687b      	ldr	r3, [r7, #4]
 801a15e:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
      /* check if this ACK ends our retransmission of in-flight data */
      if (pcb->flags & TF_RTO) {
 801a162:	687b      	ldr	r3, [r7, #4]
 801a164:	8b5b      	ldrh	r3, [r3, #26]
 801a166:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 801a16a:	2b00      	cmp	r3, #0
 801a16c:	d035      	beq.n	801a1da <tcp_receive+0x44a>
        /* RTO is done if
            1) both queues are empty or
            2) unacked is empty and unsent head contains data not part of RTO or
            3) unacked head contains data not part of RTO */
        if (pcb->unacked == NULL) {
 801a16e:	687b      	ldr	r3, [r7, #4]
 801a170:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801a172:	2b00      	cmp	r3, #0
 801a174:	d118      	bne.n	801a1a8 <tcp_receive+0x418>
          if ((pcb->unsent == NULL) ||
 801a176:	687b      	ldr	r3, [r7, #4]
 801a178:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801a17a:	2b00      	cmp	r3, #0
 801a17c:	d00c      	beq.n	801a198 <tcp_receive+0x408>
              (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unsent->tcphdr->seqno)))) {
 801a17e:	687b      	ldr	r3, [r7, #4]
 801a180:	6cdc      	ldr	r4, [r3, #76]	@ 0x4c
 801a182:	687b      	ldr	r3, [r7, #4]
 801a184:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801a186:	68db      	ldr	r3, [r3, #12]
 801a188:	685b      	ldr	r3, [r3, #4]
 801a18a:	4618      	mov	r0, r3
 801a18c:	f7f8 fd64 	bl	8012c58 <lwip_htonl>
 801a190:	4603      	mov	r3, r0
 801a192:	1ae3      	subs	r3, r4, r3
          if ((pcb->unsent == NULL) ||
 801a194:	2b00      	cmp	r3, #0
 801a196:	dc20      	bgt.n	801a1da <tcp_receive+0x44a>
            tcp_clear_flags(pcb, TF_RTO);
 801a198:	687b      	ldr	r3, [r7, #4]
 801a19a:	8b5b      	ldrh	r3, [r3, #26]
 801a19c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 801a1a0:	b29a      	uxth	r2, r3
 801a1a2:	687b      	ldr	r3, [r7, #4]
 801a1a4:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 801a1a6:	e018      	b.n	801a1da <tcp_receive+0x44a>
          }
        } else if (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unacked->tcphdr->seqno))) {
 801a1a8:	687b      	ldr	r3, [r7, #4]
 801a1aa:	6cdc      	ldr	r4, [r3, #76]	@ 0x4c
 801a1ac:	687b      	ldr	r3, [r7, #4]
 801a1ae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801a1b0:	68db      	ldr	r3, [r3, #12]
 801a1b2:	685b      	ldr	r3, [r3, #4]
 801a1b4:	4618      	mov	r0, r3
 801a1b6:	f7f8 fd4f 	bl	8012c58 <lwip_htonl>
 801a1ba:	4603      	mov	r3, r0
 801a1bc:	1ae3      	subs	r3, r4, r3
 801a1be:	2b00      	cmp	r3, #0
 801a1c0:	dc0b      	bgt.n	801a1da <tcp_receive+0x44a>
          tcp_clear_flags(pcb, TF_RTO);
 801a1c2:	687b      	ldr	r3, [r7, #4]
 801a1c4:	8b5b      	ldrh	r3, [r3, #26]
 801a1c6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 801a1ca:	b29a      	uxth	r2, r3
 801a1cc:	687b      	ldr	r3, [r7, #4]
 801a1ce:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 801a1d0:	e003      	b.n	801a1da <tcp_receive+0x44a>
        }
      }
      /* End of ACK for new data processing. */
    } else {
      /* Out of sequence ACK, didn't really ack anything */
      tcp_send_empty_ack(pcb);
 801a1d2:	6878      	ldr	r0, [r7, #4]
 801a1d4:	f001 ff70 	bl	801c0b8 <tcp_send_empty_ack>
 801a1d8:	e000      	b.n	801a1dc <tcp_receive+0x44c>
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 801a1da:	bf00      	nop
                                pcb->rttest, pcb->rtseq, ackno));

    /* RTT estimation calculations. This is done by checking if the
       incoming segment acknowledges the segment we use to take a
       round-trip time measurement. */
    if (pcb->rttest && TCP_SEQ_LT(pcb->rtseq, ackno)) {
 801a1dc:	687b      	ldr	r3, [r7, #4]
 801a1de:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801a1e0:	2b00      	cmp	r3, #0
 801a1e2:	d05b      	beq.n	801a29c <tcp_receive+0x50c>
 801a1e4:	687b      	ldr	r3, [r7, #4]
 801a1e6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 801a1e8:	4b60      	ldr	r3, [pc, #384]	@ (801a36c <tcp_receive+0x5dc>)
 801a1ea:	681b      	ldr	r3, [r3, #0]
 801a1ec:	1ad3      	subs	r3, r2, r3
 801a1ee:	2b00      	cmp	r3, #0
 801a1f0:	da54      	bge.n	801a29c <tcp_receive+0x50c>
      /* diff between this shouldn't exceed 32K since this are tcp timer ticks
         and a round-trip shouldn't be that long... */
      m = (s16_t)(tcp_ticks - pcb->rttest);
 801a1f2:	4b5f      	ldr	r3, [pc, #380]	@ (801a370 <tcp_receive+0x5e0>)
 801a1f4:	681b      	ldr	r3, [r3, #0]
 801a1f6:	b29a      	uxth	r2, r3
 801a1f8:	687b      	ldr	r3, [r7, #4]
 801a1fa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801a1fc:	b29b      	uxth	r3, r3
 801a1fe:	1ad3      	subs	r3, r2, r3
 801a200:	b29b      	uxth	r3, r3
 801a202:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: experienced rtt %"U16_F" ticks (%"U16_F" msec).\n",
                                  m, (u16_t)(m * TCP_SLOW_INTERVAL)));

      /* This is taken directly from VJs original code in his paper */
      m = (s16_t)(m - (pcb->sa >> 3));
 801a206:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 801a20a:	687b      	ldr	r3, [r7, #4]
 801a20c:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 801a210:	10db      	asrs	r3, r3, #3
 801a212:	b21b      	sxth	r3, r3
 801a214:	b29b      	uxth	r3, r3
 801a216:	1ad3      	subs	r3, r2, r3
 801a218:	b29b      	uxth	r3, r3
 801a21a:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
      pcb->sa = (s16_t)(pcb->sa + m);
 801a21e:	687b      	ldr	r3, [r7, #4]
 801a220:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 801a224:	b29a      	uxth	r2, r3
 801a226:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 801a22a:	4413      	add	r3, r2
 801a22c:	b29b      	uxth	r3, r3
 801a22e:	b21a      	sxth	r2, r3
 801a230:	687b      	ldr	r3, [r7, #4]
 801a232:	879a      	strh	r2, [r3, #60]	@ 0x3c
      if (m < 0) {
 801a234:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	@ 0x4e
 801a238:	2b00      	cmp	r3, #0
 801a23a:	da05      	bge.n	801a248 <tcp_receive+0x4b8>
        m = (s16_t) - m;
 801a23c:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 801a240:	425b      	negs	r3, r3
 801a242:	b29b      	uxth	r3, r3
 801a244:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
      }
      m = (s16_t)(m - (pcb->sv >> 2));
 801a248:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 801a24c:	687b      	ldr	r3, [r7, #4]
 801a24e:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 801a252:	109b      	asrs	r3, r3, #2
 801a254:	b21b      	sxth	r3, r3
 801a256:	b29b      	uxth	r3, r3
 801a258:	1ad3      	subs	r3, r2, r3
 801a25a:	b29b      	uxth	r3, r3
 801a25c:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
      pcb->sv = (s16_t)(pcb->sv + m);
 801a260:	687b      	ldr	r3, [r7, #4]
 801a262:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 801a266:	b29a      	uxth	r2, r3
 801a268:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 801a26c:	4413      	add	r3, r2
 801a26e:	b29b      	uxth	r3, r3
 801a270:	b21a      	sxth	r2, r3
 801a272:	687b      	ldr	r3, [r7, #4]
 801a274:	87da      	strh	r2, [r3, #62]	@ 0x3e
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 801a276:	687b      	ldr	r3, [r7, #4]
 801a278:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 801a27c:	10db      	asrs	r3, r3, #3
 801a27e:	b21b      	sxth	r3, r3
 801a280:	b29a      	uxth	r2, r3
 801a282:	687b      	ldr	r3, [r7, #4]
 801a284:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 801a288:	b29b      	uxth	r3, r3
 801a28a:	4413      	add	r3, r2
 801a28c:	b29b      	uxth	r3, r3
 801a28e:	b21a      	sxth	r2, r3
 801a290:	687b      	ldr	r3, [r7, #4]
 801a292:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: RTO %"U16_F" (%"U16_F" milliseconds)\n",
                                  pcb->rto, (u16_t)(pcb->rto * TCP_SLOW_INTERVAL)));

      pcb->rttest = 0;
 801a296:	687b      	ldr	r3, [r7, #4]
 801a298:	2200      	movs	r2, #0
 801a29a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* If the incoming segment contains data, we must process it
     further unless the pcb already received a FIN.
     (RFC 793, chapter 3.9, "SEGMENT ARRIVES" in states CLOSE-WAIT, CLOSING,
     LAST-ACK and TIME-WAIT: "Ignore the segment text.") */
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 801a29c:	4b35      	ldr	r3, [pc, #212]	@ (801a374 <tcp_receive+0x5e4>)
 801a29e:	881b      	ldrh	r3, [r3, #0]
 801a2a0:	2b00      	cmp	r3, #0
 801a2a2:	f000 84df 	beq.w	801ac64 <tcp_receive+0xed4>
 801a2a6:	687b      	ldr	r3, [r7, #4]
 801a2a8:	7d1b      	ldrb	r3, [r3, #20]
 801a2aa:	2b06      	cmp	r3, #6
 801a2ac:	f200 84da 	bhi.w	801ac64 <tcp_receive+0xed4>
       this if the sequence number of the incoming segment is less
       than rcv_nxt, and the sequence number plus the length of the
       segment is larger than rcv_nxt. */
    /*    if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
          if (TCP_SEQ_LT(pcb->rcv_nxt, seqno + tcplen)) {*/
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 801a2b0:	687b      	ldr	r3, [r7, #4]
 801a2b2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801a2b4:	4b30      	ldr	r3, [pc, #192]	@ (801a378 <tcp_receive+0x5e8>)
 801a2b6:	681b      	ldr	r3, [r3, #0]
 801a2b8:	1ad3      	subs	r3, r2, r3
 801a2ba:	3b01      	subs	r3, #1
 801a2bc:	2b00      	cmp	r3, #0
 801a2be:	f2c0 808f 	blt.w	801a3e0 <tcp_receive+0x650>
 801a2c2:	687b      	ldr	r3, [r7, #4]
 801a2c4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801a2c6:	4b2b      	ldr	r3, [pc, #172]	@ (801a374 <tcp_receive+0x5e4>)
 801a2c8:	881b      	ldrh	r3, [r3, #0]
 801a2ca:	4619      	mov	r1, r3
 801a2cc:	4b2a      	ldr	r3, [pc, #168]	@ (801a378 <tcp_receive+0x5e8>)
 801a2ce:	681b      	ldr	r3, [r3, #0]
 801a2d0:	440b      	add	r3, r1
 801a2d2:	1ad3      	subs	r3, r2, r3
 801a2d4:	3301      	adds	r3, #1
 801a2d6:	2b00      	cmp	r3, #0
 801a2d8:	f300 8082 	bgt.w	801a3e0 <tcp_receive+0x650>

         After we are done with adjusting the pbuf pointers we must
         adjust the ->data pointer in the seg and the segment
         length.*/

      struct pbuf *p = inseg.p;
 801a2dc:	4b27      	ldr	r3, [pc, #156]	@ (801a37c <tcp_receive+0x5ec>)
 801a2de:	685b      	ldr	r3, [r3, #4]
 801a2e0:	647b      	str	r3, [r7, #68]	@ 0x44
      u32_t off32 = pcb->rcv_nxt - seqno;
 801a2e2:	687b      	ldr	r3, [r7, #4]
 801a2e4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801a2e6:	4b24      	ldr	r3, [pc, #144]	@ (801a378 <tcp_receive+0x5e8>)
 801a2e8:	681b      	ldr	r3, [r3, #0]
 801a2ea:	1ad3      	subs	r3, r2, r3
 801a2ec:	627b      	str	r3, [r7, #36]	@ 0x24
      u16_t new_tot_len, off;
      LWIP_ASSERT("inseg.p != NULL", inseg.p);
 801a2ee:	4b23      	ldr	r3, [pc, #140]	@ (801a37c <tcp_receive+0x5ec>)
 801a2f0:	685b      	ldr	r3, [r3, #4]
 801a2f2:	2b00      	cmp	r3, #0
 801a2f4:	d106      	bne.n	801a304 <tcp_receive+0x574>
 801a2f6:	4b22      	ldr	r3, [pc, #136]	@ (801a380 <tcp_receive+0x5f0>)
 801a2f8:	f240 5294 	movw	r2, #1428	@ 0x594
 801a2fc:	4921      	ldr	r1, [pc, #132]	@ (801a384 <tcp_receive+0x5f4>)
 801a2fe:	4822      	ldr	r0, [pc, #136]	@ (801a388 <tcp_receive+0x5f8>)
 801a300:	f004 fc1c 	bl	801eb3c <iprintf>
      LWIP_ASSERT("insane offset!", (off32 < 0xffff));
 801a304:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a306:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 801a30a:	4293      	cmp	r3, r2
 801a30c:	d906      	bls.n	801a31c <tcp_receive+0x58c>
 801a30e:	4b1c      	ldr	r3, [pc, #112]	@ (801a380 <tcp_receive+0x5f0>)
 801a310:	f240 5295 	movw	r2, #1429	@ 0x595
 801a314:	491d      	ldr	r1, [pc, #116]	@ (801a38c <tcp_receive+0x5fc>)
 801a316:	481c      	ldr	r0, [pc, #112]	@ (801a388 <tcp_receive+0x5f8>)
 801a318:	f004 fc10 	bl	801eb3c <iprintf>
      off = (u16_t)off32;
 801a31c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801a31e:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
      LWIP_ASSERT("pbuf too short!", (((s32_t)inseg.p->tot_len) >= off));
 801a322:	4b16      	ldr	r3, [pc, #88]	@ (801a37c <tcp_receive+0x5ec>)
 801a324:	685b      	ldr	r3, [r3, #4]
 801a326:	891b      	ldrh	r3, [r3, #8]
 801a328:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 801a32c:	429a      	cmp	r2, r3
 801a32e:	d906      	bls.n	801a33e <tcp_receive+0x5ae>
 801a330:	4b13      	ldr	r3, [pc, #76]	@ (801a380 <tcp_receive+0x5f0>)
 801a332:	f240 5297 	movw	r2, #1431	@ 0x597
 801a336:	4916      	ldr	r1, [pc, #88]	@ (801a390 <tcp_receive+0x600>)
 801a338:	4813      	ldr	r0, [pc, #76]	@ (801a388 <tcp_receive+0x5f8>)
 801a33a:	f004 fbff 	bl	801eb3c <iprintf>
      inseg.len -= off;
 801a33e:	4b0f      	ldr	r3, [pc, #60]	@ (801a37c <tcp_receive+0x5ec>)
 801a340:	891a      	ldrh	r2, [r3, #8]
 801a342:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 801a346:	1ad3      	subs	r3, r2, r3
 801a348:	b29a      	uxth	r2, r3
 801a34a:	4b0c      	ldr	r3, [pc, #48]	@ (801a37c <tcp_receive+0x5ec>)
 801a34c:	811a      	strh	r2, [r3, #8]
      new_tot_len = (u16_t)(inseg.p->tot_len - off);
 801a34e:	4b0b      	ldr	r3, [pc, #44]	@ (801a37c <tcp_receive+0x5ec>)
 801a350:	685b      	ldr	r3, [r3, #4]
 801a352:	891a      	ldrh	r2, [r3, #8]
 801a354:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 801a358:	1ad3      	subs	r3, r2, r3
 801a35a:	847b      	strh	r3, [r7, #34]	@ 0x22
      while (p->len < off) {
 801a35c:	e02a      	b.n	801a3b4 <tcp_receive+0x624>
 801a35e:	bf00      	nop
 801a360:	080246bc 	.word	0x080246bc
 801a364:	080246c4 	.word	0x080246c4
 801a368:	2401ca74 	.word	0x2401ca74
 801a36c:	2401ca70 	.word	0x2401ca70
 801a370:	2401ca34 	.word	0x2401ca34
 801a374:	2401ca76 	.word	0x2401ca76
 801a378:	2401ca6c 	.word	0x2401ca6c
 801a37c:	2401ca4c 	.word	0x2401ca4c
 801a380:	08024330 	.word	0x08024330
 801a384:	080246cc 	.word	0x080246cc
 801a388:	080243a0 	.word	0x080243a0
 801a38c:	080246dc 	.word	0x080246dc
 801a390:	080246ec 	.word	0x080246ec
        off -= p->len;
 801a394:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801a396:	895b      	ldrh	r3, [r3, #10]
 801a398:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 801a39c:	1ad3      	subs	r3, r2, r3
 801a39e:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
        /* all pbufs up to and including this one have len==0, so tot_len is equal */
        p->tot_len = new_tot_len;
 801a3a2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801a3a4:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 801a3a6:	811a      	strh	r2, [r3, #8]
        p->len = 0;
 801a3a8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801a3aa:	2200      	movs	r2, #0
 801a3ac:	815a      	strh	r2, [r3, #10]
        p = p->next;
 801a3ae:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801a3b0:	681b      	ldr	r3, [r3, #0]
 801a3b2:	647b      	str	r3, [r7, #68]	@ 0x44
      while (p->len < off) {
 801a3b4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801a3b6:	895b      	ldrh	r3, [r3, #10]
 801a3b8:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 801a3bc:	429a      	cmp	r2, r3
 801a3be:	d8e9      	bhi.n	801a394 <tcp_receive+0x604>
      }
      /* cannot fail... */
      pbuf_remove_header(p, off);
 801a3c0:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 801a3c4:	4619      	mov	r1, r3
 801a3c6:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 801a3c8:	f7fc fa7c 	bl	80168c4 <pbuf_remove_header>
      inseg.tcphdr->seqno = seqno = pcb->rcv_nxt;
 801a3cc:	687b      	ldr	r3, [r7, #4]
 801a3ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801a3d0:	4a90      	ldr	r2, [pc, #576]	@ (801a614 <tcp_receive+0x884>)
 801a3d2:	6013      	str	r3, [r2, #0]
 801a3d4:	4b90      	ldr	r3, [pc, #576]	@ (801a618 <tcp_receive+0x888>)
 801a3d6:	68db      	ldr	r3, [r3, #12]
 801a3d8:	4a8e      	ldr	r2, [pc, #568]	@ (801a614 <tcp_receive+0x884>)
 801a3da:	6812      	ldr	r2, [r2, #0]
 801a3dc:	605a      	str	r2, [r3, #4]
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 801a3de:	e00d      	b.n	801a3fc <tcp_receive+0x66c>
    } else {
      if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
 801a3e0:	4b8c      	ldr	r3, [pc, #560]	@ (801a614 <tcp_receive+0x884>)
 801a3e2:	681a      	ldr	r2, [r3, #0]
 801a3e4:	687b      	ldr	r3, [r7, #4]
 801a3e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801a3e8:	1ad3      	subs	r3, r2, r3
 801a3ea:	2b00      	cmp	r3, #0
 801a3ec:	da06      	bge.n	801a3fc <tcp_receive+0x66c>
        /* the whole segment is < rcv_nxt */
        /* must be a duplicate of a packet that has already been correctly handled */

        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: duplicate seqno %"U32_F"\n", seqno));
        tcp_ack_now(pcb);
 801a3ee:	687b      	ldr	r3, [r7, #4]
 801a3f0:	8b5b      	ldrh	r3, [r3, #26]
 801a3f2:	f043 0302 	orr.w	r3, r3, #2
 801a3f6:	b29a      	uxth	r2, r3
 801a3f8:	687b      	ldr	r3, [r7, #4]
 801a3fa:	835a      	strh	r2, [r3, #26]
    }

    /* The sequence number must be within the window (above rcv_nxt
       and below rcv_nxt + rcv_wnd) in order to be further
       processed. */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 801a3fc:	4b85      	ldr	r3, [pc, #532]	@ (801a614 <tcp_receive+0x884>)
 801a3fe:	681a      	ldr	r2, [r3, #0]
 801a400:	687b      	ldr	r3, [r7, #4]
 801a402:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801a404:	1ad3      	subs	r3, r2, r3
 801a406:	2b00      	cmp	r3, #0
 801a408:	f2c0 8427 	blt.w	801ac5a <tcp_receive+0xeca>
 801a40c:	4b81      	ldr	r3, [pc, #516]	@ (801a614 <tcp_receive+0x884>)
 801a40e:	681a      	ldr	r2, [r3, #0]
 801a410:	687b      	ldr	r3, [r7, #4]
 801a412:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801a414:	6879      	ldr	r1, [r7, #4]
 801a416:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 801a418:	440b      	add	r3, r1
 801a41a:	1ad3      	subs	r3, r2, r3
 801a41c:	3301      	adds	r3, #1
 801a41e:	2b00      	cmp	r3, #0
 801a420:	f300 841b 	bgt.w	801ac5a <tcp_receive+0xeca>
                        pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
      if (pcb->rcv_nxt == seqno) {
 801a424:	687b      	ldr	r3, [r7, #4]
 801a426:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801a428:	4b7a      	ldr	r3, [pc, #488]	@ (801a614 <tcp_receive+0x884>)
 801a42a:	681b      	ldr	r3, [r3, #0]
 801a42c:	429a      	cmp	r2, r3
 801a42e:	f040 8298 	bne.w	801a962 <tcp_receive+0xbd2>
        /* The incoming segment is the next in sequence. We check if
           we have to trim the end of the segment and update rcv_nxt
           and pass the data to the application. */
        tcplen = TCP_TCPLEN(&inseg);
 801a432:	4b79      	ldr	r3, [pc, #484]	@ (801a618 <tcp_receive+0x888>)
 801a434:	891c      	ldrh	r4, [r3, #8]
 801a436:	4b78      	ldr	r3, [pc, #480]	@ (801a618 <tcp_receive+0x888>)
 801a438:	68db      	ldr	r3, [r3, #12]
 801a43a:	899b      	ldrh	r3, [r3, #12]
 801a43c:	b29b      	uxth	r3, r3
 801a43e:	4618      	mov	r0, r3
 801a440:	f7f8 fbf4 	bl	8012c2c <lwip_htons>
 801a444:	4603      	mov	r3, r0
 801a446:	b2db      	uxtb	r3, r3
 801a448:	f003 0303 	and.w	r3, r3, #3
 801a44c:	2b00      	cmp	r3, #0
 801a44e:	d001      	beq.n	801a454 <tcp_receive+0x6c4>
 801a450:	2301      	movs	r3, #1
 801a452:	e000      	b.n	801a456 <tcp_receive+0x6c6>
 801a454:	2300      	movs	r3, #0
 801a456:	4423      	add	r3, r4
 801a458:	b29a      	uxth	r2, r3
 801a45a:	4b70      	ldr	r3, [pc, #448]	@ (801a61c <tcp_receive+0x88c>)
 801a45c:	801a      	strh	r2, [r3, #0]

        if (tcplen > pcb->rcv_wnd) {
 801a45e:	687b      	ldr	r3, [r7, #4]
 801a460:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 801a462:	4b6e      	ldr	r3, [pc, #440]	@ (801a61c <tcp_receive+0x88c>)
 801a464:	881b      	ldrh	r3, [r3, #0]
 801a466:	429a      	cmp	r2, r3
 801a468:	d274      	bcs.n	801a554 <tcp_receive+0x7c4>
          LWIP_DEBUGF(TCP_INPUT_DEBUG,
                      ("tcp_receive: other end overran receive window"
                       "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                       seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 801a46a:	4b6b      	ldr	r3, [pc, #428]	@ (801a618 <tcp_receive+0x888>)
 801a46c:	68db      	ldr	r3, [r3, #12]
 801a46e:	899b      	ldrh	r3, [r3, #12]
 801a470:	b29b      	uxth	r3, r3
 801a472:	4618      	mov	r0, r3
 801a474:	f7f8 fbda 	bl	8012c2c <lwip_htons>
 801a478:	4603      	mov	r3, r0
 801a47a:	b2db      	uxtb	r3, r3
 801a47c:	f003 0301 	and.w	r3, r3, #1
 801a480:	2b00      	cmp	r3, #0
 801a482:	d01e      	beq.n	801a4c2 <tcp_receive+0x732>
            /* Must remove the FIN from the header as we're trimming
             * that byte of sequence-space from the packet */
            TCPH_FLAGS_SET(inseg.tcphdr, TCPH_FLAGS(inseg.tcphdr) & ~(unsigned int)TCP_FIN);
 801a484:	4b64      	ldr	r3, [pc, #400]	@ (801a618 <tcp_receive+0x888>)
 801a486:	68db      	ldr	r3, [r3, #12]
 801a488:	899b      	ldrh	r3, [r3, #12]
 801a48a:	b29b      	uxth	r3, r3
 801a48c:	b21b      	sxth	r3, r3
 801a48e:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 801a492:	b21c      	sxth	r4, r3
 801a494:	4b60      	ldr	r3, [pc, #384]	@ (801a618 <tcp_receive+0x888>)
 801a496:	68db      	ldr	r3, [r3, #12]
 801a498:	899b      	ldrh	r3, [r3, #12]
 801a49a:	b29b      	uxth	r3, r3
 801a49c:	4618      	mov	r0, r3
 801a49e:	f7f8 fbc5 	bl	8012c2c <lwip_htons>
 801a4a2:	4603      	mov	r3, r0
 801a4a4:	b2db      	uxtb	r3, r3
 801a4a6:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 801a4aa:	b29b      	uxth	r3, r3
 801a4ac:	4618      	mov	r0, r3
 801a4ae:	f7f8 fbbd 	bl	8012c2c <lwip_htons>
 801a4b2:	4603      	mov	r3, r0
 801a4b4:	b21b      	sxth	r3, r3
 801a4b6:	4323      	orrs	r3, r4
 801a4b8:	b21a      	sxth	r2, r3
 801a4ba:	4b57      	ldr	r3, [pc, #348]	@ (801a618 <tcp_receive+0x888>)
 801a4bc:	68db      	ldr	r3, [r3, #12]
 801a4be:	b292      	uxth	r2, r2
 801a4c0:	819a      	strh	r2, [r3, #12]
          }
          /* Adjust length of segment to fit in the window. */
          TCPWND_CHECK16(pcb->rcv_wnd);
          inseg.len = (u16_t)pcb->rcv_wnd;
 801a4c2:	687b      	ldr	r3, [r7, #4]
 801a4c4:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 801a4c6:	4b54      	ldr	r3, [pc, #336]	@ (801a618 <tcp_receive+0x888>)
 801a4c8:	811a      	strh	r2, [r3, #8]
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 801a4ca:	4b53      	ldr	r3, [pc, #332]	@ (801a618 <tcp_receive+0x888>)
 801a4cc:	68db      	ldr	r3, [r3, #12]
 801a4ce:	899b      	ldrh	r3, [r3, #12]
 801a4d0:	b29b      	uxth	r3, r3
 801a4d2:	4618      	mov	r0, r3
 801a4d4:	f7f8 fbaa 	bl	8012c2c <lwip_htons>
 801a4d8:	4603      	mov	r3, r0
 801a4da:	b2db      	uxtb	r3, r3
 801a4dc:	f003 0302 	and.w	r3, r3, #2
 801a4e0:	2b00      	cmp	r3, #0
 801a4e2:	d005      	beq.n	801a4f0 <tcp_receive+0x760>
            inseg.len -= 1;
 801a4e4:	4b4c      	ldr	r3, [pc, #304]	@ (801a618 <tcp_receive+0x888>)
 801a4e6:	891b      	ldrh	r3, [r3, #8]
 801a4e8:	3b01      	subs	r3, #1
 801a4ea:	b29a      	uxth	r2, r3
 801a4ec:	4b4a      	ldr	r3, [pc, #296]	@ (801a618 <tcp_receive+0x888>)
 801a4ee:	811a      	strh	r2, [r3, #8]
          }
          pbuf_realloc(inseg.p, inseg.len);
 801a4f0:	4b49      	ldr	r3, [pc, #292]	@ (801a618 <tcp_receive+0x888>)
 801a4f2:	685b      	ldr	r3, [r3, #4]
 801a4f4:	4a48      	ldr	r2, [pc, #288]	@ (801a618 <tcp_receive+0x888>)
 801a4f6:	8912      	ldrh	r2, [r2, #8]
 801a4f8:	4611      	mov	r1, r2
 801a4fa:	4618      	mov	r0, r3
 801a4fc:	f7fc f8e2 	bl	80166c4 <pbuf_realloc>
          tcplen = TCP_TCPLEN(&inseg);
 801a500:	4b45      	ldr	r3, [pc, #276]	@ (801a618 <tcp_receive+0x888>)
 801a502:	891c      	ldrh	r4, [r3, #8]
 801a504:	4b44      	ldr	r3, [pc, #272]	@ (801a618 <tcp_receive+0x888>)
 801a506:	68db      	ldr	r3, [r3, #12]
 801a508:	899b      	ldrh	r3, [r3, #12]
 801a50a:	b29b      	uxth	r3, r3
 801a50c:	4618      	mov	r0, r3
 801a50e:	f7f8 fb8d 	bl	8012c2c <lwip_htons>
 801a512:	4603      	mov	r3, r0
 801a514:	b2db      	uxtb	r3, r3
 801a516:	f003 0303 	and.w	r3, r3, #3
 801a51a:	2b00      	cmp	r3, #0
 801a51c:	d001      	beq.n	801a522 <tcp_receive+0x792>
 801a51e:	2301      	movs	r3, #1
 801a520:	e000      	b.n	801a524 <tcp_receive+0x794>
 801a522:	2300      	movs	r3, #0
 801a524:	4423      	add	r3, r4
 801a526:	b29a      	uxth	r2, r3
 801a528:	4b3c      	ldr	r3, [pc, #240]	@ (801a61c <tcp_receive+0x88c>)
 801a52a:	801a      	strh	r2, [r3, #0]
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 801a52c:	4b3b      	ldr	r3, [pc, #236]	@ (801a61c <tcp_receive+0x88c>)
 801a52e:	881b      	ldrh	r3, [r3, #0]
 801a530:	461a      	mov	r2, r3
 801a532:	4b38      	ldr	r3, [pc, #224]	@ (801a614 <tcp_receive+0x884>)
 801a534:	681b      	ldr	r3, [r3, #0]
 801a536:	441a      	add	r2, r3
 801a538:	687b      	ldr	r3, [r7, #4]
 801a53a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801a53c:	6879      	ldr	r1, [r7, #4]
 801a53e:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 801a540:	440b      	add	r3, r1
 801a542:	429a      	cmp	r2, r3
 801a544:	d006      	beq.n	801a554 <tcp_receive+0x7c4>
 801a546:	4b36      	ldr	r3, [pc, #216]	@ (801a620 <tcp_receive+0x890>)
 801a548:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 801a54c:	4935      	ldr	r1, [pc, #212]	@ (801a624 <tcp_receive+0x894>)
 801a54e:	4836      	ldr	r0, [pc, #216]	@ (801a628 <tcp_receive+0x898>)
 801a550:	f004 faf4 	bl	801eb3c <iprintf>
        }
#if TCP_QUEUE_OOSEQ
        /* Received in-sequence data, adjust ooseq data if:
           - FIN has been received or
           - inseq overlaps with ooseq */
        if (pcb->ooseq != NULL) {
 801a554:	687b      	ldr	r3, [r7, #4]
 801a556:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801a558:	2b00      	cmp	r3, #0
 801a55a:	f000 80e6 	beq.w	801a72a <tcp_receive+0x99a>
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 801a55e:	4b2e      	ldr	r3, [pc, #184]	@ (801a618 <tcp_receive+0x888>)
 801a560:	68db      	ldr	r3, [r3, #12]
 801a562:	899b      	ldrh	r3, [r3, #12]
 801a564:	b29b      	uxth	r3, r3
 801a566:	4618      	mov	r0, r3
 801a568:	f7f8 fb60 	bl	8012c2c <lwip_htons>
 801a56c:	4603      	mov	r3, r0
 801a56e:	b2db      	uxtb	r3, r3
 801a570:	f003 0301 	and.w	r3, r3, #1
 801a574:	2b00      	cmp	r3, #0
 801a576:	d010      	beq.n	801a59a <tcp_receive+0x80a>
            LWIP_DEBUGF(TCP_INPUT_DEBUG,
                        ("tcp_receive: received in-order FIN, binning ooseq queue\n"));
            /* Received in-order FIN means anything that was received
             * out of order must now have been received in-order, so
             * bin the ooseq queue */
            while (pcb->ooseq != NULL) {
 801a578:	e00a      	b.n	801a590 <tcp_receive+0x800>
              struct tcp_seg *old_ooseq = pcb->ooseq;
 801a57a:	687b      	ldr	r3, [r7, #4]
 801a57c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801a57e:	60fb      	str	r3, [r7, #12]
              pcb->ooseq = pcb->ooseq->next;
 801a580:	687b      	ldr	r3, [r7, #4]
 801a582:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801a584:	681a      	ldr	r2, [r3, #0]
 801a586:	687b      	ldr	r3, [r7, #4]
 801a588:	675a      	str	r2, [r3, #116]	@ 0x74
              tcp_seg_free(old_ooseq);
 801a58a:	68f8      	ldr	r0, [r7, #12]
 801a58c:	f7fd fd93 	bl	80180b6 <tcp_seg_free>
            while (pcb->ooseq != NULL) {
 801a590:	687b      	ldr	r3, [r7, #4]
 801a592:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801a594:	2b00      	cmp	r3, #0
 801a596:	d1f0      	bne.n	801a57a <tcp_receive+0x7ea>
 801a598:	e0c7      	b.n	801a72a <tcp_receive+0x99a>
            }
          } else {
            struct tcp_seg *next = pcb->ooseq;
 801a59a:	687b      	ldr	r3, [r7, #4]
 801a59c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801a59e:	63fb      	str	r3, [r7, #60]	@ 0x3c
            /* Remove all segments on ooseq that are covered by inseg already.
             * FIN is copied from ooseq to inseg if present. */
            while (next &&
 801a5a0:	e051      	b.n	801a646 <tcp_receive+0x8b6>
                   TCP_SEQ_GEQ(seqno + tcplen,
                               next->tcphdr->seqno + next->len)) {
              struct tcp_seg *tmp;
              /* inseg cannot have FIN here (already processed above) */
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 801a5a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801a5a4:	68db      	ldr	r3, [r3, #12]
 801a5a6:	899b      	ldrh	r3, [r3, #12]
 801a5a8:	b29b      	uxth	r3, r3
 801a5aa:	4618      	mov	r0, r3
 801a5ac:	f7f8 fb3e 	bl	8012c2c <lwip_htons>
 801a5b0:	4603      	mov	r3, r0
 801a5b2:	b2db      	uxtb	r3, r3
 801a5b4:	f003 0301 	and.w	r3, r3, #1
 801a5b8:	2b00      	cmp	r3, #0
 801a5ba:	d03c      	beq.n	801a636 <tcp_receive+0x8a6>
                  (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) == 0) {
 801a5bc:	4b16      	ldr	r3, [pc, #88]	@ (801a618 <tcp_receive+0x888>)
 801a5be:	68db      	ldr	r3, [r3, #12]
 801a5c0:	899b      	ldrh	r3, [r3, #12]
 801a5c2:	b29b      	uxth	r3, r3
 801a5c4:	4618      	mov	r0, r3
 801a5c6:	f7f8 fb31 	bl	8012c2c <lwip_htons>
 801a5ca:	4603      	mov	r3, r0
 801a5cc:	b2db      	uxtb	r3, r3
 801a5ce:	f003 0302 	and.w	r3, r3, #2
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 801a5d2:	2b00      	cmp	r3, #0
 801a5d4:	d12f      	bne.n	801a636 <tcp_receive+0x8a6>
                TCPH_SET_FLAG(inseg.tcphdr, TCP_FIN);
 801a5d6:	4b10      	ldr	r3, [pc, #64]	@ (801a618 <tcp_receive+0x888>)
 801a5d8:	68db      	ldr	r3, [r3, #12]
 801a5da:	899b      	ldrh	r3, [r3, #12]
 801a5dc:	b29c      	uxth	r4, r3
 801a5de:	2001      	movs	r0, #1
 801a5e0:	f7f8 fb24 	bl	8012c2c <lwip_htons>
 801a5e4:	4603      	mov	r3, r0
 801a5e6:	461a      	mov	r2, r3
 801a5e8:	4b0b      	ldr	r3, [pc, #44]	@ (801a618 <tcp_receive+0x888>)
 801a5ea:	68db      	ldr	r3, [r3, #12]
 801a5ec:	4322      	orrs	r2, r4
 801a5ee:	b292      	uxth	r2, r2
 801a5f0:	819a      	strh	r2, [r3, #12]
                tcplen = TCP_TCPLEN(&inseg);
 801a5f2:	4b09      	ldr	r3, [pc, #36]	@ (801a618 <tcp_receive+0x888>)
 801a5f4:	891c      	ldrh	r4, [r3, #8]
 801a5f6:	4b08      	ldr	r3, [pc, #32]	@ (801a618 <tcp_receive+0x888>)
 801a5f8:	68db      	ldr	r3, [r3, #12]
 801a5fa:	899b      	ldrh	r3, [r3, #12]
 801a5fc:	b29b      	uxth	r3, r3
 801a5fe:	4618      	mov	r0, r3
 801a600:	f7f8 fb14 	bl	8012c2c <lwip_htons>
 801a604:	4603      	mov	r3, r0
 801a606:	b2db      	uxtb	r3, r3
 801a608:	f003 0303 	and.w	r3, r3, #3
 801a60c:	2b00      	cmp	r3, #0
 801a60e:	d00d      	beq.n	801a62c <tcp_receive+0x89c>
 801a610:	2301      	movs	r3, #1
 801a612:	e00c      	b.n	801a62e <tcp_receive+0x89e>
 801a614:	2401ca6c 	.word	0x2401ca6c
 801a618:	2401ca4c 	.word	0x2401ca4c
 801a61c:	2401ca76 	.word	0x2401ca76
 801a620:	08024330 	.word	0x08024330
 801a624:	080246fc 	.word	0x080246fc
 801a628:	080243a0 	.word	0x080243a0
 801a62c:	2300      	movs	r3, #0
 801a62e:	4423      	add	r3, r4
 801a630:	b29a      	uxth	r2, r3
 801a632:	4b98      	ldr	r3, [pc, #608]	@ (801a894 <tcp_receive+0xb04>)
 801a634:	801a      	strh	r2, [r3, #0]
              }
              tmp = next;
 801a636:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801a638:	613b      	str	r3, [r7, #16]
              next = next->next;
 801a63a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801a63c:	681b      	ldr	r3, [r3, #0]
 801a63e:	63fb      	str	r3, [r7, #60]	@ 0x3c
              tcp_seg_free(tmp);
 801a640:	6938      	ldr	r0, [r7, #16]
 801a642:	f7fd fd38 	bl	80180b6 <tcp_seg_free>
            while (next &&
 801a646:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801a648:	2b00      	cmp	r3, #0
 801a64a:	d00e      	beq.n	801a66a <tcp_receive+0x8da>
                   TCP_SEQ_GEQ(seqno + tcplen,
 801a64c:	4b91      	ldr	r3, [pc, #580]	@ (801a894 <tcp_receive+0xb04>)
 801a64e:	881b      	ldrh	r3, [r3, #0]
 801a650:	461a      	mov	r2, r3
 801a652:	4b91      	ldr	r3, [pc, #580]	@ (801a898 <tcp_receive+0xb08>)
 801a654:	681b      	ldr	r3, [r3, #0]
 801a656:	441a      	add	r2, r3
 801a658:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801a65a:	68db      	ldr	r3, [r3, #12]
 801a65c:	685b      	ldr	r3, [r3, #4]
 801a65e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 801a660:	8909      	ldrh	r1, [r1, #8]
 801a662:	440b      	add	r3, r1
 801a664:	1ad3      	subs	r3, r2, r3
            while (next &&
 801a666:	2b00      	cmp	r3, #0
 801a668:	da9b      	bge.n	801a5a2 <tcp_receive+0x812>
            }
            /* Now trim right side of inseg if it overlaps with the first
             * segment on ooseq */
            if (next &&
 801a66a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801a66c:	2b00      	cmp	r3, #0
 801a66e:	d059      	beq.n	801a724 <tcp_receive+0x994>
                TCP_SEQ_GT(seqno + tcplen,
 801a670:	4b88      	ldr	r3, [pc, #544]	@ (801a894 <tcp_receive+0xb04>)
 801a672:	881b      	ldrh	r3, [r3, #0]
 801a674:	461a      	mov	r2, r3
 801a676:	4b88      	ldr	r3, [pc, #544]	@ (801a898 <tcp_receive+0xb08>)
 801a678:	681b      	ldr	r3, [r3, #0]
 801a67a:	441a      	add	r2, r3
 801a67c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801a67e:	68db      	ldr	r3, [r3, #12]
 801a680:	685b      	ldr	r3, [r3, #4]
 801a682:	1ad3      	subs	r3, r2, r3
            if (next &&
 801a684:	2b00      	cmp	r3, #0
 801a686:	dd4d      	ble.n	801a724 <tcp_receive+0x994>
                           next->tcphdr->seqno)) {
              /* inseg cannot have FIN here (already processed above) */
              inseg.len = (u16_t)(next->tcphdr->seqno - seqno);
 801a688:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801a68a:	68db      	ldr	r3, [r3, #12]
 801a68c:	685b      	ldr	r3, [r3, #4]
 801a68e:	b29a      	uxth	r2, r3
 801a690:	4b81      	ldr	r3, [pc, #516]	@ (801a898 <tcp_receive+0xb08>)
 801a692:	681b      	ldr	r3, [r3, #0]
 801a694:	b29b      	uxth	r3, r3
 801a696:	1ad3      	subs	r3, r2, r3
 801a698:	b29a      	uxth	r2, r3
 801a69a:	4b80      	ldr	r3, [pc, #512]	@ (801a89c <tcp_receive+0xb0c>)
 801a69c:	811a      	strh	r2, [r3, #8]
              if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 801a69e:	4b7f      	ldr	r3, [pc, #508]	@ (801a89c <tcp_receive+0xb0c>)
 801a6a0:	68db      	ldr	r3, [r3, #12]
 801a6a2:	899b      	ldrh	r3, [r3, #12]
 801a6a4:	b29b      	uxth	r3, r3
 801a6a6:	4618      	mov	r0, r3
 801a6a8:	f7f8 fac0 	bl	8012c2c <lwip_htons>
 801a6ac:	4603      	mov	r3, r0
 801a6ae:	b2db      	uxtb	r3, r3
 801a6b0:	f003 0302 	and.w	r3, r3, #2
 801a6b4:	2b00      	cmp	r3, #0
 801a6b6:	d005      	beq.n	801a6c4 <tcp_receive+0x934>
                inseg.len -= 1;
 801a6b8:	4b78      	ldr	r3, [pc, #480]	@ (801a89c <tcp_receive+0xb0c>)
 801a6ba:	891b      	ldrh	r3, [r3, #8]
 801a6bc:	3b01      	subs	r3, #1
 801a6be:	b29a      	uxth	r2, r3
 801a6c0:	4b76      	ldr	r3, [pc, #472]	@ (801a89c <tcp_receive+0xb0c>)
 801a6c2:	811a      	strh	r2, [r3, #8]
              }
              pbuf_realloc(inseg.p, inseg.len);
 801a6c4:	4b75      	ldr	r3, [pc, #468]	@ (801a89c <tcp_receive+0xb0c>)
 801a6c6:	685b      	ldr	r3, [r3, #4]
 801a6c8:	4a74      	ldr	r2, [pc, #464]	@ (801a89c <tcp_receive+0xb0c>)
 801a6ca:	8912      	ldrh	r2, [r2, #8]
 801a6cc:	4611      	mov	r1, r2
 801a6ce:	4618      	mov	r0, r3
 801a6d0:	f7fb fff8 	bl	80166c4 <pbuf_realloc>
              tcplen = TCP_TCPLEN(&inseg);
 801a6d4:	4b71      	ldr	r3, [pc, #452]	@ (801a89c <tcp_receive+0xb0c>)
 801a6d6:	891c      	ldrh	r4, [r3, #8]
 801a6d8:	4b70      	ldr	r3, [pc, #448]	@ (801a89c <tcp_receive+0xb0c>)
 801a6da:	68db      	ldr	r3, [r3, #12]
 801a6dc:	899b      	ldrh	r3, [r3, #12]
 801a6de:	b29b      	uxth	r3, r3
 801a6e0:	4618      	mov	r0, r3
 801a6e2:	f7f8 faa3 	bl	8012c2c <lwip_htons>
 801a6e6:	4603      	mov	r3, r0
 801a6e8:	b2db      	uxtb	r3, r3
 801a6ea:	f003 0303 	and.w	r3, r3, #3
 801a6ee:	2b00      	cmp	r3, #0
 801a6f0:	d001      	beq.n	801a6f6 <tcp_receive+0x966>
 801a6f2:	2301      	movs	r3, #1
 801a6f4:	e000      	b.n	801a6f8 <tcp_receive+0x968>
 801a6f6:	2300      	movs	r3, #0
 801a6f8:	4423      	add	r3, r4
 801a6fa:	b29a      	uxth	r2, r3
 801a6fc:	4b65      	ldr	r3, [pc, #404]	@ (801a894 <tcp_receive+0xb04>)
 801a6fe:	801a      	strh	r2, [r3, #0]
              LWIP_ASSERT("tcp_receive: segment not trimmed correctly to ooseq queue\n",
 801a700:	4b64      	ldr	r3, [pc, #400]	@ (801a894 <tcp_receive+0xb04>)
 801a702:	881b      	ldrh	r3, [r3, #0]
 801a704:	461a      	mov	r2, r3
 801a706:	4b64      	ldr	r3, [pc, #400]	@ (801a898 <tcp_receive+0xb08>)
 801a708:	681b      	ldr	r3, [r3, #0]
 801a70a:	441a      	add	r2, r3
 801a70c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801a70e:	68db      	ldr	r3, [r3, #12]
 801a710:	685b      	ldr	r3, [r3, #4]
 801a712:	429a      	cmp	r2, r3
 801a714:	d006      	beq.n	801a724 <tcp_receive+0x994>
 801a716:	4b62      	ldr	r3, [pc, #392]	@ (801a8a0 <tcp_receive+0xb10>)
 801a718:	f240 52fc 	movw	r2, #1532	@ 0x5fc
 801a71c:	4961      	ldr	r1, [pc, #388]	@ (801a8a4 <tcp_receive+0xb14>)
 801a71e:	4862      	ldr	r0, [pc, #392]	@ (801a8a8 <tcp_receive+0xb18>)
 801a720:	f004 fa0c 	bl	801eb3c <iprintf>
                          (seqno + tcplen) == next->tcphdr->seqno);
            }
            pcb->ooseq = next;
 801a724:	687b      	ldr	r3, [r7, #4]
 801a726:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801a728:	675a      	str	r2, [r3, #116]	@ 0x74
          }
        }
#endif /* TCP_QUEUE_OOSEQ */

        pcb->rcv_nxt = seqno + tcplen;
 801a72a:	4b5a      	ldr	r3, [pc, #360]	@ (801a894 <tcp_receive+0xb04>)
 801a72c:	881b      	ldrh	r3, [r3, #0]
 801a72e:	461a      	mov	r2, r3
 801a730:	4b59      	ldr	r3, [pc, #356]	@ (801a898 <tcp_receive+0xb08>)
 801a732:	681b      	ldr	r3, [r3, #0]
 801a734:	441a      	add	r2, r3
 801a736:	687b      	ldr	r3, [r7, #4]
 801a738:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update the receiver's (our) window. */
        LWIP_ASSERT("tcp_receive: tcplen > rcv_wnd\n", pcb->rcv_wnd >= tcplen);
 801a73a:	687b      	ldr	r3, [r7, #4]
 801a73c:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 801a73e:	4b55      	ldr	r3, [pc, #340]	@ (801a894 <tcp_receive+0xb04>)
 801a740:	881b      	ldrh	r3, [r3, #0]
 801a742:	429a      	cmp	r2, r3
 801a744:	d206      	bcs.n	801a754 <tcp_receive+0x9c4>
 801a746:	4b56      	ldr	r3, [pc, #344]	@ (801a8a0 <tcp_receive+0xb10>)
 801a748:	f240 6207 	movw	r2, #1543	@ 0x607
 801a74c:	4957      	ldr	r1, [pc, #348]	@ (801a8ac <tcp_receive+0xb1c>)
 801a74e:	4856      	ldr	r0, [pc, #344]	@ (801a8a8 <tcp_receive+0xb18>)
 801a750:	f004 f9f4 	bl	801eb3c <iprintf>
        pcb->rcv_wnd -= tcplen;
 801a754:	687b      	ldr	r3, [r7, #4]
 801a756:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 801a758:	4b4e      	ldr	r3, [pc, #312]	@ (801a894 <tcp_receive+0xb04>)
 801a75a:	881b      	ldrh	r3, [r3, #0]
 801a75c:	1ad3      	subs	r3, r2, r3
 801a75e:	b29a      	uxth	r2, r3
 801a760:	687b      	ldr	r3, [r7, #4]
 801a762:	851a      	strh	r2, [r3, #40]	@ 0x28

        tcp_update_rcv_ann_wnd(pcb);
 801a764:	6878      	ldr	r0, [r7, #4]
 801a766:	f7fc ffc5 	bl	80176f4 <tcp_update_rcv_ann_wnd>
           chains its data on this pbuf as well.

           If the segment was a FIN, we set the TF_GOT_FIN flag that will
           be used to indicate to the application that the remote side has
           closed its end of the connection. */
        if (inseg.p->tot_len > 0) {
 801a76a:	4b4c      	ldr	r3, [pc, #304]	@ (801a89c <tcp_receive+0xb0c>)
 801a76c:	685b      	ldr	r3, [r3, #4]
 801a76e:	891b      	ldrh	r3, [r3, #8]
 801a770:	2b00      	cmp	r3, #0
 801a772:	d006      	beq.n	801a782 <tcp_receive+0x9f2>
          recv_data = inseg.p;
 801a774:	4b49      	ldr	r3, [pc, #292]	@ (801a89c <tcp_receive+0xb0c>)
 801a776:	685b      	ldr	r3, [r3, #4]
 801a778:	4a4d      	ldr	r2, [pc, #308]	@ (801a8b0 <tcp_receive+0xb20>)
 801a77a:	6013      	str	r3, [r2, #0]
          /* Since this pbuf now is the responsibility of the
             application, we delete our reference to it so that we won't
             (mistakingly) deallocate it. */
          inseg.p = NULL;
 801a77c:	4b47      	ldr	r3, [pc, #284]	@ (801a89c <tcp_receive+0xb0c>)
 801a77e:	2200      	movs	r2, #0
 801a780:	605a      	str	r2, [r3, #4]
        }
        if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 801a782:	4b46      	ldr	r3, [pc, #280]	@ (801a89c <tcp_receive+0xb0c>)
 801a784:	68db      	ldr	r3, [r3, #12]
 801a786:	899b      	ldrh	r3, [r3, #12]
 801a788:	b29b      	uxth	r3, r3
 801a78a:	4618      	mov	r0, r3
 801a78c:	f7f8 fa4e 	bl	8012c2c <lwip_htons>
 801a790:	4603      	mov	r3, r0
 801a792:	b2db      	uxtb	r3, r3
 801a794:	f003 0301 	and.w	r3, r3, #1
 801a798:	2b00      	cmp	r3, #0
 801a79a:	f000 80b8 	beq.w	801a90e <tcp_receive+0xb7e>
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: received FIN.\n"));
          recv_flags |= TF_GOT_FIN;
 801a79e:	4b45      	ldr	r3, [pc, #276]	@ (801a8b4 <tcp_receive+0xb24>)
 801a7a0:	781b      	ldrb	r3, [r3, #0]
 801a7a2:	f043 0320 	orr.w	r3, r3, #32
 801a7a6:	b2da      	uxtb	r2, r3
 801a7a8:	4b42      	ldr	r3, [pc, #264]	@ (801a8b4 <tcp_receive+0xb24>)
 801a7aa:	701a      	strb	r2, [r3, #0]
        }

#if TCP_QUEUE_OOSEQ
        /* We now check if we have segments on the ->ooseq queue that
           are now in sequence. */
        while (pcb->ooseq != NULL &&
 801a7ac:	e0af      	b.n	801a90e <tcp_receive+0xb7e>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {

          struct tcp_seg *cseg = pcb->ooseq;
 801a7ae:	687b      	ldr	r3, [r7, #4]
 801a7b0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801a7b2:	60bb      	str	r3, [r7, #8]
          seqno = pcb->ooseq->tcphdr->seqno;
 801a7b4:	687b      	ldr	r3, [r7, #4]
 801a7b6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801a7b8:	68db      	ldr	r3, [r3, #12]
 801a7ba:	685b      	ldr	r3, [r3, #4]
 801a7bc:	4a36      	ldr	r2, [pc, #216]	@ (801a898 <tcp_receive+0xb08>)
 801a7be:	6013      	str	r3, [r2, #0]

          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 801a7c0:	68bb      	ldr	r3, [r7, #8]
 801a7c2:	891b      	ldrh	r3, [r3, #8]
 801a7c4:	461c      	mov	r4, r3
 801a7c6:	68bb      	ldr	r3, [r7, #8]
 801a7c8:	68db      	ldr	r3, [r3, #12]
 801a7ca:	899b      	ldrh	r3, [r3, #12]
 801a7cc:	b29b      	uxth	r3, r3
 801a7ce:	4618      	mov	r0, r3
 801a7d0:	f7f8 fa2c 	bl	8012c2c <lwip_htons>
 801a7d4:	4603      	mov	r3, r0
 801a7d6:	b2db      	uxtb	r3, r3
 801a7d8:	f003 0303 	and.w	r3, r3, #3
 801a7dc:	2b00      	cmp	r3, #0
 801a7de:	d001      	beq.n	801a7e4 <tcp_receive+0xa54>
 801a7e0:	2301      	movs	r3, #1
 801a7e2:	e000      	b.n	801a7e6 <tcp_receive+0xa56>
 801a7e4:	2300      	movs	r3, #0
 801a7e6:	191a      	adds	r2, r3, r4
 801a7e8:	687b      	ldr	r3, [r7, #4]
 801a7ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801a7ec:	441a      	add	r2, r3
 801a7ee:	687b      	ldr	r3, [r7, #4]
 801a7f0:	625a      	str	r2, [r3, #36]	@ 0x24
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 801a7f2:	687b      	ldr	r3, [r7, #4]
 801a7f4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 801a7f6:	461c      	mov	r4, r3
 801a7f8:	68bb      	ldr	r3, [r7, #8]
 801a7fa:	891b      	ldrh	r3, [r3, #8]
 801a7fc:	461d      	mov	r5, r3
 801a7fe:	68bb      	ldr	r3, [r7, #8]
 801a800:	68db      	ldr	r3, [r3, #12]
 801a802:	899b      	ldrh	r3, [r3, #12]
 801a804:	b29b      	uxth	r3, r3
 801a806:	4618      	mov	r0, r3
 801a808:	f7f8 fa10 	bl	8012c2c <lwip_htons>
 801a80c:	4603      	mov	r3, r0
 801a80e:	b2db      	uxtb	r3, r3
 801a810:	f003 0303 	and.w	r3, r3, #3
 801a814:	2b00      	cmp	r3, #0
 801a816:	d001      	beq.n	801a81c <tcp_receive+0xa8c>
 801a818:	2301      	movs	r3, #1
 801a81a:	e000      	b.n	801a81e <tcp_receive+0xa8e>
 801a81c:	2300      	movs	r3, #0
 801a81e:	442b      	add	r3, r5
 801a820:	429c      	cmp	r4, r3
 801a822:	d206      	bcs.n	801a832 <tcp_receive+0xaa2>
 801a824:	4b1e      	ldr	r3, [pc, #120]	@ (801a8a0 <tcp_receive+0xb10>)
 801a826:	f240 622b 	movw	r2, #1579	@ 0x62b
 801a82a:	4923      	ldr	r1, [pc, #140]	@ (801a8b8 <tcp_receive+0xb28>)
 801a82c:	481e      	ldr	r0, [pc, #120]	@ (801a8a8 <tcp_receive+0xb18>)
 801a82e:	f004 f985 	bl	801eb3c <iprintf>
                      pcb->rcv_wnd >= TCP_TCPLEN(cseg));
          pcb->rcv_wnd -= TCP_TCPLEN(cseg);
 801a832:	68bb      	ldr	r3, [r7, #8]
 801a834:	891b      	ldrh	r3, [r3, #8]
 801a836:	461c      	mov	r4, r3
 801a838:	68bb      	ldr	r3, [r7, #8]
 801a83a:	68db      	ldr	r3, [r3, #12]
 801a83c:	899b      	ldrh	r3, [r3, #12]
 801a83e:	b29b      	uxth	r3, r3
 801a840:	4618      	mov	r0, r3
 801a842:	f7f8 f9f3 	bl	8012c2c <lwip_htons>
 801a846:	4603      	mov	r3, r0
 801a848:	b2db      	uxtb	r3, r3
 801a84a:	f003 0303 	and.w	r3, r3, #3
 801a84e:	2b00      	cmp	r3, #0
 801a850:	d001      	beq.n	801a856 <tcp_receive+0xac6>
 801a852:	2301      	movs	r3, #1
 801a854:	e000      	b.n	801a858 <tcp_receive+0xac8>
 801a856:	2300      	movs	r3, #0
 801a858:	1919      	adds	r1, r3, r4
 801a85a:	687b      	ldr	r3, [r7, #4]
 801a85c:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 801a85e:	b28b      	uxth	r3, r1
 801a860:	1ad3      	subs	r3, r2, r3
 801a862:	b29a      	uxth	r2, r3
 801a864:	687b      	ldr	r3, [r7, #4]
 801a866:	851a      	strh	r2, [r3, #40]	@ 0x28

          tcp_update_rcv_ann_wnd(pcb);
 801a868:	6878      	ldr	r0, [r7, #4]
 801a86a:	f7fc ff43 	bl	80176f4 <tcp_update_rcv_ann_wnd>

          if (cseg->p->tot_len > 0) {
 801a86e:	68bb      	ldr	r3, [r7, #8]
 801a870:	685b      	ldr	r3, [r3, #4]
 801a872:	891b      	ldrh	r3, [r3, #8]
 801a874:	2b00      	cmp	r3, #0
 801a876:	d028      	beq.n	801a8ca <tcp_receive+0xb3a>
            /* Chain this pbuf onto the pbuf that we will pass to
               the application. */
            /* With window scaling, this can overflow recv_data->tot_len, but
               that's not a problem since we explicitly fix that before passing
               recv_data to the application. */
            if (recv_data) {
 801a878:	4b0d      	ldr	r3, [pc, #52]	@ (801a8b0 <tcp_receive+0xb20>)
 801a87a:	681b      	ldr	r3, [r3, #0]
 801a87c:	2b00      	cmp	r3, #0
 801a87e:	d01d      	beq.n	801a8bc <tcp_receive+0xb2c>
              pbuf_cat(recv_data, cseg->p);
 801a880:	4b0b      	ldr	r3, [pc, #44]	@ (801a8b0 <tcp_receive+0xb20>)
 801a882:	681a      	ldr	r2, [r3, #0]
 801a884:	68bb      	ldr	r3, [r7, #8]
 801a886:	685b      	ldr	r3, [r3, #4]
 801a888:	4619      	mov	r1, r3
 801a88a:	4610      	mov	r0, r2
 801a88c:	f7fc f96e 	bl	8016b6c <pbuf_cat>
 801a890:	e018      	b.n	801a8c4 <tcp_receive+0xb34>
 801a892:	bf00      	nop
 801a894:	2401ca76 	.word	0x2401ca76
 801a898:	2401ca6c 	.word	0x2401ca6c
 801a89c:	2401ca4c 	.word	0x2401ca4c
 801a8a0:	08024330 	.word	0x08024330
 801a8a4:	08024734 	.word	0x08024734
 801a8a8:	080243a0 	.word	0x080243a0
 801a8ac:	08024770 	.word	0x08024770
 801a8b0:	2401ca7c 	.word	0x2401ca7c
 801a8b4:	2401ca79 	.word	0x2401ca79
 801a8b8:	08024790 	.word	0x08024790
            } else {
              recv_data = cseg->p;
 801a8bc:	68bb      	ldr	r3, [r7, #8]
 801a8be:	685b      	ldr	r3, [r3, #4]
 801a8c0:	4a70      	ldr	r2, [pc, #448]	@ (801aa84 <tcp_receive+0xcf4>)
 801a8c2:	6013      	str	r3, [r2, #0]
            }
            cseg->p = NULL;
 801a8c4:	68bb      	ldr	r3, [r7, #8]
 801a8c6:	2200      	movs	r2, #0
 801a8c8:	605a      	str	r2, [r3, #4]
          }
          if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 801a8ca:	68bb      	ldr	r3, [r7, #8]
 801a8cc:	68db      	ldr	r3, [r3, #12]
 801a8ce:	899b      	ldrh	r3, [r3, #12]
 801a8d0:	b29b      	uxth	r3, r3
 801a8d2:	4618      	mov	r0, r3
 801a8d4:	f7f8 f9aa 	bl	8012c2c <lwip_htons>
 801a8d8:	4603      	mov	r3, r0
 801a8da:	b2db      	uxtb	r3, r3
 801a8dc:	f003 0301 	and.w	r3, r3, #1
 801a8e0:	2b00      	cmp	r3, #0
 801a8e2:	d00d      	beq.n	801a900 <tcp_receive+0xb70>
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: dequeued FIN.\n"));
            recv_flags |= TF_GOT_FIN;
 801a8e4:	4b68      	ldr	r3, [pc, #416]	@ (801aa88 <tcp_receive+0xcf8>)
 801a8e6:	781b      	ldrb	r3, [r3, #0]
 801a8e8:	f043 0320 	orr.w	r3, r3, #32
 801a8ec:	b2da      	uxtb	r2, r3
 801a8ee:	4b66      	ldr	r3, [pc, #408]	@ (801aa88 <tcp_receive+0xcf8>)
 801a8f0:	701a      	strb	r2, [r3, #0]
            if (pcb->state == ESTABLISHED) { /* force passive close or we can move to active close */
 801a8f2:	687b      	ldr	r3, [r7, #4]
 801a8f4:	7d1b      	ldrb	r3, [r3, #20]
 801a8f6:	2b04      	cmp	r3, #4
 801a8f8:	d102      	bne.n	801a900 <tcp_receive+0xb70>
              pcb->state = CLOSE_WAIT;
 801a8fa:	687b      	ldr	r3, [r7, #4]
 801a8fc:	2207      	movs	r2, #7
 801a8fe:	751a      	strb	r2, [r3, #20]
            }
          }

          pcb->ooseq = cseg->next;
 801a900:	68bb      	ldr	r3, [r7, #8]
 801a902:	681a      	ldr	r2, [r3, #0]
 801a904:	687b      	ldr	r3, [r7, #4]
 801a906:	675a      	str	r2, [r3, #116]	@ 0x74
          tcp_seg_free(cseg);
 801a908:	68b8      	ldr	r0, [r7, #8]
 801a90a:	f7fd fbd4 	bl	80180b6 <tcp_seg_free>
        while (pcb->ooseq != NULL &&
 801a90e:	687b      	ldr	r3, [r7, #4]
 801a910:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801a912:	2b00      	cmp	r3, #0
 801a914:	d008      	beq.n	801a928 <tcp_receive+0xb98>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {
 801a916:	687b      	ldr	r3, [r7, #4]
 801a918:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801a91a:	68db      	ldr	r3, [r3, #12]
 801a91c:	685a      	ldr	r2, [r3, #4]
 801a91e:	687b      	ldr	r3, [r7, #4]
 801a920:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        while (pcb->ooseq != NULL &&
 801a922:	429a      	cmp	r2, r3
 801a924:	f43f af43 	beq.w	801a7ae <tcp_receive+0xa1e>
#endif /* LWIP_TCP_SACK_OUT */
#endif /* TCP_QUEUE_OOSEQ */


        /* Acknowledge the segment(s). */
        tcp_ack(pcb);
 801a928:	687b      	ldr	r3, [r7, #4]
 801a92a:	8b5b      	ldrh	r3, [r3, #26]
 801a92c:	f003 0301 	and.w	r3, r3, #1
 801a930:	2b00      	cmp	r3, #0
 801a932:	d00e      	beq.n	801a952 <tcp_receive+0xbc2>
 801a934:	687b      	ldr	r3, [r7, #4]
 801a936:	8b5b      	ldrh	r3, [r3, #26]
 801a938:	f023 0301 	bic.w	r3, r3, #1
 801a93c:	b29a      	uxth	r2, r3
 801a93e:	687b      	ldr	r3, [r7, #4]
 801a940:	835a      	strh	r2, [r3, #26]
 801a942:	687b      	ldr	r3, [r7, #4]
 801a944:	8b5b      	ldrh	r3, [r3, #26]
 801a946:	f043 0302 	orr.w	r3, r3, #2
 801a94a:	b29a      	uxth	r2, r3
 801a94c:	687b      	ldr	r3, [r7, #4]
 801a94e:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 801a950:	e187      	b.n	801ac62 <tcp_receive+0xed2>
        tcp_ack(pcb);
 801a952:	687b      	ldr	r3, [r7, #4]
 801a954:	8b5b      	ldrh	r3, [r3, #26]
 801a956:	f043 0301 	orr.w	r3, r3, #1
 801a95a:	b29a      	uxth	r2, r3
 801a95c:	687b      	ldr	r3, [r7, #4]
 801a95e:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 801a960:	e17f      	b.n	801ac62 <tcp_receive+0xed2>
      } else {
        /* We get here if the incoming segment is out-of-sequence. */

#if TCP_QUEUE_OOSEQ
        /* We queue the segment on the ->ooseq queue. */
        if (pcb->ooseq == NULL) {
 801a962:	687b      	ldr	r3, [r7, #4]
 801a964:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801a966:	2b00      	cmp	r3, #0
 801a968:	d106      	bne.n	801a978 <tcp_receive+0xbe8>
          pcb->ooseq = tcp_seg_copy(&inseg);
 801a96a:	4848      	ldr	r0, [pc, #288]	@ (801aa8c <tcp_receive+0xcfc>)
 801a96c:	f7fd fbbc 	bl	80180e8 <tcp_seg_copy>
 801a970:	4602      	mov	r2, r0
 801a972:	687b      	ldr	r3, [r7, #4]
 801a974:	675a      	str	r2, [r3, #116]	@ 0x74
 801a976:	e16c      	b.n	801ac52 <tcp_receive+0xec2>
#if LWIP_TCP_SACK_OUT
          /* This is the left edge of the lowest possible SACK range.
             It may start before the newly received segment (possibly adjusted below). */
          u32_t sackbeg = TCP_SEQ_LT(seqno, pcb->ooseq->tcphdr->seqno) ? seqno : pcb->ooseq->tcphdr->seqno;
#endif /* LWIP_TCP_SACK_OUT */
          struct tcp_seg *next, *prev = NULL;
 801a978:	2300      	movs	r3, #0
 801a97a:	637b      	str	r3, [r7, #52]	@ 0x34
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 801a97c:	687b      	ldr	r3, [r7, #4]
 801a97e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801a980:	63bb      	str	r3, [r7, #56]	@ 0x38
 801a982:	e156      	b.n	801ac32 <tcp_receive+0xea2>
            if (seqno == next->tcphdr->seqno) {
 801a984:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801a986:	68db      	ldr	r3, [r3, #12]
 801a988:	685a      	ldr	r2, [r3, #4]
 801a98a:	4b41      	ldr	r3, [pc, #260]	@ (801aa90 <tcp_receive+0xd00>)
 801a98c:	681b      	ldr	r3, [r3, #0]
 801a98e:	429a      	cmp	r2, r3
 801a990:	d11d      	bne.n	801a9ce <tcp_receive+0xc3e>
              /* The sequence number of the incoming segment is the
                 same as the sequence number of the segment on
                 ->ooseq. We check the lengths to see which one to
                 discard. */
              if (inseg.len > next->len) {
 801a992:	4b3e      	ldr	r3, [pc, #248]	@ (801aa8c <tcp_receive+0xcfc>)
 801a994:	891a      	ldrh	r2, [r3, #8]
 801a996:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801a998:	891b      	ldrh	r3, [r3, #8]
 801a99a:	429a      	cmp	r2, r3
 801a99c:	f240 814e 	bls.w	801ac3c <tcp_receive+0xeac>
                /* The incoming segment is larger than the old
                   segment. We replace some segments with the new
                   one. */
                struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 801a9a0:	483a      	ldr	r0, [pc, #232]	@ (801aa8c <tcp_receive+0xcfc>)
 801a9a2:	f7fd fba1 	bl	80180e8 <tcp_seg_copy>
 801a9a6:	6178      	str	r0, [r7, #20]
                if (cseg != NULL) {
 801a9a8:	697b      	ldr	r3, [r7, #20]
 801a9aa:	2b00      	cmp	r3, #0
 801a9ac:	f000 8148 	beq.w	801ac40 <tcp_receive+0xeb0>
                  if (prev != NULL) {
 801a9b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801a9b2:	2b00      	cmp	r3, #0
 801a9b4:	d003      	beq.n	801a9be <tcp_receive+0xc2e>
                    prev->next = cseg;
 801a9b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801a9b8:	697a      	ldr	r2, [r7, #20]
 801a9ba:	601a      	str	r2, [r3, #0]
 801a9bc:	e002      	b.n	801a9c4 <tcp_receive+0xc34>
                  } else {
                    pcb->ooseq = cseg;
 801a9be:	687b      	ldr	r3, [r7, #4]
 801a9c0:	697a      	ldr	r2, [r7, #20]
 801a9c2:	675a      	str	r2, [r3, #116]	@ 0x74
                  }
                  tcp_oos_insert_segment(cseg, next);
 801a9c4:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 801a9c6:	6978      	ldr	r0, [r7, #20]
 801a9c8:	f7ff f8de 	bl	8019b88 <tcp_oos_insert_segment>
                }
                break;
 801a9cc:	e138      	b.n	801ac40 <tcp_receive+0xeb0>
                   segment was smaller than the old one; in either
                   case, we ditch the incoming segment. */
                break;
              }
            } else {
              if (prev == NULL) {
 801a9ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801a9d0:	2b00      	cmp	r3, #0
 801a9d2:	d117      	bne.n	801aa04 <tcp_receive+0xc74>
                if (TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {
 801a9d4:	4b2e      	ldr	r3, [pc, #184]	@ (801aa90 <tcp_receive+0xd00>)
 801a9d6:	681a      	ldr	r2, [r3, #0]
 801a9d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801a9da:	68db      	ldr	r3, [r3, #12]
 801a9dc:	685b      	ldr	r3, [r3, #4]
 801a9de:	1ad3      	subs	r3, r2, r3
 801a9e0:	2b00      	cmp	r3, #0
 801a9e2:	da57      	bge.n	801aa94 <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is lower
                     than the sequence number of the first segment on the
                     queue. We put the incoming segment first on the
                     queue. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 801a9e4:	4829      	ldr	r0, [pc, #164]	@ (801aa8c <tcp_receive+0xcfc>)
 801a9e6:	f7fd fb7f 	bl	80180e8 <tcp_seg_copy>
 801a9ea:	61b8      	str	r0, [r7, #24]
                  if (cseg != NULL) {
 801a9ec:	69bb      	ldr	r3, [r7, #24]
 801a9ee:	2b00      	cmp	r3, #0
 801a9f0:	f000 8128 	beq.w	801ac44 <tcp_receive+0xeb4>
                    pcb->ooseq = cseg;
 801a9f4:	687b      	ldr	r3, [r7, #4]
 801a9f6:	69ba      	ldr	r2, [r7, #24]
 801a9f8:	675a      	str	r2, [r3, #116]	@ 0x74
                    tcp_oos_insert_segment(cseg, next);
 801a9fa:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 801a9fc:	69b8      	ldr	r0, [r7, #24]
 801a9fe:	f7ff f8c3 	bl	8019b88 <tcp_oos_insert_segment>
                  }
                  break;
 801aa02:	e11f      	b.n	801ac44 <tcp_receive+0xeb4>
                }
              } else {
                /*if (TCP_SEQ_LT(prev->tcphdr->seqno, seqno) &&
                  TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {*/
                if (TCP_SEQ_BETWEEN(seqno, prev->tcphdr->seqno + 1, next->tcphdr->seqno - 1)) {
 801aa04:	4b22      	ldr	r3, [pc, #136]	@ (801aa90 <tcp_receive+0xd00>)
 801aa06:	681a      	ldr	r2, [r3, #0]
 801aa08:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801aa0a:	68db      	ldr	r3, [r3, #12]
 801aa0c:	685b      	ldr	r3, [r3, #4]
 801aa0e:	1ad3      	subs	r3, r2, r3
 801aa10:	3b01      	subs	r3, #1
 801aa12:	2b00      	cmp	r3, #0
 801aa14:	db3e      	blt.n	801aa94 <tcp_receive+0xd04>
 801aa16:	4b1e      	ldr	r3, [pc, #120]	@ (801aa90 <tcp_receive+0xd00>)
 801aa18:	681a      	ldr	r2, [r3, #0]
 801aa1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801aa1c:	68db      	ldr	r3, [r3, #12]
 801aa1e:	685b      	ldr	r3, [r3, #4]
 801aa20:	1ad3      	subs	r3, r2, r3
 801aa22:	3301      	adds	r3, #1
 801aa24:	2b00      	cmp	r3, #0
 801aa26:	dc35      	bgt.n	801aa94 <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is in
                     between the sequence numbers of the previous and
                     the next segment on ->ooseq. We trim trim the previous
                     segment, delete next segments that included in received segment
                     and trim received, if needed. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 801aa28:	4818      	ldr	r0, [pc, #96]	@ (801aa8c <tcp_receive+0xcfc>)
 801aa2a:	f7fd fb5d 	bl	80180e8 <tcp_seg_copy>
 801aa2e:	61f8      	str	r0, [r7, #28]
                  if (cseg != NULL) {
 801aa30:	69fb      	ldr	r3, [r7, #28]
 801aa32:	2b00      	cmp	r3, #0
 801aa34:	f000 8108 	beq.w	801ac48 <tcp_receive+0xeb8>
                    if (TCP_SEQ_GT(prev->tcphdr->seqno + prev->len, seqno)) {
 801aa38:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801aa3a:	68db      	ldr	r3, [r3, #12]
 801aa3c:	685b      	ldr	r3, [r3, #4]
 801aa3e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801aa40:	8912      	ldrh	r2, [r2, #8]
 801aa42:	441a      	add	r2, r3
 801aa44:	4b12      	ldr	r3, [pc, #72]	@ (801aa90 <tcp_receive+0xd00>)
 801aa46:	681b      	ldr	r3, [r3, #0]
 801aa48:	1ad3      	subs	r3, r2, r3
 801aa4a:	2b00      	cmp	r3, #0
 801aa4c:	dd12      	ble.n	801aa74 <tcp_receive+0xce4>
                      /* We need to trim the prev segment. */
                      prev->len = (u16_t)(seqno - prev->tcphdr->seqno);
 801aa4e:	4b10      	ldr	r3, [pc, #64]	@ (801aa90 <tcp_receive+0xd00>)
 801aa50:	681b      	ldr	r3, [r3, #0]
 801aa52:	b29a      	uxth	r2, r3
 801aa54:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801aa56:	68db      	ldr	r3, [r3, #12]
 801aa58:	685b      	ldr	r3, [r3, #4]
 801aa5a:	b29b      	uxth	r3, r3
 801aa5c:	1ad3      	subs	r3, r2, r3
 801aa5e:	b29a      	uxth	r2, r3
 801aa60:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801aa62:	811a      	strh	r2, [r3, #8]
                      pbuf_realloc(prev->p, prev->len);
 801aa64:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801aa66:	685a      	ldr	r2, [r3, #4]
 801aa68:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801aa6a:	891b      	ldrh	r3, [r3, #8]
 801aa6c:	4619      	mov	r1, r3
 801aa6e:	4610      	mov	r0, r2
 801aa70:	f7fb fe28 	bl	80166c4 <pbuf_realloc>
                    }
                    prev->next = cseg;
 801aa74:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801aa76:	69fa      	ldr	r2, [r7, #28]
 801aa78:	601a      	str	r2, [r3, #0]
                    tcp_oos_insert_segment(cseg, next);
 801aa7a:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 801aa7c:	69f8      	ldr	r0, [r7, #28]
 801aa7e:	f7ff f883 	bl	8019b88 <tcp_oos_insert_segment>
                  }
                  break;
 801aa82:	e0e1      	b.n	801ac48 <tcp_receive+0xeb8>
 801aa84:	2401ca7c 	.word	0x2401ca7c
 801aa88:	2401ca79 	.word	0x2401ca79
 801aa8c:	2401ca4c 	.word	0x2401ca4c
 801aa90:	2401ca6c 	.word	0x2401ca6c
#endif /* LWIP_TCP_SACK_OUT */

              /* We don't use 'prev' below, so let's set it to current 'next'.
                 This way even if we break the loop below, 'prev' will be pointing
                 at the segment right in front of the newly added one. */
              prev = next;
 801aa94:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801aa96:	637b      	str	r3, [r7, #52]	@ 0x34

              /* If the "next" segment is the last segment on the
                 ooseq queue, we add the incoming segment to the end
                 of the list. */
              if (next->next == NULL &&
 801aa98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801aa9a:	681b      	ldr	r3, [r3, #0]
 801aa9c:	2b00      	cmp	r3, #0
 801aa9e:	f040 80c5 	bne.w	801ac2c <tcp_receive+0xe9c>
                  TCP_SEQ_GT(seqno, next->tcphdr->seqno)) {
 801aaa2:	4b7f      	ldr	r3, [pc, #508]	@ (801aca0 <tcp_receive+0xf10>)
 801aaa4:	681a      	ldr	r2, [r3, #0]
 801aaa6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801aaa8:	68db      	ldr	r3, [r3, #12]
 801aaaa:	685b      	ldr	r3, [r3, #4]
 801aaac:	1ad3      	subs	r3, r2, r3
              if (next->next == NULL &&
 801aaae:	2b00      	cmp	r3, #0
 801aab0:	f340 80bc 	ble.w	801ac2c <tcp_receive+0xe9c>
                if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 801aab4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801aab6:	68db      	ldr	r3, [r3, #12]
 801aab8:	899b      	ldrh	r3, [r3, #12]
 801aaba:	b29b      	uxth	r3, r3
 801aabc:	4618      	mov	r0, r3
 801aabe:	f7f8 f8b5 	bl	8012c2c <lwip_htons>
 801aac2:	4603      	mov	r3, r0
 801aac4:	b2db      	uxtb	r3, r3
 801aac6:	f003 0301 	and.w	r3, r3, #1
 801aaca:	2b00      	cmp	r3, #0
 801aacc:	f040 80be 	bne.w	801ac4c <tcp_receive+0xebc>
                  /* segment "next" already contains all data */
                  break;
                }
                next->next = tcp_seg_copy(&inseg);
 801aad0:	4874      	ldr	r0, [pc, #464]	@ (801aca4 <tcp_receive+0xf14>)
 801aad2:	f7fd fb09 	bl	80180e8 <tcp_seg_copy>
 801aad6:	4602      	mov	r2, r0
 801aad8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801aada:	601a      	str	r2, [r3, #0]
                if (next->next != NULL) {
 801aadc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801aade:	681b      	ldr	r3, [r3, #0]
 801aae0:	2b00      	cmp	r3, #0
 801aae2:	f000 80b5 	beq.w	801ac50 <tcp_receive+0xec0>
                  if (TCP_SEQ_GT(next->tcphdr->seqno + next->len, seqno)) {
 801aae6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801aae8:	68db      	ldr	r3, [r3, #12]
 801aaea:	685b      	ldr	r3, [r3, #4]
 801aaec:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801aaee:	8912      	ldrh	r2, [r2, #8]
 801aaf0:	441a      	add	r2, r3
 801aaf2:	4b6b      	ldr	r3, [pc, #428]	@ (801aca0 <tcp_receive+0xf10>)
 801aaf4:	681b      	ldr	r3, [r3, #0]
 801aaf6:	1ad3      	subs	r3, r2, r3
 801aaf8:	2b00      	cmp	r3, #0
 801aafa:	dd12      	ble.n	801ab22 <tcp_receive+0xd92>
                    /* We need to trim the last segment. */
                    next->len = (u16_t)(seqno - next->tcphdr->seqno);
 801aafc:	4b68      	ldr	r3, [pc, #416]	@ (801aca0 <tcp_receive+0xf10>)
 801aafe:	681b      	ldr	r3, [r3, #0]
 801ab00:	b29a      	uxth	r2, r3
 801ab02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801ab04:	68db      	ldr	r3, [r3, #12]
 801ab06:	685b      	ldr	r3, [r3, #4]
 801ab08:	b29b      	uxth	r3, r3
 801ab0a:	1ad3      	subs	r3, r2, r3
 801ab0c:	b29a      	uxth	r2, r3
 801ab0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801ab10:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->p, next->len);
 801ab12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801ab14:	685a      	ldr	r2, [r3, #4]
 801ab16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801ab18:	891b      	ldrh	r3, [r3, #8]
 801ab1a:	4619      	mov	r1, r3
 801ab1c:	4610      	mov	r0, r2
 801ab1e:	f7fb fdd1 	bl	80166c4 <pbuf_realloc>
                  }
                  /* check if the remote side overruns our receive window */
                  if (TCP_SEQ_GT((u32_t)tcplen + seqno, pcb->rcv_nxt + (u32_t)pcb->rcv_wnd)) {
 801ab22:	4b61      	ldr	r3, [pc, #388]	@ (801aca8 <tcp_receive+0xf18>)
 801ab24:	881b      	ldrh	r3, [r3, #0]
 801ab26:	461a      	mov	r2, r3
 801ab28:	4b5d      	ldr	r3, [pc, #372]	@ (801aca0 <tcp_receive+0xf10>)
 801ab2a:	681b      	ldr	r3, [r3, #0]
 801ab2c:	441a      	add	r2, r3
 801ab2e:	687b      	ldr	r3, [r7, #4]
 801ab30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801ab32:	6879      	ldr	r1, [r7, #4]
 801ab34:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 801ab36:	440b      	add	r3, r1
 801ab38:	1ad3      	subs	r3, r2, r3
 801ab3a:	2b00      	cmp	r3, #0
 801ab3c:	f340 8088 	ble.w	801ac50 <tcp_receive+0xec0>
                    LWIP_DEBUGF(TCP_INPUT_DEBUG,
                                ("tcp_receive: other end overran receive window"
                                 "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                                 seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
                    if (TCPH_FLAGS(next->next->tcphdr) & TCP_FIN) {
 801ab40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801ab42:	681b      	ldr	r3, [r3, #0]
 801ab44:	68db      	ldr	r3, [r3, #12]
 801ab46:	899b      	ldrh	r3, [r3, #12]
 801ab48:	b29b      	uxth	r3, r3
 801ab4a:	4618      	mov	r0, r3
 801ab4c:	f7f8 f86e 	bl	8012c2c <lwip_htons>
 801ab50:	4603      	mov	r3, r0
 801ab52:	b2db      	uxtb	r3, r3
 801ab54:	f003 0301 	and.w	r3, r3, #1
 801ab58:	2b00      	cmp	r3, #0
 801ab5a:	d021      	beq.n	801aba0 <tcp_receive+0xe10>
                      /* Must remove the FIN from the header as we're trimming
                       * that byte of sequence-space from the packet */
                      TCPH_FLAGS_SET(next->next->tcphdr, TCPH_FLAGS(next->next->tcphdr) & ~TCP_FIN);
 801ab5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801ab5e:	681b      	ldr	r3, [r3, #0]
 801ab60:	68db      	ldr	r3, [r3, #12]
 801ab62:	899b      	ldrh	r3, [r3, #12]
 801ab64:	b29b      	uxth	r3, r3
 801ab66:	b21b      	sxth	r3, r3
 801ab68:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 801ab6c:	b21c      	sxth	r4, r3
 801ab6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801ab70:	681b      	ldr	r3, [r3, #0]
 801ab72:	68db      	ldr	r3, [r3, #12]
 801ab74:	899b      	ldrh	r3, [r3, #12]
 801ab76:	b29b      	uxth	r3, r3
 801ab78:	4618      	mov	r0, r3
 801ab7a:	f7f8 f857 	bl	8012c2c <lwip_htons>
 801ab7e:	4603      	mov	r3, r0
 801ab80:	b2db      	uxtb	r3, r3
 801ab82:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 801ab86:	b29b      	uxth	r3, r3
 801ab88:	4618      	mov	r0, r3
 801ab8a:	f7f8 f84f 	bl	8012c2c <lwip_htons>
 801ab8e:	4603      	mov	r3, r0
 801ab90:	b21b      	sxth	r3, r3
 801ab92:	4323      	orrs	r3, r4
 801ab94:	b21a      	sxth	r2, r3
 801ab96:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801ab98:	681b      	ldr	r3, [r3, #0]
 801ab9a:	68db      	ldr	r3, [r3, #12]
 801ab9c:	b292      	uxth	r2, r2
 801ab9e:	819a      	strh	r2, [r3, #12]
                    }
                    /* Adjust length of segment to fit in the window. */
                    next->next->len = (u16_t)(pcb->rcv_nxt + pcb->rcv_wnd - seqno);
 801aba0:	687b      	ldr	r3, [r7, #4]
 801aba2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801aba4:	b29a      	uxth	r2, r3
 801aba6:	687b      	ldr	r3, [r7, #4]
 801aba8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 801abaa:	4413      	add	r3, r2
 801abac:	b299      	uxth	r1, r3
 801abae:	4b3c      	ldr	r3, [pc, #240]	@ (801aca0 <tcp_receive+0xf10>)
 801abb0:	681b      	ldr	r3, [r3, #0]
 801abb2:	b29a      	uxth	r2, r3
 801abb4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801abb6:	681b      	ldr	r3, [r3, #0]
 801abb8:	1a8a      	subs	r2, r1, r2
 801abba:	b292      	uxth	r2, r2
 801abbc:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->next->p, next->next->len);
 801abbe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801abc0:	681b      	ldr	r3, [r3, #0]
 801abc2:	685a      	ldr	r2, [r3, #4]
 801abc4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801abc6:	681b      	ldr	r3, [r3, #0]
 801abc8:	891b      	ldrh	r3, [r3, #8]
 801abca:	4619      	mov	r1, r3
 801abcc:	4610      	mov	r0, r2
 801abce:	f7fb fd79 	bl	80166c4 <pbuf_realloc>
                    tcplen = TCP_TCPLEN(next->next);
 801abd2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801abd4:	681b      	ldr	r3, [r3, #0]
 801abd6:	891c      	ldrh	r4, [r3, #8]
 801abd8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801abda:	681b      	ldr	r3, [r3, #0]
 801abdc:	68db      	ldr	r3, [r3, #12]
 801abde:	899b      	ldrh	r3, [r3, #12]
 801abe0:	b29b      	uxth	r3, r3
 801abe2:	4618      	mov	r0, r3
 801abe4:	f7f8 f822 	bl	8012c2c <lwip_htons>
 801abe8:	4603      	mov	r3, r0
 801abea:	b2db      	uxtb	r3, r3
 801abec:	f003 0303 	and.w	r3, r3, #3
 801abf0:	2b00      	cmp	r3, #0
 801abf2:	d001      	beq.n	801abf8 <tcp_receive+0xe68>
 801abf4:	2301      	movs	r3, #1
 801abf6:	e000      	b.n	801abfa <tcp_receive+0xe6a>
 801abf8:	2300      	movs	r3, #0
 801abfa:	4423      	add	r3, r4
 801abfc:	b29a      	uxth	r2, r3
 801abfe:	4b2a      	ldr	r3, [pc, #168]	@ (801aca8 <tcp_receive+0xf18>)
 801ac00:	801a      	strh	r2, [r3, #0]
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 801ac02:	4b29      	ldr	r3, [pc, #164]	@ (801aca8 <tcp_receive+0xf18>)
 801ac04:	881b      	ldrh	r3, [r3, #0]
 801ac06:	461a      	mov	r2, r3
 801ac08:	4b25      	ldr	r3, [pc, #148]	@ (801aca0 <tcp_receive+0xf10>)
 801ac0a:	681b      	ldr	r3, [r3, #0]
 801ac0c:	441a      	add	r2, r3
 801ac0e:	687b      	ldr	r3, [r7, #4]
 801ac10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801ac12:	6879      	ldr	r1, [r7, #4]
 801ac14:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 801ac16:	440b      	add	r3, r1
 801ac18:	429a      	cmp	r2, r3
 801ac1a:	d019      	beq.n	801ac50 <tcp_receive+0xec0>
 801ac1c:	4b23      	ldr	r3, [pc, #140]	@ (801acac <tcp_receive+0xf1c>)
 801ac1e:	f44f 62df 	mov.w	r2, #1784	@ 0x6f8
 801ac22:	4923      	ldr	r1, [pc, #140]	@ (801acb0 <tcp_receive+0xf20>)
 801ac24:	4823      	ldr	r0, [pc, #140]	@ (801acb4 <tcp_receive+0xf24>)
 801ac26:	f003 ff89 	bl	801eb3c <iprintf>
                                (seqno + tcplen) == (pcb->rcv_nxt + pcb->rcv_wnd));
                  }
                }
                break;
 801ac2a:	e011      	b.n	801ac50 <tcp_receive+0xec0>
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 801ac2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801ac2e:	681b      	ldr	r3, [r3, #0]
 801ac30:	63bb      	str	r3, [r7, #56]	@ 0x38
 801ac32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801ac34:	2b00      	cmp	r3, #0
 801ac36:	f47f aea5 	bne.w	801a984 <tcp_receive+0xbf4>
 801ac3a:	e00a      	b.n	801ac52 <tcp_receive+0xec2>
                break;
 801ac3c:	bf00      	nop
 801ac3e:	e008      	b.n	801ac52 <tcp_receive+0xec2>
                break;
 801ac40:	bf00      	nop
 801ac42:	e006      	b.n	801ac52 <tcp_receive+0xec2>
                  break;
 801ac44:	bf00      	nop
 801ac46:	e004      	b.n	801ac52 <tcp_receive+0xec2>
                  break;
 801ac48:	bf00      	nop
 801ac4a:	e002      	b.n	801ac52 <tcp_receive+0xec2>
                  break;
 801ac4c:	bf00      	nop
 801ac4e:	e000      	b.n	801ac52 <tcp_receive+0xec2>
                break;
 801ac50:	bf00      	nop
#endif /* TCP_OOSEQ_BYTES_LIMIT || TCP_OOSEQ_PBUFS_LIMIT */
#endif /* TCP_QUEUE_OOSEQ */

        /* We send the ACK packet after we've (potentially) dealt with SACKs,
           so they can be included in the acknowledgment. */
        tcp_send_empty_ack(pcb);
 801ac52:	6878      	ldr	r0, [r7, #4]
 801ac54:	f001 fa30 	bl	801c0b8 <tcp_send_empty_ack>
      if (pcb->rcv_nxt == seqno) {
 801ac58:	e003      	b.n	801ac62 <tcp_receive+0xed2>
      }
    } else {
      /* The incoming segment is not within the window. */
      tcp_send_empty_ack(pcb);
 801ac5a:	6878      	ldr	r0, [r7, #4]
 801ac5c:	f001 fa2c 	bl	801c0b8 <tcp_send_empty_ack>
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 801ac60:	e01a      	b.n	801ac98 <tcp_receive+0xf08>
 801ac62:	e019      	b.n	801ac98 <tcp_receive+0xf08>
    }
  } else {
    /* Segments with length 0 is taken care of here. Segments that
       fall out of the window are ACKed. */
    if (!TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
 801ac64:	4b0e      	ldr	r3, [pc, #56]	@ (801aca0 <tcp_receive+0xf10>)
 801ac66:	681a      	ldr	r2, [r3, #0]
 801ac68:	687b      	ldr	r3, [r7, #4]
 801ac6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801ac6c:	1ad3      	subs	r3, r2, r3
 801ac6e:	2b00      	cmp	r3, #0
 801ac70:	db0a      	blt.n	801ac88 <tcp_receive+0xef8>
 801ac72:	4b0b      	ldr	r3, [pc, #44]	@ (801aca0 <tcp_receive+0xf10>)
 801ac74:	681a      	ldr	r2, [r3, #0]
 801ac76:	687b      	ldr	r3, [r7, #4]
 801ac78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801ac7a:	6879      	ldr	r1, [r7, #4]
 801ac7c:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 801ac7e:	440b      	add	r3, r1
 801ac80:	1ad3      	subs	r3, r2, r3
 801ac82:	3301      	adds	r3, #1
 801ac84:	2b00      	cmp	r3, #0
 801ac86:	dd07      	ble.n	801ac98 <tcp_receive+0xf08>
      tcp_ack_now(pcb);
 801ac88:	687b      	ldr	r3, [r7, #4]
 801ac8a:	8b5b      	ldrh	r3, [r3, #26]
 801ac8c:	f043 0302 	orr.w	r3, r3, #2
 801ac90:	b29a      	uxth	r2, r3
 801ac92:	687b      	ldr	r3, [r7, #4]
 801ac94:	835a      	strh	r2, [r3, #26]
    }
  }
}
 801ac96:	e7ff      	b.n	801ac98 <tcp_receive+0xf08>
 801ac98:	bf00      	nop
 801ac9a:	3750      	adds	r7, #80	@ 0x50
 801ac9c:	46bd      	mov	sp, r7
 801ac9e:	bdb0      	pop	{r4, r5, r7, pc}
 801aca0:	2401ca6c 	.word	0x2401ca6c
 801aca4:	2401ca4c 	.word	0x2401ca4c
 801aca8:	2401ca76 	.word	0x2401ca76
 801acac:	08024330 	.word	0x08024330
 801acb0:	080246fc 	.word	0x080246fc
 801acb4:	080243a0 	.word	0x080243a0

0801acb8 <tcp_get_next_optbyte>:

static u8_t
tcp_get_next_optbyte(void)
{
 801acb8:	b480      	push	{r7}
 801acba:	b083      	sub	sp, #12
 801acbc:	af00      	add	r7, sp, #0
  u16_t optidx = tcp_optidx++;
 801acbe:	4b15      	ldr	r3, [pc, #84]	@ (801ad14 <tcp_get_next_optbyte+0x5c>)
 801acc0:	881b      	ldrh	r3, [r3, #0]
 801acc2:	1c5a      	adds	r2, r3, #1
 801acc4:	b291      	uxth	r1, r2
 801acc6:	4a13      	ldr	r2, [pc, #76]	@ (801ad14 <tcp_get_next_optbyte+0x5c>)
 801acc8:	8011      	strh	r1, [r2, #0]
 801acca:	80fb      	strh	r3, [r7, #6]
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 801accc:	4b12      	ldr	r3, [pc, #72]	@ (801ad18 <tcp_get_next_optbyte+0x60>)
 801acce:	681b      	ldr	r3, [r3, #0]
 801acd0:	2b00      	cmp	r3, #0
 801acd2:	d004      	beq.n	801acde <tcp_get_next_optbyte+0x26>
 801acd4:	4b11      	ldr	r3, [pc, #68]	@ (801ad1c <tcp_get_next_optbyte+0x64>)
 801acd6:	881b      	ldrh	r3, [r3, #0]
 801acd8:	88fa      	ldrh	r2, [r7, #6]
 801acda:	429a      	cmp	r2, r3
 801acdc:	d208      	bcs.n	801acf0 <tcp_get_next_optbyte+0x38>
    u8_t *opts = (u8_t *)tcphdr + TCP_HLEN;
 801acde:	4b10      	ldr	r3, [pc, #64]	@ (801ad20 <tcp_get_next_optbyte+0x68>)
 801ace0:	681b      	ldr	r3, [r3, #0]
 801ace2:	3314      	adds	r3, #20
 801ace4:	603b      	str	r3, [r7, #0]
    return opts[optidx];
 801ace6:	88fb      	ldrh	r3, [r7, #6]
 801ace8:	683a      	ldr	r2, [r7, #0]
 801acea:	4413      	add	r3, r2
 801acec:	781b      	ldrb	r3, [r3, #0]
 801acee:	e00b      	b.n	801ad08 <tcp_get_next_optbyte+0x50>
  } else {
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 801acf0:	88fb      	ldrh	r3, [r7, #6]
 801acf2:	b2da      	uxtb	r2, r3
 801acf4:	4b09      	ldr	r3, [pc, #36]	@ (801ad1c <tcp_get_next_optbyte+0x64>)
 801acf6:	881b      	ldrh	r3, [r3, #0]
 801acf8:	b2db      	uxtb	r3, r3
 801acfa:	1ad3      	subs	r3, r2, r3
 801acfc:	717b      	strb	r3, [r7, #5]
    return tcphdr_opt2[idx];
 801acfe:	4b06      	ldr	r3, [pc, #24]	@ (801ad18 <tcp_get_next_optbyte+0x60>)
 801ad00:	681a      	ldr	r2, [r3, #0]
 801ad02:	797b      	ldrb	r3, [r7, #5]
 801ad04:	4413      	add	r3, r2
 801ad06:	781b      	ldrb	r3, [r3, #0]
  }
}
 801ad08:	4618      	mov	r0, r3
 801ad0a:	370c      	adds	r7, #12
 801ad0c:	46bd      	mov	sp, r7
 801ad0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ad12:	4770      	bx	lr
 801ad14:	2401ca68 	.word	0x2401ca68
 801ad18:	2401ca64 	.word	0x2401ca64
 801ad1c:	2401ca62 	.word	0x2401ca62
 801ad20:	2401ca5c 	.word	0x2401ca5c

0801ad24 <tcp_parseopt>:
 *
 * @param pcb the tcp_pcb for which a segment arrived
 */
static void
tcp_parseopt(struct tcp_pcb *pcb)
{
 801ad24:	b580      	push	{r7, lr}
 801ad26:	b084      	sub	sp, #16
 801ad28:	af00      	add	r7, sp, #0
 801ad2a:	6078      	str	r0, [r7, #4]
  u16_t mss;
#if LWIP_TCP_TIMESTAMPS
  u32_t tsval;
#endif

  LWIP_ASSERT("tcp_parseopt: invalid pcb", pcb != NULL);
 801ad2c:	687b      	ldr	r3, [r7, #4]
 801ad2e:	2b00      	cmp	r3, #0
 801ad30:	d106      	bne.n	801ad40 <tcp_parseopt+0x1c>
 801ad32:	4b32      	ldr	r3, [pc, #200]	@ (801adfc <tcp_parseopt+0xd8>)
 801ad34:	f240 727d 	movw	r2, #1917	@ 0x77d
 801ad38:	4931      	ldr	r1, [pc, #196]	@ (801ae00 <tcp_parseopt+0xdc>)
 801ad3a:	4832      	ldr	r0, [pc, #200]	@ (801ae04 <tcp_parseopt+0xe0>)
 801ad3c:	f003 fefe 	bl	801eb3c <iprintf>

  /* Parse the TCP MSS option, if present. */
  if (tcphdr_optlen != 0) {
 801ad40:	4b31      	ldr	r3, [pc, #196]	@ (801ae08 <tcp_parseopt+0xe4>)
 801ad42:	881b      	ldrh	r3, [r3, #0]
 801ad44:	2b00      	cmp	r3, #0
 801ad46:	d056      	beq.n	801adf6 <tcp_parseopt+0xd2>
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 801ad48:	4b30      	ldr	r3, [pc, #192]	@ (801ae0c <tcp_parseopt+0xe8>)
 801ad4a:	2200      	movs	r2, #0
 801ad4c:	801a      	strh	r2, [r3, #0]
 801ad4e:	e046      	b.n	801adde <tcp_parseopt+0xba>
      u8_t opt = tcp_get_next_optbyte();
 801ad50:	f7ff ffb2 	bl	801acb8 <tcp_get_next_optbyte>
 801ad54:	4603      	mov	r3, r0
 801ad56:	73fb      	strb	r3, [r7, #15]
      switch (opt) {
 801ad58:	7bfb      	ldrb	r3, [r7, #15]
 801ad5a:	2b02      	cmp	r3, #2
 801ad5c:	d006      	beq.n	801ad6c <tcp_parseopt+0x48>
 801ad5e:	2b02      	cmp	r3, #2
 801ad60:	dc2a      	bgt.n	801adb8 <tcp_parseopt+0x94>
 801ad62:	2b00      	cmp	r3, #0
 801ad64:	d042      	beq.n	801adec <tcp_parseopt+0xc8>
 801ad66:	2b01      	cmp	r3, #1
 801ad68:	d038      	beq.n	801addc <tcp_parseopt+0xb8>
 801ad6a:	e025      	b.n	801adb8 <tcp_parseopt+0x94>
          /* NOP option. */
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: NOP\n"));
          break;
        case LWIP_TCP_OPT_MSS:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: MSS\n"));
          if (tcp_get_next_optbyte() != LWIP_TCP_OPT_LEN_MSS || (tcp_optidx - 2 + LWIP_TCP_OPT_LEN_MSS) > tcphdr_optlen) {
 801ad6c:	f7ff ffa4 	bl	801acb8 <tcp_get_next_optbyte>
 801ad70:	4603      	mov	r3, r0
 801ad72:	2b04      	cmp	r3, #4
 801ad74:	d13c      	bne.n	801adf0 <tcp_parseopt+0xcc>
 801ad76:	4b25      	ldr	r3, [pc, #148]	@ (801ae0c <tcp_parseopt+0xe8>)
 801ad78:	881b      	ldrh	r3, [r3, #0]
 801ad7a:	3301      	adds	r3, #1
 801ad7c:	4a22      	ldr	r2, [pc, #136]	@ (801ae08 <tcp_parseopt+0xe4>)
 801ad7e:	8812      	ldrh	r2, [r2, #0]
 801ad80:	4293      	cmp	r3, r2
 801ad82:	da35      	bge.n	801adf0 <tcp_parseopt+0xcc>
            /* Bad length */
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: bad length\n"));
            return;
          }
          /* An MSS option with the right option length. */
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
 801ad84:	f7ff ff98 	bl	801acb8 <tcp_get_next_optbyte>
 801ad88:	4603      	mov	r3, r0
 801ad8a:	021b      	lsls	r3, r3, #8
 801ad8c:	81bb      	strh	r3, [r7, #12]
          mss |= tcp_get_next_optbyte();
 801ad8e:	f7ff ff93 	bl	801acb8 <tcp_get_next_optbyte>
 801ad92:	4603      	mov	r3, r0
 801ad94:	461a      	mov	r2, r3
 801ad96:	89bb      	ldrh	r3, [r7, #12]
 801ad98:	4313      	orrs	r3, r2
 801ad9a:	81bb      	strh	r3, [r7, #12]
          /* Limit the mss to the configured TCP_MSS and prevent division by zero */
          pcb->mss = ((mss > TCP_MSS) || (mss == 0)) ? TCP_MSS : mss;
 801ad9c:	89bb      	ldrh	r3, [r7, #12]
 801ad9e:	f5b3 7f06 	cmp.w	r3, #536	@ 0x218
 801ada2:	d804      	bhi.n	801adae <tcp_parseopt+0x8a>
 801ada4:	89bb      	ldrh	r3, [r7, #12]
 801ada6:	2b00      	cmp	r3, #0
 801ada8:	d001      	beq.n	801adae <tcp_parseopt+0x8a>
 801adaa:	89ba      	ldrh	r2, [r7, #12]
 801adac:	e001      	b.n	801adb2 <tcp_parseopt+0x8e>
 801adae:	f44f 7206 	mov.w	r2, #536	@ 0x218
 801adb2:	687b      	ldr	r3, [r7, #4]
 801adb4:	865a      	strh	r2, [r3, #50]	@ 0x32
          break;
 801adb6:	e012      	b.n	801adde <tcp_parseopt+0xba>
          }
          break;
#endif /* LWIP_TCP_SACK_OUT */
        default:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: other\n"));
          data = tcp_get_next_optbyte();
 801adb8:	f7ff ff7e 	bl	801acb8 <tcp_get_next_optbyte>
 801adbc:	4603      	mov	r3, r0
 801adbe:	72fb      	strb	r3, [r7, #11]
          if (data < 2) {
 801adc0:	7afb      	ldrb	r3, [r7, #11]
 801adc2:	2b01      	cmp	r3, #1
 801adc4:	d916      	bls.n	801adf4 <tcp_parseopt+0xd0>
               and we don't process them further. */
            return;
          }
          /* All other options have a length field, so that we easily
             can skip past them. */
          tcp_optidx += data - 2;
 801adc6:	7afb      	ldrb	r3, [r7, #11]
 801adc8:	b29a      	uxth	r2, r3
 801adca:	4b10      	ldr	r3, [pc, #64]	@ (801ae0c <tcp_parseopt+0xe8>)
 801adcc:	881b      	ldrh	r3, [r3, #0]
 801adce:	4413      	add	r3, r2
 801add0:	b29b      	uxth	r3, r3
 801add2:	3b02      	subs	r3, #2
 801add4:	b29a      	uxth	r2, r3
 801add6:	4b0d      	ldr	r3, [pc, #52]	@ (801ae0c <tcp_parseopt+0xe8>)
 801add8:	801a      	strh	r2, [r3, #0]
 801adda:	e000      	b.n	801adde <tcp_parseopt+0xba>
          break;
 801addc:	bf00      	nop
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 801adde:	4b0b      	ldr	r3, [pc, #44]	@ (801ae0c <tcp_parseopt+0xe8>)
 801ade0:	881a      	ldrh	r2, [r3, #0]
 801ade2:	4b09      	ldr	r3, [pc, #36]	@ (801ae08 <tcp_parseopt+0xe4>)
 801ade4:	881b      	ldrh	r3, [r3, #0]
 801ade6:	429a      	cmp	r2, r3
 801ade8:	d3b2      	bcc.n	801ad50 <tcp_parseopt+0x2c>
 801adea:	e004      	b.n	801adf6 <tcp_parseopt+0xd2>
          return;
 801adec:	bf00      	nop
 801adee:	e002      	b.n	801adf6 <tcp_parseopt+0xd2>
            return;
 801adf0:	bf00      	nop
 801adf2:	e000      	b.n	801adf6 <tcp_parseopt+0xd2>
            return;
 801adf4:	bf00      	nop
      }
    }
  }
}
 801adf6:	3710      	adds	r7, #16
 801adf8:	46bd      	mov	sp, r7
 801adfa:	bd80      	pop	{r7, pc}
 801adfc:	08024330 	.word	0x08024330
 801ae00:	080247b8 	.word	0x080247b8
 801ae04:	080243a0 	.word	0x080243a0
 801ae08:	2401ca60 	.word	0x2401ca60
 801ae0c:	2401ca68 	.word	0x2401ca68

0801ae10 <tcp_trigger_input_pcb_close>:

void
tcp_trigger_input_pcb_close(void)
{
 801ae10:	b480      	push	{r7}
 801ae12:	af00      	add	r7, sp, #0
  recv_flags |= TF_CLOSED;
 801ae14:	4b05      	ldr	r3, [pc, #20]	@ (801ae2c <tcp_trigger_input_pcb_close+0x1c>)
 801ae16:	781b      	ldrb	r3, [r3, #0]
 801ae18:	f043 0310 	orr.w	r3, r3, #16
 801ae1c:	b2da      	uxtb	r2, r3
 801ae1e:	4b03      	ldr	r3, [pc, #12]	@ (801ae2c <tcp_trigger_input_pcb_close+0x1c>)
 801ae20:	701a      	strb	r2, [r3, #0]
}
 801ae22:	bf00      	nop
 801ae24:	46bd      	mov	sp, r7
 801ae26:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ae2a:	4770      	bx	lr
 801ae2c:	2401ca79 	.word	0x2401ca79

0801ae30 <tcp_route>:
static err_t tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif);

/* tcp_route: common code that returns a fixed bound netif or calls ip_route */
static struct netif *
tcp_route(const struct tcp_pcb *pcb, const ip_addr_t *src, const ip_addr_t *dst)
{
 801ae30:	b580      	push	{r7, lr}
 801ae32:	b084      	sub	sp, #16
 801ae34:	af00      	add	r7, sp, #0
 801ae36:	60f8      	str	r0, [r7, #12]
 801ae38:	60b9      	str	r1, [r7, #8]
 801ae3a:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(src); /* in case IPv4-only and source-based routing is disabled */

  if ((pcb != NULL) && (pcb->netif_idx != NETIF_NO_INDEX)) {
 801ae3c:	68fb      	ldr	r3, [r7, #12]
 801ae3e:	2b00      	cmp	r3, #0
 801ae40:	d00a      	beq.n	801ae58 <tcp_route+0x28>
 801ae42:	68fb      	ldr	r3, [r7, #12]
 801ae44:	7a1b      	ldrb	r3, [r3, #8]
 801ae46:	2b00      	cmp	r3, #0
 801ae48:	d006      	beq.n	801ae58 <tcp_route+0x28>
    return netif_get_by_index(pcb->netif_idx);
 801ae4a:	68fb      	ldr	r3, [r7, #12]
 801ae4c:	7a1b      	ldrb	r3, [r3, #8]
 801ae4e:	4618      	mov	r0, r3
 801ae50:	f7fb fa30 	bl	80162b4 <netif_get_by_index>
 801ae54:	4603      	mov	r3, r0
 801ae56:	e003      	b.n	801ae60 <tcp_route+0x30>
  } else {
    return ip_route(src, dst);
 801ae58:	6878      	ldr	r0, [r7, #4]
 801ae5a:	f7f9 f991 	bl	8014180 <ip4_route>
 801ae5e:	4603      	mov	r3, r0
  }
}
 801ae60:	4618      	mov	r0, r3
 801ae62:	3710      	adds	r7, #16
 801ae64:	46bd      	mov	sp, r7
 801ae66:	bd80      	pop	{r7, pc}

0801ae68 <tcp_create_segment>:
 * The TCP header is filled in except ackno and wnd.
 * p is freed on failure.
 */
static struct tcp_seg *
tcp_create_segment(const struct tcp_pcb *pcb, struct pbuf *p, u8_t hdrflags, u32_t seqno, u8_t optflags)
{
 801ae68:	b590      	push	{r4, r7, lr}
 801ae6a:	b087      	sub	sp, #28
 801ae6c:	af00      	add	r7, sp, #0
 801ae6e:	60f8      	str	r0, [r7, #12]
 801ae70:	60b9      	str	r1, [r7, #8]
 801ae72:	603b      	str	r3, [r7, #0]
 801ae74:	4613      	mov	r3, r2
 801ae76:	71fb      	strb	r3, [r7, #7]
  struct tcp_seg *seg;
  u8_t optlen;

  LWIP_ASSERT("tcp_create_segment: invalid pcb", pcb != NULL);
 801ae78:	68fb      	ldr	r3, [r7, #12]
 801ae7a:	2b00      	cmp	r3, #0
 801ae7c:	d105      	bne.n	801ae8a <tcp_create_segment+0x22>
 801ae7e:	4b43      	ldr	r3, [pc, #268]	@ (801af8c <tcp_create_segment+0x124>)
 801ae80:	22a3      	movs	r2, #163	@ 0xa3
 801ae82:	4943      	ldr	r1, [pc, #268]	@ (801af90 <tcp_create_segment+0x128>)
 801ae84:	4843      	ldr	r0, [pc, #268]	@ (801af94 <tcp_create_segment+0x12c>)
 801ae86:	f003 fe59 	bl	801eb3c <iprintf>
  LWIP_ASSERT("tcp_create_segment: invalid pbuf", p != NULL);
 801ae8a:	68bb      	ldr	r3, [r7, #8]
 801ae8c:	2b00      	cmp	r3, #0
 801ae8e:	d105      	bne.n	801ae9c <tcp_create_segment+0x34>
 801ae90:	4b3e      	ldr	r3, [pc, #248]	@ (801af8c <tcp_create_segment+0x124>)
 801ae92:	22a4      	movs	r2, #164	@ 0xa4
 801ae94:	4940      	ldr	r1, [pc, #256]	@ (801af98 <tcp_create_segment+0x130>)
 801ae96:	483f      	ldr	r0, [pc, #252]	@ (801af94 <tcp_create_segment+0x12c>)
 801ae98:	f003 fe50 	bl	801eb3c <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 801ae9c:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 801aea0:	009b      	lsls	r3, r3, #2
 801aea2:	b2db      	uxtb	r3, r3
 801aea4:	f003 0304 	and.w	r3, r3, #4
 801aea8:	75fb      	strb	r3, [r7, #23]

  if ((seg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG)) == NULL) {
 801aeaa:	2003      	movs	r0, #3
 801aeac:	f7fa ff0c 	bl	8015cc8 <memp_malloc>
 801aeb0:	6138      	str	r0, [r7, #16]
 801aeb2:	693b      	ldr	r3, [r7, #16]
 801aeb4:	2b00      	cmp	r3, #0
 801aeb6:	d104      	bne.n	801aec2 <tcp_create_segment+0x5a>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no memory.\n"));
    pbuf_free(p);
 801aeb8:	68b8      	ldr	r0, [r7, #8]
 801aeba:	f7fb fd89 	bl	80169d0 <pbuf_free>
    return NULL;
 801aebe:	2300      	movs	r3, #0
 801aec0:	e060      	b.n	801af84 <tcp_create_segment+0x11c>
  }
  seg->flags = optflags;
 801aec2:	693b      	ldr	r3, [r7, #16]
 801aec4:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 801aec8:	729a      	strb	r2, [r3, #10]
  seg->next = NULL;
 801aeca:	693b      	ldr	r3, [r7, #16]
 801aecc:	2200      	movs	r2, #0
 801aece:	601a      	str	r2, [r3, #0]
  seg->p = p;
 801aed0:	693b      	ldr	r3, [r7, #16]
 801aed2:	68ba      	ldr	r2, [r7, #8]
 801aed4:	605a      	str	r2, [r3, #4]
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 801aed6:	68bb      	ldr	r3, [r7, #8]
 801aed8:	891a      	ldrh	r2, [r3, #8]
 801aeda:	7dfb      	ldrb	r3, [r7, #23]
 801aedc:	b29b      	uxth	r3, r3
 801aede:	429a      	cmp	r2, r3
 801aee0:	d205      	bcs.n	801aeee <tcp_create_segment+0x86>
 801aee2:	4b2a      	ldr	r3, [pc, #168]	@ (801af8c <tcp_create_segment+0x124>)
 801aee4:	22b0      	movs	r2, #176	@ 0xb0
 801aee6:	492d      	ldr	r1, [pc, #180]	@ (801af9c <tcp_create_segment+0x134>)
 801aee8:	482a      	ldr	r0, [pc, #168]	@ (801af94 <tcp_create_segment+0x12c>)
 801aeea:	f003 fe27 	bl	801eb3c <iprintf>
  seg->len = p->tot_len - optlen;
 801aeee:	68bb      	ldr	r3, [r7, #8]
 801aef0:	891a      	ldrh	r2, [r3, #8]
 801aef2:	7dfb      	ldrb	r3, [r7, #23]
 801aef4:	b29b      	uxth	r3, r3
 801aef6:	1ad3      	subs	r3, r2, r3
 801aef8:	b29a      	uxth	r2, r3
 801aefa:	693b      	ldr	r3, [r7, #16]
 801aefc:	811a      	strh	r2, [r3, #8]
  LWIP_ASSERT("invalid optflags passed: TF_SEG_DATA_CHECKSUMMED",
              (optflags & TF_SEG_DATA_CHECKSUMMED) == 0);
#endif /* TCP_CHECKSUM_ON_COPY */

  /* build TCP header */
  if (pbuf_add_header(p, TCP_HLEN)) {
 801aefe:	2114      	movs	r1, #20
 801af00:	68b8      	ldr	r0, [r7, #8]
 801af02:	f7fb fccf 	bl	80168a4 <pbuf_add_header>
 801af06:	4603      	mov	r3, r0
 801af08:	2b00      	cmp	r3, #0
 801af0a:	d004      	beq.n	801af16 <tcp_create_segment+0xae>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no room for TCP header in pbuf.\n"));
    TCP_STATS_INC(tcp.err);
    tcp_seg_free(seg);
 801af0c:	6938      	ldr	r0, [r7, #16]
 801af0e:	f7fd f8d2 	bl	80180b6 <tcp_seg_free>
    return NULL;
 801af12:	2300      	movs	r3, #0
 801af14:	e036      	b.n	801af84 <tcp_create_segment+0x11c>
  }
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 801af16:	693b      	ldr	r3, [r7, #16]
 801af18:	685b      	ldr	r3, [r3, #4]
 801af1a:	685a      	ldr	r2, [r3, #4]
 801af1c:	693b      	ldr	r3, [r7, #16]
 801af1e:	60da      	str	r2, [r3, #12]
  seg->tcphdr->src = lwip_htons(pcb->local_port);
 801af20:	68fb      	ldr	r3, [r7, #12]
 801af22:	8ada      	ldrh	r2, [r3, #22]
 801af24:	693b      	ldr	r3, [r7, #16]
 801af26:	68dc      	ldr	r4, [r3, #12]
 801af28:	4610      	mov	r0, r2
 801af2a:	f7f7 fe7f 	bl	8012c2c <lwip_htons>
 801af2e:	4603      	mov	r3, r0
 801af30:	8023      	strh	r3, [r4, #0]
  seg->tcphdr->dest = lwip_htons(pcb->remote_port);
 801af32:	68fb      	ldr	r3, [r7, #12]
 801af34:	8b1a      	ldrh	r2, [r3, #24]
 801af36:	693b      	ldr	r3, [r7, #16]
 801af38:	68dc      	ldr	r4, [r3, #12]
 801af3a:	4610      	mov	r0, r2
 801af3c:	f7f7 fe76 	bl	8012c2c <lwip_htons>
 801af40:	4603      	mov	r3, r0
 801af42:	8063      	strh	r3, [r4, #2]
  seg->tcphdr->seqno = lwip_htonl(seqno);
 801af44:	693b      	ldr	r3, [r7, #16]
 801af46:	68dc      	ldr	r4, [r3, #12]
 801af48:	6838      	ldr	r0, [r7, #0]
 801af4a:	f7f7 fe85 	bl	8012c58 <lwip_htonl>
 801af4e:	4603      	mov	r3, r0
 801af50:	6063      	str	r3, [r4, #4]
  /* ackno is set in tcp_output */
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 801af52:	7dfb      	ldrb	r3, [r7, #23]
 801af54:	089b      	lsrs	r3, r3, #2
 801af56:	b2db      	uxtb	r3, r3
 801af58:	3305      	adds	r3, #5
 801af5a:	b29b      	uxth	r3, r3
 801af5c:	031b      	lsls	r3, r3, #12
 801af5e:	b29a      	uxth	r2, r3
 801af60:	79fb      	ldrb	r3, [r7, #7]
 801af62:	b29b      	uxth	r3, r3
 801af64:	4313      	orrs	r3, r2
 801af66:	b29a      	uxth	r2, r3
 801af68:	693b      	ldr	r3, [r7, #16]
 801af6a:	68dc      	ldr	r4, [r3, #12]
 801af6c:	4610      	mov	r0, r2
 801af6e:	f7f7 fe5d 	bl	8012c2c <lwip_htons>
 801af72:	4603      	mov	r3, r0
 801af74:	81a3      	strh	r3, [r4, #12]
  /* wnd and chksum are set in tcp_output */
  seg->tcphdr->urgp = 0;
 801af76:	693b      	ldr	r3, [r7, #16]
 801af78:	68db      	ldr	r3, [r3, #12]
 801af7a:	2200      	movs	r2, #0
 801af7c:	749a      	strb	r2, [r3, #18]
 801af7e:	2200      	movs	r2, #0
 801af80:	74da      	strb	r2, [r3, #19]
  return seg;
 801af82:	693b      	ldr	r3, [r7, #16]
}
 801af84:	4618      	mov	r0, r3
 801af86:	371c      	adds	r7, #28
 801af88:	46bd      	mov	sp, r7
 801af8a:	bd90      	pop	{r4, r7, pc}
 801af8c:	080247d4 	.word	0x080247d4
 801af90:	08024830 	.word	0x08024830
 801af94:	08024850 	.word	0x08024850
 801af98:	08024878 	.word	0x08024878
 801af9c:	0802489c 	.word	0x0802489c

0801afa0 <tcp_split_unsent_seg>:
 * @param pcb the tcp_pcb for which to split the unsent head
 * @param split the amount of payload to remain in the head
 */
err_t
tcp_split_unsent_seg(struct tcp_pcb *pcb, u16_t split)
{
 801afa0:	b590      	push	{r4, r7, lr}
 801afa2:	b08b      	sub	sp, #44	@ 0x2c
 801afa4:	af02      	add	r7, sp, #8
 801afa6:	6078      	str	r0, [r7, #4]
 801afa8:	460b      	mov	r3, r1
 801afaa:	807b      	strh	r3, [r7, #2]
  struct tcp_seg *seg = NULL, *useg = NULL;
 801afac:	2300      	movs	r3, #0
 801afae:	61fb      	str	r3, [r7, #28]
 801afb0:	2300      	movs	r3, #0
 801afb2:	617b      	str	r3, [r7, #20]
  struct pbuf *p = NULL;
 801afb4:	2300      	movs	r3, #0
 801afb6:	613b      	str	r3, [r7, #16]
  u16_t chksum = 0;
  u8_t chksum_swapped = 0;
  struct pbuf *q;
#endif /* TCP_CHECKSUM_ON_COPY */

  LWIP_ASSERT("tcp_split_unsent_seg: invalid pcb", pcb != NULL);
 801afb8:	687b      	ldr	r3, [r7, #4]
 801afba:	2b00      	cmp	r3, #0
 801afbc:	d106      	bne.n	801afcc <tcp_split_unsent_seg+0x2c>
 801afbe:	4b95      	ldr	r3, [pc, #596]	@ (801b214 <tcp_split_unsent_seg+0x274>)
 801afc0:	f240 324b 	movw	r2, #843	@ 0x34b
 801afc4:	4994      	ldr	r1, [pc, #592]	@ (801b218 <tcp_split_unsent_seg+0x278>)
 801afc6:	4895      	ldr	r0, [pc, #596]	@ (801b21c <tcp_split_unsent_seg+0x27c>)
 801afc8:	f003 fdb8 	bl	801eb3c <iprintf>

  useg = pcb->unsent;
 801afcc:	687b      	ldr	r3, [r7, #4]
 801afce:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801afd0:	617b      	str	r3, [r7, #20]
  if (useg == NULL) {
 801afd2:	697b      	ldr	r3, [r7, #20]
 801afd4:	2b00      	cmp	r3, #0
 801afd6:	d102      	bne.n	801afde <tcp_split_unsent_seg+0x3e>
    return ERR_MEM;
 801afd8:	f04f 33ff 	mov.w	r3, #4294967295
 801afdc:	e116      	b.n	801b20c <tcp_split_unsent_seg+0x26c>
  }

  if (split == 0) {
 801afde:	887b      	ldrh	r3, [r7, #2]
 801afe0:	2b00      	cmp	r3, #0
 801afe2:	d109      	bne.n	801aff8 <tcp_split_unsent_seg+0x58>
    LWIP_ASSERT("Can't split segment into length 0", 0);
 801afe4:	4b8b      	ldr	r3, [pc, #556]	@ (801b214 <tcp_split_unsent_seg+0x274>)
 801afe6:	f240 3253 	movw	r2, #851	@ 0x353
 801afea:	498d      	ldr	r1, [pc, #564]	@ (801b220 <tcp_split_unsent_seg+0x280>)
 801afec:	488b      	ldr	r0, [pc, #556]	@ (801b21c <tcp_split_unsent_seg+0x27c>)
 801afee:	f003 fda5 	bl	801eb3c <iprintf>
    return ERR_VAL;
 801aff2:	f06f 0305 	mvn.w	r3, #5
 801aff6:	e109      	b.n	801b20c <tcp_split_unsent_seg+0x26c>
  }

  if (useg->len <= split) {
 801aff8:	697b      	ldr	r3, [r7, #20]
 801affa:	891b      	ldrh	r3, [r3, #8]
 801affc:	887a      	ldrh	r2, [r7, #2]
 801affe:	429a      	cmp	r2, r3
 801b000:	d301      	bcc.n	801b006 <tcp_split_unsent_seg+0x66>
    return ERR_OK;
 801b002:	2300      	movs	r3, #0
 801b004:	e102      	b.n	801b20c <tcp_split_unsent_seg+0x26c>
  }

  LWIP_ASSERT("split <= mss", split <= pcb->mss);
 801b006:	687b      	ldr	r3, [r7, #4]
 801b008:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 801b00a:	887a      	ldrh	r2, [r7, #2]
 801b00c:	429a      	cmp	r2, r3
 801b00e:	d906      	bls.n	801b01e <tcp_split_unsent_seg+0x7e>
 801b010:	4b80      	ldr	r3, [pc, #512]	@ (801b214 <tcp_split_unsent_seg+0x274>)
 801b012:	f240 325b 	movw	r2, #859	@ 0x35b
 801b016:	4983      	ldr	r1, [pc, #524]	@ (801b224 <tcp_split_unsent_seg+0x284>)
 801b018:	4880      	ldr	r0, [pc, #512]	@ (801b21c <tcp_split_unsent_seg+0x27c>)
 801b01a:	f003 fd8f 	bl	801eb3c <iprintf>
  LWIP_ASSERT("useg->len > 0", useg->len > 0);
 801b01e:	697b      	ldr	r3, [r7, #20]
 801b020:	891b      	ldrh	r3, [r3, #8]
 801b022:	2b00      	cmp	r3, #0
 801b024:	d106      	bne.n	801b034 <tcp_split_unsent_seg+0x94>
 801b026:	4b7b      	ldr	r3, [pc, #492]	@ (801b214 <tcp_split_unsent_seg+0x274>)
 801b028:	f44f 7257 	mov.w	r2, #860	@ 0x35c
 801b02c:	497e      	ldr	r1, [pc, #504]	@ (801b228 <tcp_split_unsent_seg+0x288>)
 801b02e:	487b      	ldr	r0, [pc, #492]	@ (801b21c <tcp_split_unsent_seg+0x27c>)
 801b030:	f003 fd84 	bl	801eb3c <iprintf>
   * to split this packet so we may actually exceed the max value by
   * one!
   */
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue: split_unsent_seg: %u\n", (unsigned int)pcb->snd_queuelen));

  optflags = useg->flags;
 801b034:	697b      	ldr	r3, [r7, #20]
 801b036:	7a9b      	ldrb	r3, [r3, #10]
 801b038:	73fb      	strb	r3, [r7, #15]
#if TCP_CHECKSUM_ON_COPY
  /* Remove since checksum is not stored until after tcp_create_segment() */
  optflags &= ~TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */
  optlen = LWIP_TCP_OPT_LENGTH(optflags);
 801b03a:	7bfb      	ldrb	r3, [r7, #15]
 801b03c:	009b      	lsls	r3, r3, #2
 801b03e:	b2db      	uxtb	r3, r3
 801b040:	f003 0304 	and.w	r3, r3, #4
 801b044:	73bb      	strb	r3, [r7, #14]
  remainder = useg->len - split;
 801b046:	697b      	ldr	r3, [r7, #20]
 801b048:	891a      	ldrh	r2, [r3, #8]
 801b04a:	887b      	ldrh	r3, [r7, #2]
 801b04c:	1ad3      	subs	r3, r2, r3
 801b04e:	81bb      	strh	r3, [r7, #12]

  /* Create new pbuf for the remainder of the split */
  p = pbuf_alloc(PBUF_TRANSPORT, remainder + optlen, PBUF_RAM);
 801b050:	7bbb      	ldrb	r3, [r7, #14]
 801b052:	b29a      	uxth	r2, r3
 801b054:	89bb      	ldrh	r3, [r7, #12]
 801b056:	4413      	add	r3, r2
 801b058:	b29b      	uxth	r3, r3
 801b05a:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801b05e:	4619      	mov	r1, r3
 801b060:	2036      	movs	r0, #54	@ 0x36
 801b062:	f7fb f9d1 	bl	8016408 <pbuf_alloc>
 801b066:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 801b068:	693b      	ldr	r3, [r7, #16]
 801b06a:	2b00      	cmp	r3, #0
 801b06c:	f000 80b7 	beq.w	801b1de <tcp_split_unsent_seg+0x23e>
                ("tcp_split_unsent_seg: could not allocate memory for pbuf remainder %u\n", remainder));
    goto memerr;
  }

  /* Offset into the original pbuf is past TCP/IP headers, options, and split amount */
  offset = useg->p->tot_len - useg->len + split;
 801b070:	697b      	ldr	r3, [r7, #20]
 801b072:	685b      	ldr	r3, [r3, #4]
 801b074:	891a      	ldrh	r2, [r3, #8]
 801b076:	697b      	ldr	r3, [r7, #20]
 801b078:	891b      	ldrh	r3, [r3, #8]
 801b07a:	1ad3      	subs	r3, r2, r3
 801b07c:	b29a      	uxth	r2, r3
 801b07e:	887b      	ldrh	r3, [r7, #2]
 801b080:	4413      	add	r3, r2
 801b082:	817b      	strh	r3, [r7, #10]
  /* Copy remainder into new pbuf, headers and options will not be filled out */
  if (pbuf_copy_partial(useg->p, (u8_t *)p->payload + optlen, remainder, offset ) != remainder) {
 801b084:	697b      	ldr	r3, [r7, #20]
 801b086:	6858      	ldr	r0, [r3, #4]
 801b088:	693b      	ldr	r3, [r7, #16]
 801b08a:	685a      	ldr	r2, [r3, #4]
 801b08c:	7bbb      	ldrb	r3, [r7, #14]
 801b08e:	18d1      	adds	r1, r2, r3
 801b090:	897b      	ldrh	r3, [r7, #10]
 801b092:	89ba      	ldrh	r2, [r7, #12]
 801b094:	f7fb fe92 	bl	8016dbc <pbuf_copy_partial>
 801b098:	4603      	mov	r3, r0
 801b09a:	461a      	mov	r2, r3
 801b09c:	89bb      	ldrh	r3, [r7, #12]
 801b09e:	4293      	cmp	r3, r2
 801b0a0:	f040 809f 	bne.w	801b1e2 <tcp_split_unsent_seg+0x242>
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Options are created when calling tcp_output() */

  /* Migrate flags from original segment */
  split_flags = TCPH_FLAGS(useg->tcphdr);
 801b0a4:	697b      	ldr	r3, [r7, #20]
 801b0a6:	68db      	ldr	r3, [r3, #12]
 801b0a8:	899b      	ldrh	r3, [r3, #12]
 801b0aa:	b29b      	uxth	r3, r3
 801b0ac:	4618      	mov	r0, r3
 801b0ae:	f7f7 fdbd 	bl	8012c2c <lwip_htons>
 801b0b2:	4603      	mov	r3, r0
 801b0b4:	b2db      	uxtb	r3, r3
 801b0b6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 801b0ba:	76fb      	strb	r3, [r7, #27]
  remainder_flags = 0; /* ACK added in tcp_output() */
 801b0bc:	2300      	movs	r3, #0
 801b0be:	76bb      	strb	r3, [r7, #26]

  if (split_flags & TCP_PSH) {
 801b0c0:	7efb      	ldrb	r3, [r7, #27]
 801b0c2:	f003 0308 	and.w	r3, r3, #8
 801b0c6:	2b00      	cmp	r3, #0
 801b0c8:	d007      	beq.n	801b0da <tcp_split_unsent_seg+0x13a>
    split_flags &= ~TCP_PSH;
 801b0ca:	7efb      	ldrb	r3, [r7, #27]
 801b0cc:	f023 0308 	bic.w	r3, r3, #8
 801b0d0:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_PSH;
 801b0d2:	7ebb      	ldrb	r3, [r7, #26]
 801b0d4:	f043 0308 	orr.w	r3, r3, #8
 801b0d8:	76bb      	strb	r3, [r7, #26]
  }
  if (split_flags & TCP_FIN) {
 801b0da:	7efb      	ldrb	r3, [r7, #27]
 801b0dc:	f003 0301 	and.w	r3, r3, #1
 801b0e0:	2b00      	cmp	r3, #0
 801b0e2:	d007      	beq.n	801b0f4 <tcp_split_unsent_seg+0x154>
    split_flags &= ~TCP_FIN;
 801b0e4:	7efb      	ldrb	r3, [r7, #27]
 801b0e6:	f023 0301 	bic.w	r3, r3, #1
 801b0ea:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_FIN;
 801b0ec:	7ebb      	ldrb	r3, [r7, #26]
 801b0ee:	f043 0301 	orr.w	r3, r3, #1
 801b0f2:	76bb      	strb	r3, [r7, #26]
  }
  /* SYN should be left on split, RST should not be present with data */

  seg = tcp_create_segment(pcb, p, remainder_flags, lwip_ntohl(useg->tcphdr->seqno) + split, optflags);
 801b0f4:	697b      	ldr	r3, [r7, #20]
 801b0f6:	68db      	ldr	r3, [r3, #12]
 801b0f8:	685b      	ldr	r3, [r3, #4]
 801b0fa:	4618      	mov	r0, r3
 801b0fc:	f7f7 fdac 	bl	8012c58 <lwip_htonl>
 801b100:	4602      	mov	r2, r0
 801b102:	887b      	ldrh	r3, [r7, #2]
 801b104:	18d1      	adds	r1, r2, r3
 801b106:	7eba      	ldrb	r2, [r7, #26]
 801b108:	7bfb      	ldrb	r3, [r7, #15]
 801b10a:	9300      	str	r3, [sp, #0]
 801b10c:	460b      	mov	r3, r1
 801b10e:	6939      	ldr	r1, [r7, #16]
 801b110:	6878      	ldr	r0, [r7, #4]
 801b112:	f7ff fea9 	bl	801ae68 <tcp_create_segment>
 801b116:	61f8      	str	r0, [r7, #28]
  if (seg == NULL) {
 801b118:	69fb      	ldr	r3, [r7, #28]
 801b11a:	2b00      	cmp	r3, #0
 801b11c:	d063      	beq.n	801b1e6 <tcp_split_unsent_seg+0x246>
  seg->chksum_swapped = chksum_swapped;
  seg->flags |= TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Remove this segment from the queue since trimming it may free pbufs */
  pcb->snd_queuelen -= pbuf_clen(useg->p);
 801b11e:	697b      	ldr	r3, [r7, #20]
 801b120:	685b      	ldr	r3, [r3, #4]
 801b122:	4618      	mov	r0, r3
 801b124:	f7fb fce2 	bl	8016aec <pbuf_clen>
 801b128:	4603      	mov	r3, r0
 801b12a:	461a      	mov	r2, r3
 801b12c:	687b      	ldr	r3, [r7, #4]
 801b12e:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 801b132:	1a9b      	subs	r3, r3, r2
 801b134:	b29a      	uxth	r2, r3
 801b136:	687b      	ldr	r3, [r7, #4]
 801b138:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66

  /* Trim the original pbuf into our split size.  At this point our remainder segment must be setup
  successfully because we are modifying the original segment */
  pbuf_realloc(useg->p, useg->p->tot_len - remainder);
 801b13c:	697b      	ldr	r3, [r7, #20]
 801b13e:	6858      	ldr	r0, [r3, #4]
 801b140:	697b      	ldr	r3, [r7, #20]
 801b142:	685b      	ldr	r3, [r3, #4]
 801b144:	891a      	ldrh	r2, [r3, #8]
 801b146:	89bb      	ldrh	r3, [r7, #12]
 801b148:	1ad3      	subs	r3, r2, r3
 801b14a:	b29b      	uxth	r3, r3
 801b14c:	4619      	mov	r1, r3
 801b14e:	f7fb fab9 	bl	80166c4 <pbuf_realloc>
  useg->len -= remainder;
 801b152:	697b      	ldr	r3, [r7, #20]
 801b154:	891a      	ldrh	r2, [r3, #8]
 801b156:	89bb      	ldrh	r3, [r7, #12]
 801b158:	1ad3      	subs	r3, r2, r3
 801b15a:	b29a      	uxth	r2, r3
 801b15c:	697b      	ldr	r3, [r7, #20]
 801b15e:	811a      	strh	r2, [r3, #8]
  TCPH_SET_FLAG(useg->tcphdr, split_flags);
 801b160:	697b      	ldr	r3, [r7, #20]
 801b162:	68db      	ldr	r3, [r3, #12]
 801b164:	899b      	ldrh	r3, [r3, #12]
 801b166:	b29c      	uxth	r4, r3
 801b168:	7efb      	ldrb	r3, [r7, #27]
 801b16a:	b29b      	uxth	r3, r3
 801b16c:	4618      	mov	r0, r3
 801b16e:	f7f7 fd5d 	bl	8012c2c <lwip_htons>
 801b172:	4603      	mov	r3, r0
 801b174:	461a      	mov	r2, r3
 801b176:	697b      	ldr	r3, [r7, #20]
 801b178:	68db      	ldr	r3, [r3, #12]
 801b17a:	4322      	orrs	r2, r4
 801b17c:	b292      	uxth	r2, r2
 801b17e:	819a      	strh	r2, [r3, #12]
  /* By trimming, realloc may have actually shrunk the pbuf, so clear oversize_left */
  useg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */

  /* Add back to the queue with new trimmed pbuf */
  pcb->snd_queuelen += pbuf_clen(useg->p);
 801b180:	697b      	ldr	r3, [r7, #20]
 801b182:	685b      	ldr	r3, [r3, #4]
 801b184:	4618      	mov	r0, r3
 801b186:	f7fb fcb1 	bl	8016aec <pbuf_clen>
 801b18a:	4603      	mov	r3, r0
 801b18c:	461a      	mov	r2, r3
 801b18e:	687b      	ldr	r3, [r7, #4]
 801b190:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 801b194:	4413      	add	r3, r2
 801b196:	b29a      	uxth	r2, r3
 801b198:	687b      	ldr	r3, [r7, #4]
 801b19a:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Update number of segments on the queues. Note that length now may
   * exceed TCP_SND_QUEUELEN! We don't have to touch pcb->snd_buf
   * because the total amount of data is constant when packet is split */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 801b19e:	69fb      	ldr	r3, [r7, #28]
 801b1a0:	685b      	ldr	r3, [r3, #4]
 801b1a2:	4618      	mov	r0, r3
 801b1a4:	f7fb fca2 	bl	8016aec <pbuf_clen>
 801b1a8:	4603      	mov	r3, r0
 801b1aa:	461a      	mov	r2, r3
 801b1ac:	687b      	ldr	r3, [r7, #4]
 801b1ae:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 801b1b2:	4413      	add	r3, r2
 801b1b4:	b29a      	uxth	r2, r3
 801b1b6:	687b      	ldr	r3, [r7, #4]
 801b1b8:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66

  /* Finally insert remainder into queue after split (which stays head) */
  seg->next = useg->next;
 801b1bc:	697b      	ldr	r3, [r7, #20]
 801b1be:	681a      	ldr	r2, [r3, #0]
 801b1c0:	69fb      	ldr	r3, [r7, #28]
 801b1c2:	601a      	str	r2, [r3, #0]
  useg->next = seg;
 801b1c4:	697b      	ldr	r3, [r7, #20]
 801b1c6:	69fa      	ldr	r2, [r7, #28]
 801b1c8:	601a      	str	r2, [r3, #0]

#if TCP_OVERSIZE
  /* If remainder is last segment on the unsent, ensure we clear the oversize amount
   * because the remainder is always sized to the exact remaining amount */
  if (seg->next == NULL) {
 801b1ca:	69fb      	ldr	r3, [r7, #28]
 801b1cc:	681b      	ldr	r3, [r3, #0]
 801b1ce:	2b00      	cmp	r3, #0
 801b1d0:	d103      	bne.n	801b1da <tcp_split_unsent_seg+0x23a>
    pcb->unsent_oversize = 0;
 801b1d2:	687b      	ldr	r3, [r7, #4]
 801b1d4:	2200      	movs	r2, #0
 801b1d6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  }
#endif /* TCP_OVERSIZE */

  return ERR_OK;
 801b1da:	2300      	movs	r3, #0
 801b1dc:	e016      	b.n	801b20c <tcp_split_unsent_seg+0x26c>
    goto memerr;
 801b1de:	bf00      	nop
 801b1e0:	e002      	b.n	801b1e8 <tcp_split_unsent_seg+0x248>
    goto memerr;
 801b1e2:	bf00      	nop
 801b1e4:	e000      	b.n	801b1e8 <tcp_split_unsent_seg+0x248>
    goto memerr;
 801b1e6:	bf00      	nop
memerr:
  TCP_STATS_INC(tcp.memerr);

  LWIP_ASSERT("seg == NULL", seg == NULL);
 801b1e8:	69fb      	ldr	r3, [r7, #28]
 801b1ea:	2b00      	cmp	r3, #0
 801b1ec:	d006      	beq.n	801b1fc <tcp_split_unsent_seg+0x25c>
 801b1ee:	4b09      	ldr	r3, [pc, #36]	@ (801b214 <tcp_split_unsent_seg+0x274>)
 801b1f0:	f44f 7276 	mov.w	r2, #984	@ 0x3d8
 801b1f4:	490d      	ldr	r1, [pc, #52]	@ (801b22c <tcp_split_unsent_seg+0x28c>)
 801b1f6:	4809      	ldr	r0, [pc, #36]	@ (801b21c <tcp_split_unsent_seg+0x27c>)
 801b1f8:	f003 fca0 	bl	801eb3c <iprintf>
  if (p != NULL) {
 801b1fc:	693b      	ldr	r3, [r7, #16]
 801b1fe:	2b00      	cmp	r3, #0
 801b200:	d002      	beq.n	801b208 <tcp_split_unsent_seg+0x268>
    pbuf_free(p);
 801b202:	6938      	ldr	r0, [r7, #16]
 801b204:	f7fb fbe4 	bl	80169d0 <pbuf_free>
  }

  return ERR_MEM;
 801b208:	f04f 33ff 	mov.w	r3, #4294967295
}
 801b20c:	4618      	mov	r0, r3
 801b20e:	3724      	adds	r7, #36	@ 0x24
 801b210:	46bd      	mov	sp, r7
 801b212:	bd90      	pop	{r4, r7, pc}
 801b214:	080247d4 	.word	0x080247d4
 801b218:	08024b90 	.word	0x08024b90
 801b21c:	08024850 	.word	0x08024850
 801b220:	08024bb4 	.word	0x08024bb4
 801b224:	08024bd8 	.word	0x08024bd8
 801b228:	08024be8 	.word	0x08024be8
 801b22c:	08024bf8 	.word	0x08024bf8

0801b230 <tcp_send_fin>:
 * @param pcb the tcp_pcb over which to send a segment
 * @return ERR_OK if sent, another err_t otherwise
 */
err_t
tcp_send_fin(struct tcp_pcb *pcb)
{
 801b230:	b590      	push	{r4, r7, lr}
 801b232:	b085      	sub	sp, #20
 801b234:	af00      	add	r7, sp, #0
 801b236:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_send_fin: invalid pcb", pcb != NULL);
 801b238:	687b      	ldr	r3, [r7, #4]
 801b23a:	2b00      	cmp	r3, #0
 801b23c:	d106      	bne.n	801b24c <tcp_send_fin+0x1c>
 801b23e:	4b21      	ldr	r3, [pc, #132]	@ (801b2c4 <tcp_send_fin+0x94>)
 801b240:	f240 32eb 	movw	r2, #1003	@ 0x3eb
 801b244:	4920      	ldr	r1, [pc, #128]	@ (801b2c8 <tcp_send_fin+0x98>)
 801b246:	4821      	ldr	r0, [pc, #132]	@ (801b2cc <tcp_send_fin+0x9c>)
 801b248:	f003 fc78 	bl	801eb3c <iprintf>

  /* first, try to add the fin to the last unsent segment */
  if (pcb->unsent != NULL) {
 801b24c:	687b      	ldr	r3, [r7, #4]
 801b24e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801b250:	2b00      	cmp	r3, #0
 801b252:	d02e      	beq.n	801b2b2 <tcp_send_fin+0x82>
    struct tcp_seg *last_unsent;
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 801b254:	687b      	ldr	r3, [r7, #4]
 801b256:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801b258:	60fb      	str	r3, [r7, #12]
 801b25a:	e002      	b.n	801b262 <tcp_send_fin+0x32>
         last_unsent = last_unsent->next);
 801b25c:	68fb      	ldr	r3, [r7, #12]
 801b25e:	681b      	ldr	r3, [r3, #0]
 801b260:	60fb      	str	r3, [r7, #12]
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 801b262:	68fb      	ldr	r3, [r7, #12]
 801b264:	681b      	ldr	r3, [r3, #0]
 801b266:	2b00      	cmp	r3, #0
 801b268:	d1f8      	bne.n	801b25c <tcp_send_fin+0x2c>

    if ((TCPH_FLAGS(last_unsent->tcphdr) & (TCP_SYN | TCP_FIN | TCP_RST)) == 0) {
 801b26a:	68fb      	ldr	r3, [r7, #12]
 801b26c:	68db      	ldr	r3, [r3, #12]
 801b26e:	899b      	ldrh	r3, [r3, #12]
 801b270:	b29b      	uxth	r3, r3
 801b272:	4618      	mov	r0, r3
 801b274:	f7f7 fcda 	bl	8012c2c <lwip_htons>
 801b278:	4603      	mov	r3, r0
 801b27a:	b2db      	uxtb	r3, r3
 801b27c:	f003 0307 	and.w	r3, r3, #7
 801b280:	2b00      	cmp	r3, #0
 801b282:	d116      	bne.n	801b2b2 <tcp_send_fin+0x82>
      /* no SYN/FIN/RST flag in the header, we can add the FIN flag */
      TCPH_SET_FLAG(last_unsent->tcphdr, TCP_FIN);
 801b284:	68fb      	ldr	r3, [r7, #12]
 801b286:	68db      	ldr	r3, [r3, #12]
 801b288:	899b      	ldrh	r3, [r3, #12]
 801b28a:	b29c      	uxth	r4, r3
 801b28c:	2001      	movs	r0, #1
 801b28e:	f7f7 fccd 	bl	8012c2c <lwip_htons>
 801b292:	4603      	mov	r3, r0
 801b294:	461a      	mov	r2, r3
 801b296:	68fb      	ldr	r3, [r7, #12]
 801b298:	68db      	ldr	r3, [r3, #12]
 801b29a:	4322      	orrs	r2, r4
 801b29c:	b292      	uxth	r2, r2
 801b29e:	819a      	strh	r2, [r3, #12]
      tcp_set_flags(pcb, TF_FIN);
 801b2a0:	687b      	ldr	r3, [r7, #4]
 801b2a2:	8b5b      	ldrh	r3, [r3, #26]
 801b2a4:	f043 0320 	orr.w	r3, r3, #32
 801b2a8:	b29a      	uxth	r2, r3
 801b2aa:	687b      	ldr	r3, [r7, #4]
 801b2ac:	835a      	strh	r2, [r3, #26]
      return ERR_OK;
 801b2ae:	2300      	movs	r3, #0
 801b2b0:	e004      	b.n	801b2bc <tcp_send_fin+0x8c>
    }
  }
  /* no data, no length, flags, copy=1, no optdata */
  return tcp_enqueue_flags(pcb, TCP_FIN);
 801b2b2:	2101      	movs	r1, #1
 801b2b4:	6878      	ldr	r0, [r7, #4]
 801b2b6:	f000 f80b 	bl	801b2d0 <tcp_enqueue_flags>
 801b2ba:	4603      	mov	r3, r0
}
 801b2bc:	4618      	mov	r0, r3
 801b2be:	3714      	adds	r7, #20
 801b2c0:	46bd      	mov	sp, r7
 801b2c2:	bd90      	pop	{r4, r7, pc}
 801b2c4:	080247d4 	.word	0x080247d4
 801b2c8:	08024c04 	.word	0x08024c04
 801b2cc:	08024850 	.word	0x08024850

0801b2d0 <tcp_enqueue_flags>:
 * @param pcb Protocol control block for the TCP connection.
 * @param flags TCP header flags to set in the outgoing segment.
 */
err_t
tcp_enqueue_flags(struct tcp_pcb *pcb, u8_t flags)
{
 801b2d0:	b580      	push	{r7, lr}
 801b2d2:	b08a      	sub	sp, #40	@ 0x28
 801b2d4:	af02      	add	r7, sp, #8
 801b2d6:	6078      	str	r0, [r7, #4]
 801b2d8:	460b      	mov	r3, r1
 801b2da:	70fb      	strb	r3, [r7, #3]
  struct pbuf *p;
  struct tcp_seg *seg;
  u8_t optflags = 0;
 801b2dc:	2300      	movs	r3, #0
 801b2de:	77fb      	strb	r3, [r7, #31]
  u8_t optlen = 0;
 801b2e0:	2300      	movs	r3, #0
 801b2e2:	75fb      	strb	r3, [r7, #23]

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: queuelen: %"U16_F"\n", (u16_t)pcb->snd_queuelen));

  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 801b2e4:	78fb      	ldrb	r3, [r7, #3]
 801b2e6:	f003 0303 	and.w	r3, r3, #3
 801b2ea:	2b00      	cmp	r3, #0
 801b2ec:	d106      	bne.n	801b2fc <tcp_enqueue_flags+0x2c>
 801b2ee:	4b67      	ldr	r3, [pc, #412]	@ (801b48c <tcp_enqueue_flags+0x1bc>)
 801b2f0:	f240 4211 	movw	r2, #1041	@ 0x411
 801b2f4:	4966      	ldr	r1, [pc, #408]	@ (801b490 <tcp_enqueue_flags+0x1c0>)
 801b2f6:	4867      	ldr	r0, [pc, #412]	@ (801b494 <tcp_enqueue_flags+0x1c4>)
 801b2f8:	f003 fc20 	bl	801eb3c <iprintf>
              (flags & (TCP_SYN | TCP_FIN)) != 0);
  LWIP_ASSERT("tcp_enqueue_flags: invalid pcb", pcb != NULL);
 801b2fc:	687b      	ldr	r3, [r7, #4]
 801b2fe:	2b00      	cmp	r3, #0
 801b300:	d106      	bne.n	801b310 <tcp_enqueue_flags+0x40>
 801b302:	4b62      	ldr	r3, [pc, #392]	@ (801b48c <tcp_enqueue_flags+0x1bc>)
 801b304:	f240 4213 	movw	r2, #1043	@ 0x413
 801b308:	4963      	ldr	r1, [pc, #396]	@ (801b498 <tcp_enqueue_flags+0x1c8>)
 801b30a:	4862      	ldr	r0, [pc, #392]	@ (801b494 <tcp_enqueue_flags+0x1c4>)
 801b30c:	f003 fc16 	bl	801eb3c <iprintf>

  /* No need to check pcb->snd_queuelen if only SYN or FIN are allowed! */

  /* Get options for this segment. This is a special case since this is the
     only place where a SYN can be sent. */
  if (flags & TCP_SYN) {
 801b310:	78fb      	ldrb	r3, [r7, #3]
 801b312:	f003 0302 	and.w	r3, r3, #2
 801b316:	2b00      	cmp	r3, #0
 801b318:	d001      	beq.n	801b31e <tcp_enqueue_flags+0x4e>
    optflags = TF_SEG_OPTS_MSS;
 801b31a:	2301      	movs	r3, #1
 801b31c:	77fb      	strb	r3, [r7, #31]
    /* Make sure the timestamp option is only included in data segments if we
       agreed about it with the remote host (and in active open SYN segments). */
    optflags |= TF_SEG_OPTS_TS;
  }
#endif /* LWIP_TCP_TIMESTAMPS */
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 801b31e:	7ffb      	ldrb	r3, [r7, #31]
 801b320:	009b      	lsls	r3, r3, #2
 801b322:	b2db      	uxtb	r3, r3
 801b324:	f003 0304 	and.w	r3, r3, #4
 801b328:	75fb      	strb	r3, [r7, #23]

  /* Allocate pbuf with room for TCP header + options */
  if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 801b32a:	7dfb      	ldrb	r3, [r7, #23]
 801b32c:	b29b      	uxth	r3, r3
 801b32e:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801b332:	4619      	mov	r1, r3
 801b334:	2036      	movs	r0, #54	@ 0x36
 801b336:	f7fb f867 	bl	8016408 <pbuf_alloc>
 801b33a:	6138      	str	r0, [r7, #16]
 801b33c:	693b      	ldr	r3, [r7, #16]
 801b33e:	2b00      	cmp	r3, #0
 801b340:	d109      	bne.n	801b356 <tcp_enqueue_flags+0x86>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801b342:	687b      	ldr	r3, [r7, #4]
 801b344:	8b5b      	ldrh	r3, [r3, #26]
 801b346:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801b34a:	b29a      	uxth	r2, r3
 801b34c:	687b      	ldr	r3, [r7, #4]
 801b34e:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 801b350:	f04f 33ff 	mov.w	r3, #4294967295
 801b354:	e095      	b.n	801b482 <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("tcp_enqueue_flags: check that first pbuf can hold optlen",
 801b356:	693b      	ldr	r3, [r7, #16]
 801b358:	895a      	ldrh	r2, [r3, #10]
 801b35a:	7dfb      	ldrb	r3, [r7, #23]
 801b35c:	b29b      	uxth	r3, r3
 801b35e:	429a      	cmp	r2, r3
 801b360:	d206      	bcs.n	801b370 <tcp_enqueue_flags+0xa0>
 801b362:	4b4a      	ldr	r3, [pc, #296]	@ (801b48c <tcp_enqueue_flags+0x1bc>)
 801b364:	f240 4239 	movw	r2, #1081	@ 0x439
 801b368:	494c      	ldr	r1, [pc, #304]	@ (801b49c <tcp_enqueue_flags+0x1cc>)
 801b36a:	484a      	ldr	r0, [pc, #296]	@ (801b494 <tcp_enqueue_flags+0x1c4>)
 801b36c:	f003 fbe6 	bl	801eb3c <iprintf>
              (p->len >= optlen));

  /* Allocate memory for tcp_seg, and fill in fields. */
  if ((seg = tcp_create_segment(pcb, p, flags, pcb->snd_lbb, optflags)) == NULL) {
 801b370:	687b      	ldr	r3, [r7, #4]
 801b372:	6dd9      	ldr	r1, [r3, #92]	@ 0x5c
 801b374:	78fa      	ldrb	r2, [r7, #3]
 801b376:	7ffb      	ldrb	r3, [r7, #31]
 801b378:	9300      	str	r3, [sp, #0]
 801b37a:	460b      	mov	r3, r1
 801b37c:	6939      	ldr	r1, [r7, #16]
 801b37e:	6878      	ldr	r0, [r7, #4]
 801b380:	f7ff fd72 	bl	801ae68 <tcp_create_segment>
 801b384:	60f8      	str	r0, [r7, #12]
 801b386:	68fb      	ldr	r3, [r7, #12]
 801b388:	2b00      	cmp	r3, #0
 801b38a:	d109      	bne.n	801b3a0 <tcp_enqueue_flags+0xd0>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801b38c:	687b      	ldr	r3, [r7, #4]
 801b38e:	8b5b      	ldrh	r3, [r3, #26]
 801b390:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801b394:	b29a      	uxth	r2, r3
 801b396:	687b      	ldr	r3, [r7, #4]
 801b398:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 801b39a:	f04f 33ff 	mov.w	r3, #4294967295
 801b39e:	e070      	b.n	801b482 <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("seg->tcphdr not aligned", ((mem_ptr_t)seg->tcphdr % LWIP_MIN(MEM_ALIGNMENT, 4)) == 0);
 801b3a0:	68fb      	ldr	r3, [r7, #12]
 801b3a2:	68db      	ldr	r3, [r3, #12]
 801b3a4:	f003 0303 	and.w	r3, r3, #3
 801b3a8:	2b00      	cmp	r3, #0
 801b3aa:	d006      	beq.n	801b3ba <tcp_enqueue_flags+0xea>
 801b3ac:	4b37      	ldr	r3, [pc, #220]	@ (801b48c <tcp_enqueue_flags+0x1bc>)
 801b3ae:	f240 4242 	movw	r2, #1090	@ 0x442
 801b3b2:	493b      	ldr	r1, [pc, #236]	@ (801b4a0 <tcp_enqueue_flags+0x1d0>)
 801b3b4:	4837      	ldr	r0, [pc, #220]	@ (801b494 <tcp_enqueue_flags+0x1c4>)
 801b3b6:	f003 fbc1 	bl	801eb3c <iprintf>
  LWIP_ASSERT("tcp_enqueue_flags: invalid segment length", seg->len == 0);
 801b3ba:	68fb      	ldr	r3, [r7, #12]
 801b3bc:	891b      	ldrh	r3, [r3, #8]
 801b3be:	2b00      	cmp	r3, #0
 801b3c0:	d006      	beq.n	801b3d0 <tcp_enqueue_flags+0x100>
 801b3c2:	4b32      	ldr	r3, [pc, #200]	@ (801b48c <tcp_enqueue_flags+0x1bc>)
 801b3c4:	f240 4243 	movw	r2, #1091	@ 0x443
 801b3c8:	4936      	ldr	r1, [pc, #216]	@ (801b4a4 <tcp_enqueue_flags+0x1d4>)
 801b3ca:	4832      	ldr	r0, [pc, #200]	@ (801b494 <tcp_enqueue_flags+0x1c4>)
 801b3cc:	f003 fbb6 	bl	801eb3c <iprintf>
               lwip_ntohl(seg->tcphdr->seqno),
               lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg),
               (u16_t)flags));

  /* Now append seg to pcb->unsent queue */
  if (pcb->unsent == NULL) {
 801b3d0:	687b      	ldr	r3, [r7, #4]
 801b3d2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801b3d4:	2b00      	cmp	r3, #0
 801b3d6:	d103      	bne.n	801b3e0 <tcp_enqueue_flags+0x110>
    pcb->unsent = seg;
 801b3d8:	687b      	ldr	r3, [r7, #4]
 801b3da:	68fa      	ldr	r2, [r7, #12]
 801b3dc:	66da      	str	r2, [r3, #108]	@ 0x6c
 801b3de:	e00d      	b.n	801b3fc <tcp_enqueue_flags+0x12c>
  } else {
    struct tcp_seg *useg;
    for (useg = pcb->unsent; useg->next != NULL; useg = useg->next);
 801b3e0:	687b      	ldr	r3, [r7, #4]
 801b3e2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801b3e4:	61bb      	str	r3, [r7, #24]
 801b3e6:	e002      	b.n	801b3ee <tcp_enqueue_flags+0x11e>
 801b3e8:	69bb      	ldr	r3, [r7, #24]
 801b3ea:	681b      	ldr	r3, [r3, #0]
 801b3ec:	61bb      	str	r3, [r7, #24]
 801b3ee:	69bb      	ldr	r3, [r7, #24]
 801b3f0:	681b      	ldr	r3, [r3, #0]
 801b3f2:	2b00      	cmp	r3, #0
 801b3f4:	d1f8      	bne.n	801b3e8 <tcp_enqueue_flags+0x118>
    useg->next = seg;
 801b3f6:	69bb      	ldr	r3, [r7, #24]
 801b3f8:	68fa      	ldr	r2, [r7, #12]
 801b3fa:	601a      	str	r2, [r3, #0]
  }
#if TCP_OVERSIZE
  /* The new unsent tail has no space */
  pcb->unsent_oversize = 0;
 801b3fc:	687b      	ldr	r3, [r7, #4]
 801b3fe:	2200      	movs	r2, #0
 801b400:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* TCP_OVERSIZE */

  /* SYN and FIN bump the sequence number */
  if ((flags & TCP_SYN) || (flags & TCP_FIN)) {
 801b404:	78fb      	ldrb	r3, [r7, #3]
 801b406:	f003 0302 	and.w	r3, r3, #2
 801b40a:	2b00      	cmp	r3, #0
 801b40c:	d104      	bne.n	801b418 <tcp_enqueue_flags+0x148>
 801b40e:	78fb      	ldrb	r3, [r7, #3]
 801b410:	f003 0301 	and.w	r3, r3, #1
 801b414:	2b00      	cmp	r3, #0
 801b416:	d004      	beq.n	801b422 <tcp_enqueue_flags+0x152>
    pcb->snd_lbb++;
 801b418:	687b      	ldr	r3, [r7, #4]
 801b41a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 801b41c:	1c5a      	adds	r2, r3, #1
 801b41e:	687b      	ldr	r3, [r7, #4]
 801b420:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* optlen does not influence snd_buf */
  }
  if (flags & TCP_FIN) {
 801b422:	78fb      	ldrb	r3, [r7, #3]
 801b424:	f003 0301 	and.w	r3, r3, #1
 801b428:	2b00      	cmp	r3, #0
 801b42a:	d006      	beq.n	801b43a <tcp_enqueue_flags+0x16a>
    tcp_set_flags(pcb, TF_FIN);
 801b42c:	687b      	ldr	r3, [r7, #4]
 801b42e:	8b5b      	ldrh	r3, [r3, #26]
 801b430:	f043 0320 	orr.w	r3, r3, #32
 801b434:	b29a      	uxth	r2, r3
 801b436:	687b      	ldr	r3, [r7, #4]
 801b438:	835a      	strh	r2, [r3, #26]
  }

  /* update number of segments on the queues */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 801b43a:	68fb      	ldr	r3, [r7, #12]
 801b43c:	685b      	ldr	r3, [r3, #4]
 801b43e:	4618      	mov	r0, r3
 801b440:	f7fb fb54 	bl	8016aec <pbuf_clen>
 801b444:	4603      	mov	r3, r0
 801b446:	461a      	mov	r2, r3
 801b448:	687b      	ldr	r3, [r7, #4]
 801b44a:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 801b44e:	4413      	add	r3, r2
 801b450:	b29a      	uxth	r2, r3
 801b452:	687b      	ldr	r3, [r7, #4]
 801b454:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: %"S16_F" (after enqueued)\n", pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 801b458:	687b      	ldr	r3, [r7, #4]
 801b45a:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 801b45e:	2b00      	cmp	r3, #0
 801b460:	d00e      	beq.n	801b480 <tcp_enqueue_flags+0x1b0>
    LWIP_ASSERT("tcp_enqueue_flags: invalid queue length",
 801b462:	687b      	ldr	r3, [r7, #4]
 801b464:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801b466:	2b00      	cmp	r3, #0
 801b468:	d10a      	bne.n	801b480 <tcp_enqueue_flags+0x1b0>
 801b46a:	687b      	ldr	r3, [r7, #4]
 801b46c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801b46e:	2b00      	cmp	r3, #0
 801b470:	d106      	bne.n	801b480 <tcp_enqueue_flags+0x1b0>
 801b472:	4b06      	ldr	r3, [pc, #24]	@ (801b48c <tcp_enqueue_flags+0x1bc>)
 801b474:	f240 4265 	movw	r2, #1125	@ 0x465
 801b478:	490b      	ldr	r1, [pc, #44]	@ (801b4a8 <tcp_enqueue_flags+0x1d8>)
 801b47a:	4806      	ldr	r0, [pc, #24]	@ (801b494 <tcp_enqueue_flags+0x1c4>)
 801b47c:	f003 fb5e 	bl	801eb3c <iprintf>
                pcb->unacked != NULL || pcb->unsent != NULL);
  }

  return ERR_OK;
 801b480:	2300      	movs	r3, #0
}
 801b482:	4618      	mov	r0, r3
 801b484:	3720      	adds	r7, #32
 801b486:	46bd      	mov	sp, r7
 801b488:	bd80      	pop	{r7, pc}
 801b48a:	bf00      	nop
 801b48c:	080247d4 	.word	0x080247d4
 801b490:	08024c20 	.word	0x08024c20
 801b494:	08024850 	.word	0x08024850
 801b498:	08024c78 	.word	0x08024c78
 801b49c:	08024c98 	.word	0x08024c98
 801b4a0:	08024cd4 	.word	0x08024cd4
 801b4a4:	08024cec 	.word	0x08024cec
 801b4a8:	08024d18 	.word	0x08024d18

0801b4ac <tcp_output>:
 * @return ERR_OK if data has been sent or nothing to send
 *         another err_t on error
 */
err_t
tcp_output(struct tcp_pcb *pcb)
{
 801b4ac:	b5b0      	push	{r4, r5, r7, lr}
 801b4ae:	b08a      	sub	sp, #40	@ 0x28
 801b4b0:	af00      	add	r7, sp, #0
 801b4b2:	6078      	str	r0, [r7, #4]
  s16_t i = 0;
#endif /* TCP_CWND_DEBUG */

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("tcp_output: invalid pcb", pcb != NULL);
 801b4b4:	687b      	ldr	r3, [r7, #4]
 801b4b6:	2b00      	cmp	r3, #0
 801b4b8:	d106      	bne.n	801b4c8 <tcp_output+0x1c>
 801b4ba:	4b8a      	ldr	r3, [pc, #552]	@ (801b6e4 <tcp_output+0x238>)
 801b4bc:	f240 42e1 	movw	r2, #1249	@ 0x4e1
 801b4c0:	4989      	ldr	r1, [pc, #548]	@ (801b6e8 <tcp_output+0x23c>)
 801b4c2:	488a      	ldr	r0, [pc, #552]	@ (801b6ec <tcp_output+0x240>)
 801b4c4:	f003 fb3a 	bl	801eb3c <iprintf>
  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_output for listen-pcbs",
 801b4c8:	687b      	ldr	r3, [r7, #4]
 801b4ca:	7d1b      	ldrb	r3, [r3, #20]
 801b4cc:	2b01      	cmp	r3, #1
 801b4ce:	d106      	bne.n	801b4de <tcp_output+0x32>
 801b4d0:	4b84      	ldr	r3, [pc, #528]	@ (801b6e4 <tcp_output+0x238>)
 801b4d2:	f240 42e3 	movw	r2, #1251	@ 0x4e3
 801b4d6:	4986      	ldr	r1, [pc, #536]	@ (801b6f0 <tcp_output+0x244>)
 801b4d8:	4884      	ldr	r0, [pc, #528]	@ (801b6ec <tcp_output+0x240>)
 801b4da:	f003 fb2f 	bl	801eb3c <iprintf>

  /* First, check if we are invoked by the TCP input processing
     code. If so, we do not output anything. Instead, we rely on the
     input processing code to call us when input processing is done
     with. */
  if (tcp_input_pcb == pcb) {
 801b4de:	4b85      	ldr	r3, [pc, #532]	@ (801b6f4 <tcp_output+0x248>)
 801b4e0:	681b      	ldr	r3, [r3, #0]
 801b4e2:	687a      	ldr	r2, [r7, #4]
 801b4e4:	429a      	cmp	r2, r3
 801b4e6:	d101      	bne.n	801b4ec <tcp_output+0x40>
    return ERR_OK;
 801b4e8:	2300      	movs	r3, #0
 801b4ea:	e1ce      	b.n	801b88a <tcp_output+0x3de>
  }

  wnd = LWIP_MIN(pcb->snd_wnd, pcb->cwnd);
 801b4ec:	687b      	ldr	r3, [r7, #4]
 801b4ee:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 801b4f2:	687b      	ldr	r3, [r7, #4]
 801b4f4:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 801b4f8:	4293      	cmp	r3, r2
 801b4fa:	bf28      	it	cs
 801b4fc:	4613      	movcs	r3, r2
 801b4fe:	b29b      	uxth	r3, r3
 801b500:	61bb      	str	r3, [r7, #24]

  seg = pcb->unsent;
 801b502:	687b      	ldr	r3, [r7, #4]
 801b504:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801b506:	627b      	str	r3, [r7, #36]	@ 0x24

  if (seg == NULL) {
 801b508:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b50a:	2b00      	cmp	r3, #0
 801b50c:	d10b      	bne.n	801b526 <tcp_output+0x7a>
                                 ", seg == NULL, ack %"U32_F"\n",
                                 pcb->snd_wnd, pcb->cwnd, wnd, pcb->lastack));

    /* If the TF_ACK_NOW flag is set and the ->unsent queue is empty, construct
     * an empty ACK segment and send it. */
    if (pcb->flags & TF_ACK_NOW) {
 801b50e:	687b      	ldr	r3, [r7, #4]
 801b510:	8b5b      	ldrh	r3, [r3, #26]
 801b512:	f003 0302 	and.w	r3, r3, #2
 801b516:	2b00      	cmp	r3, #0
 801b518:	f000 81aa 	beq.w	801b870 <tcp_output+0x3c4>
      return tcp_send_empty_ack(pcb);
 801b51c:	6878      	ldr	r0, [r7, #4]
 801b51e:	f000 fdcb 	bl	801c0b8 <tcp_send_empty_ack>
 801b522:	4603      	mov	r3, r0
 801b524:	e1b1      	b.n	801b88a <tcp_output+0x3de>
                 pcb->snd_wnd, pcb->cwnd, wnd,
                 lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len,
                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack));
  }

  netif = tcp_route(pcb, &pcb->local_ip, &pcb->remote_ip);
 801b526:	6879      	ldr	r1, [r7, #4]
 801b528:	687b      	ldr	r3, [r7, #4]
 801b52a:	3304      	adds	r3, #4
 801b52c:	461a      	mov	r2, r3
 801b52e:	6878      	ldr	r0, [r7, #4]
 801b530:	f7ff fc7e 	bl	801ae30 <tcp_route>
 801b534:	6178      	str	r0, [r7, #20]
  if (netif == NULL) {
 801b536:	697b      	ldr	r3, [r7, #20]
 801b538:	2b00      	cmp	r3, #0
 801b53a:	d102      	bne.n	801b542 <tcp_output+0x96>
    return ERR_RTE;
 801b53c:	f06f 0303 	mvn.w	r3, #3
 801b540:	e1a3      	b.n	801b88a <tcp_output+0x3de>
  }

  /* If we don't have a local IP address, we get one from netif */
  if (ip_addr_isany(&pcb->local_ip)) {
 801b542:	687b      	ldr	r3, [r7, #4]
 801b544:	2b00      	cmp	r3, #0
 801b546:	d003      	beq.n	801b550 <tcp_output+0xa4>
 801b548:	687b      	ldr	r3, [r7, #4]
 801b54a:	681b      	ldr	r3, [r3, #0]
 801b54c:	2b00      	cmp	r3, #0
 801b54e:	d111      	bne.n	801b574 <tcp_output+0xc8>
    const ip_addr_t *local_ip = ip_netif_get_local_ip(netif, &pcb->remote_ip);
 801b550:	697b      	ldr	r3, [r7, #20]
 801b552:	2b00      	cmp	r3, #0
 801b554:	d002      	beq.n	801b55c <tcp_output+0xb0>
 801b556:	697b      	ldr	r3, [r7, #20]
 801b558:	3304      	adds	r3, #4
 801b55a:	e000      	b.n	801b55e <tcp_output+0xb2>
 801b55c:	2300      	movs	r3, #0
 801b55e:	613b      	str	r3, [r7, #16]
    if (local_ip == NULL) {
 801b560:	693b      	ldr	r3, [r7, #16]
 801b562:	2b00      	cmp	r3, #0
 801b564:	d102      	bne.n	801b56c <tcp_output+0xc0>
      return ERR_RTE;
 801b566:	f06f 0303 	mvn.w	r3, #3
 801b56a:	e18e      	b.n	801b88a <tcp_output+0x3de>
    }
    ip_addr_copy(pcb->local_ip, *local_ip);
 801b56c:	693b      	ldr	r3, [r7, #16]
 801b56e:	681a      	ldr	r2, [r3, #0]
 801b570:	687b      	ldr	r3, [r7, #4]
 801b572:	601a      	str	r2, [r3, #0]
  }

  /* Handle the current segment not fitting within the window */
  if (lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd) {
 801b574:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b576:	68db      	ldr	r3, [r3, #12]
 801b578:	685b      	ldr	r3, [r3, #4]
 801b57a:	4618      	mov	r0, r3
 801b57c:	f7f7 fb6c 	bl	8012c58 <lwip_htonl>
 801b580:	4602      	mov	r2, r0
 801b582:	687b      	ldr	r3, [r7, #4]
 801b584:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801b586:	1ad3      	subs	r3, r2, r3
 801b588:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801b58a:	8912      	ldrh	r2, [r2, #8]
 801b58c:	4413      	add	r3, r2
 801b58e:	69ba      	ldr	r2, [r7, #24]
 801b590:	429a      	cmp	r2, r3
 801b592:	d227      	bcs.n	801b5e4 <tcp_output+0x138>
     * within the remaining (could be 0) send window and RTO timer is not running (we
     * have no in-flight data). If window is still too small after persist timer fires,
     * then we split the segment. We don't consider the congestion window since a cwnd
     * smaller than 1 SMSS implies in-flight data
     */
    if (wnd == pcb->snd_wnd && pcb->unacked == NULL && pcb->persist_backoff == 0) {
 801b594:	687b      	ldr	r3, [r7, #4]
 801b596:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 801b59a:	461a      	mov	r2, r3
 801b59c:	69bb      	ldr	r3, [r7, #24]
 801b59e:	4293      	cmp	r3, r2
 801b5a0:	d114      	bne.n	801b5cc <tcp_output+0x120>
 801b5a2:	687b      	ldr	r3, [r7, #4]
 801b5a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801b5a6:	2b00      	cmp	r3, #0
 801b5a8:	d110      	bne.n	801b5cc <tcp_output+0x120>
 801b5aa:	687b      	ldr	r3, [r7, #4]
 801b5ac:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 801b5b0:	2b00      	cmp	r3, #0
 801b5b2:	d10b      	bne.n	801b5cc <tcp_output+0x120>
      pcb->persist_cnt = 0;
 801b5b4:	687b      	ldr	r3, [r7, #4]
 801b5b6:	2200      	movs	r2, #0
 801b5b8:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
      pcb->persist_backoff = 1;
 801b5bc:	687b      	ldr	r3, [r7, #4]
 801b5be:	2201      	movs	r2, #1
 801b5c0:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
      pcb->persist_probe = 0;
 801b5c4:	687b      	ldr	r3, [r7, #4]
 801b5c6:	2200      	movs	r2, #0
 801b5c8:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
    }
    /* We need an ACK, but can't send data now, so send an empty ACK */
    if (pcb->flags & TF_ACK_NOW) {
 801b5cc:	687b      	ldr	r3, [r7, #4]
 801b5ce:	8b5b      	ldrh	r3, [r3, #26]
 801b5d0:	f003 0302 	and.w	r3, r3, #2
 801b5d4:	2b00      	cmp	r3, #0
 801b5d6:	f000 814d 	beq.w	801b874 <tcp_output+0x3c8>
      return tcp_send_empty_ack(pcb);
 801b5da:	6878      	ldr	r0, [r7, #4]
 801b5dc:	f000 fd6c 	bl	801c0b8 <tcp_send_empty_ack>
 801b5e0:	4603      	mov	r3, r0
 801b5e2:	e152      	b.n	801b88a <tcp_output+0x3de>
    }
    goto output_done;
  }
  /* Stop persist timer, above conditions are not active */
  pcb->persist_backoff = 0;
 801b5e4:	687b      	ldr	r3, [r7, #4]
 801b5e6:	2200      	movs	r2, #0
 801b5e8:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

  /* useg should point to last segment on unacked queue */
  useg = pcb->unacked;
 801b5ec:	687b      	ldr	r3, [r7, #4]
 801b5ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801b5f0:	623b      	str	r3, [r7, #32]
  if (useg != NULL) {
 801b5f2:	6a3b      	ldr	r3, [r7, #32]
 801b5f4:	2b00      	cmp	r3, #0
 801b5f6:	f000 811c 	beq.w	801b832 <tcp_output+0x386>
    for (; useg->next != NULL; useg = useg->next);
 801b5fa:	e002      	b.n	801b602 <tcp_output+0x156>
 801b5fc:	6a3b      	ldr	r3, [r7, #32]
 801b5fe:	681b      	ldr	r3, [r3, #0]
 801b600:	623b      	str	r3, [r7, #32]
 801b602:	6a3b      	ldr	r3, [r7, #32]
 801b604:	681b      	ldr	r3, [r3, #0]
 801b606:	2b00      	cmp	r3, #0
 801b608:	d1f8      	bne.n	801b5fc <tcp_output+0x150>
  }
  /* data available and window allows it to be sent? */
  while (seg != NULL &&
 801b60a:	e112      	b.n	801b832 <tcp_output+0x386>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
    LWIP_ASSERT("RST not expected here!",
 801b60c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b60e:	68db      	ldr	r3, [r3, #12]
 801b610:	899b      	ldrh	r3, [r3, #12]
 801b612:	b29b      	uxth	r3, r3
 801b614:	4618      	mov	r0, r3
 801b616:	f7f7 fb09 	bl	8012c2c <lwip_htons>
 801b61a:	4603      	mov	r3, r0
 801b61c:	b2db      	uxtb	r3, r3
 801b61e:	f003 0304 	and.w	r3, r3, #4
 801b622:	2b00      	cmp	r3, #0
 801b624:	d006      	beq.n	801b634 <tcp_output+0x188>
 801b626:	4b2f      	ldr	r3, [pc, #188]	@ (801b6e4 <tcp_output+0x238>)
 801b628:	f240 5236 	movw	r2, #1334	@ 0x536
 801b62c:	4932      	ldr	r1, [pc, #200]	@ (801b6f8 <tcp_output+0x24c>)
 801b62e:	482f      	ldr	r0, [pc, #188]	@ (801b6ec <tcp_output+0x240>)
 801b630:	f003 fa84 	bl	801eb3c <iprintf>
     * - if tcp_write had a memory error before (prevent delayed ACK timeout) or
     * - if FIN was already enqueued for this PCB (SYN is always alone in a segment -
     *   either seg->next != NULL or pcb->unacked == NULL;
     *   RST is no sent using tcp_write/tcp_output.
     */
    if ((tcp_do_output_nagle(pcb) == 0) &&
 801b634:	687b      	ldr	r3, [r7, #4]
 801b636:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801b638:	2b00      	cmp	r3, #0
 801b63a:	d01f      	beq.n	801b67c <tcp_output+0x1d0>
 801b63c:	687b      	ldr	r3, [r7, #4]
 801b63e:	8b5b      	ldrh	r3, [r3, #26]
 801b640:	f003 0344 	and.w	r3, r3, #68	@ 0x44
 801b644:	2b00      	cmp	r3, #0
 801b646:	d119      	bne.n	801b67c <tcp_output+0x1d0>
 801b648:	687b      	ldr	r3, [r7, #4]
 801b64a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801b64c:	2b00      	cmp	r3, #0
 801b64e:	d00b      	beq.n	801b668 <tcp_output+0x1bc>
 801b650:	687b      	ldr	r3, [r7, #4]
 801b652:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801b654:	681b      	ldr	r3, [r3, #0]
 801b656:	2b00      	cmp	r3, #0
 801b658:	d110      	bne.n	801b67c <tcp_output+0x1d0>
 801b65a:	687b      	ldr	r3, [r7, #4]
 801b65c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801b65e:	891a      	ldrh	r2, [r3, #8]
 801b660:	687b      	ldr	r3, [r7, #4]
 801b662:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 801b664:	429a      	cmp	r2, r3
 801b666:	d209      	bcs.n	801b67c <tcp_output+0x1d0>
 801b668:	687b      	ldr	r3, [r7, #4]
 801b66a:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 801b66e:	2b00      	cmp	r3, #0
 801b670:	d004      	beq.n	801b67c <tcp_output+0x1d0>
 801b672:	687b      	ldr	r3, [r7, #4]
 801b674:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 801b678:	2b08      	cmp	r3, #8
 801b67a:	d901      	bls.n	801b680 <tcp_output+0x1d4>
 801b67c:	2301      	movs	r3, #1
 801b67e:	e000      	b.n	801b682 <tcp_output+0x1d6>
 801b680:	2300      	movs	r3, #0
 801b682:	2b00      	cmp	r3, #0
 801b684:	d106      	bne.n	801b694 <tcp_output+0x1e8>
        ((pcb->flags & (TF_NAGLEMEMERR | TF_FIN)) == 0)) {
 801b686:	687b      	ldr	r3, [r7, #4]
 801b688:	8b5b      	ldrh	r3, [r3, #26]
 801b68a:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
    if ((tcp_do_output_nagle(pcb) == 0) &&
 801b68e:	2b00      	cmp	r3, #0
 801b690:	f000 80e4 	beq.w	801b85c <tcp_output+0x3b0>
                                 pcb->lastack,
                                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack, i));
    ++i;
#endif /* TCP_CWND_DEBUG */

    if (pcb->state != SYN_SENT) {
 801b694:	687b      	ldr	r3, [r7, #4]
 801b696:	7d1b      	ldrb	r3, [r3, #20]
 801b698:	2b02      	cmp	r3, #2
 801b69a:	d00d      	beq.n	801b6b8 <tcp_output+0x20c>
      TCPH_SET_FLAG(seg->tcphdr, TCP_ACK);
 801b69c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b69e:	68db      	ldr	r3, [r3, #12]
 801b6a0:	899b      	ldrh	r3, [r3, #12]
 801b6a2:	b29c      	uxth	r4, r3
 801b6a4:	2010      	movs	r0, #16
 801b6a6:	f7f7 fac1 	bl	8012c2c <lwip_htons>
 801b6aa:	4603      	mov	r3, r0
 801b6ac:	461a      	mov	r2, r3
 801b6ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b6b0:	68db      	ldr	r3, [r3, #12]
 801b6b2:	4322      	orrs	r2, r4
 801b6b4:	b292      	uxth	r2, r2
 801b6b6:	819a      	strh	r2, [r3, #12]
    }

    err = tcp_output_segment(seg, pcb, netif);
 801b6b8:	697a      	ldr	r2, [r7, #20]
 801b6ba:	6879      	ldr	r1, [r7, #4]
 801b6bc:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801b6be:	f000 f909 	bl	801b8d4 <tcp_output_segment>
 801b6c2:	4603      	mov	r3, r0
 801b6c4:	73fb      	strb	r3, [r7, #15]
    if (err != ERR_OK) {
 801b6c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801b6ca:	2b00      	cmp	r3, #0
 801b6cc:	d016      	beq.n	801b6fc <tcp_output+0x250>
      /* segment could not be sent, for whatever reason */
      tcp_set_flags(pcb, TF_NAGLEMEMERR);
 801b6ce:	687b      	ldr	r3, [r7, #4]
 801b6d0:	8b5b      	ldrh	r3, [r3, #26]
 801b6d2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801b6d6:	b29a      	uxth	r2, r3
 801b6d8:	687b      	ldr	r3, [r7, #4]
 801b6da:	835a      	strh	r2, [r3, #26]
      return err;
 801b6dc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801b6e0:	e0d3      	b.n	801b88a <tcp_output+0x3de>
 801b6e2:	bf00      	nop
 801b6e4:	080247d4 	.word	0x080247d4
 801b6e8:	08024d40 	.word	0x08024d40
 801b6ec:	08024850 	.word	0x08024850
 801b6f0:	08024d58 	.word	0x08024d58
 801b6f4:	2401ca80 	.word	0x2401ca80
 801b6f8:	08024d80 	.word	0x08024d80
    }
#if TCP_OVERSIZE_DBGCHECK
    seg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */
    pcb->unsent = seg->next;
 801b6fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b6fe:	681a      	ldr	r2, [r3, #0]
 801b700:	687b      	ldr	r3, [r7, #4]
 801b702:	66da      	str	r2, [r3, #108]	@ 0x6c
    if (pcb->state != SYN_SENT) {
 801b704:	687b      	ldr	r3, [r7, #4]
 801b706:	7d1b      	ldrb	r3, [r3, #20]
 801b708:	2b02      	cmp	r3, #2
 801b70a:	d006      	beq.n	801b71a <tcp_output+0x26e>
      tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801b70c:	687b      	ldr	r3, [r7, #4]
 801b70e:	8b5b      	ldrh	r3, [r3, #26]
 801b710:	f023 0303 	bic.w	r3, r3, #3
 801b714:	b29a      	uxth	r2, r3
 801b716:	687b      	ldr	r3, [r7, #4]
 801b718:	835a      	strh	r2, [r3, #26]
    }
    snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 801b71a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b71c:	68db      	ldr	r3, [r3, #12]
 801b71e:	685b      	ldr	r3, [r3, #4]
 801b720:	4618      	mov	r0, r3
 801b722:	f7f7 fa99 	bl	8012c58 <lwip_htonl>
 801b726:	4604      	mov	r4, r0
 801b728:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b72a:	891b      	ldrh	r3, [r3, #8]
 801b72c:	461d      	mov	r5, r3
 801b72e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b730:	68db      	ldr	r3, [r3, #12]
 801b732:	899b      	ldrh	r3, [r3, #12]
 801b734:	b29b      	uxth	r3, r3
 801b736:	4618      	mov	r0, r3
 801b738:	f7f7 fa78 	bl	8012c2c <lwip_htons>
 801b73c:	4603      	mov	r3, r0
 801b73e:	b2db      	uxtb	r3, r3
 801b740:	f003 0303 	and.w	r3, r3, #3
 801b744:	2b00      	cmp	r3, #0
 801b746:	d001      	beq.n	801b74c <tcp_output+0x2a0>
 801b748:	2301      	movs	r3, #1
 801b74a:	e000      	b.n	801b74e <tcp_output+0x2a2>
 801b74c:	2300      	movs	r3, #0
 801b74e:	442b      	add	r3, r5
 801b750:	4423      	add	r3, r4
 801b752:	60bb      	str	r3, [r7, #8]
    if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 801b754:	687b      	ldr	r3, [r7, #4]
 801b756:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 801b758:	68bb      	ldr	r3, [r7, #8]
 801b75a:	1ad3      	subs	r3, r2, r3
 801b75c:	2b00      	cmp	r3, #0
 801b75e:	da02      	bge.n	801b766 <tcp_output+0x2ba>
      pcb->snd_nxt = snd_nxt;
 801b760:	687b      	ldr	r3, [r7, #4]
 801b762:	68ba      	ldr	r2, [r7, #8]
 801b764:	651a      	str	r2, [r3, #80]	@ 0x50
    }
    /* put segment on unacknowledged list if length > 0 */
    if (TCP_TCPLEN(seg) > 0) {
 801b766:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b768:	891b      	ldrh	r3, [r3, #8]
 801b76a:	461c      	mov	r4, r3
 801b76c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b76e:	68db      	ldr	r3, [r3, #12]
 801b770:	899b      	ldrh	r3, [r3, #12]
 801b772:	b29b      	uxth	r3, r3
 801b774:	4618      	mov	r0, r3
 801b776:	f7f7 fa59 	bl	8012c2c <lwip_htons>
 801b77a:	4603      	mov	r3, r0
 801b77c:	b2db      	uxtb	r3, r3
 801b77e:	f003 0303 	and.w	r3, r3, #3
 801b782:	2b00      	cmp	r3, #0
 801b784:	d001      	beq.n	801b78a <tcp_output+0x2de>
 801b786:	2301      	movs	r3, #1
 801b788:	e000      	b.n	801b78c <tcp_output+0x2e0>
 801b78a:	2300      	movs	r3, #0
 801b78c:	4423      	add	r3, r4
 801b78e:	2b00      	cmp	r3, #0
 801b790:	d049      	beq.n	801b826 <tcp_output+0x37a>
      seg->next = NULL;
 801b792:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b794:	2200      	movs	r2, #0
 801b796:	601a      	str	r2, [r3, #0]
      /* unacked list is empty? */
      if (pcb->unacked == NULL) {
 801b798:	687b      	ldr	r3, [r7, #4]
 801b79a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801b79c:	2b00      	cmp	r3, #0
 801b79e:	d105      	bne.n	801b7ac <tcp_output+0x300>
        pcb->unacked = seg;
 801b7a0:	687b      	ldr	r3, [r7, #4]
 801b7a2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801b7a4:	671a      	str	r2, [r3, #112]	@ 0x70
        useg = seg;
 801b7a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b7a8:	623b      	str	r3, [r7, #32]
 801b7aa:	e03f      	b.n	801b82c <tcp_output+0x380>
        /* unacked list is not empty? */
      } else {
        /* In the case of fast retransmit, the packet should not go to the tail
         * of the unacked queue, but rather somewhere before it. We need to check for
         * this case. -STJ Jul 27, 2004 */
        if (TCP_SEQ_LT(lwip_ntohl(seg->tcphdr->seqno), lwip_ntohl(useg->tcphdr->seqno))) {
 801b7ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b7ae:	68db      	ldr	r3, [r3, #12]
 801b7b0:	685b      	ldr	r3, [r3, #4]
 801b7b2:	4618      	mov	r0, r3
 801b7b4:	f7f7 fa50 	bl	8012c58 <lwip_htonl>
 801b7b8:	4604      	mov	r4, r0
 801b7ba:	6a3b      	ldr	r3, [r7, #32]
 801b7bc:	68db      	ldr	r3, [r3, #12]
 801b7be:	685b      	ldr	r3, [r3, #4]
 801b7c0:	4618      	mov	r0, r3
 801b7c2:	f7f7 fa49 	bl	8012c58 <lwip_htonl>
 801b7c6:	4603      	mov	r3, r0
 801b7c8:	1ae3      	subs	r3, r4, r3
 801b7ca:	2b00      	cmp	r3, #0
 801b7cc:	da24      	bge.n	801b818 <tcp_output+0x36c>
          /* add segment to before tail of unacked list, keeping the list sorted */
          struct tcp_seg **cur_seg = &(pcb->unacked);
 801b7ce:	687b      	ldr	r3, [r7, #4]
 801b7d0:	3370      	adds	r3, #112	@ 0x70
 801b7d2:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 801b7d4:	e002      	b.n	801b7dc <tcp_output+0x330>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
            cur_seg = &((*cur_seg)->next );
 801b7d6:	69fb      	ldr	r3, [r7, #28]
 801b7d8:	681b      	ldr	r3, [r3, #0]
 801b7da:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 801b7dc:	69fb      	ldr	r3, [r7, #28]
 801b7de:	681b      	ldr	r3, [r3, #0]
 801b7e0:	2b00      	cmp	r3, #0
 801b7e2:	d011      	beq.n	801b808 <tcp_output+0x35c>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 801b7e4:	69fb      	ldr	r3, [r7, #28]
 801b7e6:	681b      	ldr	r3, [r3, #0]
 801b7e8:	68db      	ldr	r3, [r3, #12]
 801b7ea:	685b      	ldr	r3, [r3, #4]
 801b7ec:	4618      	mov	r0, r3
 801b7ee:	f7f7 fa33 	bl	8012c58 <lwip_htonl>
 801b7f2:	4604      	mov	r4, r0
 801b7f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b7f6:	68db      	ldr	r3, [r3, #12]
 801b7f8:	685b      	ldr	r3, [r3, #4]
 801b7fa:	4618      	mov	r0, r3
 801b7fc:	f7f7 fa2c 	bl	8012c58 <lwip_htonl>
 801b800:	4603      	mov	r3, r0
 801b802:	1ae3      	subs	r3, r4, r3
          while (*cur_seg &&
 801b804:	2b00      	cmp	r3, #0
 801b806:	dbe6      	blt.n	801b7d6 <tcp_output+0x32a>
          }
          seg->next = (*cur_seg);
 801b808:	69fb      	ldr	r3, [r7, #28]
 801b80a:	681a      	ldr	r2, [r3, #0]
 801b80c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b80e:	601a      	str	r2, [r3, #0]
          (*cur_seg) = seg;
 801b810:	69fb      	ldr	r3, [r7, #28]
 801b812:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801b814:	601a      	str	r2, [r3, #0]
 801b816:	e009      	b.n	801b82c <tcp_output+0x380>
        } else {
          /* add segment to tail of unacked list */
          useg->next = seg;
 801b818:	6a3b      	ldr	r3, [r7, #32]
 801b81a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801b81c:	601a      	str	r2, [r3, #0]
          useg = useg->next;
 801b81e:	6a3b      	ldr	r3, [r7, #32]
 801b820:	681b      	ldr	r3, [r3, #0]
 801b822:	623b      	str	r3, [r7, #32]
 801b824:	e002      	b.n	801b82c <tcp_output+0x380>
        }
      }
      /* do not queue empty segments on the unacked list */
    } else {
      tcp_seg_free(seg);
 801b826:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801b828:	f7fc fc45 	bl	80180b6 <tcp_seg_free>
    }
    seg = pcb->unsent;
 801b82c:	687b      	ldr	r3, [r7, #4]
 801b82e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801b830:	627b      	str	r3, [r7, #36]	@ 0x24
  while (seg != NULL &&
 801b832:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b834:	2b00      	cmp	r3, #0
 801b836:	d012      	beq.n	801b85e <tcp_output+0x3b2>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
 801b838:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b83a:	68db      	ldr	r3, [r3, #12]
 801b83c:	685b      	ldr	r3, [r3, #4]
 801b83e:	4618      	mov	r0, r3
 801b840:	f7f7 fa0a 	bl	8012c58 <lwip_htonl>
 801b844:	4602      	mov	r2, r0
 801b846:	687b      	ldr	r3, [r7, #4]
 801b848:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801b84a:	1ad3      	subs	r3, r2, r3
 801b84c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801b84e:	8912      	ldrh	r2, [r2, #8]
 801b850:	4413      	add	r3, r2
  while (seg != NULL &&
 801b852:	69ba      	ldr	r2, [r7, #24]
 801b854:	429a      	cmp	r2, r3
 801b856:	f4bf aed9 	bcs.w	801b60c <tcp_output+0x160>
 801b85a:	e000      	b.n	801b85e <tcp_output+0x3b2>
      break;
 801b85c:	bf00      	nop
  }
#if TCP_OVERSIZE
  if (pcb->unsent == NULL) {
 801b85e:	687b      	ldr	r3, [r7, #4]
 801b860:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801b862:	2b00      	cmp	r3, #0
 801b864:	d108      	bne.n	801b878 <tcp_output+0x3cc>
    /* last unsent has been removed, reset unsent_oversize */
    pcb->unsent_oversize = 0;
 801b866:	687b      	ldr	r3, [r7, #4]
 801b868:	2200      	movs	r2, #0
 801b86a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
 801b86e:	e004      	b.n	801b87a <tcp_output+0x3ce>
    goto output_done;
 801b870:	bf00      	nop
 801b872:	e002      	b.n	801b87a <tcp_output+0x3ce>
    goto output_done;
 801b874:	bf00      	nop
 801b876:	e000      	b.n	801b87a <tcp_output+0x3ce>
  }
#endif /* TCP_OVERSIZE */

output_done:
 801b878:	bf00      	nop
  tcp_clear_flags(pcb, TF_NAGLEMEMERR);
 801b87a:	687b      	ldr	r3, [r7, #4]
 801b87c:	8b5b      	ldrh	r3, [r3, #26]
 801b87e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 801b882:	b29a      	uxth	r2, r3
 801b884:	687b      	ldr	r3, [r7, #4]
 801b886:	835a      	strh	r2, [r3, #26]
  return ERR_OK;
 801b888:	2300      	movs	r3, #0
}
 801b88a:	4618      	mov	r0, r3
 801b88c:	3728      	adds	r7, #40	@ 0x28
 801b88e:	46bd      	mov	sp, r7
 801b890:	bdb0      	pop	{r4, r5, r7, pc}
 801b892:	bf00      	nop

0801b894 <tcp_output_segment_busy>:
 * @arg seg the tcp segment to check
 * @return 1 if ref != 1, 0 if ref == 1
 */
static int
tcp_output_segment_busy(const struct tcp_seg *seg)
{
 801b894:	b580      	push	{r7, lr}
 801b896:	b082      	sub	sp, #8
 801b898:	af00      	add	r7, sp, #0
 801b89a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_output_segment_busy: invalid seg", seg != NULL);
 801b89c:	687b      	ldr	r3, [r7, #4]
 801b89e:	2b00      	cmp	r3, #0
 801b8a0:	d106      	bne.n	801b8b0 <tcp_output_segment_busy+0x1c>
 801b8a2:	4b09      	ldr	r3, [pc, #36]	@ (801b8c8 <tcp_output_segment_busy+0x34>)
 801b8a4:	f240 529a 	movw	r2, #1434	@ 0x59a
 801b8a8:	4908      	ldr	r1, [pc, #32]	@ (801b8cc <tcp_output_segment_busy+0x38>)
 801b8aa:	4809      	ldr	r0, [pc, #36]	@ (801b8d0 <tcp_output_segment_busy+0x3c>)
 801b8ac:	f003 f946 	bl	801eb3c <iprintf>

  /* We only need to check the first pbuf here:
     If a pbuf is queued for transmission, a driver calls pbuf_ref(),
     which only changes the ref count of the first pbuf */
  if (seg->p->ref != 1) {
 801b8b0:	687b      	ldr	r3, [r7, #4]
 801b8b2:	685b      	ldr	r3, [r3, #4]
 801b8b4:	7b9b      	ldrb	r3, [r3, #14]
 801b8b6:	2b01      	cmp	r3, #1
 801b8b8:	d001      	beq.n	801b8be <tcp_output_segment_busy+0x2a>
    /* other reference found */
    return 1;
 801b8ba:	2301      	movs	r3, #1
 801b8bc:	e000      	b.n	801b8c0 <tcp_output_segment_busy+0x2c>
  }
  /* no other references found */
  return 0;
 801b8be:	2300      	movs	r3, #0
}
 801b8c0:	4618      	mov	r0, r3
 801b8c2:	3708      	adds	r7, #8
 801b8c4:	46bd      	mov	sp, r7
 801b8c6:	bd80      	pop	{r7, pc}
 801b8c8:	080247d4 	.word	0x080247d4
 801b8cc:	08024d98 	.word	0x08024d98
 801b8d0:	08024850 	.word	0x08024850

0801b8d4 <tcp_output_segment>:
 * @param pcb the tcp_pcb for the TCP connection used to send the segment
 * @param netif the netif used to send the segment
 */
static err_t
tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif)
{
 801b8d4:	b5b0      	push	{r4, r5, r7, lr}
 801b8d6:	b08c      	sub	sp, #48	@ 0x30
 801b8d8:	af04      	add	r7, sp, #16
 801b8da:	60f8      	str	r0, [r7, #12]
 801b8dc:	60b9      	str	r1, [r7, #8]
 801b8de:	607a      	str	r2, [r7, #4]
  u32_t *opts;
#if TCP_CHECKSUM_ON_COPY
  int seg_chksum_was_swapped = 0;
#endif

  LWIP_ASSERT("tcp_output_segment: invalid seg", seg != NULL);
 801b8e0:	68fb      	ldr	r3, [r7, #12]
 801b8e2:	2b00      	cmp	r3, #0
 801b8e4:	d106      	bne.n	801b8f4 <tcp_output_segment+0x20>
 801b8e6:	4b64      	ldr	r3, [pc, #400]	@ (801ba78 <tcp_output_segment+0x1a4>)
 801b8e8:	f44f 62b7 	mov.w	r2, #1464	@ 0x5b8
 801b8ec:	4963      	ldr	r1, [pc, #396]	@ (801ba7c <tcp_output_segment+0x1a8>)
 801b8ee:	4864      	ldr	r0, [pc, #400]	@ (801ba80 <tcp_output_segment+0x1ac>)
 801b8f0:	f003 f924 	bl	801eb3c <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid pcb", pcb != NULL);
 801b8f4:	68bb      	ldr	r3, [r7, #8]
 801b8f6:	2b00      	cmp	r3, #0
 801b8f8:	d106      	bne.n	801b908 <tcp_output_segment+0x34>
 801b8fa:	4b5f      	ldr	r3, [pc, #380]	@ (801ba78 <tcp_output_segment+0x1a4>)
 801b8fc:	f240 52b9 	movw	r2, #1465	@ 0x5b9
 801b900:	4960      	ldr	r1, [pc, #384]	@ (801ba84 <tcp_output_segment+0x1b0>)
 801b902:	485f      	ldr	r0, [pc, #380]	@ (801ba80 <tcp_output_segment+0x1ac>)
 801b904:	f003 f91a 	bl	801eb3c <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid netif", netif != NULL);
 801b908:	687b      	ldr	r3, [r7, #4]
 801b90a:	2b00      	cmp	r3, #0
 801b90c:	d106      	bne.n	801b91c <tcp_output_segment+0x48>
 801b90e:	4b5a      	ldr	r3, [pc, #360]	@ (801ba78 <tcp_output_segment+0x1a4>)
 801b910:	f240 52ba 	movw	r2, #1466	@ 0x5ba
 801b914:	495c      	ldr	r1, [pc, #368]	@ (801ba88 <tcp_output_segment+0x1b4>)
 801b916:	485a      	ldr	r0, [pc, #360]	@ (801ba80 <tcp_output_segment+0x1ac>)
 801b918:	f003 f910 	bl	801eb3c <iprintf>

  if (tcp_output_segment_busy(seg)) {
 801b91c:	68f8      	ldr	r0, [r7, #12]
 801b91e:	f7ff ffb9 	bl	801b894 <tcp_output_segment_busy>
 801b922:	4603      	mov	r3, r0
 801b924:	2b00      	cmp	r3, #0
 801b926:	d001      	beq.n	801b92c <tcp_output_segment+0x58>
    /* This should not happen: rexmit functions should have checked this.
       However, since this function modifies p->len, we must not continue in this case. */
    LWIP_DEBUGF(TCP_RTO_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_output_segment: segment busy\n"));
    return ERR_OK;
 801b928:	2300      	movs	r3, #0
 801b92a:	e0a1      	b.n	801ba70 <tcp_output_segment+0x19c>
  }

  /* The TCP header has already been constructed, but the ackno and
   wnd fields remain. */
  seg->tcphdr->ackno = lwip_htonl(pcb->rcv_nxt);
 801b92c:	68bb      	ldr	r3, [r7, #8]
 801b92e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 801b930:	68fb      	ldr	r3, [r7, #12]
 801b932:	68dc      	ldr	r4, [r3, #12]
 801b934:	4610      	mov	r0, r2
 801b936:	f7f7 f98f 	bl	8012c58 <lwip_htonl>
 801b93a:	4603      	mov	r3, r0
 801b93c:	60a3      	str	r3, [r4, #8]
       the window scale option) is never scaled. */
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(pcb->rcv_ann_wnd));
  } else
#endif /* LWIP_WND_SCALE */
  {
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 801b93e:	68bb      	ldr	r3, [r7, #8]
 801b940:	8d5a      	ldrh	r2, [r3, #42]	@ 0x2a
 801b942:	68fb      	ldr	r3, [r7, #12]
 801b944:	68dc      	ldr	r4, [r3, #12]
 801b946:	4610      	mov	r0, r2
 801b948:	f7f7 f970 	bl	8012c2c <lwip_htons>
 801b94c:	4603      	mov	r3, r0
 801b94e:	81e3      	strh	r3, [r4, #14]
  }

  pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 801b950:	68bb      	ldr	r3, [r7, #8]
 801b952:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801b954:	68ba      	ldr	r2, [r7, #8]
 801b956:	8d52      	ldrh	r2, [r2, #42]	@ 0x2a
 801b958:	441a      	add	r2, r3
 801b95a:	68bb      	ldr	r3, [r7, #8]
 801b95c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Add any requested options.  NB MSS option is only set on SYN
     packets, so ignore it here */
  /* cast through void* to get rid of alignment warnings */
  opts = (u32_t *)(void *)(seg->tcphdr + 1);
 801b95e:	68fb      	ldr	r3, [r7, #12]
 801b960:	68db      	ldr	r3, [r3, #12]
 801b962:	3314      	adds	r3, #20
 801b964:	61fb      	str	r3, [r7, #28]
  if (seg->flags & TF_SEG_OPTS_MSS) {
 801b966:	68fb      	ldr	r3, [r7, #12]
 801b968:	7a9b      	ldrb	r3, [r3, #10]
 801b96a:	f003 0301 	and.w	r3, r3, #1
 801b96e:	2b00      	cmp	r3, #0
 801b970:	d015      	beq.n	801b99e <tcp_output_segment+0xca>
    u16_t mss;
#if TCP_CALCULATE_EFF_SEND_MSS
    mss = tcp_eff_send_mss_netif(TCP_MSS, netif, &pcb->remote_ip);
 801b972:	68bb      	ldr	r3, [r7, #8]
 801b974:	3304      	adds	r3, #4
 801b976:	461a      	mov	r2, r3
 801b978:	6879      	ldr	r1, [r7, #4]
 801b97a:	f44f 7006 	mov.w	r0, #536	@ 0x218
 801b97e:	f7fc fe91 	bl	80186a4 <tcp_eff_send_mss_netif>
 801b982:	4603      	mov	r3, r0
 801b984:	837b      	strh	r3, [r7, #26]
#else /* TCP_CALCULATE_EFF_SEND_MSS */
    mss = TCP_MSS;
#endif /* TCP_CALCULATE_EFF_SEND_MSS */
    *opts = TCP_BUILD_MSS_OPTION(mss);
 801b986:	8b7b      	ldrh	r3, [r7, #26]
 801b988:	f043 7301 	orr.w	r3, r3, #33816576	@ 0x2040000
 801b98c:	4618      	mov	r0, r3
 801b98e:	f7f7 f963 	bl	8012c58 <lwip_htonl>
 801b992:	4602      	mov	r2, r0
 801b994:	69fb      	ldr	r3, [r7, #28]
 801b996:	601a      	str	r2, [r3, #0]
    opts += 1;
 801b998:	69fb      	ldr	r3, [r7, #28]
 801b99a:	3304      	adds	r3, #4
 801b99c:	61fb      	str	r3, [r7, #28]
  }
#endif

  /* Set retransmission timer running if it is not currently enabled
     This must be set before checking the route. */
  if (pcb->rtime < 0) {
 801b99e:	68bb      	ldr	r3, [r7, #8]
 801b9a0:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 801b9a4:	2b00      	cmp	r3, #0
 801b9a6:	da02      	bge.n	801b9ae <tcp_output_segment+0xda>
    pcb->rtime = 0;
 801b9a8:	68bb      	ldr	r3, [r7, #8]
 801b9aa:	2200      	movs	r2, #0
 801b9ac:	861a      	strh	r2, [r3, #48]	@ 0x30
  }

  if (pcb->rttest == 0) {
 801b9ae:	68bb      	ldr	r3, [r7, #8]
 801b9b0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801b9b2:	2b00      	cmp	r3, #0
 801b9b4:	d10c      	bne.n	801b9d0 <tcp_output_segment+0xfc>
    pcb->rttest = tcp_ticks;
 801b9b6:	4b35      	ldr	r3, [pc, #212]	@ (801ba8c <tcp_output_segment+0x1b8>)
 801b9b8:	681a      	ldr	r2, [r3, #0]
 801b9ba:	68bb      	ldr	r3, [r7, #8]
 801b9bc:	635a      	str	r2, [r3, #52]	@ 0x34
    pcb->rtseq = lwip_ntohl(seg->tcphdr->seqno);
 801b9be:	68fb      	ldr	r3, [r7, #12]
 801b9c0:	68db      	ldr	r3, [r3, #12]
 801b9c2:	685b      	ldr	r3, [r3, #4]
 801b9c4:	4618      	mov	r0, r3
 801b9c6:	f7f7 f947 	bl	8012c58 <lwip_htonl>
 801b9ca:	4602      	mov	r2, r0
 801b9cc:	68bb      	ldr	r3, [r7, #8]
 801b9ce:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output_segment: %"U32_F":%"U32_F"\n",
                                 lwip_htonl(seg->tcphdr->seqno), lwip_htonl(seg->tcphdr->seqno) +
                                 seg->len));

  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 801b9d0:	68fb      	ldr	r3, [r7, #12]
 801b9d2:	68da      	ldr	r2, [r3, #12]
 801b9d4:	68fb      	ldr	r3, [r7, #12]
 801b9d6:	685b      	ldr	r3, [r3, #4]
 801b9d8:	685b      	ldr	r3, [r3, #4]
 801b9da:	1ad3      	subs	r3, r2, r3
 801b9dc:	833b      	strh	r3, [r7, #24]
  if (len == 0) {
    /** Exclude retransmitted segments from this count. */
    MIB2_STATS_INC(mib2.tcpoutsegs);
  }

  seg->p->len -= len;
 801b9de:	68fb      	ldr	r3, [r7, #12]
 801b9e0:	685b      	ldr	r3, [r3, #4]
 801b9e2:	8959      	ldrh	r1, [r3, #10]
 801b9e4:	68fb      	ldr	r3, [r7, #12]
 801b9e6:	685b      	ldr	r3, [r3, #4]
 801b9e8:	8b3a      	ldrh	r2, [r7, #24]
 801b9ea:	1a8a      	subs	r2, r1, r2
 801b9ec:	b292      	uxth	r2, r2
 801b9ee:	815a      	strh	r2, [r3, #10]
  seg->p->tot_len -= len;
 801b9f0:	68fb      	ldr	r3, [r7, #12]
 801b9f2:	685b      	ldr	r3, [r3, #4]
 801b9f4:	8919      	ldrh	r1, [r3, #8]
 801b9f6:	68fb      	ldr	r3, [r7, #12]
 801b9f8:	685b      	ldr	r3, [r3, #4]
 801b9fa:	8b3a      	ldrh	r2, [r7, #24]
 801b9fc:	1a8a      	subs	r2, r1, r2
 801b9fe:	b292      	uxth	r2, r2
 801ba00:	811a      	strh	r2, [r3, #8]

  seg->p->payload = seg->tcphdr;
 801ba02:	68fb      	ldr	r3, [r7, #12]
 801ba04:	685b      	ldr	r3, [r3, #4]
 801ba06:	68fa      	ldr	r2, [r7, #12]
 801ba08:	68d2      	ldr	r2, [r2, #12]
 801ba0a:	605a      	str	r2, [r3, #4]

  seg->tcphdr->chksum = 0;
 801ba0c:	68fb      	ldr	r3, [r7, #12]
 801ba0e:	68db      	ldr	r3, [r3, #12]
 801ba10:	2200      	movs	r2, #0
 801ba12:	741a      	strb	r2, [r3, #16]
 801ba14:	2200      	movs	r2, #0
 801ba16:	745a      	strb	r2, [r3, #17]

#ifdef LWIP_HOOK_TCP_OUT_ADD_TCPOPTS
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(seg->p, seg->tcphdr, pcb, opts);
#endif
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(seg->tcphdr + 1)) + LWIP_TCP_OPT_LENGTH_SEGMENT(seg->flags, pcb));
 801ba18:	68fb      	ldr	r3, [r7, #12]
 801ba1a:	68da      	ldr	r2, [r3, #12]
 801ba1c:	68fb      	ldr	r3, [r7, #12]
 801ba1e:	7a9b      	ldrb	r3, [r3, #10]
 801ba20:	f003 0301 	and.w	r3, r3, #1
 801ba24:	2b00      	cmp	r3, #0
 801ba26:	d001      	beq.n	801ba2c <tcp_output_segment+0x158>
 801ba28:	2318      	movs	r3, #24
 801ba2a:	e000      	b.n	801ba2e <tcp_output_segment+0x15a>
 801ba2c:	2314      	movs	r3, #20
 801ba2e:	4413      	add	r3, r2
 801ba30:	69fa      	ldr	r2, [r7, #28]
 801ba32:	429a      	cmp	r2, r3
 801ba34:	d006      	beq.n	801ba44 <tcp_output_segment+0x170>
 801ba36:	4b10      	ldr	r3, [pc, #64]	@ (801ba78 <tcp_output_segment+0x1a4>)
 801ba38:	f240 621c 	movw	r2, #1564	@ 0x61c
 801ba3c:	4914      	ldr	r1, [pc, #80]	@ (801ba90 <tcp_output_segment+0x1bc>)
 801ba3e:	4810      	ldr	r0, [pc, #64]	@ (801ba80 <tcp_output_segment+0x1ac>)
 801ba40:	f003 f87c 	bl	801eb3c <iprintf>
  }
#endif /* CHECKSUM_GEN_TCP */
  TCP_STATS_INC(tcp.xmit);

  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if(seg->p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl,
 801ba44:	68fb      	ldr	r3, [r7, #12]
 801ba46:	6858      	ldr	r0, [r3, #4]
 801ba48:	68b9      	ldr	r1, [r7, #8]
 801ba4a:	68bb      	ldr	r3, [r7, #8]
 801ba4c:	1d1c      	adds	r4, r3, #4
 801ba4e:	68bb      	ldr	r3, [r7, #8]
 801ba50:	7add      	ldrb	r5, [r3, #11]
 801ba52:	68bb      	ldr	r3, [r7, #8]
 801ba54:	7a9b      	ldrb	r3, [r3, #10]
 801ba56:	687a      	ldr	r2, [r7, #4]
 801ba58:	9202      	str	r2, [sp, #8]
 801ba5a:	2206      	movs	r2, #6
 801ba5c:	9201      	str	r2, [sp, #4]
 801ba5e:	9300      	str	r3, [sp, #0]
 801ba60:	462b      	mov	r3, r5
 801ba62:	4622      	mov	r2, r4
 801ba64:	f7f8 fd4a 	bl	80144fc <ip4_output_if>
 801ba68:	4603      	mov	r3, r0
 801ba6a:	75fb      	strb	r3, [r7, #23]
    seg->chksum = SWAP_BYTES_IN_WORD(seg->chksum);
    seg->chksum_swapped = 1;
  }
#endif

  return err;
 801ba6c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 801ba70:	4618      	mov	r0, r3
 801ba72:	3720      	adds	r7, #32
 801ba74:	46bd      	mov	sp, r7
 801ba76:	bdb0      	pop	{r4, r5, r7, pc}
 801ba78:	080247d4 	.word	0x080247d4
 801ba7c:	08024dc0 	.word	0x08024dc0
 801ba80:	08024850 	.word	0x08024850
 801ba84:	08024de0 	.word	0x08024de0
 801ba88:	08024e00 	.word	0x08024e00
 801ba8c:	2401ca34 	.word	0x2401ca34
 801ba90:	08024e24 	.word	0x08024e24

0801ba94 <tcp_rexmit_rto_prepare>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
err_t
tcp_rexmit_rto_prepare(struct tcp_pcb *pcb)
{
 801ba94:	b5b0      	push	{r4, r5, r7, lr}
 801ba96:	b084      	sub	sp, #16
 801ba98:	af00      	add	r7, sp, #0
 801ba9a:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;

  LWIP_ASSERT("tcp_rexmit_rto_prepare: invalid pcb", pcb != NULL);
 801ba9c:	687b      	ldr	r3, [r7, #4]
 801ba9e:	2b00      	cmp	r3, #0
 801baa0:	d106      	bne.n	801bab0 <tcp_rexmit_rto_prepare+0x1c>
 801baa2:	4b31      	ldr	r3, [pc, #196]	@ (801bb68 <tcp_rexmit_rto_prepare+0xd4>)
 801baa4:	f240 6263 	movw	r2, #1635	@ 0x663
 801baa8:	4930      	ldr	r1, [pc, #192]	@ (801bb6c <tcp_rexmit_rto_prepare+0xd8>)
 801baaa:	4831      	ldr	r0, [pc, #196]	@ (801bb70 <tcp_rexmit_rto_prepare+0xdc>)
 801baac:	f003 f846 	bl	801eb3c <iprintf>

  if (pcb->unacked == NULL) {
 801bab0:	687b      	ldr	r3, [r7, #4]
 801bab2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801bab4:	2b00      	cmp	r3, #0
 801bab6:	d102      	bne.n	801babe <tcp_rexmit_rto_prepare+0x2a>
    return ERR_VAL;
 801bab8:	f06f 0305 	mvn.w	r3, #5
 801babc:	e050      	b.n	801bb60 <tcp_rexmit_rto_prepare+0xcc>

  /* Move all unacked segments to the head of the unsent queue.
     However, give up if any of the unsent pbufs are still referenced by the
     netif driver due to deferred transmission. No point loading the link further
     if it is struggling to flush its buffered writes. */
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 801babe:	687b      	ldr	r3, [r7, #4]
 801bac0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801bac2:	60fb      	str	r3, [r7, #12]
 801bac4:	e00b      	b.n	801bade <tcp_rexmit_rto_prepare+0x4a>
    if (tcp_output_segment_busy(seg)) {
 801bac6:	68f8      	ldr	r0, [r7, #12]
 801bac8:	f7ff fee4 	bl	801b894 <tcp_output_segment_busy>
 801bacc:	4603      	mov	r3, r0
 801bace:	2b00      	cmp	r3, #0
 801bad0:	d002      	beq.n	801bad8 <tcp_rexmit_rto_prepare+0x44>
      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
      return ERR_VAL;
 801bad2:	f06f 0305 	mvn.w	r3, #5
 801bad6:	e043      	b.n	801bb60 <tcp_rexmit_rto_prepare+0xcc>
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 801bad8:	68fb      	ldr	r3, [r7, #12]
 801bada:	681b      	ldr	r3, [r3, #0]
 801badc:	60fb      	str	r3, [r7, #12]
 801bade:	68fb      	ldr	r3, [r7, #12]
 801bae0:	681b      	ldr	r3, [r3, #0]
 801bae2:	2b00      	cmp	r3, #0
 801bae4:	d1ef      	bne.n	801bac6 <tcp_rexmit_rto_prepare+0x32>
    }
  }
  if (tcp_output_segment_busy(seg)) {
 801bae6:	68f8      	ldr	r0, [r7, #12]
 801bae8:	f7ff fed4 	bl	801b894 <tcp_output_segment_busy>
 801baec:	4603      	mov	r3, r0
 801baee:	2b00      	cmp	r3, #0
 801baf0:	d002      	beq.n	801baf8 <tcp_rexmit_rto_prepare+0x64>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
    return ERR_VAL;
 801baf2:	f06f 0305 	mvn.w	r3, #5
 801baf6:	e033      	b.n	801bb60 <tcp_rexmit_rto_prepare+0xcc>
  }
  /* concatenate unsent queue after unacked queue */
  seg->next = pcb->unsent;
 801baf8:	687b      	ldr	r3, [r7, #4]
 801bafa:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 801bafc:	68fb      	ldr	r3, [r7, #12]
 801bafe:	601a      	str	r2, [r3, #0]
  if (pcb->unsent == NULL) {
    pcb->unsent_oversize = seg->oversize_left;
  }
#endif /* TCP_OVERSIZE_DBGCHECK */
  /* unsent queue is the concatenated queue (of unacked, unsent) */
  pcb->unsent = pcb->unacked;
 801bb00:	687b      	ldr	r3, [r7, #4]
 801bb02:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 801bb04:	687b      	ldr	r3, [r7, #4]
 801bb06:	66da      	str	r2, [r3, #108]	@ 0x6c
  /* unacked queue is now empty */
  pcb->unacked = NULL;
 801bb08:	687b      	ldr	r3, [r7, #4]
 801bb0a:	2200      	movs	r2, #0
 801bb0c:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Mark RTO in-progress */
  tcp_set_flags(pcb, TF_RTO);
 801bb0e:	687b      	ldr	r3, [r7, #4]
 801bb10:	8b5b      	ldrh	r3, [r3, #26]
 801bb12:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 801bb16:	b29a      	uxth	r2, r3
 801bb18:	687b      	ldr	r3, [r7, #4]
 801bb1a:	835a      	strh	r2, [r3, #26]
  /* Record the next byte following retransmit */
  pcb->rto_end = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 801bb1c:	68fb      	ldr	r3, [r7, #12]
 801bb1e:	68db      	ldr	r3, [r3, #12]
 801bb20:	685b      	ldr	r3, [r3, #4]
 801bb22:	4618      	mov	r0, r3
 801bb24:	f7f7 f898 	bl	8012c58 <lwip_htonl>
 801bb28:	4604      	mov	r4, r0
 801bb2a:	68fb      	ldr	r3, [r7, #12]
 801bb2c:	891b      	ldrh	r3, [r3, #8]
 801bb2e:	461d      	mov	r5, r3
 801bb30:	68fb      	ldr	r3, [r7, #12]
 801bb32:	68db      	ldr	r3, [r3, #12]
 801bb34:	899b      	ldrh	r3, [r3, #12]
 801bb36:	b29b      	uxth	r3, r3
 801bb38:	4618      	mov	r0, r3
 801bb3a:	f7f7 f877 	bl	8012c2c <lwip_htons>
 801bb3e:	4603      	mov	r3, r0
 801bb40:	b2db      	uxtb	r3, r3
 801bb42:	f003 0303 	and.w	r3, r3, #3
 801bb46:	2b00      	cmp	r3, #0
 801bb48:	d001      	beq.n	801bb4e <tcp_rexmit_rto_prepare+0xba>
 801bb4a:	2301      	movs	r3, #1
 801bb4c:	e000      	b.n	801bb50 <tcp_rexmit_rto_prepare+0xbc>
 801bb4e:	2300      	movs	r3, #0
 801bb50:	442b      	add	r3, r5
 801bb52:	18e2      	adds	r2, r4, r3
 801bb54:	687b      	ldr	r3, [r7, #4]
 801bb56:	64da      	str	r2, [r3, #76]	@ 0x4c
  /* Don't take any RTT measurements after retransmitting. */
  pcb->rttest = 0;
 801bb58:	687b      	ldr	r3, [r7, #4]
 801bb5a:	2200      	movs	r2, #0
 801bb5c:	635a      	str	r2, [r3, #52]	@ 0x34

  return ERR_OK;
 801bb5e:	2300      	movs	r3, #0
}
 801bb60:	4618      	mov	r0, r3
 801bb62:	3710      	adds	r7, #16
 801bb64:	46bd      	mov	sp, r7
 801bb66:	bdb0      	pop	{r4, r5, r7, pc}
 801bb68:	080247d4 	.word	0x080247d4
 801bb6c:	08024e38 	.word	0x08024e38
 801bb70:	08024850 	.word	0x08024850

0801bb74 <tcp_rexmit_rto_commit>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto_commit(struct tcp_pcb *pcb)
{
 801bb74:	b580      	push	{r7, lr}
 801bb76:	b082      	sub	sp, #8
 801bb78:	af00      	add	r7, sp, #0
 801bb7a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto_commit: invalid pcb", pcb != NULL);
 801bb7c:	687b      	ldr	r3, [r7, #4]
 801bb7e:	2b00      	cmp	r3, #0
 801bb80:	d106      	bne.n	801bb90 <tcp_rexmit_rto_commit+0x1c>
 801bb82:	4b0d      	ldr	r3, [pc, #52]	@ (801bbb8 <tcp_rexmit_rto_commit+0x44>)
 801bb84:	f44f 62d3 	mov.w	r2, #1688	@ 0x698
 801bb88:	490c      	ldr	r1, [pc, #48]	@ (801bbbc <tcp_rexmit_rto_commit+0x48>)
 801bb8a:	480d      	ldr	r0, [pc, #52]	@ (801bbc0 <tcp_rexmit_rto_commit+0x4c>)
 801bb8c:	f002 ffd6 	bl	801eb3c <iprintf>

  /* increment number of retransmissions */
  if (pcb->nrtx < 0xFF) {
 801bb90:	687b      	ldr	r3, [r7, #4]
 801bb92:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 801bb96:	2bff      	cmp	r3, #255	@ 0xff
 801bb98:	d007      	beq.n	801bbaa <tcp_rexmit_rto_commit+0x36>
    ++pcb->nrtx;
 801bb9a:	687b      	ldr	r3, [r7, #4]
 801bb9c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 801bba0:	3301      	adds	r3, #1
 801bba2:	b2da      	uxtb	r2, r3
 801bba4:	687b      	ldr	r3, [r7, #4]
 801bba6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  }
  /* Do the actual retransmission */
  tcp_output(pcb);
 801bbaa:	6878      	ldr	r0, [r7, #4]
 801bbac:	f7ff fc7e 	bl	801b4ac <tcp_output>
}
 801bbb0:	bf00      	nop
 801bbb2:	3708      	adds	r7, #8
 801bbb4:	46bd      	mov	sp, r7
 801bbb6:	bd80      	pop	{r7, pc}
 801bbb8:	080247d4 	.word	0x080247d4
 801bbbc:	08024e5c 	.word	0x08024e5c
 801bbc0:	08024850 	.word	0x08024850

0801bbc4 <tcp_rexmit_rto>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto(struct tcp_pcb *pcb)
{
 801bbc4:	b580      	push	{r7, lr}
 801bbc6:	b082      	sub	sp, #8
 801bbc8:	af00      	add	r7, sp, #0
 801bbca:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto: invalid pcb", pcb != NULL);
 801bbcc:	687b      	ldr	r3, [r7, #4]
 801bbce:	2b00      	cmp	r3, #0
 801bbd0:	d106      	bne.n	801bbe0 <tcp_rexmit_rto+0x1c>
 801bbd2:	4b0a      	ldr	r3, [pc, #40]	@ (801bbfc <tcp_rexmit_rto+0x38>)
 801bbd4:	f240 62ad 	movw	r2, #1709	@ 0x6ad
 801bbd8:	4909      	ldr	r1, [pc, #36]	@ (801bc00 <tcp_rexmit_rto+0x3c>)
 801bbda:	480a      	ldr	r0, [pc, #40]	@ (801bc04 <tcp_rexmit_rto+0x40>)
 801bbdc:	f002 ffae 	bl	801eb3c <iprintf>

  if (tcp_rexmit_rto_prepare(pcb) == ERR_OK) {
 801bbe0:	6878      	ldr	r0, [r7, #4]
 801bbe2:	f7ff ff57 	bl	801ba94 <tcp_rexmit_rto_prepare>
 801bbe6:	4603      	mov	r3, r0
 801bbe8:	2b00      	cmp	r3, #0
 801bbea:	d102      	bne.n	801bbf2 <tcp_rexmit_rto+0x2e>
    tcp_rexmit_rto_commit(pcb);
 801bbec:	6878      	ldr	r0, [r7, #4]
 801bbee:	f7ff ffc1 	bl	801bb74 <tcp_rexmit_rto_commit>
  }
}
 801bbf2:	bf00      	nop
 801bbf4:	3708      	adds	r7, #8
 801bbf6:	46bd      	mov	sp, r7
 801bbf8:	bd80      	pop	{r7, pc}
 801bbfa:	bf00      	nop
 801bbfc:	080247d4 	.word	0x080247d4
 801bc00:	08024e80 	.word	0x08024e80
 801bc04:	08024850 	.word	0x08024850

0801bc08 <tcp_rexmit>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
err_t
tcp_rexmit(struct tcp_pcb *pcb)
{
 801bc08:	b590      	push	{r4, r7, lr}
 801bc0a:	b085      	sub	sp, #20
 801bc0c:	af00      	add	r7, sp, #0
 801bc0e:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;
  struct tcp_seg **cur_seg;

  LWIP_ASSERT("tcp_rexmit: invalid pcb", pcb != NULL);
 801bc10:	687b      	ldr	r3, [r7, #4]
 801bc12:	2b00      	cmp	r3, #0
 801bc14:	d106      	bne.n	801bc24 <tcp_rexmit+0x1c>
 801bc16:	4b2f      	ldr	r3, [pc, #188]	@ (801bcd4 <tcp_rexmit+0xcc>)
 801bc18:	f240 62c1 	movw	r2, #1729	@ 0x6c1
 801bc1c:	492e      	ldr	r1, [pc, #184]	@ (801bcd8 <tcp_rexmit+0xd0>)
 801bc1e:	482f      	ldr	r0, [pc, #188]	@ (801bcdc <tcp_rexmit+0xd4>)
 801bc20:	f002 ff8c 	bl	801eb3c <iprintf>

  if (pcb->unacked == NULL) {
 801bc24:	687b      	ldr	r3, [r7, #4]
 801bc26:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801bc28:	2b00      	cmp	r3, #0
 801bc2a:	d102      	bne.n	801bc32 <tcp_rexmit+0x2a>
    return ERR_VAL;
 801bc2c:	f06f 0305 	mvn.w	r3, #5
 801bc30:	e04c      	b.n	801bccc <tcp_rexmit+0xc4>
  }

  seg = pcb->unacked;
 801bc32:	687b      	ldr	r3, [r7, #4]
 801bc34:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801bc36:	60bb      	str	r3, [r7, #8]

  /* Give up if the segment is still referenced by the netif driver
     due to deferred transmission. */
  if (tcp_output_segment_busy(seg)) {
 801bc38:	68b8      	ldr	r0, [r7, #8]
 801bc3a:	f7ff fe2b 	bl	801b894 <tcp_output_segment_busy>
 801bc3e:	4603      	mov	r3, r0
 801bc40:	2b00      	cmp	r3, #0
 801bc42:	d002      	beq.n	801bc4a <tcp_rexmit+0x42>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit busy\n"));
    return ERR_VAL;
 801bc44:	f06f 0305 	mvn.w	r3, #5
 801bc48:	e040      	b.n	801bccc <tcp_rexmit+0xc4>
  }

  /* Move the first unacked segment to the unsent queue */
  /* Keep the unsent queue sorted. */
  pcb->unacked = seg->next;
 801bc4a:	68bb      	ldr	r3, [r7, #8]
 801bc4c:	681a      	ldr	r2, [r3, #0]
 801bc4e:	687b      	ldr	r3, [r7, #4]
 801bc50:	671a      	str	r2, [r3, #112]	@ 0x70

  cur_seg = &(pcb->unsent);
 801bc52:	687b      	ldr	r3, [r7, #4]
 801bc54:	336c      	adds	r3, #108	@ 0x6c
 801bc56:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 801bc58:	e002      	b.n	801bc60 <tcp_rexmit+0x58>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
    cur_seg = &((*cur_seg)->next );
 801bc5a:	68fb      	ldr	r3, [r7, #12]
 801bc5c:	681b      	ldr	r3, [r3, #0]
 801bc5e:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 801bc60:	68fb      	ldr	r3, [r7, #12]
 801bc62:	681b      	ldr	r3, [r3, #0]
 801bc64:	2b00      	cmp	r3, #0
 801bc66:	d011      	beq.n	801bc8c <tcp_rexmit+0x84>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 801bc68:	68fb      	ldr	r3, [r7, #12]
 801bc6a:	681b      	ldr	r3, [r3, #0]
 801bc6c:	68db      	ldr	r3, [r3, #12]
 801bc6e:	685b      	ldr	r3, [r3, #4]
 801bc70:	4618      	mov	r0, r3
 801bc72:	f7f6 fff1 	bl	8012c58 <lwip_htonl>
 801bc76:	4604      	mov	r4, r0
 801bc78:	68bb      	ldr	r3, [r7, #8]
 801bc7a:	68db      	ldr	r3, [r3, #12]
 801bc7c:	685b      	ldr	r3, [r3, #4]
 801bc7e:	4618      	mov	r0, r3
 801bc80:	f7f6 ffea 	bl	8012c58 <lwip_htonl>
 801bc84:	4603      	mov	r3, r0
 801bc86:	1ae3      	subs	r3, r4, r3
  while (*cur_seg &&
 801bc88:	2b00      	cmp	r3, #0
 801bc8a:	dbe6      	blt.n	801bc5a <tcp_rexmit+0x52>
  }
  seg->next = *cur_seg;
 801bc8c:	68fb      	ldr	r3, [r7, #12]
 801bc8e:	681a      	ldr	r2, [r3, #0]
 801bc90:	68bb      	ldr	r3, [r7, #8]
 801bc92:	601a      	str	r2, [r3, #0]
  *cur_seg = seg;
 801bc94:	68fb      	ldr	r3, [r7, #12]
 801bc96:	68ba      	ldr	r2, [r7, #8]
 801bc98:	601a      	str	r2, [r3, #0]
#if TCP_OVERSIZE
  if (seg->next == NULL) {
 801bc9a:	68bb      	ldr	r3, [r7, #8]
 801bc9c:	681b      	ldr	r3, [r3, #0]
 801bc9e:	2b00      	cmp	r3, #0
 801bca0:	d103      	bne.n	801bcaa <tcp_rexmit+0xa2>
    /* the retransmitted segment is last in unsent, so reset unsent_oversize */
    pcb->unsent_oversize = 0;
 801bca2:	687b      	ldr	r3, [r7, #4]
 801bca4:	2200      	movs	r2, #0
 801bca6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  }
#endif /* TCP_OVERSIZE */

  if (pcb->nrtx < 0xFF) {
 801bcaa:	687b      	ldr	r3, [r7, #4]
 801bcac:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 801bcb0:	2bff      	cmp	r3, #255	@ 0xff
 801bcb2:	d007      	beq.n	801bcc4 <tcp_rexmit+0xbc>
    ++pcb->nrtx;
 801bcb4:	687b      	ldr	r3, [r7, #4]
 801bcb6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 801bcba:	3301      	adds	r3, #1
 801bcbc:	b2da      	uxtb	r2, r3
 801bcbe:	687b      	ldr	r3, [r7, #4]
 801bcc0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  }

  /* Don't take any rtt measurements after retransmitting. */
  pcb->rttest = 0;
 801bcc4:	687b      	ldr	r3, [r7, #4]
 801bcc6:	2200      	movs	r2, #0
 801bcc8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Do the actual retransmission. */
  MIB2_STATS_INC(mib2.tcpretranssegs);
  /* No need to call tcp_output: we are always called from tcp_input()
     and thus tcp_output directly returns. */
  return ERR_OK;
 801bcca:	2300      	movs	r3, #0
}
 801bccc:	4618      	mov	r0, r3
 801bcce:	3714      	adds	r7, #20
 801bcd0:	46bd      	mov	sp, r7
 801bcd2:	bd90      	pop	{r4, r7, pc}
 801bcd4:	080247d4 	.word	0x080247d4
 801bcd8:	08024e9c 	.word	0x08024e9c
 801bcdc:	08024850 	.word	0x08024850

0801bce0 <tcp_rexmit_fast>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
void
tcp_rexmit_fast(struct tcp_pcb *pcb)
{
 801bce0:	b580      	push	{r7, lr}
 801bce2:	b082      	sub	sp, #8
 801bce4:	af00      	add	r7, sp, #0
 801bce6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_fast: invalid pcb", pcb != NULL);
 801bce8:	687b      	ldr	r3, [r7, #4]
 801bcea:	2b00      	cmp	r3, #0
 801bcec:	d106      	bne.n	801bcfc <tcp_rexmit_fast+0x1c>
 801bcee:	4b2a      	ldr	r3, [pc, #168]	@ (801bd98 <tcp_rexmit_fast+0xb8>)
 801bcf0:	f240 62f9 	movw	r2, #1785	@ 0x6f9
 801bcf4:	4929      	ldr	r1, [pc, #164]	@ (801bd9c <tcp_rexmit_fast+0xbc>)
 801bcf6:	482a      	ldr	r0, [pc, #168]	@ (801bda0 <tcp_rexmit_fast+0xc0>)
 801bcf8:	f002 ff20 	bl	801eb3c <iprintf>

  if (pcb->unacked != NULL && !(pcb->flags & TF_INFR)) {
 801bcfc:	687b      	ldr	r3, [r7, #4]
 801bcfe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801bd00:	2b00      	cmp	r3, #0
 801bd02:	d045      	beq.n	801bd90 <tcp_rexmit_fast+0xb0>
 801bd04:	687b      	ldr	r3, [r7, #4]
 801bd06:	8b5b      	ldrh	r3, [r3, #26]
 801bd08:	f003 0304 	and.w	r3, r3, #4
 801bd0c:	2b00      	cmp	r3, #0
 801bd0e:	d13f      	bne.n	801bd90 <tcp_rexmit_fast+0xb0>
    LWIP_DEBUGF(TCP_FR_DEBUG,
                ("tcp_receive: dupacks %"U16_F" (%"U32_F
                 "), fast retransmit %"U32_F"\n",
                 (u16_t)pcb->dupacks, pcb->lastack,
                 lwip_ntohl(pcb->unacked->tcphdr->seqno)));
    if (tcp_rexmit(pcb) == ERR_OK) {
 801bd10:	6878      	ldr	r0, [r7, #4]
 801bd12:	f7ff ff79 	bl	801bc08 <tcp_rexmit>
 801bd16:	4603      	mov	r3, r0
 801bd18:	2b00      	cmp	r3, #0
 801bd1a:	d139      	bne.n	801bd90 <tcp_rexmit_fast+0xb0>
      /* Set ssthresh to half of the minimum of the current
       * cwnd and the advertised window */
      pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 801bd1c:	687b      	ldr	r3, [r7, #4]
 801bd1e:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 801bd22:	687b      	ldr	r3, [r7, #4]
 801bd24:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 801bd28:	4293      	cmp	r3, r2
 801bd2a:	bf28      	it	cs
 801bd2c:	4613      	movcs	r3, r2
 801bd2e:	b29b      	uxth	r3, r3
 801bd30:	2b00      	cmp	r3, #0
 801bd32:	da00      	bge.n	801bd36 <tcp_rexmit_fast+0x56>
 801bd34:	3301      	adds	r3, #1
 801bd36:	105b      	asrs	r3, r3, #1
 801bd38:	b29a      	uxth	r2, r3
 801bd3a:	687b      	ldr	r3, [r7, #4]
 801bd3c:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a

      /* The minimum value for ssthresh should be 2 MSS */
      if (pcb->ssthresh < (2U * pcb->mss)) {
 801bd40:	687b      	ldr	r3, [r7, #4]
 801bd42:	f8b3 304a 	ldrh.w	r3, [r3, #74]	@ 0x4a
 801bd46:	461a      	mov	r2, r3
 801bd48:	687b      	ldr	r3, [r7, #4]
 801bd4a:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 801bd4c:	005b      	lsls	r3, r3, #1
 801bd4e:	429a      	cmp	r2, r3
 801bd50:	d206      	bcs.n	801bd60 <tcp_rexmit_fast+0x80>
        LWIP_DEBUGF(TCP_FR_DEBUG,
                    ("tcp_receive: The minimum value for ssthresh %"TCPWNDSIZE_F
                     " should be min 2 mss %"U16_F"...\n",
                     pcb->ssthresh, (u16_t)(2 * pcb->mss)));
        pcb->ssthresh = 2 * pcb->mss;
 801bd52:	687b      	ldr	r3, [r7, #4]
 801bd54:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 801bd56:	005b      	lsls	r3, r3, #1
 801bd58:	b29a      	uxth	r2, r3
 801bd5a:	687b      	ldr	r3, [r7, #4]
 801bd5c:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
      }

      pcb->cwnd = pcb->ssthresh + 3 * pcb->mss;
 801bd60:	687b      	ldr	r3, [r7, #4]
 801bd62:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 801bd66:	687b      	ldr	r3, [r7, #4]
 801bd68:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 801bd6a:	4619      	mov	r1, r3
 801bd6c:	0049      	lsls	r1, r1, #1
 801bd6e:	440b      	add	r3, r1
 801bd70:	b29b      	uxth	r3, r3
 801bd72:	4413      	add	r3, r2
 801bd74:	b29a      	uxth	r2, r3
 801bd76:	687b      	ldr	r3, [r7, #4]
 801bd78:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
      tcp_set_flags(pcb, TF_INFR);
 801bd7c:	687b      	ldr	r3, [r7, #4]
 801bd7e:	8b5b      	ldrh	r3, [r3, #26]
 801bd80:	f043 0304 	orr.w	r3, r3, #4
 801bd84:	b29a      	uxth	r2, r3
 801bd86:	687b      	ldr	r3, [r7, #4]
 801bd88:	835a      	strh	r2, [r3, #26]

      /* Reset the retransmission timer to prevent immediate rto retransmissions */
      pcb->rtime = 0;
 801bd8a:	687b      	ldr	r3, [r7, #4]
 801bd8c:	2200      	movs	r2, #0
 801bd8e:	861a      	strh	r2, [r3, #48]	@ 0x30
    }
  }
}
 801bd90:	bf00      	nop
 801bd92:	3708      	adds	r7, #8
 801bd94:	46bd      	mov	sp, r7
 801bd96:	bd80      	pop	{r7, pc}
 801bd98:	080247d4 	.word	0x080247d4
 801bd9c:	08024eb4 	.word	0x08024eb4
 801bda0:	08024850 	.word	0x08024850

0801bda4 <tcp_output_alloc_header_common>:

static struct pbuf *
tcp_output_alloc_header_common(u32_t ackno, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */,
                        u16_t src_port, u16_t dst_port, u8_t flags, u16_t wnd)
{
 801bda4:	b580      	push	{r7, lr}
 801bda6:	b086      	sub	sp, #24
 801bda8:	af00      	add	r7, sp, #0
 801bdaa:	60f8      	str	r0, [r7, #12]
 801bdac:	607b      	str	r3, [r7, #4]
 801bdae:	460b      	mov	r3, r1
 801bdb0:	817b      	strh	r3, [r7, #10]
 801bdb2:	4613      	mov	r3, r2
 801bdb4:	813b      	strh	r3, [r7, #8]
  struct tcp_hdr *tcphdr;
  struct pbuf *p;

  p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 801bdb6:	897a      	ldrh	r2, [r7, #10]
 801bdb8:	893b      	ldrh	r3, [r7, #8]
 801bdba:	4413      	add	r3, r2
 801bdbc:	b29b      	uxth	r3, r3
 801bdbe:	3314      	adds	r3, #20
 801bdc0:	b29b      	uxth	r3, r3
 801bdc2:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801bdc6:	4619      	mov	r1, r3
 801bdc8:	2022      	movs	r0, #34	@ 0x22
 801bdca:	f7fa fb1d 	bl	8016408 <pbuf_alloc>
 801bdce:	6178      	str	r0, [r7, #20]
  if (p != NULL) {
 801bdd0:	697b      	ldr	r3, [r7, #20]
 801bdd2:	2b00      	cmp	r3, #0
 801bdd4:	d04d      	beq.n	801be72 <tcp_output_alloc_header_common+0xce>
    LWIP_ASSERT("check that first pbuf can hold struct tcp_hdr",
 801bdd6:	897b      	ldrh	r3, [r7, #10]
 801bdd8:	3313      	adds	r3, #19
 801bdda:	697a      	ldr	r2, [r7, #20]
 801bddc:	8952      	ldrh	r2, [r2, #10]
 801bdde:	4293      	cmp	r3, r2
 801bde0:	db06      	blt.n	801bdf0 <tcp_output_alloc_header_common+0x4c>
 801bde2:	4b26      	ldr	r3, [pc, #152]	@ (801be7c <tcp_output_alloc_header_common+0xd8>)
 801bde4:	f240 7223 	movw	r2, #1827	@ 0x723
 801bde8:	4925      	ldr	r1, [pc, #148]	@ (801be80 <tcp_output_alloc_header_common+0xdc>)
 801bdea:	4826      	ldr	r0, [pc, #152]	@ (801be84 <tcp_output_alloc_header_common+0xe0>)
 801bdec:	f002 fea6 	bl	801eb3c <iprintf>
                (p->len >= TCP_HLEN + optlen));
    tcphdr = (struct tcp_hdr *)p->payload;
 801bdf0:	697b      	ldr	r3, [r7, #20]
 801bdf2:	685b      	ldr	r3, [r3, #4]
 801bdf4:	613b      	str	r3, [r7, #16]
    tcphdr->src = lwip_htons(src_port);
 801bdf6:	8c3b      	ldrh	r3, [r7, #32]
 801bdf8:	4618      	mov	r0, r3
 801bdfa:	f7f6 ff17 	bl	8012c2c <lwip_htons>
 801bdfe:	4603      	mov	r3, r0
 801be00:	461a      	mov	r2, r3
 801be02:	693b      	ldr	r3, [r7, #16]
 801be04:	801a      	strh	r2, [r3, #0]
    tcphdr->dest = lwip_htons(dst_port);
 801be06:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801be08:	4618      	mov	r0, r3
 801be0a:	f7f6 ff0f 	bl	8012c2c <lwip_htons>
 801be0e:	4603      	mov	r3, r0
 801be10:	461a      	mov	r2, r3
 801be12:	693b      	ldr	r3, [r7, #16]
 801be14:	805a      	strh	r2, [r3, #2]
    tcphdr->seqno = seqno_be;
 801be16:	693b      	ldr	r3, [r7, #16]
 801be18:	687a      	ldr	r2, [r7, #4]
 801be1a:	605a      	str	r2, [r3, #4]
    tcphdr->ackno = lwip_htonl(ackno);
 801be1c:	68f8      	ldr	r0, [r7, #12]
 801be1e:	f7f6 ff1b 	bl	8012c58 <lwip_htonl>
 801be22:	4602      	mov	r2, r0
 801be24:	693b      	ldr	r3, [r7, #16]
 801be26:	609a      	str	r2, [r3, #8]
    TCPH_HDRLEN_FLAGS_SET(tcphdr, (5 + optlen / 4), flags);
 801be28:	897b      	ldrh	r3, [r7, #10]
 801be2a:	089b      	lsrs	r3, r3, #2
 801be2c:	b29b      	uxth	r3, r3
 801be2e:	3305      	adds	r3, #5
 801be30:	b29b      	uxth	r3, r3
 801be32:	031b      	lsls	r3, r3, #12
 801be34:	b29a      	uxth	r2, r3
 801be36:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 801be3a:	b29b      	uxth	r3, r3
 801be3c:	4313      	orrs	r3, r2
 801be3e:	b29b      	uxth	r3, r3
 801be40:	4618      	mov	r0, r3
 801be42:	f7f6 fef3 	bl	8012c2c <lwip_htons>
 801be46:	4603      	mov	r3, r0
 801be48:	461a      	mov	r2, r3
 801be4a:	693b      	ldr	r3, [r7, #16]
 801be4c:	819a      	strh	r2, [r3, #12]
    tcphdr->wnd = lwip_htons(wnd);
 801be4e:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 801be50:	4618      	mov	r0, r3
 801be52:	f7f6 feeb 	bl	8012c2c <lwip_htons>
 801be56:	4603      	mov	r3, r0
 801be58:	461a      	mov	r2, r3
 801be5a:	693b      	ldr	r3, [r7, #16]
 801be5c:	81da      	strh	r2, [r3, #14]
    tcphdr->chksum = 0;
 801be5e:	693b      	ldr	r3, [r7, #16]
 801be60:	2200      	movs	r2, #0
 801be62:	741a      	strb	r2, [r3, #16]
 801be64:	2200      	movs	r2, #0
 801be66:	745a      	strb	r2, [r3, #17]
    tcphdr->urgp = 0;
 801be68:	693b      	ldr	r3, [r7, #16]
 801be6a:	2200      	movs	r2, #0
 801be6c:	749a      	strb	r2, [r3, #18]
 801be6e:	2200      	movs	r2, #0
 801be70:	74da      	strb	r2, [r3, #19]
  }
  return p;
 801be72:	697b      	ldr	r3, [r7, #20]
}
 801be74:	4618      	mov	r0, r3
 801be76:	3718      	adds	r7, #24
 801be78:	46bd      	mov	sp, r7
 801be7a:	bd80      	pop	{r7, pc}
 801be7c:	080247d4 	.word	0x080247d4
 801be80:	08024ed4 	.word	0x08024ed4
 801be84:	08024850 	.word	0x08024850

0801be88 <tcp_output_alloc_header>:
 * @return pbuf with p->payload being the tcp_hdr
 */
static struct pbuf *
tcp_output_alloc_header(struct tcp_pcb *pcb, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */)
{
 801be88:	b5b0      	push	{r4, r5, r7, lr}
 801be8a:	b08a      	sub	sp, #40	@ 0x28
 801be8c:	af04      	add	r7, sp, #16
 801be8e:	60f8      	str	r0, [r7, #12]
 801be90:	607b      	str	r3, [r7, #4]
 801be92:	460b      	mov	r3, r1
 801be94:	817b      	strh	r3, [r7, #10]
 801be96:	4613      	mov	r3, r2
 801be98:	813b      	strh	r3, [r7, #8]
  struct pbuf *p;

  LWIP_ASSERT("tcp_output_alloc_header: invalid pcb", pcb != NULL);
 801be9a:	68fb      	ldr	r3, [r7, #12]
 801be9c:	2b00      	cmp	r3, #0
 801be9e:	d106      	bne.n	801beae <tcp_output_alloc_header+0x26>
 801bea0:	4b15      	ldr	r3, [pc, #84]	@ (801bef8 <tcp_output_alloc_header+0x70>)
 801bea2:	f240 7242 	movw	r2, #1858	@ 0x742
 801bea6:	4915      	ldr	r1, [pc, #84]	@ (801befc <tcp_output_alloc_header+0x74>)
 801bea8:	4815      	ldr	r0, [pc, #84]	@ (801bf00 <tcp_output_alloc_header+0x78>)
 801beaa:	f002 fe47 	bl	801eb3c <iprintf>

  p = tcp_output_alloc_header_common(pcb->rcv_nxt, optlen, datalen,
 801beae:	68fb      	ldr	r3, [r7, #12]
 801beb0:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 801beb2:	68fb      	ldr	r3, [r7, #12]
 801beb4:	8adb      	ldrh	r3, [r3, #22]
 801beb6:	68fa      	ldr	r2, [r7, #12]
 801beb8:	8b12      	ldrh	r2, [r2, #24]
 801beba:	68f9      	ldr	r1, [r7, #12]
 801bebc:	8d49      	ldrh	r1, [r1, #42]	@ 0x2a
 801bebe:	893d      	ldrh	r5, [r7, #8]
 801bec0:	897c      	ldrh	r4, [r7, #10]
 801bec2:	9103      	str	r1, [sp, #12]
 801bec4:	2110      	movs	r1, #16
 801bec6:	9102      	str	r1, [sp, #8]
 801bec8:	9201      	str	r2, [sp, #4]
 801beca:	9300      	str	r3, [sp, #0]
 801becc:	687b      	ldr	r3, [r7, #4]
 801bece:	462a      	mov	r2, r5
 801bed0:	4621      	mov	r1, r4
 801bed2:	f7ff ff67 	bl	801bda4 <tcp_output_alloc_header_common>
 801bed6:	6178      	str	r0, [r7, #20]
    seqno_be, pcb->local_port, pcb->remote_port, TCP_ACK,
    TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
  if (p != NULL) {
 801bed8:	697b      	ldr	r3, [r7, #20]
 801beda:	2b00      	cmp	r3, #0
 801bedc:	d006      	beq.n	801beec <tcp_output_alloc_header+0x64>
    /* If we're sending a packet, update the announced right window edge */
    pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 801bede:	68fb      	ldr	r3, [r7, #12]
 801bee0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801bee2:	68fa      	ldr	r2, [r7, #12]
 801bee4:	8d52      	ldrh	r2, [r2, #42]	@ 0x2a
 801bee6:	441a      	add	r2, r3
 801bee8:	68fb      	ldr	r3, [r7, #12]
 801beea:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  return p;
 801beec:	697b      	ldr	r3, [r7, #20]
}
 801beee:	4618      	mov	r0, r3
 801bef0:	3718      	adds	r7, #24
 801bef2:	46bd      	mov	sp, r7
 801bef4:	bdb0      	pop	{r4, r5, r7, pc}
 801bef6:	bf00      	nop
 801bef8:	080247d4 	.word	0x080247d4
 801befc:	08024f04 	.word	0x08024f04
 801bf00:	08024850 	.word	0x08024850

0801bf04 <tcp_output_fill_options>:

/* Fill in options for control segments */
static void
tcp_output_fill_options(const struct tcp_pcb *pcb, struct pbuf *p, u8_t optflags, u8_t num_sacks)
{
 801bf04:	b580      	push	{r7, lr}
 801bf06:	b088      	sub	sp, #32
 801bf08:	af00      	add	r7, sp, #0
 801bf0a:	60f8      	str	r0, [r7, #12]
 801bf0c:	60b9      	str	r1, [r7, #8]
 801bf0e:	4611      	mov	r1, r2
 801bf10:	461a      	mov	r2, r3
 801bf12:	460b      	mov	r3, r1
 801bf14:	71fb      	strb	r3, [r7, #7]
 801bf16:	4613      	mov	r3, r2
 801bf18:	71bb      	strb	r3, [r7, #6]
  struct tcp_hdr *tcphdr;
  u32_t *opts;
  u16_t sacks_len = 0;
 801bf1a:	2300      	movs	r3, #0
 801bf1c:	83fb      	strh	r3, [r7, #30]

  LWIP_ASSERT("tcp_output_fill_options: invalid pbuf", p != NULL);
 801bf1e:	68bb      	ldr	r3, [r7, #8]
 801bf20:	2b00      	cmp	r3, #0
 801bf22:	d106      	bne.n	801bf32 <tcp_output_fill_options+0x2e>
 801bf24:	4b12      	ldr	r3, [pc, #72]	@ (801bf70 <tcp_output_fill_options+0x6c>)
 801bf26:	f240 7256 	movw	r2, #1878	@ 0x756
 801bf2a:	4912      	ldr	r1, [pc, #72]	@ (801bf74 <tcp_output_fill_options+0x70>)
 801bf2c:	4812      	ldr	r0, [pc, #72]	@ (801bf78 <tcp_output_fill_options+0x74>)
 801bf2e:	f002 fe05 	bl	801eb3c <iprintf>

  tcphdr = (struct tcp_hdr *)p->payload;
 801bf32:	68bb      	ldr	r3, [r7, #8]
 801bf34:	685b      	ldr	r3, [r3, #4]
 801bf36:	61bb      	str	r3, [r7, #24]
  opts = (u32_t *)(void *)(tcphdr + 1);
 801bf38:	69bb      	ldr	r3, [r7, #24]
 801bf3a:	3314      	adds	r3, #20
 801bf3c:	617b      	str	r3, [r7, #20]
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(p, tcphdr, pcb, opts);
#endif

  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(sacks_len);
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(tcphdr + 1)) + sacks_len * 4 + LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb));
 801bf3e:	8bfb      	ldrh	r3, [r7, #30]
 801bf40:	009b      	lsls	r3, r3, #2
 801bf42:	461a      	mov	r2, r3
 801bf44:	79fb      	ldrb	r3, [r7, #7]
 801bf46:	009b      	lsls	r3, r3, #2
 801bf48:	f003 0304 	and.w	r3, r3, #4
 801bf4c:	4413      	add	r3, r2
 801bf4e:	3314      	adds	r3, #20
 801bf50:	69ba      	ldr	r2, [r7, #24]
 801bf52:	4413      	add	r3, r2
 801bf54:	697a      	ldr	r2, [r7, #20]
 801bf56:	429a      	cmp	r2, r3
 801bf58:	d006      	beq.n	801bf68 <tcp_output_fill_options+0x64>
 801bf5a:	4b05      	ldr	r3, [pc, #20]	@ (801bf70 <tcp_output_fill_options+0x6c>)
 801bf5c:	f240 7275 	movw	r2, #1909	@ 0x775
 801bf60:	4906      	ldr	r1, [pc, #24]	@ (801bf7c <tcp_output_fill_options+0x78>)
 801bf62:	4805      	ldr	r0, [pc, #20]	@ (801bf78 <tcp_output_fill_options+0x74>)
 801bf64:	f002 fdea 	bl	801eb3c <iprintf>
  LWIP_UNUSED_ARG(optflags); /* for LWIP_NOASSERT */
  LWIP_UNUSED_ARG(opts); /* for LWIP_NOASSERT */
}
 801bf68:	bf00      	nop
 801bf6a:	3720      	adds	r7, #32
 801bf6c:	46bd      	mov	sp, r7
 801bf6e:	bd80      	pop	{r7, pc}
 801bf70:	080247d4 	.word	0x080247d4
 801bf74:	08024f2c 	.word	0x08024f2c
 801bf78:	08024850 	.word	0x08024850
 801bf7c:	08024e24 	.word	0x08024e24

0801bf80 <tcp_output_control_segment>:
 * header checksum and calling ip_output_if while handling netif hints and stats.
 */
static err_t
tcp_output_control_segment(const struct tcp_pcb *pcb, struct pbuf *p,
                           const ip_addr_t *src, const ip_addr_t *dst)
{
 801bf80:	b580      	push	{r7, lr}
 801bf82:	b08a      	sub	sp, #40	@ 0x28
 801bf84:	af04      	add	r7, sp, #16
 801bf86:	60f8      	str	r0, [r7, #12]
 801bf88:	60b9      	str	r1, [r7, #8]
 801bf8a:	607a      	str	r2, [r7, #4]
 801bf8c:	603b      	str	r3, [r7, #0]
  err_t err;
  struct netif *netif;

  LWIP_ASSERT("tcp_output_control_segment: invalid pbuf", p != NULL);
 801bf8e:	68bb      	ldr	r3, [r7, #8]
 801bf90:	2b00      	cmp	r3, #0
 801bf92:	d106      	bne.n	801bfa2 <tcp_output_control_segment+0x22>
 801bf94:	4b1c      	ldr	r3, [pc, #112]	@ (801c008 <tcp_output_control_segment+0x88>)
 801bf96:	f240 7287 	movw	r2, #1927	@ 0x787
 801bf9a:	491c      	ldr	r1, [pc, #112]	@ (801c00c <tcp_output_control_segment+0x8c>)
 801bf9c:	481c      	ldr	r0, [pc, #112]	@ (801c010 <tcp_output_control_segment+0x90>)
 801bf9e:	f002 fdcd 	bl	801eb3c <iprintf>

  netif = tcp_route(pcb, src, dst);
 801bfa2:	683a      	ldr	r2, [r7, #0]
 801bfa4:	6879      	ldr	r1, [r7, #4]
 801bfa6:	68f8      	ldr	r0, [r7, #12]
 801bfa8:	f7fe ff42 	bl	801ae30 <tcp_route>
 801bfac:	6138      	str	r0, [r7, #16]
  if (netif == NULL) {
 801bfae:	693b      	ldr	r3, [r7, #16]
 801bfb0:	2b00      	cmp	r3, #0
 801bfb2:	d102      	bne.n	801bfba <tcp_output_control_segment+0x3a>
    err = ERR_RTE;
 801bfb4:	23fc      	movs	r3, #252	@ 0xfc
 801bfb6:	75fb      	strb	r3, [r7, #23]
 801bfb8:	e01c      	b.n	801bff4 <tcp_output_control_segment+0x74>
      struct tcp_hdr *tcphdr = (struct tcp_hdr *)p->payload;
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
                                        src, dst);
    }
#endif
    if (pcb != NULL) {
 801bfba:	68fb      	ldr	r3, [r7, #12]
 801bfbc:	2b00      	cmp	r3, #0
 801bfbe:	d006      	beq.n	801bfce <tcp_output_control_segment+0x4e>
      NETIF_SET_HINTS(netif, LWIP_CONST_CAST(struct netif_hint*, &(pcb->netif_hints)));
      ttl = pcb->ttl;
 801bfc0:	68fb      	ldr	r3, [r7, #12]
 801bfc2:	7adb      	ldrb	r3, [r3, #11]
 801bfc4:	75bb      	strb	r3, [r7, #22]
      tos = pcb->tos;
 801bfc6:	68fb      	ldr	r3, [r7, #12]
 801bfc8:	7a9b      	ldrb	r3, [r3, #10]
 801bfca:	757b      	strb	r3, [r7, #21]
 801bfcc:	e003      	b.n	801bfd6 <tcp_output_control_segment+0x56>
    } else {
      /* Send output with hardcoded TTL/HL since we have no access to the pcb */
      ttl = TCP_TTL;
 801bfce:	23ff      	movs	r3, #255	@ 0xff
 801bfd0:	75bb      	strb	r3, [r7, #22]
      tos = 0;
 801bfd2:	2300      	movs	r3, #0
 801bfd4:	757b      	strb	r3, [r7, #21]
    }
    TCP_STATS_INC(tcp.xmit);
    err = ip_output_if(p, src, dst, ttl, tos, IP_PROTO_TCP, netif);
 801bfd6:	7dba      	ldrb	r2, [r7, #22]
 801bfd8:	693b      	ldr	r3, [r7, #16]
 801bfda:	9302      	str	r3, [sp, #8]
 801bfdc:	2306      	movs	r3, #6
 801bfde:	9301      	str	r3, [sp, #4]
 801bfe0:	7d7b      	ldrb	r3, [r7, #21]
 801bfe2:	9300      	str	r3, [sp, #0]
 801bfe4:	4613      	mov	r3, r2
 801bfe6:	683a      	ldr	r2, [r7, #0]
 801bfe8:	6879      	ldr	r1, [r7, #4]
 801bfea:	68b8      	ldr	r0, [r7, #8]
 801bfec:	f7f8 fa86 	bl	80144fc <ip4_output_if>
 801bff0:	4603      	mov	r3, r0
 801bff2:	75fb      	strb	r3, [r7, #23]
    NETIF_RESET_HINTS(netif);
  }
  pbuf_free(p);
 801bff4:	68b8      	ldr	r0, [r7, #8]
 801bff6:	f7fa fceb 	bl	80169d0 <pbuf_free>
  return err;
 801bffa:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 801bffe:	4618      	mov	r0, r3
 801c000:	3718      	adds	r7, #24
 801c002:	46bd      	mov	sp, r7
 801c004:	bd80      	pop	{r7, pc}
 801c006:	bf00      	nop
 801c008:	080247d4 	.word	0x080247d4
 801c00c:	08024f54 	.word	0x08024f54
 801c010:	08024850 	.word	0x08024850

0801c014 <tcp_rst>:
 */
void
tcp_rst(const struct tcp_pcb *pcb, u32_t seqno, u32_t ackno,
        const ip_addr_t *local_ip, const ip_addr_t *remote_ip,
        u16_t local_port, u16_t remote_port)
{
 801c014:	b590      	push	{r4, r7, lr}
 801c016:	b08b      	sub	sp, #44	@ 0x2c
 801c018:	af04      	add	r7, sp, #16
 801c01a:	60f8      	str	r0, [r7, #12]
 801c01c:	60b9      	str	r1, [r7, #8]
 801c01e:	607a      	str	r2, [r7, #4]
 801c020:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  u16_t wnd;
  u8_t optlen;

  LWIP_ASSERT("tcp_rst: invalid local_ip", local_ip != NULL);
 801c022:	683b      	ldr	r3, [r7, #0]
 801c024:	2b00      	cmp	r3, #0
 801c026:	d106      	bne.n	801c036 <tcp_rst+0x22>
 801c028:	4b1f      	ldr	r3, [pc, #124]	@ (801c0a8 <tcp_rst+0x94>)
 801c02a:	f240 72c4 	movw	r2, #1988	@ 0x7c4
 801c02e:	491f      	ldr	r1, [pc, #124]	@ (801c0ac <tcp_rst+0x98>)
 801c030:	481f      	ldr	r0, [pc, #124]	@ (801c0b0 <tcp_rst+0x9c>)
 801c032:	f002 fd83 	bl	801eb3c <iprintf>
  LWIP_ASSERT("tcp_rst: invalid remote_ip", remote_ip != NULL);
 801c036:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c038:	2b00      	cmp	r3, #0
 801c03a:	d106      	bne.n	801c04a <tcp_rst+0x36>
 801c03c:	4b1a      	ldr	r3, [pc, #104]	@ (801c0a8 <tcp_rst+0x94>)
 801c03e:	f240 72c5 	movw	r2, #1989	@ 0x7c5
 801c042:	491c      	ldr	r1, [pc, #112]	@ (801c0b4 <tcp_rst+0xa0>)
 801c044:	481a      	ldr	r0, [pc, #104]	@ (801c0b0 <tcp_rst+0x9c>)
 801c046:	f002 fd79 	bl	801eb3c <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 801c04a:	2300      	movs	r3, #0
 801c04c:	75fb      	strb	r3, [r7, #23]

#if LWIP_WND_SCALE
  wnd = PP_HTONS(((TCP_WND >> TCP_RCV_SCALE) & 0xFFFF));
#else
  wnd = PP_HTONS(TCP_WND);
 801c04e:	f246 0308 	movw	r3, #24584	@ 0x6008
 801c052:	82bb      	strh	r3, [r7, #20]
#endif

  p = tcp_output_alloc_header_common(ackno, optlen, 0, lwip_htonl(seqno), local_port,
 801c054:	7dfb      	ldrb	r3, [r7, #23]
 801c056:	b29c      	uxth	r4, r3
 801c058:	68b8      	ldr	r0, [r7, #8]
 801c05a:	f7f6 fdfd 	bl	8012c58 <lwip_htonl>
 801c05e:	4602      	mov	r2, r0
 801c060:	8abb      	ldrh	r3, [r7, #20]
 801c062:	9303      	str	r3, [sp, #12]
 801c064:	2314      	movs	r3, #20
 801c066:	9302      	str	r3, [sp, #8]
 801c068:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 801c06a:	9301      	str	r3, [sp, #4]
 801c06c:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 801c06e:	9300      	str	r3, [sp, #0]
 801c070:	4613      	mov	r3, r2
 801c072:	2200      	movs	r2, #0
 801c074:	4621      	mov	r1, r4
 801c076:	6878      	ldr	r0, [r7, #4]
 801c078:	f7ff fe94 	bl	801bda4 <tcp_output_alloc_header_common>
 801c07c:	6138      	str	r0, [r7, #16]
    remote_port, TCP_RST | TCP_ACK, wnd);
  if (p == NULL) {
 801c07e:	693b      	ldr	r3, [r7, #16]
 801c080:	2b00      	cmp	r3, #0
 801c082:	d00c      	beq.n	801c09e <tcp_rst+0x8a>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_rst: could not allocate memory for pbuf\n"));
    return;
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 801c084:	7dfb      	ldrb	r3, [r7, #23]
 801c086:	2200      	movs	r2, #0
 801c088:	6939      	ldr	r1, [r7, #16]
 801c08a:	68f8      	ldr	r0, [r7, #12]
 801c08c:	f7ff ff3a 	bl	801bf04 <tcp_output_fill_options>

  MIB2_STATS_INC(mib2.tcpoutrsts);

  tcp_output_control_segment(pcb, p, local_ip, remote_ip);
 801c090:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c092:	683a      	ldr	r2, [r7, #0]
 801c094:	6939      	ldr	r1, [r7, #16]
 801c096:	68f8      	ldr	r0, [r7, #12]
 801c098:	f7ff ff72 	bl	801bf80 <tcp_output_control_segment>
 801c09c:	e000      	b.n	801c0a0 <tcp_rst+0x8c>
    return;
 801c09e:	bf00      	nop
  LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_rst: seqno %"U32_F" ackno %"U32_F".\n", seqno, ackno));
}
 801c0a0:	371c      	adds	r7, #28
 801c0a2:	46bd      	mov	sp, r7
 801c0a4:	bd90      	pop	{r4, r7, pc}
 801c0a6:	bf00      	nop
 801c0a8:	080247d4 	.word	0x080247d4
 801c0ac:	08024f80 	.word	0x08024f80
 801c0b0:	08024850 	.word	0x08024850
 801c0b4:	08024f9c 	.word	0x08024f9c

0801c0b8 <tcp_send_empty_ack>:
 *
 * @param pcb Protocol control block for the TCP connection to send the ACK
 */
err_t
tcp_send_empty_ack(struct tcp_pcb *pcb)
{
 801c0b8:	b590      	push	{r4, r7, lr}
 801c0ba:	b087      	sub	sp, #28
 801c0bc:	af00      	add	r7, sp, #0
 801c0be:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen, optflags = 0;
 801c0c0:	2300      	movs	r3, #0
 801c0c2:	75fb      	strb	r3, [r7, #23]
  u8_t num_sacks = 0;
 801c0c4:	2300      	movs	r3, #0
 801c0c6:	75bb      	strb	r3, [r7, #22]

  LWIP_ASSERT("tcp_send_empty_ack: invalid pcb", pcb != NULL);
 801c0c8:	687b      	ldr	r3, [r7, #4]
 801c0ca:	2b00      	cmp	r3, #0
 801c0cc:	d106      	bne.n	801c0dc <tcp_send_empty_ack+0x24>
 801c0ce:	4b28      	ldr	r3, [pc, #160]	@ (801c170 <tcp_send_empty_ack+0xb8>)
 801c0d0:	f240 72ea 	movw	r2, #2026	@ 0x7ea
 801c0d4:	4927      	ldr	r1, [pc, #156]	@ (801c174 <tcp_send_empty_ack+0xbc>)
 801c0d6:	4828      	ldr	r0, [pc, #160]	@ (801c178 <tcp_send_empty_ack+0xc0>)
 801c0d8:	f002 fd30 	bl	801eb3c <iprintf>
#if LWIP_TCP_TIMESTAMPS
  if (pcb->flags & TF_TIMESTAMP) {
    optflags = TF_SEG_OPTS_TS;
  }
#endif
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 801c0dc:	7dfb      	ldrb	r3, [r7, #23]
 801c0de:	009b      	lsls	r3, r3, #2
 801c0e0:	b2db      	uxtb	r3, r3
 801c0e2:	f003 0304 	and.w	r3, r3, #4
 801c0e6:	757b      	strb	r3, [r7, #21]
  if ((num_sacks = tcp_get_num_sacks(pcb, optlen)) > 0) {
    optlen += 4 + num_sacks * 8; /* 4 bytes for header (including 2*NOP), plus 8B for each SACK */
  }
#endif

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt));
 801c0e8:	7d7b      	ldrb	r3, [r7, #21]
 801c0ea:	b29c      	uxth	r4, r3
 801c0ec:	687b      	ldr	r3, [r7, #4]
 801c0ee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801c0f0:	4618      	mov	r0, r3
 801c0f2:	f7f6 fdb1 	bl	8012c58 <lwip_htonl>
 801c0f6:	4603      	mov	r3, r0
 801c0f8:	2200      	movs	r2, #0
 801c0fa:	4621      	mov	r1, r4
 801c0fc:	6878      	ldr	r0, [r7, #4]
 801c0fe:	f7ff fec3 	bl	801be88 <tcp_output_alloc_header>
 801c102:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 801c104:	693b      	ldr	r3, [r7, #16]
 801c106:	2b00      	cmp	r3, #0
 801c108:	d109      	bne.n	801c11e <tcp_send_empty_ack+0x66>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801c10a:	687b      	ldr	r3, [r7, #4]
 801c10c:	8b5b      	ldrh	r3, [r3, #26]
 801c10e:	f043 0303 	orr.w	r3, r3, #3
 801c112:	b29a      	uxth	r2, r3
 801c114:	687b      	ldr	r3, [r7, #4]
 801c116:	835a      	strh	r2, [r3, #26]
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output: (ACK) could not allocate pbuf\n"));
    return ERR_BUF;
 801c118:	f06f 0301 	mvn.w	r3, #1
 801c11c:	e023      	b.n	801c166 <tcp_send_empty_ack+0xae>
  }
  tcp_output_fill_options(pcb, p, optflags, num_sacks);
 801c11e:	7dbb      	ldrb	r3, [r7, #22]
 801c120:	7dfa      	ldrb	r2, [r7, #23]
 801c122:	6939      	ldr	r1, [r7, #16]
 801c124:	6878      	ldr	r0, [r7, #4]
 801c126:	f7ff feed 	bl	801bf04 <tcp_output_fill_options>
  pcb->ts_lastacksent = pcb->rcv_nxt;
#endif

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG,
              ("tcp_output: sending ACK for %"U32_F"\n", pcb->rcv_nxt));
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 801c12a:	687a      	ldr	r2, [r7, #4]
 801c12c:	687b      	ldr	r3, [r7, #4]
 801c12e:	3304      	adds	r3, #4
 801c130:	6939      	ldr	r1, [r7, #16]
 801c132:	6878      	ldr	r0, [r7, #4]
 801c134:	f7ff ff24 	bl	801bf80 <tcp_output_control_segment>
 801c138:	4603      	mov	r3, r0
 801c13a:	73fb      	strb	r3, [r7, #15]
  if (err != ERR_OK) {
 801c13c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801c140:	2b00      	cmp	r3, #0
 801c142:	d007      	beq.n	801c154 <tcp_send_empty_ack+0x9c>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801c144:	687b      	ldr	r3, [r7, #4]
 801c146:	8b5b      	ldrh	r3, [r3, #26]
 801c148:	f043 0303 	orr.w	r3, r3, #3
 801c14c:	b29a      	uxth	r2, r3
 801c14e:	687b      	ldr	r3, [r7, #4]
 801c150:	835a      	strh	r2, [r3, #26]
 801c152:	e006      	b.n	801c162 <tcp_send_empty_ack+0xaa>
  } else {
    /* remove ACK flags from the PCB, as we sent an empty ACK now */
    tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 801c154:	687b      	ldr	r3, [r7, #4]
 801c156:	8b5b      	ldrh	r3, [r3, #26]
 801c158:	f023 0303 	bic.w	r3, r3, #3
 801c15c:	b29a      	uxth	r2, r3
 801c15e:	687b      	ldr	r3, [r7, #4]
 801c160:	835a      	strh	r2, [r3, #26]
  }

  return err;
 801c162:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801c166:	4618      	mov	r0, r3
 801c168:	371c      	adds	r7, #28
 801c16a:	46bd      	mov	sp, r7
 801c16c:	bd90      	pop	{r4, r7, pc}
 801c16e:	bf00      	nop
 801c170:	080247d4 	.word	0x080247d4
 801c174:	08024fb8 	.word	0x08024fb8
 801c178:	08024850 	.word	0x08024850

0801c17c <tcp_keepalive>:
 *
 * @param pcb the tcp_pcb for which to send a keepalive packet
 */
err_t
tcp_keepalive(struct tcp_pcb *pcb)
{
 801c17c:	b590      	push	{r4, r7, lr}
 801c17e:	b087      	sub	sp, #28
 801c180:	af00      	add	r7, sp, #0
 801c182:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 801c184:	2300      	movs	r3, #0
 801c186:	75fb      	strb	r3, [r7, #23]

  LWIP_ASSERT("tcp_keepalive: invalid pcb", pcb != NULL);
 801c188:	687b      	ldr	r3, [r7, #4]
 801c18a:	2b00      	cmp	r3, #0
 801c18c:	d106      	bne.n	801c19c <tcp_keepalive+0x20>
 801c18e:	4b18      	ldr	r3, [pc, #96]	@ (801c1f0 <tcp_keepalive+0x74>)
 801c190:	f640 0224 	movw	r2, #2084	@ 0x824
 801c194:	4917      	ldr	r1, [pc, #92]	@ (801c1f4 <tcp_keepalive+0x78>)
 801c196:	4818      	ldr	r0, [pc, #96]	@ (801c1f8 <tcp_keepalive+0x7c>)
 801c198:	f002 fcd0 	bl	801eb3c <iprintf>
  LWIP_DEBUGF(TCP_DEBUG, ("\n"));

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: tcp_ticks %"U32_F"   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
                          tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt - 1));
 801c19c:	7dfb      	ldrb	r3, [r7, #23]
 801c19e:	b29c      	uxth	r4, r3
 801c1a0:	687b      	ldr	r3, [r7, #4]
 801c1a2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801c1a4:	3b01      	subs	r3, #1
 801c1a6:	4618      	mov	r0, r3
 801c1a8:	f7f6 fd56 	bl	8012c58 <lwip_htonl>
 801c1ac:	4603      	mov	r3, r0
 801c1ae:	2200      	movs	r2, #0
 801c1b0:	4621      	mov	r1, r4
 801c1b2:	6878      	ldr	r0, [r7, #4]
 801c1b4:	f7ff fe68 	bl	801be88 <tcp_output_alloc_header>
 801c1b8:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 801c1ba:	693b      	ldr	r3, [r7, #16]
 801c1bc:	2b00      	cmp	r3, #0
 801c1be:	d102      	bne.n	801c1c6 <tcp_keepalive+0x4a>
    LWIP_DEBUGF(TCP_DEBUG,
                ("tcp_keepalive: could not allocate memory for pbuf\n"));
    return ERR_MEM;
 801c1c0:	f04f 33ff 	mov.w	r3, #4294967295
 801c1c4:	e010      	b.n	801c1e8 <tcp_keepalive+0x6c>
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 801c1c6:	7dfb      	ldrb	r3, [r7, #23]
 801c1c8:	2200      	movs	r2, #0
 801c1ca:	6939      	ldr	r1, [r7, #16]
 801c1cc:	6878      	ldr	r0, [r7, #4]
 801c1ce:	f7ff fe99 	bl	801bf04 <tcp_output_fill_options>
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 801c1d2:	687a      	ldr	r2, [r7, #4]
 801c1d4:	687b      	ldr	r3, [r7, #4]
 801c1d6:	3304      	adds	r3, #4
 801c1d8:	6939      	ldr	r1, [r7, #16]
 801c1da:	6878      	ldr	r0, [r7, #4]
 801c1dc:	f7ff fed0 	bl	801bf80 <tcp_output_control_segment>
 801c1e0:	4603      	mov	r3, r0
 801c1e2:	73fb      	strb	r3, [r7, #15]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: seqno %"U32_F" ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 801c1e4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801c1e8:	4618      	mov	r0, r3
 801c1ea:	371c      	adds	r7, #28
 801c1ec:	46bd      	mov	sp, r7
 801c1ee:	bd90      	pop	{r4, r7, pc}
 801c1f0:	080247d4 	.word	0x080247d4
 801c1f4:	08024fd8 	.word	0x08024fd8
 801c1f8:	08024850 	.word	0x08024850

0801c1fc <tcp_zero_window_probe>:
 *
 * @param pcb the tcp_pcb for which to send a zero-window probe packet
 */
err_t
tcp_zero_window_probe(struct tcp_pcb *pcb)
{
 801c1fc:	b590      	push	{r4, r7, lr}
 801c1fe:	b08b      	sub	sp, #44	@ 0x2c
 801c200:	af00      	add	r7, sp, #0
 801c202:	6078      	str	r0, [r7, #4]
  struct tcp_hdr *tcphdr;
  struct tcp_seg *seg;
  u16_t len;
  u8_t is_fin;
  u32_t snd_nxt;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 801c204:	2300      	movs	r3, #0
 801c206:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  LWIP_ASSERT("tcp_zero_window_probe: invalid pcb", pcb != NULL);
 801c20a:	687b      	ldr	r3, [r7, #4]
 801c20c:	2b00      	cmp	r3, #0
 801c20e:	d106      	bne.n	801c21e <tcp_zero_window_probe+0x22>
 801c210:	4b4c      	ldr	r3, [pc, #304]	@ (801c344 <tcp_zero_window_probe+0x148>)
 801c212:	f640 024f 	movw	r2, #2127	@ 0x84f
 801c216:	494c      	ldr	r1, [pc, #304]	@ (801c348 <tcp_zero_window_probe+0x14c>)
 801c218:	484c      	ldr	r0, [pc, #304]	@ (801c34c <tcp_zero_window_probe+0x150>)
 801c21a:	f002 fc8f 	bl	801eb3c <iprintf>
              ("tcp_zero_window_probe: tcp_ticks %"U32_F
               "   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
               tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  /* Only consider unsent, persist timer should be off when there is data in-flight */
  seg = pcb->unsent;
 801c21e:	687b      	ldr	r3, [r7, #4]
 801c220:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801c222:	623b      	str	r3, [r7, #32]
  if (seg == NULL) {
 801c224:	6a3b      	ldr	r3, [r7, #32]
 801c226:	2b00      	cmp	r3, #0
 801c228:	d101      	bne.n	801c22e <tcp_zero_window_probe+0x32>
    /* Not expected, persist timer should be off when the send buffer is empty */
    return ERR_OK;
 801c22a:	2300      	movs	r3, #0
 801c22c:	e086      	b.n	801c33c <tcp_zero_window_probe+0x140>

  /* increment probe count. NOTE: we record probe even if it fails
     to actually transmit due to an error. This ensures memory exhaustion/
     routing problem doesn't leave a zero-window pcb as an indefinite zombie.
     RTO mechanism has similar behavior, see pcb->nrtx */
  if (pcb->persist_probe < 0xFF) {
 801c22e:	687b      	ldr	r3, [r7, #4]
 801c230:	f893 309a 	ldrb.w	r3, [r3, #154]	@ 0x9a
 801c234:	2bff      	cmp	r3, #255	@ 0xff
 801c236:	d007      	beq.n	801c248 <tcp_zero_window_probe+0x4c>
    ++pcb->persist_probe;
 801c238:	687b      	ldr	r3, [r7, #4]
 801c23a:	f893 309a 	ldrb.w	r3, [r3, #154]	@ 0x9a
 801c23e:	3301      	adds	r3, #1
 801c240:	b2da      	uxtb	r2, r3
 801c242:	687b      	ldr	r3, [r7, #4]
 801c244:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
  }

  is_fin = ((TCPH_FLAGS(seg->tcphdr) & TCP_FIN) != 0) && (seg->len == 0);
 801c248:	6a3b      	ldr	r3, [r7, #32]
 801c24a:	68db      	ldr	r3, [r3, #12]
 801c24c:	899b      	ldrh	r3, [r3, #12]
 801c24e:	b29b      	uxth	r3, r3
 801c250:	4618      	mov	r0, r3
 801c252:	f7f6 fceb 	bl	8012c2c <lwip_htons>
 801c256:	4603      	mov	r3, r0
 801c258:	b2db      	uxtb	r3, r3
 801c25a:	f003 0301 	and.w	r3, r3, #1
 801c25e:	2b00      	cmp	r3, #0
 801c260:	d005      	beq.n	801c26e <tcp_zero_window_probe+0x72>
 801c262:	6a3b      	ldr	r3, [r7, #32]
 801c264:	891b      	ldrh	r3, [r3, #8]
 801c266:	2b00      	cmp	r3, #0
 801c268:	d101      	bne.n	801c26e <tcp_zero_window_probe+0x72>
 801c26a:	2301      	movs	r3, #1
 801c26c:	e000      	b.n	801c270 <tcp_zero_window_probe+0x74>
 801c26e:	2300      	movs	r3, #0
 801c270:	77fb      	strb	r3, [r7, #31]
  /* we want to send one seqno: either FIN or data (no options) */
  len = is_fin ? 0 : 1;
 801c272:	7ffb      	ldrb	r3, [r7, #31]
 801c274:	2b00      	cmp	r3, #0
 801c276:	bf0c      	ite	eq
 801c278:	2301      	moveq	r3, #1
 801c27a:	2300      	movne	r3, #0
 801c27c:	b2db      	uxtb	r3, r3
 801c27e:	83bb      	strh	r3, [r7, #28]

  p = tcp_output_alloc_header(pcb, optlen, len, seg->tcphdr->seqno);
 801c280:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801c284:	b299      	uxth	r1, r3
 801c286:	6a3b      	ldr	r3, [r7, #32]
 801c288:	68db      	ldr	r3, [r3, #12]
 801c28a:	685b      	ldr	r3, [r3, #4]
 801c28c:	8bba      	ldrh	r2, [r7, #28]
 801c28e:	6878      	ldr	r0, [r7, #4]
 801c290:	f7ff fdfa 	bl	801be88 <tcp_output_alloc_header>
 801c294:	61b8      	str	r0, [r7, #24]
  if (p == NULL) {
 801c296:	69bb      	ldr	r3, [r7, #24]
 801c298:	2b00      	cmp	r3, #0
 801c29a:	d102      	bne.n	801c2a2 <tcp_zero_window_probe+0xa6>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: no memory for pbuf\n"));
    return ERR_MEM;
 801c29c:	f04f 33ff 	mov.w	r3, #4294967295
 801c2a0:	e04c      	b.n	801c33c <tcp_zero_window_probe+0x140>
  }
  tcphdr = (struct tcp_hdr *)p->payload;
 801c2a2:	69bb      	ldr	r3, [r7, #24]
 801c2a4:	685b      	ldr	r3, [r3, #4]
 801c2a6:	617b      	str	r3, [r7, #20]

  if (is_fin) {
 801c2a8:	7ffb      	ldrb	r3, [r7, #31]
 801c2aa:	2b00      	cmp	r3, #0
 801c2ac:	d011      	beq.n	801c2d2 <tcp_zero_window_probe+0xd6>
    /* FIN segment, no data */
    TCPH_FLAGS_SET(tcphdr, TCP_ACK | TCP_FIN);
 801c2ae:	697b      	ldr	r3, [r7, #20]
 801c2b0:	899b      	ldrh	r3, [r3, #12]
 801c2b2:	b29b      	uxth	r3, r3
 801c2b4:	b21b      	sxth	r3, r3
 801c2b6:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 801c2ba:	b21c      	sxth	r4, r3
 801c2bc:	2011      	movs	r0, #17
 801c2be:	f7f6 fcb5 	bl	8012c2c <lwip_htons>
 801c2c2:	4603      	mov	r3, r0
 801c2c4:	b21b      	sxth	r3, r3
 801c2c6:	4323      	orrs	r3, r4
 801c2c8:	b21b      	sxth	r3, r3
 801c2ca:	b29a      	uxth	r2, r3
 801c2cc:	697b      	ldr	r3, [r7, #20]
 801c2ce:	819a      	strh	r2, [r3, #12]
 801c2d0:	e010      	b.n	801c2f4 <tcp_zero_window_probe+0xf8>
  } else {
    /* Data segment, copy in one byte from the head of the unacked queue */
    char *d = ((char *)p->payload + TCP_HLEN);
 801c2d2:	69bb      	ldr	r3, [r7, #24]
 801c2d4:	685b      	ldr	r3, [r3, #4]
 801c2d6:	3314      	adds	r3, #20
 801c2d8:	613b      	str	r3, [r7, #16]
    /* Depending on whether the segment has already been sent (unacked) or not
       (unsent), seg->p->payload points to the IP header or TCP header.
       Ensure we copy the first TCP data byte: */
    pbuf_copy_partial(seg->p, d, 1, seg->p->tot_len - seg->len);
 801c2da:	6a3b      	ldr	r3, [r7, #32]
 801c2dc:	6858      	ldr	r0, [r3, #4]
 801c2de:	6a3b      	ldr	r3, [r7, #32]
 801c2e0:	685b      	ldr	r3, [r3, #4]
 801c2e2:	891a      	ldrh	r2, [r3, #8]
 801c2e4:	6a3b      	ldr	r3, [r7, #32]
 801c2e6:	891b      	ldrh	r3, [r3, #8]
 801c2e8:	1ad3      	subs	r3, r2, r3
 801c2ea:	b29b      	uxth	r3, r3
 801c2ec:	2201      	movs	r2, #1
 801c2ee:	6939      	ldr	r1, [r7, #16]
 801c2f0:	f7fa fd64 	bl	8016dbc <pbuf_copy_partial>
  }

  /* The byte may be acknowledged without the window being opened. */
  snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + 1;
 801c2f4:	6a3b      	ldr	r3, [r7, #32]
 801c2f6:	68db      	ldr	r3, [r3, #12]
 801c2f8:	685b      	ldr	r3, [r3, #4]
 801c2fa:	4618      	mov	r0, r3
 801c2fc:	f7f6 fcac 	bl	8012c58 <lwip_htonl>
 801c300:	4603      	mov	r3, r0
 801c302:	3301      	adds	r3, #1
 801c304:	60fb      	str	r3, [r7, #12]
  if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 801c306:	687b      	ldr	r3, [r7, #4]
 801c308:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 801c30a:	68fb      	ldr	r3, [r7, #12]
 801c30c:	1ad3      	subs	r3, r2, r3
 801c30e:	2b00      	cmp	r3, #0
 801c310:	da02      	bge.n	801c318 <tcp_zero_window_probe+0x11c>
    pcb->snd_nxt = snd_nxt;
 801c312:	687b      	ldr	r3, [r7, #4]
 801c314:	68fa      	ldr	r2, [r7, #12]
 801c316:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 801c318:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801c31c:	2200      	movs	r2, #0
 801c31e:	69b9      	ldr	r1, [r7, #24]
 801c320:	6878      	ldr	r0, [r7, #4]
 801c322:	f7ff fdef 	bl	801bf04 <tcp_output_fill_options>

  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 801c326:	687a      	ldr	r2, [r7, #4]
 801c328:	687b      	ldr	r3, [r7, #4]
 801c32a:	3304      	adds	r3, #4
 801c32c:	69b9      	ldr	r1, [r7, #24]
 801c32e:	6878      	ldr	r0, [r7, #4]
 801c330:	f7ff fe26 	bl	801bf80 <tcp_output_control_segment>
 801c334:	4603      	mov	r3, r0
 801c336:	72fb      	strb	r3, [r7, #11]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: seqno %"U32_F
                          " ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 801c338:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 801c33c:	4618      	mov	r0, r3
 801c33e:	372c      	adds	r7, #44	@ 0x2c
 801c340:	46bd      	mov	sp, r7
 801c342:	bd90      	pop	{r4, r7, pc}
 801c344:	080247d4 	.word	0x080247d4
 801c348:	08024ff4 	.word	0x08024ff4
 801c34c:	08024850 	.word	0x08024850

0801c350 <tcpip_timeouts_mbox_fetch>:
 * @param mbox the mbox to fetch the message from
 * @param msg the place to store the message
 */
static void
tcpip_timeouts_mbox_fetch(sys_mbox_t *mbox, void **msg)
{
 801c350:	b580      	push	{r7, lr}
 801c352:	b084      	sub	sp, #16
 801c354:	af00      	add	r7, sp, #0
 801c356:	6078      	str	r0, [r7, #4]
 801c358:	6039      	str	r1, [r7, #0]
  u32_t sleeptime, res;

again:
  LWIP_ASSERT_CORE_LOCKED();

  sleeptime = sys_timeouts_sleeptime();
 801c35a:	f000 fb01 	bl	801c960 <sys_timeouts_sleeptime>
 801c35e:	60f8      	str	r0, [r7, #12]
  if (sleeptime == SYS_TIMEOUTS_SLEEPTIME_INFINITE) {
 801c360:	68fb      	ldr	r3, [r7, #12]
 801c362:	f1b3 3fff 	cmp.w	r3, #4294967295
 801c366:	d10b      	bne.n	801c380 <tcpip_timeouts_mbox_fetch+0x30>
    UNLOCK_TCPIP_CORE();
 801c368:	4813      	ldr	r0, [pc, #76]	@ (801c3b8 <tcpip_timeouts_mbox_fetch+0x68>)
 801c36a:	f7fa fe72 	bl	8017052 <sys_mutex_unlock>
    sys_arch_mbox_fetch(mbox, msg, 0);
 801c36e:	2200      	movs	r2, #0
 801c370:	6839      	ldr	r1, [r7, #0]
 801c372:	6878      	ldr	r0, [r7, #4]
 801c374:	f7fa fdfa 	bl	8016f6c <sys_arch_mbox_fetch>
    LOCK_TCPIP_CORE();
 801c378:	480f      	ldr	r0, [pc, #60]	@ (801c3b8 <tcpip_timeouts_mbox_fetch+0x68>)
 801c37a:	f7fa fe5b 	bl	8017034 <sys_mutex_lock>
    return;
 801c37e:	e018      	b.n	801c3b2 <tcpip_timeouts_mbox_fetch+0x62>
  } else if (sleeptime == 0) {
 801c380:	68fb      	ldr	r3, [r7, #12]
 801c382:	2b00      	cmp	r3, #0
 801c384:	d102      	bne.n	801c38c <tcpip_timeouts_mbox_fetch+0x3c>
    sys_check_timeouts();
 801c386:	f000 fab1 	bl	801c8ec <sys_check_timeouts>
    /* We try again to fetch a message from the mbox. */
    goto again;
 801c38a:	e7e6      	b.n	801c35a <tcpip_timeouts_mbox_fetch+0xa>
  }

  UNLOCK_TCPIP_CORE();
 801c38c:	480a      	ldr	r0, [pc, #40]	@ (801c3b8 <tcpip_timeouts_mbox_fetch+0x68>)
 801c38e:	f7fa fe60 	bl	8017052 <sys_mutex_unlock>
  res = sys_arch_mbox_fetch(mbox, msg, sleeptime);
 801c392:	68fa      	ldr	r2, [r7, #12]
 801c394:	6839      	ldr	r1, [r7, #0]
 801c396:	6878      	ldr	r0, [r7, #4]
 801c398:	f7fa fde8 	bl	8016f6c <sys_arch_mbox_fetch>
 801c39c:	60b8      	str	r0, [r7, #8]
  LOCK_TCPIP_CORE();
 801c39e:	4806      	ldr	r0, [pc, #24]	@ (801c3b8 <tcpip_timeouts_mbox_fetch+0x68>)
 801c3a0:	f7fa fe48 	bl	8017034 <sys_mutex_lock>
  if (res == SYS_ARCH_TIMEOUT) {
 801c3a4:	68bb      	ldr	r3, [r7, #8]
 801c3a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 801c3aa:	d102      	bne.n	801c3b2 <tcpip_timeouts_mbox_fetch+0x62>
    /* If a SYS_ARCH_TIMEOUT value is returned, a timeout occurred
       before a message could be fetched. */
    sys_check_timeouts();
 801c3ac:	f000 fa9e 	bl	801c8ec <sys_check_timeouts>
    /* We try again to fetch a message from the mbox. */
    goto again;
 801c3b0:	e7d3      	b.n	801c35a <tcpip_timeouts_mbox_fetch+0xa>
  }
}
 801c3b2:	3710      	adds	r7, #16
 801c3b4:	46bd      	mov	sp, r7
 801c3b6:	bd80      	pop	{r7, pc}
 801c3b8:	2401ca90 	.word	0x2401ca90

0801c3bc <tcpip_thread>:
 *
 * @param arg unused argument
 */
static void
tcpip_thread(void *arg)
{
 801c3bc:	b580      	push	{r7, lr}
 801c3be:	b084      	sub	sp, #16
 801c3c0:	af00      	add	r7, sp, #0
 801c3c2:	6078      	str	r0, [r7, #4]
  struct tcpip_msg *msg;
  LWIP_UNUSED_ARG(arg);

  LWIP_MARK_TCPIP_THREAD();

  LOCK_TCPIP_CORE();
 801c3c4:	4810      	ldr	r0, [pc, #64]	@ (801c408 <tcpip_thread+0x4c>)
 801c3c6:	f7fa fe35 	bl	8017034 <sys_mutex_lock>
  if (tcpip_init_done != NULL) {
 801c3ca:	4b10      	ldr	r3, [pc, #64]	@ (801c40c <tcpip_thread+0x50>)
 801c3cc:	681b      	ldr	r3, [r3, #0]
 801c3ce:	2b00      	cmp	r3, #0
 801c3d0:	d005      	beq.n	801c3de <tcpip_thread+0x22>
    tcpip_init_done(tcpip_init_done_arg);
 801c3d2:	4b0e      	ldr	r3, [pc, #56]	@ (801c40c <tcpip_thread+0x50>)
 801c3d4:	681b      	ldr	r3, [r3, #0]
 801c3d6:	4a0e      	ldr	r2, [pc, #56]	@ (801c410 <tcpip_thread+0x54>)
 801c3d8:	6812      	ldr	r2, [r2, #0]
 801c3da:	4610      	mov	r0, r2
 801c3dc:	4798      	blx	r3
  }

  while (1) {                          /* MAIN Loop */
    LWIP_TCPIP_THREAD_ALIVE();
    /* wait for a message, timeouts are processed while waiting */
    TCPIP_MBOX_FETCH(&tcpip_mbox, (void **)&msg);
 801c3de:	f107 030c 	add.w	r3, r7, #12
 801c3e2:	4619      	mov	r1, r3
 801c3e4:	480b      	ldr	r0, [pc, #44]	@ (801c414 <tcpip_thread+0x58>)
 801c3e6:	f7ff ffb3 	bl	801c350 <tcpip_timeouts_mbox_fetch>
    if (msg == NULL) {
 801c3ea:	68fb      	ldr	r3, [r7, #12]
 801c3ec:	2b00      	cmp	r3, #0
 801c3ee:	d106      	bne.n	801c3fe <tcpip_thread+0x42>
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: NULL\n"));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 801c3f0:	4b09      	ldr	r3, [pc, #36]	@ (801c418 <tcpip_thread+0x5c>)
 801c3f2:	2291      	movs	r2, #145	@ 0x91
 801c3f4:	4909      	ldr	r1, [pc, #36]	@ (801c41c <tcpip_thread+0x60>)
 801c3f6:	480a      	ldr	r0, [pc, #40]	@ (801c420 <tcpip_thread+0x64>)
 801c3f8:	f002 fba0 	bl	801eb3c <iprintf>
      continue;
 801c3fc:	e003      	b.n	801c406 <tcpip_thread+0x4a>
    }
    tcpip_thread_handle_msg(msg);
 801c3fe:	68fb      	ldr	r3, [r7, #12]
 801c400:	4618      	mov	r0, r3
 801c402:	f000 f80f 	bl	801c424 <tcpip_thread_handle_msg>
    TCPIP_MBOX_FETCH(&tcpip_mbox, (void **)&msg);
 801c406:	e7ea      	b.n	801c3de <tcpip_thread+0x22>
 801c408:	2401ca90 	.word	0x2401ca90
 801c40c:	2401ca84 	.word	0x2401ca84
 801c410:	2401ca88 	.word	0x2401ca88
 801c414:	2401ca8c 	.word	0x2401ca8c
 801c418:	08025018 	.word	0x08025018
 801c41c:	08025070 	.word	0x08025070
 801c420:	08025090 	.word	0x08025090

0801c424 <tcpip_thread_handle_msg>:
/* Handle a single tcpip_msg
 * This is in its own function for access by tests only.
 */
static void
tcpip_thread_handle_msg(struct tcpip_msg *msg)
{
 801c424:	b580      	push	{r7, lr}
 801c426:	b082      	sub	sp, #8
 801c428:	af00      	add	r7, sp, #0
 801c42a:	6078      	str	r0, [r7, #4]
  switch (msg->type) {
 801c42c:	687b      	ldr	r3, [r7, #4]
 801c42e:	781b      	ldrb	r3, [r3, #0]
 801c430:	2b02      	cmp	r3, #2
 801c432:	d026      	beq.n	801c482 <tcpip_thread_handle_msg+0x5e>
 801c434:	2b02      	cmp	r3, #2
 801c436:	dc2b      	bgt.n	801c490 <tcpip_thread_handle_msg+0x6c>
 801c438:	2b00      	cmp	r3, #0
 801c43a:	d002      	beq.n	801c442 <tcpip_thread_handle_msg+0x1e>
 801c43c:	2b01      	cmp	r3, #1
 801c43e:	d015      	beq.n	801c46c <tcpip_thread_handle_msg+0x48>
 801c440:	e026      	b.n	801c490 <tcpip_thread_handle_msg+0x6c>
#endif /* !LWIP_TCPIP_CORE_LOCKING */

#if !LWIP_TCPIP_CORE_LOCKING_INPUT
    case TCPIP_MSG_INPKT:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: PACKET %p\n", (void *)msg));
      if (msg->msg.inp.input_fn(msg->msg.inp.p, msg->msg.inp.netif) != ERR_OK) {
 801c442:	687b      	ldr	r3, [r7, #4]
 801c444:	68db      	ldr	r3, [r3, #12]
 801c446:	687a      	ldr	r2, [r7, #4]
 801c448:	6850      	ldr	r0, [r2, #4]
 801c44a:	687a      	ldr	r2, [r7, #4]
 801c44c:	6892      	ldr	r2, [r2, #8]
 801c44e:	4611      	mov	r1, r2
 801c450:	4798      	blx	r3
 801c452:	4603      	mov	r3, r0
 801c454:	2b00      	cmp	r3, #0
 801c456:	d004      	beq.n	801c462 <tcpip_thread_handle_msg+0x3e>
        pbuf_free(msg->msg.inp.p);
 801c458:	687b      	ldr	r3, [r7, #4]
 801c45a:	685b      	ldr	r3, [r3, #4]
 801c45c:	4618      	mov	r0, r3
 801c45e:	f7fa fab7 	bl	80169d0 <pbuf_free>
      }
      memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 801c462:	6879      	ldr	r1, [r7, #4]
 801c464:	2009      	movs	r0, #9
 801c466:	f7f9 fca5 	bl	8015db4 <memp_free>
      break;
 801c46a:	e018      	b.n	801c49e <tcpip_thread_handle_msg+0x7a>
      break;
#endif /* LWIP_TCPIP_TIMEOUT && LWIP_TIMERS */

    case TCPIP_MSG_CALLBACK:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 801c46c:	687b      	ldr	r3, [r7, #4]
 801c46e:	685b      	ldr	r3, [r3, #4]
 801c470:	687a      	ldr	r2, [r7, #4]
 801c472:	6892      	ldr	r2, [r2, #8]
 801c474:	4610      	mov	r0, r2
 801c476:	4798      	blx	r3
      memp_free(MEMP_TCPIP_MSG_API, msg);
 801c478:	6879      	ldr	r1, [r7, #4]
 801c47a:	2008      	movs	r0, #8
 801c47c:	f7f9 fc9a 	bl	8015db4 <memp_free>
      break;
 801c480:	e00d      	b.n	801c49e <tcpip_thread_handle_msg+0x7a>

    case TCPIP_MSG_CALLBACK_STATIC:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK_STATIC %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 801c482:	687b      	ldr	r3, [r7, #4]
 801c484:	685b      	ldr	r3, [r3, #4]
 801c486:	687a      	ldr	r2, [r7, #4]
 801c488:	6892      	ldr	r2, [r2, #8]
 801c48a:	4610      	mov	r0, r2
 801c48c:	4798      	blx	r3
      break;
 801c48e:	e006      	b.n	801c49e <tcpip_thread_handle_msg+0x7a>

    default:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: %d\n", msg->type));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 801c490:	4b05      	ldr	r3, [pc, #20]	@ (801c4a8 <tcpip_thread_handle_msg+0x84>)
 801c492:	22cf      	movs	r2, #207	@ 0xcf
 801c494:	4905      	ldr	r1, [pc, #20]	@ (801c4ac <tcpip_thread_handle_msg+0x88>)
 801c496:	4806      	ldr	r0, [pc, #24]	@ (801c4b0 <tcpip_thread_handle_msg+0x8c>)
 801c498:	f002 fb50 	bl	801eb3c <iprintf>
      break;
 801c49c:	bf00      	nop
  }
}
 801c49e:	bf00      	nop
 801c4a0:	3708      	adds	r7, #8
 801c4a2:	46bd      	mov	sp, r7
 801c4a4:	bd80      	pop	{r7, pc}
 801c4a6:	bf00      	nop
 801c4a8:	08025018 	.word	0x08025018
 801c4ac:	08025070 	.word	0x08025070
 801c4b0:	08025090 	.word	0x08025090

0801c4b4 <tcpip_inpkt>:
 * @param inp the network interface on which the packet was received
 * @param input_fn input function to call
 */
err_t
tcpip_inpkt(struct pbuf *p, struct netif *inp, netif_input_fn input_fn)
{
 801c4b4:	b580      	push	{r7, lr}
 801c4b6:	b086      	sub	sp, #24
 801c4b8:	af00      	add	r7, sp, #0
 801c4ba:	60f8      	str	r0, [r7, #12]
 801c4bc:	60b9      	str	r1, [r7, #8]
 801c4be:	607a      	str	r2, [r7, #4]
  UNLOCK_TCPIP_CORE();
  return ret;
#else /* LWIP_TCPIP_CORE_LOCKING_INPUT */
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 801c4c0:	481a      	ldr	r0, [pc, #104]	@ (801c52c <tcpip_inpkt+0x78>)
 801c4c2:	f7fa fd84 	bl	8016fce <sys_mbox_valid>
 801c4c6:	4603      	mov	r3, r0
 801c4c8:	2b00      	cmp	r3, #0
 801c4ca:	d105      	bne.n	801c4d8 <tcpip_inpkt+0x24>
 801c4cc:	4b18      	ldr	r3, [pc, #96]	@ (801c530 <tcpip_inpkt+0x7c>)
 801c4ce:	22fc      	movs	r2, #252	@ 0xfc
 801c4d0:	4918      	ldr	r1, [pc, #96]	@ (801c534 <tcpip_inpkt+0x80>)
 801c4d2:	4819      	ldr	r0, [pc, #100]	@ (801c538 <tcpip_inpkt+0x84>)
 801c4d4:	f002 fb32 	bl	801eb3c <iprintf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_INPKT);
 801c4d8:	2009      	movs	r0, #9
 801c4da:	f7f9 fbf5 	bl	8015cc8 <memp_malloc>
 801c4de:	6178      	str	r0, [r7, #20]
  if (msg == NULL) {
 801c4e0:	697b      	ldr	r3, [r7, #20]
 801c4e2:	2b00      	cmp	r3, #0
 801c4e4:	d102      	bne.n	801c4ec <tcpip_inpkt+0x38>
    return ERR_MEM;
 801c4e6:	f04f 33ff 	mov.w	r3, #4294967295
 801c4ea:	e01a      	b.n	801c522 <tcpip_inpkt+0x6e>
  }

  msg->type = TCPIP_MSG_INPKT;
 801c4ec:	697b      	ldr	r3, [r7, #20]
 801c4ee:	2200      	movs	r2, #0
 801c4f0:	701a      	strb	r2, [r3, #0]
  msg->msg.inp.p = p;
 801c4f2:	697b      	ldr	r3, [r7, #20]
 801c4f4:	68fa      	ldr	r2, [r7, #12]
 801c4f6:	605a      	str	r2, [r3, #4]
  msg->msg.inp.netif = inp;
 801c4f8:	697b      	ldr	r3, [r7, #20]
 801c4fa:	68ba      	ldr	r2, [r7, #8]
 801c4fc:	609a      	str	r2, [r3, #8]
  msg->msg.inp.input_fn = input_fn;
 801c4fe:	697b      	ldr	r3, [r7, #20]
 801c500:	687a      	ldr	r2, [r7, #4]
 801c502:	60da      	str	r2, [r3, #12]
  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 801c504:	6979      	ldr	r1, [r7, #20]
 801c506:	4809      	ldr	r0, [pc, #36]	@ (801c52c <tcpip_inpkt+0x78>)
 801c508:	f7fa fd16 	bl	8016f38 <sys_mbox_trypost>
 801c50c:	4603      	mov	r3, r0
 801c50e:	2b00      	cmp	r3, #0
 801c510:	d006      	beq.n	801c520 <tcpip_inpkt+0x6c>
    memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 801c512:	6979      	ldr	r1, [r7, #20]
 801c514:	2009      	movs	r0, #9
 801c516:	f7f9 fc4d 	bl	8015db4 <memp_free>
    return ERR_MEM;
 801c51a:	f04f 33ff 	mov.w	r3, #4294967295
 801c51e:	e000      	b.n	801c522 <tcpip_inpkt+0x6e>
  }
  return ERR_OK;
 801c520:	2300      	movs	r3, #0
#endif /* LWIP_TCPIP_CORE_LOCKING_INPUT */
}
 801c522:	4618      	mov	r0, r3
 801c524:	3718      	adds	r7, #24
 801c526:	46bd      	mov	sp, r7
 801c528:	bd80      	pop	{r7, pc}
 801c52a:	bf00      	nop
 801c52c:	2401ca8c 	.word	0x2401ca8c
 801c530:	08025018 	.word	0x08025018
 801c534:	080250b8 	.word	0x080250b8
 801c538:	08025090 	.word	0x08025090

0801c53c <tcpip_input>:
 *          NETIF_FLAG_ETHERNET flags)
 * @param inp the network interface on which the packet was received
 */
err_t
tcpip_input(struct pbuf *p, struct netif *inp)
{
 801c53c:	b580      	push	{r7, lr}
 801c53e:	b082      	sub	sp, #8
 801c540:	af00      	add	r7, sp, #0
 801c542:	6078      	str	r0, [r7, #4]
 801c544:	6039      	str	r1, [r7, #0]
#if LWIP_ETHERNET
  if (inp->flags & (NETIF_FLAG_ETHARP | NETIF_FLAG_ETHERNET)) {
 801c546:	683b      	ldr	r3, [r7, #0]
 801c548:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801c54c:	f003 0318 	and.w	r3, r3, #24
 801c550:	2b00      	cmp	r3, #0
 801c552:	d006      	beq.n	801c562 <tcpip_input+0x26>
    return tcpip_inpkt(p, inp, ethernet_input);
 801c554:	4a08      	ldr	r2, [pc, #32]	@ (801c578 <tcpip_input+0x3c>)
 801c556:	6839      	ldr	r1, [r7, #0]
 801c558:	6878      	ldr	r0, [r7, #4]
 801c55a:	f7ff ffab 	bl	801c4b4 <tcpip_inpkt>
 801c55e:	4603      	mov	r3, r0
 801c560:	e005      	b.n	801c56e <tcpip_input+0x32>
  } else
#endif /* LWIP_ETHERNET */
    return tcpip_inpkt(p, inp, ip_input);
 801c562:	4a06      	ldr	r2, [pc, #24]	@ (801c57c <tcpip_input+0x40>)
 801c564:	6839      	ldr	r1, [r7, #0]
 801c566:	6878      	ldr	r0, [r7, #4]
 801c568:	f7ff ffa4 	bl	801c4b4 <tcpip_inpkt>
 801c56c:	4603      	mov	r3, r0
}
 801c56e:	4618      	mov	r0, r3
 801c570:	3708      	adds	r7, #8
 801c572:	46bd      	mov	sp, r7
 801c574:	bd80      	pop	{r7, pc}
 801c576:	bf00      	nop
 801c578:	08013ac5 	.word	0x08013ac5
 801c57c:	080142b5 	.word	0x080142b5

0801c580 <tcpip_try_callback>:
 *
 * @see tcpip_callback
 */
err_t
tcpip_try_callback(tcpip_callback_fn function, void *ctx)
{
 801c580:	b580      	push	{r7, lr}
 801c582:	b084      	sub	sp, #16
 801c584:	af00      	add	r7, sp, #0
 801c586:	6078      	str	r0, [r7, #4]
 801c588:	6039      	str	r1, [r7, #0]
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 801c58a:	4819      	ldr	r0, [pc, #100]	@ (801c5f0 <tcpip_try_callback+0x70>)
 801c58c:	f7fa fd1f 	bl	8016fce <sys_mbox_valid>
 801c590:	4603      	mov	r3, r0
 801c592:	2b00      	cmp	r3, #0
 801c594:	d106      	bne.n	801c5a4 <tcpip_try_callback+0x24>
 801c596:	4b17      	ldr	r3, [pc, #92]	@ (801c5f4 <tcpip_try_callback+0x74>)
 801c598:	f240 125d 	movw	r2, #349	@ 0x15d
 801c59c:	4916      	ldr	r1, [pc, #88]	@ (801c5f8 <tcpip_try_callback+0x78>)
 801c59e:	4817      	ldr	r0, [pc, #92]	@ (801c5fc <tcpip_try_callback+0x7c>)
 801c5a0:	f002 facc 	bl	801eb3c <iprintf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_API);
 801c5a4:	2008      	movs	r0, #8
 801c5a6:	f7f9 fb8f 	bl	8015cc8 <memp_malloc>
 801c5aa:	60f8      	str	r0, [r7, #12]
  if (msg == NULL) {
 801c5ac:	68fb      	ldr	r3, [r7, #12]
 801c5ae:	2b00      	cmp	r3, #0
 801c5b0:	d102      	bne.n	801c5b8 <tcpip_try_callback+0x38>
    return ERR_MEM;
 801c5b2:	f04f 33ff 	mov.w	r3, #4294967295
 801c5b6:	e017      	b.n	801c5e8 <tcpip_try_callback+0x68>
  }

  msg->type = TCPIP_MSG_CALLBACK;
 801c5b8:	68fb      	ldr	r3, [r7, #12]
 801c5ba:	2201      	movs	r2, #1
 801c5bc:	701a      	strb	r2, [r3, #0]
  msg->msg.cb.function = function;
 801c5be:	68fb      	ldr	r3, [r7, #12]
 801c5c0:	687a      	ldr	r2, [r7, #4]
 801c5c2:	605a      	str	r2, [r3, #4]
  msg->msg.cb.ctx = ctx;
 801c5c4:	68fb      	ldr	r3, [r7, #12]
 801c5c6:	683a      	ldr	r2, [r7, #0]
 801c5c8:	609a      	str	r2, [r3, #8]

  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 801c5ca:	68f9      	ldr	r1, [r7, #12]
 801c5cc:	4808      	ldr	r0, [pc, #32]	@ (801c5f0 <tcpip_try_callback+0x70>)
 801c5ce:	f7fa fcb3 	bl	8016f38 <sys_mbox_trypost>
 801c5d2:	4603      	mov	r3, r0
 801c5d4:	2b00      	cmp	r3, #0
 801c5d6:	d006      	beq.n	801c5e6 <tcpip_try_callback+0x66>
    memp_free(MEMP_TCPIP_MSG_API, msg);
 801c5d8:	68f9      	ldr	r1, [r7, #12]
 801c5da:	2008      	movs	r0, #8
 801c5dc:	f7f9 fbea 	bl	8015db4 <memp_free>
    return ERR_MEM;
 801c5e0:	f04f 33ff 	mov.w	r3, #4294967295
 801c5e4:	e000      	b.n	801c5e8 <tcpip_try_callback+0x68>
  }
  return ERR_OK;
 801c5e6:	2300      	movs	r3, #0
}
 801c5e8:	4618      	mov	r0, r3
 801c5ea:	3710      	adds	r7, #16
 801c5ec:	46bd      	mov	sp, r7
 801c5ee:	bd80      	pop	{r7, pc}
 801c5f0:	2401ca8c 	.word	0x2401ca8c
 801c5f4:	08025018 	.word	0x08025018
 801c5f8:	080250b8 	.word	0x080250b8
 801c5fc:	08025090 	.word	0x08025090

0801c600 <tcpip_init>:
 * @param initfunc a function to call when tcpip_thread is running and finished initializing
 * @param arg argument to pass to initfunc
 */
void
tcpip_init(tcpip_init_done_fn initfunc, void *arg)
{
 801c600:	b580      	push	{r7, lr}
 801c602:	b084      	sub	sp, #16
 801c604:	af02      	add	r7, sp, #8
 801c606:	6078      	str	r0, [r7, #4]
 801c608:	6039      	str	r1, [r7, #0]
  lwip_init();
 801c60a:	f7f7 fda1 	bl	8014150 <lwip_init>

  tcpip_init_done = initfunc;
 801c60e:	4a17      	ldr	r2, [pc, #92]	@ (801c66c <tcpip_init+0x6c>)
 801c610:	687b      	ldr	r3, [r7, #4]
 801c612:	6013      	str	r3, [r2, #0]
  tcpip_init_done_arg = arg;
 801c614:	4a16      	ldr	r2, [pc, #88]	@ (801c670 <tcpip_init+0x70>)
 801c616:	683b      	ldr	r3, [r7, #0]
 801c618:	6013      	str	r3, [r2, #0]
  if (sys_mbox_new(&tcpip_mbox, TCPIP_MBOX_SIZE) != ERR_OK) {
 801c61a:	2106      	movs	r1, #6
 801c61c:	4815      	ldr	r0, [pc, #84]	@ (801c674 <tcpip_init+0x74>)
 801c61e:	f7fa fc71 	bl	8016f04 <sys_mbox_new>
 801c622:	4603      	mov	r3, r0
 801c624:	2b00      	cmp	r3, #0
 801c626:	d006      	beq.n	801c636 <tcpip_init+0x36>
    LWIP_ASSERT("failed to create tcpip_thread mbox", 0);
 801c628:	4b13      	ldr	r3, [pc, #76]	@ (801c678 <tcpip_init+0x78>)
 801c62a:	f240 2261 	movw	r2, #609	@ 0x261
 801c62e:	4913      	ldr	r1, [pc, #76]	@ (801c67c <tcpip_init+0x7c>)
 801c630:	4813      	ldr	r0, [pc, #76]	@ (801c680 <tcpip_init+0x80>)
 801c632:	f002 fa83 	bl	801eb3c <iprintf>
  }
#if LWIP_TCPIP_CORE_LOCKING
  if (sys_mutex_new(&lock_tcpip_core) != ERR_OK) {
 801c636:	4813      	ldr	r0, [pc, #76]	@ (801c684 <tcpip_init+0x84>)
 801c638:	f7fa fce6 	bl	8017008 <sys_mutex_new>
 801c63c:	4603      	mov	r3, r0
 801c63e:	2b00      	cmp	r3, #0
 801c640:	d006      	beq.n	801c650 <tcpip_init+0x50>
    LWIP_ASSERT("failed to create lock_tcpip_core", 0);
 801c642:	4b0d      	ldr	r3, [pc, #52]	@ (801c678 <tcpip_init+0x78>)
 801c644:	f240 2265 	movw	r2, #613	@ 0x265
 801c648:	490f      	ldr	r1, [pc, #60]	@ (801c688 <tcpip_init+0x88>)
 801c64a:	480d      	ldr	r0, [pc, #52]	@ (801c680 <tcpip_init+0x80>)
 801c64c:	f002 fa76 	bl	801eb3c <iprintf>
  }
#endif /* LWIP_TCPIP_CORE_LOCKING */

  sys_thread_new(TCPIP_THREAD_NAME, tcpip_thread, NULL, TCPIP_THREAD_STACKSIZE, TCPIP_THREAD_PRIO);
 801c650:	2318      	movs	r3, #24
 801c652:	9300      	str	r3, [sp, #0]
 801c654:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801c658:	2200      	movs	r2, #0
 801c65a:	490c      	ldr	r1, [pc, #48]	@ (801c68c <tcpip_init+0x8c>)
 801c65c:	480c      	ldr	r0, [pc, #48]	@ (801c690 <tcpip_init+0x90>)
 801c65e:	f7fa fd05 	bl	801706c <sys_thread_new>
}
 801c662:	bf00      	nop
 801c664:	3708      	adds	r7, #8
 801c666:	46bd      	mov	sp, r7
 801c668:	bd80      	pop	{r7, pc}
 801c66a:	bf00      	nop
 801c66c:	2401ca84 	.word	0x2401ca84
 801c670:	2401ca88 	.word	0x2401ca88
 801c674:	2401ca8c 	.word	0x2401ca8c
 801c678:	08025018 	.word	0x08025018
 801c67c:	080250c8 	.word	0x080250c8
 801c680:	08025090 	.word	0x08025090
 801c684:	2401ca90 	.word	0x2401ca90
 801c688:	080250ec 	.word	0x080250ec
 801c68c:	0801c3bd 	.word	0x0801c3bd
 801c690:	08025110 	.word	0x08025110

0801c694 <tcpip_tcp_timer>:
 *
 * @param arg unused argument
 */
static void
tcpip_tcp_timer(void *arg)
{
 801c694:	b580      	push	{r7, lr}
 801c696:	b082      	sub	sp, #8
 801c698:	af00      	add	r7, sp, #0
 801c69a:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);

  /* call TCP timer handler */
  tcp_tmr();
 801c69c:	f7fa fd6e 	bl	801717c <tcp_tmr>
  /* timer still needed? */
  if (tcp_active_pcbs || tcp_tw_pcbs) {
 801c6a0:	4b0a      	ldr	r3, [pc, #40]	@ (801c6cc <tcpip_tcp_timer+0x38>)
 801c6a2:	681b      	ldr	r3, [r3, #0]
 801c6a4:	2b00      	cmp	r3, #0
 801c6a6:	d103      	bne.n	801c6b0 <tcpip_tcp_timer+0x1c>
 801c6a8:	4b09      	ldr	r3, [pc, #36]	@ (801c6d0 <tcpip_tcp_timer+0x3c>)
 801c6aa:	681b      	ldr	r3, [r3, #0]
 801c6ac:	2b00      	cmp	r3, #0
 801c6ae:	d005      	beq.n	801c6bc <tcpip_tcp_timer+0x28>
    /* restart timer */
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 801c6b0:	2200      	movs	r2, #0
 801c6b2:	4908      	ldr	r1, [pc, #32]	@ (801c6d4 <tcpip_tcp_timer+0x40>)
 801c6b4:	20fa      	movs	r0, #250	@ 0xfa
 801c6b6:	f000 f8f3 	bl	801c8a0 <sys_timeout>
 801c6ba:	e003      	b.n	801c6c4 <tcpip_tcp_timer+0x30>
  } else {
    /* disable timer */
    tcpip_tcp_timer_active = 0;
 801c6bc:	4b06      	ldr	r3, [pc, #24]	@ (801c6d8 <tcpip_tcp_timer+0x44>)
 801c6be:	2200      	movs	r2, #0
 801c6c0:	601a      	str	r2, [r3, #0]
  }
}
 801c6c2:	bf00      	nop
 801c6c4:	bf00      	nop
 801c6c6:	3708      	adds	r7, #8
 801c6c8:	46bd      	mov	sp, r7
 801c6ca:	bd80      	pop	{r7, pc}
 801c6cc:	2401ca40 	.word	0x2401ca40
 801c6d0:	2401ca44 	.word	0x2401ca44
 801c6d4:	0801c695 	.word	0x0801c695
 801c6d8:	2401ca9c 	.word	0x2401ca9c

0801c6dc <tcp_timer_needed>:
 * the reason is to have the TCP timer only running when
 * there are active (or time-wait) PCBs.
 */
void
tcp_timer_needed(void)
{
 801c6dc:	b580      	push	{r7, lr}
 801c6de:	af00      	add	r7, sp, #0
  LWIP_ASSERT_CORE_LOCKED();

  /* timer is off but needed again? */
  if (!tcpip_tcp_timer_active && (tcp_active_pcbs || tcp_tw_pcbs)) {
 801c6e0:	4b0a      	ldr	r3, [pc, #40]	@ (801c70c <tcp_timer_needed+0x30>)
 801c6e2:	681b      	ldr	r3, [r3, #0]
 801c6e4:	2b00      	cmp	r3, #0
 801c6e6:	d10f      	bne.n	801c708 <tcp_timer_needed+0x2c>
 801c6e8:	4b09      	ldr	r3, [pc, #36]	@ (801c710 <tcp_timer_needed+0x34>)
 801c6ea:	681b      	ldr	r3, [r3, #0]
 801c6ec:	2b00      	cmp	r3, #0
 801c6ee:	d103      	bne.n	801c6f8 <tcp_timer_needed+0x1c>
 801c6f0:	4b08      	ldr	r3, [pc, #32]	@ (801c714 <tcp_timer_needed+0x38>)
 801c6f2:	681b      	ldr	r3, [r3, #0]
 801c6f4:	2b00      	cmp	r3, #0
 801c6f6:	d007      	beq.n	801c708 <tcp_timer_needed+0x2c>
    /* enable and start timer */
    tcpip_tcp_timer_active = 1;
 801c6f8:	4b04      	ldr	r3, [pc, #16]	@ (801c70c <tcp_timer_needed+0x30>)
 801c6fa:	2201      	movs	r2, #1
 801c6fc:	601a      	str	r2, [r3, #0]
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 801c6fe:	2200      	movs	r2, #0
 801c700:	4905      	ldr	r1, [pc, #20]	@ (801c718 <tcp_timer_needed+0x3c>)
 801c702:	20fa      	movs	r0, #250	@ 0xfa
 801c704:	f000 f8cc 	bl	801c8a0 <sys_timeout>
  }
}
 801c708:	bf00      	nop
 801c70a:	bd80      	pop	{r7, pc}
 801c70c:	2401ca9c 	.word	0x2401ca9c
 801c710:	2401ca40 	.word	0x2401ca40
 801c714:	2401ca44 	.word	0x2401ca44
 801c718:	0801c695 	.word	0x0801c695

0801c71c <sys_timeout_abs>:
#if LWIP_DEBUG_TIMERNAMES
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg)
#endif
{
 801c71c:	b580      	push	{r7, lr}
 801c71e:	b086      	sub	sp, #24
 801c720:	af00      	add	r7, sp, #0
 801c722:	60f8      	str	r0, [r7, #12]
 801c724:	60b9      	str	r1, [r7, #8]
 801c726:	607a      	str	r2, [r7, #4]
  struct sys_timeo *timeout, *t;

  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 801c728:	200a      	movs	r0, #10
 801c72a:	f7f9 facd 	bl	8015cc8 <memp_malloc>
 801c72e:	6138      	str	r0, [r7, #16]
  if (timeout == NULL) {
 801c730:	693b      	ldr	r3, [r7, #16]
 801c732:	2b00      	cmp	r3, #0
 801c734:	d109      	bne.n	801c74a <sys_timeout_abs+0x2e>
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 801c736:	693b      	ldr	r3, [r7, #16]
 801c738:	2b00      	cmp	r3, #0
 801c73a:	d151      	bne.n	801c7e0 <sys_timeout_abs+0xc4>
 801c73c:	4b2a      	ldr	r3, [pc, #168]	@ (801c7e8 <sys_timeout_abs+0xcc>)
 801c73e:	22be      	movs	r2, #190	@ 0xbe
 801c740:	492a      	ldr	r1, [pc, #168]	@ (801c7ec <sys_timeout_abs+0xd0>)
 801c742:	482b      	ldr	r0, [pc, #172]	@ (801c7f0 <sys_timeout_abs+0xd4>)
 801c744:	f002 f9fa 	bl	801eb3c <iprintf>
    return;
 801c748:	e04a      	b.n	801c7e0 <sys_timeout_abs+0xc4>
  }

  timeout->next = NULL;
 801c74a:	693b      	ldr	r3, [r7, #16]
 801c74c:	2200      	movs	r2, #0
 801c74e:	601a      	str	r2, [r3, #0]
  timeout->h = handler;
 801c750:	693b      	ldr	r3, [r7, #16]
 801c752:	68ba      	ldr	r2, [r7, #8]
 801c754:	609a      	str	r2, [r3, #8]
  timeout->arg = arg;
 801c756:	693b      	ldr	r3, [r7, #16]
 801c758:	687a      	ldr	r2, [r7, #4]
 801c75a:	60da      	str	r2, [r3, #12]
  timeout->time = abs_time;
 801c75c:	693b      	ldr	r3, [r7, #16]
 801c75e:	68fa      	ldr	r2, [r7, #12]
 801c760:	605a      	str	r2, [r3, #4]
  timeout->handler_name = handler_name;
  LWIP_DEBUGF(TIMERS_DEBUG, ("sys_timeout: %p abs_time=%"U32_F" handler=%s arg=%p\n",
                             (void *)timeout, abs_time, handler_name, (void *)arg));
#endif /* LWIP_DEBUG_TIMERNAMES */

  if (next_timeout == NULL) {
 801c762:	4b24      	ldr	r3, [pc, #144]	@ (801c7f4 <sys_timeout_abs+0xd8>)
 801c764:	681b      	ldr	r3, [r3, #0]
 801c766:	2b00      	cmp	r3, #0
 801c768:	d103      	bne.n	801c772 <sys_timeout_abs+0x56>
    next_timeout = timeout;
 801c76a:	4a22      	ldr	r2, [pc, #136]	@ (801c7f4 <sys_timeout_abs+0xd8>)
 801c76c:	693b      	ldr	r3, [r7, #16]
 801c76e:	6013      	str	r3, [r2, #0]
    return;
 801c770:	e037      	b.n	801c7e2 <sys_timeout_abs+0xc6>
  }
  if (TIME_LESS_THAN(timeout->time, next_timeout->time)) {
 801c772:	693b      	ldr	r3, [r7, #16]
 801c774:	685a      	ldr	r2, [r3, #4]
 801c776:	4b1f      	ldr	r3, [pc, #124]	@ (801c7f4 <sys_timeout_abs+0xd8>)
 801c778:	681b      	ldr	r3, [r3, #0]
 801c77a:	685b      	ldr	r3, [r3, #4]
 801c77c:	1ad3      	subs	r3, r2, r3
 801c77e:	0fdb      	lsrs	r3, r3, #31
 801c780:	f003 0301 	and.w	r3, r3, #1
 801c784:	b2db      	uxtb	r3, r3
 801c786:	2b00      	cmp	r3, #0
 801c788:	d007      	beq.n	801c79a <sys_timeout_abs+0x7e>
    timeout->next = next_timeout;
 801c78a:	4b1a      	ldr	r3, [pc, #104]	@ (801c7f4 <sys_timeout_abs+0xd8>)
 801c78c:	681a      	ldr	r2, [r3, #0]
 801c78e:	693b      	ldr	r3, [r7, #16]
 801c790:	601a      	str	r2, [r3, #0]
    next_timeout = timeout;
 801c792:	4a18      	ldr	r2, [pc, #96]	@ (801c7f4 <sys_timeout_abs+0xd8>)
 801c794:	693b      	ldr	r3, [r7, #16]
 801c796:	6013      	str	r3, [r2, #0]
 801c798:	e023      	b.n	801c7e2 <sys_timeout_abs+0xc6>
  } else {
    for (t = next_timeout; t != NULL; t = t->next) {
 801c79a:	4b16      	ldr	r3, [pc, #88]	@ (801c7f4 <sys_timeout_abs+0xd8>)
 801c79c:	681b      	ldr	r3, [r3, #0]
 801c79e:	617b      	str	r3, [r7, #20]
 801c7a0:	e01a      	b.n	801c7d8 <sys_timeout_abs+0xbc>
      if ((t->next == NULL) || TIME_LESS_THAN(timeout->time, t->next->time)) {
 801c7a2:	697b      	ldr	r3, [r7, #20]
 801c7a4:	681b      	ldr	r3, [r3, #0]
 801c7a6:	2b00      	cmp	r3, #0
 801c7a8:	d00b      	beq.n	801c7c2 <sys_timeout_abs+0xa6>
 801c7aa:	693b      	ldr	r3, [r7, #16]
 801c7ac:	685a      	ldr	r2, [r3, #4]
 801c7ae:	697b      	ldr	r3, [r7, #20]
 801c7b0:	681b      	ldr	r3, [r3, #0]
 801c7b2:	685b      	ldr	r3, [r3, #4]
 801c7b4:	1ad3      	subs	r3, r2, r3
 801c7b6:	0fdb      	lsrs	r3, r3, #31
 801c7b8:	f003 0301 	and.w	r3, r3, #1
 801c7bc:	b2db      	uxtb	r3, r3
 801c7be:	2b00      	cmp	r3, #0
 801c7c0:	d007      	beq.n	801c7d2 <sys_timeout_abs+0xb6>
        timeout->next = t->next;
 801c7c2:	697b      	ldr	r3, [r7, #20]
 801c7c4:	681a      	ldr	r2, [r3, #0]
 801c7c6:	693b      	ldr	r3, [r7, #16]
 801c7c8:	601a      	str	r2, [r3, #0]
        t->next = timeout;
 801c7ca:	697b      	ldr	r3, [r7, #20]
 801c7cc:	693a      	ldr	r2, [r7, #16]
 801c7ce:	601a      	str	r2, [r3, #0]
        break;
 801c7d0:	e007      	b.n	801c7e2 <sys_timeout_abs+0xc6>
    for (t = next_timeout; t != NULL; t = t->next) {
 801c7d2:	697b      	ldr	r3, [r7, #20]
 801c7d4:	681b      	ldr	r3, [r3, #0]
 801c7d6:	617b      	str	r3, [r7, #20]
 801c7d8:	697b      	ldr	r3, [r7, #20]
 801c7da:	2b00      	cmp	r3, #0
 801c7dc:	d1e1      	bne.n	801c7a2 <sys_timeout_abs+0x86>
 801c7de:	e000      	b.n	801c7e2 <sys_timeout_abs+0xc6>
    return;
 801c7e0:	bf00      	nop
      }
    }
  }
}
 801c7e2:	3718      	adds	r7, #24
 801c7e4:	46bd      	mov	sp, r7
 801c7e6:	bd80      	pop	{r7, pc}
 801c7e8:	08025120 	.word	0x08025120
 801c7ec:	0802517c 	.word	0x0802517c
 801c7f0:	080251bc 	.word	0x080251bc
 801c7f4:	2401ca94 	.word	0x2401ca94

0801c7f8 <lwip_cyclic_timer>:
#if !LWIP_TESTMODE
static
#endif
void
lwip_cyclic_timer(void *arg)
{
 801c7f8:	b580      	push	{r7, lr}
 801c7fa:	b086      	sub	sp, #24
 801c7fc:	af00      	add	r7, sp, #0
 801c7fe:	6078      	str	r0, [r7, #4]
  u32_t now;
  u32_t next_timeout_time;
  const struct lwip_cyclic_timer *cyclic = (const struct lwip_cyclic_timer *)arg;
 801c800:	687b      	ldr	r3, [r7, #4]
 801c802:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  LWIP_DEBUGF(TIMERS_DEBUG, ("tcpip: %s()\n", cyclic->handler_name));
#endif
  cyclic->handler();
 801c804:	697b      	ldr	r3, [r7, #20]
 801c806:	685b      	ldr	r3, [r3, #4]
 801c808:	4798      	blx	r3

  now = sys_now();
 801c80a:	f7f2 f96b 	bl	800eae4 <sys_now>
 801c80e:	6138      	str	r0, [r7, #16]
  next_timeout_time = (u32_t)(current_timeout_due_time + cyclic->interval_ms);  /* overflow handled by TIME_LESS_THAN macro */ 
 801c810:	697b      	ldr	r3, [r7, #20]
 801c812:	681a      	ldr	r2, [r3, #0]
 801c814:	4b0f      	ldr	r3, [pc, #60]	@ (801c854 <lwip_cyclic_timer+0x5c>)
 801c816:	681b      	ldr	r3, [r3, #0]
 801c818:	4413      	add	r3, r2
 801c81a:	60fb      	str	r3, [r7, #12]
  if (TIME_LESS_THAN(next_timeout_time, now)) {
 801c81c:	68fa      	ldr	r2, [r7, #12]
 801c81e:	693b      	ldr	r3, [r7, #16]
 801c820:	1ad3      	subs	r3, r2, r3
 801c822:	0fdb      	lsrs	r3, r3, #31
 801c824:	f003 0301 	and.w	r3, r3, #1
 801c828:	b2db      	uxtb	r3, r3
 801c82a:	2b00      	cmp	r3, #0
 801c82c:	d009      	beq.n	801c842 <lwip_cyclic_timer+0x4a>
    /* timer would immediately expire again -> "overload" -> restart without any correction */
#if LWIP_DEBUG_TIMERNAMES
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg);
 801c82e:	697b      	ldr	r3, [r7, #20]
 801c830:	681a      	ldr	r2, [r3, #0]
 801c832:	693b      	ldr	r3, [r7, #16]
 801c834:	4413      	add	r3, r2
 801c836:	687a      	ldr	r2, [r7, #4]
 801c838:	4907      	ldr	r1, [pc, #28]	@ (801c858 <lwip_cyclic_timer+0x60>)
 801c83a:	4618      	mov	r0, r3
 801c83c:	f7ff ff6e 	bl	801c71c <sys_timeout_abs>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
#endif
  }
}
 801c840:	e004      	b.n	801c84c <lwip_cyclic_timer+0x54>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
 801c842:	687a      	ldr	r2, [r7, #4]
 801c844:	4904      	ldr	r1, [pc, #16]	@ (801c858 <lwip_cyclic_timer+0x60>)
 801c846:	68f8      	ldr	r0, [r7, #12]
 801c848:	f7ff ff68 	bl	801c71c <sys_timeout_abs>
}
 801c84c:	bf00      	nop
 801c84e:	3718      	adds	r7, #24
 801c850:	46bd      	mov	sp, r7
 801c852:	bd80      	pop	{r7, pc}
 801c854:	2401ca98 	.word	0x2401ca98
 801c858:	0801c7f9 	.word	0x0801c7f9

0801c85c <sys_timeouts_init>:

/** Initialize this module */
void sys_timeouts_init(void)
{
 801c85c:	b580      	push	{r7, lr}
 801c85e:	b082      	sub	sp, #8
 801c860:	af00      	add	r7, sp, #0
  size_t i;
  /* tcp_tmr() at index 0 is started on demand */
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 801c862:	2301      	movs	r3, #1
 801c864:	607b      	str	r3, [r7, #4]
 801c866:	e00e      	b.n	801c886 <sys_timeouts_init+0x2a>
    /* we have to cast via size_t to get rid of const warning
      (this is OK as cyclic_timer() casts back to const* */
    sys_timeout(lwip_cyclic_timers[i].interval_ms, lwip_cyclic_timer, LWIP_CONST_CAST(void *, &lwip_cyclic_timers[i]));
 801c868:	4a0b      	ldr	r2, [pc, #44]	@ (801c898 <sys_timeouts_init+0x3c>)
 801c86a:	687b      	ldr	r3, [r7, #4]
 801c86c:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 801c870:	687b      	ldr	r3, [r7, #4]
 801c872:	00db      	lsls	r3, r3, #3
 801c874:	4a08      	ldr	r2, [pc, #32]	@ (801c898 <sys_timeouts_init+0x3c>)
 801c876:	4413      	add	r3, r2
 801c878:	461a      	mov	r2, r3
 801c87a:	4908      	ldr	r1, [pc, #32]	@ (801c89c <sys_timeouts_init+0x40>)
 801c87c:	f000 f810 	bl	801c8a0 <sys_timeout>
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 801c880:	687b      	ldr	r3, [r7, #4]
 801c882:	3301      	adds	r3, #1
 801c884:	607b      	str	r3, [r7, #4]
 801c886:	687b      	ldr	r3, [r7, #4]
 801c888:	2b02      	cmp	r3, #2
 801c88a:	d9ed      	bls.n	801c868 <sys_timeouts_init+0xc>
  }
}
 801c88c:	bf00      	nop
 801c88e:	bf00      	nop
 801c890:	3708      	adds	r7, #8
 801c892:	46bd      	mov	sp, r7
 801c894:	bd80      	pop	{r7, pc}
 801c896:	bf00      	nop
 801c898:	0802583c 	.word	0x0802583c
 801c89c:	0801c7f9 	.word	0x0801c7f9

0801c8a0 <sys_timeout>:
sys_timeout_debug(u32_t msecs, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
void
sys_timeout(u32_t msecs, sys_timeout_handler handler, void *arg)
#endif /* LWIP_DEBUG_TIMERNAMES */
{
 801c8a0:	b580      	push	{r7, lr}
 801c8a2:	b086      	sub	sp, #24
 801c8a4:	af00      	add	r7, sp, #0
 801c8a6:	60f8      	str	r0, [r7, #12]
 801c8a8:	60b9      	str	r1, [r7, #8]
 801c8aa:	607a      	str	r2, [r7, #4]
  u32_t next_timeout_time;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("Timeout time too long, max is LWIP_UINT32_MAX/4 msecs", msecs <= (LWIP_UINT32_MAX / 4));
 801c8ac:	68fb      	ldr	r3, [r7, #12]
 801c8ae:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801c8b2:	d306      	bcc.n	801c8c2 <sys_timeout+0x22>
 801c8b4:	4b0a      	ldr	r3, [pc, #40]	@ (801c8e0 <sys_timeout+0x40>)
 801c8b6:	f240 1229 	movw	r2, #297	@ 0x129
 801c8ba:	490a      	ldr	r1, [pc, #40]	@ (801c8e4 <sys_timeout+0x44>)
 801c8bc:	480a      	ldr	r0, [pc, #40]	@ (801c8e8 <sys_timeout+0x48>)
 801c8be:	f002 f93d 	bl	801eb3c <iprintf>

  next_timeout_time = (u32_t)(sys_now() + msecs); /* overflow handled by TIME_LESS_THAN macro */ 
 801c8c2:	f7f2 f90f 	bl	800eae4 <sys_now>
 801c8c6:	4602      	mov	r2, r0
 801c8c8:	68fb      	ldr	r3, [r7, #12]
 801c8ca:	4413      	add	r3, r2
 801c8cc:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  sys_timeout_abs(next_timeout_time, handler, arg, handler_name);
#else
  sys_timeout_abs(next_timeout_time, handler, arg);
 801c8ce:	687a      	ldr	r2, [r7, #4]
 801c8d0:	68b9      	ldr	r1, [r7, #8]
 801c8d2:	6978      	ldr	r0, [r7, #20]
 801c8d4:	f7ff ff22 	bl	801c71c <sys_timeout_abs>
#endif
}
 801c8d8:	bf00      	nop
 801c8da:	3718      	adds	r7, #24
 801c8dc:	46bd      	mov	sp, r7
 801c8de:	bd80      	pop	{r7, pc}
 801c8e0:	08025120 	.word	0x08025120
 801c8e4:	080251e4 	.word	0x080251e4
 801c8e8:	080251bc 	.word	0x080251bc

0801c8ec <sys_check_timeouts>:
 *
 * Must be called periodically from your main loop.
 */
void
sys_check_timeouts(void)
{
 801c8ec:	b580      	push	{r7, lr}
 801c8ee:	b084      	sub	sp, #16
 801c8f0:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  /* Process only timers expired at the start of the function. */
  now = sys_now();
 801c8f2:	f7f2 f8f7 	bl	800eae4 <sys_now>
 801c8f6:	60f8      	str	r0, [r7, #12]
    sys_timeout_handler handler;
    void *arg;

    PBUF_CHECK_FREE_OOSEQ();

    tmptimeout = next_timeout;
 801c8f8:	4b17      	ldr	r3, [pc, #92]	@ (801c958 <sys_check_timeouts+0x6c>)
 801c8fa:	681b      	ldr	r3, [r3, #0]
 801c8fc:	60bb      	str	r3, [r7, #8]
    if (tmptimeout == NULL) {
 801c8fe:	68bb      	ldr	r3, [r7, #8]
 801c900:	2b00      	cmp	r3, #0
 801c902:	d022      	beq.n	801c94a <sys_check_timeouts+0x5e>
      return;
    }

    if (TIME_LESS_THAN(now, tmptimeout->time)) {
 801c904:	68bb      	ldr	r3, [r7, #8]
 801c906:	685b      	ldr	r3, [r3, #4]
 801c908:	68fa      	ldr	r2, [r7, #12]
 801c90a:	1ad3      	subs	r3, r2, r3
 801c90c:	0fdb      	lsrs	r3, r3, #31
 801c90e:	f003 0301 	and.w	r3, r3, #1
 801c912:	b2db      	uxtb	r3, r3
 801c914:	2b00      	cmp	r3, #0
 801c916:	d11a      	bne.n	801c94e <sys_check_timeouts+0x62>
      return;
    }

    /* Timeout has expired */
    next_timeout = tmptimeout->next;
 801c918:	68bb      	ldr	r3, [r7, #8]
 801c91a:	681b      	ldr	r3, [r3, #0]
 801c91c:	4a0e      	ldr	r2, [pc, #56]	@ (801c958 <sys_check_timeouts+0x6c>)
 801c91e:	6013      	str	r3, [r2, #0]
    handler = tmptimeout->h;
 801c920:	68bb      	ldr	r3, [r7, #8]
 801c922:	689b      	ldr	r3, [r3, #8]
 801c924:	607b      	str	r3, [r7, #4]
    arg = tmptimeout->arg;
 801c926:	68bb      	ldr	r3, [r7, #8]
 801c928:	68db      	ldr	r3, [r3, #12]
 801c92a:	603b      	str	r3, [r7, #0]
    current_timeout_due_time = tmptimeout->time;
 801c92c:	68bb      	ldr	r3, [r7, #8]
 801c92e:	685b      	ldr	r3, [r3, #4]
 801c930:	4a0a      	ldr	r2, [pc, #40]	@ (801c95c <sys_check_timeouts+0x70>)
 801c932:	6013      	str	r3, [r2, #0]
    if (handler != NULL) {
      LWIP_DEBUGF(TIMERS_DEBUG, ("sct calling h=%s t=%"U32_F" arg=%p\n",
                                 tmptimeout->handler_name, sys_now() - tmptimeout->time, arg));
    }
#endif /* LWIP_DEBUG_TIMERNAMES */
    memp_free(MEMP_SYS_TIMEOUT, tmptimeout);
 801c934:	68b9      	ldr	r1, [r7, #8]
 801c936:	200a      	movs	r0, #10
 801c938:	f7f9 fa3c 	bl	8015db4 <memp_free>
    if (handler != NULL) {
 801c93c:	687b      	ldr	r3, [r7, #4]
 801c93e:	2b00      	cmp	r3, #0
 801c940:	d0da      	beq.n	801c8f8 <sys_check_timeouts+0xc>
      handler(arg);
 801c942:	687b      	ldr	r3, [r7, #4]
 801c944:	6838      	ldr	r0, [r7, #0]
 801c946:	4798      	blx	r3
  do {
 801c948:	e7d6      	b.n	801c8f8 <sys_check_timeouts+0xc>
      return;
 801c94a:	bf00      	nop
 801c94c:	e000      	b.n	801c950 <sys_check_timeouts+0x64>
      return;
 801c94e:	bf00      	nop
    }
    LWIP_TCPIP_THREAD_ALIVE();

    /* Repeat until all expired timers have been called */
  } while (1);
}
 801c950:	3710      	adds	r7, #16
 801c952:	46bd      	mov	sp, r7
 801c954:	bd80      	pop	{r7, pc}
 801c956:	bf00      	nop
 801c958:	2401ca94 	.word	0x2401ca94
 801c95c:	2401ca98 	.word	0x2401ca98

0801c960 <sys_timeouts_sleeptime>:
/** Return the time left before the next timeout is due. If no timeouts are
 * enqueued, returns 0xffffffff
 */
u32_t
sys_timeouts_sleeptime(void)
{
 801c960:	b580      	push	{r7, lr}
 801c962:	b082      	sub	sp, #8
 801c964:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  if (next_timeout == NULL) {
 801c966:	4b16      	ldr	r3, [pc, #88]	@ (801c9c0 <sys_timeouts_sleeptime+0x60>)
 801c968:	681b      	ldr	r3, [r3, #0]
 801c96a:	2b00      	cmp	r3, #0
 801c96c:	d102      	bne.n	801c974 <sys_timeouts_sleeptime+0x14>
    return SYS_TIMEOUTS_SLEEPTIME_INFINITE;
 801c96e:	f04f 33ff 	mov.w	r3, #4294967295
 801c972:	e020      	b.n	801c9b6 <sys_timeouts_sleeptime+0x56>
  }
  now = sys_now();
 801c974:	f7f2 f8b6 	bl	800eae4 <sys_now>
 801c978:	6078      	str	r0, [r7, #4]
  if (TIME_LESS_THAN(next_timeout->time, now)) {
 801c97a:	4b11      	ldr	r3, [pc, #68]	@ (801c9c0 <sys_timeouts_sleeptime+0x60>)
 801c97c:	681b      	ldr	r3, [r3, #0]
 801c97e:	685a      	ldr	r2, [r3, #4]
 801c980:	687b      	ldr	r3, [r7, #4]
 801c982:	1ad3      	subs	r3, r2, r3
 801c984:	0fdb      	lsrs	r3, r3, #31
 801c986:	f003 0301 	and.w	r3, r3, #1
 801c98a:	b2db      	uxtb	r3, r3
 801c98c:	2b00      	cmp	r3, #0
 801c98e:	d001      	beq.n	801c994 <sys_timeouts_sleeptime+0x34>
    return 0;
 801c990:	2300      	movs	r3, #0
 801c992:	e010      	b.n	801c9b6 <sys_timeouts_sleeptime+0x56>
  } else {
    u32_t ret = (u32_t)(next_timeout->time - now);
 801c994:	4b0a      	ldr	r3, [pc, #40]	@ (801c9c0 <sys_timeouts_sleeptime+0x60>)
 801c996:	681b      	ldr	r3, [r3, #0]
 801c998:	685a      	ldr	r2, [r3, #4]
 801c99a:	687b      	ldr	r3, [r7, #4]
 801c99c:	1ad3      	subs	r3, r2, r3
 801c99e:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("invalid sleeptime", ret <= LWIP_MAX_TIMEOUT);
 801c9a0:	683b      	ldr	r3, [r7, #0]
 801c9a2:	2b00      	cmp	r3, #0
 801c9a4:	da06      	bge.n	801c9b4 <sys_timeouts_sleeptime+0x54>
 801c9a6:	4b07      	ldr	r3, [pc, #28]	@ (801c9c4 <sys_timeouts_sleeptime+0x64>)
 801c9a8:	f44f 72dc 	mov.w	r2, #440	@ 0x1b8
 801c9ac:	4906      	ldr	r1, [pc, #24]	@ (801c9c8 <sys_timeouts_sleeptime+0x68>)
 801c9ae:	4807      	ldr	r0, [pc, #28]	@ (801c9cc <sys_timeouts_sleeptime+0x6c>)
 801c9b0:	f002 f8c4 	bl	801eb3c <iprintf>
    return ret;
 801c9b4:	683b      	ldr	r3, [r7, #0]
  }
}
 801c9b6:	4618      	mov	r0, r3
 801c9b8:	3708      	adds	r7, #8
 801c9ba:	46bd      	mov	sp, r7
 801c9bc:	bd80      	pop	{r7, pc}
 801c9be:	bf00      	nop
 801c9c0:	2401ca94 	.word	0x2401ca94
 801c9c4:	08025120 	.word	0x08025120
 801c9c8:	0802521c 	.word	0x0802521c
 801c9cc:	080251bc 	.word	0x080251bc

0801c9d0 <udp_init>:
/**
 * Initialize this module.
 */
void
udp_init(void)
{
 801c9d0:	b580      	push	{r7, lr}
 801c9d2:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  udp_port = UDP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 801c9d4:	f000 fa70 	bl	801ceb8 <rand>
 801c9d8:	4603      	mov	r3, r0
 801c9da:	b29b      	uxth	r3, r3
 801c9dc:	f3c3 030d 	ubfx	r3, r3, #0, #14
 801c9e0:	b29b      	uxth	r3, r3
 801c9e2:	f5a3 4380 	sub.w	r3, r3, #16384	@ 0x4000
 801c9e6:	b29a      	uxth	r2, r3
 801c9e8:	4b01      	ldr	r3, [pc, #4]	@ (801c9f0 <udp_init+0x20>)
 801c9ea:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 801c9ec:	bf00      	nop
 801c9ee:	bd80      	pop	{r7, pc}
 801c9f0:	24000098 	.word	0x24000098

0801c9f4 <udp_input_local_match>:
 * @param broadcast 1 if his is an IPv4 broadcast (global or subnet-only), 0 otherwise (only used for IPv4)
 * @return 1 on match, 0 otherwise
 */
static u8_t
udp_input_local_match(struct udp_pcb *pcb, struct netif *inp, u8_t broadcast)
{
 801c9f4:	b580      	push	{r7, lr}
 801c9f6:	b084      	sub	sp, #16
 801c9f8:	af00      	add	r7, sp, #0
 801c9fa:	60f8      	str	r0, [r7, #12]
 801c9fc:	60b9      	str	r1, [r7, #8]
 801c9fe:	4613      	mov	r3, r2
 801ca00:	71fb      	strb	r3, [r7, #7]
  LWIP_UNUSED_ARG(inp);       /* in IPv6 only case */
  LWIP_UNUSED_ARG(broadcast); /* in IPv6 only case */

  LWIP_ASSERT("udp_input_local_match: invalid pcb", pcb != NULL);
 801ca02:	68fb      	ldr	r3, [r7, #12]
 801ca04:	2b00      	cmp	r3, #0
 801ca06:	d105      	bne.n	801ca14 <udp_input_local_match+0x20>
 801ca08:	4b27      	ldr	r3, [pc, #156]	@ (801caa8 <udp_input_local_match+0xb4>)
 801ca0a:	2287      	movs	r2, #135	@ 0x87
 801ca0c:	4927      	ldr	r1, [pc, #156]	@ (801caac <udp_input_local_match+0xb8>)
 801ca0e:	4828      	ldr	r0, [pc, #160]	@ (801cab0 <udp_input_local_match+0xbc>)
 801ca10:	f002 f894 	bl	801eb3c <iprintf>
  LWIP_ASSERT("udp_input_local_match: invalid netif", inp != NULL);
 801ca14:	68bb      	ldr	r3, [r7, #8]
 801ca16:	2b00      	cmp	r3, #0
 801ca18:	d105      	bne.n	801ca26 <udp_input_local_match+0x32>
 801ca1a:	4b23      	ldr	r3, [pc, #140]	@ (801caa8 <udp_input_local_match+0xb4>)
 801ca1c:	2288      	movs	r2, #136	@ 0x88
 801ca1e:	4925      	ldr	r1, [pc, #148]	@ (801cab4 <udp_input_local_match+0xc0>)
 801ca20:	4823      	ldr	r0, [pc, #140]	@ (801cab0 <udp_input_local_match+0xbc>)
 801ca22:	f002 f88b 	bl	801eb3c <iprintf>

  /* check if PCB is bound to specific netif */
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801ca26:	68fb      	ldr	r3, [r7, #12]
 801ca28:	7a1b      	ldrb	r3, [r3, #8]
 801ca2a:	2b00      	cmp	r3, #0
 801ca2c:	d00b      	beq.n	801ca46 <udp_input_local_match+0x52>
      (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 801ca2e:	68fb      	ldr	r3, [r7, #12]
 801ca30:	7a1a      	ldrb	r2, [r3, #8]
 801ca32:	4b21      	ldr	r3, [pc, #132]	@ (801cab8 <udp_input_local_match+0xc4>)
 801ca34:	685b      	ldr	r3, [r3, #4]
 801ca36:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 801ca3a:	3301      	adds	r3, #1
 801ca3c:	b2db      	uxtb	r3, r3
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801ca3e:	429a      	cmp	r2, r3
 801ca40:	d001      	beq.n	801ca46 <udp_input_local_match+0x52>
    return 0;
 801ca42:	2300      	movs	r3, #0
 801ca44:	e02b      	b.n	801ca9e <udp_input_local_match+0xaa>
  /* Only need to check PCB if incoming IP version matches PCB IP version */
  if (IP_ADDR_PCB_VERSION_MATCH_EXACT(pcb, ip_current_dest_addr())) {
#if LWIP_IPV4
    /* Special case: IPv4 broadcast: all or broadcasts in my subnet
     * Note: broadcast variable can only be 1 if it is an IPv4 broadcast */
    if (broadcast != 0) {
 801ca46:	79fb      	ldrb	r3, [r7, #7]
 801ca48:	2b00      	cmp	r3, #0
 801ca4a:	d018      	beq.n	801ca7e <udp_input_local_match+0x8a>
#if IP_SOF_BROADCAST_RECV
      if (ip_get_option(pcb, SOF_BROADCAST))
#endif /* IP_SOF_BROADCAST_RECV */
      {
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801ca4c:	68fb      	ldr	r3, [r7, #12]
 801ca4e:	2b00      	cmp	r3, #0
 801ca50:	d013      	beq.n	801ca7a <udp_input_local_match+0x86>
 801ca52:	68fb      	ldr	r3, [r7, #12]
 801ca54:	681b      	ldr	r3, [r3, #0]
 801ca56:	2b00      	cmp	r3, #0
 801ca58:	d00f      	beq.n	801ca7a <udp_input_local_match+0x86>
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 801ca5a:	4b17      	ldr	r3, [pc, #92]	@ (801cab8 <udp_input_local_match+0xc4>)
 801ca5c:	695b      	ldr	r3, [r3, #20]
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801ca5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 801ca62:	d00a      	beq.n	801ca7a <udp_input_local_match+0x86>
            ip4_addr_netcmp(ip_2_ip4(&pcb->local_ip), ip4_current_dest_addr(), netif_ip4_netmask(inp))) {
 801ca64:	68fb      	ldr	r3, [r7, #12]
 801ca66:	681a      	ldr	r2, [r3, #0]
 801ca68:	4b13      	ldr	r3, [pc, #76]	@ (801cab8 <udp_input_local_match+0xc4>)
 801ca6a:	695b      	ldr	r3, [r3, #20]
 801ca6c:	405a      	eors	r2, r3
 801ca6e:	68bb      	ldr	r3, [r7, #8]
 801ca70:	3308      	adds	r3, #8
 801ca72:	681b      	ldr	r3, [r3, #0]
 801ca74:	4013      	ands	r3, r2
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 801ca76:	2b00      	cmp	r3, #0
 801ca78:	d110      	bne.n	801ca9c <udp_input_local_match+0xa8>
          return 1;
 801ca7a:	2301      	movs	r3, #1
 801ca7c:	e00f      	b.n	801ca9e <udp_input_local_match+0xaa>
        }
      }
    } else
#endif /* LWIP_IPV4 */
      /* Handle IPv4 and IPv6: all or exact match */
      if (ip_addr_isany(&pcb->local_ip) || ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 801ca7e:	68fb      	ldr	r3, [r7, #12]
 801ca80:	2b00      	cmp	r3, #0
 801ca82:	d009      	beq.n	801ca98 <udp_input_local_match+0xa4>
 801ca84:	68fb      	ldr	r3, [r7, #12]
 801ca86:	681b      	ldr	r3, [r3, #0]
 801ca88:	2b00      	cmp	r3, #0
 801ca8a:	d005      	beq.n	801ca98 <udp_input_local_match+0xa4>
 801ca8c:	68fb      	ldr	r3, [r7, #12]
 801ca8e:	681a      	ldr	r2, [r3, #0]
 801ca90:	4b09      	ldr	r3, [pc, #36]	@ (801cab8 <udp_input_local_match+0xc4>)
 801ca92:	695b      	ldr	r3, [r3, #20]
 801ca94:	429a      	cmp	r2, r3
 801ca96:	d101      	bne.n	801ca9c <udp_input_local_match+0xa8>
        return 1;
 801ca98:	2301      	movs	r3, #1
 801ca9a:	e000      	b.n	801ca9e <udp_input_local_match+0xaa>
      }
  }

  return 0;
 801ca9c:	2300      	movs	r3, #0
}
 801ca9e:	4618      	mov	r0, r3
 801caa0:	3710      	adds	r7, #16
 801caa2:	46bd      	mov	sp, r7
 801caa4:	bd80      	pop	{r7, pc}
 801caa6:	bf00      	nop
 801caa8:	08025230 	.word	0x08025230
 801caac:	08025288 	.word	0x08025288
 801cab0:	080252ac 	.word	0x080252ac
 801cab4:	080252d4 	.word	0x080252d4
 801cab8:	24019920 	.word	0x24019920

0801cabc <udp_input>:
 * @param inp network interface on which the datagram was received.
 *
 */
void
udp_input(struct pbuf *p, struct netif *inp)
{
 801cabc:	b590      	push	{r4, r7, lr}
 801cabe:	b08d      	sub	sp, #52	@ 0x34
 801cac0:	af02      	add	r7, sp, #8
 801cac2:	6078      	str	r0, [r7, #4]
 801cac4:	6039      	str	r1, [r7, #0]
  struct udp_hdr *udphdr;
  struct udp_pcb *pcb, *prev;
  struct udp_pcb *uncon_pcb;
  u16_t src, dest;
  u8_t broadcast;
  u8_t for_us = 0;
 801cac6:	2300      	movs	r3, #0
 801cac8:	76fb      	strb	r3, [r7, #27]

  LWIP_UNUSED_ARG(inp);

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("udp_input: invalid pbuf", p != NULL);
 801caca:	687b      	ldr	r3, [r7, #4]
 801cacc:	2b00      	cmp	r3, #0
 801cace:	d105      	bne.n	801cadc <udp_input+0x20>
 801cad0:	4b7c      	ldr	r3, [pc, #496]	@ (801ccc4 <udp_input+0x208>)
 801cad2:	22cf      	movs	r2, #207	@ 0xcf
 801cad4:	497c      	ldr	r1, [pc, #496]	@ (801ccc8 <udp_input+0x20c>)
 801cad6:	487d      	ldr	r0, [pc, #500]	@ (801cccc <udp_input+0x210>)
 801cad8:	f002 f830 	bl	801eb3c <iprintf>
  LWIP_ASSERT("udp_input: invalid netif", inp != NULL);
 801cadc:	683b      	ldr	r3, [r7, #0]
 801cade:	2b00      	cmp	r3, #0
 801cae0:	d105      	bne.n	801caee <udp_input+0x32>
 801cae2:	4b78      	ldr	r3, [pc, #480]	@ (801ccc4 <udp_input+0x208>)
 801cae4:	22d0      	movs	r2, #208	@ 0xd0
 801cae6:	497a      	ldr	r1, [pc, #488]	@ (801ccd0 <udp_input+0x214>)
 801cae8:	4878      	ldr	r0, [pc, #480]	@ (801cccc <udp_input+0x210>)
 801caea:	f002 f827 	bl	801eb3c <iprintf>
  PERF_START;

  UDP_STATS_INC(udp.recv);

  /* Check minimum length (UDP header) */
  if (p->len < UDP_HLEN) {
 801caee:	687b      	ldr	r3, [r7, #4]
 801caf0:	895b      	ldrh	r3, [r3, #10]
 801caf2:	2b07      	cmp	r3, #7
 801caf4:	d803      	bhi.n	801cafe <udp_input+0x42>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_input: short UDP datagram (%"U16_F" bytes) discarded\n", p->tot_len));
    UDP_STATS_INC(udp.lenerr);
    UDP_STATS_INC(udp.drop);
    MIB2_STATS_INC(mib2.udpinerrors);
    pbuf_free(p);
 801caf6:	6878      	ldr	r0, [r7, #4]
 801caf8:	f7f9 ff6a 	bl	80169d0 <pbuf_free>
    goto end;
 801cafc:	e0de      	b.n	801ccbc <udp_input+0x200>
  }

  udphdr = (struct udp_hdr *)p->payload;
 801cafe:	687b      	ldr	r3, [r7, #4]
 801cb00:	685b      	ldr	r3, [r3, #4]
 801cb02:	617b      	str	r3, [r7, #20]

  /* is broadcast packet ? */
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 801cb04:	4b73      	ldr	r3, [pc, #460]	@ (801ccd4 <udp_input+0x218>)
 801cb06:	695b      	ldr	r3, [r3, #20]
 801cb08:	4a72      	ldr	r2, [pc, #456]	@ (801ccd4 <udp_input+0x218>)
 801cb0a:	6812      	ldr	r2, [r2, #0]
 801cb0c:	4611      	mov	r1, r2
 801cb0e:	4618      	mov	r0, r3
 801cb10:	f7f7 fdcc 	bl	80146ac <ip4_addr_isbroadcast_u32>
 801cb14:	4603      	mov	r3, r0
 801cb16:	74fb      	strb	r3, [r7, #19]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_input: received datagram of length %"U16_F"\n", p->tot_len));

  /* convert src and dest ports to host byte order */
  src = lwip_ntohs(udphdr->src);
 801cb18:	697b      	ldr	r3, [r7, #20]
 801cb1a:	881b      	ldrh	r3, [r3, #0]
 801cb1c:	b29b      	uxth	r3, r3
 801cb1e:	4618      	mov	r0, r3
 801cb20:	f7f6 f884 	bl	8012c2c <lwip_htons>
 801cb24:	4603      	mov	r3, r0
 801cb26:	823b      	strh	r3, [r7, #16]
  dest = lwip_ntohs(udphdr->dest);
 801cb28:	697b      	ldr	r3, [r7, #20]
 801cb2a:	885b      	ldrh	r3, [r3, #2]
 801cb2c:	b29b      	uxth	r3, r3
 801cb2e:	4618      	mov	r0, r3
 801cb30:	f7f6 f87c 	bl	8012c2c <lwip_htons>
 801cb34:	4603      	mov	r3, r0
 801cb36:	81fb      	strh	r3, [r7, #14]
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_dest_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", lwip_ntohs(udphdr->dest)));
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_src_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", lwip_ntohs(udphdr->src)));

  pcb = NULL;
 801cb38:	2300      	movs	r3, #0
 801cb3a:	627b      	str	r3, [r7, #36]	@ 0x24
  prev = NULL;
 801cb3c:	2300      	movs	r3, #0
 801cb3e:	623b      	str	r3, [r7, #32]
  uncon_pcb = NULL;
 801cb40:	2300      	movs	r3, #0
 801cb42:	61fb      	str	r3, [r7, #28]
  /* Iterate through the UDP pcb list for a matching pcb.
   * 'Perfect match' pcbs (connected to the remote port & ip address) are
   * preferred. If no perfect match is found, the first unconnected pcb that
   * matches the local port and ip address gets the datagram. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801cb44:	4b64      	ldr	r3, [pc, #400]	@ (801ccd8 <udp_input+0x21c>)
 801cb46:	681b      	ldr	r3, [r3, #0]
 801cb48:	627b      	str	r3, [r7, #36]	@ 0x24
 801cb4a:	e054      	b.n	801cbf6 <udp_input+0x13a>
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", pcb->local_port));
    ip_addr_debug_print_val(UDP_DEBUG, pcb->remote_ip);
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", pcb->remote_port));

    /* compare PCB local addr+port to UDP destination addr+port */
    if ((pcb->local_port == dest) &&
 801cb4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801cb4e:	8a5b      	ldrh	r3, [r3, #18]
 801cb50:	89fa      	ldrh	r2, [r7, #14]
 801cb52:	429a      	cmp	r2, r3
 801cb54:	d14a      	bne.n	801cbec <udp_input+0x130>
        (udp_input_local_match(pcb, inp, broadcast) != 0)) {
 801cb56:	7cfb      	ldrb	r3, [r7, #19]
 801cb58:	461a      	mov	r2, r3
 801cb5a:	6839      	ldr	r1, [r7, #0]
 801cb5c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801cb5e:	f7ff ff49 	bl	801c9f4 <udp_input_local_match>
 801cb62:	4603      	mov	r3, r0
    if ((pcb->local_port == dest) &&
 801cb64:	2b00      	cmp	r3, #0
 801cb66:	d041      	beq.n	801cbec <udp_input+0x130>
      if ((pcb->flags & UDP_FLAGS_CONNECTED) == 0) {
 801cb68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801cb6a:	7c1b      	ldrb	r3, [r3, #16]
 801cb6c:	f003 0304 	and.w	r3, r3, #4
 801cb70:	2b00      	cmp	r3, #0
 801cb72:	d11d      	bne.n	801cbb0 <udp_input+0xf4>
        if (uncon_pcb == NULL) {
 801cb74:	69fb      	ldr	r3, [r7, #28]
 801cb76:	2b00      	cmp	r3, #0
 801cb78:	d102      	bne.n	801cb80 <udp_input+0xc4>
          /* the first unconnected matching PCB */
          uncon_pcb = pcb;
 801cb7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801cb7c:	61fb      	str	r3, [r7, #28]
 801cb7e:	e017      	b.n	801cbb0 <udp_input+0xf4>
#if LWIP_IPV4
        } else if (broadcast && ip4_current_dest_addr()->addr == IPADDR_BROADCAST) {
 801cb80:	7cfb      	ldrb	r3, [r7, #19]
 801cb82:	2b00      	cmp	r3, #0
 801cb84:	d014      	beq.n	801cbb0 <udp_input+0xf4>
 801cb86:	4b53      	ldr	r3, [pc, #332]	@ (801ccd4 <udp_input+0x218>)
 801cb88:	695b      	ldr	r3, [r3, #20]
 801cb8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801cb8e:	d10f      	bne.n	801cbb0 <udp_input+0xf4>
          /* global broadcast address (only valid for IPv4; match was checked before) */
          if (!IP_IS_V4_VAL(uncon_pcb->local_ip) || !ip4_addr_cmp(ip_2_ip4(&uncon_pcb->local_ip), netif_ip4_addr(inp))) {
 801cb90:	69fb      	ldr	r3, [r7, #28]
 801cb92:	681a      	ldr	r2, [r3, #0]
 801cb94:	683b      	ldr	r3, [r7, #0]
 801cb96:	3304      	adds	r3, #4
 801cb98:	681b      	ldr	r3, [r3, #0]
 801cb9a:	429a      	cmp	r2, r3
 801cb9c:	d008      	beq.n	801cbb0 <udp_input+0xf4>
            /* uncon_pcb does not match the input netif, check this pcb */
            if (IP_IS_V4_VAL(pcb->local_ip) && ip4_addr_cmp(ip_2_ip4(&pcb->local_ip), netif_ip4_addr(inp))) {
 801cb9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801cba0:	681a      	ldr	r2, [r3, #0]
 801cba2:	683b      	ldr	r3, [r7, #0]
 801cba4:	3304      	adds	r3, #4
 801cba6:	681b      	ldr	r3, [r3, #0]
 801cba8:	429a      	cmp	r2, r3
 801cbaa:	d101      	bne.n	801cbb0 <udp_input+0xf4>
              /* better match */
              uncon_pcb = pcb;
 801cbac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801cbae:	61fb      	str	r3, [r7, #28]
        }
#endif /* SO_REUSE */
      }

      /* compare PCB remote addr+port to UDP source addr+port */
      if ((pcb->remote_port == src) &&
 801cbb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801cbb2:	8a9b      	ldrh	r3, [r3, #20]
 801cbb4:	8a3a      	ldrh	r2, [r7, #16]
 801cbb6:	429a      	cmp	r2, r3
 801cbb8:	d118      	bne.n	801cbec <udp_input+0x130>
          (ip_addr_isany_val(pcb->remote_ip) ||
 801cbba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801cbbc:	685b      	ldr	r3, [r3, #4]
      if ((pcb->remote_port == src) &&
 801cbbe:	2b00      	cmp	r3, #0
 801cbc0:	d005      	beq.n	801cbce <udp_input+0x112>
           ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()))) {
 801cbc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801cbc4:	685a      	ldr	r2, [r3, #4]
 801cbc6:	4b43      	ldr	r3, [pc, #268]	@ (801ccd4 <udp_input+0x218>)
 801cbc8:	691b      	ldr	r3, [r3, #16]
          (ip_addr_isany_val(pcb->remote_ip) ||
 801cbca:	429a      	cmp	r2, r3
 801cbcc:	d10e      	bne.n	801cbec <udp_input+0x130>
        /* the first fully matching PCB */
        if (prev != NULL) {
 801cbce:	6a3b      	ldr	r3, [r7, #32]
 801cbd0:	2b00      	cmp	r3, #0
 801cbd2:	d014      	beq.n	801cbfe <udp_input+0x142>
          /* move the pcb to the front of udp_pcbs so that is
             found faster next time */
          prev->next = pcb->next;
 801cbd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801cbd6:	68da      	ldr	r2, [r3, #12]
 801cbd8:	6a3b      	ldr	r3, [r7, #32]
 801cbda:	60da      	str	r2, [r3, #12]
          pcb->next = udp_pcbs;
 801cbdc:	4b3e      	ldr	r3, [pc, #248]	@ (801ccd8 <udp_input+0x21c>)
 801cbde:	681a      	ldr	r2, [r3, #0]
 801cbe0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801cbe2:	60da      	str	r2, [r3, #12]
          udp_pcbs = pcb;
 801cbe4:	4a3c      	ldr	r2, [pc, #240]	@ (801ccd8 <udp_input+0x21c>)
 801cbe6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801cbe8:	6013      	str	r3, [r2, #0]
        } else {
          UDP_STATS_INC(udp.cachehit);
        }
        break;
 801cbea:	e008      	b.n	801cbfe <udp_input+0x142>
      }
    }

    prev = pcb;
 801cbec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801cbee:	623b      	str	r3, [r7, #32]
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 801cbf0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801cbf2:	68db      	ldr	r3, [r3, #12]
 801cbf4:	627b      	str	r3, [r7, #36]	@ 0x24
 801cbf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801cbf8:	2b00      	cmp	r3, #0
 801cbfa:	d1a7      	bne.n	801cb4c <udp_input+0x90>
 801cbfc:	e000      	b.n	801cc00 <udp_input+0x144>
        break;
 801cbfe:	bf00      	nop
  }
  /* no fully matching pcb found? then look for an unconnected pcb */
  if (pcb == NULL) {
 801cc00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801cc02:	2b00      	cmp	r3, #0
 801cc04:	d101      	bne.n	801cc0a <udp_input+0x14e>
    pcb = uncon_pcb;
 801cc06:	69fb      	ldr	r3, [r7, #28]
 801cc08:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* Check checksum if this is a match or if it was directed at us. */
  if (pcb != NULL) {
 801cc0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801cc0c:	2b00      	cmp	r3, #0
 801cc0e:	d002      	beq.n	801cc16 <udp_input+0x15a>
    for_us = 1;
 801cc10:	2301      	movs	r3, #1
 801cc12:	76fb      	strb	r3, [r7, #27]
 801cc14:	e00a      	b.n	801cc2c <udp_input+0x170>
      for_us = netif_get_ip6_addr_match(inp, ip6_current_dest_addr()) >= 0;
    }
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    if (!ip_current_is_v6()) {
      for_us = ip4_addr_cmp(netif_ip4_addr(inp), ip4_current_dest_addr());
 801cc16:	683b      	ldr	r3, [r7, #0]
 801cc18:	3304      	adds	r3, #4
 801cc1a:	681a      	ldr	r2, [r3, #0]
 801cc1c:	4b2d      	ldr	r3, [pc, #180]	@ (801ccd4 <udp_input+0x218>)
 801cc1e:	695b      	ldr	r3, [r3, #20]
 801cc20:	429a      	cmp	r2, r3
 801cc22:	bf0c      	ite	eq
 801cc24:	2301      	moveq	r3, #1
 801cc26:	2300      	movne	r3, #0
 801cc28:	b2db      	uxtb	r3, r3
 801cc2a:	76fb      	strb	r3, [r7, #27]
    }
#endif /* LWIP_IPV4 */
  }

  if (for_us) {
 801cc2c:	7efb      	ldrb	r3, [r7, #27]
 801cc2e:	2b00      	cmp	r3, #0
 801cc30:	d041      	beq.n	801ccb6 <udp_input+0x1fa>
          }
        }
      }
    }
#endif /* CHECKSUM_CHECK_UDP */
    if (pbuf_remove_header(p, UDP_HLEN)) {
 801cc32:	2108      	movs	r1, #8
 801cc34:	6878      	ldr	r0, [r7, #4]
 801cc36:	f7f9 fe45 	bl	80168c4 <pbuf_remove_header>
 801cc3a:	4603      	mov	r3, r0
 801cc3c:	2b00      	cmp	r3, #0
 801cc3e:	d00a      	beq.n	801cc56 <udp_input+0x19a>
      /* Can we cope with this failing? Just assert for now */
      LWIP_ASSERT("pbuf_remove_header failed\n", 0);
 801cc40:	4b20      	ldr	r3, [pc, #128]	@ (801ccc4 <udp_input+0x208>)
 801cc42:	f44f 72b8 	mov.w	r2, #368	@ 0x170
 801cc46:	4925      	ldr	r1, [pc, #148]	@ (801ccdc <udp_input+0x220>)
 801cc48:	4820      	ldr	r0, [pc, #128]	@ (801cccc <udp_input+0x210>)
 801cc4a:	f001 ff77 	bl	801eb3c <iprintf>
      UDP_STATS_INC(udp.drop);
      MIB2_STATS_INC(mib2.udpinerrors);
      pbuf_free(p);
 801cc4e:	6878      	ldr	r0, [r7, #4]
 801cc50:	f7f9 febe 	bl	80169d0 <pbuf_free>
      goto end;
 801cc54:	e032      	b.n	801ccbc <udp_input+0x200>
    }

    if (pcb != NULL) {
 801cc56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801cc58:	2b00      	cmp	r3, #0
 801cc5a:	d012      	beq.n	801cc82 <udp_input+0x1c6>
          }
        }
      }
#endif /* SO_REUSE && SO_REUSE_RXTOALL */
      /* callback */
      if (pcb->recv != NULL) {
 801cc5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801cc5e:	699b      	ldr	r3, [r3, #24]
 801cc60:	2b00      	cmp	r3, #0
 801cc62:	d00a      	beq.n	801cc7a <udp_input+0x1be>
        /* now the recv function is responsible for freeing p */
        pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr(), src);
 801cc64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801cc66:	699c      	ldr	r4, [r3, #24]
 801cc68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801cc6a:	69d8      	ldr	r0, [r3, #28]
 801cc6c:	8a3b      	ldrh	r3, [r7, #16]
 801cc6e:	9300      	str	r3, [sp, #0]
 801cc70:	4b1b      	ldr	r3, [pc, #108]	@ (801cce0 <udp_input+0x224>)
 801cc72:	687a      	ldr	r2, [r7, #4]
 801cc74:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 801cc76:	47a0      	blx	r4
  } else {
    pbuf_free(p);
  }
end:
  PERF_STOP("udp_input");
  return;
 801cc78:	e021      	b.n	801ccbe <udp_input+0x202>
        pbuf_free(p);
 801cc7a:	6878      	ldr	r0, [r7, #4]
 801cc7c:	f7f9 fea8 	bl	80169d0 <pbuf_free>
        goto end;
 801cc80:	e01c      	b.n	801ccbc <udp_input+0x200>
      if (!broadcast && !ip_addr_ismulticast(ip_current_dest_addr())) {
 801cc82:	7cfb      	ldrb	r3, [r7, #19]
 801cc84:	2b00      	cmp	r3, #0
 801cc86:	d112      	bne.n	801ccae <udp_input+0x1f2>
 801cc88:	4b12      	ldr	r3, [pc, #72]	@ (801ccd4 <udp_input+0x218>)
 801cc8a:	695b      	ldr	r3, [r3, #20]
 801cc8c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 801cc90:	2be0      	cmp	r3, #224	@ 0xe0
 801cc92:	d00c      	beq.n	801ccae <udp_input+0x1f2>
        pbuf_header_force(p, (s16_t)(ip_current_header_tot_len() + UDP_HLEN));
 801cc94:	4b0f      	ldr	r3, [pc, #60]	@ (801ccd4 <udp_input+0x218>)
 801cc96:	899b      	ldrh	r3, [r3, #12]
 801cc98:	3308      	adds	r3, #8
 801cc9a:	b29b      	uxth	r3, r3
 801cc9c:	b21b      	sxth	r3, r3
 801cc9e:	4619      	mov	r1, r3
 801cca0:	6878      	ldr	r0, [r7, #4]
 801cca2:	f7f9 fe82 	bl	80169aa <pbuf_header_force>
        icmp_port_unreach(ip_current_is_v6(), p);
 801cca6:	2103      	movs	r1, #3
 801cca8:	6878      	ldr	r0, [r7, #4]
 801ccaa:	f7f7 f901 	bl	8013eb0 <icmp_dest_unreach>
      pbuf_free(p);
 801ccae:	6878      	ldr	r0, [r7, #4]
 801ccb0:	f7f9 fe8e 	bl	80169d0 <pbuf_free>
  return;
 801ccb4:	e003      	b.n	801ccbe <udp_input+0x202>
    pbuf_free(p);
 801ccb6:	6878      	ldr	r0, [r7, #4]
 801ccb8:	f7f9 fe8a 	bl	80169d0 <pbuf_free>
  return;
 801ccbc:	bf00      	nop
  UDP_STATS_INC(udp.drop);
  MIB2_STATS_INC(mib2.udpinerrors);
  pbuf_free(p);
  PERF_STOP("udp_input");
#endif /* CHECKSUM_CHECK_UDP */
}
 801ccbe:	372c      	adds	r7, #44	@ 0x2c
 801ccc0:	46bd      	mov	sp, r7
 801ccc2:	bd90      	pop	{r4, r7, pc}
 801ccc4:	08025230 	.word	0x08025230
 801ccc8:	080252fc 	.word	0x080252fc
 801cccc:	080252ac 	.word	0x080252ac
 801ccd0:	08025314 	.word	0x08025314
 801ccd4:	24019920 	.word	0x24019920
 801ccd8:	2401caa0 	.word	0x2401caa0
 801ccdc:	08025330 	.word	0x08025330
 801cce0:	24019930 	.word	0x24019930

0801cce4 <udp_netif_ip_addr_changed>:
 *
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change
 */
void udp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 801cce4:	b480      	push	{r7}
 801cce6:	b085      	sub	sp, #20
 801cce8:	af00      	add	r7, sp, #0
 801ccea:	6078      	str	r0, [r7, #4]
 801ccec:	6039      	str	r1, [r7, #0]
  struct udp_pcb *upcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 801ccee:	687b      	ldr	r3, [r7, #4]
 801ccf0:	2b00      	cmp	r3, #0
 801ccf2:	d01e      	beq.n	801cd32 <udp_netif_ip_addr_changed+0x4e>
 801ccf4:	687b      	ldr	r3, [r7, #4]
 801ccf6:	681b      	ldr	r3, [r3, #0]
 801ccf8:	2b00      	cmp	r3, #0
 801ccfa:	d01a      	beq.n	801cd32 <udp_netif_ip_addr_changed+0x4e>
 801ccfc:	683b      	ldr	r3, [r7, #0]
 801ccfe:	2b00      	cmp	r3, #0
 801cd00:	d017      	beq.n	801cd32 <udp_netif_ip_addr_changed+0x4e>
 801cd02:	683b      	ldr	r3, [r7, #0]
 801cd04:	681b      	ldr	r3, [r3, #0]
 801cd06:	2b00      	cmp	r3, #0
 801cd08:	d013      	beq.n	801cd32 <udp_netif_ip_addr_changed+0x4e>
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 801cd0a:	4b0d      	ldr	r3, [pc, #52]	@ (801cd40 <udp_netif_ip_addr_changed+0x5c>)
 801cd0c:	681b      	ldr	r3, [r3, #0]
 801cd0e:	60fb      	str	r3, [r7, #12]
 801cd10:	e00c      	b.n	801cd2c <udp_netif_ip_addr_changed+0x48>
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&upcb->local_ip, old_addr)) {
 801cd12:	68fb      	ldr	r3, [r7, #12]
 801cd14:	681a      	ldr	r2, [r3, #0]
 801cd16:	687b      	ldr	r3, [r7, #4]
 801cd18:	681b      	ldr	r3, [r3, #0]
 801cd1a:	429a      	cmp	r2, r3
 801cd1c:	d103      	bne.n	801cd26 <udp_netif_ip_addr_changed+0x42>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(upcb->local_ip, *new_addr);
 801cd1e:	683b      	ldr	r3, [r7, #0]
 801cd20:	681a      	ldr	r2, [r3, #0]
 801cd22:	68fb      	ldr	r3, [r7, #12]
 801cd24:	601a      	str	r2, [r3, #0]
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 801cd26:	68fb      	ldr	r3, [r7, #12]
 801cd28:	68db      	ldr	r3, [r3, #12]
 801cd2a:	60fb      	str	r3, [r7, #12]
 801cd2c:	68fb      	ldr	r3, [r7, #12]
 801cd2e:	2b00      	cmp	r3, #0
 801cd30:	d1ef      	bne.n	801cd12 <udp_netif_ip_addr_changed+0x2e>
      }
    }
  }
}
 801cd32:	bf00      	nop
 801cd34:	3714      	adds	r7, #20
 801cd36:	46bd      	mov	sp, r7
 801cd38:	f85d 7b04 	ldr.w	r7, [sp], #4
 801cd3c:	4770      	bx	lr
 801cd3e:	bf00      	nop
 801cd40:	2401caa0 	.word	0x2401caa0

0801cd44 <atoi>:
 801cd44:	220a      	movs	r2, #10
 801cd46:	2100      	movs	r1, #0
 801cd48:	f000 bf78 	b.w	801dc3c <strtol>

0801cd4c <malloc>:
 801cd4c:	4b02      	ldr	r3, [pc, #8]	@ (801cd58 <malloc+0xc>)
 801cd4e:	4601      	mov	r1, r0
 801cd50:	6818      	ldr	r0, [r3, #0]
 801cd52:	f000 b825 	b.w	801cda0 <_malloc_r>
 801cd56:	bf00      	nop
 801cd58:	24000214 	.word	0x24000214

0801cd5c <sbrk_aligned>:
 801cd5c:	b570      	push	{r4, r5, r6, lr}
 801cd5e:	4e0f      	ldr	r6, [pc, #60]	@ (801cd9c <sbrk_aligned+0x40>)
 801cd60:	460c      	mov	r4, r1
 801cd62:	6831      	ldr	r1, [r6, #0]
 801cd64:	4605      	mov	r5, r0
 801cd66:	b911      	cbnz	r1, 801cd6e <sbrk_aligned+0x12>
 801cd68:	f002 f968 	bl	801f03c <_sbrk_r>
 801cd6c:	6030      	str	r0, [r6, #0]
 801cd6e:	4621      	mov	r1, r4
 801cd70:	4628      	mov	r0, r5
 801cd72:	f002 f963 	bl	801f03c <_sbrk_r>
 801cd76:	1c43      	adds	r3, r0, #1
 801cd78:	d103      	bne.n	801cd82 <sbrk_aligned+0x26>
 801cd7a:	f04f 34ff 	mov.w	r4, #4294967295
 801cd7e:	4620      	mov	r0, r4
 801cd80:	bd70      	pop	{r4, r5, r6, pc}
 801cd82:	1cc4      	adds	r4, r0, #3
 801cd84:	f024 0403 	bic.w	r4, r4, #3
 801cd88:	42a0      	cmp	r0, r4
 801cd8a:	d0f8      	beq.n	801cd7e <sbrk_aligned+0x22>
 801cd8c:	1a21      	subs	r1, r4, r0
 801cd8e:	4628      	mov	r0, r5
 801cd90:	f002 f954 	bl	801f03c <_sbrk_r>
 801cd94:	3001      	adds	r0, #1
 801cd96:	d1f2      	bne.n	801cd7e <sbrk_aligned+0x22>
 801cd98:	e7ef      	b.n	801cd7a <sbrk_aligned+0x1e>
 801cd9a:	bf00      	nop
 801cd9c:	2401caa4 	.word	0x2401caa4

0801cda0 <_malloc_r>:
 801cda0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801cda4:	1ccd      	adds	r5, r1, #3
 801cda6:	f025 0503 	bic.w	r5, r5, #3
 801cdaa:	3508      	adds	r5, #8
 801cdac:	2d0c      	cmp	r5, #12
 801cdae:	bf38      	it	cc
 801cdb0:	250c      	movcc	r5, #12
 801cdb2:	2d00      	cmp	r5, #0
 801cdb4:	4606      	mov	r6, r0
 801cdb6:	db01      	blt.n	801cdbc <_malloc_r+0x1c>
 801cdb8:	42a9      	cmp	r1, r5
 801cdba:	d904      	bls.n	801cdc6 <_malloc_r+0x26>
 801cdbc:	230c      	movs	r3, #12
 801cdbe:	6033      	str	r3, [r6, #0]
 801cdc0:	2000      	movs	r0, #0
 801cdc2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801cdc6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 801ce9c <_malloc_r+0xfc>
 801cdca:	f000 f869 	bl	801cea0 <__malloc_lock>
 801cdce:	f8d8 3000 	ldr.w	r3, [r8]
 801cdd2:	461c      	mov	r4, r3
 801cdd4:	bb44      	cbnz	r4, 801ce28 <_malloc_r+0x88>
 801cdd6:	4629      	mov	r1, r5
 801cdd8:	4630      	mov	r0, r6
 801cdda:	f7ff ffbf 	bl	801cd5c <sbrk_aligned>
 801cdde:	1c43      	adds	r3, r0, #1
 801cde0:	4604      	mov	r4, r0
 801cde2:	d158      	bne.n	801ce96 <_malloc_r+0xf6>
 801cde4:	f8d8 4000 	ldr.w	r4, [r8]
 801cde8:	4627      	mov	r7, r4
 801cdea:	2f00      	cmp	r7, #0
 801cdec:	d143      	bne.n	801ce76 <_malloc_r+0xd6>
 801cdee:	2c00      	cmp	r4, #0
 801cdf0:	d04b      	beq.n	801ce8a <_malloc_r+0xea>
 801cdf2:	6823      	ldr	r3, [r4, #0]
 801cdf4:	4639      	mov	r1, r7
 801cdf6:	4630      	mov	r0, r6
 801cdf8:	eb04 0903 	add.w	r9, r4, r3
 801cdfc:	f002 f91e 	bl	801f03c <_sbrk_r>
 801ce00:	4581      	cmp	r9, r0
 801ce02:	d142      	bne.n	801ce8a <_malloc_r+0xea>
 801ce04:	6821      	ldr	r1, [r4, #0]
 801ce06:	1a6d      	subs	r5, r5, r1
 801ce08:	4629      	mov	r1, r5
 801ce0a:	4630      	mov	r0, r6
 801ce0c:	f7ff ffa6 	bl	801cd5c <sbrk_aligned>
 801ce10:	3001      	adds	r0, #1
 801ce12:	d03a      	beq.n	801ce8a <_malloc_r+0xea>
 801ce14:	6823      	ldr	r3, [r4, #0]
 801ce16:	442b      	add	r3, r5
 801ce18:	6023      	str	r3, [r4, #0]
 801ce1a:	f8d8 3000 	ldr.w	r3, [r8]
 801ce1e:	685a      	ldr	r2, [r3, #4]
 801ce20:	bb62      	cbnz	r2, 801ce7c <_malloc_r+0xdc>
 801ce22:	f8c8 7000 	str.w	r7, [r8]
 801ce26:	e00f      	b.n	801ce48 <_malloc_r+0xa8>
 801ce28:	6822      	ldr	r2, [r4, #0]
 801ce2a:	1b52      	subs	r2, r2, r5
 801ce2c:	d420      	bmi.n	801ce70 <_malloc_r+0xd0>
 801ce2e:	2a0b      	cmp	r2, #11
 801ce30:	d917      	bls.n	801ce62 <_malloc_r+0xc2>
 801ce32:	1961      	adds	r1, r4, r5
 801ce34:	42a3      	cmp	r3, r4
 801ce36:	6025      	str	r5, [r4, #0]
 801ce38:	bf18      	it	ne
 801ce3a:	6059      	strne	r1, [r3, #4]
 801ce3c:	6863      	ldr	r3, [r4, #4]
 801ce3e:	bf08      	it	eq
 801ce40:	f8c8 1000 	streq.w	r1, [r8]
 801ce44:	5162      	str	r2, [r4, r5]
 801ce46:	604b      	str	r3, [r1, #4]
 801ce48:	4630      	mov	r0, r6
 801ce4a:	f000 f82f 	bl	801ceac <__malloc_unlock>
 801ce4e:	f104 000b 	add.w	r0, r4, #11
 801ce52:	1d23      	adds	r3, r4, #4
 801ce54:	f020 0007 	bic.w	r0, r0, #7
 801ce58:	1ac2      	subs	r2, r0, r3
 801ce5a:	bf1c      	itt	ne
 801ce5c:	1a1b      	subne	r3, r3, r0
 801ce5e:	50a3      	strne	r3, [r4, r2]
 801ce60:	e7af      	b.n	801cdc2 <_malloc_r+0x22>
 801ce62:	6862      	ldr	r2, [r4, #4]
 801ce64:	42a3      	cmp	r3, r4
 801ce66:	bf0c      	ite	eq
 801ce68:	f8c8 2000 	streq.w	r2, [r8]
 801ce6c:	605a      	strne	r2, [r3, #4]
 801ce6e:	e7eb      	b.n	801ce48 <_malloc_r+0xa8>
 801ce70:	4623      	mov	r3, r4
 801ce72:	6864      	ldr	r4, [r4, #4]
 801ce74:	e7ae      	b.n	801cdd4 <_malloc_r+0x34>
 801ce76:	463c      	mov	r4, r7
 801ce78:	687f      	ldr	r7, [r7, #4]
 801ce7a:	e7b6      	b.n	801cdea <_malloc_r+0x4a>
 801ce7c:	461a      	mov	r2, r3
 801ce7e:	685b      	ldr	r3, [r3, #4]
 801ce80:	42a3      	cmp	r3, r4
 801ce82:	d1fb      	bne.n	801ce7c <_malloc_r+0xdc>
 801ce84:	2300      	movs	r3, #0
 801ce86:	6053      	str	r3, [r2, #4]
 801ce88:	e7de      	b.n	801ce48 <_malloc_r+0xa8>
 801ce8a:	230c      	movs	r3, #12
 801ce8c:	6033      	str	r3, [r6, #0]
 801ce8e:	4630      	mov	r0, r6
 801ce90:	f000 f80c 	bl	801ceac <__malloc_unlock>
 801ce94:	e794      	b.n	801cdc0 <_malloc_r+0x20>
 801ce96:	6005      	str	r5, [r0, #0]
 801ce98:	e7d6      	b.n	801ce48 <_malloc_r+0xa8>
 801ce9a:	bf00      	nop
 801ce9c:	2401caa8 	.word	0x2401caa8

0801cea0 <__malloc_lock>:
 801cea0:	4801      	ldr	r0, [pc, #4]	@ (801cea8 <__malloc_lock+0x8>)
 801cea2:	f7e8 b919 	b.w	80050d8 <__retarget_lock_acquire_recursive>
 801cea6:	bf00      	nop
 801cea8:	24000830 	.word	0x24000830

0801ceac <__malloc_unlock>:
 801ceac:	4801      	ldr	r0, [pc, #4]	@ (801ceb4 <__malloc_unlock+0x8>)
 801ceae:	f7e8 b928 	b.w	8005102 <__retarget_lock_release_recursive>
 801ceb2:	bf00      	nop
 801ceb4:	24000830 	.word	0x24000830

0801ceb8 <rand>:
 801ceb8:	4b16      	ldr	r3, [pc, #88]	@ (801cf14 <rand+0x5c>)
 801ceba:	b510      	push	{r4, lr}
 801cebc:	681c      	ldr	r4, [r3, #0]
 801cebe:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 801cec0:	b9b3      	cbnz	r3, 801cef0 <rand+0x38>
 801cec2:	2018      	movs	r0, #24
 801cec4:	f7ff ff42 	bl	801cd4c <malloc>
 801cec8:	4602      	mov	r2, r0
 801ceca:	6320      	str	r0, [r4, #48]	@ 0x30
 801cecc:	b920      	cbnz	r0, 801ced8 <rand+0x20>
 801cece:	4b12      	ldr	r3, [pc, #72]	@ (801cf18 <rand+0x60>)
 801ced0:	4812      	ldr	r0, [pc, #72]	@ (801cf1c <rand+0x64>)
 801ced2:	2152      	movs	r1, #82	@ 0x52
 801ced4:	f002 f928 	bl	801f128 <__assert_func>
 801ced8:	4911      	ldr	r1, [pc, #68]	@ (801cf20 <rand+0x68>)
 801ceda:	4b12      	ldr	r3, [pc, #72]	@ (801cf24 <rand+0x6c>)
 801cedc:	e9c0 1300 	strd	r1, r3, [r0]
 801cee0:	4b11      	ldr	r3, [pc, #68]	@ (801cf28 <rand+0x70>)
 801cee2:	6083      	str	r3, [r0, #8]
 801cee4:	230b      	movs	r3, #11
 801cee6:	8183      	strh	r3, [r0, #12]
 801cee8:	2100      	movs	r1, #0
 801ceea:	2001      	movs	r0, #1
 801ceec:	e9c2 0104 	strd	r0, r1, [r2, #16]
 801cef0:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 801cef2:	480e      	ldr	r0, [pc, #56]	@ (801cf2c <rand+0x74>)
 801cef4:	690b      	ldr	r3, [r1, #16]
 801cef6:	694c      	ldr	r4, [r1, #20]
 801cef8:	4a0d      	ldr	r2, [pc, #52]	@ (801cf30 <rand+0x78>)
 801cefa:	4358      	muls	r0, r3
 801cefc:	fb02 0004 	mla	r0, r2, r4, r0
 801cf00:	fba3 3202 	umull	r3, r2, r3, r2
 801cf04:	3301      	adds	r3, #1
 801cf06:	eb40 0002 	adc.w	r0, r0, r2
 801cf0a:	e9c1 3004 	strd	r3, r0, [r1, #16]
 801cf0e:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 801cf12:	bd10      	pop	{r4, pc}
 801cf14:	24000214 	.word	0x24000214
 801cf18:	08025854 	.word	0x08025854
 801cf1c:	0802586b 	.word	0x0802586b
 801cf20:	abcd330e 	.word	0xabcd330e
 801cf24:	e66d1234 	.word	0xe66d1234
 801cf28:	0005deec 	.word	0x0005deec
 801cf2c:	5851f42d 	.word	0x5851f42d
 801cf30:	4c957f2d 	.word	0x4c957f2d

0801cf34 <sulp>:
 801cf34:	b570      	push	{r4, r5, r6, lr}
 801cf36:	4604      	mov	r4, r0
 801cf38:	460d      	mov	r5, r1
 801cf3a:	4616      	mov	r6, r2
 801cf3c:	ec45 4b10 	vmov	d0, r4, r5
 801cf40:	f003 fdfa 	bl	8020b38 <__ulp>
 801cf44:	b17e      	cbz	r6, 801cf66 <sulp+0x32>
 801cf46:	f3c5 530a 	ubfx	r3, r5, #20, #11
 801cf4a:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 801cf4e:	2b00      	cmp	r3, #0
 801cf50:	dd09      	ble.n	801cf66 <sulp+0x32>
 801cf52:	051b      	lsls	r3, r3, #20
 801cf54:	f103 517f 	add.w	r1, r3, #1069547520	@ 0x3fc00000
 801cf58:	2000      	movs	r0, #0
 801cf5a:	f501 1140 	add.w	r1, r1, #3145728	@ 0x300000
 801cf5e:	ec41 0b17 	vmov	d7, r0, r1
 801cf62:	ee20 0b07 	vmul.f64	d0, d0, d7
 801cf66:	bd70      	pop	{r4, r5, r6, pc}

0801cf68 <_strtod_l>:
 801cf68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801cf6c:	ed2d 8b0a 	vpush	{d8-d12}
 801cf70:	b097      	sub	sp, #92	@ 0x5c
 801cf72:	4688      	mov	r8, r1
 801cf74:	920e      	str	r2, [sp, #56]	@ 0x38
 801cf76:	2200      	movs	r2, #0
 801cf78:	9212      	str	r2, [sp, #72]	@ 0x48
 801cf7a:	9005      	str	r0, [sp, #20]
 801cf7c:	f04f 0a00 	mov.w	sl, #0
 801cf80:	f04f 0b00 	mov.w	fp, #0
 801cf84:	460a      	mov	r2, r1
 801cf86:	9211      	str	r2, [sp, #68]	@ 0x44
 801cf88:	7811      	ldrb	r1, [r2, #0]
 801cf8a:	292b      	cmp	r1, #43	@ 0x2b
 801cf8c:	d04c      	beq.n	801d028 <_strtod_l+0xc0>
 801cf8e:	d839      	bhi.n	801d004 <_strtod_l+0x9c>
 801cf90:	290d      	cmp	r1, #13
 801cf92:	d833      	bhi.n	801cffc <_strtod_l+0x94>
 801cf94:	2908      	cmp	r1, #8
 801cf96:	d833      	bhi.n	801d000 <_strtod_l+0x98>
 801cf98:	2900      	cmp	r1, #0
 801cf9a:	d03c      	beq.n	801d016 <_strtod_l+0xae>
 801cf9c:	2200      	movs	r2, #0
 801cf9e:	9208      	str	r2, [sp, #32]
 801cfa0:	9d11      	ldr	r5, [sp, #68]	@ 0x44
 801cfa2:	782a      	ldrb	r2, [r5, #0]
 801cfa4:	2a30      	cmp	r2, #48	@ 0x30
 801cfa6:	f040 80b7 	bne.w	801d118 <_strtod_l+0x1b0>
 801cfaa:	786a      	ldrb	r2, [r5, #1]
 801cfac:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 801cfb0:	2a58      	cmp	r2, #88	@ 0x58
 801cfb2:	d170      	bne.n	801d096 <_strtod_l+0x12e>
 801cfb4:	9302      	str	r3, [sp, #8]
 801cfb6:	9b08      	ldr	r3, [sp, #32]
 801cfb8:	9301      	str	r3, [sp, #4]
 801cfba:	ab12      	add	r3, sp, #72	@ 0x48
 801cfbc:	9300      	str	r3, [sp, #0]
 801cfbe:	4a90      	ldr	r2, [pc, #576]	@ (801d200 <_strtod_l+0x298>)
 801cfc0:	9805      	ldr	r0, [sp, #20]
 801cfc2:	ab13      	add	r3, sp, #76	@ 0x4c
 801cfc4:	a911      	add	r1, sp, #68	@ 0x44
 801cfc6:	f002 ff67 	bl	801fe98 <__gethex>
 801cfca:	f010 060f 	ands.w	r6, r0, #15
 801cfce:	4604      	mov	r4, r0
 801cfd0:	d005      	beq.n	801cfde <_strtod_l+0x76>
 801cfd2:	2e06      	cmp	r6, #6
 801cfd4:	d12a      	bne.n	801d02c <_strtod_l+0xc4>
 801cfd6:	3501      	adds	r5, #1
 801cfd8:	2300      	movs	r3, #0
 801cfda:	9511      	str	r5, [sp, #68]	@ 0x44
 801cfdc:	9308      	str	r3, [sp, #32]
 801cfde:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801cfe0:	2b00      	cmp	r3, #0
 801cfe2:	f040 8537 	bne.w	801da54 <_strtod_l+0xaec>
 801cfe6:	9b08      	ldr	r3, [sp, #32]
 801cfe8:	ec4b ab10 	vmov	d0, sl, fp
 801cfec:	b1cb      	cbz	r3, 801d022 <_strtod_l+0xba>
 801cfee:	eeb1 0b40 	vneg.f64	d0, d0
 801cff2:	b017      	add	sp, #92	@ 0x5c
 801cff4:	ecbd 8b0a 	vpop	{d8-d12}
 801cff8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801cffc:	2920      	cmp	r1, #32
 801cffe:	d1cd      	bne.n	801cf9c <_strtod_l+0x34>
 801d000:	3201      	adds	r2, #1
 801d002:	e7c0      	b.n	801cf86 <_strtod_l+0x1e>
 801d004:	292d      	cmp	r1, #45	@ 0x2d
 801d006:	d1c9      	bne.n	801cf9c <_strtod_l+0x34>
 801d008:	2101      	movs	r1, #1
 801d00a:	9108      	str	r1, [sp, #32]
 801d00c:	1c51      	adds	r1, r2, #1
 801d00e:	9111      	str	r1, [sp, #68]	@ 0x44
 801d010:	7852      	ldrb	r2, [r2, #1]
 801d012:	2a00      	cmp	r2, #0
 801d014:	d1c4      	bne.n	801cfa0 <_strtod_l+0x38>
 801d016:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801d018:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 801d01c:	2b00      	cmp	r3, #0
 801d01e:	f040 8517 	bne.w	801da50 <_strtod_l+0xae8>
 801d022:	ec4b ab10 	vmov	d0, sl, fp
 801d026:	e7e4      	b.n	801cff2 <_strtod_l+0x8a>
 801d028:	2100      	movs	r1, #0
 801d02a:	e7ee      	b.n	801d00a <_strtod_l+0xa2>
 801d02c:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 801d02e:	b13a      	cbz	r2, 801d040 <_strtod_l+0xd8>
 801d030:	2135      	movs	r1, #53	@ 0x35
 801d032:	a814      	add	r0, sp, #80	@ 0x50
 801d034:	f003 fe77 	bl	8020d26 <__copybits>
 801d038:	9912      	ldr	r1, [sp, #72]	@ 0x48
 801d03a:	9805      	ldr	r0, [sp, #20]
 801d03c:	f003 fa50 	bl	80204e0 <_Bfree>
 801d040:	1e73      	subs	r3, r6, #1
 801d042:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 801d044:	2b04      	cmp	r3, #4
 801d046:	d806      	bhi.n	801d056 <_strtod_l+0xee>
 801d048:	e8df f003 	tbb	[pc, r3]
 801d04c:	201d0314 	.word	0x201d0314
 801d050:	14          	.byte	0x14
 801d051:	00          	.byte	0x00
 801d052:	e9dd ab14 	ldrd	sl, fp, [sp, #80]	@ 0x50
 801d056:	05e3      	lsls	r3, r4, #23
 801d058:	bf48      	it	mi
 801d05a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 801d05e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801d062:	0d1b      	lsrs	r3, r3, #20
 801d064:	051b      	lsls	r3, r3, #20
 801d066:	2b00      	cmp	r3, #0
 801d068:	d1b9      	bne.n	801cfde <_strtod_l+0x76>
 801d06a:	f002 f809 	bl	801f080 <__errno>
 801d06e:	2322      	movs	r3, #34	@ 0x22
 801d070:	6003      	str	r3, [r0, #0]
 801d072:	e7b4      	b.n	801cfde <_strtod_l+0x76>
 801d074:	e9dd a314 	ldrd	sl, r3, [sp, #80]	@ 0x50
 801d078:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 801d07c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 801d080:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 801d084:	e7e7      	b.n	801d056 <_strtod_l+0xee>
 801d086:	f8df b180 	ldr.w	fp, [pc, #384]	@ 801d208 <_strtod_l+0x2a0>
 801d08a:	e7e4      	b.n	801d056 <_strtod_l+0xee>
 801d08c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 801d090:	f04f 3aff 	mov.w	sl, #4294967295
 801d094:	e7df      	b.n	801d056 <_strtod_l+0xee>
 801d096:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801d098:	1c5a      	adds	r2, r3, #1
 801d09a:	9211      	str	r2, [sp, #68]	@ 0x44
 801d09c:	785b      	ldrb	r3, [r3, #1]
 801d09e:	2b30      	cmp	r3, #48	@ 0x30
 801d0a0:	d0f9      	beq.n	801d096 <_strtod_l+0x12e>
 801d0a2:	2b00      	cmp	r3, #0
 801d0a4:	d09b      	beq.n	801cfde <_strtod_l+0x76>
 801d0a6:	2301      	movs	r3, #1
 801d0a8:	9307      	str	r3, [sp, #28]
 801d0aa:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801d0ac:	930a      	str	r3, [sp, #40]	@ 0x28
 801d0ae:	2300      	movs	r3, #0
 801d0b0:	9306      	str	r3, [sp, #24]
 801d0b2:	4699      	mov	r9, r3
 801d0b4:	461d      	mov	r5, r3
 801d0b6:	220a      	movs	r2, #10
 801d0b8:	9811      	ldr	r0, [sp, #68]	@ 0x44
 801d0ba:	7804      	ldrb	r4, [r0, #0]
 801d0bc:	f1a4 0330 	sub.w	r3, r4, #48	@ 0x30
 801d0c0:	b2d9      	uxtb	r1, r3
 801d0c2:	2909      	cmp	r1, #9
 801d0c4:	d92a      	bls.n	801d11c <_strtod_l+0x1b4>
 801d0c6:	494f      	ldr	r1, [pc, #316]	@ (801d204 <_strtod_l+0x29c>)
 801d0c8:	2201      	movs	r2, #1
 801d0ca:	f001 ff0f 	bl	801eeec <strncmp>
 801d0ce:	b398      	cbz	r0, 801d138 <_strtod_l+0x1d0>
 801d0d0:	2000      	movs	r0, #0
 801d0d2:	4622      	mov	r2, r4
 801d0d4:	462b      	mov	r3, r5
 801d0d6:	4607      	mov	r7, r0
 801d0d8:	4601      	mov	r1, r0
 801d0da:	2a65      	cmp	r2, #101	@ 0x65
 801d0dc:	d001      	beq.n	801d0e2 <_strtod_l+0x17a>
 801d0de:	2a45      	cmp	r2, #69	@ 0x45
 801d0e0:	d118      	bne.n	801d114 <_strtod_l+0x1ac>
 801d0e2:	b91b      	cbnz	r3, 801d0ec <_strtod_l+0x184>
 801d0e4:	9b07      	ldr	r3, [sp, #28]
 801d0e6:	4303      	orrs	r3, r0
 801d0e8:	d095      	beq.n	801d016 <_strtod_l+0xae>
 801d0ea:	2300      	movs	r3, #0
 801d0ec:	f8dd 8044 	ldr.w	r8, [sp, #68]	@ 0x44
 801d0f0:	f108 0201 	add.w	r2, r8, #1
 801d0f4:	9211      	str	r2, [sp, #68]	@ 0x44
 801d0f6:	f898 2001 	ldrb.w	r2, [r8, #1]
 801d0fa:	2a2b      	cmp	r2, #43	@ 0x2b
 801d0fc:	d074      	beq.n	801d1e8 <_strtod_l+0x280>
 801d0fe:	2a2d      	cmp	r2, #45	@ 0x2d
 801d100:	d07a      	beq.n	801d1f8 <_strtod_l+0x290>
 801d102:	f04f 0e00 	mov.w	lr, #0
 801d106:	f1a2 0430 	sub.w	r4, r2, #48	@ 0x30
 801d10a:	2c09      	cmp	r4, #9
 801d10c:	f240 8082 	bls.w	801d214 <_strtod_l+0x2ac>
 801d110:	f8cd 8044 	str.w	r8, [sp, #68]	@ 0x44
 801d114:	2400      	movs	r4, #0
 801d116:	e09d      	b.n	801d254 <_strtod_l+0x2ec>
 801d118:	2300      	movs	r3, #0
 801d11a:	e7c5      	b.n	801d0a8 <_strtod_l+0x140>
 801d11c:	2d08      	cmp	r5, #8
 801d11e:	bfc8      	it	gt
 801d120:	9906      	ldrgt	r1, [sp, #24]
 801d122:	f100 0001 	add.w	r0, r0, #1
 801d126:	bfca      	itet	gt
 801d128:	fb02 3301 	mlagt	r3, r2, r1, r3
 801d12c:	fb02 3909 	mlale	r9, r2, r9, r3
 801d130:	9306      	strgt	r3, [sp, #24]
 801d132:	3501      	adds	r5, #1
 801d134:	9011      	str	r0, [sp, #68]	@ 0x44
 801d136:	e7bf      	b.n	801d0b8 <_strtod_l+0x150>
 801d138:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801d13a:	1c5a      	adds	r2, r3, #1
 801d13c:	9211      	str	r2, [sp, #68]	@ 0x44
 801d13e:	785a      	ldrb	r2, [r3, #1]
 801d140:	b3bd      	cbz	r5, 801d1b2 <_strtod_l+0x24a>
 801d142:	4607      	mov	r7, r0
 801d144:	462b      	mov	r3, r5
 801d146:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 801d14a:	2909      	cmp	r1, #9
 801d14c:	d912      	bls.n	801d174 <_strtod_l+0x20c>
 801d14e:	2101      	movs	r1, #1
 801d150:	e7c3      	b.n	801d0da <_strtod_l+0x172>
 801d152:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801d154:	1c5a      	adds	r2, r3, #1
 801d156:	9211      	str	r2, [sp, #68]	@ 0x44
 801d158:	785a      	ldrb	r2, [r3, #1]
 801d15a:	3001      	adds	r0, #1
 801d15c:	2a30      	cmp	r2, #48	@ 0x30
 801d15e:	d0f8      	beq.n	801d152 <_strtod_l+0x1ea>
 801d160:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 801d164:	2b08      	cmp	r3, #8
 801d166:	f200 847a 	bhi.w	801da5e <_strtod_l+0xaf6>
 801d16a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801d16c:	930a      	str	r3, [sp, #40]	@ 0x28
 801d16e:	4607      	mov	r7, r0
 801d170:	2000      	movs	r0, #0
 801d172:	4603      	mov	r3, r0
 801d174:	3a30      	subs	r2, #48	@ 0x30
 801d176:	f100 0101 	add.w	r1, r0, #1
 801d17a:	d014      	beq.n	801d1a6 <_strtod_l+0x23e>
 801d17c:	440f      	add	r7, r1
 801d17e:	469c      	mov	ip, r3
 801d180:	f04f 0e0a 	mov.w	lr, #10
 801d184:	f10c 0401 	add.w	r4, ip, #1
 801d188:	1ae6      	subs	r6, r4, r3
 801d18a:	42b1      	cmp	r1, r6
 801d18c:	dc13      	bgt.n	801d1b6 <_strtod_l+0x24e>
 801d18e:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 801d192:	1819      	adds	r1, r3, r0
 801d194:	2908      	cmp	r1, #8
 801d196:	f103 0301 	add.w	r3, r3, #1
 801d19a:	4403      	add	r3, r0
 801d19c:	dc19      	bgt.n	801d1d2 <_strtod_l+0x26a>
 801d19e:	210a      	movs	r1, #10
 801d1a0:	fb01 2909 	mla	r9, r1, r9, r2
 801d1a4:	2100      	movs	r1, #0
 801d1a6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 801d1a8:	1c50      	adds	r0, r2, #1
 801d1aa:	9011      	str	r0, [sp, #68]	@ 0x44
 801d1ac:	7852      	ldrb	r2, [r2, #1]
 801d1ae:	4608      	mov	r0, r1
 801d1b0:	e7c9      	b.n	801d146 <_strtod_l+0x1de>
 801d1b2:	4628      	mov	r0, r5
 801d1b4:	e7d2      	b.n	801d15c <_strtod_l+0x1f4>
 801d1b6:	f1bc 0f08 	cmp.w	ip, #8
 801d1ba:	dc03      	bgt.n	801d1c4 <_strtod_l+0x25c>
 801d1bc:	fb0e f909 	mul.w	r9, lr, r9
 801d1c0:	46a4      	mov	ip, r4
 801d1c2:	e7df      	b.n	801d184 <_strtod_l+0x21c>
 801d1c4:	2c10      	cmp	r4, #16
 801d1c6:	bfde      	ittt	le
 801d1c8:	9e06      	ldrle	r6, [sp, #24]
 801d1ca:	fb0e f606 	mulle.w	r6, lr, r6
 801d1ce:	9606      	strle	r6, [sp, #24]
 801d1d0:	e7f6      	b.n	801d1c0 <_strtod_l+0x258>
 801d1d2:	290f      	cmp	r1, #15
 801d1d4:	bfdf      	itttt	le
 801d1d6:	9806      	ldrle	r0, [sp, #24]
 801d1d8:	210a      	movle	r1, #10
 801d1da:	fb01 2200 	mlale	r2, r1, r0, r2
 801d1de:	9206      	strle	r2, [sp, #24]
 801d1e0:	e7e0      	b.n	801d1a4 <_strtod_l+0x23c>
 801d1e2:	2700      	movs	r7, #0
 801d1e4:	2101      	movs	r1, #1
 801d1e6:	e77d      	b.n	801d0e4 <_strtod_l+0x17c>
 801d1e8:	f04f 0e00 	mov.w	lr, #0
 801d1ec:	f108 0202 	add.w	r2, r8, #2
 801d1f0:	9211      	str	r2, [sp, #68]	@ 0x44
 801d1f2:	f898 2002 	ldrb.w	r2, [r8, #2]
 801d1f6:	e786      	b.n	801d106 <_strtod_l+0x19e>
 801d1f8:	f04f 0e01 	mov.w	lr, #1
 801d1fc:	e7f6      	b.n	801d1ec <_strtod_l+0x284>
 801d1fe:	bf00      	nop
 801d200:	08025a98 	.word	0x08025a98
 801d204:	080258c3 	.word	0x080258c3
 801d208:	7ff00000 	.word	0x7ff00000
 801d20c:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 801d20e:	1c54      	adds	r4, r2, #1
 801d210:	9411      	str	r4, [sp, #68]	@ 0x44
 801d212:	7852      	ldrb	r2, [r2, #1]
 801d214:	2a30      	cmp	r2, #48	@ 0x30
 801d216:	d0f9      	beq.n	801d20c <_strtod_l+0x2a4>
 801d218:	f1a2 0431 	sub.w	r4, r2, #49	@ 0x31
 801d21c:	2c08      	cmp	r4, #8
 801d21e:	f63f af79 	bhi.w	801d114 <_strtod_l+0x1ac>
 801d222:	f1a2 0c30 	sub.w	ip, r2, #48	@ 0x30
 801d226:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 801d228:	9209      	str	r2, [sp, #36]	@ 0x24
 801d22a:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 801d22c:	1c54      	adds	r4, r2, #1
 801d22e:	9411      	str	r4, [sp, #68]	@ 0x44
 801d230:	7852      	ldrb	r2, [r2, #1]
 801d232:	f1a2 0630 	sub.w	r6, r2, #48	@ 0x30
 801d236:	2e09      	cmp	r6, #9
 801d238:	d937      	bls.n	801d2aa <_strtod_l+0x342>
 801d23a:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 801d23c:	1ba4      	subs	r4, r4, r6
 801d23e:	2c08      	cmp	r4, #8
 801d240:	f644 641f 	movw	r4, #19999	@ 0x4e1f
 801d244:	dc02      	bgt.n	801d24c <_strtod_l+0x2e4>
 801d246:	4564      	cmp	r4, ip
 801d248:	bfa8      	it	ge
 801d24a:	4664      	movge	r4, ip
 801d24c:	f1be 0f00 	cmp.w	lr, #0
 801d250:	d000      	beq.n	801d254 <_strtod_l+0x2ec>
 801d252:	4264      	negs	r4, r4
 801d254:	2b00      	cmp	r3, #0
 801d256:	d14d      	bne.n	801d2f4 <_strtod_l+0x38c>
 801d258:	9b07      	ldr	r3, [sp, #28]
 801d25a:	4318      	orrs	r0, r3
 801d25c:	f47f aebf 	bne.w	801cfde <_strtod_l+0x76>
 801d260:	2900      	cmp	r1, #0
 801d262:	f47f aed8 	bne.w	801d016 <_strtod_l+0xae>
 801d266:	2a69      	cmp	r2, #105	@ 0x69
 801d268:	d027      	beq.n	801d2ba <_strtod_l+0x352>
 801d26a:	dc24      	bgt.n	801d2b6 <_strtod_l+0x34e>
 801d26c:	2a49      	cmp	r2, #73	@ 0x49
 801d26e:	d024      	beq.n	801d2ba <_strtod_l+0x352>
 801d270:	2a4e      	cmp	r2, #78	@ 0x4e
 801d272:	f47f aed0 	bne.w	801d016 <_strtod_l+0xae>
 801d276:	4997      	ldr	r1, [pc, #604]	@ (801d4d4 <_strtod_l+0x56c>)
 801d278:	a811      	add	r0, sp, #68	@ 0x44
 801d27a:	f003 f82f 	bl	80202dc <__match>
 801d27e:	2800      	cmp	r0, #0
 801d280:	f43f aec9 	beq.w	801d016 <_strtod_l+0xae>
 801d284:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801d286:	781b      	ldrb	r3, [r3, #0]
 801d288:	2b28      	cmp	r3, #40	@ 0x28
 801d28a:	d12d      	bne.n	801d2e8 <_strtod_l+0x380>
 801d28c:	4992      	ldr	r1, [pc, #584]	@ (801d4d8 <_strtod_l+0x570>)
 801d28e:	aa14      	add	r2, sp, #80	@ 0x50
 801d290:	a811      	add	r0, sp, #68	@ 0x44
 801d292:	f003 f837 	bl	8020304 <__hexnan>
 801d296:	2805      	cmp	r0, #5
 801d298:	d126      	bne.n	801d2e8 <_strtod_l+0x380>
 801d29a:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 801d29c:	f8dd a050 	ldr.w	sl, [sp, #80]	@ 0x50
 801d2a0:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 801d2a4:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 801d2a8:	e699      	b.n	801cfde <_strtod_l+0x76>
 801d2aa:	240a      	movs	r4, #10
 801d2ac:	fb04 2c0c 	mla	ip, r4, ip, r2
 801d2b0:	f1ac 0c30 	sub.w	ip, ip, #48	@ 0x30
 801d2b4:	e7b9      	b.n	801d22a <_strtod_l+0x2c2>
 801d2b6:	2a6e      	cmp	r2, #110	@ 0x6e
 801d2b8:	e7db      	b.n	801d272 <_strtod_l+0x30a>
 801d2ba:	4988      	ldr	r1, [pc, #544]	@ (801d4dc <_strtod_l+0x574>)
 801d2bc:	a811      	add	r0, sp, #68	@ 0x44
 801d2be:	f003 f80d 	bl	80202dc <__match>
 801d2c2:	2800      	cmp	r0, #0
 801d2c4:	f43f aea7 	beq.w	801d016 <_strtod_l+0xae>
 801d2c8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801d2ca:	4985      	ldr	r1, [pc, #532]	@ (801d4e0 <_strtod_l+0x578>)
 801d2cc:	3b01      	subs	r3, #1
 801d2ce:	a811      	add	r0, sp, #68	@ 0x44
 801d2d0:	9311      	str	r3, [sp, #68]	@ 0x44
 801d2d2:	f003 f803 	bl	80202dc <__match>
 801d2d6:	b910      	cbnz	r0, 801d2de <_strtod_l+0x376>
 801d2d8:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801d2da:	3301      	adds	r3, #1
 801d2dc:	9311      	str	r3, [sp, #68]	@ 0x44
 801d2de:	f8df b214 	ldr.w	fp, [pc, #532]	@ 801d4f4 <_strtod_l+0x58c>
 801d2e2:	f04f 0a00 	mov.w	sl, #0
 801d2e6:	e67a      	b.n	801cfde <_strtod_l+0x76>
 801d2e8:	487e      	ldr	r0, [pc, #504]	@ (801d4e4 <_strtod_l+0x57c>)
 801d2ea:	f001 ff01 	bl	801f0f0 <nan>
 801d2ee:	ec5b ab10 	vmov	sl, fp, d0
 801d2f2:	e674      	b.n	801cfde <_strtod_l+0x76>
 801d2f4:	ee07 9a90 	vmov	s15, r9
 801d2f8:	1be2      	subs	r2, r4, r7
 801d2fa:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 801d2fe:	2d00      	cmp	r5, #0
 801d300:	bf08      	it	eq
 801d302:	461d      	moveq	r5, r3
 801d304:	2b10      	cmp	r3, #16
 801d306:	9209      	str	r2, [sp, #36]	@ 0x24
 801d308:	461a      	mov	r2, r3
 801d30a:	bfa8      	it	ge
 801d30c:	2210      	movge	r2, #16
 801d30e:	2b09      	cmp	r3, #9
 801d310:	ec5b ab17 	vmov	sl, fp, d7
 801d314:	dc15      	bgt.n	801d342 <_strtod_l+0x3da>
 801d316:	1be1      	subs	r1, r4, r7
 801d318:	2900      	cmp	r1, #0
 801d31a:	f43f ae60 	beq.w	801cfde <_strtod_l+0x76>
 801d31e:	eba4 0107 	sub.w	r1, r4, r7
 801d322:	dd72      	ble.n	801d40a <_strtod_l+0x4a2>
 801d324:	2916      	cmp	r1, #22
 801d326:	dc59      	bgt.n	801d3dc <_strtod_l+0x474>
 801d328:	4b6f      	ldr	r3, [pc, #444]	@ (801d4e8 <_strtod_l+0x580>)
 801d32a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801d32c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801d330:	ed93 7b00 	vldr	d7, [r3]
 801d334:	ec4b ab16 	vmov	d6, sl, fp
 801d338:	ee27 7b06 	vmul.f64	d7, d7, d6
 801d33c:	ec5b ab17 	vmov	sl, fp, d7
 801d340:	e64d      	b.n	801cfde <_strtod_l+0x76>
 801d342:	4969      	ldr	r1, [pc, #420]	@ (801d4e8 <_strtod_l+0x580>)
 801d344:	eddd 6a06 	vldr	s13, [sp, #24]
 801d348:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 801d34c:	ed11 5b12 	vldr	d5, [r1, #-72]	@ 0xffffffb8
 801d350:	2b0f      	cmp	r3, #15
 801d352:	eeb8 6b66 	vcvt.f64.u32	d6, s13
 801d356:	eea7 6b05 	vfma.f64	d6, d7, d5
 801d35a:	ec5b ab16 	vmov	sl, fp, d6
 801d35e:	ddda      	ble.n	801d316 <_strtod_l+0x3ae>
 801d360:	1a9a      	subs	r2, r3, r2
 801d362:	1be1      	subs	r1, r4, r7
 801d364:	440a      	add	r2, r1
 801d366:	2a00      	cmp	r2, #0
 801d368:	f340 8094 	ble.w	801d494 <_strtod_l+0x52c>
 801d36c:	f012 000f 	ands.w	r0, r2, #15
 801d370:	d00a      	beq.n	801d388 <_strtod_l+0x420>
 801d372:	495d      	ldr	r1, [pc, #372]	@ (801d4e8 <_strtod_l+0x580>)
 801d374:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 801d378:	ed91 7b00 	vldr	d7, [r1]
 801d37c:	ec4b ab16 	vmov	d6, sl, fp
 801d380:	ee27 7b06 	vmul.f64	d7, d7, d6
 801d384:	ec5b ab17 	vmov	sl, fp, d7
 801d388:	f032 020f 	bics.w	r2, r2, #15
 801d38c:	d073      	beq.n	801d476 <_strtod_l+0x50e>
 801d38e:	f5b2 7f9a 	cmp.w	r2, #308	@ 0x134
 801d392:	dd47      	ble.n	801d424 <_strtod_l+0x4bc>
 801d394:	2400      	movs	r4, #0
 801d396:	4625      	mov	r5, r4
 801d398:	9407      	str	r4, [sp, #28]
 801d39a:	4626      	mov	r6, r4
 801d39c:	9a05      	ldr	r2, [sp, #20]
 801d39e:	f8df b154 	ldr.w	fp, [pc, #340]	@ 801d4f4 <_strtod_l+0x58c>
 801d3a2:	2322      	movs	r3, #34	@ 0x22
 801d3a4:	6013      	str	r3, [r2, #0]
 801d3a6:	f04f 0a00 	mov.w	sl, #0
 801d3aa:	9b07      	ldr	r3, [sp, #28]
 801d3ac:	2b00      	cmp	r3, #0
 801d3ae:	f43f ae16 	beq.w	801cfde <_strtod_l+0x76>
 801d3b2:	9912      	ldr	r1, [sp, #72]	@ 0x48
 801d3b4:	9805      	ldr	r0, [sp, #20]
 801d3b6:	f003 f893 	bl	80204e0 <_Bfree>
 801d3ba:	9805      	ldr	r0, [sp, #20]
 801d3bc:	4631      	mov	r1, r6
 801d3be:	f003 f88f 	bl	80204e0 <_Bfree>
 801d3c2:	9805      	ldr	r0, [sp, #20]
 801d3c4:	4629      	mov	r1, r5
 801d3c6:	f003 f88b 	bl	80204e0 <_Bfree>
 801d3ca:	9907      	ldr	r1, [sp, #28]
 801d3cc:	9805      	ldr	r0, [sp, #20]
 801d3ce:	f003 f887 	bl	80204e0 <_Bfree>
 801d3d2:	9805      	ldr	r0, [sp, #20]
 801d3d4:	4621      	mov	r1, r4
 801d3d6:	f003 f883 	bl	80204e0 <_Bfree>
 801d3da:	e600      	b.n	801cfde <_strtod_l+0x76>
 801d3dc:	f1c3 0125 	rsb	r1, r3, #37	@ 0x25
 801d3e0:	1be0      	subs	r0, r4, r7
 801d3e2:	4281      	cmp	r1, r0
 801d3e4:	dbbc      	blt.n	801d360 <_strtod_l+0x3f8>
 801d3e6:	4a40      	ldr	r2, [pc, #256]	@ (801d4e8 <_strtod_l+0x580>)
 801d3e8:	f1c3 030f 	rsb	r3, r3, #15
 801d3ec:	eb02 01c3 	add.w	r1, r2, r3, lsl #3
 801d3f0:	ed91 7b00 	vldr	d7, [r1]
 801d3f4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801d3f6:	ec4b ab16 	vmov	d6, sl, fp
 801d3fa:	1acb      	subs	r3, r1, r3
 801d3fc:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 801d400:	ee27 7b06 	vmul.f64	d7, d7, d6
 801d404:	ed92 6b00 	vldr	d6, [r2]
 801d408:	e796      	b.n	801d338 <_strtod_l+0x3d0>
 801d40a:	3116      	adds	r1, #22
 801d40c:	dba8      	blt.n	801d360 <_strtod_l+0x3f8>
 801d40e:	4b36      	ldr	r3, [pc, #216]	@ (801d4e8 <_strtod_l+0x580>)
 801d410:	1b3c      	subs	r4, r7, r4
 801d412:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 801d416:	ed94 7b00 	vldr	d7, [r4]
 801d41a:	ec4b ab16 	vmov	d6, sl, fp
 801d41e:	ee86 7b07 	vdiv.f64	d7, d6, d7
 801d422:	e78b      	b.n	801d33c <_strtod_l+0x3d4>
 801d424:	2000      	movs	r0, #0
 801d426:	ec4b ab17 	vmov	d7, sl, fp
 801d42a:	4e30      	ldr	r6, [pc, #192]	@ (801d4ec <_strtod_l+0x584>)
 801d42c:	1112      	asrs	r2, r2, #4
 801d42e:	4601      	mov	r1, r0
 801d430:	2a01      	cmp	r2, #1
 801d432:	dc23      	bgt.n	801d47c <_strtod_l+0x514>
 801d434:	b108      	cbz	r0, 801d43a <_strtod_l+0x4d2>
 801d436:	ec5b ab17 	vmov	sl, fp, d7
 801d43a:	4a2c      	ldr	r2, [pc, #176]	@ (801d4ec <_strtod_l+0x584>)
 801d43c:	482c      	ldr	r0, [pc, #176]	@ (801d4f0 <_strtod_l+0x588>)
 801d43e:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 801d442:	ed92 7b00 	vldr	d7, [r2]
 801d446:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 801d44a:	ec4b ab16 	vmov	d6, sl, fp
 801d44e:	4a29      	ldr	r2, [pc, #164]	@ (801d4f4 <_strtod_l+0x58c>)
 801d450:	ee27 7b06 	vmul.f64	d7, d7, d6
 801d454:	ee17 1a90 	vmov	r1, s15
 801d458:	400a      	ands	r2, r1
 801d45a:	4282      	cmp	r2, r0
 801d45c:	ec5b ab17 	vmov	sl, fp, d7
 801d460:	d898      	bhi.n	801d394 <_strtod_l+0x42c>
 801d462:	f5a0 1080 	sub.w	r0, r0, #1048576	@ 0x100000
 801d466:	4282      	cmp	r2, r0
 801d468:	bf86      	itte	hi
 801d46a:	f8df b08c 	ldrhi.w	fp, [pc, #140]	@ 801d4f8 <_strtod_l+0x590>
 801d46e:	f04f 3aff 	movhi.w	sl, #4294967295
 801d472:	f101 7b54 	addls.w	fp, r1, #55574528	@ 0x3500000
 801d476:	2200      	movs	r2, #0
 801d478:	9206      	str	r2, [sp, #24]
 801d47a:	e076      	b.n	801d56a <_strtod_l+0x602>
 801d47c:	f012 0f01 	tst.w	r2, #1
 801d480:	d004      	beq.n	801d48c <_strtod_l+0x524>
 801d482:	ed96 6b00 	vldr	d6, [r6]
 801d486:	2001      	movs	r0, #1
 801d488:	ee27 7b06 	vmul.f64	d7, d7, d6
 801d48c:	3101      	adds	r1, #1
 801d48e:	1052      	asrs	r2, r2, #1
 801d490:	3608      	adds	r6, #8
 801d492:	e7cd      	b.n	801d430 <_strtod_l+0x4c8>
 801d494:	d0ef      	beq.n	801d476 <_strtod_l+0x50e>
 801d496:	4252      	negs	r2, r2
 801d498:	f012 000f 	ands.w	r0, r2, #15
 801d49c:	d00a      	beq.n	801d4b4 <_strtod_l+0x54c>
 801d49e:	4912      	ldr	r1, [pc, #72]	@ (801d4e8 <_strtod_l+0x580>)
 801d4a0:	eb01 01c0 	add.w	r1, r1, r0, lsl #3
 801d4a4:	ed91 7b00 	vldr	d7, [r1]
 801d4a8:	ec4b ab16 	vmov	d6, sl, fp
 801d4ac:	ee86 7b07 	vdiv.f64	d7, d6, d7
 801d4b0:	ec5b ab17 	vmov	sl, fp, d7
 801d4b4:	1112      	asrs	r2, r2, #4
 801d4b6:	d0de      	beq.n	801d476 <_strtod_l+0x50e>
 801d4b8:	2a1f      	cmp	r2, #31
 801d4ba:	dd1f      	ble.n	801d4fc <_strtod_l+0x594>
 801d4bc:	2400      	movs	r4, #0
 801d4be:	4625      	mov	r5, r4
 801d4c0:	9407      	str	r4, [sp, #28]
 801d4c2:	4626      	mov	r6, r4
 801d4c4:	9a05      	ldr	r2, [sp, #20]
 801d4c6:	2322      	movs	r3, #34	@ 0x22
 801d4c8:	f04f 0a00 	mov.w	sl, #0
 801d4cc:	f04f 0b00 	mov.w	fp, #0
 801d4d0:	6013      	str	r3, [r2, #0]
 801d4d2:	e76a      	b.n	801d3aa <_strtod_l+0x442>
 801d4d4:	080258d2 	.word	0x080258d2
 801d4d8:	08025a84 	.word	0x08025a84
 801d4dc:	080258ca 	.word	0x080258ca
 801d4e0:	08025945 	.word	0x08025945
 801d4e4:	08025941 	.word	0x08025941
 801d4e8:	08025c10 	.word	0x08025c10
 801d4ec:	08025be8 	.word	0x08025be8
 801d4f0:	7ca00000 	.word	0x7ca00000
 801d4f4:	7ff00000 	.word	0x7ff00000
 801d4f8:	7fefffff 	.word	0x7fefffff
 801d4fc:	f012 0110 	ands.w	r1, r2, #16
 801d500:	bf18      	it	ne
 801d502:	216a      	movne	r1, #106	@ 0x6a
 801d504:	9106      	str	r1, [sp, #24]
 801d506:	ec4b ab17 	vmov	d7, sl, fp
 801d50a:	49af      	ldr	r1, [pc, #700]	@ (801d7c8 <_strtod_l+0x860>)
 801d50c:	2000      	movs	r0, #0
 801d50e:	07d6      	lsls	r6, r2, #31
 801d510:	d504      	bpl.n	801d51c <_strtod_l+0x5b4>
 801d512:	ed91 6b00 	vldr	d6, [r1]
 801d516:	2001      	movs	r0, #1
 801d518:	ee27 7b06 	vmul.f64	d7, d7, d6
 801d51c:	1052      	asrs	r2, r2, #1
 801d51e:	f101 0108 	add.w	r1, r1, #8
 801d522:	d1f4      	bne.n	801d50e <_strtod_l+0x5a6>
 801d524:	b108      	cbz	r0, 801d52a <_strtod_l+0x5c2>
 801d526:	ec5b ab17 	vmov	sl, fp, d7
 801d52a:	9a06      	ldr	r2, [sp, #24]
 801d52c:	b1b2      	cbz	r2, 801d55c <_strtod_l+0x5f4>
 801d52e:	f3cb 510a 	ubfx	r1, fp, #20, #11
 801d532:	f1c1 026b 	rsb	r2, r1, #107	@ 0x6b
 801d536:	2a00      	cmp	r2, #0
 801d538:	4658      	mov	r0, fp
 801d53a:	dd0f      	ble.n	801d55c <_strtod_l+0x5f4>
 801d53c:	2a1f      	cmp	r2, #31
 801d53e:	dd55      	ble.n	801d5ec <_strtod_l+0x684>
 801d540:	2a34      	cmp	r2, #52	@ 0x34
 801d542:	bfde      	ittt	le
 801d544:	f04f 32ff 	movle.w	r2, #4294967295
 801d548:	f1c1 014b 	rsble	r1, r1, #75	@ 0x4b
 801d54c:	408a      	lslle	r2, r1
 801d54e:	f04f 0a00 	mov.w	sl, #0
 801d552:	bfcc      	ite	gt
 801d554:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 801d558:	ea02 0b00 	andle.w	fp, r2, r0
 801d55c:	ec4b ab17 	vmov	d7, sl, fp
 801d560:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801d564:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801d568:	d0a8      	beq.n	801d4bc <_strtod_l+0x554>
 801d56a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 801d56c:	9805      	ldr	r0, [sp, #20]
 801d56e:	f8cd 9000 	str.w	r9, [sp]
 801d572:	462a      	mov	r2, r5
 801d574:	f003 f81c 	bl	80205b0 <__s2b>
 801d578:	9007      	str	r0, [sp, #28]
 801d57a:	2800      	cmp	r0, #0
 801d57c:	f43f af0a 	beq.w	801d394 <_strtod_l+0x42c>
 801d580:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801d582:	1b3f      	subs	r7, r7, r4
 801d584:	2b00      	cmp	r3, #0
 801d586:	bfb4      	ite	lt
 801d588:	463b      	movlt	r3, r7
 801d58a:	2300      	movge	r3, #0
 801d58c:	930a      	str	r3, [sp, #40]	@ 0x28
 801d58e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801d590:	ed9f bb89 	vldr	d11, [pc, #548]	@ 801d7b8 <_strtod_l+0x850>
 801d594:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 801d598:	2400      	movs	r4, #0
 801d59a:	930d      	str	r3, [sp, #52]	@ 0x34
 801d59c:	4625      	mov	r5, r4
 801d59e:	9b07      	ldr	r3, [sp, #28]
 801d5a0:	9805      	ldr	r0, [sp, #20]
 801d5a2:	6859      	ldr	r1, [r3, #4]
 801d5a4:	f002 ff5c 	bl	8020460 <_Balloc>
 801d5a8:	4606      	mov	r6, r0
 801d5aa:	2800      	cmp	r0, #0
 801d5ac:	f43f aef6 	beq.w	801d39c <_strtod_l+0x434>
 801d5b0:	9b07      	ldr	r3, [sp, #28]
 801d5b2:	691a      	ldr	r2, [r3, #16]
 801d5b4:	ec4b ab19 	vmov	d9, sl, fp
 801d5b8:	3202      	adds	r2, #2
 801d5ba:	f103 010c 	add.w	r1, r3, #12
 801d5be:	0092      	lsls	r2, r2, #2
 801d5c0:	300c      	adds	r0, #12
 801d5c2:	f001 fd87 	bl	801f0d4 <memcpy>
 801d5c6:	eeb0 0b49 	vmov.f64	d0, d9
 801d5ca:	9805      	ldr	r0, [sp, #20]
 801d5cc:	aa14      	add	r2, sp, #80	@ 0x50
 801d5ce:	a913      	add	r1, sp, #76	@ 0x4c
 801d5d0:	f003 fb22 	bl	8020c18 <__d2b>
 801d5d4:	9012      	str	r0, [sp, #72]	@ 0x48
 801d5d6:	2800      	cmp	r0, #0
 801d5d8:	f43f aee0 	beq.w	801d39c <_strtod_l+0x434>
 801d5dc:	9805      	ldr	r0, [sp, #20]
 801d5de:	2101      	movs	r1, #1
 801d5e0:	f003 f87c 	bl	80206dc <__i2b>
 801d5e4:	4605      	mov	r5, r0
 801d5e6:	b940      	cbnz	r0, 801d5fa <_strtod_l+0x692>
 801d5e8:	2500      	movs	r5, #0
 801d5ea:	e6d7      	b.n	801d39c <_strtod_l+0x434>
 801d5ec:	f04f 31ff 	mov.w	r1, #4294967295
 801d5f0:	fa01 f202 	lsl.w	r2, r1, r2
 801d5f4:	ea02 0a0a 	and.w	sl, r2, sl
 801d5f8:	e7b0      	b.n	801d55c <_strtod_l+0x5f4>
 801d5fa:	9f13      	ldr	r7, [sp, #76]	@ 0x4c
 801d5fc:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 801d5fe:	2f00      	cmp	r7, #0
 801d600:	bfab      	itete	ge
 801d602:	9b0a      	ldrge	r3, [sp, #40]	@ 0x28
 801d604:	9b0d      	ldrlt	r3, [sp, #52]	@ 0x34
 801d606:	f8dd 8034 	ldrge.w	r8, [sp, #52]	@ 0x34
 801d60a:	f8dd 9028 	ldrlt.w	r9, [sp, #40]	@ 0x28
 801d60e:	bfac      	ite	ge
 801d610:	eb07 0903 	addge.w	r9, r7, r3
 801d614:	eba3 0807 	sublt.w	r8, r3, r7
 801d618:	9b06      	ldr	r3, [sp, #24]
 801d61a:	1aff      	subs	r7, r7, r3
 801d61c:	4417      	add	r7, r2
 801d61e:	f1c2 0336 	rsb	r3, r2, #54	@ 0x36
 801d622:	4a6a      	ldr	r2, [pc, #424]	@ (801d7cc <_strtod_l+0x864>)
 801d624:	3f01      	subs	r7, #1
 801d626:	4297      	cmp	r7, r2
 801d628:	da51      	bge.n	801d6ce <_strtod_l+0x766>
 801d62a:	1bd1      	subs	r1, r2, r7
 801d62c:	291f      	cmp	r1, #31
 801d62e:	eba3 0301 	sub.w	r3, r3, r1
 801d632:	f04f 0201 	mov.w	r2, #1
 801d636:	dc3e      	bgt.n	801d6b6 <_strtod_l+0x74e>
 801d638:	408a      	lsls	r2, r1
 801d63a:	920c      	str	r2, [sp, #48]	@ 0x30
 801d63c:	2200      	movs	r2, #0
 801d63e:	920b      	str	r2, [sp, #44]	@ 0x2c
 801d640:	eb09 0703 	add.w	r7, r9, r3
 801d644:	4498      	add	r8, r3
 801d646:	9b06      	ldr	r3, [sp, #24]
 801d648:	45b9      	cmp	r9, r7
 801d64a:	4498      	add	r8, r3
 801d64c:	464b      	mov	r3, r9
 801d64e:	bfa8      	it	ge
 801d650:	463b      	movge	r3, r7
 801d652:	4543      	cmp	r3, r8
 801d654:	bfa8      	it	ge
 801d656:	4643      	movge	r3, r8
 801d658:	2b00      	cmp	r3, #0
 801d65a:	bfc2      	ittt	gt
 801d65c:	1aff      	subgt	r7, r7, r3
 801d65e:	eba8 0803 	subgt.w	r8, r8, r3
 801d662:	eba9 0903 	subgt.w	r9, r9, r3
 801d666:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801d668:	2b00      	cmp	r3, #0
 801d66a:	dd16      	ble.n	801d69a <_strtod_l+0x732>
 801d66c:	4629      	mov	r1, r5
 801d66e:	9805      	ldr	r0, [sp, #20]
 801d670:	461a      	mov	r2, r3
 801d672:	f003 f8eb 	bl	802084c <__pow5mult>
 801d676:	4605      	mov	r5, r0
 801d678:	2800      	cmp	r0, #0
 801d67a:	d0b5      	beq.n	801d5e8 <_strtod_l+0x680>
 801d67c:	4601      	mov	r1, r0
 801d67e:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 801d680:	9805      	ldr	r0, [sp, #20]
 801d682:	f003 f841 	bl	8020708 <__multiply>
 801d686:	900f      	str	r0, [sp, #60]	@ 0x3c
 801d688:	2800      	cmp	r0, #0
 801d68a:	f43f ae87 	beq.w	801d39c <_strtod_l+0x434>
 801d68e:	9912      	ldr	r1, [sp, #72]	@ 0x48
 801d690:	9805      	ldr	r0, [sp, #20]
 801d692:	f002 ff25 	bl	80204e0 <_Bfree>
 801d696:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801d698:	9312      	str	r3, [sp, #72]	@ 0x48
 801d69a:	2f00      	cmp	r7, #0
 801d69c:	dc1b      	bgt.n	801d6d6 <_strtod_l+0x76e>
 801d69e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801d6a0:	2b00      	cmp	r3, #0
 801d6a2:	dd21      	ble.n	801d6e8 <_strtod_l+0x780>
 801d6a4:	4631      	mov	r1, r6
 801d6a6:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801d6a8:	9805      	ldr	r0, [sp, #20]
 801d6aa:	f003 f8cf 	bl	802084c <__pow5mult>
 801d6ae:	4606      	mov	r6, r0
 801d6b0:	b9d0      	cbnz	r0, 801d6e8 <_strtod_l+0x780>
 801d6b2:	2600      	movs	r6, #0
 801d6b4:	e672      	b.n	801d39c <_strtod_l+0x434>
 801d6b6:	f1c7 477f 	rsb	r7, r7, #4278190080	@ 0xff000000
 801d6ba:	f507 077f 	add.w	r7, r7, #16711680	@ 0xff0000
 801d6be:	f507 477b 	add.w	r7, r7, #64256	@ 0xfb00
 801d6c2:	37e2      	adds	r7, #226	@ 0xe2
 801d6c4:	fa02 f107 	lsl.w	r1, r2, r7
 801d6c8:	910b      	str	r1, [sp, #44]	@ 0x2c
 801d6ca:	920c      	str	r2, [sp, #48]	@ 0x30
 801d6cc:	e7b8      	b.n	801d640 <_strtod_l+0x6d8>
 801d6ce:	2200      	movs	r2, #0
 801d6d0:	920b      	str	r2, [sp, #44]	@ 0x2c
 801d6d2:	2201      	movs	r2, #1
 801d6d4:	e7f9      	b.n	801d6ca <_strtod_l+0x762>
 801d6d6:	9912      	ldr	r1, [sp, #72]	@ 0x48
 801d6d8:	9805      	ldr	r0, [sp, #20]
 801d6da:	463a      	mov	r2, r7
 801d6dc:	f003 f910 	bl	8020900 <__lshift>
 801d6e0:	9012      	str	r0, [sp, #72]	@ 0x48
 801d6e2:	2800      	cmp	r0, #0
 801d6e4:	d1db      	bne.n	801d69e <_strtod_l+0x736>
 801d6e6:	e659      	b.n	801d39c <_strtod_l+0x434>
 801d6e8:	f1b8 0f00 	cmp.w	r8, #0
 801d6ec:	dd07      	ble.n	801d6fe <_strtod_l+0x796>
 801d6ee:	4631      	mov	r1, r6
 801d6f0:	9805      	ldr	r0, [sp, #20]
 801d6f2:	4642      	mov	r2, r8
 801d6f4:	f003 f904 	bl	8020900 <__lshift>
 801d6f8:	4606      	mov	r6, r0
 801d6fa:	2800      	cmp	r0, #0
 801d6fc:	d0d9      	beq.n	801d6b2 <_strtod_l+0x74a>
 801d6fe:	f1b9 0f00 	cmp.w	r9, #0
 801d702:	dd08      	ble.n	801d716 <_strtod_l+0x7ae>
 801d704:	4629      	mov	r1, r5
 801d706:	9805      	ldr	r0, [sp, #20]
 801d708:	464a      	mov	r2, r9
 801d70a:	f003 f8f9 	bl	8020900 <__lshift>
 801d70e:	4605      	mov	r5, r0
 801d710:	2800      	cmp	r0, #0
 801d712:	f43f ae43 	beq.w	801d39c <_strtod_l+0x434>
 801d716:	9912      	ldr	r1, [sp, #72]	@ 0x48
 801d718:	9805      	ldr	r0, [sp, #20]
 801d71a:	4632      	mov	r2, r6
 801d71c:	f003 f978 	bl	8020a10 <__mdiff>
 801d720:	4604      	mov	r4, r0
 801d722:	2800      	cmp	r0, #0
 801d724:	f43f ae3a 	beq.w	801d39c <_strtod_l+0x434>
 801d728:	2300      	movs	r3, #0
 801d72a:	f8d0 800c 	ldr.w	r8, [r0, #12]
 801d72e:	60c3      	str	r3, [r0, #12]
 801d730:	4629      	mov	r1, r5
 801d732:	f003 f951 	bl	80209d8 <__mcmp>
 801d736:	2800      	cmp	r0, #0
 801d738:	da4c      	bge.n	801d7d4 <_strtod_l+0x86c>
 801d73a:	ea58 080a 	orrs.w	r8, r8, sl
 801d73e:	d172      	bne.n	801d826 <_strtod_l+0x8be>
 801d740:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801d744:	2b00      	cmp	r3, #0
 801d746:	d16e      	bne.n	801d826 <_strtod_l+0x8be>
 801d748:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801d74c:	0d1b      	lsrs	r3, r3, #20
 801d74e:	051b      	lsls	r3, r3, #20
 801d750:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 801d754:	d967      	bls.n	801d826 <_strtod_l+0x8be>
 801d756:	6963      	ldr	r3, [r4, #20]
 801d758:	b913      	cbnz	r3, 801d760 <_strtod_l+0x7f8>
 801d75a:	6923      	ldr	r3, [r4, #16]
 801d75c:	2b01      	cmp	r3, #1
 801d75e:	dd62      	ble.n	801d826 <_strtod_l+0x8be>
 801d760:	4621      	mov	r1, r4
 801d762:	2201      	movs	r2, #1
 801d764:	9805      	ldr	r0, [sp, #20]
 801d766:	f003 f8cb 	bl	8020900 <__lshift>
 801d76a:	4629      	mov	r1, r5
 801d76c:	4604      	mov	r4, r0
 801d76e:	f003 f933 	bl	80209d8 <__mcmp>
 801d772:	2800      	cmp	r0, #0
 801d774:	dd57      	ble.n	801d826 <_strtod_l+0x8be>
 801d776:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801d77a:	9a06      	ldr	r2, [sp, #24]
 801d77c:	0d1b      	lsrs	r3, r3, #20
 801d77e:	051b      	lsls	r3, r3, #20
 801d780:	2a00      	cmp	r2, #0
 801d782:	d06e      	beq.n	801d862 <_strtod_l+0x8fa>
 801d784:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 801d788:	d86b      	bhi.n	801d862 <_strtod_l+0x8fa>
 801d78a:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 801d78e:	f67f ae99 	bls.w	801d4c4 <_strtod_l+0x55c>
 801d792:	ed9f 7b0b 	vldr	d7, [pc, #44]	@ 801d7c0 <_strtod_l+0x858>
 801d796:	ec4b ab16 	vmov	d6, sl, fp
 801d79a:	4b0d      	ldr	r3, [pc, #52]	@ (801d7d0 <_strtod_l+0x868>)
 801d79c:	ee26 7b07 	vmul.f64	d7, d6, d7
 801d7a0:	ee17 2a90 	vmov	r2, s15
 801d7a4:	4013      	ands	r3, r2
 801d7a6:	ec5b ab17 	vmov	sl, fp, d7
 801d7aa:	2b00      	cmp	r3, #0
 801d7ac:	f47f ae01 	bne.w	801d3b2 <_strtod_l+0x44a>
 801d7b0:	9a05      	ldr	r2, [sp, #20]
 801d7b2:	2322      	movs	r3, #34	@ 0x22
 801d7b4:	6013      	str	r3, [r2, #0]
 801d7b6:	e5fc      	b.n	801d3b2 <_strtod_l+0x44a>
 801d7b8:	ffc00000 	.word	0xffc00000
 801d7bc:	41dfffff 	.word	0x41dfffff
 801d7c0:	00000000 	.word	0x00000000
 801d7c4:	39500000 	.word	0x39500000
 801d7c8:	08025ab0 	.word	0x08025ab0
 801d7cc:	fffffc02 	.word	0xfffffc02
 801d7d0:	7ff00000 	.word	0x7ff00000
 801d7d4:	46d9      	mov	r9, fp
 801d7d6:	d15d      	bne.n	801d894 <_strtod_l+0x92c>
 801d7d8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801d7dc:	f1b8 0f00 	cmp.w	r8, #0
 801d7e0:	d02a      	beq.n	801d838 <_strtod_l+0x8d0>
 801d7e2:	4aa9      	ldr	r2, [pc, #676]	@ (801da88 <_strtod_l+0xb20>)
 801d7e4:	4293      	cmp	r3, r2
 801d7e6:	d12a      	bne.n	801d83e <_strtod_l+0x8d6>
 801d7e8:	9b06      	ldr	r3, [sp, #24]
 801d7ea:	4652      	mov	r2, sl
 801d7ec:	b1fb      	cbz	r3, 801d82e <_strtod_l+0x8c6>
 801d7ee:	4ba7      	ldr	r3, [pc, #668]	@ (801da8c <_strtod_l+0xb24>)
 801d7f0:	ea0b 0303 	and.w	r3, fp, r3
 801d7f4:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 801d7f8:	f04f 31ff 	mov.w	r1, #4294967295
 801d7fc:	d81a      	bhi.n	801d834 <_strtod_l+0x8cc>
 801d7fe:	0d1b      	lsrs	r3, r3, #20
 801d800:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 801d804:	fa01 f303 	lsl.w	r3, r1, r3
 801d808:	429a      	cmp	r2, r3
 801d80a:	d118      	bne.n	801d83e <_strtod_l+0x8d6>
 801d80c:	4ba0      	ldr	r3, [pc, #640]	@ (801da90 <_strtod_l+0xb28>)
 801d80e:	4599      	cmp	r9, r3
 801d810:	d102      	bne.n	801d818 <_strtod_l+0x8b0>
 801d812:	3201      	adds	r2, #1
 801d814:	f43f adc2 	beq.w	801d39c <_strtod_l+0x434>
 801d818:	4b9c      	ldr	r3, [pc, #624]	@ (801da8c <_strtod_l+0xb24>)
 801d81a:	ea09 0303 	and.w	r3, r9, r3
 801d81e:	f503 1b80 	add.w	fp, r3, #1048576	@ 0x100000
 801d822:	f04f 0a00 	mov.w	sl, #0
 801d826:	9b06      	ldr	r3, [sp, #24]
 801d828:	2b00      	cmp	r3, #0
 801d82a:	d1b2      	bne.n	801d792 <_strtod_l+0x82a>
 801d82c:	e5c1      	b.n	801d3b2 <_strtod_l+0x44a>
 801d82e:	f04f 33ff 	mov.w	r3, #4294967295
 801d832:	e7e9      	b.n	801d808 <_strtod_l+0x8a0>
 801d834:	460b      	mov	r3, r1
 801d836:	e7e7      	b.n	801d808 <_strtod_l+0x8a0>
 801d838:	ea53 030a 	orrs.w	r3, r3, sl
 801d83c:	d09b      	beq.n	801d776 <_strtod_l+0x80e>
 801d83e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801d840:	b1c3      	cbz	r3, 801d874 <_strtod_l+0x90c>
 801d842:	ea13 0f09 	tst.w	r3, r9
 801d846:	d0ee      	beq.n	801d826 <_strtod_l+0x8be>
 801d848:	9a06      	ldr	r2, [sp, #24]
 801d84a:	4650      	mov	r0, sl
 801d84c:	4659      	mov	r1, fp
 801d84e:	f1b8 0f00 	cmp.w	r8, #0
 801d852:	d013      	beq.n	801d87c <_strtod_l+0x914>
 801d854:	f7ff fb6e 	bl	801cf34 <sulp>
 801d858:	ee39 7b00 	vadd.f64	d7, d9, d0
 801d85c:	ec5b ab17 	vmov	sl, fp, d7
 801d860:	e7e1      	b.n	801d826 <_strtod_l+0x8be>
 801d862:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 801d866:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 801d86a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 801d86e:	f04f 3aff 	mov.w	sl, #4294967295
 801d872:	e7d8      	b.n	801d826 <_strtod_l+0x8be>
 801d874:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801d876:	ea13 0f0a 	tst.w	r3, sl
 801d87a:	e7e4      	b.n	801d846 <_strtod_l+0x8de>
 801d87c:	f7ff fb5a 	bl	801cf34 <sulp>
 801d880:	ee39 0b40 	vsub.f64	d0, d9, d0
 801d884:	eeb5 0b40 	vcmp.f64	d0, #0.0
 801d888:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801d88c:	ec5b ab10 	vmov	sl, fp, d0
 801d890:	d1c9      	bne.n	801d826 <_strtod_l+0x8be>
 801d892:	e617      	b.n	801d4c4 <_strtod_l+0x55c>
 801d894:	4629      	mov	r1, r5
 801d896:	4620      	mov	r0, r4
 801d898:	f003 fa16 	bl	8020cc8 <__ratio>
 801d89c:	eeb0 7b00 	vmov.f64	d7, #0	@ 0x40000000  2.0
 801d8a0:	eeb4 0bc7 	vcmpe.f64	d0, d7
 801d8a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801d8a8:	d85d      	bhi.n	801d966 <_strtod_l+0x9fe>
 801d8aa:	f1b8 0f00 	cmp.w	r8, #0
 801d8ae:	d164      	bne.n	801d97a <_strtod_l+0xa12>
 801d8b0:	f1ba 0f00 	cmp.w	sl, #0
 801d8b4:	d14b      	bne.n	801d94e <_strtod_l+0x9e6>
 801d8b6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801d8ba:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 801d8be:	2b00      	cmp	r3, #0
 801d8c0:	d160      	bne.n	801d984 <_strtod_l+0xa1c>
 801d8c2:	eeb4 0bc8 	vcmpe.f64	d0, d8
 801d8c6:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 801d8ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801d8ce:	d401      	bmi.n	801d8d4 <_strtod_l+0x96c>
 801d8d0:	ee20 8b08 	vmul.f64	d8, d0, d8
 801d8d4:	eeb1 ab48 	vneg.f64	d10, d8
 801d8d8:	486c      	ldr	r0, [pc, #432]	@ (801da8c <_strtod_l+0xb24>)
 801d8da:	496e      	ldr	r1, [pc, #440]	@ (801da94 <_strtod_l+0xb2c>)
 801d8dc:	ea09 0700 	and.w	r7, r9, r0
 801d8e0:	428f      	cmp	r7, r1
 801d8e2:	ec53 2b1a 	vmov	r2, r3, d10
 801d8e6:	d17d      	bne.n	801d9e4 <_strtod_l+0xa7c>
 801d8e8:	f1a9 7b54 	sub.w	fp, r9, #55574528	@ 0x3500000
 801d8ec:	ec4b ab1c 	vmov	d12, sl, fp
 801d8f0:	eeb0 0b4c 	vmov.f64	d0, d12
 801d8f4:	f003 f920 	bl	8020b38 <__ulp>
 801d8f8:	4864      	ldr	r0, [pc, #400]	@ (801da8c <_strtod_l+0xb24>)
 801d8fa:	eea0 cb0a 	vfma.f64	d12, d0, d10
 801d8fe:	ee1c 3a90 	vmov	r3, s25
 801d902:	4a65      	ldr	r2, [pc, #404]	@ (801da98 <_strtod_l+0xb30>)
 801d904:	ea03 0100 	and.w	r1, r3, r0
 801d908:	4291      	cmp	r1, r2
 801d90a:	ec5b ab1c 	vmov	sl, fp, d12
 801d90e:	d93c      	bls.n	801d98a <_strtod_l+0xa22>
 801d910:	ee19 2a90 	vmov	r2, s19
 801d914:	4b5e      	ldr	r3, [pc, #376]	@ (801da90 <_strtod_l+0xb28>)
 801d916:	429a      	cmp	r2, r3
 801d918:	d104      	bne.n	801d924 <_strtod_l+0x9bc>
 801d91a:	ee19 3a10 	vmov	r3, s18
 801d91e:	3301      	adds	r3, #1
 801d920:	f43f ad3c 	beq.w	801d39c <_strtod_l+0x434>
 801d924:	f8df b168 	ldr.w	fp, [pc, #360]	@ 801da90 <_strtod_l+0xb28>
 801d928:	f04f 3aff 	mov.w	sl, #4294967295
 801d92c:	9912      	ldr	r1, [sp, #72]	@ 0x48
 801d92e:	9805      	ldr	r0, [sp, #20]
 801d930:	f002 fdd6 	bl	80204e0 <_Bfree>
 801d934:	9805      	ldr	r0, [sp, #20]
 801d936:	4631      	mov	r1, r6
 801d938:	f002 fdd2 	bl	80204e0 <_Bfree>
 801d93c:	9805      	ldr	r0, [sp, #20]
 801d93e:	4629      	mov	r1, r5
 801d940:	f002 fdce 	bl	80204e0 <_Bfree>
 801d944:	9805      	ldr	r0, [sp, #20]
 801d946:	4621      	mov	r1, r4
 801d948:	f002 fdca 	bl	80204e0 <_Bfree>
 801d94c:	e627      	b.n	801d59e <_strtod_l+0x636>
 801d94e:	f1ba 0f01 	cmp.w	sl, #1
 801d952:	d103      	bne.n	801d95c <_strtod_l+0x9f4>
 801d954:	f1bb 0f00 	cmp.w	fp, #0
 801d958:	f43f adb4 	beq.w	801d4c4 <_strtod_l+0x55c>
 801d95c:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 801d960:	eeb7 8b00 	vmov.f64	d8, #112	@ 0x3f800000  1.0
 801d964:	e7b8      	b.n	801d8d8 <_strtod_l+0x970>
 801d966:	eeb6 8b00 	vmov.f64	d8, #96	@ 0x3f000000  0.5
 801d96a:	ee20 8b08 	vmul.f64	d8, d0, d8
 801d96e:	f1b8 0f00 	cmp.w	r8, #0
 801d972:	d0af      	beq.n	801d8d4 <_strtod_l+0x96c>
 801d974:	eeb0 ab48 	vmov.f64	d10, d8
 801d978:	e7ae      	b.n	801d8d8 <_strtod_l+0x970>
 801d97a:	eeb7 ab00 	vmov.f64	d10, #112	@ 0x3f800000  1.0
 801d97e:	eeb0 8b4a 	vmov.f64	d8, d10
 801d982:	e7a9      	b.n	801d8d8 <_strtod_l+0x970>
 801d984:	eebf ab00 	vmov.f64	d10, #240	@ 0xbf800000 -1.0
 801d988:	e7a6      	b.n	801d8d8 <_strtod_l+0x970>
 801d98a:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 801d98e:	9b06      	ldr	r3, [sp, #24]
 801d990:	46d9      	mov	r9, fp
 801d992:	2b00      	cmp	r3, #0
 801d994:	d1ca      	bne.n	801d92c <_strtod_l+0x9c4>
 801d996:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801d99a:	0d1b      	lsrs	r3, r3, #20
 801d99c:	051b      	lsls	r3, r3, #20
 801d99e:	429f      	cmp	r7, r3
 801d9a0:	d1c4      	bne.n	801d92c <_strtod_l+0x9c4>
 801d9a2:	ec51 0b18 	vmov	r0, r1, d8
 801d9a6:	f7e2 fed7 	bl	8000758 <__aeabi_d2lz>
 801d9aa:	f7e2 fe8f 	bl	80006cc <__aeabi_l2d>
 801d9ae:	f3cb 0913 	ubfx	r9, fp, #0, #20
 801d9b2:	ec41 0b17 	vmov	d7, r0, r1
 801d9b6:	ea49 090a 	orr.w	r9, r9, sl
 801d9ba:	ea59 0908 	orrs.w	r9, r9, r8
 801d9be:	ee38 8b47 	vsub.f64	d8, d8, d7
 801d9c2:	d03c      	beq.n	801da3e <_strtod_l+0xad6>
 801d9c4:	ed9f 7b2a 	vldr	d7, [pc, #168]	@ 801da70 <_strtod_l+0xb08>
 801d9c8:	eeb4 8bc7 	vcmpe.f64	d8, d7
 801d9cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801d9d0:	f53f acef 	bmi.w	801d3b2 <_strtod_l+0x44a>
 801d9d4:	ed9f 7b28 	vldr	d7, [pc, #160]	@ 801da78 <_strtod_l+0xb10>
 801d9d8:	eeb4 8bc7 	vcmpe.f64	d8, d7
 801d9dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801d9e0:	dda4      	ble.n	801d92c <_strtod_l+0x9c4>
 801d9e2:	e4e6      	b.n	801d3b2 <_strtod_l+0x44a>
 801d9e4:	9906      	ldr	r1, [sp, #24]
 801d9e6:	b1e1      	cbz	r1, 801da22 <_strtod_l+0xaba>
 801d9e8:	f1b7 6fd4 	cmp.w	r7, #111149056	@ 0x6a00000
 801d9ec:	d819      	bhi.n	801da22 <_strtod_l+0xaba>
 801d9ee:	eeb4 8bcb 	vcmpe.f64	d8, d11
 801d9f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801d9f6:	d811      	bhi.n	801da1c <_strtod_l+0xab4>
 801d9f8:	eebc 8bc8 	vcvt.u32.f64	s16, d8
 801d9fc:	ee18 3a10 	vmov	r3, s16
 801da00:	2b01      	cmp	r3, #1
 801da02:	bf38      	it	cc
 801da04:	2301      	movcc	r3, #1
 801da06:	ee08 3a10 	vmov	s16, r3
 801da0a:	eeb8 8b48 	vcvt.f64.u32	d8, s16
 801da0e:	f1b8 0f00 	cmp.w	r8, #0
 801da12:	d111      	bne.n	801da38 <_strtod_l+0xad0>
 801da14:	eeb1 7b48 	vneg.f64	d7, d8
 801da18:	ec53 2b17 	vmov	r2, r3, d7
 801da1c:	f103 61d6 	add.w	r1, r3, #112197632	@ 0x6b00000
 801da20:	1bcb      	subs	r3, r1, r7
 801da22:	eeb0 0b49 	vmov.f64	d0, d9
 801da26:	ec43 2b1a 	vmov	d10, r2, r3
 801da2a:	f003 f885 	bl	8020b38 <__ulp>
 801da2e:	eeaa 9b00 	vfma.f64	d9, d10, d0
 801da32:	ec5b ab19 	vmov	sl, fp, d9
 801da36:	e7aa      	b.n	801d98e <_strtod_l+0xa26>
 801da38:	eeb0 7b48 	vmov.f64	d7, d8
 801da3c:	e7ec      	b.n	801da18 <_strtod_l+0xab0>
 801da3e:	ed9f 7b10 	vldr	d7, [pc, #64]	@ 801da80 <_strtod_l+0xb18>
 801da42:	eeb4 8bc7 	vcmpe.f64	d8, d7
 801da46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801da4a:	f57f af6f 	bpl.w	801d92c <_strtod_l+0x9c4>
 801da4e:	e4b0      	b.n	801d3b2 <_strtod_l+0x44a>
 801da50:	2300      	movs	r3, #0
 801da52:	9308      	str	r3, [sp, #32]
 801da54:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801da56:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801da58:	6013      	str	r3, [r2, #0]
 801da5a:	f7ff bac4 	b.w	801cfe6 <_strtod_l+0x7e>
 801da5e:	2a65      	cmp	r2, #101	@ 0x65
 801da60:	f43f abbf 	beq.w	801d1e2 <_strtod_l+0x27a>
 801da64:	2a45      	cmp	r2, #69	@ 0x45
 801da66:	f43f abbc 	beq.w	801d1e2 <_strtod_l+0x27a>
 801da6a:	2101      	movs	r1, #1
 801da6c:	f7ff bbf4 	b.w	801d258 <_strtod_l+0x2f0>
 801da70:	94a03595 	.word	0x94a03595
 801da74:	3fdfffff 	.word	0x3fdfffff
 801da78:	35afe535 	.word	0x35afe535
 801da7c:	3fe00000 	.word	0x3fe00000
 801da80:	94a03595 	.word	0x94a03595
 801da84:	3fcfffff 	.word	0x3fcfffff
 801da88:	000fffff 	.word	0x000fffff
 801da8c:	7ff00000 	.word	0x7ff00000
 801da90:	7fefffff 	.word	0x7fefffff
 801da94:	7fe00000 	.word	0x7fe00000
 801da98:	7c9fffff 	.word	0x7c9fffff

0801da9c <_strtod_r>:
 801da9c:	4b01      	ldr	r3, [pc, #4]	@ (801daa4 <_strtod_r+0x8>)
 801da9e:	f7ff ba63 	b.w	801cf68 <_strtod_l>
 801daa2:	bf00      	nop
 801daa4:	240000a8 	.word	0x240000a8

0801daa8 <strtof>:
 801daa8:	b510      	push	{r4, lr}
 801daaa:	4c21      	ldr	r4, [pc, #132]	@ (801db30 <strtof+0x88>)
 801daac:	4b21      	ldr	r3, [pc, #132]	@ (801db34 <strtof+0x8c>)
 801daae:	460a      	mov	r2, r1
 801dab0:	4601      	mov	r1, r0
 801dab2:	6820      	ldr	r0, [r4, #0]
 801dab4:	f7ff fa58 	bl	801cf68 <_strtod_l>
 801dab8:	eeb4 0b40 	vcmp.f64	d0, d0
 801dabc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801dac0:	eeb0 7b40 	vmov.f64	d7, d0
 801dac4:	d70d      	bvc.n	801dae2 <strtof+0x3a>
 801dac6:	ee17 3a90 	vmov	r3, s15
 801daca:	2b00      	cmp	r3, #0
 801dacc:	481a      	ldr	r0, [pc, #104]	@ (801db38 <strtof+0x90>)
 801dace:	da04      	bge.n	801dada <strtof+0x32>
 801dad0:	f001 fb16 	bl	801f100 <nanf>
 801dad4:	eeb1 0a40 	vneg.f32	s0, s0
 801dad8:	bd10      	pop	{r4, pc}
 801dada:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801dade:	f001 bb0f 	b.w	801f100 <nanf>
 801dae2:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 801dae6:	eddf 6a15 	vldr	s13, [pc, #84]	@ 801db3c <strtof+0x94>
 801daea:	eeb0 6ac0 	vabs.f32	s12, s0
 801daee:	eeb4 6a66 	vcmp.f32	s12, s13
 801daf2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801daf6:	dd08      	ble.n	801db0a <strtof+0x62>
 801daf8:	eeb0 6bc7 	vabs.f64	d6, d7
 801dafc:	ed9f 5b0a 	vldr	d5, [pc, #40]	@ 801db28 <strtof+0x80>
 801db00:	eeb4 6b45 	vcmp.f64	d6, d5
 801db04:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801db08:	dd0a      	ble.n	801db20 <strtof+0x78>
 801db0a:	ee10 3a10 	vmov	r3, s0
 801db0e:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 801db12:	d1e1      	bne.n	801dad8 <strtof+0x30>
 801db14:	ee17 2a90 	vmov	r2, s15
 801db18:	4b09      	ldr	r3, [pc, #36]	@ (801db40 <strtof+0x98>)
 801db1a:	4013      	ands	r3, r2
 801db1c:	2b00      	cmp	r3, #0
 801db1e:	d0db      	beq.n	801dad8 <strtof+0x30>
 801db20:	6823      	ldr	r3, [r4, #0]
 801db22:	2222      	movs	r2, #34	@ 0x22
 801db24:	601a      	str	r2, [r3, #0]
 801db26:	e7d7      	b.n	801dad8 <strtof+0x30>
 801db28:	ffffffff 	.word	0xffffffff
 801db2c:	7fefffff 	.word	0x7fefffff
 801db30:	24000214 	.word	0x24000214
 801db34:	240000a8 	.word	0x240000a8
 801db38:	08025941 	.word	0x08025941
 801db3c:	7f7fffff 	.word	0x7f7fffff
 801db40:	7ff00000 	.word	0x7ff00000

0801db44 <_strtol_l.isra.0>:
 801db44:	2b24      	cmp	r3, #36	@ 0x24
 801db46:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801db4a:	4686      	mov	lr, r0
 801db4c:	4690      	mov	r8, r2
 801db4e:	d801      	bhi.n	801db54 <_strtol_l.isra.0+0x10>
 801db50:	2b01      	cmp	r3, #1
 801db52:	d106      	bne.n	801db62 <_strtol_l.isra.0+0x1e>
 801db54:	f001 fa94 	bl	801f080 <__errno>
 801db58:	2316      	movs	r3, #22
 801db5a:	6003      	str	r3, [r0, #0]
 801db5c:	2000      	movs	r0, #0
 801db5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801db62:	4834      	ldr	r0, [pc, #208]	@ (801dc34 <_strtol_l.isra.0+0xf0>)
 801db64:	460d      	mov	r5, r1
 801db66:	462a      	mov	r2, r5
 801db68:	f815 4b01 	ldrb.w	r4, [r5], #1
 801db6c:	5d06      	ldrb	r6, [r0, r4]
 801db6e:	f016 0608 	ands.w	r6, r6, #8
 801db72:	d1f8      	bne.n	801db66 <_strtol_l.isra.0+0x22>
 801db74:	2c2d      	cmp	r4, #45	@ 0x2d
 801db76:	d110      	bne.n	801db9a <_strtol_l.isra.0+0x56>
 801db78:	782c      	ldrb	r4, [r5, #0]
 801db7a:	2601      	movs	r6, #1
 801db7c:	1c95      	adds	r5, r2, #2
 801db7e:	f033 0210 	bics.w	r2, r3, #16
 801db82:	d115      	bne.n	801dbb0 <_strtol_l.isra.0+0x6c>
 801db84:	2c30      	cmp	r4, #48	@ 0x30
 801db86:	d10d      	bne.n	801dba4 <_strtol_l.isra.0+0x60>
 801db88:	782a      	ldrb	r2, [r5, #0]
 801db8a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 801db8e:	2a58      	cmp	r2, #88	@ 0x58
 801db90:	d108      	bne.n	801dba4 <_strtol_l.isra.0+0x60>
 801db92:	786c      	ldrb	r4, [r5, #1]
 801db94:	3502      	adds	r5, #2
 801db96:	2310      	movs	r3, #16
 801db98:	e00a      	b.n	801dbb0 <_strtol_l.isra.0+0x6c>
 801db9a:	2c2b      	cmp	r4, #43	@ 0x2b
 801db9c:	bf04      	itt	eq
 801db9e:	782c      	ldrbeq	r4, [r5, #0]
 801dba0:	1c95      	addeq	r5, r2, #2
 801dba2:	e7ec      	b.n	801db7e <_strtol_l.isra.0+0x3a>
 801dba4:	2b00      	cmp	r3, #0
 801dba6:	d1f6      	bne.n	801db96 <_strtol_l.isra.0+0x52>
 801dba8:	2c30      	cmp	r4, #48	@ 0x30
 801dbaa:	bf14      	ite	ne
 801dbac:	230a      	movne	r3, #10
 801dbae:	2308      	moveq	r3, #8
 801dbb0:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 801dbb4:	f10c 3cff 	add.w	ip, ip, #4294967295
 801dbb8:	2200      	movs	r2, #0
 801dbba:	fbbc f9f3 	udiv	r9, ip, r3
 801dbbe:	4610      	mov	r0, r2
 801dbc0:	fb03 ca19 	mls	sl, r3, r9, ip
 801dbc4:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 801dbc8:	2f09      	cmp	r7, #9
 801dbca:	d80f      	bhi.n	801dbec <_strtol_l.isra.0+0xa8>
 801dbcc:	463c      	mov	r4, r7
 801dbce:	42a3      	cmp	r3, r4
 801dbd0:	dd1b      	ble.n	801dc0a <_strtol_l.isra.0+0xc6>
 801dbd2:	1c57      	adds	r7, r2, #1
 801dbd4:	d007      	beq.n	801dbe6 <_strtol_l.isra.0+0xa2>
 801dbd6:	4581      	cmp	r9, r0
 801dbd8:	d314      	bcc.n	801dc04 <_strtol_l.isra.0+0xc0>
 801dbda:	d101      	bne.n	801dbe0 <_strtol_l.isra.0+0x9c>
 801dbdc:	45a2      	cmp	sl, r4
 801dbde:	db11      	blt.n	801dc04 <_strtol_l.isra.0+0xc0>
 801dbe0:	fb00 4003 	mla	r0, r0, r3, r4
 801dbe4:	2201      	movs	r2, #1
 801dbe6:	f815 4b01 	ldrb.w	r4, [r5], #1
 801dbea:	e7eb      	b.n	801dbc4 <_strtol_l.isra.0+0x80>
 801dbec:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 801dbf0:	2f19      	cmp	r7, #25
 801dbf2:	d801      	bhi.n	801dbf8 <_strtol_l.isra.0+0xb4>
 801dbf4:	3c37      	subs	r4, #55	@ 0x37
 801dbf6:	e7ea      	b.n	801dbce <_strtol_l.isra.0+0x8a>
 801dbf8:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 801dbfc:	2f19      	cmp	r7, #25
 801dbfe:	d804      	bhi.n	801dc0a <_strtol_l.isra.0+0xc6>
 801dc00:	3c57      	subs	r4, #87	@ 0x57
 801dc02:	e7e4      	b.n	801dbce <_strtol_l.isra.0+0x8a>
 801dc04:	f04f 32ff 	mov.w	r2, #4294967295
 801dc08:	e7ed      	b.n	801dbe6 <_strtol_l.isra.0+0xa2>
 801dc0a:	1c53      	adds	r3, r2, #1
 801dc0c:	d108      	bne.n	801dc20 <_strtol_l.isra.0+0xdc>
 801dc0e:	2322      	movs	r3, #34	@ 0x22
 801dc10:	f8ce 3000 	str.w	r3, [lr]
 801dc14:	4660      	mov	r0, ip
 801dc16:	f1b8 0f00 	cmp.w	r8, #0
 801dc1a:	d0a0      	beq.n	801db5e <_strtol_l.isra.0+0x1a>
 801dc1c:	1e69      	subs	r1, r5, #1
 801dc1e:	e006      	b.n	801dc2e <_strtol_l.isra.0+0xea>
 801dc20:	b106      	cbz	r6, 801dc24 <_strtol_l.isra.0+0xe0>
 801dc22:	4240      	negs	r0, r0
 801dc24:	f1b8 0f00 	cmp.w	r8, #0
 801dc28:	d099      	beq.n	801db5e <_strtol_l.isra.0+0x1a>
 801dc2a:	2a00      	cmp	r2, #0
 801dc2c:	d1f6      	bne.n	801dc1c <_strtol_l.isra.0+0xd8>
 801dc2e:	f8c8 1000 	str.w	r1, [r8]
 801dc32:	e794      	b.n	801db5e <_strtol_l.isra.0+0x1a>
 801dc34:	08025ad9 	.word	0x08025ad9

0801dc38 <_strtol_r>:
 801dc38:	f7ff bf84 	b.w	801db44 <_strtol_l.isra.0>

0801dc3c <strtol>:
 801dc3c:	4613      	mov	r3, r2
 801dc3e:	460a      	mov	r2, r1
 801dc40:	4601      	mov	r1, r0
 801dc42:	4802      	ldr	r0, [pc, #8]	@ (801dc4c <strtol+0x10>)
 801dc44:	6800      	ldr	r0, [r0, #0]
 801dc46:	f7ff bf7d 	b.w	801db44 <_strtol_l.isra.0>
 801dc4a:	bf00      	nop
 801dc4c:	24000214 	.word	0x24000214

0801dc50 <_strtoul_l.isra.0>:
 801dc50:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801dc54:	4e34      	ldr	r6, [pc, #208]	@ (801dd28 <_strtoul_l.isra.0+0xd8>)
 801dc56:	4686      	mov	lr, r0
 801dc58:	460d      	mov	r5, r1
 801dc5a:	4628      	mov	r0, r5
 801dc5c:	f815 4b01 	ldrb.w	r4, [r5], #1
 801dc60:	5d37      	ldrb	r7, [r6, r4]
 801dc62:	f017 0708 	ands.w	r7, r7, #8
 801dc66:	d1f8      	bne.n	801dc5a <_strtoul_l.isra.0+0xa>
 801dc68:	2c2d      	cmp	r4, #45	@ 0x2d
 801dc6a:	d110      	bne.n	801dc8e <_strtoul_l.isra.0+0x3e>
 801dc6c:	782c      	ldrb	r4, [r5, #0]
 801dc6e:	2701      	movs	r7, #1
 801dc70:	1c85      	adds	r5, r0, #2
 801dc72:	f033 0010 	bics.w	r0, r3, #16
 801dc76:	d115      	bne.n	801dca4 <_strtoul_l.isra.0+0x54>
 801dc78:	2c30      	cmp	r4, #48	@ 0x30
 801dc7a:	d10d      	bne.n	801dc98 <_strtoul_l.isra.0+0x48>
 801dc7c:	7828      	ldrb	r0, [r5, #0]
 801dc7e:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 801dc82:	2858      	cmp	r0, #88	@ 0x58
 801dc84:	d108      	bne.n	801dc98 <_strtoul_l.isra.0+0x48>
 801dc86:	786c      	ldrb	r4, [r5, #1]
 801dc88:	3502      	adds	r5, #2
 801dc8a:	2310      	movs	r3, #16
 801dc8c:	e00a      	b.n	801dca4 <_strtoul_l.isra.0+0x54>
 801dc8e:	2c2b      	cmp	r4, #43	@ 0x2b
 801dc90:	bf04      	itt	eq
 801dc92:	782c      	ldrbeq	r4, [r5, #0]
 801dc94:	1c85      	addeq	r5, r0, #2
 801dc96:	e7ec      	b.n	801dc72 <_strtoul_l.isra.0+0x22>
 801dc98:	2b00      	cmp	r3, #0
 801dc9a:	d1f6      	bne.n	801dc8a <_strtoul_l.isra.0+0x3a>
 801dc9c:	2c30      	cmp	r4, #48	@ 0x30
 801dc9e:	bf14      	ite	ne
 801dca0:	230a      	movne	r3, #10
 801dca2:	2308      	moveq	r3, #8
 801dca4:	f04f 38ff 	mov.w	r8, #4294967295
 801dca8:	2600      	movs	r6, #0
 801dcaa:	fbb8 f8f3 	udiv	r8, r8, r3
 801dcae:	fb03 f908 	mul.w	r9, r3, r8
 801dcb2:	ea6f 0909 	mvn.w	r9, r9
 801dcb6:	4630      	mov	r0, r6
 801dcb8:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 801dcbc:	f1bc 0f09 	cmp.w	ip, #9
 801dcc0:	d810      	bhi.n	801dce4 <_strtoul_l.isra.0+0x94>
 801dcc2:	4664      	mov	r4, ip
 801dcc4:	42a3      	cmp	r3, r4
 801dcc6:	dd1e      	ble.n	801dd06 <_strtoul_l.isra.0+0xb6>
 801dcc8:	f1b6 3fff 	cmp.w	r6, #4294967295
 801dccc:	d007      	beq.n	801dcde <_strtoul_l.isra.0+0x8e>
 801dcce:	4580      	cmp	r8, r0
 801dcd0:	d316      	bcc.n	801dd00 <_strtoul_l.isra.0+0xb0>
 801dcd2:	d101      	bne.n	801dcd8 <_strtoul_l.isra.0+0x88>
 801dcd4:	45a1      	cmp	r9, r4
 801dcd6:	db13      	blt.n	801dd00 <_strtoul_l.isra.0+0xb0>
 801dcd8:	fb00 4003 	mla	r0, r0, r3, r4
 801dcdc:	2601      	movs	r6, #1
 801dcde:	f815 4b01 	ldrb.w	r4, [r5], #1
 801dce2:	e7e9      	b.n	801dcb8 <_strtoul_l.isra.0+0x68>
 801dce4:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 801dce8:	f1bc 0f19 	cmp.w	ip, #25
 801dcec:	d801      	bhi.n	801dcf2 <_strtoul_l.isra.0+0xa2>
 801dcee:	3c37      	subs	r4, #55	@ 0x37
 801dcf0:	e7e8      	b.n	801dcc4 <_strtoul_l.isra.0+0x74>
 801dcf2:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 801dcf6:	f1bc 0f19 	cmp.w	ip, #25
 801dcfa:	d804      	bhi.n	801dd06 <_strtoul_l.isra.0+0xb6>
 801dcfc:	3c57      	subs	r4, #87	@ 0x57
 801dcfe:	e7e1      	b.n	801dcc4 <_strtoul_l.isra.0+0x74>
 801dd00:	f04f 36ff 	mov.w	r6, #4294967295
 801dd04:	e7eb      	b.n	801dcde <_strtoul_l.isra.0+0x8e>
 801dd06:	1c73      	adds	r3, r6, #1
 801dd08:	d106      	bne.n	801dd18 <_strtoul_l.isra.0+0xc8>
 801dd0a:	2322      	movs	r3, #34	@ 0x22
 801dd0c:	f8ce 3000 	str.w	r3, [lr]
 801dd10:	4630      	mov	r0, r6
 801dd12:	b932      	cbnz	r2, 801dd22 <_strtoul_l.isra.0+0xd2>
 801dd14:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801dd18:	b107      	cbz	r7, 801dd1c <_strtoul_l.isra.0+0xcc>
 801dd1a:	4240      	negs	r0, r0
 801dd1c:	2a00      	cmp	r2, #0
 801dd1e:	d0f9      	beq.n	801dd14 <_strtoul_l.isra.0+0xc4>
 801dd20:	b106      	cbz	r6, 801dd24 <_strtoul_l.isra.0+0xd4>
 801dd22:	1e69      	subs	r1, r5, #1
 801dd24:	6011      	str	r1, [r2, #0]
 801dd26:	e7f5      	b.n	801dd14 <_strtoul_l.isra.0+0xc4>
 801dd28:	08025ad9 	.word	0x08025ad9

0801dd2c <strtoul>:
 801dd2c:	4613      	mov	r3, r2
 801dd2e:	460a      	mov	r2, r1
 801dd30:	4601      	mov	r1, r0
 801dd32:	4802      	ldr	r0, [pc, #8]	@ (801dd3c <strtoul+0x10>)
 801dd34:	6800      	ldr	r0, [r0, #0]
 801dd36:	f7ff bf8b 	b.w	801dc50 <_strtoul_l.isra.0>
 801dd3a:	bf00      	nop
 801dd3c:	24000214 	.word	0x24000214

0801dd40 <__cvt>:
 801dd40:	b5f0      	push	{r4, r5, r6, r7, lr}
 801dd42:	ed2d 8b02 	vpush	{d8}
 801dd46:	eeb0 8b40 	vmov.f64	d8, d0
 801dd4a:	b085      	sub	sp, #20
 801dd4c:	4617      	mov	r7, r2
 801dd4e:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 801dd50:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 801dd52:	ee18 2a90 	vmov	r2, s17
 801dd56:	f025 0520 	bic.w	r5, r5, #32
 801dd5a:	2a00      	cmp	r2, #0
 801dd5c:	bfb6      	itet	lt
 801dd5e:	222d      	movlt	r2, #45	@ 0x2d
 801dd60:	2200      	movge	r2, #0
 801dd62:	eeb1 8b40 	vneglt.f64	d8, d0
 801dd66:	2d46      	cmp	r5, #70	@ 0x46
 801dd68:	460c      	mov	r4, r1
 801dd6a:	701a      	strb	r2, [r3, #0]
 801dd6c:	d004      	beq.n	801dd78 <__cvt+0x38>
 801dd6e:	2d45      	cmp	r5, #69	@ 0x45
 801dd70:	d100      	bne.n	801dd74 <__cvt+0x34>
 801dd72:	3401      	adds	r4, #1
 801dd74:	2102      	movs	r1, #2
 801dd76:	e000      	b.n	801dd7a <__cvt+0x3a>
 801dd78:	2103      	movs	r1, #3
 801dd7a:	ab03      	add	r3, sp, #12
 801dd7c:	9301      	str	r3, [sp, #4]
 801dd7e:	ab02      	add	r3, sp, #8
 801dd80:	9300      	str	r3, [sp, #0]
 801dd82:	4622      	mov	r2, r4
 801dd84:	4633      	mov	r3, r6
 801dd86:	eeb0 0b48 	vmov.f64	d0, d8
 801dd8a:	f001 fa75 	bl	801f278 <_dtoa_r>
 801dd8e:	2d47      	cmp	r5, #71	@ 0x47
 801dd90:	d114      	bne.n	801ddbc <__cvt+0x7c>
 801dd92:	07fb      	lsls	r3, r7, #31
 801dd94:	d50a      	bpl.n	801ddac <__cvt+0x6c>
 801dd96:	1902      	adds	r2, r0, r4
 801dd98:	eeb5 8b40 	vcmp.f64	d8, #0.0
 801dd9c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801dda0:	bf08      	it	eq
 801dda2:	9203      	streq	r2, [sp, #12]
 801dda4:	2130      	movs	r1, #48	@ 0x30
 801dda6:	9b03      	ldr	r3, [sp, #12]
 801dda8:	4293      	cmp	r3, r2
 801ddaa:	d319      	bcc.n	801dde0 <__cvt+0xa0>
 801ddac:	9b03      	ldr	r3, [sp, #12]
 801ddae:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801ddb0:	1a1b      	subs	r3, r3, r0
 801ddb2:	6013      	str	r3, [r2, #0]
 801ddb4:	b005      	add	sp, #20
 801ddb6:	ecbd 8b02 	vpop	{d8}
 801ddba:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801ddbc:	2d46      	cmp	r5, #70	@ 0x46
 801ddbe:	eb00 0204 	add.w	r2, r0, r4
 801ddc2:	d1e9      	bne.n	801dd98 <__cvt+0x58>
 801ddc4:	7803      	ldrb	r3, [r0, #0]
 801ddc6:	2b30      	cmp	r3, #48	@ 0x30
 801ddc8:	d107      	bne.n	801ddda <__cvt+0x9a>
 801ddca:	eeb5 8b40 	vcmp.f64	d8, #0.0
 801ddce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801ddd2:	bf1c      	itt	ne
 801ddd4:	f1c4 0401 	rsbne	r4, r4, #1
 801ddd8:	6034      	strne	r4, [r6, #0]
 801ddda:	6833      	ldr	r3, [r6, #0]
 801dddc:	441a      	add	r2, r3
 801ddde:	e7db      	b.n	801dd98 <__cvt+0x58>
 801dde0:	1c5c      	adds	r4, r3, #1
 801dde2:	9403      	str	r4, [sp, #12]
 801dde4:	7019      	strb	r1, [r3, #0]
 801dde6:	e7de      	b.n	801dda6 <__cvt+0x66>

0801dde8 <__exponent>:
 801dde8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801ddea:	2900      	cmp	r1, #0
 801ddec:	bfba      	itte	lt
 801ddee:	4249      	neglt	r1, r1
 801ddf0:	232d      	movlt	r3, #45	@ 0x2d
 801ddf2:	232b      	movge	r3, #43	@ 0x2b
 801ddf4:	2909      	cmp	r1, #9
 801ddf6:	7002      	strb	r2, [r0, #0]
 801ddf8:	7043      	strb	r3, [r0, #1]
 801ddfa:	dd29      	ble.n	801de50 <__exponent+0x68>
 801ddfc:	f10d 0307 	add.w	r3, sp, #7
 801de00:	461d      	mov	r5, r3
 801de02:	270a      	movs	r7, #10
 801de04:	461a      	mov	r2, r3
 801de06:	fbb1 f6f7 	udiv	r6, r1, r7
 801de0a:	fb07 1416 	mls	r4, r7, r6, r1
 801de0e:	3430      	adds	r4, #48	@ 0x30
 801de10:	f802 4c01 	strb.w	r4, [r2, #-1]
 801de14:	460c      	mov	r4, r1
 801de16:	2c63      	cmp	r4, #99	@ 0x63
 801de18:	f103 33ff 	add.w	r3, r3, #4294967295
 801de1c:	4631      	mov	r1, r6
 801de1e:	dcf1      	bgt.n	801de04 <__exponent+0x1c>
 801de20:	3130      	adds	r1, #48	@ 0x30
 801de22:	1e94      	subs	r4, r2, #2
 801de24:	f803 1c01 	strb.w	r1, [r3, #-1]
 801de28:	1c41      	adds	r1, r0, #1
 801de2a:	4623      	mov	r3, r4
 801de2c:	42ab      	cmp	r3, r5
 801de2e:	d30a      	bcc.n	801de46 <__exponent+0x5e>
 801de30:	f10d 0309 	add.w	r3, sp, #9
 801de34:	1a9b      	subs	r3, r3, r2
 801de36:	42ac      	cmp	r4, r5
 801de38:	bf88      	it	hi
 801de3a:	2300      	movhi	r3, #0
 801de3c:	3302      	adds	r3, #2
 801de3e:	4403      	add	r3, r0
 801de40:	1a18      	subs	r0, r3, r0
 801de42:	b003      	add	sp, #12
 801de44:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801de46:	f813 6b01 	ldrb.w	r6, [r3], #1
 801de4a:	f801 6f01 	strb.w	r6, [r1, #1]!
 801de4e:	e7ed      	b.n	801de2c <__exponent+0x44>
 801de50:	2330      	movs	r3, #48	@ 0x30
 801de52:	3130      	adds	r1, #48	@ 0x30
 801de54:	7083      	strb	r3, [r0, #2]
 801de56:	70c1      	strb	r1, [r0, #3]
 801de58:	1d03      	adds	r3, r0, #4
 801de5a:	e7f1      	b.n	801de40 <__exponent+0x58>
 801de5c:	0000      	movs	r0, r0
	...

0801de60 <_printf_float>:
 801de60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801de64:	b08d      	sub	sp, #52	@ 0x34
 801de66:	460c      	mov	r4, r1
 801de68:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 801de6c:	4616      	mov	r6, r2
 801de6e:	461f      	mov	r7, r3
 801de70:	4605      	mov	r5, r0
 801de72:	f001 f84d 	bl	801ef10 <_localeconv_r>
 801de76:	f8d0 b000 	ldr.w	fp, [r0]
 801de7a:	4658      	mov	r0, fp
 801de7c:	f7e2 fa90 	bl	80003a0 <strlen>
 801de80:	2300      	movs	r3, #0
 801de82:	930a      	str	r3, [sp, #40]	@ 0x28
 801de84:	f8d8 3000 	ldr.w	r3, [r8]
 801de88:	f894 9018 	ldrb.w	r9, [r4, #24]
 801de8c:	6822      	ldr	r2, [r4, #0]
 801de8e:	9005      	str	r0, [sp, #20]
 801de90:	3307      	adds	r3, #7
 801de92:	f023 0307 	bic.w	r3, r3, #7
 801de96:	f103 0108 	add.w	r1, r3, #8
 801de9a:	f8c8 1000 	str.w	r1, [r8]
 801de9e:	ed93 0b00 	vldr	d0, [r3]
 801dea2:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 801e100 <_printf_float+0x2a0>
 801dea6:	eeb0 7bc0 	vabs.f64	d7, d0
 801deaa:	eeb4 7b46 	vcmp.f64	d7, d6
 801deae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801deb2:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 801deb6:	dd24      	ble.n	801df02 <_printf_float+0xa2>
 801deb8:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 801debc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801dec0:	d502      	bpl.n	801dec8 <_printf_float+0x68>
 801dec2:	232d      	movs	r3, #45	@ 0x2d
 801dec4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801dec8:	498f      	ldr	r1, [pc, #572]	@ (801e108 <_printf_float+0x2a8>)
 801deca:	4b90      	ldr	r3, [pc, #576]	@ (801e10c <_printf_float+0x2ac>)
 801decc:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 801ded0:	bf8c      	ite	hi
 801ded2:	4688      	movhi	r8, r1
 801ded4:	4698      	movls	r8, r3
 801ded6:	f022 0204 	bic.w	r2, r2, #4
 801deda:	2303      	movs	r3, #3
 801dedc:	6123      	str	r3, [r4, #16]
 801dede:	6022      	str	r2, [r4, #0]
 801dee0:	f04f 0a00 	mov.w	sl, #0
 801dee4:	9700      	str	r7, [sp, #0]
 801dee6:	4633      	mov	r3, r6
 801dee8:	aa0b      	add	r2, sp, #44	@ 0x2c
 801deea:	4621      	mov	r1, r4
 801deec:	4628      	mov	r0, r5
 801deee:	f000 f9d1 	bl	801e294 <_printf_common>
 801def2:	3001      	adds	r0, #1
 801def4:	f040 8089 	bne.w	801e00a <_printf_float+0x1aa>
 801def8:	f04f 30ff 	mov.w	r0, #4294967295
 801defc:	b00d      	add	sp, #52	@ 0x34
 801defe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801df02:	eeb4 0b40 	vcmp.f64	d0, d0
 801df06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801df0a:	d709      	bvc.n	801df20 <_printf_float+0xc0>
 801df0c:	ee10 3a90 	vmov	r3, s1
 801df10:	2b00      	cmp	r3, #0
 801df12:	bfbc      	itt	lt
 801df14:	232d      	movlt	r3, #45	@ 0x2d
 801df16:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 801df1a:	497d      	ldr	r1, [pc, #500]	@ (801e110 <_printf_float+0x2b0>)
 801df1c:	4b7d      	ldr	r3, [pc, #500]	@ (801e114 <_printf_float+0x2b4>)
 801df1e:	e7d5      	b.n	801decc <_printf_float+0x6c>
 801df20:	6863      	ldr	r3, [r4, #4]
 801df22:	1c59      	adds	r1, r3, #1
 801df24:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 801df28:	d139      	bne.n	801df9e <_printf_float+0x13e>
 801df2a:	2306      	movs	r3, #6
 801df2c:	6063      	str	r3, [r4, #4]
 801df2e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 801df32:	2300      	movs	r3, #0
 801df34:	6022      	str	r2, [r4, #0]
 801df36:	9303      	str	r3, [sp, #12]
 801df38:	ab0a      	add	r3, sp, #40	@ 0x28
 801df3a:	e9cd 9301 	strd	r9, r3, [sp, #4]
 801df3e:	ab09      	add	r3, sp, #36	@ 0x24
 801df40:	9300      	str	r3, [sp, #0]
 801df42:	6861      	ldr	r1, [r4, #4]
 801df44:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 801df48:	4628      	mov	r0, r5
 801df4a:	f7ff fef9 	bl	801dd40 <__cvt>
 801df4e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 801df52:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801df54:	4680      	mov	r8, r0
 801df56:	d129      	bne.n	801dfac <_printf_float+0x14c>
 801df58:	1cc8      	adds	r0, r1, #3
 801df5a:	db02      	blt.n	801df62 <_printf_float+0x102>
 801df5c:	6863      	ldr	r3, [r4, #4]
 801df5e:	4299      	cmp	r1, r3
 801df60:	dd41      	ble.n	801dfe6 <_printf_float+0x186>
 801df62:	f1a9 0902 	sub.w	r9, r9, #2
 801df66:	fa5f f989 	uxtb.w	r9, r9
 801df6a:	3901      	subs	r1, #1
 801df6c:	464a      	mov	r2, r9
 801df6e:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 801df72:	9109      	str	r1, [sp, #36]	@ 0x24
 801df74:	f7ff ff38 	bl	801dde8 <__exponent>
 801df78:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801df7a:	1813      	adds	r3, r2, r0
 801df7c:	2a01      	cmp	r2, #1
 801df7e:	4682      	mov	sl, r0
 801df80:	6123      	str	r3, [r4, #16]
 801df82:	dc02      	bgt.n	801df8a <_printf_float+0x12a>
 801df84:	6822      	ldr	r2, [r4, #0]
 801df86:	07d2      	lsls	r2, r2, #31
 801df88:	d501      	bpl.n	801df8e <_printf_float+0x12e>
 801df8a:	3301      	adds	r3, #1
 801df8c:	6123      	str	r3, [r4, #16]
 801df8e:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 801df92:	2b00      	cmp	r3, #0
 801df94:	d0a6      	beq.n	801dee4 <_printf_float+0x84>
 801df96:	232d      	movs	r3, #45	@ 0x2d
 801df98:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801df9c:	e7a2      	b.n	801dee4 <_printf_float+0x84>
 801df9e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 801dfa2:	d1c4      	bne.n	801df2e <_printf_float+0xce>
 801dfa4:	2b00      	cmp	r3, #0
 801dfa6:	d1c2      	bne.n	801df2e <_printf_float+0xce>
 801dfa8:	2301      	movs	r3, #1
 801dfaa:	e7bf      	b.n	801df2c <_printf_float+0xcc>
 801dfac:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 801dfb0:	d9db      	bls.n	801df6a <_printf_float+0x10a>
 801dfb2:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 801dfb6:	d118      	bne.n	801dfea <_printf_float+0x18a>
 801dfb8:	2900      	cmp	r1, #0
 801dfba:	6863      	ldr	r3, [r4, #4]
 801dfbc:	dd0b      	ble.n	801dfd6 <_printf_float+0x176>
 801dfbe:	6121      	str	r1, [r4, #16]
 801dfc0:	b913      	cbnz	r3, 801dfc8 <_printf_float+0x168>
 801dfc2:	6822      	ldr	r2, [r4, #0]
 801dfc4:	07d0      	lsls	r0, r2, #31
 801dfc6:	d502      	bpl.n	801dfce <_printf_float+0x16e>
 801dfc8:	3301      	adds	r3, #1
 801dfca:	440b      	add	r3, r1
 801dfcc:	6123      	str	r3, [r4, #16]
 801dfce:	65a1      	str	r1, [r4, #88]	@ 0x58
 801dfd0:	f04f 0a00 	mov.w	sl, #0
 801dfd4:	e7db      	b.n	801df8e <_printf_float+0x12e>
 801dfd6:	b913      	cbnz	r3, 801dfde <_printf_float+0x17e>
 801dfd8:	6822      	ldr	r2, [r4, #0]
 801dfda:	07d2      	lsls	r2, r2, #31
 801dfdc:	d501      	bpl.n	801dfe2 <_printf_float+0x182>
 801dfde:	3302      	adds	r3, #2
 801dfe0:	e7f4      	b.n	801dfcc <_printf_float+0x16c>
 801dfe2:	2301      	movs	r3, #1
 801dfe4:	e7f2      	b.n	801dfcc <_printf_float+0x16c>
 801dfe6:	f04f 0967 	mov.w	r9, #103	@ 0x67
 801dfea:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801dfec:	4299      	cmp	r1, r3
 801dfee:	db05      	blt.n	801dffc <_printf_float+0x19c>
 801dff0:	6823      	ldr	r3, [r4, #0]
 801dff2:	6121      	str	r1, [r4, #16]
 801dff4:	07d8      	lsls	r0, r3, #31
 801dff6:	d5ea      	bpl.n	801dfce <_printf_float+0x16e>
 801dff8:	1c4b      	adds	r3, r1, #1
 801dffa:	e7e7      	b.n	801dfcc <_printf_float+0x16c>
 801dffc:	2900      	cmp	r1, #0
 801dffe:	bfd4      	ite	le
 801e000:	f1c1 0202 	rsble	r2, r1, #2
 801e004:	2201      	movgt	r2, #1
 801e006:	4413      	add	r3, r2
 801e008:	e7e0      	b.n	801dfcc <_printf_float+0x16c>
 801e00a:	6823      	ldr	r3, [r4, #0]
 801e00c:	055a      	lsls	r2, r3, #21
 801e00e:	d407      	bmi.n	801e020 <_printf_float+0x1c0>
 801e010:	6923      	ldr	r3, [r4, #16]
 801e012:	4642      	mov	r2, r8
 801e014:	4631      	mov	r1, r6
 801e016:	4628      	mov	r0, r5
 801e018:	47b8      	blx	r7
 801e01a:	3001      	adds	r0, #1
 801e01c:	d12a      	bne.n	801e074 <_printf_float+0x214>
 801e01e:	e76b      	b.n	801def8 <_printf_float+0x98>
 801e020:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 801e024:	f240 80e0 	bls.w	801e1e8 <_printf_float+0x388>
 801e028:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 801e02c:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801e030:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e034:	d133      	bne.n	801e09e <_printf_float+0x23e>
 801e036:	4a38      	ldr	r2, [pc, #224]	@ (801e118 <_printf_float+0x2b8>)
 801e038:	2301      	movs	r3, #1
 801e03a:	4631      	mov	r1, r6
 801e03c:	4628      	mov	r0, r5
 801e03e:	47b8      	blx	r7
 801e040:	3001      	adds	r0, #1
 801e042:	f43f af59 	beq.w	801def8 <_printf_float+0x98>
 801e046:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 801e04a:	4543      	cmp	r3, r8
 801e04c:	db02      	blt.n	801e054 <_printf_float+0x1f4>
 801e04e:	6823      	ldr	r3, [r4, #0]
 801e050:	07d8      	lsls	r0, r3, #31
 801e052:	d50f      	bpl.n	801e074 <_printf_float+0x214>
 801e054:	9b05      	ldr	r3, [sp, #20]
 801e056:	465a      	mov	r2, fp
 801e058:	4631      	mov	r1, r6
 801e05a:	4628      	mov	r0, r5
 801e05c:	47b8      	blx	r7
 801e05e:	3001      	adds	r0, #1
 801e060:	f43f af4a 	beq.w	801def8 <_printf_float+0x98>
 801e064:	f04f 0900 	mov.w	r9, #0
 801e068:	f108 38ff 	add.w	r8, r8, #4294967295
 801e06c:	f104 0a1a 	add.w	sl, r4, #26
 801e070:	45c8      	cmp	r8, r9
 801e072:	dc09      	bgt.n	801e088 <_printf_float+0x228>
 801e074:	6823      	ldr	r3, [r4, #0]
 801e076:	079b      	lsls	r3, r3, #30
 801e078:	f100 8107 	bmi.w	801e28a <_printf_float+0x42a>
 801e07c:	68e0      	ldr	r0, [r4, #12]
 801e07e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801e080:	4298      	cmp	r0, r3
 801e082:	bfb8      	it	lt
 801e084:	4618      	movlt	r0, r3
 801e086:	e739      	b.n	801defc <_printf_float+0x9c>
 801e088:	2301      	movs	r3, #1
 801e08a:	4652      	mov	r2, sl
 801e08c:	4631      	mov	r1, r6
 801e08e:	4628      	mov	r0, r5
 801e090:	47b8      	blx	r7
 801e092:	3001      	adds	r0, #1
 801e094:	f43f af30 	beq.w	801def8 <_printf_float+0x98>
 801e098:	f109 0901 	add.w	r9, r9, #1
 801e09c:	e7e8      	b.n	801e070 <_printf_float+0x210>
 801e09e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801e0a0:	2b00      	cmp	r3, #0
 801e0a2:	dc3b      	bgt.n	801e11c <_printf_float+0x2bc>
 801e0a4:	4a1c      	ldr	r2, [pc, #112]	@ (801e118 <_printf_float+0x2b8>)
 801e0a6:	2301      	movs	r3, #1
 801e0a8:	4631      	mov	r1, r6
 801e0aa:	4628      	mov	r0, r5
 801e0ac:	47b8      	blx	r7
 801e0ae:	3001      	adds	r0, #1
 801e0b0:	f43f af22 	beq.w	801def8 <_printf_float+0x98>
 801e0b4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 801e0b8:	ea59 0303 	orrs.w	r3, r9, r3
 801e0bc:	d102      	bne.n	801e0c4 <_printf_float+0x264>
 801e0be:	6823      	ldr	r3, [r4, #0]
 801e0c0:	07d9      	lsls	r1, r3, #31
 801e0c2:	d5d7      	bpl.n	801e074 <_printf_float+0x214>
 801e0c4:	9b05      	ldr	r3, [sp, #20]
 801e0c6:	465a      	mov	r2, fp
 801e0c8:	4631      	mov	r1, r6
 801e0ca:	4628      	mov	r0, r5
 801e0cc:	47b8      	blx	r7
 801e0ce:	3001      	adds	r0, #1
 801e0d0:	f43f af12 	beq.w	801def8 <_printf_float+0x98>
 801e0d4:	f04f 0a00 	mov.w	sl, #0
 801e0d8:	f104 0b1a 	add.w	fp, r4, #26
 801e0dc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801e0de:	425b      	negs	r3, r3
 801e0e0:	4553      	cmp	r3, sl
 801e0e2:	dc01      	bgt.n	801e0e8 <_printf_float+0x288>
 801e0e4:	464b      	mov	r3, r9
 801e0e6:	e794      	b.n	801e012 <_printf_float+0x1b2>
 801e0e8:	2301      	movs	r3, #1
 801e0ea:	465a      	mov	r2, fp
 801e0ec:	4631      	mov	r1, r6
 801e0ee:	4628      	mov	r0, r5
 801e0f0:	47b8      	blx	r7
 801e0f2:	3001      	adds	r0, #1
 801e0f4:	f43f af00 	beq.w	801def8 <_printf_float+0x98>
 801e0f8:	f10a 0a01 	add.w	sl, sl, #1
 801e0fc:	e7ee      	b.n	801e0dc <_printf_float+0x27c>
 801e0fe:	bf00      	nop
 801e100:	ffffffff 	.word	0xffffffff
 801e104:	7fefffff 	.word	0x7fefffff
 801e108:	080258c9 	.word	0x080258c9
 801e10c:	080258c5 	.word	0x080258c5
 801e110:	080258d1 	.word	0x080258d1
 801e114:	080258cd 	.word	0x080258cd
 801e118:	080258d5 	.word	0x080258d5
 801e11c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 801e11e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 801e122:	4553      	cmp	r3, sl
 801e124:	bfa8      	it	ge
 801e126:	4653      	movge	r3, sl
 801e128:	2b00      	cmp	r3, #0
 801e12a:	4699      	mov	r9, r3
 801e12c:	dc37      	bgt.n	801e19e <_printf_float+0x33e>
 801e12e:	2300      	movs	r3, #0
 801e130:	9307      	str	r3, [sp, #28]
 801e132:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801e136:	f104 021a 	add.w	r2, r4, #26
 801e13a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 801e13c:	9907      	ldr	r1, [sp, #28]
 801e13e:	9306      	str	r3, [sp, #24]
 801e140:	eba3 0309 	sub.w	r3, r3, r9
 801e144:	428b      	cmp	r3, r1
 801e146:	dc31      	bgt.n	801e1ac <_printf_float+0x34c>
 801e148:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801e14a:	459a      	cmp	sl, r3
 801e14c:	dc3b      	bgt.n	801e1c6 <_printf_float+0x366>
 801e14e:	6823      	ldr	r3, [r4, #0]
 801e150:	07da      	lsls	r2, r3, #31
 801e152:	d438      	bmi.n	801e1c6 <_printf_float+0x366>
 801e154:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801e156:	ebaa 0903 	sub.w	r9, sl, r3
 801e15a:	9b06      	ldr	r3, [sp, #24]
 801e15c:	ebaa 0303 	sub.w	r3, sl, r3
 801e160:	4599      	cmp	r9, r3
 801e162:	bfa8      	it	ge
 801e164:	4699      	movge	r9, r3
 801e166:	f1b9 0f00 	cmp.w	r9, #0
 801e16a:	dc34      	bgt.n	801e1d6 <_printf_float+0x376>
 801e16c:	f04f 0800 	mov.w	r8, #0
 801e170:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801e174:	f104 0b1a 	add.w	fp, r4, #26
 801e178:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801e17a:	ebaa 0303 	sub.w	r3, sl, r3
 801e17e:	eba3 0309 	sub.w	r3, r3, r9
 801e182:	4543      	cmp	r3, r8
 801e184:	f77f af76 	ble.w	801e074 <_printf_float+0x214>
 801e188:	2301      	movs	r3, #1
 801e18a:	465a      	mov	r2, fp
 801e18c:	4631      	mov	r1, r6
 801e18e:	4628      	mov	r0, r5
 801e190:	47b8      	blx	r7
 801e192:	3001      	adds	r0, #1
 801e194:	f43f aeb0 	beq.w	801def8 <_printf_float+0x98>
 801e198:	f108 0801 	add.w	r8, r8, #1
 801e19c:	e7ec      	b.n	801e178 <_printf_float+0x318>
 801e19e:	4642      	mov	r2, r8
 801e1a0:	4631      	mov	r1, r6
 801e1a2:	4628      	mov	r0, r5
 801e1a4:	47b8      	blx	r7
 801e1a6:	3001      	adds	r0, #1
 801e1a8:	d1c1      	bne.n	801e12e <_printf_float+0x2ce>
 801e1aa:	e6a5      	b.n	801def8 <_printf_float+0x98>
 801e1ac:	2301      	movs	r3, #1
 801e1ae:	4631      	mov	r1, r6
 801e1b0:	4628      	mov	r0, r5
 801e1b2:	9206      	str	r2, [sp, #24]
 801e1b4:	47b8      	blx	r7
 801e1b6:	3001      	adds	r0, #1
 801e1b8:	f43f ae9e 	beq.w	801def8 <_printf_float+0x98>
 801e1bc:	9b07      	ldr	r3, [sp, #28]
 801e1be:	9a06      	ldr	r2, [sp, #24]
 801e1c0:	3301      	adds	r3, #1
 801e1c2:	9307      	str	r3, [sp, #28]
 801e1c4:	e7b9      	b.n	801e13a <_printf_float+0x2da>
 801e1c6:	9b05      	ldr	r3, [sp, #20]
 801e1c8:	465a      	mov	r2, fp
 801e1ca:	4631      	mov	r1, r6
 801e1cc:	4628      	mov	r0, r5
 801e1ce:	47b8      	blx	r7
 801e1d0:	3001      	adds	r0, #1
 801e1d2:	d1bf      	bne.n	801e154 <_printf_float+0x2f4>
 801e1d4:	e690      	b.n	801def8 <_printf_float+0x98>
 801e1d6:	9a06      	ldr	r2, [sp, #24]
 801e1d8:	464b      	mov	r3, r9
 801e1da:	4442      	add	r2, r8
 801e1dc:	4631      	mov	r1, r6
 801e1de:	4628      	mov	r0, r5
 801e1e0:	47b8      	blx	r7
 801e1e2:	3001      	adds	r0, #1
 801e1e4:	d1c2      	bne.n	801e16c <_printf_float+0x30c>
 801e1e6:	e687      	b.n	801def8 <_printf_float+0x98>
 801e1e8:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 801e1ec:	f1b9 0f01 	cmp.w	r9, #1
 801e1f0:	dc01      	bgt.n	801e1f6 <_printf_float+0x396>
 801e1f2:	07db      	lsls	r3, r3, #31
 801e1f4:	d536      	bpl.n	801e264 <_printf_float+0x404>
 801e1f6:	2301      	movs	r3, #1
 801e1f8:	4642      	mov	r2, r8
 801e1fa:	4631      	mov	r1, r6
 801e1fc:	4628      	mov	r0, r5
 801e1fe:	47b8      	blx	r7
 801e200:	3001      	adds	r0, #1
 801e202:	f43f ae79 	beq.w	801def8 <_printf_float+0x98>
 801e206:	9b05      	ldr	r3, [sp, #20]
 801e208:	465a      	mov	r2, fp
 801e20a:	4631      	mov	r1, r6
 801e20c:	4628      	mov	r0, r5
 801e20e:	47b8      	blx	r7
 801e210:	3001      	adds	r0, #1
 801e212:	f43f ae71 	beq.w	801def8 <_printf_float+0x98>
 801e216:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 801e21a:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801e21e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e222:	f109 39ff 	add.w	r9, r9, #4294967295
 801e226:	d018      	beq.n	801e25a <_printf_float+0x3fa>
 801e228:	464b      	mov	r3, r9
 801e22a:	f108 0201 	add.w	r2, r8, #1
 801e22e:	4631      	mov	r1, r6
 801e230:	4628      	mov	r0, r5
 801e232:	47b8      	blx	r7
 801e234:	3001      	adds	r0, #1
 801e236:	d10c      	bne.n	801e252 <_printf_float+0x3f2>
 801e238:	e65e      	b.n	801def8 <_printf_float+0x98>
 801e23a:	2301      	movs	r3, #1
 801e23c:	465a      	mov	r2, fp
 801e23e:	4631      	mov	r1, r6
 801e240:	4628      	mov	r0, r5
 801e242:	47b8      	blx	r7
 801e244:	3001      	adds	r0, #1
 801e246:	f43f ae57 	beq.w	801def8 <_printf_float+0x98>
 801e24a:	f108 0801 	add.w	r8, r8, #1
 801e24e:	45c8      	cmp	r8, r9
 801e250:	dbf3      	blt.n	801e23a <_printf_float+0x3da>
 801e252:	4653      	mov	r3, sl
 801e254:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 801e258:	e6dc      	b.n	801e014 <_printf_float+0x1b4>
 801e25a:	f04f 0800 	mov.w	r8, #0
 801e25e:	f104 0b1a 	add.w	fp, r4, #26
 801e262:	e7f4      	b.n	801e24e <_printf_float+0x3ee>
 801e264:	2301      	movs	r3, #1
 801e266:	4642      	mov	r2, r8
 801e268:	e7e1      	b.n	801e22e <_printf_float+0x3ce>
 801e26a:	2301      	movs	r3, #1
 801e26c:	464a      	mov	r2, r9
 801e26e:	4631      	mov	r1, r6
 801e270:	4628      	mov	r0, r5
 801e272:	47b8      	blx	r7
 801e274:	3001      	adds	r0, #1
 801e276:	f43f ae3f 	beq.w	801def8 <_printf_float+0x98>
 801e27a:	f108 0801 	add.w	r8, r8, #1
 801e27e:	68e3      	ldr	r3, [r4, #12]
 801e280:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801e282:	1a5b      	subs	r3, r3, r1
 801e284:	4543      	cmp	r3, r8
 801e286:	dcf0      	bgt.n	801e26a <_printf_float+0x40a>
 801e288:	e6f8      	b.n	801e07c <_printf_float+0x21c>
 801e28a:	f04f 0800 	mov.w	r8, #0
 801e28e:	f104 0919 	add.w	r9, r4, #25
 801e292:	e7f4      	b.n	801e27e <_printf_float+0x41e>

0801e294 <_printf_common>:
 801e294:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801e298:	4616      	mov	r6, r2
 801e29a:	4698      	mov	r8, r3
 801e29c:	688a      	ldr	r2, [r1, #8]
 801e29e:	690b      	ldr	r3, [r1, #16]
 801e2a0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801e2a4:	4293      	cmp	r3, r2
 801e2a6:	bfb8      	it	lt
 801e2a8:	4613      	movlt	r3, r2
 801e2aa:	6033      	str	r3, [r6, #0]
 801e2ac:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 801e2b0:	4607      	mov	r7, r0
 801e2b2:	460c      	mov	r4, r1
 801e2b4:	b10a      	cbz	r2, 801e2ba <_printf_common+0x26>
 801e2b6:	3301      	adds	r3, #1
 801e2b8:	6033      	str	r3, [r6, #0]
 801e2ba:	6823      	ldr	r3, [r4, #0]
 801e2bc:	0699      	lsls	r1, r3, #26
 801e2be:	bf42      	ittt	mi
 801e2c0:	6833      	ldrmi	r3, [r6, #0]
 801e2c2:	3302      	addmi	r3, #2
 801e2c4:	6033      	strmi	r3, [r6, #0]
 801e2c6:	6825      	ldr	r5, [r4, #0]
 801e2c8:	f015 0506 	ands.w	r5, r5, #6
 801e2cc:	d106      	bne.n	801e2dc <_printf_common+0x48>
 801e2ce:	f104 0a19 	add.w	sl, r4, #25
 801e2d2:	68e3      	ldr	r3, [r4, #12]
 801e2d4:	6832      	ldr	r2, [r6, #0]
 801e2d6:	1a9b      	subs	r3, r3, r2
 801e2d8:	42ab      	cmp	r3, r5
 801e2da:	dc26      	bgt.n	801e32a <_printf_common+0x96>
 801e2dc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 801e2e0:	6822      	ldr	r2, [r4, #0]
 801e2e2:	3b00      	subs	r3, #0
 801e2e4:	bf18      	it	ne
 801e2e6:	2301      	movne	r3, #1
 801e2e8:	0692      	lsls	r2, r2, #26
 801e2ea:	d42b      	bmi.n	801e344 <_printf_common+0xb0>
 801e2ec:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 801e2f0:	4641      	mov	r1, r8
 801e2f2:	4638      	mov	r0, r7
 801e2f4:	47c8      	blx	r9
 801e2f6:	3001      	adds	r0, #1
 801e2f8:	d01e      	beq.n	801e338 <_printf_common+0xa4>
 801e2fa:	6823      	ldr	r3, [r4, #0]
 801e2fc:	6922      	ldr	r2, [r4, #16]
 801e2fe:	f003 0306 	and.w	r3, r3, #6
 801e302:	2b04      	cmp	r3, #4
 801e304:	bf02      	ittt	eq
 801e306:	68e5      	ldreq	r5, [r4, #12]
 801e308:	6833      	ldreq	r3, [r6, #0]
 801e30a:	1aed      	subeq	r5, r5, r3
 801e30c:	68a3      	ldr	r3, [r4, #8]
 801e30e:	bf0c      	ite	eq
 801e310:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801e314:	2500      	movne	r5, #0
 801e316:	4293      	cmp	r3, r2
 801e318:	bfc4      	itt	gt
 801e31a:	1a9b      	subgt	r3, r3, r2
 801e31c:	18ed      	addgt	r5, r5, r3
 801e31e:	2600      	movs	r6, #0
 801e320:	341a      	adds	r4, #26
 801e322:	42b5      	cmp	r5, r6
 801e324:	d11a      	bne.n	801e35c <_printf_common+0xc8>
 801e326:	2000      	movs	r0, #0
 801e328:	e008      	b.n	801e33c <_printf_common+0xa8>
 801e32a:	2301      	movs	r3, #1
 801e32c:	4652      	mov	r2, sl
 801e32e:	4641      	mov	r1, r8
 801e330:	4638      	mov	r0, r7
 801e332:	47c8      	blx	r9
 801e334:	3001      	adds	r0, #1
 801e336:	d103      	bne.n	801e340 <_printf_common+0xac>
 801e338:	f04f 30ff 	mov.w	r0, #4294967295
 801e33c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801e340:	3501      	adds	r5, #1
 801e342:	e7c6      	b.n	801e2d2 <_printf_common+0x3e>
 801e344:	18e1      	adds	r1, r4, r3
 801e346:	1c5a      	adds	r2, r3, #1
 801e348:	2030      	movs	r0, #48	@ 0x30
 801e34a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 801e34e:	4422      	add	r2, r4
 801e350:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 801e354:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 801e358:	3302      	adds	r3, #2
 801e35a:	e7c7      	b.n	801e2ec <_printf_common+0x58>
 801e35c:	2301      	movs	r3, #1
 801e35e:	4622      	mov	r2, r4
 801e360:	4641      	mov	r1, r8
 801e362:	4638      	mov	r0, r7
 801e364:	47c8      	blx	r9
 801e366:	3001      	adds	r0, #1
 801e368:	d0e6      	beq.n	801e338 <_printf_common+0xa4>
 801e36a:	3601      	adds	r6, #1
 801e36c:	e7d9      	b.n	801e322 <_printf_common+0x8e>
	...

0801e370 <_printf_i>:
 801e370:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801e374:	7e0f      	ldrb	r7, [r1, #24]
 801e376:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 801e378:	2f78      	cmp	r7, #120	@ 0x78
 801e37a:	4691      	mov	r9, r2
 801e37c:	4680      	mov	r8, r0
 801e37e:	460c      	mov	r4, r1
 801e380:	469a      	mov	sl, r3
 801e382:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801e386:	d807      	bhi.n	801e398 <_printf_i+0x28>
 801e388:	2f62      	cmp	r7, #98	@ 0x62
 801e38a:	d80a      	bhi.n	801e3a2 <_printf_i+0x32>
 801e38c:	2f00      	cmp	r7, #0
 801e38e:	f000 80d1 	beq.w	801e534 <_printf_i+0x1c4>
 801e392:	2f58      	cmp	r7, #88	@ 0x58
 801e394:	f000 80b8 	beq.w	801e508 <_printf_i+0x198>
 801e398:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801e39c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 801e3a0:	e03a      	b.n	801e418 <_printf_i+0xa8>
 801e3a2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801e3a6:	2b15      	cmp	r3, #21
 801e3a8:	d8f6      	bhi.n	801e398 <_printf_i+0x28>
 801e3aa:	a101      	add	r1, pc, #4	@ (adr r1, 801e3b0 <_printf_i+0x40>)
 801e3ac:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 801e3b0:	0801e409 	.word	0x0801e409
 801e3b4:	0801e41d 	.word	0x0801e41d
 801e3b8:	0801e399 	.word	0x0801e399
 801e3bc:	0801e399 	.word	0x0801e399
 801e3c0:	0801e399 	.word	0x0801e399
 801e3c4:	0801e399 	.word	0x0801e399
 801e3c8:	0801e41d 	.word	0x0801e41d
 801e3cc:	0801e399 	.word	0x0801e399
 801e3d0:	0801e399 	.word	0x0801e399
 801e3d4:	0801e399 	.word	0x0801e399
 801e3d8:	0801e399 	.word	0x0801e399
 801e3dc:	0801e51b 	.word	0x0801e51b
 801e3e0:	0801e447 	.word	0x0801e447
 801e3e4:	0801e4d5 	.word	0x0801e4d5
 801e3e8:	0801e399 	.word	0x0801e399
 801e3ec:	0801e399 	.word	0x0801e399
 801e3f0:	0801e53d 	.word	0x0801e53d
 801e3f4:	0801e399 	.word	0x0801e399
 801e3f8:	0801e447 	.word	0x0801e447
 801e3fc:	0801e399 	.word	0x0801e399
 801e400:	0801e399 	.word	0x0801e399
 801e404:	0801e4dd 	.word	0x0801e4dd
 801e408:	6833      	ldr	r3, [r6, #0]
 801e40a:	1d1a      	adds	r2, r3, #4
 801e40c:	681b      	ldr	r3, [r3, #0]
 801e40e:	6032      	str	r2, [r6, #0]
 801e410:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801e414:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 801e418:	2301      	movs	r3, #1
 801e41a:	e09c      	b.n	801e556 <_printf_i+0x1e6>
 801e41c:	6833      	ldr	r3, [r6, #0]
 801e41e:	6820      	ldr	r0, [r4, #0]
 801e420:	1d19      	adds	r1, r3, #4
 801e422:	6031      	str	r1, [r6, #0]
 801e424:	0606      	lsls	r6, r0, #24
 801e426:	d501      	bpl.n	801e42c <_printf_i+0xbc>
 801e428:	681d      	ldr	r5, [r3, #0]
 801e42a:	e003      	b.n	801e434 <_printf_i+0xc4>
 801e42c:	0645      	lsls	r5, r0, #25
 801e42e:	d5fb      	bpl.n	801e428 <_printf_i+0xb8>
 801e430:	f9b3 5000 	ldrsh.w	r5, [r3]
 801e434:	2d00      	cmp	r5, #0
 801e436:	da03      	bge.n	801e440 <_printf_i+0xd0>
 801e438:	232d      	movs	r3, #45	@ 0x2d
 801e43a:	426d      	negs	r5, r5
 801e43c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801e440:	4858      	ldr	r0, [pc, #352]	@ (801e5a4 <_printf_i+0x234>)
 801e442:	230a      	movs	r3, #10
 801e444:	e011      	b.n	801e46a <_printf_i+0xfa>
 801e446:	6821      	ldr	r1, [r4, #0]
 801e448:	6833      	ldr	r3, [r6, #0]
 801e44a:	0608      	lsls	r0, r1, #24
 801e44c:	f853 5b04 	ldr.w	r5, [r3], #4
 801e450:	d402      	bmi.n	801e458 <_printf_i+0xe8>
 801e452:	0649      	lsls	r1, r1, #25
 801e454:	bf48      	it	mi
 801e456:	b2ad      	uxthmi	r5, r5
 801e458:	2f6f      	cmp	r7, #111	@ 0x6f
 801e45a:	4852      	ldr	r0, [pc, #328]	@ (801e5a4 <_printf_i+0x234>)
 801e45c:	6033      	str	r3, [r6, #0]
 801e45e:	bf14      	ite	ne
 801e460:	230a      	movne	r3, #10
 801e462:	2308      	moveq	r3, #8
 801e464:	2100      	movs	r1, #0
 801e466:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 801e46a:	6866      	ldr	r6, [r4, #4]
 801e46c:	60a6      	str	r6, [r4, #8]
 801e46e:	2e00      	cmp	r6, #0
 801e470:	db05      	blt.n	801e47e <_printf_i+0x10e>
 801e472:	6821      	ldr	r1, [r4, #0]
 801e474:	432e      	orrs	r6, r5
 801e476:	f021 0104 	bic.w	r1, r1, #4
 801e47a:	6021      	str	r1, [r4, #0]
 801e47c:	d04b      	beq.n	801e516 <_printf_i+0x1a6>
 801e47e:	4616      	mov	r6, r2
 801e480:	fbb5 f1f3 	udiv	r1, r5, r3
 801e484:	fb03 5711 	mls	r7, r3, r1, r5
 801e488:	5dc7      	ldrb	r7, [r0, r7]
 801e48a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801e48e:	462f      	mov	r7, r5
 801e490:	42bb      	cmp	r3, r7
 801e492:	460d      	mov	r5, r1
 801e494:	d9f4      	bls.n	801e480 <_printf_i+0x110>
 801e496:	2b08      	cmp	r3, #8
 801e498:	d10b      	bne.n	801e4b2 <_printf_i+0x142>
 801e49a:	6823      	ldr	r3, [r4, #0]
 801e49c:	07df      	lsls	r7, r3, #31
 801e49e:	d508      	bpl.n	801e4b2 <_printf_i+0x142>
 801e4a0:	6923      	ldr	r3, [r4, #16]
 801e4a2:	6861      	ldr	r1, [r4, #4]
 801e4a4:	4299      	cmp	r1, r3
 801e4a6:	bfde      	ittt	le
 801e4a8:	2330      	movle	r3, #48	@ 0x30
 801e4aa:	f806 3c01 	strble.w	r3, [r6, #-1]
 801e4ae:	f106 36ff 	addle.w	r6, r6, #4294967295
 801e4b2:	1b92      	subs	r2, r2, r6
 801e4b4:	6122      	str	r2, [r4, #16]
 801e4b6:	f8cd a000 	str.w	sl, [sp]
 801e4ba:	464b      	mov	r3, r9
 801e4bc:	aa03      	add	r2, sp, #12
 801e4be:	4621      	mov	r1, r4
 801e4c0:	4640      	mov	r0, r8
 801e4c2:	f7ff fee7 	bl	801e294 <_printf_common>
 801e4c6:	3001      	adds	r0, #1
 801e4c8:	d14a      	bne.n	801e560 <_printf_i+0x1f0>
 801e4ca:	f04f 30ff 	mov.w	r0, #4294967295
 801e4ce:	b004      	add	sp, #16
 801e4d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801e4d4:	6823      	ldr	r3, [r4, #0]
 801e4d6:	f043 0320 	orr.w	r3, r3, #32
 801e4da:	6023      	str	r3, [r4, #0]
 801e4dc:	4832      	ldr	r0, [pc, #200]	@ (801e5a8 <_printf_i+0x238>)
 801e4de:	2778      	movs	r7, #120	@ 0x78
 801e4e0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 801e4e4:	6823      	ldr	r3, [r4, #0]
 801e4e6:	6831      	ldr	r1, [r6, #0]
 801e4e8:	061f      	lsls	r7, r3, #24
 801e4ea:	f851 5b04 	ldr.w	r5, [r1], #4
 801e4ee:	d402      	bmi.n	801e4f6 <_printf_i+0x186>
 801e4f0:	065f      	lsls	r7, r3, #25
 801e4f2:	bf48      	it	mi
 801e4f4:	b2ad      	uxthmi	r5, r5
 801e4f6:	6031      	str	r1, [r6, #0]
 801e4f8:	07d9      	lsls	r1, r3, #31
 801e4fa:	bf44      	itt	mi
 801e4fc:	f043 0320 	orrmi.w	r3, r3, #32
 801e500:	6023      	strmi	r3, [r4, #0]
 801e502:	b11d      	cbz	r5, 801e50c <_printf_i+0x19c>
 801e504:	2310      	movs	r3, #16
 801e506:	e7ad      	b.n	801e464 <_printf_i+0xf4>
 801e508:	4826      	ldr	r0, [pc, #152]	@ (801e5a4 <_printf_i+0x234>)
 801e50a:	e7e9      	b.n	801e4e0 <_printf_i+0x170>
 801e50c:	6823      	ldr	r3, [r4, #0]
 801e50e:	f023 0320 	bic.w	r3, r3, #32
 801e512:	6023      	str	r3, [r4, #0]
 801e514:	e7f6      	b.n	801e504 <_printf_i+0x194>
 801e516:	4616      	mov	r6, r2
 801e518:	e7bd      	b.n	801e496 <_printf_i+0x126>
 801e51a:	6833      	ldr	r3, [r6, #0]
 801e51c:	6825      	ldr	r5, [r4, #0]
 801e51e:	6961      	ldr	r1, [r4, #20]
 801e520:	1d18      	adds	r0, r3, #4
 801e522:	6030      	str	r0, [r6, #0]
 801e524:	062e      	lsls	r6, r5, #24
 801e526:	681b      	ldr	r3, [r3, #0]
 801e528:	d501      	bpl.n	801e52e <_printf_i+0x1be>
 801e52a:	6019      	str	r1, [r3, #0]
 801e52c:	e002      	b.n	801e534 <_printf_i+0x1c4>
 801e52e:	0668      	lsls	r0, r5, #25
 801e530:	d5fb      	bpl.n	801e52a <_printf_i+0x1ba>
 801e532:	8019      	strh	r1, [r3, #0]
 801e534:	2300      	movs	r3, #0
 801e536:	6123      	str	r3, [r4, #16]
 801e538:	4616      	mov	r6, r2
 801e53a:	e7bc      	b.n	801e4b6 <_printf_i+0x146>
 801e53c:	6833      	ldr	r3, [r6, #0]
 801e53e:	1d1a      	adds	r2, r3, #4
 801e540:	6032      	str	r2, [r6, #0]
 801e542:	681e      	ldr	r6, [r3, #0]
 801e544:	6862      	ldr	r2, [r4, #4]
 801e546:	2100      	movs	r1, #0
 801e548:	4630      	mov	r0, r6
 801e54a:	f7e1 fed9 	bl	8000300 <memchr>
 801e54e:	b108      	cbz	r0, 801e554 <_printf_i+0x1e4>
 801e550:	1b80      	subs	r0, r0, r6
 801e552:	6060      	str	r0, [r4, #4]
 801e554:	6863      	ldr	r3, [r4, #4]
 801e556:	6123      	str	r3, [r4, #16]
 801e558:	2300      	movs	r3, #0
 801e55a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801e55e:	e7aa      	b.n	801e4b6 <_printf_i+0x146>
 801e560:	6923      	ldr	r3, [r4, #16]
 801e562:	4632      	mov	r2, r6
 801e564:	4649      	mov	r1, r9
 801e566:	4640      	mov	r0, r8
 801e568:	47d0      	blx	sl
 801e56a:	3001      	adds	r0, #1
 801e56c:	d0ad      	beq.n	801e4ca <_printf_i+0x15a>
 801e56e:	6823      	ldr	r3, [r4, #0]
 801e570:	079b      	lsls	r3, r3, #30
 801e572:	d413      	bmi.n	801e59c <_printf_i+0x22c>
 801e574:	68e0      	ldr	r0, [r4, #12]
 801e576:	9b03      	ldr	r3, [sp, #12]
 801e578:	4298      	cmp	r0, r3
 801e57a:	bfb8      	it	lt
 801e57c:	4618      	movlt	r0, r3
 801e57e:	e7a6      	b.n	801e4ce <_printf_i+0x15e>
 801e580:	2301      	movs	r3, #1
 801e582:	4632      	mov	r2, r6
 801e584:	4649      	mov	r1, r9
 801e586:	4640      	mov	r0, r8
 801e588:	47d0      	blx	sl
 801e58a:	3001      	adds	r0, #1
 801e58c:	d09d      	beq.n	801e4ca <_printf_i+0x15a>
 801e58e:	3501      	adds	r5, #1
 801e590:	68e3      	ldr	r3, [r4, #12]
 801e592:	9903      	ldr	r1, [sp, #12]
 801e594:	1a5b      	subs	r3, r3, r1
 801e596:	42ab      	cmp	r3, r5
 801e598:	dcf2      	bgt.n	801e580 <_printf_i+0x210>
 801e59a:	e7eb      	b.n	801e574 <_printf_i+0x204>
 801e59c:	2500      	movs	r5, #0
 801e59e:	f104 0619 	add.w	r6, r4, #25
 801e5a2:	e7f5      	b.n	801e590 <_printf_i+0x220>
 801e5a4:	080258d7 	.word	0x080258d7
 801e5a8:	080258e8 	.word	0x080258e8

0801e5ac <_scanf_float>:
 801e5ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801e5b0:	b087      	sub	sp, #28
 801e5b2:	4691      	mov	r9, r2
 801e5b4:	9303      	str	r3, [sp, #12]
 801e5b6:	688b      	ldr	r3, [r1, #8]
 801e5b8:	1e5a      	subs	r2, r3, #1
 801e5ba:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 801e5be:	bf81      	itttt	hi
 801e5c0:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 801e5c4:	eb03 0b05 	addhi.w	fp, r3, r5
 801e5c8:	f240 135d 	movwhi	r3, #349	@ 0x15d
 801e5cc:	608b      	strhi	r3, [r1, #8]
 801e5ce:	680b      	ldr	r3, [r1, #0]
 801e5d0:	460a      	mov	r2, r1
 801e5d2:	f04f 0500 	mov.w	r5, #0
 801e5d6:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 801e5da:	f842 3b1c 	str.w	r3, [r2], #28
 801e5de:	e9cd 5504 	strd	r5, r5, [sp, #16]
 801e5e2:	4680      	mov	r8, r0
 801e5e4:	460c      	mov	r4, r1
 801e5e6:	bf98      	it	ls
 801e5e8:	f04f 0b00 	movls.w	fp, #0
 801e5ec:	9201      	str	r2, [sp, #4]
 801e5ee:	4616      	mov	r6, r2
 801e5f0:	46aa      	mov	sl, r5
 801e5f2:	462f      	mov	r7, r5
 801e5f4:	9502      	str	r5, [sp, #8]
 801e5f6:	68a2      	ldr	r2, [r4, #8]
 801e5f8:	b15a      	cbz	r2, 801e612 <_scanf_float+0x66>
 801e5fa:	f8d9 3000 	ldr.w	r3, [r9]
 801e5fe:	781b      	ldrb	r3, [r3, #0]
 801e600:	2b4e      	cmp	r3, #78	@ 0x4e
 801e602:	d863      	bhi.n	801e6cc <_scanf_float+0x120>
 801e604:	2b40      	cmp	r3, #64	@ 0x40
 801e606:	d83b      	bhi.n	801e680 <_scanf_float+0xd4>
 801e608:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 801e60c:	b2c8      	uxtb	r0, r1
 801e60e:	280e      	cmp	r0, #14
 801e610:	d939      	bls.n	801e686 <_scanf_float+0xda>
 801e612:	b11f      	cbz	r7, 801e61c <_scanf_float+0x70>
 801e614:	6823      	ldr	r3, [r4, #0]
 801e616:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 801e61a:	6023      	str	r3, [r4, #0]
 801e61c:	f10a 3aff 	add.w	sl, sl, #4294967295
 801e620:	f1ba 0f01 	cmp.w	sl, #1
 801e624:	f200 8114 	bhi.w	801e850 <_scanf_float+0x2a4>
 801e628:	9b01      	ldr	r3, [sp, #4]
 801e62a:	429e      	cmp	r6, r3
 801e62c:	f200 8105 	bhi.w	801e83a <_scanf_float+0x28e>
 801e630:	2001      	movs	r0, #1
 801e632:	b007      	add	sp, #28
 801e634:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801e638:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 801e63c:	2a0d      	cmp	r2, #13
 801e63e:	d8e8      	bhi.n	801e612 <_scanf_float+0x66>
 801e640:	a101      	add	r1, pc, #4	@ (adr r1, 801e648 <_scanf_float+0x9c>)
 801e642:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 801e646:	bf00      	nop
 801e648:	0801e791 	.word	0x0801e791
 801e64c:	0801e613 	.word	0x0801e613
 801e650:	0801e613 	.word	0x0801e613
 801e654:	0801e613 	.word	0x0801e613
 801e658:	0801e7ed 	.word	0x0801e7ed
 801e65c:	0801e7c7 	.word	0x0801e7c7
 801e660:	0801e613 	.word	0x0801e613
 801e664:	0801e613 	.word	0x0801e613
 801e668:	0801e79f 	.word	0x0801e79f
 801e66c:	0801e613 	.word	0x0801e613
 801e670:	0801e613 	.word	0x0801e613
 801e674:	0801e613 	.word	0x0801e613
 801e678:	0801e613 	.word	0x0801e613
 801e67c:	0801e75b 	.word	0x0801e75b
 801e680:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 801e684:	e7da      	b.n	801e63c <_scanf_float+0x90>
 801e686:	290e      	cmp	r1, #14
 801e688:	d8c3      	bhi.n	801e612 <_scanf_float+0x66>
 801e68a:	a001      	add	r0, pc, #4	@ (adr r0, 801e690 <_scanf_float+0xe4>)
 801e68c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 801e690:	0801e74b 	.word	0x0801e74b
 801e694:	0801e613 	.word	0x0801e613
 801e698:	0801e74b 	.word	0x0801e74b
 801e69c:	0801e7db 	.word	0x0801e7db
 801e6a0:	0801e613 	.word	0x0801e613
 801e6a4:	0801e6ed 	.word	0x0801e6ed
 801e6a8:	0801e731 	.word	0x0801e731
 801e6ac:	0801e731 	.word	0x0801e731
 801e6b0:	0801e731 	.word	0x0801e731
 801e6b4:	0801e731 	.word	0x0801e731
 801e6b8:	0801e731 	.word	0x0801e731
 801e6bc:	0801e731 	.word	0x0801e731
 801e6c0:	0801e731 	.word	0x0801e731
 801e6c4:	0801e731 	.word	0x0801e731
 801e6c8:	0801e731 	.word	0x0801e731
 801e6cc:	2b6e      	cmp	r3, #110	@ 0x6e
 801e6ce:	d809      	bhi.n	801e6e4 <_scanf_float+0x138>
 801e6d0:	2b60      	cmp	r3, #96	@ 0x60
 801e6d2:	d8b1      	bhi.n	801e638 <_scanf_float+0x8c>
 801e6d4:	2b54      	cmp	r3, #84	@ 0x54
 801e6d6:	d07b      	beq.n	801e7d0 <_scanf_float+0x224>
 801e6d8:	2b59      	cmp	r3, #89	@ 0x59
 801e6da:	d19a      	bne.n	801e612 <_scanf_float+0x66>
 801e6dc:	2d07      	cmp	r5, #7
 801e6de:	d198      	bne.n	801e612 <_scanf_float+0x66>
 801e6e0:	2508      	movs	r5, #8
 801e6e2:	e02f      	b.n	801e744 <_scanf_float+0x198>
 801e6e4:	2b74      	cmp	r3, #116	@ 0x74
 801e6e6:	d073      	beq.n	801e7d0 <_scanf_float+0x224>
 801e6e8:	2b79      	cmp	r3, #121	@ 0x79
 801e6ea:	e7f6      	b.n	801e6da <_scanf_float+0x12e>
 801e6ec:	6821      	ldr	r1, [r4, #0]
 801e6ee:	05c8      	lsls	r0, r1, #23
 801e6f0:	d51e      	bpl.n	801e730 <_scanf_float+0x184>
 801e6f2:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 801e6f6:	6021      	str	r1, [r4, #0]
 801e6f8:	3701      	adds	r7, #1
 801e6fa:	f1bb 0f00 	cmp.w	fp, #0
 801e6fe:	d003      	beq.n	801e708 <_scanf_float+0x15c>
 801e700:	3201      	adds	r2, #1
 801e702:	f10b 3bff 	add.w	fp, fp, #4294967295
 801e706:	60a2      	str	r2, [r4, #8]
 801e708:	68a3      	ldr	r3, [r4, #8]
 801e70a:	3b01      	subs	r3, #1
 801e70c:	60a3      	str	r3, [r4, #8]
 801e70e:	6923      	ldr	r3, [r4, #16]
 801e710:	3301      	adds	r3, #1
 801e712:	6123      	str	r3, [r4, #16]
 801e714:	f8d9 3004 	ldr.w	r3, [r9, #4]
 801e718:	3b01      	subs	r3, #1
 801e71a:	2b00      	cmp	r3, #0
 801e71c:	f8c9 3004 	str.w	r3, [r9, #4]
 801e720:	f340 8082 	ble.w	801e828 <_scanf_float+0x27c>
 801e724:	f8d9 3000 	ldr.w	r3, [r9]
 801e728:	3301      	adds	r3, #1
 801e72a:	f8c9 3000 	str.w	r3, [r9]
 801e72e:	e762      	b.n	801e5f6 <_scanf_float+0x4a>
 801e730:	eb1a 0105 	adds.w	r1, sl, r5
 801e734:	f47f af6d 	bne.w	801e612 <_scanf_float+0x66>
 801e738:	6822      	ldr	r2, [r4, #0]
 801e73a:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 801e73e:	6022      	str	r2, [r4, #0]
 801e740:	460d      	mov	r5, r1
 801e742:	468a      	mov	sl, r1
 801e744:	f806 3b01 	strb.w	r3, [r6], #1
 801e748:	e7de      	b.n	801e708 <_scanf_float+0x15c>
 801e74a:	6822      	ldr	r2, [r4, #0]
 801e74c:	0610      	lsls	r0, r2, #24
 801e74e:	f57f af60 	bpl.w	801e612 <_scanf_float+0x66>
 801e752:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 801e756:	6022      	str	r2, [r4, #0]
 801e758:	e7f4      	b.n	801e744 <_scanf_float+0x198>
 801e75a:	f1ba 0f00 	cmp.w	sl, #0
 801e75e:	d10c      	bne.n	801e77a <_scanf_float+0x1ce>
 801e760:	b977      	cbnz	r7, 801e780 <_scanf_float+0x1d4>
 801e762:	6822      	ldr	r2, [r4, #0]
 801e764:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 801e768:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 801e76c:	d108      	bne.n	801e780 <_scanf_float+0x1d4>
 801e76e:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 801e772:	6022      	str	r2, [r4, #0]
 801e774:	f04f 0a01 	mov.w	sl, #1
 801e778:	e7e4      	b.n	801e744 <_scanf_float+0x198>
 801e77a:	f1ba 0f02 	cmp.w	sl, #2
 801e77e:	d050      	beq.n	801e822 <_scanf_float+0x276>
 801e780:	2d01      	cmp	r5, #1
 801e782:	d002      	beq.n	801e78a <_scanf_float+0x1de>
 801e784:	2d04      	cmp	r5, #4
 801e786:	f47f af44 	bne.w	801e612 <_scanf_float+0x66>
 801e78a:	3501      	adds	r5, #1
 801e78c:	b2ed      	uxtb	r5, r5
 801e78e:	e7d9      	b.n	801e744 <_scanf_float+0x198>
 801e790:	f1ba 0f01 	cmp.w	sl, #1
 801e794:	f47f af3d 	bne.w	801e612 <_scanf_float+0x66>
 801e798:	f04f 0a02 	mov.w	sl, #2
 801e79c:	e7d2      	b.n	801e744 <_scanf_float+0x198>
 801e79e:	b975      	cbnz	r5, 801e7be <_scanf_float+0x212>
 801e7a0:	2f00      	cmp	r7, #0
 801e7a2:	f47f af37 	bne.w	801e614 <_scanf_float+0x68>
 801e7a6:	6822      	ldr	r2, [r4, #0]
 801e7a8:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 801e7ac:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 801e7b0:	f040 80fc 	bne.w	801e9ac <_scanf_float+0x400>
 801e7b4:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 801e7b8:	6022      	str	r2, [r4, #0]
 801e7ba:	2501      	movs	r5, #1
 801e7bc:	e7c2      	b.n	801e744 <_scanf_float+0x198>
 801e7be:	2d03      	cmp	r5, #3
 801e7c0:	d0e3      	beq.n	801e78a <_scanf_float+0x1de>
 801e7c2:	2d05      	cmp	r5, #5
 801e7c4:	e7df      	b.n	801e786 <_scanf_float+0x1da>
 801e7c6:	2d02      	cmp	r5, #2
 801e7c8:	f47f af23 	bne.w	801e612 <_scanf_float+0x66>
 801e7cc:	2503      	movs	r5, #3
 801e7ce:	e7b9      	b.n	801e744 <_scanf_float+0x198>
 801e7d0:	2d06      	cmp	r5, #6
 801e7d2:	f47f af1e 	bne.w	801e612 <_scanf_float+0x66>
 801e7d6:	2507      	movs	r5, #7
 801e7d8:	e7b4      	b.n	801e744 <_scanf_float+0x198>
 801e7da:	6822      	ldr	r2, [r4, #0]
 801e7dc:	0591      	lsls	r1, r2, #22
 801e7de:	f57f af18 	bpl.w	801e612 <_scanf_float+0x66>
 801e7e2:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 801e7e6:	6022      	str	r2, [r4, #0]
 801e7e8:	9702      	str	r7, [sp, #8]
 801e7ea:	e7ab      	b.n	801e744 <_scanf_float+0x198>
 801e7ec:	6822      	ldr	r2, [r4, #0]
 801e7ee:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 801e7f2:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 801e7f6:	d005      	beq.n	801e804 <_scanf_float+0x258>
 801e7f8:	0550      	lsls	r0, r2, #21
 801e7fa:	f57f af0a 	bpl.w	801e612 <_scanf_float+0x66>
 801e7fe:	2f00      	cmp	r7, #0
 801e800:	f000 80d4 	beq.w	801e9ac <_scanf_float+0x400>
 801e804:	0591      	lsls	r1, r2, #22
 801e806:	bf58      	it	pl
 801e808:	9902      	ldrpl	r1, [sp, #8]
 801e80a:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 801e80e:	bf58      	it	pl
 801e810:	1a79      	subpl	r1, r7, r1
 801e812:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 801e816:	bf58      	it	pl
 801e818:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 801e81c:	6022      	str	r2, [r4, #0]
 801e81e:	2700      	movs	r7, #0
 801e820:	e790      	b.n	801e744 <_scanf_float+0x198>
 801e822:	f04f 0a03 	mov.w	sl, #3
 801e826:	e78d      	b.n	801e744 <_scanf_float+0x198>
 801e828:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 801e82c:	4649      	mov	r1, r9
 801e82e:	4640      	mov	r0, r8
 801e830:	4798      	blx	r3
 801e832:	2800      	cmp	r0, #0
 801e834:	f43f aedf 	beq.w	801e5f6 <_scanf_float+0x4a>
 801e838:	e6eb      	b.n	801e612 <_scanf_float+0x66>
 801e83a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801e83e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801e842:	464a      	mov	r2, r9
 801e844:	4640      	mov	r0, r8
 801e846:	4798      	blx	r3
 801e848:	6923      	ldr	r3, [r4, #16]
 801e84a:	3b01      	subs	r3, #1
 801e84c:	6123      	str	r3, [r4, #16]
 801e84e:	e6eb      	b.n	801e628 <_scanf_float+0x7c>
 801e850:	1e6b      	subs	r3, r5, #1
 801e852:	2b06      	cmp	r3, #6
 801e854:	d824      	bhi.n	801e8a0 <_scanf_float+0x2f4>
 801e856:	2d02      	cmp	r5, #2
 801e858:	d836      	bhi.n	801e8c8 <_scanf_float+0x31c>
 801e85a:	9b01      	ldr	r3, [sp, #4]
 801e85c:	429e      	cmp	r6, r3
 801e85e:	f67f aee7 	bls.w	801e630 <_scanf_float+0x84>
 801e862:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801e866:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801e86a:	464a      	mov	r2, r9
 801e86c:	4640      	mov	r0, r8
 801e86e:	4798      	blx	r3
 801e870:	6923      	ldr	r3, [r4, #16]
 801e872:	3b01      	subs	r3, #1
 801e874:	6123      	str	r3, [r4, #16]
 801e876:	e7f0      	b.n	801e85a <_scanf_float+0x2ae>
 801e878:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801e87c:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 801e880:	464a      	mov	r2, r9
 801e882:	4640      	mov	r0, r8
 801e884:	4798      	blx	r3
 801e886:	6923      	ldr	r3, [r4, #16]
 801e888:	3b01      	subs	r3, #1
 801e88a:	6123      	str	r3, [r4, #16]
 801e88c:	f10a 3aff 	add.w	sl, sl, #4294967295
 801e890:	fa5f fa8a 	uxtb.w	sl, sl
 801e894:	f1ba 0f02 	cmp.w	sl, #2
 801e898:	d1ee      	bne.n	801e878 <_scanf_float+0x2cc>
 801e89a:	3d03      	subs	r5, #3
 801e89c:	b2ed      	uxtb	r5, r5
 801e89e:	1b76      	subs	r6, r6, r5
 801e8a0:	6823      	ldr	r3, [r4, #0]
 801e8a2:	05da      	lsls	r2, r3, #23
 801e8a4:	d530      	bpl.n	801e908 <_scanf_float+0x35c>
 801e8a6:	055b      	lsls	r3, r3, #21
 801e8a8:	d511      	bpl.n	801e8ce <_scanf_float+0x322>
 801e8aa:	9b01      	ldr	r3, [sp, #4]
 801e8ac:	429e      	cmp	r6, r3
 801e8ae:	f67f aebf 	bls.w	801e630 <_scanf_float+0x84>
 801e8b2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801e8b6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801e8ba:	464a      	mov	r2, r9
 801e8bc:	4640      	mov	r0, r8
 801e8be:	4798      	blx	r3
 801e8c0:	6923      	ldr	r3, [r4, #16]
 801e8c2:	3b01      	subs	r3, #1
 801e8c4:	6123      	str	r3, [r4, #16]
 801e8c6:	e7f0      	b.n	801e8aa <_scanf_float+0x2fe>
 801e8c8:	46aa      	mov	sl, r5
 801e8ca:	46b3      	mov	fp, r6
 801e8cc:	e7de      	b.n	801e88c <_scanf_float+0x2e0>
 801e8ce:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 801e8d2:	6923      	ldr	r3, [r4, #16]
 801e8d4:	2965      	cmp	r1, #101	@ 0x65
 801e8d6:	f103 33ff 	add.w	r3, r3, #4294967295
 801e8da:	f106 35ff 	add.w	r5, r6, #4294967295
 801e8de:	6123      	str	r3, [r4, #16]
 801e8e0:	d00c      	beq.n	801e8fc <_scanf_float+0x350>
 801e8e2:	2945      	cmp	r1, #69	@ 0x45
 801e8e4:	d00a      	beq.n	801e8fc <_scanf_float+0x350>
 801e8e6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801e8ea:	464a      	mov	r2, r9
 801e8ec:	4640      	mov	r0, r8
 801e8ee:	4798      	blx	r3
 801e8f0:	6923      	ldr	r3, [r4, #16]
 801e8f2:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 801e8f6:	3b01      	subs	r3, #1
 801e8f8:	1eb5      	subs	r5, r6, #2
 801e8fa:	6123      	str	r3, [r4, #16]
 801e8fc:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801e900:	464a      	mov	r2, r9
 801e902:	4640      	mov	r0, r8
 801e904:	4798      	blx	r3
 801e906:	462e      	mov	r6, r5
 801e908:	6822      	ldr	r2, [r4, #0]
 801e90a:	f012 0210 	ands.w	r2, r2, #16
 801e90e:	d001      	beq.n	801e914 <_scanf_float+0x368>
 801e910:	2000      	movs	r0, #0
 801e912:	e68e      	b.n	801e632 <_scanf_float+0x86>
 801e914:	7032      	strb	r2, [r6, #0]
 801e916:	6823      	ldr	r3, [r4, #0]
 801e918:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 801e91c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 801e920:	d123      	bne.n	801e96a <_scanf_float+0x3be>
 801e922:	9b02      	ldr	r3, [sp, #8]
 801e924:	429f      	cmp	r7, r3
 801e926:	d00a      	beq.n	801e93e <_scanf_float+0x392>
 801e928:	1bda      	subs	r2, r3, r7
 801e92a:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 801e92e:	429e      	cmp	r6, r3
 801e930:	bf28      	it	cs
 801e932:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 801e936:	491e      	ldr	r1, [pc, #120]	@ (801e9b0 <_scanf_float+0x404>)
 801e938:	4630      	mov	r0, r6
 801e93a:	f000 f96f 	bl	801ec1c <siprintf>
 801e93e:	9901      	ldr	r1, [sp, #4]
 801e940:	2200      	movs	r2, #0
 801e942:	4640      	mov	r0, r8
 801e944:	f7ff f8aa 	bl	801da9c <_strtod_r>
 801e948:	9b03      	ldr	r3, [sp, #12]
 801e94a:	6821      	ldr	r1, [r4, #0]
 801e94c:	681b      	ldr	r3, [r3, #0]
 801e94e:	f011 0f02 	tst.w	r1, #2
 801e952:	f103 0204 	add.w	r2, r3, #4
 801e956:	d015      	beq.n	801e984 <_scanf_float+0x3d8>
 801e958:	9903      	ldr	r1, [sp, #12]
 801e95a:	600a      	str	r2, [r1, #0]
 801e95c:	681b      	ldr	r3, [r3, #0]
 801e95e:	ed83 0b00 	vstr	d0, [r3]
 801e962:	68e3      	ldr	r3, [r4, #12]
 801e964:	3301      	adds	r3, #1
 801e966:	60e3      	str	r3, [r4, #12]
 801e968:	e7d2      	b.n	801e910 <_scanf_float+0x364>
 801e96a:	9b04      	ldr	r3, [sp, #16]
 801e96c:	2b00      	cmp	r3, #0
 801e96e:	d0e6      	beq.n	801e93e <_scanf_float+0x392>
 801e970:	9905      	ldr	r1, [sp, #20]
 801e972:	230a      	movs	r3, #10
 801e974:	3101      	adds	r1, #1
 801e976:	4640      	mov	r0, r8
 801e978:	f7ff f95e 	bl	801dc38 <_strtol_r>
 801e97c:	9b04      	ldr	r3, [sp, #16]
 801e97e:	9e05      	ldr	r6, [sp, #20]
 801e980:	1ac2      	subs	r2, r0, r3
 801e982:	e7d2      	b.n	801e92a <_scanf_float+0x37e>
 801e984:	f011 0f04 	tst.w	r1, #4
 801e988:	9903      	ldr	r1, [sp, #12]
 801e98a:	600a      	str	r2, [r1, #0]
 801e98c:	d1e6      	bne.n	801e95c <_scanf_float+0x3b0>
 801e98e:	eeb4 0b40 	vcmp.f64	d0, d0
 801e992:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801e996:	681d      	ldr	r5, [r3, #0]
 801e998:	d705      	bvc.n	801e9a6 <_scanf_float+0x3fa>
 801e99a:	4806      	ldr	r0, [pc, #24]	@ (801e9b4 <_scanf_float+0x408>)
 801e99c:	f000 fbb0 	bl	801f100 <nanf>
 801e9a0:	ed85 0a00 	vstr	s0, [r5]
 801e9a4:	e7dd      	b.n	801e962 <_scanf_float+0x3b6>
 801e9a6:	eeb7 0bc0 	vcvt.f32.f64	s0, d0
 801e9aa:	e7f9      	b.n	801e9a0 <_scanf_float+0x3f4>
 801e9ac:	2700      	movs	r7, #0
 801e9ae:	e635      	b.n	801e61c <_scanf_float+0x70>
 801e9b0:	080258f9 	.word	0x080258f9
 801e9b4:	08025941 	.word	0x08025941

0801e9b8 <std>:
 801e9b8:	2300      	movs	r3, #0
 801e9ba:	b510      	push	{r4, lr}
 801e9bc:	4604      	mov	r4, r0
 801e9be:	e9c0 3300 	strd	r3, r3, [r0]
 801e9c2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801e9c6:	6083      	str	r3, [r0, #8]
 801e9c8:	8181      	strh	r1, [r0, #12]
 801e9ca:	6643      	str	r3, [r0, #100]	@ 0x64
 801e9cc:	81c2      	strh	r2, [r0, #14]
 801e9ce:	6183      	str	r3, [r0, #24]
 801e9d0:	4619      	mov	r1, r3
 801e9d2:	2208      	movs	r2, #8
 801e9d4:	305c      	adds	r0, #92	@ 0x5c
 801e9d6:	f000 fa81 	bl	801eedc <memset>
 801e9da:	4b0d      	ldr	r3, [pc, #52]	@ (801ea10 <std+0x58>)
 801e9dc:	6263      	str	r3, [r4, #36]	@ 0x24
 801e9de:	4b0d      	ldr	r3, [pc, #52]	@ (801ea14 <std+0x5c>)
 801e9e0:	62a3      	str	r3, [r4, #40]	@ 0x28
 801e9e2:	4b0d      	ldr	r3, [pc, #52]	@ (801ea18 <std+0x60>)
 801e9e4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 801e9e6:	4b0d      	ldr	r3, [pc, #52]	@ (801ea1c <std+0x64>)
 801e9e8:	6323      	str	r3, [r4, #48]	@ 0x30
 801e9ea:	4b0d      	ldr	r3, [pc, #52]	@ (801ea20 <std+0x68>)
 801e9ec:	6224      	str	r4, [r4, #32]
 801e9ee:	429c      	cmp	r4, r3
 801e9f0:	d006      	beq.n	801ea00 <std+0x48>
 801e9f2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 801e9f6:	4294      	cmp	r4, r2
 801e9f8:	d002      	beq.n	801ea00 <std+0x48>
 801e9fa:	33d0      	adds	r3, #208	@ 0xd0
 801e9fc:	429c      	cmp	r4, r3
 801e9fe:	d105      	bne.n	801ea0c <std+0x54>
 801ea00:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 801ea04:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801ea08:	f7e6 bb3e 	b.w	8005088 <__retarget_lock_init_recursive>
 801ea0c:	bd10      	pop	{r4, pc}
 801ea0e:	bf00      	nop
 801ea10:	0801ec61 	.word	0x0801ec61
 801ea14:	0801ec83 	.word	0x0801ec83
 801ea18:	0801ecbb 	.word	0x0801ecbb
 801ea1c:	0801ecdf 	.word	0x0801ecdf
 801ea20:	2401caac 	.word	0x2401caac

0801ea24 <stdio_exit_handler>:
 801ea24:	4a02      	ldr	r2, [pc, #8]	@ (801ea30 <stdio_exit_handler+0xc>)
 801ea26:	4903      	ldr	r1, [pc, #12]	@ (801ea34 <stdio_exit_handler+0x10>)
 801ea28:	4803      	ldr	r0, [pc, #12]	@ (801ea38 <stdio_exit_handler+0x14>)
 801ea2a:	f000 b869 	b.w	801eb00 <_fwalk_sglue>
 801ea2e:	bf00      	nop
 801ea30:	2400009c 	.word	0x2400009c
 801ea34:	08021405 	.word	0x08021405
 801ea38:	24000218 	.word	0x24000218

0801ea3c <cleanup_stdio>:
 801ea3c:	6841      	ldr	r1, [r0, #4]
 801ea3e:	4b0c      	ldr	r3, [pc, #48]	@ (801ea70 <cleanup_stdio+0x34>)
 801ea40:	4299      	cmp	r1, r3
 801ea42:	b510      	push	{r4, lr}
 801ea44:	4604      	mov	r4, r0
 801ea46:	d001      	beq.n	801ea4c <cleanup_stdio+0x10>
 801ea48:	f002 fcdc 	bl	8021404 <_fflush_r>
 801ea4c:	68a1      	ldr	r1, [r4, #8]
 801ea4e:	4b09      	ldr	r3, [pc, #36]	@ (801ea74 <cleanup_stdio+0x38>)
 801ea50:	4299      	cmp	r1, r3
 801ea52:	d002      	beq.n	801ea5a <cleanup_stdio+0x1e>
 801ea54:	4620      	mov	r0, r4
 801ea56:	f002 fcd5 	bl	8021404 <_fflush_r>
 801ea5a:	68e1      	ldr	r1, [r4, #12]
 801ea5c:	4b06      	ldr	r3, [pc, #24]	@ (801ea78 <cleanup_stdio+0x3c>)
 801ea5e:	4299      	cmp	r1, r3
 801ea60:	d004      	beq.n	801ea6c <cleanup_stdio+0x30>
 801ea62:	4620      	mov	r0, r4
 801ea64:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801ea68:	f002 bccc 	b.w	8021404 <_fflush_r>
 801ea6c:	bd10      	pop	{r4, pc}
 801ea6e:	bf00      	nop
 801ea70:	2401caac 	.word	0x2401caac
 801ea74:	2401cb14 	.word	0x2401cb14
 801ea78:	2401cb7c 	.word	0x2401cb7c

0801ea7c <global_stdio_init.part.0>:
 801ea7c:	b510      	push	{r4, lr}
 801ea7e:	4b0b      	ldr	r3, [pc, #44]	@ (801eaac <global_stdio_init.part.0+0x30>)
 801ea80:	4c0b      	ldr	r4, [pc, #44]	@ (801eab0 <global_stdio_init.part.0+0x34>)
 801ea82:	4a0c      	ldr	r2, [pc, #48]	@ (801eab4 <global_stdio_init.part.0+0x38>)
 801ea84:	601a      	str	r2, [r3, #0]
 801ea86:	4620      	mov	r0, r4
 801ea88:	2200      	movs	r2, #0
 801ea8a:	2104      	movs	r1, #4
 801ea8c:	f7ff ff94 	bl	801e9b8 <std>
 801ea90:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 801ea94:	2201      	movs	r2, #1
 801ea96:	2109      	movs	r1, #9
 801ea98:	f7ff ff8e 	bl	801e9b8 <std>
 801ea9c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 801eaa0:	2202      	movs	r2, #2
 801eaa2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801eaa6:	2112      	movs	r1, #18
 801eaa8:	f7ff bf86 	b.w	801e9b8 <std>
 801eaac:	2401cbe4 	.word	0x2401cbe4
 801eab0:	2401caac 	.word	0x2401caac
 801eab4:	0801ea25 	.word	0x0801ea25

0801eab8 <__sfp_lock_acquire>:
 801eab8:	4801      	ldr	r0, [pc, #4]	@ (801eac0 <__sfp_lock_acquire+0x8>)
 801eaba:	f7e6 bb0d 	b.w	80050d8 <__retarget_lock_acquire_recursive>
 801eabe:	bf00      	nop
 801eac0:	24000824 	.word	0x24000824

0801eac4 <__sfp_lock_release>:
 801eac4:	4801      	ldr	r0, [pc, #4]	@ (801eacc <__sfp_lock_release+0x8>)
 801eac6:	f7e6 bb1c 	b.w	8005102 <__retarget_lock_release_recursive>
 801eaca:	bf00      	nop
 801eacc:	24000824 	.word	0x24000824

0801ead0 <__sinit>:
 801ead0:	b510      	push	{r4, lr}
 801ead2:	4604      	mov	r4, r0
 801ead4:	f7ff fff0 	bl	801eab8 <__sfp_lock_acquire>
 801ead8:	6a23      	ldr	r3, [r4, #32]
 801eada:	b11b      	cbz	r3, 801eae4 <__sinit+0x14>
 801eadc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801eae0:	f7ff bff0 	b.w	801eac4 <__sfp_lock_release>
 801eae4:	4b04      	ldr	r3, [pc, #16]	@ (801eaf8 <__sinit+0x28>)
 801eae6:	6223      	str	r3, [r4, #32]
 801eae8:	4b04      	ldr	r3, [pc, #16]	@ (801eafc <__sinit+0x2c>)
 801eaea:	681b      	ldr	r3, [r3, #0]
 801eaec:	2b00      	cmp	r3, #0
 801eaee:	d1f5      	bne.n	801eadc <__sinit+0xc>
 801eaf0:	f7ff ffc4 	bl	801ea7c <global_stdio_init.part.0>
 801eaf4:	e7f2      	b.n	801eadc <__sinit+0xc>
 801eaf6:	bf00      	nop
 801eaf8:	0801ea3d 	.word	0x0801ea3d
 801eafc:	2401cbe4 	.word	0x2401cbe4

0801eb00 <_fwalk_sglue>:
 801eb00:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801eb04:	4607      	mov	r7, r0
 801eb06:	4688      	mov	r8, r1
 801eb08:	4614      	mov	r4, r2
 801eb0a:	2600      	movs	r6, #0
 801eb0c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801eb10:	f1b9 0901 	subs.w	r9, r9, #1
 801eb14:	d505      	bpl.n	801eb22 <_fwalk_sglue+0x22>
 801eb16:	6824      	ldr	r4, [r4, #0]
 801eb18:	2c00      	cmp	r4, #0
 801eb1a:	d1f7      	bne.n	801eb0c <_fwalk_sglue+0xc>
 801eb1c:	4630      	mov	r0, r6
 801eb1e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801eb22:	89ab      	ldrh	r3, [r5, #12]
 801eb24:	2b01      	cmp	r3, #1
 801eb26:	d907      	bls.n	801eb38 <_fwalk_sglue+0x38>
 801eb28:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801eb2c:	3301      	adds	r3, #1
 801eb2e:	d003      	beq.n	801eb38 <_fwalk_sglue+0x38>
 801eb30:	4629      	mov	r1, r5
 801eb32:	4638      	mov	r0, r7
 801eb34:	47c0      	blx	r8
 801eb36:	4306      	orrs	r6, r0
 801eb38:	3568      	adds	r5, #104	@ 0x68
 801eb3a:	e7e9      	b.n	801eb10 <_fwalk_sglue+0x10>

0801eb3c <iprintf>:
 801eb3c:	b40f      	push	{r0, r1, r2, r3}
 801eb3e:	b507      	push	{r0, r1, r2, lr}
 801eb40:	4906      	ldr	r1, [pc, #24]	@ (801eb5c <iprintf+0x20>)
 801eb42:	ab04      	add	r3, sp, #16
 801eb44:	6808      	ldr	r0, [r1, #0]
 801eb46:	f853 2b04 	ldr.w	r2, [r3], #4
 801eb4a:	6881      	ldr	r1, [r0, #8]
 801eb4c:	9301      	str	r3, [sp, #4]
 801eb4e:	f002 fabd 	bl	80210cc <_vfiprintf_r>
 801eb52:	b003      	add	sp, #12
 801eb54:	f85d eb04 	ldr.w	lr, [sp], #4
 801eb58:	b004      	add	sp, #16
 801eb5a:	4770      	bx	lr
 801eb5c:	24000214 	.word	0x24000214

0801eb60 <_puts_r>:
 801eb60:	6a03      	ldr	r3, [r0, #32]
 801eb62:	b570      	push	{r4, r5, r6, lr}
 801eb64:	6884      	ldr	r4, [r0, #8]
 801eb66:	4605      	mov	r5, r0
 801eb68:	460e      	mov	r6, r1
 801eb6a:	b90b      	cbnz	r3, 801eb70 <_puts_r+0x10>
 801eb6c:	f7ff ffb0 	bl	801ead0 <__sinit>
 801eb70:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801eb72:	07db      	lsls	r3, r3, #31
 801eb74:	d405      	bmi.n	801eb82 <_puts_r+0x22>
 801eb76:	89a3      	ldrh	r3, [r4, #12]
 801eb78:	0598      	lsls	r0, r3, #22
 801eb7a:	d402      	bmi.n	801eb82 <_puts_r+0x22>
 801eb7c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801eb7e:	f7e6 faab 	bl	80050d8 <__retarget_lock_acquire_recursive>
 801eb82:	89a3      	ldrh	r3, [r4, #12]
 801eb84:	0719      	lsls	r1, r3, #28
 801eb86:	d502      	bpl.n	801eb8e <_puts_r+0x2e>
 801eb88:	6923      	ldr	r3, [r4, #16]
 801eb8a:	2b00      	cmp	r3, #0
 801eb8c:	d135      	bne.n	801ebfa <_puts_r+0x9a>
 801eb8e:	4621      	mov	r1, r4
 801eb90:	4628      	mov	r0, r5
 801eb92:	f000 f923 	bl	801eddc <__swsetup_r>
 801eb96:	b380      	cbz	r0, 801ebfa <_puts_r+0x9a>
 801eb98:	f04f 35ff 	mov.w	r5, #4294967295
 801eb9c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801eb9e:	07da      	lsls	r2, r3, #31
 801eba0:	d405      	bmi.n	801ebae <_puts_r+0x4e>
 801eba2:	89a3      	ldrh	r3, [r4, #12]
 801eba4:	059b      	lsls	r3, r3, #22
 801eba6:	d402      	bmi.n	801ebae <_puts_r+0x4e>
 801eba8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801ebaa:	f7e6 faaa 	bl	8005102 <__retarget_lock_release_recursive>
 801ebae:	4628      	mov	r0, r5
 801ebb0:	bd70      	pop	{r4, r5, r6, pc}
 801ebb2:	2b00      	cmp	r3, #0
 801ebb4:	da04      	bge.n	801ebc0 <_puts_r+0x60>
 801ebb6:	69a2      	ldr	r2, [r4, #24]
 801ebb8:	429a      	cmp	r2, r3
 801ebba:	dc17      	bgt.n	801ebec <_puts_r+0x8c>
 801ebbc:	290a      	cmp	r1, #10
 801ebbe:	d015      	beq.n	801ebec <_puts_r+0x8c>
 801ebc0:	6823      	ldr	r3, [r4, #0]
 801ebc2:	1c5a      	adds	r2, r3, #1
 801ebc4:	6022      	str	r2, [r4, #0]
 801ebc6:	7019      	strb	r1, [r3, #0]
 801ebc8:	68a3      	ldr	r3, [r4, #8]
 801ebca:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 801ebce:	3b01      	subs	r3, #1
 801ebd0:	60a3      	str	r3, [r4, #8]
 801ebd2:	2900      	cmp	r1, #0
 801ebd4:	d1ed      	bne.n	801ebb2 <_puts_r+0x52>
 801ebd6:	2b00      	cmp	r3, #0
 801ebd8:	da11      	bge.n	801ebfe <_puts_r+0x9e>
 801ebda:	4622      	mov	r2, r4
 801ebdc:	210a      	movs	r1, #10
 801ebde:	4628      	mov	r0, r5
 801ebe0:	f000 f8be 	bl	801ed60 <__swbuf_r>
 801ebe4:	3001      	adds	r0, #1
 801ebe6:	d0d7      	beq.n	801eb98 <_puts_r+0x38>
 801ebe8:	250a      	movs	r5, #10
 801ebea:	e7d7      	b.n	801eb9c <_puts_r+0x3c>
 801ebec:	4622      	mov	r2, r4
 801ebee:	4628      	mov	r0, r5
 801ebf0:	f000 f8b6 	bl	801ed60 <__swbuf_r>
 801ebf4:	3001      	adds	r0, #1
 801ebf6:	d1e7      	bne.n	801ebc8 <_puts_r+0x68>
 801ebf8:	e7ce      	b.n	801eb98 <_puts_r+0x38>
 801ebfa:	3e01      	subs	r6, #1
 801ebfc:	e7e4      	b.n	801ebc8 <_puts_r+0x68>
 801ebfe:	6823      	ldr	r3, [r4, #0]
 801ec00:	1c5a      	adds	r2, r3, #1
 801ec02:	6022      	str	r2, [r4, #0]
 801ec04:	220a      	movs	r2, #10
 801ec06:	701a      	strb	r2, [r3, #0]
 801ec08:	e7ee      	b.n	801ebe8 <_puts_r+0x88>
	...

0801ec0c <puts>:
 801ec0c:	4b02      	ldr	r3, [pc, #8]	@ (801ec18 <puts+0xc>)
 801ec0e:	4601      	mov	r1, r0
 801ec10:	6818      	ldr	r0, [r3, #0]
 801ec12:	f7ff bfa5 	b.w	801eb60 <_puts_r>
 801ec16:	bf00      	nop
 801ec18:	24000214 	.word	0x24000214

0801ec1c <siprintf>:
 801ec1c:	b40e      	push	{r1, r2, r3}
 801ec1e:	b510      	push	{r4, lr}
 801ec20:	b09d      	sub	sp, #116	@ 0x74
 801ec22:	ab1f      	add	r3, sp, #124	@ 0x7c
 801ec24:	9002      	str	r0, [sp, #8]
 801ec26:	9006      	str	r0, [sp, #24]
 801ec28:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 801ec2c:	480a      	ldr	r0, [pc, #40]	@ (801ec58 <siprintf+0x3c>)
 801ec2e:	9107      	str	r1, [sp, #28]
 801ec30:	9104      	str	r1, [sp, #16]
 801ec32:	490a      	ldr	r1, [pc, #40]	@ (801ec5c <siprintf+0x40>)
 801ec34:	f853 2b04 	ldr.w	r2, [r3], #4
 801ec38:	9105      	str	r1, [sp, #20]
 801ec3a:	2400      	movs	r4, #0
 801ec3c:	a902      	add	r1, sp, #8
 801ec3e:	6800      	ldr	r0, [r0, #0]
 801ec40:	9301      	str	r3, [sp, #4]
 801ec42:	941b      	str	r4, [sp, #108]	@ 0x6c
 801ec44:	f002 f91c 	bl	8020e80 <_svfiprintf_r>
 801ec48:	9b02      	ldr	r3, [sp, #8]
 801ec4a:	701c      	strb	r4, [r3, #0]
 801ec4c:	b01d      	add	sp, #116	@ 0x74
 801ec4e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801ec52:	b003      	add	sp, #12
 801ec54:	4770      	bx	lr
 801ec56:	bf00      	nop
 801ec58:	24000214 	.word	0x24000214
 801ec5c:	ffff0208 	.word	0xffff0208

0801ec60 <__sread>:
 801ec60:	b510      	push	{r4, lr}
 801ec62:	460c      	mov	r4, r1
 801ec64:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801ec68:	f000 f9d6 	bl	801f018 <_read_r>
 801ec6c:	2800      	cmp	r0, #0
 801ec6e:	bfab      	itete	ge
 801ec70:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 801ec72:	89a3      	ldrhlt	r3, [r4, #12]
 801ec74:	181b      	addge	r3, r3, r0
 801ec76:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 801ec7a:	bfac      	ite	ge
 801ec7c:	6563      	strge	r3, [r4, #84]	@ 0x54
 801ec7e:	81a3      	strhlt	r3, [r4, #12]
 801ec80:	bd10      	pop	{r4, pc}

0801ec82 <__swrite>:
 801ec82:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801ec86:	461f      	mov	r7, r3
 801ec88:	898b      	ldrh	r3, [r1, #12]
 801ec8a:	05db      	lsls	r3, r3, #23
 801ec8c:	4605      	mov	r5, r0
 801ec8e:	460c      	mov	r4, r1
 801ec90:	4616      	mov	r6, r2
 801ec92:	d505      	bpl.n	801eca0 <__swrite+0x1e>
 801ec94:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801ec98:	2302      	movs	r3, #2
 801ec9a:	2200      	movs	r2, #0
 801ec9c:	f000 f9aa 	bl	801eff4 <_lseek_r>
 801eca0:	89a3      	ldrh	r3, [r4, #12]
 801eca2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801eca6:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 801ecaa:	81a3      	strh	r3, [r4, #12]
 801ecac:	4632      	mov	r2, r6
 801ecae:	463b      	mov	r3, r7
 801ecb0:	4628      	mov	r0, r5
 801ecb2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801ecb6:	f000 b9d1 	b.w	801f05c <_write_r>

0801ecba <__sseek>:
 801ecba:	b510      	push	{r4, lr}
 801ecbc:	460c      	mov	r4, r1
 801ecbe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801ecc2:	f000 f997 	bl	801eff4 <_lseek_r>
 801ecc6:	1c43      	adds	r3, r0, #1
 801ecc8:	89a3      	ldrh	r3, [r4, #12]
 801ecca:	bf15      	itete	ne
 801eccc:	6560      	strne	r0, [r4, #84]	@ 0x54
 801ecce:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 801ecd2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 801ecd6:	81a3      	strheq	r3, [r4, #12]
 801ecd8:	bf18      	it	ne
 801ecda:	81a3      	strhne	r3, [r4, #12]
 801ecdc:	bd10      	pop	{r4, pc}

0801ecde <__sclose>:
 801ecde:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801ece2:	f000 b919 	b.w	801ef18 <_close_r>

0801ece6 <_vsniprintf_r>:
 801ece6:	b530      	push	{r4, r5, lr}
 801ece8:	4614      	mov	r4, r2
 801ecea:	2c00      	cmp	r4, #0
 801ecec:	b09b      	sub	sp, #108	@ 0x6c
 801ecee:	4605      	mov	r5, r0
 801ecf0:	461a      	mov	r2, r3
 801ecf2:	da05      	bge.n	801ed00 <_vsniprintf_r+0x1a>
 801ecf4:	238b      	movs	r3, #139	@ 0x8b
 801ecf6:	6003      	str	r3, [r0, #0]
 801ecf8:	f04f 30ff 	mov.w	r0, #4294967295
 801ecfc:	b01b      	add	sp, #108	@ 0x6c
 801ecfe:	bd30      	pop	{r4, r5, pc}
 801ed00:	f44f 7302 	mov.w	r3, #520	@ 0x208
 801ed04:	f8ad 300c 	strh.w	r3, [sp, #12]
 801ed08:	f04f 0300 	mov.w	r3, #0
 801ed0c:	9319      	str	r3, [sp, #100]	@ 0x64
 801ed0e:	bf14      	ite	ne
 801ed10:	f104 33ff 	addne.w	r3, r4, #4294967295
 801ed14:	4623      	moveq	r3, r4
 801ed16:	9302      	str	r3, [sp, #8]
 801ed18:	9305      	str	r3, [sp, #20]
 801ed1a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801ed1e:	9100      	str	r1, [sp, #0]
 801ed20:	9104      	str	r1, [sp, #16]
 801ed22:	f8ad 300e 	strh.w	r3, [sp, #14]
 801ed26:	4669      	mov	r1, sp
 801ed28:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 801ed2a:	f002 f8a9 	bl	8020e80 <_svfiprintf_r>
 801ed2e:	1c43      	adds	r3, r0, #1
 801ed30:	bfbc      	itt	lt
 801ed32:	238b      	movlt	r3, #139	@ 0x8b
 801ed34:	602b      	strlt	r3, [r5, #0]
 801ed36:	2c00      	cmp	r4, #0
 801ed38:	d0e0      	beq.n	801ecfc <_vsniprintf_r+0x16>
 801ed3a:	9b00      	ldr	r3, [sp, #0]
 801ed3c:	2200      	movs	r2, #0
 801ed3e:	701a      	strb	r2, [r3, #0]
 801ed40:	e7dc      	b.n	801ecfc <_vsniprintf_r+0x16>
	...

0801ed44 <vsniprintf>:
 801ed44:	b507      	push	{r0, r1, r2, lr}
 801ed46:	9300      	str	r3, [sp, #0]
 801ed48:	4613      	mov	r3, r2
 801ed4a:	460a      	mov	r2, r1
 801ed4c:	4601      	mov	r1, r0
 801ed4e:	4803      	ldr	r0, [pc, #12]	@ (801ed5c <vsniprintf+0x18>)
 801ed50:	6800      	ldr	r0, [r0, #0]
 801ed52:	f7ff ffc8 	bl	801ece6 <_vsniprintf_r>
 801ed56:	b003      	add	sp, #12
 801ed58:	f85d fb04 	ldr.w	pc, [sp], #4
 801ed5c:	24000214 	.word	0x24000214

0801ed60 <__swbuf_r>:
 801ed60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801ed62:	460e      	mov	r6, r1
 801ed64:	4614      	mov	r4, r2
 801ed66:	4605      	mov	r5, r0
 801ed68:	b118      	cbz	r0, 801ed72 <__swbuf_r+0x12>
 801ed6a:	6a03      	ldr	r3, [r0, #32]
 801ed6c:	b90b      	cbnz	r3, 801ed72 <__swbuf_r+0x12>
 801ed6e:	f7ff feaf 	bl	801ead0 <__sinit>
 801ed72:	69a3      	ldr	r3, [r4, #24]
 801ed74:	60a3      	str	r3, [r4, #8]
 801ed76:	89a3      	ldrh	r3, [r4, #12]
 801ed78:	071a      	lsls	r2, r3, #28
 801ed7a:	d501      	bpl.n	801ed80 <__swbuf_r+0x20>
 801ed7c:	6923      	ldr	r3, [r4, #16]
 801ed7e:	b943      	cbnz	r3, 801ed92 <__swbuf_r+0x32>
 801ed80:	4621      	mov	r1, r4
 801ed82:	4628      	mov	r0, r5
 801ed84:	f000 f82a 	bl	801eddc <__swsetup_r>
 801ed88:	b118      	cbz	r0, 801ed92 <__swbuf_r+0x32>
 801ed8a:	f04f 37ff 	mov.w	r7, #4294967295
 801ed8e:	4638      	mov	r0, r7
 801ed90:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801ed92:	6823      	ldr	r3, [r4, #0]
 801ed94:	6922      	ldr	r2, [r4, #16]
 801ed96:	1a98      	subs	r0, r3, r2
 801ed98:	6963      	ldr	r3, [r4, #20]
 801ed9a:	b2f6      	uxtb	r6, r6
 801ed9c:	4283      	cmp	r3, r0
 801ed9e:	4637      	mov	r7, r6
 801eda0:	dc05      	bgt.n	801edae <__swbuf_r+0x4e>
 801eda2:	4621      	mov	r1, r4
 801eda4:	4628      	mov	r0, r5
 801eda6:	f002 fb2d 	bl	8021404 <_fflush_r>
 801edaa:	2800      	cmp	r0, #0
 801edac:	d1ed      	bne.n	801ed8a <__swbuf_r+0x2a>
 801edae:	68a3      	ldr	r3, [r4, #8]
 801edb0:	3b01      	subs	r3, #1
 801edb2:	60a3      	str	r3, [r4, #8]
 801edb4:	6823      	ldr	r3, [r4, #0]
 801edb6:	1c5a      	adds	r2, r3, #1
 801edb8:	6022      	str	r2, [r4, #0]
 801edba:	701e      	strb	r6, [r3, #0]
 801edbc:	6962      	ldr	r2, [r4, #20]
 801edbe:	1c43      	adds	r3, r0, #1
 801edc0:	429a      	cmp	r2, r3
 801edc2:	d004      	beq.n	801edce <__swbuf_r+0x6e>
 801edc4:	89a3      	ldrh	r3, [r4, #12]
 801edc6:	07db      	lsls	r3, r3, #31
 801edc8:	d5e1      	bpl.n	801ed8e <__swbuf_r+0x2e>
 801edca:	2e0a      	cmp	r6, #10
 801edcc:	d1df      	bne.n	801ed8e <__swbuf_r+0x2e>
 801edce:	4621      	mov	r1, r4
 801edd0:	4628      	mov	r0, r5
 801edd2:	f002 fb17 	bl	8021404 <_fflush_r>
 801edd6:	2800      	cmp	r0, #0
 801edd8:	d0d9      	beq.n	801ed8e <__swbuf_r+0x2e>
 801edda:	e7d6      	b.n	801ed8a <__swbuf_r+0x2a>

0801eddc <__swsetup_r>:
 801eddc:	b538      	push	{r3, r4, r5, lr}
 801edde:	4b29      	ldr	r3, [pc, #164]	@ (801ee84 <__swsetup_r+0xa8>)
 801ede0:	4605      	mov	r5, r0
 801ede2:	6818      	ldr	r0, [r3, #0]
 801ede4:	460c      	mov	r4, r1
 801ede6:	b118      	cbz	r0, 801edf0 <__swsetup_r+0x14>
 801ede8:	6a03      	ldr	r3, [r0, #32]
 801edea:	b90b      	cbnz	r3, 801edf0 <__swsetup_r+0x14>
 801edec:	f7ff fe70 	bl	801ead0 <__sinit>
 801edf0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801edf4:	0719      	lsls	r1, r3, #28
 801edf6:	d422      	bmi.n	801ee3e <__swsetup_r+0x62>
 801edf8:	06da      	lsls	r2, r3, #27
 801edfa:	d407      	bmi.n	801ee0c <__swsetup_r+0x30>
 801edfc:	2209      	movs	r2, #9
 801edfe:	602a      	str	r2, [r5, #0]
 801ee00:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801ee04:	81a3      	strh	r3, [r4, #12]
 801ee06:	f04f 30ff 	mov.w	r0, #4294967295
 801ee0a:	e033      	b.n	801ee74 <__swsetup_r+0x98>
 801ee0c:	0758      	lsls	r0, r3, #29
 801ee0e:	d512      	bpl.n	801ee36 <__swsetup_r+0x5a>
 801ee10:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801ee12:	b141      	cbz	r1, 801ee26 <__swsetup_r+0x4a>
 801ee14:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801ee18:	4299      	cmp	r1, r3
 801ee1a:	d002      	beq.n	801ee22 <__swsetup_r+0x46>
 801ee1c:	4628      	mov	r0, r5
 801ee1e:	f000 ff89 	bl	801fd34 <_free_r>
 801ee22:	2300      	movs	r3, #0
 801ee24:	6363      	str	r3, [r4, #52]	@ 0x34
 801ee26:	89a3      	ldrh	r3, [r4, #12]
 801ee28:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 801ee2c:	81a3      	strh	r3, [r4, #12]
 801ee2e:	2300      	movs	r3, #0
 801ee30:	6063      	str	r3, [r4, #4]
 801ee32:	6923      	ldr	r3, [r4, #16]
 801ee34:	6023      	str	r3, [r4, #0]
 801ee36:	89a3      	ldrh	r3, [r4, #12]
 801ee38:	f043 0308 	orr.w	r3, r3, #8
 801ee3c:	81a3      	strh	r3, [r4, #12]
 801ee3e:	6923      	ldr	r3, [r4, #16]
 801ee40:	b94b      	cbnz	r3, 801ee56 <__swsetup_r+0x7a>
 801ee42:	89a3      	ldrh	r3, [r4, #12]
 801ee44:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 801ee48:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801ee4c:	d003      	beq.n	801ee56 <__swsetup_r+0x7a>
 801ee4e:	4621      	mov	r1, r4
 801ee50:	4628      	mov	r0, r5
 801ee52:	f002 fb37 	bl	80214c4 <__smakebuf_r>
 801ee56:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801ee5a:	f013 0201 	ands.w	r2, r3, #1
 801ee5e:	d00a      	beq.n	801ee76 <__swsetup_r+0x9a>
 801ee60:	2200      	movs	r2, #0
 801ee62:	60a2      	str	r2, [r4, #8]
 801ee64:	6962      	ldr	r2, [r4, #20]
 801ee66:	4252      	negs	r2, r2
 801ee68:	61a2      	str	r2, [r4, #24]
 801ee6a:	6922      	ldr	r2, [r4, #16]
 801ee6c:	b942      	cbnz	r2, 801ee80 <__swsetup_r+0xa4>
 801ee6e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 801ee72:	d1c5      	bne.n	801ee00 <__swsetup_r+0x24>
 801ee74:	bd38      	pop	{r3, r4, r5, pc}
 801ee76:	0799      	lsls	r1, r3, #30
 801ee78:	bf58      	it	pl
 801ee7a:	6962      	ldrpl	r2, [r4, #20]
 801ee7c:	60a2      	str	r2, [r4, #8]
 801ee7e:	e7f4      	b.n	801ee6a <__swsetup_r+0x8e>
 801ee80:	2000      	movs	r0, #0
 801ee82:	e7f7      	b.n	801ee74 <__swsetup_r+0x98>
 801ee84:	24000214 	.word	0x24000214

0801ee88 <memcmp>:
 801ee88:	b510      	push	{r4, lr}
 801ee8a:	3901      	subs	r1, #1
 801ee8c:	4402      	add	r2, r0
 801ee8e:	4290      	cmp	r0, r2
 801ee90:	d101      	bne.n	801ee96 <memcmp+0xe>
 801ee92:	2000      	movs	r0, #0
 801ee94:	e005      	b.n	801eea2 <memcmp+0x1a>
 801ee96:	7803      	ldrb	r3, [r0, #0]
 801ee98:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 801ee9c:	42a3      	cmp	r3, r4
 801ee9e:	d001      	beq.n	801eea4 <memcmp+0x1c>
 801eea0:	1b18      	subs	r0, r3, r4
 801eea2:	bd10      	pop	{r4, pc}
 801eea4:	3001      	adds	r0, #1
 801eea6:	e7f2      	b.n	801ee8e <memcmp+0x6>

0801eea8 <memmove>:
 801eea8:	4288      	cmp	r0, r1
 801eeaa:	b510      	push	{r4, lr}
 801eeac:	eb01 0402 	add.w	r4, r1, r2
 801eeb0:	d902      	bls.n	801eeb8 <memmove+0x10>
 801eeb2:	4284      	cmp	r4, r0
 801eeb4:	4623      	mov	r3, r4
 801eeb6:	d807      	bhi.n	801eec8 <memmove+0x20>
 801eeb8:	1e43      	subs	r3, r0, #1
 801eeba:	42a1      	cmp	r1, r4
 801eebc:	d008      	beq.n	801eed0 <memmove+0x28>
 801eebe:	f811 2b01 	ldrb.w	r2, [r1], #1
 801eec2:	f803 2f01 	strb.w	r2, [r3, #1]!
 801eec6:	e7f8      	b.n	801eeba <memmove+0x12>
 801eec8:	4402      	add	r2, r0
 801eeca:	4601      	mov	r1, r0
 801eecc:	428a      	cmp	r2, r1
 801eece:	d100      	bne.n	801eed2 <memmove+0x2a>
 801eed0:	bd10      	pop	{r4, pc}
 801eed2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801eed6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801eeda:	e7f7      	b.n	801eecc <memmove+0x24>

0801eedc <memset>:
 801eedc:	4402      	add	r2, r0
 801eede:	4603      	mov	r3, r0
 801eee0:	4293      	cmp	r3, r2
 801eee2:	d100      	bne.n	801eee6 <memset+0xa>
 801eee4:	4770      	bx	lr
 801eee6:	f803 1b01 	strb.w	r1, [r3], #1
 801eeea:	e7f9      	b.n	801eee0 <memset+0x4>

0801eeec <strncmp>:
 801eeec:	b510      	push	{r4, lr}
 801eeee:	b16a      	cbz	r2, 801ef0c <strncmp+0x20>
 801eef0:	3901      	subs	r1, #1
 801eef2:	1884      	adds	r4, r0, r2
 801eef4:	f810 2b01 	ldrb.w	r2, [r0], #1
 801eef8:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 801eefc:	429a      	cmp	r2, r3
 801eefe:	d103      	bne.n	801ef08 <strncmp+0x1c>
 801ef00:	42a0      	cmp	r0, r4
 801ef02:	d001      	beq.n	801ef08 <strncmp+0x1c>
 801ef04:	2a00      	cmp	r2, #0
 801ef06:	d1f5      	bne.n	801eef4 <strncmp+0x8>
 801ef08:	1ad0      	subs	r0, r2, r3
 801ef0a:	bd10      	pop	{r4, pc}
 801ef0c:	4610      	mov	r0, r2
 801ef0e:	e7fc      	b.n	801ef0a <strncmp+0x1e>

0801ef10 <_localeconv_r>:
 801ef10:	4800      	ldr	r0, [pc, #0]	@ (801ef14 <_localeconv_r+0x4>)
 801ef12:	4770      	bx	lr
 801ef14:	24000198 	.word	0x24000198

0801ef18 <_close_r>:
 801ef18:	b538      	push	{r3, r4, r5, lr}
 801ef1a:	4d06      	ldr	r5, [pc, #24]	@ (801ef34 <_close_r+0x1c>)
 801ef1c:	2300      	movs	r3, #0
 801ef1e:	4604      	mov	r4, r0
 801ef20:	4608      	mov	r0, r1
 801ef22:	602b      	str	r3, [r5, #0]
 801ef24:	f7e5 ff98 	bl	8004e58 <_close>
 801ef28:	1c43      	adds	r3, r0, #1
 801ef2a:	d102      	bne.n	801ef32 <_close_r+0x1a>
 801ef2c:	682b      	ldr	r3, [r5, #0]
 801ef2e:	b103      	cbz	r3, 801ef32 <_close_r+0x1a>
 801ef30:	6023      	str	r3, [r4, #0]
 801ef32:	bd38      	pop	{r3, r4, r5, pc}
 801ef34:	2401ca2c 	.word	0x2401ca2c

0801ef38 <_reclaim_reent>:
 801ef38:	4b2d      	ldr	r3, [pc, #180]	@ (801eff0 <_reclaim_reent+0xb8>)
 801ef3a:	681b      	ldr	r3, [r3, #0]
 801ef3c:	4283      	cmp	r3, r0
 801ef3e:	b570      	push	{r4, r5, r6, lr}
 801ef40:	4604      	mov	r4, r0
 801ef42:	d053      	beq.n	801efec <_reclaim_reent+0xb4>
 801ef44:	69c3      	ldr	r3, [r0, #28]
 801ef46:	b31b      	cbz	r3, 801ef90 <_reclaim_reent+0x58>
 801ef48:	68db      	ldr	r3, [r3, #12]
 801ef4a:	b163      	cbz	r3, 801ef66 <_reclaim_reent+0x2e>
 801ef4c:	2500      	movs	r5, #0
 801ef4e:	69e3      	ldr	r3, [r4, #28]
 801ef50:	68db      	ldr	r3, [r3, #12]
 801ef52:	5959      	ldr	r1, [r3, r5]
 801ef54:	b9b1      	cbnz	r1, 801ef84 <_reclaim_reent+0x4c>
 801ef56:	3504      	adds	r5, #4
 801ef58:	2d80      	cmp	r5, #128	@ 0x80
 801ef5a:	d1f8      	bne.n	801ef4e <_reclaim_reent+0x16>
 801ef5c:	69e3      	ldr	r3, [r4, #28]
 801ef5e:	4620      	mov	r0, r4
 801ef60:	68d9      	ldr	r1, [r3, #12]
 801ef62:	f000 fee7 	bl	801fd34 <_free_r>
 801ef66:	69e3      	ldr	r3, [r4, #28]
 801ef68:	6819      	ldr	r1, [r3, #0]
 801ef6a:	b111      	cbz	r1, 801ef72 <_reclaim_reent+0x3a>
 801ef6c:	4620      	mov	r0, r4
 801ef6e:	f000 fee1 	bl	801fd34 <_free_r>
 801ef72:	69e3      	ldr	r3, [r4, #28]
 801ef74:	689d      	ldr	r5, [r3, #8]
 801ef76:	b15d      	cbz	r5, 801ef90 <_reclaim_reent+0x58>
 801ef78:	4629      	mov	r1, r5
 801ef7a:	4620      	mov	r0, r4
 801ef7c:	682d      	ldr	r5, [r5, #0]
 801ef7e:	f000 fed9 	bl	801fd34 <_free_r>
 801ef82:	e7f8      	b.n	801ef76 <_reclaim_reent+0x3e>
 801ef84:	680e      	ldr	r6, [r1, #0]
 801ef86:	4620      	mov	r0, r4
 801ef88:	f000 fed4 	bl	801fd34 <_free_r>
 801ef8c:	4631      	mov	r1, r6
 801ef8e:	e7e1      	b.n	801ef54 <_reclaim_reent+0x1c>
 801ef90:	6961      	ldr	r1, [r4, #20]
 801ef92:	b111      	cbz	r1, 801ef9a <_reclaim_reent+0x62>
 801ef94:	4620      	mov	r0, r4
 801ef96:	f000 fecd 	bl	801fd34 <_free_r>
 801ef9a:	69e1      	ldr	r1, [r4, #28]
 801ef9c:	b111      	cbz	r1, 801efa4 <_reclaim_reent+0x6c>
 801ef9e:	4620      	mov	r0, r4
 801efa0:	f000 fec8 	bl	801fd34 <_free_r>
 801efa4:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 801efa6:	b111      	cbz	r1, 801efae <_reclaim_reent+0x76>
 801efa8:	4620      	mov	r0, r4
 801efaa:	f000 fec3 	bl	801fd34 <_free_r>
 801efae:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801efb0:	b111      	cbz	r1, 801efb8 <_reclaim_reent+0x80>
 801efb2:	4620      	mov	r0, r4
 801efb4:	f000 febe 	bl	801fd34 <_free_r>
 801efb8:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 801efba:	b111      	cbz	r1, 801efc2 <_reclaim_reent+0x8a>
 801efbc:	4620      	mov	r0, r4
 801efbe:	f000 feb9 	bl	801fd34 <_free_r>
 801efc2:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 801efc4:	b111      	cbz	r1, 801efcc <_reclaim_reent+0x94>
 801efc6:	4620      	mov	r0, r4
 801efc8:	f000 feb4 	bl	801fd34 <_free_r>
 801efcc:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 801efce:	b111      	cbz	r1, 801efd6 <_reclaim_reent+0x9e>
 801efd0:	4620      	mov	r0, r4
 801efd2:	f000 feaf 	bl	801fd34 <_free_r>
 801efd6:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 801efd8:	b111      	cbz	r1, 801efe0 <_reclaim_reent+0xa8>
 801efda:	4620      	mov	r0, r4
 801efdc:	f000 feaa 	bl	801fd34 <_free_r>
 801efe0:	6a23      	ldr	r3, [r4, #32]
 801efe2:	b11b      	cbz	r3, 801efec <_reclaim_reent+0xb4>
 801efe4:	4620      	mov	r0, r4
 801efe6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801efea:	4718      	bx	r3
 801efec:	bd70      	pop	{r4, r5, r6, pc}
 801efee:	bf00      	nop
 801eff0:	24000214 	.word	0x24000214

0801eff4 <_lseek_r>:
 801eff4:	b538      	push	{r3, r4, r5, lr}
 801eff6:	4d07      	ldr	r5, [pc, #28]	@ (801f014 <_lseek_r+0x20>)
 801eff8:	4604      	mov	r4, r0
 801effa:	4608      	mov	r0, r1
 801effc:	4611      	mov	r1, r2
 801effe:	2200      	movs	r2, #0
 801f000:	602a      	str	r2, [r5, #0]
 801f002:	461a      	mov	r2, r3
 801f004:	f7e5 ff4f 	bl	8004ea6 <_lseek>
 801f008:	1c43      	adds	r3, r0, #1
 801f00a:	d102      	bne.n	801f012 <_lseek_r+0x1e>
 801f00c:	682b      	ldr	r3, [r5, #0]
 801f00e:	b103      	cbz	r3, 801f012 <_lseek_r+0x1e>
 801f010:	6023      	str	r3, [r4, #0]
 801f012:	bd38      	pop	{r3, r4, r5, pc}
 801f014:	2401ca2c 	.word	0x2401ca2c

0801f018 <_read_r>:
 801f018:	b538      	push	{r3, r4, r5, lr}
 801f01a:	4d07      	ldr	r5, [pc, #28]	@ (801f038 <_read_r+0x20>)
 801f01c:	4604      	mov	r4, r0
 801f01e:	4608      	mov	r0, r1
 801f020:	4611      	mov	r1, r2
 801f022:	2200      	movs	r2, #0
 801f024:	602a      	str	r2, [r5, #0]
 801f026:	461a      	mov	r2, r3
 801f028:	f7e5 fef9 	bl	8004e1e <_read>
 801f02c:	1c43      	adds	r3, r0, #1
 801f02e:	d102      	bne.n	801f036 <_read_r+0x1e>
 801f030:	682b      	ldr	r3, [r5, #0]
 801f032:	b103      	cbz	r3, 801f036 <_read_r+0x1e>
 801f034:	6023      	str	r3, [r4, #0]
 801f036:	bd38      	pop	{r3, r4, r5, pc}
 801f038:	2401ca2c 	.word	0x2401ca2c

0801f03c <_sbrk_r>:
 801f03c:	b538      	push	{r3, r4, r5, lr}
 801f03e:	4d06      	ldr	r5, [pc, #24]	@ (801f058 <_sbrk_r+0x1c>)
 801f040:	2300      	movs	r3, #0
 801f042:	4604      	mov	r4, r0
 801f044:	4608      	mov	r0, r1
 801f046:	602b      	str	r3, [r5, #0]
 801f048:	f7e5 ff3a 	bl	8004ec0 <_sbrk>
 801f04c:	1c43      	adds	r3, r0, #1
 801f04e:	d102      	bne.n	801f056 <_sbrk_r+0x1a>
 801f050:	682b      	ldr	r3, [r5, #0]
 801f052:	b103      	cbz	r3, 801f056 <_sbrk_r+0x1a>
 801f054:	6023      	str	r3, [r4, #0]
 801f056:	bd38      	pop	{r3, r4, r5, pc}
 801f058:	2401ca2c 	.word	0x2401ca2c

0801f05c <_write_r>:
 801f05c:	b538      	push	{r3, r4, r5, lr}
 801f05e:	4d07      	ldr	r5, [pc, #28]	@ (801f07c <_write_r+0x20>)
 801f060:	4604      	mov	r4, r0
 801f062:	4608      	mov	r0, r1
 801f064:	4611      	mov	r1, r2
 801f066:	2200      	movs	r2, #0
 801f068:	602a      	str	r2, [r5, #0]
 801f06a:	461a      	mov	r2, r3
 801f06c:	f7e5 fad8 	bl	8004620 <_write>
 801f070:	1c43      	adds	r3, r0, #1
 801f072:	d102      	bne.n	801f07a <_write_r+0x1e>
 801f074:	682b      	ldr	r3, [r5, #0]
 801f076:	b103      	cbz	r3, 801f07a <_write_r+0x1e>
 801f078:	6023      	str	r3, [r4, #0]
 801f07a:	bd38      	pop	{r3, r4, r5, pc}
 801f07c:	2401ca2c 	.word	0x2401ca2c

0801f080 <__errno>:
 801f080:	4b01      	ldr	r3, [pc, #4]	@ (801f088 <__errno+0x8>)
 801f082:	6818      	ldr	r0, [r3, #0]
 801f084:	4770      	bx	lr
 801f086:	bf00      	nop
 801f088:	24000214 	.word	0x24000214

0801f08c <__libc_init_array>:
 801f08c:	b570      	push	{r4, r5, r6, lr}
 801f08e:	4d0d      	ldr	r5, [pc, #52]	@ (801f0c4 <__libc_init_array+0x38>)
 801f090:	4c0d      	ldr	r4, [pc, #52]	@ (801f0c8 <__libc_init_array+0x3c>)
 801f092:	1b64      	subs	r4, r4, r5
 801f094:	10a4      	asrs	r4, r4, #2
 801f096:	2600      	movs	r6, #0
 801f098:	42a6      	cmp	r6, r4
 801f09a:	d109      	bne.n	801f0b0 <__libc_init_array+0x24>
 801f09c:	4d0b      	ldr	r5, [pc, #44]	@ (801f0cc <__libc_init_array+0x40>)
 801f09e:	4c0c      	ldr	r4, [pc, #48]	@ (801f0d0 <__libc_init_array+0x44>)
 801f0a0:	f003 f97a 	bl	8022398 <_init>
 801f0a4:	1b64      	subs	r4, r4, r5
 801f0a6:	10a4      	asrs	r4, r4, #2
 801f0a8:	2600      	movs	r6, #0
 801f0aa:	42a6      	cmp	r6, r4
 801f0ac:	d105      	bne.n	801f0ba <__libc_init_array+0x2e>
 801f0ae:	bd70      	pop	{r4, r5, r6, pc}
 801f0b0:	f855 3b04 	ldr.w	r3, [r5], #4
 801f0b4:	4798      	blx	r3
 801f0b6:	3601      	adds	r6, #1
 801f0b8:	e7ee      	b.n	801f098 <__libc_init_array+0xc>
 801f0ba:	f855 3b04 	ldr.w	r3, [r5], #4
 801f0be:	4798      	blx	r3
 801f0c0:	3601      	adds	r6, #1
 801f0c2:	e7f2      	b.n	801f0aa <__libc_init_array+0x1e>
 801f0c4:	08025eb8 	.word	0x08025eb8
 801f0c8:	08025eb8 	.word	0x08025eb8
 801f0cc:	08025eb8 	.word	0x08025eb8
 801f0d0:	08025ebc 	.word	0x08025ebc

0801f0d4 <memcpy>:
 801f0d4:	440a      	add	r2, r1
 801f0d6:	4291      	cmp	r1, r2
 801f0d8:	f100 33ff 	add.w	r3, r0, #4294967295
 801f0dc:	d100      	bne.n	801f0e0 <memcpy+0xc>
 801f0de:	4770      	bx	lr
 801f0e0:	b510      	push	{r4, lr}
 801f0e2:	f811 4b01 	ldrb.w	r4, [r1], #1
 801f0e6:	f803 4f01 	strb.w	r4, [r3, #1]!
 801f0ea:	4291      	cmp	r1, r2
 801f0ec:	d1f9      	bne.n	801f0e2 <memcpy+0xe>
 801f0ee:	bd10      	pop	{r4, pc}

0801f0f0 <nan>:
 801f0f0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 801f0f8 <nan+0x8>
 801f0f4:	4770      	bx	lr
 801f0f6:	bf00      	nop
 801f0f8:	00000000 	.word	0x00000000
 801f0fc:	7ff80000 	.word	0x7ff80000

0801f100 <nanf>:
 801f100:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 801f108 <nanf+0x8>
 801f104:	4770      	bx	lr
 801f106:	bf00      	nop
 801f108:	7fc00000 	.word	0x7fc00000

0801f10c <copysign>:
 801f10c:	ec51 0b10 	vmov	r0, r1, d0
 801f110:	b082      	sub	sp, #8
 801f112:	ed8d 1b00 	vstr	d1, [sp]
 801f116:	4602      	mov	r2, r0
 801f118:	9801      	ldr	r0, [sp, #4]
 801f11a:	f361 001e 	bfi	r0, r1, #0, #31
 801f11e:	4603      	mov	r3, r0
 801f120:	ec43 2b10 	vmov	d0, r2, r3
 801f124:	b002      	add	sp, #8
 801f126:	4770      	bx	lr

0801f128 <__assert_func>:
 801f128:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801f12a:	4614      	mov	r4, r2
 801f12c:	461a      	mov	r2, r3
 801f12e:	4b09      	ldr	r3, [pc, #36]	@ (801f154 <__assert_func+0x2c>)
 801f130:	681b      	ldr	r3, [r3, #0]
 801f132:	4605      	mov	r5, r0
 801f134:	68d8      	ldr	r0, [r3, #12]
 801f136:	b14c      	cbz	r4, 801f14c <__assert_func+0x24>
 801f138:	4b07      	ldr	r3, [pc, #28]	@ (801f158 <__assert_func+0x30>)
 801f13a:	9100      	str	r1, [sp, #0]
 801f13c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801f140:	4906      	ldr	r1, [pc, #24]	@ (801f15c <__assert_func+0x34>)
 801f142:	462b      	mov	r3, r5
 801f144:	f002 f986 	bl	8021454 <fiprintf>
 801f148:	f002 fa1a 	bl	8021580 <abort>
 801f14c:	4b04      	ldr	r3, [pc, #16]	@ (801f160 <__assert_func+0x38>)
 801f14e:	461c      	mov	r4, r3
 801f150:	e7f3      	b.n	801f13a <__assert_func+0x12>
 801f152:	bf00      	nop
 801f154:	24000214 	.word	0x24000214
 801f158:	08025906 	.word	0x08025906
 801f15c:	08025913 	.word	0x08025913
 801f160:	08025941 	.word	0x08025941

0801f164 <quorem>:
 801f164:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801f168:	6903      	ldr	r3, [r0, #16]
 801f16a:	690c      	ldr	r4, [r1, #16]
 801f16c:	42a3      	cmp	r3, r4
 801f16e:	4607      	mov	r7, r0
 801f170:	db7e      	blt.n	801f270 <quorem+0x10c>
 801f172:	3c01      	subs	r4, #1
 801f174:	f101 0814 	add.w	r8, r1, #20
 801f178:	00a3      	lsls	r3, r4, #2
 801f17a:	f100 0514 	add.w	r5, r0, #20
 801f17e:	9300      	str	r3, [sp, #0]
 801f180:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801f184:	9301      	str	r3, [sp, #4]
 801f186:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 801f18a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801f18e:	3301      	adds	r3, #1
 801f190:	429a      	cmp	r2, r3
 801f192:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 801f196:	fbb2 f6f3 	udiv	r6, r2, r3
 801f19a:	d32e      	bcc.n	801f1fa <quorem+0x96>
 801f19c:	f04f 0a00 	mov.w	sl, #0
 801f1a0:	46c4      	mov	ip, r8
 801f1a2:	46ae      	mov	lr, r5
 801f1a4:	46d3      	mov	fp, sl
 801f1a6:	f85c 3b04 	ldr.w	r3, [ip], #4
 801f1aa:	b298      	uxth	r0, r3
 801f1ac:	fb06 a000 	mla	r0, r6, r0, sl
 801f1b0:	0c02      	lsrs	r2, r0, #16
 801f1b2:	0c1b      	lsrs	r3, r3, #16
 801f1b4:	fb06 2303 	mla	r3, r6, r3, r2
 801f1b8:	f8de 2000 	ldr.w	r2, [lr]
 801f1bc:	b280      	uxth	r0, r0
 801f1be:	b292      	uxth	r2, r2
 801f1c0:	1a12      	subs	r2, r2, r0
 801f1c2:	445a      	add	r2, fp
 801f1c4:	f8de 0000 	ldr.w	r0, [lr]
 801f1c8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801f1cc:	b29b      	uxth	r3, r3
 801f1ce:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 801f1d2:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 801f1d6:	b292      	uxth	r2, r2
 801f1d8:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 801f1dc:	45e1      	cmp	r9, ip
 801f1de:	f84e 2b04 	str.w	r2, [lr], #4
 801f1e2:	ea4f 4b23 	mov.w	fp, r3, asr #16
 801f1e6:	d2de      	bcs.n	801f1a6 <quorem+0x42>
 801f1e8:	9b00      	ldr	r3, [sp, #0]
 801f1ea:	58eb      	ldr	r3, [r5, r3]
 801f1ec:	b92b      	cbnz	r3, 801f1fa <quorem+0x96>
 801f1ee:	9b01      	ldr	r3, [sp, #4]
 801f1f0:	3b04      	subs	r3, #4
 801f1f2:	429d      	cmp	r5, r3
 801f1f4:	461a      	mov	r2, r3
 801f1f6:	d32f      	bcc.n	801f258 <quorem+0xf4>
 801f1f8:	613c      	str	r4, [r7, #16]
 801f1fa:	4638      	mov	r0, r7
 801f1fc:	f001 fbec 	bl	80209d8 <__mcmp>
 801f200:	2800      	cmp	r0, #0
 801f202:	db25      	blt.n	801f250 <quorem+0xec>
 801f204:	4629      	mov	r1, r5
 801f206:	2000      	movs	r0, #0
 801f208:	f858 2b04 	ldr.w	r2, [r8], #4
 801f20c:	f8d1 c000 	ldr.w	ip, [r1]
 801f210:	fa1f fe82 	uxth.w	lr, r2
 801f214:	fa1f f38c 	uxth.w	r3, ip
 801f218:	eba3 030e 	sub.w	r3, r3, lr
 801f21c:	4403      	add	r3, r0
 801f21e:	0c12      	lsrs	r2, r2, #16
 801f220:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 801f224:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 801f228:	b29b      	uxth	r3, r3
 801f22a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801f22e:	45c1      	cmp	r9, r8
 801f230:	f841 3b04 	str.w	r3, [r1], #4
 801f234:	ea4f 4022 	mov.w	r0, r2, asr #16
 801f238:	d2e6      	bcs.n	801f208 <quorem+0xa4>
 801f23a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801f23e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801f242:	b922      	cbnz	r2, 801f24e <quorem+0xea>
 801f244:	3b04      	subs	r3, #4
 801f246:	429d      	cmp	r5, r3
 801f248:	461a      	mov	r2, r3
 801f24a:	d30b      	bcc.n	801f264 <quorem+0x100>
 801f24c:	613c      	str	r4, [r7, #16]
 801f24e:	3601      	adds	r6, #1
 801f250:	4630      	mov	r0, r6
 801f252:	b003      	add	sp, #12
 801f254:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801f258:	6812      	ldr	r2, [r2, #0]
 801f25a:	3b04      	subs	r3, #4
 801f25c:	2a00      	cmp	r2, #0
 801f25e:	d1cb      	bne.n	801f1f8 <quorem+0x94>
 801f260:	3c01      	subs	r4, #1
 801f262:	e7c6      	b.n	801f1f2 <quorem+0x8e>
 801f264:	6812      	ldr	r2, [r2, #0]
 801f266:	3b04      	subs	r3, #4
 801f268:	2a00      	cmp	r2, #0
 801f26a:	d1ef      	bne.n	801f24c <quorem+0xe8>
 801f26c:	3c01      	subs	r4, #1
 801f26e:	e7ea      	b.n	801f246 <quorem+0xe2>
 801f270:	2000      	movs	r0, #0
 801f272:	e7ee      	b.n	801f252 <quorem+0xee>
 801f274:	0000      	movs	r0, r0
	...

0801f278 <_dtoa_r>:
 801f278:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801f27c:	ed2d 8b02 	vpush	{d8}
 801f280:	69c7      	ldr	r7, [r0, #28]
 801f282:	b091      	sub	sp, #68	@ 0x44
 801f284:	ed8d 0b02 	vstr	d0, [sp, #8]
 801f288:	ec55 4b10 	vmov	r4, r5, d0
 801f28c:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 801f28e:	9107      	str	r1, [sp, #28]
 801f290:	4681      	mov	r9, r0
 801f292:	9209      	str	r2, [sp, #36]	@ 0x24
 801f294:	930d      	str	r3, [sp, #52]	@ 0x34
 801f296:	b97f      	cbnz	r7, 801f2b8 <_dtoa_r+0x40>
 801f298:	2010      	movs	r0, #16
 801f29a:	f7fd fd57 	bl	801cd4c <malloc>
 801f29e:	4602      	mov	r2, r0
 801f2a0:	f8c9 001c 	str.w	r0, [r9, #28]
 801f2a4:	b920      	cbnz	r0, 801f2b0 <_dtoa_r+0x38>
 801f2a6:	4ba0      	ldr	r3, [pc, #640]	@ (801f528 <_dtoa_r+0x2b0>)
 801f2a8:	21ef      	movs	r1, #239	@ 0xef
 801f2aa:	48a0      	ldr	r0, [pc, #640]	@ (801f52c <_dtoa_r+0x2b4>)
 801f2ac:	f7ff ff3c 	bl	801f128 <__assert_func>
 801f2b0:	e9c0 7701 	strd	r7, r7, [r0, #4]
 801f2b4:	6007      	str	r7, [r0, #0]
 801f2b6:	60c7      	str	r7, [r0, #12]
 801f2b8:	f8d9 301c 	ldr.w	r3, [r9, #28]
 801f2bc:	6819      	ldr	r1, [r3, #0]
 801f2be:	b159      	cbz	r1, 801f2d8 <_dtoa_r+0x60>
 801f2c0:	685a      	ldr	r2, [r3, #4]
 801f2c2:	604a      	str	r2, [r1, #4]
 801f2c4:	2301      	movs	r3, #1
 801f2c6:	4093      	lsls	r3, r2
 801f2c8:	608b      	str	r3, [r1, #8]
 801f2ca:	4648      	mov	r0, r9
 801f2cc:	f001 f908 	bl	80204e0 <_Bfree>
 801f2d0:	f8d9 301c 	ldr.w	r3, [r9, #28]
 801f2d4:	2200      	movs	r2, #0
 801f2d6:	601a      	str	r2, [r3, #0]
 801f2d8:	1e2b      	subs	r3, r5, #0
 801f2da:	bfbb      	ittet	lt
 801f2dc:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 801f2e0:	9303      	strlt	r3, [sp, #12]
 801f2e2:	2300      	movge	r3, #0
 801f2e4:	2201      	movlt	r2, #1
 801f2e6:	bfac      	ite	ge
 801f2e8:	6033      	strge	r3, [r6, #0]
 801f2ea:	6032      	strlt	r2, [r6, #0]
 801f2ec:	4b90      	ldr	r3, [pc, #576]	@ (801f530 <_dtoa_r+0x2b8>)
 801f2ee:	9e03      	ldr	r6, [sp, #12]
 801f2f0:	43b3      	bics	r3, r6
 801f2f2:	d110      	bne.n	801f316 <_dtoa_r+0x9e>
 801f2f4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801f2f6:	f242 730f 	movw	r3, #9999	@ 0x270f
 801f2fa:	6013      	str	r3, [r2, #0]
 801f2fc:	f3c6 0313 	ubfx	r3, r6, #0, #20
 801f300:	4323      	orrs	r3, r4
 801f302:	f000 84e6 	beq.w	801fcd2 <_dtoa_r+0xa5a>
 801f306:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801f308:	4f8a      	ldr	r7, [pc, #552]	@ (801f534 <_dtoa_r+0x2bc>)
 801f30a:	2b00      	cmp	r3, #0
 801f30c:	f000 84e8 	beq.w	801fce0 <_dtoa_r+0xa68>
 801f310:	1cfb      	adds	r3, r7, #3
 801f312:	f000 bce3 	b.w	801fcdc <_dtoa_r+0xa64>
 801f316:	ed9d 8b02 	vldr	d8, [sp, #8]
 801f31a:	eeb5 8b40 	vcmp.f64	d8, #0.0
 801f31e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801f322:	d10a      	bne.n	801f33a <_dtoa_r+0xc2>
 801f324:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801f326:	2301      	movs	r3, #1
 801f328:	6013      	str	r3, [r2, #0]
 801f32a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801f32c:	b113      	cbz	r3, 801f334 <_dtoa_r+0xbc>
 801f32e:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 801f330:	4b81      	ldr	r3, [pc, #516]	@ (801f538 <_dtoa_r+0x2c0>)
 801f332:	6013      	str	r3, [r2, #0]
 801f334:	4f81      	ldr	r7, [pc, #516]	@ (801f53c <_dtoa_r+0x2c4>)
 801f336:	f000 bcd3 	b.w	801fce0 <_dtoa_r+0xa68>
 801f33a:	aa0e      	add	r2, sp, #56	@ 0x38
 801f33c:	a90f      	add	r1, sp, #60	@ 0x3c
 801f33e:	4648      	mov	r0, r9
 801f340:	eeb0 0b48 	vmov.f64	d0, d8
 801f344:	f001 fc68 	bl	8020c18 <__d2b>
 801f348:	f3c6 530a 	ubfx	r3, r6, #20, #11
 801f34c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801f34e:	9001      	str	r0, [sp, #4]
 801f350:	2b00      	cmp	r3, #0
 801f352:	d045      	beq.n	801f3e0 <_dtoa_r+0x168>
 801f354:	eeb0 7b48 	vmov.f64	d7, d8
 801f358:	ee18 1a90 	vmov	r1, s17
 801f35c:	f3c1 0113 	ubfx	r1, r1, #0, #20
 801f360:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 801f364:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 801f368:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 801f36c:	2500      	movs	r5, #0
 801f36e:	ee07 1a90 	vmov	s15, r1
 801f372:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 801f376:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 801f510 <_dtoa_r+0x298>
 801f37a:	ee37 7b46 	vsub.f64	d7, d7, d6
 801f37e:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 801f518 <_dtoa_r+0x2a0>
 801f382:	eea7 6b05 	vfma.f64	d6, d7, d5
 801f386:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 801f520 <_dtoa_r+0x2a8>
 801f38a:	ee07 3a90 	vmov	s15, r3
 801f38e:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 801f392:	eeb0 7b46 	vmov.f64	d7, d6
 801f396:	eea4 7b05 	vfma.f64	d7, d4, d5
 801f39a:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 801f39e:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 801f3a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801f3a6:	ee16 8a90 	vmov	r8, s13
 801f3aa:	d508      	bpl.n	801f3be <_dtoa_r+0x146>
 801f3ac:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 801f3b0:	eeb4 6b47 	vcmp.f64	d6, d7
 801f3b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801f3b8:	bf18      	it	ne
 801f3ba:	f108 38ff 	addne.w	r8, r8, #4294967295
 801f3be:	f1b8 0f16 	cmp.w	r8, #22
 801f3c2:	d82b      	bhi.n	801f41c <_dtoa_r+0x1a4>
 801f3c4:	495e      	ldr	r1, [pc, #376]	@ (801f540 <_dtoa_r+0x2c8>)
 801f3c6:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 801f3ca:	ed91 7b00 	vldr	d7, [r1]
 801f3ce:	eeb4 8bc7 	vcmpe.f64	d8, d7
 801f3d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801f3d6:	d501      	bpl.n	801f3dc <_dtoa_r+0x164>
 801f3d8:	f108 38ff 	add.w	r8, r8, #4294967295
 801f3dc:	2100      	movs	r1, #0
 801f3de:	e01e      	b.n	801f41e <_dtoa_r+0x1a6>
 801f3e0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801f3e2:	4413      	add	r3, r2
 801f3e4:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 801f3e8:	2920      	cmp	r1, #32
 801f3ea:	bfc1      	itttt	gt
 801f3ec:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 801f3f0:	408e      	lslgt	r6, r1
 801f3f2:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 801f3f6:	fa24 f101 	lsrgt.w	r1, r4, r1
 801f3fa:	bfd6      	itet	le
 801f3fc:	f1c1 0120 	rsble	r1, r1, #32
 801f400:	4331      	orrgt	r1, r6
 801f402:	fa04 f101 	lslle.w	r1, r4, r1
 801f406:	ee07 1a90 	vmov	s15, r1
 801f40a:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 801f40e:	3b01      	subs	r3, #1
 801f410:	ee17 1a90 	vmov	r1, s15
 801f414:	2501      	movs	r5, #1
 801f416:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 801f41a:	e7a8      	b.n	801f36e <_dtoa_r+0xf6>
 801f41c:	2101      	movs	r1, #1
 801f41e:	1ad2      	subs	r2, r2, r3
 801f420:	1e53      	subs	r3, r2, #1
 801f422:	9306      	str	r3, [sp, #24]
 801f424:	bf45      	ittet	mi
 801f426:	f1c2 0301 	rsbmi	r3, r2, #1
 801f42a:	9304      	strmi	r3, [sp, #16]
 801f42c:	2300      	movpl	r3, #0
 801f42e:	2300      	movmi	r3, #0
 801f430:	bf4c      	ite	mi
 801f432:	9306      	strmi	r3, [sp, #24]
 801f434:	9304      	strpl	r3, [sp, #16]
 801f436:	f1b8 0f00 	cmp.w	r8, #0
 801f43a:	910c      	str	r1, [sp, #48]	@ 0x30
 801f43c:	db18      	blt.n	801f470 <_dtoa_r+0x1f8>
 801f43e:	9b06      	ldr	r3, [sp, #24]
 801f440:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 801f444:	4443      	add	r3, r8
 801f446:	9306      	str	r3, [sp, #24]
 801f448:	2300      	movs	r3, #0
 801f44a:	9a07      	ldr	r2, [sp, #28]
 801f44c:	2a09      	cmp	r2, #9
 801f44e:	d845      	bhi.n	801f4dc <_dtoa_r+0x264>
 801f450:	2a05      	cmp	r2, #5
 801f452:	bfc4      	itt	gt
 801f454:	3a04      	subgt	r2, #4
 801f456:	9207      	strgt	r2, [sp, #28]
 801f458:	9a07      	ldr	r2, [sp, #28]
 801f45a:	f1a2 0202 	sub.w	r2, r2, #2
 801f45e:	bfcc      	ite	gt
 801f460:	2400      	movgt	r4, #0
 801f462:	2401      	movle	r4, #1
 801f464:	2a03      	cmp	r2, #3
 801f466:	d844      	bhi.n	801f4f2 <_dtoa_r+0x27a>
 801f468:	e8df f002 	tbb	[pc, r2]
 801f46c:	0b173634 	.word	0x0b173634
 801f470:	9b04      	ldr	r3, [sp, #16]
 801f472:	2200      	movs	r2, #0
 801f474:	eba3 0308 	sub.w	r3, r3, r8
 801f478:	9304      	str	r3, [sp, #16]
 801f47a:	920a      	str	r2, [sp, #40]	@ 0x28
 801f47c:	f1c8 0300 	rsb	r3, r8, #0
 801f480:	e7e3      	b.n	801f44a <_dtoa_r+0x1d2>
 801f482:	2201      	movs	r2, #1
 801f484:	9208      	str	r2, [sp, #32]
 801f486:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801f488:	eb08 0b02 	add.w	fp, r8, r2
 801f48c:	f10b 0a01 	add.w	sl, fp, #1
 801f490:	4652      	mov	r2, sl
 801f492:	2a01      	cmp	r2, #1
 801f494:	bfb8      	it	lt
 801f496:	2201      	movlt	r2, #1
 801f498:	e006      	b.n	801f4a8 <_dtoa_r+0x230>
 801f49a:	2201      	movs	r2, #1
 801f49c:	9208      	str	r2, [sp, #32]
 801f49e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801f4a0:	2a00      	cmp	r2, #0
 801f4a2:	dd29      	ble.n	801f4f8 <_dtoa_r+0x280>
 801f4a4:	4693      	mov	fp, r2
 801f4a6:	4692      	mov	sl, r2
 801f4a8:	f8d9 701c 	ldr.w	r7, [r9, #28]
 801f4ac:	2100      	movs	r1, #0
 801f4ae:	2004      	movs	r0, #4
 801f4b0:	f100 0614 	add.w	r6, r0, #20
 801f4b4:	4296      	cmp	r6, r2
 801f4b6:	d926      	bls.n	801f506 <_dtoa_r+0x28e>
 801f4b8:	6079      	str	r1, [r7, #4]
 801f4ba:	4648      	mov	r0, r9
 801f4bc:	9305      	str	r3, [sp, #20]
 801f4be:	f000 ffcf 	bl	8020460 <_Balloc>
 801f4c2:	9b05      	ldr	r3, [sp, #20]
 801f4c4:	4607      	mov	r7, r0
 801f4c6:	2800      	cmp	r0, #0
 801f4c8:	d13e      	bne.n	801f548 <_dtoa_r+0x2d0>
 801f4ca:	4b1e      	ldr	r3, [pc, #120]	@ (801f544 <_dtoa_r+0x2cc>)
 801f4cc:	4602      	mov	r2, r0
 801f4ce:	f240 11af 	movw	r1, #431	@ 0x1af
 801f4d2:	e6ea      	b.n	801f2aa <_dtoa_r+0x32>
 801f4d4:	2200      	movs	r2, #0
 801f4d6:	e7e1      	b.n	801f49c <_dtoa_r+0x224>
 801f4d8:	2200      	movs	r2, #0
 801f4da:	e7d3      	b.n	801f484 <_dtoa_r+0x20c>
 801f4dc:	2401      	movs	r4, #1
 801f4de:	2200      	movs	r2, #0
 801f4e0:	e9cd 2407 	strd	r2, r4, [sp, #28]
 801f4e4:	f04f 3bff 	mov.w	fp, #4294967295
 801f4e8:	2100      	movs	r1, #0
 801f4ea:	46da      	mov	sl, fp
 801f4ec:	2212      	movs	r2, #18
 801f4ee:	9109      	str	r1, [sp, #36]	@ 0x24
 801f4f0:	e7da      	b.n	801f4a8 <_dtoa_r+0x230>
 801f4f2:	2201      	movs	r2, #1
 801f4f4:	9208      	str	r2, [sp, #32]
 801f4f6:	e7f5      	b.n	801f4e4 <_dtoa_r+0x26c>
 801f4f8:	f04f 0b01 	mov.w	fp, #1
 801f4fc:	46da      	mov	sl, fp
 801f4fe:	465a      	mov	r2, fp
 801f500:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 801f504:	e7d0      	b.n	801f4a8 <_dtoa_r+0x230>
 801f506:	3101      	adds	r1, #1
 801f508:	0040      	lsls	r0, r0, #1
 801f50a:	e7d1      	b.n	801f4b0 <_dtoa_r+0x238>
 801f50c:	f3af 8000 	nop.w
 801f510:	636f4361 	.word	0x636f4361
 801f514:	3fd287a7 	.word	0x3fd287a7
 801f518:	8b60c8b3 	.word	0x8b60c8b3
 801f51c:	3fc68a28 	.word	0x3fc68a28
 801f520:	509f79fb 	.word	0x509f79fb
 801f524:	3fd34413 	.word	0x3fd34413
 801f528:	08025854 	.word	0x08025854
 801f52c:	0802594f 	.word	0x0802594f
 801f530:	7ff00000 	.word	0x7ff00000
 801f534:	0802594b 	.word	0x0802594b
 801f538:	080258d6 	.word	0x080258d6
 801f53c:	080258d5 	.word	0x080258d5
 801f540:	08025c10 	.word	0x08025c10
 801f544:	080259a7 	.word	0x080259a7
 801f548:	f8d9 201c 	ldr.w	r2, [r9, #28]
 801f54c:	f1ba 0f0e 	cmp.w	sl, #14
 801f550:	6010      	str	r0, [r2, #0]
 801f552:	d86e      	bhi.n	801f632 <_dtoa_r+0x3ba>
 801f554:	2c00      	cmp	r4, #0
 801f556:	d06c      	beq.n	801f632 <_dtoa_r+0x3ba>
 801f558:	f1b8 0f00 	cmp.w	r8, #0
 801f55c:	f340 80b4 	ble.w	801f6c8 <_dtoa_r+0x450>
 801f560:	4ac8      	ldr	r2, [pc, #800]	@ (801f884 <_dtoa_r+0x60c>)
 801f562:	f008 010f 	and.w	r1, r8, #15
 801f566:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 801f56a:	f418 7f80 	tst.w	r8, #256	@ 0x100
 801f56e:	ed92 7b00 	vldr	d7, [r2]
 801f572:	ea4f 1128 	mov.w	r1, r8, asr #4
 801f576:	f000 809b 	beq.w	801f6b0 <_dtoa_r+0x438>
 801f57a:	4ac3      	ldr	r2, [pc, #780]	@ (801f888 <_dtoa_r+0x610>)
 801f57c:	ed92 6b08 	vldr	d6, [r2, #32]
 801f580:	ee88 6b06 	vdiv.f64	d6, d8, d6
 801f584:	ed8d 6b02 	vstr	d6, [sp, #8]
 801f588:	f001 010f 	and.w	r1, r1, #15
 801f58c:	2203      	movs	r2, #3
 801f58e:	48be      	ldr	r0, [pc, #760]	@ (801f888 <_dtoa_r+0x610>)
 801f590:	2900      	cmp	r1, #0
 801f592:	f040 808f 	bne.w	801f6b4 <_dtoa_r+0x43c>
 801f596:	ed9d 6b02 	vldr	d6, [sp, #8]
 801f59a:	ee86 7b07 	vdiv.f64	d7, d6, d7
 801f59e:	ed8d 7b02 	vstr	d7, [sp, #8]
 801f5a2:	990c      	ldr	r1, [sp, #48]	@ 0x30
 801f5a4:	ed9d 7b02 	vldr	d7, [sp, #8]
 801f5a8:	2900      	cmp	r1, #0
 801f5aa:	f000 80b3 	beq.w	801f714 <_dtoa_r+0x49c>
 801f5ae:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 801f5b2:	eeb4 7bc6 	vcmpe.f64	d7, d6
 801f5b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801f5ba:	f140 80ab 	bpl.w	801f714 <_dtoa_r+0x49c>
 801f5be:	f1ba 0f00 	cmp.w	sl, #0
 801f5c2:	f000 80a7 	beq.w	801f714 <_dtoa_r+0x49c>
 801f5c6:	f1bb 0f00 	cmp.w	fp, #0
 801f5ca:	dd30      	ble.n	801f62e <_dtoa_r+0x3b6>
 801f5cc:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 801f5d0:	ee27 7b06 	vmul.f64	d7, d7, d6
 801f5d4:	ed8d 7b02 	vstr	d7, [sp, #8]
 801f5d8:	f108 31ff 	add.w	r1, r8, #4294967295
 801f5dc:	9105      	str	r1, [sp, #20]
 801f5de:	3201      	adds	r2, #1
 801f5e0:	465c      	mov	r4, fp
 801f5e2:	ed9d 6b02 	vldr	d6, [sp, #8]
 801f5e6:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 801f5ea:	ee07 2a90 	vmov	s15, r2
 801f5ee:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 801f5f2:	eea7 5b06 	vfma.f64	d5, d7, d6
 801f5f6:	ee15 2a90 	vmov	r2, s11
 801f5fa:	ec51 0b15 	vmov	r0, r1, d5
 801f5fe:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 801f602:	2c00      	cmp	r4, #0
 801f604:	f040 808a 	bne.w	801f71c <_dtoa_r+0x4a4>
 801f608:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 801f60c:	ee36 6b47 	vsub.f64	d6, d6, d7
 801f610:	ec41 0b17 	vmov	d7, r0, r1
 801f614:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801f618:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801f61c:	f300 826a 	bgt.w	801faf4 <_dtoa_r+0x87c>
 801f620:	eeb1 7b47 	vneg.f64	d7, d7
 801f624:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801f628:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801f62c:	d423      	bmi.n	801f676 <_dtoa_r+0x3fe>
 801f62e:	ed8d 8b02 	vstr	d8, [sp, #8]
 801f632:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 801f634:	2a00      	cmp	r2, #0
 801f636:	f2c0 8129 	blt.w	801f88c <_dtoa_r+0x614>
 801f63a:	f1b8 0f0e 	cmp.w	r8, #14
 801f63e:	f300 8125 	bgt.w	801f88c <_dtoa_r+0x614>
 801f642:	4b90      	ldr	r3, [pc, #576]	@ (801f884 <_dtoa_r+0x60c>)
 801f644:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 801f648:	ed93 6b00 	vldr	d6, [r3]
 801f64c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801f64e:	2b00      	cmp	r3, #0
 801f650:	f280 80c8 	bge.w	801f7e4 <_dtoa_r+0x56c>
 801f654:	f1ba 0f00 	cmp.w	sl, #0
 801f658:	f300 80c4 	bgt.w	801f7e4 <_dtoa_r+0x56c>
 801f65c:	d10b      	bne.n	801f676 <_dtoa_r+0x3fe>
 801f65e:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 801f662:	ee26 6b07 	vmul.f64	d6, d6, d7
 801f666:	ed9d 7b02 	vldr	d7, [sp, #8]
 801f66a:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801f66e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801f672:	f2c0 823c 	blt.w	801faee <_dtoa_r+0x876>
 801f676:	2400      	movs	r4, #0
 801f678:	4625      	mov	r5, r4
 801f67a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801f67c:	43db      	mvns	r3, r3
 801f67e:	9305      	str	r3, [sp, #20]
 801f680:	463e      	mov	r6, r7
 801f682:	f04f 0800 	mov.w	r8, #0
 801f686:	4621      	mov	r1, r4
 801f688:	4648      	mov	r0, r9
 801f68a:	f000 ff29 	bl	80204e0 <_Bfree>
 801f68e:	2d00      	cmp	r5, #0
 801f690:	f000 80a2 	beq.w	801f7d8 <_dtoa_r+0x560>
 801f694:	f1b8 0f00 	cmp.w	r8, #0
 801f698:	d005      	beq.n	801f6a6 <_dtoa_r+0x42e>
 801f69a:	45a8      	cmp	r8, r5
 801f69c:	d003      	beq.n	801f6a6 <_dtoa_r+0x42e>
 801f69e:	4641      	mov	r1, r8
 801f6a0:	4648      	mov	r0, r9
 801f6a2:	f000 ff1d 	bl	80204e0 <_Bfree>
 801f6a6:	4629      	mov	r1, r5
 801f6a8:	4648      	mov	r0, r9
 801f6aa:	f000 ff19 	bl	80204e0 <_Bfree>
 801f6ae:	e093      	b.n	801f7d8 <_dtoa_r+0x560>
 801f6b0:	2202      	movs	r2, #2
 801f6b2:	e76c      	b.n	801f58e <_dtoa_r+0x316>
 801f6b4:	07cc      	lsls	r4, r1, #31
 801f6b6:	d504      	bpl.n	801f6c2 <_dtoa_r+0x44a>
 801f6b8:	ed90 6b00 	vldr	d6, [r0]
 801f6bc:	3201      	adds	r2, #1
 801f6be:	ee27 7b06 	vmul.f64	d7, d7, d6
 801f6c2:	1049      	asrs	r1, r1, #1
 801f6c4:	3008      	adds	r0, #8
 801f6c6:	e763      	b.n	801f590 <_dtoa_r+0x318>
 801f6c8:	d022      	beq.n	801f710 <_dtoa_r+0x498>
 801f6ca:	f1c8 0100 	rsb	r1, r8, #0
 801f6ce:	4a6d      	ldr	r2, [pc, #436]	@ (801f884 <_dtoa_r+0x60c>)
 801f6d0:	f001 000f 	and.w	r0, r1, #15
 801f6d4:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 801f6d8:	ed92 7b00 	vldr	d7, [r2]
 801f6dc:	ee28 7b07 	vmul.f64	d7, d8, d7
 801f6e0:	ed8d 7b02 	vstr	d7, [sp, #8]
 801f6e4:	4868      	ldr	r0, [pc, #416]	@ (801f888 <_dtoa_r+0x610>)
 801f6e6:	1109      	asrs	r1, r1, #4
 801f6e8:	2400      	movs	r4, #0
 801f6ea:	2202      	movs	r2, #2
 801f6ec:	b929      	cbnz	r1, 801f6fa <_dtoa_r+0x482>
 801f6ee:	2c00      	cmp	r4, #0
 801f6f0:	f43f af57 	beq.w	801f5a2 <_dtoa_r+0x32a>
 801f6f4:	ed8d 7b02 	vstr	d7, [sp, #8]
 801f6f8:	e753      	b.n	801f5a2 <_dtoa_r+0x32a>
 801f6fa:	07ce      	lsls	r6, r1, #31
 801f6fc:	d505      	bpl.n	801f70a <_dtoa_r+0x492>
 801f6fe:	ed90 6b00 	vldr	d6, [r0]
 801f702:	3201      	adds	r2, #1
 801f704:	2401      	movs	r4, #1
 801f706:	ee27 7b06 	vmul.f64	d7, d7, d6
 801f70a:	1049      	asrs	r1, r1, #1
 801f70c:	3008      	adds	r0, #8
 801f70e:	e7ed      	b.n	801f6ec <_dtoa_r+0x474>
 801f710:	2202      	movs	r2, #2
 801f712:	e746      	b.n	801f5a2 <_dtoa_r+0x32a>
 801f714:	f8cd 8014 	str.w	r8, [sp, #20]
 801f718:	4654      	mov	r4, sl
 801f71a:	e762      	b.n	801f5e2 <_dtoa_r+0x36a>
 801f71c:	4a59      	ldr	r2, [pc, #356]	@ (801f884 <_dtoa_r+0x60c>)
 801f71e:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 801f722:	ed12 4b02 	vldr	d4, [r2, #-8]
 801f726:	9a08      	ldr	r2, [sp, #32]
 801f728:	ec41 0b17 	vmov	d7, r0, r1
 801f72c:	443c      	add	r4, r7
 801f72e:	b34a      	cbz	r2, 801f784 <_dtoa_r+0x50c>
 801f730:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 801f734:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 801f738:	463e      	mov	r6, r7
 801f73a:	ee83 5b04 	vdiv.f64	d5, d3, d4
 801f73e:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 801f742:	ee35 7b47 	vsub.f64	d7, d5, d7
 801f746:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 801f74a:	ee14 2a90 	vmov	r2, s9
 801f74e:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 801f752:	3230      	adds	r2, #48	@ 0x30
 801f754:	ee36 6b45 	vsub.f64	d6, d6, d5
 801f758:	eeb4 6bc7 	vcmpe.f64	d6, d7
 801f75c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801f760:	f806 2b01 	strb.w	r2, [r6], #1
 801f764:	d438      	bmi.n	801f7d8 <_dtoa_r+0x560>
 801f766:	ee32 5b46 	vsub.f64	d5, d2, d6
 801f76a:	eeb4 5bc7 	vcmpe.f64	d5, d7
 801f76e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801f772:	d46e      	bmi.n	801f852 <_dtoa_r+0x5da>
 801f774:	42a6      	cmp	r6, r4
 801f776:	f43f af5a 	beq.w	801f62e <_dtoa_r+0x3b6>
 801f77a:	ee27 7b03 	vmul.f64	d7, d7, d3
 801f77e:	ee26 6b03 	vmul.f64	d6, d6, d3
 801f782:	e7e0      	b.n	801f746 <_dtoa_r+0x4ce>
 801f784:	4621      	mov	r1, r4
 801f786:	463e      	mov	r6, r7
 801f788:	ee27 7b04 	vmul.f64	d7, d7, d4
 801f78c:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 801f790:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 801f794:	ee14 2a90 	vmov	r2, s9
 801f798:	3230      	adds	r2, #48	@ 0x30
 801f79a:	f806 2b01 	strb.w	r2, [r6], #1
 801f79e:	42a6      	cmp	r6, r4
 801f7a0:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 801f7a4:	ee36 6b45 	vsub.f64	d6, d6, d5
 801f7a8:	d119      	bne.n	801f7de <_dtoa_r+0x566>
 801f7aa:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 801f7ae:	ee37 4b05 	vadd.f64	d4, d7, d5
 801f7b2:	eeb4 6bc4 	vcmpe.f64	d6, d4
 801f7b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801f7ba:	dc4a      	bgt.n	801f852 <_dtoa_r+0x5da>
 801f7bc:	ee35 5b47 	vsub.f64	d5, d5, d7
 801f7c0:	eeb4 6bc5 	vcmpe.f64	d6, d5
 801f7c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801f7c8:	f57f af31 	bpl.w	801f62e <_dtoa_r+0x3b6>
 801f7cc:	460e      	mov	r6, r1
 801f7ce:	3901      	subs	r1, #1
 801f7d0:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 801f7d4:	2b30      	cmp	r3, #48	@ 0x30
 801f7d6:	d0f9      	beq.n	801f7cc <_dtoa_r+0x554>
 801f7d8:	f8dd 8014 	ldr.w	r8, [sp, #20]
 801f7dc:	e027      	b.n	801f82e <_dtoa_r+0x5b6>
 801f7de:	ee26 6b03 	vmul.f64	d6, d6, d3
 801f7e2:	e7d5      	b.n	801f790 <_dtoa_r+0x518>
 801f7e4:	ed9d 7b02 	vldr	d7, [sp, #8]
 801f7e8:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 801f7ec:	463e      	mov	r6, r7
 801f7ee:	ee87 5b06 	vdiv.f64	d5, d7, d6
 801f7f2:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 801f7f6:	ee15 3a10 	vmov	r3, s10
 801f7fa:	3330      	adds	r3, #48	@ 0x30
 801f7fc:	f806 3b01 	strb.w	r3, [r6], #1
 801f800:	1bf3      	subs	r3, r6, r7
 801f802:	459a      	cmp	sl, r3
 801f804:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 801f808:	eea3 7b46 	vfms.f64	d7, d3, d6
 801f80c:	d132      	bne.n	801f874 <_dtoa_r+0x5fc>
 801f80e:	ee37 7b07 	vadd.f64	d7, d7, d7
 801f812:	eeb4 7bc6 	vcmpe.f64	d7, d6
 801f816:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801f81a:	dc18      	bgt.n	801f84e <_dtoa_r+0x5d6>
 801f81c:	eeb4 7b46 	vcmp.f64	d7, d6
 801f820:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801f824:	d103      	bne.n	801f82e <_dtoa_r+0x5b6>
 801f826:	ee15 3a10 	vmov	r3, s10
 801f82a:	07db      	lsls	r3, r3, #31
 801f82c:	d40f      	bmi.n	801f84e <_dtoa_r+0x5d6>
 801f82e:	9901      	ldr	r1, [sp, #4]
 801f830:	4648      	mov	r0, r9
 801f832:	f000 fe55 	bl	80204e0 <_Bfree>
 801f836:	2300      	movs	r3, #0
 801f838:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801f83a:	7033      	strb	r3, [r6, #0]
 801f83c:	f108 0301 	add.w	r3, r8, #1
 801f840:	6013      	str	r3, [r2, #0]
 801f842:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801f844:	2b00      	cmp	r3, #0
 801f846:	f000 824b 	beq.w	801fce0 <_dtoa_r+0xa68>
 801f84a:	601e      	str	r6, [r3, #0]
 801f84c:	e248      	b.n	801fce0 <_dtoa_r+0xa68>
 801f84e:	f8cd 8014 	str.w	r8, [sp, #20]
 801f852:	4633      	mov	r3, r6
 801f854:	461e      	mov	r6, r3
 801f856:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801f85a:	2a39      	cmp	r2, #57	@ 0x39
 801f85c:	d106      	bne.n	801f86c <_dtoa_r+0x5f4>
 801f85e:	429f      	cmp	r7, r3
 801f860:	d1f8      	bne.n	801f854 <_dtoa_r+0x5dc>
 801f862:	9a05      	ldr	r2, [sp, #20]
 801f864:	3201      	adds	r2, #1
 801f866:	9205      	str	r2, [sp, #20]
 801f868:	2230      	movs	r2, #48	@ 0x30
 801f86a:	703a      	strb	r2, [r7, #0]
 801f86c:	781a      	ldrb	r2, [r3, #0]
 801f86e:	3201      	adds	r2, #1
 801f870:	701a      	strb	r2, [r3, #0]
 801f872:	e7b1      	b.n	801f7d8 <_dtoa_r+0x560>
 801f874:	ee27 7b04 	vmul.f64	d7, d7, d4
 801f878:	eeb5 7b40 	vcmp.f64	d7, #0.0
 801f87c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801f880:	d1b5      	bne.n	801f7ee <_dtoa_r+0x576>
 801f882:	e7d4      	b.n	801f82e <_dtoa_r+0x5b6>
 801f884:	08025c10 	.word	0x08025c10
 801f888:	08025be8 	.word	0x08025be8
 801f88c:	9908      	ldr	r1, [sp, #32]
 801f88e:	2900      	cmp	r1, #0
 801f890:	f000 80e9 	beq.w	801fa66 <_dtoa_r+0x7ee>
 801f894:	9907      	ldr	r1, [sp, #28]
 801f896:	2901      	cmp	r1, #1
 801f898:	f300 80cb 	bgt.w	801fa32 <_dtoa_r+0x7ba>
 801f89c:	2d00      	cmp	r5, #0
 801f89e:	f000 80c4 	beq.w	801fa2a <_dtoa_r+0x7b2>
 801f8a2:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 801f8a6:	9e04      	ldr	r6, [sp, #16]
 801f8a8:	461c      	mov	r4, r3
 801f8aa:	9305      	str	r3, [sp, #20]
 801f8ac:	9b04      	ldr	r3, [sp, #16]
 801f8ae:	4413      	add	r3, r2
 801f8b0:	9304      	str	r3, [sp, #16]
 801f8b2:	9b06      	ldr	r3, [sp, #24]
 801f8b4:	2101      	movs	r1, #1
 801f8b6:	4413      	add	r3, r2
 801f8b8:	4648      	mov	r0, r9
 801f8ba:	9306      	str	r3, [sp, #24]
 801f8bc:	f000 ff0e 	bl	80206dc <__i2b>
 801f8c0:	9b05      	ldr	r3, [sp, #20]
 801f8c2:	4605      	mov	r5, r0
 801f8c4:	b166      	cbz	r6, 801f8e0 <_dtoa_r+0x668>
 801f8c6:	9a06      	ldr	r2, [sp, #24]
 801f8c8:	2a00      	cmp	r2, #0
 801f8ca:	dd09      	ble.n	801f8e0 <_dtoa_r+0x668>
 801f8cc:	42b2      	cmp	r2, r6
 801f8ce:	9904      	ldr	r1, [sp, #16]
 801f8d0:	bfa8      	it	ge
 801f8d2:	4632      	movge	r2, r6
 801f8d4:	1a89      	subs	r1, r1, r2
 801f8d6:	9104      	str	r1, [sp, #16]
 801f8d8:	9906      	ldr	r1, [sp, #24]
 801f8da:	1ab6      	subs	r6, r6, r2
 801f8dc:	1a8a      	subs	r2, r1, r2
 801f8de:	9206      	str	r2, [sp, #24]
 801f8e0:	b30b      	cbz	r3, 801f926 <_dtoa_r+0x6ae>
 801f8e2:	9a08      	ldr	r2, [sp, #32]
 801f8e4:	2a00      	cmp	r2, #0
 801f8e6:	f000 80c5 	beq.w	801fa74 <_dtoa_r+0x7fc>
 801f8ea:	2c00      	cmp	r4, #0
 801f8ec:	f000 80bf 	beq.w	801fa6e <_dtoa_r+0x7f6>
 801f8f0:	4629      	mov	r1, r5
 801f8f2:	4622      	mov	r2, r4
 801f8f4:	4648      	mov	r0, r9
 801f8f6:	930b      	str	r3, [sp, #44]	@ 0x2c
 801f8f8:	f000 ffa8 	bl	802084c <__pow5mult>
 801f8fc:	9a01      	ldr	r2, [sp, #4]
 801f8fe:	4601      	mov	r1, r0
 801f900:	4605      	mov	r5, r0
 801f902:	4648      	mov	r0, r9
 801f904:	f000 ff00 	bl	8020708 <__multiply>
 801f908:	9901      	ldr	r1, [sp, #4]
 801f90a:	9005      	str	r0, [sp, #20]
 801f90c:	4648      	mov	r0, r9
 801f90e:	f000 fde7 	bl	80204e0 <_Bfree>
 801f912:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801f914:	1b1b      	subs	r3, r3, r4
 801f916:	f000 80b0 	beq.w	801fa7a <_dtoa_r+0x802>
 801f91a:	9905      	ldr	r1, [sp, #20]
 801f91c:	461a      	mov	r2, r3
 801f91e:	4648      	mov	r0, r9
 801f920:	f000 ff94 	bl	802084c <__pow5mult>
 801f924:	9001      	str	r0, [sp, #4]
 801f926:	2101      	movs	r1, #1
 801f928:	4648      	mov	r0, r9
 801f92a:	f000 fed7 	bl	80206dc <__i2b>
 801f92e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801f930:	4604      	mov	r4, r0
 801f932:	2b00      	cmp	r3, #0
 801f934:	f000 81da 	beq.w	801fcec <_dtoa_r+0xa74>
 801f938:	461a      	mov	r2, r3
 801f93a:	4601      	mov	r1, r0
 801f93c:	4648      	mov	r0, r9
 801f93e:	f000 ff85 	bl	802084c <__pow5mult>
 801f942:	9b07      	ldr	r3, [sp, #28]
 801f944:	2b01      	cmp	r3, #1
 801f946:	4604      	mov	r4, r0
 801f948:	f300 80a0 	bgt.w	801fa8c <_dtoa_r+0x814>
 801f94c:	9b02      	ldr	r3, [sp, #8]
 801f94e:	2b00      	cmp	r3, #0
 801f950:	f040 8096 	bne.w	801fa80 <_dtoa_r+0x808>
 801f954:	9b03      	ldr	r3, [sp, #12]
 801f956:	f3c3 0213 	ubfx	r2, r3, #0, #20
 801f95a:	2a00      	cmp	r2, #0
 801f95c:	f040 8092 	bne.w	801fa84 <_dtoa_r+0x80c>
 801f960:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 801f964:	0d12      	lsrs	r2, r2, #20
 801f966:	0512      	lsls	r2, r2, #20
 801f968:	2a00      	cmp	r2, #0
 801f96a:	f000 808d 	beq.w	801fa88 <_dtoa_r+0x810>
 801f96e:	9b04      	ldr	r3, [sp, #16]
 801f970:	3301      	adds	r3, #1
 801f972:	9304      	str	r3, [sp, #16]
 801f974:	9b06      	ldr	r3, [sp, #24]
 801f976:	3301      	adds	r3, #1
 801f978:	9306      	str	r3, [sp, #24]
 801f97a:	2301      	movs	r3, #1
 801f97c:	930b      	str	r3, [sp, #44]	@ 0x2c
 801f97e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801f980:	2b00      	cmp	r3, #0
 801f982:	f000 81b9 	beq.w	801fcf8 <_dtoa_r+0xa80>
 801f986:	6922      	ldr	r2, [r4, #16]
 801f988:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 801f98c:	6910      	ldr	r0, [r2, #16]
 801f98e:	f000 fe59 	bl	8020644 <__hi0bits>
 801f992:	f1c0 0020 	rsb	r0, r0, #32
 801f996:	9b06      	ldr	r3, [sp, #24]
 801f998:	4418      	add	r0, r3
 801f99a:	f010 001f 	ands.w	r0, r0, #31
 801f99e:	f000 8081 	beq.w	801faa4 <_dtoa_r+0x82c>
 801f9a2:	f1c0 0220 	rsb	r2, r0, #32
 801f9a6:	2a04      	cmp	r2, #4
 801f9a8:	dd73      	ble.n	801fa92 <_dtoa_r+0x81a>
 801f9aa:	9b04      	ldr	r3, [sp, #16]
 801f9ac:	f1c0 001c 	rsb	r0, r0, #28
 801f9b0:	4403      	add	r3, r0
 801f9b2:	9304      	str	r3, [sp, #16]
 801f9b4:	9b06      	ldr	r3, [sp, #24]
 801f9b6:	4406      	add	r6, r0
 801f9b8:	4403      	add	r3, r0
 801f9ba:	9306      	str	r3, [sp, #24]
 801f9bc:	9b04      	ldr	r3, [sp, #16]
 801f9be:	2b00      	cmp	r3, #0
 801f9c0:	dd05      	ble.n	801f9ce <_dtoa_r+0x756>
 801f9c2:	9901      	ldr	r1, [sp, #4]
 801f9c4:	461a      	mov	r2, r3
 801f9c6:	4648      	mov	r0, r9
 801f9c8:	f000 ff9a 	bl	8020900 <__lshift>
 801f9cc:	9001      	str	r0, [sp, #4]
 801f9ce:	9b06      	ldr	r3, [sp, #24]
 801f9d0:	2b00      	cmp	r3, #0
 801f9d2:	dd05      	ble.n	801f9e0 <_dtoa_r+0x768>
 801f9d4:	4621      	mov	r1, r4
 801f9d6:	461a      	mov	r2, r3
 801f9d8:	4648      	mov	r0, r9
 801f9da:	f000 ff91 	bl	8020900 <__lshift>
 801f9de:	4604      	mov	r4, r0
 801f9e0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801f9e2:	2b00      	cmp	r3, #0
 801f9e4:	d060      	beq.n	801faa8 <_dtoa_r+0x830>
 801f9e6:	9801      	ldr	r0, [sp, #4]
 801f9e8:	4621      	mov	r1, r4
 801f9ea:	f000 fff5 	bl	80209d8 <__mcmp>
 801f9ee:	2800      	cmp	r0, #0
 801f9f0:	da5a      	bge.n	801faa8 <_dtoa_r+0x830>
 801f9f2:	f108 33ff 	add.w	r3, r8, #4294967295
 801f9f6:	9305      	str	r3, [sp, #20]
 801f9f8:	9901      	ldr	r1, [sp, #4]
 801f9fa:	2300      	movs	r3, #0
 801f9fc:	220a      	movs	r2, #10
 801f9fe:	4648      	mov	r0, r9
 801fa00:	f000 fd90 	bl	8020524 <__multadd>
 801fa04:	9b08      	ldr	r3, [sp, #32]
 801fa06:	9001      	str	r0, [sp, #4]
 801fa08:	2b00      	cmp	r3, #0
 801fa0a:	f000 8177 	beq.w	801fcfc <_dtoa_r+0xa84>
 801fa0e:	4629      	mov	r1, r5
 801fa10:	2300      	movs	r3, #0
 801fa12:	220a      	movs	r2, #10
 801fa14:	4648      	mov	r0, r9
 801fa16:	f000 fd85 	bl	8020524 <__multadd>
 801fa1a:	f1bb 0f00 	cmp.w	fp, #0
 801fa1e:	4605      	mov	r5, r0
 801fa20:	dc6e      	bgt.n	801fb00 <_dtoa_r+0x888>
 801fa22:	9b07      	ldr	r3, [sp, #28]
 801fa24:	2b02      	cmp	r3, #2
 801fa26:	dc48      	bgt.n	801faba <_dtoa_r+0x842>
 801fa28:	e06a      	b.n	801fb00 <_dtoa_r+0x888>
 801fa2a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801fa2c:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 801fa30:	e739      	b.n	801f8a6 <_dtoa_r+0x62e>
 801fa32:	f10a 34ff 	add.w	r4, sl, #4294967295
 801fa36:	42a3      	cmp	r3, r4
 801fa38:	db07      	blt.n	801fa4a <_dtoa_r+0x7d2>
 801fa3a:	f1ba 0f00 	cmp.w	sl, #0
 801fa3e:	eba3 0404 	sub.w	r4, r3, r4
 801fa42:	db0b      	blt.n	801fa5c <_dtoa_r+0x7e4>
 801fa44:	9e04      	ldr	r6, [sp, #16]
 801fa46:	4652      	mov	r2, sl
 801fa48:	e72f      	b.n	801f8aa <_dtoa_r+0x632>
 801fa4a:	1ae2      	subs	r2, r4, r3
 801fa4c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801fa4e:	9e04      	ldr	r6, [sp, #16]
 801fa50:	4413      	add	r3, r2
 801fa52:	930a      	str	r3, [sp, #40]	@ 0x28
 801fa54:	4652      	mov	r2, sl
 801fa56:	4623      	mov	r3, r4
 801fa58:	2400      	movs	r4, #0
 801fa5a:	e726      	b.n	801f8aa <_dtoa_r+0x632>
 801fa5c:	9a04      	ldr	r2, [sp, #16]
 801fa5e:	eba2 060a 	sub.w	r6, r2, sl
 801fa62:	2200      	movs	r2, #0
 801fa64:	e721      	b.n	801f8aa <_dtoa_r+0x632>
 801fa66:	9e04      	ldr	r6, [sp, #16]
 801fa68:	9d08      	ldr	r5, [sp, #32]
 801fa6a:	461c      	mov	r4, r3
 801fa6c:	e72a      	b.n	801f8c4 <_dtoa_r+0x64c>
 801fa6e:	9a01      	ldr	r2, [sp, #4]
 801fa70:	9205      	str	r2, [sp, #20]
 801fa72:	e752      	b.n	801f91a <_dtoa_r+0x6a2>
 801fa74:	9901      	ldr	r1, [sp, #4]
 801fa76:	461a      	mov	r2, r3
 801fa78:	e751      	b.n	801f91e <_dtoa_r+0x6a6>
 801fa7a:	9b05      	ldr	r3, [sp, #20]
 801fa7c:	9301      	str	r3, [sp, #4]
 801fa7e:	e752      	b.n	801f926 <_dtoa_r+0x6ae>
 801fa80:	2300      	movs	r3, #0
 801fa82:	e77b      	b.n	801f97c <_dtoa_r+0x704>
 801fa84:	9b02      	ldr	r3, [sp, #8]
 801fa86:	e779      	b.n	801f97c <_dtoa_r+0x704>
 801fa88:	920b      	str	r2, [sp, #44]	@ 0x2c
 801fa8a:	e778      	b.n	801f97e <_dtoa_r+0x706>
 801fa8c:	2300      	movs	r3, #0
 801fa8e:	930b      	str	r3, [sp, #44]	@ 0x2c
 801fa90:	e779      	b.n	801f986 <_dtoa_r+0x70e>
 801fa92:	d093      	beq.n	801f9bc <_dtoa_r+0x744>
 801fa94:	9b04      	ldr	r3, [sp, #16]
 801fa96:	321c      	adds	r2, #28
 801fa98:	4413      	add	r3, r2
 801fa9a:	9304      	str	r3, [sp, #16]
 801fa9c:	9b06      	ldr	r3, [sp, #24]
 801fa9e:	4416      	add	r6, r2
 801faa0:	4413      	add	r3, r2
 801faa2:	e78a      	b.n	801f9ba <_dtoa_r+0x742>
 801faa4:	4602      	mov	r2, r0
 801faa6:	e7f5      	b.n	801fa94 <_dtoa_r+0x81c>
 801faa8:	f1ba 0f00 	cmp.w	sl, #0
 801faac:	f8cd 8014 	str.w	r8, [sp, #20]
 801fab0:	46d3      	mov	fp, sl
 801fab2:	dc21      	bgt.n	801faf8 <_dtoa_r+0x880>
 801fab4:	9b07      	ldr	r3, [sp, #28]
 801fab6:	2b02      	cmp	r3, #2
 801fab8:	dd1e      	ble.n	801faf8 <_dtoa_r+0x880>
 801faba:	f1bb 0f00 	cmp.w	fp, #0
 801fabe:	f47f addc 	bne.w	801f67a <_dtoa_r+0x402>
 801fac2:	4621      	mov	r1, r4
 801fac4:	465b      	mov	r3, fp
 801fac6:	2205      	movs	r2, #5
 801fac8:	4648      	mov	r0, r9
 801faca:	f000 fd2b 	bl	8020524 <__multadd>
 801face:	4601      	mov	r1, r0
 801fad0:	4604      	mov	r4, r0
 801fad2:	9801      	ldr	r0, [sp, #4]
 801fad4:	f000 ff80 	bl	80209d8 <__mcmp>
 801fad8:	2800      	cmp	r0, #0
 801fada:	f77f adce 	ble.w	801f67a <_dtoa_r+0x402>
 801fade:	463e      	mov	r6, r7
 801fae0:	2331      	movs	r3, #49	@ 0x31
 801fae2:	f806 3b01 	strb.w	r3, [r6], #1
 801fae6:	9b05      	ldr	r3, [sp, #20]
 801fae8:	3301      	adds	r3, #1
 801faea:	9305      	str	r3, [sp, #20]
 801faec:	e5c9      	b.n	801f682 <_dtoa_r+0x40a>
 801faee:	f8cd 8014 	str.w	r8, [sp, #20]
 801faf2:	4654      	mov	r4, sl
 801faf4:	4625      	mov	r5, r4
 801faf6:	e7f2      	b.n	801fade <_dtoa_r+0x866>
 801faf8:	9b08      	ldr	r3, [sp, #32]
 801fafa:	2b00      	cmp	r3, #0
 801fafc:	f000 8102 	beq.w	801fd04 <_dtoa_r+0xa8c>
 801fb00:	2e00      	cmp	r6, #0
 801fb02:	dd05      	ble.n	801fb10 <_dtoa_r+0x898>
 801fb04:	4629      	mov	r1, r5
 801fb06:	4632      	mov	r2, r6
 801fb08:	4648      	mov	r0, r9
 801fb0a:	f000 fef9 	bl	8020900 <__lshift>
 801fb0e:	4605      	mov	r5, r0
 801fb10:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801fb12:	2b00      	cmp	r3, #0
 801fb14:	d058      	beq.n	801fbc8 <_dtoa_r+0x950>
 801fb16:	6869      	ldr	r1, [r5, #4]
 801fb18:	4648      	mov	r0, r9
 801fb1a:	f000 fca1 	bl	8020460 <_Balloc>
 801fb1e:	4606      	mov	r6, r0
 801fb20:	b928      	cbnz	r0, 801fb2e <_dtoa_r+0x8b6>
 801fb22:	4b82      	ldr	r3, [pc, #520]	@ (801fd2c <_dtoa_r+0xab4>)
 801fb24:	4602      	mov	r2, r0
 801fb26:	f240 21ef 	movw	r1, #751	@ 0x2ef
 801fb2a:	f7ff bbbe 	b.w	801f2aa <_dtoa_r+0x32>
 801fb2e:	692a      	ldr	r2, [r5, #16]
 801fb30:	3202      	adds	r2, #2
 801fb32:	0092      	lsls	r2, r2, #2
 801fb34:	f105 010c 	add.w	r1, r5, #12
 801fb38:	300c      	adds	r0, #12
 801fb3a:	f7ff facb 	bl	801f0d4 <memcpy>
 801fb3e:	2201      	movs	r2, #1
 801fb40:	4631      	mov	r1, r6
 801fb42:	4648      	mov	r0, r9
 801fb44:	f000 fedc 	bl	8020900 <__lshift>
 801fb48:	1c7b      	adds	r3, r7, #1
 801fb4a:	9304      	str	r3, [sp, #16]
 801fb4c:	eb07 030b 	add.w	r3, r7, fp
 801fb50:	9309      	str	r3, [sp, #36]	@ 0x24
 801fb52:	9b02      	ldr	r3, [sp, #8]
 801fb54:	f003 0301 	and.w	r3, r3, #1
 801fb58:	46a8      	mov	r8, r5
 801fb5a:	9308      	str	r3, [sp, #32]
 801fb5c:	4605      	mov	r5, r0
 801fb5e:	9b04      	ldr	r3, [sp, #16]
 801fb60:	9801      	ldr	r0, [sp, #4]
 801fb62:	4621      	mov	r1, r4
 801fb64:	f103 3bff 	add.w	fp, r3, #4294967295
 801fb68:	f7ff fafc 	bl	801f164 <quorem>
 801fb6c:	4641      	mov	r1, r8
 801fb6e:	9002      	str	r0, [sp, #8]
 801fb70:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 801fb74:	9801      	ldr	r0, [sp, #4]
 801fb76:	f000 ff2f 	bl	80209d8 <__mcmp>
 801fb7a:	462a      	mov	r2, r5
 801fb7c:	9006      	str	r0, [sp, #24]
 801fb7e:	4621      	mov	r1, r4
 801fb80:	4648      	mov	r0, r9
 801fb82:	f000 ff45 	bl	8020a10 <__mdiff>
 801fb86:	68c2      	ldr	r2, [r0, #12]
 801fb88:	4606      	mov	r6, r0
 801fb8a:	b9fa      	cbnz	r2, 801fbcc <_dtoa_r+0x954>
 801fb8c:	4601      	mov	r1, r0
 801fb8e:	9801      	ldr	r0, [sp, #4]
 801fb90:	f000 ff22 	bl	80209d8 <__mcmp>
 801fb94:	4602      	mov	r2, r0
 801fb96:	4631      	mov	r1, r6
 801fb98:	4648      	mov	r0, r9
 801fb9a:	920a      	str	r2, [sp, #40]	@ 0x28
 801fb9c:	f000 fca0 	bl	80204e0 <_Bfree>
 801fba0:	9b07      	ldr	r3, [sp, #28]
 801fba2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801fba4:	9e04      	ldr	r6, [sp, #16]
 801fba6:	ea42 0103 	orr.w	r1, r2, r3
 801fbaa:	9b08      	ldr	r3, [sp, #32]
 801fbac:	4319      	orrs	r1, r3
 801fbae:	d10f      	bne.n	801fbd0 <_dtoa_r+0x958>
 801fbb0:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 801fbb4:	d028      	beq.n	801fc08 <_dtoa_r+0x990>
 801fbb6:	9b06      	ldr	r3, [sp, #24]
 801fbb8:	2b00      	cmp	r3, #0
 801fbba:	dd02      	ble.n	801fbc2 <_dtoa_r+0x94a>
 801fbbc:	9b02      	ldr	r3, [sp, #8]
 801fbbe:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 801fbc2:	f88b a000 	strb.w	sl, [fp]
 801fbc6:	e55e      	b.n	801f686 <_dtoa_r+0x40e>
 801fbc8:	4628      	mov	r0, r5
 801fbca:	e7bd      	b.n	801fb48 <_dtoa_r+0x8d0>
 801fbcc:	2201      	movs	r2, #1
 801fbce:	e7e2      	b.n	801fb96 <_dtoa_r+0x91e>
 801fbd0:	9b06      	ldr	r3, [sp, #24]
 801fbd2:	2b00      	cmp	r3, #0
 801fbd4:	db04      	blt.n	801fbe0 <_dtoa_r+0x968>
 801fbd6:	9907      	ldr	r1, [sp, #28]
 801fbd8:	430b      	orrs	r3, r1
 801fbda:	9908      	ldr	r1, [sp, #32]
 801fbdc:	430b      	orrs	r3, r1
 801fbde:	d120      	bne.n	801fc22 <_dtoa_r+0x9aa>
 801fbe0:	2a00      	cmp	r2, #0
 801fbe2:	ddee      	ble.n	801fbc2 <_dtoa_r+0x94a>
 801fbe4:	9901      	ldr	r1, [sp, #4]
 801fbe6:	2201      	movs	r2, #1
 801fbe8:	4648      	mov	r0, r9
 801fbea:	f000 fe89 	bl	8020900 <__lshift>
 801fbee:	4621      	mov	r1, r4
 801fbf0:	9001      	str	r0, [sp, #4]
 801fbf2:	f000 fef1 	bl	80209d8 <__mcmp>
 801fbf6:	2800      	cmp	r0, #0
 801fbf8:	dc03      	bgt.n	801fc02 <_dtoa_r+0x98a>
 801fbfa:	d1e2      	bne.n	801fbc2 <_dtoa_r+0x94a>
 801fbfc:	f01a 0f01 	tst.w	sl, #1
 801fc00:	d0df      	beq.n	801fbc2 <_dtoa_r+0x94a>
 801fc02:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 801fc06:	d1d9      	bne.n	801fbbc <_dtoa_r+0x944>
 801fc08:	2339      	movs	r3, #57	@ 0x39
 801fc0a:	f88b 3000 	strb.w	r3, [fp]
 801fc0e:	4633      	mov	r3, r6
 801fc10:	461e      	mov	r6, r3
 801fc12:	3b01      	subs	r3, #1
 801fc14:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 801fc18:	2a39      	cmp	r2, #57	@ 0x39
 801fc1a:	d052      	beq.n	801fcc2 <_dtoa_r+0xa4a>
 801fc1c:	3201      	adds	r2, #1
 801fc1e:	701a      	strb	r2, [r3, #0]
 801fc20:	e531      	b.n	801f686 <_dtoa_r+0x40e>
 801fc22:	2a00      	cmp	r2, #0
 801fc24:	dd07      	ble.n	801fc36 <_dtoa_r+0x9be>
 801fc26:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 801fc2a:	d0ed      	beq.n	801fc08 <_dtoa_r+0x990>
 801fc2c:	f10a 0301 	add.w	r3, sl, #1
 801fc30:	f88b 3000 	strb.w	r3, [fp]
 801fc34:	e527      	b.n	801f686 <_dtoa_r+0x40e>
 801fc36:	9b04      	ldr	r3, [sp, #16]
 801fc38:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801fc3a:	f803 ac01 	strb.w	sl, [r3, #-1]
 801fc3e:	4293      	cmp	r3, r2
 801fc40:	d029      	beq.n	801fc96 <_dtoa_r+0xa1e>
 801fc42:	9901      	ldr	r1, [sp, #4]
 801fc44:	2300      	movs	r3, #0
 801fc46:	220a      	movs	r2, #10
 801fc48:	4648      	mov	r0, r9
 801fc4a:	f000 fc6b 	bl	8020524 <__multadd>
 801fc4e:	45a8      	cmp	r8, r5
 801fc50:	9001      	str	r0, [sp, #4]
 801fc52:	f04f 0300 	mov.w	r3, #0
 801fc56:	f04f 020a 	mov.w	r2, #10
 801fc5a:	4641      	mov	r1, r8
 801fc5c:	4648      	mov	r0, r9
 801fc5e:	d107      	bne.n	801fc70 <_dtoa_r+0x9f8>
 801fc60:	f000 fc60 	bl	8020524 <__multadd>
 801fc64:	4680      	mov	r8, r0
 801fc66:	4605      	mov	r5, r0
 801fc68:	9b04      	ldr	r3, [sp, #16]
 801fc6a:	3301      	adds	r3, #1
 801fc6c:	9304      	str	r3, [sp, #16]
 801fc6e:	e776      	b.n	801fb5e <_dtoa_r+0x8e6>
 801fc70:	f000 fc58 	bl	8020524 <__multadd>
 801fc74:	4629      	mov	r1, r5
 801fc76:	4680      	mov	r8, r0
 801fc78:	2300      	movs	r3, #0
 801fc7a:	220a      	movs	r2, #10
 801fc7c:	4648      	mov	r0, r9
 801fc7e:	f000 fc51 	bl	8020524 <__multadd>
 801fc82:	4605      	mov	r5, r0
 801fc84:	e7f0      	b.n	801fc68 <_dtoa_r+0x9f0>
 801fc86:	f1bb 0f00 	cmp.w	fp, #0
 801fc8a:	bfcc      	ite	gt
 801fc8c:	465e      	movgt	r6, fp
 801fc8e:	2601      	movle	r6, #1
 801fc90:	443e      	add	r6, r7
 801fc92:	f04f 0800 	mov.w	r8, #0
 801fc96:	9901      	ldr	r1, [sp, #4]
 801fc98:	2201      	movs	r2, #1
 801fc9a:	4648      	mov	r0, r9
 801fc9c:	f000 fe30 	bl	8020900 <__lshift>
 801fca0:	4621      	mov	r1, r4
 801fca2:	9001      	str	r0, [sp, #4]
 801fca4:	f000 fe98 	bl	80209d8 <__mcmp>
 801fca8:	2800      	cmp	r0, #0
 801fcaa:	dcb0      	bgt.n	801fc0e <_dtoa_r+0x996>
 801fcac:	d102      	bne.n	801fcb4 <_dtoa_r+0xa3c>
 801fcae:	f01a 0f01 	tst.w	sl, #1
 801fcb2:	d1ac      	bne.n	801fc0e <_dtoa_r+0x996>
 801fcb4:	4633      	mov	r3, r6
 801fcb6:	461e      	mov	r6, r3
 801fcb8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801fcbc:	2a30      	cmp	r2, #48	@ 0x30
 801fcbe:	d0fa      	beq.n	801fcb6 <_dtoa_r+0xa3e>
 801fcc0:	e4e1      	b.n	801f686 <_dtoa_r+0x40e>
 801fcc2:	429f      	cmp	r7, r3
 801fcc4:	d1a4      	bne.n	801fc10 <_dtoa_r+0x998>
 801fcc6:	9b05      	ldr	r3, [sp, #20]
 801fcc8:	3301      	adds	r3, #1
 801fcca:	9305      	str	r3, [sp, #20]
 801fccc:	2331      	movs	r3, #49	@ 0x31
 801fcce:	703b      	strb	r3, [r7, #0]
 801fcd0:	e4d9      	b.n	801f686 <_dtoa_r+0x40e>
 801fcd2:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801fcd4:	4f16      	ldr	r7, [pc, #88]	@ (801fd30 <_dtoa_r+0xab8>)
 801fcd6:	b11b      	cbz	r3, 801fce0 <_dtoa_r+0xa68>
 801fcd8:	f107 0308 	add.w	r3, r7, #8
 801fcdc:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 801fcde:	6013      	str	r3, [r2, #0]
 801fce0:	4638      	mov	r0, r7
 801fce2:	b011      	add	sp, #68	@ 0x44
 801fce4:	ecbd 8b02 	vpop	{d8}
 801fce8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801fcec:	9b07      	ldr	r3, [sp, #28]
 801fcee:	2b01      	cmp	r3, #1
 801fcf0:	f77f ae2c 	ble.w	801f94c <_dtoa_r+0x6d4>
 801fcf4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801fcf6:	930b      	str	r3, [sp, #44]	@ 0x2c
 801fcf8:	2001      	movs	r0, #1
 801fcfa:	e64c      	b.n	801f996 <_dtoa_r+0x71e>
 801fcfc:	f1bb 0f00 	cmp.w	fp, #0
 801fd00:	f77f aed8 	ble.w	801fab4 <_dtoa_r+0x83c>
 801fd04:	463e      	mov	r6, r7
 801fd06:	9801      	ldr	r0, [sp, #4]
 801fd08:	4621      	mov	r1, r4
 801fd0a:	f7ff fa2b 	bl	801f164 <quorem>
 801fd0e:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 801fd12:	f806 ab01 	strb.w	sl, [r6], #1
 801fd16:	1bf2      	subs	r2, r6, r7
 801fd18:	4593      	cmp	fp, r2
 801fd1a:	ddb4      	ble.n	801fc86 <_dtoa_r+0xa0e>
 801fd1c:	9901      	ldr	r1, [sp, #4]
 801fd1e:	2300      	movs	r3, #0
 801fd20:	220a      	movs	r2, #10
 801fd22:	4648      	mov	r0, r9
 801fd24:	f000 fbfe 	bl	8020524 <__multadd>
 801fd28:	9001      	str	r0, [sp, #4]
 801fd2a:	e7ec      	b.n	801fd06 <_dtoa_r+0xa8e>
 801fd2c:	080259a7 	.word	0x080259a7
 801fd30:	08025942 	.word	0x08025942

0801fd34 <_free_r>:
 801fd34:	b538      	push	{r3, r4, r5, lr}
 801fd36:	4605      	mov	r5, r0
 801fd38:	2900      	cmp	r1, #0
 801fd3a:	d041      	beq.n	801fdc0 <_free_r+0x8c>
 801fd3c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801fd40:	1f0c      	subs	r4, r1, #4
 801fd42:	2b00      	cmp	r3, #0
 801fd44:	bfb8      	it	lt
 801fd46:	18e4      	addlt	r4, r4, r3
 801fd48:	f7fd f8aa 	bl	801cea0 <__malloc_lock>
 801fd4c:	4a1d      	ldr	r2, [pc, #116]	@ (801fdc4 <_free_r+0x90>)
 801fd4e:	6813      	ldr	r3, [r2, #0]
 801fd50:	b933      	cbnz	r3, 801fd60 <_free_r+0x2c>
 801fd52:	6063      	str	r3, [r4, #4]
 801fd54:	6014      	str	r4, [r2, #0]
 801fd56:	4628      	mov	r0, r5
 801fd58:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801fd5c:	f7fd b8a6 	b.w	801ceac <__malloc_unlock>
 801fd60:	42a3      	cmp	r3, r4
 801fd62:	d908      	bls.n	801fd76 <_free_r+0x42>
 801fd64:	6820      	ldr	r0, [r4, #0]
 801fd66:	1821      	adds	r1, r4, r0
 801fd68:	428b      	cmp	r3, r1
 801fd6a:	bf01      	itttt	eq
 801fd6c:	6819      	ldreq	r1, [r3, #0]
 801fd6e:	685b      	ldreq	r3, [r3, #4]
 801fd70:	1809      	addeq	r1, r1, r0
 801fd72:	6021      	streq	r1, [r4, #0]
 801fd74:	e7ed      	b.n	801fd52 <_free_r+0x1e>
 801fd76:	461a      	mov	r2, r3
 801fd78:	685b      	ldr	r3, [r3, #4]
 801fd7a:	b10b      	cbz	r3, 801fd80 <_free_r+0x4c>
 801fd7c:	42a3      	cmp	r3, r4
 801fd7e:	d9fa      	bls.n	801fd76 <_free_r+0x42>
 801fd80:	6811      	ldr	r1, [r2, #0]
 801fd82:	1850      	adds	r0, r2, r1
 801fd84:	42a0      	cmp	r0, r4
 801fd86:	d10b      	bne.n	801fda0 <_free_r+0x6c>
 801fd88:	6820      	ldr	r0, [r4, #0]
 801fd8a:	4401      	add	r1, r0
 801fd8c:	1850      	adds	r0, r2, r1
 801fd8e:	4283      	cmp	r3, r0
 801fd90:	6011      	str	r1, [r2, #0]
 801fd92:	d1e0      	bne.n	801fd56 <_free_r+0x22>
 801fd94:	6818      	ldr	r0, [r3, #0]
 801fd96:	685b      	ldr	r3, [r3, #4]
 801fd98:	6053      	str	r3, [r2, #4]
 801fd9a:	4408      	add	r0, r1
 801fd9c:	6010      	str	r0, [r2, #0]
 801fd9e:	e7da      	b.n	801fd56 <_free_r+0x22>
 801fda0:	d902      	bls.n	801fda8 <_free_r+0x74>
 801fda2:	230c      	movs	r3, #12
 801fda4:	602b      	str	r3, [r5, #0]
 801fda6:	e7d6      	b.n	801fd56 <_free_r+0x22>
 801fda8:	6820      	ldr	r0, [r4, #0]
 801fdaa:	1821      	adds	r1, r4, r0
 801fdac:	428b      	cmp	r3, r1
 801fdae:	bf04      	itt	eq
 801fdb0:	6819      	ldreq	r1, [r3, #0]
 801fdb2:	685b      	ldreq	r3, [r3, #4]
 801fdb4:	6063      	str	r3, [r4, #4]
 801fdb6:	bf04      	itt	eq
 801fdb8:	1809      	addeq	r1, r1, r0
 801fdba:	6021      	streq	r1, [r4, #0]
 801fdbc:	6054      	str	r4, [r2, #4]
 801fdbe:	e7ca      	b.n	801fd56 <_free_r+0x22>
 801fdc0:	bd38      	pop	{r3, r4, r5, pc}
 801fdc2:	bf00      	nop
 801fdc4:	2401caa8 	.word	0x2401caa8

0801fdc8 <rshift>:
 801fdc8:	6903      	ldr	r3, [r0, #16]
 801fdca:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 801fdce:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801fdd2:	ea4f 1261 	mov.w	r2, r1, asr #5
 801fdd6:	f100 0414 	add.w	r4, r0, #20
 801fdda:	dd45      	ble.n	801fe68 <rshift+0xa0>
 801fddc:	f011 011f 	ands.w	r1, r1, #31
 801fde0:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 801fde4:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 801fde8:	d10c      	bne.n	801fe04 <rshift+0x3c>
 801fdea:	f100 0710 	add.w	r7, r0, #16
 801fdee:	4629      	mov	r1, r5
 801fdf0:	42b1      	cmp	r1, r6
 801fdf2:	d334      	bcc.n	801fe5e <rshift+0x96>
 801fdf4:	1a9b      	subs	r3, r3, r2
 801fdf6:	009b      	lsls	r3, r3, #2
 801fdf8:	1eea      	subs	r2, r5, #3
 801fdfa:	4296      	cmp	r6, r2
 801fdfc:	bf38      	it	cc
 801fdfe:	2300      	movcc	r3, #0
 801fe00:	4423      	add	r3, r4
 801fe02:	e015      	b.n	801fe30 <rshift+0x68>
 801fe04:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 801fe08:	f1c1 0820 	rsb	r8, r1, #32
 801fe0c:	40cf      	lsrs	r7, r1
 801fe0e:	f105 0e04 	add.w	lr, r5, #4
 801fe12:	46a1      	mov	r9, r4
 801fe14:	4576      	cmp	r6, lr
 801fe16:	46f4      	mov	ip, lr
 801fe18:	d815      	bhi.n	801fe46 <rshift+0x7e>
 801fe1a:	1a9a      	subs	r2, r3, r2
 801fe1c:	0092      	lsls	r2, r2, #2
 801fe1e:	3a04      	subs	r2, #4
 801fe20:	3501      	adds	r5, #1
 801fe22:	42ae      	cmp	r6, r5
 801fe24:	bf38      	it	cc
 801fe26:	2200      	movcc	r2, #0
 801fe28:	18a3      	adds	r3, r4, r2
 801fe2a:	50a7      	str	r7, [r4, r2]
 801fe2c:	b107      	cbz	r7, 801fe30 <rshift+0x68>
 801fe2e:	3304      	adds	r3, #4
 801fe30:	1b1a      	subs	r2, r3, r4
 801fe32:	42a3      	cmp	r3, r4
 801fe34:	ea4f 02a2 	mov.w	r2, r2, asr #2
 801fe38:	bf08      	it	eq
 801fe3a:	2300      	moveq	r3, #0
 801fe3c:	6102      	str	r2, [r0, #16]
 801fe3e:	bf08      	it	eq
 801fe40:	6143      	streq	r3, [r0, #20]
 801fe42:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801fe46:	f8dc c000 	ldr.w	ip, [ip]
 801fe4a:	fa0c fc08 	lsl.w	ip, ip, r8
 801fe4e:	ea4c 0707 	orr.w	r7, ip, r7
 801fe52:	f849 7b04 	str.w	r7, [r9], #4
 801fe56:	f85e 7b04 	ldr.w	r7, [lr], #4
 801fe5a:	40cf      	lsrs	r7, r1
 801fe5c:	e7da      	b.n	801fe14 <rshift+0x4c>
 801fe5e:	f851 cb04 	ldr.w	ip, [r1], #4
 801fe62:	f847 cf04 	str.w	ip, [r7, #4]!
 801fe66:	e7c3      	b.n	801fdf0 <rshift+0x28>
 801fe68:	4623      	mov	r3, r4
 801fe6a:	e7e1      	b.n	801fe30 <rshift+0x68>

0801fe6c <__hexdig_fun>:
 801fe6c:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 801fe70:	2b09      	cmp	r3, #9
 801fe72:	d802      	bhi.n	801fe7a <__hexdig_fun+0xe>
 801fe74:	3820      	subs	r0, #32
 801fe76:	b2c0      	uxtb	r0, r0
 801fe78:	4770      	bx	lr
 801fe7a:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 801fe7e:	2b05      	cmp	r3, #5
 801fe80:	d801      	bhi.n	801fe86 <__hexdig_fun+0x1a>
 801fe82:	3847      	subs	r0, #71	@ 0x47
 801fe84:	e7f7      	b.n	801fe76 <__hexdig_fun+0xa>
 801fe86:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 801fe8a:	2b05      	cmp	r3, #5
 801fe8c:	d801      	bhi.n	801fe92 <__hexdig_fun+0x26>
 801fe8e:	3827      	subs	r0, #39	@ 0x27
 801fe90:	e7f1      	b.n	801fe76 <__hexdig_fun+0xa>
 801fe92:	2000      	movs	r0, #0
 801fe94:	4770      	bx	lr
	...

0801fe98 <__gethex>:
 801fe98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801fe9c:	b085      	sub	sp, #20
 801fe9e:	468a      	mov	sl, r1
 801fea0:	9302      	str	r3, [sp, #8]
 801fea2:	680b      	ldr	r3, [r1, #0]
 801fea4:	9001      	str	r0, [sp, #4]
 801fea6:	4690      	mov	r8, r2
 801fea8:	1c9c      	adds	r4, r3, #2
 801feaa:	46a1      	mov	r9, r4
 801feac:	f814 0b01 	ldrb.w	r0, [r4], #1
 801feb0:	2830      	cmp	r0, #48	@ 0x30
 801feb2:	d0fa      	beq.n	801feaa <__gethex+0x12>
 801feb4:	eba9 0303 	sub.w	r3, r9, r3
 801feb8:	f1a3 0b02 	sub.w	fp, r3, #2
 801febc:	f7ff ffd6 	bl	801fe6c <__hexdig_fun>
 801fec0:	4605      	mov	r5, r0
 801fec2:	2800      	cmp	r0, #0
 801fec4:	d168      	bne.n	801ff98 <__gethex+0x100>
 801fec6:	49a0      	ldr	r1, [pc, #640]	@ (8020148 <__gethex+0x2b0>)
 801fec8:	2201      	movs	r2, #1
 801feca:	4648      	mov	r0, r9
 801fecc:	f7ff f80e 	bl	801eeec <strncmp>
 801fed0:	4607      	mov	r7, r0
 801fed2:	2800      	cmp	r0, #0
 801fed4:	d167      	bne.n	801ffa6 <__gethex+0x10e>
 801fed6:	f899 0001 	ldrb.w	r0, [r9, #1]
 801feda:	4626      	mov	r6, r4
 801fedc:	f7ff ffc6 	bl	801fe6c <__hexdig_fun>
 801fee0:	2800      	cmp	r0, #0
 801fee2:	d062      	beq.n	801ffaa <__gethex+0x112>
 801fee4:	4623      	mov	r3, r4
 801fee6:	7818      	ldrb	r0, [r3, #0]
 801fee8:	2830      	cmp	r0, #48	@ 0x30
 801feea:	4699      	mov	r9, r3
 801feec:	f103 0301 	add.w	r3, r3, #1
 801fef0:	d0f9      	beq.n	801fee6 <__gethex+0x4e>
 801fef2:	f7ff ffbb 	bl	801fe6c <__hexdig_fun>
 801fef6:	fab0 f580 	clz	r5, r0
 801fefa:	096d      	lsrs	r5, r5, #5
 801fefc:	f04f 0b01 	mov.w	fp, #1
 801ff00:	464a      	mov	r2, r9
 801ff02:	4616      	mov	r6, r2
 801ff04:	3201      	adds	r2, #1
 801ff06:	7830      	ldrb	r0, [r6, #0]
 801ff08:	f7ff ffb0 	bl	801fe6c <__hexdig_fun>
 801ff0c:	2800      	cmp	r0, #0
 801ff0e:	d1f8      	bne.n	801ff02 <__gethex+0x6a>
 801ff10:	498d      	ldr	r1, [pc, #564]	@ (8020148 <__gethex+0x2b0>)
 801ff12:	2201      	movs	r2, #1
 801ff14:	4630      	mov	r0, r6
 801ff16:	f7fe ffe9 	bl	801eeec <strncmp>
 801ff1a:	2800      	cmp	r0, #0
 801ff1c:	d13f      	bne.n	801ff9e <__gethex+0x106>
 801ff1e:	b944      	cbnz	r4, 801ff32 <__gethex+0x9a>
 801ff20:	1c74      	adds	r4, r6, #1
 801ff22:	4622      	mov	r2, r4
 801ff24:	4616      	mov	r6, r2
 801ff26:	3201      	adds	r2, #1
 801ff28:	7830      	ldrb	r0, [r6, #0]
 801ff2a:	f7ff ff9f 	bl	801fe6c <__hexdig_fun>
 801ff2e:	2800      	cmp	r0, #0
 801ff30:	d1f8      	bne.n	801ff24 <__gethex+0x8c>
 801ff32:	1ba4      	subs	r4, r4, r6
 801ff34:	00a7      	lsls	r7, r4, #2
 801ff36:	7833      	ldrb	r3, [r6, #0]
 801ff38:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 801ff3c:	2b50      	cmp	r3, #80	@ 0x50
 801ff3e:	d13e      	bne.n	801ffbe <__gethex+0x126>
 801ff40:	7873      	ldrb	r3, [r6, #1]
 801ff42:	2b2b      	cmp	r3, #43	@ 0x2b
 801ff44:	d033      	beq.n	801ffae <__gethex+0x116>
 801ff46:	2b2d      	cmp	r3, #45	@ 0x2d
 801ff48:	d034      	beq.n	801ffb4 <__gethex+0x11c>
 801ff4a:	1c71      	adds	r1, r6, #1
 801ff4c:	2400      	movs	r4, #0
 801ff4e:	7808      	ldrb	r0, [r1, #0]
 801ff50:	f7ff ff8c 	bl	801fe6c <__hexdig_fun>
 801ff54:	1e43      	subs	r3, r0, #1
 801ff56:	b2db      	uxtb	r3, r3
 801ff58:	2b18      	cmp	r3, #24
 801ff5a:	d830      	bhi.n	801ffbe <__gethex+0x126>
 801ff5c:	f1a0 0210 	sub.w	r2, r0, #16
 801ff60:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 801ff64:	f7ff ff82 	bl	801fe6c <__hexdig_fun>
 801ff68:	f100 3cff 	add.w	ip, r0, #4294967295
 801ff6c:	fa5f fc8c 	uxtb.w	ip, ip
 801ff70:	f1bc 0f18 	cmp.w	ip, #24
 801ff74:	f04f 030a 	mov.w	r3, #10
 801ff78:	d91e      	bls.n	801ffb8 <__gethex+0x120>
 801ff7a:	b104      	cbz	r4, 801ff7e <__gethex+0xe6>
 801ff7c:	4252      	negs	r2, r2
 801ff7e:	4417      	add	r7, r2
 801ff80:	f8ca 1000 	str.w	r1, [sl]
 801ff84:	b1ed      	cbz	r5, 801ffc2 <__gethex+0x12a>
 801ff86:	f1bb 0f00 	cmp.w	fp, #0
 801ff8a:	bf0c      	ite	eq
 801ff8c:	2506      	moveq	r5, #6
 801ff8e:	2500      	movne	r5, #0
 801ff90:	4628      	mov	r0, r5
 801ff92:	b005      	add	sp, #20
 801ff94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801ff98:	2500      	movs	r5, #0
 801ff9a:	462c      	mov	r4, r5
 801ff9c:	e7b0      	b.n	801ff00 <__gethex+0x68>
 801ff9e:	2c00      	cmp	r4, #0
 801ffa0:	d1c7      	bne.n	801ff32 <__gethex+0x9a>
 801ffa2:	4627      	mov	r7, r4
 801ffa4:	e7c7      	b.n	801ff36 <__gethex+0x9e>
 801ffa6:	464e      	mov	r6, r9
 801ffa8:	462f      	mov	r7, r5
 801ffaa:	2501      	movs	r5, #1
 801ffac:	e7c3      	b.n	801ff36 <__gethex+0x9e>
 801ffae:	2400      	movs	r4, #0
 801ffb0:	1cb1      	adds	r1, r6, #2
 801ffb2:	e7cc      	b.n	801ff4e <__gethex+0xb6>
 801ffb4:	2401      	movs	r4, #1
 801ffb6:	e7fb      	b.n	801ffb0 <__gethex+0x118>
 801ffb8:	fb03 0002 	mla	r0, r3, r2, r0
 801ffbc:	e7ce      	b.n	801ff5c <__gethex+0xc4>
 801ffbe:	4631      	mov	r1, r6
 801ffc0:	e7de      	b.n	801ff80 <__gethex+0xe8>
 801ffc2:	eba6 0309 	sub.w	r3, r6, r9
 801ffc6:	3b01      	subs	r3, #1
 801ffc8:	4629      	mov	r1, r5
 801ffca:	2b07      	cmp	r3, #7
 801ffcc:	dc0a      	bgt.n	801ffe4 <__gethex+0x14c>
 801ffce:	9801      	ldr	r0, [sp, #4]
 801ffd0:	f000 fa46 	bl	8020460 <_Balloc>
 801ffd4:	4604      	mov	r4, r0
 801ffd6:	b940      	cbnz	r0, 801ffea <__gethex+0x152>
 801ffd8:	4b5c      	ldr	r3, [pc, #368]	@ (802014c <__gethex+0x2b4>)
 801ffda:	4602      	mov	r2, r0
 801ffdc:	21e4      	movs	r1, #228	@ 0xe4
 801ffde:	485c      	ldr	r0, [pc, #368]	@ (8020150 <__gethex+0x2b8>)
 801ffe0:	f7ff f8a2 	bl	801f128 <__assert_func>
 801ffe4:	3101      	adds	r1, #1
 801ffe6:	105b      	asrs	r3, r3, #1
 801ffe8:	e7ef      	b.n	801ffca <__gethex+0x132>
 801ffea:	f100 0a14 	add.w	sl, r0, #20
 801ffee:	2300      	movs	r3, #0
 801fff0:	4655      	mov	r5, sl
 801fff2:	469b      	mov	fp, r3
 801fff4:	45b1      	cmp	r9, r6
 801fff6:	d337      	bcc.n	8020068 <__gethex+0x1d0>
 801fff8:	f845 bb04 	str.w	fp, [r5], #4
 801fffc:	eba5 050a 	sub.w	r5, r5, sl
 8020000:	10ad      	asrs	r5, r5, #2
 8020002:	6125      	str	r5, [r4, #16]
 8020004:	4658      	mov	r0, fp
 8020006:	f000 fb1d 	bl	8020644 <__hi0bits>
 802000a:	016d      	lsls	r5, r5, #5
 802000c:	f8d8 6000 	ldr.w	r6, [r8]
 8020010:	1a2d      	subs	r5, r5, r0
 8020012:	42b5      	cmp	r5, r6
 8020014:	dd54      	ble.n	80200c0 <__gethex+0x228>
 8020016:	1bad      	subs	r5, r5, r6
 8020018:	4629      	mov	r1, r5
 802001a:	4620      	mov	r0, r4
 802001c:	f000 fea6 	bl	8020d6c <__any_on>
 8020020:	4681      	mov	r9, r0
 8020022:	b178      	cbz	r0, 8020044 <__gethex+0x1ac>
 8020024:	1e6b      	subs	r3, r5, #1
 8020026:	1159      	asrs	r1, r3, #5
 8020028:	f003 021f 	and.w	r2, r3, #31
 802002c:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8020030:	f04f 0901 	mov.w	r9, #1
 8020034:	fa09 f202 	lsl.w	r2, r9, r2
 8020038:	420a      	tst	r2, r1
 802003a:	d003      	beq.n	8020044 <__gethex+0x1ac>
 802003c:	454b      	cmp	r3, r9
 802003e:	dc36      	bgt.n	80200ae <__gethex+0x216>
 8020040:	f04f 0902 	mov.w	r9, #2
 8020044:	4629      	mov	r1, r5
 8020046:	4620      	mov	r0, r4
 8020048:	f7ff febe 	bl	801fdc8 <rshift>
 802004c:	442f      	add	r7, r5
 802004e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8020052:	42bb      	cmp	r3, r7
 8020054:	da42      	bge.n	80200dc <__gethex+0x244>
 8020056:	9801      	ldr	r0, [sp, #4]
 8020058:	4621      	mov	r1, r4
 802005a:	f000 fa41 	bl	80204e0 <_Bfree>
 802005e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8020060:	2300      	movs	r3, #0
 8020062:	6013      	str	r3, [r2, #0]
 8020064:	25a3      	movs	r5, #163	@ 0xa3
 8020066:	e793      	b.n	801ff90 <__gethex+0xf8>
 8020068:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 802006c:	2a2e      	cmp	r2, #46	@ 0x2e
 802006e:	d012      	beq.n	8020096 <__gethex+0x1fe>
 8020070:	2b20      	cmp	r3, #32
 8020072:	d104      	bne.n	802007e <__gethex+0x1e6>
 8020074:	f845 bb04 	str.w	fp, [r5], #4
 8020078:	f04f 0b00 	mov.w	fp, #0
 802007c:	465b      	mov	r3, fp
 802007e:	7830      	ldrb	r0, [r6, #0]
 8020080:	9303      	str	r3, [sp, #12]
 8020082:	f7ff fef3 	bl	801fe6c <__hexdig_fun>
 8020086:	9b03      	ldr	r3, [sp, #12]
 8020088:	f000 000f 	and.w	r0, r0, #15
 802008c:	4098      	lsls	r0, r3
 802008e:	ea4b 0b00 	orr.w	fp, fp, r0
 8020092:	3304      	adds	r3, #4
 8020094:	e7ae      	b.n	801fff4 <__gethex+0x15c>
 8020096:	45b1      	cmp	r9, r6
 8020098:	d8ea      	bhi.n	8020070 <__gethex+0x1d8>
 802009a:	492b      	ldr	r1, [pc, #172]	@ (8020148 <__gethex+0x2b0>)
 802009c:	9303      	str	r3, [sp, #12]
 802009e:	2201      	movs	r2, #1
 80200a0:	4630      	mov	r0, r6
 80200a2:	f7fe ff23 	bl	801eeec <strncmp>
 80200a6:	9b03      	ldr	r3, [sp, #12]
 80200a8:	2800      	cmp	r0, #0
 80200aa:	d1e1      	bne.n	8020070 <__gethex+0x1d8>
 80200ac:	e7a2      	b.n	801fff4 <__gethex+0x15c>
 80200ae:	1ea9      	subs	r1, r5, #2
 80200b0:	4620      	mov	r0, r4
 80200b2:	f000 fe5b 	bl	8020d6c <__any_on>
 80200b6:	2800      	cmp	r0, #0
 80200b8:	d0c2      	beq.n	8020040 <__gethex+0x1a8>
 80200ba:	f04f 0903 	mov.w	r9, #3
 80200be:	e7c1      	b.n	8020044 <__gethex+0x1ac>
 80200c0:	da09      	bge.n	80200d6 <__gethex+0x23e>
 80200c2:	1b75      	subs	r5, r6, r5
 80200c4:	4621      	mov	r1, r4
 80200c6:	9801      	ldr	r0, [sp, #4]
 80200c8:	462a      	mov	r2, r5
 80200ca:	f000 fc19 	bl	8020900 <__lshift>
 80200ce:	1b7f      	subs	r7, r7, r5
 80200d0:	4604      	mov	r4, r0
 80200d2:	f100 0a14 	add.w	sl, r0, #20
 80200d6:	f04f 0900 	mov.w	r9, #0
 80200da:	e7b8      	b.n	802004e <__gethex+0x1b6>
 80200dc:	f8d8 5004 	ldr.w	r5, [r8, #4]
 80200e0:	42bd      	cmp	r5, r7
 80200e2:	dd6f      	ble.n	80201c4 <__gethex+0x32c>
 80200e4:	1bed      	subs	r5, r5, r7
 80200e6:	42ae      	cmp	r6, r5
 80200e8:	dc34      	bgt.n	8020154 <__gethex+0x2bc>
 80200ea:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80200ee:	2b02      	cmp	r3, #2
 80200f0:	d022      	beq.n	8020138 <__gethex+0x2a0>
 80200f2:	2b03      	cmp	r3, #3
 80200f4:	d024      	beq.n	8020140 <__gethex+0x2a8>
 80200f6:	2b01      	cmp	r3, #1
 80200f8:	d115      	bne.n	8020126 <__gethex+0x28e>
 80200fa:	42ae      	cmp	r6, r5
 80200fc:	d113      	bne.n	8020126 <__gethex+0x28e>
 80200fe:	2e01      	cmp	r6, #1
 8020100:	d10b      	bne.n	802011a <__gethex+0x282>
 8020102:	9a02      	ldr	r2, [sp, #8]
 8020104:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8020108:	6013      	str	r3, [r2, #0]
 802010a:	2301      	movs	r3, #1
 802010c:	6123      	str	r3, [r4, #16]
 802010e:	f8ca 3000 	str.w	r3, [sl]
 8020112:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8020114:	2562      	movs	r5, #98	@ 0x62
 8020116:	601c      	str	r4, [r3, #0]
 8020118:	e73a      	b.n	801ff90 <__gethex+0xf8>
 802011a:	1e71      	subs	r1, r6, #1
 802011c:	4620      	mov	r0, r4
 802011e:	f000 fe25 	bl	8020d6c <__any_on>
 8020122:	2800      	cmp	r0, #0
 8020124:	d1ed      	bne.n	8020102 <__gethex+0x26a>
 8020126:	9801      	ldr	r0, [sp, #4]
 8020128:	4621      	mov	r1, r4
 802012a:	f000 f9d9 	bl	80204e0 <_Bfree>
 802012e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8020130:	2300      	movs	r3, #0
 8020132:	6013      	str	r3, [r2, #0]
 8020134:	2550      	movs	r5, #80	@ 0x50
 8020136:	e72b      	b.n	801ff90 <__gethex+0xf8>
 8020138:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 802013a:	2b00      	cmp	r3, #0
 802013c:	d1f3      	bne.n	8020126 <__gethex+0x28e>
 802013e:	e7e0      	b.n	8020102 <__gethex+0x26a>
 8020140:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8020142:	2b00      	cmp	r3, #0
 8020144:	d1dd      	bne.n	8020102 <__gethex+0x26a>
 8020146:	e7ee      	b.n	8020126 <__gethex+0x28e>
 8020148:	080258c3 	.word	0x080258c3
 802014c:	080259a7 	.word	0x080259a7
 8020150:	080259b8 	.word	0x080259b8
 8020154:	1e6f      	subs	r7, r5, #1
 8020156:	f1b9 0f00 	cmp.w	r9, #0
 802015a:	d130      	bne.n	80201be <__gethex+0x326>
 802015c:	b127      	cbz	r7, 8020168 <__gethex+0x2d0>
 802015e:	4639      	mov	r1, r7
 8020160:	4620      	mov	r0, r4
 8020162:	f000 fe03 	bl	8020d6c <__any_on>
 8020166:	4681      	mov	r9, r0
 8020168:	117a      	asrs	r2, r7, #5
 802016a:	2301      	movs	r3, #1
 802016c:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8020170:	f007 071f 	and.w	r7, r7, #31
 8020174:	40bb      	lsls	r3, r7
 8020176:	4213      	tst	r3, r2
 8020178:	4629      	mov	r1, r5
 802017a:	4620      	mov	r0, r4
 802017c:	bf18      	it	ne
 802017e:	f049 0902 	orrne.w	r9, r9, #2
 8020182:	f7ff fe21 	bl	801fdc8 <rshift>
 8020186:	f8d8 7004 	ldr.w	r7, [r8, #4]
 802018a:	1b76      	subs	r6, r6, r5
 802018c:	2502      	movs	r5, #2
 802018e:	f1b9 0f00 	cmp.w	r9, #0
 8020192:	d047      	beq.n	8020224 <__gethex+0x38c>
 8020194:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8020198:	2b02      	cmp	r3, #2
 802019a:	d015      	beq.n	80201c8 <__gethex+0x330>
 802019c:	2b03      	cmp	r3, #3
 802019e:	d017      	beq.n	80201d0 <__gethex+0x338>
 80201a0:	2b01      	cmp	r3, #1
 80201a2:	d109      	bne.n	80201b8 <__gethex+0x320>
 80201a4:	f019 0f02 	tst.w	r9, #2
 80201a8:	d006      	beq.n	80201b8 <__gethex+0x320>
 80201aa:	f8da 3000 	ldr.w	r3, [sl]
 80201ae:	ea49 0903 	orr.w	r9, r9, r3
 80201b2:	f019 0f01 	tst.w	r9, #1
 80201b6:	d10e      	bne.n	80201d6 <__gethex+0x33e>
 80201b8:	f045 0510 	orr.w	r5, r5, #16
 80201bc:	e032      	b.n	8020224 <__gethex+0x38c>
 80201be:	f04f 0901 	mov.w	r9, #1
 80201c2:	e7d1      	b.n	8020168 <__gethex+0x2d0>
 80201c4:	2501      	movs	r5, #1
 80201c6:	e7e2      	b.n	802018e <__gethex+0x2f6>
 80201c8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80201ca:	f1c3 0301 	rsb	r3, r3, #1
 80201ce:	930f      	str	r3, [sp, #60]	@ 0x3c
 80201d0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80201d2:	2b00      	cmp	r3, #0
 80201d4:	d0f0      	beq.n	80201b8 <__gethex+0x320>
 80201d6:	f8d4 b010 	ldr.w	fp, [r4, #16]
 80201da:	f104 0314 	add.w	r3, r4, #20
 80201de:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 80201e2:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 80201e6:	f04f 0c00 	mov.w	ip, #0
 80201ea:	4618      	mov	r0, r3
 80201ec:	f853 2b04 	ldr.w	r2, [r3], #4
 80201f0:	f1b2 3fff 	cmp.w	r2, #4294967295
 80201f4:	d01b      	beq.n	802022e <__gethex+0x396>
 80201f6:	3201      	adds	r2, #1
 80201f8:	6002      	str	r2, [r0, #0]
 80201fa:	2d02      	cmp	r5, #2
 80201fc:	f104 0314 	add.w	r3, r4, #20
 8020200:	d13c      	bne.n	802027c <__gethex+0x3e4>
 8020202:	f8d8 2000 	ldr.w	r2, [r8]
 8020206:	3a01      	subs	r2, #1
 8020208:	42b2      	cmp	r2, r6
 802020a:	d109      	bne.n	8020220 <__gethex+0x388>
 802020c:	1171      	asrs	r1, r6, #5
 802020e:	2201      	movs	r2, #1
 8020210:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8020214:	f006 061f 	and.w	r6, r6, #31
 8020218:	fa02 f606 	lsl.w	r6, r2, r6
 802021c:	421e      	tst	r6, r3
 802021e:	d13a      	bne.n	8020296 <__gethex+0x3fe>
 8020220:	f045 0520 	orr.w	r5, r5, #32
 8020224:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8020226:	601c      	str	r4, [r3, #0]
 8020228:	9b02      	ldr	r3, [sp, #8]
 802022a:	601f      	str	r7, [r3, #0]
 802022c:	e6b0      	b.n	801ff90 <__gethex+0xf8>
 802022e:	4299      	cmp	r1, r3
 8020230:	f843 cc04 	str.w	ip, [r3, #-4]
 8020234:	d8d9      	bhi.n	80201ea <__gethex+0x352>
 8020236:	68a3      	ldr	r3, [r4, #8]
 8020238:	459b      	cmp	fp, r3
 802023a:	db17      	blt.n	802026c <__gethex+0x3d4>
 802023c:	6861      	ldr	r1, [r4, #4]
 802023e:	9801      	ldr	r0, [sp, #4]
 8020240:	3101      	adds	r1, #1
 8020242:	f000 f90d 	bl	8020460 <_Balloc>
 8020246:	4681      	mov	r9, r0
 8020248:	b918      	cbnz	r0, 8020252 <__gethex+0x3ba>
 802024a:	4b1a      	ldr	r3, [pc, #104]	@ (80202b4 <__gethex+0x41c>)
 802024c:	4602      	mov	r2, r0
 802024e:	2184      	movs	r1, #132	@ 0x84
 8020250:	e6c5      	b.n	801ffde <__gethex+0x146>
 8020252:	6922      	ldr	r2, [r4, #16]
 8020254:	3202      	adds	r2, #2
 8020256:	f104 010c 	add.w	r1, r4, #12
 802025a:	0092      	lsls	r2, r2, #2
 802025c:	300c      	adds	r0, #12
 802025e:	f7fe ff39 	bl	801f0d4 <memcpy>
 8020262:	4621      	mov	r1, r4
 8020264:	9801      	ldr	r0, [sp, #4]
 8020266:	f000 f93b 	bl	80204e0 <_Bfree>
 802026a:	464c      	mov	r4, r9
 802026c:	6923      	ldr	r3, [r4, #16]
 802026e:	1c5a      	adds	r2, r3, #1
 8020270:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8020274:	6122      	str	r2, [r4, #16]
 8020276:	2201      	movs	r2, #1
 8020278:	615a      	str	r2, [r3, #20]
 802027a:	e7be      	b.n	80201fa <__gethex+0x362>
 802027c:	6922      	ldr	r2, [r4, #16]
 802027e:	455a      	cmp	r2, fp
 8020280:	dd0b      	ble.n	802029a <__gethex+0x402>
 8020282:	2101      	movs	r1, #1
 8020284:	4620      	mov	r0, r4
 8020286:	f7ff fd9f 	bl	801fdc8 <rshift>
 802028a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 802028e:	3701      	adds	r7, #1
 8020290:	42bb      	cmp	r3, r7
 8020292:	f6ff aee0 	blt.w	8020056 <__gethex+0x1be>
 8020296:	2501      	movs	r5, #1
 8020298:	e7c2      	b.n	8020220 <__gethex+0x388>
 802029a:	f016 061f 	ands.w	r6, r6, #31
 802029e:	d0fa      	beq.n	8020296 <__gethex+0x3fe>
 80202a0:	4453      	add	r3, sl
 80202a2:	f1c6 0620 	rsb	r6, r6, #32
 80202a6:	f853 0c04 	ldr.w	r0, [r3, #-4]
 80202aa:	f000 f9cb 	bl	8020644 <__hi0bits>
 80202ae:	42b0      	cmp	r0, r6
 80202b0:	dbe7      	blt.n	8020282 <__gethex+0x3ea>
 80202b2:	e7f0      	b.n	8020296 <__gethex+0x3fe>
 80202b4:	080259a7 	.word	0x080259a7

080202b8 <L_shift>:
 80202b8:	f1c2 0208 	rsb	r2, r2, #8
 80202bc:	0092      	lsls	r2, r2, #2
 80202be:	b570      	push	{r4, r5, r6, lr}
 80202c0:	f1c2 0620 	rsb	r6, r2, #32
 80202c4:	6843      	ldr	r3, [r0, #4]
 80202c6:	6804      	ldr	r4, [r0, #0]
 80202c8:	fa03 f506 	lsl.w	r5, r3, r6
 80202cc:	432c      	orrs	r4, r5
 80202ce:	40d3      	lsrs	r3, r2
 80202d0:	6004      	str	r4, [r0, #0]
 80202d2:	f840 3f04 	str.w	r3, [r0, #4]!
 80202d6:	4288      	cmp	r0, r1
 80202d8:	d3f4      	bcc.n	80202c4 <L_shift+0xc>
 80202da:	bd70      	pop	{r4, r5, r6, pc}

080202dc <__match>:
 80202dc:	b530      	push	{r4, r5, lr}
 80202de:	6803      	ldr	r3, [r0, #0]
 80202e0:	3301      	adds	r3, #1
 80202e2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80202e6:	b914      	cbnz	r4, 80202ee <__match+0x12>
 80202e8:	6003      	str	r3, [r0, #0]
 80202ea:	2001      	movs	r0, #1
 80202ec:	bd30      	pop	{r4, r5, pc}
 80202ee:	f813 2b01 	ldrb.w	r2, [r3], #1
 80202f2:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 80202f6:	2d19      	cmp	r5, #25
 80202f8:	bf98      	it	ls
 80202fa:	3220      	addls	r2, #32
 80202fc:	42a2      	cmp	r2, r4
 80202fe:	d0f0      	beq.n	80202e2 <__match+0x6>
 8020300:	2000      	movs	r0, #0
 8020302:	e7f3      	b.n	80202ec <__match+0x10>

08020304 <__hexnan>:
 8020304:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8020308:	680b      	ldr	r3, [r1, #0]
 802030a:	6801      	ldr	r1, [r0, #0]
 802030c:	115e      	asrs	r6, r3, #5
 802030e:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8020312:	f013 031f 	ands.w	r3, r3, #31
 8020316:	b087      	sub	sp, #28
 8020318:	bf18      	it	ne
 802031a:	3604      	addne	r6, #4
 802031c:	2500      	movs	r5, #0
 802031e:	1f37      	subs	r7, r6, #4
 8020320:	4682      	mov	sl, r0
 8020322:	4690      	mov	r8, r2
 8020324:	9301      	str	r3, [sp, #4]
 8020326:	f846 5c04 	str.w	r5, [r6, #-4]
 802032a:	46b9      	mov	r9, r7
 802032c:	463c      	mov	r4, r7
 802032e:	9502      	str	r5, [sp, #8]
 8020330:	46ab      	mov	fp, r5
 8020332:	784a      	ldrb	r2, [r1, #1]
 8020334:	1c4b      	adds	r3, r1, #1
 8020336:	9303      	str	r3, [sp, #12]
 8020338:	b342      	cbz	r2, 802038c <__hexnan+0x88>
 802033a:	4610      	mov	r0, r2
 802033c:	9105      	str	r1, [sp, #20]
 802033e:	9204      	str	r2, [sp, #16]
 8020340:	f7ff fd94 	bl	801fe6c <__hexdig_fun>
 8020344:	2800      	cmp	r0, #0
 8020346:	d151      	bne.n	80203ec <__hexnan+0xe8>
 8020348:	9a04      	ldr	r2, [sp, #16]
 802034a:	9905      	ldr	r1, [sp, #20]
 802034c:	2a20      	cmp	r2, #32
 802034e:	d818      	bhi.n	8020382 <__hexnan+0x7e>
 8020350:	9b02      	ldr	r3, [sp, #8]
 8020352:	459b      	cmp	fp, r3
 8020354:	dd13      	ble.n	802037e <__hexnan+0x7a>
 8020356:	454c      	cmp	r4, r9
 8020358:	d206      	bcs.n	8020368 <__hexnan+0x64>
 802035a:	2d07      	cmp	r5, #7
 802035c:	dc04      	bgt.n	8020368 <__hexnan+0x64>
 802035e:	462a      	mov	r2, r5
 8020360:	4649      	mov	r1, r9
 8020362:	4620      	mov	r0, r4
 8020364:	f7ff ffa8 	bl	80202b8 <L_shift>
 8020368:	4544      	cmp	r4, r8
 802036a:	d952      	bls.n	8020412 <__hexnan+0x10e>
 802036c:	2300      	movs	r3, #0
 802036e:	f1a4 0904 	sub.w	r9, r4, #4
 8020372:	f844 3c04 	str.w	r3, [r4, #-4]
 8020376:	f8cd b008 	str.w	fp, [sp, #8]
 802037a:	464c      	mov	r4, r9
 802037c:	461d      	mov	r5, r3
 802037e:	9903      	ldr	r1, [sp, #12]
 8020380:	e7d7      	b.n	8020332 <__hexnan+0x2e>
 8020382:	2a29      	cmp	r2, #41	@ 0x29
 8020384:	d157      	bne.n	8020436 <__hexnan+0x132>
 8020386:	3102      	adds	r1, #2
 8020388:	f8ca 1000 	str.w	r1, [sl]
 802038c:	f1bb 0f00 	cmp.w	fp, #0
 8020390:	d051      	beq.n	8020436 <__hexnan+0x132>
 8020392:	454c      	cmp	r4, r9
 8020394:	d206      	bcs.n	80203a4 <__hexnan+0xa0>
 8020396:	2d07      	cmp	r5, #7
 8020398:	dc04      	bgt.n	80203a4 <__hexnan+0xa0>
 802039a:	462a      	mov	r2, r5
 802039c:	4649      	mov	r1, r9
 802039e:	4620      	mov	r0, r4
 80203a0:	f7ff ff8a 	bl	80202b8 <L_shift>
 80203a4:	4544      	cmp	r4, r8
 80203a6:	d936      	bls.n	8020416 <__hexnan+0x112>
 80203a8:	f1a8 0204 	sub.w	r2, r8, #4
 80203ac:	4623      	mov	r3, r4
 80203ae:	f853 1b04 	ldr.w	r1, [r3], #4
 80203b2:	f842 1f04 	str.w	r1, [r2, #4]!
 80203b6:	429f      	cmp	r7, r3
 80203b8:	d2f9      	bcs.n	80203ae <__hexnan+0xaa>
 80203ba:	1b3b      	subs	r3, r7, r4
 80203bc:	f023 0303 	bic.w	r3, r3, #3
 80203c0:	3304      	adds	r3, #4
 80203c2:	3401      	adds	r4, #1
 80203c4:	3e03      	subs	r6, #3
 80203c6:	42b4      	cmp	r4, r6
 80203c8:	bf88      	it	hi
 80203ca:	2304      	movhi	r3, #4
 80203cc:	4443      	add	r3, r8
 80203ce:	2200      	movs	r2, #0
 80203d0:	f843 2b04 	str.w	r2, [r3], #4
 80203d4:	429f      	cmp	r7, r3
 80203d6:	d2fb      	bcs.n	80203d0 <__hexnan+0xcc>
 80203d8:	683b      	ldr	r3, [r7, #0]
 80203da:	b91b      	cbnz	r3, 80203e4 <__hexnan+0xe0>
 80203dc:	4547      	cmp	r7, r8
 80203de:	d128      	bne.n	8020432 <__hexnan+0x12e>
 80203e0:	2301      	movs	r3, #1
 80203e2:	603b      	str	r3, [r7, #0]
 80203e4:	2005      	movs	r0, #5
 80203e6:	b007      	add	sp, #28
 80203e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80203ec:	3501      	adds	r5, #1
 80203ee:	2d08      	cmp	r5, #8
 80203f0:	f10b 0b01 	add.w	fp, fp, #1
 80203f4:	dd06      	ble.n	8020404 <__hexnan+0x100>
 80203f6:	4544      	cmp	r4, r8
 80203f8:	d9c1      	bls.n	802037e <__hexnan+0x7a>
 80203fa:	2300      	movs	r3, #0
 80203fc:	f844 3c04 	str.w	r3, [r4, #-4]
 8020400:	2501      	movs	r5, #1
 8020402:	3c04      	subs	r4, #4
 8020404:	6822      	ldr	r2, [r4, #0]
 8020406:	f000 000f 	and.w	r0, r0, #15
 802040a:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 802040e:	6020      	str	r0, [r4, #0]
 8020410:	e7b5      	b.n	802037e <__hexnan+0x7a>
 8020412:	2508      	movs	r5, #8
 8020414:	e7b3      	b.n	802037e <__hexnan+0x7a>
 8020416:	9b01      	ldr	r3, [sp, #4]
 8020418:	2b00      	cmp	r3, #0
 802041a:	d0dd      	beq.n	80203d8 <__hexnan+0xd4>
 802041c:	f1c3 0320 	rsb	r3, r3, #32
 8020420:	f04f 32ff 	mov.w	r2, #4294967295
 8020424:	40da      	lsrs	r2, r3
 8020426:	f856 3c04 	ldr.w	r3, [r6, #-4]
 802042a:	4013      	ands	r3, r2
 802042c:	f846 3c04 	str.w	r3, [r6, #-4]
 8020430:	e7d2      	b.n	80203d8 <__hexnan+0xd4>
 8020432:	3f04      	subs	r7, #4
 8020434:	e7d0      	b.n	80203d8 <__hexnan+0xd4>
 8020436:	2004      	movs	r0, #4
 8020438:	e7d5      	b.n	80203e6 <__hexnan+0xe2>

0802043a <__ascii_mbtowc>:
 802043a:	b082      	sub	sp, #8
 802043c:	b901      	cbnz	r1, 8020440 <__ascii_mbtowc+0x6>
 802043e:	a901      	add	r1, sp, #4
 8020440:	b142      	cbz	r2, 8020454 <__ascii_mbtowc+0x1a>
 8020442:	b14b      	cbz	r3, 8020458 <__ascii_mbtowc+0x1e>
 8020444:	7813      	ldrb	r3, [r2, #0]
 8020446:	600b      	str	r3, [r1, #0]
 8020448:	7812      	ldrb	r2, [r2, #0]
 802044a:	1e10      	subs	r0, r2, #0
 802044c:	bf18      	it	ne
 802044e:	2001      	movne	r0, #1
 8020450:	b002      	add	sp, #8
 8020452:	4770      	bx	lr
 8020454:	4610      	mov	r0, r2
 8020456:	e7fb      	b.n	8020450 <__ascii_mbtowc+0x16>
 8020458:	f06f 0001 	mvn.w	r0, #1
 802045c:	e7f8      	b.n	8020450 <__ascii_mbtowc+0x16>
	...

08020460 <_Balloc>:
 8020460:	b570      	push	{r4, r5, r6, lr}
 8020462:	69c6      	ldr	r6, [r0, #28]
 8020464:	4604      	mov	r4, r0
 8020466:	460d      	mov	r5, r1
 8020468:	b976      	cbnz	r6, 8020488 <_Balloc+0x28>
 802046a:	2010      	movs	r0, #16
 802046c:	f7fc fc6e 	bl	801cd4c <malloc>
 8020470:	4602      	mov	r2, r0
 8020472:	61e0      	str	r0, [r4, #28]
 8020474:	b920      	cbnz	r0, 8020480 <_Balloc+0x20>
 8020476:	4b18      	ldr	r3, [pc, #96]	@ (80204d8 <_Balloc+0x78>)
 8020478:	4818      	ldr	r0, [pc, #96]	@ (80204dc <_Balloc+0x7c>)
 802047a:	216b      	movs	r1, #107	@ 0x6b
 802047c:	f7fe fe54 	bl	801f128 <__assert_func>
 8020480:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8020484:	6006      	str	r6, [r0, #0]
 8020486:	60c6      	str	r6, [r0, #12]
 8020488:	69e6      	ldr	r6, [r4, #28]
 802048a:	68f3      	ldr	r3, [r6, #12]
 802048c:	b183      	cbz	r3, 80204b0 <_Balloc+0x50>
 802048e:	69e3      	ldr	r3, [r4, #28]
 8020490:	68db      	ldr	r3, [r3, #12]
 8020492:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8020496:	b9b8      	cbnz	r0, 80204c8 <_Balloc+0x68>
 8020498:	2101      	movs	r1, #1
 802049a:	fa01 f605 	lsl.w	r6, r1, r5
 802049e:	1d72      	adds	r2, r6, #5
 80204a0:	0092      	lsls	r2, r2, #2
 80204a2:	4620      	mov	r0, r4
 80204a4:	f001 f873 	bl	802158e <_calloc_r>
 80204a8:	b160      	cbz	r0, 80204c4 <_Balloc+0x64>
 80204aa:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80204ae:	e00e      	b.n	80204ce <_Balloc+0x6e>
 80204b0:	2221      	movs	r2, #33	@ 0x21
 80204b2:	2104      	movs	r1, #4
 80204b4:	4620      	mov	r0, r4
 80204b6:	f001 f86a 	bl	802158e <_calloc_r>
 80204ba:	69e3      	ldr	r3, [r4, #28]
 80204bc:	60f0      	str	r0, [r6, #12]
 80204be:	68db      	ldr	r3, [r3, #12]
 80204c0:	2b00      	cmp	r3, #0
 80204c2:	d1e4      	bne.n	802048e <_Balloc+0x2e>
 80204c4:	2000      	movs	r0, #0
 80204c6:	bd70      	pop	{r4, r5, r6, pc}
 80204c8:	6802      	ldr	r2, [r0, #0]
 80204ca:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80204ce:	2300      	movs	r3, #0
 80204d0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80204d4:	e7f7      	b.n	80204c6 <_Balloc+0x66>
 80204d6:	bf00      	nop
 80204d8:	08025854 	.word	0x08025854
 80204dc:	08025a18 	.word	0x08025a18

080204e0 <_Bfree>:
 80204e0:	b570      	push	{r4, r5, r6, lr}
 80204e2:	69c6      	ldr	r6, [r0, #28]
 80204e4:	4605      	mov	r5, r0
 80204e6:	460c      	mov	r4, r1
 80204e8:	b976      	cbnz	r6, 8020508 <_Bfree+0x28>
 80204ea:	2010      	movs	r0, #16
 80204ec:	f7fc fc2e 	bl	801cd4c <malloc>
 80204f0:	4602      	mov	r2, r0
 80204f2:	61e8      	str	r0, [r5, #28]
 80204f4:	b920      	cbnz	r0, 8020500 <_Bfree+0x20>
 80204f6:	4b09      	ldr	r3, [pc, #36]	@ (802051c <_Bfree+0x3c>)
 80204f8:	4809      	ldr	r0, [pc, #36]	@ (8020520 <_Bfree+0x40>)
 80204fa:	218f      	movs	r1, #143	@ 0x8f
 80204fc:	f7fe fe14 	bl	801f128 <__assert_func>
 8020500:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8020504:	6006      	str	r6, [r0, #0]
 8020506:	60c6      	str	r6, [r0, #12]
 8020508:	b13c      	cbz	r4, 802051a <_Bfree+0x3a>
 802050a:	69eb      	ldr	r3, [r5, #28]
 802050c:	6862      	ldr	r2, [r4, #4]
 802050e:	68db      	ldr	r3, [r3, #12]
 8020510:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8020514:	6021      	str	r1, [r4, #0]
 8020516:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 802051a:	bd70      	pop	{r4, r5, r6, pc}
 802051c:	08025854 	.word	0x08025854
 8020520:	08025a18 	.word	0x08025a18

08020524 <__multadd>:
 8020524:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8020528:	690d      	ldr	r5, [r1, #16]
 802052a:	4607      	mov	r7, r0
 802052c:	460c      	mov	r4, r1
 802052e:	461e      	mov	r6, r3
 8020530:	f101 0c14 	add.w	ip, r1, #20
 8020534:	2000      	movs	r0, #0
 8020536:	f8dc 3000 	ldr.w	r3, [ip]
 802053a:	b299      	uxth	r1, r3
 802053c:	fb02 6101 	mla	r1, r2, r1, r6
 8020540:	0c1e      	lsrs	r6, r3, #16
 8020542:	0c0b      	lsrs	r3, r1, #16
 8020544:	fb02 3306 	mla	r3, r2, r6, r3
 8020548:	b289      	uxth	r1, r1
 802054a:	3001      	adds	r0, #1
 802054c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8020550:	4285      	cmp	r5, r0
 8020552:	f84c 1b04 	str.w	r1, [ip], #4
 8020556:	ea4f 4613 	mov.w	r6, r3, lsr #16
 802055a:	dcec      	bgt.n	8020536 <__multadd+0x12>
 802055c:	b30e      	cbz	r6, 80205a2 <__multadd+0x7e>
 802055e:	68a3      	ldr	r3, [r4, #8]
 8020560:	42ab      	cmp	r3, r5
 8020562:	dc19      	bgt.n	8020598 <__multadd+0x74>
 8020564:	6861      	ldr	r1, [r4, #4]
 8020566:	4638      	mov	r0, r7
 8020568:	3101      	adds	r1, #1
 802056a:	f7ff ff79 	bl	8020460 <_Balloc>
 802056e:	4680      	mov	r8, r0
 8020570:	b928      	cbnz	r0, 802057e <__multadd+0x5a>
 8020572:	4602      	mov	r2, r0
 8020574:	4b0c      	ldr	r3, [pc, #48]	@ (80205a8 <__multadd+0x84>)
 8020576:	480d      	ldr	r0, [pc, #52]	@ (80205ac <__multadd+0x88>)
 8020578:	21ba      	movs	r1, #186	@ 0xba
 802057a:	f7fe fdd5 	bl	801f128 <__assert_func>
 802057e:	6922      	ldr	r2, [r4, #16]
 8020580:	3202      	adds	r2, #2
 8020582:	f104 010c 	add.w	r1, r4, #12
 8020586:	0092      	lsls	r2, r2, #2
 8020588:	300c      	adds	r0, #12
 802058a:	f7fe fda3 	bl	801f0d4 <memcpy>
 802058e:	4621      	mov	r1, r4
 8020590:	4638      	mov	r0, r7
 8020592:	f7ff ffa5 	bl	80204e0 <_Bfree>
 8020596:	4644      	mov	r4, r8
 8020598:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 802059c:	3501      	adds	r5, #1
 802059e:	615e      	str	r6, [r3, #20]
 80205a0:	6125      	str	r5, [r4, #16]
 80205a2:	4620      	mov	r0, r4
 80205a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80205a8:	080259a7 	.word	0x080259a7
 80205ac:	08025a18 	.word	0x08025a18

080205b0 <__s2b>:
 80205b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80205b4:	460c      	mov	r4, r1
 80205b6:	4615      	mov	r5, r2
 80205b8:	461f      	mov	r7, r3
 80205ba:	2209      	movs	r2, #9
 80205bc:	3308      	adds	r3, #8
 80205be:	4606      	mov	r6, r0
 80205c0:	fb93 f3f2 	sdiv	r3, r3, r2
 80205c4:	2100      	movs	r1, #0
 80205c6:	2201      	movs	r2, #1
 80205c8:	429a      	cmp	r2, r3
 80205ca:	db09      	blt.n	80205e0 <__s2b+0x30>
 80205cc:	4630      	mov	r0, r6
 80205ce:	f7ff ff47 	bl	8020460 <_Balloc>
 80205d2:	b940      	cbnz	r0, 80205e6 <__s2b+0x36>
 80205d4:	4602      	mov	r2, r0
 80205d6:	4b19      	ldr	r3, [pc, #100]	@ (802063c <__s2b+0x8c>)
 80205d8:	4819      	ldr	r0, [pc, #100]	@ (8020640 <__s2b+0x90>)
 80205da:	21d3      	movs	r1, #211	@ 0xd3
 80205dc:	f7fe fda4 	bl	801f128 <__assert_func>
 80205e0:	0052      	lsls	r2, r2, #1
 80205e2:	3101      	adds	r1, #1
 80205e4:	e7f0      	b.n	80205c8 <__s2b+0x18>
 80205e6:	9b08      	ldr	r3, [sp, #32]
 80205e8:	6143      	str	r3, [r0, #20]
 80205ea:	2d09      	cmp	r5, #9
 80205ec:	f04f 0301 	mov.w	r3, #1
 80205f0:	6103      	str	r3, [r0, #16]
 80205f2:	dd16      	ble.n	8020622 <__s2b+0x72>
 80205f4:	f104 0909 	add.w	r9, r4, #9
 80205f8:	46c8      	mov	r8, r9
 80205fa:	442c      	add	r4, r5
 80205fc:	f818 3b01 	ldrb.w	r3, [r8], #1
 8020600:	4601      	mov	r1, r0
 8020602:	3b30      	subs	r3, #48	@ 0x30
 8020604:	220a      	movs	r2, #10
 8020606:	4630      	mov	r0, r6
 8020608:	f7ff ff8c 	bl	8020524 <__multadd>
 802060c:	45a0      	cmp	r8, r4
 802060e:	d1f5      	bne.n	80205fc <__s2b+0x4c>
 8020610:	f1a5 0408 	sub.w	r4, r5, #8
 8020614:	444c      	add	r4, r9
 8020616:	1b2d      	subs	r5, r5, r4
 8020618:	1963      	adds	r3, r4, r5
 802061a:	42bb      	cmp	r3, r7
 802061c:	db04      	blt.n	8020628 <__s2b+0x78>
 802061e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8020622:	340a      	adds	r4, #10
 8020624:	2509      	movs	r5, #9
 8020626:	e7f6      	b.n	8020616 <__s2b+0x66>
 8020628:	f814 3b01 	ldrb.w	r3, [r4], #1
 802062c:	4601      	mov	r1, r0
 802062e:	3b30      	subs	r3, #48	@ 0x30
 8020630:	220a      	movs	r2, #10
 8020632:	4630      	mov	r0, r6
 8020634:	f7ff ff76 	bl	8020524 <__multadd>
 8020638:	e7ee      	b.n	8020618 <__s2b+0x68>
 802063a:	bf00      	nop
 802063c:	080259a7 	.word	0x080259a7
 8020640:	08025a18 	.word	0x08025a18

08020644 <__hi0bits>:
 8020644:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8020648:	4603      	mov	r3, r0
 802064a:	bf36      	itet	cc
 802064c:	0403      	lslcc	r3, r0, #16
 802064e:	2000      	movcs	r0, #0
 8020650:	2010      	movcc	r0, #16
 8020652:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8020656:	bf3c      	itt	cc
 8020658:	021b      	lslcc	r3, r3, #8
 802065a:	3008      	addcc	r0, #8
 802065c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8020660:	bf3c      	itt	cc
 8020662:	011b      	lslcc	r3, r3, #4
 8020664:	3004      	addcc	r0, #4
 8020666:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 802066a:	bf3c      	itt	cc
 802066c:	009b      	lslcc	r3, r3, #2
 802066e:	3002      	addcc	r0, #2
 8020670:	2b00      	cmp	r3, #0
 8020672:	db05      	blt.n	8020680 <__hi0bits+0x3c>
 8020674:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8020678:	f100 0001 	add.w	r0, r0, #1
 802067c:	bf08      	it	eq
 802067e:	2020      	moveq	r0, #32
 8020680:	4770      	bx	lr

08020682 <__lo0bits>:
 8020682:	6803      	ldr	r3, [r0, #0]
 8020684:	4602      	mov	r2, r0
 8020686:	f013 0007 	ands.w	r0, r3, #7
 802068a:	d00b      	beq.n	80206a4 <__lo0bits+0x22>
 802068c:	07d9      	lsls	r1, r3, #31
 802068e:	d421      	bmi.n	80206d4 <__lo0bits+0x52>
 8020690:	0798      	lsls	r0, r3, #30
 8020692:	bf49      	itett	mi
 8020694:	085b      	lsrmi	r3, r3, #1
 8020696:	089b      	lsrpl	r3, r3, #2
 8020698:	2001      	movmi	r0, #1
 802069a:	6013      	strmi	r3, [r2, #0]
 802069c:	bf5c      	itt	pl
 802069e:	6013      	strpl	r3, [r2, #0]
 80206a0:	2002      	movpl	r0, #2
 80206a2:	4770      	bx	lr
 80206a4:	b299      	uxth	r1, r3
 80206a6:	b909      	cbnz	r1, 80206ac <__lo0bits+0x2a>
 80206a8:	0c1b      	lsrs	r3, r3, #16
 80206aa:	2010      	movs	r0, #16
 80206ac:	b2d9      	uxtb	r1, r3
 80206ae:	b909      	cbnz	r1, 80206b4 <__lo0bits+0x32>
 80206b0:	3008      	adds	r0, #8
 80206b2:	0a1b      	lsrs	r3, r3, #8
 80206b4:	0719      	lsls	r1, r3, #28
 80206b6:	bf04      	itt	eq
 80206b8:	091b      	lsreq	r3, r3, #4
 80206ba:	3004      	addeq	r0, #4
 80206bc:	0799      	lsls	r1, r3, #30
 80206be:	bf04      	itt	eq
 80206c0:	089b      	lsreq	r3, r3, #2
 80206c2:	3002      	addeq	r0, #2
 80206c4:	07d9      	lsls	r1, r3, #31
 80206c6:	d403      	bmi.n	80206d0 <__lo0bits+0x4e>
 80206c8:	085b      	lsrs	r3, r3, #1
 80206ca:	f100 0001 	add.w	r0, r0, #1
 80206ce:	d003      	beq.n	80206d8 <__lo0bits+0x56>
 80206d0:	6013      	str	r3, [r2, #0]
 80206d2:	4770      	bx	lr
 80206d4:	2000      	movs	r0, #0
 80206d6:	4770      	bx	lr
 80206d8:	2020      	movs	r0, #32
 80206da:	4770      	bx	lr

080206dc <__i2b>:
 80206dc:	b510      	push	{r4, lr}
 80206de:	460c      	mov	r4, r1
 80206e0:	2101      	movs	r1, #1
 80206e2:	f7ff febd 	bl	8020460 <_Balloc>
 80206e6:	4602      	mov	r2, r0
 80206e8:	b928      	cbnz	r0, 80206f6 <__i2b+0x1a>
 80206ea:	4b05      	ldr	r3, [pc, #20]	@ (8020700 <__i2b+0x24>)
 80206ec:	4805      	ldr	r0, [pc, #20]	@ (8020704 <__i2b+0x28>)
 80206ee:	f240 1145 	movw	r1, #325	@ 0x145
 80206f2:	f7fe fd19 	bl	801f128 <__assert_func>
 80206f6:	2301      	movs	r3, #1
 80206f8:	6144      	str	r4, [r0, #20]
 80206fa:	6103      	str	r3, [r0, #16]
 80206fc:	bd10      	pop	{r4, pc}
 80206fe:	bf00      	nop
 8020700:	080259a7 	.word	0x080259a7
 8020704:	08025a18 	.word	0x08025a18

08020708 <__multiply>:
 8020708:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 802070c:	4617      	mov	r7, r2
 802070e:	690a      	ldr	r2, [r1, #16]
 8020710:	693b      	ldr	r3, [r7, #16]
 8020712:	429a      	cmp	r2, r3
 8020714:	bfa8      	it	ge
 8020716:	463b      	movge	r3, r7
 8020718:	4689      	mov	r9, r1
 802071a:	bfa4      	itt	ge
 802071c:	460f      	movge	r7, r1
 802071e:	4699      	movge	r9, r3
 8020720:	693d      	ldr	r5, [r7, #16]
 8020722:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8020726:	68bb      	ldr	r3, [r7, #8]
 8020728:	6879      	ldr	r1, [r7, #4]
 802072a:	eb05 060a 	add.w	r6, r5, sl
 802072e:	42b3      	cmp	r3, r6
 8020730:	b085      	sub	sp, #20
 8020732:	bfb8      	it	lt
 8020734:	3101      	addlt	r1, #1
 8020736:	f7ff fe93 	bl	8020460 <_Balloc>
 802073a:	b930      	cbnz	r0, 802074a <__multiply+0x42>
 802073c:	4602      	mov	r2, r0
 802073e:	4b41      	ldr	r3, [pc, #260]	@ (8020844 <__multiply+0x13c>)
 8020740:	4841      	ldr	r0, [pc, #260]	@ (8020848 <__multiply+0x140>)
 8020742:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8020746:	f7fe fcef 	bl	801f128 <__assert_func>
 802074a:	f100 0414 	add.w	r4, r0, #20
 802074e:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8020752:	4623      	mov	r3, r4
 8020754:	2200      	movs	r2, #0
 8020756:	4573      	cmp	r3, lr
 8020758:	d320      	bcc.n	802079c <__multiply+0x94>
 802075a:	f107 0814 	add.w	r8, r7, #20
 802075e:	f109 0114 	add.w	r1, r9, #20
 8020762:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8020766:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 802076a:	9302      	str	r3, [sp, #8]
 802076c:	1beb      	subs	r3, r5, r7
 802076e:	3b15      	subs	r3, #21
 8020770:	f023 0303 	bic.w	r3, r3, #3
 8020774:	3304      	adds	r3, #4
 8020776:	3715      	adds	r7, #21
 8020778:	42bd      	cmp	r5, r7
 802077a:	bf38      	it	cc
 802077c:	2304      	movcc	r3, #4
 802077e:	9301      	str	r3, [sp, #4]
 8020780:	9b02      	ldr	r3, [sp, #8]
 8020782:	9103      	str	r1, [sp, #12]
 8020784:	428b      	cmp	r3, r1
 8020786:	d80c      	bhi.n	80207a2 <__multiply+0x9a>
 8020788:	2e00      	cmp	r6, #0
 802078a:	dd03      	ble.n	8020794 <__multiply+0x8c>
 802078c:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8020790:	2b00      	cmp	r3, #0
 8020792:	d055      	beq.n	8020840 <__multiply+0x138>
 8020794:	6106      	str	r6, [r0, #16]
 8020796:	b005      	add	sp, #20
 8020798:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 802079c:	f843 2b04 	str.w	r2, [r3], #4
 80207a0:	e7d9      	b.n	8020756 <__multiply+0x4e>
 80207a2:	f8b1 a000 	ldrh.w	sl, [r1]
 80207a6:	f1ba 0f00 	cmp.w	sl, #0
 80207aa:	d01f      	beq.n	80207ec <__multiply+0xe4>
 80207ac:	46c4      	mov	ip, r8
 80207ae:	46a1      	mov	r9, r4
 80207b0:	2700      	movs	r7, #0
 80207b2:	f85c 2b04 	ldr.w	r2, [ip], #4
 80207b6:	f8d9 3000 	ldr.w	r3, [r9]
 80207ba:	fa1f fb82 	uxth.w	fp, r2
 80207be:	b29b      	uxth	r3, r3
 80207c0:	fb0a 330b 	mla	r3, sl, fp, r3
 80207c4:	443b      	add	r3, r7
 80207c6:	f8d9 7000 	ldr.w	r7, [r9]
 80207ca:	0c12      	lsrs	r2, r2, #16
 80207cc:	0c3f      	lsrs	r7, r7, #16
 80207ce:	fb0a 7202 	mla	r2, sl, r2, r7
 80207d2:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 80207d6:	b29b      	uxth	r3, r3
 80207d8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80207dc:	4565      	cmp	r5, ip
 80207de:	f849 3b04 	str.w	r3, [r9], #4
 80207e2:	ea4f 4712 	mov.w	r7, r2, lsr #16
 80207e6:	d8e4      	bhi.n	80207b2 <__multiply+0xaa>
 80207e8:	9b01      	ldr	r3, [sp, #4]
 80207ea:	50e7      	str	r7, [r4, r3]
 80207ec:	9b03      	ldr	r3, [sp, #12]
 80207ee:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80207f2:	3104      	adds	r1, #4
 80207f4:	f1b9 0f00 	cmp.w	r9, #0
 80207f8:	d020      	beq.n	802083c <__multiply+0x134>
 80207fa:	6823      	ldr	r3, [r4, #0]
 80207fc:	4647      	mov	r7, r8
 80207fe:	46a4      	mov	ip, r4
 8020800:	f04f 0a00 	mov.w	sl, #0
 8020804:	f8b7 b000 	ldrh.w	fp, [r7]
 8020808:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 802080c:	fb09 220b 	mla	r2, r9, fp, r2
 8020810:	4452      	add	r2, sl
 8020812:	b29b      	uxth	r3, r3
 8020814:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8020818:	f84c 3b04 	str.w	r3, [ip], #4
 802081c:	f857 3b04 	ldr.w	r3, [r7], #4
 8020820:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8020824:	f8bc 3000 	ldrh.w	r3, [ip]
 8020828:	fb09 330a 	mla	r3, r9, sl, r3
 802082c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8020830:	42bd      	cmp	r5, r7
 8020832:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8020836:	d8e5      	bhi.n	8020804 <__multiply+0xfc>
 8020838:	9a01      	ldr	r2, [sp, #4]
 802083a:	50a3      	str	r3, [r4, r2]
 802083c:	3404      	adds	r4, #4
 802083e:	e79f      	b.n	8020780 <__multiply+0x78>
 8020840:	3e01      	subs	r6, #1
 8020842:	e7a1      	b.n	8020788 <__multiply+0x80>
 8020844:	080259a7 	.word	0x080259a7
 8020848:	08025a18 	.word	0x08025a18

0802084c <__pow5mult>:
 802084c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8020850:	4615      	mov	r5, r2
 8020852:	f012 0203 	ands.w	r2, r2, #3
 8020856:	4607      	mov	r7, r0
 8020858:	460e      	mov	r6, r1
 802085a:	d007      	beq.n	802086c <__pow5mult+0x20>
 802085c:	4c25      	ldr	r4, [pc, #148]	@ (80208f4 <__pow5mult+0xa8>)
 802085e:	3a01      	subs	r2, #1
 8020860:	2300      	movs	r3, #0
 8020862:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8020866:	f7ff fe5d 	bl	8020524 <__multadd>
 802086a:	4606      	mov	r6, r0
 802086c:	10ad      	asrs	r5, r5, #2
 802086e:	d03d      	beq.n	80208ec <__pow5mult+0xa0>
 8020870:	69fc      	ldr	r4, [r7, #28]
 8020872:	b97c      	cbnz	r4, 8020894 <__pow5mult+0x48>
 8020874:	2010      	movs	r0, #16
 8020876:	f7fc fa69 	bl	801cd4c <malloc>
 802087a:	4602      	mov	r2, r0
 802087c:	61f8      	str	r0, [r7, #28]
 802087e:	b928      	cbnz	r0, 802088c <__pow5mult+0x40>
 8020880:	4b1d      	ldr	r3, [pc, #116]	@ (80208f8 <__pow5mult+0xac>)
 8020882:	481e      	ldr	r0, [pc, #120]	@ (80208fc <__pow5mult+0xb0>)
 8020884:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8020888:	f7fe fc4e 	bl	801f128 <__assert_func>
 802088c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8020890:	6004      	str	r4, [r0, #0]
 8020892:	60c4      	str	r4, [r0, #12]
 8020894:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8020898:	f8d8 4008 	ldr.w	r4, [r8, #8]
 802089c:	b94c      	cbnz	r4, 80208b2 <__pow5mult+0x66>
 802089e:	f240 2171 	movw	r1, #625	@ 0x271
 80208a2:	4638      	mov	r0, r7
 80208a4:	f7ff ff1a 	bl	80206dc <__i2b>
 80208a8:	2300      	movs	r3, #0
 80208aa:	f8c8 0008 	str.w	r0, [r8, #8]
 80208ae:	4604      	mov	r4, r0
 80208b0:	6003      	str	r3, [r0, #0]
 80208b2:	f04f 0900 	mov.w	r9, #0
 80208b6:	07eb      	lsls	r3, r5, #31
 80208b8:	d50a      	bpl.n	80208d0 <__pow5mult+0x84>
 80208ba:	4631      	mov	r1, r6
 80208bc:	4622      	mov	r2, r4
 80208be:	4638      	mov	r0, r7
 80208c0:	f7ff ff22 	bl	8020708 <__multiply>
 80208c4:	4631      	mov	r1, r6
 80208c6:	4680      	mov	r8, r0
 80208c8:	4638      	mov	r0, r7
 80208ca:	f7ff fe09 	bl	80204e0 <_Bfree>
 80208ce:	4646      	mov	r6, r8
 80208d0:	106d      	asrs	r5, r5, #1
 80208d2:	d00b      	beq.n	80208ec <__pow5mult+0xa0>
 80208d4:	6820      	ldr	r0, [r4, #0]
 80208d6:	b938      	cbnz	r0, 80208e8 <__pow5mult+0x9c>
 80208d8:	4622      	mov	r2, r4
 80208da:	4621      	mov	r1, r4
 80208dc:	4638      	mov	r0, r7
 80208de:	f7ff ff13 	bl	8020708 <__multiply>
 80208e2:	6020      	str	r0, [r4, #0]
 80208e4:	f8c0 9000 	str.w	r9, [r0]
 80208e8:	4604      	mov	r4, r0
 80208ea:	e7e4      	b.n	80208b6 <__pow5mult+0x6a>
 80208ec:	4630      	mov	r0, r6
 80208ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80208f2:	bf00      	nop
 80208f4:	08025bdc 	.word	0x08025bdc
 80208f8:	08025854 	.word	0x08025854
 80208fc:	08025a18 	.word	0x08025a18

08020900 <__lshift>:
 8020900:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8020904:	460c      	mov	r4, r1
 8020906:	6849      	ldr	r1, [r1, #4]
 8020908:	6923      	ldr	r3, [r4, #16]
 802090a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 802090e:	68a3      	ldr	r3, [r4, #8]
 8020910:	4607      	mov	r7, r0
 8020912:	4691      	mov	r9, r2
 8020914:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8020918:	f108 0601 	add.w	r6, r8, #1
 802091c:	42b3      	cmp	r3, r6
 802091e:	db0b      	blt.n	8020938 <__lshift+0x38>
 8020920:	4638      	mov	r0, r7
 8020922:	f7ff fd9d 	bl	8020460 <_Balloc>
 8020926:	4605      	mov	r5, r0
 8020928:	b948      	cbnz	r0, 802093e <__lshift+0x3e>
 802092a:	4602      	mov	r2, r0
 802092c:	4b28      	ldr	r3, [pc, #160]	@ (80209d0 <__lshift+0xd0>)
 802092e:	4829      	ldr	r0, [pc, #164]	@ (80209d4 <__lshift+0xd4>)
 8020930:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8020934:	f7fe fbf8 	bl	801f128 <__assert_func>
 8020938:	3101      	adds	r1, #1
 802093a:	005b      	lsls	r3, r3, #1
 802093c:	e7ee      	b.n	802091c <__lshift+0x1c>
 802093e:	2300      	movs	r3, #0
 8020940:	f100 0114 	add.w	r1, r0, #20
 8020944:	f100 0210 	add.w	r2, r0, #16
 8020948:	4618      	mov	r0, r3
 802094a:	4553      	cmp	r3, sl
 802094c:	db33      	blt.n	80209b6 <__lshift+0xb6>
 802094e:	6920      	ldr	r0, [r4, #16]
 8020950:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8020954:	f104 0314 	add.w	r3, r4, #20
 8020958:	f019 091f 	ands.w	r9, r9, #31
 802095c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8020960:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8020964:	d02b      	beq.n	80209be <__lshift+0xbe>
 8020966:	f1c9 0e20 	rsb	lr, r9, #32
 802096a:	468a      	mov	sl, r1
 802096c:	2200      	movs	r2, #0
 802096e:	6818      	ldr	r0, [r3, #0]
 8020970:	fa00 f009 	lsl.w	r0, r0, r9
 8020974:	4310      	orrs	r0, r2
 8020976:	f84a 0b04 	str.w	r0, [sl], #4
 802097a:	f853 2b04 	ldr.w	r2, [r3], #4
 802097e:	459c      	cmp	ip, r3
 8020980:	fa22 f20e 	lsr.w	r2, r2, lr
 8020984:	d8f3      	bhi.n	802096e <__lshift+0x6e>
 8020986:	ebac 0304 	sub.w	r3, ip, r4
 802098a:	3b15      	subs	r3, #21
 802098c:	f023 0303 	bic.w	r3, r3, #3
 8020990:	3304      	adds	r3, #4
 8020992:	f104 0015 	add.w	r0, r4, #21
 8020996:	4560      	cmp	r0, ip
 8020998:	bf88      	it	hi
 802099a:	2304      	movhi	r3, #4
 802099c:	50ca      	str	r2, [r1, r3]
 802099e:	b10a      	cbz	r2, 80209a4 <__lshift+0xa4>
 80209a0:	f108 0602 	add.w	r6, r8, #2
 80209a4:	3e01      	subs	r6, #1
 80209a6:	4638      	mov	r0, r7
 80209a8:	612e      	str	r6, [r5, #16]
 80209aa:	4621      	mov	r1, r4
 80209ac:	f7ff fd98 	bl	80204e0 <_Bfree>
 80209b0:	4628      	mov	r0, r5
 80209b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80209b6:	f842 0f04 	str.w	r0, [r2, #4]!
 80209ba:	3301      	adds	r3, #1
 80209bc:	e7c5      	b.n	802094a <__lshift+0x4a>
 80209be:	3904      	subs	r1, #4
 80209c0:	f853 2b04 	ldr.w	r2, [r3], #4
 80209c4:	f841 2f04 	str.w	r2, [r1, #4]!
 80209c8:	459c      	cmp	ip, r3
 80209ca:	d8f9      	bhi.n	80209c0 <__lshift+0xc0>
 80209cc:	e7ea      	b.n	80209a4 <__lshift+0xa4>
 80209ce:	bf00      	nop
 80209d0:	080259a7 	.word	0x080259a7
 80209d4:	08025a18 	.word	0x08025a18

080209d8 <__mcmp>:
 80209d8:	690a      	ldr	r2, [r1, #16]
 80209da:	4603      	mov	r3, r0
 80209dc:	6900      	ldr	r0, [r0, #16]
 80209de:	1a80      	subs	r0, r0, r2
 80209e0:	b530      	push	{r4, r5, lr}
 80209e2:	d10e      	bne.n	8020a02 <__mcmp+0x2a>
 80209e4:	3314      	adds	r3, #20
 80209e6:	3114      	adds	r1, #20
 80209e8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80209ec:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80209f0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80209f4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80209f8:	4295      	cmp	r5, r2
 80209fa:	d003      	beq.n	8020a04 <__mcmp+0x2c>
 80209fc:	d205      	bcs.n	8020a0a <__mcmp+0x32>
 80209fe:	f04f 30ff 	mov.w	r0, #4294967295
 8020a02:	bd30      	pop	{r4, r5, pc}
 8020a04:	42a3      	cmp	r3, r4
 8020a06:	d3f3      	bcc.n	80209f0 <__mcmp+0x18>
 8020a08:	e7fb      	b.n	8020a02 <__mcmp+0x2a>
 8020a0a:	2001      	movs	r0, #1
 8020a0c:	e7f9      	b.n	8020a02 <__mcmp+0x2a>
	...

08020a10 <__mdiff>:
 8020a10:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8020a14:	4689      	mov	r9, r1
 8020a16:	4606      	mov	r6, r0
 8020a18:	4611      	mov	r1, r2
 8020a1a:	4648      	mov	r0, r9
 8020a1c:	4614      	mov	r4, r2
 8020a1e:	f7ff ffdb 	bl	80209d8 <__mcmp>
 8020a22:	1e05      	subs	r5, r0, #0
 8020a24:	d112      	bne.n	8020a4c <__mdiff+0x3c>
 8020a26:	4629      	mov	r1, r5
 8020a28:	4630      	mov	r0, r6
 8020a2a:	f7ff fd19 	bl	8020460 <_Balloc>
 8020a2e:	4602      	mov	r2, r0
 8020a30:	b928      	cbnz	r0, 8020a3e <__mdiff+0x2e>
 8020a32:	4b3f      	ldr	r3, [pc, #252]	@ (8020b30 <__mdiff+0x120>)
 8020a34:	f240 2137 	movw	r1, #567	@ 0x237
 8020a38:	483e      	ldr	r0, [pc, #248]	@ (8020b34 <__mdiff+0x124>)
 8020a3a:	f7fe fb75 	bl	801f128 <__assert_func>
 8020a3e:	2301      	movs	r3, #1
 8020a40:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8020a44:	4610      	mov	r0, r2
 8020a46:	b003      	add	sp, #12
 8020a48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8020a4c:	bfbc      	itt	lt
 8020a4e:	464b      	movlt	r3, r9
 8020a50:	46a1      	movlt	r9, r4
 8020a52:	4630      	mov	r0, r6
 8020a54:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8020a58:	bfba      	itte	lt
 8020a5a:	461c      	movlt	r4, r3
 8020a5c:	2501      	movlt	r5, #1
 8020a5e:	2500      	movge	r5, #0
 8020a60:	f7ff fcfe 	bl	8020460 <_Balloc>
 8020a64:	4602      	mov	r2, r0
 8020a66:	b918      	cbnz	r0, 8020a70 <__mdiff+0x60>
 8020a68:	4b31      	ldr	r3, [pc, #196]	@ (8020b30 <__mdiff+0x120>)
 8020a6a:	f240 2145 	movw	r1, #581	@ 0x245
 8020a6e:	e7e3      	b.n	8020a38 <__mdiff+0x28>
 8020a70:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8020a74:	6926      	ldr	r6, [r4, #16]
 8020a76:	60c5      	str	r5, [r0, #12]
 8020a78:	f109 0310 	add.w	r3, r9, #16
 8020a7c:	f109 0514 	add.w	r5, r9, #20
 8020a80:	f104 0e14 	add.w	lr, r4, #20
 8020a84:	f100 0b14 	add.w	fp, r0, #20
 8020a88:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8020a8c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8020a90:	9301      	str	r3, [sp, #4]
 8020a92:	46d9      	mov	r9, fp
 8020a94:	f04f 0c00 	mov.w	ip, #0
 8020a98:	9b01      	ldr	r3, [sp, #4]
 8020a9a:	f85e 0b04 	ldr.w	r0, [lr], #4
 8020a9e:	f853 af04 	ldr.w	sl, [r3, #4]!
 8020aa2:	9301      	str	r3, [sp, #4]
 8020aa4:	fa1f f38a 	uxth.w	r3, sl
 8020aa8:	4619      	mov	r1, r3
 8020aaa:	b283      	uxth	r3, r0
 8020aac:	1acb      	subs	r3, r1, r3
 8020aae:	0c00      	lsrs	r0, r0, #16
 8020ab0:	4463      	add	r3, ip
 8020ab2:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8020ab6:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8020aba:	b29b      	uxth	r3, r3
 8020abc:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8020ac0:	4576      	cmp	r6, lr
 8020ac2:	f849 3b04 	str.w	r3, [r9], #4
 8020ac6:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8020aca:	d8e5      	bhi.n	8020a98 <__mdiff+0x88>
 8020acc:	1b33      	subs	r3, r6, r4
 8020ace:	3b15      	subs	r3, #21
 8020ad0:	f023 0303 	bic.w	r3, r3, #3
 8020ad4:	3415      	adds	r4, #21
 8020ad6:	3304      	adds	r3, #4
 8020ad8:	42a6      	cmp	r6, r4
 8020ada:	bf38      	it	cc
 8020adc:	2304      	movcc	r3, #4
 8020ade:	441d      	add	r5, r3
 8020ae0:	445b      	add	r3, fp
 8020ae2:	461e      	mov	r6, r3
 8020ae4:	462c      	mov	r4, r5
 8020ae6:	4544      	cmp	r4, r8
 8020ae8:	d30e      	bcc.n	8020b08 <__mdiff+0xf8>
 8020aea:	f108 0103 	add.w	r1, r8, #3
 8020aee:	1b49      	subs	r1, r1, r5
 8020af0:	f021 0103 	bic.w	r1, r1, #3
 8020af4:	3d03      	subs	r5, #3
 8020af6:	45a8      	cmp	r8, r5
 8020af8:	bf38      	it	cc
 8020afa:	2100      	movcc	r1, #0
 8020afc:	440b      	add	r3, r1
 8020afe:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8020b02:	b191      	cbz	r1, 8020b2a <__mdiff+0x11a>
 8020b04:	6117      	str	r7, [r2, #16]
 8020b06:	e79d      	b.n	8020a44 <__mdiff+0x34>
 8020b08:	f854 1b04 	ldr.w	r1, [r4], #4
 8020b0c:	46e6      	mov	lr, ip
 8020b0e:	0c08      	lsrs	r0, r1, #16
 8020b10:	fa1c fc81 	uxtah	ip, ip, r1
 8020b14:	4471      	add	r1, lr
 8020b16:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8020b1a:	b289      	uxth	r1, r1
 8020b1c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8020b20:	f846 1b04 	str.w	r1, [r6], #4
 8020b24:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8020b28:	e7dd      	b.n	8020ae6 <__mdiff+0xd6>
 8020b2a:	3f01      	subs	r7, #1
 8020b2c:	e7e7      	b.n	8020afe <__mdiff+0xee>
 8020b2e:	bf00      	nop
 8020b30:	080259a7 	.word	0x080259a7
 8020b34:	08025a18 	.word	0x08025a18

08020b38 <__ulp>:
 8020b38:	b082      	sub	sp, #8
 8020b3a:	ed8d 0b00 	vstr	d0, [sp]
 8020b3e:	9a01      	ldr	r2, [sp, #4]
 8020b40:	4b0f      	ldr	r3, [pc, #60]	@ (8020b80 <__ulp+0x48>)
 8020b42:	4013      	ands	r3, r2
 8020b44:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8020b48:	2b00      	cmp	r3, #0
 8020b4a:	dc08      	bgt.n	8020b5e <__ulp+0x26>
 8020b4c:	425b      	negs	r3, r3
 8020b4e:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8020b52:	ea4f 5223 	mov.w	r2, r3, asr #20
 8020b56:	da04      	bge.n	8020b62 <__ulp+0x2a>
 8020b58:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8020b5c:	4113      	asrs	r3, r2
 8020b5e:	2200      	movs	r2, #0
 8020b60:	e008      	b.n	8020b74 <__ulp+0x3c>
 8020b62:	f1a2 0314 	sub.w	r3, r2, #20
 8020b66:	2b1e      	cmp	r3, #30
 8020b68:	bfda      	itte	le
 8020b6a:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8020b6e:	40da      	lsrle	r2, r3
 8020b70:	2201      	movgt	r2, #1
 8020b72:	2300      	movs	r3, #0
 8020b74:	4619      	mov	r1, r3
 8020b76:	4610      	mov	r0, r2
 8020b78:	ec41 0b10 	vmov	d0, r0, r1
 8020b7c:	b002      	add	sp, #8
 8020b7e:	4770      	bx	lr
 8020b80:	7ff00000 	.word	0x7ff00000

08020b84 <__b2d>:
 8020b84:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8020b88:	6906      	ldr	r6, [r0, #16]
 8020b8a:	f100 0814 	add.w	r8, r0, #20
 8020b8e:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8020b92:	1f37      	subs	r7, r6, #4
 8020b94:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8020b98:	4610      	mov	r0, r2
 8020b9a:	f7ff fd53 	bl	8020644 <__hi0bits>
 8020b9e:	f1c0 0320 	rsb	r3, r0, #32
 8020ba2:	280a      	cmp	r0, #10
 8020ba4:	600b      	str	r3, [r1, #0]
 8020ba6:	491b      	ldr	r1, [pc, #108]	@ (8020c14 <__b2d+0x90>)
 8020ba8:	dc15      	bgt.n	8020bd6 <__b2d+0x52>
 8020baa:	f1c0 0c0b 	rsb	ip, r0, #11
 8020bae:	fa22 f30c 	lsr.w	r3, r2, ip
 8020bb2:	45b8      	cmp	r8, r7
 8020bb4:	ea43 0501 	orr.w	r5, r3, r1
 8020bb8:	bf34      	ite	cc
 8020bba:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8020bbe:	2300      	movcs	r3, #0
 8020bc0:	3015      	adds	r0, #21
 8020bc2:	fa02 f000 	lsl.w	r0, r2, r0
 8020bc6:	fa23 f30c 	lsr.w	r3, r3, ip
 8020bca:	4303      	orrs	r3, r0
 8020bcc:	461c      	mov	r4, r3
 8020bce:	ec45 4b10 	vmov	d0, r4, r5
 8020bd2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8020bd6:	45b8      	cmp	r8, r7
 8020bd8:	bf3a      	itte	cc
 8020bda:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8020bde:	f1a6 0708 	subcc.w	r7, r6, #8
 8020be2:	2300      	movcs	r3, #0
 8020be4:	380b      	subs	r0, #11
 8020be6:	d012      	beq.n	8020c0e <__b2d+0x8a>
 8020be8:	f1c0 0120 	rsb	r1, r0, #32
 8020bec:	fa23 f401 	lsr.w	r4, r3, r1
 8020bf0:	4082      	lsls	r2, r0
 8020bf2:	4322      	orrs	r2, r4
 8020bf4:	4547      	cmp	r7, r8
 8020bf6:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 8020bfa:	bf8c      	ite	hi
 8020bfc:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8020c00:	2200      	movls	r2, #0
 8020c02:	4083      	lsls	r3, r0
 8020c04:	40ca      	lsrs	r2, r1
 8020c06:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8020c0a:	4313      	orrs	r3, r2
 8020c0c:	e7de      	b.n	8020bcc <__b2d+0x48>
 8020c0e:	ea42 0501 	orr.w	r5, r2, r1
 8020c12:	e7db      	b.n	8020bcc <__b2d+0x48>
 8020c14:	3ff00000 	.word	0x3ff00000

08020c18 <__d2b>:
 8020c18:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8020c1c:	460f      	mov	r7, r1
 8020c1e:	2101      	movs	r1, #1
 8020c20:	ec59 8b10 	vmov	r8, r9, d0
 8020c24:	4616      	mov	r6, r2
 8020c26:	f7ff fc1b 	bl	8020460 <_Balloc>
 8020c2a:	4604      	mov	r4, r0
 8020c2c:	b930      	cbnz	r0, 8020c3c <__d2b+0x24>
 8020c2e:	4602      	mov	r2, r0
 8020c30:	4b23      	ldr	r3, [pc, #140]	@ (8020cc0 <__d2b+0xa8>)
 8020c32:	4824      	ldr	r0, [pc, #144]	@ (8020cc4 <__d2b+0xac>)
 8020c34:	f240 310f 	movw	r1, #783	@ 0x30f
 8020c38:	f7fe fa76 	bl	801f128 <__assert_func>
 8020c3c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8020c40:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8020c44:	b10d      	cbz	r5, 8020c4a <__d2b+0x32>
 8020c46:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8020c4a:	9301      	str	r3, [sp, #4]
 8020c4c:	f1b8 0300 	subs.w	r3, r8, #0
 8020c50:	d023      	beq.n	8020c9a <__d2b+0x82>
 8020c52:	4668      	mov	r0, sp
 8020c54:	9300      	str	r3, [sp, #0]
 8020c56:	f7ff fd14 	bl	8020682 <__lo0bits>
 8020c5a:	e9dd 1200 	ldrd	r1, r2, [sp]
 8020c5e:	b1d0      	cbz	r0, 8020c96 <__d2b+0x7e>
 8020c60:	f1c0 0320 	rsb	r3, r0, #32
 8020c64:	fa02 f303 	lsl.w	r3, r2, r3
 8020c68:	430b      	orrs	r3, r1
 8020c6a:	40c2      	lsrs	r2, r0
 8020c6c:	6163      	str	r3, [r4, #20]
 8020c6e:	9201      	str	r2, [sp, #4]
 8020c70:	9b01      	ldr	r3, [sp, #4]
 8020c72:	61a3      	str	r3, [r4, #24]
 8020c74:	2b00      	cmp	r3, #0
 8020c76:	bf0c      	ite	eq
 8020c78:	2201      	moveq	r2, #1
 8020c7a:	2202      	movne	r2, #2
 8020c7c:	6122      	str	r2, [r4, #16]
 8020c7e:	b1a5      	cbz	r5, 8020caa <__d2b+0x92>
 8020c80:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8020c84:	4405      	add	r5, r0
 8020c86:	603d      	str	r5, [r7, #0]
 8020c88:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8020c8c:	6030      	str	r0, [r6, #0]
 8020c8e:	4620      	mov	r0, r4
 8020c90:	b003      	add	sp, #12
 8020c92:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8020c96:	6161      	str	r1, [r4, #20]
 8020c98:	e7ea      	b.n	8020c70 <__d2b+0x58>
 8020c9a:	a801      	add	r0, sp, #4
 8020c9c:	f7ff fcf1 	bl	8020682 <__lo0bits>
 8020ca0:	9b01      	ldr	r3, [sp, #4]
 8020ca2:	6163      	str	r3, [r4, #20]
 8020ca4:	3020      	adds	r0, #32
 8020ca6:	2201      	movs	r2, #1
 8020ca8:	e7e8      	b.n	8020c7c <__d2b+0x64>
 8020caa:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8020cae:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8020cb2:	6038      	str	r0, [r7, #0]
 8020cb4:	6918      	ldr	r0, [r3, #16]
 8020cb6:	f7ff fcc5 	bl	8020644 <__hi0bits>
 8020cba:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8020cbe:	e7e5      	b.n	8020c8c <__d2b+0x74>
 8020cc0:	080259a7 	.word	0x080259a7
 8020cc4:	08025a18 	.word	0x08025a18

08020cc8 <__ratio>:
 8020cc8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8020ccc:	4688      	mov	r8, r1
 8020cce:	4669      	mov	r1, sp
 8020cd0:	4681      	mov	r9, r0
 8020cd2:	f7ff ff57 	bl	8020b84 <__b2d>
 8020cd6:	a901      	add	r1, sp, #4
 8020cd8:	4640      	mov	r0, r8
 8020cda:	ec55 4b10 	vmov	r4, r5, d0
 8020cde:	f7ff ff51 	bl	8020b84 <__b2d>
 8020ce2:	f8d8 3010 	ldr.w	r3, [r8, #16]
 8020ce6:	f8d9 2010 	ldr.w	r2, [r9, #16]
 8020cea:	1ad2      	subs	r2, r2, r3
 8020cec:	e9dd 3100 	ldrd	r3, r1, [sp]
 8020cf0:	1a5b      	subs	r3, r3, r1
 8020cf2:	eb03 1342 	add.w	r3, r3, r2, lsl #5
 8020cf6:	ec57 6b10 	vmov	r6, r7, d0
 8020cfa:	2b00      	cmp	r3, #0
 8020cfc:	bfd6      	itet	le
 8020cfe:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8020d02:	462a      	movgt	r2, r5
 8020d04:	463a      	movle	r2, r7
 8020d06:	46ab      	mov	fp, r5
 8020d08:	46a2      	mov	sl, r4
 8020d0a:	bfce      	itee	gt
 8020d0c:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 8020d10:	eb02 5303 	addle.w	r3, r2, r3, lsl #20
 8020d14:	ee00 3a90 	vmovle	s1, r3
 8020d18:	ec4b ab17 	vmov	d7, sl, fp
 8020d1c:	ee87 0b00 	vdiv.f64	d0, d7, d0
 8020d20:	b003      	add	sp, #12
 8020d22:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08020d26 <__copybits>:
 8020d26:	3901      	subs	r1, #1
 8020d28:	b570      	push	{r4, r5, r6, lr}
 8020d2a:	1149      	asrs	r1, r1, #5
 8020d2c:	6914      	ldr	r4, [r2, #16]
 8020d2e:	3101      	adds	r1, #1
 8020d30:	f102 0314 	add.w	r3, r2, #20
 8020d34:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8020d38:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8020d3c:	1f05      	subs	r5, r0, #4
 8020d3e:	42a3      	cmp	r3, r4
 8020d40:	d30c      	bcc.n	8020d5c <__copybits+0x36>
 8020d42:	1aa3      	subs	r3, r4, r2
 8020d44:	3b11      	subs	r3, #17
 8020d46:	f023 0303 	bic.w	r3, r3, #3
 8020d4a:	3211      	adds	r2, #17
 8020d4c:	42a2      	cmp	r2, r4
 8020d4e:	bf88      	it	hi
 8020d50:	2300      	movhi	r3, #0
 8020d52:	4418      	add	r0, r3
 8020d54:	2300      	movs	r3, #0
 8020d56:	4288      	cmp	r0, r1
 8020d58:	d305      	bcc.n	8020d66 <__copybits+0x40>
 8020d5a:	bd70      	pop	{r4, r5, r6, pc}
 8020d5c:	f853 6b04 	ldr.w	r6, [r3], #4
 8020d60:	f845 6f04 	str.w	r6, [r5, #4]!
 8020d64:	e7eb      	b.n	8020d3e <__copybits+0x18>
 8020d66:	f840 3b04 	str.w	r3, [r0], #4
 8020d6a:	e7f4      	b.n	8020d56 <__copybits+0x30>

08020d6c <__any_on>:
 8020d6c:	f100 0214 	add.w	r2, r0, #20
 8020d70:	6900      	ldr	r0, [r0, #16]
 8020d72:	114b      	asrs	r3, r1, #5
 8020d74:	4298      	cmp	r0, r3
 8020d76:	b510      	push	{r4, lr}
 8020d78:	db11      	blt.n	8020d9e <__any_on+0x32>
 8020d7a:	dd0a      	ble.n	8020d92 <__any_on+0x26>
 8020d7c:	f011 011f 	ands.w	r1, r1, #31
 8020d80:	d007      	beq.n	8020d92 <__any_on+0x26>
 8020d82:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8020d86:	fa24 f001 	lsr.w	r0, r4, r1
 8020d8a:	fa00 f101 	lsl.w	r1, r0, r1
 8020d8e:	428c      	cmp	r4, r1
 8020d90:	d10b      	bne.n	8020daa <__any_on+0x3e>
 8020d92:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8020d96:	4293      	cmp	r3, r2
 8020d98:	d803      	bhi.n	8020da2 <__any_on+0x36>
 8020d9a:	2000      	movs	r0, #0
 8020d9c:	bd10      	pop	{r4, pc}
 8020d9e:	4603      	mov	r3, r0
 8020da0:	e7f7      	b.n	8020d92 <__any_on+0x26>
 8020da2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8020da6:	2900      	cmp	r1, #0
 8020da8:	d0f5      	beq.n	8020d96 <__any_on+0x2a>
 8020daa:	2001      	movs	r0, #1
 8020dac:	e7f6      	b.n	8020d9c <__any_on+0x30>

08020dae <__ascii_wctomb>:
 8020dae:	4603      	mov	r3, r0
 8020db0:	4608      	mov	r0, r1
 8020db2:	b141      	cbz	r1, 8020dc6 <__ascii_wctomb+0x18>
 8020db4:	2aff      	cmp	r2, #255	@ 0xff
 8020db6:	d904      	bls.n	8020dc2 <__ascii_wctomb+0x14>
 8020db8:	228a      	movs	r2, #138	@ 0x8a
 8020dba:	601a      	str	r2, [r3, #0]
 8020dbc:	f04f 30ff 	mov.w	r0, #4294967295
 8020dc0:	4770      	bx	lr
 8020dc2:	700a      	strb	r2, [r1, #0]
 8020dc4:	2001      	movs	r0, #1
 8020dc6:	4770      	bx	lr

08020dc8 <__ssputs_r>:
 8020dc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8020dcc:	688e      	ldr	r6, [r1, #8]
 8020dce:	461f      	mov	r7, r3
 8020dd0:	42be      	cmp	r6, r7
 8020dd2:	680b      	ldr	r3, [r1, #0]
 8020dd4:	4682      	mov	sl, r0
 8020dd6:	460c      	mov	r4, r1
 8020dd8:	4690      	mov	r8, r2
 8020dda:	d82d      	bhi.n	8020e38 <__ssputs_r+0x70>
 8020ddc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8020de0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8020de4:	d026      	beq.n	8020e34 <__ssputs_r+0x6c>
 8020de6:	6965      	ldr	r5, [r4, #20]
 8020de8:	6909      	ldr	r1, [r1, #16]
 8020dea:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8020dee:	eba3 0901 	sub.w	r9, r3, r1
 8020df2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8020df6:	1c7b      	adds	r3, r7, #1
 8020df8:	444b      	add	r3, r9
 8020dfa:	106d      	asrs	r5, r5, #1
 8020dfc:	429d      	cmp	r5, r3
 8020dfe:	bf38      	it	cc
 8020e00:	461d      	movcc	r5, r3
 8020e02:	0553      	lsls	r3, r2, #21
 8020e04:	d527      	bpl.n	8020e56 <__ssputs_r+0x8e>
 8020e06:	4629      	mov	r1, r5
 8020e08:	f7fb ffca 	bl	801cda0 <_malloc_r>
 8020e0c:	4606      	mov	r6, r0
 8020e0e:	b360      	cbz	r0, 8020e6a <__ssputs_r+0xa2>
 8020e10:	6921      	ldr	r1, [r4, #16]
 8020e12:	464a      	mov	r2, r9
 8020e14:	f7fe f95e 	bl	801f0d4 <memcpy>
 8020e18:	89a3      	ldrh	r3, [r4, #12]
 8020e1a:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8020e1e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8020e22:	81a3      	strh	r3, [r4, #12]
 8020e24:	6126      	str	r6, [r4, #16]
 8020e26:	6165      	str	r5, [r4, #20]
 8020e28:	444e      	add	r6, r9
 8020e2a:	eba5 0509 	sub.w	r5, r5, r9
 8020e2e:	6026      	str	r6, [r4, #0]
 8020e30:	60a5      	str	r5, [r4, #8]
 8020e32:	463e      	mov	r6, r7
 8020e34:	42be      	cmp	r6, r7
 8020e36:	d900      	bls.n	8020e3a <__ssputs_r+0x72>
 8020e38:	463e      	mov	r6, r7
 8020e3a:	6820      	ldr	r0, [r4, #0]
 8020e3c:	4632      	mov	r2, r6
 8020e3e:	4641      	mov	r1, r8
 8020e40:	f7fe f832 	bl	801eea8 <memmove>
 8020e44:	68a3      	ldr	r3, [r4, #8]
 8020e46:	1b9b      	subs	r3, r3, r6
 8020e48:	60a3      	str	r3, [r4, #8]
 8020e4a:	6823      	ldr	r3, [r4, #0]
 8020e4c:	4433      	add	r3, r6
 8020e4e:	6023      	str	r3, [r4, #0]
 8020e50:	2000      	movs	r0, #0
 8020e52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8020e56:	462a      	mov	r2, r5
 8020e58:	f000 fbad 	bl	80215b6 <_realloc_r>
 8020e5c:	4606      	mov	r6, r0
 8020e5e:	2800      	cmp	r0, #0
 8020e60:	d1e0      	bne.n	8020e24 <__ssputs_r+0x5c>
 8020e62:	6921      	ldr	r1, [r4, #16]
 8020e64:	4650      	mov	r0, sl
 8020e66:	f7fe ff65 	bl	801fd34 <_free_r>
 8020e6a:	230c      	movs	r3, #12
 8020e6c:	f8ca 3000 	str.w	r3, [sl]
 8020e70:	89a3      	ldrh	r3, [r4, #12]
 8020e72:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8020e76:	81a3      	strh	r3, [r4, #12]
 8020e78:	f04f 30ff 	mov.w	r0, #4294967295
 8020e7c:	e7e9      	b.n	8020e52 <__ssputs_r+0x8a>
	...

08020e80 <_svfiprintf_r>:
 8020e80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8020e84:	4698      	mov	r8, r3
 8020e86:	898b      	ldrh	r3, [r1, #12]
 8020e88:	061b      	lsls	r3, r3, #24
 8020e8a:	b09d      	sub	sp, #116	@ 0x74
 8020e8c:	4607      	mov	r7, r0
 8020e8e:	460d      	mov	r5, r1
 8020e90:	4614      	mov	r4, r2
 8020e92:	d510      	bpl.n	8020eb6 <_svfiprintf_r+0x36>
 8020e94:	690b      	ldr	r3, [r1, #16]
 8020e96:	b973      	cbnz	r3, 8020eb6 <_svfiprintf_r+0x36>
 8020e98:	2140      	movs	r1, #64	@ 0x40
 8020e9a:	f7fb ff81 	bl	801cda0 <_malloc_r>
 8020e9e:	6028      	str	r0, [r5, #0]
 8020ea0:	6128      	str	r0, [r5, #16]
 8020ea2:	b930      	cbnz	r0, 8020eb2 <_svfiprintf_r+0x32>
 8020ea4:	230c      	movs	r3, #12
 8020ea6:	603b      	str	r3, [r7, #0]
 8020ea8:	f04f 30ff 	mov.w	r0, #4294967295
 8020eac:	b01d      	add	sp, #116	@ 0x74
 8020eae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8020eb2:	2340      	movs	r3, #64	@ 0x40
 8020eb4:	616b      	str	r3, [r5, #20]
 8020eb6:	2300      	movs	r3, #0
 8020eb8:	9309      	str	r3, [sp, #36]	@ 0x24
 8020eba:	2320      	movs	r3, #32
 8020ebc:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8020ec0:	f8cd 800c 	str.w	r8, [sp, #12]
 8020ec4:	2330      	movs	r3, #48	@ 0x30
 8020ec6:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8021064 <_svfiprintf_r+0x1e4>
 8020eca:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8020ece:	f04f 0901 	mov.w	r9, #1
 8020ed2:	4623      	mov	r3, r4
 8020ed4:	469a      	mov	sl, r3
 8020ed6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8020eda:	b10a      	cbz	r2, 8020ee0 <_svfiprintf_r+0x60>
 8020edc:	2a25      	cmp	r2, #37	@ 0x25
 8020ede:	d1f9      	bne.n	8020ed4 <_svfiprintf_r+0x54>
 8020ee0:	ebba 0b04 	subs.w	fp, sl, r4
 8020ee4:	d00b      	beq.n	8020efe <_svfiprintf_r+0x7e>
 8020ee6:	465b      	mov	r3, fp
 8020ee8:	4622      	mov	r2, r4
 8020eea:	4629      	mov	r1, r5
 8020eec:	4638      	mov	r0, r7
 8020eee:	f7ff ff6b 	bl	8020dc8 <__ssputs_r>
 8020ef2:	3001      	adds	r0, #1
 8020ef4:	f000 80a7 	beq.w	8021046 <_svfiprintf_r+0x1c6>
 8020ef8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8020efa:	445a      	add	r2, fp
 8020efc:	9209      	str	r2, [sp, #36]	@ 0x24
 8020efe:	f89a 3000 	ldrb.w	r3, [sl]
 8020f02:	2b00      	cmp	r3, #0
 8020f04:	f000 809f 	beq.w	8021046 <_svfiprintf_r+0x1c6>
 8020f08:	2300      	movs	r3, #0
 8020f0a:	f04f 32ff 	mov.w	r2, #4294967295
 8020f0e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8020f12:	f10a 0a01 	add.w	sl, sl, #1
 8020f16:	9304      	str	r3, [sp, #16]
 8020f18:	9307      	str	r3, [sp, #28]
 8020f1a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8020f1e:	931a      	str	r3, [sp, #104]	@ 0x68
 8020f20:	4654      	mov	r4, sl
 8020f22:	2205      	movs	r2, #5
 8020f24:	f814 1b01 	ldrb.w	r1, [r4], #1
 8020f28:	484e      	ldr	r0, [pc, #312]	@ (8021064 <_svfiprintf_r+0x1e4>)
 8020f2a:	f7df f9e9 	bl	8000300 <memchr>
 8020f2e:	9a04      	ldr	r2, [sp, #16]
 8020f30:	b9d8      	cbnz	r0, 8020f6a <_svfiprintf_r+0xea>
 8020f32:	06d0      	lsls	r0, r2, #27
 8020f34:	bf44      	itt	mi
 8020f36:	2320      	movmi	r3, #32
 8020f38:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8020f3c:	0711      	lsls	r1, r2, #28
 8020f3e:	bf44      	itt	mi
 8020f40:	232b      	movmi	r3, #43	@ 0x2b
 8020f42:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8020f46:	f89a 3000 	ldrb.w	r3, [sl]
 8020f4a:	2b2a      	cmp	r3, #42	@ 0x2a
 8020f4c:	d015      	beq.n	8020f7a <_svfiprintf_r+0xfa>
 8020f4e:	9a07      	ldr	r2, [sp, #28]
 8020f50:	4654      	mov	r4, sl
 8020f52:	2000      	movs	r0, #0
 8020f54:	f04f 0c0a 	mov.w	ip, #10
 8020f58:	4621      	mov	r1, r4
 8020f5a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8020f5e:	3b30      	subs	r3, #48	@ 0x30
 8020f60:	2b09      	cmp	r3, #9
 8020f62:	d94b      	bls.n	8020ffc <_svfiprintf_r+0x17c>
 8020f64:	b1b0      	cbz	r0, 8020f94 <_svfiprintf_r+0x114>
 8020f66:	9207      	str	r2, [sp, #28]
 8020f68:	e014      	b.n	8020f94 <_svfiprintf_r+0x114>
 8020f6a:	eba0 0308 	sub.w	r3, r0, r8
 8020f6e:	fa09 f303 	lsl.w	r3, r9, r3
 8020f72:	4313      	orrs	r3, r2
 8020f74:	9304      	str	r3, [sp, #16]
 8020f76:	46a2      	mov	sl, r4
 8020f78:	e7d2      	b.n	8020f20 <_svfiprintf_r+0xa0>
 8020f7a:	9b03      	ldr	r3, [sp, #12]
 8020f7c:	1d19      	adds	r1, r3, #4
 8020f7e:	681b      	ldr	r3, [r3, #0]
 8020f80:	9103      	str	r1, [sp, #12]
 8020f82:	2b00      	cmp	r3, #0
 8020f84:	bfbb      	ittet	lt
 8020f86:	425b      	neglt	r3, r3
 8020f88:	f042 0202 	orrlt.w	r2, r2, #2
 8020f8c:	9307      	strge	r3, [sp, #28]
 8020f8e:	9307      	strlt	r3, [sp, #28]
 8020f90:	bfb8      	it	lt
 8020f92:	9204      	strlt	r2, [sp, #16]
 8020f94:	7823      	ldrb	r3, [r4, #0]
 8020f96:	2b2e      	cmp	r3, #46	@ 0x2e
 8020f98:	d10a      	bne.n	8020fb0 <_svfiprintf_r+0x130>
 8020f9a:	7863      	ldrb	r3, [r4, #1]
 8020f9c:	2b2a      	cmp	r3, #42	@ 0x2a
 8020f9e:	d132      	bne.n	8021006 <_svfiprintf_r+0x186>
 8020fa0:	9b03      	ldr	r3, [sp, #12]
 8020fa2:	1d1a      	adds	r2, r3, #4
 8020fa4:	681b      	ldr	r3, [r3, #0]
 8020fa6:	9203      	str	r2, [sp, #12]
 8020fa8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8020fac:	3402      	adds	r4, #2
 8020fae:	9305      	str	r3, [sp, #20]
 8020fb0:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8021074 <_svfiprintf_r+0x1f4>
 8020fb4:	7821      	ldrb	r1, [r4, #0]
 8020fb6:	2203      	movs	r2, #3
 8020fb8:	4650      	mov	r0, sl
 8020fba:	f7df f9a1 	bl	8000300 <memchr>
 8020fbe:	b138      	cbz	r0, 8020fd0 <_svfiprintf_r+0x150>
 8020fc0:	9b04      	ldr	r3, [sp, #16]
 8020fc2:	eba0 000a 	sub.w	r0, r0, sl
 8020fc6:	2240      	movs	r2, #64	@ 0x40
 8020fc8:	4082      	lsls	r2, r0
 8020fca:	4313      	orrs	r3, r2
 8020fcc:	3401      	adds	r4, #1
 8020fce:	9304      	str	r3, [sp, #16]
 8020fd0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8020fd4:	4824      	ldr	r0, [pc, #144]	@ (8021068 <_svfiprintf_r+0x1e8>)
 8020fd6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8020fda:	2206      	movs	r2, #6
 8020fdc:	f7df f990 	bl	8000300 <memchr>
 8020fe0:	2800      	cmp	r0, #0
 8020fe2:	d036      	beq.n	8021052 <_svfiprintf_r+0x1d2>
 8020fe4:	4b21      	ldr	r3, [pc, #132]	@ (802106c <_svfiprintf_r+0x1ec>)
 8020fe6:	bb1b      	cbnz	r3, 8021030 <_svfiprintf_r+0x1b0>
 8020fe8:	9b03      	ldr	r3, [sp, #12]
 8020fea:	3307      	adds	r3, #7
 8020fec:	f023 0307 	bic.w	r3, r3, #7
 8020ff0:	3308      	adds	r3, #8
 8020ff2:	9303      	str	r3, [sp, #12]
 8020ff4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8020ff6:	4433      	add	r3, r6
 8020ff8:	9309      	str	r3, [sp, #36]	@ 0x24
 8020ffa:	e76a      	b.n	8020ed2 <_svfiprintf_r+0x52>
 8020ffc:	fb0c 3202 	mla	r2, ip, r2, r3
 8021000:	460c      	mov	r4, r1
 8021002:	2001      	movs	r0, #1
 8021004:	e7a8      	b.n	8020f58 <_svfiprintf_r+0xd8>
 8021006:	2300      	movs	r3, #0
 8021008:	3401      	adds	r4, #1
 802100a:	9305      	str	r3, [sp, #20]
 802100c:	4619      	mov	r1, r3
 802100e:	f04f 0c0a 	mov.w	ip, #10
 8021012:	4620      	mov	r0, r4
 8021014:	f810 2b01 	ldrb.w	r2, [r0], #1
 8021018:	3a30      	subs	r2, #48	@ 0x30
 802101a:	2a09      	cmp	r2, #9
 802101c:	d903      	bls.n	8021026 <_svfiprintf_r+0x1a6>
 802101e:	2b00      	cmp	r3, #0
 8021020:	d0c6      	beq.n	8020fb0 <_svfiprintf_r+0x130>
 8021022:	9105      	str	r1, [sp, #20]
 8021024:	e7c4      	b.n	8020fb0 <_svfiprintf_r+0x130>
 8021026:	fb0c 2101 	mla	r1, ip, r1, r2
 802102a:	4604      	mov	r4, r0
 802102c:	2301      	movs	r3, #1
 802102e:	e7f0      	b.n	8021012 <_svfiprintf_r+0x192>
 8021030:	ab03      	add	r3, sp, #12
 8021032:	9300      	str	r3, [sp, #0]
 8021034:	462a      	mov	r2, r5
 8021036:	4b0e      	ldr	r3, [pc, #56]	@ (8021070 <_svfiprintf_r+0x1f0>)
 8021038:	a904      	add	r1, sp, #16
 802103a:	4638      	mov	r0, r7
 802103c:	f7fc ff10 	bl	801de60 <_printf_float>
 8021040:	1c42      	adds	r2, r0, #1
 8021042:	4606      	mov	r6, r0
 8021044:	d1d6      	bne.n	8020ff4 <_svfiprintf_r+0x174>
 8021046:	89ab      	ldrh	r3, [r5, #12]
 8021048:	065b      	lsls	r3, r3, #25
 802104a:	f53f af2d 	bmi.w	8020ea8 <_svfiprintf_r+0x28>
 802104e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8021050:	e72c      	b.n	8020eac <_svfiprintf_r+0x2c>
 8021052:	ab03      	add	r3, sp, #12
 8021054:	9300      	str	r3, [sp, #0]
 8021056:	462a      	mov	r2, r5
 8021058:	4b05      	ldr	r3, [pc, #20]	@ (8021070 <_svfiprintf_r+0x1f0>)
 802105a:	a904      	add	r1, sp, #16
 802105c:	4638      	mov	r0, r7
 802105e:	f7fd f987 	bl	801e370 <_printf_i>
 8021062:	e7ed      	b.n	8021040 <_svfiprintf_r+0x1c0>
 8021064:	08025a71 	.word	0x08025a71
 8021068:	08025a7b 	.word	0x08025a7b
 802106c:	0801de61 	.word	0x0801de61
 8021070:	08020dc9 	.word	0x08020dc9
 8021074:	08025a77 	.word	0x08025a77

08021078 <__sfputc_r>:
 8021078:	6893      	ldr	r3, [r2, #8]
 802107a:	3b01      	subs	r3, #1
 802107c:	2b00      	cmp	r3, #0
 802107e:	b410      	push	{r4}
 8021080:	6093      	str	r3, [r2, #8]
 8021082:	da08      	bge.n	8021096 <__sfputc_r+0x1e>
 8021084:	6994      	ldr	r4, [r2, #24]
 8021086:	42a3      	cmp	r3, r4
 8021088:	db01      	blt.n	802108e <__sfputc_r+0x16>
 802108a:	290a      	cmp	r1, #10
 802108c:	d103      	bne.n	8021096 <__sfputc_r+0x1e>
 802108e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8021092:	f7fd be65 	b.w	801ed60 <__swbuf_r>
 8021096:	6813      	ldr	r3, [r2, #0]
 8021098:	1c58      	adds	r0, r3, #1
 802109a:	6010      	str	r0, [r2, #0]
 802109c:	7019      	strb	r1, [r3, #0]
 802109e:	4608      	mov	r0, r1
 80210a0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80210a4:	4770      	bx	lr

080210a6 <__sfputs_r>:
 80210a6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80210a8:	4606      	mov	r6, r0
 80210aa:	460f      	mov	r7, r1
 80210ac:	4614      	mov	r4, r2
 80210ae:	18d5      	adds	r5, r2, r3
 80210b0:	42ac      	cmp	r4, r5
 80210b2:	d101      	bne.n	80210b8 <__sfputs_r+0x12>
 80210b4:	2000      	movs	r0, #0
 80210b6:	e007      	b.n	80210c8 <__sfputs_r+0x22>
 80210b8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80210bc:	463a      	mov	r2, r7
 80210be:	4630      	mov	r0, r6
 80210c0:	f7ff ffda 	bl	8021078 <__sfputc_r>
 80210c4:	1c43      	adds	r3, r0, #1
 80210c6:	d1f3      	bne.n	80210b0 <__sfputs_r+0xa>
 80210c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080210cc <_vfiprintf_r>:
 80210cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80210d0:	460d      	mov	r5, r1
 80210d2:	b09d      	sub	sp, #116	@ 0x74
 80210d4:	4614      	mov	r4, r2
 80210d6:	4698      	mov	r8, r3
 80210d8:	4606      	mov	r6, r0
 80210da:	b118      	cbz	r0, 80210e4 <_vfiprintf_r+0x18>
 80210dc:	6a03      	ldr	r3, [r0, #32]
 80210de:	b90b      	cbnz	r3, 80210e4 <_vfiprintf_r+0x18>
 80210e0:	f7fd fcf6 	bl	801ead0 <__sinit>
 80210e4:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80210e6:	07d9      	lsls	r1, r3, #31
 80210e8:	d405      	bmi.n	80210f6 <_vfiprintf_r+0x2a>
 80210ea:	89ab      	ldrh	r3, [r5, #12]
 80210ec:	059a      	lsls	r2, r3, #22
 80210ee:	d402      	bmi.n	80210f6 <_vfiprintf_r+0x2a>
 80210f0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80210f2:	f7e3 fff1 	bl	80050d8 <__retarget_lock_acquire_recursive>
 80210f6:	89ab      	ldrh	r3, [r5, #12]
 80210f8:	071b      	lsls	r3, r3, #28
 80210fa:	d501      	bpl.n	8021100 <_vfiprintf_r+0x34>
 80210fc:	692b      	ldr	r3, [r5, #16]
 80210fe:	b99b      	cbnz	r3, 8021128 <_vfiprintf_r+0x5c>
 8021100:	4629      	mov	r1, r5
 8021102:	4630      	mov	r0, r6
 8021104:	f7fd fe6a 	bl	801eddc <__swsetup_r>
 8021108:	b170      	cbz	r0, 8021128 <_vfiprintf_r+0x5c>
 802110a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 802110c:	07dc      	lsls	r4, r3, #31
 802110e:	d504      	bpl.n	802111a <_vfiprintf_r+0x4e>
 8021110:	f04f 30ff 	mov.w	r0, #4294967295
 8021114:	b01d      	add	sp, #116	@ 0x74
 8021116:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 802111a:	89ab      	ldrh	r3, [r5, #12]
 802111c:	0598      	lsls	r0, r3, #22
 802111e:	d4f7      	bmi.n	8021110 <_vfiprintf_r+0x44>
 8021120:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8021122:	f7e3 ffee 	bl	8005102 <__retarget_lock_release_recursive>
 8021126:	e7f3      	b.n	8021110 <_vfiprintf_r+0x44>
 8021128:	2300      	movs	r3, #0
 802112a:	9309      	str	r3, [sp, #36]	@ 0x24
 802112c:	2320      	movs	r3, #32
 802112e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8021132:	f8cd 800c 	str.w	r8, [sp, #12]
 8021136:	2330      	movs	r3, #48	@ 0x30
 8021138:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80212e8 <_vfiprintf_r+0x21c>
 802113c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8021140:	f04f 0901 	mov.w	r9, #1
 8021144:	4623      	mov	r3, r4
 8021146:	469a      	mov	sl, r3
 8021148:	f813 2b01 	ldrb.w	r2, [r3], #1
 802114c:	b10a      	cbz	r2, 8021152 <_vfiprintf_r+0x86>
 802114e:	2a25      	cmp	r2, #37	@ 0x25
 8021150:	d1f9      	bne.n	8021146 <_vfiprintf_r+0x7a>
 8021152:	ebba 0b04 	subs.w	fp, sl, r4
 8021156:	d00b      	beq.n	8021170 <_vfiprintf_r+0xa4>
 8021158:	465b      	mov	r3, fp
 802115a:	4622      	mov	r2, r4
 802115c:	4629      	mov	r1, r5
 802115e:	4630      	mov	r0, r6
 8021160:	f7ff ffa1 	bl	80210a6 <__sfputs_r>
 8021164:	3001      	adds	r0, #1
 8021166:	f000 80a7 	beq.w	80212b8 <_vfiprintf_r+0x1ec>
 802116a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 802116c:	445a      	add	r2, fp
 802116e:	9209      	str	r2, [sp, #36]	@ 0x24
 8021170:	f89a 3000 	ldrb.w	r3, [sl]
 8021174:	2b00      	cmp	r3, #0
 8021176:	f000 809f 	beq.w	80212b8 <_vfiprintf_r+0x1ec>
 802117a:	2300      	movs	r3, #0
 802117c:	f04f 32ff 	mov.w	r2, #4294967295
 8021180:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8021184:	f10a 0a01 	add.w	sl, sl, #1
 8021188:	9304      	str	r3, [sp, #16]
 802118a:	9307      	str	r3, [sp, #28]
 802118c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8021190:	931a      	str	r3, [sp, #104]	@ 0x68
 8021192:	4654      	mov	r4, sl
 8021194:	2205      	movs	r2, #5
 8021196:	f814 1b01 	ldrb.w	r1, [r4], #1
 802119a:	4853      	ldr	r0, [pc, #332]	@ (80212e8 <_vfiprintf_r+0x21c>)
 802119c:	f7df f8b0 	bl	8000300 <memchr>
 80211a0:	9a04      	ldr	r2, [sp, #16]
 80211a2:	b9d8      	cbnz	r0, 80211dc <_vfiprintf_r+0x110>
 80211a4:	06d1      	lsls	r1, r2, #27
 80211a6:	bf44      	itt	mi
 80211a8:	2320      	movmi	r3, #32
 80211aa:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80211ae:	0713      	lsls	r3, r2, #28
 80211b0:	bf44      	itt	mi
 80211b2:	232b      	movmi	r3, #43	@ 0x2b
 80211b4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80211b8:	f89a 3000 	ldrb.w	r3, [sl]
 80211bc:	2b2a      	cmp	r3, #42	@ 0x2a
 80211be:	d015      	beq.n	80211ec <_vfiprintf_r+0x120>
 80211c0:	9a07      	ldr	r2, [sp, #28]
 80211c2:	4654      	mov	r4, sl
 80211c4:	2000      	movs	r0, #0
 80211c6:	f04f 0c0a 	mov.w	ip, #10
 80211ca:	4621      	mov	r1, r4
 80211cc:	f811 3b01 	ldrb.w	r3, [r1], #1
 80211d0:	3b30      	subs	r3, #48	@ 0x30
 80211d2:	2b09      	cmp	r3, #9
 80211d4:	d94b      	bls.n	802126e <_vfiprintf_r+0x1a2>
 80211d6:	b1b0      	cbz	r0, 8021206 <_vfiprintf_r+0x13a>
 80211d8:	9207      	str	r2, [sp, #28]
 80211da:	e014      	b.n	8021206 <_vfiprintf_r+0x13a>
 80211dc:	eba0 0308 	sub.w	r3, r0, r8
 80211e0:	fa09 f303 	lsl.w	r3, r9, r3
 80211e4:	4313      	orrs	r3, r2
 80211e6:	9304      	str	r3, [sp, #16]
 80211e8:	46a2      	mov	sl, r4
 80211ea:	e7d2      	b.n	8021192 <_vfiprintf_r+0xc6>
 80211ec:	9b03      	ldr	r3, [sp, #12]
 80211ee:	1d19      	adds	r1, r3, #4
 80211f0:	681b      	ldr	r3, [r3, #0]
 80211f2:	9103      	str	r1, [sp, #12]
 80211f4:	2b00      	cmp	r3, #0
 80211f6:	bfbb      	ittet	lt
 80211f8:	425b      	neglt	r3, r3
 80211fa:	f042 0202 	orrlt.w	r2, r2, #2
 80211fe:	9307      	strge	r3, [sp, #28]
 8021200:	9307      	strlt	r3, [sp, #28]
 8021202:	bfb8      	it	lt
 8021204:	9204      	strlt	r2, [sp, #16]
 8021206:	7823      	ldrb	r3, [r4, #0]
 8021208:	2b2e      	cmp	r3, #46	@ 0x2e
 802120a:	d10a      	bne.n	8021222 <_vfiprintf_r+0x156>
 802120c:	7863      	ldrb	r3, [r4, #1]
 802120e:	2b2a      	cmp	r3, #42	@ 0x2a
 8021210:	d132      	bne.n	8021278 <_vfiprintf_r+0x1ac>
 8021212:	9b03      	ldr	r3, [sp, #12]
 8021214:	1d1a      	adds	r2, r3, #4
 8021216:	681b      	ldr	r3, [r3, #0]
 8021218:	9203      	str	r2, [sp, #12]
 802121a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 802121e:	3402      	adds	r4, #2
 8021220:	9305      	str	r3, [sp, #20]
 8021222:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80212f8 <_vfiprintf_r+0x22c>
 8021226:	7821      	ldrb	r1, [r4, #0]
 8021228:	2203      	movs	r2, #3
 802122a:	4650      	mov	r0, sl
 802122c:	f7df f868 	bl	8000300 <memchr>
 8021230:	b138      	cbz	r0, 8021242 <_vfiprintf_r+0x176>
 8021232:	9b04      	ldr	r3, [sp, #16]
 8021234:	eba0 000a 	sub.w	r0, r0, sl
 8021238:	2240      	movs	r2, #64	@ 0x40
 802123a:	4082      	lsls	r2, r0
 802123c:	4313      	orrs	r3, r2
 802123e:	3401      	adds	r4, #1
 8021240:	9304      	str	r3, [sp, #16]
 8021242:	f814 1b01 	ldrb.w	r1, [r4], #1
 8021246:	4829      	ldr	r0, [pc, #164]	@ (80212ec <_vfiprintf_r+0x220>)
 8021248:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 802124c:	2206      	movs	r2, #6
 802124e:	f7df f857 	bl	8000300 <memchr>
 8021252:	2800      	cmp	r0, #0
 8021254:	d03f      	beq.n	80212d6 <_vfiprintf_r+0x20a>
 8021256:	4b26      	ldr	r3, [pc, #152]	@ (80212f0 <_vfiprintf_r+0x224>)
 8021258:	bb1b      	cbnz	r3, 80212a2 <_vfiprintf_r+0x1d6>
 802125a:	9b03      	ldr	r3, [sp, #12]
 802125c:	3307      	adds	r3, #7
 802125e:	f023 0307 	bic.w	r3, r3, #7
 8021262:	3308      	adds	r3, #8
 8021264:	9303      	str	r3, [sp, #12]
 8021266:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8021268:	443b      	add	r3, r7
 802126a:	9309      	str	r3, [sp, #36]	@ 0x24
 802126c:	e76a      	b.n	8021144 <_vfiprintf_r+0x78>
 802126e:	fb0c 3202 	mla	r2, ip, r2, r3
 8021272:	460c      	mov	r4, r1
 8021274:	2001      	movs	r0, #1
 8021276:	e7a8      	b.n	80211ca <_vfiprintf_r+0xfe>
 8021278:	2300      	movs	r3, #0
 802127a:	3401      	adds	r4, #1
 802127c:	9305      	str	r3, [sp, #20]
 802127e:	4619      	mov	r1, r3
 8021280:	f04f 0c0a 	mov.w	ip, #10
 8021284:	4620      	mov	r0, r4
 8021286:	f810 2b01 	ldrb.w	r2, [r0], #1
 802128a:	3a30      	subs	r2, #48	@ 0x30
 802128c:	2a09      	cmp	r2, #9
 802128e:	d903      	bls.n	8021298 <_vfiprintf_r+0x1cc>
 8021290:	2b00      	cmp	r3, #0
 8021292:	d0c6      	beq.n	8021222 <_vfiprintf_r+0x156>
 8021294:	9105      	str	r1, [sp, #20]
 8021296:	e7c4      	b.n	8021222 <_vfiprintf_r+0x156>
 8021298:	fb0c 2101 	mla	r1, ip, r1, r2
 802129c:	4604      	mov	r4, r0
 802129e:	2301      	movs	r3, #1
 80212a0:	e7f0      	b.n	8021284 <_vfiprintf_r+0x1b8>
 80212a2:	ab03      	add	r3, sp, #12
 80212a4:	9300      	str	r3, [sp, #0]
 80212a6:	462a      	mov	r2, r5
 80212a8:	4b12      	ldr	r3, [pc, #72]	@ (80212f4 <_vfiprintf_r+0x228>)
 80212aa:	a904      	add	r1, sp, #16
 80212ac:	4630      	mov	r0, r6
 80212ae:	f7fc fdd7 	bl	801de60 <_printf_float>
 80212b2:	4607      	mov	r7, r0
 80212b4:	1c78      	adds	r0, r7, #1
 80212b6:	d1d6      	bne.n	8021266 <_vfiprintf_r+0x19a>
 80212b8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80212ba:	07d9      	lsls	r1, r3, #31
 80212bc:	d405      	bmi.n	80212ca <_vfiprintf_r+0x1fe>
 80212be:	89ab      	ldrh	r3, [r5, #12]
 80212c0:	059a      	lsls	r2, r3, #22
 80212c2:	d402      	bmi.n	80212ca <_vfiprintf_r+0x1fe>
 80212c4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80212c6:	f7e3 ff1c 	bl	8005102 <__retarget_lock_release_recursive>
 80212ca:	89ab      	ldrh	r3, [r5, #12]
 80212cc:	065b      	lsls	r3, r3, #25
 80212ce:	f53f af1f 	bmi.w	8021110 <_vfiprintf_r+0x44>
 80212d2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80212d4:	e71e      	b.n	8021114 <_vfiprintf_r+0x48>
 80212d6:	ab03      	add	r3, sp, #12
 80212d8:	9300      	str	r3, [sp, #0]
 80212da:	462a      	mov	r2, r5
 80212dc:	4b05      	ldr	r3, [pc, #20]	@ (80212f4 <_vfiprintf_r+0x228>)
 80212de:	a904      	add	r1, sp, #16
 80212e0:	4630      	mov	r0, r6
 80212e2:	f7fd f845 	bl	801e370 <_printf_i>
 80212e6:	e7e4      	b.n	80212b2 <_vfiprintf_r+0x1e6>
 80212e8:	08025a71 	.word	0x08025a71
 80212ec:	08025a7b 	.word	0x08025a7b
 80212f0:	0801de61 	.word	0x0801de61
 80212f4:	080210a7 	.word	0x080210a7
 80212f8:	08025a77 	.word	0x08025a77

080212fc <__sflush_r>:
 80212fc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8021300:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8021304:	0716      	lsls	r6, r2, #28
 8021306:	4605      	mov	r5, r0
 8021308:	460c      	mov	r4, r1
 802130a:	d454      	bmi.n	80213b6 <__sflush_r+0xba>
 802130c:	684b      	ldr	r3, [r1, #4]
 802130e:	2b00      	cmp	r3, #0
 8021310:	dc02      	bgt.n	8021318 <__sflush_r+0x1c>
 8021312:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8021314:	2b00      	cmp	r3, #0
 8021316:	dd48      	ble.n	80213aa <__sflush_r+0xae>
 8021318:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 802131a:	2e00      	cmp	r6, #0
 802131c:	d045      	beq.n	80213aa <__sflush_r+0xae>
 802131e:	2300      	movs	r3, #0
 8021320:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8021324:	682f      	ldr	r7, [r5, #0]
 8021326:	6a21      	ldr	r1, [r4, #32]
 8021328:	602b      	str	r3, [r5, #0]
 802132a:	d030      	beq.n	802138e <__sflush_r+0x92>
 802132c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 802132e:	89a3      	ldrh	r3, [r4, #12]
 8021330:	0759      	lsls	r1, r3, #29
 8021332:	d505      	bpl.n	8021340 <__sflush_r+0x44>
 8021334:	6863      	ldr	r3, [r4, #4]
 8021336:	1ad2      	subs	r2, r2, r3
 8021338:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 802133a:	b10b      	cbz	r3, 8021340 <__sflush_r+0x44>
 802133c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 802133e:	1ad2      	subs	r2, r2, r3
 8021340:	2300      	movs	r3, #0
 8021342:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8021344:	6a21      	ldr	r1, [r4, #32]
 8021346:	4628      	mov	r0, r5
 8021348:	47b0      	blx	r6
 802134a:	1c43      	adds	r3, r0, #1
 802134c:	89a3      	ldrh	r3, [r4, #12]
 802134e:	d106      	bne.n	802135e <__sflush_r+0x62>
 8021350:	6829      	ldr	r1, [r5, #0]
 8021352:	291d      	cmp	r1, #29
 8021354:	d82b      	bhi.n	80213ae <__sflush_r+0xb2>
 8021356:	4a2a      	ldr	r2, [pc, #168]	@ (8021400 <__sflush_r+0x104>)
 8021358:	40ca      	lsrs	r2, r1
 802135a:	07d6      	lsls	r6, r2, #31
 802135c:	d527      	bpl.n	80213ae <__sflush_r+0xb2>
 802135e:	2200      	movs	r2, #0
 8021360:	6062      	str	r2, [r4, #4]
 8021362:	04d9      	lsls	r1, r3, #19
 8021364:	6922      	ldr	r2, [r4, #16]
 8021366:	6022      	str	r2, [r4, #0]
 8021368:	d504      	bpl.n	8021374 <__sflush_r+0x78>
 802136a:	1c42      	adds	r2, r0, #1
 802136c:	d101      	bne.n	8021372 <__sflush_r+0x76>
 802136e:	682b      	ldr	r3, [r5, #0]
 8021370:	b903      	cbnz	r3, 8021374 <__sflush_r+0x78>
 8021372:	6560      	str	r0, [r4, #84]	@ 0x54
 8021374:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8021376:	602f      	str	r7, [r5, #0]
 8021378:	b1b9      	cbz	r1, 80213aa <__sflush_r+0xae>
 802137a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 802137e:	4299      	cmp	r1, r3
 8021380:	d002      	beq.n	8021388 <__sflush_r+0x8c>
 8021382:	4628      	mov	r0, r5
 8021384:	f7fe fcd6 	bl	801fd34 <_free_r>
 8021388:	2300      	movs	r3, #0
 802138a:	6363      	str	r3, [r4, #52]	@ 0x34
 802138c:	e00d      	b.n	80213aa <__sflush_r+0xae>
 802138e:	2301      	movs	r3, #1
 8021390:	4628      	mov	r0, r5
 8021392:	47b0      	blx	r6
 8021394:	4602      	mov	r2, r0
 8021396:	1c50      	adds	r0, r2, #1
 8021398:	d1c9      	bne.n	802132e <__sflush_r+0x32>
 802139a:	682b      	ldr	r3, [r5, #0]
 802139c:	2b00      	cmp	r3, #0
 802139e:	d0c6      	beq.n	802132e <__sflush_r+0x32>
 80213a0:	2b1d      	cmp	r3, #29
 80213a2:	d001      	beq.n	80213a8 <__sflush_r+0xac>
 80213a4:	2b16      	cmp	r3, #22
 80213a6:	d11e      	bne.n	80213e6 <__sflush_r+0xea>
 80213a8:	602f      	str	r7, [r5, #0]
 80213aa:	2000      	movs	r0, #0
 80213ac:	e022      	b.n	80213f4 <__sflush_r+0xf8>
 80213ae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80213b2:	b21b      	sxth	r3, r3
 80213b4:	e01b      	b.n	80213ee <__sflush_r+0xf2>
 80213b6:	690f      	ldr	r7, [r1, #16]
 80213b8:	2f00      	cmp	r7, #0
 80213ba:	d0f6      	beq.n	80213aa <__sflush_r+0xae>
 80213bc:	0793      	lsls	r3, r2, #30
 80213be:	680e      	ldr	r6, [r1, #0]
 80213c0:	bf08      	it	eq
 80213c2:	694b      	ldreq	r3, [r1, #20]
 80213c4:	600f      	str	r7, [r1, #0]
 80213c6:	bf18      	it	ne
 80213c8:	2300      	movne	r3, #0
 80213ca:	eba6 0807 	sub.w	r8, r6, r7
 80213ce:	608b      	str	r3, [r1, #8]
 80213d0:	f1b8 0f00 	cmp.w	r8, #0
 80213d4:	dde9      	ble.n	80213aa <__sflush_r+0xae>
 80213d6:	6a21      	ldr	r1, [r4, #32]
 80213d8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80213da:	4643      	mov	r3, r8
 80213dc:	463a      	mov	r2, r7
 80213de:	4628      	mov	r0, r5
 80213e0:	47b0      	blx	r6
 80213e2:	2800      	cmp	r0, #0
 80213e4:	dc08      	bgt.n	80213f8 <__sflush_r+0xfc>
 80213e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80213ea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80213ee:	81a3      	strh	r3, [r4, #12]
 80213f0:	f04f 30ff 	mov.w	r0, #4294967295
 80213f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80213f8:	4407      	add	r7, r0
 80213fa:	eba8 0800 	sub.w	r8, r8, r0
 80213fe:	e7e7      	b.n	80213d0 <__sflush_r+0xd4>
 8021400:	20400001 	.word	0x20400001

08021404 <_fflush_r>:
 8021404:	b538      	push	{r3, r4, r5, lr}
 8021406:	690b      	ldr	r3, [r1, #16]
 8021408:	4605      	mov	r5, r0
 802140a:	460c      	mov	r4, r1
 802140c:	b913      	cbnz	r3, 8021414 <_fflush_r+0x10>
 802140e:	2500      	movs	r5, #0
 8021410:	4628      	mov	r0, r5
 8021412:	bd38      	pop	{r3, r4, r5, pc}
 8021414:	b118      	cbz	r0, 802141e <_fflush_r+0x1a>
 8021416:	6a03      	ldr	r3, [r0, #32]
 8021418:	b90b      	cbnz	r3, 802141e <_fflush_r+0x1a>
 802141a:	f7fd fb59 	bl	801ead0 <__sinit>
 802141e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8021422:	2b00      	cmp	r3, #0
 8021424:	d0f3      	beq.n	802140e <_fflush_r+0xa>
 8021426:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8021428:	07d0      	lsls	r0, r2, #31
 802142a:	d404      	bmi.n	8021436 <_fflush_r+0x32>
 802142c:	0599      	lsls	r1, r3, #22
 802142e:	d402      	bmi.n	8021436 <_fflush_r+0x32>
 8021430:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8021432:	f7e3 fe51 	bl	80050d8 <__retarget_lock_acquire_recursive>
 8021436:	4628      	mov	r0, r5
 8021438:	4621      	mov	r1, r4
 802143a:	f7ff ff5f 	bl	80212fc <__sflush_r>
 802143e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8021440:	07da      	lsls	r2, r3, #31
 8021442:	4605      	mov	r5, r0
 8021444:	d4e4      	bmi.n	8021410 <_fflush_r+0xc>
 8021446:	89a3      	ldrh	r3, [r4, #12]
 8021448:	059b      	lsls	r3, r3, #22
 802144a:	d4e1      	bmi.n	8021410 <_fflush_r+0xc>
 802144c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 802144e:	f7e3 fe58 	bl	8005102 <__retarget_lock_release_recursive>
 8021452:	e7dd      	b.n	8021410 <_fflush_r+0xc>

08021454 <fiprintf>:
 8021454:	b40e      	push	{r1, r2, r3}
 8021456:	b503      	push	{r0, r1, lr}
 8021458:	4601      	mov	r1, r0
 802145a:	ab03      	add	r3, sp, #12
 802145c:	4805      	ldr	r0, [pc, #20]	@ (8021474 <fiprintf+0x20>)
 802145e:	f853 2b04 	ldr.w	r2, [r3], #4
 8021462:	6800      	ldr	r0, [r0, #0]
 8021464:	9301      	str	r3, [sp, #4]
 8021466:	f7ff fe31 	bl	80210cc <_vfiprintf_r>
 802146a:	b002      	add	sp, #8
 802146c:	f85d eb04 	ldr.w	lr, [sp], #4
 8021470:	b003      	add	sp, #12
 8021472:	4770      	bx	lr
 8021474:	24000214 	.word	0x24000214

08021478 <__swhatbuf_r>:
 8021478:	b570      	push	{r4, r5, r6, lr}
 802147a:	460c      	mov	r4, r1
 802147c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8021480:	2900      	cmp	r1, #0
 8021482:	b096      	sub	sp, #88	@ 0x58
 8021484:	4615      	mov	r5, r2
 8021486:	461e      	mov	r6, r3
 8021488:	da0d      	bge.n	80214a6 <__swhatbuf_r+0x2e>
 802148a:	89a3      	ldrh	r3, [r4, #12]
 802148c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8021490:	f04f 0100 	mov.w	r1, #0
 8021494:	bf14      	ite	ne
 8021496:	2340      	movne	r3, #64	@ 0x40
 8021498:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 802149c:	2000      	movs	r0, #0
 802149e:	6031      	str	r1, [r6, #0]
 80214a0:	602b      	str	r3, [r5, #0]
 80214a2:	b016      	add	sp, #88	@ 0x58
 80214a4:	bd70      	pop	{r4, r5, r6, pc}
 80214a6:	466a      	mov	r2, sp
 80214a8:	f000 f848 	bl	802153c <_fstat_r>
 80214ac:	2800      	cmp	r0, #0
 80214ae:	dbec      	blt.n	802148a <__swhatbuf_r+0x12>
 80214b0:	9901      	ldr	r1, [sp, #4]
 80214b2:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80214b6:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80214ba:	4259      	negs	r1, r3
 80214bc:	4159      	adcs	r1, r3
 80214be:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80214c2:	e7eb      	b.n	802149c <__swhatbuf_r+0x24>

080214c4 <__smakebuf_r>:
 80214c4:	898b      	ldrh	r3, [r1, #12]
 80214c6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80214c8:	079d      	lsls	r5, r3, #30
 80214ca:	4606      	mov	r6, r0
 80214cc:	460c      	mov	r4, r1
 80214ce:	d507      	bpl.n	80214e0 <__smakebuf_r+0x1c>
 80214d0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80214d4:	6023      	str	r3, [r4, #0]
 80214d6:	6123      	str	r3, [r4, #16]
 80214d8:	2301      	movs	r3, #1
 80214da:	6163      	str	r3, [r4, #20]
 80214dc:	b003      	add	sp, #12
 80214de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80214e0:	ab01      	add	r3, sp, #4
 80214e2:	466a      	mov	r2, sp
 80214e4:	f7ff ffc8 	bl	8021478 <__swhatbuf_r>
 80214e8:	9f00      	ldr	r7, [sp, #0]
 80214ea:	4605      	mov	r5, r0
 80214ec:	4639      	mov	r1, r7
 80214ee:	4630      	mov	r0, r6
 80214f0:	f7fb fc56 	bl	801cda0 <_malloc_r>
 80214f4:	b948      	cbnz	r0, 802150a <__smakebuf_r+0x46>
 80214f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80214fa:	059a      	lsls	r2, r3, #22
 80214fc:	d4ee      	bmi.n	80214dc <__smakebuf_r+0x18>
 80214fe:	f023 0303 	bic.w	r3, r3, #3
 8021502:	f043 0302 	orr.w	r3, r3, #2
 8021506:	81a3      	strh	r3, [r4, #12]
 8021508:	e7e2      	b.n	80214d0 <__smakebuf_r+0xc>
 802150a:	89a3      	ldrh	r3, [r4, #12]
 802150c:	6020      	str	r0, [r4, #0]
 802150e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8021512:	81a3      	strh	r3, [r4, #12]
 8021514:	9b01      	ldr	r3, [sp, #4]
 8021516:	e9c4 0704 	strd	r0, r7, [r4, #16]
 802151a:	b15b      	cbz	r3, 8021534 <__smakebuf_r+0x70>
 802151c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8021520:	4630      	mov	r0, r6
 8021522:	f000 f81d 	bl	8021560 <_isatty_r>
 8021526:	b128      	cbz	r0, 8021534 <__smakebuf_r+0x70>
 8021528:	89a3      	ldrh	r3, [r4, #12]
 802152a:	f023 0303 	bic.w	r3, r3, #3
 802152e:	f043 0301 	orr.w	r3, r3, #1
 8021532:	81a3      	strh	r3, [r4, #12]
 8021534:	89a3      	ldrh	r3, [r4, #12]
 8021536:	431d      	orrs	r5, r3
 8021538:	81a5      	strh	r5, [r4, #12]
 802153a:	e7cf      	b.n	80214dc <__smakebuf_r+0x18>

0802153c <_fstat_r>:
 802153c:	b538      	push	{r3, r4, r5, lr}
 802153e:	4d07      	ldr	r5, [pc, #28]	@ (802155c <_fstat_r+0x20>)
 8021540:	2300      	movs	r3, #0
 8021542:	4604      	mov	r4, r0
 8021544:	4608      	mov	r0, r1
 8021546:	4611      	mov	r1, r2
 8021548:	602b      	str	r3, [r5, #0]
 802154a:	f7e3 fc91 	bl	8004e70 <_fstat>
 802154e:	1c43      	adds	r3, r0, #1
 8021550:	d102      	bne.n	8021558 <_fstat_r+0x1c>
 8021552:	682b      	ldr	r3, [r5, #0]
 8021554:	b103      	cbz	r3, 8021558 <_fstat_r+0x1c>
 8021556:	6023      	str	r3, [r4, #0]
 8021558:	bd38      	pop	{r3, r4, r5, pc}
 802155a:	bf00      	nop
 802155c:	2401ca2c 	.word	0x2401ca2c

08021560 <_isatty_r>:
 8021560:	b538      	push	{r3, r4, r5, lr}
 8021562:	4d06      	ldr	r5, [pc, #24]	@ (802157c <_isatty_r+0x1c>)
 8021564:	2300      	movs	r3, #0
 8021566:	4604      	mov	r4, r0
 8021568:	4608      	mov	r0, r1
 802156a:	602b      	str	r3, [r5, #0]
 802156c:	f7e3 fc90 	bl	8004e90 <_isatty>
 8021570:	1c43      	adds	r3, r0, #1
 8021572:	d102      	bne.n	802157a <_isatty_r+0x1a>
 8021574:	682b      	ldr	r3, [r5, #0]
 8021576:	b103      	cbz	r3, 802157a <_isatty_r+0x1a>
 8021578:	6023      	str	r3, [r4, #0]
 802157a:	bd38      	pop	{r3, r4, r5, pc}
 802157c:	2401ca2c 	.word	0x2401ca2c

08021580 <abort>:
 8021580:	b508      	push	{r3, lr}
 8021582:	2006      	movs	r0, #6
 8021584:	f000 f86e 	bl	8021664 <raise>
 8021588:	2001      	movs	r0, #1
 802158a:	f7e3 fc3d 	bl	8004e08 <_exit>

0802158e <_calloc_r>:
 802158e:	b570      	push	{r4, r5, r6, lr}
 8021590:	fba1 5402 	umull	r5, r4, r1, r2
 8021594:	b934      	cbnz	r4, 80215a4 <_calloc_r+0x16>
 8021596:	4629      	mov	r1, r5
 8021598:	f7fb fc02 	bl	801cda0 <_malloc_r>
 802159c:	4606      	mov	r6, r0
 802159e:	b928      	cbnz	r0, 80215ac <_calloc_r+0x1e>
 80215a0:	4630      	mov	r0, r6
 80215a2:	bd70      	pop	{r4, r5, r6, pc}
 80215a4:	220c      	movs	r2, #12
 80215a6:	6002      	str	r2, [r0, #0]
 80215a8:	2600      	movs	r6, #0
 80215aa:	e7f9      	b.n	80215a0 <_calloc_r+0x12>
 80215ac:	462a      	mov	r2, r5
 80215ae:	4621      	mov	r1, r4
 80215b0:	f7fd fc94 	bl	801eedc <memset>
 80215b4:	e7f4      	b.n	80215a0 <_calloc_r+0x12>

080215b6 <_realloc_r>:
 80215b6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80215ba:	4607      	mov	r7, r0
 80215bc:	4614      	mov	r4, r2
 80215be:	460d      	mov	r5, r1
 80215c0:	b921      	cbnz	r1, 80215cc <_realloc_r+0x16>
 80215c2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80215c6:	4611      	mov	r1, r2
 80215c8:	f7fb bbea 	b.w	801cda0 <_malloc_r>
 80215cc:	b92a      	cbnz	r2, 80215da <_realloc_r+0x24>
 80215ce:	f7fe fbb1 	bl	801fd34 <_free_r>
 80215d2:	4625      	mov	r5, r4
 80215d4:	4628      	mov	r0, r5
 80215d6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80215da:	f000 f85f 	bl	802169c <_malloc_usable_size_r>
 80215de:	4284      	cmp	r4, r0
 80215e0:	4606      	mov	r6, r0
 80215e2:	d802      	bhi.n	80215ea <_realloc_r+0x34>
 80215e4:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80215e8:	d8f4      	bhi.n	80215d4 <_realloc_r+0x1e>
 80215ea:	4621      	mov	r1, r4
 80215ec:	4638      	mov	r0, r7
 80215ee:	f7fb fbd7 	bl	801cda0 <_malloc_r>
 80215f2:	4680      	mov	r8, r0
 80215f4:	b908      	cbnz	r0, 80215fa <_realloc_r+0x44>
 80215f6:	4645      	mov	r5, r8
 80215f8:	e7ec      	b.n	80215d4 <_realloc_r+0x1e>
 80215fa:	42b4      	cmp	r4, r6
 80215fc:	4622      	mov	r2, r4
 80215fe:	4629      	mov	r1, r5
 8021600:	bf28      	it	cs
 8021602:	4632      	movcs	r2, r6
 8021604:	f7fd fd66 	bl	801f0d4 <memcpy>
 8021608:	4629      	mov	r1, r5
 802160a:	4638      	mov	r0, r7
 802160c:	f7fe fb92 	bl	801fd34 <_free_r>
 8021610:	e7f1      	b.n	80215f6 <_realloc_r+0x40>

08021612 <_raise_r>:
 8021612:	291f      	cmp	r1, #31
 8021614:	b538      	push	{r3, r4, r5, lr}
 8021616:	4605      	mov	r5, r0
 8021618:	460c      	mov	r4, r1
 802161a:	d904      	bls.n	8021626 <_raise_r+0x14>
 802161c:	2316      	movs	r3, #22
 802161e:	6003      	str	r3, [r0, #0]
 8021620:	f04f 30ff 	mov.w	r0, #4294967295
 8021624:	bd38      	pop	{r3, r4, r5, pc}
 8021626:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8021628:	b112      	cbz	r2, 8021630 <_raise_r+0x1e>
 802162a:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 802162e:	b94b      	cbnz	r3, 8021644 <_raise_r+0x32>
 8021630:	4628      	mov	r0, r5
 8021632:	f000 f831 	bl	8021698 <_getpid_r>
 8021636:	4622      	mov	r2, r4
 8021638:	4601      	mov	r1, r0
 802163a:	4628      	mov	r0, r5
 802163c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8021640:	f000 b818 	b.w	8021674 <_kill_r>
 8021644:	2b01      	cmp	r3, #1
 8021646:	d00a      	beq.n	802165e <_raise_r+0x4c>
 8021648:	1c59      	adds	r1, r3, #1
 802164a:	d103      	bne.n	8021654 <_raise_r+0x42>
 802164c:	2316      	movs	r3, #22
 802164e:	6003      	str	r3, [r0, #0]
 8021650:	2001      	movs	r0, #1
 8021652:	e7e7      	b.n	8021624 <_raise_r+0x12>
 8021654:	2100      	movs	r1, #0
 8021656:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 802165a:	4620      	mov	r0, r4
 802165c:	4798      	blx	r3
 802165e:	2000      	movs	r0, #0
 8021660:	e7e0      	b.n	8021624 <_raise_r+0x12>
	...

08021664 <raise>:
 8021664:	4b02      	ldr	r3, [pc, #8]	@ (8021670 <raise+0xc>)
 8021666:	4601      	mov	r1, r0
 8021668:	6818      	ldr	r0, [r3, #0]
 802166a:	f7ff bfd2 	b.w	8021612 <_raise_r>
 802166e:	bf00      	nop
 8021670:	24000214 	.word	0x24000214

08021674 <_kill_r>:
 8021674:	b538      	push	{r3, r4, r5, lr}
 8021676:	4d07      	ldr	r5, [pc, #28]	@ (8021694 <_kill_r+0x20>)
 8021678:	2300      	movs	r3, #0
 802167a:	4604      	mov	r4, r0
 802167c:	4608      	mov	r0, r1
 802167e:	4611      	mov	r1, r2
 8021680:	602b      	str	r3, [r5, #0]
 8021682:	f7e3 fbaf 	bl	8004de4 <_kill>
 8021686:	1c43      	adds	r3, r0, #1
 8021688:	d102      	bne.n	8021690 <_kill_r+0x1c>
 802168a:	682b      	ldr	r3, [r5, #0]
 802168c:	b103      	cbz	r3, 8021690 <_kill_r+0x1c>
 802168e:	6023      	str	r3, [r4, #0]
 8021690:	bd38      	pop	{r3, r4, r5, pc}
 8021692:	bf00      	nop
 8021694:	2401ca2c 	.word	0x2401ca2c

08021698 <_getpid_r>:
 8021698:	f7e3 bb9c 	b.w	8004dd4 <_getpid>

0802169c <_malloc_usable_size_r>:
 802169c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80216a0:	1f18      	subs	r0, r3, #4
 80216a2:	2b00      	cmp	r3, #0
 80216a4:	bfbc      	itt	lt
 80216a6:	580b      	ldrlt	r3, [r1, r0]
 80216a8:	18c0      	addlt	r0, r0, r3
 80216aa:	4770      	bx	lr
 80216ac:	0000      	movs	r0, r0
	...

080216b0 <sqrt>:
 80216b0:	b508      	push	{r3, lr}
 80216b2:	ed2d 8b04 	vpush	{d8-d9}
 80216b6:	eeb0 8b40 	vmov.f64	d8, d0
 80216ba:	f000 f8f3 	bl	80218a4 <__ieee754_sqrt>
 80216be:	eeb4 8b48 	vcmp.f64	d8, d8
 80216c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80216c6:	d60c      	bvs.n	80216e2 <sqrt+0x32>
 80216c8:	ed9f 9b07 	vldr	d9, [pc, #28]	@ 80216e8 <sqrt+0x38>
 80216cc:	eeb4 8bc9 	vcmpe.f64	d8, d9
 80216d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80216d4:	d505      	bpl.n	80216e2 <sqrt+0x32>
 80216d6:	f7fd fcd3 	bl	801f080 <__errno>
 80216da:	ee89 0b09 	vdiv.f64	d0, d9, d9
 80216de:	2321      	movs	r3, #33	@ 0x21
 80216e0:	6003      	str	r3, [r0, #0]
 80216e2:	ecbd 8b04 	vpop	{d8-d9}
 80216e6:	bd08      	pop	{r3, pc}
	...

080216f0 <cos>:
 80216f0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80216f2:	eeb0 7b40 	vmov.f64	d7, d0
 80216f6:	ee17 3a90 	vmov	r3, s15
 80216fa:	4a21      	ldr	r2, [pc, #132]	@ (8021780 <cos+0x90>)
 80216fc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8021700:	4293      	cmp	r3, r2
 8021702:	d806      	bhi.n	8021712 <cos+0x22>
 8021704:	ed9f 1b1c 	vldr	d1, [pc, #112]	@ 8021778 <cos+0x88>
 8021708:	b005      	add	sp, #20
 802170a:	f85d eb04 	ldr.w	lr, [sp], #4
 802170e:	f000 b8cf 	b.w	80218b0 <__kernel_cos>
 8021712:	4a1c      	ldr	r2, [pc, #112]	@ (8021784 <cos+0x94>)
 8021714:	4293      	cmp	r3, r2
 8021716:	d904      	bls.n	8021722 <cos+0x32>
 8021718:	ee30 0b40 	vsub.f64	d0, d0, d0
 802171c:	b005      	add	sp, #20
 802171e:	f85d fb04 	ldr.w	pc, [sp], #4
 8021722:	4668      	mov	r0, sp
 8021724:	f000 f984 	bl	8021a30 <__ieee754_rem_pio2>
 8021728:	f000 0003 	and.w	r0, r0, #3
 802172c:	2801      	cmp	r0, #1
 802172e:	d009      	beq.n	8021744 <cos+0x54>
 8021730:	2802      	cmp	r0, #2
 8021732:	d010      	beq.n	8021756 <cos+0x66>
 8021734:	b9b0      	cbnz	r0, 8021764 <cos+0x74>
 8021736:	ed9d 1b02 	vldr	d1, [sp, #8]
 802173a:	ed9d 0b00 	vldr	d0, [sp]
 802173e:	f000 f8b7 	bl	80218b0 <__kernel_cos>
 8021742:	e7eb      	b.n	802171c <cos+0x2c>
 8021744:	ed9d 1b02 	vldr	d1, [sp, #8]
 8021748:	ed9d 0b00 	vldr	d0, [sp]
 802174c:	f000 f918 	bl	8021980 <__kernel_sin>
 8021750:	eeb1 0b40 	vneg.f64	d0, d0
 8021754:	e7e2      	b.n	802171c <cos+0x2c>
 8021756:	ed9d 1b02 	vldr	d1, [sp, #8]
 802175a:	ed9d 0b00 	vldr	d0, [sp]
 802175e:	f000 f8a7 	bl	80218b0 <__kernel_cos>
 8021762:	e7f5      	b.n	8021750 <cos+0x60>
 8021764:	ed9d 1b02 	vldr	d1, [sp, #8]
 8021768:	ed9d 0b00 	vldr	d0, [sp]
 802176c:	2001      	movs	r0, #1
 802176e:	f000 f907 	bl	8021980 <__kernel_sin>
 8021772:	e7d3      	b.n	802171c <cos+0x2c>
 8021774:	f3af 8000 	nop.w
	...
 8021780:	3fe921fb 	.word	0x3fe921fb
 8021784:	7fefffff 	.word	0x7fefffff

08021788 <sin>:
 8021788:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 802178a:	eeb0 7b40 	vmov.f64	d7, d0
 802178e:	ee17 3a90 	vmov	r3, s15
 8021792:	4a21      	ldr	r2, [pc, #132]	@ (8021818 <sin+0x90>)
 8021794:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8021798:	4293      	cmp	r3, r2
 802179a:	d807      	bhi.n	80217ac <sin+0x24>
 802179c:	ed9f 1b1c 	vldr	d1, [pc, #112]	@ 8021810 <sin+0x88>
 80217a0:	2000      	movs	r0, #0
 80217a2:	b005      	add	sp, #20
 80217a4:	f85d eb04 	ldr.w	lr, [sp], #4
 80217a8:	f000 b8ea 	b.w	8021980 <__kernel_sin>
 80217ac:	4a1b      	ldr	r2, [pc, #108]	@ (802181c <sin+0x94>)
 80217ae:	4293      	cmp	r3, r2
 80217b0:	d904      	bls.n	80217bc <sin+0x34>
 80217b2:	ee30 0b40 	vsub.f64	d0, d0, d0
 80217b6:	b005      	add	sp, #20
 80217b8:	f85d fb04 	ldr.w	pc, [sp], #4
 80217bc:	4668      	mov	r0, sp
 80217be:	f000 f937 	bl	8021a30 <__ieee754_rem_pio2>
 80217c2:	f000 0003 	and.w	r0, r0, #3
 80217c6:	2801      	cmp	r0, #1
 80217c8:	d00a      	beq.n	80217e0 <sin+0x58>
 80217ca:	2802      	cmp	r0, #2
 80217cc:	d00f      	beq.n	80217ee <sin+0x66>
 80217ce:	b9c0      	cbnz	r0, 8021802 <sin+0x7a>
 80217d0:	ed9d 1b02 	vldr	d1, [sp, #8]
 80217d4:	ed9d 0b00 	vldr	d0, [sp]
 80217d8:	2001      	movs	r0, #1
 80217da:	f000 f8d1 	bl	8021980 <__kernel_sin>
 80217de:	e7ea      	b.n	80217b6 <sin+0x2e>
 80217e0:	ed9d 1b02 	vldr	d1, [sp, #8]
 80217e4:	ed9d 0b00 	vldr	d0, [sp]
 80217e8:	f000 f862 	bl	80218b0 <__kernel_cos>
 80217ec:	e7e3      	b.n	80217b6 <sin+0x2e>
 80217ee:	ed9d 1b02 	vldr	d1, [sp, #8]
 80217f2:	ed9d 0b00 	vldr	d0, [sp]
 80217f6:	2001      	movs	r0, #1
 80217f8:	f000 f8c2 	bl	8021980 <__kernel_sin>
 80217fc:	eeb1 0b40 	vneg.f64	d0, d0
 8021800:	e7d9      	b.n	80217b6 <sin+0x2e>
 8021802:	ed9d 1b02 	vldr	d1, [sp, #8]
 8021806:	ed9d 0b00 	vldr	d0, [sp]
 802180a:	f000 f851 	bl	80218b0 <__kernel_cos>
 802180e:	e7f5      	b.n	80217fc <sin+0x74>
	...
 8021818:	3fe921fb 	.word	0x3fe921fb
 802181c:	7fefffff 	.word	0x7fefffff

08021820 <fmax>:
 8021820:	b508      	push	{r3, lr}
 8021822:	ed2d 8b04 	vpush	{d8-d9}
 8021826:	eeb0 8b40 	vmov.f64	d8, d0
 802182a:	eeb0 9b41 	vmov.f64	d9, d1
 802182e:	f000 f815 	bl	802185c <__fpclassifyd>
 8021832:	b930      	cbnz	r0, 8021842 <fmax+0x22>
 8021834:	eeb0 8b49 	vmov.f64	d8, d9
 8021838:	eeb0 0b48 	vmov.f64	d0, d8
 802183c:	ecbd 8b04 	vpop	{d8-d9}
 8021840:	bd08      	pop	{r3, pc}
 8021842:	eeb0 0b49 	vmov.f64	d0, d9
 8021846:	f000 f809 	bl	802185c <__fpclassifyd>
 802184a:	2800      	cmp	r0, #0
 802184c:	d0f4      	beq.n	8021838 <fmax+0x18>
 802184e:	eeb4 8bc9 	vcmpe.f64	d8, d9
 8021852:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8021856:	dded      	ble.n	8021834 <fmax+0x14>
 8021858:	e7ee      	b.n	8021838 <fmax+0x18>
	...

0802185c <__fpclassifyd>:
 802185c:	ec51 0b10 	vmov	r0, r1, d0
 8021860:	460b      	mov	r3, r1
 8021862:	f031 4100 	bics.w	r1, r1, #2147483648	@ 0x80000000
 8021866:	b510      	push	{r4, lr}
 8021868:	d104      	bne.n	8021874 <__fpclassifyd+0x18>
 802186a:	2800      	cmp	r0, #0
 802186c:	bf0c      	ite	eq
 802186e:	2002      	moveq	r0, #2
 8021870:	2003      	movne	r0, #3
 8021872:	bd10      	pop	{r4, pc}
 8021874:	4a09      	ldr	r2, [pc, #36]	@ (802189c <__fpclassifyd+0x40>)
 8021876:	f5a1 1480 	sub.w	r4, r1, #1048576	@ 0x100000
 802187a:	4294      	cmp	r4, r2
 802187c:	d908      	bls.n	8021890 <__fpclassifyd+0x34>
 802187e:	4a08      	ldr	r2, [pc, #32]	@ (80218a0 <__fpclassifyd+0x44>)
 8021880:	4213      	tst	r3, r2
 8021882:	d007      	beq.n	8021894 <__fpclassifyd+0x38>
 8021884:	4291      	cmp	r1, r2
 8021886:	d107      	bne.n	8021898 <__fpclassifyd+0x3c>
 8021888:	fab0 f080 	clz	r0, r0
 802188c:	0940      	lsrs	r0, r0, #5
 802188e:	e7f0      	b.n	8021872 <__fpclassifyd+0x16>
 8021890:	2004      	movs	r0, #4
 8021892:	e7ee      	b.n	8021872 <__fpclassifyd+0x16>
 8021894:	2003      	movs	r0, #3
 8021896:	e7ec      	b.n	8021872 <__fpclassifyd+0x16>
 8021898:	2000      	movs	r0, #0
 802189a:	e7ea      	b.n	8021872 <__fpclassifyd+0x16>
 802189c:	7fdfffff 	.word	0x7fdfffff
 80218a0:	7ff00000 	.word	0x7ff00000

080218a4 <__ieee754_sqrt>:
 80218a4:	eeb1 0bc0 	vsqrt.f64	d0, d0
 80218a8:	4770      	bx	lr
 80218aa:	0000      	movs	r0, r0
 80218ac:	0000      	movs	r0, r0
	...

080218b0 <__kernel_cos>:
 80218b0:	eeb0 5b40 	vmov.f64	d5, d0
 80218b4:	ee15 1a90 	vmov	r1, s11
 80218b8:	eeb7 0b00 	vmov.f64	d0, #112	@ 0x3f800000  1.0
 80218bc:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80218c0:	f1b1 5f79 	cmp.w	r1, #1044381696	@ 0x3e400000
 80218c4:	d204      	bcs.n	80218d0 <__kernel_cos+0x20>
 80218c6:	eefd 7bc5 	vcvt.s32.f64	s15, d5
 80218ca:	ee17 3a90 	vmov	r3, s15
 80218ce:	b343      	cbz	r3, 8021922 <__kernel_cos+0x72>
 80218d0:	ee25 6b05 	vmul.f64	d6, d5, d5
 80218d4:	ee21 1b45 	vnmul.f64	d1, d1, d5
 80218d8:	ed9f 7b1b 	vldr	d7, [pc, #108]	@ 8021948 <__kernel_cos+0x98>
 80218dc:	ed9f 4b1c 	vldr	d4, [pc, #112]	@ 8021950 <__kernel_cos+0xa0>
 80218e0:	eea6 4b07 	vfma.f64	d4, d6, d7
 80218e4:	ed9f 7b1c 	vldr	d7, [pc, #112]	@ 8021958 <__kernel_cos+0xa8>
 80218e8:	eea4 7b06 	vfma.f64	d7, d4, d6
 80218ec:	ed9f 4b1c 	vldr	d4, [pc, #112]	@ 8021960 <__kernel_cos+0xb0>
 80218f0:	eea7 4b06 	vfma.f64	d4, d7, d6
 80218f4:	ed9f 7b1c 	vldr	d7, [pc, #112]	@ 8021968 <__kernel_cos+0xb8>
 80218f8:	4b1f      	ldr	r3, [pc, #124]	@ (8021978 <__kernel_cos+0xc8>)
 80218fa:	eea4 7b06 	vfma.f64	d7, d4, d6
 80218fe:	ed9f 4b1c 	vldr	d4, [pc, #112]	@ 8021970 <__kernel_cos+0xc0>
 8021902:	4299      	cmp	r1, r3
 8021904:	eea7 4b06 	vfma.f64	d4, d7, d6
 8021908:	eeb6 7b00 	vmov.f64	d7, #96	@ 0x3f000000  0.5
 802190c:	ee24 4b06 	vmul.f64	d4, d4, d6
 8021910:	ee26 7b07 	vmul.f64	d7, d6, d7
 8021914:	eea6 1b04 	vfma.f64	d1, d6, d4
 8021918:	d804      	bhi.n	8021924 <__kernel_cos+0x74>
 802191a:	ee37 7b41 	vsub.f64	d7, d7, d1
 802191e:	ee30 0b47 	vsub.f64	d0, d0, d7
 8021922:	4770      	bx	lr
 8021924:	4b15      	ldr	r3, [pc, #84]	@ (802197c <__kernel_cos+0xcc>)
 8021926:	4299      	cmp	r1, r3
 8021928:	d809      	bhi.n	802193e <__kernel_cos+0x8e>
 802192a:	2200      	movs	r2, #0
 802192c:	f5a1 1300 	sub.w	r3, r1, #2097152	@ 0x200000
 8021930:	ec43 2b16 	vmov	d6, r2, r3
 8021934:	ee30 0b46 	vsub.f64	d0, d0, d6
 8021938:	ee37 7b46 	vsub.f64	d7, d7, d6
 802193c:	e7ed      	b.n	802191a <__kernel_cos+0x6a>
 802193e:	eeb5 6b02 	vmov.f64	d6, #82	@ 0x3e900000  0.2812500
 8021942:	e7f7      	b.n	8021934 <__kernel_cos+0x84>
 8021944:	f3af 8000 	nop.w
 8021948:	be8838d4 	.word	0xbe8838d4
 802194c:	bda8fae9 	.word	0xbda8fae9
 8021950:	bdb4b1c4 	.word	0xbdb4b1c4
 8021954:	3e21ee9e 	.word	0x3e21ee9e
 8021958:	809c52ad 	.word	0x809c52ad
 802195c:	be927e4f 	.word	0xbe927e4f
 8021960:	19cb1590 	.word	0x19cb1590
 8021964:	3efa01a0 	.word	0x3efa01a0
 8021968:	16c15177 	.word	0x16c15177
 802196c:	bf56c16c 	.word	0xbf56c16c
 8021970:	5555554c 	.word	0x5555554c
 8021974:	3fa55555 	.word	0x3fa55555
 8021978:	3fd33332 	.word	0x3fd33332
 802197c:	3fe90000 	.word	0x3fe90000

08021980 <__kernel_sin>:
 8021980:	ee10 3a90 	vmov	r3, s1
 8021984:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8021988:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 802198c:	d204      	bcs.n	8021998 <__kernel_sin+0x18>
 802198e:	eefd 7bc0 	vcvt.s32.f64	s15, d0
 8021992:	ee17 3a90 	vmov	r3, s15
 8021996:	b35b      	cbz	r3, 80219f0 <__kernel_sin+0x70>
 8021998:	ee20 6b00 	vmul.f64	d6, d0, d0
 802199c:	ee20 5b06 	vmul.f64	d5, d0, d6
 80219a0:	ed9f 7b15 	vldr	d7, [pc, #84]	@ 80219f8 <__kernel_sin+0x78>
 80219a4:	ed9f 4b16 	vldr	d4, [pc, #88]	@ 8021a00 <__kernel_sin+0x80>
 80219a8:	eea6 4b07 	vfma.f64	d4, d6, d7
 80219ac:	ed9f 7b16 	vldr	d7, [pc, #88]	@ 8021a08 <__kernel_sin+0x88>
 80219b0:	eea4 7b06 	vfma.f64	d7, d4, d6
 80219b4:	ed9f 4b16 	vldr	d4, [pc, #88]	@ 8021a10 <__kernel_sin+0x90>
 80219b8:	eea7 4b06 	vfma.f64	d4, d7, d6
 80219bc:	ed9f 7b16 	vldr	d7, [pc, #88]	@ 8021a18 <__kernel_sin+0x98>
 80219c0:	eea4 7b06 	vfma.f64	d7, d4, d6
 80219c4:	b930      	cbnz	r0, 80219d4 <__kernel_sin+0x54>
 80219c6:	ed9f 4b16 	vldr	d4, [pc, #88]	@ 8021a20 <__kernel_sin+0xa0>
 80219ca:	eea6 4b07 	vfma.f64	d4, d6, d7
 80219ce:	eea4 0b05 	vfma.f64	d0, d4, d5
 80219d2:	4770      	bx	lr
 80219d4:	ee27 7b45 	vnmul.f64	d7, d7, d5
 80219d8:	eeb6 4b00 	vmov.f64	d4, #96	@ 0x3f000000  0.5
 80219dc:	eea1 7b04 	vfma.f64	d7, d1, d4
 80219e0:	ee97 1b06 	vfnms.f64	d1, d7, d6
 80219e4:	ed9f 7b10 	vldr	d7, [pc, #64]	@ 8021a28 <__kernel_sin+0xa8>
 80219e8:	eea5 1b07 	vfma.f64	d1, d5, d7
 80219ec:	ee30 0b41 	vsub.f64	d0, d0, d1
 80219f0:	4770      	bx	lr
 80219f2:	bf00      	nop
 80219f4:	f3af 8000 	nop.w
 80219f8:	5acfd57c 	.word	0x5acfd57c
 80219fc:	3de5d93a 	.word	0x3de5d93a
 8021a00:	8a2b9ceb 	.word	0x8a2b9ceb
 8021a04:	be5ae5e6 	.word	0xbe5ae5e6
 8021a08:	57b1fe7d 	.word	0x57b1fe7d
 8021a0c:	3ec71de3 	.word	0x3ec71de3
 8021a10:	19c161d5 	.word	0x19c161d5
 8021a14:	bf2a01a0 	.word	0xbf2a01a0
 8021a18:	1110f8a6 	.word	0x1110f8a6
 8021a1c:	3f811111 	.word	0x3f811111
 8021a20:	55555549 	.word	0x55555549
 8021a24:	bfc55555 	.word	0xbfc55555
 8021a28:	55555549 	.word	0x55555549
 8021a2c:	3fc55555 	.word	0x3fc55555

08021a30 <__ieee754_rem_pio2>:
 8021a30:	b570      	push	{r4, r5, r6, lr}
 8021a32:	eeb0 7b40 	vmov.f64	d7, d0
 8021a36:	ee17 5a90 	vmov	r5, s15
 8021a3a:	4b99      	ldr	r3, [pc, #612]	@ (8021ca0 <__ieee754_rem_pio2+0x270>)
 8021a3c:	f025 4600 	bic.w	r6, r5, #2147483648	@ 0x80000000
 8021a40:	429e      	cmp	r6, r3
 8021a42:	b088      	sub	sp, #32
 8021a44:	4604      	mov	r4, r0
 8021a46:	d807      	bhi.n	8021a58 <__ieee754_rem_pio2+0x28>
 8021a48:	2200      	movs	r2, #0
 8021a4a:	2300      	movs	r3, #0
 8021a4c:	ed84 0b00 	vstr	d0, [r4]
 8021a50:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8021a54:	2000      	movs	r0, #0
 8021a56:	e01b      	b.n	8021a90 <__ieee754_rem_pio2+0x60>
 8021a58:	4b92      	ldr	r3, [pc, #584]	@ (8021ca4 <__ieee754_rem_pio2+0x274>)
 8021a5a:	429e      	cmp	r6, r3
 8021a5c:	d83b      	bhi.n	8021ad6 <__ieee754_rem_pio2+0xa6>
 8021a5e:	f5a3 231b 	sub.w	r3, r3, #634880	@ 0x9b000
 8021a62:	2d00      	cmp	r5, #0
 8021a64:	ed9f 6b7e 	vldr	d6, [pc, #504]	@ 8021c60 <__ieee754_rem_pio2+0x230>
 8021a68:	f5a3 63f0 	sub.w	r3, r3, #1920	@ 0x780
 8021a6c:	dd19      	ble.n	8021aa2 <__ieee754_rem_pio2+0x72>
 8021a6e:	ee30 7b46 	vsub.f64	d7, d0, d6
 8021a72:	429e      	cmp	r6, r3
 8021a74:	d00e      	beq.n	8021a94 <__ieee754_rem_pio2+0x64>
 8021a76:	ed9f 5b7c 	vldr	d5, [pc, #496]	@ 8021c68 <__ieee754_rem_pio2+0x238>
 8021a7a:	ee37 6b45 	vsub.f64	d6, d7, d5
 8021a7e:	ee37 7b46 	vsub.f64	d7, d7, d6
 8021a82:	ed84 6b00 	vstr	d6, [r4]
 8021a86:	ee37 7b45 	vsub.f64	d7, d7, d5
 8021a8a:	ed84 7b02 	vstr	d7, [r4, #8]
 8021a8e:	2001      	movs	r0, #1
 8021a90:	b008      	add	sp, #32
 8021a92:	bd70      	pop	{r4, r5, r6, pc}
 8021a94:	ed9f 6b76 	vldr	d6, [pc, #472]	@ 8021c70 <__ieee754_rem_pio2+0x240>
 8021a98:	ed9f 5b77 	vldr	d5, [pc, #476]	@ 8021c78 <__ieee754_rem_pio2+0x248>
 8021a9c:	ee37 7b46 	vsub.f64	d7, d7, d6
 8021aa0:	e7eb      	b.n	8021a7a <__ieee754_rem_pio2+0x4a>
 8021aa2:	429e      	cmp	r6, r3
 8021aa4:	ee30 7b06 	vadd.f64	d7, d0, d6
 8021aa8:	d00e      	beq.n	8021ac8 <__ieee754_rem_pio2+0x98>
 8021aaa:	ed9f 5b6f 	vldr	d5, [pc, #444]	@ 8021c68 <__ieee754_rem_pio2+0x238>
 8021aae:	ee37 6b05 	vadd.f64	d6, d7, d5
 8021ab2:	ee37 7b46 	vsub.f64	d7, d7, d6
 8021ab6:	ed84 6b00 	vstr	d6, [r4]
 8021aba:	ee37 7b05 	vadd.f64	d7, d7, d5
 8021abe:	f04f 30ff 	mov.w	r0, #4294967295
 8021ac2:	ed84 7b02 	vstr	d7, [r4, #8]
 8021ac6:	e7e3      	b.n	8021a90 <__ieee754_rem_pio2+0x60>
 8021ac8:	ed9f 6b69 	vldr	d6, [pc, #420]	@ 8021c70 <__ieee754_rem_pio2+0x240>
 8021acc:	ed9f 5b6a 	vldr	d5, [pc, #424]	@ 8021c78 <__ieee754_rem_pio2+0x248>
 8021ad0:	ee37 7b06 	vadd.f64	d7, d7, d6
 8021ad4:	e7eb      	b.n	8021aae <__ieee754_rem_pio2+0x7e>
 8021ad6:	4b74      	ldr	r3, [pc, #464]	@ (8021ca8 <__ieee754_rem_pio2+0x278>)
 8021ad8:	429e      	cmp	r6, r3
 8021ada:	d870      	bhi.n	8021bbe <__ieee754_rem_pio2+0x18e>
 8021adc:	f000 f8ec 	bl	8021cb8 <fabs>
 8021ae0:	eeb6 7b00 	vmov.f64	d7, #96	@ 0x3f000000  0.5
 8021ae4:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 8021c80 <__ieee754_rem_pio2+0x250>
 8021ae8:	eea0 7b06 	vfma.f64	d7, d0, d6
 8021aec:	eefd 7bc7 	vcvt.s32.f64	s15, d7
 8021af0:	eeb8 5be7 	vcvt.f64.s32	d5, s15
 8021af4:	ee17 0a90 	vmov	r0, s15
 8021af8:	eeb1 4b45 	vneg.f64	d4, d5
 8021afc:	ed9f 7b58 	vldr	d7, [pc, #352]	@ 8021c60 <__ieee754_rem_pio2+0x230>
 8021b00:	eea5 0b47 	vfms.f64	d0, d5, d7
 8021b04:	ed9f 7b58 	vldr	d7, [pc, #352]	@ 8021c68 <__ieee754_rem_pio2+0x238>
 8021b08:	281f      	cmp	r0, #31
 8021b0a:	ee25 7b07 	vmul.f64	d7, d5, d7
 8021b0e:	ee30 6b47 	vsub.f64	d6, d0, d7
 8021b12:	dc05      	bgt.n	8021b20 <__ieee754_rem_pio2+0xf0>
 8021b14:	4b65      	ldr	r3, [pc, #404]	@ (8021cac <__ieee754_rem_pio2+0x27c>)
 8021b16:	1e42      	subs	r2, r0, #1
 8021b18:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8021b1c:	42b3      	cmp	r3, r6
 8021b1e:	d109      	bne.n	8021b34 <__ieee754_rem_pio2+0x104>
 8021b20:	ee16 3a90 	vmov	r3, s13
 8021b24:	f3c3 530a 	ubfx	r3, r3, #20, #11
 8021b28:	ebc3 5316 	rsb	r3, r3, r6, lsr #20
 8021b2c:	2b10      	cmp	r3, #16
 8021b2e:	ea4f 5226 	mov.w	r2, r6, asr #20
 8021b32:	dc02      	bgt.n	8021b3a <__ieee754_rem_pio2+0x10a>
 8021b34:	ed84 6b00 	vstr	d6, [r4]
 8021b38:	e01a      	b.n	8021b70 <__ieee754_rem_pio2+0x140>
 8021b3a:	ed9f 3b4d 	vldr	d3, [pc, #308]	@ 8021c70 <__ieee754_rem_pio2+0x240>
 8021b3e:	eeb0 6b40 	vmov.f64	d6, d0
 8021b42:	eea4 6b03 	vfma.f64	d6, d4, d3
 8021b46:	ee30 7b46 	vsub.f64	d7, d0, d6
 8021b4a:	eea4 7b03 	vfma.f64	d7, d4, d3
 8021b4e:	ed9f 3b4a 	vldr	d3, [pc, #296]	@ 8021c78 <__ieee754_rem_pio2+0x248>
 8021b52:	ee95 7b03 	vfnms.f64	d7, d5, d3
 8021b56:	ee36 3b47 	vsub.f64	d3, d6, d7
 8021b5a:	ee13 3a90 	vmov	r3, s7
 8021b5e:	f3c3 530a 	ubfx	r3, r3, #20, #11
 8021b62:	1ad3      	subs	r3, r2, r3
 8021b64:	2b31      	cmp	r3, #49	@ 0x31
 8021b66:	dc17      	bgt.n	8021b98 <__ieee754_rem_pio2+0x168>
 8021b68:	eeb0 0b46 	vmov.f64	d0, d6
 8021b6c:	ed84 3b00 	vstr	d3, [r4]
 8021b70:	ed94 6b00 	vldr	d6, [r4]
 8021b74:	2d00      	cmp	r5, #0
 8021b76:	ee30 0b46 	vsub.f64	d0, d0, d6
 8021b7a:	ee30 0b47 	vsub.f64	d0, d0, d7
 8021b7e:	ed84 0b02 	vstr	d0, [r4, #8]
 8021b82:	da85      	bge.n	8021a90 <__ieee754_rem_pio2+0x60>
 8021b84:	eeb1 6b46 	vneg.f64	d6, d6
 8021b88:	eeb1 0b40 	vneg.f64	d0, d0
 8021b8c:	ed84 6b00 	vstr	d6, [r4]
 8021b90:	ed84 0b02 	vstr	d0, [r4, #8]
 8021b94:	4240      	negs	r0, r0
 8021b96:	e77b      	b.n	8021a90 <__ieee754_rem_pio2+0x60>
 8021b98:	ed9f 7b3b 	vldr	d7, [pc, #236]	@ 8021c88 <__ieee754_rem_pio2+0x258>
 8021b9c:	eeb0 0b46 	vmov.f64	d0, d6
 8021ba0:	eea4 0b07 	vfma.f64	d0, d4, d7
 8021ba4:	ee36 6b40 	vsub.f64	d6, d6, d0
 8021ba8:	eea4 6b07 	vfma.f64	d6, d4, d7
 8021bac:	ed9f 4b38 	vldr	d4, [pc, #224]	@ 8021c90 <__ieee754_rem_pio2+0x260>
 8021bb0:	eeb0 7b46 	vmov.f64	d7, d6
 8021bb4:	ee95 7b04 	vfnms.f64	d7, d5, d4
 8021bb8:	ee30 6b47 	vsub.f64	d6, d0, d7
 8021bbc:	e7ba      	b.n	8021b34 <__ieee754_rem_pio2+0x104>
 8021bbe:	4b3c      	ldr	r3, [pc, #240]	@ (8021cb0 <__ieee754_rem_pio2+0x280>)
 8021bc0:	429e      	cmp	r6, r3
 8021bc2:	d906      	bls.n	8021bd2 <__ieee754_rem_pio2+0x1a2>
 8021bc4:	ee30 7b40 	vsub.f64	d7, d0, d0
 8021bc8:	ed80 7b02 	vstr	d7, [r0, #8]
 8021bcc:	ed80 7b00 	vstr	d7, [r0]
 8021bd0:	e740      	b.n	8021a54 <__ieee754_rem_pio2+0x24>
 8021bd2:	ee10 3a10 	vmov	r3, s0
 8021bd6:	1532      	asrs	r2, r6, #20
 8021bd8:	f2a2 4216 	subw	r2, r2, #1046	@ 0x416
 8021bdc:	4618      	mov	r0, r3
 8021bde:	eba6 5102 	sub.w	r1, r6, r2, lsl #20
 8021be2:	ec41 0b17 	vmov	d7, r0, r1
 8021be6:	eebd 6bc7 	vcvt.s32.f64	s12, d7
 8021bea:	ed9f 5b2b 	vldr	d5, [pc, #172]	@ 8021c98 <__ieee754_rem_pio2+0x268>
 8021bee:	eeb8 6bc6 	vcvt.f64.s32	d6, s12
 8021bf2:	ee37 7b46 	vsub.f64	d7, d7, d6
 8021bf6:	ed8d 6b02 	vstr	d6, [sp, #8]
 8021bfa:	ee27 7b05 	vmul.f64	d7, d7, d5
 8021bfe:	eebd 6bc7 	vcvt.s32.f64	s12, d7
 8021c02:	a808      	add	r0, sp, #32
 8021c04:	eeb8 6bc6 	vcvt.f64.s32	d6, s12
 8021c08:	ee37 7b46 	vsub.f64	d7, d7, d6
 8021c0c:	ed8d 6b04 	vstr	d6, [sp, #16]
 8021c10:	ee27 7b05 	vmul.f64	d7, d7, d5
 8021c14:	ed8d 7b06 	vstr	d7, [sp, #24]
 8021c18:	2103      	movs	r1, #3
 8021c1a:	ed30 7b02 	vldmdb	r0!, {d7}
 8021c1e:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8021c22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8021c26:	460b      	mov	r3, r1
 8021c28:	f101 31ff 	add.w	r1, r1, #4294967295
 8021c2c:	d0f5      	beq.n	8021c1a <__ieee754_rem_pio2+0x1ea>
 8021c2e:	4921      	ldr	r1, [pc, #132]	@ (8021cb4 <__ieee754_rem_pio2+0x284>)
 8021c30:	9101      	str	r1, [sp, #4]
 8021c32:	2102      	movs	r1, #2
 8021c34:	9100      	str	r1, [sp, #0]
 8021c36:	a802      	add	r0, sp, #8
 8021c38:	4621      	mov	r1, r4
 8021c3a:	f000 f845 	bl	8021cc8 <__kernel_rem_pio2>
 8021c3e:	2d00      	cmp	r5, #0
 8021c40:	f6bf af26 	bge.w	8021a90 <__ieee754_rem_pio2+0x60>
 8021c44:	ed94 7b00 	vldr	d7, [r4]
 8021c48:	eeb1 7b47 	vneg.f64	d7, d7
 8021c4c:	ed84 7b00 	vstr	d7, [r4]
 8021c50:	ed94 7b02 	vldr	d7, [r4, #8]
 8021c54:	eeb1 7b47 	vneg.f64	d7, d7
 8021c58:	ed84 7b02 	vstr	d7, [r4, #8]
 8021c5c:	e79a      	b.n	8021b94 <__ieee754_rem_pio2+0x164>
 8021c5e:	bf00      	nop
 8021c60:	54400000 	.word	0x54400000
 8021c64:	3ff921fb 	.word	0x3ff921fb
 8021c68:	1a626331 	.word	0x1a626331
 8021c6c:	3dd0b461 	.word	0x3dd0b461
 8021c70:	1a600000 	.word	0x1a600000
 8021c74:	3dd0b461 	.word	0x3dd0b461
 8021c78:	2e037073 	.word	0x2e037073
 8021c7c:	3ba3198a 	.word	0x3ba3198a
 8021c80:	6dc9c883 	.word	0x6dc9c883
 8021c84:	3fe45f30 	.word	0x3fe45f30
 8021c88:	2e000000 	.word	0x2e000000
 8021c8c:	3ba3198a 	.word	0x3ba3198a
 8021c90:	252049c1 	.word	0x252049c1
 8021c94:	397b839a 	.word	0x397b839a
 8021c98:	00000000 	.word	0x00000000
 8021c9c:	41700000 	.word	0x41700000
 8021ca0:	3fe921fb 	.word	0x3fe921fb
 8021ca4:	4002d97b 	.word	0x4002d97b
 8021ca8:	413921fb 	.word	0x413921fb
 8021cac:	08025cd8 	.word	0x08025cd8
 8021cb0:	7fefffff 	.word	0x7fefffff
 8021cb4:	08025d58 	.word	0x08025d58

08021cb8 <fabs>:
 8021cb8:	ec51 0b10 	vmov	r0, r1, d0
 8021cbc:	4602      	mov	r2, r0
 8021cbe:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8021cc2:	ec43 2b10 	vmov	d0, r2, r3
 8021cc6:	4770      	bx	lr

08021cc8 <__kernel_rem_pio2>:
 8021cc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8021ccc:	ed2d 8b06 	vpush	{d8-d10}
 8021cd0:	f5ad 7d13 	sub.w	sp, sp, #588	@ 0x24c
 8021cd4:	469b      	mov	fp, r3
 8021cd6:	460f      	mov	r7, r1
 8021cd8:	4bb9      	ldr	r3, [pc, #740]	@ (8021fc0 <__kernel_rem_pio2+0x2f8>)
 8021cda:	99a2      	ldr	r1, [sp, #648]	@ 0x288
 8021cdc:	9ea3      	ldr	r6, [sp, #652]	@ 0x28c
 8021cde:	f853 9021 	ldr.w	r9, [r3, r1, lsl #2]
 8021ce2:	9001      	str	r0, [sp, #4]
 8021ce4:	f112 0f14 	cmn.w	r2, #20
 8021ce8:	bfa8      	it	ge
 8021cea:	1ed3      	subge	r3, r2, #3
 8021cec:	f10b 3aff 	add.w	sl, fp, #4294967295
 8021cf0:	bfb8      	it	lt
 8021cf2:	2300      	movlt	r3, #0
 8021cf4:	f06f 0517 	mvn.w	r5, #23
 8021cf8:	ed9f 6bab 	vldr	d6, [pc, #684]	@ 8021fa8 <__kernel_rem_pio2+0x2e0>
 8021cfc:	bfa4      	itt	ge
 8021cfe:	2018      	movge	r0, #24
 8021d00:	fb93 f3f0 	sdivge	r3, r3, r0
 8021d04:	fb03 5505 	mla	r5, r3, r5, r5
 8021d08:	eba3 040a 	sub.w	r4, r3, sl
 8021d0c:	4415      	add	r5, r2
 8021d0e:	eb09 0c0a 	add.w	ip, r9, sl
 8021d12:	a81a      	add	r0, sp, #104	@ 0x68
 8021d14:	eb06 0e84 	add.w	lr, r6, r4, lsl #2
 8021d18:	2200      	movs	r2, #0
 8021d1a:	4562      	cmp	r2, ip
 8021d1c:	dd0e      	ble.n	8021d3c <__kernel_rem_pio2+0x74>
 8021d1e:	aa1a      	add	r2, sp, #104	@ 0x68
 8021d20:	eb02 02cb 	add.w	r2, r2, fp, lsl #3
 8021d24:	f50d 78d4 	add.w	r8, sp, #424	@ 0x1a8
 8021d28:	2400      	movs	r4, #0
 8021d2a:	454c      	cmp	r4, r9
 8021d2c:	dc23      	bgt.n	8021d76 <__kernel_rem_pio2+0xae>
 8021d2e:	ed9f 7b9e 	vldr	d7, [pc, #632]	@ 8021fa8 <__kernel_rem_pio2+0x2e0>
 8021d32:	f8dd e004 	ldr.w	lr, [sp, #4]
 8021d36:	4694      	mov	ip, r2
 8021d38:	2000      	movs	r0, #0
 8021d3a:	e015      	b.n	8021d68 <__kernel_rem_pio2+0xa0>
 8021d3c:	42d4      	cmn	r4, r2
 8021d3e:	d409      	bmi.n	8021d54 <__kernel_rem_pio2+0x8c>
 8021d40:	f85e 1022 	ldr.w	r1, [lr, r2, lsl #2]
 8021d44:	ee07 1a90 	vmov	s15, r1
 8021d48:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8021d4c:	eca0 7b02 	vstmia	r0!, {d7}
 8021d50:	3201      	adds	r2, #1
 8021d52:	e7e2      	b.n	8021d1a <__kernel_rem_pio2+0x52>
 8021d54:	eeb0 7b46 	vmov.f64	d7, d6
 8021d58:	e7f8      	b.n	8021d4c <__kernel_rem_pio2+0x84>
 8021d5a:	ecbe 5b02 	vldmia	lr!, {d5}
 8021d5e:	ed3c 6b02 	vldmdb	ip!, {d6}
 8021d62:	3001      	adds	r0, #1
 8021d64:	eea5 7b06 	vfma.f64	d7, d5, d6
 8021d68:	4550      	cmp	r0, sl
 8021d6a:	ddf6      	ble.n	8021d5a <__kernel_rem_pio2+0x92>
 8021d6c:	eca8 7b02 	vstmia	r8!, {d7}
 8021d70:	3401      	adds	r4, #1
 8021d72:	3208      	adds	r2, #8
 8021d74:	e7d9      	b.n	8021d2a <__kernel_rem_pio2+0x62>
 8021d76:	aa06      	add	r2, sp, #24
 8021d78:	ed9f 9b8d 	vldr	d9, [pc, #564]	@ 8021fb0 <__kernel_rem_pio2+0x2e8>
 8021d7c:	ed9f ab8e 	vldr	d10, [pc, #568]	@ 8021fb8 <__kernel_rem_pio2+0x2f0>
 8021d80:	eb02 0289 	add.w	r2, r2, r9, lsl #2
 8021d84:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8021d88:	9203      	str	r2, [sp, #12]
 8021d8a:	9302      	str	r3, [sp, #8]
 8021d8c:	464c      	mov	r4, r9
 8021d8e:	00e3      	lsls	r3, r4, #3
 8021d90:	9304      	str	r3, [sp, #16]
 8021d92:	ab92      	add	r3, sp, #584	@ 0x248
 8021d94:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8021d98:	ed13 0b28 	vldr	d0, [r3, #-160]	@ 0xffffff60
 8021d9c:	aa6a      	add	r2, sp, #424	@ 0x1a8
 8021d9e:	ab06      	add	r3, sp, #24
 8021da0:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 8021da4:	461e      	mov	r6, r3
 8021da6:	4620      	mov	r0, r4
 8021da8:	2800      	cmp	r0, #0
 8021daa:	dc4a      	bgt.n	8021e42 <__kernel_rem_pio2+0x17a>
 8021dac:	4628      	mov	r0, r5
 8021dae:	9305      	str	r3, [sp, #20]
 8021db0:	f000 f9fe 	bl	80221b0 <scalbn>
 8021db4:	eeb0 8b40 	vmov.f64	d8, d0
 8021db8:	eeb4 0b00 	vmov.f64	d0, #64	@ 0x3e000000  0.125
 8021dbc:	ee28 0b00 	vmul.f64	d0, d8, d0
 8021dc0:	f000 fa72 	bl	80222a8 <floor>
 8021dc4:	eeb2 7b00 	vmov.f64	d7, #32	@ 0x41000000  8.0
 8021dc8:	eea0 8b47 	vfms.f64	d8, d0, d7
 8021dcc:	eefd 7bc8 	vcvt.s32.f64	s15, d8
 8021dd0:	2d00      	cmp	r5, #0
 8021dd2:	ee17 8a90 	vmov	r8, s15
 8021dd6:	9b05      	ldr	r3, [sp, #20]
 8021dd8:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8021ddc:	ee38 8b47 	vsub.f64	d8, d8, d7
 8021de0:	dd41      	ble.n	8021e66 <__kernel_rem_pio2+0x19e>
 8021de2:	1e60      	subs	r0, r4, #1
 8021de4:	aa06      	add	r2, sp, #24
 8021de6:	f1c5 0c18 	rsb	ip, r5, #24
 8021dea:	f852 6020 	ldr.w	r6, [r2, r0, lsl #2]
 8021dee:	fa46 f20c 	asr.w	r2, r6, ip
 8021df2:	4490      	add	r8, r2
 8021df4:	fa02 f20c 	lsl.w	r2, r2, ip
 8021df8:	1ab6      	subs	r6, r6, r2
 8021dfa:	aa06      	add	r2, sp, #24
 8021dfc:	f842 6020 	str.w	r6, [r2, r0, lsl #2]
 8021e00:	f1c5 0217 	rsb	r2, r5, #23
 8021e04:	4116      	asrs	r6, r2
 8021e06:	2e00      	cmp	r6, #0
 8021e08:	dd3c      	ble.n	8021e84 <__kernel_rem_pio2+0x1bc>
 8021e0a:	f04f 0c00 	mov.w	ip, #0
 8021e0e:	f108 0801 	add.w	r8, r8, #1
 8021e12:	4660      	mov	r0, ip
 8021e14:	f06f 4e7f 	mvn.w	lr, #4278190080	@ 0xff000000
 8021e18:	4564      	cmp	r4, ip
 8021e1a:	dc66      	bgt.n	8021eea <__kernel_rem_pio2+0x222>
 8021e1c:	2d00      	cmp	r5, #0
 8021e1e:	dd03      	ble.n	8021e28 <__kernel_rem_pio2+0x160>
 8021e20:	2d01      	cmp	r5, #1
 8021e22:	d072      	beq.n	8021f0a <__kernel_rem_pio2+0x242>
 8021e24:	2d02      	cmp	r5, #2
 8021e26:	d07a      	beq.n	8021f1e <__kernel_rem_pio2+0x256>
 8021e28:	2e02      	cmp	r6, #2
 8021e2a:	d12b      	bne.n	8021e84 <__kernel_rem_pio2+0x1bc>
 8021e2c:	eeb7 0b00 	vmov.f64	d0, #112	@ 0x3f800000  1.0
 8021e30:	ee30 8b48 	vsub.f64	d8, d0, d8
 8021e34:	b330      	cbz	r0, 8021e84 <__kernel_rem_pio2+0x1bc>
 8021e36:	4628      	mov	r0, r5
 8021e38:	f000 f9ba 	bl	80221b0 <scalbn>
 8021e3c:	ee38 8b40 	vsub.f64	d8, d8, d0
 8021e40:	e020      	b.n	8021e84 <__kernel_rem_pio2+0x1bc>
 8021e42:	ee20 7b09 	vmul.f64	d7, d0, d9
 8021e46:	eebd 7bc7 	vcvt.s32.f64	s14, d7
 8021e4a:	3801      	subs	r0, #1
 8021e4c:	eeb8 7bc7 	vcvt.f64.s32	d7, s14
 8021e50:	eea7 0b4a 	vfms.f64	d0, d7, d10
 8021e54:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 8021e58:	eca6 0a01 	vstmia	r6!, {s0}
 8021e5c:	ed32 0b02 	vldmdb	r2!, {d0}
 8021e60:	ee37 0b00 	vadd.f64	d0, d7, d0
 8021e64:	e7a0      	b.n	8021da8 <__kernel_rem_pio2+0xe0>
 8021e66:	d105      	bne.n	8021e74 <__kernel_rem_pio2+0x1ac>
 8021e68:	1e62      	subs	r2, r4, #1
 8021e6a:	a906      	add	r1, sp, #24
 8021e6c:	f851 6022 	ldr.w	r6, [r1, r2, lsl #2]
 8021e70:	15f6      	asrs	r6, r6, #23
 8021e72:	e7c8      	b.n	8021e06 <__kernel_rem_pio2+0x13e>
 8021e74:	eeb6 7b00 	vmov.f64	d7, #96	@ 0x3f000000  0.5
 8021e78:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8021e7c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8021e80:	da31      	bge.n	8021ee6 <__kernel_rem_pio2+0x21e>
 8021e82:	2600      	movs	r6, #0
 8021e84:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8021e88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8021e8c:	f040 809c 	bne.w	8021fc8 <__kernel_rem_pio2+0x300>
 8021e90:	1e62      	subs	r2, r4, #1
 8021e92:	2000      	movs	r0, #0
 8021e94:	454a      	cmp	r2, r9
 8021e96:	da49      	bge.n	8021f2c <__kernel_rem_pio2+0x264>
 8021e98:	2800      	cmp	r0, #0
 8021e9a:	d062      	beq.n	8021f62 <__kernel_rem_pio2+0x29a>
 8021e9c:	3c01      	subs	r4, #1
 8021e9e:	ab06      	add	r3, sp, #24
 8021ea0:	3d18      	subs	r5, #24
 8021ea2:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8021ea6:	2b00      	cmp	r3, #0
 8021ea8:	d0f8      	beq.n	8021e9c <__kernel_rem_pio2+0x1d4>
 8021eaa:	eeb7 0b00 	vmov.f64	d0, #112	@ 0x3f800000  1.0
 8021eae:	4628      	mov	r0, r5
 8021eb0:	f000 f97e 	bl	80221b0 <scalbn>
 8021eb4:	ed9f 6b3e 	vldr	d6, [pc, #248]	@ 8021fb0 <__kernel_rem_pio2+0x2e8>
 8021eb8:	1c62      	adds	r2, r4, #1
 8021eba:	a96a      	add	r1, sp, #424	@ 0x1a8
 8021ebc:	00d3      	lsls	r3, r2, #3
 8021ebe:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 8021ec2:	4622      	mov	r2, r4
 8021ec4:	2a00      	cmp	r2, #0
 8021ec6:	f280 80a9 	bge.w	802201c <__kernel_rem_pio2+0x354>
 8021eca:	4622      	mov	r2, r4
 8021ecc:	2a00      	cmp	r2, #0
 8021ece:	f2c0 80c7 	blt.w	8022060 <__kernel_rem_pio2+0x398>
 8021ed2:	a96a      	add	r1, sp, #424	@ 0x1a8
 8021ed4:	eb01 05c2 	add.w	r5, r1, r2, lsl #3
 8021ed8:	ed9f 7b33 	vldr	d7, [pc, #204]	@ 8021fa8 <__kernel_rem_pio2+0x2e0>
 8021edc:	f8df c0e4 	ldr.w	ip, [pc, #228]	@ 8021fc4 <__kernel_rem_pio2+0x2fc>
 8021ee0:	2000      	movs	r0, #0
 8021ee2:	1aa1      	subs	r1, r4, r2
 8021ee4:	e0b1      	b.n	802204a <__kernel_rem_pio2+0x382>
 8021ee6:	2602      	movs	r6, #2
 8021ee8:	e78f      	b.n	8021e0a <__kernel_rem_pio2+0x142>
 8021eea:	f853 2b04 	ldr.w	r2, [r3], #4
 8021eee:	b948      	cbnz	r0, 8021f04 <__kernel_rem_pio2+0x23c>
 8021ef0:	b122      	cbz	r2, 8021efc <__kernel_rem_pio2+0x234>
 8021ef2:	f1c2 7280 	rsb	r2, r2, #16777216	@ 0x1000000
 8021ef6:	f843 2c04 	str.w	r2, [r3, #-4]
 8021efa:	2201      	movs	r2, #1
 8021efc:	f10c 0c01 	add.w	ip, ip, #1
 8021f00:	4610      	mov	r0, r2
 8021f02:	e789      	b.n	8021e18 <__kernel_rem_pio2+0x150>
 8021f04:	ebae 0202 	sub.w	r2, lr, r2
 8021f08:	e7f5      	b.n	8021ef6 <__kernel_rem_pio2+0x22e>
 8021f0a:	1e62      	subs	r2, r4, #1
 8021f0c:	ab06      	add	r3, sp, #24
 8021f0e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8021f12:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8021f16:	a906      	add	r1, sp, #24
 8021f18:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8021f1c:	e784      	b.n	8021e28 <__kernel_rem_pio2+0x160>
 8021f1e:	1e62      	subs	r2, r4, #1
 8021f20:	ab06      	add	r3, sp, #24
 8021f22:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8021f26:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8021f2a:	e7f4      	b.n	8021f16 <__kernel_rem_pio2+0x24e>
 8021f2c:	ab06      	add	r3, sp, #24
 8021f2e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8021f32:	3a01      	subs	r2, #1
 8021f34:	4318      	orrs	r0, r3
 8021f36:	e7ad      	b.n	8021e94 <__kernel_rem_pio2+0x1cc>
 8021f38:	3301      	adds	r3, #1
 8021f3a:	f852 0d04 	ldr.w	r0, [r2, #-4]!
 8021f3e:	2800      	cmp	r0, #0
 8021f40:	d0fa      	beq.n	8021f38 <__kernel_rem_pio2+0x270>
 8021f42:	9a04      	ldr	r2, [sp, #16]
 8021f44:	f502 7212 	add.w	r2, r2, #584	@ 0x248
 8021f48:	446a      	add	r2, sp
 8021f4a:	eb04 000b 	add.w	r0, r4, fp
 8021f4e:	a91a      	add	r1, sp, #104	@ 0x68
 8021f50:	1c66      	adds	r6, r4, #1
 8021f52:	3a98      	subs	r2, #152	@ 0x98
 8021f54:	eb01 00c0 	add.w	r0, r1, r0, lsl #3
 8021f58:	4423      	add	r3, r4
 8021f5a:	42b3      	cmp	r3, r6
 8021f5c:	da04      	bge.n	8021f68 <__kernel_rem_pio2+0x2a0>
 8021f5e:	461c      	mov	r4, r3
 8021f60:	e715      	b.n	8021d8e <__kernel_rem_pio2+0xc6>
 8021f62:	9a03      	ldr	r2, [sp, #12]
 8021f64:	2301      	movs	r3, #1
 8021f66:	e7e8      	b.n	8021f3a <__kernel_rem_pio2+0x272>
 8021f68:	9902      	ldr	r1, [sp, #8]
 8021f6a:	f8dd c004 	ldr.w	ip, [sp, #4]
 8021f6e:	f851 1026 	ldr.w	r1, [r1, r6, lsl #2]
 8021f72:	9104      	str	r1, [sp, #16]
 8021f74:	ee07 1a90 	vmov	s15, r1
 8021f78:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8021f7c:	2400      	movs	r4, #0
 8021f7e:	eca0 7b02 	vstmia	r0!, {d7}
 8021f82:	ed9f 7b09 	vldr	d7, [pc, #36]	@ 8021fa8 <__kernel_rem_pio2+0x2e0>
 8021f86:	4686      	mov	lr, r0
 8021f88:	4554      	cmp	r4, sl
 8021f8a:	dd03      	ble.n	8021f94 <__kernel_rem_pio2+0x2cc>
 8021f8c:	eca2 7b02 	vstmia	r2!, {d7}
 8021f90:	3601      	adds	r6, #1
 8021f92:	e7e2      	b.n	8021f5a <__kernel_rem_pio2+0x292>
 8021f94:	ecbc 5b02 	vldmia	ip!, {d5}
 8021f98:	ed3e 6b02 	vldmdb	lr!, {d6}
 8021f9c:	3401      	adds	r4, #1
 8021f9e:	eea5 7b06 	vfma.f64	d7, d5, d6
 8021fa2:	e7f1      	b.n	8021f88 <__kernel_rem_pio2+0x2c0>
 8021fa4:	f3af 8000 	nop.w
	...
 8021fb4:	3e700000 	.word	0x3e700000
 8021fb8:	00000000 	.word	0x00000000
 8021fbc:	41700000 	.word	0x41700000
 8021fc0:	08025ea0 	.word	0x08025ea0
 8021fc4:	08025e60 	.word	0x08025e60
 8021fc8:	4268      	negs	r0, r5
 8021fca:	eeb0 0b48 	vmov.f64	d0, d8
 8021fce:	f000 f8ef 	bl	80221b0 <scalbn>
 8021fd2:	ed9f 6b71 	vldr	d6, [pc, #452]	@ 8022198 <__kernel_rem_pio2+0x4d0>
 8021fd6:	eeb4 0bc6 	vcmpe.f64	d0, d6
 8021fda:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8021fde:	db17      	blt.n	8022010 <__kernel_rem_pio2+0x348>
 8021fe0:	ed9f 7b6f 	vldr	d7, [pc, #444]	@ 80221a0 <__kernel_rem_pio2+0x4d8>
 8021fe4:	ee20 7b07 	vmul.f64	d7, d0, d7
 8021fe8:	eebd 7bc7 	vcvt.s32.f64	s14, d7
 8021fec:	aa06      	add	r2, sp, #24
 8021fee:	eeb8 5bc7 	vcvt.f64.s32	d5, s14
 8021ff2:	eea5 0b46 	vfms.f64	d0, d5, d6
 8021ff6:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 8021ffa:	3518      	adds	r5, #24
 8021ffc:	ee10 3a10 	vmov	r3, s0
 8022000:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 8022004:	ee17 3a10 	vmov	r3, s14
 8022008:	3401      	adds	r4, #1
 802200a:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 802200e:	e74c      	b.n	8021eaa <__kernel_rem_pio2+0x1e2>
 8022010:	eebd 0bc0 	vcvt.s32.f64	s0, d0
 8022014:	aa06      	add	r2, sp, #24
 8022016:	ee10 3a10 	vmov	r3, s0
 802201a:	e7f6      	b.n	802200a <__kernel_rem_pio2+0x342>
 802201c:	a806      	add	r0, sp, #24
 802201e:	f850 0022 	ldr.w	r0, [r0, r2, lsl #2]
 8022022:	9001      	str	r0, [sp, #4]
 8022024:	ee07 0a90 	vmov	s15, r0
 8022028:	3a01      	subs	r2, #1
 802202a:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 802202e:	ee27 7b00 	vmul.f64	d7, d7, d0
 8022032:	ee20 0b06 	vmul.f64	d0, d0, d6
 8022036:	ed21 7b02 	vstmdb	r1!, {d7}
 802203a:	e743      	b.n	8021ec4 <__kernel_rem_pio2+0x1fc>
 802203c:	ecbc 5b02 	vldmia	ip!, {d5}
 8022040:	ecb5 6b02 	vldmia	r5!, {d6}
 8022044:	3001      	adds	r0, #1
 8022046:	eea5 7b06 	vfma.f64	d7, d5, d6
 802204a:	4548      	cmp	r0, r9
 802204c:	dc01      	bgt.n	8022052 <__kernel_rem_pio2+0x38a>
 802204e:	4288      	cmp	r0, r1
 8022050:	ddf4      	ble.n	802203c <__kernel_rem_pio2+0x374>
 8022052:	a842      	add	r0, sp, #264	@ 0x108
 8022054:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
 8022058:	ed81 7b00 	vstr	d7, [r1]
 802205c:	3a01      	subs	r2, #1
 802205e:	e735      	b.n	8021ecc <__kernel_rem_pio2+0x204>
 8022060:	9aa2      	ldr	r2, [sp, #648]	@ 0x288
 8022062:	2a02      	cmp	r2, #2
 8022064:	dc0a      	bgt.n	802207c <__kernel_rem_pio2+0x3b4>
 8022066:	2a00      	cmp	r2, #0
 8022068:	dc29      	bgt.n	80220be <__kernel_rem_pio2+0x3f6>
 802206a:	d042      	beq.n	80220f2 <__kernel_rem_pio2+0x42a>
 802206c:	f008 0007 	and.w	r0, r8, #7
 8022070:	f50d 7d13 	add.w	sp, sp, #588	@ 0x24c
 8022074:	ecbd 8b06 	vpop	{d8-d10}
 8022078:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 802207c:	9aa2      	ldr	r2, [sp, #648]	@ 0x288
 802207e:	2a03      	cmp	r2, #3
 8022080:	d1f4      	bne.n	802206c <__kernel_rem_pio2+0x3a4>
 8022082:	a942      	add	r1, sp, #264	@ 0x108
 8022084:	f1a3 0208 	sub.w	r2, r3, #8
 8022088:	440a      	add	r2, r1
 802208a:	4611      	mov	r1, r2
 802208c:	4620      	mov	r0, r4
 802208e:	2800      	cmp	r0, #0
 8022090:	dc50      	bgt.n	8022134 <__kernel_rem_pio2+0x46c>
 8022092:	4621      	mov	r1, r4
 8022094:	2901      	cmp	r1, #1
 8022096:	dc5d      	bgt.n	8022154 <__kernel_rem_pio2+0x48c>
 8022098:	ed9f 7b43 	vldr	d7, [pc, #268]	@ 80221a8 <__kernel_rem_pio2+0x4e0>
 802209c:	aa42      	add	r2, sp, #264	@ 0x108
 802209e:	4413      	add	r3, r2
 80220a0:	2c01      	cmp	r4, #1
 80220a2:	dc67      	bgt.n	8022174 <__kernel_rem_pio2+0x4ac>
 80220a4:	ed9d 5b42 	vldr	d5, [sp, #264]	@ 0x108
 80220a8:	ed9d 6b44 	vldr	d6, [sp, #272]	@ 0x110
 80220ac:	2e00      	cmp	r6, #0
 80220ae:	d167      	bne.n	8022180 <__kernel_rem_pio2+0x4b8>
 80220b0:	ed87 5b00 	vstr	d5, [r7]
 80220b4:	ed87 6b02 	vstr	d6, [r7, #8]
 80220b8:	ed87 7b04 	vstr	d7, [r7, #16]
 80220bc:	e7d6      	b.n	802206c <__kernel_rem_pio2+0x3a4>
 80220be:	ed9f 6b3a 	vldr	d6, [pc, #232]	@ 80221a8 <__kernel_rem_pio2+0x4e0>
 80220c2:	aa42      	add	r2, sp, #264	@ 0x108
 80220c4:	4413      	add	r3, r2
 80220c6:	4622      	mov	r2, r4
 80220c8:	2a00      	cmp	r2, #0
 80220ca:	da24      	bge.n	8022116 <__kernel_rem_pio2+0x44e>
 80220cc:	b34e      	cbz	r6, 8022122 <__kernel_rem_pio2+0x45a>
 80220ce:	eeb1 7b46 	vneg.f64	d7, d6
 80220d2:	ed87 7b00 	vstr	d7, [r7]
 80220d6:	ed9d 7b42 	vldr	d7, [sp, #264]	@ 0x108
 80220da:	aa44      	add	r2, sp, #272	@ 0x110
 80220dc:	2301      	movs	r3, #1
 80220de:	ee37 7b46 	vsub.f64	d7, d7, d6
 80220e2:	429c      	cmp	r4, r3
 80220e4:	da20      	bge.n	8022128 <__kernel_rem_pio2+0x460>
 80220e6:	b10e      	cbz	r6, 80220ec <__kernel_rem_pio2+0x424>
 80220e8:	eeb1 7b47 	vneg.f64	d7, d7
 80220ec:	ed87 7b02 	vstr	d7, [r7, #8]
 80220f0:	e7bc      	b.n	802206c <__kernel_rem_pio2+0x3a4>
 80220f2:	ed9f 7b2d 	vldr	d7, [pc, #180]	@ 80221a8 <__kernel_rem_pio2+0x4e0>
 80220f6:	aa42      	add	r2, sp, #264	@ 0x108
 80220f8:	4413      	add	r3, r2
 80220fa:	2c00      	cmp	r4, #0
 80220fc:	da05      	bge.n	802210a <__kernel_rem_pio2+0x442>
 80220fe:	b10e      	cbz	r6, 8022104 <__kernel_rem_pio2+0x43c>
 8022100:	eeb1 7b47 	vneg.f64	d7, d7
 8022104:	ed87 7b00 	vstr	d7, [r7]
 8022108:	e7b0      	b.n	802206c <__kernel_rem_pio2+0x3a4>
 802210a:	ed33 6b02 	vldmdb	r3!, {d6}
 802210e:	3c01      	subs	r4, #1
 8022110:	ee37 7b06 	vadd.f64	d7, d7, d6
 8022114:	e7f1      	b.n	80220fa <__kernel_rem_pio2+0x432>
 8022116:	ed33 7b02 	vldmdb	r3!, {d7}
 802211a:	3a01      	subs	r2, #1
 802211c:	ee36 6b07 	vadd.f64	d6, d6, d7
 8022120:	e7d2      	b.n	80220c8 <__kernel_rem_pio2+0x400>
 8022122:	eeb0 7b46 	vmov.f64	d7, d6
 8022126:	e7d4      	b.n	80220d2 <__kernel_rem_pio2+0x40a>
 8022128:	ecb2 6b02 	vldmia	r2!, {d6}
 802212c:	3301      	adds	r3, #1
 802212e:	ee37 7b06 	vadd.f64	d7, d7, d6
 8022132:	e7d6      	b.n	80220e2 <__kernel_rem_pio2+0x41a>
 8022134:	ed31 7b02 	vldmdb	r1!, {d7}
 8022138:	ed91 5b02 	vldr	d5, [r1, #8]
 802213c:	3801      	subs	r0, #1
 802213e:	ee37 6b05 	vadd.f64	d6, d7, d5
 8022142:	ee37 7b46 	vsub.f64	d7, d7, d6
 8022146:	ed81 6b00 	vstr	d6, [r1]
 802214a:	ee37 7b05 	vadd.f64	d7, d7, d5
 802214e:	ed81 7b02 	vstr	d7, [r1, #8]
 8022152:	e79c      	b.n	802208e <__kernel_rem_pio2+0x3c6>
 8022154:	ed32 7b02 	vldmdb	r2!, {d7}
 8022158:	ed92 5b02 	vldr	d5, [r2, #8]
 802215c:	3901      	subs	r1, #1
 802215e:	ee37 6b05 	vadd.f64	d6, d7, d5
 8022162:	ee37 7b46 	vsub.f64	d7, d7, d6
 8022166:	ed82 6b00 	vstr	d6, [r2]
 802216a:	ee37 7b05 	vadd.f64	d7, d7, d5
 802216e:	ed82 7b02 	vstr	d7, [r2, #8]
 8022172:	e78f      	b.n	8022094 <__kernel_rem_pio2+0x3cc>
 8022174:	ed33 6b02 	vldmdb	r3!, {d6}
 8022178:	3c01      	subs	r4, #1
 802217a:	ee37 7b06 	vadd.f64	d7, d7, d6
 802217e:	e78f      	b.n	80220a0 <__kernel_rem_pio2+0x3d8>
 8022180:	eeb1 5b45 	vneg.f64	d5, d5
 8022184:	eeb1 6b46 	vneg.f64	d6, d6
 8022188:	ed87 5b00 	vstr	d5, [r7]
 802218c:	eeb1 7b47 	vneg.f64	d7, d7
 8022190:	ed87 6b02 	vstr	d6, [r7, #8]
 8022194:	e790      	b.n	80220b8 <__kernel_rem_pio2+0x3f0>
 8022196:	bf00      	nop
 8022198:	00000000 	.word	0x00000000
 802219c:	41700000 	.word	0x41700000
 80221a0:	00000000 	.word	0x00000000
 80221a4:	3e700000 	.word	0x3e700000
	...

080221b0 <scalbn>:
 80221b0:	ee10 1a90 	vmov	r1, s1
 80221b4:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80221b8:	b98b      	cbnz	r3, 80221de <scalbn+0x2e>
 80221ba:	ee10 3a10 	vmov	r3, s0
 80221be:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80221c2:	4319      	orrs	r1, r3
 80221c4:	d00a      	beq.n	80221dc <scalbn+0x2c>
 80221c6:	ed9f 7b2a 	vldr	d7, [pc, #168]	@ 8022270 <scalbn+0xc0>
 80221ca:	4b35      	ldr	r3, [pc, #212]	@ (80222a0 <scalbn+0xf0>)
 80221cc:	ee20 0b07 	vmul.f64	d0, d0, d7
 80221d0:	4298      	cmp	r0, r3
 80221d2:	da0b      	bge.n	80221ec <scalbn+0x3c>
 80221d4:	ed9f 7b28 	vldr	d7, [pc, #160]	@ 8022278 <scalbn+0xc8>
 80221d8:	ee20 0b07 	vmul.f64	d0, d0, d7
 80221dc:	4770      	bx	lr
 80221de:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 80221e2:	4293      	cmp	r3, r2
 80221e4:	d107      	bne.n	80221f6 <scalbn+0x46>
 80221e6:	ee30 0b00 	vadd.f64	d0, d0, d0
 80221ea:	4770      	bx	lr
 80221ec:	ee10 1a90 	vmov	r1, s1
 80221f0:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80221f4:	3b36      	subs	r3, #54	@ 0x36
 80221f6:	f24c 3250 	movw	r2, #50000	@ 0xc350
 80221fa:	4290      	cmp	r0, r2
 80221fc:	dd0d      	ble.n	802221a <scalbn+0x6a>
 80221fe:	ed9f 7b20 	vldr	d7, [pc, #128]	@ 8022280 <scalbn+0xd0>
 8022202:	ee10 3a90 	vmov	r3, s1
 8022206:	eeb0 6b47 	vmov.f64	d6, d7
 802220a:	ed9f 5b1f 	vldr	d5, [pc, #124]	@ 8022288 <scalbn+0xd8>
 802220e:	2b00      	cmp	r3, #0
 8022210:	fe27 7b05 	vselge.f64	d7, d7, d5
 8022214:	ee27 0b06 	vmul.f64	d0, d7, d6
 8022218:	4770      	bx	lr
 802221a:	4418      	add	r0, r3
 802221c:	f240 73fe 	movw	r3, #2046	@ 0x7fe
 8022220:	4298      	cmp	r0, r3
 8022222:	dcec      	bgt.n	80221fe <scalbn+0x4e>
 8022224:	2800      	cmp	r0, #0
 8022226:	dd08      	ble.n	802223a <scalbn+0x8a>
 8022228:	ec53 2b10 	vmov	r2, r3, d0
 802222c:	f36f 511e 	bfc	r1, #20, #11
 8022230:	ea41 5300 	orr.w	r3, r1, r0, lsl #20
 8022234:	ec43 2b10 	vmov	d0, r2, r3
 8022238:	4770      	bx	lr
 802223a:	f110 0f35 	cmn.w	r0, #53	@ 0x35
 802223e:	da09      	bge.n	8022254 <scalbn+0xa4>
 8022240:	ed9f 7b0d 	vldr	d7, [pc, #52]	@ 8022278 <scalbn+0xc8>
 8022244:	ee10 3a90 	vmov	r3, s1
 8022248:	eeb0 6b47 	vmov.f64	d6, d7
 802224c:	ed9f 5b10 	vldr	d5, [pc, #64]	@ 8022290 <scalbn+0xe0>
 8022250:	2b00      	cmp	r3, #0
 8022252:	e7dd      	b.n	8022210 <scalbn+0x60>
 8022254:	ec53 2b10 	vmov	r2, r3, d0
 8022258:	3036      	adds	r0, #54	@ 0x36
 802225a:	f36f 511e 	bfc	r1, #20, #11
 802225e:	ea41 5300 	orr.w	r3, r1, r0, lsl #20
 8022262:	ed9f 7b0d 	vldr	d7, [pc, #52]	@ 8022298 <scalbn+0xe8>
 8022266:	ec43 2b10 	vmov	d0, r2, r3
 802226a:	e7b5      	b.n	80221d8 <scalbn+0x28>
 802226c:	f3af 8000 	nop.w
 8022270:	00000000 	.word	0x00000000
 8022274:	43500000 	.word	0x43500000
 8022278:	c2f8f359 	.word	0xc2f8f359
 802227c:	01a56e1f 	.word	0x01a56e1f
 8022280:	8800759c 	.word	0x8800759c
 8022284:	7e37e43c 	.word	0x7e37e43c
 8022288:	8800759c 	.word	0x8800759c
 802228c:	fe37e43c 	.word	0xfe37e43c
 8022290:	c2f8f359 	.word	0xc2f8f359
 8022294:	81a56e1f 	.word	0x81a56e1f
 8022298:	00000000 	.word	0x00000000
 802229c:	3c900000 	.word	0x3c900000
 80222a0:	ffff3cb0 	.word	0xffff3cb0
 80222a4:	00000000 	.word	0x00000000

080222a8 <floor>:
 80222a8:	ee10 3a90 	vmov	r3, s1
 80222ac:	f3c3 500a 	ubfx	r0, r3, #20, #11
 80222b0:	ee10 2a10 	vmov	r2, s0
 80222b4:	f2a0 31ff 	subw	r1, r0, #1023	@ 0x3ff
 80222b8:	2913      	cmp	r1, #19
 80222ba:	b530      	push	{r4, r5, lr}
 80222bc:	4615      	mov	r5, r2
 80222be:	dc33      	bgt.n	8022328 <floor+0x80>
 80222c0:	2900      	cmp	r1, #0
 80222c2:	da18      	bge.n	80222f6 <floor+0x4e>
 80222c4:	ed9f 7b30 	vldr	d7, [pc, #192]	@ 8022388 <floor+0xe0>
 80222c8:	ee30 0b07 	vadd.f64	d0, d0, d7
 80222cc:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 80222d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80222d4:	dd0a      	ble.n	80222ec <floor+0x44>
 80222d6:	2b00      	cmp	r3, #0
 80222d8:	da50      	bge.n	802237c <floor+0xd4>
 80222da:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80222de:	4313      	orrs	r3, r2
 80222e0:	2200      	movs	r2, #0
 80222e2:	4293      	cmp	r3, r2
 80222e4:	4b2a      	ldr	r3, [pc, #168]	@ (8022390 <floor+0xe8>)
 80222e6:	bf08      	it	eq
 80222e8:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 80222ec:	4619      	mov	r1, r3
 80222ee:	4610      	mov	r0, r2
 80222f0:	ec41 0b10 	vmov	d0, r0, r1
 80222f4:	e01f      	b.n	8022336 <floor+0x8e>
 80222f6:	4827      	ldr	r0, [pc, #156]	@ (8022394 <floor+0xec>)
 80222f8:	4108      	asrs	r0, r1
 80222fa:	ea03 0400 	and.w	r4, r3, r0
 80222fe:	4314      	orrs	r4, r2
 8022300:	d019      	beq.n	8022336 <floor+0x8e>
 8022302:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8022388 <floor+0xe0>
 8022306:	ee30 0b07 	vadd.f64	d0, d0, d7
 802230a:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 802230e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8022312:	ddeb      	ble.n	80222ec <floor+0x44>
 8022314:	2b00      	cmp	r3, #0
 8022316:	bfbe      	ittt	lt
 8022318:	f44f 1280 	movlt.w	r2, #1048576	@ 0x100000
 802231c:	410a      	asrlt	r2, r1
 802231e:	189b      	addlt	r3, r3, r2
 8022320:	ea23 0300 	bic.w	r3, r3, r0
 8022324:	2200      	movs	r2, #0
 8022326:	e7e1      	b.n	80222ec <floor+0x44>
 8022328:	2933      	cmp	r1, #51	@ 0x33
 802232a:	dd05      	ble.n	8022338 <floor+0x90>
 802232c:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8022330:	d101      	bne.n	8022336 <floor+0x8e>
 8022332:	ee30 0b00 	vadd.f64	d0, d0, d0
 8022336:	bd30      	pop	{r4, r5, pc}
 8022338:	f2a0 4413 	subw	r4, r0, #1043	@ 0x413
 802233c:	f04f 30ff 	mov.w	r0, #4294967295
 8022340:	40e0      	lsrs	r0, r4
 8022342:	4210      	tst	r0, r2
 8022344:	d0f7      	beq.n	8022336 <floor+0x8e>
 8022346:	ed9f 7b10 	vldr	d7, [pc, #64]	@ 8022388 <floor+0xe0>
 802234a:	ee30 0b07 	vadd.f64	d0, d0, d7
 802234e:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8022352:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8022356:	ddc9      	ble.n	80222ec <floor+0x44>
 8022358:	2b00      	cmp	r3, #0
 802235a:	da02      	bge.n	8022362 <floor+0xba>
 802235c:	2914      	cmp	r1, #20
 802235e:	d103      	bne.n	8022368 <floor+0xc0>
 8022360:	3301      	adds	r3, #1
 8022362:	ea22 0200 	bic.w	r2, r2, r0
 8022366:	e7c1      	b.n	80222ec <floor+0x44>
 8022368:	2401      	movs	r4, #1
 802236a:	f1c1 0134 	rsb	r1, r1, #52	@ 0x34
 802236e:	fa04 f101 	lsl.w	r1, r4, r1
 8022372:	440a      	add	r2, r1
 8022374:	42aa      	cmp	r2, r5
 8022376:	bf38      	it	cc
 8022378:	191b      	addcc	r3, r3, r4
 802237a:	e7f2      	b.n	8022362 <floor+0xba>
 802237c:	2200      	movs	r2, #0
 802237e:	4613      	mov	r3, r2
 8022380:	e7b4      	b.n	80222ec <floor+0x44>
 8022382:	bf00      	nop
 8022384:	f3af 8000 	nop.w
 8022388:	8800759c 	.word	0x8800759c
 802238c:	7e37e43c 	.word	0x7e37e43c
 8022390:	bff00000 	.word	0xbff00000
 8022394:	000fffff 	.word	0x000fffff

08022398 <_init>:
 8022398:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 802239a:	bf00      	nop
 802239c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 802239e:	bc08      	pop	{r3}
 80223a0:	469e      	mov	lr, r3
 80223a2:	4770      	bx	lr

080223a4 <_fini>:
 80223a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80223a6:	bf00      	nop
 80223a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80223aa:	bc08      	pop	{r3}
 80223ac:	469e      	mov	lr, r3
 80223ae:	4770      	bx	lr
