INFO - 2018-03-29 05:46:50,850 - jasper - Starting compile
DEBUG - 2018-03-29 05:46:50,850 - jasper - Vivado compile will be executed.
INFO - 2018-03-29 05:46:50,850 - jasper.toolflow - Starting Toolflow!
INFO - 2018-03-29 05:46:50,850 - jasper.toolflow - Frontend is simulink
INFO - 2018-03-29 05:46:50,850 - jasper.toolflow - Setting compile directory: /home/philip/firmware_marion2018/test_low_freq_marion2018_up
DEBUG - 2018-03-29 05:46:50,997 - jasper.toolflow - Generating Yellow Block: test_low_freq_marion2018_up/snap_adc
DEBUG - 2018-03-29 05:46:51,030 - jasper.toolflow - Generating Yellow Block: test_low_freq_marion2018_up/sync_cnt
DEBUG - 2018-03-29 05:46:51,030 - jasper.toolflow - Generating Yellow Block: test_low_freq_marion2018_up/sync_gen1/sync_period_var
DEBUG - 2018-03-29 05:46:51,031 - jasper.toolflow - Generating Yellow Block: test_low_freq_marion2018_up/a_imaginary
DEBUG - 2018-03-29 05:46:51,031 - jasper.toolflow - Generating Yellow Block: test_low_freq_marion2018_up/gain
DEBUG - 2018-03-29 05:46:51,031 - jasper.toolflow - Generating Yellow Block: test_low_freq_marion2018_up/sync_gen1/sync_period_sel
DEBUG - 2018-03-29 05:46:51,031 - jasper.toolflow - Generating Yellow Block: test_low_freq_marion2018_up/led0_sync
DEBUG - 2018-03-29 05:46:51,031 - jasper.toolflow - Generating Yellow Block: test_low_freq_marion2018_up/XSG_core_config1
DEBUG - 2018-03-29 05:46:51,032 - jasper.toolflow - Generating Yellow Block: test_low_freq_marion2018_up/acc_len
DEBUG - 2018-03-29 05:46:51,032 - jasper.toolflow - Generating Yellow Block: test_low_freq_marion2018_up/a_pol0
DEBUG - 2018-03-29 05:46:51,032 - jasper.toolflow - Generating Yellow Block: test_low_freq_marion2018_up/a_pol1
DEBUG - 2018-03-29 05:46:51,032 - jasper.toolflow - Generating Yellow Block: test_low_freq_marion2018_up/a_real
DEBUG - 2018-03-29 05:46:51,032 - jasper.toolflow - Generating Yellow Block: test_low_freq_marion2018_up/cnt_rst
DEBUG - 2018-03-29 05:46:51,032 - jasper.toolflow - Generating Yellow Block: test_low_freq_marion2018_up/acc_cnt
DEBUG - 2018-03-29 05:46:51,032 - jasper.toolflow - Generating Yellow Block: test_low_freq_marion2018_up/fft_shift
DEBUG - 2018-03-29 05:46:51,032 - jasper.toolflow - Generating Yellow Block: test_low_freq_marion2018_up/sync_gen1/sync
DEBUG - 2018-03-29 05:46:51,033 - jasper.toolflow - Generating Yellow Block: test_low_freq_marion2018_up/led1_new_acc
DEBUG - 2018-03-29 05:46:51,033 - jasper.toolflow - Inviting block <yellow_blocks.snap_adc.snap_adc object at 0x7eff6535b2d0> to procreate
DEBUG - 2018-03-29 05:46:51,033 - jasper.toolflow - Inviting block <yellow_blocks.sw_reg.sw_reg object at 0x7eff62c81650> to procreate
DEBUG - 2018-03-29 05:46:51,033 - jasper.toolflow - Inviting block <yellow_blocks.sw_reg.sw_reg object at 0x7eff62c81610> to procreate
DEBUG - 2018-03-29 05:46:51,033 - jasper.toolflow - Inviting block <yellow_blocks.bram.bram object at 0x7eff629b9290> to procreate
DEBUG - 2018-03-29 05:46:51,033 - jasper.toolflow - Inviting block <yellow_blocks.sw_reg.sw_reg object at 0x7eff629b9310> to procreate
DEBUG - 2018-03-29 05:46:51,033 - jasper.toolflow - Inviting block <yellow_blocks.sw_reg.sw_reg object at 0x7eff629b93d0> to procreate
DEBUG - 2018-03-29 05:46:51,033 - jasper.toolflow - Inviting block <yellow_blocks.gpio.gpio object at 0x7eff629b9510> to procreate
DEBUG - 2018-03-29 05:46:51,034 - jasper.toolflow - Inviting block <yellow_blocks.xsg.xsg object at 0x7eff629b9590> to procreate
DEBUG - 2018-03-29 05:46:51,034 - jasper.toolflow - Inviting block <yellow_blocks.sw_reg.sw_reg object at 0x7eff629b9610> to procreate
DEBUG - 2018-03-29 05:46:51,034 - jasper.toolflow - Inviting block <yellow_blocks.bram.bram object at 0x7eff629b9690> to procreate
DEBUG - 2018-03-29 05:46:51,034 - jasper.toolflow - Inviting block <yellow_blocks.bram.bram object at 0x7eff629b96d0> to procreate
DEBUG - 2018-03-29 05:46:51,034 - jasper.toolflow - Inviting block <yellow_blocks.bram.bram object at 0x7eff629b9710> to procreate
DEBUG - 2018-03-29 05:46:51,034 - jasper.toolflow - Inviting block <yellow_blocks.sw_reg.sw_reg object at 0x7eff629b9750> to procreate
DEBUG - 2018-03-29 05:46:51,034 - jasper.toolflow - Inviting block <yellow_blocks.sw_reg.sw_reg object at 0x7eff629b9790> to procreate
DEBUG - 2018-03-29 05:46:51,034 - jasper.toolflow - Inviting block <yellow_blocks.sw_reg.sw_reg object at 0x7eff629b97d0> to procreate
DEBUG - 2018-03-29 05:46:51,034 - jasper.toolflow - Inviting block <yellow_blocks.sw_reg.sw_reg object at 0x7eff629b9810> to procreate
DEBUG - 2018-03-29 05:46:51,034 - jasper.toolflow - Inviting block <yellow_blocks.gpio.gpio object at 0x7eff629b9850> to procreate
DEBUG - 2018-03-29 05:46:51,034 - jasper.toolflow - Inviting block <yellow_blocks.lmx2581.lmx2581 object at 0x7eff629b98d0> to procreate
DEBUG - 2018-03-29 05:46:51,034 - jasper.toolflow - Inviting block <yellow_blocks.sw_reg_sync.sw_reg_sync object at 0x7eff629b99d0> to procreate
DEBUG - 2018-03-29 05:46:51,034 - jasper.toolflow - Inviting block <yellow_blocks.snap.snap object at 0x7eff629b9bd0> to procreate
WARNING - 2018-03-29 05:46:51,035 - jasper.yellowblock - <yellow_blocks.sys_block.sys_block object at 0x7eff629b9c10> doesn't have an attribute 'fullpath'
WARNING - 2018-03-29 05:46:51,035 - jasper.yellowblock - <yellow_blocks.spi_wb_bridge.spi_wb_bridge object at 0x7eff629b9e50> doesn't have an attribute 'fullpath'
WARNING - 2018-03-29 05:46:51,035 - jasper.yellowblock - <yellow_blocks.xadc.xadc object at 0x7eff629b9f10> doesn't have an attribute 'fullpath'
DEBUG - 2018-03-29 05:46:51,035 - jasper.toolflow - Inviting block <yellow_blocks.sys_block.sys_block object at 0x7eff629b9c10> to procreate
DEBUG - 2018-03-29 05:46:51,035 - jasper.toolflow - Inviting block <yellow_blocks.spi_wb_bridge.spi_wb_bridge object at 0x7eff629b9e50> to procreate
DEBUG - 2018-03-29 05:46:51,035 - jasper.toolflow - Inviting block <yellow_blocks.xadc.xadc object at 0x7eff629b9f10> to procreate
DEBUG - 2018-03-29 05:46:51,035 - jasper.toolflow - snap_adc requires HAD1511_0
DEBUG - 2018-03-29 05:46:51,035 - jasper.toolflow - snap_adc requires HAD1511_1
DEBUG - 2018-03-29 05:46:51,035 - jasper.toolflow - snap_adc requires HAD1511_2
DEBUG - 2018-03-29 05:46:51,035 - jasper.toolflow - XSG_core_config1 requires adc0_clk
DEBUG - 2018-03-29 05:46:51,035 - jasper.toolflow - XSG_core_config1 requires adc0_clk90
DEBUG - 2018-03-29 05:46:51,036 - jasper.toolflow - XSG_core_config1 requires adc0_clk180
DEBUG - 2018-03-29 05:46:51,036 - jasper.toolflow - XSG_core_config1 requires adc0_clk270
DEBUG - 2018-03-29 05:46:51,036 - jasper.toolflow - lmx2581 requires lmx2581
INFO - 2018-03-29 05:46:51,036 - jasper.toolflow - instantiating user peripherals
DEBUG - 2018-03-29 05:46:51,036 - jasper.toolflow - modifying top for obj snap_adc
DEBUG - 2018-03-29 05:46:51,036 - jasper.verilog - Attempting to add port "a1" (parent sig: True, parent port: False)
DEBUG - 2018-03-29 05:46:51,036 - jasper.verilog -   Port "a1" is new
DEBUG - 2018-03-29 05:46:51,036 - jasper.verilog - Attempting to add port "a2" (parent sig: True, parent port: False)
DEBUG - 2018-03-29 05:46:51,036 - jasper.verilog -   Port "a2" is new
DEBUG - 2018-03-29 05:46:51,036 - jasper.verilog - Attempting to add port "a3" (parent sig: True, parent port: False)
DEBUG - 2018-03-29 05:46:51,036 - jasper.verilog -   Port "a3" is new
DEBUG - 2018-03-29 05:46:51,036 - jasper.verilog - Attempting to add port "a4" (parent sig: True, parent port: False)
DEBUG - 2018-03-29 05:46:51,036 - jasper.verilog -   Port "a4" is new
DEBUG - 2018-03-29 05:46:51,036 - jasper.verilog - Attempting to add port "b1" (parent sig: True, parent port: False)
DEBUG - 2018-03-29 05:46:51,036 - jasper.verilog -   Port "b1" is new
DEBUG - 2018-03-29 05:46:51,036 - jasper.verilog - Attempting to add port "b2" (parent sig: True, parent port: False)
DEBUG - 2018-03-29 05:46:51,036 - jasper.verilog -   Port "b2" is new
DEBUG - 2018-03-29 05:46:51,037 - jasper.verilog - Attempting to add port "b3" (parent sig: True, parent port: False)
DEBUG - 2018-03-29 05:46:51,037 - jasper.verilog -   Port "b3" is new
DEBUG - 2018-03-29 05:46:51,037 - jasper.verilog - Attempting to add port "b4" (parent sig: True, parent port: False)
DEBUG - 2018-03-29 05:46:51,037 - jasper.verilog -   Port "b4" is new
DEBUG - 2018-03-29 05:46:51,037 - jasper.verilog - Attempting to add port "c1" (parent sig: True, parent port: False)
DEBUG - 2018-03-29 05:46:51,037 - jasper.verilog -   Port "c1" is new
DEBUG - 2018-03-29 05:46:51,037 - jasper.verilog - Attempting to add port "c2" (parent sig: True, parent port: False)
DEBUG - 2018-03-29 05:46:51,037 - jasper.verilog -   Port "c2" is new
DEBUG - 2018-03-29 05:46:51,037 - jasper.verilog - Attempting to add port "c3" (parent sig: True, parent port: False)
DEBUG - 2018-03-29 05:46:51,037 - jasper.verilog -   Port "c3" is new
DEBUG - 2018-03-29 05:46:51,037 - jasper.verilog - Attempting to add port "c4" (parent sig: True, parent port: False)
DEBUG - 2018-03-29 05:46:51,037 - jasper.verilog -   Port "c4" is new
DEBUG - 2018-03-29 05:46:51,037 - jasper.verilog - Attempting to add port "fabric_clk" (parent sig: True, parent port: False)
DEBUG - 2018-03-29 05:46:51,037 - jasper.verilog -   Port "fabric_clk" is new
DEBUG - 2018-03-29 05:46:51,037 - jasper.verilog - Attempting to add port "fabric_clk_90" (parent sig: True, parent port: False)
DEBUG - 2018-03-29 05:46:51,037 - jasper.verilog -   Port "fabric_clk_90" is new
DEBUG - 2018-03-29 05:46:51,037 - jasper.verilog - Attempting to add port "fabric_clk_180" (parent sig: True, parent port: False)
DEBUG - 2018-03-29 05:46:51,037 - jasper.verilog -   Port "fabric_clk_180" is new
DEBUG - 2018-03-29 05:46:51,037 - jasper.verilog - Attempting to add port "fabric_clk_270" (parent sig: True, parent port: False)
DEBUG - 2018-03-29 05:46:51,037 - jasper.verilog -   Port "fabric_clk_270" is new
DEBUG - 2018-03-29 05:46:51,038 - jasper.verilog - Attempting to add port "reset" (parent sig: True, parent port: False)
DEBUG - 2018-03-29 05:46:51,038 - jasper.verilog -   Port "reset" is new
DEBUG - 2018-03-29 05:46:51,038 - jasper.verilog - Attempting to add port "iserdes_bitslip" (parent sig: True, parent port: False)
DEBUG - 2018-03-29 05:46:51,038 - jasper.verilog -   Port "iserdes_bitslip" is new
DEBUG - 2018-03-29 05:46:51,038 - jasper.verilog - Attempting to add port "delay_rst" (parent sig: True, parent port: False)
DEBUG - 2018-03-29 05:46:51,038 - jasper.verilog -   Port "delay_rst" is new
DEBUG - 2018-03-29 05:46:51,038 - jasper.verilog - Attempting to add port "delay_tap" (parent sig: True, parent port: False)
DEBUG - 2018-03-29 05:46:51,038 - jasper.verilog -   Port "delay_tap" is new
DEBUG - 2018-03-29 05:46:51,038 - jasper.verilog - Attempting to add port "snap_req" (parent sig: True, parent port: False)
DEBUG - 2018-03-29 05:46:51,038 - jasper.verilog -   Port "snap_req" is new
DEBUG - 2018-03-29 05:46:51,038 - jasper.verilog - Attempting to add port "snap_we" (parent sig: True, parent port: False)
DEBUG - 2018-03-29 05:46:51,038 - jasper.verilog -   Port "snap_we" is new
DEBUG - 2018-03-29 05:46:51,038 - jasper.verilog - Attempting to add port "snap_addr" (parent sig: True, parent port: False)
DEBUG - 2018-03-29 05:46:51,038 - jasper.verilog -   Port "snap_addr" is new
DEBUG - 2018-03-29 05:46:51,038 - jasper.verilog - Attempting to add port "locked" (parent sig: True, parent port: False)
DEBUG - 2018-03-29 05:46:51,038 - jasper.verilog -   Port "locked" is new
DEBUG - 2018-03-29 05:46:51,038 - jasper.verilog - Attempting to add port "demux_mode" (parent sig: True, parent port: False)
DEBUG - 2018-03-29 05:46:51,038 - jasper.verilog -   Port "demux_mode" is new
DEBUG - 2018-03-29 05:46:51,038 - jasper.verilog - Attempting to add port "clk_frame_p" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,038 - jasper.verilog -   Port "clk_frame_p" is new
DEBUG - 2018-03-29 05:46:51,038 - jasper.verilog - Attempting to add port "clk_frame_n" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,039 - jasper.verilog -   Port "clk_frame_n" is new
DEBUG - 2018-03-29 05:46:51,039 - jasper.verilog - Attempting to add port "clk_line_p" (parent sig: True, parent port: True)
DEBUG - 2018-03-29 05:46:51,039 - jasper.verilog -   Port "clk_line_p" is new
DEBUG - 2018-03-29 05:46:51,039 - jasper.verilog - Attempting to add port "clk_line_n" (parent sig: True, parent port: True)
DEBUG - 2018-03-29 05:46:51,039 - jasper.verilog -   Port "clk_line_n" is new
DEBUG - 2018-03-29 05:46:51,039 - jasper.verilog - Attempting to add port "ser_a_p" (parent sig: True, parent port: True)
DEBUG - 2018-03-29 05:46:51,039 - jasper.verilog -   Port "ser_a_p" is new
DEBUG - 2018-03-29 05:46:51,039 - jasper.verilog - Attempting to add port "ser_a_n" (parent sig: True, parent port: True)
DEBUG - 2018-03-29 05:46:51,039 - jasper.verilog -   Port "ser_a_n" is new
DEBUG - 2018-03-29 05:46:51,039 - jasper.verilog - Attempting to add port "ser_b_p" (parent sig: True, parent port: True)
DEBUG - 2018-03-29 05:46:51,039 - jasper.verilog -   Port "ser_b_p" is new
DEBUG - 2018-03-29 05:46:51,039 - jasper.verilog - Attempting to add port "ser_b_n" (parent sig: True, parent port: True)
DEBUG - 2018-03-29 05:46:51,039 - jasper.verilog -   Port "ser_b_n" is new
DEBUG - 2018-03-29 05:46:51,039 - jasper.verilog - Attempting to add port "clk_sel_a" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,039 - jasper.verilog -   Port "clk_sel_a" is new
DEBUG - 2018-03-29 05:46:51,039 - jasper.verilog - Attempting to add port "clk_sel_b" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,039 - jasper.verilog -   Port "clk_sel_b" is new
DEBUG - 2018-03-29 05:46:51,039 - jasper.verilog - Attempting to add port "adc_rst_n" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,039 - jasper.verilog -   Port "adc_rst_n" is new
DEBUG - 2018-03-29 05:46:51,039 - jasper.verilog - Attempting to add port "adc_pd" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,040 - jasper.verilog -   Port "adc_pd" is new
DEBUG - 2018-03-29 05:46:51,040 - jasper.verilog - Attempting to add port "adc0_adc3wire_csn1" (parent sig: True, parent port: True)
DEBUG - 2018-03-29 05:46:51,040 - jasper.verilog -   Port "adc0_adc3wire_csn1" is new
DEBUG - 2018-03-29 05:46:51,040 - jasper.verilog - Attempting to add port "adc0_adc3wire_csn2" (parent sig: True, parent port: True)
DEBUG - 2018-03-29 05:46:51,040 - jasper.verilog -   Port "adc0_adc3wire_csn2" is new
DEBUG - 2018-03-29 05:46:51,040 - jasper.verilog - Attempting to add port "adc0_adc3wire_csn3" (parent sig: True, parent port: True)
DEBUG - 2018-03-29 05:46:51,040 - jasper.verilog -   Port "adc0_adc3wire_csn3" is new
DEBUG - 2018-03-29 05:46:51,040 - jasper.verilog - Attempting to add port "adc0_adc3wire_csn4" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,040 - jasper.verilog -   Port "adc0_adc3wire_csn4" is new
DEBUG - 2018-03-29 05:46:51,040 - jasper.verilog - Attempting to add port "adc0_adc3wire_sdata" (parent sig: True, parent port: True)
DEBUG - 2018-03-29 05:46:51,040 - jasper.verilog -   Port "adc0_adc3wire_sdata" is new
DEBUG - 2018-03-29 05:46:51,040 - jasper.verilog - Attempting to add port "adc0_adc3wire_sclk" (parent sig: True, parent port: True)
DEBUG - 2018-03-29 05:46:51,040 - jasper.verilog -   Port "adc0_adc3wire_sclk" is new
DEBUG - 2018-03-29 05:46:51,040 - jasper.verilog - Attempting to add port "adc1_adc3wire_csn1" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,040 - jasper.verilog -   Port "adc1_adc3wire_csn1" is new
DEBUG - 2018-03-29 05:46:51,040 - jasper.verilog - Attempting to add port "adc1_adc3wire_csn2" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,040 - jasper.verilog -   Port "adc1_adc3wire_csn2" is new
DEBUG - 2018-03-29 05:46:51,040 - jasper.verilog - Attempting to add port "adc1_adc3wire_csn3" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,040 - jasper.verilog -   Port "adc1_adc3wire_csn3" is new
DEBUG - 2018-03-29 05:46:51,040 - jasper.verilog - Attempting to add port "adc1_adc3wire_csn4" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,041 - jasper.verilog -   Port "adc1_adc3wire_csn4" is new
DEBUG - 2018-03-29 05:46:51,041 - jasper.verilog - Attempting to add port "adc1_adc3wire_sdata" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,041 - jasper.verilog -   Port "adc1_adc3wire_sdata" is new
DEBUG - 2018-03-29 05:46:51,041 - jasper.verilog - Attempting to add port "adc1_adc3wire_sclk" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,041 - jasper.verilog -   Port "adc1_adc3wire_sclk" is new
DEBUG - 2018-03-29 05:46:51,041 - jasper.verilog - Attempting to add port "adc16_reset" (parent sig: True, parent port: False)
DEBUG - 2018-03-29 05:46:51,041 - jasper.verilog -   Port "adc16_reset" is new
DEBUG - 2018-03-29 05:46:51,041 - jasper.verilog - Attempting to add port "adc16_iserdes_bitslip" (parent sig: True, parent port: False)
DEBUG - 2018-03-29 05:46:51,041 - jasper.verilog -   Port "adc16_iserdes_bitslip" is new
DEBUG - 2018-03-29 05:46:51,041 - jasper.verilog - Attempting to add port "adc16_delay_rst" (parent sig: True, parent port: False)
DEBUG - 2018-03-29 05:46:51,041 - jasper.verilog -   Port "adc16_delay_rst" is new
DEBUG - 2018-03-29 05:46:51,041 - jasper.verilog - Attempting to add port "adc16_delay_tap" (parent sig: True, parent port: False)
DEBUG - 2018-03-29 05:46:51,041 - jasper.verilog -   Port "adc16_delay_tap" is new
DEBUG - 2018-03-29 05:46:51,041 - jasper.verilog - Attempting to add port "adc16_snap_req" (parent sig: True, parent port: False)
DEBUG - 2018-03-29 05:46:51,041 - jasper.verilog -   Port "adc16_snap_req" is new
DEBUG - 2018-03-29 05:46:51,041 - jasper.verilog - Attempting to add port "adc16_locked" (parent sig: True, parent port: False)
DEBUG - 2018-03-29 05:46:51,041 - jasper.verilog -   Port "adc16_locked" is new
DEBUG - 2018-03-29 05:46:51,041 - jasper.verilog - Attempting to add port "adc16_demux_mode" (parent sig: True, parent port: False)
DEBUG - 2018-03-29 05:46:51,041 - jasper.verilog -   Port "adc16_demux_mode" is new
DEBUG - 2018-03-29 05:46:51,041 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,042 - jasper.verilog -   Port "wb_clk_i" is new
DEBUG - 2018-03-29 05:46:51,042 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,042 - jasper.verilog -   Port "wb_rst_i" is new
DEBUG - 2018-03-29 05:46:51,042 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,042 - jasper.verilog -   Port "wb_cyc_i" is new
DEBUG - 2018-03-29 05:46:51,042 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,042 - jasper.verilog -   Port "wb_stb_i" is new
DEBUG - 2018-03-29 05:46:51,042 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,042 - jasper.verilog -   Port "wb_we_i" is new
DEBUG - 2018-03-29 05:46:51,042 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,042 - jasper.verilog -   Port "wb_sel_i" is new
DEBUG - 2018-03-29 05:46:51,042 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,042 - jasper.verilog -   Port "wb_adr_i" is new
DEBUG - 2018-03-29 05:46:51,042 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,042 - jasper.verilog -   Port "wb_dat_i" is new
DEBUG - 2018-03-29 05:46:51,042 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,042 - jasper.verilog -   Port "wb_dat_o" is new
DEBUG - 2018-03-29 05:46:51,042 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,042 - jasper.verilog -   Port "wb_ack_o" is new
DEBUG - 2018-03-29 05:46:51,042 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,042 - jasper.verilog -   Port "wb_err_o" is new
DEBUG - 2018-03-29 05:46:51,043 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,043 - jasper.verilog -   Port "wb_clk_i" is new
DEBUG - 2018-03-29 05:46:51,043 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,043 - jasper.verilog -   Port "wb_rst_i" is new
DEBUG - 2018-03-29 05:46:51,043 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,043 - jasper.verilog -   Port "wb_cyc_i" is new
DEBUG - 2018-03-29 05:46:51,043 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,043 - jasper.verilog -   Port "wb_stb_i" is new
DEBUG - 2018-03-29 05:46:51,043 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,043 - jasper.verilog -   Port "wb_we_i" is new
DEBUG - 2018-03-29 05:46:51,043 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,043 - jasper.verilog -   Port "wb_sel_i" is new
DEBUG - 2018-03-29 05:46:51,043 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,043 - jasper.verilog -   Port "wb_adr_i" is new
DEBUG - 2018-03-29 05:46:51,043 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,043 - jasper.verilog -   Port "wb_dat_i" is new
DEBUG - 2018-03-29 05:46:51,043 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,043 - jasper.verilog -   Port "wb_dat_o" is new
DEBUG - 2018-03-29 05:46:51,043 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,043 - jasper.verilog -   Port "wb_ack_o" is new
DEBUG - 2018-03-29 05:46:51,044 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,044 - jasper.verilog -   Port "wb_err_o" is new
DEBUG - 2018-03-29 05:46:51,044 - jasper.verilog - Attempting to add port "user_clk" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,044 - jasper.verilog -   Port "user_clk" is new
DEBUG - 2018-03-29 05:46:51,044 - jasper.verilog - Attempting to add port "user_addr" (parent sig: True, parent port: False)
DEBUG - 2018-03-29 05:46:51,044 - jasper.verilog -   Port "user_addr" is new
DEBUG - 2018-03-29 05:46:51,044 - jasper.verilog - Attempting to add port "user_din" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,044 - jasper.verilog -   Port "user_din" is new
DEBUG - 2018-03-29 05:46:51,044 - jasper.verilog - Attempting to add port "user_we" (parent sig: True, parent port: False)
DEBUG - 2018-03-29 05:46:51,044 - jasper.verilog -   Port "user_we" is new
DEBUG - 2018-03-29 05:46:51,044 - jasper.verilog - Attempting to add port "user_dout" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,044 - jasper.verilog -   Port "user_dout" is new
DEBUG - 2018-03-29 05:46:51,044 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,044 - jasper.verilog -   Port "wb_clk_i" is new
DEBUG - 2018-03-29 05:46:51,044 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,044 - jasper.verilog -   Port "wb_rst_i" is new
DEBUG - 2018-03-29 05:46:51,044 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,044 - jasper.verilog -   Port "wb_cyc_i" is new
DEBUG - 2018-03-29 05:46:51,044 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,045 - jasper.verilog -   Port "wb_stb_i" is new
DEBUG - 2018-03-29 05:46:51,045 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,045 - jasper.verilog -   Port "wb_we_i" is new
DEBUG - 2018-03-29 05:46:51,045 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,045 - jasper.verilog -   Port "wb_sel_i" is new
DEBUG - 2018-03-29 05:46:51,045 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,045 - jasper.verilog -   Port "wb_adr_i" is new
DEBUG - 2018-03-29 05:46:51,045 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,045 - jasper.verilog -   Port "wb_dat_i" is new
DEBUG - 2018-03-29 05:46:51,045 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,045 - jasper.verilog -   Port "wb_dat_o" is new
DEBUG - 2018-03-29 05:46:51,045 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,045 - jasper.verilog -   Port "wb_ack_o" is new
DEBUG - 2018-03-29 05:46:51,045 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,045 - jasper.verilog -   Port "wb_err_o" is new
DEBUG - 2018-03-29 05:46:51,045 - jasper.verilog - Attempting to add port "user_clk" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,045 - jasper.verilog -   Port "user_clk" is new
DEBUG - 2018-03-29 05:46:51,045 - jasper.verilog - Attempting to add port "user_addr" (parent sig: True, parent port: False)
DEBUG - 2018-03-29 05:46:51,045 - jasper.verilog -   Port "user_addr" is new
DEBUG - 2018-03-29 05:46:51,045 - jasper.verilog - Attempting to add port "user_din" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,046 - jasper.verilog -   Port "user_din" is new
DEBUG - 2018-03-29 05:46:51,046 - jasper.verilog - Attempting to add port "user_we" (parent sig: True, parent port: False)
DEBUG - 2018-03-29 05:46:51,046 - jasper.verilog -   Port "user_we" is new
DEBUG - 2018-03-29 05:46:51,046 - jasper.verilog - Attempting to add port "user_dout" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,046 - jasper.verilog -   Port "user_dout" is new
DEBUG - 2018-03-29 05:46:51,046 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,046 - jasper.verilog -   Port "wb_clk_i" is new
DEBUG - 2018-03-29 05:46:51,046 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,046 - jasper.verilog -   Port "wb_rst_i" is new
DEBUG - 2018-03-29 05:46:51,046 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,046 - jasper.verilog -   Port "wb_cyc_i" is new
DEBUG - 2018-03-29 05:46:51,046 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,046 - jasper.verilog -   Port "wb_stb_i" is new
DEBUG - 2018-03-29 05:46:51,046 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,046 - jasper.verilog -   Port "wb_we_i" is new
DEBUG - 2018-03-29 05:46:51,046 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,046 - jasper.verilog -   Port "wb_sel_i" is new
DEBUG - 2018-03-29 05:46:51,046 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,046 - jasper.verilog -   Port "wb_adr_i" is new
DEBUG - 2018-03-29 05:46:51,046 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,046 - jasper.verilog -   Port "wb_dat_i" is new
DEBUG - 2018-03-29 05:46:51,047 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,047 - jasper.verilog -   Port "wb_dat_o" is new
DEBUG - 2018-03-29 05:46:51,047 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,047 - jasper.verilog -   Port "wb_ack_o" is new
DEBUG - 2018-03-29 05:46:51,047 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,047 - jasper.verilog -   Port "wb_err_o" is new
DEBUG - 2018-03-29 05:46:51,047 - jasper.verilog - Attempting to add port "user_clk" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,047 - jasper.verilog -   Port "user_clk" is new
DEBUG - 2018-03-29 05:46:51,047 - jasper.verilog - Attempting to add port "user_addr" (parent sig: True, parent port: False)
DEBUG - 2018-03-29 05:46:51,047 - jasper.verilog -   Port "user_addr" is new
DEBUG - 2018-03-29 05:46:51,047 - jasper.verilog - Attempting to add port "user_din" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,047 - jasper.verilog -   Port "user_din" is new
DEBUG - 2018-03-29 05:46:51,047 - jasper.verilog - Attempting to add port "user_we" (parent sig: True, parent port: False)
DEBUG - 2018-03-29 05:46:51,047 - jasper.verilog -   Port "user_we" is new
DEBUG - 2018-03-29 05:46:51,047 - jasper.verilog - Attempting to add port "user_dout" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,047 - jasper.verilog -   Port "user_dout" is new
DEBUG - 2018-03-29 05:46:51,047 - jasper.toolflow - modifying top for obj sync_cnt
DEBUG - 2018-03-29 05:46:51,047 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,047 - jasper.verilog -   Port "wb_clk_i" is new
DEBUG - 2018-03-29 05:46:51,047 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,048 - jasper.verilog -   Port "wb_rst_i" is new
DEBUG - 2018-03-29 05:46:51,048 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,048 - jasper.verilog -   Port "wb_cyc_i" is new
DEBUG - 2018-03-29 05:46:51,048 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,048 - jasper.verilog -   Port "wb_stb_i" is new
DEBUG - 2018-03-29 05:46:51,048 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,048 - jasper.verilog -   Port "wb_we_i" is new
DEBUG - 2018-03-29 05:46:51,048 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,048 - jasper.verilog -   Port "wb_sel_i" is new
DEBUG - 2018-03-29 05:46:51,048 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,048 - jasper.verilog -   Port "wb_adr_i" is new
DEBUG - 2018-03-29 05:46:51,048 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,048 - jasper.verilog -   Port "wb_dat_i" is new
DEBUG - 2018-03-29 05:46:51,048 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,048 - jasper.verilog -   Port "wb_dat_o" is new
DEBUG - 2018-03-29 05:46:51,048 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,048 - jasper.verilog -   Port "wb_ack_o" is new
DEBUG - 2018-03-29 05:46:51,048 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,048 - jasper.verilog -   Port "wb_err_o" is new
DEBUG - 2018-03-29 05:46:51,048 - jasper.verilog - Attempting to add port "user_clk" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,048 - jasper.verilog -   Port "user_clk" is new
DEBUG - 2018-03-29 05:46:51,049 - jasper.verilog - Attempting to add port "user_data_in" (parent sig: True, parent port: False)
DEBUG - 2018-03-29 05:46:51,049 - jasper.verilog -   Port "user_data_in" is new
DEBUG - 2018-03-29 05:46:51,049 - jasper.toolflow - modifying top for obj sync_period_var
DEBUG - 2018-03-29 05:46:51,049 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,049 - jasper.verilog -   Port "wb_clk_i" is new
DEBUG - 2018-03-29 05:46:51,049 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,049 - jasper.verilog -   Port "wb_rst_i" is new
DEBUG - 2018-03-29 05:46:51,049 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,049 - jasper.verilog -   Port "wb_cyc_i" is new
DEBUG - 2018-03-29 05:46:51,049 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,049 - jasper.verilog -   Port "wb_stb_i" is new
DEBUG - 2018-03-29 05:46:51,049 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,049 - jasper.verilog -   Port "wb_we_i" is new
DEBUG - 2018-03-29 05:46:51,049 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,049 - jasper.verilog -   Port "wb_sel_i" is new
DEBUG - 2018-03-29 05:46:51,049 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,049 - jasper.verilog -   Port "wb_adr_i" is new
DEBUG - 2018-03-29 05:46:51,049 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,049 - jasper.verilog -   Port "wb_dat_i" is new
DEBUG - 2018-03-29 05:46:51,050 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,050 - jasper.verilog -   Port "wb_dat_o" is new
DEBUG - 2018-03-29 05:46:51,050 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,050 - jasper.verilog -   Port "wb_ack_o" is new
DEBUG - 2018-03-29 05:46:51,050 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,050 - jasper.verilog -   Port "wb_err_o" is new
DEBUG - 2018-03-29 05:46:51,050 - jasper.verilog - Attempting to add port "user_clk" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,050 - jasper.verilog -   Port "user_clk" is new
DEBUG - 2018-03-29 05:46:51,050 - jasper.verilog - Attempting to add port "user_data_out" (parent sig: True, parent port: False)
DEBUG - 2018-03-29 05:46:51,050 - jasper.verilog -   Port "user_data_out" is new
DEBUG - 2018-03-29 05:46:51,050 - jasper.toolflow - modifying top for obj a_imaginary
DEBUG - 2018-03-29 05:46:51,050 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,050 - jasper.verilog -   Port "wb_clk_i" is new
DEBUG - 2018-03-29 05:46:51,050 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,050 - jasper.verilog -   Port "wb_rst_i" is new
DEBUG - 2018-03-29 05:46:51,050 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,050 - jasper.verilog -   Port "wb_cyc_i" is new
DEBUG - 2018-03-29 05:46:51,050 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,050 - jasper.verilog -   Port "wb_stb_i" is new
DEBUG - 2018-03-29 05:46:51,050 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,050 - jasper.verilog -   Port "wb_we_i" is new
DEBUG - 2018-03-29 05:46:51,051 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,051 - jasper.verilog -   Port "wb_sel_i" is new
DEBUG - 2018-03-29 05:46:51,051 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,051 - jasper.verilog -   Port "wb_adr_i" is new
DEBUG - 2018-03-29 05:46:51,051 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,051 - jasper.verilog -   Port "wb_dat_i" is new
DEBUG - 2018-03-29 05:46:51,051 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,051 - jasper.verilog -   Port "wb_dat_o" is new
DEBUG - 2018-03-29 05:46:51,051 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,051 - jasper.verilog -   Port "wb_ack_o" is new
DEBUG - 2018-03-29 05:46:51,051 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,051 - jasper.verilog -   Port "wb_err_o" is new
DEBUG - 2018-03-29 05:46:51,051 - jasper.verilog - Attempting to add port "user_clk" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,051 - jasper.verilog -   Port "user_clk" is new
DEBUG - 2018-03-29 05:46:51,051 - jasper.verilog - Attempting to add port "user_addr" (parent sig: True, parent port: False)
DEBUG - 2018-03-29 05:46:51,051 - jasper.verilog -   Port "user_addr" is new
DEBUG - 2018-03-29 05:46:51,051 - jasper.verilog - Attempting to add port "user_din" (parent sig: True, parent port: False)
DEBUG - 2018-03-29 05:46:51,051 - jasper.verilog -   Port "user_din" is new
DEBUG - 2018-03-29 05:46:51,051 - jasper.verilog - Attempting to add port "user_we" (parent sig: True, parent port: False)
DEBUG - 2018-03-29 05:46:51,051 - jasper.verilog -   Port "user_we" is new
DEBUG - 2018-03-29 05:46:51,051 - jasper.verilog - Attempting to add port "user_dout" (parent sig: True, parent port: False)
DEBUG - 2018-03-29 05:46:51,052 - jasper.verilog -   Port "user_dout" is new
DEBUG - 2018-03-29 05:46:51,052 - jasper.toolflow - modifying top for obj gain
DEBUG - 2018-03-29 05:46:51,052 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,052 - jasper.verilog -   Port "wb_clk_i" is new
DEBUG - 2018-03-29 05:46:51,052 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,052 - jasper.verilog -   Port "wb_rst_i" is new
DEBUG - 2018-03-29 05:46:51,052 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,052 - jasper.verilog -   Port "wb_cyc_i" is new
DEBUG - 2018-03-29 05:46:51,052 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,052 - jasper.verilog -   Port "wb_stb_i" is new
DEBUG - 2018-03-29 05:46:51,052 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,052 - jasper.verilog -   Port "wb_we_i" is new
DEBUG - 2018-03-29 05:46:51,052 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,052 - jasper.verilog -   Port "wb_sel_i" is new
DEBUG - 2018-03-29 05:46:51,052 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,052 - jasper.verilog -   Port "wb_adr_i" is new
DEBUG - 2018-03-29 05:46:51,052 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,052 - jasper.verilog -   Port "wb_dat_i" is new
DEBUG - 2018-03-29 05:46:51,052 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,052 - jasper.verilog -   Port "wb_dat_o" is new
DEBUG - 2018-03-29 05:46:51,053 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,053 - jasper.verilog -   Port "wb_ack_o" is new
DEBUG - 2018-03-29 05:46:51,053 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,053 - jasper.verilog -   Port "wb_err_o" is new
DEBUG - 2018-03-29 05:46:51,053 - jasper.verilog - Attempting to add port "user_clk" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,053 - jasper.verilog -   Port "user_clk" is new
DEBUG - 2018-03-29 05:46:51,053 - jasper.verilog - Attempting to add port "user_data_out" (parent sig: True, parent port: False)
DEBUG - 2018-03-29 05:46:51,053 - jasper.verilog -   Port "user_data_out" is new
DEBUG - 2018-03-29 05:46:51,053 - jasper.toolflow - modifying top for obj sync_period_sel
DEBUG - 2018-03-29 05:46:51,053 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,053 - jasper.verilog -   Port "wb_clk_i" is new
DEBUG - 2018-03-29 05:46:51,053 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,053 - jasper.verilog -   Port "wb_rst_i" is new
DEBUG - 2018-03-29 05:46:51,053 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,053 - jasper.verilog -   Port "wb_cyc_i" is new
DEBUG - 2018-03-29 05:46:51,053 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,053 - jasper.verilog -   Port "wb_stb_i" is new
DEBUG - 2018-03-29 05:46:51,053 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,053 - jasper.verilog -   Port "wb_we_i" is new
DEBUG - 2018-03-29 05:46:51,054 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,054 - jasper.verilog -   Port "wb_sel_i" is new
DEBUG - 2018-03-29 05:46:51,054 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,054 - jasper.verilog -   Port "wb_adr_i" is new
DEBUG - 2018-03-29 05:46:51,054 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,054 - jasper.verilog -   Port "wb_dat_i" is new
DEBUG - 2018-03-29 05:46:51,054 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,054 - jasper.verilog -   Port "wb_dat_o" is new
DEBUG - 2018-03-29 05:46:51,054 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,054 - jasper.verilog -   Port "wb_ack_o" is new
DEBUG - 2018-03-29 05:46:51,054 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,054 - jasper.verilog -   Port "wb_err_o" is new
DEBUG - 2018-03-29 05:46:51,054 - jasper.verilog - Attempting to add port "user_clk" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,054 - jasper.verilog -   Port "user_clk" is new
DEBUG - 2018-03-29 05:46:51,054 - jasper.verilog - Attempting to add port "user_data_out" (parent sig: True, parent port: False)
DEBUG - 2018-03-29 05:46:51,054 - jasper.verilog -   Port "user_data_out" is new
DEBUG - 2018-03-29 05:46:51,054 - jasper.toolflow - modifying top for obj led0_sync
DEBUG - 2018-03-29 05:46:51,054 - jasper.verilog - Attempting to add port "clk" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,054 - jasper.verilog -   Port "clk" is new
DEBUG - 2018-03-29 05:46:51,054 - jasper.verilog - Attempting to add port "clk90" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,054 - jasper.verilog -   Port "clk90" is new
DEBUG - 2018-03-29 05:46:51,055 - jasper.verilog - Attempting to add port "gateway" (parent sig: True, parent port: False)
DEBUG - 2018-03-29 05:46:51,055 - jasper.verilog -   Port "gateway" is new
DEBUG - 2018-03-29 05:46:51,055 - jasper.verilog - Attempting to add port "io_pad" (parent sig: True, parent port: True)
DEBUG - 2018-03-29 05:46:51,055 - jasper.verilog -   Port "io_pad" is new
DEBUG - 2018-03-29 05:46:51,055 - jasper.toolflow - modifying top for obj XSG_core_config1
DEBUG - 2018-03-29 05:46:51,055 - jasper.toolflow - modifying top for obj acc_len
DEBUG - 2018-03-29 05:46:51,055 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,055 - jasper.verilog -   Port "wb_clk_i" is new
DEBUG - 2018-03-29 05:46:51,055 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,055 - jasper.verilog -   Port "wb_rst_i" is new
DEBUG - 2018-03-29 05:46:51,055 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,055 - jasper.verilog -   Port "wb_cyc_i" is new
DEBUG - 2018-03-29 05:46:51,055 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,055 - jasper.verilog -   Port "wb_stb_i" is new
DEBUG - 2018-03-29 05:46:51,055 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,055 - jasper.verilog -   Port "wb_we_i" is new
DEBUG - 2018-03-29 05:46:51,055 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,055 - jasper.verilog -   Port "wb_sel_i" is new
DEBUG - 2018-03-29 05:46:51,055 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,055 - jasper.verilog -   Port "wb_adr_i" is new
DEBUG - 2018-03-29 05:46:51,056 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,056 - jasper.verilog -   Port "wb_dat_i" is new
DEBUG - 2018-03-29 05:46:51,056 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,056 - jasper.verilog -   Port "wb_dat_o" is new
DEBUG - 2018-03-29 05:46:51,056 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,056 - jasper.verilog -   Port "wb_ack_o" is new
DEBUG - 2018-03-29 05:46:51,056 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,056 - jasper.verilog -   Port "wb_err_o" is new
DEBUG - 2018-03-29 05:46:51,056 - jasper.verilog - Attempting to add port "user_clk" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,056 - jasper.verilog -   Port "user_clk" is new
DEBUG - 2018-03-29 05:46:51,056 - jasper.verilog - Attempting to add port "user_data_out" (parent sig: True, parent port: False)
DEBUG - 2018-03-29 05:46:51,056 - jasper.verilog -   Port "user_data_out" is new
DEBUG - 2018-03-29 05:46:51,056 - jasper.toolflow - modifying top for obj a_pol0
DEBUG - 2018-03-29 05:46:51,056 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,056 - jasper.verilog -   Port "wb_clk_i" is new
DEBUG - 2018-03-29 05:46:51,056 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,056 - jasper.verilog -   Port "wb_rst_i" is new
DEBUG - 2018-03-29 05:46:51,056 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,056 - jasper.verilog -   Port "wb_cyc_i" is new
DEBUG - 2018-03-29 05:46:51,056 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,056 - jasper.verilog -   Port "wb_stb_i" is new
DEBUG - 2018-03-29 05:46:51,057 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,057 - jasper.verilog -   Port "wb_we_i" is new
DEBUG - 2018-03-29 05:46:51,057 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,057 - jasper.verilog -   Port "wb_sel_i" is new
DEBUG - 2018-03-29 05:46:51,057 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,057 - jasper.verilog -   Port "wb_adr_i" is new
DEBUG - 2018-03-29 05:46:51,057 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,057 - jasper.verilog -   Port "wb_dat_i" is new
DEBUG - 2018-03-29 05:46:51,057 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,057 - jasper.verilog -   Port "wb_dat_o" is new
DEBUG - 2018-03-29 05:46:51,057 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,057 - jasper.verilog -   Port "wb_ack_o" is new
DEBUG - 2018-03-29 05:46:51,057 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,057 - jasper.verilog -   Port "wb_err_o" is new
DEBUG - 2018-03-29 05:46:51,057 - jasper.verilog - Attempting to add port "user_clk" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,057 - jasper.verilog -   Port "user_clk" is new
DEBUG - 2018-03-29 05:46:51,057 - jasper.verilog - Attempting to add port "user_addr" (parent sig: True, parent port: False)
DEBUG - 2018-03-29 05:46:51,058 - jasper.verilog -   Port "user_addr" is new
DEBUG - 2018-03-29 05:46:51,058 - jasper.verilog - Attempting to add port "user_din" (parent sig: True, parent port: False)
DEBUG - 2018-03-29 05:46:51,058 - jasper.verilog -   Port "user_din" is new
DEBUG - 2018-03-29 05:46:51,058 - jasper.verilog - Attempting to add port "user_we" (parent sig: True, parent port: False)
DEBUG - 2018-03-29 05:46:51,058 - jasper.verilog -   Port "user_we" is new
DEBUG - 2018-03-29 05:46:51,058 - jasper.verilog - Attempting to add port "user_dout" (parent sig: True, parent port: False)
DEBUG - 2018-03-29 05:46:51,058 - jasper.verilog -   Port "user_dout" is new
DEBUG - 2018-03-29 05:46:51,058 - jasper.toolflow - modifying top for obj a_pol1
DEBUG - 2018-03-29 05:46:51,058 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,058 - jasper.verilog -   Port "wb_clk_i" is new
DEBUG - 2018-03-29 05:46:51,058 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,058 - jasper.verilog -   Port "wb_rst_i" is new
DEBUG - 2018-03-29 05:46:51,058 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,058 - jasper.verilog -   Port "wb_cyc_i" is new
DEBUG - 2018-03-29 05:46:51,058 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,058 - jasper.verilog -   Port "wb_stb_i" is new
DEBUG - 2018-03-29 05:46:51,058 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,058 - jasper.verilog -   Port "wb_we_i" is new
DEBUG - 2018-03-29 05:46:51,058 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,058 - jasper.verilog -   Port "wb_sel_i" is new
DEBUG - 2018-03-29 05:46:51,058 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,059 - jasper.verilog -   Port "wb_adr_i" is new
DEBUG - 2018-03-29 05:46:51,059 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,059 - jasper.verilog -   Port "wb_dat_i" is new
DEBUG - 2018-03-29 05:46:51,059 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,059 - jasper.verilog -   Port "wb_dat_o" is new
DEBUG - 2018-03-29 05:46:51,059 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,059 - jasper.verilog -   Port "wb_ack_o" is new
DEBUG - 2018-03-29 05:46:51,059 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,059 - jasper.verilog -   Port "wb_err_o" is new
DEBUG - 2018-03-29 05:46:51,059 - jasper.verilog - Attempting to add port "user_clk" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,059 - jasper.verilog -   Port "user_clk" is new
DEBUG - 2018-03-29 05:46:51,059 - jasper.verilog - Attempting to add port "user_addr" (parent sig: True, parent port: False)
DEBUG - 2018-03-29 05:46:51,059 - jasper.verilog -   Port "user_addr" is new
DEBUG - 2018-03-29 05:46:51,059 - jasper.verilog - Attempting to add port "user_din" (parent sig: True, parent port: False)
DEBUG - 2018-03-29 05:46:51,059 - jasper.verilog -   Port "user_din" is new
DEBUG - 2018-03-29 05:46:51,059 - jasper.verilog - Attempting to add port "user_we" (parent sig: True, parent port: False)
DEBUG - 2018-03-29 05:46:51,059 - jasper.verilog -   Port "user_we" is new
DEBUG - 2018-03-29 05:46:51,059 - jasper.verilog - Attempting to add port "user_dout" (parent sig: True, parent port: False)
DEBUG - 2018-03-29 05:46:51,059 - jasper.verilog -   Port "user_dout" is new
DEBUG - 2018-03-29 05:46:51,059 - jasper.toolflow - modifying top for obj a_real
DEBUG - 2018-03-29 05:46:51,060 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,060 - jasper.verilog -   Port "wb_clk_i" is new
DEBUG - 2018-03-29 05:46:51,060 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,060 - jasper.verilog -   Port "wb_rst_i" is new
DEBUG - 2018-03-29 05:46:51,060 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,060 - jasper.verilog -   Port "wb_cyc_i" is new
DEBUG - 2018-03-29 05:46:51,060 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,060 - jasper.verilog -   Port "wb_stb_i" is new
DEBUG - 2018-03-29 05:46:51,060 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,060 - jasper.verilog -   Port "wb_we_i" is new
DEBUG - 2018-03-29 05:46:51,060 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,060 - jasper.verilog -   Port "wb_sel_i" is new
DEBUG - 2018-03-29 05:46:51,060 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,060 - jasper.verilog -   Port "wb_adr_i" is new
DEBUG - 2018-03-29 05:46:51,060 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,060 - jasper.verilog -   Port "wb_dat_i" is new
DEBUG - 2018-03-29 05:46:51,060 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,060 - jasper.verilog -   Port "wb_dat_o" is new
DEBUG - 2018-03-29 05:46:51,060 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,060 - jasper.verilog -   Port "wb_ack_o" is new
DEBUG - 2018-03-29 05:46:51,060 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,061 - jasper.verilog -   Port "wb_err_o" is new
DEBUG - 2018-03-29 05:46:51,061 - jasper.verilog - Attempting to add port "user_clk" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,061 - jasper.verilog -   Port "user_clk" is new
DEBUG - 2018-03-29 05:46:51,061 - jasper.verilog - Attempting to add port "user_addr" (parent sig: True, parent port: False)
DEBUG - 2018-03-29 05:46:51,061 - jasper.verilog -   Port "user_addr" is new
DEBUG - 2018-03-29 05:46:51,061 - jasper.verilog - Attempting to add port "user_din" (parent sig: True, parent port: False)
DEBUG - 2018-03-29 05:46:51,061 - jasper.verilog -   Port "user_din" is new
DEBUG - 2018-03-29 05:46:51,061 - jasper.verilog - Attempting to add port "user_we" (parent sig: True, parent port: False)
DEBUG - 2018-03-29 05:46:51,061 - jasper.verilog -   Port "user_we" is new
DEBUG - 2018-03-29 05:46:51,061 - jasper.verilog - Attempting to add port "user_dout" (parent sig: True, parent port: False)
DEBUG - 2018-03-29 05:46:51,061 - jasper.verilog -   Port "user_dout" is new
DEBUG - 2018-03-29 05:46:51,061 - jasper.toolflow - modifying top for obj cnt_rst
DEBUG - 2018-03-29 05:46:51,061 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,061 - jasper.verilog -   Port "wb_clk_i" is new
DEBUG - 2018-03-29 05:46:51,061 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,061 - jasper.verilog -   Port "wb_rst_i" is new
DEBUG - 2018-03-29 05:46:51,061 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,061 - jasper.verilog -   Port "wb_cyc_i" is new
DEBUG - 2018-03-29 05:46:51,061 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,061 - jasper.verilog -   Port "wb_stb_i" is new
DEBUG - 2018-03-29 05:46:51,061 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,062 - jasper.verilog -   Port "wb_we_i" is new
DEBUG - 2018-03-29 05:46:51,062 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,062 - jasper.verilog -   Port "wb_sel_i" is new
DEBUG - 2018-03-29 05:46:51,062 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,062 - jasper.verilog -   Port "wb_adr_i" is new
DEBUG - 2018-03-29 05:46:51,062 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,062 - jasper.verilog -   Port "wb_dat_i" is new
DEBUG - 2018-03-29 05:46:51,062 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,062 - jasper.verilog -   Port "wb_dat_o" is new
DEBUG - 2018-03-29 05:46:51,062 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,062 - jasper.verilog -   Port "wb_ack_o" is new
DEBUG - 2018-03-29 05:46:51,062 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,062 - jasper.verilog -   Port "wb_err_o" is new
DEBUG - 2018-03-29 05:46:51,062 - jasper.verilog - Attempting to add port "user_clk" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,062 - jasper.verilog -   Port "user_clk" is new
DEBUG - 2018-03-29 05:46:51,062 - jasper.verilog - Attempting to add port "user_data_out" (parent sig: True, parent port: False)
DEBUG - 2018-03-29 05:46:51,062 - jasper.verilog -   Port "user_data_out" is new
DEBUG - 2018-03-29 05:46:51,062 - jasper.toolflow - modifying top for obj acc_cnt
DEBUG - 2018-03-29 05:46:51,062 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,062 - jasper.verilog -   Port "wb_clk_i" is new
DEBUG - 2018-03-29 05:46:51,062 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,063 - jasper.verilog -   Port "wb_rst_i" is new
DEBUG - 2018-03-29 05:46:51,063 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,063 - jasper.verilog -   Port "wb_cyc_i" is new
DEBUG - 2018-03-29 05:46:51,063 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,063 - jasper.verilog -   Port "wb_stb_i" is new
DEBUG - 2018-03-29 05:46:51,063 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,063 - jasper.verilog -   Port "wb_we_i" is new
DEBUG - 2018-03-29 05:46:51,063 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,063 - jasper.verilog -   Port "wb_sel_i" is new
DEBUG - 2018-03-29 05:46:51,063 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,063 - jasper.verilog -   Port "wb_adr_i" is new
DEBUG - 2018-03-29 05:46:51,063 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,063 - jasper.verilog -   Port "wb_dat_i" is new
DEBUG - 2018-03-29 05:46:51,063 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,063 - jasper.verilog -   Port "wb_dat_o" is new
DEBUG - 2018-03-29 05:46:51,063 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,063 - jasper.verilog -   Port "wb_ack_o" is new
DEBUG - 2018-03-29 05:46:51,063 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,063 - jasper.verilog -   Port "wb_err_o" is new
DEBUG - 2018-03-29 05:46:51,063 - jasper.verilog - Attempting to add port "user_clk" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,063 - jasper.verilog -   Port "user_clk" is new
DEBUG - 2018-03-29 05:46:51,064 - jasper.verilog - Attempting to add port "user_data_in" (parent sig: True, parent port: False)
DEBUG - 2018-03-29 05:46:51,064 - jasper.verilog -   Port "user_data_in" is new
DEBUG - 2018-03-29 05:46:51,064 - jasper.toolflow - modifying top for obj fft_shift
DEBUG - 2018-03-29 05:46:51,064 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,064 - jasper.verilog -   Port "wb_clk_i" is new
DEBUG - 2018-03-29 05:46:51,064 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,064 - jasper.verilog -   Port "wb_rst_i" is new
DEBUG - 2018-03-29 05:46:51,064 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,064 - jasper.verilog -   Port "wb_cyc_i" is new
DEBUG - 2018-03-29 05:46:51,064 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,064 - jasper.verilog -   Port "wb_stb_i" is new
DEBUG - 2018-03-29 05:46:51,064 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,064 - jasper.verilog -   Port "wb_we_i" is new
DEBUG - 2018-03-29 05:46:51,064 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,064 - jasper.verilog -   Port "wb_sel_i" is new
DEBUG - 2018-03-29 05:46:51,064 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,064 - jasper.verilog -   Port "wb_adr_i" is new
DEBUG - 2018-03-29 05:46:51,064 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,064 - jasper.verilog -   Port "wb_dat_i" is new
DEBUG - 2018-03-29 05:46:51,064 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,064 - jasper.verilog -   Port "wb_dat_o" is new
DEBUG - 2018-03-29 05:46:51,065 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,065 - jasper.verilog -   Port "wb_ack_o" is new
DEBUG - 2018-03-29 05:46:51,065 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,065 - jasper.verilog -   Port "wb_err_o" is new
DEBUG - 2018-03-29 05:46:51,065 - jasper.verilog - Attempting to add port "user_clk" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,065 - jasper.verilog -   Port "user_clk" is new
DEBUG - 2018-03-29 05:46:51,065 - jasper.verilog - Attempting to add port "user_data_out" (parent sig: True, parent port: False)
DEBUG - 2018-03-29 05:46:51,065 - jasper.verilog -   Port "user_data_out" is new
DEBUG - 2018-03-29 05:46:51,065 - jasper.toolflow - modifying top for obj sync
DEBUG - 2018-03-29 05:46:51,065 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,065 - jasper.verilog -   Port "wb_clk_i" is new
DEBUG - 2018-03-29 05:46:51,065 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,065 - jasper.verilog -   Port "wb_rst_i" is new
DEBUG - 2018-03-29 05:46:51,065 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,065 - jasper.verilog -   Port "wb_cyc_i" is new
DEBUG - 2018-03-29 05:46:51,065 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,065 - jasper.verilog -   Port "wb_stb_i" is new
DEBUG - 2018-03-29 05:46:51,065 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,065 - jasper.verilog -   Port "wb_we_i" is new
DEBUG - 2018-03-29 05:46:51,066 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,066 - jasper.verilog -   Port "wb_sel_i" is new
DEBUG - 2018-03-29 05:46:51,066 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,066 - jasper.verilog -   Port "wb_adr_i" is new
DEBUG - 2018-03-29 05:46:51,066 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,066 - jasper.verilog -   Port "wb_dat_i" is new
DEBUG - 2018-03-29 05:46:51,066 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,066 - jasper.verilog -   Port "wb_dat_o" is new
DEBUG - 2018-03-29 05:46:51,066 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,066 - jasper.verilog -   Port "wb_ack_o" is new
DEBUG - 2018-03-29 05:46:51,066 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,066 - jasper.verilog -   Port "wb_err_o" is new
DEBUG - 2018-03-29 05:46:51,066 - jasper.verilog - Attempting to add port "user_clk" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,066 - jasper.verilog -   Port "user_clk" is new
DEBUG - 2018-03-29 05:46:51,066 - jasper.verilog - Attempting to add port "user_data_out" (parent sig: True, parent port: False)
DEBUG - 2018-03-29 05:46:51,066 - jasper.verilog -   Port "user_data_out" is new
DEBUG - 2018-03-29 05:46:51,066 - jasper.toolflow - modifying top for obj led1_new_acc
DEBUG - 2018-03-29 05:46:51,066 - jasper.verilog - Attempting to add port "clk" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,066 - jasper.verilog -   Port "clk" is new
DEBUG - 2018-03-29 05:46:51,066 - jasper.verilog - Attempting to add port "clk90" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,066 - jasper.verilog -   Port "clk90" is new
DEBUG - 2018-03-29 05:46:51,067 - jasper.verilog - Attempting to add port "gateway" (parent sig: True, parent port: False)
DEBUG - 2018-03-29 05:46:51,067 - jasper.verilog -   Port "gateway" is new
DEBUG - 2018-03-29 05:46:51,067 - jasper.verilog - Attempting to add port "io_pad" (parent sig: True, parent port: True)
DEBUG - 2018-03-29 05:46:51,067 - jasper.verilog -   Port "io_pad" is new
DEBUG - 2018-03-29 05:46:51,067 - jasper.toolflow - modifying top for obj lmx2581
DEBUG - 2018-03-29 05:46:51,067 - jasper.verilog - Attempting to add port "lmx_clk" (parent sig: True, parent port: True)
DEBUG - 2018-03-29 05:46:51,067 - jasper.verilog -   Port "lmx_clk" is new
DEBUG - 2018-03-29 05:46:51,067 - jasper.verilog - Attempting to add port "lmx_data" (parent sig: True, parent port: True)
DEBUG - 2018-03-29 05:46:51,067 - jasper.verilog -   Port "lmx_data" is new
DEBUG - 2018-03-29 05:46:51,067 - jasper.verilog - Attempting to add port "lmx_le" (parent sig: True, parent port: True)
DEBUG - 2018-03-29 05:46:51,067 - jasper.verilog -   Port "lmx_le" is new
DEBUG - 2018-03-29 05:46:51,067 - jasper.verilog - Attempting to add port "lmx_ce" (parent sig: True, parent port: True)
DEBUG - 2018-03-29 05:46:51,067 - jasper.verilog -   Port "lmx_ce" is new
DEBUG - 2018-03-29 05:46:51,067 - jasper.verilog - Attempting to add port "lmx_be" (parent sig: True, parent port: True)
DEBUG - 2018-03-29 05:46:51,067 - jasper.verilog -   Port "lmx_be" is new
DEBUG - 2018-03-29 05:46:51,067 - jasper.verilog - Attempting to add port "lmx_muxout" (parent sig: True, parent port: True)
DEBUG - 2018-03-29 05:46:51,067 - jasper.verilog -   Port "lmx_muxout" is new
DEBUG - 2018-03-29 05:46:51,067 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,067 - jasper.verilog -   Port "wb_clk_i" is new
DEBUG - 2018-03-29 05:46:51,067 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,068 - jasper.verilog -   Port "wb_rst_i" is new
DEBUG - 2018-03-29 05:46:51,068 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,068 - jasper.verilog -   Port "wb_cyc_i" is new
DEBUG - 2018-03-29 05:46:51,068 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,068 - jasper.verilog -   Port "wb_stb_i" is new
DEBUG - 2018-03-29 05:46:51,068 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,068 - jasper.verilog -   Port "wb_we_i" is new
DEBUG - 2018-03-29 05:46:51,068 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,068 - jasper.verilog -   Port "wb_sel_i" is new
DEBUG - 2018-03-29 05:46:51,068 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,068 - jasper.verilog -   Port "wb_adr_i" is new
DEBUG - 2018-03-29 05:46:51,068 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,068 - jasper.verilog -   Port "wb_dat_i" is new
DEBUG - 2018-03-29 05:46:51,068 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,068 - jasper.verilog -   Port "wb_dat_o" is new
DEBUG - 2018-03-29 05:46:51,068 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,068 - jasper.verilog -   Port "wb_ack_o" is new
DEBUG - 2018-03-29 05:46:51,068 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,068 - jasper.verilog -   Port "wb_err_o" is new
DEBUG - 2018-03-29 05:46:51,068 - jasper.toolflow - modifying top for obj adc16_use_synth
DEBUG - 2018-03-29 05:46:51,069 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,069 - jasper.verilog -   Port "wb_clk_i" is new
DEBUG - 2018-03-29 05:46:51,069 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,069 - jasper.verilog -   Port "wb_rst_i" is new
DEBUG - 2018-03-29 05:46:51,069 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,069 - jasper.verilog -   Port "wb_cyc_i" is new
DEBUG - 2018-03-29 05:46:51,069 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,069 - jasper.verilog -   Port "wb_stb_i" is new
DEBUG - 2018-03-29 05:46:51,069 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,069 - jasper.verilog -   Port "wb_we_i" is new
DEBUG - 2018-03-29 05:46:51,069 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,069 - jasper.verilog -   Port "wb_sel_i" is new
DEBUG - 2018-03-29 05:46:51,069 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,069 - jasper.verilog -   Port "wb_adr_i" is new
DEBUG - 2018-03-29 05:46:51,069 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,070 - jasper.verilog -   Port "wb_dat_i" is new
DEBUG - 2018-03-29 05:46:51,070 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,070 - jasper.verilog -   Port "wb_dat_o" is new
DEBUG - 2018-03-29 05:46:51,070 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,070 - jasper.verilog -   Port "wb_ack_o" is new
DEBUG - 2018-03-29 05:46:51,070 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,070 - jasper.verilog -   Port "wb_err_o" is new
DEBUG - 2018-03-29 05:46:51,070 - jasper.verilog - Attempting to add port "user_data_out" (parent sig: True, parent port: False)
DEBUG - 2018-03-29 05:46:51,070 - jasper.verilog -   Port "user_data_out" is new
DEBUG - 2018-03-29 05:46:51,070 - jasper.toolflow - modifying top for obj XSG_core_config1
DEBUG - 2018-03-29 05:46:51,070 - jasper.verilog - Attempting to add port "sys_clk_buf_n" (parent sig: True, parent port: True)
DEBUG - 2018-03-29 05:46:51,070 - jasper.verilog -   Port "sys_clk_buf_n" is new
DEBUG - 2018-03-29 05:46:51,070 - jasper.verilog - Attempting to add port "sys_clk_buf_p" (parent sig: True, parent port: True)
DEBUG - 2018-03-29 05:46:51,070 - jasper.verilog -   Port "sys_clk_buf_p" is new
DEBUG - 2018-03-29 05:46:51,070 - jasper.verilog - Attempting to add port "sys_clk0" (parent sig: True, parent port: False)
DEBUG - 2018-03-29 05:46:51,070 - jasper.verilog -   Port "sys_clk0" is new
DEBUG - 2018-03-29 05:46:51,070 - jasper.verilog - Attempting to add port "sys_clk180" (parent sig: True, parent port: False)
DEBUG - 2018-03-29 05:46:51,070 - jasper.verilog -   Port "sys_clk180" is new
DEBUG - 2018-03-29 05:46:51,070 - jasper.verilog - Attempting to add port "sys_clk270" (parent sig: True, parent port: False)
DEBUG - 2018-03-29 05:46:51,070 - jasper.verilog -   Port "sys_clk270" is new
DEBUG - 2018-03-29 05:46:51,071 - jasper.verilog - Attempting to add port "clk_200" (parent sig: True, parent port: False)
DEBUG - 2018-03-29 05:46:51,071 - jasper.verilog -   Port "clk_200" is new
DEBUG - 2018-03-29 05:46:51,071 - jasper.verilog - Attempting to add port "sys_rst" (parent sig: True, parent port: False)
DEBUG - 2018-03-29 05:46:51,071 - jasper.verilog -   Port "sys_rst" is new
DEBUG - 2018-03-29 05:46:51,071 - jasper.verilog - Attempting to add port "idelay_rdy" (parent sig: True, parent port: False)
DEBUG - 2018-03-29 05:46:51,071 - jasper.verilog -   Port "idelay_rdy" is new
DEBUG - 2018-03-29 05:46:51,071 - jasper.toolflow - modifying top for obj xps:sys_block0
DEBUG - 2018-03-29 05:46:51,071 - jasper.verilog - Attempting to add port "user_clk" (parent sig: True, parent port: False)
DEBUG - 2018-03-29 05:46:51,071 - jasper.verilog -   Port "user_clk" is new
DEBUG - 2018-03-29 05:46:51,071 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,071 - jasper.verilog -   Port "wb_clk_i" is new
DEBUG - 2018-03-29 05:46:51,071 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,071 - jasper.verilog -   Port "wb_rst_i" is new
DEBUG - 2018-03-29 05:46:51,071 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,071 - jasper.verilog -   Port "wb_cyc_i" is new
DEBUG - 2018-03-29 05:46:51,071 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,071 - jasper.verilog -   Port "wb_stb_i" is new
DEBUG - 2018-03-29 05:46:51,071 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,071 - jasper.verilog -   Port "wb_we_i" is new
DEBUG - 2018-03-29 05:46:51,071 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,071 - jasper.verilog -   Port "wb_sel_i" is new
DEBUG - 2018-03-29 05:46:51,072 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,072 - jasper.verilog -   Port "wb_adr_i" is new
DEBUG - 2018-03-29 05:46:51,072 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,072 - jasper.verilog -   Port "wb_dat_i" is new
DEBUG - 2018-03-29 05:46:51,072 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,072 - jasper.verilog -   Port "wb_dat_o" is new
DEBUG - 2018-03-29 05:46:51,072 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,072 - jasper.verilog -   Port "wb_ack_o" is new
DEBUG - 2018-03-29 05:46:51,072 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,072 - jasper.verilog -   Port "wb_err_o" is new
DEBUG - 2018-03-29 05:46:51,072 - jasper.toolflow - modifying top for obj xps:spi_wb_bridge0
DEBUG - 2018-03-29 05:46:51,072 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: True, parent port: False)
DEBUG - 2018-03-29 05:46:51,072 - jasper.verilog -   Port "wb_clk_i" is new
DEBUG - 2018-03-29 05:46:51,072 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: True, parent port: False)
DEBUG - 2018-03-29 05:46:51,072 - jasper.verilog -   Port "wb_rst_i" is new
DEBUG - 2018-03-29 05:46:51,072 - jasper.verilog - Attempting to add port "wbm_cyc_o" (parent sig: True, parent port: False)
DEBUG - 2018-03-29 05:46:51,072 - jasper.verilog -   Port "wbm_cyc_o" is new
DEBUG - 2018-03-29 05:46:51,072 - jasper.verilog - Attempting to add port "wbm_stb_o" (parent sig: True, parent port: False)
DEBUG - 2018-03-29 05:46:51,072 - jasper.verilog -   Port "wbm_stb_o" is new
DEBUG - 2018-03-29 05:46:51,072 - jasper.verilog - Attempting to add port "wbm_we_o" (parent sig: True, parent port: False)
DEBUG - 2018-03-29 05:46:51,072 - jasper.verilog -   Port "wbm_we_o" is new
DEBUG - 2018-03-29 05:46:51,073 - jasper.verilog - Attempting to add port "wbm_sel_o" (parent sig: True, parent port: False)
DEBUG - 2018-03-29 05:46:51,073 - jasper.verilog -   Port "wbm_sel_o" is new
DEBUG - 2018-03-29 05:46:51,073 - jasper.verilog - Attempting to add port "wbm_adr_o" (parent sig: True, parent port: False)
DEBUG - 2018-03-29 05:46:51,073 - jasper.verilog -   Port "wbm_adr_o" is new
DEBUG - 2018-03-29 05:46:51,073 - jasper.verilog - Attempting to add port "wbm_dat_o" (parent sig: True, parent port: False)
DEBUG - 2018-03-29 05:46:51,073 - jasper.verilog -   Port "wbm_dat_o" is new
DEBUG - 2018-03-29 05:46:51,073 - jasper.verilog - Attempting to add port "wbm_dat_i" (parent sig: True, parent port: False)
DEBUG - 2018-03-29 05:46:51,073 - jasper.verilog -   Port "wbm_dat_i" is new
DEBUG - 2018-03-29 05:46:51,073 - jasper.verilog - Attempting to add port "wbm_ack_i" (parent sig: True, parent port: False)
DEBUG - 2018-03-29 05:46:51,073 - jasper.verilog -   Port "wbm_ack_i" is new
DEBUG - 2018-03-29 05:46:51,073 - jasper.verilog - Attempting to add port "wbm_err_i" (parent sig: True, parent port: False)
DEBUG - 2018-03-29 05:46:51,073 - jasper.verilog -   Port "wbm_err_i" is new
DEBUG - 2018-03-29 05:46:51,073 - jasper.verilog - Attempting to add port "cs_n" (parent sig: True, parent port: True)
DEBUG - 2018-03-29 05:46:51,073 - jasper.verilog -   Port "cs_n" is new
DEBUG - 2018-03-29 05:46:51,073 - jasper.verilog - Attempting to add port "sclk" (parent sig: True, parent port: True)
DEBUG - 2018-03-29 05:46:51,073 - jasper.verilog -   Port "sclk" is new
DEBUG - 2018-03-29 05:46:51,073 - jasper.verilog - Attempting to add port "mosi" (parent sig: True, parent port: True)
DEBUG - 2018-03-29 05:46:51,073 - jasper.verilog -   Port "mosi" is new
DEBUG - 2018-03-29 05:46:51,073 - jasper.verilog - Attempting to add port "miso" (parent sig: True, parent port: True)
DEBUG - 2018-03-29 05:46:51,073 - jasper.verilog -   Port "miso" is new
DEBUG - 2018-03-29 05:46:51,074 - jasper.verilog - Attempting to add port "new_cmd_stb" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,074 - jasper.verilog -   Port "new_cmd_stb" is new
DEBUG - 2018-03-29 05:46:51,074 - jasper.toolflow - modifying top for obj xps:xadc0
DEBUG - 2018-03-29 05:46:51,074 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,074 - jasper.verilog -   Port "wb_clk_i" is new
DEBUG - 2018-03-29 05:46:51,074 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,074 - jasper.verilog -   Port "wb_rst_i" is new
DEBUG - 2018-03-29 05:46:51,074 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,074 - jasper.verilog -   Port "wb_cyc_i" is new
DEBUG - 2018-03-29 05:46:51,074 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,074 - jasper.verilog -   Port "wb_stb_i" is new
DEBUG - 2018-03-29 05:46:51,074 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,074 - jasper.verilog -   Port "wb_we_i" is new
DEBUG - 2018-03-29 05:46:51,074 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,074 - jasper.verilog -   Port "wb_sel_i" is new
DEBUG - 2018-03-29 05:46:51,074 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,074 - jasper.verilog -   Port "wb_adr_i" is new
DEBUG - 2018-03-29 05:46:51,074 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,074 - jasper.verilog -   Port "wb_dat_i" is new
DEBUG - 2018-03-29 05:46:51,074 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,075 - jasper.verilog -   Port "wb_dat_o" is new
DEBUG - 2018-03-29 05:46:51,075 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,075 - jasper.verilog -   Port "wb_ack_o" is new
DEBUG - 2018-03-29 05:46:51,075 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,075 - jasper.verilog -   Port "wb_err_o" is new
INFO - 2018-03-29 05:46:51,075 - jasper.toolflow - instantiating user_ip
DEBUG - 2018-03-29 05:46:51,075 - jasper.verilog - Attempting to add port "clk" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,075 - jasper.verilog -   Port "clk" is new
DEBUG - 2018-03-29 05:46:51,075 - jasper.verilog - Attempting to add port "test_low_freq_marion2018_up_a_imaginary_data_out" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,075 - jasper.verilog -   Port "test_low_freq_marion2018_up_a_imaginary_data_out" is new
DEBUG - 2018-03-29 05:46:51,075 - jasper.verilog - Attempting to add port "test_low_freq_marion2018_up_a_pol0_data_out" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,075 - jasper.verilog -   Port "test_low_freq_marion2018_up_a_pol0_data_out" is new
DEBUG - 2018-03-29 05:46:51,075 - jasper.verilog - Attempting to add port "test_low_freq_marion2018_up_a_pol1_data_out" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,075 - jasper.verilog -   Port "test_low_freq_marion2018_up_a_pol1_data_out" is new
DEBUG - 2018-03-29 05:46:51,075 - jasper.verilog - Attempting to add port "test_low_freq_marion2018_up_a_real_data_out" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,075 - jasper.verilog -   Port "test_low_freq_marion2018_up_a_real_data_out" is new
DEBUG - 2018-03-29 05:46:51,075 - jasper.verilog - Attempting to add port "test_low_freq_marion2018_up_acc_len_user_data_out" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,075 - jasper.verilog -   Port "test_low_freq_marion2018_up_acc_len_user_data_out" is new
DEBUG - 2018-03-29 05:46:51,075 - jasper.verilog - Attempting to add port "test_low_freq_marion2018_up_cnt_rst_user_data_out" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,075 - jasper.verilog -   Port "test_low_freq_marion2018_up_cnt_rst_user_data_out" is new
DEBUG - 2018-03-29 05:46:51,076 - jasper.verilog - Attempting to add port "test_low_freq_marion2018_up_fft_shift_user_data_out" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,076 - jasper.verilog -   Port "test_low_freq_marion2018_up_fft_shift_user_data_out" is new
DEBUG - 2018-03-29 05:46:51,076 - jasper.verilog - Attempting to add port "test_low_freq_marion2018_up_gain_user_data_out" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,076 - jasper.verilog -   Port "test_low_freq_marion2018_up_gain_user_data_out" is new
DEBUG - 2018-03-29 05:46:51,076 - jasper.verilog - Attempting to add port "test_low_freq_marion2018_up_snap_adc_a1" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,076 - jasper.verilog -   Port "test_low_freq_marion2018_up_snap_adc_a1" is new
DEBUG - 2018-03-29 05:46:51,076 - jasper.verilog - Attempting to add port "test_low_freq_marion2018_up_snap_adc_a2" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,076 - jasper.verilog -   Port "test_low_freq_marion2018_up_snap_adc_a2" is new
DEBUG - 2018-03-29 05:46:51,076 - jasper.verilog - Attempting to add port "test_low_freq_marion2018_up_snap_adc_a3" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,076 - jasper.verilog -   Port "test_low_freq_marion2018_up_snap_adc_a3" is new
DEBUG - 2018-03-29 05:46:51,076 - jasper.verilog - Attempting to add port "test_low_freq_marion2018_up_snap_adc_a4" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,076 - jasper.verilog -   Port "test_low_freq_marion2018_up_snap_adc_a4" is new
DEBUG - 2018-03-29 05:46:51,076 - jasper.verilog - Attempting to add port "test_low_freq_marion2018_up_snap_adc_b1" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,076 - jasper.verilog -   Port "test_low_freq_marion2018_up_snap_adc_b1" is new
DEBUG - 2018-03-29 05:46:51,076 - jasper.verilog - Attempting to add port "test_low_freq_marion2018_up_snap_adc_b2" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,076 - jasper.verilog -   Port "test_low_freq_marion2018_up_snap_adc_b2" is new
DEBUG - 2018-03-29 05:46:51,076 - jasper.verilog - Attempting to add port "test_low_freq_marion2018_up_snap_adc_b3" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,076 - jasper.verilog -   Port "test_low_freq_marion2018_up_snap_adc_b3" is new
DEBUG - 2018-03-29 05:46:51,076 - jasper.verilog - Attempting to add port "test_low_freq_marion2018_up_snap_adc_b4" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,076 - jasper.verilog -   Port "test_low_freq_marion2018_up_snap_adc_b4" is new
DEBUG - 2018-03-29 05:46:51,077 - jasper.verilog - Attempting to add port "test_low_freq_marion2018_up_snap_adc_c1" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,077 - jasper.verilog -   Port "test_low_freq_marion2018_up_snap_adc_c1" is new
DEBUG - 2018-03-29 05:46:51,077 - jasper.verilog - Attempting to add port "test_low_freq_marion2018_up_snap_adc_c2" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,077 - jasper.verilog -   Port "test_low_freq_marion2018_up_snap_adc_c2" is new
DEBUG - 2018-03-29 05:46:51,077 - jasper.verilog - Attempting to add port "test_low_freq_marion2018_up_snap_adc_c3" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,077 - jasper.verilog -   Port "test_low_freq_marion2018_up_snap_adc_c3" is new
DEBUG - 2018-03-29 05:46:51,077 - jasper.verilog - Attempting to add port "test_low_freq_marion2018_up_snap_adc_c4" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,077 - jasper.verilog -   Port "test_low_freq_marion2018_up_snap_adc_c4" is new
DEBUG - 2018-03-29 05:46:51,077 - jasper.verilog - Attempting to add port "test_low_freq_marion2018_up_sync_gen1_sync_user_data_out" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,077 - jasper.verilog -   Port "test_low_freq_marion2018_up_sync_gen1_sync_user_data_out" is new
DEBUG - 2018-03-29 05:46:51,077 - jasper.verilog - Attempting to add port "test_low_freq_marion2018_up_sync_gen1_sync_period_sel_user_data_out" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,077 - jasper.verilog -   Port "test_low_freq_marion2018_up_sync_gen1_sync_period_sel_user_data_out" is new
DEBUG - 2018-03-29 05:46:51,077 - jasper.verilog - Attempting to add port "test_low_freq_marion2018_up_sync_gen1_sync_period_var_user_data_out" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,077 - jasper.verilog -   Port "test_low_freq_marion2018_up_sync_gen1_sync_period_var_user_data_out" is new
DEBUG - 2018-03-29 05:46:51,077 - jasper.verilog - Attempting to add port "test_low_freq_marion2018_up_a_imaginary_addr" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,077 - jasper.verilog -   Port "test_low_freq_marion2018_up_a_imaginary_addr" is new
DEBUG - 2018-03-29 05:46:51,077 - jasper.verilog - Attempting to add port "test_low_freq_marion2018_up_a_imaginary_data_in" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,077 - jasper.verilog -   Port "test_low_freq_marion2018_up_a_imaginary_data_in" is new
DEBUG - 2018-03-29 05:46:51,077 - jasper.verilog - Attempting to add port "test_low_freq_marion2018_up_a_imaginary_we" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,077 - jasper.verilog -   Port "test_low_freq_marion2018_up_a_imaginary_we" is new
DEBUG - 2018-03-29 05:46:51,077 - jasper.verilog - Attempting to add port "test_low_freq_marion2018_up_a_pol0_addr" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,078 - jasper.verilog -   Port "test_low_freq_marion2018_up_a_pol0_addr" is new
DEBUG - 2018-03-29 05:46:51,078 - jasper.verilog - Attempting to add port "test_low_freq_marion2018_up_a_pol0_data_in" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,078 - jasper.verilog -   Port "test_low_freq_marion2018_up_a_pol0_data_in" is new
DEBUG - 2018-03-29 05:46:51,078 - jasper.verilog - Attempting to add port "test_low_freq_marion2018_up_a_pol0_we" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,078 - jasper.verilog -   Port "test_low_freq_marion2018_up_a_pol0_we" is new
DEBUG - 2018-03-29 05:46:51,078 - jasper.verilog - Attempting to add port "test_low_freq_marion2018_up_a_pol1_addr" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,078 - jasper.verilog -   Port "test_low_freq_marion2018_up_a_pol1_addr" is new
DEBUG - 2018-03-29 05:46:51,078 - jasper.verilog - Attempting to add port "test_low_freq_marion2018_up_a_pol1_data_in" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,078 - jasper.verilog -   Port "test_low_freq_marion2018_up_a_pol1_data_in" is new
DEBUG - 2018-03-29 05:46:51,078 - jasper.verilog - Attempting to add port "test_low_freq_marion2018_up_a_pol1_we" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,078 - jasper.verilog -   Port "test_low_freq_marion2018_up_a_pol1_we" is new
DEBUG - 2018-03-29 05:46:51,078 - jasper.verilog - Attempting to add port "test_low_freq_marion2018_up_a_real_addr" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,078 - jasper.verilog -   Port "test_low_freq_marion2018_up_a_real_addr" is new
DEBUG - 2018-03-29 05:46:51,078 - jasper.verilog - Attempting to add port "test_low_freq_marion2018_up_a_real_data_in" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,078 - jasper.verilog -   Port "test_low_freq_marion2018_up_a_real_data_in" is new
DEBUG - 2018-03-29 05:46:51,078 - jasper.verilog - Attempting to add port "test_low_freq_marion2018_up_a_real_we" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,078 - jasper.verilog -   Port "test_low_freq_marion2018_up_a_real_we" is new
DEBUG - 2018-03-29 05:46:51,078 - jasper.verilog - Attempting to add port "test_low_freq_marion2018_up_acc_cnt_user_data_in" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,078 - jasper.verilog -   Port "test_low_freq_marion2018_up_acc_cnt_user_data_in" is new
DEBUG - 2018-03-29 05:46:51,078 - jasper.verilog - Attempting to add port "test_low_freq_marion2018_up_led0_sync_gateway" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,078 - jasper.verilog -   Port "test_low_freq_marion2018_up_led0_sync_gateway" is new
DEBUG - 2018-03-29 05:46:51,079 - jasper.verilog - Attempting to add port "test_low_freq_marion2018_up_led1_new_acc_gateway" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,079 - jasper.verilog -   Port "test_low_freq_marion2018_up_led1_new_acc_gateway" is new
DEBUG - 2018-03-29 05:46:51,079 - jasper.verilog - Attempting to add port "test_low_freq_marion2018_up_sync_cnt_user_data_in" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,079 - jasper.verilog -   Port "test_low_freq_marion2018_up_sync_cnt_user_data_in" is new
INFO - 2018-03-29 05:46:51,081 - jasper.toolflow - regenerating top
DEBUG - 2018-03-29 05:46:51,081 - jasper.verilog - Looking for WB slaves for instance wb_register_ppc2simulink
DEBUG - 2018-03-29 05:46:51,081 - jasper.verilog - Assigning interface 0 (cnt_rst)
DEBUG - 2018-03-29 05:46:51,081 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,081 - jasper.verilog -   Port "wb_clk_i" already exists
DEBUG - 2018-03-29 05:46:51,081 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,081 - jasper.verilog -   Port "wb_rst_i" already exists
DEBUG - 2018-03-29 05:46:51,081 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,081 - jasper.verilog -   Port "wb_cyc_i" already exists
DEBUG - 2018-03-29 05:46:51,081 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,081 - jasper.verilog -   Port "wb_stb_i" already exists
DEBUG - 2018-03-29 05:46:51,081 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,081 - jasper.verilog -   Port "wb_we_i" already exists
DEBUG - 2018-03-29 05:46:51,081 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,081 - jasper.verilog -   Port "wb_sel_i" already exists
DEBUG - 2018-03-29 05:46:51,081 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,081 - jasper.verilog -   Port "wb_adr_i" already exists
DEBUG - 2018-03-29 05:46:51,081 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,082 - jasper.verilog -   Port "wb_dat_i" already exists
DEBUG - 2018-03-29 05:46:51,082 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,082 - jasper.verilog -   Port "wb_dat_o" already exists
DEBUG - 2018-03-29 05:46:51,082 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,082 - jasper.verilog -   Port "wb_ack_o" already exists
DEBUG - 2018-03-29 05:46:51,082 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,082 - jasper.verilog -   Port "wb_err_o" already exists
DEBUG - 2018-03-29 05:46:51,082 - jasper.verilog - Found new WB slave for instance wb_register_ppc2simulink
DEBUG - 2018-03-29 05:46:51,082 - jasper.verilog - Looking for WB slaves for instance wb_register_ppc2simulink
DEBUG - 2018-03-29 05:46:51,082 - jasper.verilog - Assigning interface 0 (sync_gen1_sync_period_var)
DEBUG - 2018-03-29 05:46:51,082 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,082 - jasper.verilog -   Port "wb_clk_i" already exists
DEBUG - 2018-03-29 05:46:51,082 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,082 - jasper.verilog -   Port "wb_rst_i" already exists
DEBUG - 2018-03-29 05:46:51,082 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,082 - jasper.verilog -   Port "wb_cyc_i" already exists
DEBUG - 2018-03-29 05:46:51,082 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,082 - jasper.verilog -   Port "wb_stb_i" already exists
DEBUG - 2018-03-29 05:46:51,082 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,082 - jasper.verilog -   Port "wb_we_i" already exists
DEBUG - 2018-03-29 05:46:51,082 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,083 - jasper.verilog -   Port "wb_sel_i" already exists
DEBUG - 2018-03-29 05:46:51,083 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,083 - jasper.verilog -   Port "wb_adr_i" already exists
DEBUG - 2018-03-29 05:46:51,083 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,083 - jasper.verilog -   Port "wb_dat_i" already exists
DEBUG - 2018-03-29 05:46:51,083 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,083 - jasper.verilog -   Port "wb_dat_o" already exists
DEBUG - 2018-03-29 05:46:51,083 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,083 - jasper.verilog -   Port "wb_ack_o" already exists
DEBUG - 2018-03-29 05:46:51,083 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,083 - jasper.verilog -   Port "wb_err_o" already exists
DEBUG - 2018-03-29 05:46:51,083 - jasper.verilog - Found new WB slave for instance wb_register_ppc2simulink
DEBUG - 2018-03-29 05:46:51,083 - jasper.verilog - Looking for WB slaves for instance wb_bram
DEBUG - 2018-03-29 05:46:51,083 - jasper.verilog - Assigning interface 0 (a_pol0)
DEBUG - 2018-03-29 05:46:51,083 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,083 - jasper.verilog -   Port "wb_clk_i" already exists
DEBUG - 2018-03-29 05:46:51,083 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,083 - jasper.verilog -   Port "wb_rst_i" already exists
DEBUG - 2018-03-29 05:46:51,083 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,083 - jasper.verilog -   Port "wb_cyc_i" already exists
DEBUG - 2018-03-29 05:46:51,083 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,084 - jasper.verilog -   Port "wb_stb_i" already exists
DEBUG - 2018-03-29 05:46:51,084 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,084 - jasper.verilog -   Port "wb_we_i" already exists
DEBUG - 2018-03-29 05:46:51,084 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,084 - jasper.verilog -   Port "wb_sel_i" already exists
DEBUG - 2018-03-29 05:46:51,084 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,084 - jasper.verilog -   Port "wb_adr_i" already exists
DEBUG - 2018-03-29 05:46:51,084 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,084 - jasper.verilog -   Port "wb_dat_i" already exists
DEBUG - 2018-03-29 05:46:51,084 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,084 - jasper.verilog -   Port "wb_dat_o" already exists
DEBUG - 2018-03-29 05:46:51,084 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,084 - jasper.verilog -   Port "wb_ack_o" already exists
DEBUG - 2018-03-29 05:46:51,084 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,084 - jasper.verilog -   Port "wb_err_o" already exists
DEBUG - 2018-03-29 05:46:51,084 - jasper.verilog - Found new WB slave for instance wb_bram
DEBUG - 2018-03-29 05:46:51,084 - jasper.verilog - Looking for WB slaves for instance wb_bram
DEBUG - 2018-03-29 05:46:51,084 - jasper.verilog - Assigning interface 0 (a_pol1)
DEBUG - 2018-03-29 05:46:51,084 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,084 - jasper.verilog -   Port "wb_clk_i" already exists
DEBUG - 2018-03-29 05:46:51,084 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,084 - jasper.verilog -   Port "wb_rst_i" already exists
DEBUG - 2018-03-29 05:46:51,085 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,085 - jasper.verilog -   Port "wb_cyc_i" already exists
DEBUG - 2018-03-29 05:46:51,085 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,085 - jasper.verilog -   Port "wb_stb_i" already exists
DEBUG - 2018-03-29 05:46:51,085 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,085 - jasper.verilog -   Port "wb_we_i" already exists
DEBUG - 2018-03-29 05:46:51,085 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,085 - jasper.verilog -   Port "wb_sel_i" already exists
DEBUG - 2018-03-29 05:46:51,085 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,085 - jasper.verilog -   Port "wb_adr_i" already exists
DEBUG - 2018-03-29 05:46:51,085 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,085 - jasper.verilog -   Port "wb_dat_i" already exists
DEBUG - 2018-03-29 05:46:51,085 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,085 - jasper.verilog -   Port "wb_dat_o" already exists
DEBUG - 2018-03-29 05:46:51,085 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,085 - jasper.verilog -   Port "wb_ack_o" already exists
DEBUG - 2018-03-29 05:46:51,085 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,085 - jasper.verilog -   Port "wb_err_o" already exists
DEBUG - 2018-03-29 05:46:51,085 - jasper.verilog - Found new WB slave for instance wb_bram
DEBUG - 2018-03-29 05:46:51,085 - jasper.verilog - Looking for WB slaves for instance wb_register_simulink2ppc
DEBUG - 2018-03-29 05:46:51,085 - jasper.verilog - Assigning interface 0 (acc_cnt)
DEBUG - 2018-03-29 05:46:51,086 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,086 - jasper.verilog -   Port "wb_clk_i" already exists
DEBUG - 2018-03-29 05:46:51,086 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,086 - jasper.verilog -   Port "wb_rst_i" already exists
DEBUG - 2018-03-29 05:46:51,086 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,086 - jasper.verilog -   Port "wb_cyc_i" already exists
DEBUG - 2018-03-29 05:46:51,086 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,086 - jasper.verilog -   Port "wb_stb_i" already exists
DEBUG - 2018-03-29 05:46:51,086 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,086 - jasper.verilog -   Port "wb_we_i" already exists
DEBUG - 2018-03-29 05:46:51,086 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,086 - jasper.verilog -   Port "wb_sel_i" already exists
DEBUG - 2018-03-29 05:46:51,086 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,086 - jasper.verilog -   Port "wb_adr_i" already exists
DEBUG - 2018-03-29 05:46:51,086 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,086 - jasper.verilog -   Port "wb_dat_i" already exists
DEBUG - 2018-03-29 05:46:51,086 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,086 - jasper.verilog -   Port "wb_dat_o" already exists
DEBUG - 2018-03-29 05:46:51,086 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,086 - jasper.verilog -   Port "wb_ack_o" already exists
DEBUG - 2018-03-29 05:46:51,086 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,087 - jasper.verilog -   Port "wb_err_o" already exists
DEBUG - 2018-03-29 05:46:51,087 - jasper.verilog - Found new WB slave for instance wb_register_simulink2ppc
DEBUG - 2018-03-29 05:46:51,087 - jasper.verilog - Looking for WB slaves for instance adc16_interface
DEBUG - 2018-03-29 05:46:51,087 - jasper.verilog - Looking for WB slaves for instance xadc
DEBUG - 2018-03-29 05:46:51,087 - jasper.verilog - Assigning interface 0 (xadc)
DEBUG - 2018-03-29 05:46:51,087 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,087 - jasper.verilog -   Port "wb_clk_i" already exists
DEBUG - 2018-03-29 05:46:51,087 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,087 - jasper.verilog -   Port "wb_rst_i" already exists
DEBUG - 2018-03-29 05:46:51,087 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,087 - jasper.verilog -   Port "wb_cyc_i" already exists
DEBUG - 2018-03-29 05:46:51,087 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,087 - jasper.verilog -   Port "wb_stb_i" already exists
DEBUG - 2018-03-29 05:46:51,087 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,087 - jasper.verilog -   Port "wb_we_i" already exists
DEBUG - 2018-03-29 05:46:51,087 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,087 - jasper.verilog -   Port "wb_sel_i" already exists
DEBUG - 2018-03-29 05:46:51,087 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,087 - jasper.verilog -   Port "wb_adr_i" already exists
DEBUG - 2018-03-29 05:46:51,087 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,087 - jasper.verilog -   Port "wb_dat_i" already exists
DEBUG - 2018-03-29 05:46:51,087 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,088 - jasper.verilog -   Port "wb_dat_o" already exists
DEBUG - 2018-03-29 05:46:51,088 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,088 - jasper.verilog -   Port "wb_ack_o" already exists
DEBUG - 2018-03-29 05:46:51,088 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,088 - jasper.verilog -   Port "wb_err_o" already exists
DEBUG - 2018-03-29 05:46:51,088 - jasper.verilog - Found new WB slave for instance xadc
DEBUG - 2018-03-29 05:46:51,088 - jasper.verilog - Looking for WB slaves for instance sys_block
DEBUG - 2018-03-29 05:46:51,088 - jasper.verilog - Assigning interface 0 (sys_block)
DEBUG - 2018-03-29 05:46:51,088 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,088 - jasper.verilog -   Port "wb_clk_i" already exists
DEBUG - 2018-03-29 05:46:51,088 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,088 - jasper.verilog -   Port "wb_rst_i" already exists
DEBUG - 2018-03-29 05:46:51,088 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,088 - jasper.verilog -   Port "wb_cyc_i" already exists
DEBUG - 2018-03-29 05:46:51,088 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,088 - jasper.verilog -   Port "wb_stb_i" already exists
DEBUG - 2018-03-29 05:46:51,088 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,088 - jasper.verilog -   Port "wb_we_i" already exists
DEBUG - 2018-03-29 05:46:51,088 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,088 - jasper.verilog -   Port "wb_sel_i" already exists
DEBUG - 2018-03-29 05:46:51,088 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,089 - jasper.verilog -   Port "wb_adr_i" already exists
DEBUG - 2018-03-29 05:46:51,089 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,089 - jasper.verilog -   Port "wb_dat_i" already exists
DEBUG - 2018-03-29 05:46:51,089 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,089 - jasper.verilog -   Port "wb_dat_o" already exists
DEBUG - 2018-03-29 05:46:51,089 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,089 - jasper.verilog -   Port "wb_ack_o" already exists
DEBUG - 2018-03-29 05:46:51,089 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,089 - jasper.verilog -   Port "wb_err_o" already exists
DEBUG - 2018-03-29 05:46:51,089 - jasper.verilog - Found new WB slave for instance sys_block
DEBUG - 2018-03-29 05:46:51,089 - jasper.verilog - Looking for WB slaves for instance spi_wb_bridge
DEBUG - 2018-03-29 05:46:51,089 - jasper.verilog - Looking for WB slaves for instance wb_bram
DEBUG - 2018-03-29 05:46:51,089 - jasper.verilog - Assigning interface 0 (a_real)
DEBUG - 2018-03-29 05:46:51,089 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,089 - jasper.verilog -   Port "wb_clk_i" already exists
DEBUG - 2018-03-29 05:46:51,089 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,089 - jasper.verilog -   Port "wb_rst_i" already exists
DEBUG - 2018-03-29 05:46:51,089 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,089 - jasper.verilog -   Port "wb_cyc_i" already exists
DEBUG - 2018-03-29 05:46:51,089 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,089 - jasper.verilog -   Port "wb_stb_i" already exists
DEBUG - 2018-03-29 05:46:51,090 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,090 - jasper.verilog -   Port "wb_we_i" already exists
DEBUG - 2018-03-29 05:46:51,090 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,090 - jasper.verilog -   Port "wb_sel_i" already exists
DEBUG - 2018-03-29 05:46:51,090 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,090 - jasper.verilog -   Port "wb_adr_i" already exists
DEBUG - 2018-03-29 05:46:51,090 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,090 - jasper.verilog -   Port "wb_dat_i" already exists
DEBUG - 2018-03-29 05:46:51,090 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,090 - jasper.verilog -   Port "wb_dat_o" already exists
DEBUG - 2018-03-29 05:46:51,090 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,090 - jasper.verilog -   Port "wb_ack_o" already exists
DEBUG - 2018-03-29 05:46:51,090 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,090 - jasper.verilog -   Port "wb_err_o" already exists
DEBUG - 2018-03-29 05:46:51,090 - jasper.verilog - Found new WB slave for instance wb_bram
DEBUG - 2018-03-29 05:46:51,090 - jasper.verilog - Looking for WB slaves for instance wb_bram
DEBUG - 2018-03-29 05:46:51,090 - jasper.verilog - Assigning interface 0 (adc16_wb_ram1)
DEBUG - 2018-03-29 05:46:51,090 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,090 - jasper.verilog -   Port "wb_clk_i" already exists
DEBUG - 2018-03-29 05:46:51,090 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,090 - jasper.verilog -   Port "wb_rst_i" already exists
DEBUG - 2018-03-29 05:46:51,091 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,091 - jasper.verilog -   Port "wb_cyc_i" already exists
DEBUG - 2018-03-29 05:46:51,091 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,091 - jasper.verilog -   Port "wb_stb_i" already exists
DEBUG - 2018-03-29 05:46:51,091 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,091 - jasper.verilog -   Port "wb_we_i" already exists
DEBUG - 2018-03-29 05:46:51,091 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,091 - jasper.verilog -   Port "wb_sel_i" already exists
DEBUG - 2018-03-29 05:46:51,091 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,091 - jasper.verilog -   Port "wb_adr_i" already exists
DEBUG - 2018-03-29 05:46:51,091 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,091 - jasper.verilog -   Port "wb_dat_i" already exists
DEBUG - 2018-03-29 05:46:51,091 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,091 - jasper.verilog -   Port "wb_dat_o" already exists
DEBUG - 2018-03-29 05:46:51,091 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,091 - jasper.verilog -   Port "wb_ack_o" already exists
DEBUG - 2018-03-29 05:46:51,091 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,091 - jasper.verilog -   Port "wb_err_o" already exists
DEBUG - 2018-03-29 05:46:51,091 - jasper.verilog - Found new WB slave for instance wb_bram
DEBUG - 2018-03-29 05:46:51,091 - jasper.verilog - Looking for WB slaves for instance wb_bram
DEBUG - 2018-03-29 05:46:51,091 - jasper.verilog - Assigning interface 0 (adc16_wb_ram0)
DEBUG - 2018-03-29 05:46:51,091 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,092 - jasper.verilog -   Port "wb_clk_i" already exists
DEBUG - 2018-03-29 05:46:51,092 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,092 - jasper.verilog -   Port "wb_rst_i" already exists
DEBUG - 2018-03-29 05:46:51,092 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,092 - jasper.verilog -   Port "wb_cyc_i" already exists
DEBUG - 2018-03-29 05:46:51,092 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,092 - jasper.verilog -   Port "wb_stb_i" already exists
DEBUG - 2018-03-29 05:46:51,092 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,092 - jasper.verilog -   Port "wb_we_i" already exists
DEBUG - 2018-03-29 05:46:51,092 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,092 - jasper.verilog -   Port "wb_sel_i" already exists
DEBUG - 2018-03-29 05:46:51,092 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,092 - jasper.verilog -   Port "wb_adr_i" already exists
DEBUG - 2018-03-29 05:46:51,092 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,092 - jasper.verilog -   Port "wb_dat_i" already exists
DEBUG - 2018-03-29 05:46:51,092 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,092 - jasper.verilog -   Port "wb_dat_o" already exists
DEBUG - 2018-03-29 05:46:51,092 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,092 - jasper.verilog -   Port "wb_ack_o" already exists
DEBUG - 2018-03-29 05:46:51,093 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,093 - jasper.verilog -   Port "wb_err_o" already exists
DEBUG - 2018-03-29 05:46:51,093 - jasper.verilog - Found new WB slave for instance wb_bram
DEBUG - 2018-03-29 05:46:51,093 - jasper.verilog - Looking for WB slaves for instance wb_bram
DEBUG - 2018-03-29 05:46:51,093 - jasper.verilog - Assigning interface 0 (adc16_wb_ram2)
DEBUG - 2018-03-29 05:46:51,093 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,093 - jasper.verilog -   Port "wb_clk_i" already exists
DEBUG - 2018-03-29 05:46:51,093 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,093 - jasper.verilog -   Port "wb_rst_i" already exists
DEBUG - 2018-03-29 05:46:51,093 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,093 - jasper.verilog -   Port "wb_cyc_i" already exists
DEBUG - 2018-03-29 05:46:51,093 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,093 - jasper.verilog -   Port "wb_stb_i" already exists
DEBUG - 2018-03-29 05:46:51,093 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,093 - jasper.verilog -   Port "wb_we_i" already exists
DEBUG - 2018-03-29 05:46:51,093 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,093 - jasper.verilog -   Port "wb_sel_i" already exists
DEBUG - 2018-03-29 05:46:51,094 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,094 - jasper.verilog -   Port "wb_adr_i" already exists
DEBUG - 2018-03-29 05:46:51,094 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,094 - jasper.verilog -   Port "wb_dat_i" already exists
DEBUG - 2018-03-29 05:46:51,094 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,094 - jasper.verilog -   Port "wb_dat_o" already exists
DEBUG - 2018-03-29 05:46:51,094 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,094 - jasper.verilog -   Port "wb_ack_o" already exists
DEBUG - 2018-03-29 05:46:51,094 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,094 - jasper.verilog -   Port "wb_err_o" already exists
DEBUG - 2018-03-29 05:46:51,094 - jasper.verilog - Found new WB slave for instance wb_bram
DEBUG - 2018-03-29 05:46:51,094 - jasper.verilog - Looking for WB slaves for instance wb_register_ppc2simulink
DEBUG - 2018-03-29 05:46:51,094 - jasper.verilog - Assigning interface 0 (sync_gen1_sync_period_sel)
DEBUG - 2018-03-29 05:46:51,094 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,094 - jasper.verilog -   Port "wb_clk_i" already exists
DEBUG - 2018-03-29 05:46:51,094 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,094 - jasper.verilog -   Port "wb_rst_i" already exists
DEBUG - 2018-03-29 05:46:51,094 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,094 - jasper.verilog -   Port "wb_cyc_i" already exists
DEBUG - 2018-03-29 05:46:51,094 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,094 - jasper.verilog -   Port "wb_stb_i" already exists
DEBUG - 2018-03-29 05:46:51,095 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,095 - jasper.verilog -   Port "wb_we_i" already exists
DEBUG - 2018-03-29 05:46:51,095 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,095 - jasper.verilog -   Port "wb_sel_i" already exists
DEBUG - 2018-03-29 05:46:51,095 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,095 - jasper.verilog -   Port "wb_adr_i" already exists
DEBUG - 2018-03-29 05:46:51,095 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,095 - jasper.verilog -   Port "wb_dat_i" already exists
DEBUG - 2018-03-29 05:46:51,095 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,095 - jasper.verilog -   Port "wb_dat_o" already exists
DEBUG - 2018-03-29 05:46:51,095 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,095 - jasper.verilog -   Port "wb_ack_o" already exists
DEBUG - 2018-03-29 05:46:51,095 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,095 - jasper.verilog -   Port "wb_err_o" already exists
DEBUG - 2018-03-29 05:46:51,095 - jasper.verilog - Found new WB slave for instance wb_register_ppc2simulink
DEBUG - 2018-03-29 05:46:51,095 - jasper.verilog - Looking for WB slaves for instance gpio_simulink2ext
DEBUG - 2018-03-29 05:46:51,095 - jasper.verilog - Looking for WB slaves for instance wb_register_simulink2ppc
DEBUG - 2018-03-29 05:46:51,095 - jasper.verilog - Assigning interface 0 (sync_cnt)
DEBUG - 2018-03-29 05:46:51,095 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,095 - jasper.verilog -   Port "wb_clk_i" already exists
DEBUG - 2018-03-29 05:46:51,095 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,095 - jasper.verilog -   Port "wb_rst_i" already exists
DEBUG - 2018-03-29 05:46:51,096 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,096 - jasper.verilog -   Port "wb_cyc_i" already exists
DEBUG - 2018-03-29 05:46:51,096 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,096 - jasper.verilog -   Port "wb_stb_i" already exists
DEBUG - 2018-03-29 05:46:51,096 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,096 - jasper.verilog -   Port "wb_we_i" already exists
DEBUG - 2018-03-29 05:46:51,096 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,096 - jasper.verilog -   Port "wb_sel_i" already exists
DEBUG - 2018-03-29 05:46:51,096 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,096 - jasper.verilog -   Port "wb_adr_i" already exists
DEBUG - 2018-03-29 05:46:51,096 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,096 - jasper.verilog -   Port "wb_dat_i" already exists
DEBUG - 2018-03-29 05:46:51,096 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,096 - jasper.verilog -   Port "wb_dat_o" already exists
DEBUG - 2018-03-29 05:46:51,096 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,096 - jasper.verilog -   Port "wb_ack_o" already exists
DEBUG - 2018-03-29 05:46:51,096 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,096 - jasper.verilog -   Port "wb_err_o" already exists
DEBUG - 2018-03-29 05:46:51,096 - jasper.verilog - Found new WB slave for instance wb_register_simulink2ppc
DEBUG - 2018-03-29 05:46:51,096 - jasper.verilog - Looking for WB slaves for instance wb_bram
DEBUG - 2018-03-29 05:46:51,096 - jasper.verilog - Assigning interface 0 (a_imaginary)
DEBUG - 2018-03-29 05:46:51,097 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,097 - jasper.verilog -   Port "wb_clk_i" already exists
DEBUG - 2018-03-29 05:46:51,097 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,097 - jasper.verilog -   Port "wb_rst_i" already exists
DEBUG - 2018-03-29 05:46:51,097 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,097 - jasper.verilog -   Port "wb_cyc_i" already exists
DEBUG - 2018-03-29 05:46:51,097 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,097 - jasper.verilog -   Port "wb_stb_i" already exists
DEBUG - 2018-03-29 05:46:51,097 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,097 - jasper.verilog -   Port "wb_we_i" already exists
DEBUG - 2018-03-29 05:46:51,097 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,097 - jasper.verilog -   Port "wb_sel_i" already exists
DEBUG - 2018-03-29 05:46:51,097 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,097 - jasper.verilog -   Port "wb_adr_i" already exists
DEBUG - 2018-03-29 05:46:51,097 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,097 - jasper.verilog -   Port "wb_dat_i" already exists
DEBUG - 2018-03-29 05:46:51,097 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,097 - jasper.verilog -   Port "wb_dat_o" already exists
DEBUG - 2018-03-29 05:46:51,097 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,097 - jasper.verilog -   Port "wb_ack_o" already exists
DEBUG - 2018-03-29 05:46:51,097 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,098 - jasper.verilog -   Port "wb_err_o" already exists
DEBUG - 2018-03-29 05:46:51,098 - jasper.verilog - Found new WB slave for instance wb_bram
DEBUG - 2018-03-29 05:46:51,098 - jasper.verilog - Looking for WB slaves for instance wb_register_ppc2simulink
DEBUG - 2018-03-29 05:46:51,098 - jasper.verilog - Assigning interface 0 (gain)
DEBUG - 2018-03-29 05:46:51,098 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,098 - jasper.verilog -   Port "wb_clk_i" already exists
DEBUG - 2018-03-29 05:46:51,098 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,098 - jasper.verilog -   Port "wb_rst_i" already exists
DEBUG - 2018-03-29 05:46:51,098 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,098 - jasper.verilog -   Port "wb_cyc_i" already exists
DEBUG - 2018-03-29 05:46:51,098 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,098 - jasper.verilog -   Port "wb_stb_i" already exists
DEBUG - 2018-03-29 05:46:51,098 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,098 - jasper.verilog -   Port "wb_we_i" already exists
DEBUG - 2018-03-29 05:46:51,098 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,098 - jasper.verilog -   Port "wb_sel_i" already exists
DEBUG - 2018-03-29 05:46:51,098 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,098 - jasper.verilog -   Port "wb_adr_i" already exists
DEBUG - 2018-03-29 05:46:51,098 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,098 - jasper.verilog -   Port "wb_dat_i" already exists
DEBUG - 2018-03-29 05:46:51,098 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,099 - jasper.verilog -   Port "wb_dat_o" already exists
DEBUG - 2018-03-29 05:46:51,099 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,099 - jasper.verilog -   Port "wb_ack_o" already exists
DEBUG - 2018-03-29 05:46:51,099 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,099 - jasper.verilog -   Port "wb_err_o" already exists
DEBUG - 2018-03-29 05:46:51,099 - jasper.verilog - Found new WB slave for instance wb_register_ppc2simulink
DEBUG - 2018-03-29 05:46:51,099 - jasper.verilog - Looking for WB slaves for instance wb_register_ppc2simulink_sync
DEBUG - 2018-03-29 05:46:51,099 - jasper.verilog - Assigning interface 0 (adc16_use_synth)
DEBUG - 2018-03-29 05:46:51,099 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,099 - jasper.verilog -   Port "wb_clk_i" already exists
DEBUG - 2018-03-29 05:46:51,099 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,099 - jasper.verilog -   Port "wb_rst_i" already exists
DEBUG - 2018-03-29 05:46:51,099 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,099 - jasper.verilog -   Port "wb_cyc_i" already exists
DEBUG - 2018-03-29 05:46:51,099 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,099 - jasper.verilog -   Port "wb_stb_i" already exists
DEBUG - 2018-03-29 05:46:51,099 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,099 - jasper.verilog -   Port "wb_we_i" already exists
DEBUG - 2018-03-29 05:46:51,099 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,099 - jasper.verilog -   Port "wb_sel_i" already exists
DEBUG - 2018-03-29 05:46:51,099 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,100 - jasper.verilog -   Port "wb_adr_i" already exists
DEBUG - 2018-03-29 05:46:51,100 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,100 - jasper.verilog -   Port "wb_dat_i" already exists
DEBUG - 2018-03-29 05:46:51,100 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,100 - jasper.verilog -   Port "wb_dat_o" already exists
DEBUG - 2018-03-29 05:46:51,100 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,100 - jasper.verilog -   Port "wb_ack_o" already exists
DEBUG - 2018-03-29 05:46:51,100 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,100 - jasper.verilog -   Port "wb_err_o" already exists
DEBUG - 2018-03-29 05:46:51,100 - jasper.verilog - Found new WB slave for instance wb_register_ppc2simulink_sync
DEBUG - 2018-03-29 05:46:51,100 - jasper.verilog - Looking for WB slaves for instance wb_register_ppc2simulink
DEBUG - 2018-03-29 05:46:51,100 - jasper.verilog - Assigning interface 0 (fft_shift)
DEBUG - 2018-03-29 05:46:51,100 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,100 - jasper.verilog -   Port "wb_clk_i" already exists
DEBUG - 2018-03-29 05:46:51,100 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,100 - jasper.verilog -   Port "wb_rst_i" already exists
DEBUG - 2018-03-29 05:46:51,100 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,100 - jasper.verilog -   Port "wb_cyc_i" already exists
DEBUG - 2018-03-29 05:46:51,100 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,100 - jasper.verilog -   Port "wb_stb_i" already exists
DEBUG - 2018-03-29 05:46:51,100 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,100 - jasper.verilog -   Port "wb_we_i" already exists
DEBUG - 2018-03-29 05:46:51,101 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,101 - jasper.verilog -   Port "wb_sel_i" already exists
DEBUG - 2018-03-29 05:46:51,101 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,101 - jasper.verilog -   Port "wb_adr_i" already exists
DEBUG - 2018-03-29 05:46:51,101 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,101 - jasper.verilog -   Port "wb_dat_i" already exists
DEBUG - 2018-03-29 05:46:51,101 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,101 - jasper.verilog -   Port "wb_dat_o" already exists
DEBUG - 2018-03-29 05:46:51,101 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,101 - jasper.verilog -   Port "wb_ack_o" already exists
DEBUG - 2018-03-29 05:46:51,101 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,101 - jasper.verilog -   Port "wb_err_o" already exists
DEBUG - 2018-03-29 05:46:51,101 - jasper.verilog - Found new WB slave for instance wb_register_ppc2simulink
DEBUG - 2018-03-29 05:46:51,101 - jasper.verilog - Looking for WB slaves for instance lmx2581_controller
DEBUG - 2018-03-29 05:46:51,101 - jasper.verilog - Assigning interface 0 (lmx_ctrl)
DEBUG - 2018-03-29 05:46:51,101 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,101 - jasper.verilog -   Port "wb_clk_i" already exists
DEBUG - 2018-03-29 05:46:51,101 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,101 - jasper.verilog -   Port "wb_rst_i" already exists
DEBUG - 2018-03-29 05:46:51,101 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,101 - jasper.verilog -   Port "wb_cyc_i" already exists
DEBUG - 2018-03-29 05:46:51,102 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,102 - jasper.verilog -   Port "wb_stb_i" already exists
DEBUG - 2018-03-29 05:46:51,102 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,102 - jasper.verilog -   Port "wb_we_i" already exists
DEBUG - 2018-03-29 05:46:51,102 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,102 - jasper.verilog -   Port "wb_sel_i" already exists
DEBUG - 2018-03-29 05:46:51,102 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,102 - jasper.verilog -   Port "wb_adr_i" already exists
DEBUG - 2018-03-29 05:46:51,102 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,102 - jasper.verilog -   Port "wb_dat_i" already exists
DEBUG - 2018-03-29 05:46:51,102 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,102 - jasper.verilog -   Port "wb_dat_o" already exists
DEBUG - 2018-03-29 05:46:51,102 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,102 - jasper.verilog -   Port "wb_ack_o" already exists
DEBUG - 2018-03-29 05:46:51,102 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,102 - jasper.verilog -   Port "wb_err_o" already exists
DEBUG - 2018-03-29 05:46:51,102 - jasper.verilog - Found new WB slave for instance lmx2581_controller
DEBUG - 2018-03-29 05:46:51,102 - jasper.verilog - Looking for WB slaves for instance wb_register_ppc2simulink
DEBUG - 2018-03-29 05:46:51,102 - jasper.verilog - Assigning interface 0 (acc_len)
DEBUG - 2018-03-29 05:46:51,102 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,102 - jasper.verilog -   Port "wb_clk_i" already exists
DEBUG - 2018-03-29 05:46:51,103 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,103 - jasper.verilog -   Port "wb_rst_i" already exists
DEBUG - 2018-03-29 05:46:51,103 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,103 - jasper.verilog -   Port "wb_cyc_i" already exists
DEBUG - 2018-03-29 05:46:51,103 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,103 - jasper.verilog -   Port "wb_stb_i" already exists
DEBUG - 2018-03-29 05:46:51,103 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,103 - jasper.verilog -   Port "wb_we_i" already exists
DEBUG - 2018-03-29 05:46:51,103 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,103 - jasper.verilog -   Port "wb_sel_i" already exists
DEBUG - 2018-03-29 05:46:51,103 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,103 - jasper.verilog -   Port "wb_adr_i" already exists
DEBUG - 2018-03-29 05:46:51,103 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,103 - jasper.verilog -   Port "wb_dat_i" already exists
DEBUG - 2018-03-29 05:46:51,103 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,103 - jasper.verilog -   Port "wb_dat_o" already exists
DEBUG - 2018-03-29 05:46:51,103 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,103 - jasper.verilog -   Port "wb_ack_o" already exists
DEBUG - 2018-03-29 05:46:51,103 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,103 - jasper.verilog -   Port "wb_err_o" already exists
DEBUG - 2018-03-29 05:46:51,103 - jasper.verilog - Found new WB slave for instance wb_register_ppc2simulink
DEBUG - 2018-03-29 05:46:51,104 - jasper.verilog - Looking for WB slaves for instance snap_infrastructure
DEBUG - 2018-03-29 05:46:51,104 - jasper.verilog - Looking for WB slaves for instance wb_adc16_controller
DEBUG - 2018-03-29 05:46:51,104 - jasper.verilog - Assigning interface 0 (adc16_controller)
DEBUG - 2018-03-29 05:46:51,104 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,104 - jasper.verilog -   Port "wb_clk_i" already exists
DEBUG - 2018-03-29 05:46:51,104 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,104 - jasper.verilog -   Port "wb_rst_i" already exists
DEBUG - 2018-03-29 05:46:51,104 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,104 - jasper.verilog -   Port "wb_cyc_i" already exists
DEBUG - 2018-03-29 05:46:51,104 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,104 - jasper.verilog -   Port "wb_stb_i" already exists
DEBUG - 2018-03-29 05:46:51,104 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,104 - jasper.verilog -   Port "wb_we_i" already exists
DEBUG - 2018-03-29 05:46:51,104 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,104 - jasper.verilog -   Port "wb_sel_i" already exists
DEBUG - 2018-03-29 05:46:51,104 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,104 - jasper.verilog -   Port "wb_adr_i" already exists
DEBUG - 2018-03-29 05:46:51,104 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,104 - jasper.verilog -   Port "wb_dat_i" already exists
DEBUG - 2018-03-29 05:46:51,104 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,104 - jasper.verilog -   Port "wb_dat_o" already exists
DEBUG - 2018-03-29 05:46:51,105 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,105 - jasper.verilog -   Port "wb_ack_o" already exists
DEBUG - 2018-03-29 05:46:51,105 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,105 - jasper.verilog -   Port "wb_err_o" already exists
DEBUG - 2018-03-29 05:46:51,105 - jasper.verilog - Found new WB slave for instance wb_adc16_controller
DEBUG - 2018-03-29 05:46:51,105 - jasper.verilog - Looking for WB slaves for instance wb_register_ppc2simulink
DEBUG - 2018-03-29 05:46:51,105 - jasper.verilog - Assigning interface 0 (sync_gen1_sync)
DEBUG - 2018-03-29 05:46:51,105 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,105 - jasper.verilog -   Port "wb_clk_i" already exists
DEBUG - 2018-03-29 05:46:51,105 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,105 - jasper.verilog -   Port "wb_rst_i" already exists
DEBUG - 2018-03-29 05:46:51,105 - jasper.verilog - Attempting to add port "wb_cyc_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,105 - jasper.verilog -   Port "wb_cyc_i" already exists
DEBUG - 2018-03-29 05:46:51,105 - jasper.verilog - Attempting to add port "wb_stb_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,105 - jasper.verilog -   Port "wb_stb_i" already exists
DEBUG - 2018-03-29 05:46:51,105 - jasper.verilog - Attempting to add port "wb_we_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,105 - jasper.verilog -   Port "wb_we_i" already exists
DEBUG - 2018-03-29 05:46:51,105 - jasper.verilog - Attempting to add port "wb_sel_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,105 - jasper.verilog -   Port "wb_sel_i" already exists
DEBUG - 2018-03-29 05:46:51,105 - jasper.verilog - Attempting to add port "wb_adr_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,105 - jasper.verilog -   Port "wb_adr_i" already exists
DEBUG - 2018-03-29 05:46:51,105 - jasper.verilog - Attempting to add port "wb_dat_i" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,106 - jasper.verilog -   Port "wb_dat_i" already exists
DEBUG - 2018-03-29 05:46:51,106 - jasper.verilog - Attempting to add port "wb_dat_o" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,106 - jasper.verilog -   Port "wb_dat_o" already exists
DEBUG - 2018-03-29 05:46:51,106 - jasper.verilog - Attempting to add port "wb_ack_o" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,106 - jasper.verilog -   Port "wb_ack_o" already exists
DEBUG - 2018-03-29 05:46:51,106 - jasper.verilog - Attempting to add port "wb_err_o" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,106 - jasper.verilog -   Port "wb_err_o" already exists
DEBUG - 2018-03-29 05:46:51,106 - jasper.verilog - Found new WB slave for instance wb_register_ppc2simulink
DEBUG - 2018-03-29 05:46:51,106 - jasper.verilog - Looking for WB slaves for instance gpio_simulink2ext
DEBUG - 2018-03-29 05:46:51,106 - jasper.verilog - Looking for WB slaves for instance test_low_freq_marion2018_up
DEBUG - 2018-03-29 05:46:51,106 - jasper.verilog - Attempting to add port "wb_clk_i" (parent sig: True, parent port: False)
DEBUG - 2018-03-29 05:46:51,106 - jasper.verilog -   Port "wb_clk_i" is new
DEBUG - 2018-03-29 05:46:51,106 - jasper.verilog - Attempting to add port "wb_rst_i" (parent sig: True, parent port: False)
DEBUG - 2018-03-29 05:46:51,106 - jasper.verilog -   Port "wb_rst_i" is new
DEBUG - 2018-03-29 05:46:51,106 - jasper.verilog - Attempting to add port "wbm_cyc_i" (parent sig: True, parent port: False)
DEBUG - 2018-03-29 05:46:51,106 - jasper.verilog -   Port "wbm_cyc_i" is new
DEBUG - 2018-03-29 05:46:51,106 - jasper.verilog - Attempting to add port "wbm_stb_i" (parent sig: True, parent port: False)
DEBUG - 2018-03-29 05:46:51,106 - jasper.verilog -   Port "wbm_stb_i" is new
DEBUG - 2018-03-29 05:46:51,106 - jasper.verilog - Attempting to add port "wbm_we_i" (parent sig: True, parent port: False)
DEBUG - 2018-03-29 05:46:51,107 - jasper.verilog -   Port "wbm_we_i" is new
DEBUG - 2018-03-29 05:46:51,107 - jasper.verilog - Attempting to add port "wbm_sel_i" (parent sig: True, parent port: False)
DEBUG - 2018-03-29 05:46:51,107 - jasper.verilog -   Port "wbm_sel_i" is new
DEBUG - 2018-03-29 05:46:51,107 - jasper.verilog - Attempting to add port "wbm_adr_i" (parent sig: True, parent port: False)
DEBUG - 2018-03-29 05:46:51,107 - jasper.verilog -   Port "wbm_adr_i" is new
DEBUG - 2018-03-29 05:46:51,107 - jasper.verilog - Attempting to add port "wbm_dat_i" (parent sig: True, parent port: False)
DEBUG - 2018-03-29 05:46:51,107 - jasper.verilog -   Port "wbm_dat_i" is new
DEBUG - 2018-03-29 05:46:51,107 - jasper.verilog - Attempting to add port "wbm_dat_o" (parent sig: True, parent port: False)
DEBUG - 2018-03-29 05:46:51,107 - jasper.verilog -   Port "wbm_dat_o" is new
DEBUG - 2018-03-29 05:46:51,107 - jasper.verilog - Attempting to add port "wbm_ack_o" (parent sig: True, parent port: False)
DEBUG - 2018-03-29 05:46:51,107 - jasper.verilog -   Port "wbm_ack_o" is new
DEBUG - 2018-03-29 05:46:51,107 - jasper.verilog - Attempting to add port "wbm_err_o" (parent sig: True, parent port: False)
DEBUG - 2018-03-29 05:46:51,107 - jasper.verilog -   Port "wbm_err_o" is new
DEBUG - 2018-03-29 05:46:51,107 - jasper.verilog - Attempting to add port "wbs_cyc_o" (parent sig: True, parent port: False)
DEBUG - 2018-03-29 05:46:51,107 - jasper.verilog -   Port "wbs_cyc_o" is new
DEBUG - 2018-03-29 05:46:51,107 - jasper.verilog - Attempting to add port "wbs_stb_o" (parent sig: True, parent port: False)
DEBUG - 2018-03-29 05:46:51,107 - jasper.verilog -   Port "wbs_stb_o" is new
DEBUG - 2018-03-29 05:46:51,107 - jasper.verilog - Attempting to add port "wbs_we_o" (parent sig: True, parent port: False)
DEBUG - 2018-03-29 05:46:51,107 - jasper.verilog -   Port "wbs_we_o" is new
DEBUG - 2018-03-29 05:46:51,107 - jasper.verilog - Attempting to add port "wbs_sel_o" (parent sig: True, parent port: False)
DEBUG - 2018-03-29 05:46:51,107 - jasper.verilog -   Port "wbs_sel_o" is new
DEBUG - 2018-03-29 05:46:51,108 - jasper.verilog - Attempting to add port "wbs_adr_o" (parent sig: True, parent port: False)
DEBUG - 2018-03-29 05:46:51,108 - jasper.verilog -   Port "wbs_adr_o" is new
DEBUG - 2018-03-29 05:46:51,108 - jasper.verilog - Attempting to add port "wbs_dat_o" (parent sig: True, parent port: False)
DEBUG - 2018-03-29 05:46:51,108 - jasper.verilog -   Port "wbs_dat_o" is new
DEBUG - 2018-03-29 05:46:51,108 - jasper.verilog - Attempting to add port "wbs_dat_i" (parent sig: True, parent port: False)
DEBUG - 2018-03-29 05:46:51,108 - jasper.verilog -   Port "wbs_dat_i" is new
DEBUG - 2018-03-29 05:46:51,108 - jasper.verilog - Attempting to add port "wbs_ack_i" (parent sig: True, parent port: False)
DEBUG - 2018-03-29 05:46:51,108 - jasper.verilog -   Port "wbs_ack_i" is new
DEBUG - 2018-03-29 05:46:51,108 - jasper.verilog - Attempting to add port "wbs_err_i" (parent sig: True, parent port: False)
DEBUG - 2018-03-29 05:46:51,108 - jasper.verilog -   Port "wbs_err_i" is new
DEBUG - 2018-03-29 05:46:51,108 - jasper.verilog - Instantiating child ports for test_low_freq_marion2018_up_cnt_rst
DEBUG - 2018-03-29 05:46:51,108 - jasper.verilog -   Adding instance port user_data_out as signal test_low_freq_marion2018_up_cnt_rst_user_data_out to top
DEBUG - 2018-03-29 05:46:51,108 - jasper.verilog - Instantiating child ports for test_low_freq_marion2018_up_sync_gen1_sync_period_var
DEBUG - 2018-03-29 05:46:51,108 - jasper.verilog -   Adding instance port user_data_out as signal test_low_freq_marion2018_up_sync_gen1_sync_period_var_user_data_out to top
DEBUG - 2018-03-29 05:46:51,108 - jasper.verilog - Instantiating child ports for test_low_freq_marion2018_up_a_pol0
DEBUG - 2018-03-29 05:46:51,108 - jasper.verilog -   Adding instance port user_din as signal test_low_freq_marion2018_up_a_pol0_data_in to top
DEBUG - 2018-03-29 05:46:51,108 - jasper.verilog -   Adding instance port user_addr as signal test_low_freq_marion2018_up_a_pol0_addr to top
DEBUG - 2018-03-29 05:46:51,108 - jasper.verilog -   Adding instance port user_dout as signal test_low_freq_marion2018_up_a_pol0_data_out to top
DEBUG - 2018-03-29 05:46:51,108 - jasper.verilog -   Adding instance port user_we as signal test_low_freq_marion2018_up_a_pol0_we to top
DEBUG - 2018-03-29 05:46:51,108 - jasper.verilog - Instantiating child ports for test_low_freq_marion2018_up_a_pol1
DEBUG - 2018-03-29 05:46:51,109 - jasper.verilog -   Adding instance port user_din as signal test_low_freq_marion2018_up_a_pol1_data_in to top
DEBUG - 2018-03-29 05:46:51,109 - jasper.verilog -   Adding instance port user_addr as signal test_low_freq_marion2018_up_a_pol1_addr to top
DEBUG - 2018-03-29 05:46:51,109 - jasper.verilog -   Adding instance port user_dout as signal test_low_freq_marion2018_up_a_pol1_data_out to top
DEBUG - 2018-03-29 05:46:51,109 - jasper.verilog -   Adding instance port user_we as signal test_low_freq_marion2018_up_a_pol1_we to top
DEBUG - 2018-03-29 05:46:51,109 - jasper.verilog - Instantiating child ports for test_low_freq_marion2018_up_acc_cnt
DEBUG - 2018-03-29 05:46:51,109 - jasper.verilog -   Adding instance port user_data_in as signal test_low_freq_marion2018_up_acc_cnt_user_data_in to top
DEBUG - 2018-03-29 05:46:51,109 - jasper.verilog - Instantiating child ports for test_low_freq_marion2018_up_snap_adc
DEBUG - 2018-03-29 05:46:51,109 - jasper.verilog -   Adding instance port snap_we as signal adc16_snap_we to top
DEBUG - 2018-03-29 05:46:51,109 - jasper.verilog -   Adding instance port snap_addr as signal adc16_snap_addr to top
DEBUG - 2018-03-29 05:46:51,109 - jasper.verilog -   Adding instance port ser_b_p to top
DEBUG - 2018-03-29 05:46:51,109 - jasper.verilog - Attempting to add port "adc16_ser_b_p" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,109 - jasper.verilog -   Port "adc16_ser_b_p" is new
DEBUG - 2018-03-29 05:46:51,109 - jasper.verilog -   Adding instance port snap_req as signal adc16_snap_req to top
DEBUG - 2018-03-29 05:46:51,109 - jasper.verilog -   Adding instance port delay_tap as signal adc16_delay_tap to top
DEBUG - 2018-03-29 05:46:51,109 - jasper.verilog -   Adding instance port b4 as signal test_low_freq_marion2018_up_snap_adc_b4 to top
DEBUG - 2018-03-29 05:46:51,109 - jasper.verilog -   Adding instance port b1 as signal test_low_freq_marion2018_up_snap_adc_b1 to top
DEBUG - 2018-03-29 05:46:51,110 - jasper.verilog -   Adding instance port b2 as signal test_low_freq_marion2018_up_snap_adc_b2 to top
DEBUG - 2018-03-29 05:46:51,110 - jasper.verilog -   Adding instance port b3 as signal test_low_freq_marion2018_up_snap_adc_b3 to top
DEBUG - 2018-03-29 05:46:51,110 - jasper.verilog -   Adding instance port ser_b_n to top
DEBUG - 2018-03-29 05:46:51,110 - jasper.verilog - Attempting to add port "adc16_ser_b_n" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,110 - jasper.verilog -   Port "adc16_ser_b_n" is new
DEBUG - 2018-03-29 05:46:51,110 - jasper.verilog -   Adding instance port ser_a_n to top
DEBUG - 2018-03-29 05:46:51,110 - jasper.verilog - Attempting to add port "adc16_ser_a_n" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,110 - jasper.verilog -   Port "adc16_ser_a_n" is new
DEBUG - 2018-03-29 05:46:51,110 - jasper.verilog -   Adding instance port clk_line_n to top
DEBUG - 2018-03-29 05:46:51,110 - jasper.verilog - Attempting to add port "adc16_clk_line_n" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,110 - jasper.verilog -   Port "adc16_clk_line_n" is new
DEBUG - 2018-03-29 05:46:51,110 - jasper.verilog -   Adding instance port fabric_clk as signal adc0_clk to top
DEBUG - 2018-03-29 05:46:51,110 - jasper.verilog -   Adding instance port clk_line_p to top
DEBUG - 2018-03-29 05:46:51,110 - jasper.verilog - Attempting to add port "adc16_clk_line_p" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,110 - jasper.verilog -   Port "adc16_clk_line_p" is new
DEBUG - 2018-03-29 05:46:51,110 - jasper.verilog -   Adding instance port fabric_clk_180 as signal adc0_clk180 to top
DEBUG - 2018-03-29 05:46:51,110 - jasper.verilog -   Adding instance port fabric_clk_270 as signal adc0_clk270 to top
DEBUG - 2018-03-29 05:46:51,110 - jasper.verilog -   Adding instance port fabric_clk_90 as signal adc0_clk90 to top
DEBUG - 2018-03-29 05:46:51,110 - jasper.verilog -   Adding instance port a1 as signal test_low_freq_marion2018_up_snap_adc_a1 to top
DEBUG - 2018-03-29 05:46:51,110 - jasper.verilog -   Adding instance port delay_rst as signal adc16_delay_rst to top
DEBUG - 2018-03-29 05:46:51,110 - jasper.verilog -   Adding instance port a2 as signal test_low_freq_marion2018_up_snap_adc_a2 to top
DEBUG - 2018-03-29 05:46:51,111 - jasper.verilog -   Adding instance port a4 as signal test_low_freq_marion2018_up_snap_adc_a4 to top
DEBUG - 2018-03-29 05:46:51,111 - jasper.verilog -   Adding instance port c3 as signal test_low_freq_marion2018_up_snap_adc_c3 to top
DEBUG - 2018-03-29 05:46:51,111 - jasper.verilog -   Adding instance port c2 as signal test_low_freq_marion2018_up_snap_adc_c2 to top
DEBUG - 2018-03-29 05:46:51,111 - jasper.verilog -   Adding instance port c1 as signal test_low_freq_marion2018_up_snap_adc_c1 to top
DEBUG - 2018-03-29 05:46:51,111 - jasper.verilog -   Adding instance port c4 as signal test_low_freq_marion2018_up_snap_adc_c4 to top
DEBUG - 2018-03-29 05:46:51,111 - jasper.verilog -   Adding instance port reset as signal adc16_reset to top
DEBUG - 2018-03-29 05:46:51,111 - jasper.verilog -   Adding instance port ser_a_p to top
DEBUG - 2018-03-29 05:46:51,111 - jasper.verilog - Attempting to add port "adc16_ser_a_p" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,111 - jasper.verilog -   Port "adc16_ser_a_p" is new
DEBUG - 2018-03-29 05:46:51,111 - jasper.verilog -   Adding instance port locked as signal adc16_locked to top
DEBUG - 2018-03-29 05:46:51,111 - jasper.verilog -   Adding instance port a3 as signal test_low_freq_marion2018_up_snap_adc_a3 to top
DEBUG - 2018-03-29 05:46:51,111 - jasper.verilog -   Adding instance port demux_mode as signal adc16_demux_mode to top
DEBUG - 2018-03-29 05:46:51,111 - jasper.verilog -   Adding instance port iserdes_bitslip as signal adc16_iserdes_bitslip to top
DEBUG - 2018-03-29 05:46:51,111 - jasper.verilog - Instantiating child ports for xadc_inst
DEBUG - 2018-03-29 05:46:51,111 - jasper.verilog - Instantiating child ports for sys_block_inst
DEBUG - 2018-03-29 05:46:51,111 - jasper.verilog -   Adding instance port user_clk as signal user_clk to top
DEBUG - 2018-03-29 05:46:51,111 - jasper.verilog - Instantiating child ports for spi_wb_bridge_inst
DEBUG - 2018-03-29 05:46:51,111 - jasper.verilog -   Adding instance port miso to top
DEBUG - 2018-03-29 05:46:51,111 - jasper.verilog - Attempting to add port "miso" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,111 - jasper.verilog -   Port "miso" is new
DEBUG - 2018-03-29 05:46:51,112 - jasper.verilog -   Adding instance port wbm_dat_i as signal wbm_dat_i to top
DEBUG - 2018-03-29 05:46:51,112 - jasper.verilog -   Adding instance port wb_rst_i as signal wb_rst_i to top
DEBUG - 2018-03-29 05:46:51,112 - jasper.verilog -   Adding instance port wbm_ack_i as signal wbm_ack_i to top
DEBUG - 2018-03-29 05:46:51,112 - jasper.verilog -   Adding instance port sclk to top
DEBUG - 2018-03-29 05:46:51,112 - jasper.verilog - Attempting to add port "sclk" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,112 - jasper.verilog -   Port "sclk" is new
DEBUG - 2018-03-29 05:46:51,112 - jasper.verilog -   Adding instance port mosi to top
DEBUG - 2018-03-29 05:46:51,112 - jasper.verilog - Attempting to add port "mosi" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,112 - jasper.verilog -   Port "mosi" is new
DEBUG - 2018-03-29 05:46:51,112 - jasper.verilog -   Adding instance port wbm_cyc_o as signal wbm_cyc_o to top
DEBUG - 2018-03-29 05:46:51,112 - jasper.verilog -   Adding instance port wb_clk_i as signal wb_clk_i to top
DEBUG - 2018-03-29 05:46:51,112 - jasper.verilog -   Adding instance port wbm_we_o as signal wbm_we_o  to top
DEBUG - 2018-03-29 05:46:51,112 - jasper.verilog -   Adding instance port cs_n to top
DEBUG - 2018-03-29 05:46:51,112 - jasper.verilog - Attempting to add port "cs_n" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,112 - jasper.verilog -   Port "cs_n" is new
DEBUG - 2018-03-29 05:46:51,112 - jasper.verilog -   Adding instance port wbm_err_i as signal wbm_err_i to top
DEBUG - 2018-03-29 05:46:51,112 - jasper.verilog -   Adding instance port wbm_sel_o as signal wbm_sel_o to top
DEBUG - 2018-03-29 05:46:51,112 - jasper.verilog -   Adding instance port wbm_stb_o as signal wbm_stb_o to top
DEBUG - 2018-03-29 05:46:51,112 - jasper.verilog -   Adding instance port wbm_dat_o as signal wbm_dat_o to top
DEBUG - 2018-03-29 05:46:51,112 - jasper.verilog -   Adding instance port wbm_adr_o as signal wbm_adr_o to top
DEBUG - 2018-03-29 05:46:51,113 - jasper.verilog - Instantiating child ports for test_low_freq_marion2018_up_a_real
DEBUG - 2018-03-29 05:46:51,113 - jasper.verilog -   Adding instance port user_din as signal test_low_freq_marion2018_up_a_real_data_in to top
DEBUG - 2018-03-29 05:46:51,113 - jasper.verilog -   Adding instance port user_addr as signal test_low_freq_marion2018_up_a_real_addr to top
DEBUG - 2018-03-29 05:46:51,113 - jasper.verilog -   Adding instance port user_dout as signal test_low_freq_marion2018_up_a_real_data_out to top
DEBUG - 2018-03-29 05:46:51,113 - jasper.verilog -   Adding instance port user_we as signal test_low_freq_marion2018_up_a_real_we to top
DEBUG - 2018-03-29 05:46:51,113 - jasper.verilog - Instantiating child ports for adc16_wb_ram1
DEBUG - 2018-03-29 05:46:51,113 - jasper.verilog -   Adding instance port user_addr as signal adc16_snap_addr to top
DEBUG - 2018-03-29 05:46:51,113 - jasper.verilog -   Adding instance port user_we as signal adc16_snap_we to top
DEBUG - 2018-03-29 05:46:51,113 - jasper.verilog - Instantiating child ports for adc16_wb_ram0
DEBUG - 2018-03-29 05:46:51,113 - jasper.verilog -   Adding instance port user_addr as signal adc16_snap_addr to top
DEBUG - 2018-03-29 05:46:51,113 - jasper.verilog -   Adding instance port user_we as signal adc16_snap_we to top
DEBUG - 2018-03-29 05:46:51,113 - jasper.verilog - Instantiating child ports for adc16_wb_ram2
DEBUG - 2018-03-29 05:46:51,113 - jasper.verilog -   Adding instance port user_addr as signal adc16_snap_addr to top
DEBUG - 2018-03-29 05:46:51,113 - jasper.verilog -   Adding instance port user_we as signal adc16_snap_we to top
DEBUG - 2018-03-29 05:46:51,113 - jasper.verilog - Instantiating child ports for test_low_freq_marion2018_up_sync_gen1_sync_period_sel
DEBUG - 2018-03-29 05:46:51,113 - jasper.verilog -   Adding instance port user_data_out as signal test_low_freq_marion2018_up_sync_gen1_sync_period_sel_user_data_out to top
DEBUG - 2018-03-29 05:46:51,113 - jasper.verilog - Instantiating child ports for test_low_freq_marion2018_up_led1_new_acc
DEBUG - 2018-03-29 05:46:51,113 - jasper.verilog -   Adding instance port io_pad to top
DEBUG - 2018-03-29 05:46:51,113 - jasper.verilog - Attempting to add port "test_low_freq_marion2018_up_led1_new_acc_ext" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,113 - jasper.verilog -   Port "test_low_freq_marion2018_up_led1_new_acc_ext" is new
DEBUG - 2018-03-29 05:46:51,114 - jasper.verilog -   Adding instance port gateway as signal test_low_freq_marion2018_up_led1_new_acc_gateway to top
DEBUG - 2018-03-29 05:46:51,114 - jasper.verilog - Instantiating child ports for test_low_freq_marion2018_up_sync_cnt
DEBUG - 2018-03-29 05:46:51,114 - jasper.verilog -   Adding instance port user_data_in as signal test_low_freq_marion2018_up_sync_cnt_user_data_in to top
DEBUG - 2018-03-29 05:46:51,114 - jasper.verilog - Instantiating child ports for test_low_freq_marion2018_up_a_imaginary
DEBUG - 2018-03-29 05:46:51,114 - jasper.verilog -   Adding instance port user_din as signal test_low_freq_marion2018_up_a_imaginary_data_in to top
DEBUG - 2018-03-29 05:46:51,114 - jasper.verilog -   Adding instance port user_addr as signal test_low_freq_marion2018_up_a_imaginary_addr to top
DEBUG - 2018-03-29 05:46:51,114 - jasper.verilog -   Adding instance port user_dout as signal test_low_freq_marion2018_up_a_imaginary_data_out to top
DEBUG - 2018-03-29 05:46:51,114 - jasper.verilog -   Adding instance port user_we as signal test_low_freq_marion2018_up_a_imaginary_we to top
DEBUG - 2018-03-29 05:46:51,114 - jasper.verilog - Instantiating child ports for test_low_freq_marion2018_up_gain
DEBUG - 2018-03-29 05:46:51,114 - jasper.verilog -   Adding instance port user_data_out as signal test_low_freq_marion2018_up_gain_user_data_out to top
DEBUG - 2018-03-29 05:46:51,114 - jasper.verilog - Instantiating child ports for snap_adc_adc16_use_synth
DEBUG - 2018-03-29 05:46:51,114 - jasper.verilog -   Adding instance port user_data_out as signal snap_adc_adc16_use_synth_user_data_out to top
DEBUG - 2018-03-29 05:46:51,114 - jasper.verilog - Instantiating child ports for wbs_arbiter_inst
DEBUG - 2018-03-29 05:46:51,114 - jasper.verilog -   Adding instance port wbm_ack_o as signal wbm_ack_i to top
DEBUG - 2018-03-29 05:46:51,114 - jasper.verilog -   Adding instance port wbm_adr_i as signal wbm_adr_o to top
DEBUG - 2018-03-29 05:46:51,114 - jasper.verilog -   Adding instance port wbs_adr_o as signal wbs_adr_o to top
DEBUG - 2018-03-29 05:46:51,114 - jasper.verilog -   Adding instance port wb_rst_i as signal wb_rst_i to top
DEBUG - 2018-03-29 05:46:51,114 - jasper.verilog -   Adding instance port wbs_cyc_o as signal wbs_cyc_o to top
DEBUG - 2018-03-29 05:46:51,114 - jasper.verilog -   Adding instance port wbs_ack_i as signal wbs_ack_i to top
DEBUG - 2018-03-29 05:46:51,114 - jasper.verilog -   Adding instance port wbm_cyc_i as signal wbm_cyc_o to top
DEBUG - 2018-03-29 05:46:51,115 - jasper.verilog -   Adding instance port wbm_dat_o as signal wbm_dat_i to top
DEBUG - 2018-03-29 05:46:51,115 - jasper.verilog -   Adding instance port wbs_err_i as signal wbs_err_i to top
DEBUG - 2018-03-29 05:46:51,115 - jasper.verilog -   Adding instance port wbs_dat_i as signal wbs_dat_i to top
DEBUG - 2018-03-29 05:46:51,115 - jasper.verilog -   Adding instance port wb_clk_i as signal wb_clk_i to top
DEBUG - 2018-03-29 05:46:51,115 - jasper.verilog -   Adding instance port wbm_we_i as signal wbm_we_o to top
DEBUG - 2018-03-29 05:46:51,115 - jasper.verilog -   Adding instance port wbs_stb_o as signal wbs_stb_o to top
DEBUG - 2018-03-29 05:46:51,115 - jasper.verilog -   Adding instance port wbs_we_o as signal wbs_we_o to top
DEBUG - 2018-03-29 05:46:51,115 - jasper.verilog -   Adding instance port wbs_sel_o as signal wbs_sel_o to top
DEBUG - 2018-03-29 05:46:51,115 - jasper.verilog -   Adding instance port wbs_dat_o as signal wbs_dat_o to top
DEBUG - 2018-03-29 05:46:51,115 - jasper.verilog -   Adding instance port wbm_dat_i as signal wbm_dat_o to top
DEBUG - 2018-03-29 05:46:51,115 - jasper.verilog -   Adding instance port wbm_sel_i as signal wbm_sel_o to top
DEBUG - 2018-03-29 05:46:51,115 - jasper.verilog -   Adding instance port wbm_stb_i as signal wbm_stb_o to top
DEBUG - 2018-03-29 05:46:51,115 - jasper.verilog -   Adding instance port wbm_err_o as signal wbm_err_i to top
DEBUG - 2018-03-29 05:46:51,115 - jasper.verilog - Instantiating child ports for test_low_freq_marion2018_up_fft_shift
DEBUG - 2018-03-29 05:46:51,115 - jasper.verilog -   Adding instance port user_data_out as signal test_low_freq_marion2018_up_fft_shift_user_data_out to top
DEBUG - 2018-03-29 05:46:51,115 - jasper.verilog - Instantiating child ports for lmx2581_controller_inst
DEBUG - 2018-03-29 05:46:51,115 - jasper.verilog -   Adding instance port lmx_ce to top
DEBUG - 2018-03-29 05:46:51,115 - jasper.verilog - Attempting to add port "lmx_ce" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,115 - jasper.verilog -   Port "lmx_ce" is new
DEBUG - 2018-03-29 05:46:51,115 - jasper.verilog -   Adding instance port lmx_clk to top
DEBUG - 2018-03-29 05:46:51,115 - jasper.verilog - Attempting to add port "lmx_clk" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,116 - jasper.verilog -   Port "lmx_clk" is new
DEBUG - 2018-03-29 05:46:51,116 - jasper.verilog -   Adding instance port lmx_be to top
DEBUG - 2018-03-29 05:46:51,116 - jasper.verilog - Attempting to add port "lmx_be" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,116 - jasper.verilog -   Port "lmx_be" is new
DEBUG - 2018-03-29 05:46:51,116 - jasper.verilog -   Adding instance port lmx_muxout to top
DEBUG - 2018-03-29 05:46:51,116 - jasper.verilog - Attempting to add port "lmx_muxout" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,116 - jasper.verilog -   Port "lmx_muxout" is new
DEBUG - 2018-03-29 05:46:51,116 - jasper.verilog -   Adding instance port lmx_le to top
DEBUG - 2018-03-29 05:46:51,116 - jasper.verilog - Attempting to add port "lmx_le" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,116 - jasper.verilog -   Port "lmx_le" is new
DEBUG - 2018-03-29 05:46:51,116 - jasper.verilog -   Adding instance port lmx_data to top
DEBUG - 2018-03-29 05:46:51,116 - jasper.verilog - Attempting to add port "lmx_data" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,116 - jasper.verilog -   Port "lmx_data" is new
DEBUG - 2018-03-29 05:46:51,116 - jasper.verilog - Instantiating child ports for test_low_freq_marion2018_up_acc_len
DEBUG - 2018-03-29 05:46:51,116 - jasper.verilog -   Adding instance port user_data_out as signal test_low_freq_marion2018_up_acc_len_user_data_out to top
DEBUG - 2018-03-29 05:46:51,116 - jasper.verilog - Instantiating child ports for snap_infrastructure_inst
DEBUG - 2018-03-29 05:46:51,116 - jasper.verilog -   Adding instance port clk_200 as signal clk_200    to top
DEBUG - 2018-03-29 05:46:51,116 - jasper.verilog -   Adding instance port sys_clk_buf_n to top
DEBUG - 2018-03-29 05:46:51,116 - jasper.verilog - Attempting to add port "sys_clk_n" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,116 - jasper.verilog -   Port "sys_clk_n" is new
DEBUG - 2018-03-29 05:46:51,117 - jasper.verilog -   Adding instance port sys_rst as signal sys_rst    to top
DEBUG - 2018-03-29 05:46:51,117 - jasper.verilog -   Adding instance port sys_clk270 as signal sys_clk270 to top
DEBUG - 2018-03-29 05:46:51,117 - jasper.verilog -   Adding instance port sys_clk_buf_p to top
DEBUG - 2018-03-29 05:46:51,117 - jasper.verilog - Attempting to add port "sys_clk_p" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,117 - jasper.verilog -   Port "sys_clk_p" is new
DEBUG - 2018-03-29 05:46:51,117 - jasper.verilog -   Adding instance port sys_clk180 as signal sys_clk180 to top
DEBUG - 2018-03-29 05:46:51,117 - jasper.verilog -   Adding instance port sys_clk0 as signal sys_clk    to top
DEBUG - 2018-03-29 05:46:51,117 - jasper.verilog -   Adding instance port idelay_rdy as signal idelay_rdy to top
DEBUG - 2018-03-29 05:46:51,117 - jasper.verilog - Instantiating child ports for wb_adc16_controller
DEBUG - 2018-03-29 05:46:51,117 - jasper.verilog -   Adding instance port adc16_delay_rst as signal adc16_delay_rst to top
DEBUG - 2018-03-29 05:46:51,117 - jasper.verilog -   Adding instance port adc16_snap_req as signal adc16_snap_req to top
DEBUG - 2018-03-29 05:46:51,117 - jasper.verilog -   Adding instance port adc16_locked as signal adc16_locked to top
DEBUG - 2018-03-29 05:46:51,117 - jasper.verilog -   Adding instance port adc0_adc3wire_sdata to top
DEBUG - 2018-03-29 05:46:51,117 - jasper.verilog - Attempting to add port "adc0_adc3wire_sdata" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,117 - jasper.verilog -   Port "adc0_adc3wire_sdata" is new
DEBUG - 2018-03-29 05:46:51,117 - jasper.verilog -   Adding instance port adc16_demux_mode as signal adc16_demux_mode to top
DEBUG - 2018-03-29 05:46:51,117 - jasper.verilog -   Adding instance port adc16_iserdes_bitslip as signal adc16_iserdes_bitslip to top
DEBUG - 2018-03-29 05:46:51,117 - jasper.verilog -   Adding instance port adc0_adc3wire_csn1 to top
DEBUG - 2018-03-29 05:46:51,117 - jasper.verilog - Attempting to add port "adc0_adc3wire_csn1" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,117 - jasper.verilog -   Port "adc0_adc3wire_csn1" is new
DEBUG - 2018-03-29 05:46:51,118 - jasper.verilog -   Adding instance port adc0_adc3wire_csn2 to top
DEBUG - 2018-03-29 05:46:51,118 - jasper.verilog - Attempting to add port "adc0_adc3wire_csn2" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,118 - jasper.verilog -   Port "adc0_adc3wire_csn2" is new
DEBUG - 2018-03-29 05:46:51,118 - jasper.verilog -   Adding instance port adc0_adc3wire_csn3 to top
DEBUG - 2018-03-29 05:46:51,118 - jasper.verilog - Attempting to add port "adc0_adc3wire_csn3" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,118 - jasper.verilog -   Port "adc0_adc3wire_csn3" is new
DEBUG - 2018-03-29 05:46:51,118 - jasper.verilog -   Adding instance port adc0_adc3wire_sclk to top
DEBUG - 2018-03-29 05:46:51,118 - jasper.verilog - Attempting to add port "adc0_adc3wire_sclk" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,118 - jasper.verilog -   Port "adc0_adc3wire_sclk" is new
DEBUG - 2018-03-29 05:46:51,118 - jasper.verilog -   Adding instance port adc16_reset as signal adc16_reset to top
DEBUG - 2018-03-29 05:46:51,118 - jasper.verilog -   Adding instance port adc16_delay_tap as signal adc16_delay_tap to top
DEBUG - 2018-03-29 05:46:51,118 - jasper.verilog - Instantiating child ports for test_low_freq_marion2018_up_sync_gen1_sync
DEBUG - 2018-03-29 05:46:51,118 - jasper.verilog -   Adding instance port user_data_out as signal test_low_freq_marion2018_up_sync_gen1_sync_user_data_out to top
DEBUG - 2018-03-29 05:46:51,118 - jasper.verilog - Instantiating child ports for test_low_freq_marion2018_up_led0_sync
DEBUG - 2018-03-29 05:46:51,118 - jasper.verilog -   Adding instance port io_pad to top
DEBUG - 2018-03-29 05:46:51,118 - jasper.verilog - Attempting to add port "test_low_freq_marion2018_up_led0_sync_ext" (parent sig: False, parent port: False)
DEBUG - 2018-03-29 05:46:51,118 - jasper.verilog -   Port "test_low_freq_marion2018_up_led0_sync_ext" is new
DEBUG - 2018-03-29 05:46:51,118 - jasper.verilog -   Adding instance port gateway as signal test_low_freq_marion2018_up_led0_sync_gateway to top
DEBUG - 2018-03-29 05:46:51,118 - jasper.verilog - Instantiating child ports for test_low_freq_marion2018_up_inst
DEBUG - 2018-03-29 05:46:51,118 - jasper.verilog - Generating port miso
DEBUG - 2018-03-29 05:46:51,119 - jasper.verilog - Generating port lmx_clk
DEBUG - 2018-03-29 05:46:51,119 - jasper.verilog - Generating port lmx_muxout
DEBUG - 2018-03-29 05:46:51,119 - jasper.verilog - Generating port lmx_ce
DEBUG - 2018-03-29 05:46:51,119 - jasper.verilog - Generating port test_low_freq_marion2018_up_led0_sync_ext
DEBUG - 2018-03-29 05:46:51,119 - jasper.verilog - Generating port cs_n
DEBUG - 2018-03-29 05:46:51,119 - jasper.verilog - Generating port lmx_le
DEBUG - 2018-03-29 05:46:51,119 - jasper.verilog - Generating port adc16_clk_line_p
DEBUG - 2018-03-29 05:46:51,119 - jasper.verilog - Generating port adc0_adc3wire_sdata
DEBUG - 2018-03-29 05:46:51,119 - jasper.verilog - Generating port adc16_clk_line_n
DEBUG - 2018-03-29 05:46:51,119 - jasper.verilog - Generating port adc_rst_n
DEBUG - 2018-03-29 05:46:51,119 - jasper.verilog - Generating port sys_clk_p
DEBUG - 2018-03-29 05:46:51,119 - jasper.verilog - Generating port test_low_freq_marion2018_up_led1_new_acc_ext
DEBUG - 2018-03-29 05:46:51,119 - jasper.verilog - Generating port lmx_be
DEBUG - 2018-03-29 05:46:51,119 - jasper.verilog - Generating port mosi
DEBUG - 2018-03-29 05:46:51,119 - jasper.verilog - Generating port adc16_ser_a_n
DEBUG - 2018-03-29 05:46:51,119 - jasper.verilog - Generating port adc16_ser_a_p
DEBUG - 2018-03-29 05:46:51,119 - jasper.verilog - Generating port adc0_adc3wire_csn1
DEBUG - 2018-03-29 05:46:51,119 - jasper.verilog - Generating port adc0_adc3wire_csn2
DEBUG - 2018-03-29 05:46:51,119 - jasper.verilog - Generating port clk_sel_b
DEBUG - 2018-03-29 05:46:51,119 - jasper.verilog - Generating port lmx_data
DEBUG - 2018-03-29 05:46:51,119 - jasper.verilog - Generating port clk_sel_a
DEBUG - 2018-03-29 05:46:51,119 - jasper.verilog - Generating port sclk
DEBUG - 2018-03-29 05:46:51,119 - jasper.verilog - Generating port adc16_ser_b_p
DEBUG - 2018-03-29 05:46:51,119 - jasper.verilog - Generating port adc16_ser_b_n
DEBUG - 2018-03-29 05:46:51,120 - jasper.verilog - Generating port adc0_adc3wire_csn3
DEBUG - 2018-03-29 05:46:51,120 - jasper.verilog - Generating port adc_pd
DEBUG - 2018-03-29 05:46:51,120 - jasper.verilog - Generating port sys_clk_n
DEBUG - 2018-03-29 05:46:51,120 - jasper.verilog - Generating port adc0_adc3wire_sclk
DEBUG - 2018-03-29 05:46:51,120 - jasper.verilog - Writing verilog for signal idelay_rdy
DEBUG - 2018-03-29 05:46:51,120 - jasper.verilog - Writing verilog for signal wbs_adr_o
DEBUG - 2018-03-29 05:46:51,120 - jasper.verilog - Writing verilog for signal test_low_freq_marion2018_up_a_pol0_addr
DEBUG - 2018-03-29 05:46:51,120 - jasper.verilog - Writing verilog for signal test_low_freq_marion2018_up_a_pol1_addr
DEBUG - 2018-03-29 05:46:51,120 - jasper.verilog - Writing verilog for signal test_low_freq_marion2018_up_acc_cnt_user_data_in
DEBUG - 2018-03-29 05:46:51,120 - jasper.verilog - Writing verilog for signal adc16_snap_we
DEBUG - 2018-03-29 05:46:51,120 - jasper.verilog - Writing verilog for signal test_low_freq_marion2018_up_sync_gen1_sync_user_data_out
DEBUG - 2018-03-29 05:46:51,120 - jasper.verilog - Writing verilog for signal test_low_freq_marion2018_up_snap_adc_c3
DEBUG - 2018-03-29 05:46:51,120 - jasper.verilog - Writing verilog for signal test_low_freq_marion2018_up_snap_adc_a4
DEBUG - 2018-03-29 05:46:51,120 - jasper.verilog - Writing verilog for signal test_low_freq_marion2018_up_snap_adc_a3
DEBUG - 2018-03-29 05:46:51,120 - jasper.verilog - Writing verilog for signal test_low_freq_marion2018_up_snap_adc_a2
DEBUG - 2018-03-29 05:46:51,120 - jasper.verilog - Writing verilog for signal test_low_freq_marion2018_up_snap_adc_a1
DEBUG - 2018-03-29 05:46:51,120 - jasper.verilog - Writing verilog for signal adc0_clk
DEBUG - 2018-03-29 05:46:51,120 - jasper.verilog - Writing verilog for signal test_low_freq_marion2018_up_a_real_addr
DEBUG - 2018-03-29 05:46:51,120 - jasper.verilog - Writing verilog for signal adc16_delay_rst
DEBUG - 2018-03-29 05:46:51,120 - jasper.verilog - Writing verilog for signal test_low_freq_marion2018_up_a_real_we
DEBUG - 2018-03-29 05:46:51,120 - jasper.verilog - Writing verilog for signal test_low_freq_marion2018_up_a_real_data_out
DEBUG - 2018-03-29 05:46:51,120 - jasper.verilog - Writing verilog for signal wbs_stb_o
DEBUG - 2018-03-29 05:46:51,120 - jasper.verilog - Writing verilog for signal test_low_freq_marion2018_up_sync_cnt_user_data_in
DEBUG - 2018-03-29 05:46:51,121 - jasper.verilog - Writing verilog for signal test_low_freq_marion2018_up_cnt_rst_user_data_out
DEBUG - 2018-03-29 05:46:51,121 - jasper.verilog - Writing verilog for signal test_low_freq_marion2018_up_led0_sync_gateway
DEBUG - 2018-03-29 05:46:51,121 - jasper.verilog - Writing verilog for signal test_low_freq_marion2018_up_a_pol0_data_out
DEBUG - 2018-03-29 05:46:51,121 - jasper.verilog - Writing verilog for signal wbm_dat_i
DEBUG - 2018-03-29 05:46:51,121 - jasper.verilog - Writing verilog for signal sys_clk270
DEBUG - 2018-03-29 05:46:51,121 - jasper.verilog - Writing verilog for signal wbm_sel_o
DEBUG - 2018-03-29 05:46:51,121 - jasper.verilog - Writing verilog for signal adc16_snap_req
DEBUG - 2018-03-29 05:46:51,121 - jasper.verilog - Writing verilog for signal adc16_locked
DEBUG - 2018-03-29 05:46:51,121 - jasper.verilog - Writing verilog for signal wb_rst_i
DEBUG - 2018-03-29 05:46:51,121 - jasper.verilog - Writing verilog for signal wbs_dat_i
DEBUG - 2018-03-29 05:46:51,121 - jasper.verilog - Writing verilog for signal user_clk
DEBUG - 2018-03-29 05:46:51,121 - jasper.verilog - Writing verilog for signal sys_rst
DEBUG - 2018-03-29 05:46:51,121 - jasper.verilog - Writing verilog for signal adc0_clk180
DEBUG - 2018-03-29 05:46:51,121 - jasper.verilog - Writing verilog for signal test_low_freq_marion2018_up_sync_gen1_sync_period_sel_user_data_out
DEBUG - 2018-03-29 05:46:51,121 - jasper.verilog - Writing verilog for signal wbm_dat_o
DEBUG - 2018-03-29 05:46:51,121 - jasper.verilog - Writing verilog for signal test_low_freq_marion2018_up_snap_adc_c1
DEBUG - 2018-03-29 05:46:51,121 - jasper.verilog - Writing verilog for signal wb_clk_i
DEBUG - 2018-03-29 05:46:51,121 - jasper.verilog - Writing verilog for signal adc16_demux_mode
DEBUG - 2018-03-29 05:46:51,121 - jasper.verilog - Writing verilog for signal test_low_freq_marion2018_up_a_imaginary_data_in
DEBUG - 2018-03-29 05:46:51,121 - jasper.verilog - Writing verilog for signal wbs_dat_o
DEBUG - 2018-03-29 05:46:51,121 - jasper.verilog - Writing verilog for signal user_clk270
DEBUG - 2018-03-29 05:46:51,121 - jasper.verilog - Writing verilog for signal wbm_err_i
DEBUG - 2018-03-29 05:46:51,121 - jasper.verilog - Writing verilog for signal test_low_freq_marion2018_up_a_pol0_we
DEBUG - 2018-03-29 05:46:51,122 - jasper.verilog - Writing verilog for signal test_low_freq_marion2018_up_a_pol1_data_out
DEBUG - 2018-03-29 05:46:51,122 - jasper.verilog - Writing verilog for signal test_low_freq_marion2018_up_snap_adc_b3
DEBUG - 2018-03-29 05:46:51,122 - jasper.verilog - Writing verilog for signal test_low_freq_marion2018_up_a_pol1_data_in
DEBUG - 2018-03-29 05:46:51,122 - jasper.verilog - Writing verilog for signal test_low_freq_marion2018_up_a_imaginary_we
DEBUG - 2018-03-29 05:46:51,122 - jasper.verilog - Writing verilog for signal test_low_freq_marion2018_up_snap_adc_c2
DEBUG - 2018-03-29 05:46:51,122 - jasper.verilog - Writing verilog for signal test_low_freq_marion2018_up_led1_new_acc_gateway
DEBUG - 2018-03-29 05:46:51,122 - jasper.verilog - Writing verilog for signal wbs_cyc_o
DEBUG - 2018-03-29 05:46:51,122 - jasper.verilog - Writing verilog for signal test_low_freq_marion2018_up_a_imaginary_data_out
DEBUG - 2018-03-29 05:46:51,122 - jasper.verilog - Writing verilog for signal wbm_adr_o
DEBUG - 2018-03-29 05:46:51,122 - jasper.verilog - Writing verilog for signal wbm_cyc_o
DEBUG - 2018-03-29 05:46:51,122 - jasper.verilog - Writing verilog for signal adc16_iserdes_bitslip
DEBUG - 2018-03-29 05:46:51,122 - jasper.verilog - Writing verilog for signal test_low_freq_marion2018_up_snap_adc_c4
DEBUG - 2018-03-29 05:46:51,122 - jasper.verilog - Writing verilog for signal wbm_we_o
DEBUG - 2018-03-29 05:46:51,122 - jasper.verilog - Writing verilog for signal sys_clk180
DEBUG - 2018-03-29 05:46:51,122 - jasper.verilog - Writing verilog for signal user_clk180
DEBUG - 2018-03-29 05:46:51,122 - jasper.verilog - Writing verilog for signal test_low_freq_marion2018_up_sync_gen1_sync_period_var_user_data_out
DEBUG - 2018-03-29 05:46:51,122 - jasper.verilog - Writing verilog for signal wbs_ack_i
DEBUG - 2018-03-29 05:46:51,122 - jasper.verilog - Writing verilog for signal adc16_snap_addr
DEBUG - 2018-03-29 05:46:51,122 - jasper.verilog - Writing verilog for signal test_low_freq_marion2018_up_acc_len_user_data_out
DEBUG - 2018-03-29 05:46:51,122 - jasper.verilog - Writing verilog for signal test_low_freq_marion2018_up_a_real_data_in
DEBUG - 2018-03-29 05:46:51,122 - jasper.verilog - Writing verilog for signal clk_200
DEBUG - 2018-03-29 05:46:51,122 - jasper.verilog - Writing verilog for signal test_low_freq_marion2018_up_a_pol1_we
DEBUG - 2018-03-29 05:46:51,122 - jasper.verilog - Writing verilog for signal test_low_freq_marion2018_up_gain_user_data_out
DEBUG - 2018-03-29 05:46:51,122 - jasper.verilog - Writing verilog for signal wbm_ack_i
DEBUG - 2018-03-29 05:46:51,122 - jasper.verilog - Writing verilog for signal adc16_reset
DEBUG - 2018-03-29 05:46:51,123 - jasper.verilog - Writing verilog for signal wbs_we_o
DEBUG - 2018-03-29 05:46:51,123 - jasper.verilog - Writing verilog for signal snap_adc_adc16_use_synth_user_data_out
DEBUG - 2018-03-29 05:46:51,123 - jasper.verilog - Writing verilog for signal adc0_clk270
DEBUG - 2018-03-29 05:46:51,123 - jasper.verilog - Writing verilog for signal test_low_freq_marion2018_up_a_imaginary_addr
DEBUG - 2018-03-29 05:46:51,123 - jasper.verilog - Writing verilog for signal user_clk90
DEBUG - 2018-03-29 05:46:51,123 - jasper.verilog - Writing verilog for signal test_low_freq_marion2018_up_snap_adc_b4
DEBUG - 2018-03-29 05:46:51,123 - jasper.verilog - Writing verilog for signal test_low_freq_marion2018_up_fft_shift_user_data_out
DEBUG - 2018-03-29 05:46:51,123 - jasper.verilog - Writing verilog for signal test_low_freq_marion2018_up_snap_adc_b2
DEBUG - 2018-03-29 05:46:51,123 - jasper.verilog - Writing verilog for signal test_low_freq_marion2018_up_a_pol0_data_in
DEBUG - 2018-03-29 05:46:51,123 - jasper.verilog - Writing verilog for signal adc16_delay_tap
DEBUG - 2018-03-29 05:46:51,123 - jasper.verilog - Writing verilog for signal test_low_freq_marion2018_up_snap_adc_b1
DEBUG - 2018-03-29 05:46:51,123 - jasper.verilog - Writing verilog for signal wbs_sel_o
DEBUG - 2018-03-29 05:46:51,123 - jasper.verilog - Writing verilog for signal sys_clk
DEBUG - 2018-03-29 05:46:51,123 - jasper.verilog - Writing verilog for signal wbm_stb_o
DEBUG - 2018-03-29 05:46:51,123 - jasper.verilog - Writing verilog for signal sys_clk90
DEBUG - 2018-03-29 05:46:51,123 - jasper.verilog - Writing verilog for signal adc0_clk90
DEBUG - 2018-03-29 05:46:51,123 - jasper.verilog - Writing verilog for signal wbs_err_i
INFO - 2018-03-29 05:46:51,134 - jasper.toolflow - Extracting constraints from peripherals
DEBUG - 2018-03-29 05:46:51,134 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2018-03-29 05:46:51,134 - jasper.toolflow.constraints -   portname: adc0_adc3wire_csn1
DEBUG - 2018-03-29 05:46:51,134 - jasper.toolflow.constraints -   iogroup: adc_csn
DEBUG - 2018-03-29 05:46:51,134 - jasper.toolflow.constraints -   port_index: []
DEBUG - 2018-03-29 05:46:51,134 - jasper.toolflow.constraints -   iogroup_index: 0
DEBUG - 2018-03-29 05:46:51,134 - jasper.toolflow.constraints -   loc: None
DEBUG - 2018-03-29 05:46:51,134 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2018-03-29 05:46:51,135 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2018-03-29 05:46:51,135 - jasper.toolflow.constraints -   portname: adc0_adc3wire_csn2
DEBUG - 2018-03-29 05:46:51,135 - jasper.toolflow.constraints -   iogroup: adc_csn
DEBUG - 2018-03-29 05:46:51,135 - jasper.toolflow.constraints -   port_index: []
DEBUG - 2018-03-29 05:46:51,135 - jasper.toolflow.constraints -   iogroup_index: 1
DEBUG - 2018-03-29 05:46:51,135 - jasper.toolflow.constraints -   loc: None
DEBUG - 2018-03-29 05:46:51,135 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2018-03-29 05:46:51,135 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2018-03-29 05:46:51,135 - jasper.toolflow.constraints -   portname: adc0_adc3wire_csn3
DEBUG - 2018-03-29 05:46:51,135 - jasper.toolflow.constraints -   iogroup: adc_csn
DEBUG - 2018-03-29 05:46:51,135 - jasper.toolflow.constraints -   port_index: []
DEBUG - 2018-03-29 05:46:51,135 - jasper.toolflow.constraints -   iogroup_index: 2
DEBUG - 2018-03-29 05:46:51,135 - jasper.toolflow.constraints -   loc: None
DEBUG - 2018-03-29 05:46:51,135 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2018-03-29 05:46:51,135 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2018-03-29 05:46:51,135 - jasper.toolflow.constraints -   portname: adc0_adc3wire_sdata
DEBUG - 2018-03-29 05:46:51,135 - jasper.toolflow.constraints -   iogroup: adc_sdata
DEBUG - 2018-03-29 05:46:51,135 - jasper.toolflow.constraints -   port_index: [0, 1, 2]
DEBUG - 2018-03-29 05:46:51,135 - jasper.toolflow.constraints -   iogroup_index: [0, 1, 2]
DEBUG - 2018-03-29 05:46:51,135 - jasper.toolflow.constraints -   loc: None
DEBUG - 2018-03-29 05:46:51,135 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2018-03-29 05:46:51,135 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2018-03-29 05:46:51,135 - jasper.toolflow.constraints -   portname: adc0_adc3wire_sclk
DEBUG - 2018-03-29 05:46:51,135 - jasper.toolflow.constraints -   iogroup: adc_sclk
DEBUG - 2018-03-29 05:46:51,136 - jasper.toolflow.constraints -   port_index: [0, 1, 2]
DEBUG - 2018-03-29 05:46:51,136 - jasper.toolflow.constraints -   iogroup_index: [0, 1, 2]
DEBUG - 2018-03-29 05:46:51,136 - jasper.toolflow.constraints -   loc: None
DEBUG - 2018-03-29 05:46:51,136 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2018-03-29 05:46:51,136 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2018-03-29 05:46:51,136 - jasper.toolflow.constraints -   portname: adc16_clk_line_p
DEBUG - 2018-03-29 05:46:51,136 - jasper.toolflow.constraints -   iogroup: adc_lclkp
DEBUG - 2018-03-29 05:46:51,136 - jasper.toolflow.constraints -   port_index: []
DEBUG - 2018-03-29 05:46:51,136 - jasper.toolflow.constraints -   iogroup_index: 0
DEBUG - 2018-03-29 05:46:51,136 - jasper.toolflow.constraints -   loc: None
DEBUG - 2018-03-29 05:46:51,136 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2018-03-29 05:46:51,136 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2018-03-29 05:46:51,136 - jasper.toolflow.constraints -   portname: adc16_clk_line_n
DEBUG - 2018-03-29 05:46:51,136 - jasper.toolflow.constraints -   iogroup: adc_lclkn
DEBUG - 2018-03-29 05:46:51,136 - jasper.toolflow.constraints -   port_index: []
DEBUG - 2018-03-29 05:46:51,136 - jasper.toolflow.constraints -   iogroup_index: 0
DEBUG - 2018-03-29 05:46:51,136 - jasper.toolflow.constraints -   loc: None
DEBUG - 2018-03-29 05:46:51,136 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2018-03-29 05:46:51,136 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2018-03-29 05:46:51,136 - jasper.toolflow.constraints -   portname: adc16_ser_a_p
DEBUG - 2018-03-29 05:46:51,136 - jasper.toolflow.constraints -   iogroup: adc0_out
DEBUG - 2018-03-29 05:46:51,136 - jasper.toolflow.constraints -   port_index: [0, 1, 2, 3]
DEBUG - 2018-03-29 05:46:51,136 - jasper.toolflow.constraints -   iogroup_index: [0, 4, 8, 12]
DEBUG - 2018-03-29 05:46:51,136 - jasper.toolflow.constraints -   loc: None
DEBUG - 2018-03-29 05:46:51,137 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2018-03-29 05:46:51,137 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2018-03-29 05:46:51,137 - jasper.toolflow.constraints -   portname: adc16_ser_a_n
DEBUG - 2018-03-29 05:46:51,137 - jasper.toolflow.constraints -   iogroup: adc0_out
DEBUG - 2018-03-29 05:46:51,137 - jasper.toolflow.constraints -   port_index: [0, 1, 2, 3]
DEBUG - 2018-03-29 05:46:51,137 - jasper.toolflow.constraints -   iogroup_index: [1, 5, 9, 13]
DEBUG - 2018-03-29 05:46:51,137 - jasper.toolflow.constraints -   loc: None
DEBUG - 2018-03-29 05:46:51,137 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2018-03-29 05:46:51,137 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2018-03-29 05:46:51,137 - jasper.toolflow.constraints -   portname: adc16_ser_b_p
DEBUG - 2018-03-29 05:46:51,137 - jasper.toolflow.constraints -   iogroup: adc0_out
DEBUG - 2018-03-29 05:46:51,137 - jasper.toolflow.constraints -   port_index: [0, 1, 2, 3]
DEBUG - 2018-03-29 05:46:51,137 - jasper.toolflow.constraints -   iogroup_index: [2, 6, 10, 14]
DEBUG - 2018-03-29 05:46:51,137 - jasper.toolflow.constraints -   loc: None
DEBUG - 2018-03-29 05:46:51,137 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2018-03-29 05:46:51,137 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2018-03-29 05:46:51,137 - jasper.toolflow.constraints -   portname: adc16_ser_b_n
DEBUG - 2018-03-29 05:46:51,137 - jasper.toolflow.constraints -   iogroup: adc0_out
DEBUG - 2018-03-29 05:46:51,137 - jasper.toolflow.constraints -   port_index: [0, 1, 2, 3]
DEBUG - 2018-03-29 05:46:51,137 - jasper.toolflow.constraints -   iogroup_index: [3, 7, 11, 15]
DEBUG - 2018-03-29 05:46:51,137 - jasper.toolflow.constraints -   loc: None
DEBUG - 2018-03-29 05:46:51,138 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2018-03-29 05:46:51,138 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2018-03-29 05:46:51,138 - jasper.toolflow.constraints -   portname: adc16_ser_a_p
DEBUG - 2018-03-29 05:46:51,138 - jasper.toolflow.constraints -   iogroup: adc1_out
DEBUG - 2018-03-29 05:46:51,138 - jasper.toolflow.constraints -   port_index: [4, 5, 6, 7]
DEBUG - 2018-03-29 05:46:51,138 - jasper.toolflow.constraints -   iogroup_index: [0, 4, 8, 12]
DEBUG - 2018-03-29 05:46:51,138 - jasper.toolflow.constraints -   loc: None
DEBUG - 2018-03-29 05:46:51,138 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2018-03-29 05:46:51,138 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2018-03-29 05:46:51,138 - jasper.toolflow.constraints -   portname: adc16_ser_a_n
DEBUG - 2018-03-29 05:46:51,138 - jasper.toolflow.constraints -   iogroup: adc1_out
DEBUG - 2018-03-29 05:46:51,138 - jasper.toolflow.constraints -   port_index: [4, 5, 6, 7]
DEBUG - 2018-03-29 05:46:51,138 - jasper.toolflow.constraints -   iogroup_index: [1, 5, 9, 13]
DEBUG - 2018-03-29 05:46:51,138 - jasper.toolflow.constraints -   loc: None
DEBUG - 2018-03-29 05:46:51,138 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2018-03-29 05:46:51,138 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2018-03-29 05:46:51,138 - jasper.toolflow.constraints -   portname: adc16_ser_b_p
DEBUG - 2018-03-29 05:46:51,138 - jasper.toolflow.constraints -   iogroup: adc1_out
DEBUG - 2018-03-29 05:46:51,138 - jasper.toolflow.constraints -   port_index: [4, 5, 6, 7]
DEBUG - 2018-03-29 05:46:51,138 - jasper.toolflow.constraints -   iogroup_index: [2, 6, 10, 14]
DEBUG - 2018-03-29 05:46:51,138 - jasper.toolflow.constraints -   loc: None
DEBUG - 2018-03-29 05:46:51,138 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2018-03-29 05:46:51,138 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2018-03-29 05:46:51,138 - jasper.toolflow.constraints -   portname: adc16_ser_b_n
DEBUG - 2018-03-29 05:46:51,139 - jasper.toolflow.constraints -   iogroup: adc1_out
DEBUG - 2018-03-29 05:46:51,139 - jasper.toolflow.constraints -   port_index: [4, 5, 6, 7]
DEBUG - 2018-03-29 05:46:51,139 - jasper.toolflow.constraints -   iogroup_index: [3, 7, 11, 15]
DEBUG - 2018-03-29 05:46:51,139 - jasper.toolflow.constraints -   loc: None
DEBUG - 2018-03-29 05:46:51,139 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2018-03-29 05:46:51,139 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2018-03-29 05:46:51,139 - jasper.toolflow.constraints -   portname: adc16_ser_a_p
DEBUG - 2018-03-29 05:46:51,139 - jasper.toolflow.constraints -   iogroup: adc2_out
DEBUG - 2018-03-29 05:46:51,139 - jasper.toolflow.constraints -   port_index: [8, 9, 10, 11]
DEBUG - 2018-03-29 05:46:51,139 - jasper.toolflow.constraints -   iogroup_index: [0, 4, 8, 12]
DEBUG - 2018-03-29 05:46:51,139 - jasper.toolflow.constraints -   loc: None
DEBUG - 2018-03-29 05:46:51,139 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2018-03-29 05:46:51,139 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2018-03-29 05:46:51,139 - jasper.toolflow.constraints -   portname: adc16_ser_a_n
DEBUG - 2018-03-29 05:46:51,139 - jasper.toolflow.constraints -   iogroup: adc2_out
DEBUG - 2018-03-29 05:46:51,139 - jasper.toolflow.constraints -   port_index: [8, 9, 10, 11]
DEBUG - 2018-03-29 05:46:51,139 - jasper.toolflow.constraints -   iogroup_index: [1, 5, 9, 13]
DEBUG - 2018-03-29 05:46:51,139 - jasper.toolflow.constraints -   loc: None
DEBUG - 2018-03-29 05:46:51,139 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2018-03-29 05:46:51,139 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2018-03-29 05:46:51,139 - jasper.toolflow.constraints -   portname: adc16_ser_b_p
DEBUG - 2018-03-29 05:46:51,139 - jasper.toolflow.constraints -   iogroup: adc2_out
DEBUG - 2018-03-29 05:46:51,139 - jasper.toolflow.constraints -   port_index: [8, 9, 10, 11]
DEBUG - 2018-03-29 05:46:51,139 - jasper.toolflow.constraints -   iogroup_index: [2, 6, 10, 14]
DEBUG - 2018-03-29 05:46:51,139 - jasper.toolflow.constraints -   loc: None
DEBUG - 2018-03-29 05:46:51,140 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2018-03-29 05:46:51,140 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2018-03-29 05:46:51,140 - jasper.toolflow.constraints -   portname: adc16_ser_b_n
DEBUG - 2018-03-29 05:46:51,140 - jasper.toolflow.constraints -   iogroup: adc2_out
DEBUG - 2018-03-29 05:46:51,140 - jasper.toolflow.constraints -   port_index: [8, 9, 10, 11]
DEBUG - 2018-03-29 05:46:51,140 - jasper.toolflow.constraints -   iogroup_index: [3, 7, 11, 15]
DEBUG - 2018-03-29 05:46:51,140 - jasper.toolflow.constraints -   loc: None
DEBUG - 2018-03-29 05:46:51,140 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2018-03-29 05:46:51,140 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2018-03-29 05:46:51,140 - jasper.toolflow.constraints -   portname: clk_sel_a
DEBUG - 2018-03-29 05:46:51,140 - jasper.toolflow.constraints -   iogroup: clk_sel_a
DEBUG - 2018-03-29 05:46:51,140 - jasper.toolflow.constraints -   port_index: [0]
DEBUG - 2018-03-29 05:46:51,140 - jasper.toolflow.constraints -   iogroup_index: [0]
DEBUG - 2018-03-29 05:46:51,140 - jasper.toolflow.constraints -   loc: None
DEBUG - 2018-03-29 05:46:51,140 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2018-03-29 05:46:51,140 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2018-03-29 05:46:51,140 - jasper.toolflow.constraints -   portname: clk_sel_b
DEBUG - 2018-03-29 05:46:51,140 - jasper.toolflow.constraints -   iogroup: clk_sel_b
DEBUG - 2018-03-29 05:46:51,140 - jasper.toolflow.constraints -   port_index: [0]
DEBUG - 2018-03-29 05:46:51,140 - jasper.toolflow.constraints -   iogroup_index: [0]
DEBUG - 2018-03-29 05:46:51,140 - jasper.toolflow.constraints -   loc: None
DEBUG - 2018-03-29 05:46:51,140 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2018-03-29 05:46:51,140 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2018-03-29 05:46:51,140 - jasper.toolflow.constraints -   portname: adc_rst_n
DEBUG - 2018-03-29 05:46:51,141 - jasper.toolflow.constraints -   iogroup: adc_rst_n
DEBUG - 2018-03-29 05:46:51,141 - jasper.toolflow.constraints -   port_index: [0, 1, 2]
DEBUG - 2018-03-29 05:46:51,141 - jasper.toolflow.constraints -   iogroup_index: [0, 1, 2]
DEBUG - 2018-03-29 05:46:51,141 - jasper.toolflow.constraints -   loc: None
DEBUG - 2018-03-29 05:46:51,141 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2018-03-29 05:46:51,141 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2018-03-29 05:46:51,141 - jasper.toolflow.constraints -   portname: adc_pd
DEBUG - 2018-03-29 05:46:51,141 - jasper.toolflow.constraints -   iogroup: adc_pd
DEBUG - 2018-03-29 05:46:51,141 - jasper.toolflow.constraints -   port_index: [0, 1, 2]
DEBUG - 2018-03-29 05:46:51,141 - jasper.toolflow.constraints -   iogroup_index: [0, 1, 2]
DEBUG - 2018-03-29 05:46:51,141 - jasper.toolflow.constraints -   loc: None
DEBUG - 2018-03-29 05:46:51,141 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2018-03-29 05:46:51,141 - jasper.toolflow.constraints - New clock constraint
DEBUG - 2018-03-29 05:46:51,141 - jasper.toolflow.constraints - clock signal: adc16_clk_line_p
DEBUG - 2018-03-29 05:46:51,141 - jasper.toolflow.constraints - name: adc_clk
DEBUG - 2018-03-29 05:46:51,141 - jasper.toolflow.constraints - freq: 500.0
DEBUG - 2018-03-29 05:46:51,141 - jasper.toolflow.constraints - period: None
DEBUG - 2018-03-29 05:46:51,141 - jasper.toolflow.constraints - port_en: True
DEBUG - 2018-03-29 05:46:51,141 - jasper.toolflow.constraints - waveform_min: 0.0
DEBUG - 2018-03-29 05:46:51,141 - jasper.toolflow.constraints - waveform_max: None
DEBUG - 2018-03-29 05:46:51,141 - jasper.toolflow.constraints - virtual_en: False
DEBUG - 2018-03-29 05:46:51,141 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2018-03-29 05:46:51,141 - jasper.toolflow.constraints -   portname: test_low_freq_marion2018_up_led0_sync_ext
DEBUG - 2018-03-29 05:46:51,141 - jasper.toolflow.constraints -   iogroup: led
DEBUG - 2018-03-29 05:46:51,142 - jasper.toolflow.constraints -   port_index: [0]
DEBUG - 2018-03-29 05:46:51,142 - jasper.toolflow.constraints -   iogroup_index: [0]
DEBUG - 2018-03-29 05:46:51,142 - jasper.toolflow.constraints -   loc: None
DEBUG - 2018-03-29 05:46:51,142 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2018-03-29 05:46:51,142 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2018-03-29 05:46:51,142 - jasper.toolflow.constraints -   portname: test_low_freq_marion2018_up_led1_new_acc_ext
DEBUG - 2018-03-29 05:46:51,142 - jasper.toolflow.constraints -   iogroup: led
DEBUG - 2018-03-29 05:46:51,142 - jasper.toolflow.constraints -   port_index: [0]
DEBUG - 2018-03-29 05:46:51,142 - jasper.toolflow.constraints -   iogroup_index: [1]
DEBUG - 2018-03-29 05:46:51,142 - jasper.toolflow.constraints -   loc: None
DEBUG - 2018-03-29 05:46:51,142 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2018-03-29 05:46:51,142 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2018-03-29 05:46:51,142 - jasper.toolflow.constraints -   portname: lmx_clk
DEBUG - 2018-03-29 05:46:51,142 - jasper.toolflow.constraints -   iogroup: lmx2581_clk
DEBUG - 2018-03-29 05:46:51,142 - jasper.toolflow.constraints -   port_index: []
DEBUG - 2018-03-29 05:46:51,142 - jasper.toolflow.constraints -   iogroup_index: [0]
DEBUG - 2018-03-29 05:46:51,142 - jasper.toolflow.constraints -   loc: None
DEBUG - 2018-03-29 05:46:51,142 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2018-03-29 05:46:51,142 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2018-03-29 05:46:51,142 - jasper.toolflow.constraints -   portname: lmx_data
DEBUG - 2018-03-29 05:46:51,142 - jasper.toolflow.constraints -   iogroup: lmx2581_data
DEBUG - 2018-03-29 05:46:51,142 - jasper.toolflow.constraints -   port_index: []
DEBUG - 2018-03-29 05:46:51,142 - jasper.toolflow.constraints -   iogroup_index: [0]
DEBUG - 2018-03-29 05:46:51,142 - jasper.toolflow.constraints -   loc: None
DEBUG - 2018-03-29 05:46:51,143 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2018-03-29 05:46:51,143 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2018-03-29 05:46:51,143 - jasper.toolflow.constraints -   portname: lmx_le
DEBUG - 2018-03-29 05:46:51,143 - jasper.toolflow.constraints -   iogroup: lmx2581_le
DEBUG - 2018-03-29 05:46:51,143 - jasper.toolflow.constraints -   port_index: []
DEBUG - 2018-03-29 05:46:51,143 - jasper.toolflow.constraints -   iogroup_index: [0]
DEBUG - 2018-03-29 05:46:51,143 - jasper.toolflow.constraints -   loc: None
DEBUG - 2018-03-29 05:46:51,143 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2018-03-29 05:46:51,143 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2018-03-29 05:46:51,143 - jasper.toolflow.constraints -   portname: lmx_ce
DEBUG - 2018-03-29 05:46:51,143 - jasper.toolflow.constraints -   iogroup: lmx2581_ce
DEBUG - 2018-03-29 05:46:51,143 - jasper.toolflow.constraints -   port_index: []
DEBUG - 2018-03-29 05:46:51,143 - jasper.toolflow.constraints -   iogroup_index: [0]
DEBUG - 2018-03-29 05:46:51,143 - jasper.toolflow.constraints -   loc: None
DEBUG - 2018-03-29 05:46:51,143 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2018-03-29 05:46:51,143 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2018-03-29 05:46:51,143 - jasper.toolflow.constraints -   portname: lmx_be
DEBUG - 2018-03-29 05:46:51,143 - jasper.toolflow.constraints -   iogroup: lmx2581_be
DEBUG - 2018-03-29 05:46:51,143 - jasper.toolflow.constraints -   port_index: []
DEBUG - 2018-03-29 05:46:51,143 - jasper.toolflow.constraints -   iogroup_index: [0]
DEBUG - 2018-03-29 05:46:51,143 - jasper.toolflow.constraints -   loc: None
DEBUG - 2018-03-29 05:46:51,143 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2018-03-29 05:46:51,143 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2018-03-29 05:46:51,143 - jasper.toolflow.constraints -   portname: lmx_muxout
DEBUG - 2018-03-29 05:46:51,144 - jasper.toolflow.constraints -   iogroup: lmx2581_muxout
DEBUG - 2018-03-29 05:46:51,144 - jasper.toolflow.constraints -   port_index: []
DEBUG - 2018-03-29 05:46:51,144 - jasper.toolflow.constraints -   iogroup_index: [0]
DEBUG - 2018-03-29 05:46:51,144 - jasper.toolflow.constraints -   loc: None
DEBUG - 2018-03-29 05:46:51,144 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2018-03-29 05:46:51,144 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2018-03-29 05:46:51,144 - jasper.toolflow.constraints -   portname: sys_clk_n
DEBUG - 2018-03-29 05:46:51,144 - jasper.toolflow.constraints -   iogroup: sys_clk_n
DEBUG - 2018-03-29 05:46:51,144 - jasper.toolflow.constraints -   port_index: []
DEBUG - 2018-03-29 05:46:51,144 - jasper.toolflow.constraints -   iogroup_index: [0]
DEBUG - 2018-03-29 05:46:51,144 - jasper.toolflow.constraints -   loc: None
DEBUG - 2018-03-29 05:46:51,144 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2018-03-29 05:46:51,144 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2018-03-29 05:46:51,144 - jasper.toolflow.constraints -   portname: sys_clk_p
DEBUG - 2018-03-29 05:46:51,144 - jasper.toolflow.constraints -   iogroup: sys_clk_p
DEBUG - 2018-03-29 05:46:51,144 - jasper.toolflow.constraints -   port_index: []
DEBUG - 2018-03-29 05:46:51,144 - jasper.toolflow.constraints -   iogroup_index: [0]
DEBUG - 2018-03-29 05:46:51,144 - jasper.toolflow.constraints -   loc: None
DEBUG - 2018-03-29 05:46:51,144 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2018-03-29 05:46:51,144 - jasper.toolflow.constraints - New clock constraint
DEBUG - 2018-03-29 05:46:51,144 - jasper.toolflow.constraints - clock signal: sys_clk_p
DEBUG - 2018-03-29 05:46:51,144 - jasper.toolflow.constraints - name: None
DEBUG - 2018-03-29 05:46:51,144 - jasper.toolflow.constraints - freq: None
DEBUG - 2018-03-29 05:46:51,144 - jasper.toolflow.constraints - period: 5.0
DEBUG - 2018-03-29 05:46:51,145 - jasper.toolflow.constraints - port_en: True
DEBUG - 2018-03-29 05:46:51,145 - jasper.toolflow.constraints - waveform_min: 0.0
DEBUG - 2018-03-29 05:46:51,145 - jasper.toolflow.constraints - waveform_max: None
DEBUG - 2018-03-29 05:46:51,145 - jasper.toolflow.constraints - virtual_en: False
DEBUG - 2018-03-29 05:46:51,145 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2018-03-29 05:46:51,145 - jasper.toolflow.constraints -   portname: cs_n
DEBUG - 2018-03-29 05:46:51,145 - jasper.toolflow.constraints -   iogroup: cs_n
DEBUG - 2018-03-29 05:46:51,145 - jasper.toolflow.constraints -   port_index: []
DEBUG - 2018-03-29 05:46:51,145 - jasper.toolflow.constraints -   iogroup_index: [0]
DEBUG - 2018-03-29 05:46:51,145 - jasper.toolflow.constraints -   loc: None
DEBUG - 2018-03-29 05:46:51,145 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2018-03-29 05:46:51,145 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2018-03-29 05:46:51,145 - jasper.toolflow.constraints -   portname: sclk
DEBUG - 2018-03-29 05:46:51,145 - jasper.toolflow.constraints -   iogroup: sclk
DEBUG - 2018-03-29 05:46:51,145 - jasper.toolflow.constraints -   port_index: []
DEBUG - 2018-03-29 05:46:51,145 - jasper.toolflow.constraints -   iogroup_index: [0]
DEBUG - 2018-03-29 05:46:51,145 - jasper.toolflow.constraints -   loc: None
DEBUG - 2018-03-29 05:46:51,145 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2018-03-29 05:46:51,145 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2018-03-29 05:46:51,145 - jasper.toolflow.constraints -   portname: mosi
DEBUG - 2018-03-29 05:46:51,145 - jasper.toolflow.constraints -   iogroup: mosi
DEBUG - 2018-03-29 05:46:51,145 - jasper.toolflow.constraints -   port_index: []
DEBUG - 2018-03-29 05:46:51,145 - jasper.toolflow.constraints -   iogroup_index: [0]
DEBUG - 2018-03-29 05:46:51,145 - jasper.toolflow.constraints -   loc: None
DEBUG - 2018-03-29 05:46:51,146 - jasper.toolflow.constraints -   iostd: None
DEBUG - 2018-03-29 05:46:51,146 - jasper.toolflow.constraints - new PortConstraint:
DEBUG - 2018-03-29 05:46:51,146 - jasper.toolflow.constraints -   portname: miso
DEBUG - 2018-03-29 05:46:51,146 - jasper.toolflow.constraints -   iogroup: miso
DEBUG - 2018-03-29 05:46:51,146 - jasper.toolflow.constraints -   port_index: []
DEBUG - 2018-03-29 05:46:51,146 - jasper.toolflow.constraints -   iogroup_index: [0]
DEBUG - 2018-03-29 05:46:51,146 - jasper.toolflow.constraints -   loc: None
DEBUG - 2018-03-29 05:46:51,146 - jasper.toolflow.constraints -   iostd: None
INFO - 2018-03-29 05:46:51,146 - jasper.toolflow - Generating physical constraints
DEBUG - 2018-03-29 05:46:51,146 - jasper.toolflow.constraints - Attempting to get physical constraints for port adc0_adc3wire_csn1 on adc_csn 
DEBUG - 2018-03-29 05:46:51,146 - jasper.toolflow.constraints - Setting pin loc: adc0_adc3wire_csn1 AF3
DEBUG - 2018-03-29 05:46:51,146 - jasper.toolflow.constraints - Setting pin iostd: adc0_adc3wire_csn1 LVCMOS18
DEBUG - 2018-03-29 05:46:51,146 - jasper.toolflow.constraints - Attempting to get physical constraints for port adc0_adc3wire_csn2 on adc_csn 
DEBUG - 2018-03-29 05:46:51,146 - jasper.toolflow.constraints - Setting pin loc: adc0_adc3wire_csn2 AF10
DEBUG - 2018-03-29 05:46:51,146 - jasper.toolflow.constraints - Setting pin iostd: adc0_adc3wire_csn2 LVCMOS18
DEBUG - 2018-03-29 05:46:51,146 - jasper.toolflow.constraints - Attempting to get physical constraints for port adc0_adc3wire_csn3 on adc_csn 
DEBUG - 2018-03-29 05:46:51,146 - jasper.toolflow.constraints - Setting pin loc: adc0_adc3wire_csn3 V14
DEBUG - 2018-03-29 05:46:51,146 - jasper.toolflow.constraints - Setting pin iostd: adc0_adc3wire_csn3 LVCMOS18
DEBUG - 2018-03-29 05:46:51,146 - jasper.toolflow.constraints - Attempting to get physical constraints for port adc0_adc3wire_sdata on adc_sdata 
DEBUG - 2018-03-29 05:46:51,146 - jasper.toolflow.constraints - Setting pin loc: adc0_adc3wire_sdata AF2
DEBUG - 2018-03-29 05:46:51,146 - jasper.toolflow.constraints - Setting pin iostd: adc0_adc3wire_sdata LVCMOS18
DEBUG - 2018-03-29 05:46:51,146 - jasper.toolflow.constraints - Setting pin loc: adc0_adc3wire_sdata AF9
DEBUG - 2018-03-29 05:46:51,146 - jasper.toolflow.constraints - Setting pin iostd: adc0_adc3wire_sdata LVCMOS18
DEBUG - 2018-03-29 05:46:51,146 - jasper.toolflow.constraints - Setting pin loc: adc0_adc3wire_sdata W14
DEBUG - 2018-03-29 05:46:51,147 - jasper.toolflow.constraints - Setting pin iostd: adc0_adc3wire_sdata LVCMOS18
DEBUG - 2018-03-29 05:46:51,147 - jasper.toolflow.constraints - Attempting to get physical constraints for port adc0_adc3wire_sclk on adc_sclk 
DEBUG - 2018-03-29 05:46:51,147 - jasper.toolflow.constraints - Setting pin loc: adc0_adc3wire_sclk M17
DEBUG - 2018-03-29 05:46:51,147 - jasper.toolflow.constraints - Setting pin iostd: adc0_adc3wire_sclk LVCMOS33
DEBUG - 2018-03-29 05:46:51,147 - jasper.toolflow.constraints - Setting pin loc: adc0_adc3wire_sclk L18
DEBUG - 2018-03-29 05:46:51,147 - jasper.toolflow.constraints - Setting pin iostd: adc0_adc3wire_sclk LVCMOS33
DEBUG - 2018-03-29 05:46:51,147 - jasper.toolflow.constraints - Setting pin loc: adc0_adc3wire_sclk K16
DEBUG - 2018-03-29 05:46:51,147 - jasper.toolflow.constraints - Setting pin iostd: adc0_adc3wire_sclk LVCMOS33
DEBUG - 2018-03-29 05:46:51,147 - jasper.toolflow.constraints - Attempting to get physical constraints for port adc16_clk_line_p on adc_lclkp 
DEBUG - 2018-03-29 05:46:51,147 - jasper.toolflow.constraints - Setting pin loc: adc16_clk_line_p AA3
DEBUG - 2018-03-29 05:46:51,147 - jasper.toolflow.constraints - Setting pin iostd: adc16_clk_line_p LVDS
DEBUG - 2018-03-29 05:46:51,147 - jasper.toolflow.constraints - Attempting to get physical constraints for port adc16_clk_line_n on adc_lclkn 
DEBUG - 2018-03-29 05:46:51,147 - jasper.toolflow.constraints - Setting pin loc: adc16_clk_line_n AA2
DEBUG - 2018-03-29 05:46:51,147 - jasper.toolflow.constraints - Setting pin iostd: adc16_clk_line_n LVDS
DEBUG - 2018-03-29 05:46:51,147 - jasper.toolflow.constraints - Attempting to get physical constraints for port adc16_ser_a_p on adc0_out 
DEBUG - 2018-03-29 05:46:51,147 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_a_p V2
DEBUG - 2018-03-29 05:46:51,147 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_a_p LVDS
DEBUG - 2018-03-29 05:46:51,147 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_a_p W6
DEBUG - 2018-03-29 05:46:51,147 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_a_p LVDS
DEBUG - 2018-03-29 05:46:51,147 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_a_p V3
DEBUG - 2018-03-29 05:46:51,147 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_a_p LVDS
DEBUG - 2018-03-29 05:46:51,147 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_a_p AD6
DEBUG - 2018-03-29 05:46:51,147 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_a_p LVDS
DEBUG - 2018-03-29 05:46:51,147 - jasper.toolflow.constraints - Attempting to get physical constraints for port adc16_ser_a_n on adc0_out 
DEBUG - 2018-03-29 05:46:51,148 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_a_n V1
DEBUG - 2018-03-29 05:46:51,148 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_a_n LVDS
DEBUG - 2018-03-29 05:46:51,148 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_a_n W5
DEBUG - 2018-03-29 05:46:51,148 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_a_n LVDS
DEBUG - 2018-03-29 05:46:51,148 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_a_n W3
DEBUG - 2018-03-29 05:46:51,148 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_a_n LVDS
DEBUG - 2018-03-29 05:46:51,148 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_a_n AD5
DEBUG - 2018-03-29 05:46:51,148 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_a_n LVDS
DEBUG - 2018-03-29 05:46:51,148 - jasper.toolflow.constraints - Attempting to get physical constraints for port adc16_ser_b_p on adc0_out 
DEBUG - 2018-03-29 05:46:51,148 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_b_p U2
DEBUG - 2018-03-29 05:46:51,148 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_b_p LVDS
DEBUG - 2018-03-29 05:46:51,148 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_b_p U7
DEBUG - 2018-03-29 05:46:51,148 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_b_p LVDS
DEBUG - 2018-03-29 05:46:51,148 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_b_p Y3
DEBUG - 2018-03-29 05:46:51,148 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_b_p LVDS
DEBUG - 2018-03-29 05:46:51,148 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_b_p AD4
DEBUG - 2018-03-29 05:46:51,148 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_b_p LVDS
DEBUG - 2018-03-29 05:46:51,148 - jasper.toolflow.constraints - Attempting to get physical constraints for port adc16_ser_b_n on adc0_out 
DEBUG - 2018-03-29 05:46:51,148 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_b_n U1
DEBUG - 2018-03-29 05:46:51,148 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_b_n LVDS
DEBUG - 2018-03-29 05:46:51,148 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_b_n V6
DEBUG - 2018-03-29 05:46:51,148 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_b_n LVDS
DEBUG - 2018-03-29 05:46:51,148 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_b_n Y2
DEBUG - 2018-03-29 05:46:51,148 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_b_n LVDS
DEBUG - 2018-03-29 05:46:51,148 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_b_n AD3
DEBUG - 2018-03-29 05:46:51,148 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_b_n LVDS
DEBUG - 2018-03-29 05:46:51,149 - jasper.toolflow.constraints - Attempting to get physical constraints for port adc16_ser_a_p on adc1_out 
DEBUG - 2018-03-29 05:46:51,149 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_a_p V8
DEBUG - 2018-03-29 05:46:51,149 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_a_p LVDS
DEBUG - 2018-03-29 05:46:51,149 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_a_p Y8
DEBUG - 2018-03-29 05:46:51,149 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_a_p LVDS
DEBUG - 2018-03-29 05:46:51,149 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_a_p AB12
DEBUG - 2018-03-29 05:46:51,149 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_a_p LVDS
DEBUG - 2018-03-29 05:46:51,149 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_a_p AA8
DEBUG - 2018-03-29 05:46:51,149 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_a_p LVDS
DEBUG - 2018-03-29 05:46:51,149 - jasper.toolflow.constraints - Attempting to get physical constraints for port adc16_ser_a_n on adc1_out 
DEBUG - 2018-03-29 05:46:51,149 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_a_n V7
DEBUG - 2018-03-29 05:46:51,149 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_a_n LVDS
DEBUG - 2018-03-29 05:46:51,149 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_a_n Y7
DEBUG - 2018-03-29 05:46:51,149 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_a_n LVDS
DEBUG - 2018-03-29 05:46:51,149 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_a_n AC12
DEBUG - 2018-03-29 05:46:51,149 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_a_n LVDS
DEBUG - 2018-03-29 05:46:51,149 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_a_n AA7
DEBUG - 2018-03-29 05:46:51,149 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_a_n LVDS
DEBUG - 2018-03-29 05:46:51,149 - jasper.toolflow.constraints - Attempting to get physical constraints for port adc16_ser_b_p on adc1_out 
DEBUG - 2018-03-29 05:46:51,149 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_b_p W10
DEBUG - 2018-03-29 05:46:51,149 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_b_p LVDS
DEBUG - 2018-03-29 05:46:51,149 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_b_p Y11
DEBUG - 2018-03-29 05:46:51,149 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_b_p LVDS
DEBUG - 2018-03-29 05:46:51,149 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_b_p AA13
DEBUG - 2018-03-29 05:46:51,150 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_b_p LVDS
DEBUG - 2018-03-29 05:46:51,150 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_b_p AC8
DEBUG - 2018-03-29 05:46:51,150 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_b_p LVDS
DEBUG - 2018-03-29 05:46:51,150 - jasper.toolflow.constraints - Attempting to get physical constraints for port adc16_ser_b_n on adc1_out 
DEBUG - 2018-03-29 05:46:51,150 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_b_n W9
DEBUG - 2018-03-29 05:46:51,150 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_b_n LVDS
DEBUG - 2018-03-29 05:46:51,150 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_b_n Y10
DEBUG - 2018-03-29 05:46:51,150 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_b_n LVDS
DEBUG - 2018-03-29 05:46:51,150 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_b_n AA12
DEBUG - 2018-03-29 05:46:51,150 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_b_n LVDS
DEBUG - 2018-03-29 05:46:51,150 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_b_n AD8
DEBUG - 2018-03-29 05:46:51,150 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_b_n LVDS
DEBUG - 2018-03-29 05:46:51,150 - jasper.toolflow.constraints - Attempting to get physical constraints for port adc16_ser_a_p on adc2_out 
DEBUG - 2018-03-29 05:46:51,150 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_a_p AF14
DEBUG - 2018-03-29 05:46:51,150 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_a_p LVDS
DEBUG - 2018-03-29 05:46:51,150 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_a_p AE18
DEBUG - 2018-03-29 05:46:51,150 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_a_p LVDS
DEBUG - 2018-03-29 05:46:51,150 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_a_p AA14
DEBUG - 2018-03-29 05:46:51,150 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_a_p LVDS
DEBUG - 2018-03-29 05:46:51,150 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_a_p AB19
DEBUG - 2018-03-29 05:46:51,150 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_a_p LVDS
DEBUG - 2018-03-29 05:46:51,150 - jasper.toolflow.constraints - Attempting to get physical constraints for port adc16_ser_a_n on adc2_out 
DEBUG - 2018-03-29 05:46:51,150 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_a_n AF15
DEBUG - 2018-03-29 05:46:51,150 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_a_n LVDS
DEBUG - 2018-03-29 05:46:51,150 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_a_n AF18
DEBUG - 2018-03-29 05:46:51,151 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_a_n LVDS
DEBUG - 2018-03-29 05:46:51,151 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_a_n AA15
DEBUG - 2018-03-29 05:46:51,151 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_a_n LVDS
DEBUG - 2018-03-29 05:46:51,151 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_a_n AB20
DEBUG - 2018-03-29 05:46:51,151 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_a_n LVDS
DEBUG - 2018-03-29 05:46:51,151 - jasper.toolflow.constraints - Attempting to get physical constraints for port adc16_ser_b_p on adc2_out 
DEBUG - 2018-03-29 05:46:51,151 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_b_p AD15
DEBUG - 2018-03-29 05:46:51,151 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_b_p LVDS
DEBUG - 2018-03-29 05:46:51,151 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_b_p AF19
DEBUG - 2018-03-29 05:46:51,151 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_b_p LVDS
DEBUG - 2018-03-29 05:46:51,151 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_b_p AC14
DEBUG - 2018-03-29 05:46:51,151 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_b_p LVDS
DEBUG - 2018-03-29 05:46:51,151 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_b_p AA19
DEBUG - 2018-03-29 05:46:51,151 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_b_p LVDS
DEBUG - 2018-03-29 05:46:51,151 - jasper.toolflow.constraints - Attempting to get physical constraints for port adc16_ser_b_n on adc2_out 
DEBUG - 2018-03-29 05:46:51,151 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_b_n AE15
DEBUG - 2018-03-29 05:46:51,151 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_b_n LVDS
DEBUG - 2018-03-29 05:46:51,151 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_b_n AF20
DEBUG - 2018-03-29 05:46:51,151 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_b_n LVDS
DEBUG - 2018-03-29 05:46:51,151 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_b_n AD14
DEBUG - 2018-03-29 05:46:51,151 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_b_n LVDS
DEBUG - 2018-03-29 05:46:51,151 - jasper.toolflow.constraints - Setting pin loc: adc16_ser_b_n AA20
DEBUG - 2018-03-29 05:46:51,151 - jasper.toolflow.constraints - Setting pin iostd: adc16_ser_b_n LVDS
DEBUG - 2018-03-29 05:46:51,151 - jasper.toolflow.constraints - Attempting to get physical constraints for port clk_sel_a on clk_sel_a 
DEBUG - 2018-03-29 05:46:51,151 - jasper.toolflow.constraints - Setting pin loc: clk_sel_a A18
DEBUG - 2018-03-29 05:46:51,152 - jasper.toolflow.constraints - Setting pin iostd: clk_sel_a LVCMOS33
DEBUG - 2018-03-29 05:46:51,152 - jasper.toolflow.constraints - Attempting to get physical constraints for port clk_sel_b on clk_sel_b 
DEBUG - 2018-03-29 05:46:51,152 - jasper.toolflow.constraints - Setting pin loc: clk_sel_b A19
DEBUG - 2018-03-29 05:46:51,152 - jasper.toolflow.constraints - Setting pin iostd: clk_sel_b LVCMOS33
DEBUG - 2018-03-29 05:46:51,152 - jasper.toolflow.constraints - Attempting to get physical constraints for port adc_rst_n on adc_rst_n 
DEBUG - 2018-03-29 05:46:51,152 - jasper.toolflow.constraints - Setting pin loc: adc_rst_n AE5
DEBUG - 2018-03-29 05:46:51,152 - jasper.toolflow.constraints - Setting pin iostd: adc_rst_n LVCMOS18
DEBUG - 2018-03-29 05:46:51,152 - jasper.toolflow.constraints - Setting pin loc: adc_rst_n AF13
DEBUG - 2018-03-29 05:46:51,152 - jasper.toolflow.constraints - Setting pin iostd: adc_rst_n LVCMOS18
DEBUG - 2018-03-29 05:46:51,152 - jasper.toolflow.constraints - Setting pin loc: adc_rst_n V19
DEBUG - 2018-03-29 05:46:51,152 - jasper.toolflow.constraints - Setting pin iostd: adc_rst_n LVCMOS18
DEBUG - 2018-03-29 05:46:51,152 - jasper.toolflow.constraints - Attempting to get physical constraints for port adc_pd on adc_pd 
DEBUG - 2018-03-29 05:46:51,152 - jasper.toolflow.constraints - Setting pin loc: adc_pd AE3
DEBUG - 2018-03-29 05:46:51,152 - jasper.toolflow.constraints - Setting pin iostd: adc_pd LVCMOS18
DEBUG - 2018-03-29 05:46:51,152 - jasper.toolflow.constraints - Setting pin loc: adc_pd AE8
DEBUG - 2018-03-29 05:46:51,152 - jasper.toolflow.constraints - Setting pin iostd: adc_pd LVCMOS18
DEBUG - 2018-03-29 05:46:51,152 - jasper.toolflow.constraints - Setting pin loc: adc_pd W15
DEBUG - 2018-03-29 05:46:51,152 - jasper.toolflow.constraints - Setting pin iostd: adc_pd LVCMOS18
DEBUG - 2018-03-29 05:46:51,152 - jasper.toolflow.constraints - Attempting to get physical constraints for port test_low_freq_marion2018_up_led0_sync_ext on led 
DEBUG - 2018-03-29 05:46:51,152 - jasper.toolflow.constraints - Setting pin loc: test_low_freq_marion2018_up_led0_sync_ext C13
DEBUG - 2018-03-29 05:46:51,152 - jasper.toolflow.constraints - Setting pin iostd: test_low_freq_marion2018_up_led0_sync_ext LVCMOS25
DEBUG - 2018-03-29 05:46:51,152 - jasper.toolflow.constraints - Attempting to get physical constraints for port test_low_freq_marion2018_up_led1_new_acc_ext on led 
DEBUG - 2018-03-29 05:46:51,152 - jasper.toolflow.constraints - Setting pin loc: test_low_freq_marion2018_up_led1_new_acc_ext C14
DEBUG - 2018-03-29 05:46:51,152 - jasper.toolflow.constraints - Setting pin iostd: test_low_freq_marion2018_up_led1_new_acc_ext LVCMOS25
DEBUG - 2018-03-29 05:46:51,153 - jasper.toolflow.constraints - Attempting to get physical constraints for port lmx_clk on lmx2581_clk 
DEBUG - 2018-03-29 05:46:51,153 - jasper.toolflow.constraints - Setting pin loc: lmx_clk H16
DEBUG - 2018-03-29 05:46:51,153 - jasper.toolflow.constraints - Setting pin iostd: lmx_clk LVCMOS33
DEBUG - 2018-03-29 05:46:51,153 - jasper.toolflow.constraints - Attempting to get physical constraints for port lmx_data on lmx2581_data 
DEBUG - 2018-03-29 05:46:51,153 - jasper.toolflow.constraints - Setting pin loc: lmx_data J15
DEBUG - 2018-03-29 05:46:51,153 - jasper.toolflow.constraints - Setting pin iostd: lmx_data LVCMOS33
DEBUG - 2018-03-29 05:46:51,153 - jasper.toolflow.constraints - Attempting to get physical constraints for port lmx_le on lmx2581_le 
DEBUG - 2018-03-29 05:46:51,153 - jasper.toolflow.constraints - Setting pin loc: lmx_le J16
DEBUG - 2018-03-29 05:46:51,153 - jasper.toolflow.constraints - Setting pin iostd: lmx_le LVCMOS33
DEBUG - 2018-03-29 05:46:51,153 - jasper.toolflow.constraints - Attempting to get physical constraints for port lmx_ce on lmx2581_ce 
DEBUG - 2018-03-29 05:46:51,153 - jasper.toolflow.constraints - Setting pin loc: lmx_ce G15
DEBUG - 2018-03-29 05:46:51,153 - jasper.toolflow.constraints - Setting pin iostd: lmx_ce LVCMOS33
DEBUG - 2018-03-29 05:46:51,153 - jasper.toolflow.constraints - Attempting to get physical constraints for port lmx_be on lmx2581_be 
DEBUG - 2018-03-29 05:46:51,153 - jasper.toolflow.constraints - Setting pin loc: lmx_be F15
DEBUG - 2018-03-29 05:46:51,153 - jasper.toolflow.constraints - Setting pin iostd: lmx_be LVCMOS33
DEBUG - 2018-03-29 05:46:51,153 - jasper.toolflow.constraints - Attempting to get physical constraints for port lmx_muxout on lmx2581_muxout 
DEBUG - 2018-03-29 05:46:51,153 - jasper.toolflow.constraints - Setting pin loc: lmx_muxout J19
DEBUG - 2018-03-29 05:46:51,153 - jasper.toolflow.constraints - Setting pin iostd: lmx_muxout LVCMOS33
DEBUG - 2018-03-29 05:46:51,153 - jasper.toolflow.constraints - Attempting to get physical constraints for port sys_clk_n on sys_clk_n 
DEBUG - 2018-03-29 05:46:51,153 - jasper.toolflow.constraints - Setting pin loc: sys_clk_n D10
DEBUG - 2018-03-29 05:46:51,153 - jasper.toolflow.constraints - Setting pin iostd: sys_clk_n LVDS_25
DEBUG - 2018-03-29 05:46:51,153 - jasper.toolflow.constraints - Attempting to get physical constraints for port sys_clk_p on sys_clk_p 
DEBUG - 2018-03-29 05:46:51,153 - jasper.toolflow.constraints - Setting pin loc: sys_clk_p E10
DEBUG - 2018-03-29 05:46:51,154 - jasper.toolflow.constraints - Setting pin iostd: sys_clk_p LVDS_25
DEBUG - 2018-03-29 05:46:51,154 - jasper.toolflow.constraints - Attempting to get physical constraints for port cs_n on cs_n 
DEBUG - 2018-03-29 05:46:51,154 - jasper.toolflow.constraints - Setting pin loc: cs_n G19
DEBUG - 2018-03-29 05:46:51,154 - jasper.toolflow.constraints - Setting pin iostd: cs_n LVCMOS33
DEBUG - 2018-03-29 05:46:51,154 - jasper.toolflow.constraints - Attempting to get physical constraints for port sclk on sclk 
DEBUG - 2018-03-29 05:46:51,154 - jasper.toolflow.constraints - Setting pin loc: sclk E17
DEBUG - 2018-03-29 05:46:51,154 - jasper.toolflow.constraints - Setting pin iostd: sclk LVCMOS33
DEBUG - 2018-03-29 05:46:51,154 - jasper.toolflow.constraints - Attempting to get physical constraints for port mosi on mosi 
DEBUG - 2018-03-29 05:46:51,154 - jasper.toolflow.constraints - Setting pin loc: mosi J20
DEBUG - 2018-03-29 05:46:51,154 - jasper.toolflow.constraints - Setting pin iostd: mosi LVCMOS33
DEBUG - 2018-03-29 05:46:51,154 - jasper.toolflow.constraints - Attempting to get physical constraints for port miso on miso 
DEBUG - 2018-03-29 05:46:51,154 - jasper.toolflow.constraints - Setting pin loc: miso K20
DEBUG - 2018-03-29 05:46:51,154 - jasper.toolflow.constraints - Setting pin iostd: miso LVCMOS33
DEBUG - 2018-03-29 05:46:51,154 - jasper.toolflow - Opening /home/philip/firmware_marion2018/mlib_devel/jasper_library/hdl_sources/snap/core_info.tab
DEBUG - 2018-03-29 05:46:51,154 - jasper.toolflow - Adding core_info.tab entry for cnt_rst
DEBUG - 2018-03-29 05:46:51,154 - jasper.toolflow - Adding core_info.tab entry for sync_gen1_sync_period_var
DEBUG - 2018-03-29 05:46:51,154 - jasper.toolflow - Adding core_info.tab entry for a_pol0
DEBUG - 2018-03-29 05:46:51,154 - jasper.toolflow - Adding core_info.tab entry for a_pol1
DEBUG - 2018-03-29 05:46:51,154 - jasper.toolflow - Adding core_info.tab entry for acc_cnt
DEBUG - 2018-03-29 05:46:51,154 - jasper.toolflow - Adding core_info.tab entry for xadc
DEBUG - 2018-03-29 05:46:51,154 - jasper.toolflow - Adding core_info.tab entry for sys_block
DEBUG - 2018-03-29 05:46:51,154 - jasper.toolflow - Adding core_info.tab entry for a_real
DEBUG - 2018-03-29 05:46:51,154 - jasper.toolflow - Adding core_info.tab entry for adc16_wb_ram1
DEBUG - 2018-03-29 05:46:51,155 - jasper.toolflow - Adding core_info.tab entry for adc16_wb_ram0
DEBUG - 2018-03-29 05:46:51,155 - jasper.toolflow - Adding core_info.tab entry for adc16_wb_ram2
DEBUG - 2018-03-29 05:46:51,155 - jasper.toolflow - Adding core_info.tab entry for sync_gen1_sync_period_sel
DEBUG - 2018-03-29 05:46:51,155 - jasper.toolflow - Adding core_info.tab entry for sync_cnt
DEBUG - 2018-03-29 05:46:51,155 - jasper.toolflow - Adding core_info.tab entry for a_imaginary
DEBUG - 2018-03-29 05:46:51,155 - jasper.toolflow - Adding core_info.tab entry for gain
DEBUG - 2018-03-29 05:46:51,155 - jasper.toolflow - Adding core_info.tab entry for adc16_use_synth
DEBUG - 2018-03-29 05:46:51,155 - jasper.toolflow - Adding core_info.tab entry for fft_shift
DEBUG - 2018-03-29 05:46:51,155 - jasper.toolflow - Adding core_info.tab entry for lmx_ctrl
DEBUG - 2018-03-29 05:46:51,155 - jasper.toolflow - Adding core_info.tab entry for acc_len
DEBUG - 2018-03-29 05:46:51,155 - jasper.toolflow - Adding core_info.tab entry for adc16_controller
DEBUG - 2018-03-29 05:46:51,155 - jasper.toolflow - Adding core_info.tab entry for sync_gen1_sync
DEBUG - 2018-03-29 05:46:51,155 - jasper.toolflow - Opening /home/philip/firmware_marion2018/mlib_devel/jasper_library/hdl_sources/snap/core_info.tab
DEBUG - 2018-03-29 05:46:51,167 - jasper.toolflow - Opening /home/philip/firmware_marion2018/mlib_devel/jasper_library/hdl_sources/snap/core_info.jam.tab
DEBUG - 2018-03-29 05:46:51,168 - jasper.toolflow - Adding core_info.jam.tab entry for cnt_rst
DEBUG - 2018-03-29 05:46:51,168 - jasper.toolflow - Adding core_info.jam.tab entry for sync_gen1_sync_period_var
DEBUG - 2018-03-29 05:46:51,168 - jasper.toolflow - Adding core_info.jam.tab entry for a_pol0
DEBUG - 2018-03-29 05:46:51,168 - jasper.toolflow - Adding core_info.jam.tab entry for a_pol1
DEBUG - 2018-03-29 05:46:51,168 - jasper.toolflow - Adding core_info.jam.tab entry for acc_cnt
DEBUG - 2018-03-29 05:46:51,168 - jasper.toolflow - Adding core_info.jam.tab entry for xadc
DEBUG - 2018-03-29 05:46:51,168 - jasper.toolflow - Adding core_info.jam.tab entry for sys_block
DEBUG - 2018-03-29 05:46:51,168 - jasper.toolflow - Adding core_info.jam.tab entry for a_real
DEBUG - 2018-03-29 05:46:51,168 - jasper.toolflow - Adding core_info.jam.tab entry for adc16_wb_ram1
DEBUG - 2018-03-29 05:46:51,168 - jasper.toolflow - Adding core_info.jam.tab entry for adc16_wb_ram0
DEBUG - 2018-03-29 05:46:51,168 - jasper.toolflow - Adding core_info.jam.tab entry for adc16_wb_ram2
DEBUG - 2018-03-29 05:46:51,168 - jasper.toolflow - Adding core_info.jam.tab entry for sync_gen1_sync_period_sel
DEBUG - 2018-03-29 05:46:51,168 - jasper.toolflow - Adding core_info.jam.tab entry for sync_cnt
DEBUG - 2018-03-29 05:46:51,168 - jasper.toolflow - Adding core_info.jam.tab entry for a_imaginary
DEBUG - 2018-03-29 05:46:51,168 - jasper.toolflow - Adding core_info.jam.tab entry for gain
DEBUG - 2018-03-29 05:46:51,168 - jasper.toolflow - Adding core_info.jam.tab entry for adc16_use_synth
DEBUG - 2018-03-29 05:46:51,168 - jasper.toolflow - Adding core_info.jam.tab entry for fft_shift
DEBUG - 2018-03-29 05:46:51,168 - jasper.toolflow - Adding core_info.jam.tab entry for lmx_ctrl
DEBUG - 2018-03-29 05:46:51,168 - jasper.toolflow - Adding core_info.jam.tab entry for acc_len
DEBUG - 2018-03-29 05:46:51,168 - jasper.toolflow - Adding core_info.jam.tab entry for adc16_controller
DEBUG - 2018-03-29 05:46:51,168 - jasper.toolflow - Adding core_info.jam.tab entry for sync_gen1_sync
DEBUG - 2018-03-29 05:46:51,169 - jasper.toolflow - Opening /home/philip/firmware_marion2018/mlib_devel/jasper_library/hdl_sources/snap/core_info.jam.tab
ERROR - 2018-03-29 05:46:51,453 - jasper.toolflow.backend - Trying to compile a Xilinx FPGA using xilinx vivado
DEBUG - 2018-03-29 05:46:51,453 - jasper.toolflow.backend - Adding tcl command: puts "Starting tcl script"
DEBUG - 2018-03-29 05:46:51,453 - jasper.toolflow.backend - Adding tcl command: create_project -f myproj /home/philip/firmware_marion2018/test_low_freq_marion2018_up/myproj -part xc7k160tffg676-2
DEBUG - 2018-03-29 05:46:51,725 - jasper.toolflow.backend - Adding source file: /home/philip/firmware_marion2018/test_low_freq_marion2018_up/top.v
DEBUG - 2018-03-29 05:46:51,726 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/philip/firmware_marion2018/test_low_freq_marion2018_up/top.v
DEBUG - 2018-03-29 05:46:51,726 - jasper.toolflow.backend - Adding source file: /home/philip/firmware_marion2018/mlib_devel/jasper_library/hdl_sources/adc16_interface
DEBUG - 2018-03-29 05:46:51,726 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/philip/firmware_marion2018/mlib_devel/jasper_library/hdl_sources/adc16_interface
DEBUG - 2018-03-29 05:46:51,726 - jasper.toolflow.backend - Adding source file: /home/philip/firmware_marion2018/mlib_devel/jasper_library/hdl_sources/wb_adc16_controller
DEBUG - 2018-03-29 05:46:51,726 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/philip/firmware_marion2018/mlib_devel/jasper_library/hdl_sources/wb_adc16_controller
DEBUG - 2018-03-29 05:46:51,726 - jasper.toolflow.backend - Adding source file: /home/philip/firmware_marion2018/mlib_devel/jasper_library/hdl_sources/wb_bram
DEBUG - 2018-03-29 05:46:51,726 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/philip/firmware_marion2018/mlib_devel/jasper_library/hdl_sources/wb_bram
DEBUG - 2018-03-29 05:46:51,726 - jasper.toolflow.backend - Adding source file: /home/philip/firmware_marion2018/mlib_devel/jasper_library/hdl_sources/wb_register_simulink2ppc
DEBUG - 2018-03-29 05:46:51,726 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/philip/firmware_marion2018/mlib_devel/jasper_library/hdl_sources/wb_register_simulink2ppc
DEBUG - 2018-03-29 05:46:51,726 - jasper.toolflow.backend - Adding source file: /home/philip/firmware_marion2018/mlib_devel/jasper_library/hdl_sources/wb_register_ppc2simulink
DEBUG - 2018-03-29 05:46:51,726 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/philip/firmware_marion2018/mlib_devel/jasper_library/hdl_sources/wb_register_ppc2simulink
DEBUG - 2018-03-29 05:46:51,726 - jasper.toolflow.backend - Adding source file: /home/philip/firmware_marion2018/mlib_devel/jasper_library/hdl_sources/gpio_simulink2ext
DEBUG - 2018-03-29 05:46:51,726 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/philip/firmware_marion2018/mlib_devel/jasper_library/hdl_sources/gpio_simulink2ext
DEBUG - 2018-03-29 05:46:51,726 - jasper.toolflow.backend - Adding source file: /home/philip/firmware_marion2018/mlib_devel/jasper_library/hdl_sources/lmx2581_controller
DEBUG - 2018-03-29 05:46:51,726 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/philip/firmware_marion2018/mlib_devel/jasper_library/hdl_sources/lmx2581_controller
DEBUG - 2018-03-29 05:46:51,726 - jasper.toolflow.backend - Adding source file: /home/philip/firmware_marion2018/mlib_devel/jasper_library/hdl_sources/wb_register_ppc2simulink_sync
DEBUG - 2018-03-29 05:46:51,726 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/philip/firmware_marion2018/mlib_devel/jasper_library/hdl_sources/wb_register_ppc2simulink_sync
DEBUG - 2018-03-29 05:46:51,726 - jasper.toolflow.backend - Adding source file: /home/philip/firmware_marion2018/mlib_devel/jasper_library/hdl_sources/infrastructure
DEBUG - 2018-03-29 05:46:51,726 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/philip/firmware_marion2018/mlib_devel/jasper_library/hdl_sources/infrastructure
DEBUG - 2018-03-29 05:46:51,727 - jasper.toolflow.backend - Adding source file: /home/philip/firmware_marion2018/mlib_devel/jasper_library/hdl_sources/wbs_arbiter
DEBUG - 2018-03-29 05:46:51,727 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/philip/firmware_marion2018/mlib_devel/jasper_library/hdl_sources/wbs_arbiter
DEBUG - 2018-03-29 05:46:51,727 - jasper.toolflow.backend - Adding source file: /home/philip/firmware_marion2018/mlib_devel/jasper_library/hdl_sources/sys_block
DEBUG - 2018-03-29 05:46:51,727 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/philip/firmware_marion2018/mlib_devel/jasper_library/hdl_sources/sys_block
DEBUG - 2018-03-29 05:46:51,727 - jasper.toolflow.backend - Adding source file: /home/philip/firmware_marion2018/mlib_devel/jasper_library/hdl_sources/spi_wb_bridge
DEBUG - 2018-03-29 05:46:51,727 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/philip/firmware_marion2018/mlib_devel/jasper_library/hdl_sources/spi_wb_bridge
DEBUG - 2018-03-29 05:46:51,727 - jasper.toolflow.backend - Adding source file: /home/philip/firmware_marion2018/mlib_devel/jasper_library/hdl_sources/xadc/xadc.v
DEBUG - 2018-03-29 05:46:51,727 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/philip/firmware_marion2018/mlib_devel/jasper_library/hdl_sources/xadc/xadc.v
DEBUG - 2018-03-29 05:46:51,727 - jasper.toolflow.backend - Adding source file: /home/philip/firmware_marion2018/mlib_devel/jasper_library/hdl_sources/xadc/xadc_wiz_0.xci
DEBUG - 2018-03-29 05:46:51,727 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/philip/firmware_marion2018/mlib_devel/jasper_library/hdl_sources/xadc/xadc_wiz_0.xci
DEBUG - 2018-03-29 05:46:51,727 - jasper.toolflow.backend - Adding source file: /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/imports/sysgen
DEBUG - 2018-03-29 05:46:51,727 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/imports/sysgen
DEBUG - 2018-03-29 05:46:51,727 - jasper.toolflow.backend - Adding source file: /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i18_vivado.coe
DEBUG - 2018-03-29 05:46:51,727 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i18_vivado.coe
DEBUG - 2018-03-29 05:46:51,727 - jasper.toolflow.backend - Adding source file: /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i13_vivado.coe
DEBUG - 2018-03-29 05:46:51,727 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i13_vivado.coe
DEBUG - 2018-03-29 05:46:51,727 - jasper.toolflow.backend - Adding source file: /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i12_vivado.coe
DEBUG - 2018-03-29 05:46:51,727 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i12_vivado.coe
DEBUG - 2018-03-29 05:46:51,727 - jasper.toolflow.backend - Adding source file: /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i5_vivado.coe
DEBUG - 2018-03-29 05:46:51,727 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i5_vivado.coe
DEBUG - 2018-03-29 05:46:51,727 - jasper.toolflow.backend - Adding source file: /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_dist_mem_gen_v8_0_i3_vivado.coe
DEBUG - 2018-03-29 05:46:51,728 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_dist_mem_gen_v8_0_i3_vivado.coe
DEBUG - 2018-03-29 05:46:51,728 - jasper.toolflow.backend - Adding source file: /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i27_vivado.coe
DEBUG - 2018-03-29 05:46:51,728 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i27_vivado.coe
DEBUG - 2018-03-29 05:46:51,728 - jasper.toolflow.backend - Adding source file: /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i19_vivado.coe
DEBUG - 2018-03-29 05:46:51,728 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i19_vivado.coe
DEBUG - 2018-03-29 05:46:51,728 - jasper.toolflow.backend - Adding source file: /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i26_vivado.coe
DEBUG - 2018-03-29 05:46:51,728 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i26_vivado.coe
DEBUG - 2018-03-29 05:46:51,728 - jasper.toolflow.backend - Adding source file: /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i2_vivado.coe
DEBUG - 2018-03-29 05:46:51,728 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i2_vivado.coe
DEBUG - 2018-03-29 05:46:51,728 - jasper.toolflow.backend - Adding source file: /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i21_vivado.coe
DEBUG - 2018-03-29 05:46:51,728 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i21_vivado.coe
DEBUG - 2018-03-29 05:46:51,728 - jasper.toolflow.backend - Adding source file: /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i8_vivado.coe
DEBUG - 2018-03-29 05:46:51,728 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i8_vivado.coe
DEBUG - 2018-03-29 05:46:51,728 - jasper.toolflow.backend - Adding source file: /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i4_vivado.coe
DEBUG - 2018-03-29 05:46:51,728 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i4_vivado.coe
DEBUG - 2018-03-29 05:46:51,728 - jasper.toolflow.backend - Adding source file: /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i15_vivado.coe
DEBUG - 2018-03-29 05:46:51,728 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i15_vivado.coe
DEBUG - 2018-03-29 05:46:51,728 - jasper.toolflow.backend - Adding source file: /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i1_vivado.coe
DEBUG - 2018-03-29 05:46:51,728 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i1_vivado.coe
DEBUG - 2018-03-29 05:46:51,728 - jasper.toolflow.backend - Adding source file: /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i25_vivado.coe
DEBUG - 2018-03-29 05:46:51,728 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i25_vivado.coe
DEBUG - 2018-03-29 05:46:51,728 - jasper.toolflow.backend - Adding source file: /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i20_vivado.coe
DEBUG - 2018-03-29 05:46:51,728 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i20_vivado.coe
DEBUG - 2018-03-29 05:46:51,728 - jasper.toolflow.backend - Adding source file: /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i24_vivado.coe
DEBUG - 2018-03-29 05:46:51,729 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i24_vivado.coe
DEBUG - 2018-03-29 05:46:51,729 - jasper.toolflow.backend - Adding source file: /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_dist_mem_gen_v8_0_i1_vivado.coe
DEBUG - 2018-03-29 05:46:51,729 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_dist_mem_gen_v8_0_i1_vivado.coe
DEBUG - 2018-03-29 05:46:51,729 - jasper.toolflow.backend - Adding source file: /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i14_vivado.coe
DEBUG - 2018-03-29 05:46:51,729 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i14_vivado.coe
DEBUG - 2018-03-29 05:46:51,729 - jasper.toolflow.backend - Adding source file: /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_dist_mem_gen_v8_0_i0_vivado.coe
DEBUG - 2018-03-29 05:46:51,729 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_dist_mem_gen_v8_0_i0_vivado.coe
DEBUG - 2018-03-29 05:46:51,729 - jasper.toolflow.backend - Adding source file: /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i16_vivado.coe
DEBUG - 2018-03-29 05:46:51,729 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i16_vivado.coe
DEBUG - 2018-03-29 05:46:51,729 - jasper.toolflow.backend - Adding source file: /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i9_vivado.coe
DEBUG - 2018-03-29 05:46:51,730 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i9_vivado.coe
DEBUG - 2018-03-29 05:46:51,730 - jasper.toolflow.backend - Adding source file: /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i6_vivado.coe
DEBUG - 2018-03-29 05:46:51,730 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i6_vivado.coe
DEBUG - 2018-03-29 05:46:51,730 - jasper.toolflow.backend - Adding source file: /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i3_vivado.coe
DEBUG - 2018-03-29 05:46:51,730 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i3_vivado.coe
DEBUG - 2018-03-29 05:46:51,730 - jasper.toolflow.backend - Adding source file: /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i17_vivado.coe
DEBUG - 2018-03-29 05:46:51,730 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i17_vivado.coe
DEBUG - 2018-03-29 05:46:51,730 - jasper.toolflow.backend - Adding source file: /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i11_vivado.coe
DEBUG - 2018-03-29 05:46:51,730 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i11_vivado.coe
DEBUG - 2018-03-29 05:46:51,730 - jasper.toolflow.backend - Adding source file: /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_dist_mem_gen_v8_0_i2_vivado.coe
DEBUG - 2018-03-29 05:46:51,730 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_dist_mem_gen_v8_0_i2_vivado.coe
DEBUG - 2018-03-29 05:46:51,730 - jasper.toolflow.backend - Adding source file: /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i0_vivado.coe
DEBUG - 2018-03-29 05:46:51,731 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i0_vivado.coe
DEBUG - 2018-03-29 05:46:51,731 - jasper.toolflow.backend - Adding source file: /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i22_vivado.coe
DEBUG - 2018-03-29 05:46:51,731 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i22_vivado.coe
DEBUG - 2018-03-29 05:46:51,731 - jasper.toolflow.backend - Adding source file: /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i10_vivado.coe
DEBUG - 2018-03-29 05:46:51,731 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i10_vivado.coe
DEBUG - 2018-03-29 05:46:51,731 - jasper.toolflow.backend - Adding source file: /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i7_vivado.coe
DEBUG - 2018-03-29 05:46:51,731 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i7_vivado.coe
DEBUG - 2018-03-29 05:46:51,731 - jasper.toolflow.backend - Adding source file: /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i23_vivado.coe
DEBUG - 2018-03-29 05:46:51,731 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i23_vivado.coe
DEBUG - 2018-03-29 05:46:51,731 - jasper.toolflow.backend - Adding source file: /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_c_addsub_v12_0_i5/test_low_freq_marion2018_up_c_addsub_v12_0_i5.xci
DEBUG - 2018-03-29 05:46:51,731 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_c_addsub_v12_0_i5/test_low_freq_marion2018_up_c_addsub_v12_0_i5.xci
DEBUG - 2018-03-29 05:46:51,732 - jasper.toolflow.backend - Adding source file: /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_c_counter_binary_v12_0_i15/test_low_freq_marion2018_up_c_counter_binary_v12_0_i15.xci
DEBUG - 2018-03-29 05:46:51,732 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_c_counter_binary_v12_0_i15/test_low_freq_marion2018_up_c_counter_binary_v12_0_i15.xci
DEBUG - 2018-03-29 05:46:51,732 - jasper.toolflow.backend - Adding source file: /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i27/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i27.xci
DEBUG - 2018-03-29 05:46:51,732 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i27/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i27.xci
DEBUG - 2018-03-29 05:46:51,732 - jasper.toolflow.backend - Adding source file: /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i3/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i3.xci
DEBUG - 2018-03-29 05:46:51,732 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i3/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i3.xci
DEBUG - 2018-03-29 05:46:51,732 - jasper.toolflow.backend - Adding source file: /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_c_counter_binary_v12_0_i12/test_low_freq_marion2018_up_c_counter_binary_v12_0_i12.xci
DEBUG - 2018-03-29 05:46:51,732 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_c_counter_binary_v12_0_i12/test_low_freq_marion2018_up_c_counter_binary_v12_0_i12.xci
DEBUG - 2018-03-29 05:46:51,732 - jasper.toolflow.backend - Adding source file: /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i21/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i21.xci
DEBUG - 2018-03-29 05:46:51,732 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i21/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i21.xci
DEBUG - 2018-03-29 05:46:51,732 - jasper.toolflow.backend - Adding source file: /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_c_counter_binary_v12_0_i0/test_low_freq_marion2018_up_c_counter_binary_v12_0_i0.xci
DEBUG - 2018-03-29 05:46:51,732 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_c_counter_binary_v12_0_i0/test_low_freq_marion2018_up_c_counter_binary_v12_0_i0.xci
DEBUG - 2018-03-29 05:46:51,733 - jasper.toolflow.backend - Adding source file: /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i15/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i15.xci
DEBUG - 2018-03-29 05:46:51,733 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i15/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i15.xci
DEBUG - 2018-03-29 05:46:51,733 - jasper.toolflow.backend - Adding source file: /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_c_addsub_v12_0_i0/test_low_freq_marion2018_up_c_addsub_v12_0_i0.xci
DEBUG - 2018-03-29 05:46:51,733 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_c_addsub_v12_0_i0/test_low_freq_marion2018_up_c_addsub_v12_0_i0.xci
DEBUG - 2018-03-29 05:46:51,733 - jasper.toolflow.backend - Adding source file: /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_c_addsub_v12_0_i7/test_low_freq_marion2018_up_c_addsub_v12_0_i7.xci
DEBUG - 2018-03-29 05:46:51,733 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_c_addsub_v12_0_i7/test_low_freq_marion2018_up_c_addsub_v12_0_i7.xci
DEBUG - 2018-03-29 05:46:51,733 - jasper.toolflow.backend - Adding source file: /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i14/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i14.xci
DEBUG - 2018-03-29 05:46:51,733 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i14/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i14.xci
DEBUG - 2018-03-29 05:46:51,733 - jasper.toolflow.backend - Adding source file: /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_c_counter_binary_v12_0_i7/test_low_freq_marion2018_up_c_counter_binary_v12_0_i7.xci
DEBUG - 2018-03-29 05:46:51,733 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_c_counter_binary_v12_0_i7/test_low_freq_marion2018_up_c_counter_binary_v12_0_i7.xci
DEBUG - 2018-03-29 05:46:51,733 - jasper.toolflow.backend - Adding source file: /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_c_counter_binary_v12_0_i3/test_low_freq_marion2018_up_c_counter_binary_v12_0_i3.xci
DEBUG - 2018-03-29 05:46:51,734 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_c_counter_binary_v12_0_i3/test_low_freq_marion2018_up_c_counter_binary_v12_0_i3.xci
DEBUG - 2018-03-29 05:46:51,734 - jasper.toolflow.backend - Adding source file: /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i22/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i22.xci
DEBUG - 2018-03-29 05:46:51,734 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i22/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i22.xci
DEBUG - 2018-03-29 05:46:51,734 - jasper.toolflow.backend - Adding source file: /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_dist_mem_gen_v8_0_i2/test_low_freq_marion2018_up_dist_mem_gen_v8_0_i2.xci
DEBUG - 2018-03-29 05:46:51,734 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_dist_mem_gen_v8_0_i2/test_low_freq_marion2018_up_dist_mem_gen_v8_0_i2.xci
DEBUG - 2018-03-29 05:46:51,734 - jasper.toolflow.backend - Adding source file: /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i18/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i18.xci
DEBUG - 2018-03-29 05:46:51,734 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i18/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i18.xci
DEBUG - 2018-03-29 05:46:51,734 - jasper.toolflow.backend - Adding source file: /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_c_counter_binary_v12_0_i13/test_low_freq_marion2018_up_c_counter_binary_v12_0_i13.xci
DEBUG - 2018-03-29 05:46:51,734 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_c_counter_binary_v12_0_i13/test_low_freq_marion2018_up_c_counter_binary_v12_0_i13.xci
DEBUG - 2018-03-29 05:46:51,734 - jasper.toolflow.backend - Adding source file: /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_c_addsub_v12_0_i3/test_low_freq_marion2018_up_c_addsub_v12_0_i3.xci
DEBUG - 2018-03-29 05:46:51,734 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_c_addsub_v12_0_i3/test_low_freq_marion2018_up_c_addsub_v12_0_i3.xci
DEBUG - 2018-03-29 05:46:51,735 - jasper.toolflow.backend - Adding source file: /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i16/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i16.xci
DEBUG - 2018-03-29 05:46:51,735 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i16/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i16.xci
DEBUG - 2018-03-29 05:46:51,735 - jasper.toolflow.backend - Adding source file: /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i2/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i2.xci
DEBUG - 2018-03-29 05:46:51,735 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i2/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i2.xci
DEBUG - 2018-03-29 05:46:51,735 - jasper.toolflow.backend - Adding source file: /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_c_counter_binary_v12_0_i11/test_low_freq_marion2018_up_c_counter_binary_v12_0_i11.xci
DEBUG - 2018-03-29 05:46:51,735 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_c_counter_binary_v12_0_i11/test_low_freq_marion2018_up_c_counter_binary_v12_0_i11.xci
DEBUG - 2018-03-29 05:46:51,735 - jasper.toolflow.backend - Adding source file: /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_c_counter_binary_v12_0_i8/test_low_freq_marion2018_up_c_counter_binary_v12_0_i8.xci
DEBUG - 2018-03-29 05:46:51,735 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_c_counter_binary_v12_0_i8/test_low_freq_marion2018_up_c_counter_binary_v12_0_i8.xci
DEBUG - 2018-03-29 05:46:51,735 - jasper.toolflow.backend - Adding source file: /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i24/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i24.xci
DEBUG - 2018-03-29 05:46:51,735 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i24/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i24.xci
DEBUG - 2018-03-29 05:46:51,735 - jasper.toolflow.backend - Adding source file: /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_dist_mem_gen_v8_0_i1/test_low_freq_marion2018_up_dist_mem_gen_v8_0_i1.xci
DEBUG - 2018-03-29 05:46:51,736 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_dist_mem_gen_v8_0_i1/test_low_freq_marion2018_up_dist_mem_gen_v8_0_i1.xci
DEBUG - 2018-03-29 05:46:51,736 - jasper.toolflow.backend - Adding source file: /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i25/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i25.xci
DEBUG - 2018-03-29 05:46:51,736 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i25/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i25.xci
DEBUG - 2018-03-29 05:46:51,736 - jasper.toolflow.backend - Adding source file: /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_c_counter_binary_v12_0_i4/test_low_freq_marion2018_up_c_counter_binary_v12_0_i4.xci
DEBUG - 2018-03-29 05:46:51,736 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_c_counter_binary_v12_0_i4/test_low_freq_marion2018_up_c_counter_binary_v12_0_i4.xci
DEBUG - 2018-03-29 05:46:51,736 - jasper.toolflow.backend - Adding source file: /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i8/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i8.xci
DEBUG - 2018-03-29 05:46:51,736 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i8/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i8.xci
DEBUG - 2018-03-29 05:46:51,736 - jasper.toolflow.backend - Adding source file: /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_c_addsub_v12_0_i1/test_low_freq_marion2018_up_c_addsub_v12_0_i1.xci
DEBUG - 2018-03-29 05:46:51,736 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_c_addsub_v12_0_i1/test_low_freq_marion2018_up_c_addsub_v12_0_i1.xci
DEBUG - 2018-03-29 05:46:51,736 - jasper.toolflow.backend - Adding source file: /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_c_counter_binary_v12_0_i10/test_low_freq_marion2018_up_c_counter_binary_v12_0_i10.xci
DEBUG - 2018-03-29 05:46:51,736 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_c_counter_binary_v12_0_i10/test_low_freq_marion2018_up_c_counter_binary_v12_0_i10.xci
DEBUG - 2018-03-29 05:46:51,737 - jasper.toolflow.backend - Adding source file: /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i4/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i4.xci
DEBUG - 2018-03-29 05:46:51,737 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i4/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i4.xci
DEBUG - 2018-03-29 05:46:51,737 - jasper.toolflow.backend - Adding source file: /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_c_counter_binary_v12_0_i9/test_low_freq_marion2018_up_c_counter_binary_v12_0_i9.xci
DEBUG - 2018-03-29 05:46:51,737 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_c_counter_binary_v12_0_i9/test_low_freq_marion2018_up_c_counter_binary_v12_0_i9.xci
DEBUG - 2018-03-29 05:46:51,737 - jasper.toolflow.backend - Adding source file: /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i17/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i17.xci
DEBUG - 2018-03-29 05:46:51,737 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i17/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i17.xci
DEBUG - 2018-03-29 05:46:51,737 - jasper.toolflow.backend - Adding source file: /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_c_counter_binary_v12_0_i2/test_low_freq_marion2018_up_c_counter_binary_v12_0_i2.xci
DEBUG - 2018-03-29 05:46:51,737 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_c_counter_binary_v12_0_i2/test_low_freq_marion2018_up_c_counter_binary_v12_0_i2.xci
DEBUG - 2018-03-29 05:46:51,737 - jasper.toolflow.backend - Adding source file: /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_c_counter_binary_v12_0_i14/test_low_freq_marion2018_up_c_counter_binary_v12_0_i14.xci
DEBUG - 2018-03-29 05:46:51,737 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_c_counter_binary_v12_0_i14/test_low_freq_marion2018_up_c_counter_binary_v12_0_i14.xci
DEBUG - 2018-03-29 05:46:51,737 - jasper.toolflow.backend - Adding source file: /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i19/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i19.xci
DEBUG - 2018-03-29 05:46:51,738 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i19/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i19.xci
DEBUG - 2018-03-29 05:46:51,738 - jasper.toolflow.backend - Adding source file: /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i11/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i11.xci
DEBUG - 2018-03-29 05:46:51,738 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i11/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i11.xci
DEBUG - 2018-03-29 05:46:51,738 - jasper.toolflow.backend - Adding source file: /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_mult_gen_v12_0_i0/test_low_freq_marion2018_up_mult_gen_v12_0_i0.xci
DEBUG - 2018-03-29 05:46:51,738 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_mult_gen_v12_0_i0/test_low_freq_marion2018_up_mult_gen_v12_0_i0.xci
DEBUG - 2018-03-29 05:46:51,738 - jasper.toolflow.backend - Adding source file: /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i20/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i20.xci
DEBUG - 2018-03-29 05:46:51,738 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i20/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i20.xci
DEBUG - 2018-03-29 05:46:51,738 - jasper.toolflow.backend - Adding source file: /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_c_counter_binary_v12_0_i16/test_low_freq_marion2018_up_c_counter_binary_v12_0_i16.xci
DEBUG - 2018-03-29 05:46:51,738 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_c_counter_binary_v12_0_i16/test_low_freq_marion2018_up_c_counter_binary_v12_0_i16.xci
DEBUG - 2018-03-29 05:46:51,738 - jasper.toolflow.backend - Adding source file: /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_c_counter_binary_v12_0_i5/test_low_freq_marion2018_up_c_counter_binary_v12_0_i5.xci
DEBUG - 2018-03-29 05:46:51,739 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_c_counter_binary_v12_0_i5/test_low_freq_marion2018_up_c_counter_binary_v12_0_i5.xci
DEBUG - 2018-03-29 05:46:51,739 - jasper.toolflow.backend - Adding source file: /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i10/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i10.xci
DEBUG - 2018-03-29 05:46:51,739 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i10/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i10.xci
DEBUG - 2018-03-29 05:46:51,739 - jasper.toolflow.backend - Adding source file: /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_c_addsub_v12_0_i6/test_low_freq_marion2018_up_c_addsub_v12_0_i6.xci
DEBUG - 2018-03-29 05:46:51,739 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_c_addsub_v12_0_i6/test_low_freq_marion2018_up_c_addsub_v12_0_i6.xci
DEBUG - 2018-03-29 05:46:51,739 - jasper.toolflow.backend - Adding source file: /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i0/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i0.xci
DEBUG - 2018-03-29 05:46:51,739 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i0/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i0.xci
DEBUG - 2018-03-29 05:46:51,739 - jasper.toolflow.backend - Adding source file: /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i9/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i9.xci
DEBUG - 2018-03-29 05:46:51,739 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i9/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i9.xci
DEBUG - 2018-03-29 05:46:51,739 - jasper.toolflow.backend - Adding source file: /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i7/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i7.xci
DEBUG - 2018-03-29 05:46:51,739 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i7/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i7.xci
DEBUG - 2018-03-29 05:46:51,740 - jasper.toolflow.backend - Adding source file: /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_c_counter_binary_v12_0_i6/test_low_freq_marion2018_up_c_counter_binary_v12_0_i6.xci
DEBUG - 2018-03-29 05:46:51,740 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_c_counter_binary_v12_0_i6/test_low_freq_marion2018_up_c_counter_binary_v12_0_i6.xci
DEBUG - 2018-03-29 05:46:51,740 - jasper.toolflow.backend - Adding source file: /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i23/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i23.xci
DEBUG - 2018-03-29 05:46:51,740 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i23/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i23.xci
DEBUG - 2018-03-29 05:46:51,740 - jasper.toolflow.backend - Adding source file: /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i12/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i12.xci
DEBUG - 2018-03-29 05:46:51,740 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i12/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i12.xci
DEBUG - 2018-03-29 05:46:51,740 - jasper.toolflow.backend - Adding source file: /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_dist_mem_gen_v8_0_i3/test_low_freq_marion2018_up_dist_mem_gen_v8_0_i3.xci
DEBUG - 2018-03-29 05:46:51,740 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_dist_mem_gen_v8_0_i3/test_low_freq_marion2018_up_dist_mem_gen_v8_0_i3.xci
DEBUG - 2018-03-29 05:46:51,740 - jasper.toolflow.backend - Adding source file: /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_dist_mem_gen_v8_0_i0/test_low_freq_marion2018_up_dist_mem_gen_v8_0_i0.xci
DEBUG - 2018-03-29 05:46:51,740 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_dist_mem_gen_v8_0_i0/test_low_freq_marion2018_up_dist_mem_gen_v8_0_i0.xci
DEBUG - 2018-03-29 05:46:51,740 - jasper.toolflow.backend - Adding source file: /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_c_counter_binary_v12_0_i1/test_low_freq_marion2018_up_c_counter_binary_v12_0_i1.xci
DEBUG - 2018-03-29 05:46:51,741 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_c_counter_binary_v12_0_i1/test_low_freq_marion2018_up_c_counter_binary_v12_0_i1.xci
DEBUG - 2018-03-29 05:46:51,741 - jasper.toolflow.backend - Adding source file: /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_c_addsub_v12_0_i8/test_low_freq_marion2018_up_c_addsub_v12_0_i8.xci
DEBUG - 2018-03-29 05:46:51,741 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_c_addsub_v12_0_i8/test_low_freq_marion2018_up_c_addsub_v12_0_i8.xci
DEBUG - 2018-03-29 05:46:51,741 - jasper.toolflow.backend - Adding source file: /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i1/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i1.xci
DEBUG - 2018-03-29 05:46:51,741 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i1/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i1.xci
DEBUG - 2018-03-29 05:46:51,741 - jasper.toolflow.backend - Adding source file: /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i6/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i6.xci
DEBUG - 2018-03-29 05:46:51,741 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i6/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i6.xci
DEBUG - 2018-03-29 05:46:51,741 - jasper.toolflow.backend - Adding source file: /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i5/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i5.xci
DEBUG - 2018-03-29 05:46:51,741 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i5/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i5.xci
DEBUG - 2018-03-29 05:46:51,741 - jasper.toolflow.backend - Adding source file: /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_c_addsub_v12_0_i4/test_low_freq_marion2018_up_c_addsub_v12_0_i4.xci
DEBUG - 2018-03-29 05:46:51,742 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_c_addsub_v12_0_i4/test_low_freq_marion2018_up_c_addsub_v12_0_i4.xci
DEBUG - 2018-03-29 05:46:51,742 - jasper.toolflow.backend - Adding source file: /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i26/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i26.xci
DEBUG - 2018-03-29 05:46:51,742 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i26/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i26.xci
DEBUG - 2018-03-29 05:46:51,742 - jasper.toolflow.backend - Adding source file: /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i13/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i13.xci
DEBUG - 2018-03-29 05:46:51,742 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i13/test_low_freq_marion2018_up_blk_mem_gen_v8_3_i13.xci
DEBUG - 2018-03-29 05:46:51,742 - jasper.toolflow.backend - Adding source file: /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_c_addsub_v12_0_i2/test_low_freq_marion2018_up_c_addsub_v12_0_i2.xci
DEBUG - 2018-03-29 05:46:51,742 - jasper.toolflow.backend - Adding tcl command: import_files -force /home/philip/firmware_marion2018/test_low_freq_marion2018_up/sysgen/hdl_netlist/test_low_freq_marion2018_up.srcs/sources_1/ip/test_low_freq_marion2018_up_c_addsub_v12_0_i2/test_low_freq_marion2018_up_c_addsub_v12_0_i2.xci
DEBUG - 2018-03-29 05:46:51,743 - jasper.toolflow.backend - New PortConstraint instance found: adc0_adc3wire_csn1 -> adc_csn
DEBUG - 2018-03-29 05:46:51,743 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2018-03-29 05:46:51,743 - jasper.toolflow.backend - LOC constraint found at AF3
DEBUG - 2018-03-29 05:46:51,743 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2018-03-29 05:46:51,743 - jasper.toolflow.backend - IOSTD constraint found: LVCMOS18
DEBUG - 2018-03-29 05:46:51,743 - jasper.toolflow.backend - New PortConstraint instance found: adc0_adc3wire_csn2 -> adc_csn
DEBUG - 2018-03-29 05:46:51,743 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2018-03-29 05:46:51,743 - jasper.toolflow.backend - LOC constraint found at AF10
DEBUG - 2018-03-29 05:46:51,743 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2018-03-29 05:46:51,743 - jasper.toolflow.backend - IOSTD constraint found: LVCMOS18
DEBUG - 2018-03-29 05:46:51,744 - jasper.toolflow.backend - New PortConstraint instance found: adc0_adc3wire_csn3 -> adc_csn
DEBUG - 2018-03-29 05:46:51,744 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2018-03-29 05:46:51,744 - jasper.toolflow.backend - LOC constraint found at V14
DEBUG - 2018-03-29 05:46:51,744 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2018-03-29 05:46:51,744 - jasper.toolflow.backend - IOSTD constraint found: LVCMOS18
DEBUG - 2018-03-29 05:46:51,744 - jasper.toolflow.backend - New PortConstraint instance found: adc0_adc3wire_sdata -> adc_sdata
DEBUG - 2018-03-29 05:46:51,744 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2018-03-29 05:46:51,744 - jasper.toolflow.backend - LOC constraint found at AF2
DEBUG - 2018-03-29 05:46:51,744 - jasper.toolflow.backend - Getting loc for port index 1
DEBUG - 2018-03-29 05:46:51,744 - jasper.toolflow.backend - LOC constraint found at AF9
DEBUG - 2018-03-29 05:46:51,744 - jasper.toolflow.backend - Getting loc for port index 2
DEBUG - 2018-03-29 05:46:51,744 - jasper.toolflow.backend - LOC constraint found at W14
DEBUG - 2018-03-29 05:46:51,745 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2018-03-29 05:46:51,745 - jasper.toolflow.backend - IOSTD constraint found: LVCMOS18
DEBUG - 2018-03-29 05:46:51,745 - jasper.toolflow.backend - Getting iostd for port index 1
DEBUG - 2018-03-29 05:46:51,745 - jasper.toolflow.backend - IOSTD constraint found: LVCMOS18
DEBUG - 2018-03-29 05:46:51,745 - jasper.toolflow.backend - Getting iostd for port index 2
DEBUG - 2018-03-29 05:46:51,745 - jasper.toolflow.backend - IOSTD constraint found: LVCMOS18
DEBUG - 2018-03-29 05:46:51,745 - jasper.toolflow.backend - New PortConstraint instance found: adc0_adc3wire_sclk -> adc_sclk
DEBUG - 2018-03-29 05:46:51,745 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2018-03-29 05:46:51,745 - jasper.toolflow.backend - LOC constraint found at M17
DEBUG - 2018-03-29 05:46:51,745 - jasper.toolflow.backend - Getting loc for port index 1
DEBUG - 2018-03-29 05:46:51,745 - jasper.toolflow.backend - LOC constraint found at L18
DEBUG - 2018-03-29 05:46:51,745 - jasper.toolflow.backend - Getting loc for port index 2
DEBUG - 2018-03-29 05:46:51,746 - jasper.toolflow.backend - LOC constraint found at K16
DEBUG - 2018-03-29 05:46:51,746 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2018-03-29 05:46:51,746 - jasper.toolflow.backend - IOSTD constraint found: LVCMOS33
DEBUG - 2018-03-29 05:46:51,746 - jasper.toolflow.backend - Getting iostd for port index 1
DEBUG - 2018-03-29 05:46:51,746 - jasper.toolflow.backend - IOSTD constraint found: LVCMOS33
DEBUG - 2018-03-29 05:46:51,746 - jasper.toolflow.backend - Getting iostd for port index 2
DEBUG - 2018-03-29 05:46:51,746 - jasper.toolflow.backend - IOSTD constraint found: LVCMOS33
DEBUG - 2018-03-29 05:46:51,746 - jasper.toolflow.backend - New PortConstraint instance found: adc16_clk_line_p -> adc_lclkp
DEBUG - 2018-03-29 05:46:51,746 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2018-03-29 05:46:51,746 - jasper.toolflow.backend - LOC constraint found at AA3
DEBUG - 2018-03-29 05:46:51,746 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2018-03-29 05:46:51,746 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2018-03-29 05:46:51,747 - jasper.toolflow.backend - New PortConstraint instance found: adc16_clk_line_n -> adc_lclkn
DEBUG - 2018-03-29 05:46:51,747 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2018-03-29 05:46:51,747 - jasper.toolflow.backend - LOC constraint found at AA2
DEBUG - 2018-03-29 05:46:51,747 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2018-03-29 05:46:51,747 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2018-03-29 05:46:51,747 - jasper.toolflow.backend - New PortConstraint instance found: adc16_ser_a_p -> adc0_out
DEBUG - 2018-03-29 05:46:51,747 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2018-03-29 05:46:51,747 - jasper.toolflow.backend - LOC constraint found at V2
DEBUG - 2018-03-29 05:46:51,747 - jasper.toolflow.backend - Getting loc for port index 1
DEBUG - 2018-03-29 05:46:51,747 - jasper.toolflow.backend - LOC constraint found at W6
DEBUG - 2018-03-29 05:46:51,747 - jasper.toolflow.backend - Getting loc for port index 2
DEBUG - 2018-03-29 05:46:51,747 - jasper.toolflow.backend - LOC constraint found at V3
DEBUG - 2018-03-29 05:46:51,747 - jasper.toolflow.backend - Getting loc for port index 3
DEBUG - 2018-03-29 05:46:51,748 - jasper.toolflow.backend - LOC constraint found at AD6
DEBUG - 2018-03-29 05:46:51,748 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2018-03-29 05:46:51,748 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2018-03-29 05:46:51,748 - jasper.toolflow.backend - Getting iostd for port index 1
DEBUG - 2018-03-29 05:46:51,748 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2018-03-29 05:46:51,748 - jasper.toolflow.backend - Getting iostd for port index 2
DEBUG - 2018-03-29 05:46:51,748 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2018-03-29 05:46:51,748 - jasper.toolflow.backend - Getting iostd for port index 3
DEBUG - 2018-03-29 05:46:51,748 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2018-03-29 05:46:51,748 - jasper.toolflow.backend - New PortConstraint instance found: adc16_ser_a_n -> adc0_out
DEBUG - 2018-03-29 05:46:51,748 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2018-03-29 05:46:51,748 - jasper.toolflow.backend - LOC constraint found at V1
DEBUG - 2018-03-29 05:46:51,748 - jasper.toolflow.backend - Getting loc for port index 1
DEBUG - 2018-03-29 05:46:51,749 - jasper.toolflow.backend - LOC constraint found at W5
DEBUG - 2018-03-29 05:46:51,749 - jasper.toolflow.backend - Getting loc for port index 2
DEBUG - 2018-03-29 05:46:51,749 - jasper.toolflow.backend - LOC constraint found at W3
DEBUG - 2018-03-29 05:46:51,749 - jasper.toolflow.backend - Getting loc for port index 3
DEBUG - 2018-03-29 05:46:51,749 - jasper.toolflow.backend - LOC constraint found at AD5
DEBUG - 2018-03-29 05:46:51,749 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2018-03-29 05:46:51,749 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2018-03-29 05:46:51,749 - jasper.toolflow.backend - Getting iostd for port index 1
DEBUG - 2018-03-29 05:46:51,749 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2018-03-29 05:46:51,749 - jasper.toolflow.backend - Getting iostd for port index 2
DEBUG - 2018-03-29 05:46:51,749 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2018-03-29 05:46:51,749 - jasper.toolflow.backend - Getting iostd for port index 3
DEBUG - 2018-03-29 05:46:51,749 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2018-03-29 05:46:51,750 - jasper.toolflow.backend - New PortConstraint instance found: adc16_ser_b_p -> adc0_out
DEBUG - 2018-03-29 05:46:51,750 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2018-03-29 05:46:51,750 - jasper.toolflow.backend - LOC constraint found at U2
DEBUG - 2018-03-29 05:46:51,750 - jasper.toolflow.backend - Getting loc for port index 1
DEBUG - 2018-03-29 05:46:51,750 - jasper.toolflow.backend - LOC constraint found at U7
DEBUG - 2018-03-29 05:46:51,750 - jasper.toolflow.backend - Getting loc for port index 2
DEBUG - 2018-03-29 05:46:51,750 - jasper.toolflow.backend - LOC constraint found at Y3
DEBUG - 2018-03-29 05:46:51,750 - jasper.toolflow.backend - Getting loc for port index 3
DEBUG - 2018-03-29 05:46:51,750 - jasper.toolflow.backend - LOC constraint found at AD4
DEBUG - 2018-03-29 05:46:51,750 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2018-03-29 05:46:51,750 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2018-03-29 05:46:51,750 - jasper.toolflow.backend - Getting iostd for port index 1
DEBUG - 2018-03-29 05:46:51,750 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2018-03-29 05:46:51,751 - jasper.toolflow.backend - Getting iostd for port index 2
DEBUG - 2018-03-29 05:46:51,751 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2018-03-29 05:46:51,751 - jasper.toolflow.backend - Getting iostd for port index 3
DEBUG - 2018-03-29 05:46:51,751 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2018-03-29 05:46:51,751 - jasper.toolflow.backend - New PortConstraint instance found: adc16_ser_b_n -> adc0_out
DEBUG - 2018-03-29 05:46:51,751 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2018-03-29 05:46:51,751 - jasper.toolflow.backend - LOC constraint found at U1
DEBUG - 2018-03-29 05:46:51,751 - jasper.toolflow.backend - Getting loc for port index 1
DEBUG - 2018-03-29 05:46:51,751 - jasper.toolflow.backend - LOC constraint found at V6
DEBUG - 2018-03-29 05:46:51,751 - jasper.toolflow.backend - Getting loc for port index 2
DEBUG - 2018-03-29 05:46:51,751 - jasper.toolflow.backend - LOC constraint found at Y2
DEBUG - 2018-03-29 05:46:51,751 - jasper.toolflow.backend - Getting loc for port index 3
DEBUG - 2018-03-29 05:46:51,752 - jasper.toolflow.backend - LOC constraint found at AD3
DEBUG - 2018-03-29 05:46:51,752 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2018-03-29 05:46:51,752 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2018-03-29 05:46:51,752 - jasper.toolflow.backend - Getting iostd for port index 1
DEBUG - 2018-03-29 05:46:51,752 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2018-03-29 05:46:51,752 - jasper.toolflow.backend - Getting iostd for port index 2
DEBUG - 2018-03-29 05:46:51,752 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2018-03-29 05:46:51,752 - jasper.toolflow.backend - Getting iostd for port index 3
DEBUG - 2018-03-29 05:46:51,752 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2018-03-29 05:46:51,752 - jasper.toolflow.backend - New PortConstraint instance found: adc16_ser_a_p -> adc1_out
DEBUG - 2018-03-29 05:46:51,752 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2018-03-29 05:46:51,752 - jasper.toolflow.backend - LOC constraint found at V8
DEBUG - 2018-03-29 05:46:51,752 - jasper.toolflow.backend - Getting loc for port index 1
DEBUG - 2018-03-29 05:46:51,753 - jasper.toolflow.backend - LOC constraint found at Y8
DEBUG - 2018-03-29 05:46:51,753 - jasper.toolflow.backend - Getting loc for port index 2
DEBUG - 2018-03-29 05:46:51,753 - jasper.toolflow.backend - LOC constraint found at AB12
DEBUG - 2018-03-29 05:46:51,753 - jasper.toolflow.backend - Getting loc for port index 3
DEBUG - 2018-03-29 05:46:51,753 - jasper.toolflow.backend - LOC constraint found at AA8
DEBUG - 2018-03-29 05:46:51,753 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2018-03-29 05:46:51,753 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2018-03-29 05:46:51,753 - jasper.toolflow.backend - Getting iostd for port index 1
DEBUG - 2018-03-29 05:46:51,753 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2018-03-29 05:46:51,753 - jasper.toolflow.backend - Getting iostd for port index 2
DEBUG - 2018-03-29 05:46:51,753 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2018-03-29 05:46:51,753 - jasper.toolflow.backend - Getting iostd for port index 3
DEBUG - 2018-03-29 05:46:51,753 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2018-03-29 05:46:51,754 - jasper.toolflow.backend - New PortConstraint instance found: adc16_ser_a_n -> adc1_out
DEBUG - 2018-03-29 05:46:51,754 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2018-03-29 05:46:51,754 - jasper.toolflow.backend - LOC constraint found at V7
DEBUG - 2018-03-29 05:46:51,754 - jasper.toolflow.backend - Getting loc for port index 1
DEBUG - 2018-03-29 05:46:51,754 - jasper.toolflow.backend - LOC constraint found at Y7
DEBUG - 2018-03-29 05:46:51,754 - jasper.toolflow.backend - Getting loc for port index 2
DEBUG - 2018-03-29 05:46:51,754 - jasper.toolflow.backend - LOC constraint found at AC12
DEBUG - 2018-03-29 05:46:51,754 - jasper.toolflow.backend - Getting loc for port index 3
DEBUG - 2018-03-29 05:46:51,754 - jasper.toolflow.backend - LOC constraint found at AA7
DEBUG - 2018-03-29 05:46:51,754 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2018-03-29 05:46:51,754 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2018-03-29 05:46:51,754 - jasper.toolflow.backend - Getting iostd for port index 1
DEBUG - 2018-03-29 05:46:51,754 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2018-03-29 05:46:51,755 - jasper.toolflow.backend - Getting iostd for port index 2
DEBUG - 2018-03-29 05:46:51,755 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2018-03-29 05:46:51,755 - jasper.toolflow.backend - Getting iostd for port index 3
DEBUG - 2018-03-29 05:46:51,755 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2018-03-29 05:46:51,755 - jasper.toolflow.backend - New PortConstraint instance found: adc16_ser_b_p -> adc1_out
DEBUG - 2018-03-29 05:46:51,755 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2018-03-29 05:46:51,755 - jasper.toolflow.backend - LOC constraint found at W10
DEBUG - 2018-03-29 05:46:51,755 - jasper.toolflow.backend - Getting loc for port index 1
DEBUG - 2018-03-29 05:46:51,755 - jasper.toolflow.backend - LOC constraint found at Y11
DEBUG - 2018-03-29 05:46:51,755 - jasper.toolflow.backend - Getting loc for port index 2
DEBUG - 2018-03-29 05:46:51,755 - jasper.toolflow.backend - LOC constraint found at AA13
DEBUG - 2018-03-29 05:46:51,755 - jasper.toolflow.backend - Getting loc for port index 3
DEBUG - 2018-03-29 05:46:51,756 - jasper.toolflow.backend - LOC constraint found at AC8
DEBUG - 2018-03-29 05:46:51,756 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2018-03-29 05:46:51,756 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2018-03-29 05:46:51,756 - jasper.toolflow.backend - Getting iostd for port index 1
DEBUG - 2018-03-29 05:46:51,756 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2018-03-29 05:46:51,756 - jasper.toolflow.backend - Getting iostd for port index 2
DEBUG - 2018-03-29 05:46:51,756 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2018-03-29 05:46:51,756 - jasper.toolflow.backend - Getting iostd for port index 3
DEBUG - 2018-03-29 05:46:51,756 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2018-03-29 05:46:51,756 - jasper.toolflow.backend - New PortConstraint instance found: adc16_ser_b_n -> adc1_out
DEBUG - 2018-03-29 05:46:51,756 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2018-03-29 05:46:51,756 - jasper.toolflow.backend - LOC constraint found at W9
DEBUG - 2018-03-29 05:46:51,756 - jasper.toolflow.backend - Getting loc for port index 1
DEBUG - 2018-03-29 05:46:51,757 - jasper.toolflow.backend - LOC constraint found at Y10
DEBUG - 2018-03-29 05:46:51,757 - jasper.toolflow.backend - Getting loc for port index 2
DEBUG - 2018-03-29 05:46:51,757 - jasper.toolflow.backend - LOC constraint found at AA12
DEBUG - 2018-03-29 05:46:51,757 - jasper.toolflow.backend - Getting loc for port index 3
DEBUG - 2018-03-29 05:46:51,757 - jasper.toolflow.backend - LOC constraint found at AD8
DEBUG - 2018-03-29 05:46:51,757 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2018-03-29 05:46:51,757 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2018-03-29 05:46:51,757 - jasper.toolflow.backend - Getting iostd for port index 1
DEBUG - 2018-03-29 05:46:51,757 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2018-03-29 05:46:51,757 - jasper.toolflow.backend - Getting iostd for port index 2
DEBUG - 2018-03-29 05:46:51,757 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2018-03-29 05:46:51,757 - jasper.toolflow.backend - Getting iostd for port index 3
DEBUG - 2018-03-29 05:46:51,757 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2018-03-29 05:46:51,758 - jasper.toolflow.backend - New PortConstraint instance found: adc16_ser_a_p -> adc2_out
DEBUG - 2018-03-29 05:46:51,758 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2018-03-29 05:46:51,758 - jasper.toolflow.backend - LOC constraint found at AF14
DEBUG - 2018-03-29 05:46:51,758 - jasper.toolflow.backend - Getting loc for port index 1
DEBUG - 2018-03-29 05:46:51,758 - jasper.toolflow.backend - LOC constraint found at AE18
DEBUG - 2018-03-29 05:46:51,758 - jasper.toolflow.backend - Getting loc for port index 2
DEBUG - 2018-03-29 05:46:51,758 - jasper.toolflow.backend - LOC constraint found at AA14
DEBUG - 2018-03-29 05:46:51,758 - jasper.toolflow.backend - Getting loc for port index 3
DEBUG - 2018-03-29 05:46:51,758 - jasper.toolflow.backend - LOC constraint found at AB19
DEBUG - 2018-03-29 05:46:51,758 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2018-03-29 05:46:51,758 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2018-03-29 05:46:51,758 - jasper.toolflow.backend - Getting iostd for port index 1
DEBUG - 2018-03-29 05:46:51,758 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2018-03-29 05:46:51,758 - jasper.toolflow.backend - Getting iostd for port index 2
DEBUG - 2018-03-29 05:46:51,759 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2018-03-29 05:46:51,759 - jasper.toolflow.backend - Getting iostd for port index 3
DEBUG - 2018-03-29 05:46:51,759 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2018-03-29 05:46:51,759 - jasper.toolflow.backend - New PortConstraint instance found: adc16_ser_a_n -> adc2_out
DEBUG - 2018-03-29 05:46:51,759 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2018-03-29 05:46:51,759 - jasper.toolflow.backend - LOC constraint found at AF15
DEBUG - 2018-03-29 05:46:51,759 - jasper.toolflow.backend - Getting loc for port index 1
DEBUG - 2018-03-29 05:46:51,759 - jasper.toolflow.backend - LOC constraint found at AF18
DEBUG - 2018-03-29 05:46:51,759 - jasper.toolflow.backend - Getting loc for port index 2
DEBUG - 2018-03-29 05:46:51,759 - jasper.toolflow.backend - LOC constraint found at AA15
DEBUG - 2018-03-29 05:46:51,759 - jasper.toolflow.backend - Getting loc for port index 3
DEBUG - 2018-03-29 05:46:51,759 - jasper.toolflow.backend - LOC constraint found at AB20
DEBUG - 2018-03-29 05:46:51,759 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2018-03-29 05:46:51,759 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2018-03-29 05:46:51,760 - jasper.toolflow.backend - Getting iostd for port index 1
DEBUG - 2018-03-29 05:46:51,760 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2018-03-29 05:46:51,760 - jasper.toolflow.backend - Getting iostd for port index 2
DEBUG - 2018-03-29 05:46:51,760 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2018-03-29 05:46:51,760 - jasper.toolflow.backend - Getting iostd for port index 3
DEBUG - 2018-03-29 05:46:51,760 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2018-03-29 05:46:51,760 - jasper.toolflow.backend - New PortConstraint instance found: adc16_ser_b_p -> adc2_out
DEBUG - 2018-03-29 05:46:51,760 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2018-03-29 05:46:51,760 - jasper.toolflow.backend - LOC constraint found at AD15
DEBUG - 2018-03-29 05:46:51,760 - jasper.toolflow.backend - Getting loc for port index 1
DEBUG - 2018-03-29 05:46:51,760 - jasper.toolflow.backend - LOC constraint found at AF19
DEBUG - 2018-03-29 05:46:51,760 - jasper.toolflow.backend - Getting loc for port index 2
DEBUG - 2018-03-29 05:46:51,760 - jasper.toolflow.backend - LOC constraint found at AC14
DEBUG - 2018-03-29 05:46:51,760 - jasper.toolflow.backend - Getting loc for port index 3
DEBUG - 2018-03-29 05:46:51,761 - jasper.toolflow.backend - LOC constraint found at AA19
DEBUG - 2018-03-29 05:46:51,761 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2018-03-29 05:46:51,761 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2018-03-29 05:46:51,761 - jasper.toolflow.backend - Getting iostd for port index 1
DEBUG - 2018-03-29 05:46:51,761 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2018-03-29 05:46:51,761 - jasper.toolflow.backend - Getting iostd for port index 2
DEBUG - 2018-03-29 05:46:51,761 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2018-03-29 05:46:51,761 - jasper.toolflow.backend - Getting iostd for port index 3
DEBUG - 2018-03-29 05:46:51,761 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2018-03-29 05:46:51,761 - jasper.toolflow.backend - New PortConstraint instance found: adc16_ser_b_n -> adc2_out
DEBUG - 2018-03-29 05:46:51,761 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2018-03-29 05:46:51,761 - jasper.toolflow.backend - LOC constraint found at AE15
DEBUG - 2018-03-29 05:46:51,761 - jasper.toolflow.backend - Getting loc for port index 1
DEBUG - 2018-03-29 05:46:51,762 - jasper.toolflow.backend - LOC constraint found at AF20
DEBUG - 2018-03-29 05:46:51,762 - jasper.toolflow.backend - Getting loc for port index 2
DEBUG - 2018-03-29 05:46:51,762 - jasper.toolflow.backend - LOC constraint found at AD14
DEBUG - 2018-03-29 05:46:51,762 - jasper.toolflow.backend - Getting loc for port index 3
DEBUG - 2018-03-29 05:46:51,762 - jasper.toolflow.backend - LOC constraint found at AA20
DEBUG - 2018-03-29 05:46:51,762 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2018-03-29 05:46:51,762 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2018-03-29 05:46:51,762 - jasper.toolflow.backend - Getting iostd for port index 1
DEBUG - 2018-03-29 05:46:51,762 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2018-03-29 05:46:51,762 - jasper.toolflow.backend - Getting iostd for port index 2
DEBUG - 2018-03-29 05:46:51,762 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2018-03-29 05:46:51,762 - jasper.toolflow.backend - Getting iostd for port index 3
DEBUG - 2018-03-29 05:46:51,762 - jasper.toolflow.backend - IOSTD constraint found: LVDS
DEBUG - 2018-03-29 05:46:51,762 - jasper.toolflow.backend - New PortConstraint instance found: clk_sel_a -> clk_sel_a
DEBUG - 2018-03-29 05:46:51,763 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2018-03-29 05:46:51,763 - jasper.toolflow.backend - LOC constraint found at A18
DEBUG - 2018-03-29 05:46:51,763 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2018-03-29 05:46:51,763 - jasper.toolflow.backend - IOSTD constraint found: LVCMOS33
DEBUG - 2018-03-29 05:46:51,763 - jasper.toolflow.backend - New PortConstraint instance found: clk_sel_b -> clk_sel_b
DEBUG - 2018-03-29 05:46:51,763 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2018-03-29 05:46:51,763 - jasper.toolflow.backend - LOC constraint found at A19
DEBUG - 2018-03-29 05:46:51,763 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2018-03-29 05:46:51,763 - jasper.toolflow.backend - IOSTD constraint found: LVCMOS33
DEBUG - 2018-03-29 05:46:51,763 - jasper.toolflow.backend - New PortConstraint instance found: adc_rst_n -> adc_rst_n
DEBUG - 2018-03-29 05:46:51,763 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2018-03-29 05:46:51,763 - jasper.toolflow.backend - LOC constraint found at AE5
DEBUG - 2018-03-29 05:46:51,763 - jasper.toolflow.backend - Getting loc for port index 1
DEBUG - 2018-03-29 05:46:51,763 - jasper.toolflow.backend - LOC constraint found at AF13
DEBUG - 2018-03-29 05:46:51,764 - jasper.toolflow.backend - Getting loc for port index 2
DEBUG - 2018-03-29 05:46:51,764 - jasper.toolflow.backend - LOC constraint found at V19
DEBUG - 2018-03-29 05:46:51,764 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2018-03-29 05:46:51,764 - jasper.toolflow.backend - IOSTD constraint found: LVCMOS18
DEBUG - 2018-03-29 05:46:51,764 - jasper.toolflow.backend - Getting iostd for port index 1
DEBUG - 2018-03-29 05:46:51,764 - jasper.toolflow.backend - IOSTD constraint found: LVCMOS18
DEBUG - 2018-03-29 05:46:51,764 - jasper.toolflow.backend - Getting iostd for port index 2
DEBUG - 2018-03-29 05:46:51,764 - jasper.toolflow.backend - IOSTD constraint found: LVCMOS18
DEBUG - 2018-03-29 05:46:51,764 - jasper.toolflow.backend - New PortConstraint instance found: adc_pd -> adc_pd
DEBUG - 2018-03-29 05:46:51,764 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2018-03-29 05:46:51,764 - jasper.toolflow.backend - LOC constraint found at AE3
DEBUG - 2018-03-29 05:46:51,764 - jasper.toolflow.backend - Getting loc for port index 1
DEBUG - 2018-03-29 05:46:51,764 - jasper.toolflow.backend - LOC constraint found at AE8
DEBUG - 2018-03-29 05:46:51,765 - jasper.toolflow.backend - Getting loc for port index 2
DEBUG - 2018-03-29 05:46:51,765 - jasper.toolflow.backend - LOC constraint found at W15
DEBUG - 2018-03-29 05:46:51,765 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2018-03-29 05:46:51,765 - jasper.toolflow.backend - IOSTD constraint found: LVCMOS18
DEBUG - 2018-03-29 05:46:51,765 - jasper.toolflow.backend - Getting iostd for port index 1
DEBUG - 2018-03-29 05:46:51,765 - jasper.toolflow.backend - IOSTD constraint found: LVCMOS18
DEBUG - 2018-03-29 05:46:51,765 - jasper.toolflow.backend - Getting iostd for port index 2
DEBUG - 2018-03-29 05:46:51,765 - jasper.toolflow.backend - IOSTD constraint found: LVCMOS18
DEBUG - 2018-03-29 05:46:51,765 - jasper.toolflow.backend - New PortConstraint instance found: test_low_freq_marion2018_up_led0_sync_ext -> led
DEBUG - 2018-03-29 05:46:51,765 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2018-03-29 05:46:51,765 - jasper.toolflow.backend - LOC constraint found at C13
DEBUG - 2018-03-29 05:46:51,765 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2018-03-29 05:46:51,765 - jasper.toolflow.backend - IOSTD constraint found: LVCMOS25
DEBUG - 2018-03-29 05:46:51,765 - jasper.toolflow.backend - New PortConstraint instance found: test_low_freq_marion2018_up_led1_new_acc_ext -> led
DEBUG - 2018-03-29 05:46:51,766 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2018-03-29 05:46:51,766 - jasper.toolflow.backend - LOC constraint found at C14
DEBUG - 2018-03-29 05:46:51,766 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2018-03-29 05:46:51,766 - jasper.toolflow.backend - IOSTD constraint found: LVCMOS25
DEBUG - 2018-03-29 05:46:51,766 - jasper.toolflow.backend - New PortConstraint instance found: lmx_clk -> lmx2581_clk
DEBUG - 2018-03-29 05:46:51,766 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2018-03-29 05:46:51,766 - jasper.toolflow.backend - LOC constraint found at H16
DEBUG - 2018-03-29 05:46:51,766 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2018-03-29 05:46:51,766 - jasper.toolflow.backend - IOSTD constraint found: LVCMOS33
DEBUG - 2018-03-29 05:46:51,766 - jasper.toolflow.backend - New PortConstraint instance found: lmx_data -> lmx2581_data
DEBUG - 2018-03-29 05:46:51,766 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2018-03-29 05:46:51,766 - jasper.toolflow.backend - LOC constraint found at J15
DEBUG - 2018-03-29 05:46:51,766 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2018-03-29 05:46:51,767 - jasper.toolflow.backend - IOSTD constraint found: LVCMOS33
DEBUG - 2018-03-29 05:46:51,767 - jasper.toolflow.backend - New PortConstraint instance found: lmx_le -> lmx2581_le
DEBUG - 2018-03-29 05:46:51,767 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2018-03-29 05:46:51,767 - jasper.toolflow.backend - LOC constraint found at J16
DEBUG - 2018-03-29 05:46:51,767 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2018-03-29 05:46:51,767 - jasper.toolflow.backend - IOSTD constraint found: LVCMOS33
DEBUG - 2018-03-29 05:46:51,767 - jasper.toolflow.backend - New PortConstraint instance found: lmx_ce -> lmx2581_ce
DEBUG - 2018-03-29 05:46:51,767 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2018-03-29 05:46:51,767 - jasper.toolflow.backend - LOC constraint found at G15
DEBUG - 2018-03-29 05:46:51,767 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2018-03-29 05:46:51,767 - jasper.toolflow.backend - IOSTD constraint found: LVCMOS33
DEBUG - 2018-03-29 05:46:51,767 - jasper.toolflow.backend - New PortConstraint instance found: lmx_be -> lmx2581_be
DEBUG - 2018-03-29 05:46:51,767 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2018-03-29 05:46:51,768 - jasper.toolflow.backend - LOC constraint found at F15
DEBUG - 2018-03-29 05:46:51,768 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2018-03-29 05:46:51,768 - jasper.toolflow.backend - IOSTD constraint found: LVCMOS33
DEBUG - 2018-03-29 05:46:51,768 - jasper.toolflow.backend - New PortConstraint instance found: lmx_muxout -> lmx2581_muxout
DEBUG - 2018-03-29 05:46:51,768 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2018-03-29 05:46:51,768 - jasper.toolflow.backend - LOC constraint found at J19
DEBUG - 2018-03-29 05:46:51,768 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2018-03-29 05:46:51,768 - jasper.toolflow.backend - IOSTD constraint found: LVCMOS33
DEBUG - 2018-03-29 05:46:51,768 - jasper.toolflow.backend - New PortConstraint instance found: sys_clk_n -> sys_clk_n
DEBUG - 2018-03-29 05:46:51,768 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2018-03-29 05:46:51,768 - jasper.toolflow.backend - LOC constraint found at D10
DEBUG - 2018-03-29 05:46:51,768 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2018-03-29 05:46:51,768 - jasper.toolflow.backend - IOSTD constraint found: LVDS_25
DEBUG - 2018-03-29 05:46:51,769 - jasper.toolflow.backend - New PortConstraint instance found: sys_clk_p -> sys_clk_p
DEBUG - 2018-03-29 05:46:51,769 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2018-03-29 05:46:51,769 - jasper.toolflow.backend - LOC constraint found at E10
DEBUG - 2018-03-29 05:46:51,769 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2018-03-29 05:46:51,769 - jasper.toolflow.backend - IOSTD constraint found: LVDS_25
DEBUG - 2018-03-29 05:46:51,769 - jasper.toolflow.backend - New PortConstraint instance found: cs_n -> cs_n
DEBUG - 2018-03-29 05:46:51,769 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2018-03-29 05:46:51,769 - jasper.toolflow.backend - LOC constraint found at G19
DEBUG - 2018-03-29 05:46:51,769 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2018-03-29 05:46:51,769 - jasper.toolflow.backend - IOSTD constraint found: LVCMOS33
DEBUG - 2018-03-29 05:46:51,769 - jasper.toolflow.backend - New PortConstraint instance found: sclk -> sclk
DEBUG - 2018-03-29 05:46:51,769 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2018-03-29 05:46:51,769 - jasper.toolflow.backend - LOC constraint found at E17
DEBUG - 2018-03-29 05:46:51,769 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2018-03-29 05:46:51,770 - jasper.toolflow.backend - IOSTD constraint found: LVCMOS33
DEBUG - 2018-03-29 05:46:51,770 - jasper.toolflow.backend - New PortConstraint instance found: mosi -> mosi
DEBUG - 2018-03-29 05:46:51,770 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2018-03-29 05:46:51,770 - jasper.toolflow.backend - LOC constraint found at J20
DEBUG - 2018-03-29 05:46:51,770 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2018-03-29 05:46:51,770 - jasper.toolflow.backend - IOSTD constraint found: LVCMOS33
DEBUG - 2018-03-29 05:46:51,770 - jasper.toolflow.backend - New PortConstraint instance found: miso -> miso
DEBUG - 2018-03-29 05:46:51,770 - jasper.toolflow.backend - Getting loc for port index 0
DEBUG - 2018-03-29 05:46:51,770 - jasper.toolflow.backend - LOC constraint found at K20
DEBUG - 2018-03-29 05:46:51,770 - jasper.toolflow.backend - Getting iostd for port index 0
DEBUG - 2018-03-29 05:46:51,770 - jasper.toolflow.backend - IOSTD constraint found: LVCMOS33
DEBUG - 2018-03-29 05:46:51,770 - jasper.toolflow.backend - New Clock constraint found
DEBUG - 2018-03-29 05:46:51,770 - jasper.toolflow.backend - New Clock constraint found
DEBUG - 2018-03-29 05:46:51,771 - jasper.toolflow.backend - New Raw constraint found
DEBUG - 2018-03-29 05:46:51,771 - jasper.toolflow.backend - New Raw constraint found
DEBUG - 2018-03-29 05:46:51,771 - jasper.toolflow.backend - New Raw constraint found
DEBUG - 2018-03-29 05:46:51,771 - jasper.toolflow.backend - New Raw constraint found
DEBUG - 2018-03-29 05:46:51,771 - jasper.toolflow.backend - New Raw constraint found
DEBUG - 2018-03-29 05:46:51,771 - jasper.toolflow.backend - New Raw constraint found
DEBUG - 2018-03-29 05:46:51,771 - jasper.toolflow.backend - New Raw constraint found
DEBUG - 2018-03-29 05:46:51,771 - jasper.toolflow.backend - New Raw constraint found
DEBUG - 2018-03-29 05:46:51,771 - jasper.toolflow.backend - New Raw constraint found
DEBUG - 2018-03-29 05:46:51,771 - jasper.toolflow.backend - New Raw constraint found
DEBUG - 2018-03-29 05:46:51,784 - jasper.toolflow.backend - Adding constraint file: /home/philip/firmware_marion2018/test_low_freq_marion2018_up/user_const.xdc
DEBUG - 2018-03-29 05:46:51,784 - jasper.toolflow.backend - Adding tcl command: import_files -force -fileset constrs_1 /home/philip/firmware_marion2018/test_low_freq_marion2018_up/user_const.xdc
DEBUG - 2018-03-29 05:46:51,784 - jasper.toolflow.backend - Adding tcl command: set_property top top [current_fileset]
DEBUG - 2018-03-29 05:46:51,785 - jasper.toolflow.backend - Adding tcl command: update_compile_order -fileset sources_1
DEBUG - 2018-03-29 05:46:51,785 - jasper.toolflow.backend - Adding tcl command: if {[llength [glob -nocomplain [get_property directory [current_project]]/myproj.srcs/sources_1/imports/*.coe]] > 0} {
DEBUG - 2018-03-29 05:46:51,785 - jasper.toolflow.backend - Adding tcl command: file copy -force {*}[glob [get_property directory [current_project]]/myproj.srcs/sources_1/imports/*.coe] [get_property directory [current_project]]/myproj.srcs/sources_1/ip/
DEBUG - 2018-03-29 05:46:51,785 - jasper.toolflow.backend - Adding tcl command: }
DEBUG - 2018-03-29 05:46:51,785 - jasper.toolflow.backend - Adding tcl command: upgrade_ip -quiet [get_ips *]
DEBUG - 2018-03-29 05:46:51,785 - jasper.toolflow.backend - adding the upgrade_ip command to the tcl script
DEBUG - 2018-03-29 05:46:51,785 - jasper.toolflow.backend - Adding tcl command: reset_run synth_1
DEBUG - 2018-03-29 05:46:51,785 - jasper.toolflow.backend - Adding tcl command: launch_runs synth_1 -jobs 4
DEBUG - 2018-03-29 05:46:51,785 - jasper.toolflow.backend - Adding tcl command: wait_on_run synth_1
DEBUG - 2018-03-29 05:46:51,785 - jasper.toolflow.backend - Adding tcl command: open_run synth_1
DEBUG - 2018-03-29 05:46:51,785 - jasper.toolflow.backend - Adding tcl command: set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
DEBUG - 2018-03-29 05:46:51,785 - jasper.toolflow.backend - Adding tcl command: set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
DEBUG - 2018-03-29 05:46:51,785 - jasper.toolflow.backend - Adding tcl command: launch_runs impl_1 -jobs 4
DEBUG - 2018-03-29 05:46:51,785 - jasper.toolflow.backend - Adding tcl command: wait_on_run impl_1
DEBUG - 2018-03-29 05:46:51,786 - jasper.toolflow.backend - Adding tcl command: open_run impl_1
DEBUG - 2018-03-29 05:46:51,786 - jasper.toolflow.backend - Adding tcl command: launch_runs impl_1 -to_step write_bitstream
DEBUG - 2018-03-29 05:46:51,786 - jasper.toolflow.backend - Adding tcl command: wait_on_run impl_1
DEBUG - 2018-03-29 05:46:51,786 - jasper.toolflow.backend - Adding tcl command: cd [get_property DIRECTORY [current_project]]
DEBUG - 2018-03-29 05:46:51,786 - jasper.toolflow.backend - Adding tcl command: if { [get_property STATS.WNS [get_runs impl_1] ] < 0 } {
DEBUG - 2018-03-29 05:46:51,786 - jasper.toolflow.backend - Adding tcl command: puts "Found timing violations => Worst Negative Slack: [get_property STATS.WNS [get_runs impl_1]] ns" 
DEBUG - 2018-03-29 05:46:51,786 - jasper.toolflow.backend - Adding tcl command: } else {
DEBUG - 2018-03-29 05:46:51,786 - jasper.toolflow.backend - Adding tcl command: puts "No timing violations => Worst Negative Slack: [get_property STATS.WNS [get_runs impl_1]] ns" 
DEBUG - 2018-03-29 05:46:51,786 - jasper.toolflow.backend - Adding tcl command: }
DEBUG - 2018-03-29 05:46:51,786 - jasper.toolflow.backend - Adding tcl command: if { [get_property STATS.TNS [get_runs impl_1] ] < 0 } {
DEBUG - 2018-03-29 05:46:51,786 - jasper.toolflow.backend - Adding tcl command: puts "Found timing violations => Total Negative Slack: [get_property STATS.TNS [get_runs impl_1]] ns" 
DEBUG - 2018-03-29 05:46:51,786 - jasper.toolflow.backend - Adding tcl command: } else {
DEBUG - 2018-03-29 05:46:51,786 - jasper.toolflow.backend - Adding tcl command: puts "No timing violations => Total Negative Slack: [get_property STATS.TNS [get_runs impl_1]] ns" 
DEBUG - 2018-03-29 05:46:51,786 - jasper.toolflow.backend - Adding tcl command: }
DEBUG - 2018-03-29 05:46:51,786 - jasper.toolflow.backend - Adding tcl command: if { [get_property STATS.WHS [get_runs impl_1] ] < 0 } {
DEBUG - 2018-03-29 05:46:51,787 - jasper.toolflow.backend - Adding tcl command: puts "Found timing violations => Worst Hold Slack: [get_property STATS.WHS [get_runs impl_1]] ns" 
DEBUG - 2018-03-29 05:46:51,787 - jasper.toolflow.backend - Adding tcl command: } else {
DEBUG - 2018-03-29 05:46:51,787 - jasper.toolflow.backend - Adding tcl command: puts "No timing violations => Worst Hold Slack: [get_property STATS.WHS [get_runs impl_1]] ns" 
DEBUG - 2018-03-29 05:46:51,787 - jasper.toolflow.backend - Adding tcl command: }
DEBUG - 2018-03-29 05:46:51,787 - jasper.toolflow.backend - Adding tcl command: if { [get_property STATS.THS [get_runs impl_1] ] < 0 } {
DEBUG - 2018-03-29 05:46:51,787 - jasper.toolflow.backend - Adding tcl command: puts "Found timing violations => Total Hold Slack: [get_property STATS.THS [get_runs impl_1]] ns" 
DEBUG - 2018-03-29 05:46:51,787 - jasper.toolflow.backend - Adding tcl command: } else {
DEBUG - 2018-03-29 05:46:51,787 - jasper.toolflow.backend - Adding tcl command: puts "No timing violations => Total Hold Slack: [get_property STATS.THS [get_runs impl_1]] ns" 
DEBUG - 2018-03-29 05:46:51,787 - jasper.toolflow.backend - Adding tcl command: }
INFO - 2018-03-29 05:46:51,787 - jasper.toolflow.backend - Extracting yellow block tcl commands from peripherals
DEBUG - 2018-03-29 05:46:51,787 - jasper.toolflow.backend - Adding tcl command: write_cfgmem  -format mcs -size 32 -interface SPIx4 -loadbit "up 0x0 ./myproj.runs/impl_1/top.bit " -checksum -file "./myproj.runs/impl_1/top.mcs" -force
DEBUG - 2018-03-29 05:46:51,787 - jasper.toolflow.backend - Adding tcl command: write_cfgmem  -format mcs -size 32 -interface SPIx4 -loadbit "up 0x0008000 ./myproj.runs/impl_1/top.bit " -checksum -file "./myproj.runs/impl_1/top_0x8000.mcs" -force
DEBUG - 2018-03-29 05:46:51,787 - jasper.toolflow.backend - Adding tcl command: write_cfgmem  -format bin -size 32 -interface SPIx4 -loadbit "up 0x0 ./myproj.runs/impl_1/top.bit " -checksum -file "./myproj.runs/impl_1/top.bin" -force
DEBUG - 2018-03-29 06:11:40,637 - jasper.toolflow.backend - Opening core_info.tab file /home/philip/firmware_marion2018/test_low_freq_marion2018_up/core_info.tab
DEBUG - 2018-03-29 06:11:40,637 - jasper.toolflow.backend - Opening design_info.tab file /home/philip/firmware_marion2018/test_low_freq_marion2018_up/design_info.tab
DEBUG - 2018-03-29 06:11:40,637 - jasper.toolflow.backend - Opening git_info.tab file /home/philip/firmware_marion2018/test_low_freq_marion2018_up/git_info.tab
