#! /usr/local/Cellar/icarus-verilog/10.3/bin/vvp
:ivl_version "10.3 (stable)" "(v10_3)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7f9ec0f02710 .scope module, "test" "test" 2 1;
 .timescale 0 0;
v0x7f9ec0f12a50_0 .var "a", 3 0;
v0x7f9ec0f12b10_0 .net "y", 0 0, L_0x7f9ec0f12bc0;  1 drivers
S_0x7f9ec0f02870 .scope module, "testee" "xor4" 2 5, 3 1 0, S_0x7f9ec0f02710;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a"
    .port_info 1 /OUTPUT 1 "y"
v0x7f9ec0f029d0_0 .net "a", 3 0, v0x7f9ec0f12a50_0;  1 drivers
v0x7f9ec0f129a0_0 .net "y", 0 0, L_0x7f9ec0f12bc0;  alias, 1 drivers
L_0x7f9ec0f12bc0 .reduce/xor v0x7f9ec0f12a50_0;
    .scope S_0x7f9ec0f02710;
T_0 ;
    %vpi_call 2 7 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 2 8 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7f9ec0f02710 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x7f9ec0f02710;
T_1 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7f9ec0f12a50_0, 0, 4;
    %end;
    .thread T_1;
    .scope S_0x7f9ec0f02710;
T_2 ;
    %delay 17, 0;
    %vpi_call 2 12 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x7f9ec0f02710;
T_3 ;
    %delay 1, 0;
    %load/vec4 v0x7f9ec0f12a50_0;
    %pushi/vec4 1, 0, 4;
    %add;
    %store/vec4 v0x7f9ec0f12a50_0, 0, 4;
    %jmp T_3;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "test.v";
    "4xor.v";
