
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.4/data/ip'.
Command: synth_design -top design_1_wrapper -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9536 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 350.809 ; gain = 140.445
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [C:/Users/linh9/Desktop/src/proje2/proje2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:24]
INFO: [Synth 8-3491] module 'design_1' declared at 'C:/Users/linh9/Desktop/src/proje2/proje2.srcs/sources_1/bd/design_1/hdl/design_1.vhd:14' bound to instance 'design_1_i' of component 'design_1' [C:/Users/linh9/Desktop/src/proje2/proje2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:35]
INFO: [Synth 8-638] synthesizing module 'design_1' [C:/Users/linh9/Desktop/src/proje2/proje2.srcs/sources_1/bd/design_1/hdl/design_1.vhd:28]
INFO: [Synth 8-3491] module 'design_1_Controler_0_0' declared at 'C:/Users/linh9/Desktop/src/proje2/proje2.runs/synth_1/.Xil/Vivado-6076-DESKTOP-T22NVQ5/realtime/design_1_Controler_0_0_stub.vhdl:5' bound to instance 'Controler_0' of component 'design_1_Controler_0_0' [C:/Users/linh9/Desktop/src/proje2/proje2.srcs/sources_1/bd/design_1/hdl/design_1.vhd:177]
INFO: [Synth 8-638] synthesizing module 'design_1_Controler_0_0' [C:/Users/linh9/Desktop/src/proje2/proje2.runs/synth_1/.Xil/Vivado-6076-DESKTOP-T22NVQ5/realtime/design_1_Controler_0_0_stub.vhdl:26]
INFO: [Synth 8-3491] module 'design_1_clk_wiz_0_0' declared at 'C:/Users/linh9/Desktop/src/proje2/proje2.runs/synth_1/.Xil/Vivado-6076-DESKTOP-T22NVQ5/realtime/design_1_clk_wiz_0_0_stub.vhdl:5' bound to instance 'clk_wiz_0' of component 'design_1_clk_wiz_0_0' [C:/Users/linh9/Desktop/src/proje2/proje2.srcs/sources_1/bd/design_1/hdl/design_1.vhd:195]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_0' [C:/Users/linh9/Desktop/src/proje2/proje2.runs/synth_1/.Xil/Vivado-6076-DESKTOP-T22NVQ5/realtime/design_1_clk_wiz_0_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'design_1_encoder_0_1' declared at 'C:/Users/linh9/Desktop/src/proje2/proje2.runs/synth_1/.Xil/Vivado-6076-DESKTOP-T22NVQ5/realtime/design_1_encoder_0_1_stub.vhdl:5' bound to instance 'encoder_0' of component 'design_1_encoder_0_1' [C:/Users/linh9/Desktop/src/proje2/proje2.srcs/sources_1/bd/design_1/hdl/design_1.vhd:200]
INFO: [Synth 8-638] synthesizing module 'design_1_encoder_0_1' [C:/Users/linh9/Desktop/src/proje2/proje2.runs/synth_1/.Xil/Vivado-6076-DESKTOP-T22NVQ5/realtime/design_1_encoder_0_1_stub.vhdl:19]
INFO: [Synth 8-3491] module 'design_1_ila_0_0' declared at 'C:/Users/linh9/Desktop/src/proje2/proje2.runs/synth_1/.Xil/Vivado-6076-DESKTOP-T22NVQ5/realtime/design_1_ila_0_0_stub.vhdl:5' bound to instance 'ila_0' of component 'design_1_ila_0_0' [C:/Users/linh9/Desktop/src/proje2/proje2.srcs/sources_1/bd/design_1/hdl/design_1.vhd:211]
INFO: [Synth 8-638] synthesizing module 'design_1_ila_0_0' [C:/Users/linh9/Desktop/src/proje2/proje2.runs/synth_1/.Xil/Vivado-6076-DESKTOP-T22NVQ5/realtime/design_1_ila_0_0_stub.vhdl:22]
INFO: [Synth 8-3491] module 'design_1_srcClk_0_0' declared at 'C:/Users/linh9/Desktop/src/proje2/proje2.runs/synth_1/.Xil/Vivado-6076-DESKTOP-T22NVQ5/realtime/design_1_srcClk_0_0_stub.vhdl:5' bound to instance 'srcClk_0' of component 'design_1_srcClk_0_0' [C:/Users/linh9/Desktop/src/proje2/proje2.srcs/sources_1/bd/design_1/hdl/design_1.vhd:225]
INFO: [Synth 8-638] synthesizing module 'design_1_srcClk_0_0' [C:/Users/linh9/Desktop/src/proje2/proje2.runs/synth_1/.Xil/Vivado-6076-DESKTOP-T22NVQ5/realtime/design_1_srcClk_0_0_stub.vhdl:17]
INFO: [Synth 8-3491] module 'design_1_ubufer_0_0' declared at 'C:/Users/linh9/Desktop/src/proje2/proje2.runs/synth_1/.Xil/Vivado-6076-DESKTOP-T22NVQ5/realtime/design_1_ubufer_0_0_stub.vhdl:5' bound to instance 'ubufer_0' of component 'design_1_ubufer_0_0' [C:/Users/linh9/Desktop/src/proje2/proje2.srcs/sources_1/bd/design_1/hdl/design_1.vhd:234]
INFO: [Synth 8-638] synthesizing module 'design_1_ubufer_0_0' [C:/Users/linh9/Desktop/src/proje2/proje2.runs/synth_1/.Xil/Vivado-6076-DESKTOP-T22NVQ5/realtime/design_1_ubufer_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_1_usample_0_0' declared at 'C:/Users/linh9/Desktop/src/proje2/proje2.runs/synth_1/.Xil/Vivado-6076-DESKTOP-T22NVQ5/realtime/design_1_usample_0_0_stub.vhdl:5' bound to instance 'usample_0' of component 'design_1_usample_0_0' [C:/Users/linh9/Desktop/src/proje2/proje2.srcs/sources_1/bd/design_1/hdl/design_1.vhd:240]
INFO: [Synth 8-638] synthesizing module 'design_1_usample_0_0' [C:/Users/linh9/Desktop/src/proje2/proje2.runs/synth_1/.Xil/Vivado-6076-DESKTOP-T22NVQ5/realtime/design_1_usample_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_1_usample_1_0' declared at 'C:/Users/linh9/Desktop/src/proje2/proje2.runs/synth_1/.Xil/Vivado-6076-DESKTOP-T22NVQ5/realtime/design_1_usample_1_0_stub.vhdl:5' bound to instance 'usample_1' of component 'design_1_usample_1_0' [C:/Users/linh9/Desktop/src/proje2/proje2.srcs/sources_1/bd/design_1/hdl/design_1.vhd:246]
INFO: [Synth 8-638] synthesizing module 'design_1_usample_1_0' [C:/Users/linh9/Desktop/src/proje2/proje2.runs/synth_1/.Xil/Vivado-6076-DESKTOP-T22NVQ5/realtime/design_1_usample_1_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_1_usample_2_0' declared at 'C:/Users/linh9/Desktop/src/proje2/proje2.runs/synth_1/.Xil/Vivado-6076-DESKTOP-T22NVQ5/realtime/design_1_usample_2_0_stub.vhdl:5' bound to instance 'usample_2' of component 'design_1_usample_2_0' [C:/Users/linh9/Desktop/src/proje2/proje2.srcs/sources_1/bd/design_1/hdl/design_1.vhd:252]
INFO: [Synth 8-638] synthesizing module 'design_1_usample_2_0' [C:/Users/linh9/Desktop/src/proje2/proje2.runs/synth_1/.Xil/Vivado-6076-DESKTOP-T22NVQ5/realtime/design_1_usample_2_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_1_xlconstant_0_0' declared at 'C:/Users/linh9/Desktop/src/proje2/proje2.runs/synth_1/.Xil/Vivado-6076-DESKTOP-T22NVQ5/realtime/design_1_xlconstant_0_0_stub.vhdl:5' bound to instance 'xlconstant_0' of component 'design_1_xlconstant_0_0' [C:/Users/linh9/Desktop/src/proje2/proje2.srcs/sources_1/bd/design_1/hdl/design_1.vhd:258]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_0_0' [C:/Users/linh9/Desktop/src/proje2/proje2.runs/synth_1/.Xil/Vivado-6076-DESKTOP-T22NVQ5/realtime/design_1_xlconstant_0_0_stub.vhdl:12]
INFO: [Synth 8-3491] module 'design_1_xlconstant_1_0' declared at 'C:/Users/linh9/Desktop/src/proje2/proje2.runs/synth_1/.Xil/Vivado-6076-DESKTOP-T22NVQ5/realtime/design_1_xlconstant_1_0_stub.vhdl:5' bound to instance 'xlconstant_1' of component 'design_1_xlconstant_1_0' [C:/Users/linh9/Desktop/src/proje2/proje2.srcs/sources_1/bd/design_1/hdl/design_1.vhd:262]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_1_0' [C:/Users/linh9/Desktop/src/proje2/proje2.runs/synth_1/.Xil/Vivado-6076-DESKTOP-T22NVQ5/realtime/design_1_xlconstant_1_0_stub.vhdl:12]
INFO: [Synth 8-3491] module 'design_1_xlconstant_2_0' declared at 'C:/Users/linh9/Desktop/src/proje2/proje2.runs/synth_1/.Xil/Vivado-6076-DESKTOP-T22NVQ5/realtime/design_1_xlconstant_2_0_stub.vhdl:5' bound to instance 'xlconstant_2' of component 'design_1_xlconstant_2_0' [C:/Users/linh9/Desktop/src/proje2/proje2.srcs/sources_1/bd/design_1/hdl/design_1.vhd:266]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_2_0' [C:/Users/linh9/Desktop/src/proje2/proje2.runs/synth_1/.Xil/Vivado-6076-DESKTOP-T22NVQ5/realtime/design_1_xlconstant_2_0_stub.vhdl:12]
INFO: [Synth 8-3491] module 'design_1_xlconstant_3_0' declared at 'C:/Users/linh9/Desktop/src/proje2/proje2.runs/synth_1/.Xil/Vivado-6076-DESKTOP-T22NVQ5/realtime/design_1_xlconstant_3_0_stub.vhdl:5' bound to instance 'xlconstant_3' of component 'design_1_xlconstant_3_0' [C:/Users/linh9/Desktop/src/proje2/proje2.srcs/sources_1/bd/design_1/hdl/design_1.vhd:270]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_3_0' [C:/Users/linh9/Desktop/src/proje2/proje2.runs/synth_1/.Xil/Vivado-6076-DESKTOP-T22NVQ5/realtime/design_1_xlconstant_3_0_stub.vhdl:12]
INFO: [Synth 8-3491] module 'design_1_xlconstant_4_0' declared at 'C:/Users/linh9/Desktop/src/proje2/proje2.runs/synth_1/.Xil/Vivado-6076-DESKTOP-T22NVQ5/realtime/design_1_xlconstant_4_0_stub.vhdl:5' bound to instance 'xlconstant_4' of component 'design_1_xlconstant_4_0' [C:/Users/linh9/Desktop/src/proje2/proje2.srcs/sources_1/bd/design_1/hdl/design_1.vhd:274]
INFO: [Synth 8-638] synthesizing module 'design_1_xlconstant_4_0' [C:/Users/linh9/Desktop/src/proje2/proje2.runs/synth_1/.Xil/Vivado-6076-DESKTOP-T22NVQ5/realtime/design_1_xlconstant_4_0_stub.vhdl:12]
INFO: [Synth 8-256] done synthesizing module 'design_1' (1#1) [C:/Users/linh9/Desktop/src/proje2/proje2.srcs/sources_1/bd/design_1/hdl/design_1.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (2#1) [C:/Users/linh9/Desktop/src/proje2/proje2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 389.164 ; gain = 178.801
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 389.164 ; gain = 178.801
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_Controler_0_0' instantiated as 'design_1_i/Controler_0' [C:/Users/linh9/Desktop/src/proje2/proje2.srcs/sources_1/bd/design_1/hdl/design_1.vhd:177]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_clk_wiz_0_0' instantiated as 'design_1_i/clk_wiz_0' [C:/Users/linh9/Desktop/src/proje2/proje2.srcs/sources_1/bd/design_1/hdl/design_1.vhd:195]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_encoder_0_1' instantiated as 'design_1_i/encoder_0' [C:/Users/linh9/Desktop/src/proje2/proje2.srcs/sources_1/bd/design_1/hdl/design_1.vhd:200]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_ila_0_0' instantiated as 'design_1_i/ila_0' [C:/Users/linh9/Desktop/src/proje2/proje2.srcs/sources_1/bd/design_1/hdl/design_1.vhd:211]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_srcClk_0_0' instantiated as 'design_1_i/srcClk_0' [C:/Users/linh9/Desktop/src/proje2/proje2.srcs/sources_1/bd/design_1/hdl/design_1.vhd:225]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_ubufer_0_0' instantiated as 'design_1_i/ubufer_0' [C:/Users/linh9/Desktop/src/proje2/proje2.srcs/sources_1/bd/design_1/hdl/design_1.vhd:234]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_usample_0_0' instantiated as 'design_1_i/usample_0' [C:/Users/linh9/Desktop/src/proje2/proje2.srcs/sources_1/bd/design_1/hdl/design_1.vhd:240]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_usample_1_0' instantiated as 'design_1_i/usample_1' [C:/Users/linh9/Desktop/src/proje2/proje2.srcs/sources_1/bd/design_1/hdl/design_1.vhd:246]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_usample_2_0' instantiated as 'design_1_i/usample_2' [C:/Users/linh9/Desktop/src/proje2/proje2.srcs/sources_1/bd/design_1/hdl/design_1.vhd:252]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_xlconstant_0_0' instantiated as 'design_1_i/xlconstant_0' [C:/Users/linh9/Desktop/src/proje2/proje2.srcs/sources_1/bd/design_1/hdl/design_1.vhd:258]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_xlconstant_1_0' instantiated as 'design_1_i/xlconstant_1' [C:/Users/linh9/Desktop/src/proje2/proje2.srcs/sources_1/bd/design_1/hdl/design_1.vhd:262]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_xlconstant_2_0' instantiated as 'design_1_i/xlconstant_2' [C:/Users/linh9/Desktop/src/proje2/proje2.srcs/sources_1/bd/design_1/hdl/design_1.vhd:266]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_xlconstant_3_0' instantiated as 'design_1_i/xlconstant_3' [C:/Users/linh9/Desktop/src/proje2/proje2.srcs/sources_1/bd/design_1/hdl/design_1.vhd:270]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_xlconstant_4_0' instantiated as 'design_1_i/xlconstant_4' [C:/Users/linh9/Desktop/src/proje2/proje2.srcs/sources_1/bd/design_1/hdl/design_1.vhd:274]
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/linh9/Desktop/src/proje2/proje2.runs/synth_1/.Xil/Vivado-6076-DESKTOP-T22NVQ5/dcp/design_1_Controler_0_0_in_context.xdc] for cell 'design_1_i/Controler_0'
Finished Parsing XDC File [C:/Users/linh9/Desktop/src/proje2/proje2.runs/synth_1/.Xil/Vivado-6076-DESKTOP-T22NVQ5/dcp/design_1_Controler_0_0_in_context.xdc] for cell 'design_1_i/Controler_0'
Parsing XDC File [C:/Users/linh9/Desktop/src/proje2/proje2.runs/synth_1/.Xil/Vivado-6076-DESKTOP-T22NVQ5/dcp_2/design_1_encoder_0_1_in_context.xdc] for cell 'design_1_i/encoder_0'
Finished Parsing XDC File [C:/Users/linh9/Desktop/src/proje2/proje2.runs/synth_1/.Xil/Vivado-6076-DESKTOP-T22NVQ5/dcp_2/design_1_encoder_0_1_in_context.xdc] for cell 'design_1_i/encoder_0'
Parsing XDC File [C:/Users/linh9/Desktop/src/proje2/proje2.runs/synth_1/.Xil/Vivado-6076-DESKTOP-T22NVQ5/dcp_3/design_1_ila_0_0_in_context.xdc] for cell 'design_1_i/ila_0'
Finished Parsing XDC File [C:/Users/linh9/Desktop/src/proje2/proje2.runs/synth_1/.Xil/Vivado-6076-DESKTOP-T22NVQ5/dcp_3/design_1_ila_0_0_in_context.xdc] for cell 'design_1_i/ila_0'
Parsing XDC File [C:/Users/linh9/Desktop/src/proje2/proje2.runs/synth_1/.Xil/Vivado-6076-DESKTOP-T22NVQ5/dcp_4/design_1_xlconstant_0_0_in_context.xdc] for cell 'design_1_i/xlconstant_0'
Finished Parsing XDC File [C:/Users/linh9/Desktop/src/proje2/proje2.runs/synth_1/.Xil/Vivado-6076-DESKTOP-T22NVQ5/dcp_4/design_1_xlconstant_0_0_in_context.xdc] for cell 'design_1_i/xlconstant_0'
Parsing XDC File [C:/Users/linh9/Desktop/src/proje2/proje2.runs/synth_1/.Xil/Vivado-6076-DESKTOP-T22NVQ5/dcp_5/design_1_xlconstant_1_0_in_context.xdc] for cell 'design_1_i/xlconstant_1'
Finished Parsing XDC File [C:/Users/linh9/Desktop/src/proje2/proje2.runs/synth_1/.Xil/Vivado-6076-DESKTOP-T22NVQ5/dcp_5/design_1_xlconstant_1_0_in_context.xdc] for cell 'design_1_i/xlconstant_1'
Parsing XDC File [C:/Users/linh9/Desktop/src/proje2/proje2.runs/synth_1/.Xil/Vivado-6076-DESKTOP-T22NVQ5/dcp_6/design_1_xlconstant_0_0_in_context.xdc] for cell 'design_1_i/xlconstant_2'
Finished Parsing XDC File [C:/Users/linh9/Desktop/src/proje2/proje2.runs/synth_1/.Xil/Vivado-6076-DESKTOP-T22NVQ5/dcp_6/design_1_xlconstant_0_0_in_context.xdc] for cell 'design_1_i/xlconstant_2'
Parsing XDC File [C:/Users/linh9/Desktop/src/proje2/proje2.runs/synth_1/.Xil/Vivado-6076-DESKTOP-T22NVQ5/dcp_7/design_1_xlconstant_3_0_in_context.xdc] for cell 'design_1_i/xlconstant_3'
Finished Parsing XDC File [C:/Users/linh9/Desktop/src/proje2/proje2.runs/synth_1/.Xil/Vivado-6076-DESKTOP-T22NVQ5/dcp_7/design_1_xlconstant_3_0_in_context.xdc] for cell 'design_1_i/xlconstant_3'
Parsing XDC File [C:/Users/linh9/Desktop/src/proje2/proje2.runs/synth_1/.Xil/Vivado-6076-DESKTOP-T22NVQ5/dcp_8/design_1_xlconstant_4_0_in_context.xdc] for cell 'design_1_i/xlconstant_4'
Finished Parsing XDC File [C:/Users/linh9/Desktop/src/proje2/proje2.runs/synth_1/.Xil/Vivado-6076-DESKTOP-T22NVQ5/dcp_8/design_1_xlconstant_4_0_in_context.xdc] for cell 'design_1_i/xlconstant_4'
Parsing XDC File [C:/Users/linh9/Desktop/src/proje2/proje2.runs/synth_1/.Xil/Vivado-6076-DESKTOP-T22NVQ5/dcp_9/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Finished Parsing XDC File [C:/Users/linh9/Desktop/src/proje2/proje2.runs/synth_1/.Xil/Vivado-6076-DESKTOP-T22NVQ5/dcp_9/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Parsing XDC File [C:/Users/linh9/Desktop/src/proje2/proje2.runs/synth_1/.Xil/Vivado-6076-DESKTOP-T22NVQ5/dcp_10/design_1_srcClk_0_0_in_context.xdc] for cell 'design_1_i/srcClk_0'
Finished Parsing XDC File [C:/Users/linh9/Desktop/src/proje2/proje2.runs/synth_1/.Xil/Vivado-6076-DESKTOP-T22NVQ5/dcp_10/design_1_srcClk_0_0_in_context.xdc] for cell 'design_1_i/srcClk_0'
Parsing XDC File [C:/Users/linh9/Desktop/src/proje2/proje2.runs/synth_1/.Xil/Vivado-6076-DESKTOP-T22NVQ5/dcp_11/design_1_ubufer_0_0_in_context.xdc] for cell 'design_1_i/ubufer_0'
Finished Parsing XDC File [C:/Users/linh9/Desktop/src/proje2/proje2.runs/synth_1/.Xil/Vivado-6076-DESKTOP-T22NVQ5/dcp_11/design_1_ubufer_0_0_in_context.xdc] for cell 'design_1_i/ubufer_0'
Parsing XDC File [C:/Users/linh9/Desktop/src/proje2/proje2.runs/synth_1/.Xil/Vivado-6076-DESKTOP-T22NVQ5/dcp_12/design_1_usample_0_0_in_context.xdc] for cell 'design_1_i/usample_0'
Finished Parsing XDC File [C:/Users/linh9/Desktop/src/proje2/proje2.runs/synth_1/.Xil/Vivado-6076-DESKTOP-T22NVQ5/dcp_12/design_1_usample_0_0_in_context.xdc] for cell 'design_1_i/usample_0'
Parsing XDC File [C:/Users/linh9/Desktop/src/proje2/proje2.runs/synth_1/.Xil/Vivado-6076-DESKTOP-T22NVQ5/dcp_13/design_1_usample_1_0_in_context.xdc] for cell 'design_1_i/usample_1'
Finished Parsing XDC File [C:/Users/linh9/Desktop/src/proje2/proje2.runs/synth_1/.Xil/Vivado-6076-DESKTOP-T22NVQ5/dcp_13/design_1_usample_1_0_in_context.xdc] for cell 'design_1_i/usample_1'
Parsing XDC File [C:/Users/linh9/Desktop/src/proje2/proje2.runs/synth_1/.Xil/Vivado-6076-DESKTOP-T22NVQ5/dcp_14/design_1_usample_2_0_in_context.xdc] for cell 'design_1_i/usample_2'
Finished Parsing XDC File [C:/Users/linh9/Desktop/src/proje2/proje2.runs/synth_1/.Xil/Vivado-6076-DESKTOP-T22NVQ5/dcp_14/design_1_usample_2_0_in_context.xdc] for cell 'design_1_i/usample_2'
Parsing XDC File [C:/Users/linh9/Desktop/src/proje2/zybo_z7.xdc]
Finished Parsing XDC File [C:/Users/linh9/Desktop/src/proje2/zybo_z7.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/linh9/Desktop/src/proje2/zybo_z7.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/linh9/Desktop/src/proje2/proje2.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/linh9/Desktop/src/proje2/proje2.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 749.555 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 749.555 ; gain = 539.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 749.555 ; gain = 539.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  C:/Users/linh9/Desktop/src/proje2/proje2.runs/synth_1/.Xil/Vivado-6076-DESKTOP-T22NVQ5/dcp_9/design_1_clk_wiz_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  C:/Users/linh9/Desktop/src/proje2/proje2.runs/synth_1/.Xil/Vivado-6076-DESKTOP-T22NVQ5/dcp_9/design_1_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/Controler_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/encoder_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ila_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/srcClk_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ubufer_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/usample_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/usample_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/usample_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/xlconstant_4. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 749.555 ; gain = 539.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 749.555 ; gain = 539.191
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 749.555 ; gain = 539.191
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/clk_wiz_0/clk_out1' to pin 'design_1_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:38 . Memory (MB): peak = 749.555 ; gain = 539.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:38 . Memory (MB): peak = 749.555 ; gain = 539.191
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:38 . Memory (MB): peak = 749.555 ; gain = 539.191
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:39 . Memory (MB): peak = 749.555 ; gain = 539.191
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:39 . Memory (MB): peak = 749.555 ; gain = 539.191
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:39 . Memory (MB): peak = 749.555 ; gain = 539.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:39 . Memory (MB): peak = 749.555 ; gain = 539.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:39 . Memory (MB): peak = 749.555 ; gain = 539.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:39 . Memory (MB): peak = 749.555 ; gain = 539.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------+----------+
|      |BlackBox name           |Instances |
+------+------------------------+----------+
|1     |design_1_Controler_0_0  |         1|
|2     |design_1_clk_wiz_0_0    |         1|
|3     |design_1_encoder_0_1    |         1|
|4     |design_1_ila_0_0        |         1|
|5     |design_1_srcClk_0_0     |         1|
|6     |design_1_ubufer_0_0     |         1|
|7     |design_1_usample_0_0    |         1|
|8     |design_1_usample_1_0    |         1|
|9     |design_1_usample_2_0    |         1|
|10    |design_1_xlconstant_0_0 |         1|
|11    |design_1_xlconstant_1_0 |         1|
|12    |design_1_xlconstant_2_0 |         1|
|13    |design_1_xlconstant_3_0 |         1|
|14    |design_1_xlconstant_4_0 |         1|
+------+------------------------+----------+

Report Cell Usage: 
+------+-----------------------------+------+
|      |Cell                         |Count |
+------+-----------------------------+------+
|1     |design_1_Controler_0_0_bbox  |     1|
|2     |design_1_clk_wiz_0_0_bbox    |     1|
|3     |design_1_encoder_0_1_bbox    |     1|
|4     |design_1_ila_0_0_bbox        |     1|
|5     |design_1_srcClk_0_0_bbox     |     1|
|6     |design_1_ubufer_0_0_bbox     |     1|
|7     |design_1_usample_0_0_bbox    |     1|
|8     |design_1_usample_1_0_bbox    |     1|
|9     |design_1_usample_2_0_bbox    |     1|
|10    |design_1_xlconstant_0_0_bbox |     1|
|11    |design_1_xlconstant_1_0_bbox |     1|
|12    |design_1_xlconstant_2_0_bbox |     1|
|13    |design_1_xlconstant_3_0_bbox |     1|
|14    |design_1_xlconstant_4_0_bbox |     1|
|15    |IBUF                         |     3|
|16    |OBUF                         |     1|
+------+-----------------------------+------+

Report Instance Areas: 
+------+-------------+---------+------+
|      |Instance     |Module   |Cells |
+------+-------------+---------+------+
|1     |top          |         |   319|
|2     |  design_1_i |design_1 |   315|
+------+-------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:39 . Memory (MB): peak = 749.555 ; gain = 539.191
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 749.555 ; gain = 110.145
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:39 . Memory (MB): peak = 749.555 ; gain = 539.191
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
67 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 759.008 ; gain = 481.797
INFO: [Common 17-1381] The checkpoint 'C:/Users/linh9/Desktop/src/proje2/proje2.runs/synth_1/design_1_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 759.008 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Jan 08 22:04:45 2020...
