
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'drauch' on host 'yoshi.ece.utexas.edu' (Linux_x86_64 version 3.10.0-1160.11.1.el7.x86_64) on Wed Mar 17 17:36:21 CDT 2021
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/home/ecelrc/students/drauch/research/scale-cnn/networks/td_fused/layers/tdf11/r8_o8'
Sourcing Tcl script 'tdf11.tcl'
INFO: [HLS 200-1510] Running: open_project -reset tdf11_prj 
INFO: [HLS 200-10] Creating and opening project '/home/ecelrc/students/drauch/research/scale-cnn/networks/td_fused/layers/tdf11/r8_o8/tdf11_prj'.
INFO: [HLS 200-1510] Running: add_files -cflags -I .. -I /home/ecelrc/students/drauch/research/scale-cnn/common -D FAST_COMPILE=0 /home/ecelrc/students/drauch/research/scale-cnn/common/global_defines.h tdf11.cpp 
INFO: [HLS 200-10] Adding design file '/home/ecelrc/students/drauch/research/scale-cnn/common/global_defines.h' to the project
INFO: [HLS 200-10] Adding design file 'tdf11.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb -cflags -I .. -I /home/ecelrc/students/drauch/research/scale-cnn/common/test -I /home/ecelrc/students/drauch/research/scale-cnn/common /home/ecelrc/students/drauch/research/scale-cnn/common/test/tb_utils.cpp ../test/golden.cpp ../test/tb_tdf11.cpp 
INFO: [HLS 200-10] Adding test bench file '/home/ecelrc/students/drauch/research/scale-cnn/common/test/tb_utils.cpp' to the project
INFO: [HLS 200-10] Adding test bench file '../test/golden.cpp' to the project
INFO: [HLS 200-10] Adding test bench file '../test/tb_tdf11.cpp' to the project
INFO: [HLS 200-1510] Running: set_top tdf11_top 
INFO: [HLS 200-1510] Running: open_solution -reset solution1 
INFO: [HLS 200-10] Creating and opening solution '/home/ecelrc/students/drauch/research/scale-cnn/networks/td_fused/layers/tdf11/r8_o8/tdf11_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
WARNING: [HLS 200-40] No /home/ecelrc/students/drauch/research/scale-cnn/networks/td_fused/layers/tdf11/r8_o8/tdf11_prj/solution1/solution1.aps file found.
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xcvu3p-ffvc1517-3-e 
INFO: [HLS 200-10] Setting target device to 'xcvu3p-ffvc1517-3-e'
INFO: [HLS 200-1510] Running: create_clock -period 10 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: set_directive_bind_storage -type ram_s2p -impl uram tdf11_top in_data 
INFO: [HLS 200-1510] Running: set_directive_bind_storage -type ram_s2p -impl uram tdf11_top out_data 
INFO: [HLS 200-1510] Running: set_directive_bind_storage -type ram_2p -impl uram tdf11_top l1_filter_data 
INFO: [HLS 200-1510] Running: set_directive_bind_storage -type ram_2p -impl bram tdf11_top l2_filter_data 
INFO: [HLS 200-1510] Running: set_directive_bind_storage -type ram_2p -impl bram tdf11_top l1_adjustments 
INFO: [HLS 200-1510] Running: set_directive_bind_storage -type ram_2p -impl bram tdf11_top l2_adjustments 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 8 tdf11_top in_data -dim 3 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 8 tdf11_top l1_filter_data -dim 4 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 tdf11_top out_data -dim 3 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 tdf11_top l1_adjustments -dim 2 
INFO: [HLS 200-1510] Running: set_directive_array_reshape -type cyclic -factor 4 tdf11_top l2_adjustments -dim 2 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 8 -dim 1 tdf11_top l1_filter_data 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 8 -dim 1 tdf11 weight_vecs 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 8 -dim 1 tdf11 products 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 8 -dim 3 tdf11 ifmap_vec 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 8 -dim 4 tdf11 weight_vecs 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 8 -dim 2 tdf11 products 
INFO: [HLS 200-1510] Running: set_directive_array_partition -type cyclic -factor 8 -dim 1 tdf11_top l2_filter_data 
INFO: [HLS 200-1510] Running: set_directive_pipeline tdf11_readInputs/IL6 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 8 tdf11_readInputs/IL6 
INFO: [HLS 200-1510] Running: set_directive_pipeline tdf11_readFilters/FL6 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 8 tdf11_readFilters/FL6 
INFO: [HLS 200-1510] Running: set_directive_pipeline tdf11_dot_product/DP_OUTER_3 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 8 tdf11_dot_product/DP_OUTER_3 
INFO: [HLS 200-1510] Running: set_directive_dataflow tdf11/TOP_LOOP 
INFO: [HLS 200-1510] Running: config_op hadd -impl fulldsp -latency 1 
INFO: [HLS 200-1445] Configure operator 'hadd' with implementation style 'fulldsp'.
INFO: [HLS 200-1446] Configure operator 'hadd' with latency 1.
INFO: [HLS 200-1510] Running: config_op hmul -impl maxdsp -latency 1 
INFO: [HLS 200-1445] Configure operator 'hmul' with implementation style 'maxdsp'.
INFO: [HLS 200-1446] Configure operator 'hmul' with latency 1.
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../../../../../../common/test/tb_utils.cpp in debug mode
   Compiling ../../../../../test/golden.cpp in debug mode
   Compiling ../../../../../test/tb_tdf11.cpp in debug mode
   Compiling ../../../../tdf11.cpp in debug mode
   Generating csim.exe
In file included from /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/include/hls_hotbm_apfixed.h:45:0,
                 from /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/include/hls_math.h:1065,
                 from ../../../../tdf11_conv_stages.h:8,
                 from ../../../../tdf11.cpp:5:
/usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/include/utils/x_hls_utils.h:243:40: warning: ‘hls_preserve’ attribute directive ignored [-Wattributes]
 __attribute__((hls_preserve)) T reg(T d)
                                        ^
Beginning functional validation.
Generating random inputs.
Running synthesized function...
Running golden comparison function...
Comparing expected vs. actual values.
0 out of 25088 points exceeded low error threshold.
13387 out of 25088 points equaled their exact expected values.
Validation successful.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 74.53 seconds. CPU system time: 1.33 seconds. Elapsed time: 76.13 seconds; current allocated memory: 240.424 MB.
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode off 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 240.669 MB.
INFO: [HLS 200-10] Analyzing design file 'tdf11.cpp' ... 
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:117:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:118:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:119:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:120:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:121:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:151:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:152:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:153:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:154:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:155:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:156:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:157:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:158:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:159:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:160:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:210:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:211:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:212:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:239:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:240:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:241:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:242:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:243:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:244:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:280:9
WARNING: [HLS 207-5510] 'Resource pragma' is deprecated, and it will be removed in future release. It is suggested to replace it with 'bind_op/bind_storage pragma'.: /usr/local/packages/xilinx_2020/Vitis_HLS/2020.2/common/technology/autopilot/hls_hotbm_apfixed.h:281:9
WARNING: [HLS 207-5301] unused parameter 'k': ./tdf11_conv_stages.h:76:37
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 33.41 seconds. CPU system time: 2.64 seconds. Elapsed time: 36.36 seconds; current allocated memory: 244.161 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'tdf11_adjust_value(decimal16, decimal16, decimal16, decimal16)' into 'tdf11_adjust(decimal16*, decimal16*, decimal16 (*) [4], unsigned short)' (./tdf11_conv_stages.h:223:20)
INFO: [HLS 214-131] Inlining function 'tdf11_adjust_value(decimal16, decimal16, decimal16, decimal16)' into 'tdf11_l2_writeOutputs(unsigned short, unsigned short, bool, decimal16*, decimal16 (*) [14][128], decimal16 (*) [4])' (tdf11.cpp:99:25)
WARNING: [HLS 214-185] The resource pragma (storage) on function argument, in 'call' is unsupported (tdf11.cpp:372:9)
INFO: [HLS 214-188] Unrolling loop 'IL6' (./tdf11_conv_stages.h:25:15) in function 'tdf11_readInputs' partially with a factor of 8 (./tdf11_conv_stages.h:25:15)
INFO: [HLS 214-188] Unrolling loop 'FL6' (./tdf11_conv_stages.h:49:15) in function 'tdf11_readFilters' partially with a factor of 8 (./tdf11_conv_stages.h:49:15)
INFO: [HLS 214-186] Unrolling loop 'FL7' (./tdf11_conv_stages.h:50:18) in function 'tdf11_readFilters' completely with a factor of 8 (./tdf11_conv_stages.h:50:18)
INFO: [HLS 214-186] Unrolling loop 'FL7' (./tdf11_conv_stages.h:50:18) in function 'tdf11_readFilters' completely with a factor of 8 (./tdf11_conv_stages.h:50:18)
INFO: [HLS 214-186] Unrolling loop 'FL7' (./tdf11_conv_stages.h:50:18) in function 'tdf11_readFilters' completely with a factor of 8 (./tdf11_conv_stages.h:50:18)
INFO: [HLS 214-186] Unrolling loop 'FL7' (./tdf11_conv_stages.h:50:18) in function 'tdf11_readFilters' completely with a factor of 8 (./tdf11_conv_stages.h:50:18)
INFO: [HLS 214-186] Unrolling loop 'FL7' (./tdf11_conv_stages.h:50:18) in function 'tdf11_readFilters' completely with a factor of 8 (./tdf11_conv_stages.h:50:18)
INFO: [HLS 214-186] Unrolling loop 'FL7' (./tdf11_conv_stages.h:50:18) in function 'tdf11_readFilters' completely with a factor of 8 (./tdf11_conv_stages.h:50:18)
INFO: [HLS 214-186] Unrolling loop 'FL7' (./tdf11_conv_stages.h:50:18) in function 'tdf11_readFilters' completely with a factor of 8 (./tdf11_conv_stages.h:50:18)
INFO: [HLS 214-186] Unrolling loop 'FL7' (./tdf11_conv_stages.h:50:18) in function 'tdf11_readFilters' completely with a factor of 8 (./tdf11_conv_stages.h:50:18)
INFO: [HLS 214-188] Unrolling loop 'DP_OUTER_3' (./tdf11_conv_stages.h:149:22) in function 'tdf11_dot_product' partially with a factor of 8 (./tdf11_conv_stages.h:149:22)
INFO: [HLS 214-186] Unrolling loop 'L2_ACC_3' (tdf11.cpp:47:12) in function 'tdf11_l2_accum' completely with a factor of 32 (tdf11.cpp:47:12)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_57_1' (tdf11.cpp:57:24) in function 'tdf11_l2_accum' completely with a factor of 32 (tdf11.cpp:57:24)
INFO: [HLS 214-188] Unrolling loop 'OUTPUT_LOOP' (tdf11.cpp:140:17) in function 'tdf11_accum_1' partially with a factor of 2 (tdf11.cpp:140:17)
INFO: [HLS 214-188] Unrolling loop 'OUTPUT_LOOP' (tdf11.cpp:179:17) in function 'tdf11_accum_2' partially with a factor of 2 (tdf11.cpp:179:17)
INFO: [HLS 214-178] Inlining function 'fp_struct<decimal16>::fp_struct(decimal16)' into 'int generic_signbit<decimal16>(decimal16)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_signbit.h:11:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<decimal16>::__signbit() const' into 'int generic_signbit<decimal16>(decimal16)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_signbit.h:11:0)
INFO: [HLS 214-178] Inlining function 'int generic_signbit<decimal16>(decimal16)' into 'hls::signbit(decimal16)' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/src/c++/signbithalf.cpp:7:0)
INFO: [HLS 214-178] Inlining function 'hls::signbit(decimal16)' into 'tdf11_adjust(decimal16*, decimal16*, decimal16 (*) [4], unsigned short)' (./tdf11_conv_stages.h:212:0)
INFO: [HLS 214-178] Inlining function 'hls::signbit(decimal16)' into 'tdf11_l2_writeOutputs(unsigned short, unsigned short, bool, decimal16*, decimal16 (*) [14][128], decimal16 (*) [4])' (tdf11.cpp:81:0)
INFO: [HLS 214-248] cyclic reshaped array 'out_data' on dimension 3 with 4 (tdf11.cpp:371:139)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 11.08 seconds. CPU system time: 0.87 seconds. Elapsed time: 12.4 seconds; current allocated memory: 249.709 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 249.710 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.54 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.68 seconds; current allocated memory: 271.474 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.69 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.75 seconds; current allocated memory: 293.882 MB.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_86_1' (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_signbit.h:12) in function 'tdf11_l2_writeOutputs' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ACCUM_LOOP_OUTER' (tdf11.cpp:171) in function 'tdf11_accum_2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'DP_OUTER_3' (./tdf11_conv_stages.h:149) in function 'tdf11_dot_product' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'ACCUM_LOOP_OUTER' (tdf11.cpp:132) in function 'tdf11_accum_1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_104_2' (tdf11.cpp:104) in function 'tdf11_l2_writeOutputs' completely with a factor of 4.
INFO: [XFORM 203-501] Unrolling loop 'L2_MUL' (tdf11.cpp:20) in function 'tdf11_l2_multiply' partially with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'ACCUM_LOOP_INNER' (tdf11.cpp:173) in function 'tdf11_accum_2' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'DP_INNER' (./tdf11_conv_stages.h:152) in function 'tdf11_dot_product' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'ACCUM_LOOP_INNER' (tdf11.cpp:134) in function 'tdf11_accum_1' completely with a factor of 64.
WARNING: [HLS 200-1476] Applying partition directive (tdf11.cpp:373:4) and reshape directive (tdf11.cpp:374:9) on the same variable 'l1_filter_data' (tdf11.cpp:373) may lead to unexpected synthesis behaviors.\

INFO: [XFORM 203-131] Reshaping array 'in_data' (tdf11.cpp:372) in dimension 3 with a cyclic factor of 8.
INFO: [XFORM 203-131] Reshaping array 'l1_filter_data' (tdf11.cpp:373) in dimension 4 with a cyclic factor of 8.
INFO: [XFORM 203-131] Reshaping array 'l1_adjustments' (tdf11.cpp:375) in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'l2_adjustments' (tdf11.cpp:376) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'ifmap_vec' (tdf11.cpp:277) in dimension 3 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'weight_vecs' (tdf11.cpp:278) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'products' (tdf11.cpp:279) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sums' (tdf11.cpp:280) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'intermediate_fmaps' (tdf11.cpp:281) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'indices' (tdf11.cpp:284) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'l2_products' (tdf11.cpp:352) in dimension 2 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'l2_partial_sums' (tdf11.cpp:357) in dimension 1 with a cyclic factor 16.
INFO: [XFORM 203-101] Partitioning array 'quad' (tdf11.cpp:84) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'l1_filter_data' (tdf11.cpp:373) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'l2_filter_data' (tdf11.cpp:374) in dimension 1 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'psum' (tdf11.cpp:167) in dimension 1 completely.
WARNING: [HLS 200-914] Completely partitioning array 'psum' (tdf11.cpp:128) accessed through non-constant indices on dimension 1 (tdf11.cpp:152:17), which may result in long runtime and suboptimal QoR due to large multiplexers. Please consider wrapping the array access into a function or using a register file core instead.
Resolution: For help on HLS 200-914 see www.xilinx.com/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-914.html
INFO: [XFORM 203-101] Partitioning array 'psum' (tdf11.cpp:128) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'weight_vecs' (tdf11.cpp:278) in dimension 4 with a cyclic factor 8.
INFO: [XFORM 203-101] Partitioning array 'products' (tdf11.cpp:279) in dimension 2 with a cyclic factor 8.
INFO: [XFORM 203-721] Extract dataflow region from loop TOP_LOOP (tdf11.cpp:272)  of function 'tdf11'.
INFO: [HLS 200-988] Store statement on variable  'sums[0]157' (tdf11.cpp:280) in a dataflow region ( 'dataflow_in_loop_TOP_LOOP' (tdf11.cpp:272:16)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'sums[1]158' (tdf11.cpp:280) in a dataflow region ( 'dataflow_in_loop_TOP_LOOP' (tdf11.cpp:272:16)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'sums[2]159' (tdf11.cpp:280) in a dataflow region ( 'dataflow_in_loop_TOP_LOOP' (tdf11.cpp:272:16)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'sums[3]160' (tdf11.cpp:280) in a dataflow region ( 'dataflow_in_loop_TOP_LOOP' (tdf11.cpp:272:16)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'sums[4]161' (tdf11.cpp:280) in a dataflow region ( 'dataflow_in_loop_TOP_LOOP' (tdf11.cpp:272:16)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'sums[5]162' (tdf11.cpp:280) in a dataflow region ( 'dataflow_in_loop_TOP_LOOP' (tdf11.cpp:272:16)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'sums[6]163' (tdf11.cpp:280) in a dataflow region ( 'dataflow_in_loop_TOP_LOOP' (tdf11.cpp:272:16)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [HLS 200-988] Store statement on variable  'sums[7]164' (tdf11.cpp:280) in a dataflow region ( 'dataflow_in_loop_TOP_LOOP' (tdf11.cpp:272:16)) will infer a separate dataflow process. Consider placing this store inside a function.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_TOP_LOOP' (tdf11.cpp:272:2), detected/extracted 40 process function(s): 
	 'tdf11_get_next_ijk'
	 'tdf11_readInputs'
	 'tdf11_readFilters'
	 'tdf11_dot_product'
	 'tdf11_accum_1'
	 'tdf11_accum_1'
	 'tdf11_accum_1'
	 'tdf11_accum_1'
	 'tdf11_accum_1'
	 'tdf11_accum_1'
	 'tdf11_accum_1'
	 'tdf11_accum_1'
	 'tdf11_accum_2'
	 'tdf11_accum_2'
	 'tdf11_accum_2'
	 'tdf11_accum_2'
	 'tdf11_accum_2'
	 'tdf11_accum_2'
	 'tdf11_accum_2'
	 'tdf11_accum_2'
	 'tdf11_accum_3'
	 'Block_entry_proc_proc'
	 'tdf11_accum_3'
	 'Block_entry_proc_proc42'
	 'tdf11_accum_3'
	 'Block_entry_proc_proc43'
	 'tdf11_accum_3'
	 'Block_entry_proc_proc44'
	 'tdf11_accum_3'
	 'Block_entry_proc_proc45'
	 'tdf11_accum_3'
	 'Block_entry_proc_proc46'
	 'tdf11_accum_3'
	 'Block_entry_proc_proc47'
	 'tdf11_accum_3'
	 'Block_entry_proc_proc48'
	 'tdf11_adjust'
	 'tdf11_l2_multiply'
	 'tdf11_l2_accum'
	 'tdf11_l2_writeOutputs'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_signbit.h:12:16) to (tdf11.cpp:103:17) in function 'tdf11_l2_writeOutputs'... converting 5 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 8.78 seconds. CPU system time: 0.16 seconds. Elapsed time: 9.07 seconds; current allocated memory: 341.921 MB.
INFO: [XFORM 203-541] Flattening a loop nest 'IL5' (./tdf11_conv_stages.h:20:21) in function 'tdf11_readInputs'.
INFO: [XFORM 203-541] Flattening a loop nest 'IL4' (./tdf11_conv_stages.h:19:18) in function 'tdf11_readInputs'.
INFO: [XFORM 203-541] Flattening a loop nest 'FL5' (./tdf11_conv_stages.h:48:26) in function 'tdf11_readFilters'.
INFO: [XFORM 203-541] Flattening a loop nest 'FL4' (./tdf11_conv_stages.h:47:23) in function 'tdf11_readFilters'.
INFO: [XFORM 203-541] Flattening a loop nest 'DP_OUTER_2' (./tdf11_conv_stages.h:148:33) in function 'tdf11_dot_product'.
INFO: [XFORM 203-541] Flattening a loop nest 'DP_OUTER_1' (./tdf11_conv_stages.h:147:28) in function 'tdf11_dot_product'.
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'out_data'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[6][5]' (./tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[6][0]' (./tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[1][1]' (./tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[5][5]' (./tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[6][4]' (./tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[3][0]' (./tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[6][6]' (./tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[2][5]' (./tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[6][7]' (./tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[7][7]' (./tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[4][6]' (./tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[7][0]' (./tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[5][7]' (./tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[7][4]' (./tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[4][0]' (./tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[5][1]' (./tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[2][2]' (./tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[0][1]' (./tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[6][3]' (./tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[7][1]' (./tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[7][6]' (./tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[4][3]' (./tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[3][5]' (./tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[3][1]' (./tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[0][7]' (./tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[7][5]' (./tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[7][2]' (./tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[1][6]' (./tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[2][0]' (./tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[1][2]' (./tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[0][5]' (./tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[0][6]' (./tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[1][4]' (./tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[0][3]' (./tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[2][4]' (./tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[3][2]' (./tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[1][3]' (./tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[5][4]' (./tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[4][2]' (./tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[1][5]' (./tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[3][6]' (./tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[5][0]' (./tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[2][3]' (./tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[4][5]' (./tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[1][7]' (./tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[0][2]' (./tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[3][7]' (./tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[3][3]' (./tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[4][1]' (./tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[4][7]' (./tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[2][1]' (./tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[0][4]' (./tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[2][6]' (./tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[1][0]' (./tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[0][0]' (./tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[6][2]' (./tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[2][7]' (./tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[5][6]' (./tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[4][4]' (./tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[6][1]' (./tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[5][2]' (./tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[3][4]' (./tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[5][3]' (./tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'products[7][3]' (./tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[6][5]' (./tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[6][0]' (./tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[1][1]' (./tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[5][5]' (./tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[6][4]' (./tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[3][0]' (./tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[6][6]' (./tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[2][5]' (./tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[6][7]' (./tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[7][7]' (./tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[4][6]' (./tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[7][0]' (./tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[5][7]' (./tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[7][4]' (./tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[4][0]' (./tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[5][1]' (./tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[2][2]' (./tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[0][1]' (./tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[6][3]' (./tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[7][1]' (./tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[7][6]' (./tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[4][3]' (./tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[3][5]' (./tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[3][1]' (./tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[0][7]' (./tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[7][5]' (./tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[7][2]' (./tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[1][6]' (./tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[2][0]' (./tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[1][2]' (./tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[0][5]' (./tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[0][6]' (./tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[1][4]' (./tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[0][3]' (./tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[2][4]' (./tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[3][2]' (./tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[1][3]' (./tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[5][4]' (./tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[4][2]' (./tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[1][5]' (./tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[3][6]' (./tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[5][0]' (./tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[2][3]' (./tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[4][5]' (./tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[1][7]' (./tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[0][2]' (./tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[3][7]' (./tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[3][3]' (./tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[4][1]' (./tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[4][7]' (./tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[2][1]' (./tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[0][4]' (./tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[2][6]' (./tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[1][0]' (./tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[0][0]' (./tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[6][2]' (./tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[2][7]' (./tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[5][6]' (./tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[4][4]' (./tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[6][1]' (./tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[5][2]' (./tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[3][4]' (./tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[5][3]' (./tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'products[7][3]' (./tdf11_conv_stages.h:139).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'accum_out' (tdf11.cpp:165).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'accum_out' (tdf11.cpp:165).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'accum_out' (tdf11.cpp:165).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'accum_out' (tdf11.cpp:165).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'accum_out' (tdf11.cpp:126).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'accum_out' (tdf11.cpp:126).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'accum_out' (tdf11.cpp:126).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'accum_out' (tdf11.cpp:126).
INFO: [HLS 200-472] Inferring partial write operation for 'l1_filter_data[0]' (tdf11.cpp:379:31)
INFO: [HLS 200-472] Inferring partial write operation for 'l2_filter_data[0]' (tdf11.cpp:380:25)
INFO: [HLS 200-472] Inferring partial write operation for 'l1_adjustments' (tdf11.cpp:381:25)
INFO: [HLS 200-472] Inferring partial write operation for 'l2_adjustments' (tdf11.cpp:382:25)
INFO: [HLS 200-472] Inferring partial write operation for 'ifmap_vec[0]' (./tdf11_conv_stages.h:33:35)
INFO: [HLS 200-472] Inferring partial write operation for 'weight_vecs[0][0]' (./tdf11_conv_stages.h:55:43)
INFO: [HLS 200-472] Inferring partial write operation for 'running_sums' (tdf11.cpp:93:27)
INFO: [HLS 200-472] Inferring partial write operation for 'l2_products[0]' (tdf11.cpp:29:31)
INFO: [HLS 200-472] Inferring partial write operation for 'l2_partial_sums[0]' (tdf11.cpp:63:35)
INFO: [HLS 200-472] Inferring partial write operation for 'products[0][0]' (./tdf11_conv_stages.h:153:32)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out' (tdf11.cpp:191:15)
INFO: [HLS 200-472] Inferring partial write operation for 'accum_out' (tdf11.cpp:152:15)
INTERNAL-INFO: never seen llvm instruction 'hsub'(535)
INTERNAL-INFO: never seen llvm instruction 'hsub'(535)
WARNING: [HLS 200-1449] Process tdf11_readInputs7 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 4.82 seconds. CPU system time: 0.2 seconds. Elapsed time: 5.49 seconds; current allocated memory: 620.875 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'tdf11_top' ...
WARNING: [SYN 201-103] Legalizing function name 'tdf11_accum_3.1' to 'tdf11_accum_3_1'.
WARNING: [SYN 201-103] Legalizing function name 'tdf11_accum_3.2' to 'tdf11_accum_3_2'.
WARNING: [SYN 201-103] Legalizing function name 'tdf11_accum_3.3' to 'tdf11_accum_3_3'.
WARNING: [SYN 201-103] Legalizing function name 'tdf11_accum_3.4' to 'tdf11_accum_3_4'.
WARNING: [SYN 201-103] Legalizing function name 'tdf11_accum_3.5' to 'tdf11_accum_3_5'.
WARNING: [SYN 201-103] Legalizing function name 'tdf11_accum_3.6' to 'tdf11_accum_3_6'.
WARNING: [SYN 201-103] Legalizing function name 'tdf11_accum_3.7' to 'tdf11_accum_3_7'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf11_get_next_ijk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.23 seconds; current allocated memory: 622.134 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 622.323 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf11_readInputs7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'IL4_IL5_IL6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'IL4_IL5_IL6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 622.847 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 623.508 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf11_readFilters6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'FL4_FL5_FL6'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'FL4_FL5_FL6'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.65 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.71 seconds; current allocated memory: 624.643 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 626.026 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf11_dot_product' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DP_OUTER_1_DP_OUTER_2_DP_OUTER_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'DP_OUTER_1_DP_OUTER_2_DP_OUTER_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.83 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.91 seconds; current allocated memory: 627.732 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.61 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.67 seconds; current allocated memory: 629.828 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf11_accum_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ACCUM_LOOP_OUTER'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 6, loop 'ACCUM_LOOP_OUTER'
INFO: [SCHED 204-61] Pipelining loop 'OUTPUT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'OUTPUT_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.54 seconds; current allocated memory: 631.212 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 633.676 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf11_accum_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ACCUM_LOOP_OUTER'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 6, loop 'ACCUM_LOOP_OUTER'
INFO: [SCHED 204-61] Pipelining loop 'OUTPUT_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'OUTPUT_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.88 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.96 seconds; current allocated memory: 634.000 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 634.439 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf11_accum_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 634.510 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 634.603 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 634.634 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 634.668 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf11_accum_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 634.738 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 634.831 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_proc42' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 634.861 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 634.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf11_accum_3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 634.965 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 635.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_proc43' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 635.089 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 635.122 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf11_accum_3_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 635.222 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 635.315 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_proc44' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 635.345 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 635.383 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf11_accum_3_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 635.453 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 635.546 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_proc45' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 635.576 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 635.610 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf11_accum_3_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 635.710 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 635.803 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_proc46' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 635.833 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 635.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf11_accum_3_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 635.938 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 636.031 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_proc47' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 636.061 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 636.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf11_accum_3_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 636.165 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 636.258 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_entry_proc_proc48' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 636.288 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 636.322 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf11_adjust' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ADJUST_LOOP'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 7, loop 'ADJUST_LOOP'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 636.713 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 637.385 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf11_l2_multiply4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L2_MUL'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'L2_MUL'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 637.833 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 638.466 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf11_l2_accum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 639.329 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 640.576 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf11_l2_writeOutputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_86_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 10, loop 'VITIS_LOOP_86_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.71 seconds; current allocated memory: 641.011 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 641.622 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_TOP_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 642.467 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 7.36 seconds. CPU system time: 0.03 seconds. Elapsed time: 7.45 seconds; current allocated memory: 643.764 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.16 seconds. CPU system time: 0.05 seconds. Elapsed time: 5.26 seconds; current allocated memory: 643.868 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.8 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.84 seconds; current allocated memory: 644.075 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'tdf11_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 5.24 seconds. CPU system time: 0.03 seconds. Elapsed time: 5.3 seconds; current allocated memory: 644.197 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'l1_filter_data_0' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'l2_filter_data_0' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'l1_adjustments' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'l2_adjustments' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.86 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.92 seconds; current allocated memory: 644.398 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf11_get_next_ijk' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'i' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'j' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'k' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf11_get_next_ijk'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.39 seconds. CPU system time: 0.05 seconds. Elapsed time: 5.49 seconds; current allocated memory: 644.687 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf11_readInputs7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf11_readInputs7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.3 seconds; current allocated memory: 646.311 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf11_readFilters6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_816_128_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf11_readFilters6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.13 seconds; current allocated memory: 651.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf11_dot_product' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf11_dot_product'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.73 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.89 seconds; current allocated memory: 659.484 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf11_accum_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf11_accum_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.28 seconds. CPU system time: 0.11 seconds. Elapsed time: 2.51 seconds; current allocated memory: 668.897 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf11_accum_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf11_accum_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.75 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.95 seconds; current allocated memory: 676.167 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf11_accum_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf11_accum_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 677.694 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 678.130 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf11_accum_3_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf11_accum_3_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 678.432 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_proc42' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_proc42'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 678.839 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf11_accum_3_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf11_accum_3_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 679.141 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_proc43' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_proc43'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 679.577 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf11_accum_3_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf11_accum_3_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 679.850 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_proc44' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_proc44'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 680.256 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf11_accum_3_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf11_accum_3_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 680.529 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_proc45' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_proc45'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 680.980 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf11_accum_3_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf11_accum_3_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.13 seconds; current allocated memory: 681.269 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_proc46' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_proc46'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 681.720 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf11_accum_3_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf11_accum_3_6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 682.009 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_proc47' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_proc47'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 682.445 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf11_accum_3_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf11_accum_3_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 682.734 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_entry_proc_proc48' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_entry_proc_proc48'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 683.155 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf11_adjust' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_83_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_83_1_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf11_adjust'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 684.567 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf11_l2_multiply4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_83_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf11_l2_multiply4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.79 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.88 seconds; current allocated memory: 687.771 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf11_l2_accum' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf11_l2_accum'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.63 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.74 seconds; current allocated memory: 691.706 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf11_l2_writeOutputs' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'hadd_16ns_16ns_16_2_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hmul_16ns_16ns_16_2_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'hsub_16ns_16ns_16_2_full_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_1616_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf11_l2_writeOutputs'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.1 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.28 seconds; current allocated memory: 697.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_TOP_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_TOP_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 9.89 seconds. CPU system time: 0.16 seconds. Elapsed time: 10.12 seconds; current allocated memory: 724.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 8.99 seconds. CPU system time: 0.14 seconds. Elapsed time: 9.28 seconds; current allocated memory: 733.583 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'tdf11_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'tdf11_top/dummy_val' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'tdf11_top/out_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'tdf11_top' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'tdf11_top'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.45 seconds. CPU system time: 0.08 seconds. Elapsed time: 5.61 seconds; current allocated memory: 735.332 MB.
INFO: [RTMG 210-278] Implementing memory 'tdf11_top_tdf11_l2_writeOutputs_running_sums_ram (RAM_T2P_BRAM)' using block RAMs with power-on initialization.
INFO: [HLS 200-741] Implementing PIPO tdf11_top_dataflow_in_loop_TOP_LOOP_ifmap_vec_0_memcore using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'tdf11_top_dataflow_in_loop_TOP_LOOP_ifmap_vec_0_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-740] Implementing PIPO tdf11_top_dataflow_in_loop_TOP_LOOP_products_0_0_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'tdf11_top_dataflow_in_loop_TOP_LOOP_products_0_0_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-740] Implementing PIPO tdf11_top_dataflow_in_loop_TOP_LOOP_accum1_out_0_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'tdf11_top_dataflow_in_loop_TOP_LOOP_accum1_out_0_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-740] Implementing PIPO tdf11_top_dataflow_in_loop_TOP_LOOP_accum2_out_0_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'tdf11_top_dataflow_in_loop_TOP_LOOP_accum2_out_0_memcore_ram (RAM)' using auto RAMs.
INFO: [HLS 200-740] Implementing PIPO tdf11_top_dataflow_in_loop_TOP_LOOP_l2_products_0_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'tdf11_top_dataflow_in_loop_TOP_LOOP_l2_products_0_memcore_ram (RAM)' using block RAMs.
INFO: [HLS 200-740] Implementing PIPO tdf11_top_dataflow_in_loop_TOP_LOOP_l2_partial_sums_0_memcore using a separate memory for each block
INFO: [RTMG 210-278] Implementing memory 'tdf11_top_dataflow_in_loop_TOP_LOOP_l2_partial_sums_0_memcore_ram (RAM)' using block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'indices_01_c_U(tdf11_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'indices_12_c_U(tdf11_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'indices_23_c_U(tdf11_top_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'indices_23_c1_U(tdf11_top_fifo_w6_d8_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'write4_c_U(tdf11_top_fifo_w1_d11_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'indices_01_c2_U(tdf11_top_fifo_w4_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'indices_12_c3_U(tdf11_top_fifo_w8_d10_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_channel_U(tdf11_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sums_0_U(tdf11_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_220_channel_U(tdf11_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sums_1_U(tdf11_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_221_channel_U(tdf11_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sums_2_U(tdf11_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_222_channel_U(tdf11_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sums_3_U(tdf11_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_223_channel_U(tdf11_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sums_4_U(tdf11_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_224_channel_U(tdf11_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sums_5_U(tdf11_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_225_channel_U(tdf11_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sums_6_U(tdf11_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tmp_226_channel_U(tdf11_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'sums_7_U(tdf11_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'indices_23_c4_U(tdf11_top_fifo_w6_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'intermediate_fmaps_0_U(tdf11_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'intermediate_fmaps_1_U(tdf11_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'intermediate_fmaps_2_U(tdf11_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'intermediate_fmaps_3_U(tdf11_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'intermediate_fmaps_4_U(tdf11_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'intermediate_fmaps_5_U(tdf11_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'intermediate_fmaps_6_U(tdf11_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'intermediate_fmaps_7_U(tdf11_top_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_tdf11_readFilters6_U0_U(tdf11_top_start_for_tdf11_readFilters6_U0)' using Shift Registers.
WARNING: [RTMG 210-274] Memory 'tdf11_top_in_data' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'tdf11_top_in_data_rom' using ultra ROMs.
INFO: [RTMG 210-278] Implementing memory 'tdf11_top_l1_filter_data_0_ram (RAM_2P_URAM)' using ultra RAMs.
WARNING: [RTMG 210-274] Memory 'tdf11_top_l1_filter_data_1' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'tdf11_top_l1_filter_data_1_rom' using ultra ROMs.
INFO: [RTMG 210-278] Implementing memory 'tdf11_top_l2_filter_data_0_ram (RAM_2P_BRAM)' using block RAMs.
WARNING: [RTMG 210-274] Memory 'tdf11_top_l2_filter_data_1' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'tdf11_top_l2_filter_data_1_rom' using block ROMs.
INFO: [RTMG 210-278] Implementing memory 'tdf11_top_l1_adjustments_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'tdf11_top_l2_adjustments_ram (RAM_2P_BRAM)' using block RAMs.
INFO: [HLS 200-741] Implementing PIPO tdf11_top_dataflow_in_loop_TOP_LOOP_ifmap_vec_0_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO tdf11_top_dataflow_in_loop_TOP_LOOP_products_0_0_memcore using a separate memory for each block
INFO: [HLS 200-740] Implementing PIPO tdf11_top_dataflow_in_loop_TOP_LOOP_accum1_out_0_memcore using a separate memory for each block
INFO: [HLS 200-740] Implementing PIPO tdf11_top_dataflow_in_loop_TOP_LOOP_accum2_out_0_memcore using a separate memory for each block
INFO: [HLS 200-740] Implementing PIPO tdf11_top_dataflow_in_loop_TOP_LOOP_l2_products_0_memcore using a separate memory for each block
INFO: [HLS 200-740] Implementing PIPO tdf11_top_dataflow_in_loop_TOP_LOOP_l2_partial_sums_0_memcore using a separate memory for each block
INFO: [HLS 200-741] Implementing PIPO tdf11_top_dataflow_in_loop_TOP_LOOP_ifmap_vec_0_memcore using a single memory for all blocks
INFO: [HLS 200-740] Implementing PIPO tdf11_top_dataflow_in_loop_TOP_LOOP_products_0_0_memcore using a separate memory for each block
INFO: [HLS 200-740] Implementing PIPO tdf11_top_dataflow_in_loop_TOP_LOOP_accum1_out_0_memcore using a separate memory for each block
INFO: [HLS 200-740] Implementing PIPO tdf11_top_dataflow_in_loop_TOP_LOOP_accum2_out_0_memcore using a separate memory for each block
INFO: [HLS 200-740] Implementing PIPO tdf11_top_dataflow_in_loop_TOP_LOOP_l2_products_0_memcore using a separate memory for each block
INFO: [HLS 200-740] Implementing PIPO tdf11_top_dataflow_in_loop_TOP_LOOP_l2_partial_sums_0_memcore using a separate memory for each block
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 13.7 seconds. CPU system time: 1.12 seconds. Elapsed time: 18.63 seconds; current allocated memory: 746.535 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for tdf11_top.
INFO: [VLOG 209-307] Generating Verilog RTL for tdf11_top.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 139.06 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 146.56 seconds. CPU system time: 6.63 seconds. Elapsed time: 162.69 seconds; current allocated memory: 752.996 MB.
INFO: [HLS 200-112] Total CPU user time: 225.9 seconds. Total CPU system time: 9.73 seconds. Total elapsed time: 243.79 seconds; peak allocated memory: 746.535 MB.
INFO: [Common 17-206] Exiting vitis_hls at Wed Mar 17 17:40:24 2021...
