This repository contains my VHDL and Verilog learning projects.


- `HDL_Projects/Verilog/`  
  All Verilog modules and testbenches.

- `HDL_Projects/VHDL/`  
  All VHDL modules and testbenches.

- `HDL_Projects/docs/`  
  Datasheet notes, block diagrams, and documentation.

- `HDL_Projects/scripts/`  
  Build and synthesis scripts (Yosys, GHDL, etc.).