
---------- Begin Simulation Statistics ----------
final_tick                               161270759000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 195986                       # Simulator instruction rate (inst/s)
host_mem_usage                                 724484                       # Number of bytes of host memory used
host_op_rate                                   196377                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   510.24                       # Real time elapsed on the host
host_tick_rate                              316068552                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100199569                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.161271                       # Number of seconds simulated
sim_ticks                                161270759000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.568614                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2104072                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2113188                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             83520                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3635501                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                297                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             792                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              495                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4389789                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   66026                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          168                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100199569                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.612708                       # CPI: cycles per instruction
system.cpu.discardedOps                        196894                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42628086                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43485114                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11033502                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        28459094                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.620075                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        161270759                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46443154     46.35%     46.35% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.37% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                1      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.37% # Class of committed instruction
system.cpu.op_class_0::MemRead               42756988     42.67%     89.04% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10978706     10.96%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100199569                       # Class of committed instruction
system.cpu.tickCycles                       132811665                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       168018                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        369154                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          206                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       712572                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          497                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1426605                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            497                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 161270759000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              64333                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       111565                       # Transaction distribution
system.membus.trans_dist::CleanEvict            56447                       # Transaction distribution
system.membus.trans_dist::ReadExReq            136809                       # Transaction distribution
system.membus.trans_dist::ReadExResp           136809                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         64333                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       570296                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 570296                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     20013248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                20013248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            201142                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  201142    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              201142                       # Request fanout histogram
system.membus.respLayer1.occupancy         1087014250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           815414000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 161270759000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            427267                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       750417                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          316                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          130346                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           286768                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          286768                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           757                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       426510                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1830                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2138810                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2140640                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        68672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     86536320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               86604992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          168509                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7140160                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           882544                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000799                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.028252                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 881839     99.92%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    705      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             882544                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2704941000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2139838995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2271000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 161270759000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   90                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               512798                       # number of demand (read+write) hits
system.l2.demand_hits::total                   512888                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  90                       # number of overall hits
system.l2.overall_hits::.cpu.data              512798                       # number of overall hits
system.l2.overall_hits::total                  512888                       # number of overall hits
system.l2.demand_misses::.cpu.inst                667                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             200480                       # number of demand (read+write) misses
system.l2.demand_misses::total                 201147                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               667                       # number of overall misses
system.l2.overall_misses::.cpu.data            200480                       # number of overall misses
system.l2.overall_misses::total                201147                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     65916000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  20874128000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      20940044000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     65916000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  20874128000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     20940044000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              757                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           713278                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               714035                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             757                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          713278                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              714035                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.881110                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.281069                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.281705                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.881110                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.281069                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.281705                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 98824.587706                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 104120.750200                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 104103.188216                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 98824.587706                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 104120.750200                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 104103.188216                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              111565                       # number of writebacks
system.l2.writebacks::total                    111565                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           667                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        200475                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            201142                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          667                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       200475                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           201142                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     52576000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  16864217000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  16916793000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     52576000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  16864217000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  16916793000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.881110                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.281062                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.281698                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.881110                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.281062                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.281698                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 78824.587706                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 84121.296920                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 84103.732686                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 78824.587706                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 84121.296920                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84103.732686                       # average overall mshr miss latency
system.l2.replacements                         168509                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       638852                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           638852                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       638852                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       638852                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          313                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              313                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          313                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          313                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            149959                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                149959                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          136809                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              136809                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  14504348000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   14504348000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        286768                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            286768                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.477072                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.477072                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 106018.960741                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 106018.960741                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       136809                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         136809                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  11768168000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  11768168000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.477072                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.477072                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 86018.960741                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 86018.960741                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             90                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 90                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          667                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              667                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     65916000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     65916000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          757                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            757                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.881110                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.881110                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 98824.587706                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 98824.587706                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          667                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          667                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     52576000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     52576000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.881110                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.881110                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 78824.587706                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78824.587706                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        362839                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            362839                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        63671                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           63671                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   6369780000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   6369780000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       426510                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        426510                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.149284                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.149284                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 100042.091376                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 100042.091376                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        63666                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        63666                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   5096049000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   5096049000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.149272                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.149272                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 80043.492602                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80043.492602                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 161270759000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32161.403512                       # Cycle average of tags in use
system.l2.tags.total_refs                     1426394                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    201277                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.086721                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      42.417618                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        80.207638                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     32038.778257                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001294                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002448                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.977746                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.981488                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          102                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          621                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         7988                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        24040                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   5906873                       # Number of tag accesses
system.l2.tags.data_accesses                  5906873                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 161270759000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          42688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       12830400                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           12873088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        42688                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         42688                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      7140160                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         7140160                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             667                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          200475                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              201142                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       111565                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             111565                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            264698                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          79558130                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              79822828                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       264698                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           264698                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       44274362                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             44274362                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       44274362                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           264698                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         79558130                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            124097190                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    111565.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       667.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    200428.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.008772798500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6635                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6635                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              545766                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             105090                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      201142                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     111565                       # Number of write requests accepted
system.mem_ctrls.readBursts                    201142                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   111565                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     47                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             12725                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             12988                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             12543                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             12479                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             12328                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             12391                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             12422                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             12372                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             12548                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             12508                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            12446                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12847                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            12644                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            12600                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            12662                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            12592                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7065                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              7330                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7018                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7005                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              6975                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              6812                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              6791                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6750                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              6886                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6872                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6823                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             7078                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             6991                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             6986                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             7061                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             7093                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.04                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2801754750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1005475000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              6572286000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13932.49                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32682.49                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   131721                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   70266                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 65.50                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                62.98                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                201142                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               111565                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  152376                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   48129                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     335                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     254                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6669                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6687                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       110642                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    180.837223                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   106.274289                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   248.186250                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        77820     70.33%     70.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        10572      9.56%     79.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5142      4.65%     84.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1132      1.02%     85.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8740      7.90%     93.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          640      0.58%     94.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          510      0.46%     94.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          406      0.37%     94.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         5680      5.13%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       110642                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         6635                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.306104                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.374692                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     55.969913                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          6472     97.54%     97.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           21      0.32%     97.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          129      1.94%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            5      0.08%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            5      0.08%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            1      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6635                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6635                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.810249                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.779920                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.021188                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3984     60.05%     60.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              127      1.91%     61.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2345     35.34%     97.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              158      2.38%     99.68% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               20      0.30%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6635                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               12870080                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3008                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7138304                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                12873088                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7140160                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        79.80                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        44.26                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     79.82                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     44.27                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.97                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.62                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.35                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  161270659000                       # Total gap between requests
system.mem_ctrls.avgGap                     515724.49                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        42688                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     12827392                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7138304                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 264697.706296527060                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 79539478.077361807227                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 44262853.627420447767                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          667                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       200475                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       111565                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     18326750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   6553959250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3880785837750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27476.39                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32692.15                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  34784975.91                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    64.60                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            395013360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            209946990                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           720047580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          291223800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     12730423680.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      32688207810                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      34401060000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        81435923220                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        504.963973                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  89089991500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   5385120000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  66795647500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            394984800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            209939400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           715770720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          290994120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     12730423680.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      32813480130                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      34295567520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        81451160370                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        505.058455                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  88813446500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   5385120000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  67072192500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    161270759000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 161270759000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     10198047                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10198047                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10198047                       # number of overall hits
system.cpu.icache.overall_hits::total        10198047                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          757                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            757                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          757                       # number of overall misses
system.cpu.icache.overall_misses::total           757                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     71630000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     71630000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     71630000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     71630000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10198804                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10198804                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10198804                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10198804                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000074                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000074                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000074                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000074                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 94623.513871                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 94623.513871                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 94623.513871                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 94623.513871                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          316                       # number of writebacks
system.cpu.icache.writebacks::total               316                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          757                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          757                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          757                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          757                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     70116000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     70116000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     70116000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     70116000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000074                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000074                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000074                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000074                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 92623.513871                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 92623.513871                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 92623.513871                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 92623.513871                       # average overall mshr miss latency
system.cpu.icache.replacements                    316                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10198047                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10198047                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          757                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           757                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     71630000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     71630000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10198804                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10198804                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000074                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000074                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 94623.513871                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 94623.513871                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          757                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          757                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     70116000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     70116000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000074                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000074                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 92623.513871                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 92623.513871                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 161270759000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           364.099643                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10198804                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               757                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          13472.660502                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   364.099643                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.711132                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.711132                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          441                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          441                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.861328                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          20398365                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         20398365                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 161270759000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 161270759000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 161270759000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51395271                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51395271                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51395775                       # number of overall hits
system.cpu.dcache.overall_hits::total        51395775                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       757761                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         757761                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       765676                       # number of overall misses
system.cpu.dcache.overall_misses::total        765676                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  35934314000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  35934314000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  35934314000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  35934314000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52153032                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52153032                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52161451                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52161451                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.014530                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014530                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014679                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014679                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 47421.698926                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 47421.698926                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 46931.487992                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 46931.487992                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       111921                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3120                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    35.872115                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       638852                       # number of writebacks
system.cpu.dcache.writebacks::total            638852                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        52397                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        52397                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        52397                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        52397                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       705364                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       705364                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       713274                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       713274                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  32928866000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  32928866000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  33797429999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  33797429999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.013525                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.013525                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013674                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013674                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 46683.508089                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 46683.508089                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 47383.516011                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 47383.516011                       # average overall mshr miss latency
system.cpu.dcache.replacements                 712254                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40755981                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40755981                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       418872                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        418872                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  15258266000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  15258266000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41174853                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41174853                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010173                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010173                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 36427.037377                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 36427.037377                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          276                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          276                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       418596                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       418596                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  14406692000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  14406692000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.010166                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.010166                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 34416.697723                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 34416.697723                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10639290                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10639290                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       338889                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       338889                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  20676048000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  20676048000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10978179                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10978179                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.030869                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.030869                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61011.269177                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61011.269177                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        52121                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        52121                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       286768                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       286768                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  18522174000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  18522174000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.026122                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026122                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 64589.403281                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 64589.403281                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          504                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           504                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7915                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7915                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.940135                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.940135                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7910                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7910                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    868563999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    868563999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.939542                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.939542                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 109805.815297                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 109805.815297                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       311000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       311000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        77750                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        77750                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       303000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       303000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.105263                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        75750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        75750                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 161270759000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1012.837742                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52109125                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            713278                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             73.055842                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1012.837742                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.989099                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.989099                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           74                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          416                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          522                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         105036332                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        105036332                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 161270759000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 161270759000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
