<annotationInfo>
<annotationInfo>
&lt;\/annotationInfo&gt;
<annotationInfo>
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="5" filename="D:/Vivado_Webpack/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\complex" linenumber="1059" name="p_val_toint" contextFuncName="real" moduleName="real.1" rtlName="p_val_toint_fu_43_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"&gt;&lt;\/item&gt;
<item  id="7" filename="D:/Vivado_Webpack/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\complex" linenumber="1059" name="gep45_part_set" contextFuncName="real" moduleName="real.1" rtlName="complex_float_s_din" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="5" filename="D:/Vivado_Webpack/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\complex" linenumber="1062" name="p_val_toint" contextFuncName="imag" moduleName="imag.1" rtlName="p_val_toint_fu_45_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"&gt;&lt;\/item&gt;
<item  id="7" filename="D:/Vivado_Webpack/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\complex" linenumber="1062" name="gep167_part_set" contextFuncName="imag" moduleName="imag.1" rtlName="complex_float_s_din" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="7" filename="D:/Vivado_Webpack/Vivado/2018.3/common/technology/autopilot\hls_fft.h" linenumber="302" name="tmp_s" contextFuncName="setSch" moduleName="dummy_proc_fe.1395" rtlName="tmp_s_fu_73_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"&gt;&lt;\/item&gt;
<item  id="8" filename="D:/Vivado_Webpack/Vivado/2018.3/common/technology/autopilot\hls_fft.h" linenumber="302" name="p_Result_s" contextFuncName="setSch" moduleName="dummy_proc_fe.1395" rtlName="p_Result_s_fu_81_p5" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"&gt;&lt;\/item&gt;
<item  id="12" filename="WienerDeblur.cpp" linenumber="305" name="exitcond" contextFuncName="dummy_proc_fe" moduleName="dummy_proc_fe.1395" rtlName="exitcond_fu_93_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"&gt;&lt;\/item&gt;
<item  id="14" filename="WienerDeblur.cpp" linenumber="305" name="i_2" contextFuncName="dummy_proc_fe" moduleName="dummy_proc_fe.1395" rtlName="i_2_fu_99_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="7" filename="D:/Vivado_Webpack/Vivado/2018.3/common/technology/autopilot\hls_fft.h" linenumber="422" name="ovflw" contextFuncName="getOvflo" moduleName="dummy_proc_middle.1394" rtlName="ovflw_fu_150_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"&gt;&lt;\/item&gt;
<item  id="8" filename="D:/Vivado_Webpack/Vivado/2018.3/common/technology/autopilot\hls_fft.h" linenumber="422" name="sel_tmp" contextFuncName="getOvflo" moduleName="dummy_proc_middle.1394" rtlName="sel_tmp_fu_154_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"&gt;&lt;\/item&gt;
<item  id="12" filename="WienerDeblur.cpp" linenumber="327" name="exitcond" contextFuncName="dummy_proc_middle" moduleName="dummy_proc_middle.1394" rtlName="exitcond_fu_160_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"&gt;&lt;\/item&gt;
<item  id="14" filename="WienerDeblur.cpp" linenumber="327" name="i_1" contextFuncName="dummy_proc_middle" moduleName="dummy_proc_middle.1394" rtlName="i_1_fu_166_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"&gt;&lt;\/item&gt;
<item  id="18" filename="WienerDeblur.cpp" linenumber="330" name="p_Val2_s" contextFuncName="dummy_proc_middle" moduleName="dummy_proc_middle.1394" rtlName="p_Val2_s_fu_172_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"&gt;&lt;\/item&gt;
<item  id="19" filename="WienerDeblur.cpp" linenumber="330" name="re_1" contextFuncName="dummy_proc_middle" moduleName="dummy_proc_middle.1394" rtlName="re_1_fu_320_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"&gt;&lt;\/item&gt;
<item  id="20" filename="WienerDeblur.cpp" linenumber="330" name="p_Val2_91" contextFuncName="dummy_proc_middle" moduleName="dummy_proc_middle.1394" rtlName="p_Val2_91_reg_596" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"&gt;&lt;\/item&gt;
<item  id="21" filename="WienerDeblur.cpp" linenumber="330" name="im_1" contextFuncName="dummy_proc_middle" moduleName="dummy_proc_middle.1394" rtlName="im_1_fu_325_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"&gt;&lt;\/item&gt;
<item  id="22" filename="WienerDeblur.cpp" linenumber="331" name="tmp_V" contextFuncName="dummy_proc_middle" moduleName="dummy_proc_middle.1394" rtlName="tmp_V_fu_186_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"&gt;&lt;\/item&gt;
<item  id="23" filename="WienerDeblur.cpp" linenumber="331" name="tmp_V_5" contextFuncName="dummy_proc_middle" moduleName="dummy_proc_middle.1394" rtlName="tmp_V_5_fu_196_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"&gt;&lt;\/item&gt;
<item  id="24" filename="WienerDeblur.cpp" linenumber="331" name="notlhs" contextFuncName="dummy_proc_middle" moduleName="dummy_proc_middle.1394" rtlName="notlhs_fu_200_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"&gt;&lt;\/item&gt;
<item  id="25" filename="WienerDeblur.cpp" linenumber="331" name="notrhs" contextFuncName="dummy_proc_middle" moduleName="dummy_proc_middle.1394" rtlName="notrhs_fu_330_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"&gt;&lt;\/item&gt;
<item  id="26" filename="WienerDeblur.cpp" linenumber="331" name="tmp_33" contextFuncName="dummy_proc_middle" moduleName="dummy_proc_middle.1394" rtlName="tmp_33_fu_335_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"&gt;&lt;\/item&gt;
<item  id="27" filename="WienerDeblur.cpp" linenumber="331" name="tmp_34" contextFuncName="dummy_proc_middle" moduleName="dummy_proc_middle.1394" rtlName="WienerDeblur_fcmpdEe_U17" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"&gt;&lt;\/item&gt;
<item  id="28" filename="WienerDeblur.cpp" linenumber="331" name="tmp_39" contextFuncName="dummy_proc_middle" moduleName="dummy_proc_middle.1394" rtlName="WienerDeblur_fcmpdEe_U18" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"&gt;&lt;\/item&gt;
<item  id="29" filename="WienerDeblur.cpp" linenumber="331" name="tmp_45" contextFuncName="dummy_proc_middle" moduleName="dummy_proc_middle.1394" rtlName="tmp_45_fu_340_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"&gt;&lt;\/item&gt;
<item  id="30" filename="WienerDeblur.cpp" linenumber="331" name="or_cond_demorgan" contextFuncName="dummy_proc_middle" moduleName="dummy_proc_middle.1394" rtlName="or_cond_demorgan_fu_346_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"&gt;&lt;\/item&gt;
<item  id="31" filename="WienerDeblur.cpp" linenumber="331" name="or_cond" contextFuncName="dummy_proc_middle" moduleName="dummy_proc_middle.1394" rtlName="or_cond_fu_352_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"&gt;&lt;\/item&gt;
<item  id="32" filename="WienerDeblur.cpp" linenumber="330" name="p_Result_s" contextFuncName="dummy_proc_middle" moduleName="dummy_proc_middle.1394" rtlName="p_Result_s_reg_612" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"&gt;&lt;\/item&gt;
<item  id="33" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h" linenumber="14" name="mantissa_V" contextFuncName="generic_cast_IEEE754&lt;int, 6, float&gt;" moduleName="dummy_proc_middle.1394" rtlName="mantissa_V_fu_358_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="34" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h" linenumber="14" name="mantissa_V_4_cast4" contextFuncName="generic_cast_IEEE754&lt;int, 6, float&gt;" moduleName="dummy_proc_middle.1394" rtlName="mantissa_V_4_cast4_fu_367_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="35" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h" linenumber="339" name="tmp_i_i_i_i_cast3" contextFuncName="expv" moduleName="dummy_proc_middle.1394" rtlName="tmp_i_i_i_i_cast3_fu_214_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="36" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h" linenumber="339" name="sh_assign" contextFuncName="expv" moduleName="dummy_proc_middle.1394" rtlName="sh_assign_fu_218_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="37" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h" linenumber="17" name="isNeg" contextFuncName="generic_cast_IEEE754&lt;int, 6, float&gt;" moduleName="dummy_proc_middle.1394" rtlName="isNeg_reg_617" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="38" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h" linenumber="17" name="tmp_i_i_i" contextFuncName="generic_cast_IEEE754&lt;int, 6, float&gt;" moduleName="dummy_proc_middle.1394" rtlName="tmp_i_i_i_fu_232_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="39" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h" linenumber="17" name="tmp_i_i_i_cast" contextFuncName="generic_cast_IEEE754&lt;int, 6, float&gt;" moduleName="dummy_proc_middle.1394" rtlName="tmp_i_i_i_cast_fu_238_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="40" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h" linenumber="17" name="ush" contextFuncName="generic_cast_IEEE754&lt;int, 6, float&gt;" moduleName="dummy_proc_middle.1394" rtlName="ush_fu_242_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="41" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h" linenumber="17" name="sh_assign_11_cast" contextFuncName="generic_cast_IEEE754&lt;int, 6, float&gt;" moduleName="dummy_proc_middle.1394" rtlName="sh_assign_11_cast_fu_371_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="42" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h" linenumber="17" name="sh_assign_11_cast_ca" contextFuncName="generic_cast_IEEE754&lt;int, 6, float&gt;" moduleName="dummy_proc_middle.1394" rtlName="sh_assign_11_cast_ca_fu_374_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="43" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h" linenumber="17" name="tmp_i_i_i_72" contextFuncName="generic_cast_IEEE754&lt;int, 6, float&gt;" moduleName="dummy_proc_middle.1394" rtlName="tmp_i_i_i_72_fu_377_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="44" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h" linenumber="17" name="r_V" contextFuncName="generic_cast_IEEE754&lt;int, 6, float&gt;" moduleName="dummy_proc_middle.1394" rtlName="r_V_fu_381_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="73" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="45" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h" linenumber="17" name="r_V_39" contextFuncName="generic_cast_IEEE754&lt;int, 6, float&gt;" moduleName="dummy_proc_middle.1394" rtlName="r_V_39_fu_387_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="243" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="46" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h" linenumber="20" name="tmp" contextFuncName="generic_cast_IEEE754&lt;int, 6, float&gt;" moduleName="dummy_proc_middle.1394" rtlName="tmp_fu_393_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="47" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h" linenumber="20" name="tmp_46" contextFuncName="generic_cast_IEEE754&lt;int, 6, float&gt;" moduleName="dummy_proc_middle.1394" rtlName="tmp_46_fu_401_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="48" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h" linenumber="20" name="tmp_47" contextFuncName="generic_cast_IEEE754&lt;int, 6, float&gt;" moduleName="dummy_proc_middle.1394" rtlName="tmp_47_fu_405_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="49" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h" linenumber="17" name="p_Val2_96" contextFuncName="generic_cast_IEEE754&lt;int, 6, float&gt;" moduleName="dummy_proc_middle.1394" rtlName="p_Val2_96_fu_415_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="50" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h" linenumber="58" name="result_V_1" contextFuncName="generic_cast_IEEE754&lt;int, 6, float&gt;" moduleName="dummy_proc_middle.1394" rtlName="result_V_1_fu_422_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="51" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h" linenumber="58" name="p_Val2_97" contextFuncName="generic_cast_IEEE754&lt;int, 6, float&gt;" moduleName="dummy_proc_middle.1394" rtlName="p_Val2_97_fu_428_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="52" filename="WienerDeblur.cpp" linenumber="332" name="tmp_s" contextFuncName="dummy_proc_middle" moduleName="dummy_proc_middle.1394" rtlName="WienerDeblur_sitocud_U15" latency="5" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"&gt;&lt;\/item&gt;
<item  id="53" filename="WienerDeblur.cpp" linenumber="332" name="re" contextFuncName="dummy_proc_middle" moduleName="dummy_proc_middle.1394" rtlName="WienerDeblur_fsubbkb_U13" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"&gt;&lt;\/item&gt;
<item  id="54" filename="WienerDeblur.cpp" linenumber="331" name="sel_tmp1" contextFuncName="dummy_proc_middle" moduleName="dummy_proc_middle.1394" rtlName="sel_tmp1_fu_435_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"&gt;&lt;\/item&gt;
<item  id="55" filename="WienerDeblur.cpp" linenumber="332" name="re_2" contextFuncName="dummy_proc_middle" moduleName="dummy_proc_middle.1394" rtlName="re_2_fu_550_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"&gt;&lt;\/item&gt;
<item  id="56" filename="WienerDeblur.cpp" linenumber="336" name="tmp_V_6" contextFuncName="dummy_proc_middle" moduleName="dummy_proc_middle.1394" rtlName="tmp_V_6_fu_250_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"&gt;&lt;\/item&gt;
<item  id="57" filename="WienerDeblur.cpp" linenumber="336" name="tmp_V_7" contextFuncName="dummy_proc_middle" moduleName="dummy_proc_middle.1394" rtlName="tmp_V_7_reg_628" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"&gt;&lt;\/item&gt;
<item  id="58" filename="WienerDeblur.cpp" linenumber="336" name="notlhs2" contextFuncName="dummy_proc_middle" moduleName="dummy_proc_middle.1394" rtlName="notlhs2_fu_270_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"&gt;&lt;\/item&gt;
<item  id="59" filename="WienerDeblur.cpp" linenumber="336" name="notrhs2" contextFuncName="dummy_proc_middle" moduleName="dummy_proc_middle.1394" rtlName="notrhs2_fu_440_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"&gt;&lt;\/item&gt;
<item  id="60" filename="WienerDeblur.cpp" linenumber="336" name="tmp_43" contextFuncName="dummy_proc_middle" moduleName="dummy_proc_middle.1394" rtlName="tmp_43_fu_445_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"&gt;&lt;\/item&gt;
<item  id="61" filename="WienerDeblur.cpp" linenumber="336" name="tmp_44" contextFuncName="dummy_proc_middle" moduleName="dummy_proc_middle.1394" rtlName="WienerDeblur_fcmpdEe_U19" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"&gt;&lt;\/item&gt;
<item  id="62" filename="WienerDeblur.cpp" linenumber="336" name="tmp_48" contextFuncName="dummy_proc_middle" moduleName="dummy_proc_middle.1394" rtlName="WienerDeblur_fcmpdEe_U20" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"&gt;&lt;\/item&gt;
<item  id="63" filename="WienerDeblur.cpp" linenumber="336" name="tmp_49" contextFuncName="dummy_proc_middle" moduleName="dummy_proc_middle.1394" rtlName="tmp_49_fu_450_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"&gt;&lt;\/item&gt;
<item  id="64" filename="WienerDeblur.cpp" linenumber="336" name="or_cond2_demorgan" contextFuncName="dummy_proc_middle" moduleName="dummy_proc_middle.1394" rtlName="or_cond2_demorgan_fu_456_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"&gt;&lt;\/item&gt;
<item  id="65" filename="WienerDeblur.cpp" linenumber="336" name="or_cond2" contextFuncName="dummy_proc_middle" moduleName="dummy_proc_middle.1394" rtlName="or_cond2_fu_462_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"&gt;&lt;\/item&gt;
<item  id="66" filename="WienerDeblur.cpp" linenumber="330" name="p_Result_27" contextFuncName="dummy_proc_middle" moduleName="dummy_proc_middle.1394" rtlName="p_Result_27_reg_639" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"&gt;&lt;\/item&gt;
<item  id="67" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h" linenumber="14" name="mantissa_V_1" contextFuncName="generic_cast_IEEE754&lt;int, 6, float&gt;" moduleName="dummy_proc_middle.1394" rtlName="mantissa_V_1_fu_468_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="68" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h" linenumber="14" name="mantissa_V_6_cast2" contextFuncName="generic_cast_IEEE754&lt;int, 6, float&gt;" moduleName="dummy_proc_middle.1394" rtlName="mantissa_V_6_cast2_fu_477_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="69" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h" linenumber="339" name="tmp_i_i_i_i9_cast1" contextFuncName="expv" moduleName="dummy_proc_middle.1394" rtlName="tmp_i_i_i_i9_cast1_fu_284_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="70" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h" linenumber="339" name="sh_assign_3" contextFuncName="expv" moduleName="dummy_proc_middle.1394" rtlName="sh_assign_3_fu_288_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="71" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h" linenumber="17" name="isNeg_1" contextFuncName="generic_cast_IEEE754&lt;int, 6, float&gt;" moduleName="dummy_proc_middle.1394" rtlName="isNeg_1_reg_644" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="72" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h" linenumber="17" name="tmp_i_i_i2" contextFuncName="generic_cast_IEEE754&lt;int, 6, float&gt;" moduleName="dummy_proc_middle.1394" rtlName="tmp_i_i_i2_fu_302_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="73" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h" linenumber="17" name="tmp_i_i_i2_cast" contextFuncName="generic_cast_IEEE754&lt;int, 6, float&gt;" moduleName="dummy_proc_middle.1394" rtlName="tmp_i_i_i2_cast_fu_308_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="74" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h" linenumber="17" name="ush_1" contextFuncName="generic_cast_IEEE754&lt;int, 6, float&gt;" moduleName="dummy_proc_middle.1394" rtlName="ush_1_fu_312_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="75" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h" linenumber="17" name="sh_assign_14_cast" contextFuncName="generic_cast_IEEE754&lt;int, 6, float&gt;" moduleName="dummy_proc_middle.1394" rtlName="sh_assign_14_cast_fu_481_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="76" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h" linenumber="17" name="sh_assign_14_cast_ca" contextFuncName="generic_cast_IEEE754&lt;int, 6, float&gt;" moduleName="dummy_proc_middle.1394" rtlName="sh_assign_14_cast_ca_fu_484_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="77" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h" linenumber="17" name="tmp_i_i_i2_73" contextFuncName="generic_cast_IEEE754&lt;int, 6, float&gt;" moduleName="dummy_proc_middle.1394" rtlName="tmp_i_i_i2_73_fu_487_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="78" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h" linenumber="17" name="r_V_40" contextFuncName="generic_cast_IEEE754&lt;int, 6, float&gt;" moduleName="dummy_proc_middle.1394" rtlName="r_V_40_fu_491_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="73" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="79" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h" linenumber="17" name="r_V_41" contextFuncName="generic_cast_IEEE754&lt;int, 6, float&gt;" moduleName="dummy_proc_middle.1394" rtlName="r_V_41_fu_497_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="243" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="80" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h" linenumber="20" name="tmp_57" contextFuncName="generic_cast_IEEE754&lt;int, 6, float&gt;" moduleName="dummy_proc_middle.1394" rtlName="tmp_57_fu_503_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="81" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h" linenumber="20" name="tmp_50" contextFuncName="generic_cast_IEEE754&lt;int, 6, float&gt;" moduleName="dummy_proc_middle.1394" rtlName="tmp_50_fu_511_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="82" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h" linenumber="20" name="tmp_52" contextFuncName="generic_cast_IEEE754&lt;int, 6, float&gt;" moduleName="dummy_proc_middle.1394" rtlName="tmp_52_fu_515_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="83" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h" linenumber="17" name="p_Val2_98" contextFuncName="generic_cast_IEEE754&lt;int, 6, float&gt;" moduleName="dummy_proc_middle.1394" rtlName="p_Val2_98_fu_525_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="84" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h" linenumber="58" name="result_V_3" contextFuncName="generic_cast_IEEE754&lt;int, 6, float&gt;" moduleName="dummy_proc_middle.1394" rtlName="result_V_3_fu_532_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="85" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h" linenumber="58" name="p_Val2_99" contextFuncName="generic_cast_IEEE754&lt;int, 6, float&gt;" moduleName="dummy_proc_middle.1394" rtlName="p_Val2_99_fu_538_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="86" filename="WienerDeblur.cpp" linenumber="337" name="tmp_51" contextFuncName="dummy_proc_middle" moduleName="dummy_proc_middle.1394" rtlName="WienerDeblur_sitocud_U16" latency="5" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"&gt;&lt;\/item&gt;
<item  id="87" filename="WienerDeblur.cpp" linenumber="337" name="im" contextFuncName="dummy_proc_middle" moduleName="dummy_proc_middle.1394" rtlName="WienerDeblur_fsubbkb_U14" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"&gt;&lt;\/item&gt;
<item  id="88" filename="WienerDeblur.cpp" linenumber="336" name="sel_tmp4" contextFuncName="dummy_proc_middle" moduleName="dummy_proc_middle.1394" rtlName="sel_tmp4_fu_545_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"&gt;&lt;\/item&gt;
<item  id="89" filename="WienerDeblur.cpp" linenumber="337" name="im_2" contextFuncName="dummy_proc_middle" moduleName="dummy_proc_middle.1394" rtlName="im_2_fu_556_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"&gt;&lt;\/item&gt;
<item  id="90" filename="WienerDeblur.cpp" linenumber="341" name="p_r_assign_toint" contextFuncName="dummy_proc_middle" moduleName="dummy_proc_middle.1394" rtlName="p_r_assign_toint_fu_562_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"&gt;&lt;\/item&gt;
<item  id="91" filename="WienerDeblur.cpp" linenumber="341" name="p_i_assign_toint" contextFuncName="dummy_proc_middle" moduleName="dummy_proc_middle.1394" rtlName="p_i_assign_toint_fu_565_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"&gt;&lt;\/item&gt;
<item  id="92" filename="WienerDeblur.cpp" linenumber="341" name="out_M_imag_addr" contextFuncName="dummy_proc_middle" moduleName="dummy_proc_middle.1394" rtlName="out_r_din" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="20" filename="WienerDeblur.cpp" linenumber="377" name="" contextFuncName="fft_top" moduleName="fft_top" rtlName="grp_dummy_proc_middle_1394_fu_75" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="7" filename="WienerDeblur.cpp" linenumber="393" name="exitcond" contextFuncName="KernelMaker" moduleName="KernelMaker" rtlName="exitcond_fu_95_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"&gt;&lt;\/item&gt;
<item  id="9" filename="WienerDeblur.cpp" linenumber="393" name="i_3" contextFuncName="KernelMaker" moduleName="KernelMaker" rtlName="i_3_fu_101_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"&gt;&lt;\/item&gt;
<item  id="12" filename="WienerDeblur.cpp" linenumber="397" name="tmp_s" contextFuncName="KernelMaker" moduleName="KernelMaker" rtlName="tmp_s_fu_107_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"&gt;&lt;\/item&gt;
<item  id="13" filename="WienerDeblur.cpp" linenumber="397" name="tmp" contextFuncName="KernelMaker" moduleName="KernelMaker" rtlName="tmp_fu_113_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"&gt;&lt;\/item&gt;
<item  id="14" filename="WienerDeblur.cpp" linenumber="397" name="tmp_138_cast" contextFuncName="KernelMaker" moduleName="KernelMaker" rtlName="tmp_138_cast_fu_117_p2" latency="0" BRAM="-1" DSP="0" FF="0" LUT="51" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"&gt;&lt;\/item&gt;
<item  id="18" filename="WienerDeblur.cpp" linenumber="395" name="exitcond1" contextFuncName="KernelMaker" moduleName="KernelMaker" rtlName="exitcond1_fu_123_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"&gt;&lt;\/item&gt;
<item  id="20" filename="WienerDeblur.cpp" linenumber="395" name="j_1" contextFuncName="KernelMaker" moduleName="KernelMaker" rtlName="j_1_fu_129_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"&gt;&lt;\/item&gt;
<item  id="23" filename="WienerDeblur.cpp" linenumber="397" name="tmp_92" contextFuncName="KernelMaker" moduleName="KernelMaker" rtlName="tmp_92_fu_135_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"&gt;&lt;\/item&gt;
<item  id="24" filename="WienerDeblur.cpp" linenumber="397" name="tmp_91" contextFuncName="KernelMaker" moduleName="KernelMaker" rtlName="tmp_91_fu_141_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"&gt;&lt;\/item&gt;
<item  id="25" filename="WienerDeblur.cpp" linenumber="397" name="tmp_140_cast" contextFuncName="KernelMaker" moduleName="KernelMaker" rtlName="WienerDeblur_mac_hbi_U35" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"&gt;&lt;\/item&gt;
<item  id="26" filename="WienerDeblur.cpp" linenumber="397" name="tmp_93" contextFuncName="KernelMaker" moduleName="KernelMaker" rtlName="WienerDeblur_mac_hbi_U35" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"&gt;&lt;\/item&gt;
<item  id="27" filename="WienerDeblur.cpp" linenumber="397" name="tmp_113" contextFuncName="KernelMaker" moduleName="KernelMaker" rtlName="tmp_113_reg_243" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"&gt;&lt;\/item&gt;
<item  id="28" filename="WienerDeblur.cpp" linenumber="397" name="p_neg" contextFuncName="KernelMaker" moduleName="KernelMaker" rtlName="p_neg_fu_161_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="24" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"&gt;&lt;\/item&gt;
<item  id="29" filename="WienerDeblur.cpp" linenumber="397" name="tmp_95" contextFuncName="KernelMaker" moduleName="KernelMaker" rtlName="tmp_95_fu_166_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"&gt;&lt;\/item&gt;
<item  id="30" filename="WienerDeblur.cpp" linenumber="397" name="tmp_96" contextFuncName="KernelMaker" moduleName="KernelMaker" rtlName="tmp_96_fu_176_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"&gt;&lt;\/item&gt;
<item  id="31" filename="WienerDeblur.cpp" linenumber="397" name="p_lshr_cast" contextFuncName="KernelMaker" moduleName="KernelMaker" rtlName="p_lshr_cast_fu_180_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"&gt;&lt;\/item&gt;
<item  id="32" filename="WienerDeblur.cpp" linenumber="397" name="tmp_97" contextFuncName="KernelMaker" moduleName="KernelMaker" rtlName="tmp_97_reg_248" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"&gt;&lt;\/item&gt;
<item  id="33" filename="WienerDeblur.cpp" linenumber="397" name="tmp_98" contextFuncName="KernelMaker" moduleName="KernelMaker" rtlName="tmp_98_fu_184_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"&gt;&lt;\/item&gt;
<item  id="34" filename="WienerDeblur.cpp" linenumber="397" name="p_lshr_f_cast" contextFuncName="KernelMaker" moduleName="KernelMaker" rtlName="p_lshr_f_cast_fu_187_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"&gt;&lt;\/item&gt;
<item  id="35" filename="WienerDeblur.cpp" linenumber="397" name="p_neg_f" contextFuncName="KernelMaker" moduleName="KernelMaker" rtlName="p_neg_f_fu_191_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"&gt;&lt;\/item&gt;
<item  id="36" filename="WienerDeblur.cpp" linenumber="397" name="tmp_99" contextFuncName="KernelMaker" moduleName="KernelMaker" rtlName="tmp_99_fu_197_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="4" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"&gt;&lt;\/item&gt;
<item  id="37" filename="WienerDeblur.cpp" linenumber="397" name="tmp_103" contextFuncName="KernelMaker" moduleName="KernelMaker" rtlName="grp_fu_87_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"&gt;&lt;\/item&gt;
<item  id="38" filename="WienerDeblur.cpp" linenumber="397" name="tmp_100" contextFuncName="KernelMaker" moduleName="KernelMaker" rtlName="WienerDeblur_sitofYi_U33" latency="5" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"&gt;&lt;\/item&gt;
<item  id="39" filename="WienerDeblur.cpp" linenumber="397" name="tmp_101" contextFuncName="KernelMaker" moduleName="KernelMaker" rtlName="WienerDeblur_dexpg8j_U34" latency="17" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"&gt;&lt;\/item&gt;
<item  id="40" filename="WienerDeblur.cpp" linenumber="397" name="tmp_102" contextFuncName="KernelMaker" moduleName="KernelMaker" rtlName="WienerDeblur_fptreOg_U32" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"&gt;&lt;\/item&gt;
<item  id="41" filename="WienerDeblur.cpp" linenumber="397" name="" contextFuncName="KernelMaker" moduleName="KernelMaker" rtlName="StgValue_88_real379_fu_68" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"&gt;&lt;\/item&gt;
<item  id="42" filename="WienerDeblur.cpp" linenumber="398" name="" contextFuncName="KernelMaker" moduleName="KernelMaker" rtlName="StgValue_89_imag380_fu_75" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="10" filename="D:/Vivado_Webpack/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\complex" linenumber="1138" name="tmp" contextFuncName="operator*=&lt;float&gt;" moduleName="operator*=&lt;float&gt;398" rtlName="WienerDeblur_fmuljbC_U44" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"&gt;&lt;\/item&gt;
<item  id="11" filename="D:/Vivado_Webpack/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\complex" linenumber="1138" name="tmp_s" contextFuncName="operator*=&lt;float&gt;" moduleName="operator*=&lt;float&gt;398" rtlName="WienerDeblur_fmuljbC_U45" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"&gt;&lt;\/item&gt;
<item  id="12" filename="D:/Vivado_Webpack/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\complex" linenumber="1138" name="complex_M_real_writ" contextFuncName="operator*=&lt;float&gt;" moduleName="operator*=&lt;float&gt;398" rtlName="WienerDeblur_fsubbkb_U42" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"&gt;&lt;\/item&gt;
<item  id="13" filename="D:/Vivado_Webpack/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\complex" linenumber="1138" name="tmp_2" contextFuncName="operator*=&lt;float&gt;" moduleName="operator*=&lt;float&gt;398" rtlName="WienerDeblur_fmuljbC_U46" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"&gt;&lt;\/item&gt;
<item  id="14" filename="D:/Vivado_Webpack/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\complex" linenumber="1138" name="tmp_3" contextFuncName="operator*=&lt;float&gt;" moduleName="operator*=&lt;float&gt;398" rtlName="WienerDeblur_fmuljbC_U47" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"&gt;&lt;\/item&gt;
<item  id="15" filename="D:/Vivado_Webpack/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\complex" linenumber="1138" name="complex_M_imag_writ" contextFuncName="operator*=&lt;float&gt;" moduleName="operator*=&lt;float&gt;398" rtlName="WienerDeblur_faddibs_U43" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="9" filename="D:/Vivado_Webpack/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\complex" linenumber="381" name="tmp1" contextFuncName="operator*&lt;float&gt;" moduleName="operator*&lt;float&gt;397" rtlName="grp_operator_float_398_fu_34" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="536" filename="WienerDeblur.cpp" linenumber="449" name="r" contextFuncName="InnerProd" moduleName="InnerProd382" rtlName="r_fu_108_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"&gt;&lt;\/item&gt;
<item  id="537" filename="WienerDeblur.cpp" linenumber="449" name="exitcond1" contextFuncName="InnerProd" moduleName="InnerProd382" rtlName="exitcond1_fu_114_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="16" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h" linenumber="475" name="p_Val2_s" contextFuncName="fp_struct" moduleName="pow_generic&lt;double&gt;" rtlName="p_Val2_s_fu_606_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="17" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h" linenumber="475" name="p_Result_s" contextFuncName="fp_struct" moduleName="pow_generic&lt;double&gt;" rtlName="p_Result_s_fu_610_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="18" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h" linenumber="477" name="tmp_V_3" contextFuncName="fp_struct" moduleName="pow_generic&lt;double&gt;" rtlName="tmp_V_3_fu_618_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="19" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h" linenumber="478" name="tmp_V_4" contextFuncName="fp_struct" moduleName="pow_generic&lt;double&gt;" rtlName="tmp_V_4_fu_628_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="20" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h" linenumber="502" name="tmp_i_cast" contextFuncName="expv" moduleName="pow_generic&lt;double&gt;" rtlName="tmp_i_cast_fu_632_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="21" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h" linenumber="502" name="b_exp" contextFuncName="expv" moduleName="pow_generic&lt;double&gt;" rtlName="b_exp_fu_636_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="22" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="368" name="tmp_s" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="tmp_s_fu_642_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="23" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="368" name="tmp_1" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="tmp_1_fu_648_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="24" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="368" name="x_is_1" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="x_is_1_fu_654_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="25" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="369" name="not_Val2_i" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="not_Val2_i_fu_660_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="26" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="369" name="x_is_p1" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="x_is_p1_fu_666_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="27" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="370" name="x_is_n1" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="x_is_n1_fu_672_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="28" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h" linenumber="17" name="tmp_i9" contextFuncName="generic_isnan&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="tmp_i9_fu_678_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="29" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h" linenumber="17" name="tmp_i7" contextFuncName="generic_isnan&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="tmp_i7_fu_684_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="30" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_isnan.h" linenumber="17" name="tmp_154_i1" contextFuncName="generic_isnan&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="tmp_154_i1_fu_690_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="31" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="378" name="tmp_2" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="tmp_2_fu_696_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="34" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="414" name="tmp_3" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="tmp_3_fu_702_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="35" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="414" name="tmp_24_not" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="tmp_24_not_fu_710_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="36" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="414" name="brmerge" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="brmerge_fu_716_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="37" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="414" name="p_mux_cast" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="p_mux_cast_fu_2091_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="63" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="40" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="459" name="tmp_5" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="tmp_5_fu_722_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="41" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="459" name="tmp_6" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="tmp_6_fu_728_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="42" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="459" name="tmp_7" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="tmp_7_fu_736_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="45" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="466" name="tmp_8" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="tmp_8_fu_742_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="46" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="466" name="tmp_9" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="tmp_9_fu_750_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="49" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="503" name="tmp_20" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="tmp_20_reg_2299" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="50" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="507" name="p_Result_24" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="p_Result_24_fu_793_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="51" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="509" name="index0_V" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="index0_V_fu_764_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="52" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="513" name="r_V_s" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="r_V_s_fu_802_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="53" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="513" name="r_V_23" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="r_V_23_fu_809_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="54" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="514" name="b_exp_1" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="b_exp_1_fu_774_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="55" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="513" name="b_frac_V_1" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="b_frac_V_1_fu_813_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="54" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="56" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="514" name="b_exp_3" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="b_exp_3_fu_780_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="12" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="58" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="522" name="Elog2_V" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="WienerDeblur_mul_Ee0_U72" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="59" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="530" name="tmp_4" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="tmp_4_fu_788_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="64" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="544" name="tmp_10" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="grp_fu_823_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="65" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="544" name="b_frac1_V1" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="WienerDeblur_mul_wdI_U64" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="66" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="544" name="z1_V" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="z1_V_fu_838_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="67" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="66" name="a_V" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 4, 4, 71, 73&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="a_V_reg_2343" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="68" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="544" name="tmp_31" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="tmp_31_fu_858_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="69" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="544" name="tmp_36" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="tmp_36_fu_861_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="70" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="544" name="sf" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="sf_fu_868_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="71" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="544" name="tmp_11" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="tmp_11_fu_877_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="72" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="544" name="tmp_12" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="tmp_12_fu_886_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="73" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="544" name="eZ_V" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="eZ_V_fu_890_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="76" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="74" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="72" name="lhs_V" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 4, 4, 71, 73&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="lhs_V_fu_898_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="75" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="72" name="lhs_V_1_i_cast" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 4, 4, 71, 73&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="lhs_V_1_i_cast_fu_906_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="76" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="72" name="rhs_V" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 4, 4, 71, 73&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="rhs_V_fu_910_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="77" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="72" name="ret_V_2" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 4, 4, 71, 73&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="ret_V_2_fu_914_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="84" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="78" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="72" name="r_V" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 4, 4, 71, 73&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="grp_fu_852_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="79" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="72" name="tmp_127_i_i" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 4, 4, 71, 73&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="grp_fu_852_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="80" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="72" name="r_V_24" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 4, 4, 71, 73&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="WienerDeblur_mul_xdS_U65" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="81" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="72" name="lhs_V_1" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 4, 4, 71, 73&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="lhs_V_1_fu_920_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="82" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="72" name="rhs_V_1" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 4, 4, 71, 73&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="rhs_V_1_fu_924_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="83" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="72" name="ret_V_3" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 4, 4, 71, 73&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="ret_V_3_fu_927_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="85" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="84" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="72" name="p_Val2_13" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 4, 4, 71, 73&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="p_Val2_13_reg_2364" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="85" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="74" name="tmp_129_i_i" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 4, 4, 71, 73&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="tmp_129_i_i_fu_1441_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="88" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="74" name="ssdm_int_V_write_ass" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 4, 4, 71, 73&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="ssdm_int_V_write_ass_fu_1532_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="89" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="66" name="a_V_1" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 7, 6, 73, 83&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="a_V_1_reg_2370" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="90" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="70" name="eZ_V_1" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 7, 6, 73, 83&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="eZ_V_1_fu_975_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="91" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="72" name="tmp_13" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 4, 4, 71, 73&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="tmp_13_reg_2376" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="92" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="72" name="lhs_V_2" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 7, 6, 73, 83&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="lhs_V_2_fu_982_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="93" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="72" name="lhs_V_4_i_cast" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 7, 6, 73, 83&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="lhs_V_4_i_cast_fu_989_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="94" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="72" name="rhs_V_2" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 7, 6, 73, 83&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="rhs_V_2_fu_993_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="95" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="72" name="ret_V_4" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 7, 6, 73, 83&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="ret_V_4_fu_997_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="121" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="96" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="72" name="r_V_2" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 7, 6, 73, 83&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="grp_fu_969_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="97" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="72" name="tmp_123_i_i" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 7, 6, 73, 83&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="grp_fu_969_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="98" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="72" name="r_V_25" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 7, 6, 73, 83&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="WienerDeblur_mul_yd2_U66" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="99" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="72" name="rhs_V_1_i_i" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 7, 6, 73, 83&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="rhs_V_1_i_i_fu_1003_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="100" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="72" name="rhs_V_1_i_i_cast" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 7, 6, 73, 83&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="rhs_V_1_i_i_cast_fu_1010_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="101" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="72" name="ret_V_i_i" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 7, 6, 73, 83&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="ret_V_i_i_fu_1014_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="121" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="102" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="72" name="p_Val2_19" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 7, 6, 73, 83&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="p_Val2_19_fu_1034_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="103" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="74" name="tmp_124_i_i" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 7, 6, 73, 83&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="tmp_124_i_i_fu_1445_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="106" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="74" name="ssdm_int_V_write_ass_1" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 7, 6, 73, 83&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="ssdm_int_V_write_ass_1_fu_1536_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="107" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="66" name="a_V_2" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 12, 6, 83, 92&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="a_V_2_reg_2402" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="108" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="72" name="tmp_38" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 7, 6, 73, 83&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="tmp_38_fu_1030_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="109" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="70" name="eZ_V_2" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 12, 6, 83, 92&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="eZ_V_2_fu_1041_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="110" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="72" name="lhs_V_4" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 12, 6, 83, 92&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="lhs_V_4_fu_1050_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="111" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="72" name="lhs_V_6_i_cast" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 12, 6, 83, 92&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="lhs_V_6_i_cast_fu_1057_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="112" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="72" name="rhs_V_5" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 12, 6, 83, 92&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="rhs_V_5_fu_1061_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="113" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="72" name="ret_V_5" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 12, 6, 83, 92&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="ret_V_5_fu_1065_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="109" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="114" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="72" name="r_V_4" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 12, 6, 83, 92&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="grp_fu_1078_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="115" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="72" name="tmp_142_i_i" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 12, 6, 83, 92&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="grp_fu_1078_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="116" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="72" name="r_V_26" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 12, 6, 83, 92&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="WienerDeblur_mul_zec_U67" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="117" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="72" name="lhs_V_6" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 12, 6, 83, 92&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="lhs_V_6_fu_1084_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="118" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="72" name="rhs_V_6" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 12, 6, 83, 92&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="rhs_V_6_fu_1087_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="119" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="72" name="rhs_V_5_i_cast" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 12, 6, 83, 92&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="rhs_V_5_i_cast_fu_1094_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="120" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="72" name="ret_V_6" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 12, 6, 83, 92&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="ret_V_6_fu_1098_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="110" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="121" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="72" name="p_Val2_26" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 12, 6, 83, 92&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="p_Val2_26_reg_2433" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="122" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="74" name="tmp_144_i_i" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 12, 6, 83, 92&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="tmp_144_i_i_fu_1449_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="125" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="74" name="ssdm_int_V_write_ass_2" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 12, 6, 83, 92&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="ssdm_int_V_write_ass_2_fu_1540_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="126" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="66" name="a_V_3" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 17, 6, 92, 87&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="a_V_3_reg_2439" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="127" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="70" name="eZ_V_3" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 17, 6, 92, 87&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="eZ_V_3_fu_1134_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="128" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="72" name="tmp_14" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 12, 6, 83, 92&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="tmp_14_reg_2445" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="129" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="72" name="lhs_V_9" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 17, 6, 92, 87&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="lhs_V_9_fu_1141_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="130" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="72" name="lhs_V_9_i_cast" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 17, 6, 92, 87&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="lhs_V_9_i_cast_fu_1148_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="131" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="72" name="rhs_V_7" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 17, 6, 92, 87&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="rhs_V_7_fu_1152_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="132" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="72" name="ret_V_7" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 17, 6, 92, 87&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="ret_V_7_fu_1156_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="128" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="133" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="72" name="r_V_6" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 17, 6, 92, 87&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="grp_fu_1168_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="134" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="72" name="tmp_139_i_i" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 17, 6, 92, 87&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="grp_fu_1168_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="135" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="72" name="r_V_27" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 17, 6, 92, 87&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="WienerDeblur_mul_Aem_U68" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="136" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="72" name="lhs_V_10" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 17, 6, 92, 87&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="lhs_V_10_fu_1174_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="137" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="72" name="rhs_V_8" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 17, 6, 92, 87&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="rhs_V_8_fu_1177_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="138" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="72" name="rhs_V_8_i_cast" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 17, 6, 92, 87&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="rhs_V_8_i_cast_fu_1184_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="139" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="72" name="ret_V_8" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 17, 6, 92, 87&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="ret_V_8_fu_1188_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="129" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="140" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="72" name="p_Val2_33" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 17, 6, 92, 87&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="p_Val2_33_reg_2470" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="141" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="74" name="tmp_141_i_i" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 17, 6, 92, 87&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="tmp_141_i_i_fu_1425_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="144" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="74" name="ssdm_int_V_write_ass_3" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 17, 6, 92, 87&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="ssdm_int_V_write_ass_3_fu_1544_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="145" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="66" name="a_V_4" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 22, 6, 87, 82&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="a_V_4_reg_2476" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="146" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="70" name="eZ_V_4" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 22, 6, 87, 82&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="eZ_V_4_fu_1224_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="147" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="72" name="tmp_18" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 17, 6, 92, 87&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="tmp_18_reg_2482" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="148" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="72" name="lhs_V_11" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 22, 6, 87, 82&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="lhs_V_11_fu_1231_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="149" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="72" name="lhs_V_12_i_cast" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 22, 6, 87, 82&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="lhs_V_12_i_cast_fu_1238_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="150" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="72" name="rhs_V_9" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 22, 6, 87, 82&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="rhs_V_9_fu_1242_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="151" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="72" name="ret_V_9" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 22, 6, 87, 82&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="ret_V_9_fu_1246_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="133" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="152" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="72" name="r_V_8" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 22, 6, 87, 82&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="grp_fu_1258_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="153" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="72" name="tmp_136_i_i" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 22, 6, 87, 82&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="grp_fu_1258_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="154" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="72" name="r_V_28" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 22, 6, 87, 82&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="WienerDeblur_mul_Bew_U69" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="155" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="72" name="lhs_V_12" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 22, 6, 87, 82&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="lhs_V_12_fu_1264_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="156" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="72" name="rhs_V_10" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 22, 6, 87, 82&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="rhs_V_10_fu_1267_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="157" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="72" name="rhs_V_11_i_cast" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 22, 6, 87, 82&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="rhs_V_11_i_cast_fu_1274_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="158" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="72" name="ret_V_10" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 22, 6, 87, 82&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="ret_V_10_fu_1278_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="134" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="159" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="72" name="p_Val2_40" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 22, 6, 87, 82&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="p_Val2_40_reg_2507" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="160" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="74" name="tmp_138_i_i" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 22, 6, 87, 82&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="tmp_138_i_i_fu_1429_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="163" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="74" name="ssdm_int_V_write_ass_4" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 22, 6, 87, 82&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="ssdm_int_V_write_ass_4_fu_1547_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="164" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="66" name="a_V_5" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 27, 6, 82, 77&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="a_V_5_reg_2513" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="165" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="70" name="eZ_V_5" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 27, 6, 82, 77&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="eZ_V_5_fu_1314_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="166" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="72" name="tmp_22" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 22, 6, 87, 82&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="tmp_22_reg_2519" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="167" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="72" name="lhs_V_13" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 27, 6, 82, 77&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="lhs_V_13_fu_1321_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="168" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="72" name="lhs_V_15_i_cast" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 27, 6, 82, 77&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="lhs_V_15_i_cast_fu_1328_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="169" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="72" name="rhs_V_11" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 27, 6, 82, 77&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="rhs_V_11_fu_1332_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="170" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="72" name="ret_V_11" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 27, 6, 82, 77&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="ret_V_11_fu_1336_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="138" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="171" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="72" name="r_V_10" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 27, 6, 82, 77&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="grp_fu_1348_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="172" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="72" name="tmp_133_i_i" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 27, 6, 82, 77&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="grp_fu_1348_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="173" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="72" name="r_V_29" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 27, 6, 82, 77&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="WienerDeblur_mul_CeG_U70" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="174" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="72" name="lhs_V_14" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 27, 6, 82, 77&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="lhs_V_14_fu_1354_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="175" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="72" name="rhs_V_12" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 27, 6, 82, 77&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="rhs_V_12_fu_1357_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="176" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="72" name="rhs_V_14_i_cast" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 27, 6, 82, 77&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="rhs_V_14_i_cast_fu_1364_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="177" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="72" name="ret_V_12" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 27, 6, 82, 77&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="ret_V_12_fu_1368_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="139" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="178" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="72" name="p_Val2_47" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 27, 6, 82, 77&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="p_Val2_47_reg_2544" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="179" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="74" name="tmp_135_i_i" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 27, 6, 82, 77&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="tmp_135_i_i_fu_1433_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="182" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="74" name="ssdm_int_V_write_ass_5" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 27, 6, 82, 77&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="ssdm_int_V_write_ass_5_fu_1453_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="183" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="66" name="a_V_6" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 32, 6, 77, 72&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="a_V_6_reg_2550" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="184" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="70" name="eZ_V_6" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 32, 6, 77, 72&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="eZ_V_6_fu_1457_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="185" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="72" name="tmp_23" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 27, 6, 82, 77&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="tmp_23_reg_2556" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="186" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="72" name="lhs_V_15" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 32, 6, 77, 72&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="lhs_V_15_fu_1464_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="187" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="72" name="lhs_V_18_i_cast" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 32, 6, 77, 72&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="lhs_V_18_i_cast_fu_1471_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="188" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="72" name="rhs_V_13" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 32, 6, 77, 72&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="rhs_V_13_fu_1475_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="189" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="72" name="ret_V_13" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 32, 6, 77, 72&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="ret_V_13_fu_1479_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="121" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="190" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="72" name="r_V_12" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 32, 6, 77, 72&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="grp_fu_1410_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="191" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="72" name="tmp_130_i_i" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 32, 6, 77, 72&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="grp_fu_1410_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="192" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="72" name="r_V_30" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 32, 6, 77, 72&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="WienerDeblur_mul_DeQ_U71" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="193" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="72" name="rhs_V_14" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 32, 6, 77, 72&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="rhs_V_14_fu_1485_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="194" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="72" name="rhs_V_17_i_cast" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 32, 6, 77, 72&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="rhs_V_17_i_cast_fu_1492_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="195" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="72" name="ret_V_14" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 32, 6, 77, 72&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="ret_V_14_fu_1496_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="121" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="196" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="74" name="tmp_132_i_i" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 32, 6, 77, 72&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="tmp_132_i_i_fu_1437_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="199" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="74" name="ssdm_int_V_write_ass_6" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 32, 6, 77, 72&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="ssdm_int_V_write_ass_6_fu_1502_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="200" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="237" name="tmp15" contextFuncName="log_range_reduction&lt;71&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="tmp15_fu_1550_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="116" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="201" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="237" name="tmp16" contextFuncName="log_range_reduction&lt;71&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="tmp16_fu_1556_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="110" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="202" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="237" name="tmp19_cast" contextFuncName="log_range_reduction&lt;71&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="tmp19_cast_fu_1596_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="203" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="237" name="tmp" contextFuncName="log_range_reduction&lt;71&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="tmp_fu_1599_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="121" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="204" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="237" name="tmp17" contextFuncName="log_range_reduction&lt;71&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="tmp17_fu_1562_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="121" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="205" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="237" name="tmp18" contextFuncName="log_range_reduction&lt;71&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="tmp18_fu_1506_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="90" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="206" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="237" name="tmp22_cast" contextFuncName="log_range_reduction&lt;71&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="tmp22_cast_fu_1568_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="207" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="237" name="tmp19" contextFuncName="log_range_reduction&lt;71&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="tmp19_fu_1571_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="121" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="208" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="237" name="tmp20_cast" contextFuncName="log_range_reduction&lt;71&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="tmp20_cast_fu_1604_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="209" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="237" name="log_sum_V_1" contextFuncName="log_range_reduction&lt;71&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="log_sum_V_1_fu_1607_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="121" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="210" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="237" name="log_sum_V_i_cast" contextFuncName="log_range_reduction&lt;71&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="log_sum_V_i_cast_fu_1643_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="211" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="72" name="tmp_24" contextFuncName="log_range_reduce&lt;ap_fixed&lt;121, 12, 5, 3, 0&gt;, 32, 6, 77, 72&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="tmp_24_reg_2636" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="212" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="549" name="ssdm_int_V_write_ass_7" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="ssdm_int_V_write_ass_7_reg_2641" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="213" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="550" name="r_V_cast" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="r_V_cast_fu_1577_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="214" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="550" name="r_V_31" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="r_V_31_fu_1580_p2" latency="0" BRAM="-1" DSP="5" FF="0" LUT="29" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="215" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="550" name="tmp_15" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="tmp_15_reg_2661" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="216" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="550" name="lhs_V_3" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="lhs_V_3_fu_1613_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="217" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="550" name="lhs_V_3_cast" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="lhs_V_3_cast_fu_1620_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="218" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="550" name="rhs_V_cast" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="rhs_V_cast_fu_1624_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="219" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="550" name="ret_V_15" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="ret_V_15_fu_1627_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="125" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="220" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="550" name="tmp_16" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="tmp_16_reg_2676" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="221" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="550" name="sum_V" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="sum_V_fu_1646_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="222" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="553" name="lhs_V_5" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="lhs_V_5_fu_1649_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="223" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="553" name="lhs_V_5_cast" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="lhs_V_5_cast_fu_1656_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="224" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="553" name="ret_V_s" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="ret_V_s_fu_1660_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="121" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="225" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="553" name="ret_V_16" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="ret_V_16_fu_1666_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="121" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="226" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="553" name="tmp_28" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="tmp_28_reg_2686" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="227" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="567" name="m_frac_l_V" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="m_frac_l_V_fu_1720_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="228" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="553" name="tmp_32" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="tmp_32_reg_2691" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="229" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="574" name="m_fix_l_V1" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="m_fix_l_V1_fu_1727_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="230" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="581" name="m_fix_V" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="m_fix_V_reg_2696" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="231" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="583" name="m_fix_hi_V" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="m_fix_hi_V_reg_2701" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="232" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="588" name="p_Result_25" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="p_Result_25_reg_2706" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="234" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="591" name="r_V_32" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="WienerDeblur_mac_JfO_U77" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="235" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="591" name="rhs_V_3" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="rhs_V_3_fu_1737_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="237" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="591" name="ret_V_17" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="WienerDeblur_mac_JfO_U77" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="238" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="591" name="tmp_21" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="tmp_21_fu_1748_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="239" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="591" name="p_Result_17" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="p_Result_17_fu_1757_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="240" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="591" name="tmp_44" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="tmp_44_fu_1764_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="241" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="591" name="tmp_17" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="tmp_17_fu_1767_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="242" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="591" name="tmp_25" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="tmp_25_fu_1773_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="243" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="591" name="tmp_26" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="tmp_26_fu_1779_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="244" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="591" name="r_exp_V_3" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="r_exp_V_3_fu_1787_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="246" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="596" name="r_V_33" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="WienerDeblur_mul_Ffa_U73" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="247" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="596" name="m_fix_a_V" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="m_fix_a_V_reg_2728" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="248" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="602" name="lhs_V_7" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="lhs_V_7_fu_1824_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="249" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="602" name="rhs_V_4" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="rhs_V_4_fu_1827_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="250" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="602" name="ret_V_18" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="ret_V_18_fu_1830_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="79" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="251" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="633" name="m_diff_hi_V" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="m_diff_hi_V_reg_2733" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="252" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="639" name="tmp_19" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="tmp_19_fu_2000_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="255" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="258" name="Z2_V" contextFuncName="exp_Z1P_m_1" moduleName="pow_generic&lt;double&gt;" rtlName="Z2_V_reg_2738" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="256" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="260" name="Z3_V" contextFuncName="exp_Z1P_m_1" moduleName="pow_generic&lt;double&gt;" rtlName="Z3_V_reg_2745" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="257" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="261" name="Z4_V" contextFuncName="exp_Z1P_m_1" moduleName="pow_generic&lt;double&gt;" rtlName="Z4_V_fu_1866_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="258" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="276" name="Z4_ind_V" contextFuncName="exp_Z1P_m_1" moduleName="pow_generic&lt;double&gt;" rtlName="Z4_ind_V_fu_1870_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="259" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="277" name="tmp_1_i" contextFuncName="exp_Z1P_m_1" moduleName="pow_generic&lt;double&gt;" rtlName="tmp_1_i_fu_1880_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="262" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="277" name="f_Z4_V" contextFuncName="exp_Z1P_m_1" moduleName="pow_generic&lt;double&gt;" rtlName="f_Z4_V_fu_1890_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="263" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="278" name="lhs_V_16" contextFuncName="exp_Z1P_m_1" moduleName="pow_generic&lt;double&gt;" rtlName="lhs_V_16_fu_1900_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="264" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="278" name="rhs_V_15" contextFuncName="exp_Z1P_m_1" moduleName="pow_generic&lt;double&gt;" rtlName="rhs_V_15_fu_1903_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="265" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="278" name="ret_V_19" contextFuncName="exp_Z1P_m_1" moduleName="pow_generic&lt;double&gt;" rtlName="ret_V_19_fu_1907_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="43" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="266" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="282" name="tmp_2_i" contextFuncName="exp_Z1P_m_1" moduleName="pow_generic&lt;double&gt;" rtlName="tmp_2_i_fu_1885_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="269" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="260" name="tmp_3_i" contextFuncName="exp_Z1P_m_1" moduleName="pow_generic&lt;double&gt;" rtlName="tmp_3_i_fu_1913_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="270" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="283" name="ret_V_20" contextFuncName="exp_Z1P_m_1" moduleName="pow_generic&lt;double&gt;" rtlName="ret_V_20_fu_1948_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="271" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="286" name="r_V_37_cast" contextFuncName="exp_Z1P_m_1" moduleName="pow_generic&lt;double&gt;" rtlName="grp_fu_1928_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="272" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="286" name="tmp_4_i_cast" contextFuncName="exp_Z1P_m_1" moduleName="pow_generic&lt;double&gt;" rtlName="grp_fu_1928_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="273" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="286" name="r_V_34" contextFuncName="exp_Z1P_m_1" moduleName="pow_generic&lt;double&gt;" rtlName="WienerDeblur_mul_Gfk_U74" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="274" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="286" name="tmp_34" contextFuncName="exp_Z1P_m_1" moduleName="pow_generic&lt;double&gt;" rtlName="tmp_34_reg_2791" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="275" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="293" name="tmp_7_i_cast" contextFuncName="exp_Z1P_m_1" moduleName="pow_generic&lt;double&gt;" rtlName="tmp_7_i_cast_fu_1951_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="276" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="293" name="tmp23" contextFuncName="exp_Z1P_m_1" moduleName="pow_generic&lt;double&gt;" rtlName="tmp23_fu_1954_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="43" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="277" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="293" name="tmp23_cast" contextFuncName="exp_Z1P_m_1" moduleName="pow_generic&lt;double&gt;" rtlName="tmp23_cast_fu_1959_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="278" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="293" name="exp_Z2P_m_1_V" contextFuncName="exp_Z1P_m_1" moduleName="pow_generic&lt;double&gt;" rtlName="exp_Z2P_m_1_V_fu_1963_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="51" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="279" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="301" name="tmp_9_i" contextFuncName="exp_Z1P_m_1" moduleName="pow_generic&lt;double&gt;" rtlName="tmp_9_i_fu_1944_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="282" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="301" name="tmp_39" contextFuncName="exp_Z1P_m_1" moduleName="pow_generic&lt;double&gt;" rtlName="tmp_39_reg_2807" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="283" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="302" name="tmp_11_i" contextFuncName="exp_Z1P_m_1" moduleName="pow_generic&lt;double&gt;" rtlName="tmp_11_i_fu_1979_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="284" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="305" name="r_V_39_cast" contextFuncName="exp_Z1P_m_1" moduleName="pow_generic&lt;double&gt;" rtlName="grp_fu_1994_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="285" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="305" name="tmp_12_i_cast" contextFuncName="exp_Z1P_m_1" moduleName="pow_generic&lt;double&gt;" rtlName="grp_fu_1994_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="286" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="305" name="r_V_35" contextFuncName="exp_Z1P_m_1" moduleName="pow_generic&lt;double&gt;" rtlName="WienerDeblur_mul_Hfu_U75" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="287" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="305" name="tmp_40" contextFuncName="exp_Z1P_m_1" moduleName="pow_generic&lt;double&gt;" rtlName="tmp_40_reg_2828" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="288" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="308" name="lhs_V_17" contextFuncName="exp_Z1P_m_1" moduleName="pow_generic&lt;double&gt;" rtlName="lhs_V_17_fu_2014_p5" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="289" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="308" name="lhs_V_22_cast" contextFuncName="exp_Z1P_m_1" moduleName="pow_generic&lt;double&gt;" rtlName="lhs_V_22_cast_fu_2024_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="290" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="308" name="tmp_14_i_cast" contextFuncName="exp_Z1P_m_1" moduleName="pow_generic&lt;double&gt;" rtlName="tmp_14_i_cast_fu_2028_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="291" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="308" name="tmp24" contextFuncName="exp_Z1P_m_1" moduleName="pow_generic&lt;double&gt;" rtlName="tmp24_fu_2031_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="51" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="292" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="308" name="tmp24_cast" contextFuncName="exp_Z1P_m_1" moduleName="pow_generic&lt;double&gt;" rtlName="tmp24_cast_fu_2036_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="293" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="308" name="exp_Z1P_m_1_l_V" contextFuncName="exp_Z1P_m_1" moduleName="pow_generic&lt;double&gt;" rtlName="exp_Z1P_m_1_l_V_fu_2040_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="59" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="294" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="312" name="exp_Z1P_m_1_V" contextFuncName="exp_Z1P_m_1" moduleName="pow_generic&lt;double&gt;" rtlName="exp_Z1P_m_1_V_reg_2838" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="295" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="641" name="exp_Z1_hi_V" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="exp_Z1_hi_V_reg_2843" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="296" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="644" name="lhs_V_8" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="lhs_V_8_fu_2078_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="297" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="644" name="ret_V_21" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="ret_V_21_fu_2081_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="66" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="298" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="644" name="r_V_20" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="grp_fu_2072_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="299" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="644" name="tmp_27" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="grp_fu_2072_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="300" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="644" name="r_V_36" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="WienerDeblur_mul_IfE_U76" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="301" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="644" name="lhs_V_18" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="lhs_V_18_fu_2098_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="302" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="644" name="rhs_V_5_cast" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="rhs_V_5_cast_fu_2105_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="303" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="644" name="tmp_29" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="tmp_29_fu_2108_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="304" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="644" name="tmp_47" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="tmp_47_fu_2087_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="305" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="644" name="tmp_30" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="tmp_30_fu_2111_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="306" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="644" name="ret_V_22" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="ret_V_22_fu_2118_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="115" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="307" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="644" name="ret_V_38_cast" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="ret_V_38_cast_fu_2124_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="114" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="308" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="644" name="tmp_70_cast" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="tmp_70_cast_fu_2130_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="309" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="650" name="tmp_48" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="tmp_48_fu_2140_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="310" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="644" name="tmp_41" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="tmp_41_fu_2148_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="311" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="651" name="tmp_33" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="tmp_33_fu_2158_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="312" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="652" name="r_exp_V" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="r_exp_V_fu_2166_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="17" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="313" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="651" name="p_01164_0_in" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="p_01164_0_in_fu_2171_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="59" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="314" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="652" name="r_exp_V_2" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="r_exp_V_2_fu_2179_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="315" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="656" name="tmp_75_cast" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="tmp_75_cast_fu_1795_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="316" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="656" name="tmp_35" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="tmp_35_fu_1799_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="71" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="317" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="656" name="tmp_49" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="tmp_49_fu_2186_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="318" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="656" name="icmp" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="icmp_fu_2196_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="319" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="656" name="or_cond1" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="or_cond1_fu_2202_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="322" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="673" name="tmp_37" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="tmp_37_fu_2207_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="325" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="684" name="tmp_V" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="tmp_V_reg_2887" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="326" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="685" name="tmp_51" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="tmp_51_fu_2223_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="327" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="685" name="out_exp_V" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="out_exp_V_fu_2242_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="328" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h" linenumber="495" name="p_Result_26" contextFuncName="data" moduleName="pow_generic&lt;double&gt;" rtlName="p_Result_26_fu_2247_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="331" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="657" name="tmp_50" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="tmp_50_fu_2227_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="332" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_pow.h" linenumber="657" name="p_cast" contextFuncName="pow_generic&lt;double&gt;" moduleName="pow_generic&lt;double&gt;" rtlName="p_cast_fu_2234_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="63" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="336" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h" linenumber="512" name="p_1" contextFuncName="to_double" moduleName="pow_generic&lt;double&gt;" rtlName="ap_return" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
&lt;\/annotationInfo&gt;
<annotationInfo>
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="21" filename="WienerDeblur.cpp" linenumber="472" name="exitcond1" contextFuncName="matrix_modulus" moduleName="matrix_modulus" rtlName="exitcond1_fu_186_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"&gt;&lt;\/item&gt;
<item  id="23" filename="WienerDeblur.cpp" linenumber="472" name="r_2" contextFuncName="matrix_modulus" moduleName="matrix_modulus" rtlName="r_2_fu_192_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"&gt;&lt;\/item&gt;
<item  id="29" filename="WienerDeblur.cpp" linenumber="473" name="exitcond" contextFuncName="matrix_modulus" moduleName="matrix_modulus" rtlName="exitcond_fu_198_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"&gt;&lt;\/item&gt;
<item  id="31" filename="WienerDeblur.cpp" linenumber="473" name="c_2" contextFuncName="matrix_modulus" moduleName="matrix_modulus" rtlName="c_2_fu_204_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"&gt;&lt;\/item&gt;
<item  id="35" filename="WienerDeblur.cpp" linenumber="475" name="x_assign" contextFuncName="matrix_modulus" moduleName="matrix_modulus" rtlName="WienerDeblur_fpexKfY_U109" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"&gt;&lt;\/item&gt;
<item  id="36" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp" linenumber="6" name="tmp_i" contextFuncName="pow" moduleName="matrix_modulus" rtlName="grp_pow_generic_double_s_fu_96" latency="66" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="38" filename="WienerDeblur.cpp" linenumber="476" name="x_assign_1" contextFuncName="matrix_modulus" moduleName="matrix_modulus" rtlName="WienerDeblur_fpexKfY_U110" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"&gt;&lt;\/item&gt;
<item  id="39" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/powdouble.cpp" linenumber="6" name="tmp_i1" contextFuncName="pow" moduleName="matrix_modulus" rtlName="grp_pow_generic_double_s_fu_125" latency="66" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"&gt;&lt;\/item&gt;
<item  id="40" filename="WienerDeblur.cpp" linenumber="476" name="tmp_s" contextFuncName="matrix_modulus" moduleName="matrix_modulus" rtlName="WienerDeblur_daddLf8_U111" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"&gt;&lt;\/item&gt;
<item  id="41" filename="WienerDeblur.cpp" linenumber="476" name="tmp_39" contextFuncName="matrix_modulus" moduleName="matrix_modulus" rtlName="WienerDeblur_dsqrMgi_U112" latency="30" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"&gt;&lt;\/item&gt;
<item  id="42" filename="WienerDeblur.cpp" linenumber="476" name="tmp_40" contextFuncName="matrix_modulus" moduleName="matrix_modulus" rtlName="WienerDeblur_fptreOg_U108" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"&gt;&lt;\/item&gt;
<item  id="43" filename="WienerDeblur.cpp" linenumber="476" name="" contextFuncName="matrix_modulus" moduleName="matrix_modulus" rtlName="StgValue_299_real_r_fu_154" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"&gt;&lt;\/item&gt;
<item  id="44" filename="WienerDeblur.cpp" linenumber="477" name="" contextFuncName="matrix_modulus" moduleName="matrix_modulus" rtlName="StgValue_300_imag_fu_161" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="10" filename="D:/Vivado_Webpack/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\complex" linenumber="1138" name="tmp" contextFuncName="operator*=&lt;float&gt;" moduleName="operator*=&lt;float&gt;" rtlName="WienerDeblur_fmuljbC_U122" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"&gt;&lt;\/item&gt;
<item  id="11" filename="D:/Vivado_Webpack/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\complex" linenumber="1138" name="tmp_s" contextFuncName="operator*=&lt;float&gt;" moduleName="operator*=&lt;float&gt;" rtlName="WienerDeblur_fmuljbC_U123" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"&gt;&lt;\/item&gt;
<item  id="12" filename="D:/Vivado_Webpack/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\complex" linenumber="1138" name="complex_M_real_writ" contextFuncName="operator*=&lt;float&gt;" moduleName="operator*=&lt;float&gt;" rtlName="WienerDeblur_fsubbkb_U120" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"&gt;&lt;\/item&gt;
<item  id="13" filename="D:/Vivado_Webpack/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\complex" linenumber="1138" name="tmp_2" contextFuncName="operator*=&lt;float&gt;" moduleName="operator*=&lt;float&gt;" rtlName="WienerDeblur_fmuljbC_U124" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"&gt;&lt;\/item&gt;
<item  id="14" filename="D:/Vivado_Webpack/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\complex" linenumber="1138" name="tmp_3" contextFuncName="operator*=&lt;float&gt;" moduleName="operator*=&lt;float&gt;" rtlName="WienerDeblur_fmuljbC_U125" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"&gt;&lt;\/item&gt;
<item  id="15" filename="D:/Vivado_Webpack/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\complex" linenumber="1138" name="complex_M_imag_writ" contextFuncName="operator*=&lt;float&gt;" moduleName="operator*=&lt;float&gt;" rtlName="WienerDeblur_faddibs_U121" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="7" filename="D:/Vivado_Webpack/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\complex" linenumber="381" name="tmp11" contextFuncName="operator*&lt;float&gt;" moduleName="operator*&lt;float&gt;.1" rtlName="grp_operator_mul_assign_float_fu_30" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="1299" filename="WienerDeblur.cpp" linenumber="449" name="r_20" contextFuncName="InnerProd" moduleName="InnerProd.1" rtlName="r_20_fu_119_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"&gt;&lt;\/item&gt;
<item  id="1300" filename="WienerDeblur.cpp" linenumber="449" name="exitcond1" contextFuncName="InnerProd" moduleName="InnerProd.1" rtlName="exitcond1_fu_125_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="10" filename="WienerDeblur.cpp" linenumber="486" name="exitcond1" contextFuncName="matrix_plus_SNR" moduleName="matrix_plus_SNR" rtlName="exitcond1_fu_90_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"&gt;&lt;\/item&gt;
<item  id="12" filename="WienerDeblur.cpp" linenumber="486" name="r_1" contextFuncName="matrix_plus_SNR" moduleName="matrix_plus_SNR" rtlName="r_1_fu_96_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"&gt;&lt;\/item&gt;
<item  id="18" filename="WienerDeblur.cpp" linenumber="487" name="exitcond" contextFuncName="matrix_plus_SNR" moduleName="matrix_plus_SNR" rtlName="exitcond_fu_102_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"&gt;&lt;\/item&gt;
<item  id="20" filename="WienerDeblur.cpp" linenumber="487" name="c_1" contextFuncName="matrix_plus_SNR" moduleName="matrix_plus_SNR" rtlName="c_1_fu_108_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"&gt;&lt;\/item&gt;
<item  id="24" filename="WienerDeblur.cpp" linenumber="489" name="tmp_s" contextFuncName="matrix_plus_SNR" moduleName="matrix_plus_SNR" rtlName="WienerDeblur_faddibs_U136" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"&gt;&lt;\/item&gt;
<item  id="25" filename="WienerDeblur.cpp" linenumber="489" name="" contextFuncName="matrix_plus_SNR" moduleName="matrix_plus_SNR" rtlName="StgValue_33_real379_fu_77" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"&gt;&lt;\/item&gt;
<item  id="27" filename="WienerDeblur.cpp" linenumber="490" name="" contextFuncName="matrix_plus_SNR" moduleName="matrix_plus_SNR" rtlName="StgValue_28_imag380_fu_70" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="10" filename="D:/Vivado_Webpack/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\complex" linenumber="1149" name="tmp" contextFuncName="operator/=&lt;float&gt;" moduleName="operator/=&lt;float&gt;" rtlName="WienerDeblur_fmuljbC_U144" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"&gt;&lt;\/item&gt;
<item  id="11" filename="D:/Vivado_Webpack/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\complex" linenumber="1149" name="tmp_1" contextFuncName="operator/=&lt;float&gt;" moduleName="operator/=&lt;float&gt;" rtlName="WienerDeblur_fmuljbC_U145" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"&gt;&lt;\/item&gt;
<item  id="12" filename="D:/Vivado_Webpack/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\complex" linenumber="1149" name="tmp_2" contextFuncName="operator/=&lt;float&gt;" moduleName="operator/=&lt;float&gt;" rtlName="WienerDeblur_faddibs_U141" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"&gt;&lt;\/item&gt;
<item  id="13" filename="D:/Vivado_Webpack/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\complex" linenumber="1149" name="tmp_3" contextFuncName="operator/=&lt;float&gt;" moduleName="operator/=&lt;float&gt;" rtlName="WienerDeblur_fmuljbC_U146" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"&gt;&lt;\/item&gt;
<item  id="14" filename="D:/Vivado_Webpack/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\complex" linenumber="1149" name="tmp_4" contextFuncName="operator/=&lt;float&gt;" moduleName="operator/=&lt;float&gt;" rtlName="WienerDeblur_fmuljbC_U147" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"&gt;&lt;\/item&gt;
<item  id="15" filename="D:/Vivado_Webpack/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\complex" linenumber="1149" name="tmp_5" contextFuncName="operator/=&lt;float&gt;" moduleName="operator/=&lt;float&gt;" rtlName="WienerDeblur_faddibs_U142" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"&gt;&lt;\/item&gt;
<item  id="16" filename="D:/Vivado_Webpack/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\complex" linenumber="1149" name="tmp_6" contextFuncName="operator/=&lt;float&gt;" moduleName="operator/=&lt;float&gt;" rtlName="WienerDeblur_fmuljbC_U148" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"&gt;&lt;\/item&gt;
<item  id="17" filename="D:/Vivado_Webpack/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\complex" linenumber="1149" name="tmp_7" contextFuncName="operator/=&lt;float&gt;" moduleName="operator/=&lt;float&gt;" rtlName="WienerDeblur_fmuljbC_U149" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"&gt;&lt;\/item&gt;
<item  id="18" filename="D:/Vivado_Webpack/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\complex" linenumber="1149" name="tmp_8" contextFuncName="operator/=&lt;float&gt;" moduleName="operator/=&lt;float&gt;" rtlName="WienerDeblur_fsubbkb_U143" latency="4" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"&gt;&lt;\/item&gt;
<item  id="19" filename="D:/Vivado_Webpack/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\complex" linenumber="1149" name="complex_M_real_writ" contextFuncName="operator/=&lt;float&gt;" moduleName="operator/=&lt;float&gt;" rtlName="WienerDeblur_fdivNgs_U150" latency="15" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"&gt;&lt;\/item&gt;
<item  id="20" filename="D:/Vivado_Webpack/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\complex" linenumber="1149" name="complex_M_imag_writ" contextFuncName="operator/=&lt;float&gt;" moduleName="operator/=&lt;float&gt;" rtlName="WienerDeblur_fdivNgs_U151" latency="15" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="9" filename="D:/Vivado_Webpack/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\complex" linenumber="411" name="tmp1" contextFuncName="operator/&lt;float&gt;" moduleName="operator/&lt;float&gt;" rtlName="grp_operator_div_assign_float_fu_34" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="11" filename="WienerDeblur.cpp" linenumber="499" name="exitcond1" contextFuncName="matrix_div" moduleName="matrix_div.1" rtlName="exitcond1_fu_80_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"&gt;&lt;\/item&gt;
<item  id="13" filename="WienerDeblur.cpp" linenumber="499" name="r_3" contextFuncName="matrix_div" moduleName="matrix_div.1" rtlName="r_3_fu_86_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"&gt;&lt;\/item&gt;
<item  id="19" filename="WienerDeblur.cpp" linenumber="500" name="exitcond" contextFuncName="matrix_div" moduleName="matrix_div.1" rtlName="exitcond_fu_92_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"&gt;&lt;\/item&gt;
<item  id="21" filename="WienerDeblur.cpp" linenumber="500" name="c_3" contextFuncName="matrix_div" moduleName="matrix_div.1" rtlName="c_3_fu_98_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"&gt;&lt;\/item&gt;
<item  id="24" filename="WienerDeblur.cpp" linenumber="502" name="tmp_s" contextFuncName="matrix_div" moduleName="matrix_div.1" rtlName="grp_operator_div_float_fu_68" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="13" filename="WienerDeblur.cpp" linenumber="499" name="exitcond1" contextFuncName="matrix_div" moduleName="matrix_div" rtlName="exitcond1_fu_84_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"&gt;&lt;\/item&gt;
<item  id="15" filename="WienerDeblur.cpp" linenumber="499" name="r_3" contextFuncName="matrix_div" moduleName="matrix_div" rtlName="r_3_fu_90_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"&gt;&lt;\/item&gt;
<item  id="21" filename="WienerDeblur.cpp" linenumber="500" name="exitcond" contextFuncName="matrix_div" moduleName="matrix_div" rtlName="exitcond_fu_96_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"&gt;&lt;\/item&gt;
<item  id="23" filename="WienerDeblur.cpp" linenumber="500" name="c_3" contextFuncName="matrix_div" moduleName="matrix_div" rtlName="c_3_fu_102_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"&gt;&lt;\/item&gt;
<item  id="26" filename="WienerDeblur.cpp" linenumber="502" name="tmp_s" contextFuncName="matrix_div" moduleName="matrix_div" rtlName="grp_operator_div_float_fu_72" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="9" filename="D:/Vivado_Webpack/Vivado/2018.3/win64/tools/clang/bin\..\lib\clang\3.1/../../../include/c++/4.5.2\complex" linenumber="381" name="tmp11" contextFuncName="operator*&lt;float&gt;" moduleName="operator*&lt;float&gt;" rtlName="grp_operator_mul_assign_float_fu_34" latency="9" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="1301" filename="WienerDeblur.cpp" linenumber="449" name="r_19" contextFuncName="InnerProd" moduleName="InnerProd381" rtlName="r_19_fu_127_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"&gt;&lt;\/item&gt;
<item  id="1302" filename="WienerDeblur.cpp" linenumber="449" name="exitcond1" contextFuncName="InnerProd" moduleName="InnerProd381" rtlName="exitcond1_fu_133_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"&gt;&lt;\/item&gt;
&lt;\/annotationInfo&gt;
<annotationInfo>
<item  id="115" filename="WienerDeblur.cpp" linenumber="54" name="src_bw_data_stream_0" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="src_bw_data_stream_0_fifo_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="118" filename="WienerDeblur.cpp" linenumber="57" name="res_data_stream_0_V" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="res_data_stream_0_V_fifo_U" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="140" filename="WienerDeblur.cpp" linenumber="41" name="tmp_s" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="tmp_s_fu_1380_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="152" filename="WienerDeblur.cpp" linenumber="41" name="tmp_53" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="tmp_53_fu_1392_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="155" filename="WienerDeblur.cpp" linenumber="41" name="tmp_54" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="tmp_54_fu_1398_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="159" filename="WienerDeblur.cpp" linenumber="41" name="tmp_55" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="tmp_55_fu_1404_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="210" filename="WienerDeblur.cpp" linenumber="69" name="col_packets" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="col_packets_fu_1416_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="211" filename="WienerDeblur.cpp" linenumber="69" name="col_packets_1" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="packets_fu_1433_p00" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="212" filename="WienerDeblur.cpp" linenumber="69" name="col_packets_cast" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="col_packets_cast_fu_1429_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="213" filename="WienerDeblur.cpp" linenumber="70" name="packets" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="packets_fu_1433_p2" latency="0" BRAM="-1" DSP="4" FF="0" LUT="20" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="217" filename="WienerDeblur.cpp" linenumber="73" name="r_cast" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="r_cast_fu_1438_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="218" filename="WienerDeblur.cpp" linenumber="73" name="tmp_56" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="tmp_56_fu_1442_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="220" filename="WienerDeblur.cpp" linenumber="73" name="r_4" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="r_4_fu_1447_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="38" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="227" filename="WienerDeblur.cpp" linenumber="76" name="tmp_61" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="tmp_61_fu_1457_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="232" filename="WienerDeblur.cpp" linenumber="77" name="tmp_3" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="tmp_3_reg_2456" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="237" filename="WienerDeblur.cpp" linenumber="78" name="tmp_5" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="tmp_5_reg_2461" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="242" filename="WienerDeblur.cpp" linenumber="79" name="tmp_7" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="tmp_7_reg_2466" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="253" filename="WienerDeblur.cpp" linenumber="85" name="exitcond7" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="exitcond7_fu_1492_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="255" filename="WienerDeblur.cpp" linenumber="85" name="r_5" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="r_5_fu_1497_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="261" filename="WienerDeblur.cpp" linenumber="87" name="exitcond9" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="exitcond9_fu_1503_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="263" filename="WienerDeblur.cpp" linenumber="87" name="c" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="c_fu_1508_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="270" filename="WienerDeblur.cpp" linenumber="90" name="tmp_73" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="grp_fu_1351_p0" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="271" filename="WienerDeblur.cpp" linenumber="90" name="tmp_64" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="WienerDeblur_uitoOgC_U182" latency="5" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="272" filename="WienerDeblur.cpp" linenumber="90" name="" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="grp_real379_fu_1320" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="273" filename="WienerDeblur.cpp" linenumber="91" name="" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="grp_imag380_fu_1332" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="281" filename="WienerDeblur.cpp" linenumber="97" name="exitcond8" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="exitcond8_fu_1518_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="283" filename="WienerDeblur.cpp" linenumber="97" name="r_6" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="r_6_fu_1523_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="289" filename="WienerDeblur.cpp" linenumber="99" name="exitcond10" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="exitcond10_fu_1529_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="291" filename="WienerDeblur.cpp" linenumber="99" name="c_4" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="c_4_fu_1534_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="295" filename="WienerDeblur.cpp" linenumber="101" name="" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="grp_real_1_fu_1296" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="297" filename="WienerDeblur.cpp" linenumber="102" name="" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="grp_imag_1_fu_1308" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="304" filename="WienerDeblur.cpp" linenumber="107" name="exitcond11" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="exitcond11_fu_1540_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="306" filename="WienerDeblur.cpp" linenumber="107" name="c_5" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="c_5_fu_1545_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="310" filename="WienerDeblur.cpp" linenumber="109" name="tmp_74" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="tmp_74_fu_1551_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="311" filename="WienerDeblur.cpp" linenumber="109" name="out1_M_real_load" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="out1_M_real_load_fu_1555_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="312" filename="WienerDeblur.cpp" linenumber="109" name="tmp_65" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="WienerDeblur_fmuljbC_U181" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="313" filename="WienerDeblur.cpp" linenumber="109" name="" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="grp_real379_fu_1320" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="315" filename="WienerDeblur.cpp" linenumber="110" name="out1_M_imag_load_ne" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="out1_M_imag_load_ne_reg_2546" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="316" filename="WienerDeblur.cpp" linenumber="110" name="out1_M_imag_load" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="out1_M_imag_load_fu_1569_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="317" filename="WienerDeblur.cpp" linenumber="110" name="tmp_66" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="WienerDeblur_fmuljbC_U181" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="318" filename="WienerDeblur.cpp" linenumber="110" name="" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="grp_imag380_fu_1332" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="326" filename="WienerDeblur.cpp" linenumber="116" name="exitcond1" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="exitcond1_fu_1573_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="328" filename="WienerDeblur.cpp" linenumber="116" name="c_7" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="c_7_fu_1579_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="334" filename="WienerDeblur.cpp" linenumber="118" name="exitcond3" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="exitcond3_fu_1585_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="336" filename="WienerDeblur.cpp" linenumber="118" name="r_7" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="r_7_fu_1591_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="340" filename="WienerDeblur.cpp" linenumber="120" name="" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="grp_real_1_fu_1296" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="342" filename="WienerDeblur.cpp" linenumber="121" name="" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="grp_imag_1_fu_1308" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="349" filename="WienerDeblur.cpp" linenumber="125" name="exitcond6" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="exitcond6_fu_1597_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="351" filename="WienerDeblur.cpp" linenumber="125" name="r_8" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="r_8_fu_1603_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="355" filename="WienerDeblur.cpp" linenumber="127" name="tmp_75" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="tmp_75_fu_1609_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="356" filename="WienerDeblur.cpp" linenumber="127" name="out2_M_real_load" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="out2_M_real_load_fu_1613_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="357" filename="WienerDeblur.cpp" linenumber="127" name="tmp_67" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="WienerDeblur_fmuljbC_U181" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="358" filename="WienerDeblur.cpp" linenumber="127" name="" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="grp_real379_fu_1320" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="360" filename="WienerDeblur.cpp" linenumber="128" name="out2_M_imag_load_ne" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="out2_M_imag_load_ne_reg_2590" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="361" filename="WienerDeblur.cpp" linenumber="128" name="out2_M_imag_load" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="out2_M_imag_load_fu_1627_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="362" filename="WienerDeblur.cpp" linenumber="128" name="tmp_68" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="WienerDeblur_fmuljbC_U181" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="363" filename="WienerDeblur.cpp" linenumber="128" name="" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="grp_imag380_fu_1332" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="368" filename="WienerDeblur.cpp" linenumber="135" name="" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="grp_KernelMaker_fu_1232" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="372" filename="WienerDeblur.cpp" linenumber="151" name="exitcond2" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="exitcond2_fu_1631_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="374" filename="WienerDeblur.cpp" linenumber="151" name="r_10" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="r_10_fu_1637_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="380" filename="WienerDeblur.cpp" linenumber="153" name="exitcond5" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="exitcond5_fu_1643_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="382" filename="WienerDeblur.cpp" linenumber="153" name="c_6" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="c_6_fu_1649_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="386" filename="WienerDeblur.cpp" linenumber="155" name="" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="grp_real_1_fu_1296" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="388" filename="WienerDeblur.cpp" linenumber="156" name="" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="grp_imag_1_fu_1308" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="395" filename="WienerDeblur.cpp" linenumber="161" name="exitcond14" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="exitcond14_fu_1655_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="397" filename="WienerDeblur.cpp" linenumber="161" name="c_8" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="c_8_fu_1660_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="401" filename="WienerDeblur.cpp" linenumber="163" name="tmp_77" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="tmp_77_fu_1666_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="402" filename="WienerDeblur.cpp" linenumber="163" name="out3_M_real_load" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="out3_M_real_load_fu_1670_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="403" filename="WienerDeblur.cpp" linenumber="163" name="" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="grp_real379_fu_1320" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="405" filename="WienerDeblur.cpp" linenumber="164" name="out3_M_imag_load_ne" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="out3_M_imag_load_ne_reg_2639" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="406" filename="WienerDeblur.cpp" linenumber="164" name="out3_M_imag_load" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="out3_M_imag_load_fu_1684_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="407" filename="WienerDeblur.cpp" linenumber="164" name="" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="grp_imag380_fu_1332" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="415" filename="WienerDeblur.cpp" linenumber="170" name="exitcond4" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="exitcond4_fu_1688_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="417" filename="WienerDeblur.cpp" linenumber="170" name="c_9" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="c_9_fu_1694_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="423" filename="WienerDeblur.cpp" linenumber="172" name="exitcond" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="exitcond_fu_1700_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="13" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="425" filename="WienerDeblur.cpp" linenumber="172" name="r_9" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="r_9_fu_1706_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="429" filename="WienerDeblur.cpp" linenumber="174" name="" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="grp_real_1_fu_1296" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="431" filename="WienerDeblur.cpp" linenumber="175" name="" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="grp_imag_1_fu_1308" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="438" filename="WienerDeblur.cpp" linenumber="179" name="exitcond17" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="exitcond17_fu_1712_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="440" filename="WienerDeblur.cpp" linenumber="179" name="r_14" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="r_14_fu_1717_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="444" filename="WienerDeblur.cpp" linenumber="181" name="tmp_80" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="tmp_80_fu_1723_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="445" filename="WienerDeblur.cpp" linenumber="181" name="out4_M_real_load" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="out4_M_real_load_fu_1727_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="446" filename="WienerDeblur.cpp" linenumber="181" name="tmp_69" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="WienerDeblur_fmuljbC_U181" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="447" filename="WienerDeblur.cpp" linenumber="181" name="" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="grp_real379_fu_1320" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="449" filename="WienerDeblur.cpp" linenumber="182" name="out4_M_imag_load_ne" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="out4_M_imag_load_ne_reg_2678" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="450" filename="WienerDeblur.cpp" linenumber="182" name="out4_M_imag_load" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="out4_M_imag_load_fu_1741_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="451" filename="WienerDeblur.cpp" linenumber="182" name="tmp_70" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="WienerDeblur_fmuljbC_U181" latency="3" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="452" filename="WienerDeblur.cpp" linenumber="182" name="" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="grp_imag380_fu_1332" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="458" filename="WienerDeblur.cpp" linenumber="193" name="" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="grp_matrix_modulus_fu_1143" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="466" filename="WienerDeblur.cpp" linenumber="201" name="" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="grp_matrix_plus_SNR_fu_1284" latency="1" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="473" filename="WienerDeblur.cpp" linenumber="213" name="exitcond12" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="exitcond12_fu_1745_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="475" filename="WienerDeblur.cpp" linenumber="213" name="r_13" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="r_13_fu_1750_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="481" filename="WienerDeblur.cpp" linenumber="215" name="exitcond16" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="exitcond16_fu_1756_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="483" filename="WienerDeblur.cpp" linenumber="215" name="c_13" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="c_13_fu_1761_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="487" filename="WienerDeblur.cpp" linenumber="217" name="" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="grp_real_1_fu_1296" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="489" filename="WienerDeblur.cpp" linenumber="218" name="" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="grp_imag_1_fu_1308" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="496" filename="WienerDeblur.cpp" linenumber="223" name="exitcond19" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="exitcond19_fu_1767_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="498" filename="WienerDeblur.cpp" linenumber="223" name="c_16" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="c_16_fu_1772_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="502" filename="WienerDeblur.cpp" linenumber="225" name="tmp_87" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="tmp_87_fu_1778_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="503" filename="WienerDeblur.cpp" linenumber="225" name="out5_M_real_load" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="out5_M_real_load_fu_1782_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="504" filename="WienerDeblur.cpp" linenumber="225" name="" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="grp_real379_fu_1320" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="506" filename="WienerDeblur.cpp" linenumber="226" name="out5_M_imag_load_ne" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="out5_M_imag_load_ne_reg_2727" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="507" filename="WienerDeblur.cpp" linenumber="226" name="out5_M_imag_load" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="out5_M_imag_load_fu_1796_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="508" filename="WienerDeblur.cpp" linenumber="226" name="" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="grp_imag380_fu_1332" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="516" filename="WienerDeblur.cpp" linenumber="232" name="exitcond13" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="exitcond13_fu_1800_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="518" filename="WienerDeblur.cpp" linenumber="232" name="c_12" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="c_12_fu_1805_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="524" filename="WienerDeblur.cpp" linenumber="234" name="exitcond18" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="exitcond18_fu_1811_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="526" filename="WienerDeblur.cpp" linenumber="234" name="r_16" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="r_16_fu_1816_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="530" filename="WienerDeblur.cpp" linenumber="236" name="" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="grp_real_1_fu_1296" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="532" filename="WienerDeblur.cpp" linenumber="237" name="" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="grp_imag_1_fu_1308" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="539" filename="WienerDeblur.cpp" linenumber="241" name="exitcond21" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="exitcond21_fu_1822_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="541" filename="WienerDeblur.cpp" linenumber="241" name="r_18" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="r_18_fu_1827_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="545" filename="WienerDeblur.cpp" linenumber="243" name="tmp_112" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="tmp_112_fu_1833_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="546" filename="WienerDeblur.cpp" linenumber="243" name="out6_M_real_load" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="out6_M_real_load_fu_1837_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="547" filename="WienerDeblur.cpp" linenumber="243" name="" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="grp_real379_fu_1320" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="549" filename="WienerDeblur.cpp" linenumber="244" name="out6_M_imag_load_ne" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="out6_M_imag_load_ne_reg_2771" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="550" filename="WienerDeblur.cpp" linenumber="244" name="out6_M_imag_load" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="out6_M_imag_load_fu_1851_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="551" filename="WienerDeblur.cpp" linenumber="244" name="" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="grp_imag380_fu_1332" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="559" filename="WienerDeblur.cpp" linenumber="251" name="exitcond15" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="exitcond15_fu_1855_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="561" filename="WienerDeblur.cpp" linenumber="251" name="r_15" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="r_15_fu_1860_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="567" filename="WienerDeblur.cpp" linenumber="253" name="exitcond20" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="exitcond20_fu_1892_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="569" filename="WienerDeblur.cpp" linenumber="253" name="c_17" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="c_17_fu_1897_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="573" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h" linenumber="310" name="p_Val2_101" contextFuncName="fp_struct" moduleName="WienerDeblur" rtlName="p_Val2_101_fu_1903_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"><\/item>
<item  id="574" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h" linenumber="310" name="p_Result_s" contextFuncName="fp_struct" moduleName="WienerDeblur" rtlName="p_Result_s_reg_2809" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"><\/item>
<item  id="575" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h" linenumber="317" name="tmp_V" contextFuncName="fp_struct" moduleName="WienerDeblur" rtlName="tmp_V_fu_1915_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"><\/item>
<item  id="576" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h" linenumber="318" name="tmp_V_8" contextFuncName="fp_struct" moduleName="WienerDeblur" rtlName="tmp_V_8_fu_1925_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"><\/item>
<item  id="577" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h" linenumber="14" name="mantissa_V" contextFuncName="generic_cast_IEEE754&lt;int, 6, float&gt;" moduleName="WienerDeblur" rtlName="mantissa_V_fu_1965_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"><\/item>
<item  id="578" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h" linenumber="14" name="mantissa_V_7_cast5" contextFuncName="generic_cast_IEEE754&lt;int, 6, float&gt;" moduleName="WienerDeblur" rtlName="mantissa_V_7_cast5_fu_1974_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"><\/item>
<item  id="579" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h" linenumber="339" name="tmp_i_i_i_i_cast4" contextFuncName="expv" moduleName="WienerDeblur" rtlName="tmp_i_i_i_i_cast4_fu_1929_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"><\/item>
<item  id="580" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h" linenumber="339" name="sh_assign" contextFuncName="expv" moduleName="WienerDeblur" rtlName="sh_assign_fu_1933_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"><\/item>
<item  id="581" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h" linenumber="17" name="isNeg" contextFuncName="generic_cast_IEEE754&lt;int, 6, float&gt;" moduleName="WienerDeblur" rtlName="isNeg_reg_2819" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"><\/item>
<item  id="582" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h" linenumber="17" name="tmp_i_i_i" contextFuncName="generic_cast_IEEE754&lt;int, 6, float&gt;" moduleName="WienerDeblur" rtlName="tmp_i_i_i_fu_1947_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"><\/item>
<item  id="583" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h" linenumber="17" name="tmp_i_i_i_cast" contextFuncName="generic_cast_IEEE754&lt;int, 6, float&gt;" moduleName="WienerDeblur" rtlName="tmp_i_i_i_cast_fu_1953_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"><\/item>
<item  id="584" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h" linenumber="17" name="ush" contextFuncName="generic_cast_IEEE754&lt;int, 6, float&gt;" moduleName="WienerDeblur" rtlName="ush_fu_1957_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="9" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"><\/item>
<item  id="585" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h" linenumber="17" name="sh_assign_16_cast" contextFuncName="generic_cast_IEEE754&lt;int, 6, float&gt;" moduleName="WienerDeblur" rtlName="sh_assign_16_cast_fu_1978_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"><\/item>
<item  id="586" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h" linenumber="17" name="sh_assign_16_cast_ca" contextFuncName="generic_cast_IEEE754&lt;int, 6, float&gt;" moduleName="WienerDeblur" rtlName="sh_assign_16_cast_ca_fu_1981_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"><\/item>
<item  id="587" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h" linenumber="17" name="tmp_i_i_i_438" contextFuncName="generic_cast_IEEE754&lt;int, 6, float&gt;" moduleName="WienerDeblur" rtlName="tmp_i_i_i_438_fu_1984_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"><\/item>
<item  id="588" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h" linenumber="17" name="r_V" contextFuncName="generic_cast_IEEE754&lt;int, 6, float&gt;" moduleName="WienerDeblur" rtlName="r_V_fu_1988_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="73" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"><\/item>
<item  id="589" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h" linenumber="17" name="r_V_42" contextFuncName="generic_cast_IEEE754&lt;int, 6, float&gt;" moduleName="WienerDeblur" rtlName="r_V_42_fu_1994_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="243" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"><\/item>
<item  id="590" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h" linenumber="20" name="tmp_104" contextFuncName="generic_cast_IEEE754&lt;int, 6, float&gt;" moduleName="WienerDeblur" rtlName="tmp_104_fu_2000_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"><\/item>
<item  id="591" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h" linenumber="20" name="tmp_93" contextFuncName="generic_cast_IEEE754&lt;int, 6, float&gt;" moduleName="WienerDeblur" rtlName="tmp_93_fu_2008_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"><\/item>
<item  id="592" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h" linenumber="20" name="tmp_94" contextFuncName="generic_cast_IEEE754&lt;int, 6, float&gt;" moduleName="WienerDeblur" rtlName="tmp_94_fu_2012_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"><\/item>
<item  id="593" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h" linenumber="17" name="p_Val2_107" contextFuncName="generic_cast_IEEE754&lt;int, 6, float&gt;" moduleName="WienerDeblur" rtlName="p_Val2_107_fu_2022_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"><\/item>
<item  id="594" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h" linenumber="58" name="result_V_4" contextFuncName="generic_cast_IEEE754&lt;int, 6, float&gt;" moduleName="WienerDeblur" rtlName="result_V_4_fu_2029_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"><\/item>
<item  id="595" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h" linenumber="58" name="p_Val2_108" contextFuncName="generic_cast_IEEE754&lt;int, 6, float&gt;" moduleName="WienerDeblur" rtlName="p_Val2_108_fu_2035_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"><\/item>
<item  id="596" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h" linenumber="58" name="tmp_105" contextFuncName="generic_cast_IEEE754&lt;int, 6, float&gt;" moduleName="WienerDeblur" rtlName="tmp_105_fu_2042_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"><\/item>
<item  id="597" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h" linenumber="58" name="abscond" contextFuncName="generic_cast_IEEE754&lt;int, 6, float&gt;" moduleName="WienerDeblur" rtlName="abscond_fu_2175_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"><\/item>
<item  id="598" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h" linenumber="58" name="tmp_76" contextFuncName="generic_cast_IEEE754&lt;int, 6, float&gt;" moduleName="WienerDeblur" rtlName="tmp_76_fu_2180_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"><\/item>
<item  id="599" filename="r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h" linenumber="58" name="element_pixel_val_0" contextFuncName="generic_cast_IEEE754&lt;int, 6, float&gt;" moduleName="WienerDeblur" rtlName="res_data_stream_0_V_din" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="8" fileDirectory="r:\builds\2018.3\continuous\2018_12_06_2405991\src\products"><\/item>
<item  id="640" filename="WienerDeblur.cpp" linenumber="273" name="tmp_71" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="tmp_71_fu_1866_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="38" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="641" filename="WienerDeblur.cpp" linenumber="273" name="lhs_V_cast" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="lhs_V_cast_fu_1871_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="642" filename="WienerDeblur.cpp" linenumber="273" name="ret_V" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="ret_V_fu_1874_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="40" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="644" filename="WienerDeblur.cpp" linenumber="69" name="cast1" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="bound_fu_1886_p10" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="645" filename="WienerDeblur.cpp" linenumber="69" name="bound" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="bound_fu_1886_p2" latency="0" BRAM="-1" DSP="4" FF="0" LUT="20" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="652" filename="WienerDeblur.cpp" linenumber="273" name="tmp_127_cast" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="tmp_127_cast_fu_2229_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="653" filename="WienerDeblur.cpp" linenumber="273" name="tmp_72" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="tmp_72_fu_2233_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="654" filename="WienerDeblur.cpp" linenumber="69" name="exitcond_flatten" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="exitcond_flatten_fu_2238_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="29" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="658" filename="WienerDeblur.cpp" linenumber="263" name="r_1" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="r_1_fu_2249_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="39" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="660" filename="WienerDeblur.cpp" linenumber="265" name="tmp_90" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="tmp_90_fu_2255_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="661" filename="WienerDeblur.cpp" linenumber="265" name="c14_mid2" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="c14_mid2_fu_2260_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="663" filename="WienerDeblur.cpp" linenumber="273" name="tmp_127_cast_mid1" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="tmp_127_cast_mid1_fu_2268_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="664" filename="WienerDeblur.cpp" linenumber="273" name="tmp_74_mid1" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="tmp_74_mid1_fu_2272_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="21" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="665" filename="WienerDeblur.cpp" linenumber="273" name="tmp_74_mid2" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="tmp_74_mid2_fu_2277_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="666" filename="WienerDeblur.cpp" linenumber="265" name="tmp_87_mid2_v" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="tmp_87_mid2_v_fu_2285_p3" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="32" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="667" filename="WienerDeblur.cpp" linenumber="265" name="tmp_92" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="tmp_92_fu_2293_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="668" filename="WienerDeblur.cpp" linenumber="265" name="c14_cast_mid2_cast" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="c14_cast_mid2_cast_fu_2297_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="685" filename="WienerDeblur.cpp" linenumber="270" name="p_Result_29" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="p_Result_29_fu_2347_p5" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="686" filename="WienerDeblur.cpp" linenumber="265" name="tmp_86" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="tmp_86_fu_2301_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="30" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="687" filename="WienerDeblur.cpp" linenumber="265" name="tmp_88" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="tmp_88_fu_2307_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="688" filename="WienerDeblur.cpp" linenumber="272" name="tmp_89" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="tmp_89_fu_2317_p3" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="689" filename="WienerDeblur.cpp" linenumber="272" name="out_stream_user_V_tm" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="out_stream_user_V_tm_fu_2325_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="690" filename="WienerDeblur.cpp" linenumber="273" name="tmp_91" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="tmp_91_fu_2331_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="18" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="691" filename="WienerDeblur.cpp" linenumber="273" name="out_stream_last_V_tm" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="out_stream_last_V_tm_fu_2336_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="2" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<item  id="693" filename="WienerDeblur.cpp" linenumber="265" name="c_1" contextFuncName="WienerDeblur" moduleName="WienerDeblur" rtlName="c_1_fu_2342_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="37" fileDirectory="E:\FPGA\SummerSchool\project_things\deblur_IP"><\/item>
<\/annotationInfo>
</annotationInfo>
