
*** Running vivado
    with args -log au_top_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source au_top_0.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source au_top_0.tcl -notrace
Command: synth_design -top au_top_0 -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17460
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 999.848 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'au_top_0' [C:/Users/loan/Documents/randomv2/work/vivado/randomv2/randomv2.srcs/sources_1/imports/verilog/au_top_0.v:7]
INFO: [Synth 8-6157] synthesizing module 'reset_conditioner_1' [C:/Users/loan/Documents/randomv2/work/vivado/randomv2/randomv2.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
	Parameter STAGES bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'reset_conditioner_1' (1#1) [C:/Users/loan/Documents/randomv2/work/vivado/randomv2/randomv2.srcs/sources_1/imports/verilog/reset_conditioner_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'edge_detector_2' [C:/Users/loan/Documents/randomv2/work/vivado/randomv2/randomv2.srcs/sources_1/imports/verilog/edge_detector_2.v:12]
	Parameter RISE bound to: 1'b1 
	Parameter FALL bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_2' (2#1) [C:/Users/loan/Documents/randomv2/work/vivado/randomv2/randomv2.srcs/sources_1/imports/verilog/edge_detector_2.v:12]
INFO: [Synth 8-6157] synthesizing module 'variable_counter_3' [C:/Users/loan/Documents/randomv2/work/vivado/randomv2/randomv2.srcs/sources_1/imports/verilog/variable_counter_3.v:11]
	Parameter SEED bound to: 128'b10000100001100100011001101010010001110100110000100111001011001100100001000111011011000100010010101100010010110010010110001100010 
INFO: [Synth 8-6157] synthesizing module 'edge_detector_5' [C:/Users/loan/Documents/randomv2/work/vivado/randomv2/randomv2.srcs/sources_1/imports/verilog/edge_detector_5.v:12]
	Parameter RISE bound to: 1'b1 
	Parameter FALL bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'edge_detector_5' (3#1) [C:/Users/loan/Documents/randomv2/work/vivado/randomv2/randomv2.srcs/sources_1/imports/verilog/edge_detector_5.v:12]
INFO: [Synth 8-6157] synthesizing module 'counter_6' [C:/Users/loan/Documents/randomv2/work/vivado/randomv2/randomv2.srcs/sources_1/imports/verilog/counter_6.v:14]
	Parameter SIZE bound to: 1'b1 
	Parameter DIV bound to: 5'b10101 
	Parameter TOP bound to: 1'b0 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 22'b0111111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_6' (4#1) [C:/Users/loan/Documents/randomv2/work/vivado/randomv2/randomv2.srcs/sources_1/imports/verilog/counter_6.v:14]
INFO: [Synth 8-6157] synthesizing module 'counter_7' [C:/Users/loan/Documents/randomv2/work/vivado/randomv2/randomv2.srcs/sources_1/imports/verilog/counter_7.v:14]
	Parameter SIZE bound to: 1'b1 
	Parameter DIV bound to: 5'b11010 
	Parameter TOP bound to: 1'b0 
	Parameter UP bound to: 1'b1 
	Parameter MAX_VALUE bound to: 27'b011111111111111111111111111 
INFO: [Synth 8-6155] done synthesizing module 'counter_7' (5#1) [C:/Users/loan/Documents/randomv2/work/vivado/randomv2/randomv2.srcs/sources_1/imports/verilog/counter_7.v:14]
INFO: [Synth 8-6157] synthesizing module 'pn_gen_8' [C:/Users/loan/Documents/randomv2/work/vivado/randomv2/randomv2.srcs/sources_1/imports/verilog/pn_gen_8.v:11]
	Parameter SEED bound to: 128'b10000100001100100011001101010010001110100110000100111001011001100100001000111011011000100010010101100010010110010010110001100010 
INFO: [Synth 8-6155] done synthesizing module 'pn_gen_8' (6#1) [C:/Users/loan/Documents/randomv2/work/vivado/randomv2/randomv2.srcs/sources_1/imports/verilog/pn_gen_8.v:11]
WARNING: [Synth 8-151] case item 4'b1000 is unreachable [C:/Users/loan/Documents/randomv2/work/vivado/randomv2/randomv2.srcs/sources_1/imports/verilog/variable_counter_3.v:100]
WARNING: [Synth 8-151] case item 4'b1001 is unreachable [C:/Users/loan/Documents/randomv2/work/vivado/randomv2/randomv2.srcs/sources_1/imports/verilog/variable_counter_3.v:103]
WARNING: [Synth 8-151] case item 4'b1010 is unreachable [C:/Users/loan/Documents/randomv2/work/vivado/randomv2/randomv2.srcs/sources_1/imports/verilog/variable_counter_3.v:106]
WARNING: [Synth 8-151] case item 4'b1011 is unreachable [C:/Users/loan/Documents/randomv2/work/vivado/randomv2/randomv2.srcs/sources_1/imports/verilog/variable_counter_3.v:109]
WARNING: [Synth 8-151] case item 4'b1100 is unreachable [C:/Users/loan/Documents/randomv2/work/vivado/randomv2/randomv2.srcs/sources_1/imports/verilog/variable_counter_3.v:112]
WARNING: [Synth 8-151] case item 4'b1101 is unreachable [C:/Users/loan/Documents/randomv2/work/vivado/randomv2/randomv2.srcs/sources_1/imports/verilog/variable_counter_3.v:115]
WARNING: [Synth 8-151] case item 4'b1110 is unreachable [C:/Users/loan/Documents/randomv2/work/vivado/randomv2/randomv2.srcs/sources_1/imports/verilog/variable_counter_3.v:118]
WARNING: [Synth 8-151] case item 4'b1111 is unreachable [C:/Users/loan/Documents/randomv2/work/vivado/randomv2/randomv2.srcs/sources_1/imports/verilog/variable_counter_3.v:121]
INFO: [Synth 8-6155] done synthesizing module 'variable_counter_3' (7#1) [C:/Users/loan/Documents/randomv2/work/vivado/randomv2/randomv2.srcs/sources_1/imports/verilog/variable_counter_3.v:11]
INFO: [Synth 8-6157] synthesizing module 'look_up_table_4' [C:/Users/loan/Documents/randomv2/work/vivado/randomv2/randomv2.srcs/sources_1/imports/verilog/look_up_table_4.v:7]
WARNING: [Synth 8-151] case item 11'b00001100100 is unreachable [C:/Users/loan/Documents/randomv2/work/vivado/randomv2/randomv2.srcs/sources_1/imports/verilog/look_up_table_4.v:23]
WARNING: [Synth 8-151] case item 11'b01111101000 is unreachable [C:/Users/loan/Documents/randomv2/work/vivado/randomv2/randomv2.srcs/sources_1/imports/verilog/look_up_table_4.v:26]
WARNING: [Synth 8-151] case item 11'b00001100101 is unreachable [C:/Users/loan/Documents/randomv2/work/vivado/randomv2/randomv2.srcs/sources_1/imports/verilog/look_up_table_4.v:32]
WARNING: [Synth 8-151] case item 11'b01111101001 is unreachable [C:/Users/loan/Documents/randomv2/work/vivado/randomv2/randomv2.srcs/sources_1/imports/verilog/look_up_table_4.v:35]
WARNING: [Synth 8-151] case item 11'b10001001100 is unreachable [C:/Users/loan/Documents/randomv2/work/vivado/randomv2/randomv2.srcs/sources_1/imports/verilog/look_up_table_4.v:38]
WARNING: [Synth 8-151] case item 11'b00001101111 is unreachable [C:/Users/loan/Documents/randomv2/work/vivado/randomv2/randomv2.srcs/sources_1/imports/verilog/look_up_table_4.v:41]
WARNING: [Synth 8-151] case item 11'b01111110011 is unreachable [C:/Users/loan/Documents/randomv2/work/vivado/randomv2/randomv2.srcs/sources_1/imports/verilog/look_up_table_4.v:44]
WARNING: [Synth 8-151] case item 11'b10001001101 is unreachable [C:/Users/loan/Documents/randomv2/work/vivado/randomv2/randomv2.srcs/sources_1/imports/verilog/look_up_table_4.v:47]
WARNING: [Synth 8-151] case item 11'b10001010110 is unreachable [C:/Users/loan/Documents/randomv2/work/vivado/randomv2/randomv2.srcs/sources_1/imports/verilog/look_up_table_4.v:50]
WARNING: [Synth 8-151] case item 11'b10001010111 is unreachable [C:/Users/loan/Documents/randomv2/work/vivado/randomv2/randomv2.srcs/sources_1/imports/verilog/look_up_table_4.v:53]
WARNING: [Synth 8-151] case item 11'b00001101110 is unreachable [C:/Users/loan/Documents/randomv2/work/vivado/randomv2/randomv2.srcs/sources_1/imports/verilog/look_up_table_4.v:56]
WARNING: [Synth 8-151] case item 11'b01111110010 is unreachable [C:/Users/loan/Documents/randomv2/work/vivado/randomv2/randomv2.srcs/sources_1/imports/verilog/look_up_table_4.v:59]
INFO: [Synth 8-6155] done synthesizing module 'look_up_table_4' (8#1) [C:/Users/loan/Documents/randomv2/work/vivado/randomv2/randomv2.srcs/sources_1/imports/verilog/look_up_table_4.v:7]
INFO: [Synth 8-6155] done synthesizing module 'au_top_0' (9#1) [C:/Users/loan/Documents/randomv2/work/vivado/randomv2/randomv2.srcs/sources_1/imports/verilog/au_top_0.v:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 999.848 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 999.848 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 999.848 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 999.848 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/loan/Documents/randomv2/work/constraint/alchitry.xdc]
Finished Parsing XDC File [C:/Users/loan/Documents/randomv2/work/constraint/alchitry.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/loan/Documents/randomv2/work/constraint/alchitry.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/loan/Documents/randomv2/work/constraint/io.xdc]
Finished Parsing XDC File [C:/Users/loan/Documents/randomv2/work/constraint/io.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/loan/Documents/randomv2/work/constraint/io.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
Finished Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 999.848 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 999.848 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 999.848 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 999.848 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 999.848 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 999.848 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   4 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   5 Input    4 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 999.848 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 999.848 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 999.848 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 999.848 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 999.848 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 999.848 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 999.848 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 999.848 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 999.848 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 999.848 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    17|
|3     |LUT1   |     4|
|4     |LUT2   |     9|
|5     |LUT3   |     8|
|6     |LUT4   |     7|
|7     |LUT5   |     6|
|8     |LUT6   |    20|
|9     |MUXF7  |     1|
|10    |FDRE   |   150|
|11    |FDSE   |    51|
|12    |IBUF   |     3|
|13    |OBUF   |    45|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 999.848 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:31 . Memory (MB): peak = 999.848 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 999.848 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 999.848 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 999.848 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 999.848 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/loan/Documents/randomv2/work/vivado/randomv2/randomv2.runs/synth_1/au_top_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file au_top_0_utilization_synth.rpt -pb au_top_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Apr  5 22:18:35 2022...
