spawn su - root
[?2004h]0;root@wse-huican-8d134-ubt2204: ~root@wse-huican-8d134-ubt2204:~# cd /home/automation_scripts/l1_mrc/timer;source ./timerenv.sh;cd  /home/flexran_src/networking.wireless.flexran.flexran-l1-sw/bin/nr5g/gnb/l1/; ./l1.sh -e
[?2004l----------------common config-----------------
-----------oran.conf------------------
-----------timer.conf------------------
-bash: [: =: unary operator expected
-bash: [: =: unary operator expected
-bash: [: =: unary operator expected
-bash: [: =: unary operator expected
-bash: [: =: unary operator expected
-bash: [: =: unary operator expected
-bash: [: =: unary operator expected
-bash: [: =: unary operator expected
------------env--------------
WORK_DIR=/home/flexran_src
RTE_SDK=/home/flexran_src/networking.wireless.flexran.wireless-dpdk-ae
FLEXRAN_L1_SW=/home/flexran_src/networking.wireless.flexran.flexran-l1-sw
WIRELESS_SDK=/home/flexran_src/networking.wireless.flexran.wireless-sdk
RTE_TARGET=x86_64-native-linuxapp-icx
WIRELESS_SDK_TARGET_ISA=snc
RPE_DIR=/home/flexran_src/networking.wireless.flexran.flexran-l1-sw/libs/ferrybridge
ROE_DIR=/home/flexran_src/networking.wireless.flexran.flexran-l1-sw/libs/roe
CPA_DIR=/home/flexran_src/networking.wireless.flexran.flexran-l1-sw/libs/cpa
XRAN_DIR=/home/flexran_src/networking.wireless.flexran.flexran-xran
DIR_WIRELESS_SDK_ROOT=/home/flexran_src/networking.wireless.flexran.wireless-sdk
DIR_WIRELESS_FW=/home/flexran_src/networking.wireless.flexran.wireless-convergence-l1/framework
DIR_WIRELESS_TEST_4G=/home/flexran_src/networking.wireless.flexran.flexran-l1-4g-test
DIR_WIRELESS_TEST_5G=/home/flexran_src/networking.wireless.flexran.flexran-l1-5g-test
SDK_BUILD=build-snc-icx
DIR_WIRELESS_SDK=/home/flexran_src/networking.wireless.flexran.wireless-sdk/build-snc-icx
FLEXRAN_SDK=/home/flexran_src/networking.wireless.flexran.wireless-sdk/build-snc-icx/install
DIR_WIRELESS_TABLE_5G=/home/flexran_src/networking.wireless.flexran.flexran-l1-sw/bin/nr5g/gnb/l1/table
GTEST_ROOT=/opt/gtest/gtest-1.7.0
RTE_SDK_KMOD=/home/flexran_src/networking.wireless.flexran.flexran-l1-sw/../dpdk-kmods
 
:: initializing oneAPI environment ...
   -bash: BASH_VERSION = 5.1.16(1)-release
   args: Using "$@" for setvars.sh arguments: --include-intel-llvm --force
:: advisor -- latest
:: ccl -- latest
:: compiler -- latest
:: dal -- latest
:: debugger -- latest
:: dev-utilities -- latest
:: dnnl -- latest
:: dpcpp-ct -- latest
:: dpl -- latest
:: ipp -- latest
:: ippcp -- latest
:: ipp -- latest
:: mkl -- latest
:: mpi -- latest
:: tbb -- latest
:: vpl -- latest
:: vtune -- latest
:: oneAPI environment initialized ::
 
cmake at: /usr/bin/cmake
ORANISA=snc
WORK_DIR=/home/flexran_src
timer_test_cases=
case_dir=
sdk_results_dir=/home/flexran_src/MRC_RES/05-08-23-10-56/sdk_results
timer_results_dir=
ANALYSE_IP_FOLDER=
TIMER Mode
kernel.sched_rt_runtime_us = -1
kernel.shmmax = 2147483648
kernel.shmall = 2147483648
using configuration file phycfg_timer.xml
>> Running... taskset -c 0 ./l1app --cfgfile=phycfg_timer.xml
FlexRAN SDK bblib_layerdemapping_5gnr version #DIRTY#
FlexRAN SDK bblib_layermapping_5gnr version #DIRTY#
FlexRAN SDK bblib_cestimate_5gnr_version #DIRTY#
FlexRAN SDK bblib_pucch_cestimate_5gnr version #DIRTY#
FlexRAN SDK bblib_llr_compact version #DIRTY#
FlexRAN SDK bblib_llr_demapping version #DIRTY#
FlexRAN SDK bblib_pdcch_remapping_5gnr_version version #DIRTY#
FlexRAN SDK bblib_reed_muller version #DIRTY#
FlexRAN SDK bblib_lte_modulation version #DIRTY#
FlexRAN SDK bblib_polar_decoder_5gnr version #DIRTY#
FlexRAN SDK bblib_polar_rate_dematching_5gnr version #DIRTY#
FlexRAN SDK bblib_PhaseNoise_5G version #DIRTY#
FlexRAN SDK bblib_mimo_mmse_detection_5gnr version #DIRTY#
FlexRAN SDK bblib_fd_correlation version #DIRTY#
FlexRAN SDK bblib_scramble_5gnr version #DIRTY#
FlexRAN SDK bblib_pucch_equ_5gnr version #DIRTY#
FlexRAN SDK bblib_ta_compensation_version_5gnr #DIRTY#
FlexRAN SDK bblib_polar_encoder_5gnr version #DIRTY#
FlexRAN SDK bblib_prach_5gnr version #DIRTY#
FlexRAN SDK bblib_fft_ifft version #DIRTY#
FlexRAN SDK bblib_pucch_5gnr version #DIRTY#
FlexRAN SDK bblib_common version #DIRTY#
FlexRAN SDK bblib_lte_crc version #DIRTY#
FlexRAN SDK bblib_lte_dft_idft version #DIRTY#
FlexRAN SDK bblib_irc_rnn_calculation_5gnr_version #DIRTY#
FlexRAN SDK bblib_mmse_irc_mimo_5gnr_version #DIRTY#
FlexRAN SDK bblib_srs_cestimate_5gnr version #DIRTY#
FlexRAN SDK bblib_srs_edge_rb_cestimate_5gnr version #DIRTY#
FlexRAN SDK bblib_srs_fft_cestimate_pre_5gnr version #DIRTY#
FlexRAN SDK bblib_zf_matrix_gen version #DIRTY#
FlexRAN SDK bblib_dftcodebook_weightgen version #DIRTY#
FlexRAN SDK bblib_dl_dftcodebook_weightgen version #DIRTY#
FlexRAN SDK bblib_pusch_focompensation_5gnr_version #DIRTY#
FlexRAN SDK bblib_fec_enc_byte_concat_soft version #DIRTY#
FlexRAN SDK bblib_zc_sequence_gen version #DIRTY#
xran_lib_compander_for_isa: 1
FlexRAN SDK bblib_lte_ldpc_decoder version #DIRTY#
FlexRAN SDK bblib_lte_ldpc_encoder version #DIRTY#
FlexRAN SDK bblib_lte_LDPC_ratematch version #DIRTY#
FlexRAN SDK bblib_lte_rate_dematching_5gnr version #DIRTY#
FlexRAN SDK bblib_lte_turbo version #DIRTY#
FlexRAN SDK bblib_lte_rate_matching version #DIRTY#
FlexRAN SDK bblib_srs_fft_cestimate_5gnr version #DIRTY#
FlexRAN SDK bblib_mldts_process_5gnr version #DIRTY#
=========================
5GNR PHY Application     
=========================


--------------------------------------------------------
File[phycfg_timer.xml] Version: 23.03
--------------------------------------------------------
 --version=23.03
 --successiveNoApi=15
 --wls_sema_wake_up=1
 --wls_num_instances=1
 --wls_ul_queue_depth=48
 --wls_memory_align=0
 --wls_dev_name0=wls0
 --wls_cell_mapping0=0x1FFFFF
 --wlsMacMemorySize=0x3EA80000
 --wlsPhyMemorySize=0x18000000
 --CoreDumpEnable=0
 --dlIqLog=0
 --ulIqLog=0
 --phyMlog=1
 --phyStats=0
 --maxNumPhyStatsFiles=20
 --TimePathEnable=0
 --L1LogPath=./
 --dpdkFilePrefix=gnb0
 --dpdkMemorySize=6144
 --dpdkIovaMode=0
 --dpdkBasebandFecMode=1
 --dpdkBasebandDevice=0000:52:00.0
 --tbModeEnable=0
 --radioEnable=0
 --PiplineSPR=0
 --PiplineSPRMode=1
 --PrecodingPowerBoost=0
 --agcTarget=8192
 --Rx0DbfsRadioPower=-3781794
 --PdschSymbolSplit=0
 --PdschOfdmSplitEnable=0
 --FecEncSplit=1
 --FecEncBypass=0
 --PdschDlWeightSplit=0
 --PuschUlWeightSplit=0
 --DLDFTBfWeightAlgoType=0
 --DLBfWeightGenGranularity=1
 --DLBfWeightGenOutGranularity=1
 --DLBfIsOverSample=0
 --DLRxAntHorizontalOverSample=1
 --DLRxAntVerticalOverSample=1
 --DLBeamSelectType=0
 --DLDFTMaxRBUsed=273
 --DLDFTBeamWeightNormType=0
 --DLDFTBFOutRemapVaild=0
 --DLDFTBFOutRemapTable=28, 24, 12, 8, 29, 25, 13, 9, 30, 26, 14, 10, 31, 27, 15, 11, 20, 16, 4, 0, 21, 17, 5, 1, 22, 18, 6, 2, 23, 19, 7, 3
 --ULDFTBfWeightAlgoType=0
 --ULBfWeightGenGranularity=1
 --ULBfWeightGenOutGranularity=0
 --RxAntVertical=1
 --RxAntHorizontal=1
 --RxAntPolarization=1
 --BeamWeightFixPointQ=13
 --BeamWeightSrsBypass=0
 --BeamWeightBypass=0
 --PuschDecompSplit=0
 --PuschChanEstSplit=0
 --PuschMmseSplit=0
 --PuschLlrRxSplit=0
 --FecDecEarlyTermDisable=0
 --FecDecNumIter=12
 --FecDecSplit=1
 --FecDecBypass=0
 --llrOutDecimalDigit=2
 --llrSaturatedBits=8
 --ULLdpcLlrComp=0
 --IrcEnableThreshold=-100
 --IrcDynamicFlag=0
 --PuschNoiseScale=2
 --CEInterpMethod=0
 --CEFocEnable=0
 --CEFocGranularity=768
 --PuschLinearInterpEnable=0
 --PuschLinearInterpGranularityAll=4
 --interpTable=0
 --DMRSPwrReportEna=0
 --EnableIrc=0
 --nEnableDelaySpreadEst=0
 --PucchSplit=0
 --PucchF0NoiseEstType=1
 --PucchF0MultiUeAlgo=1
 --PucchagcTarget=8192
 --PucchF234Decoder=0
 --SrsCeSplit=0
 --srsFftEnabled=0
 --srsFftSNRestMethod=1
 --srsFftSNRestCentralPartRs=1
 --srsFftTaylorWinFilter=2
 --SrsAgcEnabled=1
 --SrsAgcTarget=8192
 --SrsDftFillFullBand=0
 --SrsAgcMethodChoose=2
 --prachDetectThreshold=0
 --prachDetectFoCheck=0
 --prachThresholdMethod=0
 --prachDTWindowShift=0
 --prachThresholdSel=1
 --prachThrOffsetFactor=1259
 --prachMaxNcombine=-1
 --prachFFTSel=0
 --UrllcPuschFecSplit=0
 --UrllcBbdevIdEnd=0
 --phyStartStop=0
 --phyMemoryType=0
 --MlogSubframes=128
 --MlogCores=40
 --MlogSize=10000
 --systemThread=0, 0, 0
 --wlsNrtThread=0, 0, 0
 --timerThread=2, 96, 0
 --FpgaDriverCpuInfo=3, 96, 0
 --FrontHaulCpuInfo=3, 96, 0
 --radioDpdkMaster=2, 99, 0
 --phyStatsLogThread=0, 0, 2
 --BbuPoolSleepEnable=1
 --BbuPoolSleepPeriod=0
 --BbuPoolSuspendPeriod=0
 --BbuPoolThreadCorePriority=94
 --BbuPoolThreadCorePolicy=0
 --BbuPoolThreadDefault_0_63=0xF0
 --BbuPoolThreadDefault_64_127=0x0
 --BbuPoolThreadDefault_128_191=0x0
 --BbuPoolThreadDefault_192_255=0x0
 --BbuPoolThreadSrs_0_63=0x0
 --BbuPoolThreadSrs_64_127=0x0
 --BbuPoolThreadSrs_128_191=0x0
 --BbuPoolThreadSrs_192_255=0x0
 --BbuPoolThreadDlbeam_0_63=0x0
 --BbuPoolThreadDlbeam_64_127=0x0
 --BbuPoolThreadDlbeam_128_191=0x0
 --BbuPoolThreadDlbeam_192_255=0x0
 --BbuPoolThreadUrllc=0x100
 --eBbuPoolNumQueue=512, 512, 512, 512
 --eBbuPoolNumContext=1
 --eBbuPoolMaxContextFetch=1
 --eBbuPoolPrintFlag=0
 --eBbuPoolFecOnlyList=0
 --eBbuPoolNumNumaNode=1
 --eBbuPoolNumaNodeAffinityMask0=0x0
 --eBbuPoolNumaNodeAffinityMask1=0x0
 --eBbuPoolPowerSavingsEnable=0
 --eBbuPoolCollectPowerStats=0
 --eBbuPoolPowerSavingsMode=0
 --eBbuPoolPowerCoreMask=0x1000000010
 --eBbuPoolAiModelMMimo=table/ai_ml/massive_mimo_model.txt
 --eBbuPoolAiModelFdd=table/ai_ml/fdd_20mhz_model.txt
 --eBbuPoolNonStopMode=0
 --FrontHaulTimeAdvance=7450
 --nEthPorts=462607
 --nPhaseCompFlag=0
 --nFecFpgaVersionMu3=0x20010900
 --nFecFpgaVersionMu0_1=0x0423D420
 --nFhFpgaVersionMu3=0x8001000F
 --nFhFpgaVersionMu0_1=0x90010008
 --StreamStats=0
 --StreamIp=127.0.0.1
 --StreamPort=2000
 --nInfoTraceToolEn=0
 --nApisDlEn=1
 --nApisUlEn=1
 --nApisPdschPayloadEn=0
 --nApisPuschPayloadEn=0
 --nApisPrintEn=0
 --InfoTraceToolThread=1, 99, 0
 --nInfoTraceToolSocketIP=127.0.0.1
 --nInfoTraceToolSocketPort=10000
 --phytracelevelmodumask=0xE1FF
 --phytracesubmodumask0=0x1
 --phytracesubmodumask1=0x1
 --phytracesubmodumask2=0x1
 --phytracesubmodumask3=0x1
 --phytracesubmodumask4=0x1
 --phytracesubmodumask5=0x1
 --phytracesubmodumask6=0x1
 --phytracesubmodumask7=0x1
 --phytracesubmodumask8=0x1
 --TracelogThread=0, 0, 0
 --dliq_fscale=1.0
 --rru_workaround=0

not found in XML: param "wls_ul_enqueue_size" set to default value 0
nNumWlsInstances[1]
sWlsDevName[0]: wls0 nWlsCellMapping[0x00000000001fffff]
not found in XML: param "dbgPrintTime" set to default value 0
not found in XML: param "dlUlIOShared" set to default value 0
dpdkFilePrefix: gnb0
not found in XML: param "numSharedResource" set to default value 0
Setting FecEncSplit to 1 to run on HW accelerator
not found in XML: param "taFiltEnable" set to default value 0
not found in XML: param "deompSDKFlag" set to default value 0
not found in XML: param "ircEnable" set to default value 0
not found in XML: param "mmseDisable" set to default value 0
Setting FecDecSplit to 1 to run on HW accelerator
not found in XML: param "CETocEnable" set to default value 1
not found in XML: param "FecDecNumHalfIter" set to default value 0
not found in XML: param "pucchFormat2DetectThreshold" set to default value 0
not found in XML: param "TimerModeFreqDomain" set to default value 1
not found in XML: param "TimerModeFreqDomainInOut" set to default value 1
not found in XML: param "isUeEmulator" set to default value 0
not found in XML: param "FlowNum" set to default value 0
flow num: 0
not found in XML: param "ciphAlgo" set to default value 0
not found in XML: param "intAlgo" set to default value 0

phycfg_set_cfg_filename: Could not find string 'runcmdfrfile' in command line. Using regular stdin
L1log path ./ already exist or cannot create L1log path!
PhyStats Log Streaming Thread created with Core 0 Priority 0 Policy 2
nr5g_gnb_bs_phy_stats_thread:   [PID: 138246] binding on [CPU  0] [PRIO:  0] [POLICY:  2]
timer_set_tsc_freq_from_clock: System clock (rdtsc) resolution 1496486985 [Hz]
                               Ticks per usec 1496
Initial TraceLevelModuMask:0xe1ff
Initial SubModuMask[0]:0x1
Initial SubModuMask[1]:0x1
Initial SubModuMask[2]:0x1
Initial SubModuMask[3]:0x1
Initial SubModuMask[4]:0x1
Initial SubModuMask[5]:0x1
Initial SubModuMask[6]:0x1
Initial SubModuMask[7]:0x1
Initial SubModuMask[8]:0x1
MLogOpen: filename(.//l1mlog_wls0.bin) mlogSubframes (128), mlogCores(40), mlogSize(10000) mlog_mask (-1)
    mlogSubframes (128), mlogCores(40), mlogSize(10000)
    localMLogTimerInit
        System clock (rdtsc)  resolution 1496488051 [Hz]
        Ticks per us 1496
    MLog Storage: 0x7f6e5c1f1100 -> 0x7f6e5f2c7830 [ 51210032 bytes ]
    localMLogFreqReg: 1496. Storing: 1496
    Mlog Open successful



 bbdev_dpdk_init:
DPDK cores mask 0x00000000000000000000000000000004
    Calling rte_eal_init: ./l1app -c 0x00000000000000000000000000000004 -n2 --file-prefix=gnb0 --socket-mem=6144 --socket-limit=6144 -a0000:00:00.0 -a0000:52:00.0 --iova-mode=pa 
EAL: Detected CPU lcores: 64
EAL: Detected NUMA nodes: 1
EAL: Detected static linkage of DPDK
EAL: Multi-process socket /var/run/dpdk/gnb0/mp_socket
EAL: Selected IOVA mode 'PA'
EAL: VFIO support initialized
EAL: Using IOMMU type 1 (Type 1)
EAL: Probe PCI driver: intel_acc100_vf (8086:d5d) device: 0000:52:00.0 (socket 0)
TELEMETRY: No legacy callbacks, legacy socket not created
DPDK cores 1


bbdev_init: nSocketId[0]
from nQueueStart 64 setting FFT queue num == 0
FEC is accelerated through BBDEV: 0000:52:00.0
DIR_WIRELESS_TABLE_5G: /home/flexran_src/networking.wireless.flexran.flexran-l1-sw/bin/nr5g/gnb/l1/table
read_table: File /home/flexran_src/networking.wireless.flexran.flexran-l1-sw/bin/nr5g/gnb/l1/table/common/pss_table.bin of size 381 read_size: 381
read_table: File /home/flexran_src/networking.wireless.flexran.flexran-l1-sw/bin/nr5g/gnb/l1/table/common/sss_table.bin of size 128016 read_size: 128016
read_table: File /home/flexran_src/networking.wireless.flexran.flexran-l1-sw/bin/nr5g/gnb/l1/table/common/pucch_f0f1_zc_table_int16.bin of size 17280 read_size: 17280
read_table: File /home/flexran_src/networking.wireless.flexran.flexran-l1-sw/bin/nr5g/gnb/l1/table/common/pucch_f0_zc_table_int16.bin of size 17280 read_size: 17280
wls_layer_init: VERSION(101) Expected(101)
    nNumWlsInstances[1] nWlsMacMemSize[1051197440] nWlsPhyMemSize[402653184] nWlsHugePageAlign[0]
    nInstanceId[0] wls_device_name[wls0] nCellToWlsInstanceMap[0x00000000001fffff] nCellMapping[0x00000100001fffff]
        wls_lib: Open wls0 (DPDK memzone)
        wls_lib: WLS_Open 0x240000000
        wls_lib: link: 0 <-> 1
        wls_lib: Mode 0
        wls_lib: WLS shared management memzone: wls0
        wls_lib: Add ctx 0
        wls_lib: WLS_Alloc Size Requested [1453850624] bytes HugePageSize [0x40000000] nHugePagesMapped[2]
        wls_mem_base[0x240147a00] Phys[0x1e80147a00]
        wls_mem_size[1051197440  0x000000003ea80000]
        wls_mem_size_range[0x240147a00 -> 0x27ebc7a00] Phys[0x1e80147a00 -> 0x1ebebc7a00]
        wls_srs_mem_cells[21] wls_srs_mem_size_per_cell[19173961]
        wls_srs_mem_base[0x27ebc7a00] Phys[0x1ebebc7a00]
        wls_srs_mem_size[402653184  0x0000000018000000]
        wls_srs_mem_range[0x27ebc7a00 -> 0x296bc7a00] Phys[0x1ebebc7a00 -> 0x1e56bc7a00]
    nCellToWlsInstanceMap
        nCellId[0] -> nCellToWlsInstanceMap[0]
        nCellId[1] -> nCellToWlsInstanceMap[0]
        nCellId[2] -> nCellToWlsInstanceMap[0]
        nCellId[3] -> nCellToWlsInstanceMap[0]
        nCellId[4] -> nCellToWlsInstanceMap[0]
        nCellId[5] -> nCellToWlsInstanceMap[0]
        nCellId[6] -> nCellToWlsInstanceMap[0]
        nCellId[7] -> nCellToWlsInstanceMap[0]
        nCellId[8] -> nCellToWlsInstanceMap[0]
        nCellId[9] -> nCellToWlsInstanceMap[0]
        nCellId[10] -> nCellToWlsInstanceMap[0]
        nCellId[11] -> nCellToWlsInstanceMap[0]
        nCellId[12] -> nCellToWlsInstanceMap[0]
        nCellId[13] -> nCellToWlsInstanceMap[0]
        nCellId[14] -> nCellToWlsInstanceMap[0]
        nCellId[15] -> nCellToWlsInstanceMap[0]
        nCellId[16] -> nCellToWlsInstanceMap[0]
        nCellId[17] -> nCellToWlsInstanceMap[0]
        nCellId[18] -> nCellToWlsInstanceMap[0]
        nCellId[19] -> nCellToWlsInstanceMap[0]
        nCellId[20] -> nCellToWlsInstanceMap[0]
        nCellId[21] -> nCellToWlsInstanceMap[-1]
        nCellId[22] -> nCellToWlsInstanceMap[-1]
        nCellId[23] -> nCellToWlsInstanceMap[-1]
        nCellId[24] -> nCellToWlsInstanceMap[-1]
        nCellId[25] -> nCellToWlsInstanceMap[-1]
        nCellId[26] -> nCellToWlsInstanceMap[-1]
        nCellId[27] -> nCellToWlsInstanceMap[-1]
        nCellId[28] -> nCellToWlsInstanceMap[-1]
        nCellId[29] -> nCellToWlsInstanceMap[-1]
        nCellId[30] -> nCellToWlsInstanceMap[-1]
        nCellId[31] -> nCellToWlsInstanceMap[-1]
        nCellId[32] -> nCellToWlsInstanceMap[-1]
        nCellId[33] -> nCellToWlsInstanceMap[-1]
        nCellId[34] -> nCellToWlsInstanceMap[-1]
        nCellId[35] -> nCellToWlsInstanceMap[-1]
        nCellId[36] -> nCellToWlsInstanceMap[-1]
        nCellId[37] -> nCellToWlsInstanceMap[-1]
        nCellId[38] -> nCellToWlsInstanceMap[-1]
        nCellId[39] -> nCellToWlsInstanceMap[-1]
    nPatchCellIdToInstanceId
        nCellId[0] -> nPatchCellIdToInstanceId[0]
        nCellId[1] -> nPatchCellIdToInstanceId[1]
        nCellId[2] -> nPatchCellIdToInstanceId[2]
        nCellId[3] -> nPatchCellIdToInstanceId[3]
        nCellId[4] -> nPatchCellIdToInstanceId[4]
        nCellId[5] -> nPatchCellIdToInstanceId[5]
        nCellId[6] -> nPatchCellIdToInstanceId[6]
        nCellId[7] -> nPatchCellIdToInstanceId[7]
        nCellId[8] -> nPatchCellIdToInstanceId[8]
        nCellId[9] -> nPatchCellIdToInstanceId[9]
        nCellId[10] -> nPatchCellIdToInstanceId[10]
        nCellId[11] -> nPatchCellIdToInstanceId[11]
        nCellId[12] -> nPatchCellIdToInstanceId[12]
        nCellId[13] -> nPatchCellIdToInstanceId[13]
        nCellId[14] -> nPatchCellIdToInstanceId[14]
        nCellId[15] -> nPatchCellIdToInstanceId[15]
        nCellId[16] -> nPatchCellIdToInstanceId[16]
        nCellId[17] -> nPatchCellIdToInstanceId[17]
        nCellId[18] -> nPatchCellIdToInstanceId[18]
        nCellId[19] -> nPatchCellIdToInstanceId[19]
        nCellId[20] -> nPatchCellIdToInstanceId[20]
        nCellId[21] -> nPatchCellIdToInstanceId[0]
        nCellId[22] -> nPatchCellIdToInstanceId[0]
        nCellId[23] -> nPatchCellIdToInstanceId[0]
        nCellId[24] -> nPatchCellIdToInstanceId[0]
        nCellId[25] -> nPatchCellIdToInstanceId[0]
        nCellId[26] -> nPatchCellIdToInstanceId[0]
        nCellId[27] -> nPatchCellIdToInstanceId[0]
        nCellId[28] -> nPatchCellIdToInstanceId[0]
        nCellId[29] -> nPatchCellIdToInstanceId[0]
        nCellId[30] -> nPatchCellIdToInstanceId[0]
        nCellId[31] -> nPatchCellIdToInstanceId[0]
        nCellId[32] -> nPatchCellIdToInstanceId[0]
        nCellId[33] -> nPatchCellIdToInstanceId[0]
        nCellId[34] -> nPatchCellIdToInstanceId[0]
        nCellId[35] -> nPatchCellIdToInstanceId[0]
        nCellId[36] -> nPatchCellIdToInstanceId[0]
        nCellId[37] -> nPatchCellIdToInstanceId[0]
        nCellId[38] -> nPatchCellIdToInstanceId[0]
        nCellId[39] -> nPatchCellIdToInstanceId[0]
    nPatchInstanceIdToCellId
        nWlsInstance[0] nNumFirstCell[0] -> 0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 


===========================================================================================================
PHY VERSION
===========================================================================================================
Version: #DIRTY#
IMG-date: May  8 2023
IMG-time: 10:48:55
Commit: f79d31b38-dirty
===========================================================================================================
DPDK VERSION
===========================================================================================================
DPDK version: DPDK 22.11.1
BBDEV Patch version: BBDEV_VERSION_STRING_DIRTY
===========================================================================================================
DEPENDENCIES VERSIONS
===========================================================================================================
FlexRAN SDK bblib_layerdemapping_5gnr version #DIRTY#
FlexRAN SDK bblib_layermapping_5gnr version #DIRTY#
FlexRAN SDK bblib_cestimate_5gnr_version #DIRTY#
FlexRAN SDK bblib_pucch_cestimate_5gnr version #DIRTY#
FlexRAN SDK bblib_llr_demapping version #DIRTY#
FlexRAN SDK bblib_pdcch_remapping_5gnr_version version #DIRTY#
FlexRAN SDK bblib_reed_muller version #DIRTY#
FlexRAN SDK bblib_lte_modulation version #DIRTY#
FlexRAN SDK bblib_polar_decoder_5gnr version #DIRTY#
FlexRAN SDK bblib_polar_rate_dematching_5gnr version #DIRTY#
FlexRAN SDK bblib_PhaseNoise_5G version #DIRTY#
FlexRAN SDK bblib_mimo_mmse_detection_5gnr version #DIRTY#
FlexRAN SDK bblib_fd_correlation version #DIRTY#
FlexRAN SDK bblib_scramble_5gnr version #DIRTY#
FlexRAN SDK bblib_pucch_equ_5gnr version #DIRTY#
FlexRAN SDK bblib_ta_compensation_version_5gnr #DIRTY#
FlexRAN SDK bblib_polar_encoder_5gnr version #DIRTY#
FlexRAN SDK bblib_prach_5gnr version #DIRTY#
FlexRAN SDK bblib_fft_ifft version #DIRTY#
FlexRAN SDK bblib_pucch_5gnr version #DIRTY#
FlexRAN SDK bblib_lte_crc version #DIRTY#
FlexRAN SDK bblib_fec_enc_byte_concat_soft version #DIRTY#
FlexRAN SDK bblib_common version #DIRTY#
===========================================================================================================

===========================================================================================================
Non BBU threads in application
===========================================================================================================
phy_print_thread:                      [PID: 138267] binding on [CPU  0] [PRIO:  0] [POLICY:  1]
wls_rx_handler (non-rt):               [PID: 138645] binding on [CPU  0]
wls_nrt_mac2phy_api_recv_thread:       [PID: 138266] binding on [CPU  0] [PRIO:  0] [POLICY:  1]
===========================================================================================================

PHY>welcome to application console

Received MSG_TYPE_PHY_TEST_CONFIG_INFO
    Send MSG_TYPE_PHY_TEST_CONFIG_INFO
[1;32m
Processing MSG_TYPE_PHY_ADD_REMOVE_CORE from nCoreId[0]
[0mphycfg_set_options: PDSCH_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: PUSCH_MMSE_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: PUCCH_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: CE_INTERP_METHOD[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: LINEAR_INTERP_ENABLE nCellMask[0x0000000000ffffff]
      Cell[0] [ 4] Len[1]
      Cell[1] [ 4] Len[1]
      Cell[2] [ 4] Len[1]
      Cell[3] [ 4] Len[1]
      Cell[4] [ 4] Len[1]
      Cell[5] [ 4] Len[1]
      Cell[6] [ 4] Len[1]
      Cell[7] [ 4] Len[1]
      Cell[8] [ 4] Len[1]
      Cell[9] [ 4] Len[1]
      Cell[10] [ 4] Len[1]
      Cell[11] [ 4] Len[1]
      Cell[12] [ 4] Len[1]
      Cell[13] [ 4] Len[1]
      Cell[14] [ 4] Len[1]
      Cell[15] [ 4] Len[1]
      Cell[16] [ 4] Len[1]
      Cell[17] [ 4] Len[1]
      Cell[18] [ 4] Len[1]
      Cell[19] [ 4] Len[1]
      Cell[20] [ 4] Len[1]
      Cell[21] [ 4] Len[1]
      Cell[22] [ 4] Len[1]
      Cell[23] [ 4] Len[1]
phycfg_set_options: EBBU_POOL_NUM_QUEUE[4]
phycfg_set_options: EBBU_POOL_QUEUE_SIZE[1024]
phycfg_set_options: EBBU_POOL_NUM_CONTEXT[4]
phycfg_set_options: EBBU_POOL_MAX_CONTEXT_FETCH[2]
phycfg_set_options: REMOVE_MEMCPY_MEMSET[1]
[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[0] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[0]
      Processed in:                             122.75 milli-secs
      From API Arrival:                         122.82 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[0] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [0]:
    nCarrierIdx: 0
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 0
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0
bbdev_nr5g_ul_harq_buf_alloc: nCells[1] nSplitPerCell[2] nHarqSize[4194304] nMaxPointerPagePerCell[65536]
    i[0] j[0] Idx[0]
    i[0] j[1] Idx[65536]
phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

gSymbolDuration:35.714287, gSlotDuration:500.000000
Using ORAN Config for RU 0 from config file......
[intsId: 0 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_0 mz_len 1,501,440 bytes!
[intsId: 0] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 0 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 0 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_0 mz_len 121,472 bytes!
[intsId: 0] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 0 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
[intsId: 0 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_0 mz_len 35,273,088 bytes!
[intsId: 0] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 0 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 0 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_0 mz_len 5,939,456 bytes!
[intsId: 0] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 0 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 0 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_0 mz_len 3,673,856 bytes!
[intsId: 0] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 0 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 0

New ebbupool handler 0x7f6e01c79b00 is generated!, nNumaNode is 1

EBBUPOOL [INFO][ebbu_pool_create_queues]:nQueueNum 4, nQueueCtxNum 4, nQueueCtxMaxFetch 2, total queues 10
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Polling Queue with size 1024 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 0 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 3 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_maintenance]:ebbupool_main is created successfully!

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_0 in core 4 successfully! Pool core index is 0 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_1 in core 36 successfully! Pool core index is 1 Numa node index is 0

nCell 0 nSlotTick 748000 nDlAliveTick 1496000 nUlAliveTick 2992000


ebbu_pool_event_print_info
=======================================================================
nListType(0) nNumCells(1): 0 
=======================================================================
TASK_NAME           PRI EXT PRE NEX CORE_AFFINITY          DEPENDENCY0         DEPENDENCY1         DEPENDENCY2         DEPENDENCY3         DEPENDENCY4         DEPENDENCY5         DEPENDENCY6         DEPENDENCY7
TMNG_TTI_START        0   0   0   3 0x0000001000000010     NR5G1_DL_CONFIG     NR5G1_UL_CONFIG     NR5G1_DL_BUF_CLR    ---                 ---                 ---                 ---                 ---                
TMNG_SYM2_WAKE_UP     0   0   0   1 0x0000001000000010     NR5G1_UL_PUSCH_CE0  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM6_WAKE_UP     0   0   0   1 0x0000001000000010     NR5G1_UL_PUSCH_EQL0 ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM11_WAKE_UP    0   0   0   1 0x0000001000000010     NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM13_WAKE_UP    0   0   0   2 0x0000001000000010     NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                 ---                 ---                 ---                 ---                 ---                
TMNG_PRACH_WAKE_UP    0   0   0   1 0x0000001000000010     NR5G1_UL_PRACH      ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SRS_WAKE_UP      0   0   0   0 0x0000001000000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CONFIG       0   0   1   5 0x0000001000000010     NR5G1_DL_ORAN       NR5G1_DL_CTRL       NR5G1_DL_PDSCH_RS   NR5G1_DL_BEAM_GEN   NR5G1_DL_PDSCH_TB   ---                 ---                 ---                
NR5G1_DL_BUF_CLR      1   0   1   1 0x0000001000000010     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_ORAN         0   0   1   0 0x0000001000000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_TB     0   0   1   0 0x0000001000000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SCRM   1   1   1   1 0x0000001000000010     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SYM    1   0   2   1 0x0000001000000010     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_RS     1   0   1   1 0x0000001000000010     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CTRL         1   0   1   1 0x0000001000000010     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_CONFIG       0   0   1   7 0x0000001000000010     NR5G1_UL_BEAM_GEN   NR5G1_UL_SRS_DECOMP NR5G1_UL_PRACH      NR5G1_UL_PUSCH_DMRS NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                
NR5G1_UL_PUSCH_DMRS   2   0   1   2 0x0000001000000010     NR5G1_UL_PUSCH_CE0  NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE0    2   0   2   2 0x0000001000000010     NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE7    2   0   3   1 0x0000001000000010     NR5G1_UL_PUSCH_EQL7 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL0   2   0   3   1 0x0000001000000010     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL7   2   0   3   1 0x0000001000000010     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_LLR    1   0   2   1 0x0000001000000010     NR5G1_UL_PUSCH_DEC  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_DEC    1   0   1   0 0x0000001000000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_TB     1   1   1   1 0x0000001000000010     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH        2   0   2   1 0x0000001000000010     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PRACH        2   0   2   1 0x0000001000000010     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_DECOMP   2   1   2   1 0x0000001000000010     NR5G1_UL_SRS_CE     ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE       2   0   1   1 0x0000001000000010     NR5G1_UL_SRS_POST   ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE_POST   2   1   1   0 0x0000001000000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_POST     1   0   1   1 0x0000001000000010     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_POST         1   0   4   0 0x0000001000000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_POST         1   0   5   0 0x0000001000000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_GEN     1   0   1   1 0x0000001000000010     NR5G1_DL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_TX      1   0   1   1 0x0000001000000010     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_GEN     1   0   1   1 0x0000001000000010     NR5G1_UL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_TX      1   0   1   1 0x0000001000000010     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH_BEAM_GEN   2   0   0   0 0x0000001000000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
[1;32mMSG_TYPE_PHY_CONFIG_REQ[0]
      Processed in:                           1,156.72 milli-secs
      From API Arrival:                       1,156.74 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[0] from nCoreId[0]
[0mMLogRestart
MLogOpen: filename(.//l1mlog_wls0.bin) mlogSubframes (128), mlogCores(40), mlogSize(10000) mlog_mask (-1)
    mlogSubframes (128), mlogCores(40), mlogSize(10000)
    localMLogTimerInit
        System clock (rdtsc)  resolution 1496487954 [Hz]
        Ticks per us 1496
    MLog Storage: 0x7f6e5c1f1100 -> 0x7f6e5f2c7830 [ 51210032 bytes ]
    localMLogFreqReg: 1496. Storing: 1496
    Mlog Open successful

MLogSetup nCoreMask0(0x0000001000000010) nCoreMask1(0x0000000000000000) nCoreMask2(0x0000000000000000) nCoreMask3(0x0000000000000000)
  CoreId(4) Idx(1)
  CoreId(36) Idx(2)
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        67 /         Size:    894,357,224
        DPDK Buffers Alloc:         7 /         Size:     56,995,072
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:        75 /         Size:  1,000,347,152
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 0, Mode: 1, Count: 100207, Period: 1, NumSlotPerSfn: 20
ebbu_pool_update_ctx: nQueueCtx[4] nNumCells[1] nIsMassiveMimoConfig[0] nSrsCoreMask[0x0000000000000000]

EBBUPOOL [INFO][ebbu_pool_queue_ctx_set_threshold]:The new threshold is [2] for numa node [0]
Timer Mode
timer_init: coreBind: 2, corePriority: 96, corePolicy: 1


timer_reg_proc: nPeriod: 1, SkipTti: 10, pProc: 0x1459d30, lpData: (nil), Numerology: 1
                Period: 1, SkipTti: 10, FirstFew: 200


timer_reg_proc_symbol: nSymbol: 6, pProc: 0x143c810, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 10, pProc: 0x143c840, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 1, pProc: 0x143c870, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 3, pProc: 0x143c8a0, lpData: (nil)
nr5g_gnb_urllc_register_call_backs: nTimerMode[1] nUrllcMiniSlotMask[0]
[1;32mMSG_TYPE_PHY_START_REQ[0]
      Processed in:                             934.39 milli-secs
      From API Arrival:                         934.40 milli-secs
[0mtimer_main_thread:        [PID: 139275] binding on [CPU  2] [PRIO: 96] [POLICY:  1]
                          Numerology: [     1], numSlotsPerSubframe: [ 2], ttiPeriod: [ 500 usecs]
                        Period (usecs):     35     71    107    142    178    214    250    285    321    357    392    428    464    500 
                    Fn Callbacks (Sym):      0      1      2      3      4      5      6      7      8      9     10     11     12     13
                          Instance 0  :    YES    YES     NO    YES     NO     NO    YES     NO     NO     NO    YES     NO     NO     NO 
                          Instance 1  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 
                          Instance 2  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 

ebbu_pool_update_frame_slot_sym_num: nSlotIdx[1997] frame,slot[1023,18] nNumSlotPerSfn[20]
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min  5Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..503.35..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     205.00    363.77    715.00 |       41%       73%      143%
    UL_LINK  MU1  |     630.00    699.89    805.00 |      126%      140%      161%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,507,837     944,000 |    158,817 /    158,817      0.00%     120,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    36     Avg
  Numa Node :      0     0
     Util % :  33.96 33.96   33.96
     Intr % :   0.47  0.48    0.48
    Spare % :   0.52  0.52    0.52
    Sleep % :  65.03 65.02   65.03
     Numa % :   0.00  0.00    0.00
    TTI Cnt :  10000 10000
    TTI Min :      0     0
    TTI Avg :     45    45
    TTI Max :     99    99
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 10Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..503.66..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     205.00    363.70    715.00 |       41%       73%      143%
    UL_LINK  MU1  |     630.00    695.85    805.00 |      126%      139%      161%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,508,224     943,880 |    158,976 /    158,976      0.00%     119,940 |      3   3.00      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    36     Avg
  Numa Node :      0     0
     Util % :  46.82 46.84   46.83
     Intr % :   0.66  0.65    0.66
    Spare % :   0.45  0.45    0.45
    Sleep % :  52.05 52.04   52.05
     Numa % :   0.00  0.00    0.00
    TTI Cnt :   9999  9999
    TTI Min :      2     2
    TTI Avg :     46    46
    TTI Max :     99    99
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 15Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..503.55..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     205.00    363.70    715.00 |       41%       73%      143%
    UL_LINK  MU1  |     630.00    695.05    805.00 |      126%      139%      161%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,508,224     944,000 |    158,976 /    158,976      0.00%     120,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    36     Avg
  Numa Node :      0     0
     Util % :  46.89 46.80   46.84
     Intr % :   0.65  0.66    0.66
    Spare % :   0.46  0.46    0.46
    Sleep % :  51.98 52.06   52.02
     Numa % :   0.00  0.00    0.00
    TTI Cnt :  10000 10000
    TTI Min :      2     2
    TTI Avg :     46    46
    TTI Max :     99    99
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 20Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..503.68..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     205.00    363.77    715.00 |       41%       73%      143%
    UL_LINK  MU1  |     630.00    696.03    805.00 |      126%      139%      161%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,508,224     944,120 |    158,976 /    158,976      0.00%     120,060 |      3   3.00      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    36     Avg
  Numa Node :      0     0
     Util % :  46.82 46.86   46.84
     Intr % :   0.65  0.66    0.66
    Spare % :   0.45  0.45    0.45
    Sleep % :  52.05 52.02   52.04
     Numa % :   0.00  0.00    0.00
    TTI Cnt :  10001 10001
    TTI Min :      2     2
    TTI Avg :     46    46
    TTI Max :     99    99
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 25Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..503.61..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     205.00    363.96    715.00 |       41%       73%      143%
    UL_LINK  MU1  |     630.00    695.69    805.00 |      126%      139%      161%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,508,224     944,000 |    158,976 /    158,976      0.00%     119,940 |      3   3.00      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    36     Avg
  Numa Node :      0     0
     Util % :  46.85 46.81   46.83
     Intr % :   0.65  0.65    0.65
    Spare % :   0.46  0.46    0.46
    Sleep % :  52.02 52.06   52.04
     Numa % :   0.00  0.00    0.00
    TTI Cnt :  10000 10000
    TTI Min :      2     2
    TTI Avg :     46    46
    TTI Max :     99    99
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 30Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..503.64..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     205.00    364.01    715.00 |       41%       73%      143%
    UL_LINK  MU1  |     630.00    696.56    805.00 |      126%      139%      161%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,508,224     943,880 |    158,976 /    158,976      0.00%     120,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    36     Avg
  Numa Node :      0     0
     Util % :  46.85 46.83   46.84
     Intr % :   0.66  0.65    0.66
    Spare % :   0.45  0.45    0.45
    Sleep % :  52.02 52.05   52.04
     Numa % :   0.00  0.00    0.00
    TTI Cnt :   9999  9999
    TTI Min :      2     2
    TTI Avg :     46    46
    TTI Max :     99    99
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 35Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..503.47..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     205.00    363.66    715.00 |       41%       73%      143%
    UL_LINK  MU1  |     630.00    695.12    805.00 |      126%      139%      161%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,508,224     944,000 |    158,976 /    158,976      0.00%     120,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    36     Avg
  Numa Node :      0     0
     Util % :  46.86 46.86   46.86
     Intr % :   0.65  0.66    0.66
    Spare % :   0.46  0.46    0.46
    Sleep % :  52.01 52.00   52.01
     Numa % :   0.00  0.00    0.00
    TTI Cnt :  10000 10000
    TTI Min :      2     2
    TTI Avg :     46    46
    TTI Max :     99    99
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 40Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..503.65..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     205.00    363.65    715.00 |       41%       73%      143%
    UL_LINK  MU1  |     630.00    694.71    805.00 |      126%      139%      161%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,508,224     944,000 |    158,976 /    158,976      0.00%     120,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    36     Avg
  Numa Node :      0     0
     Util % :  46.84 46.83   46.84
     Intr % :   0.65  0.65    0.65
    Spare % :   0.46  0.46    0.46
    Sleep % :  52.03 52.03   52.03
     Numa % :   0.00  0.00    0.00
    TTI Cnt :  10000 10000
    TTI Min :      2     2
    TTI Avg :     46    46
    TTI Max :     99    99
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 45Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..503.57..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     205.00    363.82    715.00 |       41%       73%      143%
    UL_LINK  MU1  |     630.00    695.43    805.00 |      126%      139%      161%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,508,224     944,000 |    158,976 /    158,976      0.00%     120,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    36     Avg
  Numa Node :      0     0
     Util % :  46.84 46.84   46.84
     Intr % :   0.65  0.66    0.66
    Spare % :   0.46  0.47    0.47
    Sleep % :  52.03 52.01   52.02
     Numa % :   0.00  0.00    0.00
    TTI Cnt :  10000 10000
    TTI Min :      2     2
    TTI Avg :     46    46
    TTI Max :     99    99
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 50Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..503.62..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     205.00    363.56    715.00 |       41%       73%      143%
    UL_LINK  MU1  |     630.00    694.32    805.00 |      126%      139%      161%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,508,224     944,000 |    158,976 /    158,976      0.00%     120,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    36     Avg
  Numa Node :      0     0
     Util % :  46.86 46.82   46.84
     Intr % :   0.65  0.65    0.65
    Spare % :   0.46  0.46    0.46
    Sleep % :  52.01 52.04   52.02
     Numa % :   0.00  0.00    0.00
    TTI Cnt :  10000 10000
    TTI Min :      2     2
    TTI Avg :     46    46
    TTI Max :     99    99
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
ebbu_pool_update_multi_cell_status Call Stop: (nPhyDiStartCurrCount 100207 nPhyDiStartCount 100207)
phydi_stop[from 2]: phyInstance: -1, sendStop: 1, phyIdStart: 0, phyIdStop: 40
    PHY_STOP PhyInstance[0] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    Send MSG_TYPE_PHY_STOP_RESP[0]
[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[0] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 0, sendStop: 9, testFileName: 536872212, phyIdStart: 0, phyIdStop: 1
    PHY_SHUTDOWN PhyInstance[0] nPhyDiState[32] nPhyDiStateCount[0]

EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 0 in core 4 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 1 in core 36 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:All consumer threads are destroyed!
EBBUPOOL [INFO][ebbu_pool_maintenance]:Framework Maintenance thread is destroyed successfully!
EBBUPOOL [INFO][ebbu_pool_release_threads]:Threads Released successfully!
EBBUPOOL [INFO][ebbu_pool_release_queues]:Release queues successfully!
EBBUPOOL [INFO][ebbu_pool_release_handler]:Release handler successfully!

MLogPrint: ext_filename(.//l1mlog_wls0_FD_1300_timer.bin)
    Opening MLog File: .//l1mlog_wls0_FD_1300_timer.bin
    MLog file .//l1mlog_wls0_FD_1300_timer.bin closed
    Mlog Print with Time successful

[phydi_get_mlog_stats_nr5g] filename: .//l1_mlog_stats.txt
timer_main_thread exiting [PID: 139275]
L1_MEM_MGR: [instID 0] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[0]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        22 /         Size:    805,135,784
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:        23 /         Size:    854,130,640
----------------------------------------------------------------------------


[1;35m
wls_print_stats
[0m[1;35mnWlsInst[0] nCellMapping[0x00000100001fffff]
[0mCell QueueAlloc  CellAlloc   CellSend      Diff1       Diff
   0     390828     390780     390780         48          0
   1         48          0          0         48          0
   2         48          0          0         48          0
   3         48          0          0         48          0
   4         48          0          0         48          0
   5         48          0          0         48          0
   6         48          0          0         48          0
   7         48          0          0         48          0
   8         48          0          0         48          0
   9         48          0          0         48          0
  10         48          0          0         48          0
  11         48          0          0         48          0
  12         48          0          0         48          0
  13         48          0          0         48          0
  14         48          0          0         48          0
  15         48          0          0         48          0
  16         48          0          0         48          0
  17         48          0          0         48          0
  18         48          0          0         48          0
  19         48          0          0         48          0
  20         48          0          0         48          0
  40     100261     100213     100213         48          0
[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[0]
      Processed in:                           1,048.33 milli-secs
      From API Arrival:                       1,048.48 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[0] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:         6 /         Size:    482,059,688
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:         7 /         Size:    531,054,544
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[0]
      Processed in:                             526.21 milli-secs
      From API Arrival:                         528.27 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:         6 /         Size:    482,059,688
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:         7 /         Size:    531,054,544
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_ADD_REMOVE_CORE from nCoreId[0]
[0mphycfg_set_options: PDSCH_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: PUSCH_MMSE_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: PUCCH_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: CE_INTERP_METHOD[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: LINEAR_INTERP_ENABLE nCellMask[0x0000000000ffffff]
      Cell[0] [ 4] Len[1]
      Cell[1] [ 4] Len[1]
      Cell[2] [ 4] Len[1]
      Cell[3] [ 4] Len[1]
      Cell[4] [ 4] Len[1]
      Cell[5] [ 4] Len[1]
      Cell[6] [ 4] Len[1]
      Cell[7] [ 4] Len[1]
      Cell[8] [ 4] Len[1]
      Cell[9] [ 4] Len[1]
      Cell[10] [ 4] Len[1]
      Cell[11] [ 4] Len[1]
      Cell[12] [ 4] Len[1]
      Cell[13] [ 4] Len[1]
      Cell[14] [ 4] Len[1]
      Cell[15] [ 4] Len[1]
      Cell[16] [ 4] Len[1]
      Cell[17] [ 4] Len[1]
      Cell[18] [ 4] Len[1]
      Cell[19] [ 4] Len[1]
      Cell[20] [ 4] Len[1]
      Cell[21] [ 4] Len[1]
      Cell[22] [ 4] Len[1]
      Cell[23] [ 4] Len[1]
phycfg_set_options: EBBU_POOL_NUM_QUEUE[4]
phycfg_set_options: EBBU_POOL_QUEUE_SIZE[1024]
phycfg_set_options: EBBU_POOL_NUM_CONTEXT[4]
phycfg_set_options: EBBU_POOL_MAX_CONTEXT_FETCH[2]
phycfg_set_options: REMOVE_MEMCPY_MEMSET[1]
[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[0] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[0]
      Processed in:                              97.27 milli-secs
      From API Arrival:                          97.33 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[0] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [0]:
    nCarrierIdx: 0
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 0
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0
bbdev_nr5g_ul_harq_buf_alloc: nCells[1] nSplitPerCell[2] nHarqSize[4194304] nMaxPointerPagePerCell[65536]
    i[0] j[0] Idx[0]
    i[0] j[1] Idx[65536]
phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

gSymbolDuration:35.714287, gSlotDuration:500.000000
Using ORAN Config for RU 0 from config file......
[intsId: 0 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_0 mz_len 1,501,440 bytes!
[intsId: 0] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 0 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 0 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_0 mz_len 121,472 bytes!
[intsId: 0] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 0 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
[intsId: 0 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_0 mz_len 35,273,088 bytes!
[intsId: 0] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 0 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 0 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_0 mz_len 5,939,456 bytes!
[intsId: 0] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 0 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 0 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_0 mz_len 3,673,856 bytes!
[intsId: 0] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 0 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 0

New ebbupool handler 0x7f6e09b9fa40 is generated!, nNumaNode is 1

EBBUPOOL [INFO][ebbu_pool_create_queues]:nQueueNum 4, nQueueCtxNum 4, nQueueCtxMaxFetch 2, total queues 10
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Polling Queue with size 1024 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 0 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 3 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_maintenance]:ebbupool_main is created successfully!

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_0 in core 4 successfully! Pool core index is 0 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_1 in core 36 successfully! Pool core index is 1 Numa node index is 0

nCell 0 nSlotTick 748000 nDlAliveTick 1496000 nUlAliveTick 2992000


ebbu_pool_event_print_info
=======================================================================
nListType(0) nNumCells(1): 0 
=======================================================================
TASK_NAME           PRI EXT PRE NEX CORE_AFFINITY          DEPENDENCY0         DEPENDENCY1         DEPENDENCY2         DEPENDENCY3         DEPENDENCY4         DEPENDENCY5         DEPENDENCY6         DEPENDENCY7
TMNG_TTI_START        0   0   0   3 0x0000001000000010     NR5G1_DL_CONFIG     NR5G1_UL_CONFIG     NR5G1_DL_BUF_CLR    ---                 ---                 ---                 ---                 ---                
TMNG_SYM2_WAKE_UP     0   0   0   1 0x0000001000000010     NR5G1_UL_PUSCH_CE0  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM6_WAKE_UP     0   0   0   1 0x0000001000000010     NR5G1_UL_PUSCH_EQL0 ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM11_WAKE_UP    0   0   0   1 0x0000001000000010     NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM13_WAKE_UP    0   0   0   2 0x0000001000000010     NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                 ---                 ---                 ---                 ---                 ---                
TMNG_PRACH_WAKE_UP    0   0   0   1 0x0000001000000010     NR5G1_UL_PRACH      ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SRS_WAKE_UP      0   0   0   0 0x0000001000000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CONFIG       0   0   1   5 0x0000001000000010     NR5G1_DL_ORAN       NR5G1_DL_CTRL       NR5G1_DL_PDSCH_RS   NR5G1_DL_BEAM_GEN   NR5G1_DL_PDSCH_TB   ---                 ---                 ---                
NR5G1_DL_BUF_CLR      1   0   1   1 0x0000001000000010     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_ORAN         0   0   1   0 0x0000001000000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_TB     0   0   1   0 0x0000001000000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SCRM   1   1   1   1 0x0000001000000010     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SYM    1   0   2   1 0x0000001000000010     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_RS     1   0   1   1 0x0000001000000010     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CTRL         1   0   1   1 0x0000001000000010     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_CONFIG       0   0   1   7 0x0000001000000010     NR5G1_UL_BEAM_GEN   NR5G1_UL_SRS_DECOMP NR5G1_UL_PRACH      NR5G1_UL_PUSCH_DMRS NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                
NR5G1_UL_PUSCH_DMRS   2   0   1   2 0x0000001000000010     NR5G1_UL_PUSCH_CE0  NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE0    2   0   2   2 0x0000001000000010     NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE7    2   0   3   1 0x0000001000000010     NR5G1_UL_PUSCH_EQL7 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL0   2   0   3   1 0x0000001000000010     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL7   2   0   3   1 0x0000001000000010     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_LLR    1   0   2   1 0x0000001000000010     NR5G1_UL_PUSCH_DEC  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_DEC    1   0   1   0 0x0000001000000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_TB     1   1   1   1 0x0000001000000010     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH        2   0   2   1 0x0000001000000010     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PRACH        2   0   2   1 0x0000001000000010     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_DECOMP   2   1   2   1 0x0000001000000010     NR5G1_UL_SRS_CE     ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE       2   0   1   1 0x0000001000000010     NR5G1_UL_SRS_POST   ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE_POST   2   1   1   0 0x0000001000000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_POST     1   0   1   1 0x0000001000000010     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_POST         1   0   4   0 0x0000001000000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_POST         1   0   5   0 0x0000001000000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_GEN     1   0   1   1 0x0000001000000010     NR5G1_DL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_TX      1   0   1   1 0x0000001000000010     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_GEN     1   0   1   1 0x0000001000000010     NR5G1_UL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_TX      1   0   1   1 0x0000001000000010     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH_BEAM_GEN   2   0   0   0 0x0000001000000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
[1;32mMSG_TYPE_PHY_CONFIG_REQ[0]
      Processed in:                           1,146.62 milli-secs
      From API Arrival:                       1,146.64 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[0] from nCoreId[0]
[0mMLogRestart
MLogOpen: filename(.//l1mlog_wls0.bin) mlogSubframes (128), mlogCores(40), mlogSize(10000) mlog_mask (-1)
    mlogSubframes (128), mlogCores(40), mlogSize(10000)
    localMLogTimerInit
        System clock (rdtsc)  resolution 1496488063 [Hz]
        Ticks per us 1496
    MLog Storage: 0x7f6e5c1f1100 -> 0x7f6e5f2c7830 [ 51210032 bytes ]
    localMLogFreqReg: 1496. Storing: 1496
    Mlog Open successful

MLogSetup nCoreMask0(0x0000001000000010) nCoreMask1(0x0000000000000000) nCoreMask2(0x0000000000000000) nCoreMask3(0x0000000000000000)
  CoreId(4) Idx(1)
  CoreId(36) Idx(2)
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        67 /         Size:    894,357,224
        DPDK Buffers Alloc:         7 /         Size:     56,995,072
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:        75 /         Size:  1,000,347,152
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 0, Mode: 1, Count: 100207, Period: 1, NumSlotPerSfn: 20
ebbu_pool_update_ctx: nQueueCtx[4] nNumCells[1] nIsMassiveMimoConfig[0] nSrsCoreMask[0x0000000000000000]

EBBUPOOL [INFO][ebbu_pool_queue_ctx_set_threshold]:The new threshold is [2] for numa node [0]
Timer Mode
timer_init: coreBind: 2, corePriority: 96, corePolicy: 1


timer_reg_proc: nPeriod: 1, SkipTti: 10, pProc: 0x1459d30, lpData: (nil), Numerology: 1
                Period: 1, SkipTti: 10, FirstFew: 200


timer_reg_proc_symbol: nSymbol: 6, pProc: 0x143c810, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 10, pProc: 0x143c840, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 1, pProc: 0x143c870, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 3, pProc: 0x143c8a0, lpData: (nil)
nr5g_gnb_urllc_register_call_backs: nTimerMode[1] nUrllcMiniSlotMask[0]
[1;32mMSG_TYPE_PHY_START_REQ[0]
      Processed in:                             934.58 milli-secs
      From API Arrival:                         934.59 milli-secs
[0mtimer_main_thread:        [PID: 139878] binding on [CPU  2] [PRIO: 96] [POLICY:  1]
                          Numerology: [     1], numSlotsPerSubframe: [ 2], ttiPeriod: [ 500 usecs]
                        Period (usecs):     35     71    107    142    178    214    250    285    321    357    392    428    464    500 
                    Fn Callbacks (Sym):      0      1      2      3      4      5      6      7      8      9     10     11     12     13
                          Instance 0  :    YES    YES     NO    YES     NO     NO    YES     NO     NO     NO    YES     NO     NO     NO 
                          Instance 1  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 
                          Instance 2  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 

ebbu_pool_update_frame_slot_sym_num: nSlotIdx[1997] frame,slot[1023,18] nNumSlotPerSfn[20]
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min  5Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..503.08..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     185.00    319.62    630.00 |       37%       64%      126%
    UL_LINK  MU1  |     575.00    615.80    650.00 |      115%      123%      130%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    862,869     567,928 |     72,923 /     72,923      0.00%      63,968 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    36     Avg
  Numa Node :      0     0
     Util % :  32.19 32.20   32.20
     Intr % :   0.46  0.46    0.46
    Spare % :   0.53  0.53    0.53
    Sleep % :  66.80 66.80   66.80
     Numa % :   0.00  0.00    0.00
    TTI Cnt :   9999  9999
    TTI Min :      0     0
    TTI Avg :     42    42
    TTI Max :     99    99
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|204000|     0|204000|     0|204000|130560|     0|130560|     0|130560| 40800|     0|     0| 40800| 10200|     0|     0| 10200|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 10Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..503.39..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     185.00    320.09    630.00 |       37%       64%      126%
    UL_LINK  MU1  |     575.00    610.99    650.00 |      115%      122%      130%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    863,091     568,072 |     72,960 /     72,960      0.00%      64,032 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    36     Avg
  Numa Node :      0     0
     Util % :  44.43 44.40   44.41
     Intr % :   0.63  0.63    0.63
    Spare % :   0.48  0.47    0.48
    Sleep % :  54.44 54.47   54.45
     Numa % :   0.00  0.00    0.00
    TTI Cnt :  10001 10001
    TTI Min :      2     2
    TTI Avg :     43    43
    TTI Max :     99    99
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 15Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..503.63..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     185.00    319.98    635.00 |       37%       64%      127%
    UL_LINK  MU1  |     575.00    609.59    650.00 |      115%      122%      130%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    863,091     568,000 |     72,960 /     72,960      0.00%      64,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    36     Avg
  Numa Node :      0     0
     Util % :  44.34 44.37   44.36
     Intr % :   0.64  0.63    0.64
    Spare % :   0.48  0.48    0.48
    Sleep % :  54.52 54.51   54.52
     Numa % :   0.00  0.00    0.00
    TTI Cnt :  10000 10000
    TTI Min :      2     2
    TTI Avg :     43    43
    TTI Max :     99    99
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 20Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..503.52..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     185.00    320.24    635.00 |       37%       64%      127%
    UL_LINK  MU1  |     575.00    610.96    650.00 |      115%      122%      130%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    863,091     567,928 |     72,960 /     72,960      0.00%      63,968 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    36     Avg
  Numa Node :      0     0
     Util % :  44.36 44.38   44.37
     Intr % :   0.64  0.63    0.64
    Spare % :   0.47  0.47    0.47
    Sleep % :  54.52 54.51   54.52
     Numa % :   0.00  0.00    0.00
    TTI Cnt :   9999  9999
    TTI Min :      2     2
    TTI Avg :     43    43
    TTI Max :     99    99
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 25Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..503.46..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     185.00    319.98    630.00 |       37%       64%      126%
    UL_LINK  MU1  |     575.00    610.57    650.00 |      115%      122%      130%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    863,091     568,000 |     72,960 /     72,960      0.00%      64,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    36     Avg
  Numa Node :      0     0
     Util % :  44.46 44.33   44.40
     Intr % :   0.64  0.63    0.64
    Spare % :   0.47  0.48    0.48
    Sleep % :  54.41 54.54   54.48
     Numa % :   0.00  0.00    0.00
    TTI Cnt :  10000 10001
    TTI Min :      2     2
    TTI Avg :     43    43
    TTI Max :     99    99
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 30Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..503.35..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     185.00    319.95    630.00 |       37%       64%      126%
    UL_LINK  MU1  |     575.00    610.00    650.00 |      115%      122%      130%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    863,091     568,072 |     72,960 /     72,960      0.00%      64,032 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    36     Avg
  Numa Node :      0     0
     Util % :  44.39 44.41   44.40
     Intr % :   0.64  0.63    0.64
    Spare % :   0.47  0.47    0.47
    Sleep % :  54.48 54.47   54.48
     Numa % :   0.00  0.00    0.00
    TTI Cnt :  10001 10000
    TTI Min :      2     2
    TTI Avg :     43    43
    TTI Max :     99    99
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 35Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..503.44..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     185.00    319.73    635.00 |       37%       64%      127%
    UL_LINK  MU1  |     575.00    609.17    650.00 |      115%      122%      130%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    863,091     568,000 |     72,960 /     72,960      0.00%      64,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    36     Avg
  Numa Node :      0     0
     Util % :  44.41 44.38   44.40
     Intr % :   0.64  0.63    0.64
    Spare % :   0.48  0.48    0.48
    Sleep % :  54.45 54.50   54.48
     Numa % :   0.00  0.00    0.00
    TTI Cnt :  10001 10001
    TTI Min :      2     2
    TTI Avg :     43    43
    TTI Max :     99    99
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 40Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..503.56..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     185.00    319.95    635.00 |       37%       64%      127%
    UL_LINK  MU1  |     575.00    609.76    645.00 |      115%      122%      129%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    863,091     568,000 |     72,923 /     72,923      0.00%      64,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    36     Avg
  Numa Node :      0     0
     Util % :  44.36 44.36   44.36
     Intr % :   0.64  0.63    0.64
    Spare % :   0.47  0.47    0.47
    Sleep % :  54.51 54.52   54.52
     Numa % :   0.00  0.00    0.00
    TTI Cnt :  10000 10000
    TTI Min :      2     2
    TTI Avg :     43    43
    TTI Max :     99    99
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 45Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..503.41..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     185.00    319.93    635.00 |       37%       64%      127%
    UL_LINK  MU1  |     575.00    609.66    650.00 |      115%      122%      130%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    863,091     567,928 |     72,996 /     72,996      0.00%      63,968 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    36     Avg
  Numa Node :      0     0
     Util % :  44.42 44.38   44.40
     Intr % :   0.63  0.64    0.64
    Spare % :   0.48  0.48    0.48
    Sleep % :  54.45 54.48   54.47
     Numa % :   0.00  0.00    0.00
    TTI Cnt :   9998  9998
    TTI Min :      2     2
    TTI Avg :     43    43
    TTI Max :     99    99
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 50Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..503.66..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     185.00    320.62    635.00 |       37%       64%      127%
    UL_LINK  MU1  |     575.00    609.63    645.00 |      115%      122%      129%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    863,091     568,000 |     72,923 /     72,923      0.00%      64,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    36     Avg
  Numa Node :      0     0
     Util % :  44.27 44.40   44.34
     Intr % :   0.65  0.62    0.64
    Spare % :   0.47  0.47    0.47
    Sleep % :  54.59 54.49   54.54
     Numa % :   0.00  0.00    0.00
    TTI Cnt :  10000 10000
    TTI Min :      2     2
    TTI Avg :     43    43
    TTI Max :     99    99
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
ebbu_pool_update_multi_cell_status Call Stop: (nPhyDiStartCurrCount 100207 nPhyDiStartCount 100207)
phydi_stop[from 2]: phyInstance: -1, sendStop: 1, phyIdStart: 0, phyIdStop: 40
    PHY_STOP PhyInstance[0] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    Send MSG_TYPE_PHY_STOP_RESP[0]
[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[0] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 0, sendStop: 9, testFileName: 536872213, phyIdStart: 0, phyIdStop: 1
    PHY_SHUTDOWN PhyInstance[0] nPhyDiState[32] nPhyDiStateCount[0]

EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 0 in core 4 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 1 in core 36 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:All consumer threads are destroyed!
EBBUPOOL [INFO][ebbu_pool_maintenance]:Framework Maintenance thread is destroyed successfully!
EBBUPOOL [INFO][ebbu_pool_release_threads]:Threads Released successfully!
EBBUPOOL [INFO][ebbu_pool_release_queues]:Release queues successfully!
EBBUPOOL [INFO][ebbu_pool_release_handler]:Release handler successfully!

MLogPrint: ext_filename(.//l1mlog_wls0_FD_1301_timer.bin)
    Opening MLog File: .//l1mlog_wls0_FD_1301_timer.bin
    MLog file .//l1mlog_wls0_FD_1301_timer.bin closed
    Mlog Print with Time successful

[phydi_get_mlog_stats_nr5g] filename: .//l1_mlog_stats.txt
L1_MEM_MGR: [instID 0] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[0]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        22 /         Size:    805,135,784
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:        23 /         Size:    854,130,640
----------------------------------------------------------------------------


[1;35m
wls_print_stats
[0m[1;35mnWlsInst[0] nCellMapping[0x00000100001fffff]
[0mCell QueueAlloc  CellAlloc   CellSend      Diff1       Diff
   0     781608     781560     781560         48          0
   1         48          0          0         48          0
   2         48          0          0         48          0
   3         48          0          0         48          0
   4         48          0          0         48          0
   5         48          0          0         48          0
   6         48          0          0         48          0
   7         48          0          0         48          0
   8         48          0          0         48          0
   9         48          0          0         48          0
  10         48          0          0         48          0
  11         48          0          0         48          0
  12         48          0          0         48          0
  13         48          0          0         48          0
  14         48          0          0         48          0
  15         48          0          0         48          0
  16         48          0          0         48          0
  17         48          0          0         48          0
  18         48          0          0         48          0
  19         48          0          0         48          0
  20         48          0          0         48          0
  40     200474     200426     200426         48          0
[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[0]
      Processed in:                           1,050.46 milli-secs
      From API Arrival:                       1,050.52 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[0] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:         6 /         Size:    482,059,688
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:         7 /         Size:    531,054,544
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[0]
      Processed in:                             501.89 milli-secs
      From API Arrival:                         504.00 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:         6 /         Size:    482,059,688
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:         7 /         Size:    531,054,544
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_ADD_REMOVE_CORE from nCoreId[0]
[0mphycfg_set_options: PDSCH_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: PUSCH_MMSE_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: PUCCH_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: CE_INTERP_METHOD[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: LINEAR_INTERP_ENABLE nCellMask[0x0000000000ffffff]
      Cell[0] [ 4] Len[1]
      Cell[1] [ 4] Len[1]
      Cell[2] [ 4] Len[1]
      Cell[3] [ 4] Len[1]
      Cell[4] [ 4] Len[1]
      Cell[5] [ 4] Len[1]
      Cell[6] [ 4] Len[1]
      Cell[7] [ 4] Len[1]
      Cell[8] [ 4] Len[1]
      Cell[9] [ 4] Len[1]
      Cell[10] [ 4] Len[1]
      Cell[11] [ 4] Len[1]
      Cell[12] [ 4] Len[1]
      Cell[13] [ 4] Len[1]
      Cell[14] [ 4] Len[1]
      Cell[15] [ 4] Len[1]
      Cell[16] [ 4] Len[1]
      Cell[17] [ 4] Len[1]
      Cell[18] [ 4] Len[1]
      Cell[19] [ 4] Len[1]
      Cell[20] [ 4] Len[1]
      Cell[21] [ 4] Len[1]
      Cell[22] [ 4] Len[1]
      Cell[23] [ 4] Len[1]
phycfg_set_options: EBBU_POOL_NUM_QUEUE[4]
phycfg_set_options: EBBU_POOL_QUEUE_SIZE[1024]
phycfg_set_options: EBBU_POOL_NUM_CONTEXT[4]
phycfg_set_options: EBBU_POOL_MAX_CONTEXT_FETCH[2]
phycfg_set_options: REMOVE_MEMCPY_MEMSET[1]
[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[0] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[0]
      Processed in:                              46.62 milli-secs
      From API Arrival:                          46.72 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[0] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [0]:
    nCarrierIdx: 0
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 0
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0
bbdev_nr5g_ul_harq_buf_alloc: nCells[1] nSplitPerCell[2] nHarqSize[4194304] nMaxPointerPagePerCell[65536]
    i[0] j[0] Idx[0]
    i[0] j[1] Idx[65536]
phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

gSymbolDuration:35.714287, gSlotDuration:500.000000
[intsId: 0 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_0 mz_len 1,501,440 bytes!
[intsId: 0] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 0 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 0 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_0 mz_len 121,472 bytes!
[intsId: 0] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 0 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
Using ORAN Config for RU 0 from config file......
[intsId: 0 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_0 mz_len 35,273,088 bytes!
[intsId: 0] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 0 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 0 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_0 mz_len 5,939,456 bytes!
[intsId: 0] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 0 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 0 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_0 mz_len 3,673,856 bytes!
[intsId: 0] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 0 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 0

New ebbupool handler 0x7f6e09b9b940 is generated!, nNumaNode is 1

EBBUPOOL [INFO][ebbu_pool_create_queues]:nQueueNum 4, nQueueCtxNum 4, nQueueCtxMaxFetch 2, total queues 10
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Polling Queue with size 1024 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 0 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 3 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_maintenance]:ebbupool_main is created successfully!

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_0 in core 4 successfully! Pool core index is 0 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_1 in core 36 successfully! Pool core index is 1 Numa node index is 0

nCell 0 nSlotTick 748000 nDlAliveTick 1496000 nUlAliveTick 2992000


ebbu_pool_event_print_info
=======================================================================
nListType(0) nNumCells(1): 0 
=======================================================================
TASK_NAME           PRI EXT PRE NEX CORE_AFFINITY          DEPENDENCY0         DEPENDENCY1         DEPENDENCY2         DEPENDENCY3         DEPENDENCY4         DEPENDENCY5         DEPENDENCY6         DEPENDENCY7
TMNG_TTI_START        0   0   0   3 0x0000001000000010     NR5G1_DL_CONFIG     NR5G1_UL_CONFIG     NR5G1_DL_BUF_CLR    ---                 ---                 ---                 ---                 ---                
TMNG_SYM2_WAKE_UP     0   0   0   1 0x0000001000000010     NR5G1_UL_PUSCH_CE0  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM6_WAKE_UP     0   0   0   1 0x0000001000000010     NR5G1_UL_PUSCH_EQL0 ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM11_WAKE_UP    0   0   0   1 0x0000001000000010     NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM13_WAKE_UP    0   0   0   2 0x0000001000000010     NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                 ---                 ---                 ---                 ---                 ---                
TMNG_PRACH_WAKE_UP    0   0   0   1 0x0000001000000010     NR5G1_UL_PRACH      ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SRS_WAKE_UP      0   0   0   0 0x0000001000000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CONFIG       0   0   1   5 0x0000001000000010     NR5G1_DL_ORAN       NR5G1_DL_CTRL       NR5G1_DL_PDSCH_RS   NR5G1_DL_BEAM_GEN   NR5G1_DL_PDSCH_TB   ---                 ---                 ---                
NR5G1_DL_BUF_CLR      1   0   1   1 0x0000001000000010     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_ORAN         0   0   1   0 0x0000001000000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_TB     0   0   1   0 0x0000001000000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SCRM   1   1   1   1 0x0000001000000010     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SYM    1   0   2   1 0x0000001000000010     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_RS     1   0   1   1 0x0000001000000010     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CTRL         1   0   1   1 0x0000001000000010     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_CONFIG       0   0   1   7 0x0000001000000010     NR5G1_UL_BEAM_GEN   NR5G1_UL_SRS_DECOMP NR5G1_UL_PRACH      NR5G1_UL_PUSCH_DMRS NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                
NR5G1_UL_PUSCH_DMRS   2   0   1   2 0x0000001000000010     NR5G1_UL_PUSCH_CE0  NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE0    2   0   2   2 0x0000001000000010     NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE7    2   0   3   1 0x0000001000000010     NR5G1_UL_PUSCH_EQL7 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL0   2   0   3   1 0x0000001000000010     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL7   2   0   3   1 0x0000001000000010     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_LLR    1   0   2   1 0x0000001000000010     NR5G1_UL_PUSCH_DEC  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_DEC    1   0   1   0 0x0000001000000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_TB     1   1   1   1 0x0000001000000010     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH        2   0   2   1 0x0000001000000010     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PRACH        2   0   2   1 0x0000001000000010     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_DECOMP   2   1   2   1 0x0000001000000010     NR5G1_UL_SRS_CE     ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE       2   0   1   1 0x0000001000000010     NR5G1_UL_SRS_POST   ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE_POST   2   1   1   0 0x0000001000000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_POST     1   0   1   1 0x0000001000000010     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_POST         1   0   4   0 0x0000001000000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_POST         1   0   5   0 0x0000001000000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_GEN     1   0   1   1 0x0000001000000010     NR5G1_DL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_TX      1   0   1   1 0x0000001000000010     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_GEN     1   0   1   1 0x0000001000000010     NR5G1_UL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_TX      1   0   1   1 0x0000001000000010     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH_BEAM_GEN   2   0   0   0 0x0000001000000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
[1;32mMSG_TYPE_PHY_CONFIG_REQ[0]
      Processed in:                           1,136.50 milli-secs
      From API Arrival:                       1,136.51 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[0] from nCoreId[0]
[0mMLogRestart
MLogOpen: filename(.//l1mlog_wls0.bin) mlogSubframes (128), mlogCores(40), mlogSize(10000) mlog_mask (-1)
    mlogSubframes (128), mlogCores(40), mlogSize(10000)
    localMLogTimerInit
        System clock (rdtsc)  resolution 1496488066 [Hz]
        Ticks per us 1496
    MLog Storage: 0x7f6e5c1f1100 -> 0x7f6e5f2c7830 [ 51210032 bytes ]
    localMLogFreqReg: 1496. Storing: 1496
    Mlog Open successful

MLogSetup nCoreMask0(0x0000001000000010) nCoreMask1(0x0000000000000000) nCoreMask2(0x0000000000000000) nCoreMask3(0x0000000000000000)
  CoreId(4) Idx(1)
  CoreId(36) Idx(2)
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        67 /         Size:    894,357,224
        DPDK Buffers Alloc:         7 /         Size:     56,995,072
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:        75 /         Size:  1,000,347,152
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 0, Mode: 1, Count: 100207, Period: 1, NumSlotPerSfn: 20
ebbu_pool_update_ctx: nQueueCtx[4] nNumCells[1] nIsMassiveMimoConfig[0] nSrsCoreMask[0x0000000000000000]

EBBUPOOL [INFO][ebbu_pool_queue_ctx_set_threshold]:The new threshold is [2] for numa node [0]
Timer Mode
timer_init: coreBind: 2, corePriority: 96, corePolicy: 1


timer_reg_proc: nPeriod: 1, SkipTti: 10, pProc: 0x1459d30, lpData: (nil), Numerology: 1
                Period: 1, SkipTti: 10, FirstFew: 200


timer_reg_proc_symbol: nSymbol: 6, pProc: 0x143c810, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 10, pProc: 0x143c840, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 1, pProc: 0x143c870, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 3, pProc: 0x143c8a0, lpData: (nil)
nr5g_gnb_urllc_register_call_backs: nTimerMode[1] nUrllcMiniSlotMask[0]
[1;32mMSG_TYPE_PHY_START_REQ[0]
      Processed in:                             933.85 milli-secs
      From API Arrival:                         933.86 milli-secs
[0mtimer_main_thread:        [PID: 140535] binding on [CPU  2] [PRIO: 96] [POLICY:  1]
                          Numerology: [     1], numSlotsPerSubframe: [ 2], ttiPeriod: [ 500 usecs]
                        Period (usecs):     35     71    107    142    178    214    250    285    321    357    392    428    464    500 
                    Fn Callbacks (Sym):      0      1      2      3      4      5      6      7      8      9     10     11     12     13
                          Instance 0  :    YES    YES     NO    YES     NO     NO    YES     NO     NO     NO    YES     NO     NO     NO 
                          Instance 1  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 
                          Instance 2  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 

ebbu_pool_update_frame_slot_sym_num: nSlotIdx[1997] frame,slot[1023,18] nNumSlotPerSfn[20]
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min  5Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..502.58..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     180.00    297.43    575.00 |       36%       59%      115%
    UL_LINK  MU1  |     495.00    570.07    590.00 |       99%      114%      118%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    491,509     368,048 |     38,054 /     38,054      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    36     Avg
  Numa Node :      0     0
     Util % :  30.70 30.65   30.68
     Intr % :   0.47  0.46    0.47
    Spare % :   0.53  0.53    0.53
    Sleep % :  68.29 68.34   68.31
     Numa % :   0.00  0.00    0.00
    TTI Cnt :  10001 10001
    TTI Min :      0     0
    TTI Avg :     41    40
    TTI Max :     99    99
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|204100|     0|204100|     0|204100|130624|     0|130624|     0|130624| 40820|     0|     0| 40820| 10205|     0|     0| 10205|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 10Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..502.59..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     180.00    297.45    575.00 |       36%       59%      115%
    UL_LINK  MU1  |     500.00    565.54    590.00 |      100%      113%      118%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    491,635     367,952 |     38,092 /     38,092      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    36     Avg
  Numa Node :      0     0
     Util % :  42.36 42.34   42.35
     Intr % :   0.64  0.64    0.64
    Spare % :   0.48  0.48    0.48
    Sleep % :  56.50 56.52   56.51
     Numa % :   0.00  0.00    0.00
    TTI Cnt :   9999  9999
    TTI Min :      2     2
    TTI Avg :     41    41
    TTI Max :     99    99
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 15Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..502.52..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     180.00    297.32    575.00 |       36%       59%      115%
    UL_LINK  MU1  |     500.00    565.21    590.00 |      100%      113%      118%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    491,635     368,000 |     38,111 /     38,111      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    36     Avg
  Numa Node :      0     0
     Util % :  42.41 42.31   42.36
     Intr % :   0.64  0.64    0.64
    Spare % :   0.47  0.47    0.47
    Sleep % :  56.46 56.56   56.51
     Numa % :   0.00  0.00    0.00
    TTI Cnt :  10001 10001
    TTI Min :      2     1
    TTI Avg :     41    41
    TTI Max :     99    99
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 20Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..502.55..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     180.00    297.03    575.00 |       36%       59%      115%
    UL_LINK  MU1  |     495.00    564.28    590.00 |       99%      113%      118%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    491,635     367,952 |     38,092 /     38,092      0.00%      31,984 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    36     Avg
  Numa Node :      0     0
     Util % :  42.35 42.34   42.34
     Intr % :   0.65  0.63    0.64
    Spare % :   0.47  0.47    0.47
    Sleep % :  56.51 56.54   56.52
     Numa % :   0.00  0.00    0.00
    TTI Cnt :   9998  9998
    TTI Min :      2     2
    TTI Avg :     41    41
    TTI Max :     99    99
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 25Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..502.69..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     180.00    296.85    575.00 |       36%       59%      115%
    UL_LINK  MU1  |     495.00    563.32    590.00 |       99%      113%      118%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    491,635     368,096 |     38,073 /     38,073      0.00%      32,016 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    36     Avg
  Numa Node :      0     0
     Util % :  42.35 42.32   42.34
     Intr % :   0.65  0.64    0.65
    Spare % :   0.48  0.48    0.48
    Sleep % :  56.51 56.55   56.53
     Numa % :   0.00  0.00    0.00
    TTI Cnt :  10002 10002
    TTI Min :      2     2
    TTI Avg :     41    41
    TTI Max :     99    99
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 30Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..502.59..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     180.00    297.16    575.00 |       36%       59%      115%
    UL_LINK  MU1  |     495.00    563.87    590.00 |       99%      113%      118%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    491,635     367,952 |     38,092 /     38,092      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    36     Avg
  Numa Node :      0     0
     Util % :  42.34 42.34   42.34
     Intr % :   0.65  0.64    0.65
    Spare % :   0.48  0.48    0.48
    Sleep % :  56.51 56.53   56.52
     Numa % :   0.00  0.00    0.00
    TTI Cnt :   9999  9999
    TTI Min :      2     2
    TTI Avg :     41    41
    TTI Max :     99    99
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 35Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..502.56..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     180.00    297.49    575.00 |       36%       59%      115%
    UL_LINK  MU1  |     495.00    565.07    590.00 |       99%      113%      118%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    491,635     367,952 |     38,111 /     38,111      0.00%      31,984 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    36     Avg
  Numa Node :      0     0
     Util % :  42.34 42.41   42.38
     Intr % :   0.65  0.63    0.64
    Spare % :   0.47  0.47    0.47
    Sleep % :  56.52 56.47   56.50
     Numa % :   0.00  0.00    0.00
    TTI Cnt :   9999  9999
    TTI Min :      2     2
    TTI Avg :     41    41
    TTI Max :     99    99
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 40Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..502.53..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     180.00    297.39    575.00 |       36%       59%      115%
    UL_LINK  MU1  |     500.00    565.40    590.00 |      100%      113%      118%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    491,635     368,048 |     38,073 /     38,073      0.00%      32,016 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    36     Avg
  Numa Node :      0     0
     Util % :  42.38 42.33   42.36
     Intr % :   0.65  0.63    0.64
    Spare % :   0.47  0.47    0.47
    Sleep % :  56.48 56.55   56.52
     Numa % :   0.00  0.00    0.00
    TTI Cnt :  10001 10001
    TTI Min :      2     2
    TTI Avg :     41    41
    TTI Max :     99    99
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 45Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..502.57..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     180.00    297.39    575.00 |       36%       59%      115%
    UL_LINK  MU1  |     495.00    565.20    590.00 |       99%      113%      118%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    491,635     368,000 |     38,111 /     38,111      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    36     Avg
  Numa Node :      0     0
     Util % :  42.37 42.33   42.35
     Intr % :   0.65  0.63    0.64
    Spare % :   0.47  0.47    0.47
    Sleep % :  56.49 56.55   56.52
     Numa % :   0.00  0.00    0.00
    TTI Cnt :  10000 10000
    TTI Min :      2     2
    TTI Avg :     41    41
    TTI Max :     99    99
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 50Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..502.63..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     180.00    297.46    575.00 |       36%       59%      115%
    UL_LINK  MU1  |     500.00    565.97    590.00 |      100%      113%      118%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    491,635     368,048 |     38,073 /     38,073      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    36     Avg
  Numa Node :      0     0
     Util % :  42.35 42.36   42.36
     Intr % :   0.64  0.64    0.64
    Spare % :   0.46  0.46    0.46
    Sleep % :  56.53 56.51   56.52
     Numa % :   0.00  0.00    0.00
    TTI Cnt :  10001 10001
    TTI Min :      2     2
    TTI Avg :     41    41
    TTI Max :     99    99
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
ebbu_pool_update_multi_cell_status Call Stop: (nPhyDiStartCurrCount 100207 nPhyDiStartCount 100207)
phydi_stop[from 2]: phyInstance: -1, sendStop: 1, phyIdStart: 0, phyIdStop: 40
    PHY_STOP PhyInstance[0] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    Send MSG_TYPE_PHY_STOP_RESP[0]
[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[0] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 0, sendStop: 9, testFileName: 536872214, phyIdStart: 0, phyIdStop: 1
    PHY_SHUTDOWN PhyInstance[0] nPhyDiState[32] nPhyDiStateCount[0]

EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 0 in core 4 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 1 in core 36 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:All consumer threads are destroyed!
EBBUPOOL [INFO][ebbu_pool_maintenance]:Framework Maintenance thread is destroyed successfully!
EBBUPOOL [INFO][ebbu_pool_release_threads]:Threads Released successfully!
EBBUPOOL [INFO][ebbu_pool_release_queues]:Release queues successfully!
EBBUPOOL [INFO][ebbu_pool_release_handler]:Release handler successfully!

MLogPrint: ext_filename(.//l1mlog_wls0_FD_1302_timer.bin)
    Opening MLog File: .//l1mlog_wls0_FD_1302_timer.bin
    MLog file .//l1mlog_wls0_FD_1302_timer.bin closed
    Mlog Print with Time successful

[phydi_get_mlog_stats_nr5g] filename: .//l1_mlog_stats.txt
timer_main_thread exiting [PID: 140535]
L1_MEM_MGR: [instID 0] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[0]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        22 /         Size:    805,135,784
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:        23 /         Size:    854,130,640
----------------------------------------------------------------------------


[1;35m
wls_print_stats
[0m[1;35mnWlsInst[0] nCellMapping[0x00000100001fffff]
[0mCell QueueAlloc  CellAlloc   CellSend      Diff1       Diff
   0    1172388    1172340    1172340         48          0
   1         48          0          0         48          0
   2         48          0          0         48          0
   3         48          0          0         48          0
   4         48          0          0         48          0
   5         48          0          0         48          0
   6         48          0          0         48          0
   7         48          0          0         48          0
   8         48          0          0         48          0
   9         48          0          0         48          0
  10         48          0          0         48          0
  11         48          0          0         48          0
  12         48          0          0         48          0
  13         48          0          0         48          0
  14         48          0          0         48          0
  15         48          0          0         48          0
  16         48          0          0         48          0
  17         48          0          0         48          0
  18         48          0          0         48          0
  19         48          0          0         48          0
  20         48          0          0         48          0
  40     300687     300639     300639         48          0
[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[0]
      Processed in:                           1,048.55 milli-secs
      From API Arrival:                       1,048.71 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[0] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:         6 /         Size:    482,059,688
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:         7 /         Size:    531,054,544
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[0]
      Processed in:                             490.25 milli-secs
      From API Arrival:                         492.31 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:         6 /         Size:    482,059,688
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:         7 /         Size:    531,054,544
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_ADD_REMOVE_CORE from nCoreId[0]
[0mphycfg_set_options: PDSCH_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: PUSCH_MMSE_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: PUCCH_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: CE_INTERP_METHOD[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: LINEAR_INTERP_ENABLE nCellMask[0x0000000000ffffff]
      Cell[0] [ 4] Len[1]
      Cell[1] [ 4] Len[1]
      Cell[2] [ 4] Len[1]
      Cell[3] [ 4] Len[1]
      Cell[4] [ 4] Len[1]
      Cell[5] [ 4] Len[1]
      Cell[6] [ 4] Len[1]
      Cell[7] [ 4] Len[1]
      Cell[8] [ 4] Len[1]
      Cell[9] [ 4] Len[1]
      Cell[10] [ 4] Len[1]
      Cell[11] [ 4] Len[1]
      Cell[12] [ 4] Len[1]
      Cell[13] [ 4] Len[1]
      Cell[14] [ 4] Len[1]
      Cell[15] [ 4] Len[1]
      Cell[16] [ 4] Len[1]
      Cell[17] [ 4] Len[1]
      Cell[18] [ 4] Len[1]
      Cell[19] [ 4] Len[1]
      Cell[20] [ 4] Len[1]
      Cell[21] [ 4] Len[1]
      Cell[22] [ 4] Len[1]
      Cell[23] [ 4] Len[1]
phycfg_set_options: EBBU_POOL_NUM_QUEUE[4]
phycfg_set_options: EBBU_POOL_QUEUE_SIZE[1024]
phycfg_set_options: EBBU_POOL_NUM_CONTEXT[4]
phycfg_set_options: EBBU_POOL_MAX_CONTEXT_FETCH[2]
phycfg_set_options: REMOVE_MEMCPY_MEMSET[1]
[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[0] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[0]
      Processed in:                              46.86 milli-secs
      From API Arrival:                          46.94 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[0] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [0]:
    nCarrierIdx: 0
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 0
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0
bbdev_nr5g_ul_harq_buf_alloc: nCells[1] nSplitPerCell[2] nHarqSize[4194304] nMaxPointerPagePerCell[65536]
    i[0] j[0] Idx[0]
    i[0] j[1] Idx[65536]
phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

gSymbolDuration:35.714287, gSlotDuration:500.000000
[intsId: 0 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_0 mz_len 1,501,440 bytes!
[intsId: 0] succeed to allocate total memory size 1,501,440 bytes!
Using ORAN Config for RU 0 from config file......
[intsId: 0 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 0 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_0 mz_len 121,472 bytes!
[intsId: 0] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 0 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
[intsId: 0 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_0 mz_len 35,273,088 bytes!
[intsId: 0] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 0 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 0 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_0 mz_len 5,939,456 bytes!
[intsId: 0] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 0 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 0 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_0 mz_len 3,673,856 bytes!
[intsId: 0] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 0 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 0

New ebbupool handler 0x7f6e09b9b940 is generated!, nNumaNode is 1

EBBUPOOL [INFO][ebbu_pool_create_queues]:nQueueNum 4, nQueueCtxNum 4, nQueueCtxMaxFetch 2, total queues 10
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Polling Queue with size 1024 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 0 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 3 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_maintenance]:ebbupool_main is created successfully!

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_0 in core 4 successfully! Pool core index is 0 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_1 in core 36 successfully! Pool core index is 1 Numa node index is 0

nCell 0 nSlotTick 748000 nDlAliveTick 1496000 nUlAliveTick 2992000


ebbu_pool_event_print_info
=======================================================================
nListType(0) nNumCells(1): 0 
=======================================================================
TASK_NAME           PRI EXT PRE NEX CORE_AFFINITY          DEPENDENCY0         DEPENDENCY1         DEPENDENCY2         DEPENDENCY3         DEPENDENCY4         DEPENDENCY5         DEPENDENCY6         DEPENDENCY7
TMNG_TTI_START        0   0   0   3 0x0000001000000010     NR5G1_DL_CONFIG     NR5G1_UL_CONFIG     NR5G1_DL_BUF_CLR    ---                 ---                 ---                 ---                 ---                
TMNG_SYM2_WAKE_UP     0   0   0   1 0x0000001000000010     NR5G1_UL_PUSCH_CE0  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM6_WAKE_UP     0   0   0   1 0x0000001000000010     NR5G1_UL_PUSCH_EQL0 ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM11_WAKE_UP    0   0   0   1 0x0000001000000010     NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM13_WAKE_UP    0   0   0   2 0x0000001000000010     NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                 ---                 ---                 ---                 ---                 ---                
TMNG_PRACH_WAKE_UP    0   0   0   1 0x0000001000000010     NR5G1_UL_PRACH      ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SRS_WAKE_UP      0   0   0   0 0x0000001000000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CONFIG       0   0   1   5 0x0000001000000010     NR5G1_DL_ORAN       NR5G1_DL_CTRL       NR5G1_DL_PDSCH_RS   NR5G1_DL_BEAM_GEN   NR5G1_DL_PDSCH_TB   ---                 ---                 ---                
NR5G1_DL_BUF_CLR      1   0   1   1 0x0000001000000010     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_ORAN         0   0   1   0 0x0000001000000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_TB     0   0   1   0 0x0000001000000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SCRM   1   1   1   1 0x0000001000000010     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SYM    1   0   2   1 0x0000001000000010     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_RS     1   0   1   1 0x0000001000000010     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CTRL         1   0   1   1 0x0000001000000010     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_CONFIG       0   0   1   7 0x0000001000000010     NR5G1_UL_BEAM_GEN   NR5G1_UL_SRS_DECOMP NR5G1_UL_PRACH      NR5G1_UL_PUSCH_DMRS NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                
NR5G1_UL_PUSCH_DMRS   2   0   1   2 0x0000001000000010     NR5G1_UL_PUSCH_CE0  NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE0    2   0   2   2 0x0000001000000010     NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE7    2   0   3   1 0x0000001000000010     NR5G1_UL_PUSCH_EQL7 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL0   2   0   3   1 0x0000001000000010     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL7   2   0   3   1 0x0000001000000010     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_LLR    1   0   2   1 0x0000001000000010     NR5G1_UL_PUSCH_DEC  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_DEC    1   0   1   0 0x0000001000000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_TB     1   1   1   1 0x0000001000000010     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH        2   0   2   1 0x0000001000000010     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PRACH        2   0   2   1 0x0000001000000010     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_DECOMP   2   1   2   1 0x0000001000000010     NR5G1_UL_SRS_CE     ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE       2   0   1   1 0x0000001000000010     NR5G1_UL_SRS_POST   ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE_POST   2   1   1   0 0x0000001000000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_POST     1   0   1   1 0x0000001000000010     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_POST         1   0   4   0 0x0000001000000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_POST         1   0   5   0 0x0000001000000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_GEN     1   0   1   1 0x0000001000000010     NR5G1_DL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_TX      1   0   1   1 0x0000001000000010     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_GEN     1   0   1   1 0x0000001000000010     NR5G1_UL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_TX      1   0   1   1 0x0000001000000010     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH_BEAM_GEN   2   0   0   0 0x0000001000000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
[1;32mMSG_TYPE_PHY_CONFIG_REQ[0]
      Processed in:                           1,135.90 milli-secs
      From API Arrival:                       1,135.92 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[0] from nCoreId[0]
[0mMLogRestart
MLogOpen: filename(.//l1mlog_wls0.bin) mlogSubframes (128), mlogCores(40), mlogSize(10000) mlog_mask (-1)
    mlogSubframes (128), mlogCores(40), mlogSize(10000)
    localMLogTimerInit
        System clock (rdtsc)  resolution 1496488039 [Hz]
        Ticks per us 1496
    MLog Storage: 0x7f6e5c1f1100 -> 0x7f6e5f2c7830 [ 51210032 bytes ]
    localMLogFreqReg: 1496. Storing: 1496
    Mlog Open successful

MLogSetup nCoreMask0(0x0000001000000010) nCoreMask1(0x0000000000000000) nCoreMask2(0x0000000000000000) nCoreMask3(0x0000000000000000)
  CoreId(4) Idx(1)
  CoreId(36) Idx(2)
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        67 /         Size:    894,357,224
        DPDK Buffers Alloc:         7 /         Size:     56,995,072
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:        75 /         Size:  1,000,347,152
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 0, Mode: 1, Count: 100207, Period: 1, NumSlotPerSfn: 20
ebbu_pool_update_ctx: nQueueCtx[4] nNumCells[1] nIsMassiveMimoConfig[0] nSrsCoreMask[0x0000000000000000]

EBBUPOOL [INFO][ebbu_pool_queue_ctx_set_threshold]:The new threshold is [2] for numa node [0]
Timer Mode
timer_init: coreBind: 2, corePriority: 96, corePolicy: 1


timer_reg_proc: nPeriod: 1, SkipTti: 10, pProc: 0x1459d30, lpData: (nil), Numerology: 1
                Period: 1, SkipTti: 10, FirstFew: 200


timer_reg_proc_symbol: nSymbol: 6, pProc: 0x143c810, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 10, pProc: 0x143c840, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 1, pProc: 0x143c870, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 3, pProc: 0x143c8a0, lpData: (nil)
nr5g_gnb_urllc_register_call_backs: nTimerMode[1] nUrllcMiniSlotMask[0]
[1;32mMSG_TYPE_PHY_START_REQ[0]
      Processed in:                             936.75 milli-secs
      From API Arrival:                         936.76 milli-secs
[0mtimer_main_thread:        [PID: 141229] binding on [CPU  2] [PRIO: 96] [POLICY:  1]
                          Numerology: [     1], numSlotsPerSubframe: [ 2], ttiPeriod: [ 500 usecs]
                        Period (usecs):     35     71    107    142    178    214    250    285    321    357    392    428    464    500 
                    Fn Callbacks (Sym):      0      1      2      3      4      5      6      7      8      9     10     11     12     13
                          Instance 0  :    YES    YES     NO    YES     NO     NO    YES     NO     NO     NO    YES     NO     NO     NO 
                          Instance 1  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 
                          Instance 2  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 

ebbu_pool_update_frame_slot_sym_num: nSlotIdx[1997] frame,slot[1023,18] nNumSlotPerSfn[20]
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min  5Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..503.53..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     165.00    274.55    565.00 |       33%       55%      113%
    UL_LINK  MU1  |     545.00    567.58    580.00 |      109%      114%      116%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,060,781     743,905 |    120,051 /    120,051      0.00%      93,953 |      3   3.00      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    36     Avg
  Numa Node :      0     0
     Util % :  29.17 29.10   29.14
     Intr % :   0.46  0.46    0.46
    Spare % :   0.57  0.57    0.57
    Sleep % :  69.79 69.85   69.82
     Numa % :   0.00  0.00    0.00
    TTI Cnt :   9999  9999
    TTI Min :      0     0
    TTI Avg :     39    38
    TTI Max :     99    99
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|203900|     0|203900|     0|203900|130496|     0|130496|     0|130496| 40780|     0|     0| 40780| 10195|     0|     0| 10195|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 10Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..503.21..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     165.00    274.22    560.00 |       33%       55%      112%
    UL_LINK  MU1  |     540.00    561.90    580.00 |      108%      112%      116%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,061,054     744,095 |    120,112 /    120,112      0.00%      94,047 |      3   3.00      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    36     Avg
  Numa Node :      0     0
     Util % :  40.26 40.24   40.25
     Intr % :   0.64  0.63    0.64
    Spare % :   0.52  0.52    0.52
    Sleep % :  58.56 58.59   58.58
     Numa % :   0.00  0.00    0.00
    TTI Cnt :  10001 10001
    TTI Min :      1     1
    TTI Avg :     39    39
    TTI Max :     99    99
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 15Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..503.04..515.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     165.00    273.50    560.00 |       33%       55%      112%
    UL_LINK  MU1  |     540.00    560.05    575.00 |      108%      112%      115%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,061,054     743,905 |    120,112 /    120,112      0.00%      93,953 |      3   3.00      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    36     Avg
  Numa Node :      0     0
     Util % :  40.32 40.16   40.24
     Intr % :   0.64  0.63    0.64
    Spare % :   0.53  0.53    0.53
    Sleep % :  58.49 58.66   58.58
     Numa % :   0.00  0.00    0.00
    TTI Cnt :   9999  9999
    TTI Min :      1     1
    TTI Avg :     39    39
    TTI Max :     99    99
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 20Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..503.07..515.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     165.00    273.67    560.00 |       33%       55%      112%
    UL_LINK  MU1  |     540.00    560.60    575.00 |      108%      112%      115%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,061,054     744,000 |    120,051 /    120,051      0.00%      94,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    36     Avg
  Numa Node :      0     0
     Util % :  40.26 40.22   40.24
     Intr % :   0.64  0.63    0.64
    Spare % :   0.52  0.52    0.52
    Sleep % :  58.55 58.60   58.58
     Numa % :   0.00  0.00    0.00
    TTI Cnt :  10000 10000
    TTI Min :      1     1
    TTI Avg :     39    39
    TTI Max :     99    99
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 25Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..503.01..515.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     165.00    273.69    560.00 |       33%       55%      112%
    UL_LINK  MU1  |     540.00    560.21    575.00 |      108%      112%      115%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,061,054     744,000 |    120,172 /    120,172      0.00%      94,047 |      3   3.00      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    36     Avg
  Numa Node :      0     0
     Util % :  40.27 40.19   40.23
     Intr % :   0.64  0.63    0.64
    Spare % :   0.53  0.52    0.53
    Sleep % :  58.54 58.63   58.59
     Numa % :   0.00  0.00    0.00
    TTI Cnt :  10001 10001
    TTI Min :      1     1
    TTI Avg :     39    39
    TTI Max :     99    99
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 30Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..503.01..515.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     165.00    273.77    560.00 |       33%       55%      112%
    UL_LINK  MU1  |     540.00    560.49    575.00 |      108%      112%      115%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,061,054     744,000 |    120,112 /    120,112      0.00%      93,953 |      3   3.00      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    36     Avg
  Numa Node :      0     0
     Util % :  40.32 40.19   40.26
     Intr % :   0.64  0.63    0.64
    Spare % :   0.52  0.52    0.52
    Sleep % :  58.51 58.64   58.58
     Numa % :   0.00  0.00    0.00
    TTI Cnt :   9999  9999
    TTI Min :      1     1
    TTI Avg :     39    39
    TTI Max :     99    99
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 35Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..503.02..515.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     165.00    273.96    560.00 |       33%       55%      112%
    UL_LINK  MU1  |     540.00    560.47    575.00 |      108%      112%      115%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,061,054     744,095 |    120,112 /    120,112      0.00%      94,047 |      3   3.00      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    36     Avg
  Numa Node :      0     0
     Util % :  40.31 40.19   40.25
     Intr % :   0.64  0.63    0.64
    Spare % :   0.53  0.52    0.53
    Sleep % :  58.51 58.64   58.58
     Numa % :   0.00  0.00    0.00
    TTI Cnt :  10001 10001
    TTI Min :      1     1
    TTI Avg :     39    39
    TTI Max :     99    99
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 40Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..503.20..515.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     165.00    274.13    560.00 |       33%       55%      112%
    UL_LINK  MU1  |     540.00    561.42    580.00 |      108%      112%      116%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,061,054     743,905 |    120,112 /    120,112      0.00%      93,953 |      3   3.00      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    36     Avg
  Numa Node :      0     0
     Util % :  40.24 40.24   40.24
     Intr % :   0.64  0.63    0.64
    Spare % :   0.52  0.52    0.52
    Sleep % :  58.58 58.59   58.59
     Numa % :   0.00  0.00    0.00
    TTI Cnt :   9999  9999
    TTI Min :      1     1
    TTI Avg :     39    39
    TTI Max :     99    99
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 45Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..503.22..515.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     165.00    273.98    560.00 |       33%       55%      112%
    UL_LINK  MU1  |     540.00    561.25    580.00 |      108%      112%      116%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,061,054     744,190 |    120,112 /    120,112      0.00%      94,047 |      3   3.00      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    36     Avg
  Numa Node :      0     0
     Util % :  40.25 40.20   40.23
     Intr % :   0.64  0.63    0.64
    Spare % :   0.52  0.52    0.52
    Sleep % :  58.56 58.63   58.59
     Numa % :   0.00  0.00    0.00
    TTI Cnt :  10002 10002
    TTI Min :      1     1
    TTI Avg :     39    39
    TTI Max :     99    99
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 50Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..503.24..515.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     165.00    274.06    560.00 |       33%       55%      112%
    UL_LINK  MU1  |     540.00    561.83    580.00 |      108%      112%      116%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,061,054     743,905 |    120,112 /    120,112      0.00%      94,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    36     Avg
  Numa Node :      0     0
     Util % :  40.29 40.20   40.24
     Intr % :   0.64  0.63    0.64
    Spare % :   0.53  0.53    0.53
    Sleep % :  58.53 58.62   58.58
     Numa % :   0.00  0.00    0.00
    TTI Cnt :   9999  9999
    TTI Min :      1     1
    TTI Avg :     39    39
    TTI Max :     99    99
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
ebbu_pool_update_multi_cell_status Call Stop: (nPhyDiStartCurrCount 100207 nPhyDiStartCount 100207)
phydi_stop[from 2]: phyInstance: -1, sendStop: 1, phyIdStart: 0, phyIdStop: 40
    PHY_STOP PhyInstance[0] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    Send MSG_TYPE_PHY_STOP_RESP[0]
[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[0] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 0, sendStop: 9, testFileName: 536872215, phyIdStart: 0, phyIdStop: 1
    PHY_SHUTDOWN PhyInstance[0] nPhyDiState[32] nPhyDiStateCount[0]

EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 0 in core 4 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 1 in core 36 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:All consumer threads are destroyed!
EBBUPOOL [INFO][ebbu_pool_maintenance]:Framework Maintenance thread is destroyed successfully!
EBBUPOOL [INFO][ebbu_pool_release_threads]:Threads Released successfully!
EBBUPOOL [INFO][ebbu_pool_release_queues]:Release queues successfully!
EBBUPOOL [INFO][ebbu_pool_release_handler]:Release handler successfully!

MLogPrint: ext_filename(.//l1mlog_wls0_FD_1303_timer.bin)
    Opening MLog File: .//l1mlog_wls0_FD_1303_timer.bin
    MLog file .//l1mlog_wls0_FD_1303_timer.bin closed
    Mlog Print with Time successful

[phydi_get_mlog_stats_nr5g] filename: .//l1_mlog_stats.txt
timer_main_thread exiting [PID: 141229]
L1_MEM_MGR: [instID 0] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[0]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        22 /         Size:    805,135,784
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:        23 /         Size:    854,130,640
----------------------------------------------------------------------------


[1;35m
wls_print_stats
[0m[1;35mnWlsInst[0] nCellMapping[0x00000100001fffff]
[0mCell QueueAlloc  CellAlloc   CellSend      Diff1       Diff
   0    1563168    1563120    1563120         48          0
   1         48          0          0         48          0
   2         48          0          0         48          0
   3         48          0          0         48          0
   4         48          0          0         48          0
   5         48          0          0         48          0
   6         48          0          0         48          0
   7         48          0          0         48          0
   8         48          0          0         48          0
   9         48          0          0         48          0
  10         48          0          0         48          0
  11         48          0          0         48          0
  12         48          0          0         48          0
  13         48          0          0         48          0
  14         48          0          0         48          0
  15         48          0          0         48          0
  16         48          0          0         48          0
  17         48          0          0         48          0
  18         48          0          0         48          0
  19         48          0          0         48          0
  20         48          0          0         48          0
  40     400900     400852     400852         48          0
[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[0]
      Processed in:                           1,048.63 milli-secs
      From API Arrival:                       1,048.78 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[0] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:         6 /         Size:    482,059,688
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:         7 /         Size:    531,054,544
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[0]
      Processed in:                             468.44 milli-secs
      From API Arrival:                         470.60 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:         6 /         Size:    482,059,688
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:         7 /         Size:    531,054,544
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_ADD_REMOVE_CORE from nCoreId[0]
[0mphycfg_set_options: PDSCH_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: PUSCH_MMSE_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: PUCCH_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: CE_INTERP_METHOD[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: LINEAR_INTERP_ENABLE nCellMask[0x0000000000ffffff]
      Cell[0] [ 4] Len[1]
      Cell[1] [ 4] Len[1]
      Cell[2] [ 4] Len[1]
      Cell[3] [ 4] Len[1]
      Cell[4] [ 4] Len[1]
      Cell[5] [ 4] Len[1]
      Cell[6] [ 4] Len[1]
      Cell[7] [ 4] Len[1]
      Cell[8] [ 4] Len[1]
      Cell[9] [ 4] Len[1]
      Cell[10] [ 4] Len[1]
      Cell[11] [ 4] Len[1]
      Cell[12] [ 4] Len[1]
      Cell[13] [ 4] Len[1]
      Cell[14] [ 4] Len[1]
      Cell[15] [ 4] Len[1]
      Cell[16] [ 4] Len[1]
      Cell[17] [ 4] Len[1]
      Cell[18] [ 4] Len[1]
      Cell[19] [ 4] Len[1]
      Cell[20] [ 4] Len[1]
      Cell[21] [ 4] Len[1]
      Cell[22] [ 4] Len[1]
      Cell[23] [ 4] Len[1]
phycfg_set_options: EBBU_POOL_NUM_QUEUE[4]
phycfg_set_options: EBBU_POOL_QUEUE_SIZE[1024]
phycfg_set_options: EBBU_POOL_NUM_CONTEXT[4]
phycfg_set_options: EBBU_POOL_MAX_CONTEXT_FETCH[2]
phycfg_set_options: REMOVE_MEMCPY_MEMSET[1]
[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[0] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[0]
      Processed in:                              46.88 milli-secs
      From API Arrival:                          46.96 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[0] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [0]:
    nCarrierIdx: 0
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 0
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0
bbdev_nr5g_ul_harq_buf_alloc: nCells[1] nSplitPerCell[2] nHarqSize[4194304] nMaxPointerPagePerCell[65536]
    i[0] j[0] Idx[0]
    i[0] j[1] Idx[65536]
phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

gSymbolDuration:35.714287, gSlotDuration:500.000000
[intsId: 0 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_0 mz_len 1,501,440 bytes!
[intsId: 0] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 0 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 0 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_0 mz_len 121,472 bytes!
[intsId: 0] succeed to allocate total memory size 1,622,912 bytes!
Using ORAN Config for RU 0 from config file......
[intsId: 0 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
[intsId: 0 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_0 mz_len 35,273,088 bytes!
[intsId: 0] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 0 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 0 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_0 mz_len 5,939,456 bytes!
[intsId: 0] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 0 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 0 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_0 mz_len 3,673,856 bytes!
[intsId: 0] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 0 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 0

New ebbupool handler 0x7f6e09ee2b80 is generated!, nNumaNode is 1

EBBUPOOL [INFO][ebbu_pool_create_queues]:nQueueNum 4, nQueueCtxNum 4, nQueueCtxMaxFetch 2, total queues 10
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Polling Queue with size 1024 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 0 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 3 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_maintenance]:ebbupool_main is created successfully!

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_0 in core 4 successfully! Pool core index is 0 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_1 in core 36 successfully! Pool core index is 1 Numa node index is 0

nCell 0 nSlotTick 748000 nDlAliveTick 1496000 nUlAliveTick 2992000


ebbu_pool_event_print_info
=======================================================================
nListType(0) nNumCells(1): 0 
=======================================================================
TASK_NAME           PRI EXT PRE NEX CORE_AFFINITY          DEPENDENCY0         DEPENDENCY1         DEPENDENCY2         DEPENDENCY3         DEPENDENCY4         DEPENDENCY5         DEPENDENCY6         DEPENDENCY7
TMNG_TTI_START        0   0   0   3 0x0000001000000010     NR5G1_DL_CONFIG     NR5G1_UL_CONFIG     NR5G1_DL_BUF_CLR    ---                 ---                 ---                 ---                 ---                
TMNG_SYM2_WAKE_UP     0   0   0   1 0x0000001000000010     NR5G1_UL_PUSCH_CE0  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM6_WAKE_UP     0   0   0   1 0x0000001000000010     NR5G1_UL_PUSCH_EQL0 ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM11_WAKE_UP    0   0   0   1 0x0000001000000010     NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM13_WAKE_UP    0   0   0   2 0x0000001000000010     NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                 ---                 ---                 ---                 ---                 ---                
TMNG_PRACH_WAKE_UP    0   0   0   1 0x0000001000000010     NR5G1_UL_PRACH      ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SRS_WAKE_UP      0   0   0   0 0x0000001000000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CONFIG       0   0   1   5 0x0000001000000010     NR5G1_DL_ORAN       NR5G1_DL_CTRL       NR5G1_DL_PDSCH_RS   NR5G1_DL_BEAM_GEN   NR5G1_DL_PDSCH_TB   ---                 ---                 ---                
NR5G1_DL_BUF_CLR      1   0   1   1 0x0000001000000010     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_ORAN         0   0   1   0 0x0000001000000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_TB     0   0   1   0 0x0000001000000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SCRM   1   1   1   1 0x0000001000000010     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SYM    1   0   2   1 0x0000001000000010     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_RS     1   0   1   1 0x0000001000000010     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CTRL         1   0   1   1 0x0000001000000010     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_CONFIG       0   0   1   7 0x0000001000000010     NR5G1_UL_BEAM_GEN   NR5G1_UL_SRS_DECOMP NR5G1_UL_PRACH      NR5G1_UL_PUSCH_DMRS NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                
NR5G1_UL_PUSCH_DMRS   2   0   1   2 0x0000001000000010     NR5G1_UL_PUSCH_CE0  NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE0    2   0   2   2 0x0000001000000010     NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE7    2   0   3   1 0x0000001000000010     NR5G1_UL_PUSCH_EQL7 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL0   2   0   3   1 0x0000001000000010     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL7   2   0   3   1 0x0000001000000010     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_LLR    1   0   2   1 0x0000001000000010     NR5G1_UL_PUSCH_DEC  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_DEC    1   0   1   0 0x0000001000000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_TB     1   1   1   1 0x0000001000000010     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH        2   0   2   1 0x0000001000000010     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PRACH        2   0   2   1 0x0000001000000010     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_DECOMP   2   1   2   1 0x0000001000000010     NR5G1_UL_SRS_CE     ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE       2   0   1   1 0x0000001000000010     NR5G1_UL_SRS_POST   ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE_POST   2   1   1   0 0x0000001000000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_POST     1   0   1   1 0x0000001000000010     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_POST         1   0   4   0 0x0000001000000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_POST         1   0   5   0 0x0000001000000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_GEN     1   0   1   1 0x0000001000000010     NR5G1_DL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_TX      1   0   1   1 0x0000001000000010     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_GEN     1   0   1   1 0x0000001000000010     NR5G1_UL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_TX      1   0   1   1 0x0000001000000010     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH_BEAM_GEN   2   0   0   0 0x0000001000000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
[1;32mMSG_TYPE_PHY_CONFIG_REQ[0]
      Processed in:                           1,135.89 milli-secs
      From API Arrival:                       1,135.91 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[0] from nCoreId[0]
[0mMLogRestart
MLogOpen: filename(.//l1mlog_wls0.bin) mlogSubframes (128), mlogCores(40), mlogSize(10000) mlog_mask (-1)
    mlogSubframes (128), mlogCores(40), mlogSize(10000)
    localMLogTimerInit
        System clock (rdtsc)  resolution 1496487950 [Hz]
        Ticks per us 1496
    MLog Storage: 0x7f6e5c1f1100 -> 0x7f6e5f2c7830 [ 51210032 bytes ]
    localMLogFreqReg: 1496. Storing: 1496
    Mlog Open successful

MLogSetup nCoreMask0(0x0000001000000010) nCoreMask1(0x0000000000000000) nCoreMask2(0x0000000000000000) nCoreMask3(0x0000000000000000)
  CoreId(4) Idx(1)
  CoreId(36) Idx(2)
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        67 /         Size:    894,357,224
        DPDK Buffers Alloc:         7 /         Size:     56,995,072
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:        75 /         Size:  1,000,347,152
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 0, Mode: 1, Count: 100207, Period: 1, NumSlotPerSfn: 20
ebbu_pool_update_ctx: nQueueCtx[4] nNumCells[1] nIsMassiveMimoConfig[0] nSrsCoreMask[0x0000000000000000]

EBBUPOOL [INFO][ebbu_pool_queue_ctx_set_threshold]:The new threshold is [2] for numa node [0]
Timer Mode
timer_init: coreBind: 2, corePriority: 96, corePolicy: 1


timer_reg_proc: nPeriod: 1, SkipTti: 10, pProc: 0x1459d30, lpData: (nil), Numerology: 1
                Period: 1, SkipTti: 10, FirstFew: 200


timer_reg_proc_symbol: nSymbol: 6, pProc: 0x143c810, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 10, pProc: 0x143c840, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 1, pProc: 0x143c870, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 3, pProc: 0x143c8a0, lpData: (nil)
nr5g_gnb_urllc_register_call_backs: nTimerMode[1] nUrllcMiniSlotMask[0]
[1;32mMSG_TYPE_PHY_START_REQ[0]
      Processed in:                             935.09 milli-secs
      From API Arrival:                         935.10 milli-secs
[0mtimer_main_thread:        [PID: 141865] binding on [CPU  2] [PRIO: 96] [POLICY:  1]
                          Numerology: [     1], numSlotsPerSubframe: [ 2], ttiPeriod: [ 500 usecs]
                        Period (usecs):     35     71    107    142    178    214    250    285    321    357    392    428    464    500 
                    Fn Callbacks (Sym):      0      1      2      3      4      5      6      7      8      9     10     11     12     13
                          Instance 0  :    YES    YES     NO    YES     NO     NO    YES     NO     NO     NO    YES     NO     NO     NO 
                          Instance 1  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 
                          Instance 2  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 

ebbu_pool_update_frame_slot_sym_num: nSlotIdx[1997] frame,slot[1023,18] nNumSlotPerSfn[20]
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min  5Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..502.99..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     160.00    254.25    480.00 |       32%       51%       96%
    UL_LINK  MU1  |     495.00    512.72    520.00 |       99%      103%      104%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    594,933     383,000 |     56,749 /     56,749      0.00%      62,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    36     Avg
  Numa Node :      0     0
     Util % :  27.62 27.55   27.59
     Intr % :   0.46  0.46    0.46
    Spare % :   0.58  0.57    0.58
    Sleep % :  71.32 71.40   71.36
     Numa % :   0.00  0.00    0.00
    TTI Cnt :  10000 10000
    TTI Min :      0     0
    TTI Avg :     36    36
    TTI Max :     99    99
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|204000|     0|204000|     0|204000|130560|     0|130560|     0|130560| 40800|     0|     0| 40800| 10200|     0|     0| 10200|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 10Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..502.62..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     160.00    254.20    480.00 |       32%       51%       96%
    UL_LINK  MU1  |     495.00    507.37    520.00 |       99%      101%      104%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    595,086     382,952 |     56,777 /     56,777      0.00%      61,969 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    36     Avg
  Numa Node :      0     0
     Util % :  38.13 38.03   38.08
     Intr % :   0.65  0.64    0.65
    Spare % :   0.54  0.54    0.54
    Sleep % :  60.67 60.78   60.73
     Numa % :   0.00  0.00    0.00
    TTI Cnt :   9999  9999
    TTI Min :      2     1
    TTI Avg :     37    37
    TTI Max :     99    99
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 15Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..502.85..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     160.00    254.19    480.00 |       32%       51%       96%
    UL_LINK  MU1  |     495.00    507.98    520.00 |       99%      102%      104%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    595,086     383,048 |     56,777 /     56,777      0.00%      62,031 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    36     Avg
  Numa Node :      0     0
     Util % :  38.10 38.07   38.09
     Intr % :   0.64  0.64    0.64
    Spare % :   0.54  0.54    0.54
    Sleep % :  60.70 60.74   60.72
     Numa % :   0.00  0.00    0.00
    TTI Cnt :  10001 10001
    TTI Min :      1     2
    TTI Avg :     37    37
    TTI Max :     99    99
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 20Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..503.21..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     160.00    254.14    480.00 |       32%       51%       96%
    UL_LINK  MU1  |     495.00    508.34    520.00 |       99%      102%      104%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    595,086     383,000 |     56,777 /     56,777      0.00%      62,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    36     Avg
  Numa Node :      0     0
     Util % :  38.08 38.02   38.05
     Intr % :   0.65  0.64    0.65
    Spare % :   0.54  0.54    0.54
    Sleep % :  60.71 60.78   60.75
     Numa % :   0.00  0.00    0.00
    TTI Cnt :  10000 10000
    TTI Min :      2     1
    TTI Avg :     37    37
    TTI Max :     99    99
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 25Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..502.72..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     160.00    254.24    480.00 |       32%       51%       96%
    UL_LINK  MU1  |     495.00    507.52    520.00 |       99%      102%      104%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    595,086     383,000 |     56,777 /     56,777      0.00%      62,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    36     Avg
  Numa Node :      0     0
     Util % :  38.15 38.01   38.08
     Intr % :   0.64  0.64    0.64
    Spare % :   0.54  0.53    0.54
    Sleep % :  60.65 60.80   60.73
     Numa % :   0.00  0.00    0.00
    TTI Cnt :  10000 10000
    TTI Min :      1     1
    TTI Avg :     37    37
    TTI Max :     99    99
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 30Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..502.72..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     160.00    254.30    480.00 |       32%       51%       96%
    UL_LINK  MU1  |     495.00    507.54    520.00 |       99%      102%      104%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    595,086     382,952 |     56,777 /     56,777      0.00%      61,969 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    36     Avg
  Numa Node :      0     0
     Util % :  38.12 38.05   38.09
     Intr % :   0.64  0.64    0.64
    Spare % :   0.55  0.55    0.55
    Sleep % :  60.67 60.74   60.70
     Numa % :   0.00  0.00    0.00
    TTI Cnt :   9999  9999
    TTI Min :      1     1
    TTI Avg :     37    37
    TTI Max :     99    99
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 35Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..502.89..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     160.00    254.29    480.00 |       32%       51%       96%
    UL_LINK  MU1  |     495.00    508.02    520.00 |       99%      102%      104%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    595,086     383,048 |     56,777 /     56,777      0.00%      62,031 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    36     Avg
  Numa Node :      0     0
     Util % :  38.14 38.03   38.09
     Intr % :   0.64  0.64    0.64
    Spare % :   0.54  0.54    0.54
    Sleep % :  60.66 60.77   60.72
     Numa % :   0.00  0.00    0.00
    TTI Cnt :  10001 10001
    TTI Min :      1     2
    TTI Avg :     37    37
    TTI Max :     99    99
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 40Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..503.56..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     160.00    254.10    480.00 |       32%       51%       96%
    UL_LINK  MU1  |     495.00    508.92    525.00 |       99%      102%      105%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    595,086     383,000 |     56,777 /     56,777      0.00%      62,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    36     Avg
  Numa Node :      0     0
     Util % :  38.04 37.99   38.02
     Intr % :   0.64  0.64    0.64
    Spare % :   0.53  0.53    0.53
    Sleep % :  60.76 60.82   60.79
     Numa % :   0.00  0.00    0.00
    TTI Cnt :  10000 10000
    TTI Min :      2     2
    TTI Avg :     37    37
    TTI Max :     99    99
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 45Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..502.86..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     160.00    254.21    480.00 |       32%       51%       96%
    UL_LINK  MU1  |     495.00    508.15    520.00 |       99%      102%      104%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    595,086     382,952 |     56,777 /     56,777      0.00%      61,969 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    36     Avg
  Numa Node :      0     0
     Util % :  38.14 38.02   38.08
     Intr % :   0.65  0.64    0.65
    Spare % :   0.55  0.54    0.55
    Sleep % :  60.64 60.78   60.71
     Numa % :   0.00  0.00    0.00
    TTI Cnt :   9999  9999
    TTI Min :      2     2
    TTI Avg :     37    37
    TTI Max :     99    99
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 50Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..503.23..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     160.00    254.20    480.00 |       32%       51%       96%
    UL_LINK  MU1  |     495.00    508.60    520.00 |       99%      102%      104%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    595,086     383,048 |     56,777 /     56,777      0.00%      62,031 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    36     Avg
  Numa Node :      0     0
     Util % :  38.06 38.05   38.05
     Intr % :   0.65  0.64    0.65
    Spare % :   0.54  0.54    0.54
    Sleep % :  60.73 60.76   60.75
     Numa % :   0.00  0.00    0.00
    TTI Cnt :  10001 10001
    TTI Min :      2     1
    TTI Avg :     37    37
    TTI Max :     99    99
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
ebbu_pool_update_multi_cell_status Call Stop: (nPhyDiStartCurrCount 100207 nPhyDiStartCount 100207)
phydi_stop[from 2]: phyInstance: -1, sendStop: 1, phyIdStart: 0, phyIdStop: 40
    PHY_STOP PhyInstance[0] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    Send MSG_TYPE_PHY_STOP_RESP[0]
[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[0] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 0, sendStop: 9, testFileName: 536872216, phyIdStart: 0, phyIdStop: 1
    PHY_SHUTDOWN PhyInstance[0] nPhyDiState[32] nPhyDiStateCount[0]

EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 0 in core 4 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 1 in core 36 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:All consumer threads are destroyed!
EBBUPOOL [INFO][ebbu_pool_maintenance]:Framework Maintenance thread is destroyed successfully!
EBBUPOOL [INFO][ebbu_pool_release_threads]:Threads Released successfully!
EBBUPOOL [INFO][ebbu_pool_release_queues]:Release queues successfully!
EBBUPOOL [INFO][ebbu_pool_release_handler]:Release handler successfully!

MLogPrint: ext_filename(.//l1mlog_wls0_FD_1304_timer.bin)
    Opening MLog File: .//l1mlog_wls0_FD_1304_timer.bin
    MLog file .//l1mlog_wls0_FD_1304_timer.bin closed
    Mlog Print with Time successful

[phydi_get_mlog_stats_nr5g] filename: .//l1_mlog_stats.txt
timer_main_thread exiting [PID: 141865]
L1_MEM_MGR: [instID 0] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[0]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        22 /         Size:    805,135,784
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:        23 /         Size:    854,130,640
----------------------------------------------------------------------------


[1;35m
wls_print_stats
[0m[1;35mnWlsInst[0] nCellMapping[0x00000100001fffff]
[0mCell QueueAlloc  CellAlloc   CellSend      Diff1       Diff
   0    1953948    1953900    1953900         48          0
   1         48          0          0         48          0
   2         48          0          0         48          0
   3         48          0          0         48          0
   4         48          0          0         48          0
   5         48          0          0         48          0
   6         48          0          0         48          0
   7         48          0          0         48          0
   8         48          0          0         48          0
   9         48          0          0         48          0
  10         48          0          0         48          0
  11         48          0          0         48          0
  12         48          0          0         48          0
  13         48          0          0         48          0
  14         48          0          0         48          0
  15         48          0          0         48          0
  16         48          0          0         48          0
  17         48          0          0         48          0
  18         48          0          0         48          0
  19         48          0          0         48          0
  20         48          0          0         48          0
  40     501113     501065     501065         48          0
[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[0]
      Processed in:                           1,047.74 milli-secs
      From API Arrival:                       1,047.90 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[0] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:         6 /         Size:    482,059,688
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:         7 /         Size:    531,054,544
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[0]
      Processed in:                             465.16 milli-secs
      From API Arrival:                         467.27 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:         6 /         Size:    482,059,688
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:         7 /         Size:    531,054,544
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_ADD_REMOVE_CORE from nCoreId[0]
[0mphycfg_set_options: PDSCH_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: PUSCH_MMSE_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: PUCCH_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: CE_INTERP_METHOD[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: LINEAR_INTERP_ENABLE nCellMask[0x0000000000ffffff]
      Cell[0] [ 4] Len[1]
      Cell[1] [ 4] Len[1]
      Cell[2] [ 4] Len[1]
      Cell[3] [ 4] Len[1]
      Cell[4] [ 4] Len[1]
      Cell[5] [ 4] Len[1]
      Cell[6] [ 4] Len[1]
      Cell[7] [ 4] Len[1]
      Cell[8] [ 4] Len[1]
      Cell[9] [ 4] Len[1]
      Cell[10] [ 4] Len[1]
      Cell[11] [ 4] Len[1]
      Cell[12] [ 4] Len[1]
      Cell[13] [ 4] Len[1]
      Cell[14] [ 4] Len[1]
      Cell[15] [ 4] Len[1]
      Cell[16] [ 4] Len[1]
      Cell[17] [ 4] Len[1]
      Cell[18] [ 4] Len[1]
      Cell[19] [ 4] Len[1]
      Cell[20] [ 4] Len[1]
      Cell[21] [ 4] Len[1]
      Cell[22] [ 4] Len[1]
      Cell[23] [ 4] Len[1]
phycfg_set_options: EBBU_POOL_NUM_QUEUE[4]
phycfg_set_options: EBBU_POOL_QUEUE_SIZE[1024]
phycfg_set_options: EBBU_POOL_NUM_CONTEXT[4]
phycfg_set_options: EBBU_POOL_MAX_CONTEXT_FETCH[2]
phycfg_set_options: REMOVE_MEMCPY_MEMSET[1]
[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[0] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[0]
      Processed in:                              46.85 milli-secs
      From API Arrival:                          46.92 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[0] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [0]:
    nCarrierIdx: 0
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 0
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0
bbdev_nr5g_ul_harq_buf_alloc: nCells[1] nSplitPerCell[2] nHarqSize[4194304] nMaxPointerPagePerCell[65536]
    i[0] j[0] Idx[0]
    i[0] j[1] Idx[65536]
phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

gSymbolDuration:35.714287, gSlotDuration:500.000000
Using ORAN Config for RU 0 from config file......
[intsId: 0 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_0 mz_len 1,501,440 bytes!
[intsId: 0] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 0 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 0 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_0 mz_len 121,472 bytes!
[intsId: 0] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 0 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
[intsId: 0 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_0 mz_len 35,273,088 bytes!
[intsId: 0] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 0 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 0 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_0 mz_len 5,939,456 bytes!
[intsId: 0] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 0 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 0 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_0 mz_len 3,673,856 bytes!
[intsId: 0] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 0 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 0

New ebbupool handler 0x7f6e09b92a00 is generated!, nNumaNode is 1

EBBUPOOL [INFO][ebbu_pool_create_queues]:nQueueNum 4, nQueueCtxNum 4, nQueueCtxMaxFetch 2, total queues 10
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Polling Queue with size 1024 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 0 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 3 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_maintenance]:ebbupool_main is created successfully!

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_0 in core 4 successfully! Pool core index is 0 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_1 in core 36 successfully! Pool core index is 1 Numa node index is 0

nCell 0 nSlotTick 748000 nDlAliveTick 1496000 nUlAliveTick 2992000


ebbu_pool_event_print_info
=======================================================================
nListType(0) nNumCells(1): 0 
=======================================================================
TASK_NAME           PRI EXT PRE NEX CORE_AFFINITY          DEPENDENCY0         DEPENDENCY1         DEPENDENCY2         DEPENDENCY3         DEPENDENCY4         DEPENDENCY5         DEPENDENCY6         DEPENDENCY7
TMNG_TTI_START        0   0   0   3 0x0000001000000010     NR5G1_DL_CONFIG     NR5G1_UL_CONFIG     NR5G1_DL_BUF_CLR    ---                 ---                 ---                 ---                 ---                
TMNG_SYM2_WAKE_UP     0   0   0   1 0x0000001000000010     NR5G1_UL_PUSCH_CE0  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM6_WAKE_UP     0   0   0   1 0x0000001000000010     NR5G1_UL_PUSCH_EQL0 ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM11_WAKE_UP    0   0   0   1 0x0000001000000010     NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM13_WAKE_UP    0   0   0   2 0x0000001000000010     NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                 ---                 ---                 ---                 ---                 ---                
TMNG_PRACH_WAKE_UP    0   0   0   1 0x0000001000000010     NR5G1_UL_PRACH      ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SRS_WAKE_UP      0   0   0   0 0x0000001000000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CONFIG       0   0   1   5 0x0000001000000010     NR5G1_DL_ORAN       NR5G1_DL_CTRL       NR5G1_DL_PDSCH_RS   NR5G1_DL_BEAM_GEN   NR5G1_DL_PDSCH_TB   ---                 ---                 ---                
NR5G1_DL_BUF_CLR      1   0   1   1 0x0000001000000010     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_ORAN         0   0   1   0 0x0000001000000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_TB     0   0   1   0 0x0000001000000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SCRM   1   1   1   1 0x0000001000000010     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SYM    1   0   2   1 0x0000001000000010     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_RS     1   0   1   1 0x0000001000000010     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CTRL         1   0   1   1 0x0000001000000010     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_CONFIG       0   0   1   7 0x0000001000000010     NR5G1_UL_BEAM_GEN   NR5G1_UL_SRS_DECOMP NR5G1_UL_PRACH      NR5G1_UL_PUSCH_DMRS NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                
NR5G1_UL_PUSCH_DMRS   2   0   1   2 0x0000001000000010     NR5G1_UL_PUSCH_CE0  NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE0    2   0   2   2 0x0000001000000010     NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE7    2   0   3   1 0x0000001000000010     NR5G1_UL_PUSCH_EQL7 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL0   2   0   3   1 0x0000001000000010     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL7   2   0   3   1 0x0000001000000010     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_LLR    1   0   2   1 0x0000001000000010     NR5G1_UL_PUSCH_DEC  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_DEC    1   0   1   0 0x0000001000000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_TB     1   1   1   1 0x0000001000000010     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH        2   0   2   1 0x0000001000000010     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PRACH        2   0   2   1 0x0000001000000010     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_DECOMP   2   1   2   1 0x0000001000000010     NR5G1_UL_SRS_CE     ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE       2   0   1   1 0x0000001000000010     NR5G1_UL_SRS_POST   ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE_POST   2   1   1   0 0x0000001000000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_POST     1   0   1   1 0x0000001000000010     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_POST         1   0   4   0 0x0000001000000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_POST         1   0   5   0 0x0000001000000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_GEN     1   0   1   1 0x0000001000000010     NR5G1_DL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_TX      1   0   1   1 0x0000001000000010     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_GEN     1   0   1   1 0x0000001000000010     NR5G1_UL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_TX      1   0   1   1 0x0000001000000010     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH_BEAM_GEN   2   0   0   0 0x0000001000000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
[1;32mMSG_TYPE_PHY_CONFIG_REQ[0]
      Processed in:                           1,136.69 milli-secs
      From API Arrival:                       1,136.70 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[0] from nCoreId[0]
[0mMLogRestart
MLogOpen: filename(.//l1mlog_wls0.bin) mlogSubframes (128), mlogCores(40), mlogSize(10000) mlog_mask (-1)
    mlogSubframes (128), mlogCores(40), mlogSize(10000)
    localMLogTimerInit
        System clock (rdtsc)  resolution 1496488064 [Hz]
        Ticks per us 1496
    MLog Storage: 0x7f6e5c1f1100 -> 0x7f6e5f2c7830 [ 51210032 bytes ]
    localMLogFreqReg: 1496. Storing: 1496
    Mlog Open successful

MLogSetup nCoreMask0(0x0000001000000010) nCoreMask1(0x0000000000000000) nCoreMask2(0x0000000000000000) nCoreMask3(0x0000000000000000)
  CoreId(4) Idx(1)
  CoreId(36) Idx(2)
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        67 /         Size:    894,357,224
        DPDK Buffers Alloc:         7 /         Size:     56,995,072
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:        75 /         Size:  1,000,347,152
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 0, Mode: 1, Count: 100207, Period: 1, NumSlotPerSfn: 20
ebbu_pool_update_ctx: nQueueCtx[4] nNumCells[1] nIsMassiveMimoConfig[0] nSrsCoreMask[0x0000000000000000]

EBBUPOOL [INFO][ebbu_pool_queue_ctx_set_threshold]:The new threshold is [2] for numa node [0]
Timer Mode
timer_init: coreBind: 2, corePriority: 96, corePolicy: 1


timer_reg_proc: nPeriod: 1, SkipTti: 10, pProc: 0x1459d30, lpData: (nil), Numerology: 1
                Period: 1, SkipTti: 10, FirstFew: 200


timer_reg_proc_symbol: nSymbol: 6, pProc: 0x143c810, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 10, pProc: 0x143c840, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 1, pProc: 0x143c870, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 3, pProc: 0x143c8a0, lpData: (nil)
nr5g_gnb_urllc_register_call_backs: nTimerMode[1] nUrllcMiniSlotMask[0]
[1;32mMSG_TYPE_PHY_START_REQ[0]
      Processed in:                             937.11 milli-secs
      From API Arrival:                         937.12 milli-secs
[0mtimer_main_thread:        [PID: 142522] binding on [CPU  2] [PRIO: 96] [POLICY:  1]
                          Numerology: [     1], numSlotsPerSubframe: [ 2], ttiPeriod: [ 500 usecs]
                        Period (usecs):     35     71    107    142    178    214    250    285    321    357    392    428    464    500 
                    Fn Callbacks (Sym):      0      1      2      3      4      5      6      7      8      9     10     11     12     13
                          Instance 0  :    YES    YES     NO    YES     NO     NO    YES     NO     NO     NO    YES     NO     NO     NO 
                          Instance 1  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 
                          Instance 2  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 

ebbu_pool_update_frame_slot_sym_num: nSlotIdx[1997] frame,slot[1023,18] nNumSlotPerSfn[20]
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min  5Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..502.95..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     155.00    244.36    455.00 |       31%       49%       91%
    UL_LINK  MU1  |     470.00    489.20    495.00 |       94%       98%       99%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    341,416     255,968 |     29,163 /     29,163      0.00%      31,984 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    36     Avg
  Numa Node :      0     0
     Util % :  26.39 26.34   26.37
     Intr % :   0.46  0.46    0.46
    Spare % :   0.59  0.59    0.59
    Sleep % :  72.54 72.59   72.56
     Numa % :   0.00  0.00    0.00
    TTI Cnt :   9999  9999
    TTI Min :      0     0
    TTI Avg :     35    35
    TTI Max :     96    96
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|203900|     0|203900|     0|203900|130496|     0|130496|     0|130496| 40780|     0|     0| 40780| 10195|     0|     0| 10195|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 10Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..503.43..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     155.00    244.36    455.00 |       31%       49%       91%
    UL_LINK  MU1  |     475.00    485.02    495.00 |       95%       97%       99%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    341,504     256,000 |     29,177 /     29,177      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    36     Avg
  Numa Node :      0     0
     Util % :  36.42 36.35   36.38
     Intr % :   0.64  0.63    0.64
    Spare % :   0.55  0.54    0.55
    Sleep % :  62.37 62.45   62.41
     Numa % :   0.00  0.00    0.00
    TTI Cnt :  10000 10000
    TTI Min :      2     1
    TTI Avg :     35    35
    TTI Max :     96    96
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 15Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..504.20..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     155.00    244.27    455.00 |       31%       49%       91%
    UL_LINK  MU1  |     475.00    486.02    495.00 |       95%       97%       99%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    341,504     256,032 |     29,177 /     29,177      0.00%      32,016 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    36     Avg
  Numa Node :      0     0
     Util % :  36.31 36.33   36.32
     Intr % :   0.64  0.63    0.64
    Spare % :   0.55  0.54    0.55
    Sleep % :  62.48 62.48   62.48
     Numa % :   0.00  0.00    0.00
    TTI Cnt :  10002 10002
    TTI Min :      2     1
    TTI Avg :     35    35
    TTI Max :     96    96
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 20Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..504.47..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     155.00    244.26    455.00 |       31%       49%       91%
    UL_LINK  MU1  |     475.00    485.93    495.00 |       95%       97%       99%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    341,504     255,968 |     29,177 /     29,177      0.00%      31,984 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    36     Avg
  Numa Node :      0     0
     Util % :  36.33 36.26   36.30
     Intr % :   0.64  0.63    0.64
    Spare % :   0.54  0.54    0.54
    Sleep % :  62.47 62.55   62.51
     Numa % :   0.00  0.00    0.00
    TTI Cnt :   9998  9998
    TTI Min :      1     1
    TTI Avg :     35    35
    TTI Max :     96    96
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 25Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..503.54..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     155.00    244.24    455.00 |       31%       49%       91%
    UL_LINK  MU1  |     475.00    485.25    495.00 |       95%       97%       99%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    341,504     256,000 |     29,177 /     29,177      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    36     Avg
  Numa Node :      0     0
     Util % :  36.40 36.35   36.38
     Intr % :   0.64  0.63    0.64
    Spare % :   0.55  0.55    0.55
    Sleep % :  62.38 62.46   62.42
     Numa % :   0.00  0.00    0.00
    TTI Cnt :  10000 10000
    TTI Min :      2     1
    TTI Avg :     35    35
    TTI Max :     96    96
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 30Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..503.94..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     155.00    244.16    455.00 |       31%       49%       91%
    UL_LINK  MU1  |     475.00    485.49    495.00 |       95%       97%       99%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    341,504     256,032 |     29,177 /     29,177      0.00%      32,016 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    36     Avg
  Numa Node :      0     0
     Util % :  36.36 36.32   36.34
     Intr % :   0.64  0.63    0.64
    Spare % :   0.55  0.55    0.55
    Sleep % :  62.42 62.48   62.45
     Numa % :   0.00  0.00    0.00
    TTI Cnt :  10002 10002
    TTI Min :      1     1
    TTI Avg :     35    35
    TTI Max :     96    96
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 35Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..504.30..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     155.00    244.21    455.00 |       31%       49%       91%
    UL_LINK  MU1  |     475.00    485.61    495.00 |       95%       97%       99%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    341,504     256,000 |     29,177 /     29,177      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    36     Avg
  Numa Node :      0     0
     Util % :  36.30 36.29   36.30
     Intr % :   0.64  0.63    0.64
    Spare % :   0.55  0.54    0.55
    Sleep % :  62.49 62.52   62.51
     Numa % :   0.00  0.00    0.00
    TTI Cnt :  10000 10000
    TTI Min :      2     1
    TTI Avg :     35    35
    TTI Max :     96    96
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 40Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..504.50..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     155.00    244.32    455.00 |       31%       49%       91%
    UL_LINK  MU1  |     475.00    486.26    500.00 |       95%       97%      100%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    341,504     256,000 |     29,177 /     29,177      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    36     Avg
  Numa Node :      0     0
     Util % :  36.29 36.29   36.29
     Intr % :   0.64  0.63    0.64
    Spare % :   0.56  0.55    0.56
    Sleep % :  62.50 62.50   62.50
     Numa % :   0.00  0.00    0.00
    TTI Cnt :   9999  9999
    TTI Min :      1     1
    TTI Avg :     35    35
    TTI Max :     96    96
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 45Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..504.39..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     155.00    244.20    455.00 |       31%       49%       91%
    UL_LINK  MU1  |     475.00    486.25    495.00 |       95%       97%       99%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    341,504     255,968 |     29,177 /     29,177      0.00%      31,984 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    36     Avg
  Numa Node :      0     0
     Util % :  36.29 36.33   36.31
     Intr % :   0.64  0.63    0.64
    Spare % :   0.56  0.55    0.56
    Sleep % :  62.50 62.47   62.48
     Numa % :   0.00  0.00    0.00
    TTI Cnt :   9999  9999
    TTI Min :      1     1
    TTI Avg :     35    35
    TTI Max :     96    96
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 50Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..504.19..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     155.00    244.23    455.00 |       31%       49%       91%
    UL_LINK  MU1  |     475.00    485.90    495.00 |       95%       97%       99%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    341,504     256,000 |     29,177 /     29,177      0.00%      32,016 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    36     Avg
  Numa Node :      0     0
     Util % :  36.35 36.27   36.31
     Intr % :   0.64  0.63    0.64
    Spare % :   0.55  0.55    0.55
    Sleep % :  62.44 62.52   62.48
     Numa % :   0.00  0.00    0.00
    TTI Cnt :  10000 10001
    TTI Min :      2     1
    TTI Avg :     35    35
    TTI Max :     96    96
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
ebbu_pool_update_multi_cell_status Call Stop: (nPhyDiStartCurrCount 100207 nPhyDiStartCount 100207)
phydi_stop[from 2]: phyInstance: -1, sendStop: 1, phyIdStart: 0, phyIdStop: 40
    PHY_STOP PhyInstance[0] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    Send MSG_TYPE_PHY_STOP_RESP[0]
[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[0] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 0, sendStop: 9, testFileName: 536872217, phyIdStart: 0, phyIdStop: 1
    PHY_SHUTDOWN PhyInstance[0] nPhyDiState[32] nPhyDiStateCount[0]

EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 0 in core 4 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 1 in core 36 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:All consumer threads are destroyed!
EBBUPOOL [INFO][ebbu_pool_maintenance]:Framework Maintenance thread is destroyed successfully!
EBBUPOOL [INFO][ebbu_pool_release_threads]:Threads Released successfully!
EBBUPOOL [INFO][ebbu_pool_release_queues]:Release queues successfully!
EBBUPOOL [INFO][ebbu_pool_release_handler]:Release handler successfully!

MLogPrint: ext_filename(.//l1mlog_wls0_FD_1305_timer.bin)
    Opening MLog File: .//l1mlog_wls0_FD_1305_timer.bin
    MLog file .//l1mlog_wls0_FD_1305_timer.bin closed
    Mlog Print with Time successful

[phydi_get_mlog_stats_nr5g] filename: .//l1_mlog_stats.txt
L1_MEM_MGR: [instID 0] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[0]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        22 /         Size:    805,135,784
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:        23 /         Size:    854,130,640
----------------------------------------------------------------------------


[1;35m
wls_print_stats
[0m[1;35mnWlsInst[0] nCellMapping[0x00000100001fffff]
[0mCell QueueAlloc  CellAlloc   CellSend      Diff1       Diff
   0    2344728    2344680    2344680         48          0
   1         48          0          0         48          0
   2         48          0          0         48          0
   3         48          0          0         48          0
   4         48          0          0         48          0
   5         48          0          0         48          0
   6         48          0          0         48          0
   7         48          0          0         48          0
   8         48          0          0         48          0
   9         48          0          0         48          0
  10         48          0          0         48          0
  11         48          0          0         48          0
  12         48          0          0         48          0
  13         48          0          0         48          0
  14         48          0          0         48          0
  15         48          0          0         48          0
  16         48          0          0         48          0
  17         48          0          0         48          0
  18         48          0          0         48          0
  19         48          0          0         48          0
  20         48          0          0         48          0
  40     601326     601278     601278         48          0
[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[0]
      Processed in:                           1,047.88 milli-secs
      From API Arrival:                       1,048.03 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[0] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:         6 /         Size:    482,059,688
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:         7 /         Size:    531,054,544
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[0]
      Processed in:                             451.53 milli-secs
      From API Arrival:                         453.67 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:         6 /         Size:    482,059,688
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:         7 /         Size:    531,054,544
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_ADD_REMOVE_CORE from nCoreId[0]
[0mphycfg_set_options: PDSCH_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: PUSCH_MMSE_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: PUCCH_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: CE_INTERP_METHOD[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: LINEAR_INTERP_ENABLE nCellMask[0x0000000000ffffff]
      Cell[0] [ 4] Len[1]
      Cell[1] [ 4] Len[1]
      Cell[2] [ 4] Len[1]
      Cell[3] [ 4] Len[1]
      Cell[4] [ 4] Len[1]
      Cell[5] [ 4] Len[1]
      Cell[6] [ 4] Len[1]
      Cell[7] [ 4] Len[1]
      Cell[8] [ 4] Len[1]
      Cell[9] [ 4] Len[1]
      Cell[10] [ 4] Len[1]
      Cell[11] [ 4] Len[1]
      Cell[12] [ 4] Len[1]
      Cell[13] [ 4] Len[1]
      Cell[14] [ 4] Len[1]
      Cell[15] [ 4] Len[1]
      Cell[16] [ 4] Len[1]
      Cell[17] [ 4] Len[1]
      Cell[18] [ 4] Len[1]
      Cell[19] [ 4] Len[1]
      Cell[20] [ 4] Len[1]
      Cell[21] [ 4] Len[1]
      Cell[22] [ 4] Len[1]
      Cell[23] [ 4] Len[1]
phycfg_set_options: EBBU_POOL_NUM_QUEUE[4]
phycfg_set_options: EBBU_POOL_QUEUE_SIZE[1024]
phycfg_set_options: EBBU_POOL_NUM_CONTEXT[4]
phycfg_set_options: EBBU_POOL_MAX_CONTEXT_FETCH[2]
phycfg_set_options: REMOVE_MEMCPY_MEMSET[1]
[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[0] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[0]
      Processed in:                              47.26 milli-secs
      From API Arrival:                          47.34 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[0] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [0]:
    nCarrierIdx: 0
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 0
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0
bbdev_nr5g_ul_harq_buf_alloc: nCells[1] nSplitPerCell[2] nHarqSize[4194304] nMaxPointerPagePerCell[65536]
    i[0] j[0] Idx[0]
    i[0] j[1] Idx[65536]
phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

gSymbolDuration:35.714287, gSlotDuration:500.000000
Using ORAN Config for RU 0 from config file......
[intsId: 0 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_0 mz_len 1,501,440 bytes!
[intsId: 0] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 0 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 0 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_0 mz_len 121,472 bytes!
[intsId: 0] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 0 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
[intsId: 0 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_0 mz_len 35,273,088 bytes!
[intsId: 0] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 0 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 0 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_0 mz_len 5,939,456 bytes!
[intsId: 0] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 0 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 0 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_0 mz_len 3,673,856 bytes!
[intsId: 0] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 0 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 0

New ebbupool handler 0x7f6e09b92a00 is generated!, nNumaNode is 1

EBBUPOOL [INFO][ebbu_pool_create_queues]:nQueueNum 4, nQueueCtxNum 4, nQueueCtxMaxFetch 2, total queues 10
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Polling Queue with size 1024 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 0 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 3 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_maintenance]:ebbupool_main is created successfully!

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_0 in core 4 successfully! Pool core index is 0 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_1 in core 36 successfully! Pool core index is 1 Numa node index is 0

nCell 0 nSlotTick 748000 nDlAliveTick 1496000 nUlAliveTick 2992000


ebbu_pool_event_print_info
=======================================================================
nListType(0) nNumCells(1): 0 
=======================================================================
TASK_NAME           PRI EXT PRE NEX CORE_AFFINITY          DEPENDENCY0         DEPENDENCY1         DEPENDENCY2         DEPENDENCY3         DEPENDENCY4         DEPENDENCY5         DEPENDENCY6         DEPENDENCY7
TMNG_TTI_START        0   0   0   3 0x0000001000000010     NR5G1_DL_CONFIG     NR5G1_UL_CONFIG     NR5G1_DL_BUF_CLR    ---                 ---                 ---                 ---                 ---                
TMNG_SYM2_WAKE_UP     0   0   0   1 0x0000001000000010     NR5G1_UL_PUSCH_CE0  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM6_WAKE_UP     0   0   0   1 0x0000001000000010     NR5G1_UL_PUSCH_EQL0 ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM11_WAKE_UP    0   0   0   1 0x0000001000000010     NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM13_WAKE_UP    0   0   0   2 0x0000001000000010     NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                 ---                 ---                 ---                 ---                 ---                
TMNG_PRACH_WAKE_UP    0   0   0   1 0x0000001000000010     NR5G1_UL_PRACH      ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SRS_WAKE_UP      0   0   0   0 0x0000001000000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CONFIG       0   0   1   5 0x0000001000000010     NR5G1_DL_ORAN       NR5G1_DL_CTRL       NR5G1_DL_PDSCH_RS   NR5G1_DL_BEAM_GEN   NR5G1_DL_PDSCH_TB   ---                 ---                 ---                
NR5G1_DL_BUF_CLR      1   0   1   1 0x0000001000000010     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_ORAN         0   0   1   0 0x0000001000000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_TB     0   0   1   0 0x0000001000000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SCRM   1   1   1   1 0x0000001000000010     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SYM    1   0   2   1 0x0000001000000010     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_RS     1   0   1   1 0x0000001000000010     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CTRL         1   0   1   1 0x0000001000000010     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_CONFIG       0   0   1   7 0x0000001000000010     NR5G1_UL_BEAM_GEN   NR5G1_UL_SRS_DECOMP NR5G1_UL_PRACH      NR5G1_UL_PUSCH_DMRS NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                
NR5G1_UL_PUSCH_DMRS   2   0   1   2 0x0000001000000010     NR5G1_UL_PUSCH_CE0  NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE0    2   0   2   2 0x0000001000000010     NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE7    2   0   3   1 0x0000001000000010     NR5G1_UL_PUSCH_EQL7 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL0   2   0   3   1 0x0000001000000010     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL7   2   0   3   1 0x0000001000000010     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_LLR    1   0   2   1 0x0000001000000010     NR5G1_UL_PUSCH_DEC  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_DEC    1   0   1   0 0x0000001000000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_TB     1   1   1   1 0x0000001000000010     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH        2   0   2   1 0x0000001000000010     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PRACH        2   0   2   1 0x0000001000000010     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_DECOMP   2   1   2   1 0x0000001000000010     NR5G1_UL_SRS_CE     ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE       2   0   1   1 0x0000001000000010     NR5G1_UL_SRS_POST   ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE_POST   2   1   1   0 0x0000001000000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_POST     1   0   1   1 0x0000001000000010     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_POST         1   0   4   0 0x0000001000000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_POST         1   0   5   0 0x0000001000000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_GEN     1   0   1   1 0x0000001000000010     NR5G1_DL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_TX      1   0   1   1 0x0000001000000010     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_GEN     1   0   1   1 0x0000001000000010     NR5G1_UL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_TX      1   0   1   1 0x0000001000000010     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH_BEAM_GEN   2   0   0   0 0x0000001000000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
[1;32mMSG_TYPE_PHY_CONFIG_REQ[0]
      Processed in:                           1,136.29 milli-secs
      From API Arrival:                       1,136.30 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[0] from nCoreId[0]
[0mMLogRestart
MLogOpen: filename(.//l1mlog_wls0.bin) mlogSubframes (128), mlogCores(40), mlogSize(10000) mlog_mask (-1)
    mlogSubframes (128), mlogCores(40), mlogSize(10000)
    localMLogTimerInit
        System clock (rdtsc)  resolution 1496488109 [Hz]
        Ticks per us 1496
    MLog Storage: 0x7f6e5c1f1100 -> 0x7f6e5f2c7830 [ 51210032 bytes ]
    localMLogFreqReg: 1496. Storing: 1496
    Mlog Open successful

MLogSetup nCoreMask0(0x0000001000000010) nCoreMask1(0x0000000000000000) nCoreMask2(0x0000000000000000) nCoreMask3(0x0000000000000000)
  CoreId(4) Idx(1)
  CoreId(36) Idx(2)
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        67 /         Size:    894,357,224
        DPDK Buffers Alloc:         7 /         Size:     56,995,072
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:        75 /         Size:  1,000,347,152
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 0, Mode: 1, Count: 100207, Period: 1, NumSlotPerSfn: 20
ebbu_pool_update_ctx: nQueueCtx[4] nNumCells[1] nIsMassiveMimoConfig[0] nSrsCoreMask[0x0000000000000000]

EBBUPOOL [INFO][ebbu_pool_queue_ctx_set_threshold]:The new threshold is [2] for numa node [0]
Timer Mode
timer_init: coreBind: 2, corePriority: 96, corePolicy: 1


timer_reg_proc: nPeriod: 1, SkipTti: 10, pProc: 0x1459d30, lpData: (nil), Numerology: 1
                Period: 1, SkipTti: 10, FirstFew: 200


timer_reg_proc_symbol: nSymbol: 6, pProc: 0x143c810, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 10, pProc: 0x143c840, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 1, pProc: 0x143c870, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 3, pProc: 0x143c8a0, lpData: (nil)
nr5g_gnb_urllc_register_call_backs: nTimerMode[1] nUrllcMiniSlotMask[0]
[1;32mMSG_TYPE_PHY_START_REQ[0]
      Processed in:                             934.57 milli-secs
      From API Arrival:                         934.59 milli-secs
[0mtimer_main_thread:        [PID: 143176] binding on [CPU  2] [PRIO: 96] [POLICY:  1]
                          Numerology: [     1], numSlotsPerSubframe: [ 2], ttiPeriod: [ 500 usecs]
                        Period (usecs):     35     71    107    142    178    214    250    285    321    357    392    428    464    500 
                    Fn Callbacks (Sym):      0      1      2      3      4      5      6      7      8      9     10     11     12     13
                          Instance 0  :    YES    YES     NO    YES     NO     NO    YES     NO     NO     NO    YES     NO     NO     NO 
                          Instance 1  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 
                          Instance 2  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 

ebbu_pool_update_frame_slot_sym_num: nSlotIdx[1997] frame,slot[1023,18] nNumSlotPerSfn[20]
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min  5Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..504.11..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     125.00    198.10    365.00 |       25%       40%       73%
    UL_LINK  MU1  |     330.00    379.75    405.00 |       66%       76%       81%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    535,619     383,952 |     60,641 /     60,641      0.00%      63,968 |      3   3.00      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    36     Avg
  Numa Node :      0     0
     Util % :  20.88 20.88   20.88
     Intr % :   0.46  0.45    0.46
    Spare % :   0.62  0.61    0.61
    Sleep % :  78.02 78.03   78.03
     Numa % :   0.00  0.00    0.00
    TTI Cnt :   9999  9999
    TTI Min :      0     0
    TTI Avg :     27    27
    TTI Max :     77    76
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|103950|     0|103950|     0|103950| 66528|     0| 66528|     0| 66528| 20790|     0|     0| 20790|  4198|     0|     0|  4198|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 10Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..503.70..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     125.00    197.87    365.00 |       25%       40%       73%
    UL_LINK  MU1  |     330.00    373.62    405.00 |       66%       75%       81%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    535,756     384,000 |     60,672 /     60,672      0.00%      64,032 |      3   3.00      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    36     Avg
  Numa Node :      0     0
     Util % :  28.82 28.84   28.83
     Intr % :   0.64  0.62    0.63
    Spare % :   0.60  0.59    0.59
    Sleep % :  69.92 69.93   69.92
     Numa % :   0.00  0.00    0.00
    TTI Cnt :  10000 10000
    TTI Min :      1     1
    TTI Avg :     28    28
    TTI Max :     76    76
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|100050|     0|100050|     0|100050| 64032|     0| 64032|     0| 64032| 20010|     0|     0| 20010|  4002|     0|     0|  4002|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 15Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..504.73..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     125.00    197.50    365.00 |       25%       39%       73%
    UL_LINK  MU1  |     335.00    374.92    405.00 |       67%       75%       81%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    535,756     384,048 |     60,672 /     60,672      0.00%      64,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    36     Avg
  Numa Node :      0     0
     Util % :  28.82 28.69   28.75
     Intr % :   0.64  0.62    0.63
    Spare % :   0.61  0.61    0.61
    Sleep % :  69.91 70.06   69.98
     Numa % :   0.00  0.00    0.00
    TTI Cnt :  10001 10001
    TTI Min :      1     1
    TTI Avg :     28    28
    TTI Max :     75    75
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 20Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..504.05..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     125.00    197.53    365.00 |       25%       40%       73%
    UL_LINK  MU1  |     330.00    374.36    405.00 |       66%       75%       81%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    535,756     384,000 |     60,672 /     60,672      0.00%      64,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    36     Avg
  Numa Node :      0     0
     Util % :  28.84 28.74   28.79
     Intr % :   0.63  0.63    0.63
    Spare % :   0.60  0.60    0.60
    Sleep % :  69.90 70.02   69.96
     Numa % :   0.00  0.00    0.00
    TTI Cnt :  10000 10000
    TTI Min :      1     1
    TTI Avg :     28    28
    TTI Max :     75    75
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 25Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..504.03..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     125.00    198.06    365.00 |       25%       40%       73%
    UL_LINK  MU1  |     330.00    373.39    405.00 |       66%       75%       81%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    535,756     383,952 |     60,672 /     60,672      0.00%      63,968 |      3   3.00      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    36     Avg
  Numa Node :      0     0
     Util % :  28.77 28.88   28.82
     Intr % :   0.64  0.62    0.63
    Spare % :   0.60  0.59    0.59
    Sleep % :  69.97 69.90   69.94
     Numa % :   0.00  0.00    0.00
    TTI Cnt :   9999  9999
    TTI Min :      1     1
    TTI Avg :     28    28
    TTI Max :     75    75
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0| 99950|     0| 99950|     0| 99950| 63968|     0| 63968|     0| 63968| 19990|     0|     0| 19990|  3998|     0|     0|  3998|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 30Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..503.56..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     125.00    197.87    365.00 |       25%       40%       73%
    UL_LINK  MU1  |     330.00    374.22    405.00 |       66%       75%       81%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    535,756     384,096 |     60,672 /     60,672      0.00%      64,032 |      3   3.00      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    36     Avg
  Numa Node :      0     0
     Util % :  28.83 28.83   28.83
     Intr % :   0.64  0.62    0.63
    Spare % :   0.61  0.61    0.61
    Sleep % :  69.90 69.92   69.91
     Numa % :   0.00  0.00    0.00
    TTI Cnt :  10002 10002
    TTI Min :      1     1
    TTI Avg :     28    28
    TTI Max :     75    76
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|100050|     0|100050|     0|100050| 64032|     0| 64032|     0| 64032| 20010|     0|     0| 20010|  4002|     0|     0|  4002|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 35Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..503.18..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     125.00    197.84    365.00 |       25%       40%       73%
    UL_LINK  MU1  |     330.00    373.34    405.00 |       66%       75%       81%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    535,756     383,952 |     60,672 /     60,672      0.00%      64,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    36     Avg
  Numa Node :      0     0
     Util % :  28.90 28.79   28.84
     Intr % :   0.63  0.63    0.63
    Spare % :   0.60  0.60    0.60
    Sleep % :  69.85 69.96   69.91
     Numa % :   0.00  0.00    0.00
    TTI Cnt :  10000 10000
    TTI Min :      1     1
    TTI Avg :     28    28
    TTI Max :     76    76
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 40Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..503.99..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     125.00    197.50    365.00 |       25%       40%       73%
    UL_LINK  MU1  |     330.00    373.67    405.00 |       66%       75%       81%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    535,756     384,000 |     60,672 /     60,672      0.00%      64,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    36     Avg
  Numa Node :      0     0
     Util % :  28.86 28.73   28.80
     Intr % :   0.63  0.63    0.63
    Spare % :   0.60  0.60    0.60
    Sleep % :  69.89 70.02   69.95
     Numa % :   0.00  0.00    0.00
    TTI Cnt :   9999  9999
    TTI Min :      1     1
    TTI Avg :     28    28
    TTI Max :     75    75
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 45Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..503.90..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     125.00    197.61    365.00 |       25%       40%       73%
    UL_LINK  MU1  |     330.00    374.07    405.00 |       66%       75%       81%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    535,756     384,000 |     60,672 /     60,672      0.00%      64,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    36     Avg
  Numa Node :      0     0
     Util % :  28.86 28.75   28.80
     Intr % :   0.64  0.63    0.64
    Spare % :   0.61  0.61    0.61
    Sleep % :  69.87 69.99   69.93
     Numa % :   0.00  0.00    0.00
    TTI Cnt :  10000 10000
    TTI Min :      1     1
    TTI Avg :     28    28
    TTI Max :     75    76
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 50Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..503.53..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     125.00    197.69    365.00 |       25%       40%       73%
    UL_LINK  MU1  |     330.00    373.67    405.00 |       66%       75%       81%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    535,756     384,000 |     60,672 /     60,672      0.00%      64,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    36     Avg
  Numa Node :      0     0
     Util % :  28.86 28.78   28.82
     Intr % :   0.64  0.62    0.63
    Spare % :   0.60  0.60    0.60
    Sleep % :  69.87 69.98   69.92
     Numa % :   0.00  0.00    0.00
    TTI Cnt :  10000 10000
    TTI Min :      1     1
    TTI Avg :     28    28
    TTI Max :     75    75
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
ebbu_pool_update_multi_cell_status Call Stop: (nPhyDiStartCurrCount 100207 nPhyDiStartCount 100207)
phydi_stop[from 2]: phyInstance: -1, sendStop: 1, phyIdStart: 0, phyIdStop: 40
    PHY_STOP PhyInstance[0] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    Send MSG_TYPE_PHY_STOP_RESP[0]
[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[0] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 0, sendStop: 9, testFileName: 536872218, phyIdStart: 0, phyIdStop: 1
    PHY_SHUTDOWN PhyInstance[0] nPhyDiState[32] nPhyDiStateCount[0]

EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 0 in core 4 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 1 in core 36 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:All consumer threads are destroyed!
EBBUPOOL [INFO][ebbu_pool_maintenance]:Framework Maintenance thread is destroyed successfully!
EBBUPOOL [INFO][ebbu_pool_release_threads]:Threads Released successfully!
EBBUPOOL [INFO][ebbu_pool_release_queues]:Release queues successfully!
EBBUPOOL [INFO][ebbu_pool_release_handler]:Release handler successfully!

MLogPrint: ext_filename(.//l1mlog_wls0_FD_1306_timer.bin)
    Opening MLog File: .//l1mlog_wls0_FD_1306_timer.bin
    MLog file .//l1mlog_wls0_FD_1306_timer.bin closed
    Mlog Print with Time successful

[phydi_get_mlog_stats_nr5g] filename: .//l1_mlog_stats.txt
L1_MEM_MGR: [instID 0] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[0]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        22 /         Size:    805,135,784
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:        23 /         Size:    854,130,640
----------------------------------------------------------------------------


[1;35m
wls_print_stats
[0m[1;35mnWlsInst[0] nCellMapping[0x00000100001fffff]
[0mCell QueueAlloc  CellAlloc   CellSend      Diff1       Diff
   0    2735508    2735460    2735460         48          0
   1         48          0          0         48          0
   2         48          0          0         48          0
   3         48          0          0         48          0
   4         48          0          0         48          0
   5         48          0          0         48          0
   6         48          0          0         48          0
   7         48          0          0         48          0
   8         48          0          0         48          0
   9         48          0          0         48          0
  10         48          0          0         48          0
  11         48          0          0         48          0
  12         48          0          0         48          0
  13         48          0          0         48          0
  14         48          0          0         48          0
  15         48          0          0         48          0
  16         48          0          0         48          0
  17         48          0          0         48          0
  18         48          0          0         48          0
  19         48          0          0         48          0
  20         48          0          0         48          0
  40     701539     701491     701491         48          0
[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[0]
      Processed in:                           1,047.77 milli-secs
      From API Arrival:                       1,047.93 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[0] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:         6 /         Size:    482,059,688
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:         7 /         Size:    531,054,544
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[0]
      Processed in:                             432.06 milli-secs
      From API Arrival:                         434.38 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:         6 /         Size:    482,059,688
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:         7 /         Size:    531,054,544
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_ADD_REMOVE_CORE from nCoreId[0]
[0mphycfg_set_options: PDSCH_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: PUSCH_MMSE_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: PUCCH_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: CE_INTERP_METHOD[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: LINEAR_INTERP_ENABLE nCellMask[0x0000000000ffffff]
      Cell[0] [ 4] Len[1]
      Cell[1] [ 4] Len[1]
      Cell[2] [ 4] Len[1]
      Cell[3] [ 4] Len[1]
      Cell[4] [ 4] Len[1]
      Cell[5] [ 4] Len[1]
      Cell[6] [ 4] Len[1]
      Cell[7] [ 4] Len[1]
      Cell[8] [ 4] Len[1]
      Cell[9] [ 4] Len[1]
      Cell[10] [ 4] Len[1]
      Cell[11] [ 4] Len[1]
      Cell[12] [ 4] Len[1]
      Cell[13] [ 4] Len[1]
      Cell[14] [ 4] Len[1]
      Cell[15] [ 4] Len[1]
      Cell[16] [ 4] Len[1]
      Cell[17] [ 4] Len[1]
      Cell[18] [ 4] Len[1]
      Cell[19] [ 4] Len[1]
      Cell[20] [ 4] Len[1]
      Cell[21] [ 4] Len[1]
      Cell[22] [ 4] Len[1]
      Cell[23] [ 4] Len[1]
phycfg_set_options: EBBU_POOL_NUM_QUEUE[4]
phycfg_set_options: EBBU_POOL_QUEUE_SIZE[1024]
phycfg_set_options: EBBU_POOL_NUM_CONTEXT[4]
phycfg_set_options: EBBU_POOL_MAX_CONTEXT_FETCH[2]
phycfg_set_options: REMOVE_MEMCPY_MEMSET[1]
[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[0] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[0]
      Processed in:                              47.54 milli-secs
      From API Arrival:                          47.62 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[0] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [0]:
    nCarrierIdx: 0
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 0
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0
bbdev_nr5g_ul_harq_buf_alloc: nCells[1] nSplitPerCell[2] nHarqSize[4194304] nMaxPointerPagePerCell[65536]
    i[0] j[0] Idx[0]
    i[0] j[1] Idx[65536]
phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

gSymbolDuration:35.714287, gSlotDuration:500.000000
[intsId: 0 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_0 mz_len 1,501,440 bytes!
[intsId: 0] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 0 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 0 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_0 mz_len 121,472 bytes!
[intsId: 0] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 0 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
Using ORAN Config for RU 0 from config file......
[intsId: 0 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_0 mz_len 35,273,088 bytes!
[intsId: 0] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 0 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 0 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_0 mz_len 5,939,456 bytes!
[intsId: 0] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 0 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 0 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_0 mz_len 3,673,856 bytes!
[intsId: 0] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 0 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 0

New ebbupool handler 0x7f6e1ac7ad00 is generated!, nNumaNode is 1

EBBUPOOL [INFO][ebbu_pool_create_queues]:nQueueNum 4, nQueueCtxNum 4, nQueueCtxMaxFetch 2, total queues 10
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Polling Queue with size 1024 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 0 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 3 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_maintenance]:ebbupool_main is created successfully!

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_0 in core 4 successfully! Pool core index is 0 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_1 in core 36 successfully! Pool core index is 1 Numa node index is 0

nCell 0 nSlotTick 748000 nDlAliveTick 1496000 nUlAliveTick 2992000


ebbu_pool_event_print_info
=======================================================================
nListType(0) nNumCells(1): 0 
=======================================================================
TASK_NAME           PRI EXT PRE NEX CORE_AFFINITY          DEPENDENCY0         DEPENDENCY1         DEPENDENCY2         DEPENDENCY3         DEPENDENCY4         DEPENDENCY5         DEPENDENCY6         DEPENDENCY7
TMNG_TTI_START        0   0   0   3 0x0000001000000010     NR5G1_DL_CONFIG     NR5G1_UL_CONFIG     NR5G1_DL_BUF_CLR    ---                 ---                 ---                 ---                 ---                
TMNG_SYM2_WAKE_UP     0   0   0   1 0x0000001000000010     NR5G1_UL_PUSCH_CE0  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM6_WAKE_UP     0   0   0   1 0x0000001000000010     NR5G1_UL_PUSCH_EQL0 ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM11_WAKE_UP    0   0   0   1 0x0000001000000010     NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM13_WAKE_UP    0   0   0   2 0x0000001000000010     NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                 ---                 ---                 ---                 ---                 ---                
TMNG_PRACH_WAKE_UP    0   0   0   1 0x0000001000000010     NR5G1_UL_PRACH      ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SRS_WAKE_UP      0   0   0   0 0x0000001000000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CONFIG       0   0   1   5 0x0000001000000010     NR5G1_DL_ORAN       NR5G1_DL_CTRL       NR5G1_DL_PDSCH_RS   NR5G1_DL_BEAM_GEN   NR5G1_DL_PDSCH_TB   ---                 ---                 ---                
NR5G1_DL_BUF_CLR      1   0   1   1 0x0000001000000010     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_ORAN         0   0   1   0 0x0000001000000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_TB     0   0   1   0 0x0000001000000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SCRM   1   1   1   1 0x0000001000000010     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SYM    1   0   2   1 0x0000001000000010     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_RS     1   0   1   1 0x0000001000000010     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CTRL         1   0   1   1 0x0000001000000010     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_CONFIG       0   0   1   7 0x0000001000000010     NR5G1_UL_BEAM_GEN   NR5G1_UL_SRS_DECOMP NR5G1_UL_PRACH      NR5G1_UL_PUSCH_DMRS NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                
NR5G1_UL_PUSCH_DMRS   2   0   1   2 0x0000001000000010     NR5G1_UL_PUSCH_CE0  NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE0    2   0   2   2 0x0000001000000010     NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE7    2   0   3   1 0x0000001000000010     NR5G1_UL_PUSCH_EQL7 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL0   2   0   3   1 0x0000001000000010     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL7   2   0   3   1 0x0000001000000010     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_LLR    1   0   2   1 0x0000001000000010     NR5G1_UL_PUSCH_DEC  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_DEC    1   0   1   0 0x0000001000000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_TB     1   1   1   1 0x0000001000000010     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH        2   0   2   1 0x0000001000000010     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PRACH        2   0   2   1 0x0000001000000010     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_DECOMP   2   1   2   1 0x0000001000000010     NR5G1_UL_SRS_CE     ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE       2   0   1   1 0x0000001000000010     NR5G1_UL_SRS_POST   ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE_POST   2   1   1   0 0x0000001000000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_POST     1   0   1   1 0x0000001000000010     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_POST         1   0   4   0 0x0000001000000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_POST         1   0   5   0 0x0000001000000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_GEN     1   0   1   1 0x0000001000000010     NR5G1_DL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_TX      1   0   1   1 0x0000001000000010     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_GEN     1   0   1   1 0x0000001000000010     NR5G1_UL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_TX      1   0   1   1 0x0000001000000010     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH_BEAM_GEN   2   0   0   0 0x0000001000000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
[1;32mMSG_TYPE_PHY_CONFIG_REQ[0]
      Processed in:                           1,136.41 milli-secs
      From API Arrival:                       1,136.43 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[0] from nCoreId[0]
[0mMLogRestart
MLogOpen: filename(.//l1mlog_wls0.bin) mlogSubframes (128), mlogCores(40), mlogSize(10000) mlog_mask (-1)
    mlogSubframes (128), mlogCores(40), mlogSize(10000)
    localMLogTimerInit
        System clock (rdtsc)  resolution 1496488060 [Hz]
        Ticks per us 1496
    MLog Storage: 0x7f6e5c1f1100 -> 0x7f6e5f2c7830 [ 51210032 bytes ]
    localMLogFreqReg: 1496. Storing: 1496
    Mlog Open successful

MLogSetup nCoreMask0(0x0000001000000010) nCoreMask1(0x0000000000000000) nCoreMask2(0x0000000000000000) nCoreMask3(0x0000000000000000)
  CoreId(4) Idx(1)
  CoreId(36) Idx(2)
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        67 /         Size:    894,357,224
        DPDK Buffers Alloc:         7 /         Size:     56,995,072
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:        75 /         Size:  1,000,347,152
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 0, Mode: 1, Count: 100207, Period: 1, NumSlotPerSfn: 20
ebbu_pool_update_ctx: nQueueCtx[4] nNumCells[1] nIsMassiveMimoConfig[0] nSrsCoreMask[0x0000000000000000]

EBBUPOOL [INFO][ebbu_pool_queue_ctx_set_threshold]:The new threshold is [2] for numa node [0]
Timer Mode
timer_init: coreBind: 2, corePriority: 96, corePolicy: 1


timer_reg_proc: nPeriod: 1, SkipTti: 10, pProc: 0x1459d30, lpData: (nil), Numerology: 1
                Period: 1, SkipTti: 10, FirstFew: 200


timer_reg_proc_symbol: nSymbol: 6, pProc: 0x143c810, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 10, pProc: 0x143c840, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 1, pProc: 0x143c870, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 3, pProc: 0x143c8a0, lpData: (nil)
nr5g_gnb_urllc_register_call_backs: nTimerMode[1] nUrllcMiniSlotMask[0]
[1;32mMSG_TYPE_PHY_START_REQ[0]
      Processed in:                             934.84 milli-secs
      From API Arrival:                         934.84 milli-secs
[0mtimer_main_thread:        [PID: 143801] binding on [CPU  2] [PRIO: 96] [POLICY:  1]
                          Numerology: [     1], numSlotsPerSubframe: [ 2], ttiPeriod: [ 500 usecs]
                        Period (usecs):     35     71    107    142    178    214    250    285    321    357    392    428    464    500 
                    Fn Callbacks (Sym):      0      1      2      3      4      5      6      7      8      9     10     11     12     13
                          Instance 0  :    YES    YES     NO    YES     NO     NO    YES     NO     NO     NO    YES     NO     NO     NO 
                          Instance 1  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 
                          Instance 2  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 

ebbu_pool_update_frame_slot_sym_num: nSlotIdx[1997] frame,slot[1023,18] nNumSlotPerSfn[20]
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min  5Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..504.01..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     125.00    191.60    345.00 |       25%       38%       69%
    UL_LINK  MU1  |     350.00    372.90    385.00 |       70%       75%       77%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    300,774     256,000 |     28,657 /     28,657      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    36     Avg
  Numa Node :      0     0
     Util % :  20.13 20.12   20.12
     Intr % :   0.46  0.45    0.46
    Spare % :   0.63  0.62    0.62
    Sleep % :  78.76 78.78   78.77
     Numa % :   0.00  0.00    0.00
    TTI Cnt :  10000 10000
    TTI Min :      0     0
    TTI Avg :     26    26
    TTI Max :     72    72
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|102000|     0|102000|     0|102000| 65280|     0| 65280|     0| 65280| 20400|     0|     0| 20400|  4080|     0|     0|  4080|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 10Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..503.50..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     125.00    191.76    345.00 |       25%       38%       69%
    UL_LINK  MU1  |     320.00    366.99    385.00 |       64%       73%       77%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    300,851     255,968 |     28,672 /     28,672      0.00%      31,984 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    36     Avg
  Numa Node :      0     0
     Util % :  27.77 27.83   27.80
     Intr % :   0.63  0.63    0.63
    Spare % :   0.61  0.61    0.61
    Sleep % :  70.96 70.92   70.94
     Numa % :   0.00  0.00    0.00
    TTI Cnt :   9999  9999
    TTI Min :      1     1
    TTI Avg :     27    27
    TTI Max :     72    72
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0| 99950|     0| 99950|     0| 99950| 63968|     0| 63968|     0| 63968| 19990|     0|     0| 19990|  3998|     0|     0|  3998|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 15Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..504.35..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     125.00    191.03    345.00 |       25%       38%       69%
    UL_LINK  MU1  |     355.00    368.31    385.00 |       71%       74%       77%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    300,851     256,000 |     28,672 /     28,672      0.00%      32,016 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    36     Avg
  Numa Node :      0     0
     Util % :  27.78 27.69   27.73
     Intr % :   0.63  0.63    0.63
    Spare % :   0.60  0.60    0.60
    Sleep % :  70.96 71.07   71.02
     Numa % :   0.00  0.00    0.00
    TTI Cnt :  10000 10000
    TTI Min :      1     1
    TTI Avg :     27    27
    TTI Max :     72    72
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|100050|     0|100050|     0|100050| 64032|     0| 64032|     0| 64032| 20010|     0|     0| 20010|  4002|     0|     0|  4002|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 20Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..504.75..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     125.00    191.51    345.00 |       25%       38%       69%
    UL_LINK  MU1  |     320.00    368.28    390.00 |       64%       74%       78%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    300,851     256,032 |     28,672 /     28,672      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    36     Avg
  Numa Node :      0     0
     Util % :  27.69 27.75   27.72
     Intr % :   0.63  0.63    0.63
    Spare % :   0.60  0.59    0.59
    Sleep % :  71.06 71.01   71.03
     Numa % :   0.00  0.00    0.00
    TTI Cnt :  10001 10001
    TTI Min :      1     1
    TTI Avg :     27    27
    TTI Max :     72    73
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 25Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..505.22..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     125.00    190.85    345.00 |       25%       38%       69%
    UL_LINK  MU1  |     325.00    369.00    390.00 |       65%       74%       78%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    300,851     255,968 |     28,672 /     28,672      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    36     Avg
  Numa Node :      0     0
     Util % :  27.70 27.70   27.70
     Intr % :   0.63  0.62    0.62
    Spare % :   0.60  0.60    0.60
    Sleep % :  71.05 71.06   71.06
     Numa % :   0.00  0.00    0.00
    TTI Cnt :  10000 10000
    TTI Min :      1     1
    TTI Avg :     27    27
    TTI Max :     72    72
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 30Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..504.71..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     125.00    191.15    345.00 |       25%       38%       69%
    UL_LINK  MU1  |     325.00    368.07    390.00 |       65%       74%       78%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    300,851     256,000 |     28,672 /     28,672      0.00%      31,984 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    36     Avg
  Numa Node :      0     0
     Util % :  27.73 27.69   27.71
     Intr % :   0.64  0.62    0.63
    Spare % :   0.61  0.60    0.60
    Sleep % :  71.01 71.06   71.03
     Numa % :   0.00  0.00    0.00
    TTI Cnt :   9999  9999
    TTI Min :      1     1
    TTI Avg :     27    27
    TTI Max :     72    72
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0| 99950|     0| 99950|     0| 99950| 63968|     0| 63968|     0| 63968| 19990|     0|     0| 19990|  3998|     0|     0|  3998|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 35Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..505.15..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     125.00    191.43    345.00 |       25%       38%       69%
    UL_LINK  MU1  |     310.00    367.74    390.00 |       62%       74%       78%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    300,851     256,064 |     28,672 /     28,672      0.00%      32,016 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    36     Avg
  Numa Node :      0     0
     Util % :  27.73 27.69   27.71
     Intr % :   0.63  0.63    0.63
    Spare % :   0.60  0.60    0.60
    Sleep % :  71.02 71.07   71.05
     Numa % :   0.00  0.00    0.00
    TTI Cnt :  10002 10002
    TTI Min :      1     1
    TTI Avg :     27    27
    TTI Max :     72    72
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|100050|     0|100050|     0|100050| 64032|     0| 64032|     0| 64032| 20010|     0|     0| 20010|  4002|     0|     0|  4002|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 40Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..505.15..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     125.00    191.66    345.00 |       25%       38%       69%
    UL_LINK  MU1  |     315.00    368.61    390.00 |       63%       74%       78%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    300,851     255,936 |     28,672 /     28,672      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    36     Avg
  Numa Node :      0     0
     Util % :  27.72 27.69   27.71
     Intr % :   0.63  0.63    0.63
    Spare % :   0.60  0.60    0.60
    Sleep % :  71.03 71.06   71.05
     Numa % :   0.00  0.00    0.00
    TTI Cnt :   9998  9998
    TTI Min :      1     1
    TTI Avg :     27    27
    TTI Max :     72    72
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 19993|     0|     0| 19994|  3998|     0|     0|  3998|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 45Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..504.95..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     125.00    191.94    345.00 |       25%       38%       69%
    UL_LINK  MU1  |     310.00    368.24    390.00 |       62%       74%       78%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    300,851     256,000 |     28,672 /     28,672      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    36     Avg
  Numa Node :      0     0
     Util % :  27.70 27.71   27.71
     Intr % :   0.63  0.63    0.63
    Spare % :   0.61  0.61    0.61
    Sleep % :  71.04 71.04   71.04
     Numa % :   0.00  0.00    0.00
    TTI Cnt :  10001 10001
    TTI Min :      1     1
    TTI Avg :     27    27
    TTI Max :     72    72
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 50Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..505.02..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     125.00    191.44    345.00 |       25%       38%       69%
    UL_LINK  MU1  |     325.00    369.24    390.00 |       65%       74%       78%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    300,851     256,032 |     28,672 /     28,672      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    36     Avg
  Numa Node :      0     0
     Util % :  27.70 27.72   27.71
     Intr % :   0.63  0.63    0.63
    Spare % :   0.61  0.60    0.60
    Sleep % :  71.04 71.04   71.04
     Numa % :   0.00  0.00    0.00
    TTI Cnt :  10000 10000
    TTI Min :      2     1
    TTI Avg :     27    27
    TTI Max :     72    72
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
ebbu_pool_update_multi_cell_status Call Stop: (nPhyDiStartCurrCount 100207 nPhyDiStartCount 100207)
phydi_stop[from 2]: phyInstance: -1, sendStop: 1, phyIdStart: 0, phyIdStop: 40
    PHY_STOP PhyInstance[0] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    Send MSG_TYPE_PHY_STOP_RESP[0]
[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[0] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 0, sendStop: 9, testFileName: 536872219, phyIdStart: 0, phyIdStop: 1
    PHY_SHUTDOWN PhyInstance[0] nPhyDiState[32] nPhyDiStateCount[0]

EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 0 in core 4 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 1 in core 36 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:All consumer threads are destroyed!
EBBUPOOL [INFO][ebbu_pool_maintenance]:Framework Maintenance thread is destroyed successfully!
EBBUPOOL [INFO][ebbu_pool_release_threads]:Threads Released successfully!
EBBUPOOL [INFO][ebbu_pool_release_queues]:Release queues successfully!
EBBUPOOL [INFO][ebbu_pool_release_handler]:Release handler successfully!

MLogPrint: ext_filename(.//l1mlog_wls0_FD_1307_timer.bin)
    Opening MLog File: .//l1mlog_wls0_FD_1307_timer.bin
    MLog file .//l1mlog_wls0_FD_1307_timer.bin closed
    Mlog Print with Time successful

[phydi_get_mlog_stats_nr5g] filename: .//l1_mlog_stats.txt
L1_MEM_MGR: [instID 0] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[0]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        22 /         Size:    805,135,784
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:        23 /         Size:    854,130,640
----------------------------------------------------------------------------


[1;35m
wls_print_stats
[0m[1;35mnWlsInst[0] nCellMapping[0x00000100001fffff]
[0mCell QueueAlloc  CellAlloc   CellSend      Diff1       Diff
   0    3126288    3126240    3126240         48          0
   1         48          0          0         48          0
   2         48          0          0         48          0
   3         48          0          0         48          0
   4         48          0          0         48          0
   5         48          0          0         48          0
   6         48          0          0         48          0
   7         48          0          0         48          0
   8         48          0          0         48          0
   9         48          0          0         48          0
  10         48          0          0         48          0
  11         48          0          0         48          0
  12         48          0          0         48          0
  13         48          0          0         48          0
  14         48          0          0         48          0
  15         48          0          0         48          0
  16         48          0          0         48          0
  17         48          0          0         48          0
  18         48          0          0         48          0
  19         48          0          0         48          0
  20         48          0          0         48          0
  40     801752     801704     801704         48          0
[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[0]
      Processed in:                           1,047.84 milli-secs
      From API Arrival:                       1,047.99 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[0] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:         6 /         Size:    482,059,688
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:         7 /         Size:    531,054,544
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[0]
      Processed in:                             435.04 milli-secs
      From API Arrival:                         437.20 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:         6 /         Size:    482,059,688
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:         7 /         Size:    531,054,544
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_ADD_REMOVE_CORE from nCoreId[0]
[0mphycfg_set_options: PDSCH_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: PUSCH_MMSE_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: PUCCH_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: CE_INTERP_METHOD[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: LINEAR_INTERP_ENABLE nCellMask[0x0000000000ffffff]
      Cell[0] [ 4] Len[1]
      Cell[1] [ 4] Len[1]
      Cell[2] [ 4] Len[1]
      Cell[3] [ 4] Len[1]
      Cell[4] [ 4] Len[1]
      Cell[5] [ 4] Len[1]
      Cell[6] [ 4] Len[1]
      Cell[7] [ 4] Len[1]
      Cell[8] [ 4] Len[1]
      Cell[9] [ 4] Len[1]
      Cell[10] [ 4] Len[1]
      Cell[11] [ 4] Len[1]
      Cell[12] [ 4] Len[1]
      Cell[13] [ 4] Len[1]
      Cell[14] [ 4] Len[1]
      Cell[15] [ 4] Len[1]
      Cell[16] [ 4] Len[1]
      Cell[17] [ 4] Len[1]
      Cell[18] [ 4] Len[1]
      Cell[19] [ 4] Len[1]
      Cell[20] [ 4] Len[1]
      Cell[21] [ 4] Len[1]
      Cell[22] [ 4] Len[1]
      Cell[23] [ 4] Len[1]
phycfg_set_options: EBBU_POOL_NUM_QUEUE[4]
phycfg_set_options: EBBU_POOL_QUEUE_SIZE[1024]
phycfg_set_options: EBBU_POOL_NUM_CONTEXT[4]
phycfg_set_options: EBBU_POOL_MAX_CONTEXT_FETCH[2]
phycfg_set_options: REMOVE_MEMCPY_MEMSET[1]
[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[0] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[0]
      Processed in:                              46.92 milli-secs
      From API Arrival:                          46.99 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[0] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [0]:
    nCarrierIdx: 0
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 0
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0
bbdev_nr5g_ul_harq_buf_alloc: nCells[1] nSplitPerCell[2] nHarqSize[4194304] nMaxPointerPagePerCell[65536]
    i[0] j[0] Idx[0]
    i[0] j[1] Idx[65536]
phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

gSymbolDuration:35.714287, gSlotDuration:500.000000
Using ORAN Config for RU 0 from config file......
[intsId: 0 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_0 mz_len 1,501,440 bytes!
[intsId: 0] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 0 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 0 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_0 mz_len 121,472 bytes!
[intsId: 0] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 0 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
[intsId: 0 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_0 mz_len 35,273,088 bytes!
[intsId: 0] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 0 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 0 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_0 mz_len 5,939,456 bytes!
[intsId: 0] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 0 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 0 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_0 mz_len 3,673,856 bytes!
[intsId: 0] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 0 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 0

New ebbupool handler 0x7f6e1ac7ad00 is generated!, nNumaNode is 1

EBBUPOOL [INFO][ebbu_pool_create_queues]:nQueueNum 4, nQueueCtxNum 4, nQueueCtxMaxFetch 2, total queues 10
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Polling Queue with size 1024 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 0 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 3 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_maintenance]:ebbupool_main is created successfully!

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_0 in core 4 successfully! Pool core index is 0 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_1 in core 36 successfully! Pool core index is 1 Numa node index is 0

nCell 0 nSlotTick 748000 nDlAliveTick 1496000 nUlAliveTick 2992000


ebbu_pool_event_print_info
=======================================================================
nListType(0) nNumCells(1): 0 
=======================================================================
TASK_NAME           PRI EXT PRE NEX CORE_AFFINITY          DEPENDENCY0         DEPENDENCY1         DEPENDENCY2         DEPENDENCY3         DEPENDENCY4         DEPENDENCY5         DEPENDENCY6         DEPENDENCY7
TMNG_TTI_START        0   0   0   3 0x0000001000000010     NR5G1_DL_CONFIG     NR5G1_UL_CONFIG     NR5G1_DL_BUF_CLR    ---                 ---                 ---                 ---                 ---                
TMNG_SYM2_WAKE_UP     0   0   0   1 0x0000001000000010     NR5G1_UL_PUSCH_CE0  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM6_WAKE_UP     0   0   0   1 0x0000001000000010     NR5G1_UL_PUSCH_EQL0 ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM11_WAKE_UP    0   0   0   1 0x0000001000000010     NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM13_WAKE_UP    0   0   0   2 0x0000001000000010     NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                 ---                 ---                 ---                 ---                 ---                
TMNG_PRACH_WAKE_UP    0   0   0   1 0x0000001000000010     NR5G1_UL_PRACH      ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SRS_WAKE_UP      0   0   0   0 0x0000001000000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CONFIG       0   0   1   5 0x0000001000000010     NR5G1_DL_ORAN       NR5G1_DL_CTRL       NR5G1_DL_PDSCH_RS   NR5G1_DL_BEAM_GEN   NR5G1_DL_PDSCH_TB   ---                 ---                 ---                
NR5G1_DL_BUF_CLR      1   0   1   1 0x0000001000000010     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_ORAN         0   0   1   0 0x0000001000000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_TB     0   0   1   0 0x0000001000000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SCRM   1   1   1   1 0x0000001000000010     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SYM    1   0   2   1 0x0000001000000010     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_RS     1   0   1   1 0x0000001000000010     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CTRL         1   0   1   1 0x0000001000000010     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_CONFIG       0   0   1   7 0x0000001000000010     NR5G1_UL_BEAM_GEN   NR5G1_UL_SRS_DECOMP NR5G1_UL_PRACH      NR5G1_UL_PUSCH_DMRS NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                
NR5G1_UL_PUSCH_DMRS   2   0   1   2 0x0000001000000010     NR5G1_UL_PUSCH_CE0  NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE0    2   0   2   2 0x0000001000000010     NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE7    2   0   3   1 0x0000001000000010     NR5G1_UL_PUSCH_EQL7 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL0   2   0   3   1 0x0000001000000010     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL7   2   0   3   1 0x0000001000000010     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_LLR    1   0   2   1 0x0000001000000010     NR5G1_UL_PUSCH_DEC  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_DEC    1   0   1   0 0x0000001000000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_TB     1   1   1   1 0x0000001000000010     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH        2   0   2   1 0x0000001000000010     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PRACH        2   0   2   1 0x0000001000000010     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_DECOMP   2   1   2   1 0x0000001000000010     NR5G1_UL_SRS_CE     ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE       2   0   1   1 0x0000001000000010     NR5G1_UL_SRS_POST   ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE_POST   2   1   1   0 0x0000001000000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_POST     1   0   1   1 0x0000001000000010     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_POST         1   0   4   0 0x0000001000000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_POST         1   0   5   0 0x0000001000000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_GEN     1   0   1   1 0x0000001000000010     NR5G1_DL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_TX      1   0   1   1 0x0000001000000010     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_GEN     1   0   1   1 0x0000001000000010     NR5G1_UL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_TX      1   0   1   1 0x0000001000000010     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH_BEAM_GEN   2   0   0   0 0x0000001000000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
[1;32mMSG_TYPE_PHY_CONFIG_REQ[0]
      Processed in:                           1,136.16 milli-secs
      From API Arrival:                       1,136.17 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[0] from nCoreId[0]
[0mMLogRestart
MLogOpen: filename(.//l1mlog_wls0.bin) mlogSubframes (128), mlogCores(40), mlogSize(10000) mlog_mask (-1)
    mlogSubframes (128), mlogCores(40), mlogSize(10000)
    localMLogTimerInit
        System clock (rdtsc)  resolution 1496488038 [Hz]
        Ticks per us 1496
    MLog Storage: 0x7f6e5c1f1100 -> 0x7f6e5f2c7830 [ 51210032 bytes ]
    localMLogFreqReg: 1496. Storing: 1496
    Mlog Open successful

MLogSetup nCoreMask0(0x0000001000000010) nCoreMask1(0x0000000000000000) nCoreMask2(0x0000000000000000) nCoreMask3(0x0000000000000000)
  CoreId(4) Idx(1)
  CoreId(36) Idx(2)
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        67 /         Size:    894,357,224
        DPDK Buffers Alloc:         7 /         Size:     56,995,072
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:        75 /         Size:  1,000,347,152
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 0, Mode: 1, Count: 100207, Period: 1, NumSlotPerSfn: 20
ebbu_pool_update_ctx: nQueueCtx[4] nNumCells[1] nIsMassiveMimoConfig[0] nSrsCoreMask[0x0000000000000000]

EBBUPOOL [INFO][ebbu_pool_queue_ctx_set_threshold]:The new threshold is [2] for numa node [0]
Timer Mode
timer_init: coreBind: 2, corePriority: 96, corePolicy: 1


timer_reg_proc: nPeriod: 1, SkipTti: 10, pProc: 0x1459d30, lpData: (nil), Numerology: 1
                Period: 1, SkipTti: 10, FirstFew: 200


timer_reg_proc_symbol: nSymbol: 6, pProc: 0x143c810, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 10, pProc: 0x143c840, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 1, pProc: 0x143c870, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 3, pProc: 0x143c8a0, lpData: (nil)
nr5g_gnb_urllc_register_call_backs: nTimerMode[1] nUrllcMiniSlotMask[0]
[1;32mMSG_TYPE_PHY_START_REQ[0]
      Processed in:                             934.85 milli-secs
      From API Arrival:                         934.86 milli-secs
[0mtimer_main_thread:        [PID: 144512] binding on [CPU  2] [PRIO: 96] [POLICY:  1]
                          Numerology: [     1], numSlotsPerSubframe: [ 2], ttiPeriod: [ 500 usecs]
                        Period (usecs):     35     71    107    142    178    214    250    285    321    357    392    428    464    500 
                    Fn Callbacks (Sym):      0      1      2      3      4      5      6      7      8      9     10     11     12     13
                          Instance 0  :    YES    YES     NO    YES     NO     NO    YES     NO     NO     NO    YES     NO     NO     NO 
                          Instance 1  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 
                          Instance 2  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 

ebbu_pool_update_frame_slot_sym_num: nSlotIdx[1997] frame,slot[1023,18] nNumSlotPerSfn[20]
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min  5Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..504.77..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     120.00    186.68    340.00 |       24%       37%       68%
    UL_LINK  MU1  |     300.00    347.88    365.00 |       60%       70%       73%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    172,397     127,984 |     14,584 /     14,584      0.00%      31,984 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    36     Avg
  Numa Node :      0     0
     Util % :  19.45 19.47   19.46
     Intr % :   0.46  0.45    0.46
    Spare % :   0.62  0.62    0.62
    Sleep % :  79.45 79.44   79.45
     Numa % :   0.00  0.00    0.00
    TTI Cnt :   9999  9999
    TTI Min :      0     0
    TTI Avg :     25    25
    TTI Max :     69    69
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|101950|     0|101950|     0|101950| 65248|     0| 65248|     0| 65248| 20390|     0|     0| 20390|  4078|     0|     0|  4078|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 10Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..504.17..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     125.00    187.06    340.00 |       25%       37%       68%
    UL_LINK  MU1  |     300.00    342.08    365.00 |       60%       68%       73%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    172,441     128,000 |     14,592 /     14,592      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    36     Avg
  Numa Node :      0     0
     Util % :  26.86 26.86   26.86
     Intr % :   0.64  0.62    0.63
    Spare % :   0.63  0.63    0.63
    Sleep % :  71.85 71.87   71.86
     Numa % :   0.00  0.00    0.00
    TTI Cnt :  10000 10000
    TTI Min :      1     1
    TTI Avg :     26    26
    TTI Max :     69    69
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 15Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..504.74..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     120.00    186.74    345.00 |       24%       37%       69%
    UL_LINK  MU1  |     300.00    341.98    365.00 |       60%       68%       73%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    172,441     128,000 |     14,592 /     14,592      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    36     Avg
  Numa Node :      0     0
     Util % :  26.81 26.87   26.84
     Intr % :   0.63  0.62    0.62
    Spare % :   0.61  0.60    0.60
    Sleep % :  71.93 71.88   71.91
     Numa % :   0.00  0.00    0.00
    TTI Cnt :  10000 10000
    TTI Min :      1     1
    TTI Avg :     26    26
    TTI Max :     69    69
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 20Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..504.68..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     125.00    186.94    340.00 |       25%       37%       68%
    UL_LINK  MU1  |     300.00    342.86    365.00 |       60%       69%       73%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    172,441     128,016 |     14,592 /     14,592      0.00%      32,016 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    36     Avg
  Numa Node :      0     0
     Util % :  26.86 26.84   26.85
     Intr % :   0.63  0.62    0.62
    Spare % :   0.62  0.61    0.61
    Sleep % :  71.87 71.90   71.89
     Numa % :   0.00  0.00    0.00
    TTI Cnt :  10001 10001
    TTI Min :      2     1
    TTI Avg :     26    26
    TTI Max :     69    69
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|100050|     0|100050|     0|100050| 64032|     0| 64032|     0| 64032| 20010|     0|     0| 20010|  4002|     0|     0|  4002|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 25Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..504.53..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     120.00    186.65    340.00 |       24%       37%       68%
    UL_LINK  MU1  |     300.00    342.47    365.00 |       60%       68%       73%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    172,441     128,016 |     14,592 /     14,592      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    36     Avg
  Numa Node :      0     0
     Util % :  26.85 26.86   26.86
     Intr % :   0.63  0.63    0.63
    Spare % :   0.61  0.61    0.61
    Sleep % :  71.88 71.88   71.88
     Numa % :   0.00  0.00    0.00
    TTI Cnt :  10001 10001
    TTI Min :      1     1
    TTI Avg :     26    26
    TTI Max :     69    69
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 30Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..504.48..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     120.00    186.58    340.00 |       24%       37%       68%
    UL_LINK  MU1  |     300.00    342.60    365.00 |       60%       69%       73%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    172,441     127,968 |     14,592 /     14,592      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    36     Avg
  Numa Node :      0     0
     Util % :  26.84 26.86   26.85
     Intr % :   0.63  0.62    0.62
    Spare % :   0.61  0.60    0.60
    Sleep % :  71.90 71.89   71.89
     Numa % :   0.00  0.00    0.00
    TTI Cnt :   9998  9998
    TTI Min :      1     1
    TTI Avg :     26    26
    TTI Max :     69    69
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 35Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..504.12..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     125.00    186.89    345.00 |       25%       37%       69%
    UL_LINK  MU1  |     300.00    341.64    360.00 |       60%       68%       72%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    172,441     128,000 |     14,592 /     14,592      0.00%      31,984 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    36     Avg
  Numa Node :      0     0
     Util % :  26.87 26.87   26.87
     Intr % :   0.63  0.62    0.62
    Spare % :   0.60  0.60    0.60
    Sleep % :  71.87 71.88   71.88
     Numa % :   0.00  0.00    0.00
    TTI Cnt :  10000 10000
    TTI Min :      1     1
    TTI Avg :     26    26
    TTI Max :     69    69
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0| 99950|     0| 99950|     0| 99950| 63968|     0| 63968|     0| 63968| 19990|     0|     0| 19990|  3998|     0|     0|  3998|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 40Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..503.95..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     120.00    186.71    340.00 |       24%       37%       68%
    UL_LINK  MU1  |     295.00    341.12    360.00 |       59%       68%       72%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    172,441     128,016 |     14,592 /     14,592      0.00%      32,016 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    36     Avg
  Numa Node :      0     0
     Util % :  26.86 26.91   26.89
     Intr % :   0.63  0.62    0.62
    Spare % :   0.61  0.60    0.60
    Sleep % :  71.88 71.84   71.86
     Numa % :   0.00  0.00    0.00
    TTI Cnt :  10001 10001
    TTI Min :      1     1
    TTI Avg :     26    26
    TTI Max :     69    69
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|100050|     0|100050|     0|100050| 64032|     0| 64032|     0| 64032| 20010|     0|     0| 20010|  4002|     0|     0|  4002|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 45Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..504.19..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     120.00    186.81    345.00 |       24%       37%       69%
    UL_LINK  MU1  |     300.00    341.25    360.00 |       60%       68%       72%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    172,441     127,984 |     14,592 /     14,592      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    36     Avg
  Numa Node :      0     0
     Util % :  26.84 26.89   26.87
     Intr % :   0.63  0.62    0.62
    Spare % :   0.61  0.60    0.60
    Sleep % :  71.90 71.86   71.88
     Numa % :   0.00  0.00    0.00
    TTI Cnt :   9999  9999
    TTI Min :      1     1
    TTI Avg :     26    26
    TTI Max :     69    69
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 50Sec ] NumActiveCarrier: 1 NumBbuCores: 2. Tti2Tti Time: [500.00..504.60..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     120.00    186.56    340.00 |       24%       37%       68%
    UL_LINK  MU1  |     300.00    341.89    365.00 |       60%       68%       73%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    172,441     128,016 |     14,592 /     14,592      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [2 BBU core(s)]:
    Core Id :      4    36     Avg
  Numa Node :      0     0
     Util % :  26.85 26.84   26.84
     Intr % :   0.63  0.62    0.62
    Spare % :   0.60  0.60    0.60
    Sleep % :  71.89 71.92   71.91
     Numa % :   0.00  0.00    0.00
    TTI Cnt :  10001 10001
    TTI Min :      1     1
    TTI Avg :     26    26
    TTI Max :     69    69
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
ebbu_pool_update_multi_cell_status Call Stop: (nPhyDiStartCurrCount 100207 nPhyDiStartCount 100207)
phydi_stop[from 2]: phyInstance: -1, sendStop: 1, phyIdStart: 0, phyIdStop: 40
    PHY_STOP PhyInstance[0] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    Send MSG_TYPE_PHY_STOP_RESP[0]
[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[0] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 0, sendStop: 9, testFileName: 536872220, phyIdStart: 0, phyIdStop: 1
    PHY_SHUTDOWN PhyInstance[0] nPhyDiState[32] nPhyDiStateCount[0]

EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 0 in core 4 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 1 in core 36 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:All consumer threads are destroyed!
EBBUPOOL [INFO][ebbu_pool_maintenance]:Framework Maintenance thread is destroyed successfully!
EBBUPOOL [INFO][ebbu_pool_release_threads]:Threads Released successfully!
EBBUPOOL [INFO][ebbu_pool_release_queues]:Release queues successfully!
EBBUPOOL [INFO][ebbu_pool_release_handler]:Release handler successfully!

MLogPrint: ext_filename(.//l1mlog_wls0_FD_1308_timer.bin)
    Opening MLog File: .//l1mlog_wls0_FD_1308_timer.bin
    MLog file .//l1mlog_wls0_FD_1308_timer.bin closed
    Mlog Print with Time successful

[phydi_get_mlog_stats_nr5g] filename: .//l1_mlog_stats.txt
timer_main_thread exiting [PID: 144512]
L1_MEM_MGR: [instID 0] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[0]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        22 /         Size:    805,135,784
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:        23 /         Size:    854,130,640
----------------------------------------------------------------------------


[1;35m
wls_print_stats
[0m[1;35mnWlsInst[0] nCellMapping[0x00000100001fffff]
[0mCell QueueAlloc  CellAlloc   CellSend      Diff1       Diff
   0    3517068    3517020    3517020         48          0
   1         48          0          0         48          0
   2         48          0          0         48          0
   3         48          0          0         48          0
   4         48          0          0         48          0
   5         48          0          0         48          0
   6         48          0          0         48          0
   7         48          0          0         48          0
   8         48          0          0         48          0
   9         48          0          0         48          0
  10         48          0          0         48          0
  11         48          0          0         48          0
  12         48          0          0         48          0
  13         48          0          0         48          0
  14         48          0          0         48          0
  15         48          0          0         48          0
  16         48          0          0         48          0
  17         48          0          0         48          0
  18         48          0          0         48          0
  19         48          0          0         48          0
  20         48          0          0         48          0
  40     901965     901917     901917         48          0
[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[0]
      Processed in:                           1,047.75 milli-secs
      From API Arrival:                       1,047.77 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[0] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:         6 /         Size:    482,059,688
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:         7 /         Size:    531,054,544
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[0]
      Processed in:                             430.34 milli-secs
      From API Arrival:                         432.44 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:         6 /         Size:    482,059,688
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:         7 /         Size:    531,054,544
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_ADD_REMOVE_CORE from nCoreId[0]
[0mphycfg_set_options: PDSCH_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: PUSCH_MMSE_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: PUCCH_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: CE_INTERP_METHOD[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: LINEAR_INTERP_ENABLE nCellMask[0x0000000000ffffff]
      Cell[0] [ 4] Len[1]
      Cell[1] [ 4] Len[1]
      Cell[2] [ 4] Len[1]
      Cell[3] [ 4] Len[1]
      Cell[4] [ 4] Len[1]
      Cell[5] [ 4] Len[1]
      Cell[6] [ 4] Len[1]
      Cell[7] [ 4] Len[1]
      Cell[8] [ 4] Len[1]
      Cell[9] [ 4] Len[1]
      Cell[10] [ 4] Len[1]
      Cell[11] [ 4] Len[1]
      Cell[12] [ 4] Len[1]
      Cell[13] [ 4] Len[1]
      Cell[14] [ 4] Len[1]
      Cell[15] [ 4] Len[1]
      Cell[16] [ 4] Len[1]
      Cell[17] [ 4] Len[1]
      Cell[18] [ 4] Len[1]
      Cell[19] [ 4] Len[1]
      Cell[20] [ 4] Len[1]
      Cell[21] [ 4] Len[1]
      Cell[22] [ 4] Len[1]
      Cell[23] [ 4] Len[1]
phycfg_set_options: EBBU_POOL_NUM_QUEUE[4]
phycfg_set_options: EBBU_POOL_QUEUE_SIZE[1024]
phycfg_set_options: EBBU_POOL_NUM_CONTEXT[4]
phycfg_set_options: EBBU_POOL_MAX_CONTEXT_FETCH[2]
phycfg_set_options: REMOVE_MEMCPY_MEMSET[1]
[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[0] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[0]
      Processed in:                              46.56 milli-secs
      From API Arrival:                          46.71 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[1] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[1]
      Processed in:                             113.80 milli-secs
      From API Arrival:                         160.53 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[0] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [0]:
    nCarrierIdx: 0
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 1
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0
bbdev_nr5g_ul_harq_buf_alloc: nCells[2] nSplitPerCell[2] nHarqSize[4194304] nMaxPointerPagePerCell[32768]
    i[0] j[0] Idx[0]
    i[0] j[1] Idx[32768]
    i[1] j[0] Idx[65536]
    i[1] j[1] Idx[98304]
phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

gSymbolDuration:35.714287, gSlotDuration:500.000000
[intsId: 0 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_0 mz_len 1,501,440 bytes!
[intsId: 0] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 0 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 0 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_0 mz_len 121,472 bytes!
[intsId: 0] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 0 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
Using ORAN Config for RU 0 from config file......
[intsId: 0 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_0 mz_len 35,273,088 bytes!
[intsId: 0] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 0 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 0 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_0 mz_len 5,939,456 bytes!
[intsId: 0] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 0 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 0 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_0 mz_len 3,673,856 bytes!
[intsId: 0] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 0 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 0

New ebbupool handler 0x7f6df7f74bc0 is generated!, nNumaNode is 1

EBBUPOOL [INFO][ebbu_pool_create_queues]:nQueueNum 4, nQueueCtxNum 4, nQueueCtxMaxFetch 2, total queues 10
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Polling Queue with size 1024 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 0 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 3 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_maintenance]:ebbupool_main is created successfully!

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_0 in core 3 successfully! Pool core index is 0 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_1 in core 4 successfully! Pool core index is 1 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_2 in core 5 successfully! Pool core index is 2 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_3 in core 35 successfully! Pool core index is 3 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_4 in core 36 successfully! Pool core index is 4 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_5 in core 37 successfully! Pool core index is 5 Numa node index is 0

nCell 0 nSlotTick 748000 nDlAliveTick 1496000 nUlAliveTick 2992000


ebbu_pool_event_print_info
=======================================================================
nListType(0) nNumCells(1): 0 
=======================================================================
TASK_NAME           PRI EXT PRE NEX CORE_AFFINITY          DEPENDENCY0         DEPENDENCY1         DEPENDENCY2         DEPENDENCY3         DEPENDENCY4         DEPENDENCY5         DEPENDENCY6         DEPENDENCY7
TMNG_TTI_START        0   0   0   3 0x0000003800000038     NR5G1_DL_CONFIG     NR5G1_UL_CONFIG     NR5G1_DL_BUF_CLR    ---                 ---                 ---                 ---                 ---                
TMNG_SYM2_WAKE_UP     0   0   0   1 0x0000003800000038     NR5G1_UL_PUSCH_CE0  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM6_WAKE_UP     0   0   0   1 0x0000003800000038     NR5G1_UL_PUSCH_EQL0 ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM11_WAKE_UP    0   0   0   1 0x0000003800000038     NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM13_WAKE_UP    0   0   0   2 0x0000003800000038     NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                 ---                 ---                 ---                 ---                 ---                
TMNG_PRACH_WAKE_UP    0   0   0   1 0x0000003800000038     NR5G1_UL_PRACH      ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SRS_WAKE_UP      0   0   0   0 0x0000003800000038     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CONFIG       0   0   1   5 0x0000003800000038     NR5G1_DL_ORAN       NR5G1_DL_CTRL       NR5G1_DL_PDSCH_RS   NR5G1_DL_BEAM_GEN   NR5G1_DL_PDSCH_TB   ---                 ---                 ---                
NR5G1_DL_BUF_CLR      1   0   1   1 0x0000003800000038     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_ORAN         0   0   1   0 0x0000003800000038     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_TB     0   0   1   0 0x0000003800000038     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SCRM   1   1   1   1 0x0000003800000038     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SYM    1   0   2   1 0x0000003800000038     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_RS     1   0   1   1 0x0000003800000038     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CTRL         1   0   1   1 0x0000003800000038     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_CONFIG       0   0   1   7 0x0000003800000038     NR5G1_UL_BEAM_GEN   NR5G1_UL_SRS_DECOMP NR5G1_UL_PRACH      NR5G1_UL_PUSCH_DMRS NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                
NR5G1_UL_PUSCH_DMRS   2   0   1   2 0x0000003800000038     NR5G1_UL_PUSCH_CE0  NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE0    2   0   2   2 0x0000003800000038     NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE7    2   0   3   1 0x0000003800000038     NR5G1_UL_PUSCH_EQL7 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL0   2   0   3   1 0x0000003800000038     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL7   2   0   3   1 0x0000003800000038     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_LLR    1   0   2   1 0x0000003800000038     NR5G1_UL_PUSCH_DEC  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_DEC    1   0   1   0 0x0000003800000038     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_TB     1   1   1   1 0x0000003800000038     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH        2   0   2   1 0x0000003800000038     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PRACH        2   0   2   1 0x0000003800000038     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_DECOMP   2   1   2   1 0x0000003800000038     NR5G1_UL_SRS_CE     ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE       2   0   1   1 0x0000003800000038     NR5G1_UL_SRS_POST   ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE_POST   2   1   1   0 0x0000003800000038     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_POST     1   0   1   1 0x0000003800000038     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_POST         1   0   4   0 0x0000003800000038     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_POST         1   0   5   0 0x0000003800000038     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_GEN     1   0   1   1 0x0000003800000038     NR5G1_DL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_TX      1   0   1   1 0x0000003800000038     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_GEN     1   0   1   1 0x0000003800000038     NR5G1_UL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_TX      1   0   1   1 0x0000003800000038     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH_BEAM_GEN   2   0   0   0 0x0000003800000038     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
[1;32mMSG_TYPE_PHY_CONFIG_REQ[0]
      Processed in:                           1,144.02 milli-secs
      From API Arrival:                       1,144.03 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[1] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [1]:
    nCarrierIdx: 1
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 1
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0
phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

Using ORAN Config for RU 0 from config file......
[intsId: 1 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_1 mz_len 1,501,440 bytes!
[intsId: 1] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 1 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 1 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_1 mz_len 121,472 bytes!
[intsId: 1] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 1 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
[intsId: 1 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 1 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_1 mz_len 35,273,088 bytes!
[intsId: 1] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 1 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 1 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_1 mz_len 5,939,456 bytes!
[intsId: 1] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 1 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 1 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_1 mz_len 3,673,856 bytes!
[intsId: 1] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 1 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 1

nCell 1 nSlotTick 748000 nDlAliveTick 1496000 nUlAliveTick 2992000
[1;32mMSG_TYPE_PHY_CONFIG_REQ[1]
      Processed in:                              38.52 milli-secs
      From API Arrival:                       1,182.56 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[0] from nCoreId[0]
[0mMLogRestart
MLogOpen: filename(.//l1mlog_wls0.bin) mlogSubframes (128), mlogCores(40), mlogSize(10000) mlog_mask (-1)
    mlogSubframes (128), mlogCores(40), mlogSize(10000)
    localMLogTimerInit
        System clock (rdtsc)  resolution 1496487987 [Hz]
        Ticks per us 1496
    MLog Storage: 0x7f6e5c1f1100 -> 0x7f6e5f2c7830 [ 51210032 bytes ]
    localMLogFreqReg: 1496. Storing: 1496
    Mlog Open successful

MLogSetup nCoreMask0(0x0000003800000038) nCoreMask1(0x0000000000000000) nCoreMask2(0x0000000000000000) nCoreMask3(0x0000000000000000)
  CoreId(3) Idx(1)
  CoreId(4) Idx(2)
  CoreId(5) Idx(3)
  CoreId(35) Idx(4)
  CoreId(36) Idx(5)
  CoreId(37) Idx(6)
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       126 /         Size:  1,288,165,016
        DPDK Buffers Alloc:        16 /         Size:    124,475,904
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:       143 /         Size:  1,461,635,776
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 0, Mode: 1, Count: 100207, Period: 1, NumSlotPerSfn: 20
ebbu_pool_update_ctx: nQueueCtx[4] nNumCells[2] nIsMassiveMimoConfig[0] nSrsCoreMask[0x0000000000000000]

EBBUPOOL [INFO][ebbu_pool_queue_ctx_set_threshold]:The new threshold is [4] for numa node [0]
[1;32mMSG_TYPE_PHY_START_REQ[0]
      Processed in:                             939.65 milli-secs
      From API Arrival:                         939.66 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[1] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       126 /         Size:  1,288,165,016
        DPDK Buffers Alloc:        16 /         Size:    124,475,904
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:       143 /         Size:  1,461,635,776
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 1, Mode: 1, Count: 100207, Period: 1, NumSlotPerSfn: 20
Timer Mode
timer_init: coreBind: 2, corePriority: 96, corePolicy: 1


timer_reg_proc: nPeriod: 1, SkipTti: 10, pProc: 0x1459d30, lpData: (nil), Numerology: 1
                Period: 1, SkipTti: 10, FirstFew: 200


timer_reg_proc_symbol: nSymbol: 6, pProc: 0x143c810, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 10, pProc: 0x143c840, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 1, pProc: 0x143c870, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 3, pProc: 0x143c8a0, lpData: (nil)
nr5g_gnb_urllc_register_call_backs: nTimerMode[1] nUrllcMiniSlotMask[0]
[1;32mMSG_TYPE_PHY_START_REQ[1]
      Processed in:                               4.90 milli-secs
      From API Arrival:                         944.59 milli-secs
[0mtimer_main_thread:        [PID: 145168] binding on [CPU  2] [PRIO: 96] [POLICY:  1]
                          Numerology: [     1], numSlotsPerSubframe: [ 2], ttiPeriod: [ 500 usecs]
                        Period (usecs):     35     71    107    142    178    214    250    285    321    357    392    428    464    500 
                    Fn Callbacks (Sym):      0      1      2      3      4      5      6      7      8      9     10     11     12     13
                          Instance 0  :    YES    YES     NO    YES     NO     NO    YES     NO     NO     NO    YES     NO     NO     NO 
                          Instance 1  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 
                          Instance 2  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 

ebbu_pool_update_frame_slot_sym_num: nSlotIdx[1997] frame,slot[1023,18] nNumSlotPerSfn[20]
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min  5Sec ] NumActiveCarrier: 2 NumBbuCores: 6. Tti2Tti Time: [500.00..505.56..515.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     205.00    288.63    445.00 |       41%       58%       89%
    UL_LINK  MU1  |     565.00    595.04    615.00 |      113%      119%      123%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,507,837     944,000 |    158,896 /    158,896      0.00%     120,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,507,837     944,000 |    158,817 /    158,817      0.00%     120,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      3     4     5    35    36    37     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  21.98 22.30 22.11 22.04 22.34 21.95   22.12
     Intr % :   0.64  0.62  0.63  0.65  0.63  0.67    0.64
    Spare % :   0.62  0.64  0.64  0.63  0.64  1.02    0.70
    Sleep % :  76.74 76.41 76.60 76.67 76.37 76.34   76.52
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000 10000 10000
    TTI Min :      0     0     0     0     0     0
    TTI Avg :     29    29    29    29    29    29
    TTI Max :     95    95    93    96    95    95
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|202000|     0|202000|     0|202000|129280|     0|129280|     0|129280| 40400|     0|     0| 40400| 10080|     0|     0| 10080|     0|     0|     0|     0|
   1|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 10Sec ] NumActiveCarrier: 2 NumBbuCores: 6. Tti2Tti Time: [500.00..505.61..515.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     205.00    288.52    445.00 |       41%       58%       89%
    UL_LINK  MU1  |     565.00    590.23    620.00 |      113%      118%      124%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,508,224     944,000 |    158,976 /    158,976      0.00%     120,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,508,224     944,000 |    158,976 /    158,976      0.00%     120,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      3     4     5    35    36    37     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  30.35 30.67 30.53 30.51 30.59 30.46   30.52
     Intr % :   0.89  0.86  0.87  0.89  0.87  0.92    0.88
    Spare % :   0.62  0.64  0.63  0.62  0.64  0.94    0.68
    Sleep % :  68.13 67.82 67.94 67.96 67.88 67.67   67.90
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000 10000 10000
    TTI Min :      0     0     0     0     0     0
    TTI Avg :     29    30    30    29    30    29
    TTI Max :     93    95    93    95    96    93
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   1|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 15Sec ] NumActiveCarrier: 2 NumBbuCores: 6. Tti2Tti Time: [500.00..505.57..515.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     205.00    288.29    445.00 |       41%       58%       89%
    UL_LINK  MU1  |     565.00    589.97    615.00 |      113%      118%      123%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,508,224     944,120 |    158,896 /    158,896      0.00%     120,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,508,224     944,120 |    159,055 /    159,055      0.00%     120,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      3     4     5    35    36    37     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  30.51 30.41 30.35 30.61 30.70 30.40   30.50
     Intr % :   0.88  0.86  0.87  0.90  0.87  0.92    0.88
    Spare % :   0.62  0.63  0.62  0.62  0.62  0.93    0.67
    Sleep % :  67.97 68.08 68.13 67.84 67.79 67.73   67.92
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10001 10001 10001 10001 10001 10001
    TTI Min :      0     0     0     0     0     0
    TTI Avg :     29    29    29    30    30    29
    TTI Max :     96    93    96    92    96    95
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   1|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 20Sec ] NumActiveCarrier: 2 NumBbuCores: 6. Tti2Tti Time: [500.00..505.63..515.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     205.00    288.37    445.00 |       41%       58%       89%
    UL_LINK  MU1  |     570.00    590.16    615.00 |      114%      118%      123%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,508,224     943,760 |    159,055 /    159,055      0.00%     119,940 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,508,224     943,760 |    158,976 /    158,976      0.00%     119,940 |      3   3.00      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      3     4     5    35    36    37     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  30.38 30.75 30.48 30.37 30.71 30.33   30.50
     Intr % :   0.89  0.87  0.88  0.89  0.87  0.92    0.89
    Spare % :   0.62  0.63  0.63  0.62  0.63  0.94    0.68
    Sleep % :  68.09 67.73 68.00 68.10 67.77 67.80   67.92
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :   9998  9998  9998  9998  9998  9998
    TTI Min :      0     0     0     0     0     0
    TTI Avg :     29    30    29    29    30    29
    TTI Max :     95    93    99    96    93    93
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|199970|     0|199970|     0|199970|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
   1|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 25Sec ] NumActiveCarrier: 2 NumBbuCores: 6. Tti2Tti Time: [500.00..505.68..515.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     205.00    288.33    445.00 |       41%       58%       89%
    UL_LINK  MU1  |     565.00    590.51    620.00 |      113%      118%      124%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,508,224     944,000 |    158,896 /    158,896      0.00%     120,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,508,224     944,000 |    158,976 /    158,976      0.00%     120,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      3     4     5    35    36    37     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  30.44 30.52 30.38 30.57 30.60 30.47   30.50
     Intr % :   0.89  0.87  0.88  0.89  0.86  0.92    0.89
    Spare % :   0.62  0.65  0.62  0.62  0.65  0.94    0.68
    Sleep % :  68.04 67.94 68.10 67.90 67.86 67.66   67.92
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000 10000 10000
    TTI Min :      0     0     0     0     0     0
    TTI Avg :     29    30    29    30    30    29
    TTI Max :     95    95    92    96    93    96
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|399900|     0|399900|     0|399900|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   1|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 30Sec ] NumActiveCarrier: 2 NumBbuCores: 6. Tti2Tti Time: [500.00..505.65..515.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     205.00    288.59    445.00 |       41%       58%       89%
    UL_LINK  MU1  |     565.00    590.72    620.00 |      113%      118%      124%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,508,224     944,000 |    159,055 /    159,055      0.00%     120,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,508,224     944,000 |    158,896 /    158,896      0.00%     120,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      3     4     5    35    36    37     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  30.30 30.54 30.30 30.66 30.90 30.39   30.52
     Intr % :   0.89  0.86  0.87  0.89  0.87  0.91    0.88
    Spare % :   0.62  0.63  0.63  0.62  0.62  0.95    0.68
    Sleep % :  68.18 67.95 68.18 67.81 67.59 67.73   67.91
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000 10000 10000
    TTI Min :      0     0     0     0     0     0
    TTI Avg :     29    30    29    30    30    29
    TTI Max :     93    93    93    93    93    95
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   1|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 35Sec ] NumActiveCarrier: 2 NumBbuCores: 6. Tti2Tti Time: [500.00..505.68..515.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     205.00    288.55    445.00 |       41%       58%       89%
    UL_LINK  MU1  |     565.00    590.65    620.00 |      113%      118%      124%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,508,224     944,120 |    158,896 /    158,896      0.00%     120,060 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,508,224     944,120 |    159,055 /    159,055      0.00%     120,060 |      3   3.00      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      3     4     5    35    36    37     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  30.55 30.63 30.24 30.60 30.55 30.47   30.51
     Intr % :   0.88  0.86  0.87  0.89  0.87  0.92    0.88
    Spare % :   0.62  0.63  0.63  0.62  0.63  0.94    0.68
    Sleep % :  67.94 67.86 68.24 67.86 67.94 67.65   67.92
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10001 10001 10001 10001 10001 10001
    TTI Min :      0     0     0     0     0     0
    TTI Avg :     30    30    29    30    30    29
    TTI Max :     93    95    96    93    96    93
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
   1|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 40Sec ] NumActiveCarrier: 2 NumBbuCores: 6. Tti2Tti Time: [500.00..505.57..515.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     205.00    288.60    445.00 |       41%       58%       89%
    UL_LINK  MU1  |     565.00    589.60    620.00 |      113%      118%      124%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,508,224     943,880 |    159,055 /    159,055      0.00%     119,940 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,508,224     943,880 |    158,896 /    158,896      0.00%     119,940 |      3   3.00      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      3     4     5    35    36    37     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  30.44 30.42 30.47 30.43 30.78 30.52   30.51
     Intr % :   0.88  0.86  0.87  0.89  0.86  0.92    0.88
    Spare % :   0.62  0.63  0.62  0.62  0.62  0.93    0.67
    Sleep % :  68.04 68.07 68.02 68.03 67.71 67.61   67.91
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :   9999  9999  9999  9999  9999  9999
    TTI Min :      0     0     0     0     0     0
    TTI Avg :     29    29    29    29    30    29
    TTI Max :     93    96    95    93    93    95
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
   1|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 45Sec ] NumActiveCarrier: 2 NumBbuCores: 6. Tti2Tti Time: [500.00..505.60..515.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     205.00    288.51    445.00 |       41%       58%       89%
    UL_LINK  MU1  |     565.00    589.81    615.00 |      113%      118%      123%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,508,224     944,000 |    158,976 /    158,976      0.00%     120,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,508,224     944,000 |    158,976 /    158,976      0.00%     120,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      3     4     5    35    36    37     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  30.35 30.65 30.34 30.38 30.95 30.37   30.51
     Intr % :   0.89  0.86  0.87  0.89  0.87  0.91    0.88
    Spare % :   0.62  0.63  0.64  0.62  0.62  0.96    0.68
    Sleep % :  68.13 67.84 68.12 68.08 67.54 67.75   67.91
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000 10000 10000
    TTI Min :      0     0     0     0     0     0
    TTI Avg :     29    30    29    29    30    29
    TTI Max :     93    95    92    93    96    95
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   1|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 50Sec ] NumActiveCarrier: 2 NumBbuCores: 6. Tti2Tti Time: [500.00..505.55..515.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     205.00    288.34    445.00 |       41%       58%       89%
    UL_LINK  MU1  |     565.00    590.07    620.00 |      113%      118%      124%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,508,224     944,000 |    158,976 /    158,976      0.00%     120,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,508,224     944,000 |    158,976 /    158,976      0.00%     120,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      3     4     5    35    36    37     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  30.49 30.45 30.38 30.67 30.63 30.35   30.50
     Intr % :   0.89  0.86  0.88  0.89  0.86  0.92    0.88
    Spare % :   0.62  0.63  0.63  0.62  0.63  0.94    0.68
    Sleep % :  67.98 68.03 68.09 67.80 67.86 67.77   67.92
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000 10000 10000
    TTI Min :      0     0     0     0     0     0
    TTI Avg :     29    29    29    30    30    29
    TTI Max :     93    95    93    93    96    93
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
   1|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
ebbu_pool_update_multi_cell_status Call Stop: (nPhyDiStartCurrCount 100207 nPhyDiStartCount 100207)
phydi_stop[from 2]: phyInstance: -1, sendStop: 1, phyIdStart: 0, phyIdStop: 40
    PHY_STOP PhyInstance[0] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    PHY_STOP PhyInstance[1] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    Send MSG_TYPE_PHY_STOP_RESP[0]
    Send MSG_TYPE_PHY_STOP_RESP[1]
[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[0] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 0, sendStop: 9, testFileName: 536873212, phyIdStart: 0, phyIdStop: 1
    PHY_SHUTDOWN PhyInstance[0] nPhyDiState[32] nPhyDiStateCount[0]
timer_main_thread exiting [PID: 145168]
L1_MEM_MGR: [instID 0] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[0]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        77 /         Size:  1,169,085,456
        DPDK Buffers Alloc:        11 /         Size:     77,966,592
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:        89 /         Size:  1,296,046,904
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[0]
      Processed in:                              21.49 milli-secs
      From API Arrival:                          21.51 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[1] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 1, sendStop: 9, testFileName: 536873212, phyIdStart: 1, phyIdStop: 2
    PHY_SHUTDOWN PhyInstance[1] nPhyDiState[32] nPhyDiStateCount[0]

EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 0 in core 3 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 1 in core 4 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 2 in core 5 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 3 in core 35 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 4 in core 36 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 5 in core 37 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:All consumer threads are destroyed!
EBBUPOOL [INFO][ebbu_pool_maintenance]:Framework Maintenance thread is destroyed successfully!
EBBUPOOL [INFO][ebbu_pool_release_threads]:Threads Released successfully!
EBBUPOOL [INFO][ebbu_pool_release_queues]:Release queues successfully!
EBBUPOOL [INFO][ebbu_pool_release_handler]:Release handler successfully!

MLogPrint: ext_filename(.//l1mlog_wls0_FD_2300_timer.bin)
    Opening MLog File: .//l1mlog_wls0_FD_2300_timer.bin
    MLog file .//l1mlog_wls0_FD_2300_timer.bin closed
    Mlog Print with Time successful

[phydi_get_mlog_stats_nr5g] filename: .//l1_mlog_stats.txt
L1_MEM_MGR: [instID 1] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[1]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        38 /         Size:  1,128,211,880
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:        39 /         Size:  1,177,206,736
----------------------------------------------------------------------------


[1;35m
wls_print_stats
[0m[1;35mnWlsInst[0] nCellMapping[0x00000100001fffff]
[0mCell QueueAlloc  CellAlloc   CellSend      Diff1       Diff
   0    3907848    3907800    3907800         48          0
   1     390828     390780     390780         48          0
   2         48          0          0         48          0
   3         48          0          0         48          0
   4         48          0          0         48          0
   5         48          0          0         48          0
   6         48          0          0         48          0
   7         48          0          0         48          0
   8         48          0          0         48          0
   9         48          0          0         48          0
  10         48          0          0         48          0
  11         48          0          0         48          0
  12         48          0          0         48          0
  13         48          0          0         48          0
  14         48          0          0         48          0
  15         48          0          0         48          0
  16         48          0          0         48          0
  17         48          0          0         48          0
  18         48          0          0         48          0
  19         48          0          0         48          0
  20         48          0          0         48          0
  40    1002183    1002135    1002135         48          0
[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[1]
      Processed in:                           1,051.11 milli-secs
      From API Arrival:                       1,072.64 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[0] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        22 /         Size:    805,135,784
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:        23 /         Size:    854,130,640
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[0]
      Processed in:                             516.16 milli-secs
      From API Arrival:                       1,569.62 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        22 /         Size:    805,135,784
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:        23 /         Size:    854,130,640
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[1] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:         6 /         Size:    482,059,688
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:         7 /         Size:    531,054,544
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[1]
      Processed in:                             504.76 milli-secs
      From API Arrival:                       1,023.85 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:         6 /         Size:    482,059,688
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:         7 /         Size:    531,054,544
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_ADD_REMOVE_CORE from nCoreId[0]
[0mphycfg_set_options: PDSCH_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: PUSCH_MMSE_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: PUCCH_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: CE_INTERP_METHOD[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: LINEAR_INTERP_ENABLE nCellMask[0x0000000000ffffff]
      Cell[0] [ 4] Len[1]
      Cell[1] [ 4] Len[1]
      Cell[2] [ 4] Len[1]
      Cell[3] [ 4] Len[1]
      Cell[4] [ 4] Len[1]
      Cell[5] [ 4] Len[1]
      Cell[6] [ 4] Len[1]
      Cell[7] [ 4] Len[1]
      Cell[8] [ 4] Len[1]
      Cell[9] [ 4] Len[1]
      Cell[10] [ 4] Len[1]
      Cell[11] [ 4] Len[1]
      Cell[12] [ 4] Len[1]
      Cell[13] [ 4] Len[1]
      Cell[14] [ 4] Len[1]
      Cell[15] [ 4] Len[1]
      Cell[16] [ 4] Len[1]
      Cell[17] [ 4] Len[1]
      Cell[18] [ 4] Len[1]
      Cell[19] [ 4] Len[1]
      Cell[20] [ 4] Len[1]
      Cell[21] [ 4] Len[1]
      Cell[22] [ 4] Len[1]
      Cell[23] [ 4] Len[1]
phycfg_set_options: EBBU_POOL_NUM_QUEUE[4]
phycfg_set_options: EBBU_POOL_QUEUE_SIZE[1024]
phycfg_set_options: EBBU_POOL_NUM_CONTEXT[4]
phycfg_set_options: EBBU_POOL_MAX_CONTEXT_FETCH[2]
phycfg_set_options: REMOVE_MEMCPY_MEMSET[1]
[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[0] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[0]
      Processed in:                              39.31 milli-secs
      From API Arrival:                          39.42 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[1] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[1]
      Processed in:                              38.88 milli-secs
      From API Arrival:                          78.33 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[0] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [0]:
    nCarrierIdx: 0
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 1
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0
bbdev_nr5g_ul_harq_buf_alloc: nCells[2] nSplitPerCell[2] nHarqSize[4194304] nMaxPointerPagePerCell[32768]
    i[0] j[0] Idx[0]
    i[0] j[1] Idx[32768]
    i[1] j[0] Idx[65536]
    i[1] j[1] Idx[98304]
phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

gSymbolDuration:35.714287, gSlotDuration:500.000000
[intsId: 0 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_0 mz_len 1,501,440 bytes!
[intsId: 0] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 0 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 0 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_0 mz_len 121,472 bytes!
[intsId: 0] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 0 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
Using ORAN Config for RU 0 from config file......
[intsId: 0 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_0 mz_len 35,273,088 bytes!
[intsId: 0] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 0 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 0 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_0 mz_len 5,939,456 bytes!
[intsId: 0] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 0 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 0 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_0 mz_len 3,673,856 bytes!
[intsId: 0] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 0 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 0

New ebbupool handler 0x7f6e1ac7ad00 is generated!, nNumaNode is 1

EBBUPOOL [INFO][ebbu_pool_create_queues]:nQueueNum 4, nQueueCtxNum 4, nQueueCtxMaxFetch 2, total queues 10
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Polling Queue with size 1024 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 0 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 3 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_maintenance]:ebbupool_main is created successfully!

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_0 in core 3 successfully! Pool core index is 0 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_1 in core 4 successfully! Pool core index is 1 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_2 in core 5 successfully! Pool core index is 2 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_3 in core 35 successfully! Pool core index is 3 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_4 in core 36 successfully! Pool core index is 4 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_5 in core 37 successfully! Pool core index is 5 Numa node index is 0

nCell 0 nSlotTick 748000 nDlAliveTick 1496000 nUlAliveTick 2992000


ebbu_pool_event_print_info
=======================================================================
nListType(0) nNumCells(1): 0 
=======================================================================
TASK_NAME           PRI EXT PRE NEX CORE_AFFINITY          DEPENDENCY0         DEPENDENCY1         DEPENDENCY2         DEPENDENCY3         DEPENDENCY4         DEPENDENCY5         DEPENDENCY6         DEPENDENCY7
TMNG_TTI_START        0   0   0   3 0x0000003800000038     NR5G1_DL_CONFIG     NR5G1_UL_CONFIG     NR5G1_DL_BUF_CLR    ---                 ---                 ---                 ---                 ---                
TMNG_SYM2_WAKE_UP     0   0   0   1 0x0000003800000038     NR5G1_UL_PUSCH_CE0  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM6_WAKE_UP     0   0   0   1 0x0000003800000038     NR5G1_UL_PUSCH_EQL0 ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM11_WAKE_UP    0   0   0   1 0x0000003800000038     NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM13_WAKE_UP    0   0   0   2 0x0000003800000038     NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                 ---                 ---                 ---                 ---                 ---                
TMNG_PRACH_WAKE_UP    0   0   0   1 0x0000003800000038     NR5G1_UL_PRACH      ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SRS_WAKE_UP      0   0   0   0 0x0000003800000038     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CONFIG       0   0   1   5 0x0000003800000038     NR5G1_DL_ORAN       NR5G1_DL_CTRL       NR5G1_DL_PDSCH_RS   NR5G1_DL_BEAM_GEN   NR5G1_DL_PDSCH_TB   ---                 ---                 ---                
NR5G1_DL_BUF_CLR      1   0   1   1 0x0000003800000038     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_ORAN         0   0   1   0 0x0000003800000038     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_TB     0   0   1   0 0x0000003800000038     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SCRM   1   1   1   1 0x0000003800000038     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SYM    1   0   2   1 0x0000003800000038     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_RS     1   0   1   1 0x0000003800000038     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CTRL         1   0   1   1 0x0000003800000038     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_CONFIG       0   0   1   7 0x0000003800000038     NR5G1_UL_BEAM_GEN   NR5G1_UL_SRS_DECOMP NR5G1_UL_PRACH      NR5G1_UL_PUSCH_DMRS NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                
NR5G1_UL_PUSCH_DMRS   2   0   1   2 0x0000003800000038     NR5G1_UL_PUSCH_CE0  NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE0    2   0   2   2 0x0000003800000038     NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE7    2   0   3   1 0x0000003800000038     NR5G1_UL_PUSCH_EQL7 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL0   2   0   3   1 0x0000003800000038     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL7   2   0   3   1 0x0000003800000038     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_LLR    1   0   2   1 0x0000003800000038     NR5G1_UL_PUSCH_DEC  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_DEC    1   0   1   0 0x0000003800000038     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_TB     1   1   1   1 0x0000003800000038     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH        2   0   2   1 0x0000003800000038     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PRACH        2   0   2   1 0x0000003800000038     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_DECOMP   2   1   2   1 0x0000003800000038     NR5G1_UL_SRS_CE     ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE       2   0   1   1 0x0000003800000038     NR5G1_UL_SRS_POST   ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE_POST   2   1   1   0 0x0000003800000038     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_POST     1   0   1   1 0x0000003800000038     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_POST         1   0   4   0 0x0000003800000038     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_POST         1   0   5   0 0x0000003800000038     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_GEN     1   0   1   1 0x0000003800000038     NR5G1_DL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_TX      1   0   1   1 0x0000003800000038     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_GEN     1   0   1   1 0x0000003800000038     NR5G1_UL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_TX      1   0   1   1 0x0000003800000038     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH_BEAM_GEN   2   0   0   0 0x0000003800000038     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
[1;32mMSG_TYPE_PHY_CONFIG_REQ[0]
      Processed in:                           1,133.50 milli-secs
      From API Arrival:                       1,133.51 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[1] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [1]:
    nCarrierIdx: 1
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 1
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0
phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

Using ORAN Config for RU 0 from config file......
[intsId: 1 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_1 mz_len 1,501,440 bytes!
[intsId: 1] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 1 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 1 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_1 mz_len 121,472 bytes!
[intsId: 1] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 1 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
[intsId: 1 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 1 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_1 mz_len 35,273,088 bytes!
[intsId: 1] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 1 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 1 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_1 mz_len 5,939,456 bytes!
[intsId: 1] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 1 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 1 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_1 mz_len 3,673,856 bytes!
[intsId: 1] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 1 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 1

nCell 1 nSlotTick 748000 nDlAliveTick 1496000 nUlAliveTick 2992000
[1;32mMSG_TYPE_PHY_CONFIG_REQ[1]
      Processed in:                              30.14 milli-secs
      From API Arrival:                       1,163.67 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[0] from nCoreId[0]
[0mMLogRestart
MLogOpen: filename(.//l1mlog_wls0.bin) mlogSubframes (128), mlogCores(40), mlogSize(10000) mlog_mask (-1)
    mlogSubframes (128), mlogCores(40), mlogSize(10000)
    localMLogTimerInit
        System clock (rdtsc)  resolution 1496488298 [Hz]
        Ticks per us 1496
    MLog Storage: 0x7f6e5c1f1100 -> 0x7f6e5f2c7830 [ 51210032 bytes ]
    localMLogFreqReg: 1496. Storing: 1496
    Mlog Open successful

MLogSetup nCoreMask0(0x0000003800000038) nCoreMask1(0x0000000000000000) nCoreMask2(0x0000000000000000) nCoreMask3(0x0000000000000000)
  CoreId(3) Idx(1)
  CoreId(4) Idx(2)
  CoreId(5) Idx(3)
  CoreId(35) Idx(4)
  CoreId(36) Idx(5)
  CoreId(37) Idx(6)
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       126 /         Size:  1,288,165,016
        DPDK Buffers Alloc:        16 /         Size:    124,475,904
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:       143 /         Size:  1,461,635,776
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 0, Mode: 1, Count: 100207, Period: 1, NumSlotPerSfn: 20
ebbu_pool_update_ctx: nQueueCtx[4] nNumCells[2] nIsMassiveMimoConfig[0] nSrsCoreMask[0x0000000000000000]

EBBUPOOL [INFO][ebbu_pool_queue_ctx_set_threshold]:The new threshold is [4] for numa node [0]
[1;32mMSG_TYPE_PHY_START_REQ[0]
      Processed in:                             936.59 milli-secs
      From API Arrival:                         936.60 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[1] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       126 /         Size:  1,288,165,016
        DPDK Buffers Alloc:        16 /         Size:    124,475,904
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:       143 /         Size:  1,461,635,776
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 1, Mode: 1, Count: 100207, Period: 1, NumSlotPerSfn: 20
Timer Mode
timer_init: coreBind: 2, corePriority: 96, corePolicy: 1


timer_reg_proc: nPeriod: 1, SkipTti: 10, pProc: 0x1459d30, lpData: (nil), Numerology: 1
                Period: 1, SkipTti: 10, FirstFew: 200


timer_reg_proc_symbol: nSymbol: 6, pProc: 0x143c810, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 10, pProc: 0x143c840, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 1, pProc: 0x143c870, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 3, pProc: 0x143c8a0, lpData: (nil)
nr5g_gnb_urllc_register_call_backs: nTimerMode[1] nUrllcMiniSlotMask[0]
[1;32mMSG_TYPE_PHY_START_REQ[1]
      Processed in:                               5.84 milli-secs
      From API Arrival:                         942.47 milli-secs
[0mtimer_main_thread:        [PID: 145820] binding on [CPU  2] [PRIO: 96] [POLICY:  1]
                          Numerology: [     1], numSlotsPerSubframe: [ 2], ttiPeriod: [ 500 usecs]
                        Period (usecs):     35     71    107    142    178    214    250    285    321    357    392    428    464    500 
                    Fn Callbacks (Sym):      0      1      2      3      4      5      6      7      8      9     10     11     12     13
                          Instance 0  :    YES    YES     NO    YES     NO     NO    YES     NO     NO     NO    YES     NO     NO     NO 
                          Instance 1  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 
                          Instance 2  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 

ebbu_pool_update_frame_slot_sym_num: nSlotIdx[1997] frame,slot[1023,18] nNumSlotPerSfn[20]
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min  5Sec ] NumActiveCarrier: 2 NumBbuCores: 6. Tti2Tti Time: [500.00..505.33..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     185.00    259.00    415.00 |       37%       52%       83%
    UL_LINK  MU1  |     485.00    510.73    530.00 |       97%      102%      106%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    862,869     567,928 |     72,923 /     72,923      0.00%      64,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    862,869     567,928 |     72,923 /     72,923      0.00%      63,968 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      3     4     5    35    36    37     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  20.66 20.89 20.66 20.83 20.93 20.81   20.80
     Intr % :   0.65  0.63  0.64  0.65  0.63  0.64    0.64
    Spare % :   0.63  0.66  0.65  0.63  0.65  0.64    0.64
    Sleep % :  78.04 77.81 78.03 77.88 77.77 77.89   77.90
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :   9999  9999  9999  9999  9999  9999
    TTI Min :      0     0     0     0     0     0
    TTI Avg :     27    27    27    27    27    27
    TTI Max :     92    92    92    92    92    92
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|204000|     0|204000|     0|204000|130560|     0|130560|     0|130560| 40800|     0|     0| 40800| 10200|     0|     0| 10200|     0|     0|     0|     0|
   1|204027|     0|204027|     0|204027|130560|     0|130560|     0|130560| 40800|     0|     0| 40800| 10200|     0|     0| 10200|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 10Sec ] NumActiveCarrier: 2 NumBbuCores: 6. Tti2Tti Time: [500.00..505.32..515.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     185.00    259.08    415.00 |       37%       52%       83%
    UL_LINK  MU1  |     485.00    505.52    530.00 |       97%      101%      106%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    863,091     568,072 |     72,960 /     72,960      0.00%      64,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    863,091     568,072 |     72,960 /     72,960      0.00%      64,032 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      3     4     5    35    36    37     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  28.53 28.83 28.59 28.64 28.82 28.76   28.70
     Intr % :   0.90  0.87  0.88  0.89  0.87  0.88    0.88
    Spare % :   0.63  0.64  0.65  0.63  0.64  0.64    0.64
    Sleep % :  69.92 69.64 69.86 69.82 69.65 69.70   69.77
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10001 10001 10001 10001 10001 10001
    TTI Min :      0     0     0     0     0     0
    TTI Avg :     28    28    28    28    28    28
    TTI Max :     92    92    93    92    95    95
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   1|200043|     0|200043|     0|200043|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 15Sec ] NumActiveCarrier: 2 NumBbuCores: 6. Tti2Tti Time: [500.00..505.29..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     185.00    259.07    415.00 |       37%       52%       83%
    UL_LINK  MU1  |     485.00    505.48    530.00 |       97%      101%      106%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    863,091     568,000 |     72,960 /     72,960      0.00%      64,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    863,091     568,000 |     72,960 /     72,960      0.00%      64,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      3     4     5    35    36    37     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  28.42 28.74 28.78 28.67 28.74 28.80   28.69
     Intr % :   0.90  0.87  0.89  0.89  0.88  0.88    0.89
    Spare % :   0.63  0.65  0.63  0.63  0.64  0.63    0.64
    Sleep % :  70.03 69.72 69.68 69.79 69.73 69.67   69.77
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000 10000 10000
    TTI Min :      0     0     0     0     0     0
    TTI Avg :     27    28    28    28    28    28
    TTI Max :     92    92    96    92    93    92
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   1|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 20Sec ] NumActiveCarrier: 2 NumBbuCores: 6. Tti2Tti Time: [500.00..505.25..515.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     185.00    259.05    415.00 |       37%       52%       83%
    UL_LINK  MU1  |     485.00    505.40    530.00 |       97%      101%      106%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    863,091     568,000 |     72,960 /     72,960      0.00%      64,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    863,091     568,000 |     72,960 /     72,960      0.00%      64,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      3     4     5    35    36    37     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  28.70 28.75 28.59 28.64 28.88 28.63   28.70
     Intr % :   0.90  0.87  0.88  0.89  0.87  0.88    0.88
    Spare % :   0.63  0.64  0.65  0.63  0.63  0.64    0.64
    Sleep % :  69.75 69.71 69.87 69.81 69.60 69.83   69.76
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000 10000 10000
    TTI Min :      0     0     0     0     0     0
    TTI Avg :     28    28    28    28    28    28
    TTI Max :     92    92    93    93    92    93
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   1|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 25Sec ] NumActiveCarrier: 2 NumBbuCores: 6. Tti2Tti Time: [500.00..505.31..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     185.00    258.81    415.00 |       37%       52%       83%
    UL_LINK  MU1  |     485.00    505.68    530.00 |       97%      101%      106%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    863,091     568,000 |     72,960 /     72,960      0.00%      64,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    863,091     568,000 |     72,960 /     72,960      0.00%      64,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      3     4     5    35    36    37     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  28.52 28.75 28.56 28.75 28.79 28.71   28.68
     Intr % :   0.90  0.87  0.89  0.90  0.87  0.88    0.89
    Spare % :   0.63  0.64  0.65  0.63  0.64  0.64    0.64
    Sleep % :  69.93 69.71 69.89 69.71 69.68 69.75   69.78
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000 10000 10000
    TTI Min :      0     0     0     0     0     0
    TTI Avg :     28    28    28    28    28    28
    TTI Max :     92    95    89    93    96    92
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   1|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 30Sec ] NumActiveCarrier: 2 NumBbuCores: 6. Tti2Tti Time: [500.00..505.25..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     185.00    259.09    415.00 |       37%       52%       83%
    UL_LINK  MU1  |     485.00    505.84    530.00 |       97%      101%      106%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    863,091     568,072 |     72,960 /     72,960      0.00%      64,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    863,091     568,072 |     72,960 /     72,960      0.00%      64,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      3     4     5    35    36    37     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  28.56 28.74 28.65 28.53 28.91 28.83   28.70
     Intr % :   0.90  0.88  0.88  0.89  0.87  0.88    0.88
    Spare % :   0.63  0.65  0.64  0.63  0.64  0.64    0.64
    Sleep % :  69.90 69.71 69.81 69.93 69.55 69.63   69.75
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10001 10001 10001 10001 10001 10001
    TTI Min :      0     0     0     0     0     0
    TTI Avg :     28    28    28    28    28    28
    TTI Max :     92    92    93    92    92    92
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   1|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 35Sec ] NumActiveCarrier: 2 NumBbuCores: 6. Tti2Tti Time: [500.00..505.20..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     185.00    258.90    415.00 |       37%       52%       83%
    UL_LINK  MU1  |     485.00    505.93    530.00 |       97%      101%      106%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    863,091     567,928 |     72,960 /     72,960      0.00%      64,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    863,091     567,928 |     72,960 /     72,960      0.00%      64,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      3     4     5    35    36    37     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  28.54 28.70 28.73 28.75 28.84 28.57   28.69
     Intr % :   0.89  0.87  0.89  0.89  0.87  0.88    0.88
    Spare % :   0.63  0.65  0.65  0.63  0.64  0.64    0.64
    Sleep % :  69.92 69.76 69.72 69.71 69.62 69.89   69.77
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :   9999  9999  9999  9999  9999  9999
    TTI Min :      0     0     0     0     0     0
    TTI Avg :     28    28    28    28    28    28
    TTI Max :     92    92    95    92    93    92
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   1|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 40Sec ] NumActiveCarrier: 2 NumBbuCores: 6. Tti2Tti Time: [500.00..505.27..515.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     185.00    258.97    415.00 |       37%       52%       83%
    UL_LINK  MU1  |     485.00    505.33    530.00 |       97%      101%      106%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    863,091     567,928 |     72,960 /     72,960      0.00%      63,968 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    863,091     567,928 |     72,960 /     72,960      0.00%      63,968 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      3     4     5    35    36    37     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  28.49 28.69 28.64 28.57 28.76 28.95   28.68
     Intr % :   0.90  0.88  0.88  0.89  0.87  0.89    0.89
    Spare % :   0.63  0.66  0.64  0.63  0.65  0.63    0.64
    Sleep % :  69.97 69.76 69.81 69.89 69.70 69.51   69.77
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :   9999  9999  9999  9999  9999  9999
    TTI Min :      0     0     0     0     0     0
    TTI Avg :     27    28    28    28    28    28
    TTI Max :     93    95    95    92    92    92
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
   1|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 45Sec ] NumActiveCarrier: 2 NumBbuCores: 6. Tti2Tti Time: [500.00..505.29..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     185.00    258.72    415.00 |       37%       52%       83%
    UL_LINK  MU1  |     485.00    505.25    530.00 |       97%      101%      106%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    863,091     568,072 |     72,960 /     72,960      0.00%      64,032 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    863,091     568,072 |     72,960 /     72,960      0.00%      64,032 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      3     4     5    35    36    37     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  28.72 28.61 28.51 28.75 28.83 28.62   28.67
     Intr % :   0.89  0.87  0.88  0.89  0.87  0.88    0.88
    Spare % :   0.63  0.65  0.66  0.63  0.64  0.66    0.65
    Sleep % :  69.74 69.85 69.92 69.71 69.65 69.83   69.78
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10001 10001 10001 10001 10001 10001
    TTI Min :      0     0     0     0     0     0
    TTI Avg :     28    28    28    28    28    28
    TTI Max :     92    92    92    93    95    95
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
   1|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 50Sec ] NumActiveCarrier: 2 NumBbuCores: 6. Tti2Tti Time: [500.00..505.17..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     185.00    258.92    415.00 |       37%       52%       83%
    UL_LINK  MU1  |     485.00    505.75    530.00 |       97%      101%      106%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    863,091     568,000 |     72,960 /     72,960      0.00%      64,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    863,091     568,000 |     72,960 /     72,960      0.00%      64,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      3     4     5    35    36    37     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  28.56 28.67 28.68 28.79 28.65 28.83   28.70
     Intr % :   0.89  0.87  0.88  0.90  0.86  0.88    0.88
    Spare % :   0.63  0.66  0.65  0.63  0.65  0.65    0.65
    Sleep % :  69.90 69.78 69.77 69.67 69.81 69.63   69.76
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000 10000 10000
    TTI Min :      0     0     0     0     0     0
    TTI Avg :     28    28    28    28    28    28
    TTI Max :     92    95    92    93    93    92
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   1|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
ebbu_pool_update_multi_cell_status Call Stop: (nPhyDiStartCurrCount 100207 nPhyDiStartCount 100207)
phydi_stop[from 2]: phyInstance: -1, sendStop: 1, phyIdStart: 0, phyIdStop: 40
    PHY_STOP PhyInstance[0] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    PHY_STOP PhyInstance[1] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    Send MSG_TYPE_PHY_STOP_RESP[0]
    Send MSG_TYPE_PHY_STOP_RESP[1]
[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[0] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 0, sendStop: 9, testFileName: 536873213, phyIdStart: 0, phyIdStop: 1
    PHY_SHUTDOWN PhyInstance[0] nPhyDiState[32] nPhyDiStateCount[0]
timer_main_thread exiting [PID: 145820]
L1_MEM_MGR: [instID 0] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[0]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        77 /         Size:  1,169,085,456
        DPDK Buffers Alloc:        11 /         Size:     77,966,592
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:        89 /         Size:  1,296,046,904
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[0]
      Processed in:                              21.47 milli-secs
      From API Arrival:                          21.51 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[1] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 1, sendStop: 9, testFileName: 536873213, phyIdStart: 1, phyIdStop: 2
    PHY_SHUTDOWN PhyInstance[1] nPhyDiState[32] nPhyDiStateCount[0]

EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 0 in core 3 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 1 in core 4 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 2 in core 5 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 3 in core 35 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 4 in core 36 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 5 in core 37 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:All consumer threads are destroyed!
EBBUPOOL [INFO][ebbu_pool_maintenance]:Framework Maintenance thread is destroyed successfully!
EBBUPOOL [INFO][ebbu_pool_release_threads]:Threads Released successfully!
EBBUPOOL [INFO][ebbu_pool_release_queues]:Release queues successfully!
EBBUPOOL [INFO][ebbu_pool_release_handler]:Release handler successfully!

MLogPrint: ext_filename(.//l1mlog_wls0_FD_2301_timer.bin)
    Opening MLog File: .//l1mlog_wls0_FD_2301_timer.bin
    MLog file .//l1mlog_wls0_FD_2301_timer.bin closed
    Mlog Print with Time successful

[phydi_get_mlog_stats_nr5g] filename: .//l1_mlog_stats.txt
L1_MEM_MGR: [instID 1] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[1]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        38 /         Size:  1,128,211,880
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:        39 /         Size:  1,177,206,736
----------------------------------------------------------------------------


[1;35m
wls_print_stats
[0m[1;35mnWlsInst[0] nCellMapping[0x00000100001fffff]
[0mCell QueueAlloc  CellAlloc   CellSend      Diff1       Diff
   0    4298628    4298580    4298580         48          0
   1     781608     781560     781560         48          0
   2         48          0          0         48          0
   3         48          0          0         48          0
   4         48          0          0         48          0
   5         48          0          0         48          0
   6         48          0          0         48          0
   7         48          0          0         48          0
   8         48          0          0         48          0
   9         48          0          0         48          0
  10         48          0          0         48          0
  11         48          0          0         48          0
  12         48          0          0         48          0
  13         48          0          0         48          0
  14         48          0          0         48          0
  15         48          0          0         48          0
  16         48          0          0         48          0
  17         48          0          0         48          0
  18         48          0          0         48          0
  19         48          0          0         48          0
  20         48          0          0         48          0
  40    1102402    1102354    1102354         48          0
[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[1]
      Processed in:                           1,049.70 milli-secs
      From API Arrival:                       1,071.23 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[0] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        22 /         Size:    805,135,784
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:        23 /         Size:    854,130,640
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[0]
      Processed in:                             485.73 milli-secs
      From API Arrival:                       1,537.68 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        22 /         Size:    805,135,784
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:        23 /         Size:    854,130,640
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[1] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:         6 /         Size:    482,059,688
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:         7 /         Size:    531,054,544
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[1]
      Processed in:                             505.95 milli-secs
      From API Arrival:                         994.34 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:         6 /         Size:    482,059,688
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:         7 /         Size:    531,054,544
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_ADD_REMOVE_CORE from nCoreId[0]
[0mphycfg_set_options: PDSCH_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: PUSCH_MMSE_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: PUCCH_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: CE_INTERP_METHOD[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: LINEAR_INTERP_ENABLE nCellMask[0x0000000000ffffff]
      Cell[0] [ 4] Len[1]
      Cell[1] [ 4] Len[1]
      Cell[2] [ 4] Len[1]
      Cell[3] [ 4] Len[1]
      Cell[4] [ 4] Len[1]
      Cell[5] [ 4] Len[1]
      Cell[6] [ 4] Len[1]
      Cell[7] [ 4] Len[1]
      Cell[8] [ 4] Len[1]
      Cell[9] [ 4] Len[1]
      Cell[10] [ 4] Len[1]
      Cell[11] [ 4] Len[1]
      Cell[12] [ 4] Len[1]
      Cell[13] [ 4] Len[1]
      Cell[14] [ 4] Len[1]
      Cell[15] [ 4] Len[1]
      Cell[16] [ 4] Len[1]
      Cell[17] [ 4] Len[1]
      Cell[18] [ 4] Len[1]
      Cell[19] [ 4] Len[1]
      Cell[20] [ 4] Len[1]
      Cell[21] [ 4] Len[1]
      Cell[22] [ 4] Len[1]
      Cell[23] [ 4] Len[1]
phycfg_set_options: EBBU_POOL_NUM_QUEUE[4]
phycfg_set_options: EBBU_POOL_QUEUE_SIZE[1024]
phycfg_set_options: EBBU_POOL_NUM_CONTEXT[4]
phycfg_set_options: EBBU_POOL_MAX_CONTEXT_FETCH[2]
phycfg_set_options: REMOVE_MEMCPY_MEMSET[1]
[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[0] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[0]
      Processed in:                              39.59 milli-secs
      From API Arrival:                          39.70 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[1] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[1]
      Processed in:                              38.67 milli-secs
      From API Arrival:                          78.39 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[0] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [0]:
    nCarrierIdx: 0
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 1
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0
bbdev_nr5g_ul_harq_buf_alloc: nCells[2] nSplitPerCell[2] nHarqSize[4194304] nMaxPointerPagePerCell[32768]
    i[0] j[0] Idx[0]
    i[0] j[1] Idx[32768]
    i[1] j[0] Idx[65536]
    i[1] j[1] Idx[98304]
phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

gSymbolDuration:35.714287, gSlotDuration:500.000000
[intsId: 0 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_0 mz_len 1,501,440 bytes!
[intsId: 0] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 0 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 0 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_0 mz_len 121,472 bytes!
[intsId: 0] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 0 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
Using ORAN Config for RU 0 from config file......
[intsId: 0 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_0 mz_len 35,273,088 bytes!
[intsId: 0] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 0 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 0 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_0 mz_len 5,939,456 bytes!
[intsId: 0] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 0 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 0 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_0 mz_len 3,673,856 bytes!
[intsId: 0] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 0 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 0

New ebbupool handler 0x7f6e09f22dc0 is generated!, nNumaNode is 1

EBBUPOOL [INFO][ebbu_pool_create_queues]:nQueueNum 4, nQueueCtxNum 4, nQueueCtxMaxFetch 2, total queues 10
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Polling Queue with size 1024 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 0 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 3 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_maintenance]:ebbupool_main is created successfully!

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_0 in core 3 successfully! Pool core index is 0 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_1 in core 4 successfully! Pool core index is 1 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_2 in core 5 successfully! Pool core index is 2 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_3 in core 35 successfully! Pool core index is 3 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_4 in core 36 successfully! Pool core index is 4 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_5 in core 37 successfully! Pool core index is 5 Numa node index is 0

nCell 0 nSlotTick 748000 nDlAliveTick 1496000 nUlAliveTick 2992000


ebbu_pool_event_print_info
=======================================================================
nListType(0) nNumCells(1): 0 
=======================================================================
TASK_NAME           PRI EXT PRE NEX CORE_AFFINITY          DEPENDENCY0         DEPENDENCY1         DEPENDENCY2         DEPENDENCY3         DEPENDENCY4         DEPENDENCY5         DEPENDENCY6         DEPENDENCY7
TMNG_TTI_START        0   0   0   3 0x0000003800000038     NR5G1_DL_CONFIG     NR5G1_UL_CONFIG     NR5G1_DL_BUF_CLR    ---                 ---                 ---                 ---                 ---                
TMNG_SYM2_WAKE_UP     0   0   0   1 0x0000003800000038     NR5G1_UL_PUSCH_CE0  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM6_WAKE_UP     0   0   0   1 0x0000003800000038     NR5G1_UL_PUSCH_EQL0 ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM11_WAKE_UP    0   0   0   1 0x0000003800000038     NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM13_WAKE_UP    0   0   0   2 0x0000003800000038     NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                 ---                 ---                 ---                 ---                 ---                
TMNG_PRACH_WAKE_UP    0   0   0   1 0x0000003800000038     NR5G1_UL_PRACH      ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SRS_WAKE_UP      0   0   0   0 0x0000003800000038     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CONFIG       0   0   1   5 0x0000003800000038     NR5G1_DL_ORAN       NR5G1_DL_CTRL       NR5G1_DL_PDSCH_RS   NR5G1_DL_BEAM_GEN   NR5G1_DL_PDSCH_TB   ---                 ---                 ---                
NR5G1_DL_BUF_CLR      1   0   1   1 0x0000003800000038     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_ORAN         0   0   1   0 0x0000003800000038     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_TB     0   0   1   0 0x0000003800000038     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SCRM   1   1   1   1 0x0000003800000038     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SYM    1   0   2   1 0x0000003800000038     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_RS     1   0   1   1 0x0000003800000038     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CTRL         1   0   1   1 0x0000003800000038     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_CONFIG       0   0   1   7 0x0000003800000038     NR5G1_UL_BEAM_GEN   NR5G1_UL_SRS_DECOMP NR5G1_UL_PRACH      NR5G1_UL_PUSCH_DMRS NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                
NR5G1_UL_PUSCH_DMRS   2   0   1   2 0x0000003800000038     NR5G1_UL_PUSCH_CE0  NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE0    2   0   2   2 0x0000003800000038     NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE7    2   0   3   1 0x0000003800000038     NR5G1_UL_PUSCH_EQL7 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL0   2   0   3   1 0x0000003800000038     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL7   2   0   3   1 0x0000003800000038     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_LLR    1   0   2   1 0x0000003800000038     NR5G1_UL_PUSCH_DEC  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_DEC    1   0   1   0 0x0000003800000038     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_TB     1   1   1   1 0x0000003800000038     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH        2   0   2   1 0x0000003800000038     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PRACH        2   0   2   1 0x0000003800000038     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_DECOMP   2   1   2   1 0x0000003800000038     NR5G1_UL_SRS_CE     ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE       2   0   1   1 0x0000003800000038     NR5G1_UL_SRS_POST   ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE_POST   2   1   1   0 0x0000003800000038     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_POST     1   0   1   1 0x0000003800000038     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_POST         1   0   4   0 0x0000003800000038     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_POST         1   0   5   0 0x0000003800000038     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_GEN     1   0   1   1 0x0000003800000038     NR5G1_DL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_TX      1   0   1   1 0x0000003800000038     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_GEN     1   0   1   1 0x0000003800000038     NR5G1_UL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_TX      1   0   1   1 0x0000003800000038     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH_BEAM_GEN   2   0   0   0 0x0000003800000038     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
[1;32mMSG_TYPE_PHY_CONFIG_REQ[0]
      Processed in:                           1,132.30 milli-secs
      From API Arrival:                       1,132.31 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[1] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [1]:
    nCarrierIdx: 1
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 1
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0
phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

[intsId: 1 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_1 mz_len 1,501,440 bytes!
[intsId: 1] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 1 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 1 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_1 mz_len 121,472 bytes!
[intsId: 1] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 1 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
Using ORAN Config for RU 0 from config file......
[intsId: 1 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 1 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_1 mz_len 35,273,088 bytes!
[intsId: 1] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 1 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 1 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_1 mz_len 5,939,456 bytes!
[intsId: 1] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 1 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 1 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_1 mz_len 3,673,856 bytes!
[intsId: 1] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 1 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 1

nCell 1 nSlotTick 748000 nDlAliveTick 1496000 nUlAliveTick 2992000
[1;32mMSG_TYPE_PHY_CONFIG_REQ[1]
      Processed in:                              29.41 milli-secs
      From API Arrival:                       1,161.74 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[0] from nCoreId[0]
[0mMLogRestart
MLogOpen: filename(.//l1mlog_wls0.bin) mlogSubframes (128), mlogCores(40), mlogSize(10000) mlog_mask (-1)
    mlogSubframes (128), mlogCores(40), mlogSize(10000)
    localMLogTimerInit
        System clock (rdtsc)  resolution 1496488039 [Hz]
        Ticks per us 1496
    MLog Storage: 0x7f6e5c1f1100 -> 0x7f6e5f2c7830 [ 51210032 bytes ]
    localMLogFreqReg: 1496. Storing: 1496
    Mlog Open successful

MLogSetup nCoreMask0(0x0000003800000038) nCoreMask1(0x0000000000000000) nCoreMask2(0x0000000000000000) nCoreMask3(0x0000000000000000)
  CoreId(3) Idx(1)
  CoreId(4) Idx(2)
  CoreId(5) Idx(3)
  CoreId(35) Idx(4)
  CoreId(36) Idx(5)
  CoreId(37) Idx(6)
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       126 /         Size:  1,288,165,016
        DPDK Buffers Alloc:        16 /         Size:    124,475,904
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:       143 /         Size:  1,461,635,776
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 0, Mode: 1, Count: 100207, Period: 1, NumSlotPerSfn: 20
ebbu_pool_update_ctx: nQueueCtx[4] nNumCells[2] nIsMassiveMimoConfig[0] nSrsCoreMask[0x0000000000000000]

EBBUPOOL [INFO][ebbu_pool_queue_ctx_set_threshold]:The new threshold is [4] for numa node [0]
[1;32mMSG_TYPE_PHY_START_REQ[0]
      Processed in:                             937.27 milli-secs
      From API Arrival:                         937.30 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[1] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       126 /         Size:  1,288,165,016
        DPDK Buffers Alloc:        16 /         Size:    124,475,904
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:       143 /         Size:  1,461,635,776
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 1, Mode: 1, Count: 100207, Period: 1, NumSlotPerSfn: 20
Timer Mode
timer_init: coreBind: 2, corePriority: 96, corePolicy: 1


timer_reg_proc: nPeriod: 1, SkipTti: 10, pProc: 0x1459d30, lpData: (nil), Numerology: 1
                Period: 1, SkipTti: 10, FirstFew: 200


timer_reg_proc_symbol: nSymbol: 6, pProc: 0x143c810, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 10, pProc: 0x143c840, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 1, pProc: 0x143c870, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 3, pProc: 0x143c8a0, lpData: (nil)
nr5g_gnb_urllc_register_call_backs: nTimerMode[1] nUrllcMiniSlotMask[0]
[1;32mMSG_TYPE_PHY_START_REQ[1]
      Processed in:                               5.09 milli-secs
      From API Arrival:                         942.42 milli-secs
[0mtimer_main_thread:        [PID: 146478] binding on [CPU  2] [PRIO: 96] [POLICY:  1]
                          Numerology: [     1], numSlotsPerSubframe: [ 2], ttiPeriod: [ 500 usecs]
                        Period (usecs):     35     71    107    142    178    214    250    285    321    357    392    428    464    500 
                    Fn Callbacks (Sym):      0      1      2      3      4      5      6      7      8      9     10     11     12     13
                          Instance 0  :    YES    YES     NO    YES     NO     NO    YES     NO     NO     NO    YES     NO     NO     NO 
                          Instance 1  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 
                          Instance 2  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 

ebbu_pool_update_frame_slot_sym_num: nSlotIdx[1997] frame,slot[1023,18] nNumSlotPerSfn[20]
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min  5Sec ] NumActiveCarrier: 2 NumBbuCores: 6. Tti2Tti Time: [500.00..504.73..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     180.00    246.18    390.00 |       36%       49%       78%
    UL_LINK  MU1  |     430.00    450.90    460.00 |       86%       90%       92%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    491,509     368,048 |     38,073 /     38,073      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    491,509     368,048 |     38,073 /     38,073      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      3     4     5    35    36    37     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  19.76 19.89 19.86 19.88 19.92 19.96   19.88
     Intr % :   0.68  0.66  0.68  0.68  0.66  0.68    0.67
    Spare % :   0.64  0.66  0.65  0.64  0.65  0.65    0.65
    Sleep % :  78.90 78.77 78.79 78.78 78.74 78.70   78.78
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10001 10001 10001 10001 10001 10001
    TTI Min :      0     0     0     0     0     0
    TTI Avg :     26    26    26    26    26    26
    TTI Max :     87    84    84    83    87    87
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|204000|     0|204000|     0|204000|130560|     0|130560|     0|130560| 40800|     0|     0| 40800| 10200|     0|     0| 10200|     0|     0|     0|     0|
   1|204000|     0|204000|     0|204000|130560|     0|130560|     0|130560| 40800|     0|     0| 40800| 10200|     0|     0| 10200|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 10Sec ] NumActiveCarrier: 2 NumBbuCores: 6. Tti2Tti Time: [500.00..504.69..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     180.00    245.94    390.00 |       36%       49%       78%
    UL_LINK  MU1  |     430.00    445.88    460.00 |       86%       89%       92%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    491,635     367,952 |     38,092 /     38,092      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    491,635     367,952 |     38,092 /     38,092      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      3     4     5    35    36    37     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  27.37 27.43 27.42 27.51 27.35 27.46   27.42
     Intr % :   0.95  0.91  0.93  0.94  0.92  0.93    0.93
    Spare % :   0.64  0.66  0.67  0.64  0.66  0.67    0.66
    Sleep % :  71.02 70.98 70.97 70.89 71.04 70.92   70.97
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :   9999  9999  9999  9999  9999  9999
    TTI Min :      0     0     0     0     0     0
    TTI Avg :     26    26    26    27    26    26
    TTI Max :     87    86    84    87    90    84
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   1|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 15Sec ] NumActiveCarrier: 2 NumBbuCores: 6. Tti2Tti Time: [500.00..504.96..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     180.00    245.85    390.00 |       36%       49%       78%
    UL_LINK  MU1  |     430.00    446.09    465.00 |       86%       89%       93%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    491,635     367,952 |     38,092 /     38,092      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    491,635     367,952 |     38,092 /     38,092      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      3     4     5    35    36    37     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  27.33 27.57 27.26 27.44 27.58 27.19   27.39
     Intr % :   0.95  0.92  0.93  0.94  0.92  0.93    0.93
    Spare % :   0.64  0.65  0.67  0.64  0.64  0.67    0.65
    Sleep % :  71.06 70.84 71.12 70.96 70.83 71.19   71.00
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :   9999  9999  9999  9999  9999  9999
    TTI Min :      0     0     0     0     0     0
    TTI Avg :     26    27    26    26    27    26
    TTI Max :     84    86    84    84    87    84
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   1|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 20Sec ] NumActiveCarrier: 2 NumBbuCores: 6. Tti2Tti Time: [500.00..505.11..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     180.00    245.86    390.00 |       36%       49%       78%
    UL_LINK  MU1  |     430.00    446.28    465.00 |       86%       89%       93%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    491,635     368,000 |     38,092 /     38,092      0.00%      31,984 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    491,635     368,000 |     38,092 /     38,092      0.00%      31,984 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      3     4     5    35    36    37     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  27.27 27.38 27.44 27.38 27.38 27.39   27.37
     Intr % :   0.95  0.92  0.93  0.95  0.93  0.93    0.94
    Spare % :   0.64  0.65  0.64  0.64  0.65  0.65    0.65
    Sleep % :  71.12 71.03 70.96 71.01 71.02 71.01   71.03
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000 10000 10000
    TTI Min :      0     0     0     0     0     0
    TTI Avg :     26    26    26    26    26    26
    TTI Max :     84    84    87    84    84    86
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
   1|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 25Sec ] NumActiveCarrier: 2 NumBbuCores: 6. Tti2Tti Time: [500.00..504.97..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     180.00    245.92    390.00 |       36%       49%       78%
    UL_LINK  MU1  |     430.00    446.15    460.00 |       86%       89%       92%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    491,635     368,048 |     38,092 /     38,092      0.00%      32,016 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    491,635     368,048 |     38,092 /     38,092      0.00%      32,016 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      3     4     5    35    36    37     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  27.43 27.49 27.30 27.43 27.38 27.36   27.40
     Intr % :   0.94  0.92  0.93  0.95  0.92  0.93    0.93
    Spare % :   0.64  0.65  0.65  0.64  0.65  0.65    0.65
    Sleep % :  70.96 70.93 71.10 70.96 71.03 71.04   71.00
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10001 10001 10001 10001 10001 10001
    TTI Min :      0     0     0     0     0     0
    TTI Avg :     26    26    26    26    26    26
    TTI Max :     87    84    87    84    86    87
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
   1|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 30Sec ] NumActiveCarrier: 2 NumBbuCores: 6. Tti2Tti Time: [500.00..504.55..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     180.00    246.06    390.00 |       36%       49%       78%
    UL_LINK  MU1  |     430.00    445.59    460.00 |       86%       89%       92%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    491,635     368,000 |     38,092 /     38,092      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    491,635     368,000 |     38,092 /     38,092      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      3     4     5    35    36    37     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  27.46 27.40 27.40 27.49 27.45 27.38   27.43
     Intr % :   0.94  0.91  0.93  0.95  0.92  0.93    0.93
    Spare % :   0.64  0.67  0.65  0.64  0.67  0.65    0.65
    Sleep % :  70.93 71.00 71.00 70.90 70.94 71.03   70.97
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10001 10001 10001 10001 10001 10001
    TTI Min :      0     0     0     0     0     0
    TTI Avg :     26    26    26    26    26    26
    TTI Max :     84    84    84    84    84    84
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   1|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 35Sec ] NumActiveCarrier: 2 NumBbuCores: 6. Tti2Tti Time: [500.00..504.93..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     180.00    245.93    390.00 |       36%       49%       78%
    UL_LINK  MU1  |     430.00    446.06    460.00 |       86%       89%       92%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    491,635     368,048 |     38,092 /     38,092      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    491,635     368,048 |     38,092 /     38,092      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      3     4     5    35    36    37     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  27.11 27.54 27.49 27.25 27.56 27.53   27.41
     Intr % :   0.94  0.92  0.94  0.93  0.93  0.93    0.93
    Spare % :   0.65  0.65  0.64  0.66  0.65  0.64    0.65
    Sleep % :  71.27 70.87 70.91 71.14 70.84 70.87   70.98
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000 10000 10000
    TTI Min :      0     0     0     0     0     0
    TTI Avg :     26    27    26    26    27    27
    TTI Max :     86    87    84    87    86    87
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   1|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 40Sec ] NumActiveCarrier: 2 NumBbuCores: 6. Tti2Tti Time: [500.00..504.84..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     180.00    246.08    390.00 |       36%       49%       78%
    UL_LINK  MU1  |     430.00    446.16    460.00 |       86%       89%       92%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    491,635     368,000 |     38,092 /     38,092      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    491,635     368,000 |     38,092 /     38,092      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      3     4     5    35    36    37     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  27.12 27.45 27.50 27.20 27.68 27.49   27.41
     Intr % :   0.94  0.93  0.94  0.94  0.93  0.93    0.94
    Spare % :   0.66  0.65  0.65  0.66  0.64  0.65    0.65
    Sleep % :  71.26 70.96 70.90 71.19 70.73 70.91   70.99
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000 10000 10000
    TTI Min :      0     0     0     0     0     0
    TTI Avg :     26    26    26    26    27    26
    TTI Max :     84    85    84    84    86    87
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   1|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 45Sec ] NumActiveCarrier: 2 NumBbuCores: 6. Tti2Tti Time: [500.00..504.65..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     180.00    246.13    390.00 |       36%       49%       78%
    UL_LINK  MU1  |     430.00    445.72    460.00 |       86%       89%       92%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    491,635     367,904 |     38,092 /     38,092      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    491,635     367,904 |     38,092 /     38,092      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      3     4     5    35    36    37     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  27.42 27.63 27.42 27.20 27.55 27.37   27.43
     Intr % :   0.94  0.92  0.93  0.95  0.93  0.93    0.93
    Spare % :   0.65  0.64  0.66  0.65  0.65  0.66    0.65
    Sleep % :  70.97 70.78 70.97 71.18 70.86 71.01   70.96
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :   9999  9998  9998  9999  9999  9999
    TTI Min :      0     0     0     0     0     0
    TTI Avg :     26    27    26    26    27    26
    TTI Max :     86    84    86    84    89    84
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   1|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 50Sec ] NumActiveCarrier: 2 NumBbuCores: 6. Tti2Tti Time: [500.00..504.75..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     180.00    245.82    390.00 |       36%       49%       78%
    UL_LINK  MU1  |     430.00    446.17    465.00 |       86%       89%       93%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    491,635     368,096 |     38,092 /     38,092      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    491,635     368,096 |     38,092 /     38,092      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      3     4     5    35    36    37     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  27.14 27.62 27.52 27.29 27.51 27.36   27.41
     Intr % :   0.93  0.92  0.93  0.93  0.93  0.93    0.93
    Spare % :   0.67  0.65  0.64  0.67  0.65  0.65    0.66
    Sleep % :  71.23 70.79 70.88 71.08 70.89 71.04   70.98
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10001 10002 10002 10001 10001 10001
    TTI Min :      0     0     0     0     0     0
    TTI Avg :     26    27    27    26    27    26
    TTI Max :     84    84    84    84    87    87
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   1|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
ebbu_pool_update_multi_cell_status Call Stop: (nPhyDiStartCurrCount 100207 nPhyDiStartCount 100207)
phydi_stop[from 2]: phyInstance: -1, sendStop: 1, phyIdStart: 0, phyIdStop: 40
    PHY_STOP PhyInstance[0] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    PHY_STOP PhyInstance[1] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    Send MSG_TYPE_PHY_STOP_RESP[0]
    Send MSG_TYPE_PHY_STOP_RESP[1]
[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[0] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 0, sendStop: 9, testFileName: 536873214, phyIdStart: 0, phyIdStop: 1
    PHY_SHUTDOWN PhyInstance[0] nPhyDiState[32] nPhyDiStateCount[0]
timer_main_thread exiting [PID: 146478]
L1_MEM_MGR: [instID 0] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[0]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        77 /         Size:  1,169,085,456
        DPDK Buffers Alloc:        11 /         Size:     77,966,592
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:        89 /         Size:  1,296,046,904
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[0]
      Processed in:                              21.24 milli-secs
      From API Arrival:                          21.39 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[1] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 1, sendStop: 9, testFileName: 536873214, phyIdStart: 1, phyIdStop: 2
    PHY_SHUTDOWN PhyInstance[1] nPhyDiState[32] nPhyDiStateCount[0]

EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 0 in core 3 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 1 in core 4 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 2 in core 5 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 3 in core 35 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 4 in core 36 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 5 in core 37 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:All consumer threads are destroyed!
EBBUPOOL [INFO][ebbu_pool_maintenance]:Framework Maintenance thread is destroyed successfully!
EBBUPOOL [INFO][ebbu_pool_release_threads]:Threads Released successfully!
EBBUPOOL [INFO][ebbu_pool_release_queues]:Release queues successfully!
EBBUPOOL [INFO][ebbu_pool_release_handler]:Release handler successfully!

MLogPrint: ext_filename(.//l1mlog_wls0_FD_2302_timer.bin)
    Opening MLog File: .//l1mlog_wls0_FD_2302_timer.bin
    MLog file .//l1mlog_wls0_FD_2302_timer.bin closed
    Mlog Print with Time successful

[phydi_get_mlog_stats_nr5g] filename: .//l1_mlog_stats.txt
L1_MEM_MGR: [instID 1] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[1]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        38 /         Size:  1,128,211,880
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:        39 /         Size:  1,177,206,736
----------------------------------------------------------------------------


[1;35m
wls_print_stats
[0m[1;35mnWlsInst[0] nCellMapping[0x00000100001fffff]
[0mCell QueueAlloc  CellAlloc   CellSend      Diff1       Diff
   0    4689408    4689360    4689360         48          0
   1    1172388    1172340    1172340         48          0
   2         48          0          0         48          0
   3         48          0          0         48          0
   4         48          0          0         48          0
   5         48          0          0         48          0
   6         48          0          0         48          0
   7         48          0          0         48          0
   8         48          0          0         48          0
   9         48          0          0         48          0
  10         48          0          0         48          0
  11         48          0          0         48          0
  12         48          0          0         48          0
  13         48          0          0         48          0
  14         48          0          0         48          0
  15         48          0          0         48          0
  16         48          0          0         48          0
  17         48          0          0         48          0
  18         48          0          0         48          0
  19         48          0          0         48          0
  20         48          0          0         48          0
  40    1202621    1202573    1202573         48          0
[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[1]
      Processed in:                           1,049.87 milli-secs
      From API Arrival:                       1,071.28 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[0] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        22 /         Size:    805,135,784
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:        23 /         Size:    854,130,640
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[0]
      Processed in:                             486.38 milli-secs
      From API Arrival:                       1,538.34 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        22 /         Size:    805,135,784
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:        23 /         Size:    854,130,640
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[1] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:         6 /         Size:    482,059,688
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:         7 /         Size:    531,054,544
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[1]
      Processed in:                             498.74 milli-secs
      From API Arrival:                         987.77 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:         6 /         Size:    482,059,688
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:         7 /         Size:    531,054,544
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_ADD_REMOVE_CORE from nCoreId[0]
[0mphycfg_set_options: PDSCH_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: PUSCH_MMSE_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: PUCCH_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: CE_INTERP_METHOD[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: LINEAR_INTERP_ENABLE nCellMask[0x0000000000ffffff]
      Cell[0] [ 4] Len[1]
      Cell[1] [ 4] Len[1]
      Cell[2] [ 4] Len[1]
      Cell[3] [ 4] Len[1]
      Cell[4] [ 4] Len[1]
      Cell[5] [ 4] Len[1]
      Cell[6] [ 4] Len[1]
      Cell[7] [ 4] Len[1]
      Cell[8] [ 4] Len[1]
      Cell[9] [ 4] Len[1]
      Cell[10] [ 4] Len[1]
      Cell[11] [ 4] Len[1]
      Cell[12] [ 4] Len[1]
      Cell[13] [ 4] Len[1]
      Cell[14] [ 4] Len[1]
      Cell[15] [ 4] Len[1]
      Cell[16] [ 4] Len[1]
      Cell[17] [ 4] Len[1]
      Cell[18] [ 4] Len[1]
      Cell[19] [ 4] Len[1]
      Cell[20] [ 4] Len[1]
      Cell[21] [ 4] Len[1]
      Cell[22] [ 4] Len[1]
      Cell[23] [ 4] Len[1]
phycfg_set_options: EBBU_POOL_NUM_QUEUE[4]
phycfg_set_options: EBBU_POOL_QUEUE_SIZE[1024]
phycfg_set_options: EBBU_POOL_NUM_CONTEXT[4]
phycfg_set_options: EBBU_POOL_MAX_CONTEXT_FETCH[2]
phycfg_set_options: REMOVE_MEMCPY_MEMSET[1]
[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[0] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[0]
      Processed in:                              39.38 milli-secs
      From API Arrival:                          39.49 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[1] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[1]
      Processed in:                              39.01 milli-secs
      From API Arrival:                          78.51 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[0] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [0]:
    nCarrierIdx: 0
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 1
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0
bbdev_nr5g_ul_harq_buf_alloc: nCells[2] nSplitPerCell[2] nHarqSize[4194304] nMaxPointerPagePerCell[32768]
    i[0] j[0] Idx[0]
    i[0] j[1] Idx[32768]
    i[1] j[0] Idx[65536]
    i[1] j[1] Idx[98304]
phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

gSymbolDuration:35.714287, gSlotDuration:500.000000
[intsId: 0 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_0 mz_len 1,501,440 bytes!
[intsId: 0] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 0 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 0 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_0 mz_len 121,472 bytes!
[intsId: 0] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 0 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
Using ORAN Config for RU 0 from config file......
[intsId: 0 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_0 mz_len 35,273,088 bytes!
[intsId: 0] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 0 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 0 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_0 mz_len 5,939,456 bytes!
[intsId: 0] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 0 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 0 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_0 mz_len 3,673,856 bytes!
[intsId: 0] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 0 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 0

New ebbupool handler 0x7f6e09f22dc0 is generated!, nNumaNode is 1

EBBUPOOL [INFO][ebbu_pool_create_queues]:nQueueNum 4, nQueueCtxNum 4, nQueueCtxMaxFetch 2, total queues 10
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Polling Queue with size 1024 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 0 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 3 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_maintenance]:ebbupool_main is created successfully!

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_0 in core 3 successfully! Pool core index is 0 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_1 in core 4 successfully! Pool core index is 1 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_2 in core 5 successfully! Pool core index is 2 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_3 in core 35 successfully! Pool core index is 3 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_4 in core 36 successfully! Pool core index is 4 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_5 in core 37 successfully! Pool core index is 5 Numa node index is 0

nCell 0 nSlotTick 748000 nDlAliveTick 1496000 nUlAliveTick 2992000


ebbu_pool_event_print_info
=======================================================================
nListType(0) nNumCells(1): 0 
=======================================================================
TASK_NAME           PRI EXT PRE NEX CORE_AFFINITY          DEPENDENCY0         DEPENDENCY1         DEPENDENCY2         DEPENDENCY3         DEPENDENCY4         DEPENDENCY5         DEPENDENCY6         DEPENDENCY7
TMNG_TTI_START        0   0   0   3 0x0000003800000038     NR5G1_DL_CONFIG     NR5G1_UL_CONFIG     NR5G1_DL_BUF_CLR    ---                 ---                 ---                 ---                 ---                
TMNG_SYM2_WAKE_UP     0   0   0   1 0x0000003800000038     NR5G1_UL_PUSCH_CE0  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM6_WAKE_UP     0   0   0   1 0x0000003800000038     NR5G1_UL_PUSCH_EQL0 ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM11_WAKE_UP    0   0   0   1 0x0000003800000038     NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM13_WAKE_UP    0   0   0   2 0x0000003800000038     NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                 ---                 ---                 ---                 ---                 ---                
TMNG_PRACH_WAKE_UP    0   0   0   1 0x0000003800000038     NR5G1_UL_PRACH      ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SRS_WAKE_UP      0   0   0   0 0x0000003800000038     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CONFIG       0   0   1   5 0x0000003800000038     NR5G1_DL_ORAN       NR5G1_DL_CTRL       NR5G1_DL_PDSCH_RS   NR5G1_DL_BEAM_GEN   NR5G1_DL_PDSCH_TB   ---                 ---                 ---                
NR5G1_DL_BUF_CLR      1   0   1   1 0x0000003800000038     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_ORAN         0   0   1   0 0x0000003800000038     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_TB     0   0   1   0 0x0000003800000038     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SCRM   1   1   1   1 0x0000003800000038     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SYM    1   0   2   1 0x0000003800000038     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_RS     1   0   1   1 0x0000003800000038     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CTRL         1   0   1   1 0x0000003800000038     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_CONFIG       0   0   1   7 0x0000003800000038     NR5G1_UL_BEAM_GEN   NR5G1_UL_SRS_DECOMP NR5G1_UL_PRACH      NR5G1_UL_PUSCH_DMRS NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                
NR5G1_UL_PUSCH_DMRS   2   0   1   2 0x0000003800000038     NR5G1_UL_PUSCH_CE0  NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE0    2   0   2   2 0x0000003800000038     NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE7    2   0   3   1 0x0000003800000038     NR5G1_UL_PUSCH_EQL7 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL0   2   0   3   1 0x0000003800000038     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL7   2   0   3   1 0x0000003800000038     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_LLR    1   0   2   1 0x0000003800000038     NR5G1_UL_PUSCH_DEC  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_DEC    1   0   1   0 0x0000003800000038     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_TB     1   1   1   1 0x0000003800000038     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH        2   0   2   1 0x0000003800000038     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PRACH        2   0   2   1 0x0000003800000038     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_DECOMP   2   1   2   1 0x0000003800000038     NR5G1_UL_SRS_CE     ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE       2   0   1   1 0x0000003800000038     NR5G1_UL_SRS_POST   ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE_POST   2   1   1   0 0x0000003800000038     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_POST     1   0   1   1 0x0000003800000038     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_POST         1   0   4   0 0x0000003800000038     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_POST         1   0   5   0 0x0000003800000038     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_GEN     1   0   1   1 0x0000003800000038     NR5G1_DL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_TX      1   0   1   1 0x0000003800000038     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_GEN     1   0   1   1 0x0000003800000038     NR5G1_UL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_TX      1   0   1   1 0x0000003800000038     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH_BEAM_GEN   2   0   0   0 0x0000003800000038     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
[1;32mMSG_TYPE_PHY_CONFIG_REQ[0]
      Processed in:                           1,132.47 milli-secs
      From API Arrival:                       1,132.49 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[1] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [1]:
    nCarrierIdx: 1
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 1
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0
phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

[intsId: 1 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_1 mz_len 1,501,440 bytes!
[intsId: 1] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 1 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 1 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_1 mz_len 121,472 bytes!
[intsId: 1] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 1 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
Using ORAN Config for RU 0 from config file......
[intsId: 1 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 1 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_1 mz_len 35,273,088 bytes!
[intsId: 1] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 1 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 1 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_1 mz_len 5,939,456 bytes!
[intsId: 1] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 1 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 1 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_1 mz_len 3,673,856 bytes!
[intsId: 1] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 1 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 1

nCell 1 nSlotTick 748000 nDlAliveTick 1496000 nUlAliveTick 2992000
[1;32mMSG_TYPE_PHY_CONFIG_REQ[1]
      Processed in:                              30.37 milli-secs
      From API Arrival:                       1,162.88 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[0] from nCoreId[0]
[0mMLogRestart
MLogOpen: filename(.//l1mlog_wls0.bin) mlogSubframes (128), mlogCores(40), mlogSize(10000) mlog_mask (-1)
    mlogSubframes (128), mlogCores(40), mlogSize(10000)
    localMLogTimerInit
        System clock (rdtsc)  resolution 1496488044 [Hz]
        Ticks per us 1496
    MLog Storage: 0x7f6e5c1f1100 -> 0x7f6e5f2c7830 [ 51210032 bytes ]
    localMLogFreqReg: 1496. Storing: 1496
    Mlog Open successful

MLogSetup nCoreMask0(0x0000003800000038) nCoreMask1(0x0000000000000000) nCoreMask2(0x0000000000000000) nCoreMask3(0x0000000000000000)
  CoreId(3) Idx(1)
  CoreId(4) Idx(2)
  CoreId(5) Idx(3)
  CoreId(35) Idx(4)
  CoreId(36) Idx(5)
  CoreId(37) Idx(6)
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       126 /         Size:  1,288,165,016
        DPDK Buffers Alloc:        16 /         Size:    124,475,904
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:       143 /         Size:  1,461,635,776
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 0, Mode: 1, Count: 100207, Period: 1, NumSlotPerSfn: 20
ebbu_pool_update_ctx: nQueueCtx[4] nNumCells[2] nIsMassiveMimoConfig[0] nSrsCoreMask[0x0000000000000000]

EBBUPOOL [INFO][ebbu_pool_queue_ctx_set_threshold]:The new threshold is [4] for numa node [0]
[1;32mMSG_TYPE_PHY_START_REQ[0]
      Processed in:                             935.57 milli-secs
      From API Arrival:                         935.57 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[1] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       126 /         Size:  1,288,165,016
        DPDK Buffers Alloc:        16 /         Size:    124,475,904
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:       143 /         Size:  1,461,635,776
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 1, Mode: 1, Count: 100207, Period: 1, NumSlotPerSfn: 20
Timer Mode
timer_init: coreBind: 2, corePriority: 96, corePolicy: 1


timer_reg_proc: nPeriod: 1, SkipTti: 10, pProc: 0x1459d30, lpData: (nil), Numerology: 1
                Period: 1, SkipTti: 10, FirstFew: 200


timer_reg_proc_symbol: nSymbol: 6, pProc: 0x143c810, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 10, pProc: 0x143c840, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 1, pProc: 0x143c870, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 3, pProc: 0x143c8a0, lpData: (nil)
nr5g_gnb_urllc_register_call_backs: nTimerMode[1] nUrllcMiniSlotMask[0]
[1;32mMSG_TYPE_PHY_START_REQ[1]
      Processed in:                               4.97 milli-secs
      From API Arrival:                         940.58 milli-secs
[0mtimer_main_thread:        [PID: 147146] binding on [CPU  2] [PRIO: 96] [POLICY:  1]
                          Numerology: [     1], numSlotsPerSubframe: [ 2], ttiPeriod: [ 500 usecs]
                        Period (usecs):     35     71    107    142    178    214    250    285    321    357    392    428    464    500 
                    Fn Callbacks (Sym):      0      1      2      3      4      5      6      7      8      9     10     11     12     13
                          Instance 0  :    YES    YES     NO    YES     NO     NO    YES     NO     NO     NO    YES     NO     NO     NO 
                          Instance 1  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 
                          Instance 2  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 

ebbu_pool_update_frame_slot_sym_num: nSlotIdx[1997] frame,slot[1023,18] nNumSlotPerSfn[20]
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min  5Sec ] NumActiveCarrier: 2 NumBbuCores: 6. Tti2Tti Time: [500.00..505.19..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     165.00    235.89    375.00 |       33%       47%       75%
    UL_LINK  MU1  |     480.00    502.86    515.00 |       96%      101%      103%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,060,781     743,905 |    120,051 /    120,051      0.00%      93,953 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,060,781     743,905 |    120,051 /    120,051      0.00%      93,953 |      3   3.00      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      3     4     5    35    36    37     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  18.74 19.00 18.84 18.86 18.99 18.92   18.89
     Intr % :   0.64  0.63  0.63  0.64  0.63  0.64    0.64
    Spare % :   0.65  0.65  0.68  0.65  0.65  0.68    0.66
    Sleep % :  79.95 79.70 79.83 79.82 79.70 79.75   79.79
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :   9999  9999  9999  9999  9999  9999
    TTI Min :      0     0     0     0     0     0
    TTI Avg :     24    25    25    25    25    25
    TTI Max :     89    89    90    89    89    90
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|203900|     0|203900|     0|203900|130496|     0|130496|     0|130496| 40780|     0|     0| 40780| 10195|     0|     0| 10195|     0|     0|     0|     0|
   1|203900|     0|203900|     0|203900|130496|     0|130496|     0|130496| 40780|     0|     0| 40780| 10195|     0|     0| 10195|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 10Sec ] NumActiveCarrier: 2 NumBbuCores: 6. Tti2Tti Time: [500.00..505.30..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     165.00    235.58    375.00 |       33%       47%       75%
    UL_LINK  MU1  |     480.00    498.15    515.00 |       96%      100%      103%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,061,054     744,095 |    120,112 /    120,112      0.00%      94,047 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,061,054     744,095 |    120,112 /    120,112      0.00%      94,047 |      3   3.00      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      3     4     5    35    36    37     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  25.92 26.17 26.02 25.93 26.21 26.03   26.05
     Intr % :   0.88  0.87  0.87  0.89  0.87  0.87    0.88
    Spare % :   0.66  0.66  0.67  0.67  0.66  0.67    0.67
    Sleep % :  72.51 72.28 72.42 72.49 72.24 72.40   72.39
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10001 10001 10001 10001 10001 10001
    TTI Min :      0     0     0     0     0     0
    TTI Avg :     25    25    25    25    25    25
    TTI Max :     89    90    89    89    90    89
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
   1|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 15Sec ] NumActiveCarrier: 2 NumBbuCores: 6. Tti2Tti Time: [500.00..505.25..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     165.00    235.68    375.00 |       33%       47%       75%
    UL_LINK  MU1  |     480.00    498.12    515.00 |       96%      100%      103%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,061,054     743,905 |    120,112 /    120,112      0.00%      93,953 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,061,054     743,905 |    120,112 /    120,112      0.00%      93,953 |      3   3.00      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      3     4     5    35    36    37     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  25.89 26.16 26.02 25.98 26.22 26.13   26.07
     Intr % :   0.89  0.87  0.88  0.89  0.87  0.88    0.88
    Spare % :   0.66  0.66  0.66  0.66  0.66  0.66    0.66
    Sleep % :  72.54 72.30 72.42 72.45 72.23 72.31   72.38
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :   9999  9999  9999  9999  9999  9999
    TTI Min :      0     0     0     0     0     0
    TTI Avg :     25    25    25    25    25    25
    TTI Max :     89    90    90    89    90    89
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
   1|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 20Sec ] NumActiveCarrier: 2 NumBbuCores: 6. Tti2Tti Time: [500.00..505.23..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     165.00    235.49    375.00 |       33%       47%       75%
    UL_LINK  MU1  |     480.00    497.96    515.00 |       96%      100%      103%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,061,054     744,000 |    120,112 /    120,112      0.00%      94,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,061,054     744,000 |    120,112 /    120,112      0.00%      94,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      3     4     5    35    36    37     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  25.84 26.21 25.95 25.82 26.37 26.11   26.05
     Intr % :   0.88  0.87  0.87  0.88  0.88  0.88    0.88
    Spare % :   0.66  0.66  0.67  0.66  0.65  0.67    0.66
    Sleep % :  72.60 72.24 72.49 72.61 72.08 72.32   72.39
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000 10000 10000
    TTI Min :      0     0     0     0     0     0
    TTI Avg :     25    25    25    25    25    25
    TTI Max :     89    90    89    89    90    87
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   1|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 25Sec ] NumActiveCarrier: 2 NumBbuCores: 6. Tti2Tti Time: [500.00..505.16..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     165.00    235.72    375.00 |       33%       47%       75%
    UL_LINK  MU1  |     480.00    498.35    515.00 |       96%      100%      103%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,061,054     744,095 |    120,112 /    120,112      0.00%      94,047 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,061,054     744,095 |    120,112 /    120,112      0.00%      94,047 |      3   3.00      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      3     4     5    35    36    37     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  25.75 26.34 26.05 25.82 26.38 26.17   26.09
     Intr % :   0.88  0.87  0.88  0.89  0.88  0.88    0.88
    Spare % :   0.66  0.65  0.67  0.66  0.65  0.67    0.66
    Sleep % :  72.69 72.12 72.38 72.62 72.07 72.26   72.36
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10001 10001 10001 10001 10001 10001
    TTI Min :      0     0     0     0     0     0
    TTI Avg :     25    25    25    25    25    25
    TTI Max :     89    90    90    89    90    90
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
   1|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 30Sec ] NumActiveCarrier: 2 NumBbuCores: 6. Tti2Tti Time: [500.00..505.29..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     165.00    235.50    375.00 |       33%       47%       75%
    UL_LINK  MU1  |     480.00    498.54    515.00 |       96%      100%      103%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,061,054     744,000 |    120,112 /    120,112      0.00%      94,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,061,054     744,000 |    120,112 /    120,112      0.00%      94,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      3     4     5    35    36    37     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  25.73 26.20 26.14 25.81 26.30 26.13   26.05
     Intr % :   0.88  0.87  0.87  0.89  0.87  0.88    0.88
    Spare % :   0.66  0.66  0.66  0.66  0.66  0.66    0.66
    Sleep % :  72.71 72.25 72.31 72.63 72.16 72.31   72.39
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000 10000 10000
    TTI Min :      0     0     0     0     0     0
    TTI Avg :     25    25    25    25    25    25
    TTI Max :     90    89    90    89    89    87
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   1|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 35Sec ] NumActiveCarrier: 2 NumBbuCores: 6. Tti2Tti Time: [500.00..505.25..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     165.00    235.68    375.00 |       33%       47%       75%
    UL_LINK  MU1  |     480.00    498.51    515.00 |       96%      100%      103%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,061,054     743,905 |    120,112 /    120,112      0.00%      93,953 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,061,054     743,905 |    120,112 /    120,112      0.00%      93,953 |      3   3.00      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      3     4     5    35    36    37     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  25.81 26.22 26.06 25.89 26.25 26.12   26.06
     Intr % :   0.88  0.87  0.88  0.88  0.88  0.88    0.88
    Spare % :   0.66  0.66  0.67  0.66  0.65  0.67    0.66
    Sleep % :  72.63 72.24 72.37 72.55 72.20 72.32   72.39
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :   9999  9999  9999  9999  9999  9999
    TTI Min :      0     0     0     0     0     0
    TTI Avg :     25    25    25    25    25    25
    TTI Max :     89    90    89    89    90    89
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
   1|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 40Sec ] NumActiveCarrier: 2 NumBbuCores: 6. Tti2Tti Time: [500.00..505.24..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     165.00    235.42    375.00 |       33%       47%       75%
    UL_LINK  MU1  |     480.00    497.95    515.00 |       96%      100%      103%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,061,054     744,000 |    120,112 /    120,112      0.00%      94,047 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,061,054     744,000 |    120,112 /    120,112      0.00%      94,047 |      3   3.00      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      3     4     5    35    36    37     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  25.84 26.22 25.97 25.99 26.20 26.06   26.05
     Intr % :   0.89  0.87  0.88  0.89  0.87  0.87    0.88
    Spare % :   0.65  0.66  0.68  0.65  0.66  0.68    0.66
    Sleep % :  72.60 72.23 72.45 72.45 72.25 72.37   72.39
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10001 10001 10001 10001 10001 10001
    TTI Min :      0     0     0     0     0     0
    TTI Avg :     25    25    25    25    25    25
    TTI Max :     87    89    90    87    90    90
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
   1|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 45Sec ] NumActiveCarrier: 2 NumBbuCores: 6. Tti2Tti Time: [500.00..505.26..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     165.00    235.59    375.00 |       33%       47%       75%
    UL_LINK  MU1  |     480.00    498.13    515.00 |       96%      100%      103%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,061,054     744,095 |    120,112 /    120,112      0.00%      94,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,061,054     744,095 |    120,112 /    120,112      0.00%      94,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      3     4     5    35    36    37     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  25.65 26.36 25.99 25.85 26.43 26.09   26.06
     Intr % :   0.89  0.88  0.87  0.88  0.88  0.87    0.88
    Spare % :   0.66  0.66  0.68  0.66  0.65  0.68    0.67
    Sleep % :  72.78 72.09 72.44 72.58 72.02 72.34   72.38
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000 10000 10000
    TTI Min :      0     0     0     0     0     0
    TTI Avg :     25    25    25    25    25    25
    TTI Max :     90    90    90    89    90    87
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   1|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 50Sec ] NumActiveCarrier: 2 NumBbuCores: 6. Tti2Tti Time: [500.00..505.22..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     165.00    235.55    375.00 |       33%       47%       75%
    UL_LINK  MU1  |     480.00    498.44    515.00 |       96%      100%      103%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,061,054     744,000 |    120,112 /    120,112      0.00%      94,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,061,054     744,000 |    120,112 /    120,112      0.00%      94,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      3     4     5    35    36    37     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  25.78 26.24 26.05 25.84 26.29 26.14   26.06
     Intr % :   0.88  0.87  0.88  0.89  0.87  0.88    0.88
    Spare % :   0.66  0.66  0.65  0.66  0.66  0.65    0.66
    Sleep % :  72.65 72.21 72.39 72.59 72.16 72.31   72.39
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10001 10000 10000 10001 10001 10001
    TTI Min :      0     0     0     0     0     0
    TTI Avg :     25    25    25    25    25    25
    TTI Max :     89    90    87    86    89    90
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   1|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
ebbu_pool_update_multi_cell_status Call Stop: (nPhyDiStartCurrCount 100207 nPhyDiStartCount 100207)
phydi_stop[from 2]: phyInstance: -1, sendStop: 1, phyIdStart: 0, phyIdStop: 40
    PHY_STOP PhyInstance[0] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    PHY_STOP PhyInstance[1] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    Send MSG_TYPE_PHY_STOP_RESP[0]
    Send MSG_TYPE_PHY_STOP_RESP[1]
[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[0] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 0, sendStop: 9, testFileName: 536873215, phyIdStart: 0, phyIdStop: 1
    PHY_SHUTDOWN PhyInstance[0] nPhyDiState[32] nPhyDiStateCount[0]
timer_main_thread exiting [PID: 147146]
L1_MEM_MGR: [instID 0] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[0]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        77 /         Size:  1,169,085,456
        DPDK Buffers Alloc:        11 /         Size:     77,966,592
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:        89 /         Size:  1,296,046,904
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[0]
      Processed in:                              21.42 milli-secs
      From API Arrival:                          21.44 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[1] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 1, sendStop: 9, testFileName: 536873215, phyIdStart: 1, phyIdStop: 2
    PHY_SHUTDOWN PhyInstance[1] nPhyDiState[32] nPhyDiStateCount[0]

EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 0 in core 3 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 1 in core 4 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 2 in core 5 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 3 in core 35 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 4 in core 36 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 5 in core 37 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:All consumer threads are destroyed!
EBBUPOOL [INFO][ebbu_pool_maintenance]:Framework Maintenance thread is destroyed successfully!
EBBUPOOL [INFO][ebbu_pool_release_threads]:Threads Released successfully!
EBBUPOOL [INFO][ebbu_pool_release_queues]:Release queues successfully!
EBBUPOOL [INFO][ebbu_pool_release_handler]:Release handler successfully!

MLogPrint: ext_filename(.//l1mlog_wls0_FD_2303_timer.bin)
    Opening MLog File: .//l1mlog_wls0_FD_2303_timer.bin
    MLog file .//l1mlog_wls0_FD_2303_timer.bin closed
    Mlog Print with Time successful

[phydi_get_mlog_stats_nr5g] filename: .//l1_mlog_stats.txt
L1_MEM_MGR: [instID 1] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[1]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        38 /         Size:  1,128,211,880
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:        39 /         Size:  1,177,206,736
----------------------------------------------------------------------------


[1;35m
wls_print_stats
[0m[1;35mnWlsInst[0] nCellMapping[0x00000100001fffff]
[0mCell QueueAlloc  CellAlloc   CellSend      Diff1       Diff
   0    5080188    5080140    5080140         48          0
   1    1563168    1563120    1563120         48          0
   2         48          0          0         48          0
   3         48          0          0         48          0
   4         48          0          0         48          0
   5         48          0          0         48          0
   6         48          0          0         48          0
   7         48          0          0         48          0
   8         48          0          0         48          0
   9         48          0          0         48          0
  10         48          0          0         48          0
  11         48          0          0         48          0
  12         48          0          0         48          0
  13         48          0          0         48          0
  14         48          0          0         48          0
  15         48          0          0         48          0
  16         48          0          0         48          0
  17         48          0          0         48          0
  18         48          0          0         48          0
  19         48          0          0         48          0
  20         48          0          0         48          0
  40    1302840    1302792    1302792         48          0
[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[1]
      Processed in:                           1,049.71 milli-secs
      From API Arrival:                       1,071.17 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[0] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        22 /         Size:    805,135,784
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:        23 /         Size:    854,130,640
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[0]
      Processed in:                             463.90 milli-secs
      From API Arrival:                       1,515.75 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        22 /         Size:    805,135,784
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:        23 /         Size:    854,130,640
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[1] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:         6 /         Size:    482,059,688
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:         7 /         Size:    531,054,544
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[1]
      Processed in:                             459.59 milli-secs
      From API Arrival:                         926.14 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:         6 /         Size:    482,059,688
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:         7 /         Size:    531,054,544
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_ADD_REMOVE_CORE from nCoreId[0]
[0mphycfg_set_options: PDSCH_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: PUSCH_MMSE_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: PUCCH_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: CE_INTERP_METHOD[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: LINEAR_INTERP_ENABLE nCellMask[0x0000000000ffffff]
      Cell[0] [ 4] Len[1]
      Cell[1] [ 4] Len[1]
      Cell[2] [ 4] Len[1]
      Cell[3] [ 4] Len[1]
      Cell[4] [ 4] Len[1]
      Cell[5] [ 4] Len[1]
      Cell[6] [ 4] Len[1]
      Cell[7] [ 4] Len[1]
      Cell[8] [ 4] Len[1]
      Cell[9] [ 4] Len[1]
      Cell[10] [ 4] Len[1]
      Cell[11] [ 4] Len[1]
      Cell[12] [ 4] Len[1]
      Cell[13] [ 4] Len[1]
      Cell[14] [ 4] Len[1]
      Cell[15] [ 4] Len[1]
      Cell[16] [ 4] Len[1]
      Cell[17] [ 4] Len[1]
      Cell[18] [ 4] Len[1]
      Cell[19] [ 4] Len[1]
      Cell[20] [ 4] Len[1]
      Cell[21] [ 4] Len[1]
      Cell[22] [ 4] Len[1]
      Cell[23] [ 4] Len[1]
phycfg_set_options: EBBU_POOL_NUM_QUEUE[4]
phycfg_set_options: EBBU_POOL_QUEUE_SIZE[1024]
phycfg_set_options: EBBU_POOL_NUM_CONTEXT[4]
phycfg_set_options: EBBU_POOL_MAX_CONTEXT_FETCH[2]
phycfg_set_options: REMOVE_MEMCPY_MEMSET[1]
[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[0] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[0]
      Processed in:                              39.49 milli-secs
      From API Arrival:                          39.58 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[1] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[1]
      Processed in:                              40.24 milli-secs
      From API Arrival:                          79.84 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[0] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [0]:
    nCarrierIdx: 0
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 1
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0
bbdev_nr5g_ul_harq_buf_alloc: nCells[2] nSplitPerCell[2] nHarqSize[4194304] nMaxPointerPagePerCell[32768]
    i[0] j[0] Idx[0]
    i[0] j[1] Idx[32768]
    i[1] j[0] Idx[65536]
    i[1] j[1] Idx[98304]
phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

gSymbolDuration:35.714287, gSlotDuration:500.000000
[intsId: 0 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_0 mz_len 1,501,440 bytes!
[intsId: 0] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 0 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 0 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_0 mz_len 121,472 bytes!
[intsId: 0] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 0 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
Using ORAN Config for RU 0 from config file......
[intsId: 0 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_0 mz_len 35,273,088 bytes!
[intsId: 0] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 0 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 0 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_0 mz_len 5,939,456 bytes!
[intsId: 0] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 0 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 0 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_0 mz_len 3,673,856 bytes!
[intsId: 0] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 0 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 0

New ebbupool handler 0x7f6e09f22dc0 is generated!, nNumaNode is 1

EBBUPOOL [INFO][ebbu_pool_create_queues]:nQueueNum 4, nQueueCtxNum 4, nQueueCtxMaxFetch 2, total queues 10
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Polling Queue with size 1024 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 0 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 3 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_maintenance]:ebbupool_main is created successfully!

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_0 in core 3 successfully! Pool core index is 0 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_1 in core 4 successfully! Pool core index is 1 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_2 in core 5 successfully! Pool core index is 2 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_3 in core 35 successfully! Pool core index is 3 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_4 in core 36 successfully! Pool core index is 4 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_5 in core 37 successfully! Pool core index is 5 Numa node index is 0

nCell 0 nSlotTick 748000 nDlAliveTick 1496000 nUlAliveTick 2992000


ebbu_pool_event_print_info
=======================================================================
nListType(0) nNumCells(1): 0 
=======================================================================
TASK_NAME           PRI EXT PRE NEX CORE_AFFINITY          DEPENDENCY0         DEPENDENCY1         DEPENDENCY2         DEPENDENCY3         DEPENDENCY4         DEPENDENCY5         DEPENDENCY6         DEPENDENCY7
TMNG_TTI_START        0   0   0   3 0x0000003800000038     NR5G1_DL_CONFIG     NR5G1_UL_CONFIG     NR5G1_DL_BUF_CLR    ---                 ---                 ---                 ---                 ---                
TMNG_SYM2_WAKE_UP     0   0   0   1 0x0000003800000038     NR5G1_UL_PUSCH_CE0  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM6_WAKE_UP     0   0   0   1 0x0000003800000038     NR5G1_UL_PUSCH_EQL0 ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM11_WAKE_UP    0   0   0   1 0x0000003800000038     NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM13_WAKE_UP    0   0   0   2 0x0000003800000038     NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                 ---                 ---                 ---                 ---                 ---                
TMNG_PRACH_WAKE_UP    0   0   0   1 0x0000003800000038     NR5G1_UL_PRACH      ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SRS_WAKE_UP      0   0   0   0 0x0000003800000038     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CONFIG       0   0   1   5 0x0000003800000038     NR5G1_DL_ORAN       NR5G1_DL_CTRL       NR5G1_DL_PDSCH_RS   NR5G1_DL_BEAM_GEN   NR5G1_DL_PDSCH_TB   ---                 ---                 ---                
NR5G1_DL_BUF_CLR      1   0   1   1 0x0000003800000038     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_ORAN         0   0   1   0 0x0000003800000038     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_TB     0   0   1   0 0x0000003800000038     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SCRM   1   1   1   1 0x0000003800000038     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SYM    1   0   2   1 0x0000003800000038     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_RS     1   0   1   1 0x0000003800000038     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CTRL         1   0   1   1 0x0000003800000038     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_CONFIG       0   0   1   7 0x0000003800000038     NR5G1_UL_BEAM_GEN   NR5G1_UL_SRS_DECOMP NR5G1_UL_PRACH      NR5G1_UL_PUSCH_DMRS NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                
NR5G1_UL_PUSCH_DMRS   2   0   1   2 0x0000003800000038     NR5G1_UL_PUSCH_CE0  NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE0    2   0   2   2 0x0000003800000038     NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE7    2   0   3   1 0x0000003800000038     NR5G1_UL_PUSCH_EQL7 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL0   2   0   3   1 0x0000003800000038     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL7   2   0   3   1 0x0000003800000038     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_LLR    1   0   2   1 0x0000003800000038     NR5G1_UL_PUSCH_DEC  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_DEC    1   0   1   0 0x0000003800000038     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_TB     1   1   1   1 0x0000003800000038     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH        2   0   2   1 0x0000003800000038     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PRACH        2   0   2   1 0x0000003800000038     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_DECOMP   2   1   2   1 0x0000003800000038     NR5G1_UL_SRS_CE     ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE       2   0   1   1 0x0000003800000038     NR5G1_UL_SRS_POST   ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE_POST   2   1   1   0 0x0000003800000038     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_POST     1   0   1   1 0x0000003800000038     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_POST         1   0   4   0 0x0000003800000038     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_POST         1   0   5   0 0x0000003800000038     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_GEN     1   0   1   1 0x0000003800000038     NR5G1_DL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_TX      1   0   1   1 0x0000003800000038     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_GEN     1   0   1   1 0x0000003800000038     NR5G1_UL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_TX      1   0   1   1 0x0000003800000038     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH_BEAM_GEN   2   0   0   0 0x0000003800000038     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
[1;32mMSG_TYPE_PHY_CONFIG_REQ[0]
      Processed in:                           1,133.21 milli-secs
      From API Arrival:                       1,133.22 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[1] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [1]:
    nCarrierIdx: 1
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 1
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0
phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

[intsId: 1 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_1 mz_len 1,501,440 bytes!
[intsId: 1] succeed to allocate total memory size 1,501,440 bytes!
Using ORAN Config for RU 0 from config file......
[intsId: 1 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 1 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_1 mz_len 121,472 bytes!
[intsId: 1] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 1 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
[intsId: 1 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 1 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_1 mz_len 35,273,088 bytes!
[intsId: 1] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 1 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 1 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_1 mz_len 5,939,456 bytes!
[intsId: 1] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 1 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 1 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_1 mz_len 3,673,856 bytes!
[intsId: 1] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 1 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 1

nCell 1 nSlotTick 748000 nDlAliveTick 1496000 nUlAliveTick 2992000
[1;32mMSG_TYPE_PHY_CONFIG_REQ[1]
      Processed in:                              29.14 milli-secs
      From API Arrival:                       1,162.38 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[0] from nCoreId[0]
[0mMLogRestart
MLogOpen: filename(.//l1mlog_wls0.bin) mlogSubframes (128), mlogCores(40), mlogSize(10000) mlog_mask (-1)
    mlogSubframes (128), mlogCores(40), mlogSize(10000)
    localMLogTimerInit
        System clock (rdtsc)  resolution 1496488301 [Hz]
        Ticks per us 1496
    MLog Storage: 0x7f6e5c1f1100 -> 0x7f6e5f2c7830 [ 51210032 bytes ]
    localMLogFreqReg: 1496. Storing: 1496
    Mlog Open successful

MLogSetup nCoreMask0(0x0000003800000038) nCoreMask1(0x0000000000000000) nCoreMask2(0x0000000000000000) nCoreMask3(0x0000000000000000)
  CoreId(3) Idx(1)
  CoreId(4) Idx(2)
  CoreId(5) Idx(3)
  CoreId(35) Idx(4)
  CoreId(36) Idx(5)
  CoreId(37) Idx(6)
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       126 /         Size:  1,288,165,016
        DPDK Buffers Alloc:        16 /         Size:    124,475,904
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:       143 /         Size:  1,461,635,776
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 0, Mode: 1, Count: 100207, Period: 1, NumSlotPerSfn: 20
ebbu_pool_update_ctx: nQueueCtx[4] nNumCells[2] nIsMassiveMimoConfig[0] nSrsCoreMask[0x0000000000000000]

EBBUPOOL [INFO][ebbu_pool_queue_ctx_set_threshold]:The new threshold is [4] for numa node [0]
[1;32mMSG_TYPE_PHY_START_REQ[0]
      Processed in:                             938.73 milli-secs
      From API Arrival:                         938.74 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[1] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       126 /         Size:  1,288,165,016
        DPDK Buffers Alloc:        16 /         Size:    124,475,904
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:       143 /         Size:  1,461,635,776
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 1, Mode: 1, Count: 100207, Period: 1, NumSlotPerSfn: 20
Timer Mode
timer_init: coreBind: 2, corePriority: 96, corePolicy: 1


timer_reg_proc: nPeriod: 1, SkipTti: 10, pProc: 0x1459d30, lpData: (nil), Numerology: 1
                Period: 1, SkipTti: 10, FirstFew: 200


timer_reg_proc_symbol: nSymbol: 6, pProc: 0x143c810, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 10, pProc: 0x143c840, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 1, pProc: 0x143c870, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 3, pProc: 0x143c8a0, lpData: (nil)
nr5g_gnb_urllc_register_call_backs: nTimerMode[1] nUrllcMiniSlotMask[0]
[1;32mMSG_TYPE_PHY_START_REQ[1]
      Processed in:                               5.00 milli-secs
      From API Arrival:                         943.77 milli-secs
[0mtimer_main_thread:        [PID: 147817] binding on [CPU  2] [PRIO: 96] [POLICY:  1]
                          Numerology: [     1], numSlotsPerSubframe: [ 2], ttiPeriod: [ 500 usecs]
                        Period (usecs):     35     71    107    142    178    214    250    285    321    357    392    428    464    500 
                    Fn Callbacks (Sym):      0      1      2      3      4      5      6      7      8      9     10     11     12     13
                          Instance 0  :    YES    YES     NO    YES     NO     NO    YES     NO     NO     NO    YES     NO     NO     NO 
                          Instance 1  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 
                          Instance 2  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 

ebbu_pool_update_frame_slot_sym_num: nSlotIdx[1997] frame,slot[1023,18] nNumSlotPerSfn[20]
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min  5Sec ] NumActiveCarrier: 2 NumBbuCores: 6. Tti2Tti Time: [500.00..504.98..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     155.00    218.90    360.00 |       31%       44%       72%
    UL_LINK  MU1  |     435.00    455.49    465.00 |       87%       91%       93%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    594,933     383,000 |     56,749 /     56,749      0.00%      62,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    594,933     383,000 |     56,749 /     56,749      0.00%      62,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      3     4     5    35    36    37     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  17.75 17.94 18.01 17.78 17.98 17.95   17.90
     Intr % :   0.63  0.62  0.62  0.63  0.62  0.63    0.62
    Spare % :   0.65  0.66  0.67  0.65  0.66  0.67    0.66
    Sleep % :  80.95 80.76 80.68 80.92 80.73 80.74   80.80
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000 10000 10000
    TTI Min :      0     0     0     0     0     0
    TTI Avg :     23    23    23    23    23    23
    TTI Max :     83    84    80    83    83    83
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|204000|     0|204000|     0|204000|130560|     0|130560|     0|130560| 40800|     0|     0| 40800| 10200|     0|     0| 10200|     0|     0|     0|     0|
   1|204000|     0|204000|     0|204000|130560|     0|130560|     0|130560| 40800|     0|     0| 40800| 10200|     0|     0| 10200|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 10Sec ] NumActiveCarrier: 2 NumBbuCores: 6. Tti2Tti Time: [500.00..504.96..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     155.00    218.91    355.00 |       31%       44%       71%
    UL_LINK  MU1  |     435.00    450.31    465.00 |       87%       90%       93%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    595,086     382,952 |     56,777 /     56,777      0.00%      61,969 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    595,086     382,952 |     56,777 /     56,777      0.00%      62,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      3     4     5    35    36    37     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  24.68 24.76 24.64 24.63 24.82 24.68   24.70
     Intr % :   0.88  0.86  0.87  0.88  0.86  0.87    0.87
    Spare % :   0.65  0.66  0.67  0.65  0.65  0.67    0.66
    Sleep % :  73.77 73.70 73.80 73.82 73.65 73.76   73.75
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :   9999  9999  9999  9999  9999  9999
    TTI Min :      0     0     0     0     0     0
    TTI Avg :     24    24    24    24    24    24
    TTI Max :     81    83    84    81    81    81
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   1|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 15Sec ] NumActiveCarrier: 2 NumBbuCores: 6. Tti2Tti Time: [500.00..504.95..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     155.00    218.69    355.00 |       31%       44%       71%
    UL_LINK  MU1  |     435.00    450.48    465.00 |       87%       90%       93%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    595,086     383,000 |     56,777 /     56,777      0.00%      62,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    595,086     383,000 |     56,777 /     56,777      0.00%      61,969 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      3     4     5    35    36    37     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  24.53 24.83 24.61 24.62 24.77 24.82   24.70
     Intr % :   0.88  0.86  0.86  0.88  0.86  0.87    0.87
    Spare % :   0.67  0.66  0.67  0.67  0.66  0.67    0.67
    Sleep % :  73.90 73.64 73.83 73.81 73.69 73.62   73.75
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000 10000 10000
    TTI Min :      0     0     0     0     0     0
    TTI Avg :     24    24    24    24    24    24
    TTI Max :     83    84    80    81    81    83
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
   1|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 20Sec ] NumActiveCarrier: 2 NumBbuCores: 6. Tti2Tti Time: [500.00..504.96..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     155.00    218.97    360.00 |       31%       44%       72%
    UL_LINK  MU1  |     435.00    450.65    465.00 |       87%       90%       93%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    595,086     383,000 |     56,777 /     56,777      0.00%      62,031 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    595,086     383,000 |     56,777 /     56,777      0.00%      62,031 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      3     4     5    35    36    37     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  24.60 24.70 24.70 24.76 24.73 24.67   24.69
     Intr % :   0.87  0.85  0.87  0.88  0.86  0.87    0.87
    Spare % :   0.66  0.66  0.67  0.66  0.66  0.67    0.66
    Sleep % :  73.85 73.77 73.74 73.68 73.73 73.77   73.76
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000 10000 10000
    TTI Min :      0     0     0     0     0     0
    TTI Avg :     24    24    24    24    24    24
    TTI Max :     81    81    83    81    83    81
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
   1|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 25Sec ] NumActiveCarrier: 2 NumBbuCores: 6. Tti2Tti Time: [500.00..505.00..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     155.00    218.72    355.00 |       31%       44%       71%
    UL_LINK  MU1  |     435.00    450.45    465.00 |       87%       90%       93%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    595,086     383,000 |     56,777 /     56,777      0.00%      61,969 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    595,086     383,000 |     56,777 /     56,777      0.00%      61,969 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      3     4     5    35    36    37     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  24.53 24.73 24.68 24.64 24.83 24.73   24.69
     Intr % :   0.88  0.87  0.87  0.88  0.86  0.87    0.87
    Spare % :   0.67  0.66  0.66  0.67  0.65  0.66    0.66
    Sleep % :  73.90 73.73 73.77 73.80 73.64 73.72   73.76
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000 10000 10000
    TTI Min :      0     0     0     0     0     0
    TTI Avg :     24    24    24    24    24    24
    TTI Max :     84    84    83    83    81    80
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
   1|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 30Sec ] NumActiveCarrier: 2 NumBbuCores: 6. Tti2Tti Time: [500.00..504.96..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     155.00    218.72    355.00 |       31%       44%       71%
    UL_LINK  MU1  |     435.00    450.26    465.00 |       87%       90%       93%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    595,086     383,000 |     56,777 /     56,777      0.00%      62,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    595,086     383,000 |     56,777 /     56,777      0.00%      62,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      3     4     5    35    36    37     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  24.60 24.77 24.64 24.66 24.79 24.67   24.69
     Intr % :   0.88  0.86  0.87  0.88  0.86  0.86    0.87
    Spare % :   0.66  0.66  0.68  0.66  0.66  0.68    0.67
    Sleep % :  73.85 73.69 73.80 73.78 73.68 73.77   73.76
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000 10000 10000
    TTI Min :      0     0     0     0     0     0
    TTI Avg :     24    24    24    24    24    24
    TTI Max :     83    80    83    80    83    80
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   1|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 35Sec ] NumActiveCarrier: 2 NumBbuCores: 6. Tti2Tti Time: [500.00..504.95..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     155.00    218.80    360.00 |       31%       44%       72%
    UL_LINK  MU1  |     435.00    450.34    465.00 |       87%       90%       93%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    595,086     383,000 |     56,777 /     56,777      0.00%      62,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    595,086     383,000 |     56,777 /     56,777      0.00%      62,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      3     4     5    35    36    37     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  24.59 24.68 24.81 24.68 24.66 24.75   24.70
     Intr % :   0.88  0.86  0.87  0.88  0.86  0.87    0.87
    Spare % :   0.66  0.66  0.66  0.66  0.65  0.66    0.66
    Sleep % :  73.86 73.78 73.64 73.77 73.81 73.70   73.76
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000 10000 10000
    TTI Min :      0     0     0     0     0     0
    TTI Avg :     24    24    24    24    24    24
    TTI Max :     81    83    83    84    82    83
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   1|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 40Sec ] NumActiveCarrier: 2 NumBbuCores: 6. Tti2Tti Time: [500.00..504.95..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     155.00    218.91    360.00 |       31%       44%       72%
    UL_LINK  MU1  |     435.00    450.70    465.00 |       87%       90%       93%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    595,086     383,000 |     56,777 /     56,777      0.00%      62,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    595,086     383,000 |     56,777 /     56,777      0.00%      62,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      3     4     5    35    36    37     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  24.56 24.82 24.77 24.52 24.83 24.76   24.71
     Intr % :   0.87  0.86  0.86  0.88  0.85  0.87    0.86
    Spare % :   0.67  0.65  0.66  0.68  0.65  0.67    0.66
    Sleep % :  73.88 73.64 73.69 73.91 73.64 73.69   73.74
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000 10000 10000
    TTI Min :      0     0     0     0     0     0
    TTI Avg :     24    24    24    24    24    24
    TTI Max :     83    84    83    81    83    80
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   1|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 45Sec ] NumActiveCarrier: 2 NumBbuCores: 6. Tti2Tti Time: [500.00..504.78..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     155.00    218.93    355.00 |       31%       44%       71%
    UL_LINK  MU1  |     435.00    450.67    465.00 |       87%       90%       93%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    595,086     383,000 |     56,777 /     56,777      0.00%      62,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    595,086     383,000 |     56,777 /     56,777      0.00%      62,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      3     4     5    35    36    37     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  24.50 24.71 24.75 24.59 24.87 24.76   24.70
     Intr % :   0.88  0.87  0.87  0.88  0.86  0.87    0.87
    Spare % :   0.67  0.66  0.67  0.67  0.65  0.67    0.67
    Sleep % :  73.93 73.74 73.69 73.85 73.59 73.69   73.75
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000 10000 10000
    TTI Min :      0     0     0     0     0     0
    TTI Avg :     24    24    24    24    24    24
    TTI Max :     81    81    81    79    83    84
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   1|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 50Sec ] NumActiveCarrier: 2 NumBbuCores: 6. Tti2Tti Time: [500.00..504.93..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     155.00    218.81    355.00 |       31%       44%       71%
    UL_LINK  MU1  |     435.00    450.91    465.00 |       87%       90%       93%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    595,086     383,048 |     56,777 /     56,777      0.00%      62,031 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    595,086     383,048 |     56,777 /     56,777      0.00%      62,031 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      3     4     5    35    36    37     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  24.48 24.80 24.66 24.58 24.83 24.84   24.70
     Intr % :   0.88  0.86  0.87  0.87  0.86  0.87    0.87
    Spare % :   0.67  0.66  0.67  0.67  0.66  0.67    0.67
    Sleep % :  73.96 73.67 73.78 73.86 73.63 73.60   73.75
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10001 10001 10001 10001 10001 10001
    TTI Min :      0     0     0     0     0     0
    TTI Avg :     23    24    24    24    24    24
    TTI Max :     81    84    83    83    81    84
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
   1|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
ebbu_pool_update_multi_cell_status Call Stop: (nPhyDiStartCurrCount 100207 nPhyDiStartCount 100207)
phydi_stop[from 2]: phyInstance: -1, sendStop: 1, phyIdStart: 0, phyIdStop: 40
    PHY_STOP PhyInstance[0] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    PHY_STOP PhyInstance[1] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    Send MSG_TYPE_PHY_STOP_RESP[0]
    Send MSG_TYPE_PHY_STOP_RESP[1]
[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[0] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 0, sendStop: 9, testFileName: 536873216, phyIdStart: 0, phyIdStop: 1
    PHY_SHUTDOWN PhyInstance[0] nPhyDiState[32] nPhyDiStateCount[0]
timer_main_thread exiting [PID: 147817]
L1_MEM_MGR: [instID 0] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[0]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        77 /         Size:  1,169,085,456
        DPDK Buffers Alloc:        11 /         Size:     77,966,592
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:        89 /         Size:  1,296,046,904
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[0]
      Processed in:                              21.24 milli-secs
      From API Arrival:                          21.39 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[1] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 1, sendStop: 9, testFileName: 536873216, phyIdStart: 1, phyIdStop: 2
    PHY_SHUTDOWN PhyInstance[1] nPhyDiState[32] nPhyDiStateCount[0]

EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 0 in core 3 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 1 in core 4 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 2 in core 5 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 3 in core 35 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 4 in core 36 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 5 in core 37 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:All consumer threads are destroyed!
EBBUPOOL [INFO][ebbu_pool_maintenance]:Framework Maintenance thread is destroyed successfully!
EBBUPOOL [INFO][ebbu_pool_release_threads]:Threads Released successfully!
EBBUPOOL [INFO][ebbu_pool_release_queues]:Release queues successfully!
EBBUPOOL [INFO][ebbu_pool_release_handler]:Release handler successfully!

MLogPrint: ext_filename(.//l1mlog_wls0_FD_2304_timer.bin)
    Opening MLog File: .//l1mlog_wls0_FD_2304_timer.bin
    MLog file .//l1mlog_wls0_FD_2304_timer.bin closed
    Mlog Print with Time successful

[phydi_get_mlog_stats_nr5g] filename: .//l1_mlog_stats.txt
L1_MEM_MGR: [instID 1] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[1]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        38 /         Size:  1,128,211,880
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:        39 /         Size:  1,177,206,736
----------------------------------------------------------------------------


[1;35m
wls_print_stats
[0m[1;35mnWlsInst[0] nCellMapping[0x00000100001fffff]
[0mCell QueueAlloc  CellAlloc   CellSend      Diff1       Diff
   0    5470968    5470920    5470920         48          0
   1    1953948    1953900    1953900         48          0
   2         48          0          0         48          0
   3         48          0          0         48          0
   4         48          0          0         48          0
   5         48          0          0         48          0
   6         48          0          0         48          0
   7         48          0          0         48          0
   8         48          0          0         48          0
   9         48          0          0         48          0
  10         48          0          0         48          0
  11         48          0          0         48          0
  12         48          0          0         48          0
  13         48          0          0         48          0
  14         48          0          0         48          0
  15         48          0          0         48          0
  16         48          0          0         48          0
  17         48          0          0         48          0
  18         48          0          0         48          0
  19         48          0          0         48          0
  20         48          0          0         48          0
  40    1403059    1403011    1403011         48          0
[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[1]
      Processed in:                           1,049.60 milli-secs
      From API Arrival:                       1,071.01 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[0] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        22 /         Size:    805,135,784
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:        23 /         Size:    854,130,640
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[0]
      Processed in:                             455.04 milli-secs
      From API Arrival:                       1,506.73 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        22 /         Size:    805,135,784
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:        23 /         Size:    854,130,640
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[1] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:         6 /         Size:    482,059,688
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:         7 /         Size:    531,054,544
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[1]
      Processed in:                             474.02 milli-secs
      From API Arrival:                         931.73 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:         6 /         Size:    482,059,688
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:         7 /         Size:    531,054,544
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_ADD_REMOVE_CORE from nCoreId[0]
[0mphycfg_set_options: PDSCH_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: PUSCH_MMSE_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: PUCCH_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: CE_INTERP_METHOD[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: LINEAR_INTERP_ENABLE nCellMask[0x0000000000ffffff]
      Cell[0] [ 4] Len[1]
      Cell[1] [ 4] Len[1]
      Cell[2] [ 4] Len[1]
      Cell[3] [ 4] Len[1]
      Cell[4] [ 4] Len[1]
      Cell[5] [ 4] Len[1]
      Cell[6] [ 4] Len[1]
      Cell[7] [ 4] Len[1]
      Cell[8] [ 4] Len[1]
      Cell[9] [ 4] Len[1]
      Cell[10] [ 4] Len[1]
      Cell[11] [ 4] Len[1]
      Cell[12] [ 4] Len[1]
      Cell[13] [ 4] Len[1]
      Cell[14] [ 4] Len[1]
      Cell[15] [ 4] Len[1]
      Cell[16] [ 4] Len[1]
      Cell[17] [ 4] Len[1]
      Cell[18] [ 4] Len[1]
      Cell[19] [ 4] Len[1]
      Cell[20] [ 4] Len[1]
      Cell[21] [ 4] Len[1]
      Cell[22] [ 4] Len[1]
      Cell[23] [ 4] Len[1]
phycfg_set_options: EBBU_POOL_NUM_QUEUE[4]
phycfg_set_options: EBBU_POOL_QUEUE_SIZE[1024]
phycfg_set_options: EBBU_POOL_NUM_CONTEXT[4]
phycfg_set_options: EBBU_POOL_MAX_CONTEXT_FETCH[2]
phycfg_set_options: REMOVE_MEMCPY_MEMSET[1]
[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[0] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[0]
      Processed in:                              39.30 milli-secs
      From API Arrival:                          39.43 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[1] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[1]
      Processed in:                              38.83 milli-secs
      From API Arrival:                          78.28 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[0] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [0]:
    nCarrierIdx: 0
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 1
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0
bbdev_nr5g_ul_harq_buf_alloc: nCells[2] nSplitPerCell[2] nHarqSize[4194304] nMaxPointerPagePerCell[32768]
    i[0] j[0] Idx[0]
    i[0] j[1] Idx[32768]
    i[1] j[0] Idx[65536]
    i[1] j[1] Idx[98304]
phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

gSymbolDuration:35.714287, gSlotDuration:500.000000
[intsId: 0 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_0 mz_len 1,501,440 bytes!
[intsId: 0] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 0 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 0 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_0 mz_len 121,472 bytes!
[intsId: 0] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 0 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
Using ORAN Config for RU 0 from config file......
[intsId: 0 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_0 mz_len 35,273,088 bytes!
[intsId: 0] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 0 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 0 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_0 mz_len 5,939,456 bytes!
[intsId: 0] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 0 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 0 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_0 mz_len 3,673,856 bytes!
[intsId: 0] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 0 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 0

New ebbupool handler 0x7f6e09f22dc0 is generated!, nNumaNode is 1

EBBUPOOL [INFO][ebbu_pool_create_queues]:nQueueNum 4, nQueueCtxNum 4, nQueueCtxMaxFetch 2, total queues 10
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Polling Queue with size 1024 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 0 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 3 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_maintenance]:ebbupool_main is created successfully!

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_0 in core 3 successfully! Pool core index is 0 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_1 in core 4 successfully! Pool core index is 1 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_2 in core 5 successfully! Pool core index is 2 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_3 in core 35 successfully! Pool core index is 3 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_4 in core 36 successfully! Pool core index is 4 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_5 in core 37 successfully! Pool core index is 5 Numa node index is 0

nCell 0 nSlotTick 748000 nDlAliveTick 1496000 nUlAliveTick 2992000


ebbu_pool_event_print_info
=======================================================================
nListType(0) nNumCells(1): 0 
=======================================================================
TASK_NAME           PRI EXT PRE NEX CORE_AFFINITY          DEPENDENCY0         DEPENDENCY1         DEPENDENCY2         DEPENDENCY3         DEPENDENCY4         DEPENDENCY5         DEPENDENCY6         DEPENDENCY7
TMNG_TTI_START        0   0   0   3 0x0000003800000038     NR5G1_DL_CONFIG     NR5G1_UL_CONFIG     NR5G1_DL_BUF_CLR    ---                 ---                 ---                 ---                 ---                
TMNG_SYM2_WAKE_UP     0   0   0   1 0x0000003800000038     NR5G1_UL_PUSCH_CE0  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM6_WAKE_UP     0   0   0   1 0x0000003800000038     NR5G1_UL_PUSCH_EQL0 ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM11_WAKE_UP    0   0   0   1 0x0000003800000038     NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM13_WAKE_UP    0   0   0   2 0x0000003800000038     NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                 ---                 ---                 ---                 ---                 ---                
TMNG_PRACH_WAKE_UP    0   0   0   1 0x0000003800000038     NR5G1_UL_PRACH      ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SRS_WAKE_UP      0   0   0   0 0x0000003800000038     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CONFIG       0   0   1   5 0x0000003800000038     NR5G1_DL_ORAN       NR5G1_DL_CTRL       NR5G1_DL_PDSCH_RS   NR5G1_DL_BEAM_GEN   NR5G1_DL_PDSCH_TB   ---                 ---                 ---                
NR5G1_DL_BUF_CLR      1   0   1   1 0x0000003800000038     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_ORAN         0   0   1   0 0x0000003800000038     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_TB     0   0   1   0 0x0000003800000038     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SCRM   1   1   1   1 0x0000003800000038     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SYM    1   0   2   1 0x0000003800000038     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_RS     1   0   1   1 0x0000003800000038     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CTRL         1   0   1   1 0x0000003800000038     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_CONFIG       0   0   1   7 0x0000003800000038     NR5G1_UL_BEAM_GEN   NR5G1_UL_SRS_DECOMP NR5G1_UL_PRACH      NR5G1_UL_PUSCH_DMRS NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                
NR5G1_UL_PUSCH_DMRS   2   0   1   2 0x0000003800000038     NR5G1_UL_PUSCH_CE0  NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE0    2   0   2   2 0x0000003800000038     NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE7    2   0   3   1 0x0000003800000038     NR5G1_UL_PUSCH_EQL7 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL0   2   0   3   1 0x0000003800000038     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL7   2   0   3   1 0x0000003800000038     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_LLR    1   0   2   1 0x0000003800000038     NR5G1_UL_PUSCH_DEC  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_DEC    1   0   1   0 0x0000003800000038     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_TB     1   1   1   1 0x0000003800000038     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH        2   0   2   1 0x0000003800000038     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PRACH        2   0   2   1 0x0000003800000038     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_DECOMP   2   1   2   1 0x0000003800000038     NR5G1_UL_SRS_CE     ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE       2   0   1   1 0x0000003800000038     NR5G1_UL_SRS_POST   ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE_POST   2   1   1   0 0x0000003800000038     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_POST     1   0   1   1 0x0000003800000038     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_POST         1   0   4   0 0x0000003800000038     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_POST         1   0   5   0 0x0000003800000038     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_GEN     1   0   1   1 0x0000003800000038     NR5G1_DL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_TX      1   0   1   1 0x0000003800000038     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_GEN     1   0   1   1 0x0000003800000038     NR5G1_UL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_TX      1   0   1   1 0x0000003800000038     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH_BEAM_GEN   2   0   0   0 0x0000003800000038     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
[1;32mMSG_TYPE_PHY_CONFIG_REQ[0]
      Processed in:                           1,132.24 milli-secs
      From API Arrival:                       1,132.25 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[1] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [1]:
    nCarrierIdx: 1
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 1
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0
phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

Using ORAN Config for RU 0 from config file......
[intsId: 1 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_1 mz_len 1,501,440 bytes!
[intsId: 1] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 1 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 1 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_1 mz_len 121,472 bytes!
[intsId: 1] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 1 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
[intsId: 1 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 1 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_1 mz_len 35,273,088 bytes!
[intsId: 1] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 1 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 1 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_1 mz_len 5,939,456 bytes!
[intsId: 1] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 1 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 1 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_1 mz_len 3,673,856 bytes!
[intsId: 1] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 1 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 1

nCell 1 nSlotTick 748000 nDlAliveTick 1496000 nUlAliveTick 2992000
[1;32mMSG_TYPE_PHY_CONFIG_REQ[1]
      Processed in:                              29.93 milli-secs
      From API Arrival:                       1,162.20 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[0] from nCoreId[0]
[0mMLogRestart
MLogOpen: filename(.//l1mlog_wls0.bin) mlogSubframes (128), mlogCores(40), mlogSize(10000) mlog_mask (-1)
    mlogSubframes (128), mlogCores(40), mlogSize(10000)
    localMLogTimerInit
        System clock (rdtsc)  resolution 1496487831 [Hz]
        Ticks per us 1496
    MLog Storage: 0x7f6e5c1f1100 -> 0x7f6e5f2c7830 [ 51210032 bytes ]
    localMLogFreqReg: 1496. Storing: 1496
    Mlog Open successful

MLogSetup nCoreMask0(0x0000003800000038) nCoreMask1(0x0000000000000000) nCoreMask2(0x0000000000000000) nCoreMask3(0x0000000000000000)
  CoreId(3) Idx(1)
  CoreId(4) Idx(2)
  CoreId(5) Idx(3)
  CoreId(35) Idx(4)
  CoreId(36) Idx(5)
  CoreId(37) Idx(6)
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       126 /         Size:  1,288,165,016
        DPDK Buffers Alloc:        16 /         Size:    124,475,904
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:       143 /         Size:  1,461,635,776
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 0, Mode: 1, Count: 100207, Period: 1, NumSlotPerSfn: 20
ebbu_pool_update_ctx: nQueueCtx[4] nNumCells[2] nIsMassiveMimoConfig[0] nSrsCoreMask[0x0000000000000000]

EBBUPOOL [INFO][ebbu_pool_queue_ctx_set_threshold]:The new threshold is [4] for numa node [0]
[1;32mMSG_TYPE_PHY_START_REQ[0]
      Processed in:                             937.05 milli-secs
      From API Arrival:                         937.06 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[1] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       126 /         Size:  1,288,165,016
        DPDK Buffers Alloc:        16 /         Size:    124,475,904
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:       143 /         Size:  1,461,635,776
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 1, Mode: 1, Count: 100207, Period: 1, NumSlotPerSfn: 20
Timer Mode
timer_init: coreBind: 2, corePriority: 96, corePolicy: 1


timer_reg_proc: nPeriod: 1, SkipTti: 10, pProc: 0x1459d30, lpData: (nil), Numerology: 1
                Period: 1, SkipTti: 10, FirstFew: 200


timer_reg_proc_symbol: nSymbol: 6, pProc: 0x143c810, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 10, pProc: 0x143c840, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 1, pProc: 0x143c870, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 3, pProc: 0x143c8a0, lpData: (nil)
nr5g_gnb_urllc_register_call_backs: nTimerMode[1] nUrllcMiniSlotMask[0]
[1;32mMSG_TYPE_PHY_START_REQ[1]
      Processed in:                               4.89 milli-secs
      From API Arrival:                         941.98 milli-secs
[0mtimer_main_thread:        [PID: 148449] binding on [CPU  2] [PRIO: 96] [POLICY:  1]
                          Numerology: [     1], numSlotsPerSubframe: [ 2], ttiPeriod: [ 500 usecs]
                        Period (usecs):     35     71    107    142    178    214    250    285    321    357    392    428    464    500 
                    Fn Callbacks (Sym):      0      1      2      3      4      5      6      7      8      9     10     11     12     13
                          Instance 0  :    YES    YES     NO    YES     NO     NO    YES     NO     NO     NO    YES     NO     NO     NO 
                          Instance 1  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 
                          Instance 2  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 

ebbu_pool_update_frame_slot_sym_num: nSlotIdx[1997] frame,slot[1023,18] nNumSlotPerSfn[20]
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min  5Sec ] NumActiveCarrier: 2 NumBbuCores: 6. Tti2Tti Time: [500.00..504.79..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     155.00    210.04    340.00 |       31%       42%       68%
    UL_LINK  MU1  |     400.00    414.17    425.00 |       80%       83%       85%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    341,416     255,968 |     29,163 /     29,163      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    341,416     255,968 |     29,163 /     29,163      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      3     4     5    35    36    37     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  17.10 17.37 17.20 17.10 17.31 17.24   17.22
     Intr % :   0.65  0.64  0.65  0.66  0.64  0.65    0.65
    Spare % :   0.68  0.66  0.67  0.68  0.66  0.67    0.67
    Sleep % :  81.56 81.31 81.46 81.54 81.37 81.43   81.45
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :   9999  9999  9999  9999  9999  9999
    TTI Min :      0     0     0     0     0     0
    TTI Avg :     22    23    22    22    22    22
    TTI Max :     77    75    77    75    78    75
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|204000|     0|204000|     0|204000|130560|     0|130560|     0|130560| 40800|     0|     0| 40800| 10200|     0|     0| 10200|     0|     0|     0|     0|
   1|204000|     0|204000|     0|204000|130560|     0|130560|     0|130560| 40800|     0|     0| 40800| 10200|     0|     0| 10200|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 10Sec ] NumActiveCarrier: 2 NumBbuCores: 6. Tti2Tti Time: [500.00..504.88..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     155.00    210.04    340.00 |       31%       42%       68%
    UL_LINK  MU1  |     400.00    410.07    425.00 |       80%       82%       85%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    341,504     256,000 |     29,177 /     29,177      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    341,504     256,000 |     29,177 /     29,177      0.00%      31,984 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      3     4     5    35    36    37     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  23.59 23.94 23.72 23.58 24.03 23.84   23.78
     Intr % :   0.90  0.89  0.90  0.90  0.89  0.90    0.90
    Spare % :   0.68  0.67  0.68  0.68  0.67  0.68    0.68
    Sleep % :  74.81 74.48 74.68 74.82 74.39 74.56   74.62
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000 10000 10000
    TTI Min :      0     0     0     0     0     0
    TTI Avg :     23    23    23    23    23    23
    TTI Max :     77    77    76    75    78    73
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   1|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 15Sec ] NumActiveCarrier: 2 NumBbuCores: 6. Tti2Tti Time: [500.00..504.75..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     150.00    209.78    340.00 |       30%       42%       68%
    UL_LINK  MU1  |     400.00    409.63    425.00 |       80%       82%       85%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    341,504     256,000 |     29,177 /     29,177      0.00%      31,984 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    341,504     256,000 |     29,177 /     29,177      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      3     4     5    35    36    37     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  23.55 23.82 23.82 23.63 23.95 23.75   23.75
     Intr % :   0.90  0.90  0.91  0.90  0.89  0.90    0.90
    Spare % :   0.68  0.67  0.67  0.69  0.67  0.67    0.68
    Sleep % :  74.84 74.60 74.58 74.77 74.47 74.66   74.65
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000 10000 10000
    TTI Min :      0     0     0     0     0     0
    TTI Avg :     23    23    23    23    23    23
    TTI Max :     75    74    75    74    77    75
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
   1|199986|     0|199986|     0|199986|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 20Sec ] NumActiveCarrier: 2 NumBbuCores: 6. Tti2Tti Time: [500.00..504.77..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     150.00    210.09    340.00 |       30%       42%       68%
    UL_LINK  MU1  |     400.00    409.66    425.00 |       80%       82%       85%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    341,504     256,000 |     29,177 /     29,177      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    341,504     256,000 |     29,177 /     29,177      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      3     4     5    35    36    37     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  23.48 23.79 23.86 23.65 23.92 23.86   23.76
     Intr % :   0.91  0.90  0.90  0.91  0.89  0.91    0.90
    Spare % :   0.66  0.67  0.67  0.66  0.67  0.67    0.67
    Sleep % :  74.93 74.62 74.55 74.76 74.51 74.54   74.65
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000 10000 10000
    TTI Min :      0     0     0     0     0     0
    TTI Avg :     22    23    23    23    23    23
    TTI Max :     76    75    75    75    78    75
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   1|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 25Sec ] NumActiveCarrier: 2 NumBbuCores: 6. Tti2Tti Time: [500.00..504.63..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     150.00    210.01    340.00 |       30%       42%       68%
    UL_LINK  MU1  |     395.00    409.21    425.00 |       79%       82%       85%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    341,504     256,000 |     29,177 /     29,177      0.00%      32,016 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    341,504     256,000 |     29,177 /     29,177      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      3     4     5    35    36    37     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  23.55 23.81 23.85 23.64 23.81 23.94   23.77
     Intr % :   0.90  0.89  0.90  0.90  0.90  0.90    0.90
    Spare % :   0.69  0.67  0.67  0.69  0.67  0.67    0.68
    Sleep % :  74.83 74.62 74.57 74.75 74.60 74.47   74.64
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000 10000 10000
    TTI Min :      0     0     0     0     0     0
    TTI Avg :     23    23    23    23    23    23
    TTI Max :     74    77    77    75    77    75
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
   1|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 30Sec ] NumActiveCarrier: 2 NumBbuCores: 6. Tti2Tti Time: [500.00..504.78..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     155.00    209.95    340.00 |       31%       42%       68%
    UL_LINK  MU1  |     400.00    409.91    425.00 |       80%       82%       85%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    341,504     256,032 |     29,177 /     29,177      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    341,504     256,032 |     29,177 /     29,177      0.00%      32,016 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      3     4     5    35    36    37     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  23.53 23.88 23.89 23.58 23.86 23.82   23.76
     Intr % :   0.90  0.88  0.89  0.90  0.89  0.90    0.89
    Spare % :   0.68  0.67  0.67  0.68  0.67  0.67    0.67
    Sleep % :  74.87 74.55 74.53 74.82 74.56 74.59   74.65
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10001 10001 10001 10001 10001 10001
    TTI Min :      0     0     0     0     0     0
    TTI Avg :     23    23    23    23    23    23
    TTI Max :     75    78    77    75    75    76
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   1|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 35Sec ] NumActiveCarrier: 2 NumBbuCores: 6. Tti2Tti Time: [500.00..504.82..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     150.00    209.86    340.00 |       30%       42%       68%
    UL_LINK  MU1  |     395.00    409.42    425.00 |       79%       82%       85%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    341,504     255,968 |     29,177 /     29,177      0.00%      31,984 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    341,504     255,968 |     29,177 /     29,177      0.00%      31,984 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      3     4     5    35    36    37     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  23.58 23.94 23.79 23.56 24.00 23.63   23.75
     Intr % :   0.89  0.88  0.90  0.90  0.90  0.90    0.90
    Spare % :   0.69  0.67  0.68  0.70  0.67  0.68    0.68
    Sleep % :  74.81 74.48 74.61 74.82 74.41 74.77   74.65
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :   9999  9999  9999  9999  9999  9999
    TTI Min :      0     0     0     0     0     0
    TTI Avg :     23    23    23    23    23    23
    TTI Max :     75    75    75    76    77    75
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
   1|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 40Sec ] NumActiveCarrier: 2 NumBbuCores: 6. Tti2Tti Time: [500.00..505.02..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     150.00    209.80    340.00 |       30%       42%       68%
    UL_LINK  MU1  |     395.00    410.19    425.00 |       79%       82%       85%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    341,504     256,032 |     29,177 /     29,177      0.00%      32,016 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    341,504     256,032 |     29,177 /     29,177      0.00%      32,016 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      3     4     5    35    36    37     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  23.73 23.73 23.68 23.81 23.84 23.67   23.74
     Intr % :   0.90  0.89  0.90  0.91  0.89  0.89    0.90
    Spare % :   0.67  0.67  0.69  0.67  0.66  0.69    0.68
    Sleep % :  74.68 74.69 74.72 74.59 74.58 74.73   74.67
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10001 10001 10001 10001 10001 10001
    TTI Min :      0     0     0     0     0     0
    TTI Avg :     23    23    23    23    23    23
    TTI Max :     75    75    74    75    77    76
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
   1|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 45Sec ] NumActiveCarrier: 2 NumBbuCores: 6. Tti2Tti Time: [500.00..504.77..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     150.00    209.89    340.00 |       30%       42%       68%
    UL_LINK  MU1  |     400.00    409.92    425.00 |       80%       82%       85%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    341,504     255,968 |     29,177 /     29,177      0.00%      31,984 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    341,504     255,968 |     29,177 /     29,177      0.00%      31,984 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      3     4     5    35    36    37     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  23.56 23.88 23.73 23.65 23.94 23.80   23.76
     Intr % :   0.91  0.89  0.90  0.91  0.90  0.90    0.90
    Spare % :   0.67  0.67  0.69  0.67  0.67  0.69    0.68
    Sleep % :  74.84 74.54 74.66 74.75 74.48 74.59   74.64
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :   9999  9999  9999  9999  9999  9999
    TTI Min :      0     0     0     0     0     0
    TTI Avg :     23    23    23    23    23    23
    TTI Max :     73    79    78    78    77    77
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
   1|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 50Sec ] NumActiveCarrier: 2 NumBbuCores: 6. Tti2Tti Time: [500.00..504.94..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     150.00    209.91    340.00 |       30%       42%       68%
    UL_LINK  MU1  |     400.00    409.99    425.00 |       80%       82%       85%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    341,504     256,032 |     29,177 /     29,177      0.00%      32,016 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    341,504     256,032 |     29,177 /     29,177      0.00%      32,016 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      3     4     5    35    36    37     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  23.61 23.87 23.72 23.71 23.79 23.84   23.76
     Intr % :   0.90  0.89  0.90  0.91  0.89  0.90    0.90
    Spare % :   0.67  0.67  0.68  0.67  0.67  0.68    0.67
    Sleep % :  74.80 74.55 74.68 74.69 74.63 74.57   74.65
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10001 10001 10001 10001 10001 10001
    TTI Min :      0     0     0     0     0     0
    TTI Avg :     23    23    23    23    23    23
    TTI Max :     75    78    75    74    75    74
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
   1|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
ebbu_pool_update_multi_cell_status Call Stop: (nPhyDiStartCurrCount 100207 nPhyDiStartCount 100207)
phydi_stop[from 2]: phyInstance: -1, sendStop: 1, phyIdStart: 0, phyIdStop: 40
    PHY_STOP PhyInstance[0] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    PHY_STOP PhyInstance[1] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    Send MSG_TYPE_PHY_STOP_RESP[0]
    Send MSG_TYPE_PHY_STOP_RESP[1]
[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[0] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 0, sendStop: 9, testFileName: 536873217, phyIdStart: 0, phyIdStop: 1
    PHY_SHUTDOWN PhyInstance[0] nPhyDiState[32] nPhyDiStateCount[0]
timer_main_thread exiting [PID: 148449]
L1_MEM_MGR: [instID 0] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[0]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        77 /         Size:  1,169,085,456
        DPDK Buffers Alloc:        11 /         Size:     77,966,592
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:        89 /         Size:  1,296,046,904
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[0]
      Processed in:                              21.39 milli-secs
      From API Arrival:                          21.57 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[1] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 1, sendStop: 9, testFileName: 536873217, phyIdStart: 1, phyIdStop: 2
    PHY_SHUTDOWN PhyInstance[1] nPhyDiState[32] nPhyDiStateCount[0]

EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 0 in core 3 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 1 in core 4 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 2 in core 5 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 3 in core 35 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 4 in core 36 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 5 in core 37 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:All consumer threads are destroyed!
EBBUPOOL [INFO][ebbu_pool_maintenance]:Framework Maintenance thread is destroyed successfully!
EBBUPOOL [INFO][ebbu_pool_release_threads]:Threads Released successfully!
EBBUPOOL [INFO][ebbu_pool_release_queues]:Release queues successfully!
EBBUPOOL [INFO][ebbu_pool_release_handler]:Release handler successfully!

MLogPrint: ext_filename(.//l1mlog_wls0_FD_2305_timer.bin)
    Opening MLog File: .//l1mlog_wls0_FD_2305_timer.bin
    MLog file .//l1mlog_wls0_FD_2305_timer.bin closed
    Mlog Print with Time successful

[phydi_get_mlog_stats_nr5g] filename: .//l1_mlog_stats.txt
L1_MEM_MGR: [instID 1] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[1]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        38 /         Size:  1,128,211,880
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:        39 /         Size:  1,177,206,736
----------------------------------------------------------------------------


[1;35m
wls_print_stats
[0m[1;35mnWlsInst[0] nCellMapping[0x00000100001fffff]
[0mCell QueueAlloc  CellAlloc   CellSend      Diff1       Diff
   0    5861748    5861700    5861700         48          0
   1    2344728    2344680    2344680         48          0
   2         48          0          0         48          0
   3         48          0          0         48          0
   4         48          0          0         48          0
   5         48          0          0         48          0
   6         48          0          0         48          0
   7         48          0          0         48          0
   8         48          0          0         48          0
   9         48          0          0         48          0
  10         48          0          0         48          0
  11         48          0          0         48          0
  12         48          0          0         48          0
  13         48          0          0         48          0
  14         48          0          0         48          0
  15         48          0          0         48          0
  16         48          0          0         48          0
  17         48          0          0         48          0
  18         48          0          0         48          0
  19         48          0          0         48          0
  20         48          0          0         48          0
  40    1503278    1503230    1503230         48          0
[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[1]
      Processed in:                           1,050.38 milli-secs
      From API Arrival:                       1,071.96 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[0] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        22 /         Size:    805,135,784
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:        23 /         Size:    854,130,640
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[0]
      Processed in:                             448.24 milli-secs
      From API Arrival:                       1,500.76 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        22 /         Size:    805,135,784
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:        23 /         Size:    854,130,640
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[1] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:         6 /         Size:    482,059,688
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:         7 /         Size:    531,054,544
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[1]
      Processed in:                             444.86 milli-secs
      From API Arrival:                         895.81 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:         6 /         Size:    482,059,688
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:         7 /         Size:    531,054,544
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_ADD_REMOVE_CORE from nCoreId[0]
[0mphycfg_set_options: PDSCH_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: PUSCH_MMSE_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: PUCCH_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: CE_INTERP_METHOD[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: LINEAR_INTERP_ENABLE nCellMask[0x0000000000ffffff]
      Cell[0] [ 4] Len[1]
      Cell[1] [ 4] Len[1]
      Cell[2] [ 4] Len[1]
      Cell[3] [ 4] Len[1]
      Cell[4] [ 4] Len[1]
      Cell[5] [ 4] Len[1]
      Cell[6] [ 4] Len[1]
      Cell[7] [ 4] Len[1]
      Cell[8] [ 4] Len[1]
      Cell[9] [ 4] Len[1]
      Cell[10] [ 4] Len[1]
      Cell[11] [ 4] Len[1]
      Cell[12] [ 4] Len[1]
      Cell[13] [ 4] Len[1]
      Cell[14] [ 4] Len[1]
      Cell[15] [ 4] Len[1]
      Cell[16] [ 4] Len[1]
      Cell[17] [ 4] Len[1]
      Cell[18] [ 4] Len[1]
      Cell[19] [ 4] Len[1]
      Cell[20] [ 4] Len[1]
      Cell[21] [ 4] Len[1]
      Cell[22] [ 4] Len[1]
      Cell[23] [ 4] Len[1]
phycfg_set_options: EBBU_POOL_NUM_QUEUE[4]
phycfg_set_options: EBBU_POOL_QUEUE_SIZE[1024]
phycfg_set_options: EBBU_POOL_NUM_CONTEXT[4]
phycfg_set_options: EBBU_POOL_MAX_CONTEXT_FETCH[2]
phycfg_set_options: REMOVE_MEMCPY_MEMSET[1]
[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[0] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[0]
      Processed in:                              39.71 milli-secs
      From API Arrival:                          39.82 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[1] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[1]
      Processed in:                              39.18 milli-secs
      From API Arrival:                          79.02 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[0] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [0]:
    nCarrierIdx: 0
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 1
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0
bbdev_nr5g_ul_harq_buf_alloc: nCells[2] nSplitPerCell[2] nHarqSize[4194304] nMaxPointerPagePerCell[32768]
    i[0] j[0] Idx[0]
    i[0] j[1] Idx[32768]
    i[1] j[0] Idx[65536]
    i[1] j[1] Idx[98304]
phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

gSymbolDuration:35.714287, gSlotDuration:500.000000
Using ORAN Config for RU 0 from config file......
[intsId: 0 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_0 mz_len 1,501,440 bytes!
[intsId: 0] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 0 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 0 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_0 mz_len 121,472 bytes!
[intsId: 0] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 0 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
[intsId: 0 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_0 mz_len 35,273,088 bytes!
[intsId: 0] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 0 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 0 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_0 mz_len 5,939,456 bytes!
[intsId: 0] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 0 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 0 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_0 mz_len 3,673,856 bytes!
[intsId: 0] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 0 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 0

New ebbupool handler 0x7f6e09f22dc0 is generated!, nNumaNode is 1

EBBUPOOL [INFO][ebbu_pool_create_queues]:nQueueNum 4, nQueueCtxNum 4, nQueueCtxMaxFetch 2, total queues 10
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Polling Queue with size 1024 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 0 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 3 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_maintenance]:ebbupool_main is created successfully!

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_0 in core 4 successfully! Pool core index is 0 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_1 in core 35 successfully! Pool core index is 1 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_2 in core 36 successfully! Pool core index is 2 Numa node index is 0

nCell 0 nSlotTick 748000 nDlAliveTick 1496000 nUlAliveTick 2992000


ebbu_pool_event_print_info
=======================================================================
nListType(0) nNumCells(1): 0 
=======================================================================
TASK_NAME           PRI EXT PRE NEX CORE_AFFINITY          DEPENDENCY0         DEPENDENCY1         DEPENDENCY2         DEPENDENCY3         DEPENDENCY4         DEPENDENCY5         DEPENDENCY6         DEPENDENCY7
TMNG_TTI_START        0   0   0   3 0x0000001800000010     NR5G1_DL_CONFIG     NR5G1_UL_CONFIG     NR5G1_DL_BUF_CLR    ---                 ---                 ---                 ---                 ---                
TMNG_SYM2_WAKE_UP     0   0   0   1 0x0000001800000010     NR5G1_UL_PUSCH_CE0  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM6_WAKE_UP     0   0   0   1 0x0000001800000010     NR5G1_UL_PUSCH_EQL0 ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM11_WAKE_UP    0   0   0   1 0x0000001800000010     NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM13_WAKE_UP    0   0   0   2 0x0000001800000010     NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                 ---                 ---                 ---                 ---                 ---                
TMNG_PRACH_WAKE_UP    0   0   0   1 0x0000001800000010     NR5G1_UL_PRACH      ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SRS_WAKE_UP      0   0   0   0 0x0000001800000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CONFIG       0   0   1   5 0x0000001800000010     NR5G1_DL_ORAN       NR5G1_DL_CTRL       NR5G1_DL_PDSCH_RS   NR5G1_DL_BEAM_GEN   NR5G1_DL_PDSCH_TB   ---                 ---                 ---                
NR5G1_DL_BUF_CLR      1   0   1   1 0x0000001800000010     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_ORAN         0   0   1   0 0x0000001800000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_TB     0   0   1   0 0x0000001800000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SCRM   1   1   1   1 0x0000001800000010     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SYM    1   0   2   1 0x0000001800000010     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_RS     1   0   1   1 0x0000001800000010     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CTRL         1   0   1   1 0x0000001800000010     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_CONFIG       0   0   1   7 0x0000001800000010     NR5G1_UL_BEAM_GEN   NR5G1_UL_SRS_DECOMP NR5G1_UL_PRACH      NR5G1_UL_PUSCH_DMRS NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                
NR5G1_UL_PUSCH_DMRS   2   0   1   2 0x0000001800000010     NR5G1_UL_PUSCH_CE0  NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE0    2   0   2   2 0x0000001800000010     NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE7    2   0   3   1 0x0000001800000010     NR5G1_UL_PUSCH_EQL7 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL0   2   0   3   1 0x0000001800000010     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL7   2   0   3   1 0x0000001800000010     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_LLR    1   0   2   1 0x0000001800000010     NR5G1_UL_PUSCH_DEC  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_DEC    1   0   1   0 0x0000001800000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_TB     1   1   1   1 0x0000001800000010     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH        2   0   2   1 0x0000001800000010     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PRACH        2   0   2   1 0x0000001800000010     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_DECOMP   2   1   2   1 0x0000001800000010     NR5G1_UL_SRS_CE     ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE       2   0   1   1 0x0000001800000010     NR5G1_UL_SRS_POST   ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE_POST   2   1   1   0 0x0000001800000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_POST     1   0   1   1 0x0000001800000010     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_POST         1   0   4   0 0x0000001800000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_POST         1   0   5   0 0x0000001800000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_GEN     1   0   1   1 0x0000001800000010     NR5G1_DL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_TX      1   0   1   1 0x0000001800000010     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_GEN     1   0   1   1 0x0000001800000010     NR5G1_UL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_TX      1   0   1   1 0x0000001800000010     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH_BEAM_GEN   2   0   0   0 0x0000001800000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
[1;32mMSG_TYPE_PHY_CONFIG_REQ[0]
      Processed in:                           1,132.77 milli-secs
      From API Arrival:                       1,132.78 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[1] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [1]:
    nCarrierIdx: 1
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 1
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0
phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

[intsId: 1 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_1 mz_len 1,501,440 bytes!
[intsId: 1] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 1 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 1 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_1 mz_len 121,472 bytes!
[intsId: 1] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 1 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
Using ORAN Config for RU 0 from config file......
[intsId: 1 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 1 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_1 mz_len 35,273,088 bytes!
[intsId: 1] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 1 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 1 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_1 mz_len 5,939,456 bytes!
[intsId: 1] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 1 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 1 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_1 mz_len 3,673,856 bytes!
[intsId: 1] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 1 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 1

nCell 1 nSlotTick 748000 nDlAliveTick 1496000 nUlAliveTick 2992000
[1;32mMSG_TYPE_PHY_CONFIG_REQ[1]
      Processed in:                              29.50 milli-secs
      From API Arrival:                       1,162.30 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[0] from nCoreId[0]
[0mMLogRestart
MLogOpen: filename(.//l1mlog_wls0.bin) mlogSubframes (128), mlogCores(40), mlogSize(10000) mlog_mask (-1)
    mlogSubframes (128), mlogCores(40), mlogSize(10000)
    localMLogTimerInit
        System clock (rdtsc)  resolution 1496488038 [Hz]
        Ticks per us 1496
    MLog Storage: 0x7f6e5c1f1100 -> 0x7f6e5f2c7830 [ 51210032 bytes ]
    localMLogFreqReg: 1496. Storing: 1496
    Mlog Open successful

MLogSetup nCoreMask0(0x0000001800000010) nCoreMask1(0x0000000000000000) nCoreMask2(0x0000000000000000) nCoreMask3(0x0000000000000000)
  CoreId(4) Idx(1)
  CoreId(35) Idx(2)
  CoreId(36) Idx(3)
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       126 /         Size:  1,288,165,016
        DPDK Buffers Alloc:        13 /         Size:    108,747,264
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:       140 /         Size:  1,445,907,136
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 0, Mode: 1, Count: 100207, Period: 1, NumSlotPerSfn: 20
ebbu_pool_update_ctx: nQueueCtx[4] nNumCells[2] nIsMassiveMimoConfig[0] nSrsCoreMask[0x0000000000000000]

EBBUPOOL [INFO][ebbu_pool_queue_ctx_set_threshold]:The new threshold is [4] for numa node [0]
[1;32mMSG_TYPE_PHY_START_REQ[0]
      Processed in:                             936.83 milli-secs
      From API Arrival:                         936.85 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[1] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       126 /         Size:  1,288,165,016
        DPDK Buffers Alloc:        13 /         Size:    108,747,264
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:       140 /         Size:  1,445,907,136
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 1, Mode: 1, Count: 100207, Period: 1, NumSlotPerSfn: 20
Timer Mode
timer_init: coreBind: 2, corePriority: 96, corePolicy: 1


timer_reg_proc: nPeriod: 1, SkipTti: 10, pProc: 0x1459d30, lpData: (nil), Numerology: 1
                Period: 1, SkipTti: 10, FirstFew: 200


timer_reg_proc_symbol: nSymbol: 6, pProc: 0x143c810, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 10, pProc: 0x143c840, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 1, pProc: 0x143c870, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 3, pProc: 0x143c8a0, lpData: (nil)
nr5g_gnb_urllc_register_call_backs: nTimerMode[1] nUrllcMiniSlotMask[0]
[1;32mMSG_TYPE_PHY_START_REQ[1]
      Processed in:                               4.86 milli-secs
      From API Arrival:                         941.74 milli-secs
[0mtimer_main_thread:        [PID: 149128] binding on [CPU  2] [PRIO: 96] [POLICY:  1]
                          Numerology: [     1], numSlotsPerSubframe: [ 2], ttiPeriod: [ 500 usecs]
                        Period (usecs):     35     71    107    142    178    214    250    285    321    357    392    428    464    500 
                    Fn Callbacks (Sym):      0      1      2      3      4      5      6      7      8      9     10     11     12     13
                          Instance 0  :    YES    YES     NO    YES     NO     NO    YES     NO     NO     NO    YES     NO     NO     NO 
                          Instance 1  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 
                          Instance 2  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 

ebbu_pool_update_frame_slot_sym_num: nSlotIdx[1997] frame,slot[1023,18] nNumSlotPerSfn[20]
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min  5Sec ] NumActiveCarrier: 2 NumBbuCores: 3. Tti2Tti Time: [500.00..504.45..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     145.00    222.42    425.00 |       29%       44%       85%
    UL_LINK  MU1  |     395.00    429.36    445.00 |       79%       86%       89%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    535,619     383,952 |     60,641 /     60,641      0.00%      63,968 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    535,619     383,952 |     60,641 /     60,641      0.00%      63,968 |      3   3.00      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [3 BBU core(s)]:
    Core Id :      4    35    36     Avg
  Numa Node :      0     0     0
     Util % :  23.96 23.03 24.06   23.68
     Intr % :   0.67  0.91  0.69    0.76
    Spare % :   0.59  0.56  0.60    0.58
    Sleep % :  74.76 75.48 74.63   74.96
     Numa % :   0.00  0.00  0.00    0.00
    TTI Cnt :   9999  9999  9999
    TTI Min :      0     0     0
    TTI Avg :     32    30    32
    TTI Max :     86    84    86
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|103950|     0|103950|     0|103950| 66528|     0| 66528|     0| 66528| 20790|     0|     0| 20790|  4198|     0|     0|  4198|     0|     0|     0|     0|
   1|103950|     0|103950|     0|103950| 66528|     0| 66528|     0| 66528| 20790|     0|     0| 20790|  4198|     0|     0|  4198|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 10Sec ] NumActiveCarrier: 2 NumBbuCores: 3. Tti2Tti Time: [500.00..504.30..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     145.00    222.32    425.00 |       29%       44%       85%
    UL_LINK  MU1  |     390.00    424.46    450.00 |       78%       85%       90%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    535,756     384,000 |     60,672 /     60,672      0.00%      64,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    535,756     384,000 |     60,672 /     60,672      0.00%      64,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [3 BBU core(s)]:
    Core Id :      4    35    36     Avg
  Numa Node :      0     0     0
     Util % :  33.06 31.77 33.24   32.69
     Intr % :   0.93  1.26  0.95    1.05
    Spare % :   0.57  0.51  0.57    0.55
    Sleep % :  65.42 66.44 65.22   65.69
     Numa % :   0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000
    TTI Min :      1     1     1
    TTI Avg :     32    31    32
    TTI Max :     86    84    87
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   1|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 15Sec ] NumActiveCarrier: 2 NumBbuCores: 3. Tti2Tti Time: [500.00..505.08..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     145.00    221.97    425.00 |       29%       44%       85%
    UL_LINK  MU1  |     395.00    425.03    445.00 |       79%       85%       89%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    535,756     384,096 |     60,672 /     60,672      0.00%      64,032 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    535,756     384,096 |     60,672 /     60,672      0.00%      64,032 |      3   3.00      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [3 BBU core(s)]:
    Core Id :      4    35    36     Avg
  Numa Node :      0     0     0
     Util % :  32.93 31.77 33.15   32.62
     Intr % :   0.94  1.25  0.95    1.05
    Spare % :   0.57  0.51  0.57    0.55
    Sleep % :  65.55 66.45 65.31   65.77
     Numa % :   0.00  0.00  0.00    0.00
    TTI Cnt :  10002 10002 10002
    TTI Min :      1     1     1
    TTI Avg :     32    31    32
    TTI Max :     86    81    86
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|100050|     0|100050|     0|100050| 64032|     0| 64032|     0| 64032| 20010|     0|     0| 20010|  4002|     0|     0|  4002|     0|     0|     0|     0|
   1|100050|     0|100050|     0|100050| 64032|     0| 64032|     0| 64032| 20010|     0|     0| 20010|  4002|     0|     0|  4002|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 20Sec ] NumActiveCarrier: 2 NumBbuCores: 3. Tti2Tti Time: [500.00..504.72..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     145.00    222.31    420.00 |       29%       44%       84%
    UL_LINK  MU1  |     395.00    424.36    450.00 |       79%       85%       90%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    535,756     383,904 |     60,672 /     60,672      0.00%      64,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    535,756     383,904 |     60,672 /     60,672      0.00%      64,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [3 BBU core(s)]:
    Core Id :      4    35    36     Avg
  Numa Node :      0     0     0
     Util % :  33.05 31.75 33.16   32.65
     Intr % :   0.93  1.25  0.95    1.04
    Spare % :   0.57  0.50  0.57    0.55
    Sleep % :  65.43 66.48 65.30   65.74
     Numa % :   0.00  0.00  0.00    0.00
    TTI Cnt :   9998  9998  9998
    TTI Min :      1     1     1
    TTI Avg :     32    31    32
    TTI Max :     86    83    86
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   1|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 25Sec ] NumActiveCarrier: 2 NumBbuCores: 3. Tti2Tti Time: [500.00..504.85..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     145.00    222.18    425.00 |       29%       44%       85%
    UL_LINK  MU1  |     395.00    425.43    450.00 |       79%       85%       90%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    535,756     384,000 |     60,672 /     60,672      0.00%      64,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    535,756     384,000 |     60,672 /     60,672      0.00%      63,968 |      3   3.00      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [3 BBU core(s)]:
    Core Id :      4    35    36     Avg
  Numa Node :      0     0     0
     Util % :  32.98 31.77 33.15   32.63
     Intr % :   0.93  1.25  0.95    1.04
    Spare % :   0.57  0.51  0.57    0.55
    Sleep % :  65.49 66.45 65.30   65.75
     Numa % :   0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000
    TTI Min :      1     1     1
    TTI Avg :     32    31    32
    TTI Max :     86    84    86
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   1| 99950|     0| 99950|     0| 99950| 63968|     0| 63968|     0| 63968| 19990|     0|     0| 19990|  3998|     0|     0|  3998|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 30Sec ] NumActiveCarrier: 2 NumBbuCores: 3. Tti2Tti Time: [500.00..505.07..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     145.00    221.93    425.00 |       29%       44%       85%
    UL_LINK  MU1  |     395.00    425.31    445.00 |       79%       85%       89%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    535,756     384,000 |     60,672 /     60,672      0.00%      63,968 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    535,756     384,000 |     60,672 /     60,672      0.00%      64,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [3 BBU core(s)]:
    Core Id :      4    35    36     Avg
  Numa Node :      0     0     0
     Util % :  32.95 31.75 33.12   32.61
     Intr % :   0.94  1.25  0.95    1.05
    Spare % :   0.57  0.51  0.57    0.55
    Sleep % :  65.52 66.48 65.34   65.78
     Numa % :   0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000
    TTI Min :      1     1     1
    TTI Avg :     32    31    32
    TTI Max :     86    84    86
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0| 99950|     0| 99950|     0| 99950| 63968|     0| 63968|     0| 63968| 19990|     0|     0| 19990|  3998|     0|     0|  3998|     0|     0|     0|     0|
   1|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 35Sec ] NumActiveCarrier: 2 NumBbuCores: 3. Tti2Tti Time: [500.00..504.18..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     145.00    222.50    425.00 |       29%       45%       85%
    UL_LINK  MU1  |     390.00    424.42    445.00 |       78%       85%       89%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    535,756     384,048 |     60,672 /     60,672      0.00%      64,032 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    535,756     384,048 |     60,672 /     60,672      0.00%      64,032 |      3   3.00      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [3 BBU core(s)]:
    Core Id :      4    35    36     Avg
  Numa Node :      0     0     0
     Util % :  33.07 31.81 33.24   32.71
     Intr % :   0.93  1.26  0.95    1.05
    Spare % :   0.57  0.51  0.57    0.55
    Sleep % :  65.41 66.40 65.22   65.68
     Numa % :   0.00  0.00  0.00    0.00
    TTI Cnt :  10001 10001 10001
    TTI Min :      1     1     1
    TTI Avg :     32    31    32
    TTI Max :     86    81    87
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|100050|     0|100050|     0|100050| 64032|     0| 64032|     0| 64032| 20010|     0|     0| 20010|  4002|     0|     0|  4002|     0|     0|     0|     0|
   1|100050|     0|100050|     0|100050| 64032|     0| 64032|     0| 64032| 20010|     0|     0| 20010|  4002|     0|     0|  4002|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 40Sec ] NumActiveCarrier: 2 NumBbuCores: 3. Tti2Tti Time: [500.00..504.81..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     145.00    222.13    425.00 |       29%       44%       85%
    UL_LINK  MU1  |     395.00    425.28    445.00 |       79%       85%       89%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    535,756     384,000 |     60,672 /     60,672      0.00%      64,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    535,756     384,000 |     60,672 /     60,672      0.00%      64,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [3 BBU core(s)]:
    Core Id :      4    35    36     Avg
  Numa Node :      0     0     0
     Util % :  32.98 31.76 33.17   32.64
     Intr % :   0.93  1.26  0.95    1.05
    Spare % :   0.57  0.51  0.57    0.55
    Sleep % :  65.50 66.46 65.28   65.75
     Numa % :   0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000
    TTI Min :      1     1     1
    TTI Avg :     32    31    32
    TTI Max :     86    84    87
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   1|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 45Sec ] NumActiveCarrier: 2 NumBbuCores: 3. Tti2Tti Time: [500.00..504.89..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     145.00    221.95    425.00 |       29%       44%       85%
    UL_LINK  MU1  |     395.00    425.16    450.00 |       79%       85%       90%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    535,756     384,000 |     60,672 /     60,672      0.00%      64,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    535,756     384,000 |     60,672 /     60,672      0.00%      64,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [3 BBU core(s)]:
    Core Id :      4    35    36     Avg
  Numa Node :      0     0     0
     Util % :  32.97 31.78 33.10   32.62
     Intr % :   0.93  1.25  0.96    1.05
    Spare % :   0.56  0.51  0.57    0.55
    Sleep % :  65.51 66.44 65.36   65.77
     Numa % :   0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000
    TTI Min :      1     1     1
    TTI Avg :     32    31    32
    TTI Max :     86    81    87
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   1|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 50Sec ] NumActiveCarrier: 2 NumBbuCores: 3. Tti2Tti Time: [500.00..504.37..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     145.00    222.36    420.00 |       29%       44%       84%
    UL_LINK  MU1  |     390.00    423.81    450.00 |       78%       85%       90%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    535,756     383,952 |     60,672 /     60,672      0.00%      64,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    535,756     383,952 |     60,672 /     60,672      0.00%      64,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [3 BBU core(s)]:
    Core Id :      4    35    36     Avg
  Numa Node :      0     0     0
     Util % :  33.05 31.75 33.24   32.68
     Intr % :   0.94  1.25  0.95    1.05
    Spare % :   0.57  0.51  0.57    0.55
    Sleep % :  65.42 66.47 65.22   65.70
     Numa % :   0.00  0.00  0.00    0.00
    TTI Cnt :   9999  9999  9999
    TTI Min :      1     1     1
    TTI Avg :     32    31    32
    TTI Max :     86    83    87
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   1|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
ebbu_pool_update_multi_cell_status Call Stop: (nPhyDiStartCurrCount 100207 nPhyDiStartCount 100207)
phydi_stop[from 2]: phyInstance: -1, sendStop: 1, phyIdStart: 0, phyIdStop: 40
    PHY_STOP PhyInstance[0] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    PHY_STOP PhyInstance[1] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    Send MSG_TYPE_PHY_STOP_RESP[0]
    Send MSG_TYPE_PHY_STOP_RESP[1]
[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[0] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 0, sendStop: 9, testFileName: 536873218, phyIdStart: 0, phyIdStop: 1
    PHY_SHUTDOWN PhyInstance[0] nPhyDiState[32] nPhyDiStateCount[0]
timer_main_thread exiting [PID: 149128]
L1_MEM_MGR: [instID 0] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[0]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        77 /         Size:  1,169,085,456
        DPDK Buffers Alloc:         8 /         Size:     62,237,952
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:        86 /         Size:  1,280,318,264
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[0]
      Processed in:                              21.63 milli-secs
      From API Arrival:                          21.79 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[1] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 1, sendStop: 9, testFileName: 536873218, phyIdStart: 1, phyIdStop: 2
    PHY_SHUTDOWN PhyInstance[1] nPhyDiState[32] nPhyDiStateCount[0]

EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 0 in core 4 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 1 in core 35 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 2 in core 36 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:All consumer threads are destroyed!
EBBUPOOL [INFO][ebbu_pool_maintenance]:Framework Maintenance thread is destroyed successfully!
EBBUPOOL [INFO][ebbu_pool_release_threads]:Threads Released successfully!
EBBUPOOL [INFO][ebbu_pool_release_queues]:Release queues successfully!
EBBUPOOL [INFO][ebbu_pool_release_handler]:Release handler successfully!

MLogPrint: ext_filename(.//l1mlog_wls0_FD_2306_timer.bin)
    Opening MLog File: .//l1mlog_wls0_FD_2306_timer.bin
    MLog file .//l1mlog_wls0_FD_2306_timer.bin closed
    Mlog Print with Time successful

[phydi_get_mlog_stats_nr5g] filename: .//l1_mlog_stats.txt
L1_MEM_MGR: [instID 1] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[1]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        38 /         Size:  1,128,211,880
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:        39 /         Size:  1,177,206,736
----------------------------------------------------------------------------


[1;35m
wls_print_stats
[0m[1;35mnWlsInst[0] nCellMapping[0x00000100001fffff]
[0mCell QueueAlloc  CellAlloc   CellSend      Diff1       Diff
   0    6252528    6252480    6252480         48          0
   1    2735508    2735460    2735460         48          0
   2         48          0          0         48          0
   3         48          0          0         48          0
   4         48          0          0         48          0
   5         48          0          0         48          0
   6         48          0          0         48          0
   7         48          0          0         48          0
   8         48          0          0         48          0
   9         48          0          0         48          0
  10         48          0          0         48          0
  11         48          0          0         48          0
  12         48          0          0         48          0
  13         48          0          0         48          0
  14         48          0          0         48          0
  15         48          0          0         48          0
  16         48          0          0         48          0
  17         48          0          0         48          0
  18         48          0          0         48          0
  19         48          0          0         48          0
  20         48          0          0         48          0
  40    1603497    1603449    1603449         48          0
[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[1]
      Processed in:                           1,045.20 milli-secs
      From API Arrival:                       1,067.00 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[0] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        22 /         Size:    805,135,784
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:        23 /         Size:    854,130,640
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[0]
      Processed in:                             426.43 milli-secs
      From API Arrival:                       1,473.73 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        22 /         Size:    805,135,784
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:        23 /         Size:    854,130,640
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[1] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:         6 /         Size:    482,059,688
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:         7 /         Size:    531,054,544
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[1]
      Processed in:                             438.51 milli-secs
      From API Arrival:                         867.65 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:         6 /         Size:    482,059,688
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:         7 /         Size:    531,054,544
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_ADD_REMOVE_CORE from nCoreId[0]
[0mphycfg_set_options: PDSCH_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: PUSCH_MMSE_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: PUCCH_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: CE_INTERP_METHOD[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: LINEAR_INTERP_ENABLE nCellMask[0x0000000000ffffff]
      Cell[0] [ 4] Len[1]
      Cell[1] [ 4] Len[1]
      Cell[2] [ 4] Len[1]
      Cell[3] [ 4] Len[1]
      Cell[4] [ 4] Len[1]
      Cell[5] [ 4] Len[1]
      Cell[6] [ 4] Len[1]
      Cell[7] [ 4] Len[1]
      Cell[8] [ 4] Len[1]
      Cell[9] [ 4] Len[1]
      Cell[10] [ 4] Len[1]
      Cell[11] [ 4] Len[1]
      Cell[12] [ 4] Len[1]
      Cell[13] [ 4] Len[1]
      Cell[14] [ 4] Len[1]
      Cell[15] [ 4] Len[1]
      Cell[16] [ 4] Len[1]
      Cell[17] [ 4] Len[1]
      Cell[18] [ 4] Len[1]
      Cell[19] [ 4] Len[1]
      Cell[20] [ 4] Len[1]
      Cell[21] [ 4] Len[1]
      Cell[22] [ 4] Len[1]
      Cell[23] [ 4] Len[1]
phycfg_set_options: EBBU_POOL_NUM_QUEUE[4]
phycfg_set_options: EBBU_POOL_QUEUE_SIZE[1024]
phycfg_set_options: EBBU_POOL_NUM_CONTEXT[4]
phycfg_set_options: EBBU_POOL_MAX_CONTEXT_FETCH[2]
phycfg_set_options: REMOVE_MEMCPY_MEMSET[1]
[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[0] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[0]
      Processed in:                              38.97 milli-secs
      From API Arrival:                          39.09 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[1] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[1]
      Processed in:                              39.03 milli-secs
      From API Arrival:                          78.14 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[0] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [0]:
    nCarrierIdx: 0
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 1
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0
bbdev_nr5g_ul_harq_buf_alloc: nCells[2] nSplitPerCell[2] nHarqSize[4194304] nMaxPointerPagePerCell[32768]
    i[0] j[0] Idx[0]
    i[0] j[1] Idx[32768]
    i[1] j[0] Idx[65536]
    i[1] j[1] Idx[98304]
phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

gSymbolDuration:35.714287, gSlotDuration:500.000000
Using ORAN Config for RU 0 from config file......
[intsId: 0 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_0 mz_len 1,501,440 bytes!
[intsId: 0] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 0 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 0 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_0 mz_len 121,472 bytes!
[intsId: 0] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 0 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
[intsId: 0 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_0 mz_len 35,273,088 bytes!
[intsId: 0] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 0 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 0 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_0 mz_len 5,939,456 bytes!
[intsId: 0] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 0 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 0 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_0 mz_len 3,673,856 bytes!
[intsId: 0] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 0 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 0

New ebbupool handler 0x7f6e09186900 is generated!, nNumaNode is 1

EBBUPOOL [INFO][ebbu_pool_create_queues]:nQueueNum 4, nQueueCtxNum 4, nQueueCtxMaxFetch 2, total queues 10
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Polling Queue with size 1024 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 0 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 3 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_maintenance]:ebbupool_main is created successfully!

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_0 in core 4 successfully! Pool core index is 0 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_1 in core 35 successfully! Pool core index is 1 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_2 in core 36 successfully! Pool core index is 2 Numa node index is 0

nCell 0 nSlotTick 748000 nDlAliveTick 1496000 nUlAliveTick 2992000


ebbu_pool_event_print_info
=======================================================================
nListType(0) nNumCells(1): 0 
=======================================================================
TASK_NAME           PRI EXT PRE NEX CORE_AFFINITY          DEPENDENCY0         DEPENDENCY1         DEPENDENCY2         DEPENDENCY3         DEPENDENCY4         DEPENDENCY5         DEPENDENCY6         DEPENDENCY7
TMNG_TTI_START        0   0   0   3 0x0000001800000010     NR5G1_DL_CONFIG     NR5G1_UL_CONFIG     NR5G1_DL_BUF_CLR    ---                 ---                 ---                 ---                 ---                
TMNG_SYM2_WAKE_UP     0   0   0   1 0x0000001800000010     NR5G1_UL_PUSCH_CE0  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM6_WAKE_UP     0   0   0   1 0x0000001800000010     NR5G1_UL_PUSCH_EQL0 ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM11_WAKE_UP    0   0   0   1 0x0000001800000010     NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM13_WAKE_UP    0   0   0   2 0x0000001800000010     NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                 ---                 ---                 ---                 ---                 ---                
TMNG_PRACH_WAKE_UP    0   0   0   1 0x0000001800000010     NR5G1_UL_PRACH      ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SRS_WAKE_UP      0   0   0   0 0x0000001800000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CONFIG       0   0   1   5 0x0000001800000010     NR5G1_DL_ORAN       NR5G1_DL_CTRL       NR5G1_DL_PDSCH_RS   NR5G1_DL_BEAM_GEN   NR5G1_DL_PDSCH_TB   ---                 ---                 ---                
NR5G1_DL_BUF_CLR      1   0   1   1 0x0000001800000010     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_ORAN         0   0   1   0 0x0000001800000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_TB     0   0   1   0 0x0000001800000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SCRM   1   1   1   1 0x0000001800000010     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SYM    1   0   2   1 0x0000001800000010     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_RS     1   0   1   1 0x0000001800000010     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CTRL         1   0   1   1 0x0000001800000010     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_CONFIG       0   0   1   7 0x0000001800000010     NR5G1_UL_BEAM_GEN   NR5G1_UL_SRS_DECOMP NR5G1_UL_PRACH      NR5G1_UL_PUSCH_DMRS NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                
NR5G1_UL_PUSCH_DMRS   2   0   1   2 0x0000001800000010     NR5G1_UL_PUSCH_CE0  NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE0    2   0   2   2 0x0000001800000010     NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE7    2   0   3   1 0x0000001800000010     NR5G1_UL_PUSCH_EQL7 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL0   2   0   3   1 0x0000001800000010     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL7   2   0   3   1 0x0000001800000010     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_LLR    1   0   2   1 0x0000001800000010     NR5G1_UL_PUSCH_DEC  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_DEC    1   0   1   0 0x0000001800000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_TB     1   1   1   1 0x0000001800000010     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH        2   0   2   1 0x0000001800000010     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PRACH        2   0   2   1 0x0000001800000010     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_DECOMP   2   1   2   1 0x0000001800000010     NR5G1_UL_SRS_CE     ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE       2   0   1   1 0x0000001800000010     NR5G1_UL_SRS_POST   ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE_POST   2   1   1   0 0x0000001800000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_POST     1   0   1   1 0x0000001800000010     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_POST         1   0   4   0 0x0000001800000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_POST         1   0   5   0 0x0000001800000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_GEN     1   0   1   1 0x0000001800000010     NR5G1_DL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_TX      1   0   1   1 0x0000001800000010     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_GEN     1   0   1   1 0x0000001800000010     NR5G1_UL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_TX      1   0   1   1 0x0000001800000010     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH_BEAM_GEN   2   0   0   0 0x0000001800000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
[1;32mMSG_TYPE_PHY_CONFIG_REQ[0]
      Processed in:                           1,132.31 milli-secs
      From API Arrival:                       1,132.33 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[1] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [1]:
    nCarrierIdx: 1
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 1
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0
phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

[intsId: 1 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_1 mz_len 1,501,440 bytes!
[intsId: 1] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 1 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 1 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_1 mz_len 121,472 bytes!
[intsId: 1] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 1 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
Using ORAN Config for RU 0 from config file......
[intsId: 1 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 1 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_1 mz_len 35,273,088 bytes!
[intsId: 1] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 1 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 1 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_1 mz_len 5,939,456 bytes!
[intsId: 1] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 1 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 1 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_1 mz_len 3,673,856 bytes!
[intsId: 1] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 1 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 1

nCell 1 nSlotTick 748000 nDlAliveTick 1496000 nUlAliveTick 2992000
[1;32mMSG_TYPE_PHY_CONFIG_REQ[1]
      Processed in:                              29.97 milli-secs
      From API Arrival:                       1,162.32 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[0] from nCoreId[0]
[0mMLogRestart
MLogOpen: filename(.//l1mlog_wls0.bin) mlogSubframes (128), mlogCores(40), mlogSize(10000) mlog_mask (-1)
    mlogSubframes (128), mlogCores(40), mlogSize(10000)
    localMLogTimerInit
        System clock (rdtsc)  resolution 1496487953 [Hz]
        Ticks per us 1496
    MLog Storage: 0x7f6e5c1f1100 -> 0x7f6e5f2c7830 [ 51210032 bytes ]
    localMLogFreqReg: 1496. Storing: 1496
    Mlog Open successful

MLogSetup nCoreMask0(0x0000001800000010) nCoreMask1(0x0000000000000000) nCoreMask2(0x0000000000000000) nCoreMask3(0x0000000000000000)
  CoreId(4) Idx(1)
  CoreId(35) Idx(2)
  CoreId(36) Idx(3)
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       126 /         Size:  1,288,165,016
        DPDK Buffers Alloc:        13 /         Size:    108,747,264
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:       140 /         Size:  1,445,907,136
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 0, Mode: 1, Count: 100207, Period: 1, NumSlotPerSfn: 20
ebbu_pool_update_ctx: nQueueCtx[4] nNumCells[2] nIsMassiveMimoConfig[0] nSrsCoreMask[0x0000000000000000]

EBBUPOOL [INFO][ebbu_pool_queue_ctx_set_threshold]:The new threshold is [4] for numa node [0]
[1;32mMSG_TYPE_PHY_START_REQ[0]
      Processed in:                             931.85 milli-secs
      From API Arrival:                         931.86 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[1] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       126 /         Size:  1,288,165,016
        DPDK Buffers Alloc:        13 /         Size:    108,747,264
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:       140 /         Size:  1,445,907,136
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 1, Mode: 1, Count: 100207, Period: 1, NumSlotPerSfn: 20
Timer Mode
timer_init: coreBind: 2, corePriority: 96, corePolicy: 1


timer_reg_proc: nPeriod: 1, SkipTti: 10, pProc: 0x1459d30, lpData: (nil), Numerology: 1
                Period: 1, SkipTti: 10, FirstFew: 200


timer_reg_proc_symbol: nSymbol: 6, pProc: 0x143c810, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 10, pProc: 0x143c840, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 1, pProc: 0x143c870, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 3, pProc: 0x143c8a0, lpData: (nil)
nr5g_gnb_urllc_register_call_backs: nTimerMode[1] nUrllcMiniSlotMask[0]
[1;32mMSG_TYPE_PHY_START_REQ[1]
      Processed in:                               4.91 milli-secs
      From API Arrival:                         936.79 milli-secs
[0mtimer_main_thread:        [PID: 149777] binding on [CPU  2] [PRIO: 96] [POLICY:  1]
                          Numerology: [     1], numSlotsPerSubframe: [ 2], ttiPeriod: [ 500 usecs]
                        Period (usecs):     35     71    107    142    178    214    250    285    321    357    392    428    464    500 
                    Fn Callbacks (Sym):      0      1      2      3      4      5      6      7      8      9     10     11     12     13
                          Instance 0  :    YES    YES     NO    YES     NO     NO    YES     NO     NO     NO    YES     NO     NO     NO 
                          Instance 1  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 
                          Instance 2  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 

ebbu_pool_update_frame_slot_sym_num: nSlotIdx[1997] frame,slot[1023,18] nNumSlotPerSfn[20]
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min  5Sec ] NumActiveCarrier: 2 NumBbuCores: 3. Tti2Tti Time: [500.00..504.69..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     140.00    214.37    400.00 |       28%       43%       80%
    UL_LINK  MU1  |     365.00    397.58    410.00 |       73%       80%       82%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    300,774     255,968 |     28,657 /     28,657      0.00%      31,984 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    300,774     255,968 |     28,657 /     28,657      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [3 BBU core(s)]:
    Core Id :      4    35    36     Avg
  Numa Node :      0     0     0
     Util % :  22.91 21.94 23.01   22.62
     Intr % :   0.65  0.91  0.67    0.74
    Spare % :   0.61  0.56  0.61    0.59
    Sleep % :  75.81 76.56 75.70   76.02
     Numa % :   0.00  0.00  0.00    0.00
    TTI Cnt :   9999  9999  9999
    TTI Min :      0     0     0
    TTI Avg :     30    29    30
    TTI Max :     80    77    80
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|101950|     0|101950|     0|101950| 65248|     0| 65248|     0| 65248| 20390|     0|     0| 20390|  4078|     0|     0|  4078|     0|     0|     0|     0|
   1|102000|     0|102000|     0|102000| 65280|     0| 65280|     0| 65280| 20400|     0|     0| 20400|  4080|     0|     0|  4080|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 10Sec ] NumActiveCarrier: 2 NumBbuCores: 3. Tti2Tti Time: [500.00..504.39..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     140.00    214.28    400.00 |       28%       43%       80%
    UL_LINK  MU1  |     365.00    391.30    410.00 |       73%       78%       82%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    300,851     256,032 |     28,672 /     28,672      0.00%      32,016 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    300,851     256,032 |     28,672 /     28,672      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [3 BBU core(s)]:
    Core Id :      4    35    36     Avg
  Numa Node :      0     0     0
     Util % :  31.67 30.23 31.84   31.25
     Intr % :   0.92  1.26  0.92    1.03
    Spare % :   0.58  0.52  0.58    0.56
    Sleep % :  66.82 67.96 66.64   67.14
     Numa % :   0.00  0.00  0.00    0.00
    TTI Cnt :  10001 10001 10001
    TTI Min :      1     1     1
    TTI Avg :     31    29    31
    TTI Max :     80    79    80
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|100050|     0|100050|     0|100050| 64032|     0| 64032|     0| 64032| 20010|     0|     0| 20010|  4002|     0|     0|  4002|     0|     0|     0|     0|
   1|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 15Sec ] NumActiveCarrier: 2 NumBbuCores: 3. Tti2Tti Time: [500.00..504.25..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     140.00    214.47    400.00 |       28%       43%       80%
    UL_LINK  MU1  |     365.00    392.14    410.00 |       73%       78%       82%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    300,851     256,000 |     28,672 /     28,672      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    300,851     256,000 |     28,672 /     28,672      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [3 BBU core(s)]:
    Core Id :      4    35    36     Avg
  Numa Node :      0     0     0
     Util % :  31.65 30.28 31.86   31.26
     Intr % :   0.92  1.26  0.93    1.04
    Spare % :   0.58  0.52  0.58    0.56
    Sleep % :  66.83 67.93 66.61   67.12
     Numa % :   0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000
    TTI Min :      1     1     1
    TTI Avg :     31    29    31
    TTI Max :     81    76    80
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   1|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 20Sec ] NumActiveCarrier: 2 NumBbuCores: 3. Tti2Tti Time: [500.00..504.18..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     140.00    214.64    400.00 |       28%       43%       80%
    UL_LINK  MU1  |     365.00    391.87    410.00 |       73%       78%       82%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    300,851     256,032 |     28,672 /     28,672      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    300,851     256,032 |     28,672 /     28,672      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [3 BBU core(s)]:
    Core Id :      4    35    36     Avg
  Numa Node :      0     0     0
     Util % :  31.65 30.33 31.85   31.28
     Intr % :   0.91  1.27  0.92    1.03
    Spare % :   0.58  0.51  0.58    0.56
    Sleep % :  66.84 67.87 66.63   67.11
     Numa % :   0.00  0.00  0.00    0.00
    TTI Cnt :  10001 10001 10001
    TTI Min :      1     1     1
    TTI Avg :     31    29    31
    TTI Max :     80    78    80
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   1|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 25Sec ] NumActiveCarrier: 2 NumBbuCores: 3. Tti2Tti Time: [500.00..504.42..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     140.00    214.54    400.00 |       28%       43%       80%
    UL_LINK  MU1  |     365.00    392.77    410.00 |       73%       79%       82%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    300,851     255,968 |     28,672 /     28,672      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    300,851     255,968 |     28,672 /     28,672      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [3 BBU core(s)]:
    Core Id :      4    35    36     Avg
  Numa Node :      0     0     0
     Util % :  31.69 30.27 31.82   31.26
     Intr % :   0.91  1.27  0.92    1.03
    Spare % :   0.58  0.52  0.58    0.56
    Sleep % :  66.80 67.93 66.66   67.13
     Numa % :   0.00  0.00  0.00    0.00
    TTI Cnt :   9999  9999  9999
    TTI Min :      1     1     1
    TTI Avg :     31    29    31
    TTI Max :     80    78    80
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   1|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 30Sec ] NumActiveCarrier: 2 NumBbuCores: 3. Tti2Tti Time: [500.00..504.30..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     140.00    214.31    400.00 |       28%       43%       80%
    UL_LINK  MU1  |     365.00    391.94    410.00 |       73%       78%       82%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    300,851     256,000 |     28,672 /     28,672      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    300,851     256,000 |     28,672 /     28,672      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [3 BBU core(s)]:
    Core Id :      4    35    36     Avg
  Numa Node :      0     0     0
     Util % :  31.60 30.29 31.88   31.26
     Intr % :   0.91  1.26  0.92    1.03
    Spare % :   0.58  0.52  0.58    0.56
    Sleep % :  66.89 67.91 66.60   67.13
     Numa % :   0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000
    TTI Min :      1     1     1
    TTI Avg :     31    29    31
    TTI Max :     81    77    80
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   1|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 35Sec ] NumActiveCarrier: 2 NumBbuCores: 3. Tti2Tti Time: [500.00..504.22..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     140.00    214.56    400.00 |       28%       43%       80%
    UL_LINK  MU1  |     365.00    391.80    410.00 |       73%       78%       82%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    300,851     256,000 |     28,672 /     28,672      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    300,851     256,000 |     28,672 /     28,672      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [3 BBU core(s)]:
    Core Id :      4    35    36     Avg
  Numa Node :      0     0     0
     Util % :  31.72 30.28 31.79   31.26
     Intr % :   0.91  1.27  0.92    1.03
    Spare % :   0.58  0.52  0.58    0.56
    Sleep % :  66.77 67.92 66.69   67.13
     Numa % :   0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000
    TTI Min :      1     1     1
    TTI Avg :     31    29    31
    TTI Max :     80    78    81
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   1|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 40Sec ] NumActiveCarrier: 2 NumBbuCores: 3. Tti2Tti Time: [500.00..503.98..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     140.00    214.64    400.00 |       28%       43%       80%
    UL_LINK  MU1  |     365.00    391.35    410.00 |       73%       78%       82%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    300,851     256,000 |     28,672 /     28,672      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    300,851     256,000 |     28,672 /     28,672      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [3 BBU core(s)]:
    Core Id :      4    35    36     Avg
  Numa Node :      0     0     0
     Util % :  31.73 30.20 31.92   31.28
     Intr % :   0.91  1.26  0.92    1.03
    Spare % :   0.58  0.52  0.58    0.56
    Sleep % :  66.77 68.00 66.56   67.11
     Numa % :   0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000
    TTI Min :      1     1     1
    TTI Avg :     31    29    31
    TTI Max :     80    76    81
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   1|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 45Sec ] NumActiveCarrier: 2 NumBbuCores: 3. Tti2Tti Time: [500.00..504.12..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     140.00    214.38    400.00 |       28%       43%       80%
    UL_LINK  MU1  |     365.00    392.20    410.00 |       73%       78%       82%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    300,851     256,000 |     28,672 /     28,672      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    300,851     256,000 |     28,672 /     28,672      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [3 BBU core(s)]:
    Core Id :      4    35    36     Avg
  Numa Node :      0     0     0
     Util % :  31.67 30.28 31.83   31.26
     Intr % :   0.91  1.27  0.92    1.03
    Spare % :   0.58  0.52  0.58    0.56
    Sleep % :  66.82 67.91 66.64   67.12
     Numa % :   0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000
    TTI Min :      1     1     1
    TTI Avg :     31    29    31
    TTI Max :     81    78    81
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   1|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 50Sec ] NumActiveCarrier: 2 NumBbuCores: 3. Tti2Tti Time: [500.00..504.17..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     140.00    214.60    400.00 |       28%       43%       80%
    UL_LINK  MU1  |     365.00    391.69    410.00 |       73%       78%       82%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    300,851     255,968 |     28,672 /     28,672      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    300,851     255,968 |     28,672 /     28,672      0.00%      31,984 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [3 BBU core(s)]:
    Core Id :      4    35    36     Avg
  Numa Node :      0     0     0
     Util % :  31.67 30.27 31.86   31.27
     Intr % :   0.90  1.27  0.92    1.03
    Spare % :   0.58  0.52  0.58    0.56
    Sleep % :  66.82 67.93 66.62   67.12
     Numa % :   0.00  0.00  0.00    0.00
    TTI Cnt :   9999  9999  9999
    TTI Min :      1     1     1
    TTI Avg :     31    29    31
    TTI Max :     81    78    81
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   1| 99950|     0| 99950|     0| 99950| 63968|     0| 63968|     0| 63968| 19990|     0|     0| 19990|  3998|     0|     0|  3998|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
ebbu_pool_update_multi_cell_status Call Stop: (nPhyDiStartCurrCount 100207 nPhyDiStartCount 100207)
phydi_stop[from 2]: phyInstance: -1, sendStop: 1, phyIdStart: 0, phyIdStop: 40
    PHY_STOP PhyInstance[0] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    PHY_STOP PhyInstance[1] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    Send MSG_TYPE_PHY_STOP_RESP[0]
    Send MSG_TYPE_PHY_STOP_RESP[1]
[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[0] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 0, sendStop: 9, testFileName: 536873219, phyIdStart: 0, phyIdStop: 1
    PHY_SHUTDOWN PhyInstance[0] nPhyDiState[32] nPhyDiStateCount[0]
timer_main_thread exiting [PID: 149777]
L1_MEM_MGR: [instID 0] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[0]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        77 /         Size:  1,169,085,456
        DPDK Buffers Alloc:         8 /         Size:     62,237,952
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:        86 /         Size:  1,280,318,264
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[0]
      Processed in:                              21.96 milli-secs
      From API Arrival:                          21.99 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[1] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 1, sendStop: 9, testFileName: 536873219, phyIdStart: 1, phyIdStop: 2
    PHY_SHUTDOWN PhyInstance[1] nPhyDiState[32] nPhyDiStateCount[0]

EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 0 in core 4 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 1 in core 35 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 2 in core 36 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:All consumer threads are destroyed!
EBBUPOOL [INFO][ebbu_pool_maintenance]:Framework Maintenance thread is destroyed successfully!
EBBUPOOL [INFO][ebbu_pool_release_threads]:Threads Released successfully!
EBBUPOOL [INFO][ebbu_pool_release_queues]:Release queues successfully!
EBBUPOOL [INFO][ebbu_pool_release_handler]:Release handler successfully!

MLogPrint: ext_filename(.//l1mlog_wls0_FD_2307_timer.bin)
    Opening MLog File: .//l1mlog_wls0_FD_2307_timer.bin
    MLog file .//l1mlog_wls0_FD_2307_timer.bin closed
    Mlog Print with Time successful

[phydi_get_mlog_stats_nr5g] filename: .//l1_mlog_stats.txt
L1_MEM_MGR: [instID 1] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[1]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        38 /         Size:  1,128,211,880
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:        39 /         Size:  1,177,206,736
----------------------------------------------------------------------------


[1;35m
wls_print_stats
[0m[1;35mnWlsInst[0] nCellMapping[0x00000100001fffff]
[0mCell QueueAlloc  CellAlloc   CellSend      Diff1       Diff
   0    6643308    6643260    6643260         48          0
   1    3126288    3126240    3126240         48          0
   2         48          0          0         48          0
   3         48          0          0         48          0
   4         48          0          0         48          0
   5         48          0          0         48          0
   6         48          0          0         48          0
   7         48          0          0         48          0
   8         48          0          0         48          0
   9         48          0          0         48          0
  10         48          0          0         48          0
  11         48          0          0         48          0
  12         48          0          0         48          0
  13         48          0          0         48          0
  14         48          0          0         48          0
  15         48          0          0         48          0
  16         48          0          0         48          0
  17         48          0          0         48          0
  18         48          0          0         48          0
  19         48          0          0         48          0
  20         48          0          0         48          0
  40    1703716    1703668    1703668         48          0
[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[1]
      Processed in:                           1,049.02 milli-secs
      From API Arrival:                       1,071.02 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[0] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        22 /         Size:    805,135,784
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:        23 /         Size:    854,130,640
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[0]
      Processed in:                             433.00 milli-secs
      From API Arrival:                       1,484.82 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        22 /         Size:    805,135,784
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:        23 /         Size:    854,130,640
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[1] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:         6 /         Size:    482,059,688
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:         7 /         Size:    531,054,544
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[1]
      Processed in:                             431.24 milli-secs
      From API Arrival:                         867.57 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:         6 /         Size:    482,059,688
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:         7 /         Size:    531,054,544
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_ADD_REMOVE_CORE from nCoreId[0]
[0mphycfg_set_options: PDSCH_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: PUSCH_MMSE_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: PUCCH_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: CE_INTERP_METHOD[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: LINEAR_INTERP_ENABLE nCellMask[0x0000000000ffffff]
      Cell[0] [ 4] Len[1]
      Cell[1] [ 4] Len[1]
      Cell[2] [ 4] Len[1]
      Cell[3] [ 4] Len[1]
      Cell[4] [ 4] Len[1]
      Cell[5] [ 4] Len[1]
      Cell[6] [ 4] Len[1]
      Cell[7] [ 4] Len[1]
      Cell[8] [ 4] Len[1]
      Cell[9] [ 4] Len[1]
      Cell[10] [ 4] Len[1]
      Cell[11] [ 4] Len[1]
      Cell[12] [ 4] Len[1]
      Cell[13] [ 4] Len[1]
      Cell[14] [ 4] Len[1]
      Cell[15] [ 4] Len[1]
      Cell[16] [ 4] Len[1]
      Cell[17] [ 4] Len[1]
      Cell[18] [ 4] Len[1]
      Cell[19] [ 4] Len[1]
      Cell[20] [ 4] Len[1]
      Cell[21] [ 4] Len[1]
      Cell[22] [ 4] Len[1]
      Cell[23] [ 4] Len[1]
phycfg_set_options: EBBU_POOL_NUM_QUEUE[4]
phycfg_set_options: EBBU_POOL_QUEUE_SIZE[1024]
phycfg_set_options: EBBU_POOL_NUM_CONTEXT[4]
phycfg_set_options: EBBU_POOL_MAX_CONTEXT_FETCH[2]
phycfg_set_options: REMOVE_MEMCPY_MEMSET[1]
[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[0] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[0]
      Processed in:                              41.20 milli-secs
      From API Arrival:                          41.31 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[1] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[1]
      Processed in:                              40.59 milli-secs
      From API Arrival:                          81.93 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[0] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [0]:
    nCarrierIdx: 0
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 1
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0
bbdev_nr5g_ul_harq_buf_alloc: nCells[2] nSplitPerCell[2] nHarqSize[4194304] nMaxPointerPagePerCell[32768]
    i[0] j[0] Idx[0]
    i[0] j[1] Idx[32768]
    i[1] j[0] Idx[65536]
    i[1] j[1] Idx[98304]
phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

gSymbolDuration:35.714287, gSlotDuration:500.000000
[intsId: 0 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_0 mz_len 1,501,440 bytes!
[intsId: 0] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 0 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 0 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_0 mz_len 121,472 bytes!
[intsId: 0] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 0 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
Using ORAN Config for RU 0 from config file......
[intsId: 0 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_0 mz_len 35,273,088 bytes!
[intsId: 0] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 0 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 0 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_0 mz_len 5,939,456 bytes!
[intsId: 0] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 0 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 0 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_0 mz_len 3,673,856 bytes!
[intsId: 0] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 0 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 0

New ebbupool handler 0x7f6e09186900 is generated!, nNumaNode is 1

EBBUPOOL [INFO][ebbu_pool_create_queues]:nQueueNum 4, nQueueCtxNum 4, nQueueCtxMaxFetch 2, total queues 10
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Polling Queue with size 1024 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 0 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 3 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_maintenance]:ebbupool_main is created successfully!

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_0 in core 4 successfully! Pool core index is 0 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_1 in core 35 successfully! Pool core index is 1 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_2 in core 36 successfully! Pool core index is 2 Numa node index is 0

nCell 0 nSlotTick 748000 nDlAliveTick 1496000 nUlAliveTick 2992000


ebbu_pool_event_print_info
=======================================================================
nListType(0) nNumCells(1): 0 
=======================================================================
TASK_NAME           PRI EXT PRE NEX CORE_AFFINITY          DEPENDENCY0         DEPENDENCY1         DEPENDENCY2         DEPENDENCY3         DEPENDENCY4         DEPENDENCY5         DEPENDENCY6         DEPENDENCY7
TMNG_TTI_START        0   0   0   3 0x0000001800000010     NR5G1_DL_CONFIG     NR5G1_UL_CONFIG     NR5G1_DL_BUF_CLR    ---                 ---                 ---                 ---                 ---                
TMNG_SYM2_WAKE_UP     0   0   0   1 0x0000001800000010     NR5G1_UL_PUSCH_CE0  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM6_WAKE_UP     0   0   0   1 0x0000001800000010     NR5G1_UL_PUSCH_EQL0 ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM11_WAKE_UP    0   0   0   1 0x0000001800000010     NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM13_WAKE_UP    0   0   0   2 0x0000001800000010     NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                 ---                 ---                 ---                 ---                 ---                
TMNG_PRACH_WAKE_UP    0   0   0   1 0x0000001800000010     NR5G1_UL_PRACH      ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SRS_WAKE_UP      0   0   0   0 0x0000001800000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CONFIG       0   0   1   5 0x0000001800000010     NR5G1_DL_ORAN       NR5G1_DL_CTRL       NR5G1_DL_PDSCH_RS   NR5G1_DL_BEAM_GEN   NR5G1_DL_PDSCH_TB   ---                 ---                 ---                
NR5G1_DL_BUF_CLR      1   0   1   1 0x0000001800000010     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_ORAN         0   0   1   0 0x0000001800000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_TB     0   0   1   0 0x0000001800000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SCRM   1   1   1   1 0x0000001800000010     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SYM    1   0   2   1 0x0000001800000010     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_RS     1   0   1   1 0x0000001800000010     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CTRL         1   0   1   1 0x0000001800000010     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_CONFIG       0   0   1   7 0x0000001800000010     NR5G1_UL_BEAM_GEN   NR5G1_UL_SRS_DECOMP NR5G1_UL_PRACH      NR5G1_UL_PUSCH_DMRS NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                
NR5G1_UL_PUSCH_DMRS   2   0   1   2 0x0000001800000010     NR5G1_UL_PUSCH_CE0  NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE0    2   0   2   2 0x0000001800000010     NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE7    2   0   3   1 0x0000001800000010     NR5G1_UL_PUSCH_EQL7 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL0   2   0   3   1 0x0000001800000010     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL7   2   0   3   1 0x0000001800000010     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_LLR    1   0   2   1 0x0000001800000010     NR5G1_UL_PUSCH_DEC  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_DEC    1   0   1   0 0x0000001800000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_TB     1   1   1   1 0x0000001800000010     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH        2   0   2   1 0x0000001800000010     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PRACH        2   0   2   1 0x0000001800000010     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_DECOMP   2   1   2   1 0x0000001800000010     NR5G1_UL_SRS_CE     ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE       2   0   1   1 0x0000001800000010     NR5G1_UL_SRS_POST   ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE_POST   2   1   1   0 0x0000001800000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_POST     1   0   1   1 0x0000001800000010     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_POST         1   0   4   0 0x0000001800000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_POST         1   0   5   0 0x0000001800000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_GEN     1   0   1   1 0x0000001800000010     NR5G1_DL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_TX      1   0   1   1 0x0000001800000010     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_GEN     1   0   1   1 0x0000001800000010     NR5G1_UL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_TX      1   0   1   1 0x0000001800000010     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH_BEAM_GEN   2   0   0   0 0x0000001800000010     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
[1;32mMSG_TYPE_PHY_CONFIG_REQ[0]
      Processed in:                           1,132.60 milli-secs
      From API Arrival:                       1,132.61 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[1] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [1]:
    nCarrierIdx: 1
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 1
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0
phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

[intsId: 1 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_1 mz_len 1,501,440 bytes!
[intsId: 1] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 1 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 1 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_1 mz_len 121,472 bytes!
[intsId: 1] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 1 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
Using ORAN Config for RU 0 from config file......
[intsId: 1 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 1 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_1 mz_len 35,273,088 bytes!
[intsId: 1] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 1 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 1 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_1 mz_len 5,939,456 bytes!
[intsId: 1] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 1 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 1 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_1 mz_len 3,673,856 bytes!
[intsId: 1] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 1 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 1

nCell 1 nSlotTick 748000 nDlAliveTick 1496000 nUlAliveTick 2992000
[1;32mMSG_TYPE_PHY_CONFIG_REQ[1]
      Processed in:                              30.62 milli-secs
      From API Arrival:                       1,163.26 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[0] from nCoreId[0]
[0mMLogRestart
MLogOpen: filename(.//l1mlog_wls0.bin) mlogSubframes (128), mlogCores(40), mlogSize(10000) mlog_mask (-1)
    mlogSubframes (128), mlogCores(40), mlogSize(10000)
    localMLogTimerInit
        System clock (rdtsc)  resolution 1496488126 [Hz]
        Ticks per us 1496
    MLog Storage: 0x7f6e5c1f1100 -> 0x7f6e5f2c7830 [ 51210032 bytes ]
    localMLogFreqReg: 1496. Storing: 1496
    Mlog Open successful

MLogSetup nCoreMask0(0x0000001800000010) nCoreMask1(0x0000000000000000) nCoreMask2(0x0000000000000000) nCoreMask3(0x0000000000000000)
  CoreId(4) Idx(1)
  CoreId(35) Idx(2)
  CoreId(36) Idx(3)
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       126 /         Size:  1,288,165,016
        DPDK Buffers Alloc:        13 /         Size:    108,747,264
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:       140 /         Size:  1,445,907,136
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 0, Mode: 1, Count: 100207, Period: 1, NumSlotPerSfn: 20
ebbu_pool_update_ctx: nQueueCtx[4] nNumCells[2] nIsMassiveMimoConfig[0] nSrsCoreMask[0x0000000000000000]

EBBUPOOL [INFO][ebbu_pool_queue_ctx_set_threshold]:The new threshold is [4] for numa node [0]
[1;32mMSG_TYPE_PHY_START_REQ[0]
      Processed in:                             932.84 milli-secs
      From API Arrival:                         932.84 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[1] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       126 /         Size:  1,288,165,016
        DPDK Buffers Alloc:        13 /         Size:    108,747,264
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:       140 /         Size:  1,445,907,136
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 1, Mode: 1, Count: 100207, Period: 1, NumSlotPerSfn: 20
Timer Mode
timer_init: coreBind: 2, corePriority: 96, corePolicy: 1


timer_reg_proc: nPeriod: 1, SkipTti: 10, pProc: 0x1459d30, lpData: (nil), Numerology: 1
                Period: 1, SkipTti: 10, FirstFew: 200


timer_reg_proc_symbol: nSymbol: 6, pProc: 0x143c810, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 10, pProc: 0x143c840, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 1, pProc: 0x143c870, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 3, pProc: 0x143c8a0, lpData: (nil)
nr5g_gnb_urllc_register_call_backs: nTimerMode[1] nUrllcMiniSlotMask[0]
[1;32mMSG_TYPE_PHY_START_REQ[1]
      Processed in:                               5.92 milli-secs
      From API Arrival:                         938.79 milli-secs
[0mtimer_main_thread:        [PID: 150447] binding on [CPU  2] [PRIO: 96] [POLICY:  1]
                          Numerology: [     1], numSlotsPerSubframe: [ 2], ttiPeriod: [ 500 usecs]
                        Period (usecs):     35     71    107    142    178    214    250    285    321    357    392    428    464    500 
                    Fn Callbacks (Sym):      0      1      2      3      4      5      6      7      8      9     10     11     12     13
                          Instance 0  :    YES    YES     NO    YES     NO     NO    YES     NO     NO     NO    YES     NO     NO     NO 
                          Instance 1  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 
                          Instance 2  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 

ebbu_pool_update_frame_slot_sym_num: nSlotIdx[1997] frame,slot[1023,18] nNumSlotPerSfn[20]
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min  5Sec ] NumActiveCarrier: 2 NumBbuCores: 3. Tti2Tti Time: [500.00..504.20..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     135.00    208.25    385.00 |       27%       42%       77%
    UL_LINK  MU1  |     335.00    368.84    385.00 |       67%       74%       77%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    172,397     128,000 |     14,584 /     14,584      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    172,397     128,000 |     14,584 /     14,584      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [3 BBU core(s)]:
    Core Id :      4    35    36     Avg
  Numa Node :      0     0     0
     Util % :  22.09 21.21 22.18   21.83
     Intr % :   0.65  0.92  0.67    0.75
    Spare % :   0.61  0.57  0.61    0.60
    Sleep % :  76.62 77.28 76.52   76.81
     Numa % :   0.00  0.00  0.00    0.00
    TTI Cnt :  10001 10001 10001
    TTI Min :      0     0     0
    TTI Avg :     29    28    29
    TTI Max :     77    75    77
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|102000|     0|102000|     0|102000| 65280|     0| 65280|     0| 65280| 20400|     0|     0| 20400|  4080|     0|     0|  4080|     0|     0|     0|     0|
   1|102050|     0|102050|     0|102050| 65312|     0| 65312|     0| 65312| 20410|     0|     0| 20410|  4082|     0|     0|  4082|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 10Sec ] NumActiveCarrier: 2 NumBbuCores: 3. Tti2Tti Time: [500.00..504.05..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     135.00    208.15    385.00 |       27%       42%       77%
    UL_LINK  MU1  |     335.00    364.90    390.00 |       67%       73%       78%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    172,441     127,984 |     14,592 /     14,592      0.00%      31,984 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    172,441     127,984 |     14,592 /     14,592      0.00%      31,984 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [3 BBU core(s)]:
    Core Id :      4    35    36     Avg
  Numa Node :      0     0     0
     Util % :  30.49 29.31 30.66   30.15
     Intr % :   0.91  1.27  0.92    1.03
    Spare % :   0.58  0.52  0.59    0.56
    Sleep % :  68.00 68.87 67.82   68.23
     Numa % :   0.00  0.00  0.00    0.00
    TTI Cnt :   9998  9998  9998
    TTI Min :      1     1     1
    TTI Avg :     30    28    30
    TTI Max :     77    76    77
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0| 99950|     0| 99950|     0| 99950| 63968|     0| 63968|     0| 63968| 19990|     0|     0| 19990|  3998|     0|     0|  3998|     0|     0|     0|     0|
   1| 99950|     0| 99950|     0| 99950| 63968|     0| 63968|     0| 63968| 19990|     0|     0| 19990|  3998|     0|     0|  3998|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 15Sec ] NumActiveCarrier: 2 NumBbuCores: 3. Tti2Tti Time: [500.00..503.90..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     135.00    208.34    385.00 |       27%       42%       77%
    UL_LINK  MU1  |     335.00    364.42    390.00 |       67%       73%       78%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    172,441     128,016 |     14,592 /     14,592      0.00%      32,016 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    172,441     128,016 |     14,592 /     14,592      0.00%      32,016 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [3 BBU core(s)]:
    Core Id :      4    35    36     Avg
  Numa Node :      0     0     0
     Util % :  30.50 29.32 30.67   30.16
     Intr % :   0.91  1.27  0.92    1.03
    Spare % :   0.58  0.52  0.58    0.56
    Sleep % :  67.99 68.87 67.81   68.22
     Numa % :   0.00  0.00  0.00    0.00
    TTI Cnt :  10001 10001 10001
    TTI Min :      1     1     1
    TTI Avg :     30    28    30
    TTI Max :     77    73    77
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|100050|     0|100050|     0|100050| 64032|     0| 64032|     0| 64032| 20010|     0|     0| 20010|  4002|     0|     0|  4002|     0|     0|     0|     0|
   1|100050|     0|100050|     0|100050| 64032|     0| 64032|     0| 64032| 20010|     0|     0| 20010|  4002|     0|     0|  4002|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 20Sec ] NumActiveCarrier: 2 NumBbuCores: 3. Tti2Tti Time: [500.00..503.94..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     135.00    208.30    385.00 |       27%       42%       77%
    UL_LINK  MU1  |     335.00    365.10    390.00 |       67%       73%       78%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    172,441     128,000 |     14,592 /     14,592      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    172,441     128,000 |     14,592 /     14,592      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [3 BBU core(s)]:
    Core Id :      4    35    36     Avg
  Numa Node :      0     0     0
     Util % :  30.52 29.33 30.63   30.16
     Intr % :   0.91  1.27  0.92    1.03
    Spare % :   0.58  0.52  0.58    0.56
    Sleep % :  67.97 68.86 67.85   68.23
     Numa % :   0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000
    TTI Min :      0     1     1
    TTI Avg :     30    28    30
    TTI Max :     78    75    77
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   1|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 25Sec ] NumActiveCarrier: 2 NumBbuCores: 3. Tti2Tti Time: [500.00..504.18..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     135.00    208.19    385.00 |       27%       42%       77%
    UL_LINK  MU1  |     335.00    364.69    390.00 |       67%       73%       78%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    172,441     127,984 |     14,592 /     14,592      0.00%      31,984 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    172,441     127,984 |     14,592 /     14,592      0.00%      31,984 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [3 BBU core(s)]:
    Core Id :      4    35    36     Avg
  Numa Node :      0     0     0
     Util % :  30.45 29.28 30.69   30.14
     Intr % :   0.91  1.27  0.92    1.03
    Spare % :   0.58  0.52  0.59    0.56
    Sleep % :  68.04 68.91 67.79   68.25
     Numa % :   0.00  0.00  0.00    0.00
    TTI Cnt :   9999  9999  9999
    TTI Min :      1     1     1
    TTI Avg :     29    28    30
    TTI Max :     78    76    77
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0| 99950|     0| 99950|     0| 99950| 63968|     0| 63968|     0| 63968| 19990|     0|     0| 19990|  3998|     0|     0|  3998|     0|     0|     0|     0|
   1| 99950|     0| 99950|     0| 99950| 63968|     0| 63968|     0| 63968| 19990|     0|     0| 19990|  3998|     0|     0|  3998|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 30Sec ] NumActiveCarrier: 2 NumBbuCores: 3. Tti2Tti Time: [500.00..504.00..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     135.00    208.15    385.00 |       27%       42%       77%
    UL_LINK  MU1  |     335.00    364.46    390.00 |       67%       73%       78%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    172,441     128,032 |     14,592 /     14,592      0.00%      32,016 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    172,441     128,032 |     14,592 /     14,592      0.00%      32,016 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [3 BBU core(s)]:
    Core Id :      4    35    36     Avg
  Numa Node :      0     0     0
     Util % :  30.49 29.30 30.71   30.17
     Intr % :   0.91  1.27  0.91    1.03
    Spare % :   0.59  0.52  0.58    0.56
    Sleep % :  67.99 68.89 67.77   68.22
     Numa % :   0.00  0.00  0.00    0.00
    TTI Cnt :  10002 10002 10002
    TTI Min :      1     1     1
    TTI Avg :     30    28    30
    TTI Max :     77    75    77
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|100050|     0|100050|     0|100050| 64032|     0| 64032|     0| 64032| 20010|     0|     0| 20010|  4002|     0|     0|  4002|     0|     0|     0|     0|
   1|100050|     0|100050|     0|100050| 64032|     0| 64032|     0| 64032| 20010|     0|     0| 20010|  4002|     0|     0|  4002|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 35Sec ] NumActiveCarrier: 2 NumBbuCores: 3. Tti2Tti Time: [500.00..504.68..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     135.00    207.88    385.00 |       27%       42%       77%
    UL_LINK  MU1  |     335.00    365.13    390.00 |       67%       73%       78%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    172,441     127,984 |     14,592 /     14,592      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    172,441     127,984 |     14,592 /     14,592      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [3 BBU core(s)]:
    Core Id :      4    35    36     Avg
  Numa Node :      0     0     0
     Util % :  30.44 29.24 30.67   30.12
     Intr % :   0.91  1.26  0.92    1.03
    Spare % :   0.59  0.52  0.59    0.57
    Sleep % :  68.04 68.95 67.81   68.27
     Numa % :   0.00  0.00  0.00    0.00
    TTI Cnt :   9999  9999  9999
    TTI Min :      1     1     1
    TTI Avg :     29    28    30
    TTI Max :     78    74    77
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   1|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 40Sec ] NumActiveCarrier: 2 NumBbuCores: 3. Tti2Tti Time: [500.00..504.34..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     135.00    208.32    385.00 |       27%       42%       77%
    UL_LINK  MU1  |     335.00    364.83    385.00 |       67%       73%       77%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    172,441     128,000 |     14,592 /     14,592      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    172,441     128,000 |     14,592 /     14,592      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [3 BBU core(s)]:
    Core Id :      4    35    36     Avg
  Numa Node :      0     0     0
     Util % :  30.50 29.25 30.68   30.14
     Intr % :   0.91  1.27  0.92    1.03
    Spare % :   0.58  0.52  0.59    0.56
    Sleep % :  67.99 68.93 67.79   68.24
     Numa % :   0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000
    TTI Min :      1     1     1
    TTI Avg :     30    28    30
    TTI Max :     77    75    77
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   1|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 45Sec ] NumActiveCarrier: 2 NumBbuCores: 3. Tti2Tti Time: [500.00..504.25..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     135.00    208.10    385.00 |       27%       42%       77%
    UL_LINK  MU1  |     335.00    364.50    390.00 |       67%       73%       78%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    172,441     127,984 |     14,592 /     14,592      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    172,441     127,984 |     14,592 /     14,592      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [3 BBU core(s)]:
    Core Id :      4    35    36     Avg
  Numa Node :      0     0     0
     Util % :  30.46 29.33 30.61   30.13
     Intr % :   0.90  1.27  0.92    1.03
    Spare % :   0.58  0.52  0.59    0.56
    Sleep % :  68.03 68.86 67.86   68.25
     Numa % :   0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000
    TTI Min :      1     1     1
    TTI Avg :     30    28    30
    TTI Max :     77    76    77
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   1|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 50Sec ] NumActiveCarrier: 2 NumBbuCores: 3. Tti2Tti Time: [500.00..504.50..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     135.00    208.12    385.00 |       27%       42%       77%
    UL_LINK  MU1  |     335.00    365.33    390.00 |       67%       73%       78%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    172,441     128,000 |     14,592 /     14,592      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    172,441     128,000 |     14,592 /     14,592      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [3 BBU core(s)]:
    Core Id :      4    35    36     Avg
  Numa Node :      0     0     0
     Util % :  30.42 29.30 30.62   30.11
     Intr % :   0.91  1.27  0.92    1.03
    Spare % :   0.58  0.52  0.58    0.56
    Sleep % :  68.06 68.88 67.86   68.27
     Numa % :   0.00  0.00  0.00    0.00
    TTI Cnt :   9999  9999  9999
    TTI Min :      1     1     1
    TTI Avg :     29    28    30
    TTI Max :     77    75    77
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   1|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
ebbu_pool_update_multi_cell_status Call Stop: (nPhyDiStartCurrCount 100207 nPhyDiStartCount 100207)
phydi_stop[from 2]: phyInstance: -1, sendStop: 1, phyIdStart: 0, phyIdStop: 40
    PHY_STOP PhyInstance[0] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    PHY_STOP PhyInstance[1] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    Send MSG_TYPE_PHY_STOP_RESP[0]
    Send MSG_TYPE_PHY_STOP_RESP[1]
[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[0] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 0, sendStop: 9, testFileName: 536873220, phyIdStart: 0, phyIdStop: 1
    PHY_SHUTDOWN PhyInstance[0] nPhyDiState[32] nPhyDiStateCount[0]
timer_main_thread exiting [PID: 150447]
L1_MEM_MGR: [instID 0] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[0]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        77 /         Size:  1,169,085,456
        DPDK Buffers Alloc:         8 /         Size:     62,237,952
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:        86 /         Size:  1,280,318,264
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[0]
      Processed in:                              21.38 milli-secs
      From API Arrival:                          21.53 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[1] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 1, sendStop: 9, testFileName: 536873220, phyIdStart: 1, phyIdStop: 2
    PHY_SHUTDOWN PhyInstance[1] nPhyDiState[32] nPhyDiStateCount[0]

EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 0 in core 4 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 1 in core 35 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 2 in core 36 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:All consumer threads are destroyed!
EBBUPOOL [INFO][ebbu_pool_maintenance]:Framework Maintenance thread is destroyed successfully!
EBBUPOOL [INFO][ebbu_pool_release_threads]:Threads Released successfully!
EBBUPOOL [INFO][ebbu_pool_release_queues]:Release queues successfully!
EBBUPOOL [INFO][ebbu_pool_release_handler]:Release handler successfully!

MLogPrint: ext_filename(.//l1mlog_wls0_FD_2308_timer.bin)
    Opening MLog File: .//l1mlog_wls0_FD_2308_timer.bin
    MLog file .//l1mlog_wls0_FD_2308_timer.bin closed
    Mlog Print with Time successful

[phydi_get_mlog_stats_nr5g] filename: .//l1_mlog_stats.txt
L1_MEM_MGR: [instID 1] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[1]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        38 /         Size:  1,128,211,880
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:        39 /         Size:  1,177,206,736
----------------------------------------------------------------------------


[1;35m
wls_print_stats
[0m[1;35mnWlsInst[0] nCellMapping[0x00000100001fffff]
[0mCell QueueAlloc  CellAlloc   CellSend      Diff1       Diff
   0    7034088    7034040    7034040         48          0
   1    3517068    3517020    3517020         48          0
   2         48          0          0         48          0
   3         48          0          0         48          0
   4         48          0          0         48          0
   5         48          0          0         48          0
   6         48          0          0         48          0
   7         48          0          0         48          0
   8         48          0          0         48          0
   9         48          0          0         48          0
  10         48          0          0         48          0
  11         48          0          0         48          0
  12         48          0          0         48          0
  13         48          0          0         48          0
  14         48          0          0         48          0
  15         48          0          0         48          0
  16         48          0          0         48          0
  17         48          0          0         48          0
  18         48          0          0         48          0
  19         48          0          0         48          0
  20         48          0          0         48          0
  40    1803935    1803887    1803887         48          0
[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[1]
      Processed in:                           1,045.98 milli-secs
      From API Arrival:                       1,067.54 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[0] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        22 /         Size:    805,135,784
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:        23 /         Size:    854,130,640
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[0]
      Processed in:                             416.33 milli-secs
      From API Arrival:                       1,464.43 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        22 /         Size:    805,135,784
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:        23 /         Size:    854,130,640
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[1] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:         6 /         Size:    482,059,688
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:         7 /         Size:    531,054,544
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[1]
      Processed in:                             420.20 milli-secs
      From API Arrival:                         839.20 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:         6 /         Size:    482,059,688
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:         7 /         Size:    531,054,544
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_ADD_REMOVE_CORE from nCoreId[0]
[0mphycfg_set_options: PDSCH_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: PUSCH_MMSE_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: PUCCH_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: CE_INTERP_METHOD[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: LINEAR_INTERP_ENABLE nCellMask[0x0000000000ffffff]
      Cell[0] [ 4] Len[1]
      Cell[1] [ 4] Len[1]
      Cell[2] [ 4] Len[1]
      Cell[3] [ 4] Len[1]
      Cell[4] [ 4] Len[1]
      Cell[5] [ 4] Len[1]
      Cell[6] [ 4] Len[1]
      Cell[7] [ 4] Len[1]
      Cell[8] [ 4] Len[1]
      Cell[9] [ 4] Len[1]
      Cell[10] [ 4] Len[1]
      Cell[11] [ 4] Len[1]
      Cell[12] [ 4] Len[1]
      Cell[13] [ 4] Len[1]
      Cell[14] [ 4] Len[1]
      Cell[15] [ 4] Len[1]
      Cell[16] [ 4] Len[1]
      Cell[17] [ 4] Len[1]
      Cell[18] [ 4] Len[1]
      Cell[19] [ 4] Len[1]
      Cell[20] [ 4] Len[1]
      Cell[21] [ 4] Len[1]
      Cell[22] [ 4] Len[1]
      Cell[23] [ 4] Len[1]
phycfg_set_options: EBBU_POOL_NUM_QUEUE[4]
phycfg_set_options: EBBU_POOL_QUEUE_SIZE[1024]
phycfg_set_options: EBBU_POOL_NUM_CONTEXT[4]
phycfg_set_options: EBBU_POOL_MAX_CONTEXT_FETCH[2]
phycfg_set_options: REMOVE_MEMCPY_MEMSET[1]
[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[0] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[0]
      Processed in:                              38.83 milli-secs
      From API Arrival:                          39.02 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[1] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[1]
      Processed in:                              39.44 milli-secs
      From API Arrival:                          78.49 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[2] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[2]
      Processed in:                             111.33 milli-secs
      From API Arrival:                         189.84 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[3] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[3]
      Processed in:                             121.71 milli-secs
      From API Arrival:                         311.57 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[0] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [0]:
    nCarrierIdx: 0
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 3
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0
bbdev_nr5g_ul_harq_buf_alloc: nCells[4] nSplitPerCell[2] nHarqSize[4194304] nMaxPointerPagePerCell[16384]
    i[0] j[0] Idx[0]
    i[0] j[1] Idx[16384]
    i[1] j[0] Idx[32768]
    i[1] j[1] Idx[49152]
    i[2] j[0] Idx[65536]
    i[2] j[1] Idx[81920]
    i[3] j[0] Idx[98304]
    i[3] j[1] Idx[114688]
phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

gSymbolDuration:35.714287, gSlotDuration:500.000000
Using ORAN Config for RU 0 from config file......
[intsId: 0 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_0 mz_len 1,501,440 bytes!
[intsId: 0] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 0 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 0 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_0 mz_len 121,472 bytes!
[intsId: 0] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 0 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
[intsId: 0 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_0 mz_len 35,273,088 bytes!
[intsId: 0] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 0 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 0 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_0 mz_len 5,939,456 bytes!
[intsId: 0] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 0 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 0 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_0 mz_len 3,673,856 bytes!
[intsId: 0] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 0 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 0

New ebbupool handler 0x7f6df7f74bc0 is generated!, nNumaNode is 1

EBBUPOOL [INFO][ebbu_pool_create_queues]:nQueueNum 4, nQueueCtxNum 4, nQueueCtxMaxFetch 2, total queues 10
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Polling Queue with size 1024 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 0 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 3 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_maintenance]:ebbupool_main is created successfully!

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_0 in core 3 successfully! Pool core index is 0 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_1 in core 4 successfully! Pool core index is 1 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_2 in core 5 successfully! Pool core index is 2 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_3 in core 6 successfully! Pool core index is 3 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_4 in core 7 successfully! Pool core index is 4 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_5 in core 8 successfully! Pool core index is 5 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_6 in core 35 successfully! Pool core index is 6 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_7 in core 36 successfully! Pool core index is 7 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_8 in core 37 successfully! Pool core index is 8 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_9 in core 38 successfully! Pool core index is 9 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_10 in core 39 successfully! Pool core index is 10 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_11 in core 40 successfully! Pool core index is 11 Numa node index is 0

nCell 0 nSlotTick 748000 nDlAliveTick 1496000 nUlAliveTick 2992000


ebbu_pool_event_print_info
=======================================================================
nListType(0) nNumCells(1): 0 
=======================================================================
TASK_NAME           PRI EXT PRE NEX CORE_AFFINITY          DEPENDENCY0         DEPENDENCY1         DEPENDENCY2         DEPENDENCY3         DEPENDENCY4         DEPENDENCY5         DEPENDENCY6         DEPENDENCY7
TMNG_TTI_START        0   0   0   3 0x000001f8000001f8     NR5G1_DL_CONFIG     NR5G1_UL_CONFIG     NR5G1_DL_BUF_CLR    ---                 ---                 ---                 ---                 ---                
TMNG_SYM2_WAKE_UP     0   0   0   1 0x000001f8000001f8     NR5G1_UL_PUSCH_CE0  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM6_WAKE_UP     0   0   0   1 0x000001f8000001f8     NR5G1_UL_PUSCH_EQL0 ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM11_WAKE_UP    0   0   0   1 0x000001f8000001f8     NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM13_WAKE_UP    0   0   0   2 0x000001f8000001f8     NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                 ---                 ---                 ---                 ---                 ---                
TMNG_PRACH_WAKE_UP    0   0   0   1 0x000001f8000001f8     NR5G1_UL_PRACH      ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SRS_WAKE_UP      0   0   0   0 0x000001f8000001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CONFIG       0   0   1   5 0x000001f8000001f8     NR5G1_DL_ORAN       NR5G1_DL_CTRL       NR5G1_DL_PDSCH_RS   NR5G1_DL_BEAM_GEN   NR5G1_DL_PDSCH_TB   ---                 ---                 ---                
NR5G1_DL_BUF_CLR      1   0   1   1 0x000001f8000001f8     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_ORAN         0   0   1   0 0x000001f8000001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_TB     0   0   1   0 0x000001f8000001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SCRM   1   1   1   1 0x000001f8000001f8     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SYM    1   0   2   1 0x000001f8000001f8     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_RS     1   0   1   1 0x000001f8000001f8     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CTRL         1   0   1   1 0x000001f8000001f8     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_CONFIG       0   0   1   7 0x000001f8000001f8     NR5G1_UL_BEAM_GEN   NR5G1_UL_SRS_DECOMP NR5G1_UL_PRACH      NR5G1_UL_PUSCH_DMRS NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                
NR5G1_UL_PUSCH_DMRS   2   0   1   2 0x000001f8000001f8     NR5G1_UL_PUSCH_CE0  NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE0    2   0   2   2 0x000001f8000001f8     NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE7    2   0   3   1 0x000001f8000001f8     NR5G1_UL_PUSCH_EQL7 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL0   2   0   3   1 0x000001f8000001f8     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL7   2   0   3   1 0x000001f8000001f8     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_LLR    1   0   2   1 0x000001f8000001f8     NR5G1_UL_PUSCH_DEC  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_DEC    1   0   1   0 0x000001f8000001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_TB     1   1   1   1 0x000001f8000001f8     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH        2   0   2   1 0x000001f8000001f8     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PRACH        2   0   2   1 0x000001f8000001f8     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_DECOMP   2   1   2   1 0x000001f8000001f8     NR5G1_UL_SRS_CE     ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE       2   0   1   1 0x000001f8000001f8     NR5G1_UL_SRS_POST   ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE_POST   2   1   1   0 0x000001f8000001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_POST     1   0   1   1 0x000001f8000001f8     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_POST         1   0   4   0 0x000001f8000001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_POST         1   0   5   0 0x000001f8000001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_GEN     1   0   1   1 0x000001f8000001f8     NR5G1_DL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_TX      1   0   1   1 0x000001f8000001f8     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_GEN     1   0   1   1 0x000001f8000001f8     NR5G1_UL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_TX      1   0   1   1 0x000001f8000001f8     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH_BEAM_GEN   2   0   0   0 0x000001f8000001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
[1;32mMSG_TYPE_PHY_CONFIG_REQ[0]
      Processed in:                           1,143.57 milli-secs
      From API Arrival:                       1,143.58 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[1] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [1]:
    nCarrierIdx: 1
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 3
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0
phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

[intsId: 1 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_1 mz_len 1,501,440 bytes!
[intsId: 1] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 1 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 1 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_1 mz_len 121,472 bytes!
[intsId: 1] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 1 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
Using ORAN Config for RU 0 from config file......
[intsId: 1 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 1 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_1 mz_len 35,273,088 bytes!
[intsId: 1] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 1 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 1 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_1 mz_len 5,939,456 bytes!
[intsId: 1] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 1 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 1 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_1 mz_len 3,673,856 bytes!
[intsId: 1] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 1 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 1

nCell 1 nSlotTick 748000 nDlAliveTick 1496000 nUlAliveTick 2992000
[1;32mMSG_TYPE_PHY_CONFIG_REQ[1]
      Processed in:                              35.42 milli-secs
      From API Arrival:                       1,179.02 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[2] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [2]:
    nCarrierIdx: 2
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 3
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0
phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

Using ORAN Config for RU 0 from config file......
[intsId: 2 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_2 mz_len 1,501,440 bytes!
[intsId: 2] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 2 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 2 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_2 mz_len 121,472 bytes!
[intsId: 2] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 2 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
[intsId: 2 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 2 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_2 mz_len 35,273,088 bytes!
[intsId: 2] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 2 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 2 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_2 mz_len 5,939,456 bytes!
[intsId: 2] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 2 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 2 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_2 mz_len 3,673,856 bytes!
[intsId: 2] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 2 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 2

nCell 2 nSlotTick 748000 nDlAliveTick 1496000 nUlAliveTick 2992000
[1;32mMSG_TYPE_PHY_CONFIG_REQ[2]
      Processed in:                              37.90 milli-secs
      From API Arrival:                       1,216.93 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[3] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [3]:
    nCarrierIdx: 3
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 3
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0
phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

Using ORAN Config for RU 0 from config file......
[intsId: 3 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 3 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_3 mz_len 1,501,440 bytes!
[intsId: 3] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 3 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 3 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 3 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_3 mz_len 121,472 bytes!
[intsId: 3] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 3 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
[intsId: 3 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 3 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 3 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_3 mz_len 35,273,088 bytes!
[intsId: 3] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 3 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 3 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 3 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_3 mz_len 5,939,456 bytes!
[intsId: 3] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 3 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 3 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 3 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_3 mz_len 3,673,856 bytes!
[intsId: 3] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 3 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 3

nCell 3 nSlotTick 748000 nDlAliveTick 1496000 nUlAliveTick 2992000
[1;32mMSG_TYPE_PHY_CONFIG_REQ[3]
      Processed in:                              40.37 milli-secs
      From API Arrival:                       1,257.31 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[0] from nCoreId[0]
[0mMLogRestart
MLogOpen: filename(.//l1mlog_wls0.bin) mlogSubframes (128), mlogCores(40), mlogSize(10000) mlog_mask (-1)
    mlogSubframes (128), mlogCores(40), mlogSize(10000)
    localMLogTimerInit
        System clock (rdtsc)  resolution 1496487839 [Hz]
        Ticks per us 1496
    MLog Storage: 0x7f6e5c1f1100 -> 0x7f6e5f2c7830 [ 51210032 bytes ]
    localMLogFreqReg: 1496. Storing: 1496
    Mlog Open successful

MLogSetup nCoreMask0(0x000001f8000001f8) nCoreMask1(0x0000000000000000) nCoreMask2(0x0000000000000000) nCoreMask3(0x0000000000000000)
  CoreId(3) Idx(1)
  CoreId(4) Idx(2)
  CoreId(5) Idx(3)
  CoreId(6) Idx(4)
  CoreId(7) Idx(5)
  CoreId(8) Idx(6)
  CoreId(35) Idx(7)
  CoreId(36) Idx(8)
  CoreId(37) Idx(9)
  CoreId(38) Idx(10)
  CoreId(39) Idx(11)
  CoreId(40) Idx(12)
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       244 /         Size:  2,075,780,600
        DPDK Buffers Alloc:        32 /         Size:    248,951,808
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:       277 /         Size:  2,373,727,264
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 0, Mode: 1, Count: 100207, Period: 1, NumSlotPerSfn: 20
ebbu_pool_update_ctx: nQueueCtx[4] nNumCells[4] nIsMassiveMimoConfig[0] nSrsCoreMask[0x0000000000000000]

EBBUPOOL [INFO][ebbu_pool_queue_ctx_set_threshold]:The new threshold is [8] for numa node [0]
[1;32mMSG_TYPE_PHY_START_REQ[0]
      Processed in:                             942.34 milli-secs
      From API Arrival:                         942.34 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[1] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       244 /         Size:  2,075,780,600
        DPDK Buffers Alloc:        32 /         Size:    248,951,808
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:       277 /         Size:  2,373,727,264
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 1, Mode: 1, Count: 100207, Period: 1, NumSlotPerSfn: 20
[1;32mMSG_TYPE_PHY_START_REQ[1]
      Processed in:                               0.98 milli-secs
      From API Arrival:                         943.35 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[2] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       244 /         Size:  2,075,780,600
        DPDK Buffers Alloc:        32 /         Size:    248,951,808
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:       277 /         Size:  2,373,727,264
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 2, Mode: 1, Count: 100207, Period: 1, NumSlotPerSfn: 20
[1;32mMSG_TYPE_PHY_START_REQ[2]
      Processed in:                               0.76 milli-secs
      From API Arrival:                         944.12 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[3] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       244 /         Size:  2,075,780,600
        DPDK Buffers Alloc:        32 /         Size:    248,951,808
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:       277 /         Size:  2,373,727,264
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 3, Mode: 1, Count: 100207, Period: 1, NumSlotPerSfn: 20
Timer Mode
timer_init: coreBind: 2, corePriority: 96, corePolicy: 1


timer_reg_proc: nPeriod: 1, SkipTti: 10, pProc: 0x1459d30, lpData: (nil), Numerology: 1
                Period: 1, SkipTti: 10, FirstFew: 200


timer_reg_proc_symbol: nSymbol: 6, pProc: 0x143c810, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 10, pProc: 0x143c840, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 1, pProc: 0x143c870, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 3, pProc: 0x143c8a0, lpData: (nil)
nr5g_gnb_urllc_register_call_backs: nTimerMode[1] nUrllcMiniSlotMask[0]
[1;32mMSG_TYPE_PHY_START_REQ[3]
      Processed in:                               4.48 milli-secs
      From API Arrival:                         948.61 milli-secs
[0mtimer_main_thread:        [PID: 151117] binding on [CPU  2] [PRIO: 96] [POLICY:  1]
                          Numerology: [     1], numSlotsPerSubframe: [ 2], ttiPeriod: [ 500 usecs]
                        Period (usecs):     35     71    107    142    178    214    250    285    321    357    392    428    464    500 
                    Fn Callbacks (Sym):      0      1      2      3      4      5      6      7      8      9     10     11     12     13
                          Instance 0  :    YES    YES     NO    YES     NO     NO    YES     NO     NO     NO    YES     NO     NO     NO 
                          Instance 1  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 
                          Instance 2  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 

ebbu_pool_update_frame_slot_sym_num: nSlotIdx[1997] frame,slot[1023,18] nNumSlotPerSfn[20]
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min  5Sec ] NumActiveCarrier: 4 NumBbuCores: 12. Tti2Tti Time: [495.00..505.11..515.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     240.00    349.05    505.00 |       48%       70%      101%
    UL_LINK  MU1  |     720.00    764.86    800.00 |      144%      153%      160%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,507,837     944,000 |    158,817 /    158,817      0.00%     120,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,507,837     944,000 |    158,817 /    158,817      0.00%     120,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,507,837     944,000 |    158,817 /    158,817      0.00%     120,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,507,837     944,000 |    158,896 /    158,896      0.00%     120,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [12 BBU core(s)]:
    Core Id :      3     4     5     6     7     8    35    36    37    38    39    40     Avg
  Numa Node :      0     0     0     0     0     0     0     0     0     0     0     0
     Util % :  23.05 23.31 23.23 23.21 23.22 22.88 23.22 23.31 23.16 23.08 23.31 23.27   23.19
     Intr % :   1.27  1.28  1.27  1.26  1.27  1.29  1.28  1.26  1.29  1.28  1.27  1.27    1.27
    Spare % :   0.63  0.62  0.65  0.63  0.64  0.94  0.65  0.64  0.68  0.66  0.66  0.63    0.67
    Sleep % :  75.03 74.78 74.83 74.88 74.86 74.87 74.83 74.77 74.86 74.96 74.74 74.81   74.85
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000
    TTI Min :      0     0     0     0     0     0     0     0     0     0     0     0
    TTI Avg :     30    31    30    30    30    30    30    31    30    30    31    30
    TTI Max :     99    98    99    99    96    98    96    98    96    99    98    99
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|202000|     0|202000|     0|202000|129280|     0|129280|     0|129280| 40400|     0|     0| 40400| 10080|     0|     0| 10080|     0|     0|     0|     0|
   1|202000|     0|202000|     0|202000|129280|     0|129280|     0|129280| 40400|     0|     0| 40400| 10080|     0|     0| 10080|     0|     0|     0|     0|
   2|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   3|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 10Sec ] NumActiveCarrier: 4 NumBbuCores: 12. Tti2Tti Time: [495.00..505.17..515.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     240.00    348.86    505.00 |       48%       70%      101%
    UL_LINK  MU1  |     720.00    759.53    800.00 |      144%      152%      160%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,508,224     943,880 |    159,055 /    159,055      0.00%     119,940 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,508,224     943,880 |    158,976 /    158,976      0.00%     119,940 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,508,224     943,880 |    158,976 /    158,976      0.00%     119,940 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,508,224     943,880 |    158,896 /    158,896      0.00%     119,940 |      3   3.00      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [12 BBU core(s)]:
    Core Id :      3     4     5     6     7     8    35    36    37    38    39    40     Avg
  Numa Node :      0     0     0     0     0     0     0     0     0     0     0     0
     Util % :  31.69 32.38 32.05 32.03 32.04 31.50 31.90 32.19 31.98 32.23 32.11 31.86   32.00
     Intr % :   1.75  1.75  1.75  1.75  1.73  1.79  1.76  1.75  1.78  1.77  1.74  1.75    1.76
    Spare % :   0.62  0.61  0.61  0.61  0.62  0.88  0.65  0.64  0.66  0.65  0.65  0.64    0.65
    Sleep % :  65.92 65.24 65.56 65.59 65.58 65.81 65.67 65.40 65.56 65.34 65.48 65.72   65.57
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :   9999  9999  9999  9999  9999  9999  9999  9999  9999  9999  9999  9999
    TTI Min :      0     0     0     0     0     0     0     0     0     0     0     0
    TTI Avg :     31    31    31    31    31    30    31    31    31    31    31    31
    TTI Max :     99    96    99    99    98    99    99    99    99    99    96    96
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
   1|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
   2|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
   3|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 15Sec ] NumActiveCarrier: 4 NumBbuCores: 12. Tti2Tti Time: [495.00..505.10..515.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     240.00    349.03    505.00 |       48%       70%      101%
    UL_LINK  MU1  |     720.00    760.22    805.00 |      144%      152%      161%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,508,224     944,000 |    158,896 /    158,896      0.00%     119,940 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,508,224     944,000 |    158,976 /    158,976      0.00%     119,940 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,508,224     944,000 |    159,055 /    159,055      0.00%     120,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,508,224     944,000 |    158,976 /    158,976      0.00%     120,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [12 BBU core(s)]:
    Core Id :      3     4     5     6     7     8    35    36    37    38    39    40     Avg
  Numa Node :      0     0     0     0     0     0     0     0     0     0     0     0
     Util % :  31.65 32.44 32.06 31.93 31.95 31.63 31.87 32.41 32.17 32.06 32.13 31.84   32.01
     Intr % :   1.75  1.75  1.75  1.74  1.75  1.78  1.76  1.76  1.77  1.77  1.74  1.75    1.76
    Spare % :   0.62  0.61  0.61  0.62  0.62  0.88  0.65  0.64  0.65  0.66  0.65  0.64    0.65
    Sleep % :  65.96 65.18 65.56 65.68 65.66 65.69 65.71 65.17 65.39 65.50 65.46 65.76   65.56
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000
    TTI Min :      0     0     0     0     0     0     0     0     0     0     0     0
    TTI Avg :     31    31    31    31    31    31    31    31    31    31    31    31
    TTI Max :     96    99    96    98    96    99    98    99    96    95    96    96
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   1|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
   2|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   3|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 20Sec ] NumActiveCarrier: 4 NumBbuCores: 12. Tti2Tti Time: [495.00..505.10..515.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     240.00    349.13    505.00 |       48%       70%      101%
    UL_LINK  MU1  |     720.00    760.15    800.00 |      144%      152%      160%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,508,224     944,120 |    158,976 /    158,976      0.00%     120,120 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,508,224     944,120 |    158,976 /    158,976      0.00%     120,120 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,508,224     944,120 |    158,896 /    158,896      0.00%     120,060 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,508,224     944,120 |    159,055 /    159,055      0.00%     120,060 |      3   3.00      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [12 BBU core(s)]:
    Core Id :      3     4     5     6     7     8    35    36    37    38    39    40     Avg
  Numa Node :      0     0     0     0     0     0     0     0     0     0     0     0
     Util % :  31.69 32.38 32.10 31.93 32.16 31.59 31.83 32.43 32.06 32.04 32.07 31.87   32.01
     Intr % :   1.75  1.75  1.76  1.75  1.73  1.78  1.77  1.77  1.77  1.77  1.76  1.75    1.76
    Spare % :   0.61  0.61  0.63  0.61  0.61  0.89  0.63  0.64  0.67  0.64  0.64  0.65    0.65
    Sleep % :  65.93 65.24 65.49 65.69 65.48 65.72 65.74 65.15 65.48 65.52 65.51 65.71   65.56
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10001 10001 10001 10001 10001 10001 10001 10001 10001 10001 10001 10001
    TTI Min :      0     0     0     0     0     0     0     0     0     0     0     0
    TTI Avg :     31    31    31    31    31    31    31    31    31    31    31    31
    TTI Max :     96    99    99    99    99    99    96    98    98    98    96    99
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
   1|200200|     0|200200|     0|200200|128128|     0|128128|     0|128128| 40040|     0|     0| 40040| 10010|     0|     0| 10010|     0|     0|     0|     0|
   2|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
   3|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 25Sec ] NumActiveCarrier: 4 NumBbuCores: 12. Tti2Tti Time: [495.00..504.89..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     240.00    348.76    505.00 |       48%       70%      101%
    UL_LINK  MU1  |     720.00    758.96    800.00 |      144%      152%      160%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,508,224     944,000 |    158,976 /    158,976      0.00%     120,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,508,224     944,000 |    158,976 /    158,976      0.00%     120,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,508,224     944,000 |    158,976 /    158,976      0.00%     120,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,508,224     944,000 |    158,896 /    158,896      0.00%     120,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [12 BBU core(s)]:
    Core Id :      3     4     5     6     7     8    35    36    37    38    39    40     Avg
  Numa Node :      0     0     0     0     0     0     0     0     0     0     0     0
     Util % :  31.84 32.06 31.91 31.97 31.89 31.66 32.13 32.36 32.15 32.02 32.17 31.97   32.01
     Intr % :   1.75  1.75  1.76  1.75  1.74  1.79  1.77  1.76  1.77  1.77  1.76  1.74    1.76
    Spare % :   0.61  0.61  0.63  0.62  0.61  0.89  0.64  0.64  0.67  0.65  0.64  0.65    0.66
    Sleep % :  65.78 65.56 65.67 65.64 65.73 65.65 65.45 65.22 65.39 65.53 65.40 65.63   65.55
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000
    TTI Min :      0     0     0     0     0     0     0     0     0     0     0     0
    TTI Avg :     31    31    31    31    31    31    31    31    31    31    31    31
    TTI Max :     99    96    96    99    96    99    96    96    99    99    96    98
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   1|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   2|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   3|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 30Sec ] NumActiveCarrier: 4 NumBbuCores: 12. Tti2Tti Time: [495.00..505.07..515.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     240.00    349.07    505.00 |       48%       70%      101%
    UL_LINK  MU1  |     720.00    759.62    800.00 |      144%      152%      160%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,508,224     943,880 |    158,976 /    158,976      0.00%     119,940 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,508,224     943,880 |    159,055 /    159,055      0.00%     119,940 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,508,224     943,880 |    158,976 /    158,976      0.00%     119,940 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,508,224     943,880 |    158,976 /    158,976      0.00%     119,940 |      3   3.00      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [12 BBU core(s)]:
    Core Id :      3     4     5     6     7     8    35    36    37    38    39    40     Avg
  Numa Node :      0     0     0     0     0     0     0     0     0     0     0     0
     Util % :  31.87 32.26 32.03 31.92 31.82 31.46 32.07 32.26 32.12 32.00 32.09 31.95   31.99
     Intr % :   1.75  1.75  1.75  1.76  1.74  1.78  1.76  1.76  1.76  1.75  1.75  1.75    1.76
    Spare % :   0.60  0.61  0.63  0.64  0.63  0.88  0.63  0.64  0.66  0.67  0.65  0.63    0.66
    Sleep % :  65.76 65.36 65.58 65.67 65.79 65.86 65.51 65.33 65.43 65.56 65.49 65.65   65.58
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :   9999  9999  9999  9999  9999  9999  9999  9999  9999  9999  9999  9999
    TTI Min :      0     0     0     0     0     0     0     0     0     0     0     0
    TTI Avg :     31    31    31    31    31    30    31    31    31    31    31    31
    TTI Max :     98    99    96    99    96    98    96    96    99    96    99    96
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
   1|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
   2|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
   3|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 35Sec ] NumActiveCarrier: 4 NumBbuCores: 12. Tti2Tti Time: [495.00..504.80..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     240.00    349.06    505.00 |       48%       70%      101%
    UL_LINK  MU1  |     720.00    759.07    800.00 |      144%      152%      160%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,508,224     944,240 |    158,976 /    158,976      0.00%     120,060 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,508,224     944,240 |    158,896 /    158,896      0.00%     120,060 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,508,224     944,240 |    159,055 /    159,055      0.00%     120,060 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,508,224     944,240 |    158,976 /    158,976      0.00%     120,060 |      3   3.00      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [12 BBU core(s)]:
    Core Id :      3     4     5     6     7     8    35    36    37    38    39    40     Avg
  Numa Node :      0     0     0     0     0     0     0     0     0     0     0     0
     Util % :  31.89 32.08 32.06 31.98 32.16 31.63 32.06 32.13 31.96 31.94 32.15 32.08   32.01
     Intr % :   1.75  1.75  1.76  1.75  1.75  1.78  1.77  1.76  1.78  1.77  1.75  1.75    1.76
    Spare % :   0.61  0.61  0.64  0.62  0.61  0.87  0.64  0.64  0.68  0.66  0.64  0.63    0.65
    Sleep % :  65.72 65.53 65.53 65.62 65.46 65.69 65.51 65.45 65.56 65.61 65.44 65.52   65.55
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10002 10002 10002 10002 10002 10002 10002 10002 10002 10002 10002 10002
    TTI Min :      0     0     0     0     0     0     0     0     0     0     0     0
    TTI Avg :     31    31    31    31    31    31    31    31    31    31    31    31
    TTI Max :     96    96    99    99    96    99    99    99    96    98    96    96
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
   1|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
   2|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
   3|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 40Sec ] NumActiveCarrier: 4 NumBbuCores: 12. Tti2Tti Time: [495.00..504.92..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     240.00    348.93    505.00 |       48%       70%      101%
    UL_LINK  MU1  |     720.00    759.20    805.00 |      144%      152%      161%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,508,224     943,880 |    158,976 /    158,976      0.00%     119,940 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,508,224     943,880 |    158,976 /    158,976      0.00%     120,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,508,224     943,880 |    158,896 /    158,896      0.00%     120,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,508,224     943,880 |    159,055 /    159,055      0.00%     120,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [12 BBU core(s)]:
    Core Id :      3     4     5     6     7     8    35    36    37    38    39    40     Avg
  Numa Node :      0     0     0     0     0     0     0     0     0     0     0     0
     Util % :  31.79 32.25 32.01 32.11 31.95 31.70 31.82 32.14 32.09 32.06 32.07 32.03   32.00
     Intr % :   1.74  1.75  1.76  1.76  1.74  1.79  1.77  1.76  1.77  1.76  1.77  1.75    1.76
    Spare % :   0.62  0.61  0.63  0.63  0.62  0.87  0.65  0.64  0.66  0.66  0.65  0.63    0.66
    Sleep % :  65.83 65.37 65.58 65.48 65.66 65.63 65.73 65.44 65.45 65.50 65.48 65.56   65.56
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :   9999  9999  9999  9999  9999  9999  9999  9999  9999  9999  9999  9999
    TTI Min :      0     0     0     0     0     0     0     0     0     0     0     0
    TTI Avg :     31    31    31    31    31    31    31    31    31    31    31    31
    TTI Max :     96    99    96    99    96    95    98    96    96    99    96    96
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|199919|     0|199920|     0|199920|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
   1|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   2|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   3|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 45Sec ] NumActiveCarrier: 4 NumBbuCores: 12. Tti2Tti Time: [495.00..504.68..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     240.00    348.76    505.00 |       48%       70%      101%
    UL_LINK  MU1  |     720.00    758.66    800.00 |      144%      152%      160%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,508,224     944,000 |    158,976 /    158,976      0.00%     120,060 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,508,224     944,000 |    158,976 /    158,976      0.00%     120,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,508,224     944,000 |    158,976 /    158,976      0.00%     120,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,508,224     944,000 |    158,976 /    158,976      0.00%     120,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [12 BBU core(s)]:
    Core Id :      3     4     5     6     7     8    35    36    37    38    39    40     Avg
  Numa Node :      0     0     0     0     0     0     0     0     0     0     0     0
     Util % :  31.60 32.43 31.91 31.89 32.11 31.61 31.96 32.40 32.02 32.23 32.08 32.00   32.02
     Intr % :   1.76  1.75  1.75  1.75  1.75  1.79  1.77  1.76  1.77  1.76  1.75  1.75    1.76
    Spare % :   0.62  0.61  0.64  0.62  0.61  0.88  0.65  0.64  0.67  0.65  0.65  0.63    0.66
    Sleep % :  66.01 65.19 65.69 65.72 65.50 65.70 65.60 65.18 65.52 65.33 65.50 65.60   65.55
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000
    TTI Min :      0     0     0     0     0     0     0     0     0     0     0     0
    TTI Avg :     31    31    31    31    31    31    31    31    31    31    31    31
    TTI Max :     96    96    96    99    99    96    96    96    99    98    99    96
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|400000|     0|400000|     0|400000|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
   1|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   2|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   3|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 50Sec ] NumActiveCarrier: 4 NumBbuCores: 12. Tti2Tti Time: [495.00..505.02..515.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     240.00    349.25    505.00 |       48%       70%      101%
    UL_LINK  MU1  |     720.00    760.20    800.00 |      144%      152%      160%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,508,224     944,120 |    158,976 /    158,976      0.00%     120,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,508,224     944,120 |    159,055 /    159,055      0.00%     120,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,508,224     944,120 |    158,976 /    158,976      0.00%     120,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,508,224     944,120 |    158,896 /    158,896      0.00%     120,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [12 BBU core(s)]:
    Core Id :      3     4     5     6     7     8    35    36    37    38    39    40     Avg
  Numa Node :      0     0     0     0     0     0     0     0     0     0     0     0
     Util % :  31.76 32.29 32.02 31.99 32.18 31.66 31.88 32.15 32.23 31.98 32.19 32.01   32.03
     Intr % :   1.75  1.74  1.75  1.74  1.75  1.79  1.78  1.76  1.77  1.76  1.75  1.74    1.76
    Spare % :   0.61  0.61  0.62  0.63  0.63  0.87  0.64  0.64  0.66  0.67  0.66  0.63    0.66
    Sleep % :  65.86 65.33 65.59 65.61 65.42 65.67 65.68 65.44 65.32 65.58 65.38 65.60   65.54
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10001 10001 10001 10001 10001 10001 10001 10001 10001 10001 10001 10001
    TTI Min :      0     0     0     0     0     0     0     0     0     0     0     0
    TTI Avg :     31    31    31    31    31    31    31    31    31    31    31    31
    TTI Max :     96    96    98    99    99    96    99    98    96    98    98    96
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   1|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   2|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   3|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
ebbu_pool_update_multi_cell_status Call Stop: (nPhyDiStartCurrCount 100207 nPhyDiStartCount 100207)
phydi_stop[from 2]: phyInstance: -1, sendStop: 1, phyIdStart: 0, phyIdStop: 40
    PHY_STOP PhyInstance[0] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    PHY_STOP PhyInstance[1] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    PHY_STOP PhyInstance[2] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    PHY_STOP PhyInstance[3] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    Send MSG_TYPE_PHY_STOP_RESP[0]
    Send MSG_TYPE_PHY_STOP_RESP[1]
    Send MSG_TYPE_PHY_STOP_RESP[2]
    Send MSG_TYPE_PHY_STOP_RESP[3]
[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[0] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 0, sendStop: 9, testFileName: 536875212, phyIdStart: 0, phyIdStop: 1
    PHY_SHUTDOWN PhyInstance[0] nPhyDiState[32] nPhyDiStateCount[0]
timer_main_thread exiting [PID: 151117]
L1_MEM_MGR: [instID 0] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[0]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       187 /         Size:  1,896,984,800
        DPDK Buffers Alloc:        27 /         Size:    202,442,496
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:       215 /         Size:  2,148,422,152
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[0]
      Processed in:                              21.42 milli-secs
      From API Arrival:                          21.53 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[1] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 1, sendStop: 9, testFileName: 536875212, phyIdStart: 1, phyIdStop: 2
    PHY_SHUTDOWN PhyInstance[1] nPhyDiState[32] nPhyDiStateCount[0]
L1_MEM_MGR: [instID 1] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[1]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       148 /         Size:  1,856,111,224
        DPDK Buffers Alloc:        22 /         Size:    155,933,184
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:       171 /         Size:  2,061,039,264
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[1]
      Processed in:                              10.94 milli-secs
      From API Arrival:                          32.49 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[2] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 2, sendStop: 9, testFileName: 536875212, phyIdStart: 2, phyIdStop: 3
    PHY_SHUTDOWN PhyInstance[2] nPhyDiState[32] nPhyDiStateCount[0]
L1_MEM_MGR: [instID 2] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[2]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       109 /         Size:  1,815,237,648
        DPDK Buffers Alloc:        17 /         Size:    109,423,872
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:       127 /         Size:  1,973,656,376
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[2]
      Processed in:                              10.80 milli-secs
      From API Arrival:                          43.30 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[3] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 3, sendStop: 9, testFileName: 536875212, phyIdStart: 3, phyIdStop: 4
    PHY_SHUTDOWN PhyInstance[3] nPhyDiState[32] nPhyDiStateCount[0]

EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 0 in core 3 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 1 in core 4 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 2 in core 5 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 3 in core 6 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 4 in core 7 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 5 in core 8 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 6 in core 35 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 7 in core 36 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 8 in core 37 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 9 in core 38 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 10 in core 39 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 11 in core 40 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:All consumer threads are destroyed!
EBBUPOOL [INFO][ebbu_pool_maintenance]:Framework Maintenance thread is destroyed successfully!
EBBUPOOL [INFO][ebbu_pool_release_threads]:Threads Released successfully!
EBBUPOOL [INFO][ebbu_pool_release_queues]:Release queues successfully!
EBBUPOOL [INFO][ebbu_pool_release_handler]:Release handler successfully!

MLogPrint: ext_filename(.//l1mlog_wls0_FD_4300_timer.bin)
    Opening MLog File: .//l1mlog_wls0_FD_4300_timer.bin
    MLog file .//l1mlog_wls0_FD_4300_timer.bin closed
    Mlog Print with Time successful

[phydi_get_mlog_stats_nr5g] filename: .//l1_mlog_stats.txt
L1_MEM_MGR: [instID 3] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[3]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        70 /         Size:  1,774,364,072
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:        71 /         Size:  1,823,358,928
----------------------------------------------------------------------------


[1;35m
wls_print_stats
[0m[1;35mnWlsInst[0] nCellMapping[0x00000100001fffff]
[0mCell QueueAlloc  CellAlloc   CellSend      Diff1       Diff
   0    7424868    7424820    7424820         48          0
   1    3907848    3907800    3907800         48          0
   2     390828     390780     390780         48          0
   3     390828     390780     390780         48          0
   4         48          0          0         48          0
   5         48          0          0         48          0
   6         48          0          0         48          0
   7         48          0          0         48          0
   8         48          0          0         48          0
   9         48          0          0         48          0
  10         48          0          0         48          0
  11         48          0          0         48          0
  12         48          0          0         48          0
  13         48          0          0         48          0
  14         48          0          0         48          0
  15         48          0          0         48          0
  16         48          0          0         48          0
  17         48          0          0         48          0
  18         48          0          0         48          0
  19         48          0          0         48          0
  20         48          0          0         48          0
  40    1904164    1904116    1904116         48          0
[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[3]
      Processed in:                           1,071.57 milli-secs
      From API Arrival:                       1,114.89 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[0] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        54 /         Size:  1,451,287,976
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:        55 /         Size:  1,500,282,832
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[0]
      Processed in:                             511.47 milli-secs
      From API Arrival:                       1,606.98 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        54 /         Size:  1,451,287,976
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:        55 /         Size:  1,500,282,832
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[1] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        38 /         Size:  1,128,211,880
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:        39 /         Size:  1,177,206,736
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[1]
      Processed in:                             511.00 milli-secs
      From API Arrival:                       2,107.26 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        38 /         Size:  1,128,211,880
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:        39 /         Size:  1,177,206,736
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[2] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        22 /         Size:    805,135,784
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:        23 /         Size:    854,130,640
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[2]
      Processed in:                             503.08 milli-secs
      From API Arrival:                       2,599.93 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        22 /         Size:    805,135,784
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:        23 /         Size:    854,130,640
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[3] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:         6 /         Size:    482,059,688
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:         7 /         Size:    531,054,544
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[3]
      Processed in:                             505.13 milli-secs
      From API Arrival:                       2,034.31 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:         6 /         Size:    482,059,688
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:         7 /         Size:    531,054,544
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_ADD_REMOVE_CORE from nCoreId[0]
[0mphycfg_set_options: PDSCH_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: PUSCH_MMSE_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: PUCCH_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: CE_INTERP_METHOD[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: LINEAR_INTERP_ENABLE nCellMask[0x0000000000ffffff]
      Cell[0] [ 4] Len[1]
      Cell[1] [ 4] Len[1]
      Cell[2] [ 4] Len[1]
      Cell[3] [ 4] Len[1]
      Cell[4] [ 4] Len[1]
      Cell[5] [ 4] Len[1]
      Cell[6] [ 4] Len[1]
      Cell[7] [ 4] Len[1]
      Cell[8] [ 4] Len[1]
      Cell[9] [ 4] Len[1]
      Cell[10] [ 4] Len[1]
      Cell[11] [ 4] Len[1]
      Cell[12] [ 4] Len[1]
      Cell[13] [ 4] Len[1]
      Cell[14] [ 4] Len[1]
      Cell[15] [ 4] Len[1]
      Cell[16] [ 4] Len[1]
      Cell[17] [ 4] Len[1]
      Cell[18] [ 4] Len[1]
      Cell[19] [ 4] Len[1]
      Cell[20] [ 4] Len[1]
      Cell[21] [ 4] Len[1]
      Cell[22] [ 4] Len[1]
      Cell[23] [ 4] Len[1]
phycfg_set_options: EBBU_POOL_NUM_QUEUE[4]
phycfg_set_options: EBBU_POOL_QUEUE_SIZE[1024]
phycfg_set_options: EBBU_POOL_NUM_CONTEXT[4]
phycfg_set_options: EBBU_POOL_MAX_CONTEXT_FETCH[2]
phycfg_set_options: REMOVE_MEMCPY_MEMSET[1]
[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[0] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[0]
      Processed in:                              38.90 milli-secs
      From API Arrival:                          39.07 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[1] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[1]
      Processed in:                              38.52 milli-secs
      From API Arrival:                          77.61 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[2] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[2]
      Processed in:                              38.74 milli-secs
      From API Arrival:                         116.39 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[3] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[3]
      Processed in:                              38.66 milli-secs
      From API Arrival:                         155.08 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[0] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [0]:
    nCarrierIdx: 0
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 3
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0
bbdev_nr5g_ul_harq_buf_alloc: nCells[4] nSplitPerCell[2] nHarqSize[4194304] nMaxPointerPagePerCell[16384]
    i[0] j[0] Idx[0]
    i[0] j[1] Idx[16384]
    i[1] j[0] Idx[32768]
    i[1] j[1] Idx[49152]
    i[2] j[0] Idx[65536]
    i[2] j[1] Idx[81920]
    i[3] j[0] Idx[98304]
    i[3] j[1] Idx[114688]
phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

gSymbolDuration:35.714287, gSlotDuration:500.000000
[intsId: 0 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_0 mz_len 1,501,440 bytes!
[intsId: 0] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 0 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 0 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_0 mz_len 121,472 bytes!
[intsId: 0] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 0 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
Using ORAN Config for RU 0 from config file......
[intsId: 0 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_0 mz_len 35,273,088 bytes!
[intsId: 0] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 0 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 0 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_0 mz_len 5,939,456 bytes!
[intsId: 0] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 0 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 0 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_0 mz_len 3,673,856 bytes!
[intsId: 0] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 0 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 0

New ebbupool handler 0x7f6ddf650200 is generated!, nNumaNode is 1

EBBUPOOL [INFO][ebbu_pool_create_queues]:nQueueNum 4, nQueueCtxNum 4, nQueueCtxMaxFetch 2, total queues 10
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Polling Queue with size 1024 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 0 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 3 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_maintenance]:ebbupool_main is created successfully!

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_0 in core 3 successfully! Pool core index is 0 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_1 in core 4 successfully! Pool core index is 1 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_2 in core 5 successfully! Pool core index is 2 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_3 in core 6 successfully! Pool core index is 3 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_4 in core 7 successfully! Pool core index is 4 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_5 in core 8 successfully! Pool core index is 5 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_6 in core 35 successfully! Pool core index is 6 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_7 in core 36 successfully! Pool core index is 7 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_8 in core 37 successfully! Pool core index is 8 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_9 in core 38 successfully! Pool core index is 9 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_10 in core 39 successfully! Pool core index is 10 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_11 in core 40 successfully! Pool core index is 11 Numa node index is 0

nCell 0 nSlotTick 748000 nDlAliveTick 1496000 nUlAliveTick 2992000


ebbu_pool_event_print_info
=======================================================================
nListType(0) nNumCells(1): 0 
=======================================================================
TASK_NAME           PRI EXT PRE NEX CORE_AFFINITY          DEPENDENCY0         DEPENDENCY1         DEPENDENCY2         DEPENDENCY3         DEPENDENCY4         DEPENDENCY5         DEPENDENCY6         DEPENDENCY7
TMNG_TTI_START        0   0   0   3 0x000001f8000001f8     NR5G1_DL_CONFIG     NR5G1_UL_CONFIG     NR5G1_DL_BUF_CLR    ---                 ---                 ---                 ---                 ---                
TMNG_SYM2_WAKE_UP     0   0   0   1 0x000001f8000001f8     NR5G1_UL_PUSCH_CE0  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM6_WAKE_UP     0   0   0   1 0x000001f8000001f8     NR5G1_UL_PUSCH_EQL0 ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM11_WAKE_UP    0   0   0   1 0x000001f8000001f8     NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM13_WAKE_UP    0   0   0   2 0x000001f8000001f8     NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                 ---                 ---                 ---                 ---                 ---                
TMNG_PRACH_WAKE_UP    0   0   0   1 0x000001f8000001f8     NR5G1_UL_PRACH      ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SRS_WAKE_UP      0   0   0   0 0x000001f8000001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CONFIG       0   0   1   5 0x000001f8000001f8     NR5G1_DL_ORAN       NR5G1_DL_CTRL       NR5G1_DL_PDSCH_RS   NR5G1_DL_BEAM_GEN   NR5G1_DL_PDSCH_TB   ---                 ---                 ---                
NR5G1_DL_BUF_CLR      1   0   1   1 0x000001f8000001f8     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_ORAN         0   0   1   0 0x000001f8000001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_TB     0   0   1   0 0x000001f8000001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SCRM   1   1   1   1 0x000001f8000001f8     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SYM    1   0   2   1 0x000001f8000001f8     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_RS     1   0   1   1 0x000001f8000001f8     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CTRL         1   0   1   1 0x000001f8000001f8     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_CONFIG       0   0   1   7 0x000001f8000001f8     NR5G1_UL_BEAM_GEN   NR5G1_UL_SRS_DECOMP NR5G1_UL_PRACH      NR5G1_UL_PUSCH_DMRS NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                
NR5G1_UL_PUSCH_DMRS   2   0   1   2 0x000001f8000001f8     NR5G1_UL_PUSCH_CE0  NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE0    2   0   2   2 0x000001f8000001f8     NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE7    2   0   3   1 0x000001f8000001f8     NR5G1_UL_PUSCH_EQL7 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL0   2   0   3   1 0x000001f8000001f8     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL7   2   0   3   1 0x000001f8000001f8     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_LLR    1   0   2   1 0x000001f8000001f8     NR5G1_UL_PUSCH_DEC  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_DEC    1   0   1   0 0x000001f8000001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_TB     1   1   1   1 0x000001f8000001f8     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH        2   0   2   1 0x000001f8000001f8     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PRACH        2   0   2   1 0x000001f8000001f8     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_DECOMP   2   1   2   1 0x000001f8000001f8     NR5G1_UL_SRS_CE     ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE       2   0   1   1 0x000001f8000001f8     NR5G1_UL_SRS_POST   ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE_POST   2   1   1   0 0x000001f8000001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_POST     1   0   1   1 0x000001f8000001f8     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_POST         1   0   4   0 0x000001f8000001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_POST         1   0   5   0 0x000001f8000001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_GEN     1   0   1   1 0x000001f8000001f8     NR5G1_DL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_TX      1   0   1   1 0x000001f8000001f8     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_GEN     1   0   1   1 0x000001f8000001f8     NR5G1_UL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_TX      1   0   1   1 0x000001f8000001f8     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH_BEAM_GEN   2   0   0   0 0x000001f8000001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
[1;32mMSG_TYPE_PHY_CONFIG_REQ[0]
      Processed in:                           1,132.62 milli-secs
      From API Arrival:                       1,132.64 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[1] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [1]:
    nCarrierIdx: 1
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 3
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0
phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

Using ORAN Config for RU 0 from config file......
[intsId: 1 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_1 mz_len 1,501,440 bytes!
[intsId: 1] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 1 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 1 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_1 mz_len 121,472 bytes!
[intsId: 1] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 1 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
[intsId: 1 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 1 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_1 mz_len 35,273,088 bytes!
[intsId: 1] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 1 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 1 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_1 mz_len 5,939,456 bytes!
[intsId: 1] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 1 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 1 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_1 mz_len 3,673,856 bytes!
[intsId: 1] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 1 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 1

nCell 1 nSlotTick 748000 nDlAliveTick 1496000 nUlAliveTick 2992000
[1;32mMSG_TYPE_PHY_CONFIG_REQ[1]
      Processed in:                              21.57 milli-secs
      From API Arrival:                       1,154.23 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[2] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [2]:
    nCarrierIdx: 2
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 3
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0
phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

[intsId: 2 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_2 mz_len 1,501,440 bytes!
[intsId: 2] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 2 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 2 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_2 mz_len 121,472 bytes!
[intsId: 2] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 2 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
Using ORAN Config for RU 0 from config file......
[intsId: 2 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 2 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_2 mz_len 35,273,088 bytes!
[intsId: 2] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 2 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 2 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_2 mz_len 5,939,456 bytes!
[intsId: 2] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 2 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 2 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_2 mz_len 3,673,856 bytes!
[intsId: 2] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 2 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 2

nCell 2 nSlotTick 748000 nDlAliveTick 1496000 nUlAliveTick 2992000
[1;32mMSG_TYPE_PHY_CONFIG_REQ[2]
      Processed in:                              21.49 milli-secs
      From API Arrival:                       1,175.73 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[3] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [3]:
    nCarrierIdx: 3
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 3
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0
phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

[intsId: 3 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 3 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_3 mz_len 1,501,440 bytes!
[intsId: 3] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 3 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 3 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 3 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_3 mz_len 121,472 bytes!
[intsId: 3] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 3 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
Using ORAN Config for RU 0 from config file......
[intsId: 3 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 3 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 3 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_3 mz_len 35,273,088 bytes!
[intsId: 3] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 3 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 3 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 3 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_3 mz_len 5,939,456 bytes!
[intsId: 3] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 3 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 3 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 3 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_3 mz_len 3,673,856 bytes!
[intsId: 3] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 3 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 3

nCell 3 nSlotTick 748000 nDlAliveTick 1496000 nUlAliveTick 2992000
[1;32mMSG_TYPE_PHY_CONFIG_REQ[3]
      Processed in:                              32.41 milli-secs
      From API Arrival:                       1,208.17 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[0] from nCoreId[0]
[0mMLogRestart
MLogOpen: filename(.//l1mlog_wls0.bin) mlogSubframes (128), mlogCores(40), mlogSize(10000) mlog_mask (-1)
    mlogSubframes (128), mlogCores(40), mlogSize(10000)
    localMLogTimerInit
        System clock (rdtsc)  resolution 1496488026 [Hz]
        Ticks per us 1496
    MLog Storage: 0x7f6e5c1f1100 -> 0x7f6e5f2c7830 [ 51210032 bytes ]
    localMLogFreqReg: 1496. Storing: 1496
    Mlog Open successful

MLogSetup nCoreMask0(0x000001f8000001f8) nCoreMask1(0x0000000000000000) nCoreMask2(0x0000000000000000) nCoreMask3(0x0000000000000000)
  CoreId(3) Idx(1)
  CoreId(4) Idx(2)
  CoreId(5) Idx(3)
  CoreId(6) Idx(4)
  CoreId(7) Idx(5)
  CoreId(8) Idx(6)
  CoreId(35) Idx(7)
  CoreId(36) Idx(8)
  CoreId(37) Idx(9)
  CoreId(38) Idx(10)
  CoreId(39) Idx(11)
  CoreId(40) Idx(12)
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       244 /         Size:  2,075,780,600
        DPDK Buffers Alloc:        32 /         Size:    248,951,808
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:       277 /         Size:  2,373,727,264
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 0, Mode: 1, Count: 100207, Period: 1, NumSlotPerSfn: 20
ebbu_pool_update_ctx: nQueueCtx[4] nNumCells[4] nIsMassiveMimoConfig[0] nSrsCoreMask[0x0000000000000000]

EBBUPOOL [INFO][ebbu_pool_queue_ctx_set_threshold]:The new threshold is [8] for numa node [0]
[1;32mMSG_TYPE_PHY_START_REQ[0]
      Processed in:                             941.69 milli-secs
      From API Arrival:                         941.69 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[1] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       244 /         Size:  2,075,780,600
        DPDK Buffers Alloc:        32 /         Size:    248,951,808
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:       277 /         Size:  2,373,727,264
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 1, Mode: 1, Count: 100207, Period: 1, NumSlotPerSfn: 20
[1;32mMSG_TYPE_PHY_START_REQ[1]
      Processed in:                               0.93 milli-secs
      From API Arrival:                         942.65 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[2] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       244 /         Size:  2,075,780,600
        DPDK Buffers Alloc:        32 /         Size:    248,951,808
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:       277 /         Size:  2,373,727,264
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 2, Mode: 1, Count: 100207, Period: 1, NumSlotPerSfn: 20
[1;32mMSG_TYPE_PHY_START_REQ[2]
      Processed in:                               0.59 milli-secs
      From API Arrival:                         943.25 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[3] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       244 /         Size:  2,075,780,600
        DPDK Buffers Alloc:        32 /         Size:    248,951,808
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:       277 /         Size:  2,373,727,264
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 3, Mode: 1, Count: 100207, Period: 1, NumSlotPerSfn: 20
Timer Mode
timer_init: coreBind: 2, corePriority: 96, corePolicy: 1


timer_reg_proc: nPeriod: 1, SkipTti: 10, pProc: 0x1459d30, lpData: (nil), Numerology: 1
                Period: 1, SkipTti: 10, FirstFew: 200


timer_reg_proc_symbol: nSymbol: 6, pProc: 0x143c810, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 10, pProc: 0x143c840, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 1, pProc: 0x143c870, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 3, pProc: 0x143c8a0, lpData: (nil)
nr5g_gnb_urllc_register_call_backs: nTimerMode[1] nUrllcMiniSlotMask[0]
[1;32mMSG_TYPE_PHY_START_REQ[3]
      Processed in:                               4.65 milli-secs
      From API Arrival:                         947.90 milli-secs
[0mtimer_main_thread:        [PID: 151782] binding on [CPU  2] [PRIO: 96] [POLICY:  1]
                          Numerology: [     1], numSlotsPerSubframe: [ 2], ttiPeriod: [ 500 usecs]
                        Period (usecs):     35     71    107    142    178    214    250    285    321    357    392    428    464    500 
                    Fn Callbacks (Sym):      0      1      2      3      4      5      6      7      8      9     10     11     12     13
                          Instance 0  :    YES    YES     NO    YES     NO     NO    YES     NO     NO     NO    YES     NO     NO     NO 
                          Instance 1  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 
                          Instance 2  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 

ebbu_pool_update_frame_slot_sym_num: nSlotIdx[1997] frame,slot[1023,18] nNumSlotPerSfn[20]
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min  5Sec ] NumActiveCarrier: 4 NumBbuCores: 12. Tti2Tti Time: [500.00..504.65..515.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     210.00    293.48    450.00 |       42%       59%       90%
    UL_LINK  MU1  |     575.00    601.69    625.00 |      115%      120%      125%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    862,869     568,000 |     72,923 /     72,923      0.00%      64,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    862,869     568,000 |     72,923 /     72,923      0.00%      64,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |    862,869     568,000 |     72,887 /     72,887      0.00%      64,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |    862,869     568,000 |     72,887 /     72,887      0.00%      64,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [12 BBU core(s)]:
    Core Id :      3     4     5     6     7     8    35    36    37    38    39    40     Avg
  Numa Node :      0     0     0     0     0     0     0     0     0     0     0     0
     Util % :  21.68 22.02 21.73 21.61 21.80 21.56 21.77 21.88 21.84 21.84 21.75 21.79   21.77
     Intr % :   1.19  1.18  1.19  1.19  1.17  1.19  1.19  1.18  1.19  1.19  1.19  1.18    1.19
    Spare % :   0.61  0.62  0.64  0.63  0.63  0.64  0.62  0.62  0.64  0.63  0.64  0.64    0.63
    Sleep % :  76.50 76.17 76.42 76.55 76.38 76.60 76.41 76.30 76.31 76.32 76.40 76.37   76.39
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000
    TTI Min :      0     0     0     0     0     0     0     0     0     0     0     0
    TTI Avg :     28    29    28    28    28    28    28    29    29    29    28    29
    TTI Max :     93    95    95    98    93    92    95    94    96    96    95    93
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|204000|     0|204000|     0|204000|130560|     0|130560|     0|130560| 40800|     0|     0| 40800| 10200|     0|     0| 10200|     0|     0|     0|     0|
   1|204000|     0|204000|     0|204000|130560|     0|130560|     0|130560| 40800|     0|     0| 40800| 10200|     0|     0| 10200|     0|     0|     0|     0|
   2|204000|     0|204000|     0|204000|130560|     0|130560|     0|130560| 40800|     0|     0| 40800| 10200|     0|     0| 10200|     0|     0|     0|     0|
   3|204000|     0|204000|     0|204000|130560|     0|130560|     0|130560| 40800|     0|     0| 40800| 10200|     0|     0| 10200|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 10Sec ] NumActiveCarrier: 4 NumBbuCores: 12. Tti2Tti Time: [500.00..504.63..515.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     210.00    293.43    450.00 |       42%       59%       90%
    UL_LINK  MU1  |     575.00    597.37    625.00 |      115%      119%      125%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    863,091     568,000 |     72,960 /     72,960      0.00%      64,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    863,091     568,000 |     72,960 /     72,960      0.00%      64,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |    863,091     568,000 |     72,996 /     72,996      0.00%      64,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |    863,091     568,000 |     72,960 /     72,960      0.00%      64,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [12 BBU core(s)]:
    Core Id :      3     4     5     6     7     8    35    36    37    38    39    40     Avg
  Numa Node :      0     0     0     0     0     0     0     0     0     0     0     0
     Util % :  29.66 30.28 30.08 30.24 30.07 29.81 29.93 30.13 30.26 30.21 29.94 30.11   30.06
     Intr % :   1.65  1.64  1.64  1.62  1.62  1.63  1.64  1.63  1.64  1.65  1.64  1.62    1.64
    Spare % :   0.63  0.61  0.62  0.62  0.63  0.61  0.63  0.61  0.62  0.62  0.63  0.61    0.62
    Sleep % :  68.04 67.45 67.64 67.49 67.65 67.93 67.78 67.61 67.46 67.50 67.77 67.65   67.66
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000
    TTI Min :      0     0     0     0     0     0     0     0     0     0     0     0
    TTI Avg :     29    29    29    29    29    29    29    29    29    29    29    29
    TTI Max :     98    96    95    95    93    93    95    95    96    93    96    92
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   1|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   2|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   3|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 15Sec ] NumActiveCarrier: 4 NumBbuCores: 12. Tti2Tti Time: [495.00..504.74..515.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     210.00    293.20    450.00 |       42%       59%       90%
    UL_LINK  MU1  |     575.00    596.01    625.00 |      115%      119%      125%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    863,091     567,928 |     72,960 /     72,960      0.00%      64,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    863,091     567,928 |     72,960 /     72,960      0.00%      63,968 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |    863,091     567,928 |     72,960 /     72,960      0.00%      63,968 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |    863,091     567,928 |     72,960 /     72,960      0.00%      63,968 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [12 BBU core(s)]:
    Core Id :      3     4     5     6     7     8    35    36    37    38    39    40     Avg
  Numa Node :      0     0     0     0     0     0     0     0     0     0     0     0
     Util % :  29.69 30.23 30.08 30.09 30.04 29.71 29.85 30.47 30.06 30.20 30.04 30.02   30.04
     Intr % :   1.63  1.65  1.62  1.63  1.63  1.63  1.64  1.62  1.63  1.63  1.63  1.63    1.63
    Spare % :   0.64  0.61  0.63  0.63  0.61  0.62  0.64  0.61  0.63  0.63  0.61  0.62    0.62
    Sleep % :  68.03 67.49 67.65 67.63 67.70 68.02 67.86 67.28 67.65 67.52 67.70 67.71   67.69
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :   9999  9999  9999  9999  9999  9999  9999  9999  9999  9999  9999  9999
    TTI Min :      0     0     0     0     0     0     0     0     0     0     0     0
    TTI Avg :     29    29    29    29    29    29    29    29    29    29    29    29
    TTI Max :     95    95    93    95    93    93    95    95    96    99    93    95
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   1|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   2|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
   3|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 20Sec ] NumActiveCarrier: 4 NumBbuCores: 12. Tti2Tti Time: [500.00..504.76..515.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     210.00    293.81    450.00 |       42%       59%       90%
    UL_LINK  MU1  |     575.00    596.52    625.00 |      115%      119%      125%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    863,091     568,000 |     72,960 /     72,960      0.00%      63,968 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    863,091     568,000 |     72,960 /     72,960      0.00%      64,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |    863,091     568,000 |     72,960 /     72,960      0.00%      64,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |    863,091     568,000 |     72,960 /     72,960      0.00%      64,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [12 BBU core(s)]:
    Core Id :      3     4     5     6     7     8    35    36    37    38    39    40     Avg
  Numa Node :      0     0     0     0     0     0     0     0     0     0     0     0
     Util % :  29.74 30.37 30.04 30.14 29.98 29.93 29.84 30.41 30.27 30.20 30.00 30.00   30.08
     Intr % :   1.63  1.62  1.63  1.63  1.62  1.63  1.64  1.62  1.63  1.63  1.62  1.62    1.63
    Spare % :   0.63  0.61  0.63  0.63  0.63  0.62  0.63  0.61  0.63  0.63  0.63  0.63    0.63
    Sleep % :  67.98 67.37 67.68 67.58 67.75 67.80 67.87 67.33 67.45 67.52 67.73 67.74   67.65
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000
    TTI Min :      0     0     0     0     0     0     0     0     0     0     0     0
    TTI Avg :     29    29    29    29    29    29    29    29    29    29    29    29
    TTI Max :     95    95    98    99    93    95    95    96    96    96    96    95
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
   1|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
   2|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   3|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 25Sec ] NumActiveCarrier: 4 NumBbuCores: 12. Tti2Tti Time: [500.00..504.64..515.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     210.00    293.26    450.00 |       42%       59%       90%
    UL_LINK  MU1  |     575.00    596.63    625.00 |      115%      119%      125%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    863,091     568,144 |     72,960 /     72,960      0.00%      64,032 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    863,091     568,144 |     72,960 /     72,960      0.00%      64,032 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |    863,091     568,144 |     72,923 /     72,923      0.00%      64,032 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |    863,091     568,144 |     72,960 /     72,960      0.00%      64,032 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [12 BBU core(s)]:
    Core Id :      3     4     5     6     7     8    35    36    37    38    39    40     Avg
  Numa Node :      0     0     0     0     0     0     0     0     0     0     0     0
     Util % :  29.84 30.17 30.09 29.98 30.25 29.92 30.03 30.11 30.14 30.03 30.21 29.92   30.06
     Intr % :   1.64  1.62  1.63  1.62  1.63  1.62  1.65  1.63  1.64  1.63  1.62  1.63    1.63
    Spare % :   0.61  0.61  0.64  0.64  0.61  0.62  0.61  0.61  0.64  0.64  0.61  0.63    0.62
    Sleep % :  67.89 67.57 67.62 67.74 67.49 67.82 67.69 67.62 67.56 67.68 67.53 67.80   67.67
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10002 10002 10002 10002 10002 10002 10002 10002 10002 10002 10002 10002
    TTI Min :      0     0     0     0     0     0     0     0     0     0     0     0
    TTI Avg :     29    29    29    29    29    29    29    29    29    29    29    29
    TTI Max :     95    95    93    95    92    92    95    95    95    96    95    93
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
   1|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
   2|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
   3|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 30Sec ] NumActiveCarrier: 4 NumBbuCores: 12. Tti2Tti Time: [495.00..504.68..515.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     210.00    293.25    450.00 |       42%       59%       90%
    UL_LINK  MU1  |     575.00    596.37    625.00 |      115%      119%      125%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    863,091     567,856 |     72,960 /     72,960      0.00%      63,968 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    863,091     567,856 |     72,960 /     72,960      0.00%      64,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |    863,091     567,856 |     72,957 /     72,957      0.00%      63,968 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |    863,091     567,856 |     72,996 /     72,996      0.00%      64,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [12 BBU core(s)]:
    Core Id :      3     4     5     6     7     8    35    36    37    38    39    40     Avg
  Numa Node :      0     0     0     0     0     0     0     0     0     0     0     0
     Util % :  29.72 30.28 29.98 30.07 30.06 29.64 29.92 30.34 30.11 30.28 30.27 29.91   30.05
     Intr % :   1.64  1.63  1.63  1.62  1.61  1.62  1.63  1.62  1.63  1.63  1.62  1.62    1.62
    Spare % :   0.63  0.61  0.63  0.62  0.62  0.64  0.63  0.61  0.63  0.62  0.62  0.64    0.62
    Sleep % :  67.99 67.45 67.74 67.67 67.69 68.08 67.80 67.40 67.61 67.45 67.47 67.81   67.68
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :   9998  9998  9998  9998  9998  9998  9998  9998  9998  9998  9998  9998
    TTI Min :      0     0     0     0     0     0     0     0     0     0     0     0
    TTI Avg :     29    29    29    29    29    29    29    29    29    29    29    29
    TTI Max :     95    96    98    92    95    92    93    92    98    96    95    92
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
   1|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   2|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
   3|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 35Sec ] NumActiveCarrier: 4 NumBbuCores: 12. Tti2Tti Time: [500.00..504.72..515.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     210.00    293.32    450.00 |       42%       59%       90%
    UL_LINK  MU1  |     575.00    596.71    625.00 |      115%      119%      125%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    863,091     568,072 |     72,960 /     72,960      0.00%      64,032 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    863,091     568,072 |     72,960 /     72,960      0.00%      64,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |    863,091     568,072 |     72,996 /     72,996      0.00%      64,032 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |    863,091     568,072 |     72,923 /     72,923      0.00%      64,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [12 BBU core(s)]:
    Core Id :      3     4     5     6     7     8    35    36    37    38    39    40     Avg
  Numa Node :      0     0     0     0     0     0     0     0     0     0     0     0
     Util % :  29.72 30.34 30.00 30.14 30.18 29.73 29.95 30.16 30.08 30.23 30.14 29.82   30.04
     Intr % :   1.63  1.63  1.63  1.63  1.61  1.62  1.65  1.63  1.63  1.64  1.63  1.62    1.63
    Spare % :   0.62  0.61  0.63  0.62  0.61  0.63  0.62  0.61  0.63  0.62  0.61  0.64    0.62
    Sleep % :  68.01 67.40 67.71 67.59 67.57 68.00 67.76 67.57 67.63 67.49 67.60 67.89   67.69
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10001 10001 10001 10001 10001 10001 10001 10001 10001 10001 10001 10001
    TTI Min :      0     0     0     0     0     0     0     0     0     0     0     0
    TTI Avg :     29    29    29    29    29    29    29    29    29    29    29    29
    TTI Max :     96    93    95    96    95    98    95    96    95    93    95    99
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
   1|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   2|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
   3|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 40Sec ] NumActiveCarrier: 4 NumBbuCores: 12. Tti2Tti Time: [500.00..504.75..515.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     210.00    293.38    450.00 |       42%       59%       90%
    UL_LINK  MU1  |     575.00    596.33    625.00 |      115%      119%      125%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    863,091     567,928 |     72,960 /     72,960      0.00%      63,968 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    863,091     567,928 |     72,960 /     72,960      0.00%      63,968 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |    863,091     567,928 |     72,960 /     72,960      0.00%      63,968 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |    863,091     567,928 |     72,960 /     72,960      0.00%      63,968 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [12 BBU core(s)]:
    Core Id :      3     4     5     6     7     8    35    36    37    38    39    40     Avg
  Numa Node :      0     0     0     0     0     0     0     0     0     0     0     0
     Util % :  29.84 30.38 30.01 30.10 29.92 29.72 29.95 30.43 30.15 30.10 30.11 29.95   30.05
     Intr % :   1.64  1.62  1.63  1.63  1.63  1.63  1.64  1.62  1.63  1.64  1.62  1.63    1.63
    Spare % :   0.61  0.61  0.63  0.62  0.62  0.62  0.61  0.61  0.64  0.62  0.62  0.63    0.62
    Sleep % :  67.88 67.37 67.70 67.64 67.81 68.00 67.78 67.31 67.57 67.62 67.63 67.77   67.67
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :   9999  9999  9999  9999  9999  9999  9999  9999  9999  9999  9999  9999
    TTI Min :      0     0     0     0     0     0     0     0     0     0     0     0
    TTI Avg :     29    29    29    29    29    29    29    29    29    29    29    29
    TTI Max :     92    99    95    92    96    93    95    95    95    95    93    96
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
   1|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
   2|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
   3|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 45Sec ] NumActiveCarrier: 4 NumBbuCores: 12. Tti2Tti Time: [500.00..504.75..515.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     210.00    293.24    450.00 |       42%       59%       90%
    UL_LINK  MU1  |     575.00    596.67    625.00 |      115%      119%      125%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    863,091     568,072 |     72,960 /     72,960      0.00%      64,032 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    863,091     568,072 |     72,960 /     72,960      0.00%      64,032 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |    863,091     568,072 |     72,960 /     72,960      0.00%      64,032 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |    863,091     568,072 |     72,960 /     72,960      0.00%      64,032 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [12 BBU core(s)]:
    Core Id :      3     4     5     6     7     8    35    36    37    38    39    40     Avg
  Numa Node :      0     0     0     0     0     0     0     0     0     0     0     0
     Util % :  29.80 30.23 30.13 30.09 30.03 29.87 30.04 30.27 30.17 30.00 29.90 29.98   30.04
     Intr % :   1.63  1.63  1.62  1.63  1.62  1.63  1.64  1.62  1.64  1.63  1.63  1.63    1.63
    Spare % :   0.61  0.61  0.63  0.64  0.63  0.62  0.61  0.61  0.63  0.64  0.64  0.62    0.62
    Sleep % :  67.94 67.51 67.60 67.62 67.70 67.86 67.70 67.48 67.54 67.71 67.81 67.75   67.69
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10001 10001 10001 10001 10001 10001 10001 10001 10001 10001 10001 10001
    TTI Min :      0     0     0     0     0     0     0     0     0     0     0     0
    TTI Avg :     29    29    29    29    29    29    29    29    29    29    29    29
    TTI Max :     95    95    95    95    96    93    95    93    95    92    93    96
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
   1|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
   2|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
   3|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 50Sec ] NumActiveCarrier: 4 NumBbuCores: 12. Tti2Tti Time: [500.00..504.69..515.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     210.00    293.31    450.00 |       42%       59%       90%
    UL_LINK  MU1  |     575.00    596.83    625.00 |      115%      119%      125%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    863,091     568,000 |     72,960 /     72,960      0.00%      64,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    863,091     568,000 |     72,960 /     72,960      0.00%      64,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |    863,091     568,000 |     72,960 /     72,960      0.00%      64,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |    863,091     568,000 |     72,960 /     72,960      0.00%      64,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [12 BBU core(s)]:
    Core Id :      3     4     5     6     7     8    35    36    37    38    39    40     Avg
  Numa Node :      0     0     0     0     0     0     0     0     0     0     0     0
     Util % :  29.64 30.42 30.12 30.00 30.07 29.94 30.02 30.21 30.23 30.12 29.97 30.00   30.06
     Intr % :   1.63  1.62  1.63  1.64  1.62  1.62  1.63  1.61  1.63  1.63  1.64  1.62    1.63
    Spare % :   0.63  0.61  0.61  0.63  0.63  0.63  0.63  0.61  0.61  0.63  0.64  0.64    0.62
    Sleep % :  68.09 67.33 67.63 67.72 67.66 67.79 67.70 67.55 67.51 67.59 67.74 67.73   67.67
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000
    TTI Min :      0     0     0     0     0     0     0     0     0     0     0     0
    TTI Avg :     29    29    29    29    29    29    29    29    29    29    29    29
    TTI Max :     96    95    98    95    92    92    95    95    99    95    98    95
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   1|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   2|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   3|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
ebbu_pool_update_multi_cell_status Call Stop: (nPhyDiStartCurrCount 100207 nPhyDiStartCount 100207)
phydi_stop[from 2]: phyInstance: -1, sendStop: 1, phyIdStart: 0, phyIdStop: 40
    PHY_STOP PhyInstance[0] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    PHY_STOP PhyInstance[1] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    PHY_STOP PhyInstance[2] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    PHY_STOP PhyInstance[3] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    Send MSG_TYPE_PHY_STOP_RESP[0]
    Send MSG_TYPE_PHY_STOP_RESP[1]
    Send MSG_TYPE_PHY_STOP_RESP[2]
    Send MSG_TYPE_PHY_STOP_RESP[3]
[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[0] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 0, sendStop: 9, testFileName: 536875213, phyIdStart: 0, phyIdStop: 1
    PHY_SHUTDOWN PhyInstance[0] nPhyDiState[32] nPhyDiStateCount[0]
timer_main_thread exiting [PID: 151782]
L1_MEM_MGR: [instID 0] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[0]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       187 /         Size:  1,896,984,800
        DPDK Buffers Alloc:        27 /         Size:    202,442,496
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:       215 /         Size:  2,148,422,152
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[0]
      Processed in:                              22.07 milli-secs
      From API Arrival:                          22.22 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[1] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 1, sendStop: 9, testFileName: 536875213, phyIdStart: 1, phyIdStop: 2
    PHY_SHUTDOWN PhyInstance[1] nPhyDiState[32] nPhyDiStateCount[0]
L1_MEM_MGR: [instID 1] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[1]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       148 /         Size:  1,856,111,224
        DPDK Buffers Alloc:        22 /         Size:    155,933,184
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:       171 /         Size:  2,061,039,264
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[1]
      Processed in:                              12.38 milli-secs
      From API Arrival:                          34.62 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[2] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 2, sendStop: 9, testFileName: 536875213, phyIdStart: 2, phyIdStop: 3
    PHY_SHUTDOWN PhyInstance[2] nPhyDiState[32] nPhyDiStateCount[0]
L1_MEM_MGR: [instID 2] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[2]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       109 /         Size:  1,815,237,648
        DPDK Buffers Alloc:        17 /         Size:    109,423,872
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:       127 /         Size:  1,973,656,376
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[2]
      Processed in:                              11.95 milli-secs
      From API Arrival:                          46.59 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[3] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 3, sendStop: 9, testFileName: 536875213, phyIdStart: 3, phyIdStop: 4
    PHY_SHUTDOWN PhyInstance[3] nPhyDiState[32] nPhyDiStateCount[0]

EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 0 in core 3 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 1 in core 4 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 2 in core 5 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 3 in core 6 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 4 in core 7 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 5 in core 8 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 6 in core 35 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 7 in core 36 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 8 in core 37 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 9 in core 38 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 10 in core 39 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 11 in core 40 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:All consumer threads are destroyed!
EBBUPOOL [INFO][ebbu_pool_maintenance]:Framework Maintenance thread is destroyed successfully!
EBBUPOOL [INFO][ebbu_pool_release_threads]:Threads Released successfully!
EBBUPOOL [INFO][ebbu_pool_release_queues]:Release queues successfully!
EBBUPOOL [INFO][ebbu_pool_release_handler]:Release handler successfully!

MLogPrint: ext_filename(.//l1mlog_wls0_FD_4301_timer.bin)
    Opening MLog File: .//l1mlog_wls0_FD_4301_timer.bin
    MLog file .//l1mlog_wls0_FD_4301_timer.bin closed
    Mlog Print with Time successful

[phydi_get_mlog_stats_nr5g] filename: .//l1_mlog_stats.txt
L1_MEM_MGR: [instID 3] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[3]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        70 /         Size:  1,774,364,072
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:        71 /         Size:  1,823,358,928
----------------------------------------------------------------------------


[1;35m
wls_print_stats
[0m[1;35mnWlsInst[0] nCellMapping[0x00000100001fffff]
[0mCell QueueAlloc  CellAlloc   CellSend      Diff1       Diff
   0    7815648    7815600    7815600         48          0
   1    4298628    4298580    4298580         48          0
   2     781608     781560     781560         48          0
   3     781608     781560     781560         48          0
   4         48          0          0         48          0
   5         48          0          0         48          0
   6         48          0          0         48          0
   7         48          0          0         48          0
   8         48          0          0         48          0
   9         48          0          0         48          0
  10         48          0          0         48          0
  11         48          0          0         48          0
  12         48          0          0         48          0
  13         48          0          0         48          0
  14         48          0          0         48          0
  15         48          0          0         48          0
  16         48          0          0         48          0
  17         48          0          0         48          0
  18         48          0          0         48          0
  19         48          0          0         48          0
  20         48          0          0         48          0
  40    2004395    2004347    2004347         48          0
[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[3]
      Processed in:                           1,073.84 milli-secs
      From API Arrival:                       1,120.45 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[0] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        54 /         Size:  1,451,287,976
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:        55 /         Size:  1,500,282,832
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[0]
      Processed in:                             509.16 milli-secs
      From API Arrival:                       1,610.19 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        54 /         Size:  1,451,287,976
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:        55 /         Size:  1,500,282,832
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[1] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        38 /         Size:  1,128,211,880
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:        39 /         Size:  1,177,206,736
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[1]
      Processed in:                             503.49 milli-secs
      From API Arrival:                       2,101.74 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        38 /         Size:  1,128,211,880
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:        39 /         Size:  1,177,206,736
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[2] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        22 /         Size:    805,135,784
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:        23 /         Size:    854,130,640
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[2]
      Processed in:                             506.98 milli-secs
      From API Arrival:                       2,597.39 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        22 /         Size:    805,135,784
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:        23 /         Size:    854,130,640
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[3] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:         6 /         Size:    482,059,688
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:         7 /         Size:    531,054,544
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[3]
      Processed in:                             511.88 milli-secs
      From API Arrival:                       2,036.51 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:         6 /         Size:    482,059,688
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:         7 /         Size:    531,054,544
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_ADD_REMOVE_CORE from nCoreId[0]
[0mphycfg_set_options: PDSCH_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: PUSCH_MMSE_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: PUCCH_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: CE_INTERP_METHOD[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: LINEAR_INTERP_ENABLE nCellMask[0x0000000000ffffff]
      Cell[0] [ 4] Len[1]
      Cell[1] [ 4] Len[1]
      Cell[2] [ 4] Len[1]
      Cell[3] [ 4] Len[1]
      Cell[4] [ 4] Len[1]
      Cell[5] [ 4] Len[1]
      Cell[6] [ 4] Len[1]
      Cell[7] [ 4] Len[1]
      Cell[8] [ 4] Len[1]
      Cell[9] [ 4] Len[1]
      Cell[10] [ 4] Len[1]
      Cell[11] [ 4] Len[1]
      Cell[12] [ 4] Len[1]
      Cell[13] [ 4] Len[1]
      Cell[14] [ 4] Len[1]
      Cell[15] [ 4] Len[1]
      Cell[16] [ 4] Len[1]
      Cell[17] [ 4] Len[1]
      Cell[18] [ 4] Len[1]
      Cell[19] [ 4] Len[1]
      Cell[20] [ 4] Len[1]
      Cell[21] [ 4] Len[1]
      Cell[22] [ 4] Len[1]
      Cell[23] [ 4] Len[1]
phycfg_set_options: EBBU_POOL_NUM_QUEUE[4]
phycfg_set_options: EBBU_POOL_QUEUE_SIZE[1024]
phycfg_set_options: EBBU_POOL_NUM_CONTEXT[4]
phycfg_set_options: EBBU_POOL_MAX_CONTEXT_FETCH[2]
phycfg_set_options: REMOVE_MEMCPY_MEMSET[1]
[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[0] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[0]
      Processed in:                              40.14 milli-secs
      From API Arrival:                          40.40 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[1] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[1]
      Processed in:                              39.38 milli-secs
      From API Arrival:                          79.80 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[2] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[2]
      Processed in:                              39.58 milli-secs
      From API Arrival:                         119.40 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[3] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[3]
      Processed in:                              39.50 milli-secs
      From API Arrival:                         158.92 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[0] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [0]:
    nCarrierIdx: 0
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 3
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0
bbdev_nr5g_ul_harq_buf_alloc: nCells[4] nSplitPerCell[2] nHarqSize[4194304] nMaxPointerPagePerCell[16384]
    i[0] j[0] Idx[0]
    i[0] j[1] Idx[16384]
    i[1] j[0] Idx[32768]
    i[1] j[1] Idx[49152]
    i[2] j[0] Idx[65536]
    i[2] j[1] Idx[81920]
    i[3] j[0] Idx[98304]
    i[3] j[1] Idx[114688]
phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

gSymbolDuration:35.714287, gSlotDuration:500.000000
Using ORAN Config for RU 0 from config file......
[intsId: 0 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_0 mz_len 1,501,440 bytes!
[intsId: 0] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 0 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 0 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_0 mz_len 121,472 bytes!
[intsId: 0] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 0 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
[intsId: 0 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_0 mz_len 35,273,088 bytes!
[intsId: 0] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 0 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 0 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_0 mz_len 5,939,456 bytes!
[intsId: 0] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 0 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 0 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_0 mz_len 3,673,856 bytes!
[intsId: 0] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 0 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 0

New ebbupool handler 0x7f6e09f22dc0 is generated!, nNumaNode is 1

EBBUPOOL [INFO][ebbu_pool_create_queues]:nQueueNum 4, nQueueCtxNum 4, nQueueCtxMaxFetch 2, total queues 10
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Polling Queue with size 1024 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 0 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 3 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_maintenance]:ebbupool_main is created successfully!

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_0 in core 3 successfully! Pool core index is 0 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_1 in core 4 successfully! Pool core index is 1 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_2 in core 5 successfully! Pool core index is 2 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_3 in core 6 successfully! Pool core index is 3 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_4 in core 7 successfully! Pool core index is 4 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_5 in core 8 successfully! Pool core index is 5 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_6 in core 35 successfully! Pool core index is 6 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_7 in core 36 successfully! Pool core index is 7 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_8 in core 37 successfully! Pool core index is 8 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_9 in core 38 successfully! Pool core index is 9 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_10 in core 39 successfully! Pool core index is 10 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_11 in core 40 successfully! Pool core index is 11 Numa node index is 0

nCell 0 nSlotTick 748000 nDlAliveTick 1496000 nUlAliveTick 2992000


ebbu_pool_event_print_info
=======================================================================
nListType(0) nNumCells(1): 0 
=======================================================================
TASK_NAME           PRI EXT PRE NEX CORE_AFFINITY          DEPENDENCY0         DEPENDENCY1         DEPENDENCY2         DEPENDENCY3         DEPENDENCY4         DEPENDENCY5         DEPENDENCY6         DEPENDENCY7
TMNG_TTI_START        0   0   0   3 0x000001f8000001f8     NR5G1_DL_CONFIG     NR5G1_UL_CONFIG     NR5G1_DL_BUF_CLR    ---                 ---                 ---                 ---                 ---                
TMNG_SYM2_WAKE_UP     0   0   0   1 0x000001f8000001f8     NR5G1_UL_PUSCH_CE0  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM6_WAKE_UP     0   0   0   1 0x000001f8000001f8     NR5G1_UL_PUSCH_EQL0 ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM11_WAKE_UP    0   0   0   1 0x000001f8000001f8     NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM13_WAKE_UP    0   0   0   2 0x000001f8000001f8     NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                 ---                 ---                 ---                 ---                 ---                
TMNG_PRACH_WAKE_UP    0   0   0   1 0x000001f8000001f8     NR5G1_UL_PRACH      ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SRS_WAKE_UP      0   0   0   0 0x000001f8000001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CONFIG       0   0   1   5 0x000001f8000001f8     NR5G1_DL_ORAN       NR5G1_DL_CTRL       NR5G1_DL_PDSCH_RS   NR5G1_DL_BEAM_GEN   NR5G1_DL_PDSCH_TB   ---                 ---                 ---                
NR5G1_DL_BUF_CLR      1   0   1   1 0x000001f8000001f8     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_ORAN         0   0   1   0 0x000001f8000001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_TB     0   0   1   0 0x000001f8000001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SCRM   1   1   1   1 0x000001f8000001f8     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SYM    1   0   2   1 0x000001f8000001f8     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_RS     1   0   1   1 0x000001f8000001f8     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CTRL         1   0   1   1 0x000001f8000001f8     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_CONFIG       0   0   1   7 0x000001f8000001f8     NR5G1_UL_BEAM_GEN   NR5G1_UL_SRS_DECOMP NR5G1_UL_PRACH      NR5G1_UL_PUSCH_DMRS NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                
NR5G1_UL_PUSCH_DMRS   2   0   1   2 0x000001f8000001f8     NR5G1_UL_PUSCH_CE0  NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE0    2   0   2   2 0x000001f8000001f8     NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE7    2   0   3   1 0x000001f8000001f8     NR5G1_UL_PUSCH_EQL7 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL0   2   0   3   1 0x000001f8000001f8     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL7   2   0   3   1 0x000001f8000001f8     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_LLR    1   0   2   1 0x000001f8000001f8     NR5G1_UL_PUSCH_DEC  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_DEC    1   0   1   0 0x000001f8000001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_TB     1   1   1   1 0x000001f8000001f8     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH        2   0   2   1 0x000001f8000001f8     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PRACH        2   0   2   1 0x000001f8000001f8     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_DECOMP   2   1   2   1 0x000001f8000001f8     NR5G1_UL_SRS_CE     ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE       2   0   1   1 0x000001f8000001f8     NR5G1_UL_SRS_POST   ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE_POST   2   1   1   0 0x000001f8000001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_POST     1   0   1   1 0x000001f8000001f8     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_POST         1   0   4   0 0x000001f8000001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_POST         1   0   5   0 0x000001f8000001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_GEN     1   0   1   1 0x000001f8000001f8     NR5G1_DL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_TX      1   0   1   1 0x000001f8000001f8     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_GEN     1   0   1   1 0x000001f8000001f8     NR5G1_UL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_TX      1   0   1   1 0x000001f8000001f8     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH_BEAM_GEN   2   0   0   0 0x000001f8000001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
[1;32mMSG_TYPE_PHY_CONFIG_REQ[0]
      Processed in:                           1,134.50 milli-secs
      From API Arrival:                       1,134.52 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[1] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [1]:
    nCarrierIdx: 1
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 3
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0
phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

[intsId: 1 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_1 mz_len 1,501,440 bytes!
[intsId: 1] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 1 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 1 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_1 mz_len 121,472 bytes!
[intsId: 1] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 1 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
Using ORAN Config for RU 0 from config file......
[intsId: 1 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 1 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_1 mz_len 35,273,088 bytes!
[intsId: 1] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 1 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 1 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_1 mz_len 5,939,456 bytes!
[intsId: 1] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 1 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 1 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_1 mz_len 3,673,856 bytes!
[intsId: 1] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 1 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 1

nCell 1 nSlotTick 748000 nDlAliveTick 1496000 nUlAliveTick 2992000
[1;32mMSG_TYPE_PHY_CONFIG_REQ[1]
      Processed in:                              21.85 milli-secs
      From API Arrival:                       1,156.39 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[2] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [2]:
    nCarrierIdx: 2
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 3
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0
phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

[intsId: 2 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_2 mz_len 1,501,440 bytes!
[intsId: 2] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 2 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 2 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_2 mz_len 121,472 bytes!
[intsId: 2] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 2 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
Using ORAN Config for RU 0 from config file......
[intsId: 2 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 2 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_2 mz_len 35,273,088 bytes!
[intsId: 2] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 2 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 2 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_2 mz_len 5,939,456 bytes!
[intsId: 2] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 2 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 2 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_2 mz_len 3,673,856 bytes!
[intsId: 2] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 2 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 2

nCell 2 nSlotTick 748000 nDlAliveTick 1496000 nUlAliveTick 2992000
[1;32mMSG_TYPE_PHY_CONFIG_REQ[2]
      Processed in:                              22.03 milli-secs
      From API Arrival:                       1,178.45 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[3] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [3]:
    nCarrierIdx: 3
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 3
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0
phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

Using ORAN Config for RU 0 from config file......
[intsId: 3 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 3 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_3 mz_len 1,501,440 bytes!
[intsId: 3] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 3 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 3 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 3 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_3 mz_len 121,472 bytes!
[intsId: 3] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 3 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
[intsId: 3 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 3 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 3 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_3 mz_len 35,273,088 bytes!
[intsId: 3] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 3 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 3 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 3 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_3 mz_len 5,939,456 bytes!
[intsId: 3] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 3 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 3 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 3 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_3 mz_len 3,673,856 bytes!
[intsId: 3] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 3 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 3

nCell 3 nSlotTick 748000 nDlAliveTick 1496000 nUlAliveTick 2992000
[1;32mMSG_TYPE_PHY_CONFIG_REQ[3]
      Processed in:                              31.25 milli-secs
      From API Arrival:                       1,209.71 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[0] from nCoreId[0]
[0mMLogRestart
MLogOpen: filename(.//l1mlog_wls0.bin) mlogSubframes (128), mlogCores(40), mlogSize(10000) mlog_mask (-1)
    mlogSubframes (128), mlogCores(40), mlogSize(10000)
    localMLogTimerInit
        System clock (rdtsc)  resolution 1496488010 [Hz]
        Ticks per us 1496
    MLog Storage: 0x7f6e5c1f1100 -> 0x7f6e5f2c7830 [ 51210032 bytes ]
    localMLogFreqReg: 1496. Storing: 1496
    Mlog Open successful

MLogSetup nCoreMask0(0x000001f8000001f8) nCoreMask1(0x0000000000000000) nCoreMask2(0x0000000000000000) nCoreMask3(0x0000000000000000)
  CoreId(3) Idx(1)
  CoreId(4) Idx(2)
  CoreId(5) Idx(3)
  CoreId(6) Idx(4)
  CoreId(7) Idx(5)
  CoreId(8) Idx(6)
  CoreId(35) Idx(7)
  CoreId(36) Idx(8)
  CoreId(37) Idx(9)
  CoreId(38) Idx(10)
  CoreId(39) Idx(11)
  CoreId(40) Idx(12)
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       244 /         Size:  2,075,780,600
        DPDK Buffers Alloc:        32 /         Size:    248,951,808
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:       277 /         Size:  2,373,727,264
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 0, Mode: 1, Count: 100207, Period: 1, NumSlotPerSfn: 20
ebbu_pool_update_ctx: nQueueCtx[4] nNumCells[4] nIsMassiveMimoConfig[0] nSrsCoreMask[0x0000000000000000]

EBBUPOOL [INFO][ebbu_pool_queue_ctx_set_threshold]:The new threshold is [8] for numa node [0]
[1;32mMSG_TYPE_PHY_START_REQ[0]
      Processed in:                             942.24 milli-secs
      From API Arrival:                         942.25 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[1] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       244 /         Size:  2,075,780,600
        DPDK Buffers Alloc:        32 /         Size:    248,951,808
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:       277 /         Size:  2,373,727,264
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 1, Mode: 1, Count: 100207, Period: 1, NumSlotPerSfn: 20
[1;32mMSG_TYPE_PHY_START_REQ[1]
      Processed in:                               1.20 milli-secs
      From API Arrival:                         943.48 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[2] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       244 /         Size:  2,075,780,600
        DPDK Buffers Alloc:        32 /         Size:    248,951,808
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:       277 /         Size:  2,373,727,264
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 2, Mode: 1, Count: 100207, Period: 1, NumSlotPerSfn: 20
[1;32mMSG_TYPE_PHY_START_REQ[2]
      Processed in:                               0.94 milli-secs
      From API Arrival:                         944.43 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[3] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       244 /         Size:  2,075,780,600
        DPDK Buffers Alloc:        32 /         Size:    248,951,808
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:       277 /         Size:  2,373,727,264
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 3, Mode: 1, Count: 100207, Period: 1, NumSlotPerSfn: 20
Timer Mode
timer_init: coreBind: 2, corePriority: 96, corePolicy: 1


timer_reg_proc: nPeriod: 1, SkipTti: 10, pProc: 0x1459d30, lpData: (nil), Numerology: 1
                Period: 1, SkipTti: 10, FirstFew: 200


timer_reg_proc_symbol: nSymbol: 6, pProc: 0x143c810, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 10, pProc: 0x143c840, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 1, pProc: 0x143c870, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 3, pProc: 0x143c8a0, lpData: (nil)
nr5g_gnb_urllc_register_call_backs: nTimerMode[1] nUrllcMiniSlotMask[0]
[1;32mMSG_TYPE_PHY_START_REQ[3]
      Processed in:                               5.59 milli-secs
      From API Arrival:                         950.04 milli-secs
[0mtimer_main_thread:        [PID: 152467] binding on [CPU  2] [PRIO: 96] [POLICY:  1]
                          Numerology: [     1], numSlotsPerSubframe: [ 2], ttiPeriod: [ 500 usecs]
                        Period (usecs):     35     71    107    142    178    214    250    285    321    357    392    428    464    500 
                    Fn Callbacks (Sym):      0      1      2      3      4      5      6      7      8      9     10     11     12     13
                          Instance 0  :    YES    YES     NO    YES     NO     NO    YES     NO     NO     NO    YES     NO     NO     NO 
                          Instance 1  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 
                          Instance 2  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 

ebbu_pool_update_frame_slot_sym_num: nSlotIdx[1997] frame,slot[1023,18] nNumSlotPerSfn[20]
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min  5Sec ] NumActiveCarrier: 4 NumBbuCores: 12. Tti2Tti Time: [500.00..504.79..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     190.00    265.64    420.00 |       38%       53%       84%
    UL_LINK  MU1  |     465.00    489.40    510.00 |       93%       98%      102%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    491,509     367,952 |     38,073 /     38,073      0.00%      31,984 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    491,509     367,952 |     38,073 /     38,073      0.00%      31,984 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |    491,509     367,952 |     38,073 /     38,073      0.00%      31,984 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |    491,509     367,952 |     38,073 /     38,073      0.00%      31,984 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [12 BBU core(s)]:
    Core Id :      3     4     5     6     7     8    35    36    37    38    39    40     Avg
  Numa Node :      0     0     0     0     0     0     0     0     0     0     0     0
     Util % :  20.72 20.98 20.84 20.86 20.80 20.73 20.75 20.97 20.82 20.82 20.74 20.79   20.82
     Intr % :   1.17  1.15  1.16  1.15  1.16  1.16  1.17  1.15  1.16  1.16  1.16  1.16    1.16
    Spare % :   0.63  0.63  0.65  0.62  0.64  0.63  0.63  0.62  0.65  0.62  0.64  0.63    0.63
    Sleep % :  77.47 77.22 77.32 77.34 77.38 77.45 77.43 77.24 77.35 77.38 77.44 77.39   77.37
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :   9999  9999  9999  9999  9999  9999  9999  9999  9999  9999  9999  9999
    TTI Min :      0     0     0     0     0     0     0     0     0     0     0     0
    TTI Avg :     27    27    27    27    27    27    27    27    27    27    27    27
    TTI Max :     92    91    92    89    90    90    89    89    92    89    89    89
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|203900|     0|203900|     0|203900|130496|     0|130496|     0|130496| 40780|     0|     0| 40780| 10195|     0|     0| 10195|     0|     0|     0|     0|
   1|203900|     0|203900|     0|203900|130496|     0|130496|     0|130496| 40780|     0|     0| 40780| 10195|     0|     0| 10195|     0|     0|     0|     0|
   2|203900|     0|203900|     0|203900|130496|     0|130496|     0|130496| 40780|     0|     0| 40780| 10195|     0|     0| 10195|     0|     0|     0|     0|
   3|203900|     0|203900|     0|203900|130496|     0|130496|     0|130496| 40780|     0|     0| 40780| 10195|     0|     0| 10195|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 10Sec ] NumActiveCarrier: 4 NumBbuCores: 12. Tti2Tti Time: [500.00..504.79..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     190.00    265.54    415.00 |       38%       53%       83%
    UL_LINK  MU1  |     465.00    484.65    510.00 |       93%       97%      102%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    491,635     368,000 |     38,092 /     38,092      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    491,635     368,000 |     38,092 /     38,092      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |    491,635     368,000 |     38,092 /     38,092      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |    491,635     368,000 |     38,092 /     38,092      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [12 BBU core(s)]:
    Core Id :      3     4     5     6     7     8    35    36    37    38    39    40     Avg
  Numa Node :      0     0     0     0     0     0     0     0     0     0     0     0
     Util % :  28.65 28.77 28.67 28.69 28.68 28.70 28.79 28.84 28.78 28.86 28.73 28.67   28.74
     Intr % :   1.63  1.60  1.62  1.60  1.61  1.60  1.63  1.60  1.59  1.59  1.61  1.60    1.61
    Spare % :   0.62  0.61  0.62  0.63  0.62  0.63  0.62  0.61  0.62  0.63  0.63  0.63    0.62
    Sleep % :  69.09 69.00 69.08 69.06 69.06 69.05 68.94 68.93 68.99 68.91 69.02 69.07   69.02
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000
    TTI Min :      0     0     0     0     0     0     0     0     0     0     0     0
    TTI Avg :     28    28    28    28    28    28    28    28    28    28    28    28
    TTI Max :     93    95    95    89    89    89    89    92    92    90    90    89
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   1|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   2|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   3|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 15Sec ] NumActiveCarrier: 4 NumBbuCores: 12. Tti2Tti Time: [500.00..504.76..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     190.00    265.32    415.00 |       38%       53%       83%
    UL_LINK  MU1  |     465.00    485.03    510.00 |       93%       97%      102%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    491,635     368,000 |     38,092 /     38,092      0.00%      32,016 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    491,635     368,000 |     38,092 /     38,092      0.00%      32,016 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |    491,635     368,000 |     38,092 /     38,092      0.00%      32,016 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |    491,635     368,000 |     38,092 /     38,092      0.00%      32,016 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [12 BBU core(s)]:
    Core Id :      3     4     5     6     7     8    35    36    37    38    39    40     Avg
  Numa Node :      0     0     0     0     0     0     0     0     0     0     0     0
     Util % :  28.58 28.80 28.63 28.76 28.68 28.61 28.72 28.78 28.75 28.81 28.87 28.75   28.73
     Intr % :   1.62  1.59  1.61  1.58  1.59  1.61  1.62  1.61  1.60  1.59  1.60  1.60    1.60
    Spare % :   0.61  0.61  0.64  0.62  0.62  0.62  0.61  0.61  0.64  0.62  0.62  0.62    0.62
    Sleep % :  69.16 68.97 69.11 69.01 69.09 69.14 69.02 68.98 68.99 68.95 68.89 69.01   69.03
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10001 10001 10001 10001 10001 10001 10001 10001 10001 10001 10001 10001
    TTI Min :      0     0     0     0     0     0     0     0     0     0     0     0
    TTI Avg :     28    28    28    28    28    28    28    28    28    28    28    28
    TTI Max :     87    90    89    89    90    89    92    92    90    95    89    87
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
   1|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
   2|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
   3|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 20Sec ] NumActiveCarrier: 4 NumBbuCores: 12. Tti2Tti Time: [500.00..504.66..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     190.00    265.48    415.00 |       38%       53%       83%
    UL_LINK  MU1  |     465.00    485.46    510.00 |       93%       97%      102%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    491,635     368,048 |     38,092 /     38,092      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    491,635     368,048 |     38,092 /     38,092      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |    491,635     368,048 |     38,092 /     38,092      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |    491,635     368,048 |     38,092 /     38,092      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [12 BBU core(s)]:
    Core Id :      3     4     5     6     7     8    35    36    37    38    39    40     Avg
  Numa Node :      0     0     0     0     0     0     0     0     0     0     0     0
     Util % :  28.49 28.86 28.85 28.75 28.73 28.62 28.58 28.80 28.80 28.78 28.84 28.82   28.74
     Intr % :   1.61  1.60  1.61  1.59  1.60  1.61  1.64  1.61  1.60  1.60  1.59  1.60    1.60
    Spare % :   0.63  0.61  0.62  0.62  0.61  0.62  0.63  0.61  0.62  0.62  0.61  0.62    0.62
    Sleep % :  69.25 68.91 68.90 69.02 69.04 69.13 69.12 68.96 68.96 68.98 68.93 68.93   69.01
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000
    TTI Min :      0     0     0     0     0     0     0     0     0     0     0     0
    TTI Avg :     27    28    28    28    28    28    28    28    28    28    28    28
    TTI Max :     90    92    89    92    87    87    89    92    92    89    90    90
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   1|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   2|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   3|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 25Sec ] NumActiveCarrier: 4 NumBbuCores: 12. Tti2Tti Time: [500.00..504.69..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     190.00    265.51    415.00 |       38%       53%       83%
    UL_LINK  MU1  |     465.00    485.17    510.00 |       93%       97%      102%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    491,635     367,952 |     38,092 /     38,092      0.00%      31,984 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    491,635     367,952 |     38,092 /     38,092      0.00%      31,984 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |    491,635     367,952 |     38,092 /     38,092      0.00%      31,984 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |    491,635     367,952 |     38,092 /     38,092      0.00%      31,984 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [12 BBU core(s)]:
    Core Id :      3     4     5     6     7     8    35    36    37    38    39    40     Avg
  Numa Node :      0     0     0     0     0     0     0     0     0     0     0     0
     Util % :  28.59 28.82 28.72 28.79 28.76 28.51 28.69 28.89 28.73 28.87 28.71 28.78   28.74
     Intr % :   1.61  1.62  1.61  1.59  1.60  1.60  1.62  1.59  1.60  1.59  1.61  1.61    1.60
    Spare % :   0.62  0.61  0.62  0.62  0.62  0.61  0.62  0.61  0.62  0.62  0.62  0.61    0.62
    Sleep % :  69.16 68.93 69.04 68.99 69.00 69.26 69.04 68.89 69.03 68.91 69.03 68.99   69.02
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :   9999  9999  9999  9999  9999  9999  9999  9999  9999  9999  9999  9999
    TTI Min :      0     0     0     0     0     0     0     0     0     0     0     0
    TTI Avg :     28    28    28    28    28    28    28    28    28    28    28    28
    TTI Max :     90    92    92    96    90    89    92    92    93    92    92    92
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
   1|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
   2|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
   3|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 30Sec ] NumActiveCarrier: 4 NumBbuCores: 12. Tti2Tti Time: [500.00..504.69..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     190.00    265.43    415.00 |       38%       53%       83%
    UL_LINK  MU1  |     465.00    485.16    510.00 |       93%       97%      102%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    491,635     368,048 |     38,092 /     38,092      0.00%      32,016 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    491,635     368,048 |     38,092 /     38,092      0.00%      32,016 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |    491,635     368,048 |     38,092 /     38,092      0.00%      32,016 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |    491,635     368,048 |     38,092 /     38,092      0.00%      32,016 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [12 BBU core(s)]:
    Core Id :      3     4     5     6     7     8    35    36    37    38    39    40     Avg
  Numa Node :      0     0     0     0     0     0     0     0     0     0     0     0
     Util % :  28.50 28.97 28.71 28.83 28.86 28.63 28.67 28.90 28.68 28.70 28.82 28.73   28.75
     Intr % :   1.63  1.60  1.60  1.59  1.59  1.61  1.62  1.59  1.60  1.60  1.61  1.61    1.60
    Spare % :   0.62  0.61  0.63  0.61  0.61  0.62  0.62  0.61  0.63  0.62  0.62  0.62    0.62
    Sleep % :  69.24 68.80 69.04 68.95 68.92 69.12 69.06 68.87 69.07 69.06 68.93 69.03   69.01
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10001 10001 10001 10001 10001 10001 10001 10001 10001 10001 10001 10001
    TTI Min :      0     0     0     0     0     0     0     0     0     0     0     0
    TTI Avg :     27    28    28    28    28    28    28    28    28    28    28    28
    TTI Max :     92    89    90    89    90    89    92    89    92    92    89    90
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
   1|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
   2|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
   3|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 35Sec ] NumActiveCarrier: 4 NumBbuCores: 12. Tti2Tti Time: [500.00..504.72..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     190.00    265.52    415.00 |       38%       53%       83%
    UL_LINK  MU1  |     465.00    485.02    515.00 |       93%       97%      103%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    491,635     367,952 |     38,092 /     38,092      0.00%      31,984 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    491,635     367,952 |     38,092 /     38,092      0.00%      31,984 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |    491,635     367,952 |     38,092 /     38,092      0.00%      31,984 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |    491,635     367,952 |     38,092 /     38,092      0.00%      31,984 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [12 BBU core(s)]:
    Core Id :      3     4     5     6     7     8    35    36    37    38    39    40     Avg
  Numa Node :      0     0     0     0     0     0     0     0     0     0     0     0
     Util % :  28.59 28.74 28.59 28.71 28.75 28.55 28.80 28.77 28.80 28.83 28.82 28.83   28.73
     Intr % :   1.61  1.61  1.60  1.59  1.60  1.61  1.62  1.59  1.59  1.59  1.60  1.60    1.60
    Spare % :   0.61  0.61  0.63  0.63  0.61  0.63  0.61  0.61  0.63  0.63  0.61  0.63    0.62
    Sleep % :  69.17 69.02 69.16 69.05 69.02 69.19 68.96 69.01 68.96 68.93 68.94 68.93   69.03
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :   9999  9999  9999  9999  9999  9999  9999  9999  9999  9999  9999  9999
    TTI Min :      0     0     0     0     0     0     0     0     0     0     0     0
    TTI Avg :     28    28    28    28    28    28    28    28    28    28    28    28
    TTI Max :     89    89    90    89    89    90    92    91    92    89    90    90
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
   1|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
   2|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
   3|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 40Sec ] NumActiveCarrier: 4 NumBbuCores: 12. Tti2Tti Time: [500.00..504.75..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     190.00    265.37    415.00 |       38%       53%       83%
    UL_LINK  MU1  |     465.00    485.08    515.00 |       93%       97%      103%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    491,635     368,048 |     38,092 /     38,092      0.00%      32,016 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    491,635     368,048 |     38,092 /     38,092      0.00%      32,016 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |    491,635     368,048 |     38,092 /     38,092      0.00%      32,016 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |    491,635     368,048 |     38,092 /     38,092      0.00%      32,016 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [12 BBU core(s)]:
    Core Id :      3     4     5     6     7     8    35    36    37    38    39    40     Avg
  Numa Node :      0     0     0     0     0     0     0     0     0     0     0     0
     Util % :  28.73 28.94 28.82 28.69 28.63 28.75 28.74 28.82 28.67 28.70 28.69 28.71   28.74
     Intr % :   1.60  1.61  1.60  1.58  1.60  1.61  1.62  1.60  1.60  1.60  1.60  1.60    1.60
    Spare % :   0.61  0.61  0.63  0.63  0.63  0.62  0.61  0.61  0.63  0.63  0.63  0.62    0.62
    Sleep % :  69.04 68.83 68.93 69.08 69.11 69.00 69.01 68.95 69.07 69.05 69.06 69.04   69.01
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10001 10001 10001 10001 10001 10001 10001 10001 10001 10001 10001 10001
    TTI Min :      0     0     0     0     0     0     0     0     0     0     0     0
    TTI Avg :     28    28    28    28    28    28    28    28    28    28    28    28
    TTI Max :     89    90    92    89    92    92    91    90    92    90    92    89
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
   1|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
   2|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
   3|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 45Sec ] NumActiveCarrier: 4 NumBbuCores: 12. Tti2Tti Time: [500.00..504.75..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     190.00    265.30    415.00 |       38%       53%       83%
    UL_LINK  MU1  |     465.00    484.78    510.00 |       93%       97%      102%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    491,635     367,952 |     38,092 /     38,092      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    491,635     367,952 |     38,092 /     38,092      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |    491,635     367,952 |     38,092 /     38,092      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |    491,635     367,952 |     38,092 /     38,092      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [12 BBU core(s)]:
    Core Id :      3     4     5     6     7     8    35    36    37    38    39    40     Avg
  Numa Node :      0     0     0     0     0     0     0     0     0     0     0     0
     Util % :  28.50 28.87 28.72 28.69 28.73 28.70 28.56 28.87 28.82 28.73 28.79 28.73   28.73
     Intr % :   1.63  1.59  1.60  1.59  1.61  1.61  1.62  1.60  1.61  1.60  1.61  1.60    1.61
    Spare % :   0.62  0.61  0.64  0.61  0.62  0.60  0.62  0.61  0.64  0.62  0.63  0.61    0.62
    Sleep % :  69.23 68.90 69.03 69.08 69.01 69.07 69.18 68.90 68.92 69.03 68.95 69.05   69.03
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000
    TTI Min :      0     0     0     0     0     0     0     0     0     0     0     0
    TTI Avg :     28    28    28    28    28    28    28    28    28    28    28    28
    TTI Max :     89    92    89    90    89    89    90    95    90    89    89    93
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   1|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   2|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   3|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 50Sec ] NumActiveCarrier: 4 NumBbuCores: 12. Tti2Tti Time: [500.00..504.76..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     190.00    265.52    420.00 |       38%       53%       84%
    UL_LINK  MU1  |     465.00    485.10    510.00 |       93%       97%      102%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    491,635     368,048 |     38,092 /     38,092      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    491,635     368,048 |     38,092 /     38,092      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |    491,635     368,048 |     38,092 /     38,092      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |    491,635     368,048 |     38,092 /     38,092      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [12 BBU core(s)]:
    Core Id :      3     4     5     6     7     8    35    36    37    38    39    40     Avg
  Numa Node :      0     0     0     0     0     0     0     0     0     0     0     0
     Util % :  28.48 28.94 28.75 28.72 28.69 28.56 28.68 28.89 28.74 28.70 28.92 28.83   28.74
     Intr % :   1.62  1.59  1.60  1.59  1.60  1.60  1.62  1.60  1.60  1.59  1.59  1.60    1.60
    Spare % :   0.62  0.61  0.63  0.62  0.62  0.62  0.62  0.61  0.63  0.62  0.62  0.62    0.62
    Sleep % :  69.26 68.83 69.00 69.06 69.06 69.20 69.05 68.88 69.01 69.07 68.84 68.93   69.02
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000
    TTI Min :      0     0     0     0     0     0     0     0     0     0     0     0
    TTI Avg :     27    28    28    28    28    28    28    28    28    28    28    28
    TTI Max :     90    92    92    89    92    90    89    93    90    92    89    90
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   1|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   2|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   3|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
ebbu_pool_update_multi_cell_status Call Stop: (nPhyDiStartCurrCount 100207 nPhyDiStartCount 100207)
phydi_stop[from 2]: phyInstance: -1, sendStop: 1, phyIdStart: 0, phyIdStop: 40
    PHY_STOP PhyInstance[0] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    PHY_STOP PhyInstance[1] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    PHY_STOP PhyInstance[2] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    PHY_STOP PhyInstance[3] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    Send MSG_TYPE_PHY_STOP_RESP[0]
    Send MSG_TYPE_PHY_STOP_RESP[1]
    Send MSG_TYPE_PHY_STOP_RESP[2]
    Send MSG_TYPE_PHY_STOP_RESP[3]
[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[0] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 0, sendStop: 9, testFileName: 536875214, phyIdStart: 0, phyIdStop: 1
    PHY_SHUTDOWN PhyInstance[0] nPhyDiState[32] nPhyDiStateCount[0]
timer_main_thread exiting [PID: 152467]
L1_MEM_MGR: [instID 0] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[0]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       187 /         Size:  1,896,984,800
        DPDK Buffers Alloc:        27 /         Size:    202,442,496
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:       215 /         Size:  2,148,422,152
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[0]
      Processed in:                              21.38 milli-secs
      From API Arrival:                          21.45 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[1] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 1, sendStop: 9, testFileName: 536875214, phyIdStart: 1, phyIdStop: 2
    PHY_SHUTDOWN PhyInstance[1] nPhyDiState[32] nPhyDiStateCount[0]
L1_MEM_MGR: [instID 1] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[1]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       148 /         Size:  1,856,111,224
        DPDK Buffers Alloc:        22 /         Size:    155,933,184
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:       171 /         Size:  2,061,039,264
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[1]
      Processed in:                              10.96 milli-secs
      From API Arrival:                          32.42 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[2] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 2, sendStop: 9, testFileName: 536875214, phyIdStart: 2, phyIdStop: 3
    PHY_SHUTDOWN PhyInstance[2] nPhyDiState[32] nPhyDiStateCount[0]
L1_MEM_MGR: [instID 2] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[2]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       109 /         Size:  1,815,237,648
        DPDK Buffers Alloc:        17 /         Size:    109,423,872
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:       127 /         Size:  1,973,656,376
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[2]
      Processed in:                              10.76 milli-secs
      From API Arrival:                          43.20 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[3] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 3, sendStop: 9, testFileName: 536875214, phyIdStart: 3, phyIdStop: 4
    PHY_SHUTDOWN PhyInstance[3] nPhyDiState[32] nPhyDiStateCount[0]

EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 0 in core 3 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 1 in core 4 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 2 in core 5 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 3 in core 6 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 4 in core 7 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 5 in core 8 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 6 in core 35 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 7 in core 36 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 8 in core 37 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 9 in core 38 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 10 in core 39 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 11 in core 40 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:All consumer threads are destroyed!
EBBUPOOL [INFO][ebbu_pool_maintenance]:Framework Maintenance thread is destroyed successfully!
EBBUPOOL [INFO][ebbu_pool_release_threads]:Threads Released successfully!
EBBUPOOL [INFO][ebbu_pool_release_queues]:Release queues successfully!
EBBUPOOL [INFO][ebbu_pool_release_handler]:Release handler successfully!

MLogPrint: ext_filename(.//l1mlog_wls0_FD_4302_timer.bin)
    Opening MLog File: .//l1mlog_wls0_FD_4302_timer.bin
    MLog file .//l1mlog_wls0_FD_4302_timer.bin closed
    Mlog Print with Time successful

[phydi_get_mlog_stats_nr5g] filename: .//l1_mlog_stats.txt
L1_MEM_MGR: [instID 3] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[3]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        70 /         Size:  1,774,364,072
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:        71 /         Size:  1,823,358,928
----------------------------------------------------------------------------


[1;35m
wls_print_stats
[0m[1;35mnWlsInst[0] nCellMapping[0x00000100001fffff]
[0mCell QueueAlloc  CellAlloc   CellSend      Diff1       Diff
   0    8206428    8206380    8206380         48          0
   1    4689408    4689360    4689360         48          0
   2    1172388    1172340    1172340         48          0
   3    1172388    1172340    1172340         48          0
   4         48          0          0         48          0
   5         48          0          0         48          0
   6         48          0          0         48          0
   7         48          0          0         48          0
   8         48          0          0         48          0
   9         48          0          0         48          0
  10         48          0          0         48          0
  11         48          0          0         48          0
  12         48          0          0         48          0
  13         48          0          0         48          0
  14         48          0          0         48          0
  15         48          0          0         48          0
  16         48          0          0         48          0
  17         48          0          0         48          0
  18         48          0          0         48          0
  19         48          0          0         48          0
  20         48          0          0         48          0
  40    2104626    2104578    2104578         48          0
[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[3]
      Processed in:                           1,072.40 milli-secs
      From API Arrival:                       1,115.61 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[0] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        54 /         Size:  1,451,287,976
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:        55 /         Size:  1,500,282,832
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[0]
      Processed in:                             479.81 milli-secs
      From API Arrival:                       1,576.12 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        54 /         Size:  1,451,287,976
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:        55 /         Size:  1,500,282,832
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[1] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        38 /         Size:  1,128,211,880
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:        39 /         Size:  1,177,206,736
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[1]
      Processed in:                             493.44 milli-secs
      From API Arrival:                       2,058.80 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        38 /         Size:  1,128,211,880
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:        39 /         Size:  1,177,206,736
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[2] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        22 /         Size:    805,135,784
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:        23 /         Size:    854,130,640
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[2]
      Processed in:                             492.53 milli-secs
      From API Arrival:                       2,541.03 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        22 /         Size:    805,135,784
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:        23 /         Size:    854,130,640
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[3] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:         6 /         Size:    482,059,688
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:         7 /         Size:    531,054,544
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[3]
      Processed in:                             493.31 milli-secs
      From API Arrival:                       1,962.88 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:         6 /         Size:    482,059,688
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:         7 /         Size:    531,054,544
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_ADD_REMOVE_CORE from nCoreId[0]
[0mphycfg_set_options: PDSCH_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: PUSCH_MMSE_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: PUCCH_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: CE_INTERP_METHOD[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: LINEAR_INTERP_ENABLE nCellMask[0x0000000000ffffff]
      Cell[0] [ 4] Len[1]
      Cell[1] [ 4] Len[1]
      Cell[2] [ 4] Len[1]
      Cell[3] [ 4] Len[1]
      Cell[4] [ 4] Len[1]
      Cell[5] [ 4] Len[1]
      Cell[6] [ 4] Len[1]
      Cell[7] [ 4] Len[1]
      Cell[8] [ 4] Len[1]
      Cell[9] [ 4] Len[1]
      Cell[10] [ 4] Len[1]
      Cell[11] [ 4] Len[1]
      Cell[12] [ 4] Len[1]
      Cell[13] [ 4] Len[1]
      Cell[14] [ 4] Len[1]
      Cell[15] [ 4] Len[1]
      Cell[16] [ 4] Len[1]
      Cell[17] [ 4] Len[1]
      Cell[18] [ 4] Len[1]
      Cell[19] [ 4] Len[1]
      Cell[20] [ 4] Len[1]
      Cell[21] [ 4] Len[1]
      Cell[22] [ 4] Len[1]
      Cell[23] [ 4] Len[1]
phycfg_set_options: EBBU_POOL_NUM_QUEUE[4]
phycfg_set_options: EBBU_POOL_QUEUE_SIZE[1024]
phycfg_set_options: EBBU_POOL_NUM_CONTEXT[4]
phycfg_set_options: EBBU_POOL_MAX_CONTEXT_FETCH[2]
phycfg_set_options: REMOVE_MEMCPY_MEMSET[1]
[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[0] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[0]
      Processed in:                              39.20 milli-secs
      From API Arrival:                          39.36 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[1] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[1]
      Processed in:                              39.09 milli-secs
      From API Arrival:                          78.48 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[2] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[2]
      Processed in:                              39.11 milli-secs
      From API Arrival:                         117.61 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[3] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[3]
      Processed in:                              38.65 milli-secs
      From API Arrival:                         156.29 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[0] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [0]:
    nCarrierIdx: 0
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 3
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0
bbdev_nr5g_ul_harq_buf_alloc: nCells[4] nSplitPerCell[2] nHarqSize[4194304] nMaxPointerPagePerCell[16384]
    i[0] j[0] Idx[0]
    i[0] j[1] Idx[16384]
    i[1] j[0] Idx[32768]
    i[1] j[1] Idx[49152]
    i[2] j[0] Idx[65536]
    i[2] j[1] Idx[81920]
    i[3] j[0] Idx[98304]
    i[3] j[1] Idx[114688]
phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

gSymbolDuration:35.714287, gSlotDuration:500.000000
[intsId: 0 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_0 mz_len 1,501,440 bytes!
[intsId: 0] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 0 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 0 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_0 mz_len 121,472 bytes!
[intsId: 0] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 0 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
Using ORAN Config for RU 0 from config file......
[intsId: 0 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_0 mz_len 35,273,088 bytes!
[intsId: 0] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 0 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 0 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_0 mz_len 5,939,456 bytes!
[intsId: 0] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 0 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 0 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_0 mz_len 3,673,856 bytes!
[intsId: 0] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 0 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 0

New ebbupool handler 0x7f6ddf650200 is generated!, nNumaNode is 1

EBBUPOOL [INFO][ebbu_pool_create_queues]:nQueueNum 4, nQueueCtxNum 4, nQueueCtxMaxFetch 2, total queues 10
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Polling Queue with size 1024 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 0 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 3 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_maintenance]:ebbupool_main is created successfully!

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_0 in core 3 successfully! Pool core index is 0 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_1 in core 4 successfully! Pool core index is 1 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_2 in core 5 successfully! Pool core index is 2 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_3 in core 6 successfully! Pool core index is 3 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_4 in core 7 successfully! Pool core index is 4 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_5 in core 8 successfully! Pool core index is 5 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_6 in core 35 successfully! Pool core index is 6 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_7 in core 36 successfully! Pool core index is 7 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_8 in core 37 successfully! Pool core index is 8 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_9 in core 38 successfully! Pool core index is 9 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_10 in core 39 successfully! Pool core index is 10 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_11 in core 40 successfully! Pool core index is 11 Numa node index is 0

nCell 0 nSlotTick 748000 nDlAliveTick 1496000 nUlAliveTick 2992000


ebbu_pool_event_print_info
=======================================================================
nListType(0) nNumCells(1): 0 
=======================================================================
TASK_NAME           PRI EXT PRE NEX CORE_AFFINITY          DEPENDENCY0         DEPENDENCY1         DEPENDENCY2         DEPENDENCY3         DEPENDENCY4         DEPENDENCY5         DEPENDENCY6         DEPENDENCY7
TMNG_TTI_START        0   0   0   3 0x000001f8000001f8     NR5G1_DL_CONFIG     NR5G1_UL_CONFIG     NR5G1_DL_BUF_CLR    ---                 ---                 ---                 ---                 ---                
TMNG_SYM2_WAKE_UP     0   0   0   1 0x000001f8000001f8     NR5G1_UL_PUSCH_CE0  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM6_WAKE_UP     0   0   0   1 0x000001f8000001f8     NR5G1_UL_PUSCH_EQL0 ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM11_WAKE_UP    0   0   0   1 0x000001f8000001f8     NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM13_WAKE_UP    0   0   0   2 0x000001f8000001f8     NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                 ---                 ---                 ---                 ---                 ---                
TMNG_PRACH_WAKE_UP    0   0   0   1 0x000001f8000001f8     NR5G1_UL_PRACH      ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SRS_WAKE_UP      0   0   0   0 0x000001f8000001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CONFIG       0   0   1   5 0x000001f8000001f8     NR5G1_DL_ORAN       NR5G1_DL_CTRL       NR5G1_DL_PDSCH_RS   NR5G1_DL_BEAM_GEN   NR5G1_DL_PDSCH_TB   ---                 ---                 ---                
NR5G1_DL_BUF_CLR      1   0   1   1 0x000001f8000001f8     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_ORAN         0   0   1   0 0x000001f8000001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_TB     0   0   1   0 0x000001f8000001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SCRM   1   1   1   1 0x000001f8000001f8     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SYM    1   0   2   1 0x000001f8000001f8     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_RS     1   0   1   1 0x000001f8000001f8     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CTRL         1   0   1   1 0x000001f8000001f8     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_CONFIG       0   0   1   7 0x000001f8000001f8     NR5G1_UL_BEAM_GEN   NR5G1_UL_SRS_DECOMP NR5G1_UL_PRACH      NR5G1_UL_PUSCH_DMRS NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                
NR5G1_UL_PUSCH_DMRS   2   0   1   2 0x000001f8000001f8     NR5G1_UL_PUSCH_CE0  NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE0    2   0   2   2 0x000001f8000001f8     NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE7    2   0   3   1 0x000001f8000001f8     NR5G1_UL_PUSCH_EQL7 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL0   2   0   3   1 0x000001f8000001f8     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL7   2   0   3   1 0x000001f8000001f8     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_LLR    1   0   2   1 0x000001f8000001f8     NR5G1_UL_PUSCH_DEC  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_DEC    1   0   1   0 0x000001f8000001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_TB     1   1   1   1 0x000001f8000001f8     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH        2   0   2   1 0x000001f8000001f8     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PRACH        2   0   2   1 0x000001f8000001f8     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_DECOMP   2   1   2   1 0x000001f8000001f8     NR5G1_UL_SRS_CE     ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE       2   0   1   1 0x000001f8000001f8     NR5G1_UL_SRS_POST   ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE_POST   2   1   1   0 0x000001f8000001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_POST     1   0   1   1 0x000001f8000001f8     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_POST         1   0   4   0 0x000001f8000001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_POST         1   0   5   0 0x000001f8000001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_GEN     1   0   1   1 0x000001f8000001f8     NR5G1_DL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_TX      1   0   1   1 0x000001f8000001f8     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_GEN     1   0   1   1 0x000001f8000001f8     NR5G1_UL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_TX      1   0   1   1 0x000001f8000001f8     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH_BEAM_GEN   2   0   0   0 0x000001f8000001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
[1;32mMSG_TYPE_PHY_CONFIG_REQ[0]
      Processed in:                           1,132.83 milli-secs
      From API Arrival:                       1,132.84 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[1] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [1]:
    nCarrierIdx: 1
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 3
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0
phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

[intsId: 1 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_1 mz_len 1,501,440 bytes!
[intsId: 1] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 1 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 1 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_1 mz_len 121,472 bytes!
[intsId: 1] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 1 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
Using ORAN Config for RU 0 from config file......
[intsId: 1 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 1 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_1 mz_len 35,273,088 bytes!
[intsId: 1] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 1 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 1 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_1 mz_len 5,939,456 bytes!
[intsId: 1] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 1 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 1 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_1 mz_len 3,673,856 bytes!
[intsId: 1] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 1 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 1

nCell 1 nSlotTick 748000 nDlAliveTick 1496000 nUlAliveTick 2992000
[1;32mMSG_TYPE_PHY_CONFIG_REQ[1]
      Processed in:                              22.31 milli-secs
      From API Arrival:                       1,155.17 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[2] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [2]:
    nCarrierIdx: 2
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 3
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0
phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

[intsId: 2 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_2 mz_len 1,501,440 bytes!
[intsId: 2] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 2 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 2 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_2 mz_len 121,472 bytes!
[intsId: 2] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 2 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
Using ORAN Config for RU 0 from config file......
[intsId: 2 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 2 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_2 mz_len 35,273,088 bytes!
[intsId: 2] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 2 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 2 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_2 mz_len 5,939,456 bytes!
[intsId: 2] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 2 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 2 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_2 mz_len 3,673,856 bytes!
[intsId: 2] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 2 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 2

nCell 2 nSlotTick 748000 nDlAliveTick 1496000 nUlAliveTick 2992000
[1;32mMSG_TYPE_PHY_CONFIG_REQ[2]
      Processed in:                              23.80 milli-secs
      From API Arrival:                       1,178.99 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[3] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [3]:
    nCarrierIdx: 3
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 3
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0
phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

Using ORAN Config for RU 0 from config file......
[intsId: 3 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 3 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_3 mz_len 1,501,440 bytes!
[intsId: 3] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 3 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 3 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 3 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_3 mz_len 121,472 bytes!
[intsId: 3] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 3 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
[intsId: 3 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 3 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 3 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_3 mz_len 35,273,088 bytes!
[intsId: 3] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 3 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 3 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 3 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_3 mz_len 5,939,456 bytes!
[intsId: 3] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 3 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 3 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 3 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_3 mz_len 3,673,856 bytes!
[intsId: 3] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 3 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 3

nCell 3 nSlotTick 748000 nDlAliveTick 1496000 nUlAliveTick 2992000
[1;32mMSG_TYPE_PHY_CONFIG_REQ[3]
      Processed in:                              31.76 milli-secs
      From API Arrival:                       1,210.76 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[0] from nCoreId[0]
[0mMLogRestart
MLogOpen: filename(.//l1mlog_wls0.bin) mlogSubframes (128), mlogCores(40), mlogSize(10000) mlog_mask (-1)
    mlogSubframes (128), mlogCores(40), mlogSize(10000)
    localMLogTimerInit
        System clock (rdtsc)  resolution 1496488318 [Hz]
        Ticks per us 1496
    MLog Storage: 0x7f6e5c1f1100 -> 0x7f6e5f2c7830 [ 51210032 bytes ]
    localMLogFreqReg: 1496. Storing: 1496
    Mlog Open successful

MLogSetup nCoreMask0(0x000001f8000001f8) nCoreMask1(0x0000000000000000) nCoreMask2(0x0000000000000000) nCoreMask3(0x0000000000000000)
  CoreId(3) Idx(1)
  CoreId(4) Idx(2)
  CoreId(5) Idx(3)
  CoreId(6) Idx(4)
  CoreId(7) Idx(5)
  CoreId(8) Idx(6)
  CoreId(35) Idx(7)
  CoreId(36) Idx(8)
  CoreId(37) Idx(9)
  CoreId(38) Idx(10)
  CoreId(39) Idx(11)
  CoreId(40) Idx(12)
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       244 /         Size:  2,075,780,600
        DPDK Buffers Alloc:        32 /         Size:    248,951,808
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:       277 /         Size:  2,373,727,264
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 0, Mode: 1, Count: 100207, Period: 1, NumSlotPerSfn: 20
ebbu_pool_update_ctx: nQueueCtx[4] nNumCells[4] nIsMassiveMimoConfig[0] nSrsCoreMask[0x0000000000000000]

EBBUPOOL [INFO][ebbu_pool_queue_ctx_set_threshold]:The new threshold is [8] for numa node [0]
[1;32mMSG_TYPE_PHY_START_REQ[0]
      Processed in:                             942.58 milli-secs
      From API Arrival:                         942.59 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[1] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       244 /         Size:  2,075,780,600
        DPDK Buffers Alloc:        32 /         Size:    248,951,808
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:       277 /         Size:  2,373,727,264
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 1, Mode: 1, Count: 100207, Period: 1, NumSlotPerSfn: 20
[1;32mMSG_TYPE_PHY_START_REQ[1]
      Processed in:                               0.95 milli-secs
      From API Arrival:                         943.56 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[2] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       244 /         Size:  2,075,780,600
        DPDK Buffers Alloc:        32 /         Size:    248,951,808
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:       277 /         Size:  2,373,727,264
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 2, Mode: 1, Count: 100207, Period: 1, NumSlotPerSfn: 20
[1;32mMSG_TYPE_PHY_START_REQ[2]
      Processed in:                               0.59 milli-secs
      From API Arrival:                         944.16 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[3] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       244 /         Size:  2,075,780,600
        DPDK Buffers Alloc:        32 /         Size:    248,951,808
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:       277 /         Size:  2,373,727,264
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 3, Mode: 1, Count: 100207, Period: 1, NumSlotPerSfn: 20
Timer Mode
timer_init: coreBind: 2, corePriority: 96, corePolicy: 1


timer_reg_proc: nPeriod: 1, SkipTti: 10, pProc: 0x1459d30, lpData: (nil), Numerology: 1
                Period: 1, SkipTti: 10, FirstFew: 200


timer_reg_proc_symbol: nSymbol: 6, pProc: 0x143c810, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 10, pProc: 0x143c840, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 1, pProc: 0x143c870, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 3, pProc: 0x143c8a0, lpData: (nil)
nr5g_gnb_urllc_register_call_backs: nTimerMode[1] nUrllcMiniSlotMask[0]
[1;32mMSG_TYPE_PHY_START_REQ[3]
      Processed in:                               4.47 milli-secs
      From API Arrival:                         948.63 milli-secs
[0mtimer_main_thread:        [PID: 153150] binding on [CPU  2] [PRIO: 96] [POLICY:  1]
                          Numerology: [     1], numSlotsPerSubframe: [ 2], ttiPeriod: [ 500 usecs]
                        Period (usecs):     35     71    107    142    178    214    250    285    321    357    392    428    464    500 
                    Fn Callbacks (Sym):      0      1      2      3      4      5      6      7      8      9     10     11     12     13
                          Instance 0  :    YES    YES     NO    YES     NO     NO    YES     NO     NO     NO    YES     NO     NO     NO 
                          Instance 1  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 
                          Instance 2  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 

ebbu_pool_update_frame_slot_sym_num: nSlotIdx[1997] frame,slot[1023,18] nNumSlotPerSfn[20]
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min  5Sec ] NumActiveCarrier: 4 NumBbuCores: 12. Tti2Tti Time: [495.00..504.63..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     195.00    268.66    415.00 |       39%       54%       83%
    UL_LINK  MU1  |     580.00    603.63    625.00 |      116%      121%      125%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,060,781     743,905 |    120,051 /    120,051      0.00%      94,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,060,781     743,905 |    120,051 /    120,051      0.00%      93,953 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,060,781     743,905 |    120,051 /    120,051      0.00%      93,953 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,060,781     743,905 |    119,991 /    119,991      0.00%      93,953 |      3   3.00      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [12 BBU core(s)]:
    Core Id :      3     4     5     6     7     8    35    36    37    38    39    40     Avg
  Numa Node :      0     0     0     0     0     0     0     0     0     0     0     0
     Util % :  19.60 19.91 19.68 19.72 19.78 19.65 19.69 19.93 19.79 19.68 19.82 19.72   19.75
     Intr % :   1.23  1.23  1.23  1.22  1.22  1.22  1.22  1.23  1.23  1.23  1.22  1.23    1.23
    Spare % :   0.65  0.64  0.66  0.66  0.64  0.66  0.65  0.64  0.66  0.66  0.64  0.66    0.65
    Sleep % :  78.51 78.20 78.41 78.38 78.34 78.46 78.41 78.18 78.30 78.41 78.30 78.37   78.36
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :   9999  9999  9999  9999  9999  9999  9999  9999  9999  9999  9999  9999
    TTI Min :      0     0     0     0     0     0     0     0     0     0     0     0
    TTI Avg :     26    26    26    26    26    26    26    26    26    26    26    26
    TTI Max :     95    92    92    89    92    87    95    92    90    89    90    92
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|204000|     0|204000|     0|204000|130560|     0|130560|     0|130560| 40800|     0|     0| 40800| 10200|     0|     0| 10200|     0|     0|     0|     0|
   1|203900|     0|203900|     0|203900|130496|     0|130496|     0|130496| 40780|     0|     0| 40780| 10195|     0|     0| 10195|     0|     0|     0|     0|
   2|203989|     0|203989|     0|203989|130496|     0|130496|     0|130496| 40780|     0|     0| 40780| 10195|     0|     0| 10195|     0|     0|     0|     0|
   3|203900|     0|203900|     0|203900|130496|     0|130496|     0|130496| 40780|     0|     0| 40780| 10195|     0|     0| 10195|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 10Sec ] NumActiveCarrier: 4 NumBbuCores: 12. Tti2Tti Time: [495.00..504.53..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     195.00    268.51    415.00 |       39%       54%       83%
    UL_LINK  MU1  |     580.00    599.59    625.00 |      116%      120%      125%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,061,054     744,000 |    120,112 /    120,112      0.00%      94,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,061,054     744,000 |    120,112 /    120,112      0.00%      94,047 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,061,054     744,000 |    120,112 /    120,112      0.00%      94,047 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,061,054     744,000 |    120,112 /    120,112      0.00%      94,013 |      3   3.00      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [12 BBU core(s)]:
    Core Id :      3     4     5     6     7     8    35    36    37    38    39    40     Avg
  Numa Node :      0     0     0     0     0     0     0     0     0     0     0     0
     Util % :  27.07 27.44 27.26 27.15 27.24 27.09 27.12 27.38 27.33 27.34 27.23 27.34   27.25
     Intr % :   1.69  1.68  1.70  1.69  1.69  1.68  1.70  1.70  1.70  1.69  1.69  1.68    1.69
    Spare % :   0.65  0.64  0.65  0.67  0.64  0.64  0.65  0.64  0.65  0.67  0.64  0.64    0.65
    Sleep % :  70.57 70.22 70.36 70.48 70.41 70.56 70.51 70.26 70.30 70.28 70.42 70.31   70.39
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10001 10001 10001 10001 10001 10001 10001 10001 10001 10001 10001 10001
    TTI Min :      0     0     0     0     0     0     0     0     0     0     0     0
    TTI Avg :     26    26    26    26    26    26    26    26    26    26    26    26
    TTI Max :     87    90    95    95    92    89    92    92    92    89    90    93
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   1|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
   2|200000|     0|200000|     0|200000|258560|     0|258560|     0|258560| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
   3|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 15Sec ] NumActiveCarrier: 4 NumBbuCores: 12. Tti2Tti Time: [495.00..504.66..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     195.00    268.52    415.00 |       39%       54%       83%
    UL_LINK  MU1  |     580.00    598.98    625.00 |      116%      120%      125%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,061,054     744,095 |    120,112 /    120,112      0.00%      94,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,061,054     744,095 |    120,112 /    120,112      0.00%      94,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,061,054     744,095 |    120,112 /    120,112      0.00%      94,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,061,054     744,095 |    120,112 /    120,112      0.00%     188,047 |      3   3.00      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [12 BBU core(s)]:
    Core Id :      3     4     5     6     7     8    35    36    37    38    39    40     Avg
  Numa Node :      0     0     0     0     0     0     0     0     0     0     0     0
     Util % :  27.03 27.56 27.28 27.15 27.16 27.09 27.09 27.55 27.40 27.25 27.19 27.15   27.24
     Intr % :   1.69  1.69  1.70  1.69  1.68  1.69  1.70  1.67  1.70  1.70  1.69  1.69    1.69
    Spare % :   0.66  0.64  0.64  0.67  0.66  0.65  0.66  0.64  0.64  0.67  0.66  0.65    0.65
    Sleep % :  70.60 70.09 70.36 70.47 70.48 70.55 70.53 70.11 70.23 70.36 70.43 70.49   70.39
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000
    TTI Min :      0     0     0     0     0     0     0     0     0     0     0     0
    TTI Avg :     26    27    26    26    26    26    26    27    26    26    26    26
    TTI Max :     93    90    92    90    92    87    90    92    92    90    89    92
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   1|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|   2|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   3|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 20Sec ] NumActiveCarrier: 4 NumBbuCores: 12. Tti2Tti Time: [495.00..504.70..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     195.00    268.44    415.00 |       39%       54%       83%
    UL_LINK  MU1  |     580.00    598.62    625.00 |      116%      120%      125%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,061,054     743,905 |    120,112 /    120,112      0.00%      93,953 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,061,054     743,905 |    120,112 /    120,112      0.00%      93,953 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,061,054     743,905 |    120,112 /    120,112      0.00%      93,953 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,061,054     743,905 |    120,112 /    120,112      0.00%      93,953 |      3   3.00      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [12 BBU core(s)]:
    Core Id :      3     4     5     6     7     8    35    36    37    38    39    40     Avg
  Numa Node :      0     0     0     0     0     0     0     0     0     0     0     0
     Util % :  27.01 27.42 27.33 27.27 27.11 27.04 27.09 27.42 27.35 27.44 27.24 27.17   27.24
     Intr % :   1.69  1.69  1.71  1.69  1.69  1.69  1.70  1.70  1.70  1.69  1.69  1.69    1.69
    Spare % :   0.65  0.64  0.65  0.65  0.66  0.63  0.65  0.64  0.65  0.65  0.66  0.64    0.65
    Sleep % :  70.63 70.23 70.29 70.38 70.52 70.62 70.54 70.22 70.28 70.20 70.39 70.48   70.40
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :   9999  9999  9999  9999  9999  9999  9999  9999  9999  9999  9999  9999
    TTI Min :      0     0     0     0     0     0     0     0     0     0     0     0
    TTI Avg :     26    26    26    26    26    26    26    26    26    26    26    26
    TTI Max :     92    92    92    92    90    89    90    89    95    92    92    92
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
   1|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
   2|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
   3|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 25Sec ] NumActiveCarrier: 4 NumBbuCores: 12. Tti2Tti Time: [495.00..504.60..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     195.00    268.57    415.00 |       39%       54%       83%
    UL_LINK  MU1  |     580.00    598.77    625.00 |      116%      120%      125%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,061,054     744,095 |    120,112 /    120,112      0.00%      94,047 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,061,054     744,095 |    120,112 /    120,112      0.00%      94,047 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,061,054     744,095 |    120,112 /    120,112      0.00%      94,047 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,061,054     744,095 |    120,112 /    120,112      0.00%      94,047 |      3   3.00      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [12 BBU core(s)]:
    Core Id :      3     4     5     6     7     8    35    36    37    38    39    40     Avg
  Numa Node :      0     0     0     0     0     0     0     0     0     0     0     0
     Util % :  26.98 27.52 27.38 27.20 27.16 27.09 27.09 27.57 27.44 27.31 27.22 27.18   27.26
     Intr % :   1.69  1.69  1.69  1.69  1.69  1.68  1.70  1.70  1.70  1.69  1.69  1.68    1.69
    Spare % :   0.65  0.64  0.64  0.64  0.66  0.66  0.65  0.64  0.65  0.65  0.66  0.66    0.65
    Sleep % :  70.67 70.13 70.26 70.45 70.48 70.55 70.54 70.06 70.19 70.33 70.40 70.45   70.38
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10001 10001 10001 10001 10001 10001 10001 10001 10001 10001 10001 10001
    TTI Min :      0     0     0     0     0     0     0     0     0     0     0     0
    TTI Avg :     26    26    26    26    26    26    26    27    26    26    26    26
    TTI Max :     89    95    95    95    87    93    95    95    92    90    89    89
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
   1|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
   2|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
   3|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 30Sec ] NumActiveCarrier: 4 NumBbuCores: 12. Tti2Tti Time: [495.00..504.56..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     195.00    268.54    415.00 |       39%       54%       83%
    UL_LINK  MU1  |     580.00    599.17    625.00 |      116%      120%      125%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,061,054     743,905 |    120,112 /    120,112      0.00%      93,953 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,061,054     743,905 |    120,112 /    120,112      0.00%      93,953 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,061,054     743,905 |    120,112 /    120,112      0.00%      93,953 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,061,054     743,905 |    120,112 /    120,112      0.00%      93,953 |      3   3.00      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [12 BBU core(s)]:
    Core Id :      3     4     5     6     7     8    35    36    37    38    39    40     Avg
  Numa Node :      0     0     0     0     0     0     0     0     0     0     0     0
     Util % :  27.12 27.42 27.28 27.21 27.19 27.14 27.04 27.40 27.23 27.34 27.26 27.33   27.25
     Intr % :   1.68  1.70  1.70  1.70  1.69  1.69  1.71  1.70  1.70  1.69  1.70  1.70    1.70
    Spare % :   0.65  0.64  0.64  0.66  0.64  0.66  0.65  0.64  0.64  0.67  0.65  0.66    0.65
    Sleep % :  70.53 70.22 70.36 70.41 70.46 70.49 70.58 70.24 70.41 70.28 70.38 70.29   70.39
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :   9999  9999  9999  9999  9999  9999  9999  9999  9999  9999  9999  9999
    TTI Min :      0     0     0     0     0     0     0     0     0     0     0     0
    TTI Avg :     26    26    26    26    26    26    26    26    26    26    26    26
    TTI Max :     95    95    89    95    95    95    92    92    90    92    87    89
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|199901|     0|199902|     0|199902|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
   1|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
   2|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
   3|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 35Sec ] NumActiveCarrier: 4 NumBbuCores: 12. Tti2Tti Time: [495.00..504.66..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     195.00    268.42    415.00 |       39%       54%       83%
    UL_LINK  MU1  |     580.00    599.06    625.00 |      116%      120%      125%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,061,054     744,095 |    120,112 /    120,112      0.00%      94,047 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,061,054     744,095 |    120,112 /    120,112      0.00%      94,047 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,061,054     744,095 |    120,112 /    120,112      0.00%      94,047 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,061,054     744,095 |    120,112 /    120,112      0.00%      94,047 |      3   3.00      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [12 BBU core(s)]:
    Core Id :      3     4     5     6     7     8    35    36    37    38    39    40     Avg
  Numa Node :      0     0     0     0     0     0     0     0     0     0     0     0
     Util % :  27.05 27.41 27.27 27.17 27.16 27.03 27.15 27.37 27.28 27.35 27.30 27.30   27.24
     Intr % :   1.70  1.69  1.70  1.69  1.70  1.69  1.71  1.71  1.70  1.69  1.70  1.69    1.70
    Spare % :   0.64  0.64  0.65  0.65  0.65  0.66  0.65  0.64  0.65  0.65  0.65  0.66    0.65
    Sleep % :  70.59 70.24 70.37 70.46 70.47 70.61 70.48 70.26 70.35 70.29 70.32 70.33   70.40
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10001 10001 10001 10001 10001 10001 10001 10001 10001 10001 10001 10001
    TTI Min :      0     0     0     0     0     0     0     0     0     0     0     0
    TTI Avg :     26    26    26    26    26    26    26    26    26    26    26    26
    TTI Max :     90    96    92    86    92    89    92    92    90    92    92    92
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|400000|     0|400000|     0|400000|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
   1|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
   2|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
   3|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 40Sec ] NumActiveCarrier: 4 NumBbuCores: 12. Tti2Tti Time: [495.00..504.49..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     195.00    268.52    415.00 |       39%       54%       83%
    UL_LINK  MU1  |     580.00    598.99    625.00 |      116%      120%      125%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,061,054     744,000 |    120,112 /    120,112      0.00%      94,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,061,054     744,000 |    120,112 /    120,112      0.00%      94,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,061,054     744,000 |    120,112 /    120,112      0.00%      94,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,061,054     744,000 |    120,112 /    120,112      0.00%      94,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [12 BBU core(s)]:
    Core Id :      3     4     5     6     7     8    35    36    37    38    39    40     Avg
  Numa Node :      0     0     0     0     0     0     0     0     0     0     0     0
     Util % :  26.91 27.41 27.31 27.26 27.13 27.15 27.09 27.42 27.32 27.42 27.31 27.18   27.24
     Intr % :   1.69  1.69  1.70  1.69  1.69  1.68  1.70  1.69  1.71  1.69  1.69  1.69    1.69
    Spare % :   0.66  0.64  0.65  0.66  0.64  0.64  0.66  0.64  0.65  0.66  0.64  0.65    0.65
    Sleep % :  70.72 70.24 70.32 70.37 70.52 70.51 70.52 70.23 70.30 70.21 70.33 70.46   70.39
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000
    TTI Min :      0     0     0     0     0     0     0     0     0     0     0     0
    TTI Avg :     26    26    26    26    26    26    26    26    26    26    26    26
    TTI Max :     88    96    92    87    89    86    92    89    90    92    89    89
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   1|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   2|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   3|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 45Sec ] NumActiveCarrier: 4 NumBbuCores: 12. Tti2Tti Time: [495.00..504.57..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     195.00    268.44    415.00 |       39%       54%       83%
    UL_LINK  MU1  |     580.00    598.77    625.00 |      116%      120%      125%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,061,054     744,000 |    120,112 /    120,112      0.00%      94,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,061,054     744,000 |    120,112 /    120,112      0.00%      94,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,061,054     744,000 |    120,112 /    120,112      0.00%      94,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,061,054     744,000 |    120,112 /    120,112      0.00%      94,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [12 BBU core(s)]:
    Core Id :      3     4     5     6     7     8    35    36    37    38    39    40     Avg
  Numa Node :      0     0     0     0     0     0     0     0     0     0     0     0
     Util % :  26.94 27.28 27.36 27.36 27.11 27.11 27.06 27.30 27.34 27.34 27.38 27.31   27.24
     Intr % :   1.68  1.70  1.70  1.69  1.70  1.70  1.70  1.69  1.70  1.71  1.69  1.69    1.70
    Spare % :   0.66  0.65  0.64  0.64  0.65  0.64  0.66  0.66  0.64  0.65  0.65  0.65    0.65
    Sleep % :  70.69 70.35 70.29 70.29 70.52 70.53 70.56 70.34 70.29 70.28 70.26 70.33   70.39
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000
    TTI Min :      0     0     0     0     0     0     0     0     0     0     0     0
    TTI Avg :     26    26    26    26    26    26    26    26    26    26    26    26
    TTI Max :     92    90    90    92    92    92    92    95    90    92    90    95
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   1|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   2|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   3|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 50Sec ] NumActiveCarrier: 4 NumBbuCores: 12. Tti2Tti Time: [495.00..504.55..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     195.00    268.47    415.00 |       39%       54%       83%
    UL_LINK  MU1  |     580.00    598.88    625.00 |      116%      120%      125%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,061,054     743,905 |    120,051 /    120,051      0.00%      93,906 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,061,054     743,905 |    120,112 /    120,112      0.00%      93,953 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,061,054     743,905 |    120,112 /    120,112      0.00%      93,953 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |  1,061,054     743,905 |    120,112 /    120,112      0.00%      93,953 |      3   3.00      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [12 BBU core(s)]:
    Core Id :      3     4     5     6     7     8    35    36    37    38    39    40     Avg
  Numa Node :      0     0     0     0     0     0     0     0     0     0     0     0
     Util % :  27.03 27.37 27.32 27.21 27.17 27.10 27.24 27.42 27.27 27.42 27.19 27.19   27.24
     Intr % :   1.70  1.69  1.70  1.68  1.69  1.69  1.70  1.69  1.69  1.69  1.70  1.70    1.69
    Spare % :   0.64  0.65  0.64  0.65  0.66  0.65  0.64  0.65  0.64  0.65  0.66  0.65    0.65
    Sleep % :  70.60 70.27 70.32 70.44 70.47 70.54 70.40 70.23 70.38 70.22 70.43 70.44   70.39
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :   9999  9999  9999  9999  9999  9999  9999  9999  9999  9999  9999  9999
    TTI Min :      0     0     0     0     0     0     0     0     0     0     0     0
    TTI Avg :     26    26    26    26    26    26    26    26    26    26    26    26
    TTI Max :     92    93    92    89    90    92    90    92    93    92    92    92
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
   1|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
   2|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
   3|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
ebbu_pool_update_multi_cell_status Call Stop: (nPhyDiStartCurrCount 100207 nPhyDiStartCount 100207)
phydi_stop[from 2]: phyInstance: -1, sendStop: 1, phyIdStart: 0, phyIdStop: 40
    PHY_STOP PhyInstance[0] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    PHY_STOP PhyInstance[1] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    PHY_STOP PhyInstance[2] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    PHY_STOP PhyInstance[3] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    Send MSG_TYPE_PHY_STOP_RESP[0]
    Send MSG_TYPE_PHY_STOP_RESP[1]
    Send MSG_TYPE_PHY_STOP_RESP[2]
    Send MSG_TYPE_PHY_STOP_RESP[3]
[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[0] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 0, sendStop: 9, testFileName: 536875215, phyIdStart: 0, phyIdStop: 1
    PHY_SHUTDOWN PhyInstance[0] nPhyDiState[32] nPhyDiStateCount[0]
timer_main_thread exiting [PID: 153150]
L1_MEM_MGR: [instID 0] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[0]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       187 /         Size:  1,896,984,800
        DPDK Buffers Alloc:        27 /         Size:    202,442,496
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:       215 /         Size:  2,148,422,152
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[0]
      Processed in:                              21.47 milli-secs
      From API Arrival:                          21.63 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[1] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 1, sendStop: 9, testFileName: 536875215, phyIdStart: 1, phyIdStop: 2
    PHY_SHUTDOWN PhyInstance[1] nPhyDiState[32] nPhyDiStateCount[0]
L1_MEM_MGR: [instID 1] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[1]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       148 /         Size:  1,856,111,224
        DPDK Buffers Alloc:        22 /         Size:    155,933,184
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:       171 /         Size:  2,061,039,264
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[1]
      Processed in:                              10.97 milli-secs
      From API Arrival:                          32.61 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[2] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 2, sendStop: 9, testFileName: 536875215, phyIdStart: 2, phyIdStop: 3
    PHY_SHUTDOWN PhyInstance[2] nPhyDiState[32] nPhyDiStateCount[0]
L1_MEM_MGR: [instID 2] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[2]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       109 /         Size:  1,815,237,648
        DPDK Buffers Alloc:        17 /         Size:    109,423,872
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:       127 /         Size:  1,973,656,376
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[2]
      Processed in:                              10.81 milli-secs
      From API Arrival:                          43.45 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[3] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 3, sendStop: 9, testFileName: 536875215, phyIdStart: 3, phyIdStop: 4
    PHY_SHUTDOWN PhyInstance[3] nPhyDiState[32] nPhyDiStateCount[0]

EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 0 in core 3 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 1 in core 4 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 2 in core 5 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 3 in core 6 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 4 in core 7 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 5 in core 8 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 6 in core 35 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 7 in core 36 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 8 in core 37 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 9 in core 38 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 10 in core 39 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 11 in core 40 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:All consumer threads are destroyed!
EBBUPOOL [INFO][ebbu_pool_maintenance]:Framework Maintenance thread is destroyed successfully!
EBBUPOOL [INFO][ebbu_pool_release_threads]:Threads Released successfully!
EBBUPOOL [INFO][ebbu_pool_release_queues]:Release queues successfully!
EBBUPOOL [INFO][ebbu_pool_release_handler]:Release handler successfully!

MLogPrint: ext_filename(.//l1mlog_wls0_FD_4303_timer.bin)
    Opening MLog File: .//l1mlog_wls0_FD_4303_timer.bin
    MLog file .//l1mlog_wls0_FD_4303_timer.bin closed
    Mlog Print with Time successful

[phydi_get_mlog_stats_nr5g] filename: .//l1_mlog_stats.txt
L1_MEM_MGR: [instID 3] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[3]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        70 /         Size:  1,774,364,072
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:        71 /         Size:  1,823,358,928
----------------------------------------------------------------------------


[1;35m
wls_print_stats
[0m[1;35mnWlsInst[0] nCellMapping[0x00000100001fffff]
[0mCell QueueAlloc  CellAlloc   CellSend      Diff1       Diff
   0    8597208    8597160    8597160         48          0
   1    5080188    5080140    5080140         48          0
   2    1563168    1563120    1563120         48          0
   3    1563168    1563120    1563120         48          0
   4         48          0          0         48          0
   5         48          0          0         48          0
   6         48          0          0         48          0
   7         48          0          0         48          0
   8         48          0          0         48          0
   9         48          0          0         48          0
  10         48          0          0         48          0
  11         48          0          0         48          0
  12         48          0          0         48          0
  13         48          0          0         48          0
  14         48          0          0         48          0
  15         48          0          0         48          0
  16         48          0          0         48          0
  17         48          0          0         48          0
  18         48          0          0         48          0
  19         48          0          0         48          0
  20         48          0          0         48          0
  40    2204857    2204809    2204809         48          0
[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[3]
      Processed in:                           1,072.06 milli-secs
      From API Arrival:                       1,115.52 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[0] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        54 /         Size:  1,451,287,976
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:        55 /         Size:  1,500,282,832
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[0]
      Processed in:                             477.07 milli-secs
      From API Arrival:                       1,573.15 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        54 /         Size:  1,451,287,976
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:        55 /         Size:  1,500,282,832
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[1] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        38 /         Size:  1,128,211,880
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:        39 /         Size:  1,177,206,736
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[1]
      Processed in:                             498.28 milli-secs
      From API Arrival:                       2,060.65 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        38 /         Size:  1,128,211,880
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:        39 /         Size:  1,177,206,736
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[2] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        22 /         Size:    805,135,784
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:        23 /         Size:    854,130,640
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[2]
      Processed in:                             464.86 milli-secs
      From API Arrival:                       2,515.15 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        22 /         Size:    805,135,784
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:        23 /         Size:    854,130,640
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[3] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:         6 /         Size:    482,059,688
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:         7 /         Size:    531,054,544
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[3]
      Processed in:                             452.23 milli-secs
      From API Arrival:                       1,896.33 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:         6 /         Size:    482,059,688
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:         7 /         Size:    531,054,544
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_ADD_REMOVE_CORE from nCoreId[0]
[0mphycfg_set_options: PDSCH_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: PUSCH_MMSE_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: PUCCH_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: CE_INTERP_METHOD[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: LINEAR_INTERP_ENABLE nCellMask[0x0000000000ffffff]
      Cell[0] [ 4] Len[1]
      Cell[1] [ 4] Len[1]
      Cell[2] [ 4] Len[1]
      Cell[3] [ 4] Len[1]
      Cell[4] [ 4] Len[1]
      Cell[5] [ 4] Len[1]
      Cell[6] [ 4] Len[1]
      Cell[7] [ 4] Len[1]
      Cell[8] [ 4] Len[1]
      Cell[9] [ 4] Len[1]
      Cell[10] [ 4] Len[1]
      Cell[11] [ 4] Len[1]
      Cell[12] [ 4] Len[1]
      Cell[13] [ 4] Len[1]
      Cell[14] [ 4] Len[1]
      Cell[15] [ 4] Len[1]
      Cell[16] [ 4] Len[1]
      Cell[17] [ 4] Len[1]
      Cell[18] [ 4] Len[1]
      Cell[19] [ 4] Len[1]
      Cell[20] [ 4] Len[1]
      Cell[21] [ 4] Len[1]
      Cell[22] [ 4] Len[1]
      Cell[23] [ 4] Len[1]
phycfg_set_options: EBBU_POOL_NUM_QUEUE[4]
phycfg_set_options: EBBU_POOL_QUEUE_SIZE[1024]
phycfg_set_options: EBBU_POOL_NUM_CONTEXT[4]
phycfg_set_options: EBBU_POOL_MAX_CONTEXT_FETCH[2]
phycfg_set_options: REMOVE_MEMCPY_MEMSET[1]
[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[0] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[0]
      Processed in:                              39.16 milli-secs
      From API Arrival:                          39.34 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[1] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[1]
      Processed in:                              39.17 milli-secs
      From API Arrival:                          78.52 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[2] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[2]
      Processed in:                              38.85 milli-secs
      From API Arrival:                         117.39 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[3] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[3]
      Processed in:                              39.00 milli-secs
      From API Arrival:                         156.41 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[0] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [0]:
    nCarrierIdx: 0
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 3
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0
bbdev_nr5g_ul_harq_buf_alloc: nCells[4] nSplitPerCell[2] nHarqSize[4194304] nMaxPointerPagePerCell[16384]
    i[0] j[0] Idx[0]
    i[0] j[1] Idx[16384]
    i[1] j[0] Idx[32768]
    i[1] j[1] Idx[49152]
    i[2] j[0] Idx[65536]
    i[2] j[1] Idx[81920]
    i[3] j[0] Idx[98304]
    i[3] j[1] Idx[114688]
phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

gSymbolDuration:35.714287, gSlotDuration:500.000000
[intsId: 0 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_0 mz_len 1,501,440 bytes!
[intsId: 0] succeed to allocate total memory size 1,501,440 bytes!
Using ORAN Config for RU 0 from config file......
[intsId: 0 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 0 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_0 mz_len 121,472 bytes!
[intsId: 0] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 0 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
[intsId: 0 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_0 mz_len 35,273,088 bytes!
[intsId: 0] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 0 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 0 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_0 mz_len 5,939,456 bytes!
[intsId: 0] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 0 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 0 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_0 mz_len 3,673,856 bytes!
[intsId: 0] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 0 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 0

New ebbupool handler 0x7f6ddf678d00 is generated!, nNumaNode is 1

EBBUPOOL [INFO][ebbu_pool_create_queues]:nQueueNum 4, nQueueCtxNum 4, nQueueCtxMaxFetch 2, total queues 10
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Polling Queue with size 1024 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 0 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 3 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_maintenance]:ebbupool_main is created successfully!

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_0 in core 3 successfully! Pool core index is 0 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_1 in core 4 successfully! Pool core index is 1 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_2 in core 5 successfully! Pool core index is 2 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_3 in core 6 successfully! Pool core index is 3 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_4 in core 7 successfully! Pool core index is 4 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_5 in core 8 successfully! Pool core index is 5 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_6 in core 35 successfully! Pool core index is 6 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_7 in core 36 successfully! Pool core index is 7 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_8 in core 37 successfully! Pool core index is 8 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_9 in core 38 successfully! Pool core index is 9 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_10 in core 39 successfully! Pool core index is 10 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_11 in core 40 successfully! Pool core index is 11 Numa node index is 0

nCell 0 nSlotTick 748000 nDlAliveTick 1496000 nUlAliveTick 2992000


ebbu_pool_event_print_info
=======================================================================
nListType(0) nNumCells(1): 0 
=======================================================================
TASK_NAME           PRI EXT PRE NEX CORE_AFFINITY          DEPENDENCY0         DEPENDENCY1         DEPENDENCY2         DEPENDENCY3         DEPENDENCY4         DEPENDENCY5         DEPENDENCY6         DEPENDENCY7
TMNG_TTI_START        0   0   0   3 0x000001f8000001f8     NR5G1_DL_CONFIG     NR5G1_UL_CONFIG     NR5G1_DL_BUF_CLR    ---                 ---                 ---                 ---                 ---                
TMNG_SYM2_WAKE_UP     0   0   0   1 0x000001f8000001f8     NR5G1_UL_PUSCH_CE0  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM6_WAKE_UP     0   0   0   1 0x000001f8000001f8     NR5G1_UL_PUSCH_EQL0 ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM11_WAKE_UP    0   0   0   1 0x000001f8000001f8     NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM13_WAKE_UP    0   0   0   2 0x000001f8000001f8     NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                 ---                 ---                 ---                 ---                 ---                
TMNG_PRACH_WAKE_UP    0   0   0   1 0x000001f8000001f8     NR5G1_UL_PRACH      ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SRS_WAKE_UP      0   0   0   0 0x000001f8000001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CONFIG       0   0   1   5 0x000001f8000001f8     NR5G1_DL_ORAN       NR5G1_DL_CTRL       NR5G1_DL_PDSCH_RS   NR5G1_DL_BEAM_GEN   NR5G1_DL_PDSCH_TB   ---                 ---                 ---                
NR5G1_DL_BUF_CLR      1   0   1   1 0x000001f8000001f8     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_ORAN         0   0   1   0 0x000001f8000001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_TB     0   0   1   0 0x000001f8000001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SCRM   1   1   1   1 0x000001f8000001f8     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SYM    1   0   2   1 0x000001f8000001f8     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_RS     1   0   1   1 0x000001f8000001f8     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CTRL         1   0   1   1 0x000001f8000001f8     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_CONFIG       0   0   1   7 0x000001f8000001f8     NR5G1_UL_BEAM_GEN   NR5G1_UL_SRS_DECOMP NR5G1_UL_PRACH      NR5G1_UL_PUSCH_DMRS NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                
NR5G1_UL_PUSCH_DMRS   2   0   1   2 0x000001f8000001f8     NR5G1_UL_PUSCH_CE0  NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE0    2   0   2   2 0x000001f8000001f8     NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE7    2   0   3   1 0x000001f8000001f8     NR5G1_UL_PUSCH_EQL7 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL0   2   0   3   1 0x000001f8000001f8     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL7   2   0   3   1 0x000001f8000001f8     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_LLR    1   0   2   1 0x000001f8000001f8     NR5G1_UL_PUSCH_DEC  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_DEC    1   0   1   0 0x000001f8000001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_TB     1   1   1   1 0x000001f8000001f8     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH        2   0   2   1 0x000001f8000001f8     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PRACH        2   0   2   1 0x000001f8000001f8     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_DECOMP   2   1   2   1 0x000001f8000001f8     NR5G1_UL_SRS_CE     ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE       2   0   1   1 0x000001f8000001f8     NR5G1_UL_SRS_POST   ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE_POST   2   1   1   0 0x000001f8000001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_POST     1   0   1   1 0x000001f8000001f8     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_POST         1   0   4   0 0x000001f8000001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_POST         1   0   5   0 0x000001f8000001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_GEN     1   0   1   1 0x000001f8000001f8     NR5G1_DL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_TX      1   0   1   1 0x000001f8000001f8     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_GEN     1   0   1   1 0x000001f8000001f8     NR5G1_UL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_TX      1   0   1   1 0x000001f8000001f8     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH_BEAM_GEN   2   0   0   0 0x000001f8000001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
[1;32mMSG_TYPE_PHY_CONFIG_REQ[0]
      Processed in:                           1,133.45 milli-secs
      From API Arrival:                       1,133.47 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[1] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [1]:
    nCarrierIdx: 1
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 3
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0
phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

Using ORAN Config for RU 0 from config file......
[intsId: 1 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_1 mz_len 1,501,440 bytes!
[intsId: 1] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 1 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 1 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_1 mz_len 121,472 bytes!
[intsId: 1] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 1 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
[intsId: 1 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 1 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_1 mz_len 35,273,088 bytes!
[intsId: 1] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 1 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 1 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_1 mz_len 5,939,456 bytes!
[intsId: 1] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 1 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 1 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_1 mz_len 3,673,856 bytes!
[intsId: 1] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 1 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 1

nCell 1 nSlotTick 748000 nDlAliveTick 1496000 nUlAliveTick 2992000
[1;32mMSG_TYPE_PHY_CONFIG_REQ[1]
      Processed in:                              22.21 milli-secs
      From API Arrival:                       1,155.70 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[2] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [2]:
    nCarrierIdx: 2
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 3
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0
phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

Using ORAN Config for RU 0 from config file......
[intsId: 2 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_2 mz_len 1,501,440 bytes!
[intsId: 2] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 2 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 2 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_2 mz_len 121,472 bytes!
[intsId: 2] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 2 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
[intsId: 2 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 2 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_2 mz_len 35,273,088 bytes!
[intsId: 2] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 2 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 2 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_2 mz_len 5,939,456 bytes!
[intsId: 2] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 2 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 2 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_2 mz_len 3,673,856 bytes!
[intsId: 2] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 2 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 2

nCell 2 nSlotTick 748000 nDlAliveTick 1496000 nUlAliveTick 2992000
[1;32mMSG_TYPE_PHY_CONFIG_REQ[2]
      Processed in:                              22.04 milli-secs
      From API Arrival:                       1,177.75 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[3] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [3]:
    nCarrierIdx: 3
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 3
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0
phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

Using ORAN Config for RU 0 from config file......
[intsId: 3 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 3 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_3 mz_len 1,501,440 bytes!
[intsId: 3] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 3 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 3 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 3 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_3 mz_len 121,472 bytes!
[intsId: 3] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 3 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
[intsId: 3 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 3 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 3 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_3 mz_len 35,273,088 bytes!
[intsId: 3] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 3 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 3 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 3 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_3 mz_len 5,939,456 bytes!
[intsId: 3] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 3 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 3 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 3 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_3 mz_len 3,673,856 bytes!
[intsId: 3] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 3 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 3

nCell 3 nSlotTick 748000 nDlAliveTick 1496000 nUlAliveTick 2992000
[1;32mMSG_TYPE_PHY_CONFIG_REQ[3]
      Processed in:                              30.64 milli-secs
      From API Arrival:                       1,208.42 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[0] from nCoreId[0]
[0mMLogRestart
MLogOpen: filename(.//l1mlog_wls0.bin) mlogSubframes (128), mlogCores(40), mlogSize(10000) mlog_mask (-1)
    mlogSubframes (128), mlogCores(40), mlogSize(10000)
    localMLogTimerInit
        System clock (rdtsc)  resolution 1496487806 [Hz]
        Ticks per us 1496
    MLog Storage: 0x7f6e5c1f1100 -> 0x7f6e5f2c7830 [ 51210032 bytes ]
    localMLogFreqReg: 1496. Storing: 1496
    Mlog Open successful

MLogSetup nCoreMask0(0x000001f8000001f8) nCoreMask1(0x0000000000000000) nCoreMask2(0x0000000000000000) nCoreMask3(0x0000000000000000)
  CoreId(3) Idx(1)
  CoreId(4) Idx(2)
  CoreId(5) Idx(3)
  CoreId(6) Idx(4)
  CoreId(7) Idx(5)
  CoreId(8) Idx(6)
  CoreId(35) Idx(7)
  CoreId(36) Idx(8)
  CoreId(37) Idx(9)
  CoreId(38) Idx(10)
  CoreId(39) Idx(11)
  CoreId(40) Idx(12)
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       244 /         Size:  2,075,780,600
        DPDK Buffers Alloc:        32 /         Size:    248,951,808
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:       277 /         Size:  2,373,727,264
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 0, Mode: 1, Count: 100207, Period: 1, NumSlotPerSfn: 20
ebbu_pool_update_ctx: nQueueCtx[4] nNumCells[4] nIsMassiveMimoConfig[0] nSrsCoreMask[0x0000000000000000]

EBBUPOOL [INFO][ebbu_pool_queue_ctx_set_threshold]:The new threshold is [8] for numa node [0]
[1;32mMSG_TYPE_PHY_START_REQ[0]
      Processed in:                             941.24 milli-secs
      From API Arrival:                         941.25 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[1] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       244 /         Size:  2,075,780,600
        DPDK Buffers Alloc:        32 /         Size:    248,951,808
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:       277 /         Size:  2,373,727,264
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 1, Mode: 1, Count: 100207, Period: 1, NumSlotPerSfn: 20
[1;32mMSG_TYPE_PHY_START_REQ[1]
      Processed in:                               0.93 milli-secs
      From API Arrival:                         942.21 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[2] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       244 /         Size:  2,075,780,600
        DPDK Buffers Alloc:        32 /         Size:    248,951,808
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:       277 /         Size:  2,373,727,264
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 2, Mode: 1, Count: 100207, Period: 1, NumSlotPerSfn: 20
[1;32mMSG_TYPE_PHY_START_REQ[2]
      Processed in:                               0.61 milli-secs
      From API Arrival:                         942.82 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[3] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       244 /         Size:  2,075,780,600
        DPDK Buffers Alloc:        32 /         Size:    248,951,808
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:       277 /         Size:  2,373,727,264
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 3, Mode: 1, Count: 100207, Period: 1, NumSlotPerSfn: 20
Timer Mode
timer_init: coreBind: 2, corePriority: 96, corePolicy: 1


timer_reg_proc: nPeriod: 1, SkipTti: 10, pProc: 0x1459d30, lpData: (nil), Numerology: 1
                Period: 1, SkipTti: 10, FirstFew: 200


timer_reg_proc_symbol: nSymbol: 6, pProc: 0x143c810, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 10, pProc: 0x143c840, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 1, pProc: 0x143c870, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 3, pProc: 0x143c8a0, lpData: (nil)
nr5g_gnb_urllc_register_call_backs: nTimerMode[1] nUrllcMiniSlotMask[0]
[1;32mMSG_TYPE_PHY_START_REQ[3]
      Processed in:                               4.73 milli-secs
      From API Arrival:                         947.56 milli-secs
[0mtimer_main_thread:        [PID: 153823] binding on [CPU  2] [PRIO: 96] [POLICY:  1]
                          Numerology: [     1], numSlotsPerSubframe: [ 2], ttiPeriod: [ 500 usecs]
                        Period (usecs):     35     71    107    142    178    214    250    285    321    357    392    428    464    500 
                    Fn Callbacks (Sym):      0      1      2      3      4      5      6      7      8      9     10     11     12     13
                          Instance 0  :    YES    YES     NO    YES     NO     NO    YES     NO     NO     NO    YES     NO     NO     NO 
                          Instance 1  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 
                          Instance 2  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 

ebbu_pool_update_frame_slot_sym_num: nSlotIdx[1997] frame,slot[1023,18] nNumSlotPerSfn[20]
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min  5Sec ] NumActiveCarrier: 4 NumBbuCores: 12. Tti2Tti Time: [500.00..504.62..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     175.00    239.21    375.00 |       35%       48%       75%
    UL_LINK  MU1  |     485.00    511.96    535.00 |       97%      102%      107%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    594,933     383,000 |     56,749 /     56,749      0.00%      62,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    594,933     383,000 |     56,749 /     56,749      0.00%      62,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |    594,933     383,000 |     56,749 /     56,749      0.00%      62,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |    594,933     383,000 |     56,749 /     56,749      0.00%      62,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [12 BBU core(s)]:
    Core Id :      3     4     5     6     7     8    35    36    37    38    39    40     Avg
  Numa Node :      0     0     0     0     0     0     0     0     0     0     0     0
     Util % :  18.50 18.71 18.65 18.64 18.53 18.58 18.59 18.71 18.68 18.67 18.64 18.61   18.63
     Intr % :   1.25  1.23  1.23  1.23  1.23  1.24  1.24  1.23  1.24  1.23  1.23  1.23    1.23
    Spare % :   0.66  0.67  0.65  0.65  0.67  0.66  0.66  0.67  0.64  0.65  0.67  0.66    0.66
    Sleep % :  79.57 79.36 79.44 79.45 79.56 79.50 79.50 79.37 79.42 79.43 79.44 79.48   79.46
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000
    TTI Min :      0     0     0     0     0     0     0     0     0     0     0     0
    TTI Avg :     24    24    24    24    24    24    24    24    24    24    24    24
    TTI Max :     86    86    89    87    86    87    87    92    86    87    92    89
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|204100|     0|204100|     0|204100|130624|     0|130624|     0|130624| 40820|     0|     0| 40820| 10205|     0|     0| 10205|     0|     0|     0|     0|
   1|204100|     0|204100|     0|204100|130624|     0|130624|     0|130624| 40820|     0|     0| 40820| 10205|     0|     0| 10205|     0|     0|     0|     0|
   2|204100|     0|204100|     0|204100|130624|     0|130624|     0|130624| 40820|     0|     0| 40820| 10205|     0|     0| 10205|     0|     0|     0|     0|
   3|204100|     0|204100|     0|204100|130624|     0|130624|     0|130624| 40820|     0|     0| 40820| 10205|     0|     0| 10205|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 10Sec ] NumActiveCarrier: 4 NumBbuCores: 12. Tti2Tti Time: [500.00..504.59..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     175.00    238.96    375.00 |       35%       48%       75%
    UL_LINK  MU1  |     485.00    506.41    530.00 |       97%      101%      106%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    595,086     383,000 |     56,777 /     56,777      0.00%      62,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    595,086     383,000 |     56,777 /     56,777      0.00%      62,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |    595,086     383,000 |     56,777 /     56,777      0.00%      62,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |    595,086     383,000 |     56,777 /     56,777      0.00%      62,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [12 BBU core(s)]:
    Core Id :      3     4     5     6     7     8    35    36    37    38    39    40     Avg
  Numa Node :      0     0     0     0     0     0     0     0     0     0     0     0
     Util % :  25.58 25.78 25.79 25.61 25.66 25.61 25.52 25.88 25.71 25.75 25.76 25.59   25.69
     Intr % :   1.72  1.71  1.70  1.71  1.71  1.70  1.72  1.71  1.71  1.69  1.71  1.70    1.71
    Spare % :   0.66  0.68  0.66  0.66  0.67  0.65  0.65  0.66  0.65  0.66  0.67  0.66    0.66
    Sleep % :  72.02 71.82 71.83 71.99 71.94 72.02 72.08 71.73 71.91 71.88 71.84 72.03   71.92
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000
    TTI Min :      0     0     0     0     0     0     0     0     0     0     0     0
    TTI Avg :     25    25    25    25    25    25    25    25    25    25    25    25
    TTI Max :     86    86    86    87    88    89    92    85    87    86    86    90
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   1|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   2|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   3|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 15Sec ] NumActiveCarrier: 4 NumBbuCores: 12. Tti2Tti Time: [500.00..504.54..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     175.00    239.08    375.00 |       35%       48%       75%
    UL_LINK  MU1  |     485.00    506.59    535.00 |       97%      101%      107%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    595,086     383,000 |     56,777 /     56,777      0.00%      62,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    595,086     383,000 |     56,777 /     56,777      0.00%      62,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |    595,086     383,000 |     56,777 /     56,777      0.00%      62,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |    595,086     383,000 |     56,777 /     56,777      0.00%      62,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [12 BBU core(s)]:
    Core Id :      3     4     5     6     7     8    35    36    37    38    39    40     Avg
  Numa Node :      0     0     0     0     0     0     0     0     0     0     0     0
     Util % :  25.64 25.75 25.78 25.67 25.66 25.53 25.53 25.81 25.85 25.81 25.77 25.66   25.71
     Intr % :   1.73  1.71  1.71  1.71  1.70  1.71  1.72  1.70  1.71  1.69  1.71  1.70    1.71
    Spare % :   0.66  0.69  0.66  0.66  0.66  0.65  0.65  0.68  0.65  0.65  0.66  0.66    0.66
    Sleep % :  71.96 71.83 71.83 71.95 71.96 72.09 72.08 71.79 71.78 71.83 71.84 71.96   71.91
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000
    TTI Min :      0     0     0     0     0     0     0     0     0     0     0     0
    TTI Avg :     25    25    25    25    25    25    25    25    25    25    25    25
    TTI Max :     92    89    86    91    89    86    92    89    85    86    86    86
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   1|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   2|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   3|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 20Sec ] NumActiveCarrier: 4 NumBbuCores: 12. Tti2Tti Time: [500.00..504.59..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     175.00    239.08    375.00 |       35%       48%       75%
    UL_LINK  MU1  |     485.00    506.25    530.00 |       97%      101%      106%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    595,086     382,952 |     56,777 /     56,777      0.00%      61,969 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    595,086     382,952 |     56,777 /     56,777      0.00%      61,969 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |    595,086     382,952 |     56,777 /     56,777      0.00%      61,969 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |    595,086     382,952 |     56,777 /     56,777      0.00%      61,969 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [12 BBU core(s)]:
    Core Id :      3     4     5     6     7     8    35    36    37    38    39    40     Avg
  Numa Node :      0     0     0     0     0     0     0     0     0     0     0     0
     Util % :  25.45 25.79 25.83 25.63 25.54 25.48 25.65 25.95 25.84 25.76 25.65 25.58   25.68
     Intr % :   1.73  1.72  1.72  1.70  1.72  1.71  1.71  1.70  1.71  1.70  1.72  1.71    1.71
    Spare % :   0.65  0.67  0.66  0.68  0.67  0.66  0.64  0.66  0.65  0.67  0.67  0.67    0.66
    Sleep % :  72.15 71.80 71.77 71.97 72.05 72.13 71.97 71.68 71.79 71.85 71.94 72.03   71.93
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :   9999  9999  9999  9999  9999  9999  9999  9999  9999  9999  9999  9999
    TTI Min :      0     0     0     0     0     0     0     0     0     0     0     0
    TTI Avg :     24    25    25    25    25    24    25    25    25    25    25    25
    TTI Max :     87    90    86    92    85    88    89    83    87    86    94    86
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
   1|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
   2|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
   3|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 25Sec ] NumActiveCarrier: 4 NumBbuCores: 12. Tti2Tti Time: [500.00..504.72..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     175.00    239.11    375.00 |       35%       48%       75%
    UL_LINK  MU1  |     485.00    506.45    530.00 |       97%      101%      106%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    595,086     383,048 |     56,777 /     56,777      0.00%      62,031 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    595,086     383,048 |     56,777 /     56,777      0.00%      62,031 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |    595,086     383,048 |     56,777 /     56,777      0.00%      62,031 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |    595,086     383,048 |     56,777 /     56,777      0.00%      62,031 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [12 BBU core(s)]:
    Core Id :      3     4     5     6     7     8    35    36    37    38    39    40     Avg
  Numa Node :      0     0     0     0     0     0     0     0     0     0     0     0
     Util % :  25.57 25.77 25.67 25.81 25.76 25.53 25.56 25.90 25.65 25.77 25.71 25.75   25.70
     Intr % :   1.72  1.71  1.71  1.70  1.69  1.70  1.73  1.69  1.72  1.69  1.70  1.70    1.71
    Spare % :   0.67  0.67  0.66  0.68  0.66  0.65  0.67  0.65  0.65  0.67  0.66  0.65    0.66
    Sleep % :  72.01 71.83 71.94 71.79 71.87 72.10 72.02 71.74 71.97 71.85 71.91 71.88   71.91
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10002 10002 10002 10002 10002 10002 10002 10002 10002 10002 10002 10002
    TTI Min :      0     0     0     0     0     0     0     0     0     0     0     0
    TTI Avg :     25    25    25    25    25    25    25    25    25    25    25    25
    TTI Max :     93    94    86    87    92    92    93    86    95    86    86    86
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
   1|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
   2|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
   3|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 30Sec ] NumActiveCarrier: 4 NumBbuCores: 12. Tti2Tti Time: [500.00..504.65..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     170.00    238.96    375.00 |       34%       48%       75%
    UL_LINK  MU1  |     485.00    505.95    530.00 |       97%      101%      106%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    595,086     382,952 |     56,777 /     56,777      0.00%      62,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    595,086     382,952 |     56,777 /     56,777      0.00%      61,969 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |    595,086     382,952 |     56,777 /     56,777      0.00%      61,969 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |    595,086     382,952 |     56,777 /     56,777      0.00%      61,969 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [12 BBU core(s)]:
    Core Id :      3     4     5     6     7     8    35    36    37    38    39    40     Avg
  Numa Node :      0     0     0     0     0     0     0     0     0     0     0     0
     Util % :  25.52 25.62 25.72 25.75 25.58 25.60 25.57 25.75 25.84 25.77 25.67 25.70   25.67
     Intr % :   1.72  1.71  1.71  1.71  1.71  1.70  1.71  1.71  1.71  1.71  1.71  1.70    1.71
    Spare % :   0.67  0.69  0.66  0.68  0.64  0.65  0.67  0.67  0.65  0.67  0.65  0.65    0.66
    Sleep % :  72.07 71.96 71.89 71.84 72.05 72.03 72.04 71.84 71.79 71.83 71.96 71.93   71.94
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :   9998  9998  9998  9998  9998  9998  9998  9998  9998  9998  9998  9998
    TTI Min :      0     0     0     0     0     0     0     0     0     0     0     0
    TTI Avg :     25    25    25    25    25    25    25    25    25    25    25    25
    TTI Max :     86    89    89    89    86    89    88    89    86    86    84    87
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   1|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   2|199929|     0|199930|     0|199930|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
   3|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 35Sec ] NumActiveCarrier: 4 NumBbuCores: 12. Tti2Tti Time: [500.00..504.67..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     175.00    239.27    375.00 |       35%       48%       75%
    UL_LINK  MU1  |     485.00    506.23    530.00 |       97%      101%      106%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    595,086     383,000 |     56,777 /     56,777      0.00%      62,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    595,086     383,000 |     56,777 /     56,777      0.00%      62,031 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |    595,086     383,000 |     56,777 /     56,777      0.00%      62,031 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |    595,086     383,000 |     56,777 /     56,777      0.00%      62,031 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [12 BBU core(s)]:
    Core Id :      3     4     5     6     7     8    35    36    37    38    39    40     Avg
  Numa Node :      0     0     0     0     0     0     0     0     0     0     0     0
     Util % :  25.58 25.79 25.75 25.70 25.58 25.52 25.67 26.01 25.76 25.77 25.75 25.56   25.70
     Intr % :   1.71  1.71  1.72  1.70  1.70  1.70  1.72  1.70  1.71  1.70  1.71  1.71    1.71
    Spare % :   0.65  0.68  0.66  0.66  0.67  0.66  0.65  0.66  0.64  0.66  0.67  0.66    0.66
    Sleep % :  72.03 71.80 71.86 71.91 72.03 72.10 71.94 71.61 71.86 71.85 71.85 72.05   71.91
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10001 10001 10001 10001 10001 10001 10001 10001 10001 10001 10001 10001
    TTI Min :      0     0     0     0     0     0     0     0     0     0     0     0
    TTI Avg :     25    25    25    25    25    25    25    25    25    25    25    25
    TTI Max :     86    87    92    92    87    86    88    89    91    86    86    86
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   1|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   2|200055|     0|200055|     0|200055|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
   3|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 40Sec ] NumActiveCarrier: 4 NumBbuCores: 12. Tti2Tti Time: [500.00..504.61..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     175.00    239.05    375.00 |       35%       48%       75%
    UL_LINK  MU1  |     485.00    506.36    530.00 |       97%      101%      106%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    595,086     383,000 |     56,777 /     56,777      0.00%      61,969 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    595,086     383,000 |     56,777 /     56,777      0.00%      61,969 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |    595,086     383,000 |     56,777 /     56,777      0.00%      61,969 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |    595,086     383,000 |     56,777 /     56,777      0.00%      61,969 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [12 BBU core(s)]:
    Core Id :      3     4     5     6     7     8    35    36    37    38    39    40     Avg
  Numa Node :      0     0     0     0     0     0     0     0     0     0     0     0
     Util % :  25.47 25.69 25.86 25.76 25.71 25.47 25.57 25.80 25.90 25.78 25.65 25.62   25.69
     Intr % :   1.72  1.72  1.70  1.70  1.69  1.72  1.71  1.71  1.70  1.71  1.70  1.71    1.71
    Spare % :   0.66  0.68  0.66  0.68  0.65  0.65  0.65  0.66  0.65  0.67  0.66  0.65    0.66
    Sleep % :  72.13 71.90 71.76 71.85 71.93 72.14 72.06 71.80 71.74 71.82 71.97 72.00   71.92
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :   9999  9999  9999  9999  9999  9999  9999  9999  9999  9999  9999  9999
    TTI Min :      0     0     0     0     0     0     0     0     0     0     0     0
    TTI Avg :     24    25    25    25    25    24    25    25    25    25    25    25
    TTI Max :     86    84    89    89    84    92    89    92    92    87    86    84
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   1|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
   2|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
   3|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 45Sec ] NumActiveCarrier: 4 NumBbuCores: 12. Tti2Tti Time: [500.00..504.74..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     175.00    238.89    375.00 |       35%       48%       75%
    UL_LINK  MU1  |     485.00    506.55    535.00 |       97%      101%      107%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    595,086     383,000 |     56,777 /     56,777      0.00%      62,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    595,086     383,000 |     56,777 /     56,777      0.00%      62,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |    595,086     383,000 |     56,777 /     56,777      0.00%      62,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |    595,086     383,000 |     56,777 /     56,777      0.00%      62,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [12 BBU core(s)]:
    Core Id :      3     4     5     6     7     8    35    36    37    38    39    40     Avg
  Numa Node :      0     0     0     0     0     0     0     0     0     0     0     0
     Util % :  25.55 25.76 25.83 25.71 25.60 25.48 25.71 25.85 25.89 25.66 25.72 25.53   25.69
     Intr % :   1.71  1.70  1.71  1.70  1.72  1.70  1.71  1.69  1.70  1.70  1.71  1.70    1.70
    Spare % :   0.67  0.68  0.66  0.68  0.66  0.66  0.66  0.66  0.65  0.67  0.66  0.66    0.66
    Sleep % :  72.05 71.83 71.79 71.89 72.00 72.14 71.90 71.78 71.74 71.95 71.88 72.09   71.92
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000
    TTI Min :      0     0     0     0     0     0     0     0     0     0     0     0
    TTI Avg :     25    25    25    25    25    24    25    25    25    25    25    25
    TTI Max :     92    88    92    85    86    89    87    85    92    89    84    88
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
   1|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
   2|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   3|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 50Sec ] NumActiveCarrier: 4 NumBbuCores: 12. Tti2Tti Time: [500.00..504.78..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     175.00    238.89    375.00 |       35%       48%       75%
    UL_LINK  MU1  |     485.00    506.08    535.00 |       97%      101%      107%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    595,086     383,000 |     56,777 /     56,777      0.00%      62,031 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    595,086     383,000 |     56,777 /     56,777      0.00%      62,031 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |    595,086     383,000 |     56,777 /     56,777      0.00%      62,031 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |    595,086     383,000 |     56,777 /     56,777      0.00%      62,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [12 BBU core(s)]:
    Core Id :      3     4     5     6     7     8    35    36    37    38    39    40     Avg
  Numa Node :      0     0     0     0     0     0     0     0     0     0     0     0
     Util % :  25.58 25.76 25.78 25.71 25.45 25.48 25.71 25.74 25.86 25.70 25.70 25.57   25.67
     Intr % :   1.72  1.72  1.71  1.71  1.72  1.70  1.72  1.70  1.71  1.71  1.69  1.71    1.71
    Spare % :   0.66  0.69  0.66  0.65  0.66  0.65  0.65  0.68  0.65  0.65  0.66  0.65    0.66
    Sleep % :  72.02 71.82 71.83 71.91 72.14 72.14 71.90 71.87 71.76 71.91 71.93 72.04   71.94
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000
    TTI Min :      0     0     0     0     0     0     0     0     0     0     0     0
    TTI Avg :     25    25    25    25    24    24    25    25    25    25    25    25
    TTI Max :     92    86    92    90    89    86    92    86    86    92    84    87
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
   1|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   2|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
   3|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
ebbu_pool_update_multi_cell_status Call Stop: (nPhyDiStartCurrCount 100207 nPhyDiStartCount 100207)
phydi_stop[from 2]: phyInstance: -1, sendStop: 1, phyIdStart: 0, phyIdStop: 40
    PHY_STOP PhyInstance[0] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    PHY_STOP PhyInstance[1] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    PHY_STOP PhyInstance[2] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    PHY_STOP PhyInstance[3] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    Send MSG_TYPE_PHY_STOP_RESP[0]
    Send MSG_TYPE_PHY_STOP_RESP[1]
    Send MSG_TYPE_PHY_STOP_RESP[2]
    Send MSG_TYPE_PHY_STOP_RESP[3]
[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[0] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 0, sendStop: 9, testFileName: 536875216, phyIdStart: 0, phyIdStop: 1
    PHY_SHUTDOWN PhyInstance[0] nPhyDiState[32] nPhyDiStateCount[0]
timer_main_thread exiting [PID: 153823]
L1_MEM_MGR: [instID 0] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[0]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       187 /         Size:  1,896,984,800
        DPDK Buffers Alloc:        27 /         Size:    202,442,496
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:       215 /         Size:  2,148,422,152
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[0]
      Processed in:                              21.41 milli-secs
      From API Arrival:                          21.57 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[1] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 1, sendStop: 9, testFileName: 536875216, phyIdStart: 1, phyIdStop: 2
    PHY_SHUTDOWN PhyInstance[1] nPhyDiState[32] nPhyDiStateCount[0]
L1_MEM_MGR: [instID 1] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[1]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       148 /         Size:  1,856,111,224
        DPDK Buffers Alloc:        22 /         Size:    155,933,184
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:       171 /         Size:  2,061,039,264
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[1]
      Processed in:                              11.35 milli-secs
      From API Arrival:                          32.93 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[2] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 2, sendStop: 9, testFileName: 536875216, phyIdStart: 2, phyIdStop: 3
    PHY_SHUTDOWN PhyInstance[2] nPhyDiState[32] nPhyDiStateCount[0]
L1_MEM_MGR: [instID 2] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[2]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       109 /         Size:  1,815,237,648
        DPDK Buffers Alloc:        17 /         Size:    109,423,872
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:       127 /         Size:  1,973,656,376
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[2]
      Processed in:                              11.56 milli-secs
      From API Arrival:                          44.50 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[3] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 3, sendStop: 9, testFileName: 536875216, phyIdStart: 3, phyIdStop: 4
    PHY_SHUTDOWN PhyInstance[3] nPhyDiState[32] nPhyDiStateCount[0]

EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 0 in core 3 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 1 in core 4 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 2 in core 5 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 3 in core 6 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 4 in core 7 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 5 in core 8 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 6 in core 35 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 7 in core 36 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 8 in core 37 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 9 in core 38 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 10 in core 39 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 11 in core 40 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:All consumer threads are destroyed!
EBBUPOOL [INFO][ebbu_pool_maintenance]:Framework Maintenance thread is destroyed successfully!
EBBUPOOL [INFO][ebbu_pool_release_threads]:Threads Released successfully!
EBBUPOOL [INFO][ebbu_pool_release_queues]:Release queues successfully!
EBBUPOOL [INFO][ebbu_pool_release_handler]:Release handler successfully!

MLogPrint: ext_filename(.//l1mlog_wls0_FD_4304_timer.bin)
    Opening MLog File: .//l1mlog_wls0_FD_4304_timer.bin
    MLog file .//l1mlog_wls0_FD_4304_timer.bin closed
    Mlog Print with Time successful

[phydi_get_mlog_stats_nr5g] filename: .//l1_mlog_stats.txt
L1_MEM_MGR: [instID 3] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[3]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        70 /         Size:  1,774,364,072
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:        71 /         Size:  1,823,358,928
----------------------------------------------------------------------------


[1;35m
wls_print_stats
[0m[1;35mnWlsInst[0] nCellMapping[0x00000100001fffff]
[0mCell QueueAlloc  CellAlloc   CellSend      Diff1       Diff
   0    8987988    8987940    8987940         48          0
   1    5470968    5470920    5470920         48          0
   2    1953948    1953900    1953900         48          0
   3    1953948    1953900    1953900         48          0
   4         48          0          0         48          0
   5         48          0          0         48          0
   6         48          0          0         48          0
   7         48          0          0         48          0
   8         48          0          0         48          0
   9         48          0          0         48          0
  10         48          0          0         48          0
  11         48          0          0         48          0
  12         48          0          0         48          0
  13         48          0          0         48          0
  14         48          0          0         48          0
  15         48          0          0         48          0
  16         48          0          0         48          0
  17         48          0          0         48          0
  18         48          0          0         48          0
  19         48          0          0         48          0
  20         48          0          0         48          0
  40    2305088    2305040    2305040         48          0
[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[3]
      Processed in:                           1,071.17 milli-secs
      From API Arrival:                       1,115.68 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[0] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        54 /         Size:  1,451,287,976
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:        55 /         Size:  1,500,282,832
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[0]
      Processed in:                             488.17 milli-secs
      From API Arrival:                       1,584.48 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        54 /         Size:  1,451,287,976
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:        55 /         Size:  1,500,282,832
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[1] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        38 /         Size:  1,128,211,880
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:        39 /         Size:  1,177,206,736
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[1]
      Processed in:                             466.05 milli-secs
      From API Arrival:                       2,039.72 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        38 /         Size:  1,128,211,880
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:        39 /         Size:  1,177,206,736
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[2] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        22 /         Size:    805,135,784
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:        23 /         Size:    854,130,640
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[2]
      Processed in:                             475.77 milli-secs
      From API Arrival:                       2,504.08 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        22 /         Size:    805,135,784
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:        23 /         Size:    854,130,640
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[3] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:         6 /         Size:    482,059,688
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:         7 /         Size:    531,054,544
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[3]
      Processed in:                             453.99 milli-secs
      From API Arrival:                       1,887.76 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:         6 /         Size:    482,059,688
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:         7 /         Size:    531,054,544
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_ADD_REMOVE_CORE from nCoreId[0]
[0mphycfg_set_options: PDSCH_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: PUSCH_MMSE_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: PUCCH_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: CE_INTERP_METHOD[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: LINEAR_INTERP_ENABLE nCellMask[0x0000000000ffffff]
      Cell[0] [ 4] Len[1]
      Cell[1] [ 4] Len[1]
      Cell[2] [ 4] Len[1]
      Cell[3] [ 4] Len[1]
      Cell[4] [ 4] Len[1]
      Cell[5] [ 4] Len[1]
      Cell[6] [ 4] Len[1]
      Cell[7] [ 4] Len[1]
      Cell[8] [ 4] Len[1]
      Cell[9] [ 4] Len[1]
      Cell[10] [ 4] Len[1]
      Cell[11] [ 4] Len[1]
      Cell[12] [ 4] Len[1]
      Cell[13] [ 4] Len[1]
      Cell[14] [ 4] Len[1]
      Cell[15] [ 4] Len[1]
      Cell[16] [ 4] Len[1]
      Cell[17] [ 4] Len[1]
      Cell[18] [ 4] Len[1]
      Cell[19] [ 4] Len[1]
      Cell[20] [ 4] Len[1]
      Cell[21] [ 4] Len[1]
      Cell[22] [ 4] Len[1]
      Cell[23] [ 4] Len[1]
phycfg_set_options: EBBU_POOL_NUM_QUEUE[4]
phycfg_set_options: EBBU_POOL_QUEUE_SIZE[1024]
phycfg_set_options: EBBU_POOL_NUM_CONTEXT[4]
phycfg_set_options: EBBU_POOL_MAX_CONTEXT_FETCH[2]
phycfg_set_options: REMOVE_MEMCPY_MEMSET[1]
[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[0] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[0]
      Processed in:                              38.97 milli-secs
      From API Arrival:                          39.13 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[1] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[1]
      Processed in:                              38.55 milli-secs
      From API Arrival:                          77.70 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[2] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[2]
      Processed in:                              38.90 milli-secs
      From API Arrival:                         116.62 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[3] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[3]
      Processed in:                              38.26 milli-secs
      From API Arrival:                         154.90 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[0] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [0]:
    nCarrierIdx: 0
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 3
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0
bbdev_nr5g_ul_harq_buf_alloc: nCells[4] nSplitPerCell[2] nHarqSize[4194304] nMaxPointerPagePerCell[16384]
    i[0] j[0] Idx[0]
    i[0] j[1] Idx[16384]
    i[1] j[0] Idx[32768]
    i[1] j[1] Idx[49152]
    i[2] j[0] Idx[65536]
    i[2] j[1] Idx[81920]
    i[3] j[0] Idx[98304]
    i[3] j[1] Idx[114688]
phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

gSymbolDuration:35.714287, gSlotDuration:500.000000
[intsId: 0 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_0 mz_len 1,501,440 bytes!
[intsId: 0] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 0 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 0 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_0 mz_len 121,472 bytes!
[intsId: 0] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 0 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
Using ORAN Config for RU 0 from config file......
[intsId: 0 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_0 mz_len 35,273,088 bytes!
[intsId: 0] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 0 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 0 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_0 mz_len 5,939,456 bytes!
[intsId: 0] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 0 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 0 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_0 mz_len 3,673,856 bytes!
[intsId: 0] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 0 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 0

New ebbupool handler 0x7f6ddf678d00 is generated!, nNumaNode is 1

EBBUPOOL [INFO][ebbu_pool_create_queues]:nQueueNum 4, nQueueCtxNum 4, nQueueCtxMaxFetch 2, total queues 10
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Polling Queue with size 1024 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 0 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 3 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_maintenance]:ebbupool_main is created successfully!

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_0 in core 3 successfully! Pool core index is 0 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_1 in core 4 successfully! Pool core index is 1 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_2 in core 5 successfully! Pool core index is 2 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_3 in core 6 successfully! Pool core index is 3 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_4 in core 7 successfully! Pool core index is 4 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_5 in core 8 successfully! Pool core index is 5 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_6 in core 35 successfully! Pool core index is 6 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_7 in core 36 successfully! Pool core index is 7 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_8 in core 37 successfully! Pool core index is 8 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_9 in core 38 successfully! Pool core index is 9 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_10 in core 39 successfully! Pool core index is 10 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_11 in core 40 successfully! Pool core index is 11 Numa node index is 0

nCell 0 nSlotTick 748000 nDlAliveTick 1496000 nUlAliveTick 2992000


ebbu_pool_event_print_info
=======================================================================
nListType(0) nNumCells(1): 0 
=======================================================================
TASK_NAME           PRI EXT PRE NEX CORE_AFFINITY          DEPENDENCY0         DEPENDENCY1         DEPENDENCY2         DEPENDENCY3         DEPENDENCY4         DEPENDENCY5         DEPENDENCY6         DEPENDENCY7
TMNG_TTI_START        0   0   0   3 0x000001f8000001f8     NR5G1_DL_CONFIG     NR5G1_UL_CONFIG     NR5G1_DL_BUF_CLR    ---                 ---                 ---                 ---                 ---                
TMNG_SYM2_WAKE_UP     0   0   0   1 0x000001f8000001f8     NR5G1_UL_PUSCH_CE0  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM6_WAKE_UP     0   0   0   1 0x000001f8000001f8     NR5G1_UL_PUSCH_EQL0 ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM11_WAKE_UP    0   0   0   1 0x000001f8000001f8     NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM13_WAKE_UP    0   0   0   2 0x000001f8000001f8     NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                 ---                 ---                 ---                 ---                 ---                
TMNG_PRACH_WAKE_UP    0   0   0   1 0x000001f8000001f8     NR5G1_UL_PRACH      ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SRS_WAKE_UP      0   0   0   0 0x000001f8000001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CONFIG       0   0   1   5 0x000001f8000001f8     NR5G1_DL_ORAN       NR5G1_DL_CTRL       NR5G1_DL_PDSCH_RS   NR5G1_DL_BEAM_GEN   NR5G1_DL_PDSCH_TB   ---                 ---                 ---                
NR5G1_DL_BUF_CLR      1   0   1   1 0x000001f8000001f8     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_ORAN         0   0   1   0 0x000001f8000001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_TB     0   0   1   0 0x000001f8000001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SCRM   1   1   1   1 0x000001f8000001f8     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SYM    1   0   2   1 0x000001f8000001f8     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_RS     1   0   1   1 0x000001f8000001f8     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CTRL         1   0   1   1 0x000001f8000001f8     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_CONFIG       0   0   1   7 0x000001f8000001f8     NR5G1_UL_BEAM_GEN   NR5G1_UL_SRS_DECOMP NR5G1_UL_PRACH      NR5G1_UL_PUSCH_DMRS NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                
NR5G1_UL_PUSCH_DMRS   2   0   1   2 0x000001f8000001f8     NR5G1_UL_PUSCH_CE0  NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE0    2   0   2   2 0x000001f8000001f8     NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE7    2   0   3   1 0x000001f8000001f8     NR5G1_UL_PUSCH_EQL7 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL0   2   0   3   1 0x000001f8000001f8     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL7   2   0   3   1 0x000001f8000001f8     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_LLR    1   0   2   1 0x000001f8000001f8     NR5G1_UL_PUSCH_DEC  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_DEC    1   0   1   0 0x000001f8000001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_TB     1   1   1   1 0x000001f8000001f8     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH        2   0   2   1 0x000001f8000001f8     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PRACH        2   0   2   1 0x000001f8000001f8     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_DECOMP   2   1   2   1 0x000001f8000001f8     NR5G1_UL_SRS_CE     ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE       2   0   1   1 0x000001f8000001f8     NR5G1_UL_SRS_POST   ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE_POST   2   1   1   0 0x000001f8000001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_POST     1   0   1   1 0x000001f8000001f8     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_POST         1   0   4   0 0x000001f8000001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_POST         1   0   5   0 0x000001f8000001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_GEN     1   0   1   1 0x000001f8000001f8     NR5G1_DL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_TX      1   0   1   1 0x000001f8000001f8     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_GEN     1   0   1   1 0x000001f8000001f8     NR5G1_UL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_TX      1   0   1   1 0x000001f8000001f8     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH_BEAM_GEN   2   0   0   0 0x000001f8000001f8     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
[1;32mMSG_TYPE_PHY_CONFIG_REQ[0]
      Processed in:                           1,132.61 milli-secs
      From API Arrival:                       1,132.62 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[1] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [1]:
    nCarrierIdx: 1
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 3
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0
phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

[intsId: 1 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_1 mz_len 1,501,440 bytes!
[intsId: 1] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 1 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 1 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_1 mz_len 121,472 bytes!
[intsId: 1] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 1 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
Using ORAN Config for RU 0 from config file......
[intsId: 1 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 1 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_1 mz_len 35,273,088 bytes!
[intsId: 1] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 1 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 1 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_1 mz_len 5,939,456 bytes!
[intsId: 1] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 1 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 1 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_1 mz_len 3,673,856 bytes!
[intsId: 1] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 1 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 1

nCell 1 nSlotTick 748000 nDlAliveTick 1496000 nUlAliveTick 2992000
[1;32mMSG_TYPE_PHY_CONFIG_REQ[1]
      Processed in:                              21.42 milli-secs
      From API Arrival:                       1,154.05 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[2] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [2]:
    nCarrierIdx: 2
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 3
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0
phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

[intsId: 2 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_2 mz_len 1,501,440 bytes!
[intsId: 2] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 2 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 2 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_2 mz_len 121,472 bytes!
[intsId: 2] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 2 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
Using ORAN Config for RU 0 from config file......
[intsId: 2 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 2 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_2 mz_len 35,273,088 bytes!
[intsId: 2] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 2 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 2 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_2 mz_len 5,939,456 bytes!
[intsId: 2] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 2 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 2 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_2 mz_len 3,673,856 bytes!
[intsId: 2] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 2 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 2

nCell 2 nSlotTick 748000 nDlAliveTick 1496000 nUlAliveTick 2992000
[1;32mMSG_TYPE_PHY_CONFIG_REQ[2]
      Processed in:                              21.57 milli-secs
      From API Arrival:                       1,175.63 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[3] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [3]:
    nCarrierIdx: 3
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 3
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0
phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

Using ORAN Config for RU 0 from config file......
[intsId: 3 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 3 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_3 mz_len 1,501,440 bytes!
[intsId: 3] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 3 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 3 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 3 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_3 mz_len 121,472 bytes!
[intsId: 3] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 3 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
[intsId: 3 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 3 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 3 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_3 mz_len 35,273,088 bytes!
[intsId: 3] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 3 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 3 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 3 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_3 mz_len 5,939,456 bytes!
[intsId: 3] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 3 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 3 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 3 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_3 mz_len 3,673,856 bytes!
[intsId: 3] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 3 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 3

nCell 3 nSlotTick 748000 nDlAliveTick 1496000 nUlAliveTick 2992000
[1;32mMSG_TYPE_PHY_CONFIG_REQ[3]
      Processed in:                              29.46 milli-secs
      From API Arrival:                       1,205.11 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[0] from nCoreId[0]
[0mMLogRestart
MLogOpen: filename(.//l1mlog_wls0.bin) mlogSubframes (128), mlogCores(40), mlogSize(10000) mlog_mask (-1)
    mlogSubframes (128), mlogCores(40), mlogSize(10000)
    localMLogTimerInit
        System clock (rdtsc)  resolution 1496487846 [Hz]
        Ticks per us 1496
    MLog Storage: 0x7f6e5c1f1100 -> 0x7f6e5f2c7830 [ 51210032 bytes ]
    localMLogFreqReg: 1496. Storing: 1496
    Mlog Open successful

MLogSetup nCoreMask0(0x000001f8000001f8) nCoreMask1(0x0000000000000000) nCoreMask2(0x0000000000000000) nCoreMask3(0x0000000000000000)
  CoreId(3) Idx(1)
  CoreId(4) Idx(2)
  CoreId(5) Idx(3)
  CoreId(6) Idx(4)
  CoreId(7) Idx(5)
  CoreId(8) Idx(6)
  CoreId(35) Idx(7)
  CoreId(36) Idx(8)
  CoreId(37) Idx(9)
  CoreId(38) Idx(10)
  CoreId(39) Idx(11)
  CoreId(40) Idx(12)
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       244 /         Size:  2,075,780,600
        DPDK Buffers Alloc:        32 /         Size:    248,951,808
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:       277 /         Size:  2,373,727,264
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 0, Mode: 1, Count: 100207, Period: 1, NumSlotPerSfn: 20
ebbu_pool_update_ctx: nQueueCtx[4] nNumCells[4] nIsMassiveMimoConfig[0] nSrsCoreMask[0x0000000000000000]

EBBUPOOL [INFO][ebbu_pool_queue_ctx_set_threshold]:The new threshold is [8] for numa node [0]
[1;32mMSG_TYPE_PHY_START_REQ[0]
      Processed in:                             940.39 milli-secs
      From API Arrival:                         940.40 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[1] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       244 /         Size:  2,075,780,600
        DPDK Buffers Alloc:        32 /         Size:    248,951,808
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:       277 /         Size:  2,373,727,264
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 1, Mode: 1, Count: 100207, Period: 1, NumSlotPerSfn: 20
[1;32mMSG_TYPE_PHY_START_REQ[1]
      Processed in:                               0.91 milli-secs
      From API Arrival:                         941.34 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[2] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       244 /         Size:  2,075,780,600
        DPDK Buffers Alloc:        32 /         Size:    248,951,808
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:       277 /         Size:  2,373,727,264
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 2, Mode: 1, Count: 100207, Period: 1, NumSlotPerSfn: 20
[1;32mMSG_TYPE_PHY_START_REQ[2]
      Processed in:                               0.59 milli-secs
      From API Arrival:                         941.94 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[3] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       244 /         Size:  2,075,780,600
        DPDK Buffers Alloc:        32 /         Size:    248,951,808
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:       277 /         Size:  2,373,727,264
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 3, Mode: 1, Count: 100207, Period: 1, NumSlotPerSfn: 20
Timer Mode
timer_init: coreBind: 2, corePriority: 96, corePolicy: 1


timer_reg_proc: nPeriod: 1, SkipTti: 10, pProc: 0x1459d30, lpData: (nil), Numerology: 1
                Period: 1, SkipTti: 10, FirstFew: 200


timer_reg_proc_symbol: nSymbol: 6, pProc: 0x143c810, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 10, pProc: 0x143c840, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 1, pProc: 0x143c870, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 3, pProc: 0x143c8a0, lpData: (nil)
nr5g_gnb_urllc_register_call_backs: nTimerMode[1] nUrllcMiniSlotMask[0]
[1;32mMSG_TYPE_PHY_START_REQ[3]
      Processed in:                               4.59 milli-secs
      From API Arrival:                         946.54 milli-secs
[0mtimer_main_thread:        [PID: 154537] binding on [CPU  2] [PRIO: 96] [POLICY:  1]
                          Numerology: [     1], numSlotsPerSubframe: [ 2], ttiPeriod: [ 500 usecs]
                        Period (usecs):     35     71    107    142    178    214    250    285    321    357    392    428    464    500 
                    Fn Callbacks (Sym):      0      1      2      3      4      5      6      7      8      9     10     11     12     13
                          Instance 0  :    YES    YES     NO    YES     NO     NO    YES     NO     NO     NO    YES     NO     NO     NO 
                          Instance 1  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 
                          Instance 2  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 

ebbu_pool_update_frame_slot_sym_num: nSlotIdx[1997] frame,slot[1023,18] nNumSlotPerSfn[20]
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min  5Sec ] NumActiveCarrier: 4 NumBbuCores: 12. Tti2Tti Time: [500.00..504.78..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     160.00    222.53    355.00 |       32%       45%       71%
    UL_LINK  MU1  |     415.00    435.61    445.00 |       83%       87%       89%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    341,416     255,968 |     29,163 /     29,163      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    341,416     255,968 |     29,163 /     29,163      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |    341,416     255,968 |     29,163 /     29,163      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |    341,416     255,968 |     29,163 /     29,163      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [12 BBU core(s)]:
    Core Id :      3     4     5     6     7     8    35    36    37    38    39    40     Avg
  Numa Node :      0     0     0     0     0     0     0     0     0     0     0     0
     Util % :  17.86 17.99 18.09 17.87 17.96 17.88 17.87 18.04 17.97 17.89 17.93 17.87   17.93
     Intr % :   1.21  1.21  1.20  1.21  1.20  1.21  1.22  1.20  1.22  1.22  1.22  1.21    1.21
    Spare % :   0.65  0.67  0.64  0.68  0.65  0.65  0.65  0.67  0.64  0.68  0.65  0.65    0.66
    Sleep % :  80.26 80.11  80.22 80.17 80.23 80.24 80.07 80.15 80.19 80.18 80.25   80.18
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :   9999  9999  9999  9999  9999  9999  9999  9999  9999  9999  9999  9999
    TTI Min :      0     0     0     0     0     0     0     0     0     0     0     0
    TTI Avg :     23    23    24    23    23    23    23    23    23    23    23    23
    TTI Max :     80    81    78    78    80    84    80    81    80    80    78    80
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|204000|     0|204000|     0|204000|130560|     0|130560|     0|130560| 40800|     0|     0| 40800| 10200|     0|     0| 10200|     0|     0|     0|     0|
   1|204000|     0|204000|     0|204000|130560|     0|130560|     0|130560| 40800|     0|     0| 40800| 10200|     0|     0| 10200|     0|     0|     0|     0|
   2|204000|     0|204000|     0|204000|130560|     0|130560|     0|130560| 40800|     0|     0| 40800| 10200|     0|     0| 10200|     0|     0|     0|     0|
   3|204000|     0|204000|     0|204000|130560|     0|130560|     0|130560| 40800|     0|     0| 40800| 10200|     0|     0| 10200|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 10Sec ] NumActiveCarrier: 4 NumBbuCores: 12. Tti2Tti Time: [500.00..504.86..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     160.00    222.45    355.00 |       32%       44%       71%
    UL_LINK  MU1  |     415.00    430.84    445.00 |       83%       86%       89%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    341,504     256,000 |     29,177 /     29,177      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    341,504     256,000 |     29,177 /     29,177      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |    341,504     256,000 |     29,177 /     29,177      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |    341,504     256,000 |     29,177 /     29,177      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [12 BBU core(s)]:
    Core Id :      3     4     5     6     7     8    35    36    37    38    39    40     Avg
  Numa Node :      0     0     0     0     0     0     0     0     0     0     0     0
     Util % :  24.62 24.78 24.80 24.74 24.80 24.54 24.61 24.82 24.77 24.73 24.88 24.57   24.72
     Intr % :   1.69  1.67  1.66  1.68  1.67  1.68  1.68  1.67  1.68  1.67  1.68  1.67    1.68
    Spare % :   0.65  0.65  0.64  0.66  0.65  0.67  0.65  0.65  0.64  0.66  0.65  0.67    0.65
    Sleep % :  73.02 72.88 72.87 72.91 72.85 73.10 73.04 72.84 72.88 72.92 72.76 73.07   72.93
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10001 10001 10001 10001 10001 10001 10001 10001 10001 10001 10001 10001
    TTI Min :      0     0     0     0     0     0     0     0     0     0     0     0
    TTI Avg :     24    24    24    24    24    24    24    24    24    24    24    24
    TTI Max :     79    79    78    78    83    78    80    80    80    80    78    78
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   1|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   2|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   3|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 15Sec ] NumActiveCarrier: 4 NumBbuCores: 12. Tti2Tti Time: [500.00..504.83..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     160.00    222.70    355.00 |       32%       45%       71%
    UL_LINK  MU1  |     415.00    430.93    445.00 |       83%       86%       89%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    341,504     256,000 |     29,177 /     29,177      0.00%      31,984 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    341,504     256,000 |     29,177 /     29,177      0.00%      31,984 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |    341,504     256,000 |     29,177 /     29,177      0.00%      31,984 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |    341,504     256,000 |     29,177 /     29,177      0.00%      31,984 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [12 BBU core(s)]:
    Core Id :      3     4     5     6     7     8    35    36    37    38    39    40     Avg
  Numa Node :      0     0     0     0     0     0     0     0     0     0     0     0
     Util % :  24.74 24.76 24.77 24.71 24.76 24.60 24.69 24.88 24.85 24.69 24.66 24.72   24.74
     Intr % :   1.67  1.66  1.67  1.67  1.67  1.68  1.67  1.65  1.67  1.67  1.67  1.68    1.67
    Spare % :   0.64  0.67  0.65  0.66  0.64  0.66  0.65  0.66  0.65  0.67  0.65  0.66    0.66
    Sleep % :  72.92 72.89 72.89 72.93 72.90 73.04 72.97 72.79 72.82 72.95 73.00 72.92   72.92
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :   9999  9999  9999  9999  9999  9999  9999  9999  9999  9999  9999  9999
    TTI Min :      0     0     0     0     0     0     0     0     0     0     0     0
    TTI Avg :     24    24    24    24    24    24    24    24    24    24    24    24
    TTI Max :     78    80    80    82    77    79    78    80    78    79    78    81
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
   1|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
   2|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
   3|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 20Sec ] NumActiveCarrier: 4 NumBbuCores: 12. Tti2Tti Time: [500.00..504.87..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     160.00    222.62    355.00 |       32%       45%       71%
    UL_LINK  MU1  |     415.00    431.02    445.00 |       83%       86%       89%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    341,504     256,032 |     29,177 /     29,177      0.00%      32,016 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    341,504     256,032 |     29,177 /     29,177      0.00%      32,016 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |    341,504     256,032 |     29,177 /     29,177      0.00%      32,016 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |    341,504     256,032 |     29,177 /     29,177      0.00%      32,016 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [12 BBU core(s)]:
    Core Id :      3     4     5     6     7     8    35    36    37    38    39    40     Avg
  Numa Node :      0     0     0     0     0     0     0     0     0     0     0     0
     Util % :  24.49 24.76 24.68 24.84 24.71 24.62 24.60 24.90 24.72 24.97 24.79 24.72   24.73
     Intr % :   1.69  1.67  1.68  1.67  1.68  1.68  1.68  1.67  1.67  1.67  1.67  1.67    1.68
    Spare % :   0.67  0.66  0.64  0.64  0.66  0.64  0.67  0.65  0.64  0.64  0.66  0.64    0.65
    Sleep % :  73.13 72.89 72.98 72.83 72.94 73.03 73.03 72.76 72.94 72.70 72.86 72.94   72.92
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10002 10002 10002 10002 10002 10002 10002 10002 10002 10002 10002 10002
    TTI Min :      0     0     0     0     0     0     0     0     0     0     0     0
    TTI Avg :     24    24    24    24    24    24    24    24    24    24    24    24
    TTI Max :     80    81    80    80    78    78    80    78    80    78    78    83
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
   1|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
   2|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
   3|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 25Sec ] NumActiveCarrier: 4 NumBbuCores: 12. Tti2Tti Time: [500.00..504.85..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     160.00    222.71    355.00 |       32%       45%       71%
    UL_LINK  MU1  |     415.00    431.13    445.00 |       83%       86%       89%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    341,504     256,000 |     29,177 /     29,177      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    341,504     256,000 |     29,177 /     29,177      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |    341,504     256,000 |     29,177 /     29,177      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |    341,504     256,000 |     29,177 /     29,177      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [12 BBU core(s)]:
    Core Id :      3     4     5     6     7     8    35    36    37    38    39    40     Avg
  Numa Node :      0     0     0     0     0     0     0     0     0     0     0     0
     Util % :  24.51 24.90 24.82 24.78 24.70 24.62 24.63 24.98 24.75 24.83 24.74 24.67   24.74
     Intr % :   1.69  1.68  1.66  1.68  1.68  1.68  1.69  1.66  1.67  1.67  1.67  1.68    1.68
    Spare % :   0.65  0.66  0.64  0.66  0.67  0.64  0.65  0.66  0.64  0.66  0.67  0.64    0.65
    Sleep % :  73.13 72.74 72.85 72.87 72.93 73.03 73.02 72.69 72.91 72.82 72.89 72.99   72.91
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :   9999  9999  9999  9999  9999  9999  9999  9999  9999  9999  9999  9999
    TTI Min :      0     0     0     0     0     0     0     0     0     0     0     0
    TTI Avg :     24    24    24    24    24    24    24    24    24    24    24    24
    TTI Max :     83    81    80    81    80    81    78    79    78    80    80    80
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   1|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   2|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   3|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 30Sec ] NumActiveCarrier: 4 NumBbuCores: 12. Tti2Tti Time: [500.00..504.80..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     160.00    222.27    355.00 |       32%       44%       71%
    UL_LINK  MU1  |     415.00    431.14    445.00 |       83%       86%       89%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    341,504     256,000 |     29,177 /     29,177      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    341,504     256,000 |     29,177 /     29,177      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |    341,504     256,000 |     29,177 /     29,177      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |    341,504     256,000 |     29,177 /     29,177      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [12 BBU core(s)]:
    Core Id :      3     4     5     6     7     8    35    36    37    38    39    40     Avg
  Numa Node :      0     0     0     0     0     0     0     0     0     0     0     0
     Util % :  24.51 24.90 24.78 24.76 24.62 24.57 24.58 25.04 24.68 24.76 24.67 24.68   24.71
     Intr % :   1.68  1.67  1.67  1.68  1.67  1.68  1.67  1.66  1.67  1.66  1.68  1.67    1.67
    Spare % :   0.66  0.65  0.64  0.67  0.66  0.65  0.66  0.65  0.64  0.67  0.66  0.65    0.66
    Sleep % :  73.13 72.77 72.89 72.87 73.03 73.08 73.07 72.63 72.98 72.88 72.98 72.98   72.94
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000
    TTI Min :      0     0     0     0     0     0     0     0     0     0     0     0
    TTI Avg :     24    24    24    24    24    24    24    24    24    24    24    24
    TTI Max :     80    80    80    79    80    79    79    78    78    79    78    78
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   1|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   2|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   3|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 35Sec ] NumActiveCarrier: 4 NumBbuCores: 12. Tti2Tti Time: [500.00..504.75..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     160.00    222.66    355.00 |       32%       45%       71%
    UL_LINK  MU1  |     415.00    431.20    445.00 |       83%       86%       89%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    341,504     256,000 |     29,177 /     29,177      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    341,504     256,000 |     29,177 /     29,177      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |    341,504     256,000 |     29,177 /     29,177      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |    341,504     256,000 |     29,177 /     29,177      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [12 BBU core(s)]:
    Core Id :      3     4     5     6     7     8    35    36    37    38    39    40     Avg
  Numa Node :      0     0     0     0     0     0     0     0     0     0     0     0
     Util % :  24.51 24.77 24.86 24.77 24.78 24.67 24.61 24.95 24.84 24.72 24.74 24.77   24.75
     Intr % :   1.69  1.67  1.67  1.68  1.68  1.67  1.69  1.66  1.67  1.67  1.68  1.66    1.67
    Spare % :   0.67  0.66  0.64  0.65  0.66  0.65  0.67  0.65  0.64  0.66  0.66  0.65    0.66
    Sleep % :  73.11 72.88 72.81 72.88 72.87 72.98 73.01 72.72 72.83 72.93 72.91 72.90   72.90
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000 10000
    TTI Min :      0     0     0     0     0     0     0     0     0     0     0     0
    TTI Avg :     24    24    24    24    24    24    24    24    24    24    24    24
    TTI Max :     78    79    80    80    80    77    77    80    78    80    79    83
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   1|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   2|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   3|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 40Sec ] NumActiveCarrier: 4 NumBbuCores: 12. Tti2Tti Time: [500.00..504.76..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     160.00    222.35    355.00 |       32%       44%       71%
    UL_LINK  MU1  |     415.00    431.35    445.00 |       83%       86%       89%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    341,504     256,000 |     29,177 /     29,177      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    341,504     256,032 |     29,177 /     29,177      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |    341,504     256,032 |     29,177 /     29,177      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |    341,504     256,032 |     29,177 /     29,177      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [12 BBU core(s)]:
    Core Id :      3     4     5     6     7     8    35    36    37    38    39    40     Avg
  Numa Node :      0     0     0     0     0     0     0     0     0     0     0     0
     Util % :  24.57 24.75 24.84 24.75 24.70 24.54 24.70 24.85 24.84 24.78 24.77 24.68   24.73
     Intr % :   1.69  1.67  1.66  1.68  1.68  1.68  1.69  1.66  1.68  1.66  1.67  1.67    1.67
    Spare % :   0.67  0.64  0.65  0.66  0.67  0.65  0.67  0.64  0.64  0.66  0.67  0.65    0.66
    Sleep % :  73.05 72.93 72.84 72.89 72.93 73.12 72.92 72.83 72.81 72.87 72.87 72.98   72.92
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10001 10001 10001 10001 10001 10001 10001 10001 10001 10001 10001 10001
    TTI Min :      0     0     0     0     0     0     0     0     0     0     0     0
    TTI Avg :     24    24    24    24    24    24    24    24    24    24    24    24
    TTI Max :     81    78    77    80    78    80    78    80    80    78    81    78
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   1|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   2|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
   3|200000|     0|200000|     0|200000|128000|     0|128000|     0|128000| 40000|     0|     0| 40000| 10000|     0|     0| 10000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 45Sec ] NumActiveCarrier: 4 NumBbuCores: 12. Tti2Tti Time: [500.00..504.71..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     160.00    222.49    355.00 |       32%       44%       71%
    UL_LINK  MU1  |     420.00    431.67    445.00 |       84%       86%       89%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    341,504     255,968 |     29,177 /     29,177      0.00%      31,984 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    341,504     255,936 |     29,177 /     29,177      0.00%      31,984 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |    341,504     255,936 |     29,177 /     29,177      0.00%      31,984 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |    341,504     255,936 |     29,177 /     29,177      0.00%      31,984 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [12 BBU core(s)]:
    Core Id :      3     4     5     6     7     8    35    36    37    38    39    40     Avg
  Numa Node :      0     0     0     0     0     0     0     0     0     0     0     0
     Util % :  24.61 24.81 24.87 24.74 24.74 24.59 24.64 24.85 24.87 24.84 24.81 24.60   24.75
     Intr % :   1.68  1.67  1.66  1.67  1.66  1.67  1.68  1.67  1.68  1.66  1.67  1.68    1.67
    Spare % :   0.65  0.66  0.64  0.67  0.66  0.66  0.65  0.66  0.64  0.67  0.66  0.67    0.66
    Sleep % :  73.03 72.83 72.81 72.90 72.92 73.05 73.00 72.80 72.78 72.81 72.85 73.04   72.90
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :   9998  9998  9998  9998  9998  9998  9998  9998  9998  9998  9998  9998
    TTI Min :      0     0     0     0     0     0     0     0     0     0     0     0
    TTI Avg :     24    24    24    24    24    24    24    24    24    24    24    24
    TTI Max :     80    81    79    80    80    78    80    80    78    78    80    80
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
   1|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
   2|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
   3|199900|     0|199900|     0|199900|127936|     0|127936|     0|127936| 39980|     0|     0| 39980|  9995|     0|     0|  9995|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 50Sec ] NumActiveCarrier: 4 NumBbuCores: 12. Tti2Tti Time: [500.00..504.71..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     160.00    222.55    355.00 |       32%       45%       71%
    UL_LINK  MU1  |     415.00    431.38    445.00 |       83%       86%       89%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    341,504     256,032 |     29,177 /     29,177      0.00%      32,016 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    341,504     256,032 |     29,177 /     29,177      0.00%      32,016 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |    341,504     256,032 |     29,177 /     29,177      0.00%      32,016 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |    341,504     256,032 |     29,177 /     29,177      0.00%      32,016 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [12 BBU core(s)]:
    Core Id :      3     4     5     6     7     8    35    36    37    38    39    40     Avg
  Numa Node :      0     0     0     0     0     0     0     0     0     0     0     0
     Util % :  24.54 24.77 24.77 24.66 24.73 24.68 24.59 24.97 24.86 24.78 24.70 24.80   24.74
     Intr % :   1.68  1.67  1.67  1.68  1.68  1.67  1.68  1.66  1.68  1.67  1.67  1.67    1.67
    Spare % :   0.66  0.66  0.65  0.65  0.67  0.65  0.66  0.66  0.65  0.65  0.67  0.65    0.66
    Sleep % :  73.10 72.87 72.88 72.98 72.90 72.98 73.05 72.69 72.80 72.88 72.94 72.87   72.91
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10001 10001 10001 10001 10001 10001 10001 10001 10001 10001 10001 10001
    TTI Min :      0     0     0     0     0     0     0     0     0     0     0     0
    TTI Avg :     24    24    24    24    24    24    24    24    24    24    24    24
    TTI Max :     80    78    80    79    78    78    77    80    78    83    80    82
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
   1|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
   2|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
   3|200100|     0|200100|     0|200100|128064|     0|128064|     0|128064| 40020|     0|     0| 40020| 10005|     0|     0| 10005|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
ebbu_pool_update_multi_cell_status Call Stop: (nPhyDiStartCurrCount 100207 nPhyDiStartCount 100207)
phydi_stop[from 2]: phyInstance: -1, sendStop: 1, phyIdStart: 0, phyIdStop: 40
    PHY_STOP PhyInstance[0] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    PHY_STOP PhyInstance[1] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    PHY_STOP PhyInstance[2] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    PHY_STOP PhyInstance[3] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    Send MSG_TYPE_PHY_STOP_RESP[0]
    Send MSG_TYPE_PHY_STOP_RESP[1]
    Send MSG_TYPE_PHY_STOP_RESP[2]
    Send MSG_TYPE_PHY_STOP_RESP[3]
[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[0] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 0, sendStop: 9, testFileName: 536875217, phyIdStart: 0, phyIdStop: 1
    PHY_SHUTDOWN PhyInstance[0] nPhyDiState[32] nPhyDiStateCount[0]
timer_main_thread exiting [PID: 154537]
L1_MEM_MGR: [instID 0] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[0]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       187 /         Size:  1,896,984,800
        DPDK Buffers Alloc:        27 /         Size:    202,442,496
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:       215 /         Size:  2,148,422,152
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[0]
      Processed in:                              21.38 milli-secs
      From API Arrival:                          21.53 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[1] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 1, sendStop: 9, testFileName: 536875217, phyIdStart: 1, phyIdStop: 2
    PHY_SHUTDOWN PhyInstance[1] nPhyDiState[32] nPhyDiStateCount[0]
L1_MEM_MGR: [instID 1] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[1]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       148 /         Size:  1,856,111,224
        DPDK Buffers Alloc:        22 /         Size:    155,933,184
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:       171 /         Size:  2,061,039,264
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[1]
      Processed in:                              11.41 milli-secs
      From API Arrival:                          32.96 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[2] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 2, sendStop: 9, testFileName: 536875217, phyIdStart: 2, phyIdStop: 3
    PHY_SHUTDOWN PhyInstance[2] nPhyDiState[32] nPhyDiStateCount[0]
L1_MEM_MGR: [instID 2] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[2]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       109 /         Size:  1,815,237,648
        DPDK Buffers Alloc:        17 /         Size:    109,423,872
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:       127 /         Size:  1,973,656,376
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[2]
      Processed in:                              10.87 milli-secs
      From API Arrival:                          43.85 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[3] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 3, sendStop: 9, testFileName: 536875217, phyIdStart: 3, phyIdStop: 4
    PHY_SHUTDOWN PhyInstance[3] nPhyDiState[32] nPhyDiStateCount[0]

EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 0 in core 3 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 1 in core 4 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 2 in core 5 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 3 in core 6 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 4 in core 7 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 5 in core 8 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 6 in core 35 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 7 in core 36 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 8 in core 37 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 9 in core 38 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 10 in core 39 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 11 in core 40 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:All consumer threads are destroyed!
EBBUPOOL [INFO][ebbu_pool_maintenance]:Framework Maintenance thread is destroyed successfully!
EBBUPOOL [INFO][ebbu_pool_release_threads]:Threads Released successfully!
EBBUPOOL [INFO][ebbu_pool_release_queues]:Release queues successfully!
EBBUPOOL [INFO][ebbu_pool_release_handler]:Release handler successfully!

MLogPrint: ext_filename(.//l1mlog_wls0_FD_4305_timer.bin)
    Opening MLog File: .//l1mlog_wls0_FD_4305_timer.bin
    MLog file .//l1mlog_wls0_FD_4305_timer.bin closed
    Mlog Print with Time successful

[phydi_get_mlog_stats_nr5g] filename: .//l1_mlog_stats.txt
L1_MEM_MGR: [instID 3] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[3]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        70 /         Size:  1,774,364,072
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:        71 /         Size:  1,823,358,928
----------------------------------------------------------------------------


[1;35m
wls_print_stats
[0m[1;35mnWlsInst[0] nCellMapping[0x00000100001fffff]
[0mCell QueueAlloc  CellAlloc   CellSend      Diff1       Diff
   0    9378768    9378720    9378720         48          0
   1    5861748    5861700    5861700         48          0
   2    2344728    2344680    2344680         48          0
   3    2344728    2344680    2344680         48          0
   4         48          0          0         48          0
   5         48          0          0         48          0
   6         48          0          0         48          0
   7         48          0          0         48          0
   8         48          0          0         48          0
   9         48          0          0         48          0
  10         48          0          0         48          0
  11         48          0          0         48          0
  12         48          0          0         48          0
  13         48          0          0         48          0
  14         48          0          0         48          0
  15         48          0          0         48          0
  16         48          0          0         48          0
  17         48          0          0         48          0
  18         48          0          0         48          0
  19         48          0          0         48          0
  20         48          0          0         48          0
  40    2405319    2405271    2405271         48          0
[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[3]
      Processed in:                           1,072.27 milli-secs
      From API Arrival:                       1,116.14 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[0] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        54 /         Size:  1,451,287,976
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:        55 /         Size:  1,500,282,832
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[0]
      Processed in:                             474.40 milli-secs
      From API Arrival:                       1,571.16 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        54 /         Size:  1,451,287,976
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:        55 /         Size:  1,500,282,832
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[1] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        38 /         Size:  1,128,211,880
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:        39 /         Size:  1,177,206,736
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[1]
      Processed in:                             458.76 milli-secs
      From API Arrival:                       2,019.02 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        38 /         Size:  1,128,211,880
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:        39 /         Size:  1,177,206,736
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[2] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        22 /         Size:    805,135,784
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:        23 /         Size:    854,130,640
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[2]
      Processed in:                             454.83 milli-secs
      From API Arrival:                       2,463.18 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        22 /         Size:    805,135,784
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:        23 /         Size:    854,130,640
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[3] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:         6 /         Size:    482,059,688
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:         7 /         Size:    531,054,544
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[3]
      Processed in:                             457.55 milli-secs
      From API Arrival:                       1,849.35 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:         6 /         Size:    482,059,688
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:         7 /         Size:    531,054,544
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_ADD_REMOVE_CORE from nCoreId[0]
[0mphycfg_set_options: PDSCH_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: PUSCH_MMSE_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: PUCCH_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: CE_INTERP_METHOD[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: LINEAR_INTERP_ENABLE nCellMask[0x0000000000ffffff]
      Cell[0] [ 4] Len[1]
      Cell[1] [ 4] Len[1]
      Cell[2] [ 4] Len[1]
      Cell[3] [ 4] Len[1]
      Cell[4] [ 4] Len[1]
      Cell[5] [ 4] Len[1]
      Cell[6] [ 4] Len[1]
      Cell[7] [ 4] Len[1]
      Cell[8] [ 4] Len[1]
      Cell[9] [ 4] Len[1]
      Cell[10] [ 4] Len[1]
      Cell[11] [ 4] Len[1]
      Cell[12] [ 4] Len[1]
      Cell[13] [ 4] Len[1]
      Cell[14] [ 4] Len[1]
      Cell[15] [ 4] Len[1]
      Cell[16] [ 4] Len[1]
      Cell[17] [ 4] Len[1]
      Cell[18] [ 4] Len[1]
      Cell[19] [ 4] Len[1]
      Cell[20] [ 4] Len[1]
      Cell[21] [ 4] Len[1]
      Cell[22] [ 4] Len[1]
      Cell[23] [ 4] Len[1]
phycfg_set_options: EBBU_POOL_NUM_QUEUE[4]
phycfg_set_options: EBBU_POOL_QUEUE_SIZE[1024]
phycfg_set_options: EBBU_POOL_NUM_CONTEXT[4]
phycfg_set_options: EBBU_POOL_MAX_CONTEXT_FETCH[2]
phycfg_set_options: REMOVE_MEMCPY_MEMSET[1]
[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[0] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[0]
      Processed in:                              38.85 milli-secs
      From API Arrival:                          39.03 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[1] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[1]
      Processed in:                              38.73 milli-secs
      From API Arrival:                          77.79 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[2] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[2]
      Processed in:                              38.41 milli-secs
      From API Arrival:                         116.22 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[3] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[3]
      Processed in:                              39.28 milli-secs
      From API Arrival:                         155.53 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[0] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [0]:
    nCarrierIdx: 0
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 3
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0
bbdev_nr5g_ul_harq_buf_alloc: nCells[4] nSplitPerCell[2] nHarqSize[4194304] nMaxPointerPagePerCell[16384]
    i[0] j[0] Idx[0]
    i[0] j[1] Idx[16384]
    i[1] j[0] Idx[32768]
    i[1] j[1] Idx[49152]
    i[2] j[0] Idx[65536]
    i[2] j[1] Idx[81920]
    i[3] j[0] Idx[98304]
    i[3] j[1] Idx[114688]
phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

gSymbolDuration:35.714287, gSlotDuration:500.000000
Using ORAN Config for RU 0 from config file......
[intsId: 0 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_0 mz_len 1,501,440 bytes!
[intsId: 0] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 0 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 0 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_0 mz_len 121,472 bytes!
[intsId: 0] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 0 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
[intsId: 0 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_0 mz_len 35,273,088 bytes!
[intsId: 0] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 0 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 0 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_0 mz_len 5,939,456 bytes!
[intsId: 0] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 0 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 0 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_0 mz_len 3,673,856 bytes!
[intsId: 0] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 0 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 0

New ebbupool handler 0x7f6ddf678700 is generated!, nNumaNode is 1

EBBUPOOL [INFO][ebbu_pool_create_queues]:nQueueNum 4, nQueueCtxNum 4, nQueueCtxMaxFetch 2, total queues 10
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Polling Queue with size 1024 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 0 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 3 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_maintenance]:ebbupool_main is created successfully!

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_0 in core 4 successfully! Pool core index is 0 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_1 in core 5 successfully! Pool core index is 1 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_2 in core 6 successfully! Pool core index is 2 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_3 in core 36 successfully! Pool core index is 3 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_4 in core 37 successfully! Pool core index is 4 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_5 in core 38 successfully! Pool core index is 5 Numa node index is 0

nCell 0 nSlotTick 748000 nDlAliveTick 1496000 nUlAliveTick 2992000


ebbu_pool_event_print_info
=======================================================================
nListType(0) nNumCells(1): 0 
=======================================================================
TASK_NAME           PRI EXT PRE NEX CORE_AFFINITY          DEPENDENCY0         DEPENDENCY1         DEPENDENCY2         DEPENDENCY3         DEPENDENCY4         DEPENDENCY5         DEPENDENCY6         DEPENDENCY7
TMNG_TTI_START        0   0   0   3 0x0000007000000070     NR5G1_DL_CONFIG     NR5G1_UL_CONFIG     NR5G1_DL_BUF_CLR    ---                 ---                 ---                 ---                 ---                
TMNG_SYM2_WAKE_UP     0   0   0   1 0x0000007000000070     NR5G1_UL_PUSCH_CE0  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM6_WAKE_UP     0   0   0   1 0x0000007000000070     NR5G1_UL_PUSCH_EQL0 ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM11_WAKE_UP    0   0   0   1 0x0000007000000070     NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM13_WAKE_UP    0   0   0   2 0x0000007000000070     NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                 ---                 ---                 ---                 ---                 ---                
TMNG_PRACH_WAKE_UP    0   0   0   1 0x0000007000000070     NR5G1_UL_PRACH      ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SRS_WAKE_UP      0   0   0   0 0x0000007000000070     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CONFIG       0   0   1   5 0x0000007000000070     NR5G1_DL_ORAN       NR5G1_DL_CTRL       NR5G1_DL_PDSCH_RS   NR5G1_DL_BEAM_GEN   NR5G1_DL_PDSCH_TB   ---                 ---                 ---                
NR5G1_DL_BUF_CLR      1   0   1   1 0x0000007000000070     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_ORAN         0   0   1   0 0x0000007000000070     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_TB     0   0   1   0 0x0000007000000070     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SCRM   1   1   1   1 0x0000007000000070     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SYM    1   0   2   1 0x0000007000000070     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_RS     1   0   1   1 0x0000007000000070     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CTRL         1   0   1   1 0x0000007000000070     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_CONFIG       0   0   1   7 0x0000007000000070     NR5G1_UL_BEAM_GEN   NR5G1_UL_SRS_DECOMP NR5G1_UL_PRACH      NR5G1_UL_PUSCH_DMRS NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                
NR5G1_UL_PUSCH_DMRS   2   0   1   2 0x0000007000000070     NR5G1_UL_PUSCH_CE0  NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE0    2   0   2   2 0x0000007000000070     NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE7    2   0   3   1 0x0000007000000070     NR5G1_UL_PUSCH_EQL7 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL0   2   0   3   1 0x0000007000000070     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL7   2   0   3   1 0x0000007000000070     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_LLR    1   0   2   1 0x0000007000000070     NR5G1_UL_PUSCH_DEC  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_DEC    1   0   1   0 0x0000007000000070     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_TB     1   1   1   1 0x0000007000000070     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH        2   0   2   1 0x0000007000000070     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PRACH        2   0   2   1 0x0000007000000070     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_DECOMP   2   1   2   1 0x0000007000000070     NR5G1_UL_SRS_CE     ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE       2   0   1   1 0x0000007000000070     NR5G1_UL_SRS_POST   ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE_POST   2   1   1   0 0x0000007000000070     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_POST     1   0   1   1 0x0000007000000070     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_POST         1   0   4   0 0x0000007000000070     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_POST         1   0   5   0 0x0000007000000070     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_GEN     1   0   1   1 0x0000007000000070     NR5G1_DL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_TX      1   0   1   1 0x0000007000000070     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_GEN     1   0   1   1 0x0000007000000070     NR5G1_UL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_TX      1   0   1   1 0x0000007000000070     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH_BEAM_GEN   2   0   0   0 0x0000007000000070     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
[1;32mMSG_TYPE_PHY_CONFIG_REQ[0]
      Processed in:                           1,133.73 milli-secs
      From API Arrival:                       1,133.74 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[1] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [1]:
    nCarrierIdx: 1
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 3
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0
phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

Using ORAN Config for RU 0 from config file......
[intsId: 1 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_1 mz_len 1,501,440 bytes!
[intsId: 1] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 1 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 1 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_1 mz_len 121,472 bytes!
[intsId: 1] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 1 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
[intsId: 1 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 1 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_1 mz_len 35,273,088 bytes!
[intsId: 1] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 1 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 1 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_1 mz_len 5,939,456 bytes!
[intsId: 1] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 1 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 1 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_1 mz_len 3,673,856 bytes!
[intsId: 1] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 1 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 1

nCell 1 nSlotTick 748000 nDlAliveTick 1496000 nUlAliveTick 2992000
[1;32mMSG_TYPE_PHY_CONFIG_REQ[1]
      Processed in:                              21.43 milli-secs
      From API Arrival:                       1,155.20 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[2] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [2]:
    nCarrierIdx: 2
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 3
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0
phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

Using ORAN Config for RU [intsId: 2 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_2 mz_len 1,501,440 bytes!
[intsId: 2] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 2 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 2 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_2 mz_len 121,472 bytes!
[intsId: 2] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 2 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
[intsId: 2 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 2 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_2 mz_len 35,273,088 bytes!
[intsId: 2] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 2 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 2 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_2 mz_len 5,939,456 bytes!
[intsId: 2] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 2 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 2 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_2 mz_len 3,673,856 bytes!
[intsId: 2] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 2 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 2

nCell 2 nSlotTick 748000 nDlAliveTick 1496000 nUlAliveTick 2992000
[1;32mMSG_TYPE_PHY_CONFIG_REQ[2]
      Processed in:                              21.43 milli-secs
      From API Arrival:                       1,176.65 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[3] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [3]:
    nCarrierIdx: 3
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 3
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0
phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

[intsId: 3 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 3 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_3 mz_len 1,501,440 bytes!
[intsId: 3] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 3 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 3 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 3 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_3 mz_len 121,472 bytes!
[intsId: 3] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 3 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
Using ORAN Config for RU 0 from config file......
[intsId: 3 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 3 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 3 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_3 mz_len 35,273,088 bytes!
[intsId: 3] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 3 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 3 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 3 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_3 mz_len 5,939,456 bytes!
[intsId: 3] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 3 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 3 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 3 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_3 mz_len 3,673,856 bytes!
[intsId: 3] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 3 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 3

nCell 3 nSlotTick 748000 nDlAliveTick 1496000 nUlAliveTick 2992000
[1;32mMSG_TYPE_PHY_CONFIG_REQ[3]
      Processed in:                              30.36 milli-secs
      From API Arrival:                       1,207.02 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[0] from nCoreId[0]
[0mMLogRestart
MLogOpen: filename(.//l1mlog_wls0.bin) mlogSubframes (128), mlogCores(40), mlogSize(10000) mlog_mask (-1)
    mlogSubframes (128), mlogCores(40), mlogSize(10000)
    localMLogTimerInit
        System clock (rdtsc)  resolution 1496488346 [Hz]
        Ticks per us 1496
    MLog Storage: 0x7f6e5c1f1100 -> 0x7f6e5f2c7830 [ 51210032 bytes ]
    localMLogFreqReg: 1496. Storing: 1496
    Mlog Open successful

MLogSetup nCoreMask0(0x0000007000000070) nCoreMask1(0x0000000000000000) nCoreMask2(0x0000000000000000) nCoreMask3(0x0000000000000000)
  CoreId(4) Idx(1)
  CoreId(5) Idx(2)
  CoreId(6) Idx(3)
  CoreId(36) Idx(4)
  CoreId(37) Idx(5)
  CoreId(38) Idx(6)
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       244 /         Size:  2,075,780,600
        DPDK Buffers Alloc:        26 /         Size:    217,494,528
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:       271 /         Size:  2,342,269,984
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 0, Mode: 1, Count: 100207, Period: 1, NumSlotPerSfn: 20
ebbu_pool_update_ctx: nQueueCtx[4] nNumCells[4] nIsMassiveMimoConfig[0] nSrsCoreMask[0x0000000000000000]

EBBUPOOL [INFO][ebbu_pool_queue_ctx_set_threshold]:The new threshold is [8] for numa node [0]
[1;32mMSG_TYPE_PHY_START_REQ[0]
      Processed in:                             935.19 milli-secs
      From API Arrival:                         935.20 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[1] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       244 /         Size:  2,075,780,600
        DPDK Buffers Alloc:        26 /         Size:    217,494,528
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:       271 /         Size:  2,342,269,984
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 1, Mode: 1, Count: 100207, Period: 1, NumSlotPerSfn: 20
[1;32mMSG_TYPE_PHY_START_REQ[1]
      Processed in:                               0.94 milli-secs
      From API Arrival:                         936.16 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[2] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       244 /         Size:  2,075,780,600
        DPDK Buffers Alloc:        26 /         Size:    217,494,528
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:       271 /         Size:  2,342,269,984
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 2, Mode: 1, Count: 100207, Period: 1, NumSlotPerSfn: 20
[1;32mMSG_TYPE_PHY_START_REQ[2]
      Processed in:                               0.56 milli-secs
      From API Arrival:                         936.73 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[3] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       244 /         Size:  2,075,780,600
        DPDK Buffers Alloc:        26 /         Size:    217,494,528
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:       271 /         Size:  2,342,269,984
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 3, Mode: 1, Count: 100207, Period: 1, NumSlotPerSfn: 20
Timer Mode
timer_init: coreBind: 2, corePriority: 96, corePolicy: 1


timer_reg_proc: nPeriod: 1, SkipTti: 10, pProc: 0x1459d30, lpData: (nil), Numerology: 1
                Period: 1, SkipTti: 10, FirstFew: 200


timer_reg_proc_symbol: nSymbol: 6, pProc: 0x143c810, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 10, pProc: 0x143c840, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 1, pProc: 0x143c870, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 3, pProc: 0x143c8a0, lpData: (nil)
nr5g_gnb_urllc_register_call_backs: nTimerMode[1] nUrllcMiniSlotMask[0]
[1;32mMSG_TYPE_PHY_START_REQ[3]
      Processed in:                               4.57 milli-secs
      From API Arrival:                         941.31 milli-secs
[0mtimer_main_thread:        [PID: 155217] binding on [CPU  2] [PRIO: 96] [POLICY:  1]
                          Numerology: [     1], numSlotsPerSubframe: [ 2], ttiPeriod: [ 500 usecs]
                        Period (usecs):     35     71    107    142    178    214    250    285    321    357    392    428    464    500 
                    Fn Callbacks (Sym):      0      1      2      3      4      5      6      7      8      9     10     11     12     13
                          Instance 0  :    YES    YES     NO    YES     NO     NO    YES     NO     NO     NO    YES     NO     NO     NO 
                          Instance 1  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 
                          Instance 2  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 

ebbu_pool_update_frame_slot_sym_num: nSlotIdx[1997] frame,slot[1023,18] nNumSlotPerSfn[20]
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min  5Sec ] NumActiveCarrier: 4 NumBbuCores: 6. Tti2Tti Time: [500.00..504.71..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     180.00    276.94    510.00 |       36%       55%      102%
    UL_LINK  MU1  |     485.00    504.09    515.00 |       97%      101%      103%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    535,619     383,952 |     60,641 /     60,641      0.00%      64,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    535,619     383,952 |     60,641 /     60,641      0.00%      64,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |    535,619     383,952 |     60,641 /     60,641      0.00%      64,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |    535,619     383,952 |     60,641 /     60,641      0.00%      64,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      4     5     6    36    37    38     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  28.92 28.96 28.86 28.91 29.02 28.89   28.93
     Intr % :   1.23  1.23  1.24  1.23  1.24  1.25    1.24
    Spare % :   0.56  0.55  0.57  0.56  0.55  0.57    0.56
    Sleep % :  69.28 69.24 69.31 69.28 69.17 69.26   69.26
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000 10000 10000
    TTI Min :      0     0     0     0     0     0
    TTI Avg :     38    38    38    38    38    38
    TTI Max :     99    99    99    99    99    99
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|104000|     0|104000|     0|104000| 66560|     0| 66560|     0| 66560| 20800|     0|     0| 20800|  4200|     0|     0|  4200|     0|     0|     0|     0|
   1|104000|     0|104000|     0|104000| 66560|     0| 66560|     0| 66560| 20800|     0|     0| 20800|  4200|     0|     0|  4200|     0|     0|     0|     0|
   2|104000|     0|104000|     0|104000| 66560|     0| 66560|     0| 66560| 20800|     0|     0| 20800|  4200|     0|     0|  4200|     0|     0|     0|     0|
   3|104000|     0|104000|     0|104000| 66560|     0| 66560|     0| 66560| 20800|     0|     0| 20800|  4200|     0|     0|  4200|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 10Sec ] NumActiveCarrier: 4 NumBbuCores: 6. Tti2Tti Time: [500.00..504.78..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     180.00    276.83    510.00 |       36%       55%      102%
    UL_LINK  MU1  |     485.00    499.53    515.00 |       97%      100%      103%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    535,756     384,096 |     60,672 /     60,672      0.00%      64,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    535,756     384,096 |     60,672 /     60,672      0.00%      64,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |    535,756     384,096 |     60,672 /     60,672      0.00%      64,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |    535,756     384,096 |     60,672 /     60,672      0.00%      64,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      4     5     6    36    37    38     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  39.84 39.98 39.84 39.84 39.97 39.88   39.89
     Intr % :   1.69  1.69  1.73  1.70  1.72  1.72    1.71
    Spare % :   0.52  0.51  0.53  0.52  0.51  0.53    0.52
    Sleep % :  57.92 57.80 57.89 57.92 57.78 57.84   57.86
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10001 10001 10001 10001 10001 10001
    TTI Min :      1     2     1     2     1     1
    TTI Avg :     39    39    39    39    39    39
    TTI Max :     99    99    99    99    99    99
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   1|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   2|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   3|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 15Sec ] NumActiveCarrier: 4 NumBbuCores: 6. Tti2Tti Time: [500.00..504.76..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     180.00    276.75    510.00 |       36%       55%      102%
    UL_LINK  MU1  |     485.00    499.36    515.00 |       97%      100%      103%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    535,756     383,952 |     60,672 /     60,672      0.00%      64,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    535,756     383,952 |     60,672 /     60,672      0.00%      64,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |    535,756     383,952 |     60,672 /     60,672      0.00%      64,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |    535,756     383,952 |     60,672 /     60,672      0.00%      64,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      4     5     6    36    37    38     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  39.77 39.97 39.88 39.83 39.88 40.00   39.89
     Intr % :   1.69  1.69  1.72  1.71  1.71  1.72    1.71
    Spare % :   0.52  0.51  0.51  0.52  0.51  0.51    0.51
    Sleep % :  58.01 57.81 57.87 57.93 57.88 57.75   57.88
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :   9999  9999  9999  9999  9999  9999
    TTI Min :      1     1     1     1     1     2
    TTI Avg :     39    39    39    39    39    39
    TTI Max :     99    99    99    99    99    99
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   1|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   2|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   3|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 20Sec ] NumActiveCarrier: 4 NumBbuCores: 6. Tti2Tti Time: [500.00..504.80..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     180.00    276.92    510.00 |       36%       55%      102%
    UL_LINK  MU1  |     485.00    499.23    515.00 |       97%      100%      103%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    535,756     384,000 |     60,672 /     60,672      0.00%      64,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    535,756     384,000 |     60,672 /     60,672      0.00%      64,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |    535,756     384,000 |     60,672 /     60,672      0.00%      64,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |    535,756     384,000 |     60,672 /     60,672      0.00%      64,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      4     5     6    36    37    38     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  39.78 39.95 39.85 39.82 40.00 39.91   39.88
     Intr % :   1.69  1.69  1.73  1.70  1.70  1.72    1.71
    Spare % :   0.53  0.51  0.51  0.53  0.51  0.51    0.52
    Sleep % :  57.98 57.82 57.89 57.93 57.76 57.84   57.87
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000 10000 10000
    TTI Min :      1     1     1     1     2     1
    TTI Avg :     39    39    39    39    39    39
    TTI Max :     99    99    99    99    99    99
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   1|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   2|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   3|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 25Sec ] NumActiveCarrier: 4 NumBbuCores: 6. Tti2Tti Time: [500.00..504.72..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     180.00    277.20    510.00 |       36%       55%      102%
    UL_LINK  MU1  |     485.00    499.60    515.00 |       97%      100%      103%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    535,756     383,952 |     60,672 /     60,672      0.00%      63,968 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    535,756     383,952 |     60,672 /     60,672      0.00%      63,968 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |    535,756     383,952 |     60,672 /     60,672      0.00%      63,968 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |    535,756     383,952 |     60,672 /     60,672      0.00%      63,968 |      3   3.00      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      4     5     6    36    37    38     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  39.87 39.99 39.92 39.84 40.00 39.98   39.93
     Intr % :   1.69  1.69  1.72  1.71  1.72  1.73    1.71
    Spare % :   0.51  0.51  0.51  0.51  0.51  0.51    0.51
    Sleep % :  57.91 57.80 57.83 57.93 57.75 57.76   57.83
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :   9999  9999  9999  9999  9999  9999
    TTI Min :      1     1     1     1     2     1
    TTI Avg :     39    39    39    39    39    39
    TTI Max :     99    99    99    99    99    99
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0| 99950|     0| 99950|     0| 99950| 63968|     0| 63968|     0| 63968| 19990|     0|     0| 19990|  3998|     0|     0|  3998|     0|     0|     0|     0|
   1| 99950|     0| 99950|     0| 99950| 63968|     0| 63968|     0| 63968| 19990|     0|     0| 19990|  3998|     0|     0|  3998|     0|     0|     0|     0|
   2| 99950|     0| 99950|     0| 99950| 63968|     0| 63968|     0| 63968| 19990|     0|     0| 19990|  3998|     0|     0|  3998|     0|     0|     0|     0|
   3| 99950|     0| 99950|     0| 99950| 63968|     0| 63968|     0| 63968| 19990|     0|     0| 19990|  3998|     0|     0|  3998|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 30Sec ] NumActiveCarrier: 4 NumBbuCores: 6. Tti2Tti Time: [500.00..504.79..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     180.00    276.85    510.00 |       36%       55%      102%
    UL_LINK  MU1  |     485.00    499.32    515.00 |       97%      100%      103%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    535,756     384,000 |     60,672 /     60,672      0.00%      64,032 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    535,756     384,000 |     60,672 /     60,672      0.00%      64,032 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |    535,756     384,000 |     60,672 /     60,672      0.00%      64,032 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |    535,756     384,000 |     60,672 /     60,672      0.00%      64,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      4     5     6    36    37    38     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  39.79 40.03 39.86 39.79 40.00 39.89   39.89
     Intr % :   1.70  1.69  1.72  1.70  1.71  1.72    1.71
    Spare % :   0.51  0.51  0.52  0.51  0.51  0.52    0.51
    Sleep % :  57.98 57.74 57.89 57.97 57.75 57.84   57.86
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000 10000 10000
    TTI Min :      1     2     1     1     1     1
    TTI Avg :     39    39    39    39    39    39
    TTI Max :     99    99    99    99    99    99
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|100050|     0|100050|     0|100050| 64032|     0| 64032|     0| 64032| 20010|     0|     0| 20010|  4002|     0|     0|  4002|     0|     0|     0|     0|
   1|100050|     0|100050|     0|100050| 64032|     0| 64032|     0| 64032| 20010|     0|     0| 20010|  4002|     0|     0|  4002|     0|     0|     0|     0|
   2|100050|     0|100050|     0|100050| 64032|     0| 64032|     0| 64032| 20010|     0|     0| 20010|  4002|     0|     0|  4002|     0|     0|     0|     0|
   3|100050|     0|100050|     0|100050| 64032|     0| 64032|     0| 64032| 20010|     0|     0| 20010|  4002|     0|     0|  4002|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 35Sec ] NumActiveCarrier: 4 NumBbuCores: 6. Tti2Tti Time: [500.00..504.77..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     180.00    276.74    510.00 |       36%       55%      102%
    UL_LINK  MU1  |     485.00    498.99    515.00 |       97%      100%      103%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    535,756     384,048 |     60,672 /     60,672      0.00%      64,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    535,756     384,048 |     60,672 /     60,672      0.00%      64,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |    535,756     384,048 |     60,672 /     60,672      0.00%      64,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |    535,756     384,048 |     60,672 /     60,672      0.00%      64,032 |      3   3.00      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      4     5     6    36    37    38     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  39.81 40.02 39.86 39.83 39.95 39.85   39.89
     Intr % :   1.71  1.70  1.72  1.68  1.71  1.72    1.71
    Spare % :   0.51  0.51  0.51  0.51  0.51  0.51    0.51
    Sleep % :  57.95 57.76 57.89 57.95 57.80 57.89   57.87
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10001 10001 10001 10001 10001 10001
    TTI Min :      2     1     1     1     1     1
    TTI Avg :     39    39    39    39    39    39
    TTI Max :     99    99    99    99    99    99
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   1|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   2|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   3|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 40Sec ] NumActiveCarrier: 4 NumBbuCores: 6. Tti2Tti Time: [500.00..504.75..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     180.00    276.87    510.00 |       36%       55%      102%
    UL_LINK  MU1  |     485.00    499.42    515.00 |       97%      100%      103%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    535,756     383,952 |     60,672 /     60,672      0.00%      64,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    535,756     383,952 |     60,672 /     60,672      0.00%      64,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |    535,756     383,952 |     60,672 /     60,672      0.00%      64,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |    535,756     383,952 |     60,672 /     60,672      0.00%      64,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      4     5     6    36    37    38     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  39.81 39.99 39.84 39.80 39.97 39.90   39.88
     Intr % :   1.69  1.70  1.72  1.71  1.72  1.72    1.71
    Spare % :   0.52  0.51  0.51  0.52  0.51  0.51    0.51
    Sleep % :  57.97 57.79 57.91 57.95 57.78 57.84   57.87
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000 10000 10000
    TTI Min :      1     1     1     1     1     1
    TTI Avg :     39    39    39    39    39    39
    TTI Max :     99    99    99    99    99    99
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   1|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   2|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   3|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 45Sec ] NumActiveCarrier: 4 NumBbuCores: 6. Tti2Tti Time: [500.00..504.75..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     180.00    276.84    510.00 |       36%       55%      102%
    UL_LINK  MU1  |     485.00    499.77    515.00 |       97%      100%      103%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    535,756     384,000 |     60,672 /     60,672      0.00%      64,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    535,756     384,000 |     60,672 /     60,672      0.00%      64,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |    535,756     384,000 |     60,672 /     60,672      0.00%      63,968 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |    535,756     384,000 |     60,672 /     60,672      0.00%      64,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      4     5     6    36    37    38     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  39.83 39.88 39.93 39.86 39.94 39.93   39.90
     Intr % :   1.70  1.70  1.72  1.70  1.71  1.72    1.71
    Spare % :   0.51  0.51  0.52  0.51  0.51  0.52    0.51
    Sleep % :  57.94 57.89 57.81 57.91 57.82 57.81   57.86
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :   9999  9999  9999  9999  9999  9999
    TTI Min :      1     2     1     1     1     1
    TTI Avg :     39    39    39    39    39    39
    TTI Max :     99    99    99    99    99    99
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   1|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   2|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   3|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 50Sec ] NumActiveCarrier: 4 NumBbuCores: 6. Tti2Tti Time: [500.00..504.72..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     180.00    276.80    510.00 |       36%       55%      102%
    UL_LINK  MU1  |     485.00    499.83    515.00 |       97%      100%      103%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    535,756     384,048 |     60,672 /     60,672      0.00%      64,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    535,756     384,048 |     60,672 /     60,672      0.00%      64,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |    535,756     384,048 |     60,672 /     60,672      0.00%      64,032 |      3   3.00      3  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |    535,756     384,048 |     60,672 /     60,672      0.00%      64,000 |      3   3.00      3  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      4     5     6    36    37    38     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  39.85 39.95 39.83 39.83 40.00 39.86   39.89
     Intr % :   1.70  1.70  1.71  1.70  1.71  1.73    1.71
    Spare % :   0.52  0.51  0.52  0.52  0.51  0.53    0.52
    Sleep % :  57.92 57.83 57.91 57.93 57.75 57.87   57.87
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10001 10001 10001 10001 10001 10001
    TTI Min :      1     1     1     1     2     1
    TTI Avg :     39    39    39    39    39    39
    TTI Max :     99    99    99    99    99    99
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   1|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   2|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   3|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
ebbu_pool_update_multi_cell_status Call Stop: (nPhyDiStartCurrCount 100207 nPhyDiStartCount 100207)
phydi_stop[from 2]: phyInstance: -1, sendStop: 1, phyIdStart: 0, phyIdStop: 40
    PHY_STOP PhyInstance[0] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    PHY_STOP PhyInstance[1] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    PHY_STOP PhyInstance[2] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    PHY_STOP PhyInstance[3] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    Send MSG_TYPE_PHY_STOP_RESP[0]
    Send MSG_TYPE_PHY_STOP_RESP[1]
    Send MSG_TYPE_PHY_STOP_RESP[2]
    Send MSG_TYPE_PHY_STOP_RESP[3]
[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[0] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 0, sendStop: 9, testFileName: 536875218, phyIdStart: 0, phyIdStop: 1
    PHY_SHUTDOWN PhyInstance[0] nPhyDiState[32] nPhyDiStateCount[0]
timer_main_thread exiting [PID: 155217]
L1_MEM_MGR: [instID 0] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[0]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       187 /         Size:  1,896,984,800
        DPDK Buffers Alloc:        21 /         Size:    170,985,216
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:       209 /         Size:  2,116,964,872
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[0]
      Processed in:                              21.35 milli-secs
      From API Arrival:                          21.39 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[1] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 1, sendStop: 9, testFileName: 536875218, phyIdStart: 1, phyIdStop: 2
    PHY_SHUTDOWN PhyInstance[1] nPhyDiState[32] nPhyDiStateCount[0]
L1_MEM_MGR: [instID 1] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[1]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       148 /         Size:  1,856,111,224
        DPDK Buffers Alloc:        16 /         Size:    124,475,904
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:       165 /         Size:  2,029,581,984
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[1]
      Processed in:                              11.07 milli-secs
      From API Arrival:                          32.47 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[2] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 2, sendStop: 9, testFileName: 536875218, phyIdStart: 2, phyIdStop: 3
    PHY_SHUTDOWN PhyInstance[2] nPhyDiState[32] nPhyDiStateCount[0]
L1_MEM_MGR: [instID 2] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[2]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       109 /         Size:  1,815,237,648
        DPDK Buffers Alloc:        11 /         Size:     77,966,592
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:       121 /         Size:  1,942,199,096
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[2]
      Processed in:                              10.89 milli-secs
      From API Arrival:                          43.37 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[3] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 3, sendStop: 9, testFileName: 536875218, phyIdStart: 3, phyIdStop: 4
    PHY_SHUTDOWN PhyInstance[3] nPhyDiState[32] nPhyDiStateCount[0]

EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 0 in core 4 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 1 in core 5 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 2 in core 6 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 3 in core 36 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 4 in core 37 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 5 in core 38 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:All consumer threads are destroyed!
EBBUPOOL [INFO][ebbu_pool_maintenance]:Framework Maintenance thread is destroyed successfully!
EBBUPOOL [INFO][ebbu_pool_release_threads]:Threads Released successfully!
EBBUPOOL [INFO][ebbu_pool_release_queues]:Release queues successfully!
EBBUPOOL [INFO][ebbu_pool_release_handler]:Release handler successfully!

MLogPrint: ext_filename(.//l1mlog_wls0_FD_4306_timer.bin)
    Opening MLog File: .//l1mlog_wls0_FD_4306_timer.bin
    MLog file .//l1mlog_wls0_FD_4306_timer.bin closed
    Mlog Print with Time successful

[phydi_get_mlog_stats_nr5g] filename: .//l1_mlog_stats.txt
L1_MEM_MGR: [instID 3] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[3]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        70 /         Size:  1,774,364,072
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:        71 /         Size:  1,823,358,928
----------------------------------------------------------------------------


[1;35m
wls_print_stats
[0m[1;35mnWlsInst[0] nCellMapping[0x00000100001fffff]
[0mCell QueueAlloc  CellAlloc   CellSend      Diff1       Diff
   0    9769548    9769500    9769500         48          0
   1    6252528    6252480    6252480         48          0
   2    2735508    2735460    2735460         48          0
   3    2735508    2735460    2735460         48          0
   4         48          0          0         48          0
   5         48          0          0         48          0
   6         48          0          0         48          0
   7         48          0          0         48          0
   8         48          0          0         48          0
   9         48          0          0         48          0
  10         48          0          0         48          0
  11         48          0          0         48          0
  12         48          0          0         48          0
  13         48          0          0         48          0
  14         48          0          0         48          0
  15         48          0          0         48          0
  16         48          0          0         48          0
  17         48          0          0         48          0
  18         48          0          0         48          0
  19         48          0          0         48          0
  20         48          0          0         48          0
  40    2505550    2505502    2505502         48          0
[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[3]
      Processed in:                           1,061.86 milli-secs
      From API Arrival:                       1,105.24 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[0] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        54 /         Size:  1,451,287,976
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:        55 /         Size:  1,500,282,832
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[0]
      Processed in:                             429.45 milli-secs
      From API Arrival:                       1,515.57 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        54 /         Size:  1,451,287,976
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:        55 /         Size:  1,500,282,832
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[1] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        38 /         Size:  1,128,211,880
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:        39 /         Size:  1,177,206,736
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[1]
      Processed in:                             430.89 milli-secs
      From API Arrival:                       1,935.49 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        38 /         Size:  1,128,211,880
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:        39 /         Size:  1,177,206,736
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[2] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        22 /         Size:    805,135,784
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:        23 /         Size:    854,130,640
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[2]
      Processed in:                             426.81 milli-secs
      From API Arrival:                       2,351.88 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        22 /         Size:    805,135,784
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:        23 /         Size:    854,130,640
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[3] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:         6 /         Size:    482,059,688
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:         7 /         Size:    531,054,544
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[3]
      Processed in:                             431.02 milli-secs
      From API Arrival:                       1,721.93 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:         6 /         Size:    482,059,688
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:         7 /         Size:    531,054,544
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_ADD_REMOVE_CORE from nCoreId[0]
[0mphycfg_set_options: PDSCH_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: PUSCH_MMSE_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: PUCCH_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: CE_INTERP_METHOD[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: LINEAR_INTERP_ENABLE nCellMask[0x0000000000ffffff]
      Cell[0] [ 4] Len[1]
      Cell[1] [ 4] Len[1]
      Cell[2] [ 4] Len[1]
      Cell[3] [ 4] Len[1]
      Cell[4] [ 4] Len[1]
      Cell[5] [ 4] Len[1]
      Cell[6] [ 4] Len[1]
      Cell[7] [ 4] Len[1]
      Cell[8] [ 4] Len[1]
      Cell[9] [ 4] Len[1]
      Cell[10] [ 4] Len[1]
      Cell[11] [ 4] Len[1]
      Cell[12] [ 4] Len[1]
      Cell[13] [ 4] Len[1]
      Cell[14] [ 4] Len[1]
      Cell[15] [ 4] Len[1]
      Cell[16] [ 4] Len[1]
      Cell[17] [ 4] Len[1]
      Cell[18] [ 4] Len[1]
      Cell[19] [ 4] Len[1]
      Cell[20] [ 4] Len[1]
      Cell[21] [ 4] Len[1]
      Cell[22] [ 4] Len[1]
      Cell[23] [ 4] Len[1]
phycfg_set_options: EBBU_POOL_NUM_QUEUE[4]
phycfg_set_options: EBBU_POOL_QUEUE_SIZE[1024]
phycfg_set_options: EBBU_POOL_NUM_CONTEXT[4]
phycfg_set_options: EBBU_POOL_MAX_CONTEXT_FETCH[2]
phycfg_set_options: REMOVE_MEMCPY_MEMSET[1]
[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[0] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[0]
      Processed in:                              40.42 milli-secs
      From API Arrival:                          40.62 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[1] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[1]
      Processed in:                              40.16 milli-secs
      From API Arrival:                          80.80 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[2] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[2]
      Processed in:                              38.98 milli-secs
      From API Arrival:                         119.80 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[3] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[3]
      Processed in:                              39.85 milli-secs
      From API Arrival:                         159.68 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[0] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [0]:
    nCarrierIdx: 0
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 3
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0
bbdev_nr5g_ul_harq_buf_alloc: nCells[4] nSplitPerCell[2] nHarqSize[4194304] nMaxPointerPagePerCell[16384]
    i[0] j[0] Idx[0]
    i[0] j[1] Idx[16384]
    i[1] j[0] Idx[32768]
    i[1] j[1] Idx[49152]
    i[2] j[0] Idx[65536]
    i[2] j[1] Idx[81920]
    i[3] j[0] Idx[98304]
    i[3] j[1] Idx[114688]
phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

gSymbolDuration:35.714287, gSlotDuration:500.000000
[intsId: 0 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_0 mz_len 1,501,440 bytes!
[intsId: 0] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 0 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 0 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_0 mz_len 121,472 bytes!
[intsId: 0] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 0 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
Using ORAN Config for RU 0 from config file......
[intsId: 0 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_0 mz_len 35,273,088 bytes!
[intsId: 0] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 0 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 0 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_0 mz_len 5,939,456 bytes!
[intsId: 0] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 0 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 0 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_0 mz_len 3,673,856 bytes!
[intsId: 0] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 0 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 0

New ebbupool handler 0x7f6e09f7d500 is generated!, nNumaNode is 1

EBBUPOOL [INFO][ebbu_pool_create_queues]:nQueueNum 4, nQueueCtxNum 4, nQueueCtxMaxFetch 2, total queues 10
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Polling Queue with size 1024 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 0 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 3 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_maintenance]:ebbupool_main is created successfully!

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_0 in core 4 successfully! Pool core index is 0 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_1 in core 5 successfully! Pool core index is 1 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_2 in core 6 successfully! Pool core index is 2 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_3 in core 36 successfully! Pool core index is 3 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_4 in core 37 successfully! Pool core index is 4 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_5 in core 38 successfully! Pool core index is 5 Numa node index is 0

nCell 0 nSlotTick 748000 nDlAliveTick 1496000 nUlAliveTick 2992000


ebbu_pool_event_print_info
=======================================================================
nListType(0) nNumCells(1): 0 
=======================================================================
TASK_NAME           PRI EXT PRE NEX CORE_AFFINITY          DEPENDENCY0         DEPENDENCY1         DEPENDENCY2         DEPENDENCY3         DEPENDENCY4         DEPENDENCY5         DEPENDENCY6         DEPENDENCY7
TMNG_TTI_START        0   0   0   3 0x0000007000000070     NR5G1_DL_CONFIG     NR5G1_UL_CONFIG     NR5G1_DL_BUF_CLR    ---                 ---                 ---                 ---                 ---                
TMNG_SYM2_WAKE_UP     0   0   0   1 0x0000007000000070     NR5G1_UL_PUSCH_CE0  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM6_WAKE_UP     0   0   0   1 0x0000007000000070     NR5G1_UL_PUSCH_EQL0 ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM11_WAKE_UP    0   0   0   1 0x0000007000000070     NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM13_WAKE_UP    0   0   0   2 0x0000007000000070     NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                 ---                 ---                 ---                 ---                 ---                
TMNG_PRACH_WAKE_UP    0   0   0   1 0x0000007000000070     NR5G1_UL_PRACH      ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SRS_WAKE_UP      0   0   0   0 0x0000007000000070     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CONFIG       0   0   1   5 0x0000007000000070     NR5G1_DL_ORAN       NR5G1_DL_CTRL       NR5G1_DL_PDSCH_RS   NR5G1_DL_BEAM_GEN   NR5G1_DL_PDSCH_TB   ---                 ---                 ---                
NR5G1_DL_BUF_CLR      1   0   1   1 0x0000007000000070     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_ORAN         0   0   1   0 0x0000007000000070     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_TB     0   0   1   0 0x0000007000000070     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SCRM   1   1   1   1 0x0000007000000070     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SYM    1   0   2   1 0x0000007000000070     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_RS     1   0   1   1 0x0000007000000070     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CTRL         1   0   1   1 0x0000007000000070     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_CONFIG       0   0   1   7 0x0000007000000070     NR5G1_UL_BEAM_GEN   NR5G1_UL_SRS_DECOMP NR5G1_UL_PRACH      NR5G1_UL_PUSCH_DMRS NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                
NR5G1_UL_PUSCH_DMRS   2   0   1   2 0x0000007000000070     NR5G1_UL_PUSCH_CE0  NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE0    2   0   2   2 0x0000007000000070     NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE7    2   0   3   1 0x0000007000000070     NR5G1_UL_PUSCH_EQL7 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL0   2   0   3   1 0x0000007000000070     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL7   2   0   3   1 0x0000007000000070     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_LLR    1   0   2   1 0x0000007000000070     NR5G1_UL_PUSCH_DEC  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_DEC    1   0   1   0 0x0000007000000070     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_TB     1   1   1   1 0x0000007000000070     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH        2   0   2   1 0x0000007000000070     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PRACH        2   0   2   1 0x0000007000000070     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_DECOMP   2   1   2   1 0x0000007000000070     NR5G1_UL_SRS_CE     ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE       2   0   1   1 0x0000007000000070     NR5G1_UL_SRS_POST   ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE_POST   2   1   1   0 0x0000007000000070     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_POST     1   0   1   1 0x0000007000000070     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_POST         1   0   4   0 0x0000007000000070     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_POST         1   0   5   0 0x0000007000000070     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_GEN     1   0   1   1 0x0000007000000070     NR5G1_DL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_TX      1   0   1   1 0x0000007000000070     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_GEN     1   0   1   1 0x0000007000000070     NR5G1_UL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_TX      1   0   1   1 0x0000007000000070     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH_BEAM_GEN   2   0   0   0 0x0000007000000070     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
[1;32mMSG_TYPE_PHY_CONFIG_REQ[0]
      Processed in:                           1,134.68 milli-secs
      From API Arrival:                       1,134.69 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[1] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [1]:
    nCarrierIdx: 1
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 3
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0
phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

[intsId: 1 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_1 mz_len 1,501,440 bytes!
[intsId: 1] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 1 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 1 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_1 mz_len 121,472 bytes!
[intsId: 1] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 1 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
Using ORAN Config for RU 0 from config file......
[intsId: 1 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 1 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_1 mz_len 35,273,088 bytes!
[intsId: 1] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 1 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 1 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_1 mz_len 5,939,456 bytes!
[intsId: 1] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 1 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 1 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_1 mz_len 3,673,856 bytes!
[intsId: 1] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 1 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 1

nCell 1 nSlotTick 748000 nDlAliveTick 1496000 nUlAliveTick 2992000
[1;32mMSG_TYPE_PHY_CONFIG_REQ[1]
      Processed in:                              25.72 milli-secs
      From API Arrival:                       1,160.44 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[2] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [2]:
    nCarrierIdx: 2
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 3
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0
phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

[intsId: 2 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_2 mz_len 1,501,440 bytes!
[intsId: 2] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 2 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 2 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_2 mz_len 121,472 bytes!
[intsId: 2] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 2 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
Using ORAN Config for RU 0 from config file......
[intsId: 2 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 2 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_2 mz_len 35,273,088 bytes!
[intsId: 2] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 2 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 2 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_2 mz_len 5,939,456 bytes!
[intsId: 2] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 2 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 2 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_2 mz_len 3,673,856 bytes!
[intsId: 2] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 2 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 2

nCell 2 nSlotTick 748000 nDlAliveTick 1496000 nUlAliveTick 2992000
[1;32mMSG_TYPE_PHY_CONFIG_REQ[2]
      Processed in:                              22.21 milli-secs
      From API Arrival:                       1,182.67 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[3] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [3]:
    nCarrierIdx: 3
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 3
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0
phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

[intsId: 3 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 3 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_3 mz_len 1,501,440 bytes!
[intsId: 3] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 3 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 3 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 3 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_3 mz_len 121,472 bytes!
[intsId: 3] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 3 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
Using ORAN Config for RU 0 from config file......
[intsId: 3 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 3 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 3 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_3 mz_len 35,273,088 bytes!
[intsId: 3] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 3 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 3 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 3 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_3 mz_len 5,939,456 bytes!
[intsId: 3] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 3 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 3 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 3 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_3 mz_len 3,673,856 bytes!
[intsId: 3] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 3 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 3

nCell 3 nSlotTick 748000 nDlAliveTick 1496000 nUlAliveTick 2992000
[1;32mMSG_TYPE_PHY_CONFIG_REQ[3]
      Processed in:                              29.99 milli-secs
      From API Arrival:                       1,212.68 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[0] from nCoreId[0]
[0mMLogRestart
MLogOpen: filename(.//l1mlog_wls0.bin) mlogSubframes (128), mlogCores(40), mlogSize(10000) mlog_mask (-1)
    mlogSubframes (128), mlogCores(40), mlogSize(10000)
    localMLogTimerInit
        System clock (rdtsc)  resolution 1496488297 [Hz]
        Ticks per us 1496
    MLog Storage: 0x7f6e5c1f1100 -> 0x7f6e5f2c7830 [ 51210032 bytes ]
    localMLogFreqReg: 1496. Storing: 1496
    Mlog Open successful

MLogSetup nCoreMask0(0x0000007000000070) nCoreMask1(0x0000000000000000) nCoreMask2(0x0000000000000000) nCoreMask3(0x0000000000000000)
  CoreId(4) Idx(1)
  CoreId(5) Idx(2)
  CoreId(6) Idx(3)
  CoreId(36) Idx(4)
  CoreId(37) Idx(5)
  CoreId(38) Idx(6)
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       244 /         Size:  2,075,780,600
        DPDK Buffers Alloc:        26 /         Size:    217,494,528
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:       271 /         Size:  2,342,269,984
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 0, Mode: 1, Count: 100207, Period: 1, NumSlotPerSfn: 20
ebbu_pool_update_ctx: nQueueCtx[4] nNumCells[4] nIsMassiveMimoConfig[0] nSrsCoreMask[0x0000000000000000]

EBBUPOOL [INFO][ebbu_pool_queue_ctx_set_threshold]:The new threshold is [8] for numa node [0]
[1;32mMSG_TYPE_PHY_START_REQ[0]
      Processed in:                             935.23 milli-secs
      From API Arrival:                         935.24 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[1] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       244 /         Size:  2,075,780,600
        DPDK Buffers Alloc:        26 /         Size:    217,494,528
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:       271 /         Size:  2,342,269,984
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 1, Mode: 1, Count: 100207, Period: 1, NumSlotPerSfn: 20
[1;32mMSG_TYPE_PHY_START_REQ[1]
      Processed in:                               0.93 milli-secs
      From API Arrival:                         936.19 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[2] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       244 /         Size:  2,075,780,600
        DPDK Buffers Alloc:        26 /         Size:    217,494,528
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:       271 /         Size:  2,342,269,984
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 2, Mode: 1, Count: 100207, Period: 1, NumSlotPerSfn: 20
[1;32mMSG_TYPE_PHY_START_REQ[2]
      Processed in:                               0.62 milli-secs
      From API Arrival:                         936.83 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[3] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       244 /         Size:  2,075,780,600
        DPDK Buffers Alloc:        26 /         Size:    217,494,528
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:       271 /         Size:  2,342,269,984
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 3, Mode: 1, Count: 100207, Period: 1, NumSlotPerSfn: 20
Timer Mode
timer_init: coreBind: 2, corePriority: 96, corePolicy: 1


timer_reg_proc: nPeriod: 1, SkipTti: 10, pProc: 0x1459d30, lpData: (nil), Numerology: 1
                Period: 1, SkipTti: 10, FirstFew: 200


timer_reg_proc_symbol: nSymbol: 6, pProc: 0x143c810, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 10, pProc: 0x143c840, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 1, pProc: 0x143c870, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 3, pProc: 0x143c8a0, lpData: (nil)
nr5g_gnb_urllc_register_call_backs: nTimerMode[1] nUrllcMiniSlotMask[0]
[1;32mMSG_TYPE_PHY_START_REQ[3]
      Processed in:                               4.62 milli-secs
      From API Arrival:                         941.46 milli-secs
[0mtimer_main_thread:        [PID: 155889] binding on [CPU  2] [PRIO: 96] [POLICY:  1]
                          Numerology: [     1], numSlotsPerSubframe: [ 2], ttiPeriod: [ 500 usecs]
                        Period (usecs):     35     71    107    142    178    214    250    285    321    357    392    428    464    500 
                    Fn Callbacks (Sym):      0      1      2      3      4      5      6      7      8      9     10     11     12     13
                          Instance 0  :    YES    YES     NO    YES     NO     NO    YES     NO     NO     NO    YES     NO     NO     NO 
                          Instance 1  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 
                          Instance 2  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 

ebbu_pool_update_frame_slot_sym_num: nSlotIdx[1997] frame,slot[1023,18] nNumSlotPerSfn[20]
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min  5Sec ] NumActiveCarrier: 4 NumBbuCores: 6. Tti2Tti Time: [500.00..504.60..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     170.00    265.98    490.00 |       34%       53%       98%
    UL_LINK  MU1  |     435.00    456.34    470.00 |       87%       91%       94%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    300,774     256,000 |     28,657 /     28,657      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    300,774     256,000 |     28,657 /     28,657      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |    300,774     256,000 |     28,657 /     28,657      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |    300,774     256,000 |     28,657 /     28,657      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      4     5     6    36    37    38     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  27.69 27.77 27.68 27.72 27.78 27.68   27.72
     Intr % :   1.21  1.21  1.23  1.20  1.21  1.23    1.22
    Spare % :   0.57  0.56  0.56  0.57  0.56  0.56    0.56
    Sleep % :  70.51 70.44 70.50 70.48 70.42 70.50   70.48
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000 10000 10000
    TTI Min :      0     0     0     0     0     0
    TTI Avg :     37    37    37    37    37    37
    TTI Max :     99    99    98    98    98    99
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|102000|     0|102000|     0|102000| 65280|     0| 65280|     0| 65280| 20400|     0|     0| 20400|  4080|     0|     0|  4080|     0|     0|     0|     0|
   1|102000|     0|102000|     0|102000| 65280|     0| 65280|     0| 65280| 20400|     0|     0| 20400|  4080|     0|     0|  4080|     0|     0|     0|     0|
   2|102000|     0|102000|     0|102000| 65280|     0| 65280|     0| 65280| 20400|     0|     0| 20400|  4080|     0|     0|  4080|     0|     0|     0|     0|
   3|102000|     0|102000|     0|102000| 65280|     0| 65280|     0| 65280| 20400|     0|     0| 20400|  4080|     0|     0|  4080|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 10Sec ] NumActiveCarrier: 4 NumBbuCores: 6. Tti2Tti Time: [500.00..504.60..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     170.00    265.91    490.00 |       34%       53%       98%
    UL_LINK  MU1  |     435.00    451.59    470.00 |       87%       90%       94%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    300,851     256,032 |     28,672 /     28,672      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    300,851     256,032 |     28,672 /     28,672      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |    300,851     256,032 |     28,672 /     28,672      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |    300,851     256,032 |     28,672 /     28,672      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      4     5     6    36    37    38     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  38.17 38.31 38.27 38.19 38.32 38.26   38.25
     Intr % :   1.67  1.67  1.70  1.67  1.69  1.70    1.68
    Spare % :   0.55  0.52  0.52  0.55  0.52  0.52    0.53
    Sleep % :  59.59 59.48 59.49 59.56 59.44 59.49   59.51
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10001 10001 10001 10001 10001 10001
    TTI Min :      1     1     1     1     1     1
    TTI Avg :     37    37    37    37    37    37
    TTI Max :     98    98    98    98    98    98
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   1|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   2|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   3|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 15Sec ] NumActiveCarrier: 4 NumBbuCores: 6. Tti2Tti Time: [500.00..504.60..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     170.00    265.94    490.00 |       34%       53%       98%
    UL_LINK  MU1  |     435.00    451.50    470.00 |       87%       90%       94%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    300,851     255,968 |     28,672 /     28,672      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    300,851     255,968 |     28,672 /     28,672      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |    300,851     255,968 |     28,672 /     28,672      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |    300,851     255,968 |     28,672 /     28,672      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      4     5     6    36    37    38     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  38.25 38.22 38.23 38.23 38.27 38.28   38.25
     Intr % :   1.68  1.68  1.70  1.68  1.68  1.71    1.69
    Spare % :   0.53  0.52  0.52  0.53  0.52  0.52    0.52
    Sleep % :  59.53 59.56 59.53 59.54 59.50 59.47   59.52
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :   9999  9999  9999  9999  9999  9999
    TTI Min :      1     1     1     1     1     1
    TTI Avg :     37    37    37    37    37    37
    TTI Max :     98    98    98    98    98    98
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   1|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   2|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   3|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 20Sec ] NumActiveCarrier: 4 NumBbuCores: 6. Tti2Tti Time: [500.00..504.55..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     170.00    266.05    490.00 |       34%       53%       98%
    UL_LINK  MU1  |     435.00    451.67    470.00 |       87%       90%       94%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    300,851     255,968 |     28,672 /     28,672      0.00%      31,984 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    300,851     255,968 |     28,672 /     28,672      0.00%      31,984 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |    300,851     255,968 |     28,672 /     28,672      0.00%      31,984 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |    300,851     255,968 |     28,672 /     28,672      0.00%      31,984 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      4     5     6    36    37    38     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  38.23 38.33 38.19 38.18 38.39 38.24   38.26
     Intr % :   1.67  1.68  1.71  1.68  1.68  1.70    1.69
    Spare % :   0.54  0.52  0.54  0.54  0.52  0.54    0.53
    Sleep % :  59.55 59.45 59.54 59.57 59.39 59.50   59.50
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :   9999  9999  9999  9999  9999  9999
    TTI Min :      1     1     1     1     1     1
    TTI Avg :     37    37    37    37    37    37
    TTI Max :     98    99    98    98    98    98
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0| 99950|     0| 99950|     0| 99950| 63968|     0| 63968|     0| 63968| 19990|     0|     0| 19990|  3998|     0|     0|  3998|     0|     0|     0|     0|
   1| 99950|     0| 99950|     0| 99950| 63968|     0| 63968|     0| 63968| 19990|     0|     0| 19990|  3998|     0|     0|  3998|     0|     0|     0|     0|
   2| 99950|     0| 99950|     0| 99950| 63968|     0| 63968|     0| 63968| 19990|     0|     0| 19990|  3998|     0|     0|  3998|     0|     0|     0|     0|
   3| 99950|     0| 99950|     0| 99950| 63968|     0| 63968|     0| 63968| 19990|     0|     0| 19990|  3998|     0|     0|  3998|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 25Sec ] NumActiveCarrier: 4 NumBbuCores: 6. Tti2Tti Time: [500.00..504.57..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     170.00    265.94    490.00 |       34%       53%       98%
    UL_LINK  MU1  |     435.00    451.73    470.00 |       87%       90%       94%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    300,851     256,000 |     28,672 /     28,672      0.00%      32,016 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    300,851     256,000 |     28,672 /     28,672      0.00%      32,016 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |    300,851     256,000 |     28,672 /     28,672      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |    300,851     256,000 |     28,672 /     28,672      0.00%      32,016 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      4     5     6    36    37    38     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  38.21 38.30 38.25 38.23 38.26 38.23   38.25
     Intr % :   1.67  1.68  1.69  1.68  1.69  1.72    1.69
    Spare % :   0.53  0.53  0.52  0.53  0.53  0.52    0.53
    Sleep % :  59.57 59.48 59.52 59.54 59.51 59.51   59.52
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000 10000 10000
    TTI Min :      1     1     1     1     1     1
    TTI Avg :     37    37    37    37    37    37
    TTI Max :     98    98    98    98    98    99
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|100050|     0|100050|     0|100050| 64032|     0| 64032|     0| 64032| 20010|     0|     0| 20010|  4002|     0|     0|  4002|     0|     0|     0|     0|
   1|100050|     0|100050|     0|100050| 64032|     0| 64032|     0| 64032| 20010|     0|     0| 20010|  4002|     0|     0|  4002|     0|     0|     0|     0|
   2|100032|     0|100032|     0|100032| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   3|100050|     0|100050|     0|100050| 64032|     0| 64032|     0| 64032| 20010|     0|     0| 20010|  4002|     0|     0|  4002|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 30Sec ] NumActiveCarrier: 4 NumBbuCores: 6. Tti2Tti Time: [500.00..504.57..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     170.00    266.14    490.00 |       34%       53%       98%
    UL_LINK  MU1  |     435.00    451.68    470.00 |       87%       90%       94%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    300,851     256,032 |     28,672 /     28,672      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    300,851     256,032 |     28,672 /     28,672      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |    300,851     256,032 |     28,672 /     28,672      0.00%      32,016 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |    300,851     256,032 |     28,672 /     28,672      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      4     5     6    36    37    38     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  38.23 38.31 38.22 38.24 38.34 38.23   38.26
     Intr % :   1.66  1.67  1.71  1.67  1.69  1.71    1.69
    Spare % :   0.54  0.52  0.54  0.54  0.52  0.54    0.53
    Sleep % :  59.55 59.47 59.51 59.53 59.43 59.50   59.50
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10001 10001 10001 10001 10001 10001
    TTI Min :      2     1     1     1     2     1
    TTI Avg :     37    37    37    37    37    37
    TTI Max :     98    98    98    98    98    98
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   1|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   2|100000|     0|100000|     0|100000|128032|     0|128032|     0|128032| 20010|     0|     0| 20010|  4002|     0|     0|  4002|     0|     0|     0|     0|
   3|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 35Sec ] NumActiveCarrier: 4 NumBbuCores: 6. Tti2Tti Time: [500.00..504.52..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     170.00    266.03    490.00 |       34%       53%       98%
    UL_LINK  MU1  |     435.00    451.36    470.00 |       87%       90%       94%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    300,851     256,000 |     28,672 /     28,672      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    300,851     256,000 |     28,672 /     28,672      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |    300,851     256,000 |     28,672 /     28,672      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |    300,851     256,000 |     28,672 /     28,672      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      4     5     6    36    37    38     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  38.18 38.27 38.27 38.22 38.31 38.29   38.26
     Intr % :   1.67  1.68  1.70  1.67  1.70  1.70    1.69
    Spare % :   0.55  0.52  0.53  0.55  0.52  0.53    0.53
    Sleep % :  59.58 59.51 59.47 59.54 59.44 59.46   59.50
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000 10000 10000
    TTI Min :      1     1     1     1     1     1
    TTI Avg :     37    37    37    37    37    37
    TTI Max :     99    98    98    98    98    98
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   1|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   2|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   3|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 40Sec ] NumActiveCarrier: 4 NumBbuCores: 6. Tti2Tti Time: [500.00..504.31..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     165.00    265.82    490.00 |       33%       53%       98%
    UL_LINK  MU1  |     435.00    451.31    470.00 |       87%       90%       94%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    300,851     256,000 |     28,672 /     28,672      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    300,851     256,000 |     28,672 /     28,672      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |    300,851     256,000 |     28,672 /     28,672      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |    300,851     256,000 |     28,672 /     28,672      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      4     5     6    36    37    38     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  38.23 38.26 38.29 38.22 38.27 38.30   38.26
     Intr % :   1.68  1.67  1.70  1.68  1.69  1.70    1.69
    Spare % :   0.53  0.52  0.53  0.53  0.52  0.53    0.53
    Sleep % :  59.54 59.52 59.46 59.55 59.49 59.44   59.50
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000 10000 10000
    TTI Min :      1     1     1     1     1     1
    TTI Avg :     37    37    37    37    37    37
    TTI Max :     98    99    98    98    98    98
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   1|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   2|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   3|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 45Sec ] NumActiveCarrier: 4 NumBbuCores: 6. Tti2Tti Time: [500.00..504.35..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     170.00    265.81    490.00 |       34%       53%       98%
    UL_LINK  MU1  |     435.00    451.15    465.00 |       87%       90%       93%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    300,851     256,000 |     28,672 /     28,672      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    300,851     256,000 |     28,672 /     28,672      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |    300,851     256,000 |     28,672 /     28,672      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |    300,851     256,000 |     28,672 /     28,672      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      4     5     6    36    37    38     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  38.19 38.37 38.23 38.21 38.36 38.23   38.27
     Intr % :   1.68  1.67  1.70  1.67  1.69  1.71    1.69
    Spare % :   0.53  0.52  0.54  0.53  0.53  0.54    0.53
    Sleep % :  59.59 59.42 59.51 59.57 59.40 59.51   59.50
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000 10000 10000
    TTI Min :      1     1     1     1     1     1
    TTI Avg :     37    37    37    37    37    37
    TTI Max :     98    98    98    98    98    98
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   1|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   2|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   3|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 50Sec ] NumActiveCarrier: 4 NumBbuCores: 6. Tti2Tti Time: [500.00..504.65..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     170.00    265.89    490.00 |       34%       53%       98%
    UL_LINK  MU1  |     435.00    451.50    470.00 |       87%       90%       94%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    300,851     255,968 |     28,672 /     28,672      0.00%      31,984 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    300,851     255,968 |     28,672 /     28,672      0.00%      31,984 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |    300,851     255,968 |     28,672 /     28,672      0.00%      31,984 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |    300,851     255,968 |     28,672 /     28,672      0.00%      31,984 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      4     5     6    36    37    38     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  38.22 38.31 38.19 38.21 38.29 38.20   38.24
     Intr % :   1.68  1.67  1.69  1.67  1.70  1.71    1.69
    Spare % :   0.53  0.52  0.53  0.53  0.52  0.54 
    Sleep % :  59.55 59.47 59.56 59.57 59.46 59.54   59.52
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :   9999  9999  9999  9999  9999  9999
    TTI Min :      1     1     1     1     1     1
    TTI Avg :     37    37    37    37    37    37
    TTI Max :     98    98    98    98    98    98
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0| 99950|     0| 99950|     0| 99950| 63968|     0| 63968|     0| 63968| 19990|     0|     0| 19990|  3998|     0|     0|  3998|     0|     0|     0|     0|
   1| 99950|     0| 99950|     0| 99950| 63968|     0| 63968|     0| 63968| 19990|     0|     0| 19990|  3998|     0|     0|  3998|     0|     0|     0|     0|
   2| 99950|     0| 99950|     0| 99950| 63968|     0| 63968|     0| 63968| 19990|     0|     0| 19990|  3998|     0|     0|  3998|     0|     0|     0|     0|
   3| 99950|     0| 99950|     0| 99950| 63968|     0| 63968|     0| 63968| 19990|     0|     0| 19990|  3998|     0|     0|  3998|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
ebbu_pool_update_multi_cell_status Call Stop: (nPhyDiStartCurrCount 100207 nPhyDiStartCount 100207)
phydi_stop[from 2]: phyInstance: -1, sendStop: 1, phyIdStart: 0, phyIdStop: 40
    PHY_STOP PhyInstance[0] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    PHY_STOP PhyInstance[1] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    PHY_STOP PhyInstance[2] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    PHY_STOP PhyInstance[3] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    Send MSG_TYPE_PHY_STOP_RESP[0]
    Send MSG_TYPE_PHY_STOP_RESP[1]
    Send MSG_TYPE_PHY_STOP_RESP[2]
    Send MSG_TYPE_PHY_STOP_RESP[3]
[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[0] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 0, sendStop: 9, testFileName: 536875219, phyIdStart: 0, phyIdStop: 1
    PHY_SHUTDOWN PhyInstance[0] nPhyDiState[32] nPhyDiStateCount[0]
timer_main_thread exiting [PID: 155889]
L1_MEM_MGR: [instID 0] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[0]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       187 /         Size:  1,896,984,800
        DPDK Buffers Alloc:        21 /         Size:    170,985,216
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:       209 /         Size:  2,116,964,872
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[0]
      Processed in:                              21.50 milli-secs
      From API Arrival:                          21.66 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[1] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 1, sendStop: 9, testFileName: 536875219, phyIdStart: 1, phyIdStop: 2
    PHY_SHUTDOWN PhyInstance[1] nPhyDiState[32] nPhyDiStateCount[0]
L1_MEM_MGR: [instID 1] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[1]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       148 /         Size:  1,856,111,224
        DPDK Buffers Alloc:        16 /         Size:    124,475,904
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:       165 /         Size:  2,029,581,984
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[1]
      Processed in:                              11.11 milli-secs
      From API Arrival:                          32.78 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[2] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 2, sendStop: 9, testFileName: 536875219, phyIdStart: 2, phyIdStop: 3
    PHY_SHUTDOWN PhyInstance[2] nPhyDiState[32] nPhyDiStateCount[0]
L1_MEM_MGR: [instID 2] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[2]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       109 /         Size:  1,815,237,648
        DPDK Buffers Alloc:        11 /         Size:     77,966,592
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:       121 /         Size:  1,942,199,096
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[2]
      Processed in:                              10.87 milli-secs
      From API Arrival:                          43.66 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[3] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 3, sendStop: 9, testFileName: 536875219, phyIdStart: 3, phyIdStop: 4
    PHY_SHUTDOWN PhyInstance[3] nPhyDiState[32] nPhyDiStateCount[0]

EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 0 in core 4 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 1 in core 5 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 2 in core 6 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 3 in core 36 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 4 in core 37 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 5 in core 38 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:All consumer threads are destroyed!
EBBUPOOL [INFO][ebbu_pool_maintenance]:Framework Maintenance thread is destroyed successfully!
EBBUPOOL [INFO][ebbu_pool_release_threads]:Threads Released successfully!
EBBUPOOL [INFO][ebbu_pool_release_queues]:Release queues successfully!
EBBUPOOL [INFO][ebbu_pool_release_handler]:Release handler successfully!

MLogPrint: ext_filename(.//l1mlog_wls0_FD_4307_timer.bin)
    Opening MLog File: .//l1mlog_wls0_FD_4307_timer.bin
    MLog file .//l1mlog_wls0_FD_4307_timer.bin closed
    Mlog Print with Time successful

[phydi_get_mlog_stats_nr5g] filename: .//l1_mlog_stats.txt
L1_MEM_MGR: [instID 3] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[3]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        70 /         Size:  1,774,364,072
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:        71 /         Size:  1,823,358,928
----------------------------------------------------------------------------


[1;35m
wls_print_stats
[0m[1;35mnWlsInst[0] nCellMapping[0x00000100001fffff]
[0mCell QueueAlloc  CellAlloc   CellSend      Diff1       Diff
   0   10160328   10160280   10160280         48          0
   1    6643308    6643260    6643260         48          0
   2    3126288    3126240    3126240         48          0
   3    3126288    3126240    3126240         48          0
   4         48          0          0         48          0
   5         48          0          0         48          0
   6         48          0          0         48          0
   7         48          0          0         48          0
   8         48          0          0         48          0
   9         48          0          0         48          0
  10         48          0          0         48          0
  11         48          0          0         48          0
  12         48          0          0         48          0
  13         48          0          0         48          0
  14         48          0          0         48          0
  15         48          0          0         48          0
  16         48          0          0         48          0
  17         48          0          0         48          0
  18         48          0          0         48          0
  19         48          0          0         48          0
  20         48          0          0         48          0
  40    2605781    2605733    2605733         48          0
[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[3]
      Processed in:                           1,062.26 milli-secs
      From API Arrival:                       1,105.93 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[0] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        54 /         Size:  1,451,287,976
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:        55 /         Size:  1,500,282,832
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[0]
      Processed in:                             420.41 milli-secs
      From API Arrival:                       1,506.90 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        54 /         Size:  1,451,287,976
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:        55 /         Size:  1,500,282,832
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[1] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        38 /         Size:  1,128,211,880
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:        39 /         Size:  1,177,206,736
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[1]
      Processed in:                             429.70 milli-secs
      From API Arrival:                       1,925.70 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        38 /         Size:  1,128,211,880
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:        39 /         Size:  1,177,206,736
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[2] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        22 /         Size:    805,135,784
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:        23 /         Size:    854,130,640
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[2]
      Processed in:                             435.23 milli-secs
      From API Arrival:                       2,350.46 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        22 /         Size:    805,135,784
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:        23 /         Size:    854,130,640
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[3] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:         6 /         Size:    482,059,688
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:         7 /         Size:    531,054,544
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[3]
      Processed in:                             442.21 milli-secs
      From API Arrival:                       1,731.34 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:         6 /         Size:    482,059,688
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:         7 /         Size:    531,054,544
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_ADD_REMOVE_CORE from nCoreId[0]
[0mphycfg_set_options: PDSCH_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: PUSCH_MMSE_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: PUCCH_SPLIT[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: CE_INTERP_METHOD[2] nCellMask[0xffffffffffffffff]
phycfg_set_options: LINEAR_INTERP_ENABLE nCellMask[0x0000000000ffffff]
      Cell[0] [ 4] Len[1]
      Cell[1] [ 4] Len[1]
      Cell[2] [ 4] Len[1]
      Cell[3] [ 4] Len[1]
      Cell[4] [ 4] Len[1]
      Cell[5] [ 4] Len[1]
      Cell[6] [ 4] Len[1]
      Cell[7] [ 4] Len[1]
      Cell[8] [ 4] Len[1]
      Cell[9] [ 4] Len[1]
      Cell[10] [ 4] Len[1]
      Cell[11] [ 4] Len[1]
      Cell[12] [ 4] Len[1]
      Cell[13] [ 4] Len[1]
      Cell[14] [ 4] Len[1]
      Cell[15] [ 4] Len[1]
      Cell[16] [ 4] Len[1]
      Cell[17] [ 4] Len[1]
      Cell[18] [ 4] Len[1]
      Cell[19] [ 4] Len[1]
      Cell[20] [ 4] Len[1]
      Cell[21] [ 4] Len[1]
      Cell[22] [ 4] Len[1]
      Cell[23] [ 4] Len[1]
phycfg_set_options: EBBU_POOL_NUM_QUEUE[4]
phycfg_set_options: EBBU_POOL_QUEUE_SIZE[1024]
phycfg_set_options: EBBU_POOL_NUM_CONTEXT[4]
phycfg_set_options: EBBU_POOL_MAX_CONTEXT_FETCH[2]
phycfg_set_options: REMOVE_MEMCPY_MEMSET[1]
[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[0] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[0]
      Processed in:                              39.92 milli-secs
      From API Arrival:                          40.11 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[1] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[1]
      Processed in:                              39.00 milli-secs
      From API Arrival:                          79.13 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[2] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[2]
      Processed in:                              38.92 milli-secs
      From API Arrival:                         118.07 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_UL_IQ_SAMPLES[3] from nCoreId[0]
[0m    phydi_nr5g_allocate_buffers: TOTAL Allocated: 188020224    gDLIqLogBufferSize[64]   gULIqLogBufferSize[64]
    phydi_nr5g_allocate_srs_buffers: TOTAL Allocated: 93929472
[1;32mMSG_TYPE_PHY_UL_IQ_SAMPLES[3]
      Processed in:                              38.80 milli-secs
      From API Arrival:                         156.90 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[0] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [0]:
    nCarrierIdx: 0
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 3
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0
bbdev_nr5g_ul_harq_buf_alloc: nCells[4] nSplitPerCell[2] nHarqSize[4194304] nMaxPointerPagePerCell[16384]
    i[0] j[0] Idx[0]
    i[0] j[1] Idx[16384]
    i[1] j[0] Idx[32768]
    i[1] j[1] Idx[49152]
    i[2] j[0] Idx[65536]
    i[2] j[1] Idx[81920]
    i[3] j[0] Idx[98304]
    i[3] j[1] Idx[114688]
phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

gSymbolDuration:35.714287, gSlotDuration:500.000000
Using ORAN Config for RU 0 from config file......
[intsId: 0 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_0 mz_len 1,501,440 bytes!
[intsId: 0] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 0 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 0 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_0 mz_len 121,472 bytes!
[intsId: 0] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 0 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
[intsId: 0 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 0 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_0 mz_len 35,273,088 bytes!
[intsId: 0] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 0 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 0 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_0 mz_len 5,939,456 bytes!
[intsId: 0] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 0 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 0 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 0 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_0 mz_len 3,673,856 bytes!
[intsId: 0] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 0 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 0

New ebbupool handler 0x7f6e09f7d500 is generated!, nNumaNode is 1

EBBUPOOL [INFO][ebbu_pool_create_queues]:nQueueNum 4, nQueueCtxNum 4, nQueueCtxMaxFetch 2, total queues 10
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Polling Queue with size 1024 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 0 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 1 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 1 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 2 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 2 Ctx 3 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_create_queues]:Create Queue 3 Ctx 0 with size 1024 for numa node 0 successfully!
EBBUPOOL [INFO][ebbu_pool_maintenance]:ebbupool_main is created successfully!

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_0 in core 4 successfully! Pool core index is 0 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_1 in core 5 successfully! Pool core index is 1 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_2 in core 6 successfully! Pool core index is 2 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_3 in core 36 successfully! Pool core index is 3 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_4 in core 37 successfully! Pool core index is 4 Numa node index is 0

EBBUPOOL [INFO][ebbu_pool_consumer_add_core]:Create the consumer thread ebbupool_act_5 in core 38 successfully! Pool core index is 5 Numa node index is 0

nCell 0 nSlotTick 748000 nDlAliveTick 1496000 nUlAliveTick 2992000


ebbu_pool_event_print_info
=======================================================================
nListType(0) nNumCells(1): 0 
=======================================================================
TASK_NAME           PRI EXT PRE NEX CORE_AFFINITY          DEPENDENCY0         DEPENDENCY1         DEPENDENCY2         DEPENDENCY3         DEPENDENCY4         DEPENDENCY5         DEPENDENCY6         DEPENDENCY7
TMNG_TTI_START        0   0   0   3 0x0000007000000070     NR5G1_DL_CONFIG     NR5G1_UL_CONFIG     NR5G1_DL_BUF_CLR    ---                 ---                 ---                 ---                 ---                
TMNG_SYM2_WAKE_UP     0   0   0   1 0x0000007000000070     NR5G1_UL_PUSCH_CE0  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM6_WAKE_UP     0   0   0   1 0x0000007000000070     NR5G1_UL_PUSCH_EQL0 ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM11_WAKE_UP    0   0   0   1 0x0000007000000070     NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SYM13_WAKE_UP    0   0   0   2 0x0000007000000070     NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                 ---                 ---                 ---                 ---                 ---                
TMNG_PRACH_WAKE_UP    0   0   0   1 0x0000007000000070     NR5G1_UL_PRACH      ---                 ---                 ---                 ---                 ---                 ---                 ---                
TMNG_SRS_WAKE_UP      0   0   0   0 0x0000007000000070     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CONFIG       0   0   1   5 0x0000007000000070     NR5G1_DL_ORAN       NR5G1_DL_CTRL       NR5G1_DL_PDSCH_RS   NR5G1_DL_BEAM_GEN   NR5G1_DL_PDSCH_TB   ---                 ---                 ---                
NR5G1_DL_BUF_CLR      1   0   1   1 0x0000007000000070     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_ORAN         0   0   1   0 0x0000007000000070     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_TB     0   0   1   0 0x0000007000000070     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SCRM   1   1   1   1 0x0000007000000070     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_SYM    1   0   2   1 0x0000007000000070     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_PDSCH_RS     1   0   1   1 0x0000007000000070     NR5G1_DL_PDSCH_SYM  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_CTRL         1   0   1   1 0x0000007000000070     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_CONFIG       0   0   1   7 0x0000007000000070     NR5G1_UL_BEAM_GEN   NR5G1_UL_SRS_DECOMP NR5G1_UL_PRACH      NR5G1_UL_PUSCH_DMRS NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_EQL7 NR5G1_UL_PUCCH      ---                
NR5G1_UL_PUSCH_DMRS   2   0   1   2 0x0000007000000070     NR5G1_UL_PUSCH_CE0  NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE0    2   0   2   2 0x0000007000000070     NR5G1_UL_PUSCH_EQL0 NR5G1_UL_PUSCH_CE7  ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_CE7    2   0   3   1 0x0000007000000070     NR5G1_UL_PUSCH_EQL7 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL0   2   0   3   1 0x0000007000000070     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_EQL7   2   0   3   1 0x0000007000000070     NR5G1_UL_PUSCH_LLR  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_LLR    1   0   2   1 0x0000007000000070     NR5G1_UL_PUSCH_DEC  ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_DEC    1   0   1   0 0x0000007000000070     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUSCH_TB     1   1   1   1 0x0000007000000070     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH        2   0   2   1 0x0000007000000070     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PRACH        2   0   2   1 0x0000007000000070     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_DECOMP   2   1   2   1 0x0000007000000070     NR5G1_UL_SRS_CE     ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE       2   0   1   1 0x0000007000000070     NR5G1_UL_SRS_POST   ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_CE_POST   2   1   1   0 0x0000007000000070     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_SRS_POST     1   0   1   1 0x0000007000000070     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_POST         1   0   4   0 0x0000007000000070     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_POST         1   0   5   0 0x0000007000000070     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_GEN     1   0   1   1 0x0000007000000070     NR5G1_DL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_DL_BEAM_TX      1   0   1   1 0x0000007000000070     NR5G1_DL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_GEN     1   0   1   1 0x0000007000000070     NR5G1_UL_BEAM_TX    ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_BEAM_TX      1   0   1   1 0x0000007000000070     NR5G1_UL_POST       ---                 ---                 ---                 ---                 ---                 ---                 ---                
NR5G1_UL_PUCCH_BEAM_GEN   2   0   0   0 0x0000007000000070     ---                 ---                 ---                 ---                 ---                 ---                 ---                 ---                
[1;32mMSG_TYPE_PHY_CONFIG_REQ[0]
      Processed in:                           1,132.56 milli-secs
      From API Arrival:                       1,132.57 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[1] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [1]:
    nCarrierIdx: 1
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 3
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0
phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

[intsId: 1 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_1 mz_len 1,501,440 bytes!
[intsId: 1] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 1 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 1 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_1 mz_len 121,472 bytes!
[intsId: 1] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 1 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
[intsId: 1 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 1 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_1 mz_len 35,273,088 bytes!
[intsId: 1] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 1 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 1 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_1 mz_len 5,939,456 bytes!
[intsId: 1] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 1 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 1 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 1 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_1 mz_len 3,673,856 bytes!
[intsId: 1] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 1 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 1

nCell 1 nSlotTick 748000 nDlAliveTick 1496000 nUlAliveTick 2992000
[1;32mMSG_TYPE_PHY_CONFIG_REQ[1]
      Processed in:                              22.01 milli-secs
      From API Arrival:                       1,154.60 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[2] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [2]:
    nCarrierIdx: 2
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 3
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0
phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

Using ORAN Config for RU 0 from config file......
[intsId: 2 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_2 mz_len 1,501,440 bytes!
[intsId: 2] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 2 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 2 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_2 mz_len 121,472 bytes!
[intsId: 2] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 2 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
[intsId: 2 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 2 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_2 mz_len 35,273,088 bytes!
[intsId: 2] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 2 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 2 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_2 mz_len 5,939,456 bytes!
[intsId: 2] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 2 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 2 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 2 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_2 mz_len 3,673,856 bytes!
[intsId: 2] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 2 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 2

nCell 2 nSlotTick 748000 nDlAliveTick 1496000 nUlAliveTick 2992000
[1;32mMSG_TYPE_PHY_CONFIG_REQ[2]
      Processed in:                              21.54 milli-secs
      From API Arrival:                       1,176.15 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_CONFIG_REQ[3] from nCoreId[0]
[0mnr5g_gnb_mac2phy_api_proc_print_phy_init [3]:
    nCarrierIdx: 3
    nDMRSTypeAPos: 2
    nPhyCellId: 50
    nDLAbsFrePointA: 3500000
    nULAbsFrePointA: 3500000
    nDLBandwidth: 100
    nULBandwidth: 100
    nDLFftSize: 4096
    nULFftSize: 4096
    nSSBPwr: 0
    nSSBAbsFre: 0
    nSSBPeriod: 4
    nSSBSubcSpacing: 1
    nSSBSubcOffset: 0
    nSSBPrbOffset: 0
    nMIB[0]: 255
    nMIB[1]: 255
    nMIB[2]: 255
    nDLK0: 0
    nULK0: 0
    nSSBMask[0]: 0
    nSSBMask[1]: 0
    nNrOfTxAnt: 4
    nNrOfRxAnt: 4
    nNrOfDLPorts: 4
    nNrOfULPorts: 4
    nNrOfDLCSIRSPorts: 4
    nCarrierAggregationLevel: 3
    nSubcCommon: 1
    nFrameDuplexType: 1 (TDD)
    nTddPeriod: 10
    SlotConfig:
        Slot Sym 0 Sym 1 Sym 2 Sym 3 Sym 4 Sym 5 Sym 6 Sym 7 Sym 8 Sym 9 Sym10 Sym11 Sym12 Sym13 
           0   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           1   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           2   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           3   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    GD    GD    UL    UL  
           4   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           5   UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL    UL  
           6   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           7   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           8   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  
           9   DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL    DL  

    nPrachConfIdx: 19
    nPrachSubcSpacing: 4
    nPrachZeroCorrConf: 1
    nPrachRestrictSet: 0
    nPrachRootSeqIdx: 0
    nPrachFreqStart: 0
    nPrachFdm: 1
    nPrachSsbRach: 0
    nPrachNrofRxRU: 4
    nCyclicPrefix: 0
    nGroupHopFlag: 0
    nSequenceHopFlag: 0
    nHoppingId: 0
    nUrllcCapable: 0
    nUrllcMiniSlotMask: 1 (0x00000001)
    nUci2Maps: 0
phy_context_set_slot_type SlotPattern:
    Slot:       0    1    2    3    4    5    6    7    8    9
        0      DL   DL   DL   SP   UL   UL   DL   DL   DL   DL

[intsId: 3 type: L1_MEM_DL_BIT] module PDSCH_DATA_BIT needs 367,104 bytes, previous module needs 0 bytes
[intsId: 3 type: L1_MEM_DL_BIT] succeed to allocate aligned memzone L1_MEM_DL_BIT_id_3 mz_len 1,501,440 bytes!
[intsId: 3] succeed to allocate total memory size 1,501,440 bytes!
[intsId: 3 type: L1_MEM_DL_BIT] stack depth 4 element_size 375,360 (bytes)
[intsId: 3 type: L1_MEM_DL_PTRS] module PDSCH_PTRS needs 52,480 bytes, previous module needs 0 bytes
[intsId: 3 type: L1_MEM_DL_PTRS] succeed to allocate aligned memzone L1_MEM_DL_PTRS_id_3 mz_len 121,472 bytes!
[intsId: 3] succeed to allocate total memory size 1,622,912 bytes!
[intsId: 3 type: L1_MEM_DL_PTRS] stack depth 2 element_size 60,736 (bytes)
Using ORAN Config for RU 0 from config file......
[intsId: 3 type: L1_MEM_UL_PUSCH] module CE needs 3,474,432 bytes, previous module needs 0 bytes
[intsId: 3 type: L1_MEM_UL_PUSCH] module Descramble needs 5,870,592 bytes, previous module needs 3,474,432 bytes
[intsId: 3 type: L1_MEM_UL_PUSCH] succeed to allocate aligned memzone L1_MEM_UL_PUSCH_id_3 mz_len 35,273,088 bytes!
[intsId: 3] succeed to allocate total memory size 36,896,000 bytes!
[intsId: 3 type: L1_MEM_UL_PUSCH] stack depth 6 element_size 5,878,848 (bytes)
[intsId: 3 type: L1_MEM_UL_UCI] module UL_UCI needs 1,476,608 bytes, previous module needs 0 bytes
[intsId: 3 type: L1_MEM_UL_UCI] succeed to allocate aligned memzone L1_MEM_UL_UCI_id_3 mz_len 5,939,456 bytes!
[intsId: 3] succeed to allocate total memory size 42,835,456 bytes!
[intsId: 3 type: L1_MEM_UL_UCI] stack depth 4 element_size 1,484,864 (bytes)
[intsId: 3 type: L1_MEM_UL_SRS] module SRS needs 1,828,672 bytes, previous module needs 0 bytes
[intsId: 3 type: L1_MEM_UL_SRS] succeed to allocate aligned memzone L1_MEM_UL_SRS_id_3 mz_len 3,673,856 bytes!
[intsId: 3] succeed to allocate total memory size 46,509,312 bytes!
[intsId: 3 type: L1_MEM_UL_SRS] stack depth 2 element_size 1,836,928 (bytes)
PHYDI-INIT[from 0] PhyInstance: 3

nCell 3 nSlotTick 748000 nDlAliveTick 1496000 nUlAliveTick 2992000
[1;32mMSG_TYPE_PHY_CONFIG_REQ[3]
      Processed in:                              29.52 milli-secs
      From API Arrival:                       1,205.68 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[0] from nCoreId[0]
[0mMLogRestart
MLogOpen: filename(.//l1mlog_wls0.bin) mlogSubframes (128), mlogCores(40), mlogSize(10000) mlog_mask (-1)
    mlogSubframes (128), mlogCores(40), mlogSize(10000)
    localMLogTimerInit
        System clock (rdtsc)  resolution 1496488048 [Hz]
        Ticks per us 1496
    MLog Storage: 0x7f6e5c1f1100 -> 0x7f6e5f2c7830 [ 51210032 bytes ]
    localMLogFreqReg: 1496. Storing: 1496
    Mlog Open successful

MLogSetup nCoreMask0(0x0000007000000070) nCoreMask1(0x0000000000000000) nCoreMask2(0x0000000000000000) nCoreMask3(0x0000000000000000)
  CoreId(4) Idx(1)
  CoreId(5) Idx(2)
  CoreId(6) Idx(3)
  CoreId(36) Idx(4)
  CoreId(37) Idx(5)
  CoreId(38) Idx(6)
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       244 /         Size:  2,075,780,600
        DPDK Buffers Alloc:        26 /         Size:    217,494,528
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:       271 /         Size:  2,342,269,984
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 0, Mode: 1, Count: 100207, Period: 1, NumSlotPerSfn: 20
ebbu_pool_update_ctx: nQueueCtx[4] nNumCells[4] nIsMassiveMimoConfig[0] nSrsCoreMask[0x0000000000000000]

EBBUPOOL [INFO][ebbu_pool_queue_ctx_set_threshold]:The new threshold is [8] for numa node [0]
[1;32mMSG_TYPE_PHY_START_REQ[0]
      Processed in:                             938.02 milli-secs
      From API Arrival:                         938.03 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[1] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       244 /         Size:  2,075,780,600
        DPDK Buffers Alloc:        26 /         Size:    217,494,528
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:       271 /         Size:  2,342,269,984
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 1, Mode: 1, Count: 100207, Period: 1, NumSlotPerSfn: 20
[1;32mMSG_TYPE_PHY_START_REQ[1]
      Processed in:                               0.94 milli-secs
      From API Arrival:                         938.99 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[2] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       244 /         Size:  2,075,780,600
        DPDK Buffers Alloc:        26 /         Size:    217,494,528
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:       271 /         Size:  2,342,269,984
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 2, Mode: 1, Count: 100207, Period: 1, NumSlotPerSfn: 20
[1;32mMSG_TYPE_PHY_START_REQ[2]
      Processed in:                               0.58 milli-secs
      From API Arrival:                         939.58 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_START_REQ[3] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       244 /         Size:  2,075,780,600
        DPDK Buffers Alloc:        26 /         Size:    217,494,528
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:       271 /         Size:  2,342,269,984
----------------------------------------------------------------------------


PHYDI-START[from 0] PhyInstance: 3, Mode: 1, Count: 100207, Period: 1, NumSlotPerSfn: 20
Timer Mode
timer_init: coreBind: 2, corePriority: 96, corePolicy: 1


timer_reg_proc: nPeriod: 1, SkipTti: 10, pProc: 0x1459d30, lpData: (nil), Numerology: 1
                Period: 1, SkipTti: 10, FirstFew: 200


timer_reg_proc_symbol: nSymbol: 6, pProc: 0x143c810, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 10, pProc: 0x143c840, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 1, pProc: 0x143c870, lpData: (nil)
timer_reg_proc_symbol: nSymbol: 3, pProc: 0x143c8a0, lpData: (nil)
nr5g_gnb_urllc_register_call_backs: nTimerMode[1] nUrllcMiniSlotMask[0]
[1;32mMSG_TYPE_PHY_START_REQ[3]
      Processed in:                               4.57 milli-secs
      From API Arrival:                         944.16 milli-secs
[0mtimer_main_thread:        [PID: 156584] binding on [CPU  2] [PRIO: 96] [POLICY:  1]
                          Numerology: [     1], numSlotsPerSubframe: [ 2], ttiPeriod: [ 500 usecs]
                        Period (usecs):     35     71    107    142    178    214    250    285    321    357    392    428    464    500 
                    Fn Callbacks (Sym):      0      1      2      3      4      5      6      7      8      9     10     11     12     13
                          Instance 0  :    YES    YES     NO    YES     NO     NO    YES     NO     NO     NO    YES     NO     NO     NO 
                          Instance 1  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 
                          Instance 2  :     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO     NO 

ebbu_pool_update_frame_slot_sym_num: nSlotIdx[1997] frame,slot[1023,18] nNumSlotPerSfn[20]
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min  5Sec ] NumActiveCarrier: 4 NumBbuCores: 6. Tti2Tti Time: [500.00..504.95..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     165.00    257.79    475.00 |       33%       52%       95%
    UL_LINK  MU1  |     405.00    425.42    440.00 |       81%       85%       88%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    172,397     128,000 |     14,584 /     14,584      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    172,397     128,000 |     14,584 /     14,584      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |    172,397     128,000 |     14,584 /     14,584      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |    172,397     128,000 |     14,584 /     14,584      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      4     5     6    36    37    38     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  26.79 26.89 26.78 26.83 26.88 26.80   26.83
     Intr % :   1.23  1.23  1.25  1.22  1.24  1.25    1.24
    Spare % :   0.57  0.57  0.57  0.57  0.57  0.57    0.57
    Sleep % :  71.39 71.29 71.39 71.35 71.30 71.36   71.35
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000 10000 10000
    TTI Min :      0     0     0     0     0     0
    TTI Avg :     35    35    35    35    35    35
    TTI Max :     95    95    95    95    95    95
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|102050|     0|102050|     0|102050| 65312|     0| 65312|     0| 65312| 20410|     0|     0| 20410|  4082|     0|     0|  4082|     0|     0|     0|     0|
   1|102050|     0|102050|     0|102050| 65312|     0| 65312|     0| 65312| 20410|     0|     0| 20410|  4082|     0|     0|  4082|     0|     0|     0|     0|
   2|102050|     0|102050|     0|102050| 65312|     0| 65312|     0| 65312| 20410|     0|     0| 20410|  4082|     0|     0|  4082|     0|     0|     0|     0|
   3|102050|     0|102050|     0|102050| 65312|     0| 65312|     0| 65312| 20410|     0|     0| 20410|  4082|     0|     0|  4082|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 10Sec ] NumActiveCarrier: 4 NumBbuCores: 6. Tti2Tti Time: [500.00..504.78..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     165.00    257.80    475.00 |       33%       52%       95%
    UL_LINK  MU1  |     405.00    420.62    435.00 |       81%       84%       87%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    172,441     128,000 |     14,592 /     14,592      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    172,441     128,000 |     14,592 /     14,592      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |    172,441     128,000 |     14,592 /     14,592      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |    172,441     128,000 |     14,592 /     14,592      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      4     5     6    36    37    38     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  36.94 37.08 37.01 36.97 37.01 37.04   37.01
     Intr % :   1.69  1.69  1.72  1.70  1.71  1.73    1.71
    Spare % :   0.55  0.54  0.53  0.55  0.54  0.54    0.54
    Sleep % :  60.80 60.67 60.72 60.76 60.73 60.67   60.73
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000 10000 10000
    TTI Min :      1     1     1     1     1     1
    TTI Avg :     36    36    36    36    36    36
    TTI Max :     95    95    95    95    94    95
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   1|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   2|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   3|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 15Sec ] NumActiveCarrier: 4 NumBbuCores: 6. Tti2Tti Time: [500.00..504.65..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     165.00    257.64    475.00 |       33%       52%       95%
    UL_LINK  MU1  |     405.00    420.61    435.00 |       81%       84%       87%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    172,441     128,000 |     14,592 /     14,592      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    172,441     128,000 |     14,592 /     14,592      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |    172,441     128,000 |     14,592 /     14,592      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |    172,441     128,000 |     14,592 /     14,592      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      4     5     6    36    37    38     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  36.96 37.10 36.92 36.95 37.08 36.99   37.00
     Intr % :   1.68  1.69  1.73  1.70  1.70     1.70
    Spare % :   0.55  0.54  0.53  0.55  0.54  0.54    0.54
    Sleep % :  60.80 60.65 60.79 60.79 60.66 60.73   60.74
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10001 10001 10001 10001 10001 10001
    TTI Min :      1     1     1     1     1     1
    TTI Avg :     36    36    36    36    36    36
    TTI Max :     95    95    94    95    95    95
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   1|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   2|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   3|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 20Sec ] NumActiveCarrier: 4 NumBbuCores: 6. Tti2Tti Time: [500.00..504.98..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     165.00    257.81    475.00 |       33%       52%       95%
    UL_LINK  MU1  |     405.00    421.01    435.00 |       81%       84%       87%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    172,441     128,000 |     14,592 /     14,592      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    172,441     128,000 |     14,592 /     14,592      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |    172,441     128,000 |     14,592 /     14,592      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |    172,441     128,000 |     14,592 /     14,592      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      4     5     6    36    37    38     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  36.99 37.04 36.92 37.04 37.02 36.98   37.00
     Intr % :   1.68  1.69  1.73  1.70  1.71  1.72    1.71
    Spare % :   0.54  0.53  0.56  0.54  0.53  0.56    0.54
    Sleep % :  60.77 60.71 60.77 60.70 60.71 60.72   60.73
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :   9999  9999  9999  9999  9999  9999
    TTI Min :      1     1     1     1     2     2
    TTI Avg :     36    36    36    36    36    36
    TTI Max :     95    95    95    95    95    95
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   1|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   2|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   3|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 25Sec ] NumActiveCarrier: 4 NumBbuCores: 6. Tti2Tti Time: [500.00..505.07..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     165.00    257.78    475.00 |       33%       52%       95%
    UL_LINK  MU1  |     405.00    420.62    435.00 |       81%       84%       87%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    172,441     127,984 |     14,592 /     14,592      0.00%      31,984 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    172,441     127,984 |     14,592 /     14,592      0.00%      31,984 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |    172,441     127,984 |     14,592 /     14,592      0.00%      31,984 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |    172,441     127,984 |     14,592 /     14,592      0.00%      31,984 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      4     5     6    36    37    38     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  36.91 37.07 36.92 36.94 37.05 36.97   36.98
     Intr % :   1.69  1.70  1.72  1.70  1.70  1.72    1.71
    Spare % :   0.54  0.54  0.54  0.54  0.54  0.54    0.54
    Sleep % :  60.84 60.67 60.80 60.80 60.69 60.74   60.76
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :   9999  9999  9999  9999  9999  9999
    TTI Min :      1     1     1     1     1     1
    TTI Avg :     36    36    36    36    36    36
    TTI Max :     95    95    94    95    95    95
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0| 99950|     0| 99950|     0| 99950| 63968|     0| 63968|     0| 63968| 19990|     0|     0| 19990|  3998|     0|     0|  3998|     0|     0|     0|     0|
   1| 99950|     0| 99950|     0| 99950| 63968|     0| 63968|     0| 63968| 19990|     0|     0| 19990|  3998|     0|     0|  3998|     0|     0|     0|     0|
   2| 99950|     0| 99950|     0| 99950| 63968|     0| 63968|     0| 63968| 19990|     0|     0| 19990|  3998|     0|     0|  3998|     0|     0|     0|     0|
   3| 99950|     0| 99950|     0| 99950| 63968|     0| 63968|     0| 63968| 19990|     0|     0| 19990|  3998|     0|     0|  3998|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 30Sec ] NumActiveCarrier: 4 NumBbuCores: 6. Tti2Tti Time: [500.00..504.78..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     165.00    257.78    475.00 |       33%       52%       95%
    UL_LINK  MU1  |     405.00    420.69    435.00 |       81%       84%       87%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    172,441     128,000 |     14,592 /     14,592      0.00%      32,016 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    172,441     128,000 |     14,592 /     14,592      0.00%      32,016 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |    172,441     128,000 |     14,592 /     14,592      0.00%      32,016 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |    172,441     128,000 |     14,592 /     14,592      0.00%      32,016 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      4     5     6    36    37    38     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  36.99 37.06 36.99 36.97 37.04 37.02   37.01
     Intr % :   1.69  1.69  1.71  1.70  1.71  1.73    1.71
    Spare % :   0.54  0.54  0.54  0.54  0.54  0.54    0.54
    Sleep % :  60.75 60.69 60.74 60.77 60.70 60.69   60.72
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10001 10001 10001 10001 10001 10001
    TTI Min :      1     1     1     1     2     1
    TTI Avg :     36    36    36    36    36    36
    TTI Max :     95    95    95    95    94    95
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|100050|     0|100050|     0|100050| 64032|     0| 64032|     0| 64032| 20010|     0|     0| 20010|  4002|     0|     0|  4002|     0|     0|     0|     0|
   1|100050|     0|100050|     0|100050| 64032|     0| 64032|     0| 64032| 20010|     0|     0| 20010|  4002|     0|     0|  4002|     0|     0|     0|     0|
   2|100050|     0|100050|     0|100050| 64032|     0| 64032|     0| 64032| 20010|     0|     0| 20010|  4002|     0|     0|  4002|     0|     0|     0|     0|
   3|100050|     0|100050|     0|100050| 64032|     0| 64032|     0| 64032| 20010|     0|     0| 20010|  4002|     0|     0|  4002|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 35Sec ] NumActiveCarrier: 4 NumBbuCores: 6. Tti2Tti Time: [500.00..504.91..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     165.00    257.60    475.00 |       33%       52%       95%
    UL_LINK  MU1  |     405.00    420.64    435.00 |       81%       84%       87%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    172,441     128,016 |     14,592 /     14,592      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    172,441     128,016 |     14,592 /     14,592      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |    172,441     128,016 |     14,592 /     14,592      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |    172,441     128,016 |     14,592 /     14,592      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      4     5     6    36    37    38     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  36.96 37.06 36.92 37.00 37.01 36.96   36.98
     Intr % :   1.69  1.69  1.72  1.68  1.72  1.72    1.70
    Spare % :   0.55  0.53  0.54  0.55  0.54  0.55    0.54
    Sleep % :  60.78 60.70 60.80 60.76 60.72 60.75   60.75
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000 10000 10000
    TTI Min :      1     1     1     1     1     1
    TTI Avg :     36    36    36    36    36    36
    TTI Max :     95    94    95    95    95    95
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   1|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   2|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   3|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 40Sec ] NumActiveCarrier: 4 NumBbuCores: 6. Tti2Tti Time: [500.00..505.06..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     165.00    257.66    475.00 |       33%       52%       95%
    UL_LINK  MU1  |     405.00    420.69    435.00 |       81%       84%       87%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    172,441     127,984 |     14,592 /     14,592      0.00%      31,984 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    172,441     127,984 |     14,592 /     14,592      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |    172,441     127,984 |     14,592 /     14,592      0.00%      31,984 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |    172,441     127,984 |     14,592 /     14,592      0.00%      31,984 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      4     5     6    36    37    38     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  36.96 37.09 36.89 36.97 37.07 36.93   36.98
     Intr % :   1.69  1.70  1.72  1.70  1.71  1.71    1.71
    Spare % :   0.54  0.54  0.55  0.54  0.54  0.55    0.54
    Sleep % :  60.80 60.66 60.82 60.78 60.67 60.79   60.75
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :   9999  9999  9999  9999  9999  9999
    TTI Min :      1     1     1     1     1     1
    TTI Avg :     36    36    36    36    36    36
    TTI Max :     95    95    95    95    95    95
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0| 99950|     0| 99950|     0| 99950| 63968|     0| 63968|     0| 63968| 19990|     0|     0| 19990|  3998|     0|     0|  3998|     0|     0|     0|     0|
   1|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   2| 99950|     0| 99950|     0| 99950| 63968|     0| 63968|     0| 63968| 19990|     0|     0| 19990|  3998|     0|     0|  3998|     0|     0|     0|     0|
   3| 99950|     0| 99950|     0| 99950| 63968|     0| 63968|     0| 63968| 19990|     0|     0| 19990|  3998|     0|     0|  3998|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 45Sec ] NumActiveCarrier: 4 NumBbuCores: 6. Tti2Tti Time: [500.00..504.97..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     165.00    257.66    475.00 |       33%       52%       95%
    UL_LINK  MU1  |     405.00    420.50    435.00 |       81%       84%       87%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    172,441     128,000 |     14,592 /     14,592      0.00%      32,016 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    172,441     128,000 |     14,592 /     14,592      0.00%      32,000 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |    172,441     128,000 |     14,592 /     14,592      0.00%      32,016 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |    172,441     128,000 |     14,592 /     14,592      0.00%      32,016 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      4     5     6    36    37    38     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  36.90 37.08 36.96 36.92 37.07 36.96   36.98
     Intr % :   1.69  1.69  1.73  1.70  1.71  1.72    1.71
    Spare % :   0.55  0.54  0.54  0.55  0.54  0.54    0.54
    Sleep % :  60.84 60.67 60.76 60.81 60.67 60.75   60.75
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000 10000 10000
    TTI Min :      1     1     1     1     1     1
    TTI Avg :     36    36    36    36    36    36
    TTI Max :     95    95    95    95    95    95
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0|100050|     0|100050|     0|100050| 64032|     0| 64032|     0| 64032| 20010|     0|     0| 20010|  4002|     0|     0|  4002|     0|     0|     0|     0|
   1|100000|     0|100000|     0|100000| 64000|     0| 64000|     0| 64000| 20000|     0|     0| 20000|  4000|     0|     0|  4000|     0|     0|     0|     0|
   2|100050|     0|100050|     0|100050| 64032|     0| 64032|     0| 64032| 20010|     0|     0| 20010|  4002|     0|     0|  4002|     0|     0|     0|     0|
   3|100050|     0|100050|     0|100050| 64032|     0| 64032|     0| 64032| 20010|     0|     0| 20010|  4002|     0|     0|  4002|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~-----~~~~~----
==== l1app [Time:    0Hr  0Min 50Sec ] NumActiveCarrier: 4 NumBbuCores: 6. Tti2Tti Time: [500.00..504.79..510.00] usces
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                  |                usecs           |           % of TTI
  Latency (-OTA)  |        Min       Avg       Max |      Min       Avg       Max
 -----------------|--------------------------------|------------------------------
    DL_LINK  MU1  |     165.00    257.66    475.00 |       33%       52%       95%
    UL_LINK  MU1  |     405.00    420.69    435.00 |       81%       84%       87%
    SRS_LINK MU1  |       0.00      0.00      0.00 |        0%        0%        0%
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
                              |  MAC |   RU  |     MAC-to-PHY Tput    |                PHY-to-MAC Tput                 |  UL FEC CB Iterations |     UL Packet Errors    |            |
   Cell (MU / DL,UL MHz, CId) | Inst |  Port |      kbps       Num CB |             kbps           UL BLER      Num CB |    Min    Avg    Max  | PUSCH PUCCH PRACH   SRS |   SRS SNR  |
 -----------------------------|------|-------|------------------------|------------------------------------------------|-----------------------|-------------------------|------------|
       0 (MU 1 / 100,100, 50) |   0  | -1,-1 |    172,441     128,000 |     14,592 /     14,592      0.00%      31,984 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       1 (MU 1 / 100,100, 50) |   0  | -1,-1 |    172,441     128,000 |     14,592 /     14,592      0.00%      31,984 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       2 (MU 1 / 100,100, 50) |   0  | -1,-1 |    172,441     128,000 |     14,592 /     14,592      0.00%      31,984 |      1   1.00      1  |     0     0     0     0 |       0 Db |
       3 (MU 1 / 100,100, 50) |   0  | -1,-1 |    172,441     128,000 |     14,592 /     14,592      0.00%      31,984 |      1   1.00      1  |     0     0     0     0 |       0 Db |
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Core Utilization [6 BBU core(s)]:
    Core Id :      4     5     6    36    37    38     Avg
  Numa Node :      0     0     0     0     0     0
     Util % :  37.01 37.10 36.94 37.00 37.04 36.93   37.00
     Intr % :   1.68  1.69  1.72  1.70  1.72  1.72    1.71
    Spare % :   0.56  0.54  0.55  0.56  0.54  0.55    0.55
    Sleep % :  60.73 60.66 60.77 60.73 60.69 60.78   60.73
     Numa % :   0.00  0.00  0.00  0.00  0.00  0.00    0.00
    TTI Cnt :  10000 10000 10000 10000 10000 10000
    TTI Min :      1     1     1     1     1     1
    TTI Avg :     36    36    36    36    36    36
    TTI Max :     95    95    94    95    95    95
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PUCCH real-time count info
---------------------------------------------------------------------------------------------------------------------------------------------------------------
    |              Format 0            |              Format 1            |          Format 2         |         Format 3          |         Format 4          |
Cell| Total   SR    DTX    ACK    NACK | Total   SR    DTX    ACK    NACK |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |Total CRCPass CRCFail  DTX |
----|----------------------------------|----------------------------------|---------------------------|---------------------------|---------------------------|
   0| 99950|     0| 99950|     0| 99950| 63968|     0| 63968|     0| 63968| 19990|     0|     0| 19990|  3998|     0|     0|  3998|     0|     0|     0|     0|
   1| 99950|     0| 99950|     0| 99950| 63968|     0| 63968|     0| 63968| 19990|     0|     0| 19990|  3998|     0|     0|  3998|     0|     0|     0|     0|
   2| 99950|     0| 99950|     0| 99950| 63968|     0| 63968|     0| 63968| 19990|     0|     0| 19990|  3998|     0|     0|  3998|     0|     0|     0|     0|
   3| 99950|     0| 99950|     0| 99950| 63968|     0| 63968|     0| 63968| 19990|     0|     0| 19990|  3998|     0|     0|  3998|     0|     0|     0|     0|
---------------------------------------------------------------------------------------------------------------------------------------------------------------
ebbu_pool_update_multi_cell_status Call Stop: (nPhyDiStartCurrCount 100207 nPhyDiStartCount 100207)
phydi_stop[from 2]: phyInstance: -1, sendStop: 1, phyIdStart: 0, phyIdStop: 40
    PHY_STOP PhyInstance[0] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    PHY_STOP PhyInstance[1] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    PHY_STOP PhyInstance[2] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    PHY_STOP PhyInstance[3] nPhyDiState[4] nPhyDiStartMode[1] nPhyDiStateCount[0]
    Send MSG_TYPE_PHY_STOP_RESP[0]
    Send MSG_TYPE_PHY_STOP_RESP[1]
    Send MSG_TYPE_PHY_STOP_RESP[2]
    Send MSG_TYPE_PHY_STOP_RESP[3]
[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[0] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 0, sendStop: 9, testFileName: 536875220, phyIdStart: 0, phyIdStop: 1
    PHY_SHUTDOWN PhyInstance[0] nPhyDiState[32] nPhyDiStateCount[0]
timer_main_thread exiting [PID: 156584]
L1_MEM_MGR: [instID 0] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[0]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       187 /         Size:  1,896,984,800
        DPDK Buffers Alloc:        21 /         Size:    170,985,216
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:       209 /         Size:  2,116,964,872
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[0]
      Processed in:                              21.29 milli-secs
      From API Arrival:                          21.45 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[1] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 1, sendStop: 9, testFileName: 536875220, phyIdStart: 1, phyIdStop: 2
    PHY_SHUTDOWN PhyInstance[1] nPhyDiState[32] nPhyDiStateCount[0]
L1_MEM_MGR: [instID 1] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[1]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       148 /         Size:  1,856,111,224
        DPDK Buffers Alloc:        16 /         Size:    124,475,904
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:       165 /         Size:  2,029,581,984
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[1]
      Processed in:                              11.02 milli-secs
      From API Arrival:                          32.49 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[2] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 2, sendStop: 9, testFileName: 536875220, phyIdStart: 2, phyIdStop: 3
    PHY_SHUTDOWN PhyInstance[2] nPhyDiState[32] nPhyDiStateCount[0]
L1_MEM_MGR: [instID 2] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[2]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:       109 /         Size:  1,815,237,648
        DPDK Buffers Alloc:        11 /         Size:     77,966,592
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:       121 /         Size:  1,942,199,096
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[2]
      Processed in:                              10.77 milli-secs
      From API Arrival:                          43.27 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_SHUTDOWN_REQ[3] from nCoreId[0]
[0mphydi_shutdown[from 0]: phyInstance: 3, sendStop: 9, testFileName: 536875220, phyIdStart: 3, phyIdStop: 4
    PHY_SHUTDOWN PhyInstance[3] nPhyDiState[32] nPhyDiStateCount[0]

EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 0 in core 4 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 1 in core 5 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 2 in core 6 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 3 in core 36 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 4 in core 37 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:Destroy the consumer thread 5 in core 38 successfully!
EBBUPOOL [INFO][ebbu_pool_consumer_remove_all_cores]:All consumer threads are destroyed!
EBBUPOOL [INFO][ebbu_pool_maintenance]:Framework Maintenance thread is destroyed successfully!
EBBUPOOL [INFO][ebbu_pool_release_threads]:Threads Released successfully!
EBBUPOOL [INFO][ebbu_pool_release_queues]:Release queues successfully!
EBBUPOOL [INFO][ebbu_pool_release_handler]:Release handler successfully!

MLogPrint: ext_filename(.//l1mlog_wls0_FD_4308_timer.bin)
    Opening MLog File: .//l1mlog_wls0_FD_4308_timer.bin
    MLog file .//l1mlog_wls0_FD_4308_timer.bin closed
    Mlog Print with Time successful

[phydi_get_mlog_stats_nr5g] filename: .//l1_mlog_stats.txt
L1_MEM_MGR: [instID 3] need 46,509,312 (bytes)
    Send PHY_SHUTDOWN_CONF[3]
----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        70 /         Size:  1,774,364,072
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:        71 /         Size:  1,823,358,928
----------------------------------------------------------------------------


[1;35m
wls_print_stats
[0m[1;35mnWlsInst[0] nCellMapping[0x00000100001fffff]
[0mCell QueueAlloc  CellAlloc   CellSend      Diff1       Diff
   0   10551108   10551060   10551060         48          0
   1    7034088    7034040    7034040         48          0
   2    3517068    3517020    3517020         48          0
   3    3517068    3517020    3517020         48          0
   4         48          0          0         48          0
   5         48          0          0         48          0
   6         48          0          0         48          0
   7         48          0          0         48          0
   8         48          0          0         48          0
   9         48          0          0         48          0
  10         48          0          0         48          0
  11         48          0          0         48          0
  12         48          0          0         48          0
  13         48          0          0         48          0
  14         48          0          0         48          0
  15         48          0          0         48          0
  16         48          0          0         48          0
  17         48          0          0         48          0
  18         48          0          0         48          0
  19         48          0          0         48          0
  20         48          0          0         48          0
  40    2706012    2705964    2705964         48          0
[1;32mMSG_TYPE_PHY_SHUTDOWN_REQ[3]
      Processed in:                           1,062.82 milli-secs
      From API Arrival:                       1,106.09 milli-secs
[0m[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[0] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        54 /         Size:  1,451,287,976
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:        55 /         Size:  1,500,282,832
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[0]
      Processed in:                             416.92 milli-secs
      From API Arrival:                       1,503.74 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        54 /         Size:  1,451,287,976
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:        55 /         Size:  1,500,282,832
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[1] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        38 /         Size:  1,128,211,880
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:        39 /         Size:  1,177,206,736
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[1]
      Processed in:                             434.17 milli-secs
      From API Arrival:                       1,927.02 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        38 /         Size:  1,128,211,880
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:        39 /         Size:  1,177,206,736
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[2] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        22 /         Size:    805,135,784
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:        23 /         Size:    854,130,640
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[2]
      Processed in:                             439.73 milli-secs
      From API Arrival:                       2,356.46 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:        22 /         Size:    805,135,784
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:        23 /         Size:    854,130,640
----------------------------------------------------------------------------


[1;32m
Processing MSG_TYPE_PHY_DL_IQ_SAMPLES[3] from nCoreId[0]
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:         6 /         Size:    482,059,688
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:         7 /         Size:    531,054,544
----------------------------------------------------------------------------


[1;32mMSG_TYPE_PHY_DL_IQ_SAMPLES[3]
      Processed in:                             439.01 milli-secs
      From API Arrival:                       1,733.57 milli-secs
[0m----------------------------------------------------------------------------
mem_mgr_display_size:
        HEAP Buffers Alloc:         6 /         Size:    482,059,688
        DPDK Buffers Alloc:         0 /         Size:              0
        XRAN Buffers Alloc:         1 /         Size:     48,994,856
       TOTAL Buffers Alloc:         7 /         Size:    531,054,544
----------------------------------------------------------------------------


