
UART_solution_struct.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000038  00800100  00001f1c  00001fb0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001f1c  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000050  00800138  00800138  00001fe8  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00001fe8  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00002044  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000188  00000000  00000000  00002084  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00002794  00000000  00000000  0000220c  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000130f  00000000  00000000  000049a0  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00001277  00000000  00000000  00005caf  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000344  00000000  00000000  00006f28  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000907  00000000  00000000  0000726c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000013bb  00000000  00000000  00007b73  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000128  00000000  00000000  00008f2e  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 4e 08 	jmp	0x109c	; 0x109c <__ctors_end>
       4:	0c 94 6b 08 	jmp	0x10d6	; 0x10d6 <__bad_interrupt>
       8:	0c 94 6b 08 	jmp	0x10d6	; 0x10d6 <__bad_interrupt>
       c:	0c 94 6b 08 	jmp	0x10d6	; 0x10d6 <__bad_interrupt>
      10:	0c 94 6b 08 	jmp	0x10d6	; 0x10d6 <__bad_interrupt>
      14:	0c 94 6b 08 	jmp	0x10d6	; 0x10d6 <__bad_interrupt>
      18:	0c 94 6b 08 	jmp	0x10d6	; 0x10d6 <__bad_interrupt>
      1c:	0c 94 6b 08 	jmp	0x10d6	; 0x10d6 <__bad_interrupt>
      20:	0c 94 6b 08 	jmp	0x10d6	; 0x10d6 <__bad_interrupt>
      24:	0c 94 6b 08 	jmp	0x10d6	; 0x10d6 <__bad_interrupt>
      28:	0c 94 6b 08 	jmp	0x10d6	; 0x10d6 <__bad_interrupt>
      2c:	0c 94 6b 08 	jmp	0x10d6	; 0x10d6 <__bad_interrupt>
      30:	0c 94 6b 08 	jmp	0x10d6	; 0x10d6 <__bad_interrupt>
      34:	0c 94 6b 08 	jmp	0x10d6	; 0x10d6 <__bad_interrupt>
      38:	0c 94 6b 08 	jmp	0x10d6	; 0x10d6 <__bad_interrupt>
      3c:	0c 94 6b 08 	jmp	0x10d6	; 0x10d6 <__bad_interrupt>
      40:	0c 94 6b 08 	jmp	0x10d6	; 0x10d6 <__bad_interrupt>
      44:	0c 94 6b 08 	jmp	0x10d6	; 0x10d6 <__bad_interrupt>
      48:	0c 94 6b 08 	jmp	0x10d6	; 0x10d6 <__bad_interrupt>
      4c:	0c 94 6b 08 	jmp	0x10d6	; 0x10d6 <__bad_interrupt>
      50:	0c 94 6b 08 	jmp	0x10d6	; 0x10d6 <__bad_interrupt>
      54:	0c 94 6b 08 	jmp	0x10d6	; 0x10d6 <__bad_interrupt>
      58:	0c 94 6b 08 	jmp	0x10d6	; 0x10d6 <__bad_interrupt>
      5c:	0c 94 6b 08 	jmp	0x10d6	; 0x10d6 <__bad_interrupt>
      60:	0c 94 6b 08 	jmp	0x10d6	; 0x10d6 <__bad_interrupt>
      64:	0c 94 6b 08 	jmp	0x10d6	; 0x10d6 <__bad_interrupt>
      68:	0c 94 6b 08 	jmp	0x10d6	; 0x10d6 <__bad_interrupt>
      6c:	0c 94 6b 08 	jmp	0x10d6	; 0x10d6 <__bad_interrupt>
      70:	0c 94 6b 08 	jmp	0x10d6	; 0x10d6 <__bad_interrupt>
      74:	0c 94 6b 08 	jmp	0x10d6	; 0x10d6 <__bad_interrupt>
      78:	0c 94 6b 08 	jmp	0x10d6	; 0x10d6 <__bad_interrupt>
      7c:	0c 94 6b 08 	jmp	0x10d6	; 0x10d6 <__bad_interrupt>
      80:	0c 94 6b 08 	jmp	0x10d6	; 0x10d6 <__bad_interrupt>
      84:	0c 94 6b 08 	jmp	0x10d6	; 0x10d6 <__bad_interrupt>
      88:	0c 94 6b 08 	jmp	0x10d6	; 0x10d6 <__bad_interrupt>
      8c:	0c 94 6b 08 	jmp	0x10d6	; 0x10d6 <__bad_interrupt>
      90:	0c 94 6b 08 	jmp	0x10d6	; 0x10d6 <__bad_interrupt>
      94:	0c 94 6b 08 	jmp	0x10d6	; 0x10d6 <__bad_interrupt>
      98:	0c 94 6b 08 	jmp	0x10d6	; 0x10d6 <__bad_interrupt>
      9c:	0c 94 6b 08 	jmp	0x10d6	; 0x10d6 <__bad_interrupt>
      a0:	0c 94 6b 08 	jmp	0x10d6	; 0x10d6 <__bad_interrupt>
      a4:	0c 94 6b 08 	jmp	0x10d6	; 0x10d6 <__bad_interrupt>
      a8:	0c 94 6b 08 	jmp	0x10d6	; 0x10d6 <__bad_interrupt>
      ac:	0c 94 6b 08 	jmp	0x10d6	; 0x10d6 <__bad_interrupt>
      b0:	0c 94 6b 08 	jmp	0x10d6	; 0x10d6 <__bad_interrupt>
      b4:	0c 94 6b 08 	jmp	0x10d6	; 0x10d6 <__bad_interrupt>
      b8:	0c 94 6b 08 	jmp	0x10d6	; 0x10d6 <__bad_interrupt>
      bc:	0c 94 6b 08 	jmp	0x10d6	; 0x10d6 <__bad_interrupt>
      c0:	0c 94 6b 08 	jmp	0x10d6	; 0x10d6 <__bad_interrupt>
      c4:	0c 94 6b 08 	jmp	0x10d6	; 0x10d6 <__bad_interrupt>
      c8:	0c 94 6b 08 	jmp	0x10d6	; 0x10d6 <__bad_interrupt>

000000cc <CONFIG2>:
      cc:	3a 00 64 3a 65 bb 08 3a 09 bb 50 10 52 67 51 77     :.d:e..:..P.RgQw
      dc:	18 04 05 a1 54 01 55 21 07 00 06 0c 0b 03 50 10     ....T.U!......P.
      ec:	51 00 52 04 61 0f 64 55 65 55 18 04 05 a1 ff ff     Q.R.a.dUeU......
      fc:	ff ff                                               ..

000000fe <CONFIG>:
      fe:	3a 01 2a 04 28 00 29 00 20 00 21 00 22 00 23 00     :.*.(.). .!.".#.
     10e:	24 00 25 00 26 00 27 00 28 01 28 02 21 8f 28 03     $.%.&.'.(.(.!.(.
     11e:	21 00 28 04 28 05 28 06 28 07 28 08 28 09 28 0a     !.(.(.(.(.(.(.(.
     12e:	28 0b 28 0c 20 80 21 90 28 0d 20 00 21 00 28 0e     (.(. .!.(. .!.(.
     13e:	20 81 21 91 28 0f 20 00 21 92 28 10 21 00 28 11      .!.(. .!.(.!.(.
     14e:	21 93 28 12 21 00 28 13 28 14 28 15 20 82 28 16     !.(.!.(.(.(. .(.
     15e:	20 00 28 17 28 18 28 19 21 94 28 1a 21 95 28 1b      .(.(.(.!.(.!.(.
     16e:	21 96 28 1c 21 00 28 1d 20 83 28 1e 20 00 28 1f     !.(.!.(. .(. .(.
     17e:	21 97 28 20 21 00 28 21 28 22 28 23 28 24 28 25     !.( !.(!("(#($(%
     18e:	28 26 28 27 28 28 28 29 28 2a 20 84 28 2b 20 00     (&('((()(* .(+ .
     19e:	28 2c 28 2d 28 2e 28 2f 28 30 28 31 28 32 20 85     (,(-(.(/(0(1(2 .
     1ae:	28 33 20 00 28 34 28 35 28 36 28 37 21 98 28 38     (3 .(4(5(6(7!.(8
     1be:	21 00 28 39 28 3a 28 3b 28 3c 28 3d 28 3e 28 3f     !.(9(:(;(<(=(>(?
     1ce:	28 40 28 41 28 42 28 43 28 44 28 45 28 46 28 47     (@(A(B(C(D(E(F(G
     1de:	28 48 28 49 28 4a 28 4b 28 4c 28 4d 28 4e 28 4f     (H(I(J(K(L(M(N(O
     1ee:	28 50 28 51 28 52 28 53 28 54 28 55 28 56 28 57     (P(Q(R(S(T(U(V(W
     1fe:	28 58 28 59 28 5a 28 5b 28 5c 28 5d 28 5e 28 5f     (X(Y(Z([(\(](^(_
     20e:	28 60 28 61 28 62 21 99 28 63 21 00 28 64 28 65     (`(a(b!.(c!.(d(e
     21e:	28 66 28 67 28 68 28 69 28 6a 28 6b 28 6c 28 6d     (f(g(h(i(j(k(l(m
     22e:	28 6e 28 6f 28 70 28 71 28 72 28 73 28 74 28 75     (n(o(p(q(r(s(t(u
     23e:	28 76 28 77 28 78 28 79 28 7a 28 7b 28 7c 28 7d     (v(w(x(y(z({(|(}
     24e:	28 7e 28 7f 28 80 28 81 28 82 28 83 28 84 28 85     (~(.(.(.(.(.(.(.
     25e:	28 86 28 87 28 88 28 89 28 8a 28 8b 28 8c 28 8d     (.(.(.(.(.(.(.(.
     26e:	28 8e 28 8f 28 90 28 91 20 86 28 92 20 87 28 93     (.(.(.(. .(. .(.
     27e:	20 00 28 94 28 95 28 96 28 97 28 98 28 99 28 9a      .(.(.(.(.(.(.(.
     28e:	28 9b 28 9c 28 9d 28 9e 28 9f 21 9a 28 a0 21 00     (.(.(.(.(.!.(.!.
     29e:	28 a1 28 a2 28 a3 28 a4 28 a5 28 a6 28 a7 28 a8     (.(.(.(.(.(.(.(.
     2ae:	28 a9 28 aa 28 ab 28 ac 28 ad 28 ae 28 af 28 b0     (.(.(.(.(.(.(.(.
     2be:	28 b1 28 b2 28 b3 28 b4 28 b5 28 b6 28 b7 28 b8     (.(.(.(.(.(.(.(.
     2ce:	28 b9 20 88 28 ba 20 00 28 bb 20 89 28 bc 20 00     (. .(. .(. .(. .
     2de:	28 bd 28 be 28 bf 28 c0 28 c1 28 c2 28 c3 21 9b     (.(.(.(.(.(.(.!.
     2ee:	28 c4 21 00 28 c5 28 c6 28 c7 28 c8 28 c9 28 ca     (.!.(.(.(.(.(.(.
     2fe:	28 cb 28 cc 28 cd 28 ce 28 cf 28 d0 28 d1 28 d2     (.(.(.(.(.(.(.(.
     30e:	28 d3 28 d4 28 d5 28 d6 28 d7 28 d8 28 d9 28 da     (.(.(.(.(.(.(.(.
     31e:	28 db 28 dc 28 dd 28 de 28 df 28 e0 28 e1 20 8a     (.(.(.(.(.(.(. .
     32e:	28 e2 20 8b 28 e3 20 00 28 e4 28 e5 28 e6 28 e7     (. .(. .(.(.(.(.
     33e:	28 e8 28 e9 28 ea 28 eb 28 ec 28 ed 28 ee 28 ef     (.(.(.(.(.(.(.(.
     34e:	28 f0 28 f1 28 f2 28 f3 28 f4 28 f5 28 f6 28 f7     (.(.(.(.(.(.(.(.
     35e:	28 f8 20 8c 28 f9 20 00 21 9c 28 fa 21 9d 28 fb     (. .(. .!.(.!.(.
     36e:	20 8d 21 9e 28 fc 20 8e 21 9f 28 fd 20 00 21 00      .!.(. .!.(. .!.
     37e:	28 fe 28 ff 2a 01 28 00 22 01 23 95 24 89 25 07     (.(.*.(.".#.$.%.
     38e:	26 a4 27 07 28 01 21 c7 22 00 23 80 26 c4 27 0c     &.'.(.!.".#.&.'.
     39e:	28 02 20 09 21 1c 22 04 26 aa 27 0a 28 03 20 00     (. .!.".&.'.(. .
     3ae:	21 00 22 00 23 a6 26 a0 27 07 28 04 28 05 20 05     !.".#.&.'.(.(. .
     3be:	23 84 26 b4 27 09 28 06 20 00 22 03 23 00 24 81     #.&.'.(. .".#.$.
     3ce:	25 c0 26 ab 27 0a 28 07 21 ae 22 00 23 95 24 89     %.&.'.(.!.".#.$.
     3de:	25 07 26 a4 27 00 28 08 21 48 22 01 23 80 26 c4     %.&.'.(.!H".#.&.
     3ee:	27 0c 28 09 20 09 21 04 22 04 26 aa 27 0a 28 0a     '.(. .!.".&.'.(.
     3fe:	20 00 21 00 22 00 23 a8 26 a4 27 07 28 0b 28 0c      .!.".#.&.'.(.(.
     40e:	21 40 22 20 23 80 26 c4 27 0c 28 0d 22 24 26 c6     !@" #.&.'.(."$&.
     41e:	28 0e 21 9e 22 00 26 c8 28 0f 20 09 21 02 22 14     (.!.".&.(. .!.".
     42e:	26 aa 27 0a 28 10 20 05 21 00 22 00 23 84 26 b4     &.'.(. .!.".#.&.
     43e:	27 09 28 11 20 00 21 01 23 00 24 01 25 c0 26 ab     '.(. .!.#.$.%.&.
     44e:	27 0a 28 12 21 c3 23 95 24 89 25 07 26 20 27 00     '.(.!.#.$.%.& '.
     45e:	28 13 20 03 21 c2 23 83 26 26 27 0d 28 14 21 b3     (. .!.#.&&'.(.!.
     46e:	22 08 28 15 20 00 21 c6 22 00 23 95 26 00 27 08     ".(. .!.".#.&.'.
     47e:	28 16 21 00 23 00 24 96 25 03 26 aa 27 0a 28 17     (.!.#.$.%.&.'.(.
     48e:	20 42 21 b6 23 80 24 89 25 07 28 18 20 00 21 00      B!.#.$.%.(. .!.
     49e:	23 94 26 0e 28 19 20 0f 23 84 26 b4 27 09 28 1a     #.&.(. .#.&.'.(.
     4ae:	20 00 23 93 26 a8 27 03 28 1b 26 28 27 00 28 1c      .#.&.'.(.&('.(.
     4be:	21 01 23 00 24 01 25 c0 26 ab 27 0a 28 1d 21 c5     !.#.$.%.&.'.(.!.
     4ce:	23 95 24 89 25 07 26 20 27 00 28 1e 21 00 23 94     #.$.%.& '.(.!.#.
     4de:	26 00 27 0a 28 1f 26 0e 28 20 20 03 21 79 22 01     &.'.(.&.(  .!y".
     4ee:	23 83 26 26 27 0d 28 21 21 32 28 22 20 00 21 04     #.&&'.(!!2(" .!.
     4fe:	22 00 23 80 24 00 25 fc 26 aa 27 0a 28 23 21 00     ".#.$.%.&.'.(#!.
     50e:	23 00 25 00 28 24 21 a3 22 0d 23 80 24 9e 25 3b     #.%.($!.".#.$.%;
     51e:	28 25 20 42 21 57 22 01 24 89 25 07 28 26 20 00     (% B!W".$.%.(& .
     52e:	21 43 22 0d 24 00 25 38 28 27 21 08 22 98 23 95     !C".$.%8('!.".#.
     53e:	24 89 25 07 26 24 27 00 28 28 20 42 21 93 22 01     $.%.&$'.(( B!.".
     54e:	23 80 26 aa 27 0a 28 29 20 03 21 7e 22 04 23 83     #.&.'.() .!~".#.
     55e:	26 26 27 0d 28 2a 20 00 21 b0 22 00 23 95 26 a0     &&'.(* .!.".#.&.
     56e:	27 07 28 2b 21 00 23 00 24 0c 25 04 26 aa 27 0a     '.(+!.#.$.%.&.'.
     57e:	28 2c 21 02 23 80 24 86 25 c3 26 ab 28 2d 20 42     (,!.#.$.%.&.(- B
     58e:	21 97 22 01 24 89 25 07 26 aa 28 2e 20 00 21 00     !.".$.%.&.(. .!.
     59e:	22 00 24 1f 25 04 28 2f 21 b2 23 95 24 89 25 07     ".$.%.(/!.#.$.%.
     5ae:	26 20 27 04 28 30 20 42 21 8b 22 04 23 80 26 aa     & '.(0 B!.".#.&.
     5be:	27 0a 28 31 20 00 21 b1 22 00 23 95 26 a0 27 07     '.(1 .!.".#.&.'.
     5ce:	28 32 20 03 21 75 22 04 23 83 26 26 27 0d 28 33     (2 .!u".#.&&'.(3
     5de:	20 05 21 00 22 00 23 84 26 b4 27 09 28 34 20 00      .!.".#.&.'.(4 .
     5ee:	21 60 23 00 24 01 25 c0 26 ab 27 0a 28 35 21 08     !`#.$.%.&.'.(5!.
     5fe:	22 98 23 95 24 89 25 07 26 24 27 00 28 36 21 bc     ".#.$.%.&$'.(6!.
     60e:	22 00 28 37 21 a3 22 0d 23 00 24 01 25 c0 26 ab     ".(7!.".#.$.%.&.
     61e:	27 0a 28 38 21 60 22 00 23 80 24 00 25 38 26 aa     '.(8!`".#.$.%8&.
     62e:	28 39 21 06 22 98 23 95 24 89 25 07 26 24 27 00     (9!.".#.$.%.&$'.
     63e:	28 3a 21 be 22 00 28 3b 20 05 21 00 23 84 26 b4     (:!.".(; .!.#.&.
     64e:	27 09 28 3c 20 00 21 60 23 00 24 01 25 c0 26 ab     '.(< .!`#.$.%.&.
     65e:	27 0a 28 3d 21 42 22 01 23 95 24 89 25 07 26 24     '.(=!B".#.$.%.&$
     66e:	27 00 28 3e 21 0c 22 98 26 a4 27 07 28 3f 21 08     '.(>!.".&.'.(?!.
     67e:	28 40 21 60 22 00 23 00 24 01 25 c0 26 ab 27 0a     (@!`".#.$.%.&.'.
     68e:	28 41 21 0c 22 98 23 95 24 89 25 07 26 24 27 00     (A!.".#.$.%.&$'.
     69e:	28 42 20 05 21 00 22 00 23 84 26 b4 27 09 28 43     (B .!.".#.&.'.(C
     6ae:	20 00 23 80 24 00 25 10 26 ab 27 0a 28 44 21 22      .#.$.%.&.'.(D!"
     6be:	22 01 23 95 24 89 25 07 26 24 27 00 28 45 21 00     ".#.$.%.&$'.(E!.
     6ce:	22 00 23 00 24 04 25 12 26 aa 27 0a 28 46 20 03     ".#.$.%.&.'.(F .
     6de:	21 d4 22 05 23 83 24 89 25 07 26 26 27 0d 28 47     !.".#.$.%.&&'.(G
     6ee:	20 00 21 60 22 00 23 00 24 01 25 c0 26 ab 27 0a      .!`".#.$.%.&.'.
     6fe:	28 48 21 b3 23 95 24 89 25 07 26 00 27 08 28 49     (H!.#.$.%.&.'.(I
     70e:	21 00 23 00 24 09 25 00 26 aa 27 0a 28 4a 21 02     !.#.$.%.&.'.(J!.
     71e:	23 80 24 86 25 3b 28 4b 20 42 21 dd 22 05 24 89     #.$.%;(K B!.".$.
     72e:	25 07 28 4c 20 00 21 00 22 00 24 1f 25 00 28 4d     %.(L .!.".$.%.(M
     73e:	21 b3 23 95 24 89 25 07 26 20 27 00 28 4e 21 00     !.#.$.%.& '.(N!.
     74e:	23 00 24 97 25 03 26 aa 27 0a 28 4f 20 42 21 e2     #.$.%.&.'.(O B!.
     75e:	22 05 23 80 24 89 25 07 28 50 20 00 21 10 22 00     ".#.$.%.(P .!.".
     76e:	23 00 24 80 25 cc 26 ab 28 51 21 00 22 40 23 b4     #.$.%.&.(Q!."@#.
     77e:	24 89 25 07 26 aa 27 04 28 52 22 00 23 b0 26 92     $.%.&.'.(R".#.&.
     78e:	27 09 28 53 21 14 22 01 23 95 26 00 27 08 28 54     '.(S!.".#.&.'.(T
     79e:	21 48 23 a4 26 2a 27 00 28 55 21 00 22 00 23 00     !H#.&*'.(U!.".#.
     7ae:	24 09 25 00 26 aa 27 0a 28 56 21 08 23 80 24 86     $.%.&.'.(V!.#.$.
     7be:	25 3b 28 57 20 42 21 11 22 07 24 89 25 07 28 58     %;(W B!.".$.%.(X
     7ce:	20 00 21 00 22 00 24 1f 25 00 28 59 21 14 22 01      .!.".$.%.(Y!.".
     7de:	23 95 24 89 25 07 26 20 27 00 28 5a 21 16 26 02     #.$.%.& '.(Z!.&.
     7ee:	27 09 28 5b 21 00 22 00 23 00 24 80 25 48 26 aa     '.([!.".#.$.%H&.
     7fe:	27 0a 28 5c 23 a0 24 89 25 07 26 14 27 09 28 5d     '.(\#.$.%.&.'.(]
     80e:	24 80 25 50 26 a4 27 04 28 5e 21 16 22 01 23 95     $.%P&.'.(^!.".#.
     81e:	24 89 25 07 27 00 28 5f 21 04 22 00 23 00 24 9c     $.%.'.(_!.".#.$.
     82e:	25 78 26 aa 27 0a 28 60 21 43 22 0d 24 01 25 c4     %x&.'.(`!C".$.%.
     83e:	26 ab 28 61 21 03 22 00 24 15 28 62 21 00 24 00     &.(a!.".$.(b!.$.
     84e:	25 00 26 aa 28 63 21 5e 23 95 24 89 25 07 26 10     %.&.(c!^#.$.%.&.
     85e:	27 09 28 64 21 03 23 00 24 15 25 c4 26 ab 27 0a     '.(d!.#.$.%.&.'.
     86e:	28 65 21 00 23 80 24 00 25 06 26 aa 28 66 24 8f     (e!.#.$.%.&.(f$.
     87e:	25 e3 26 ab 28 67 20 42 21 cd 22 07 24 89 25 07     %.&.(g B!.".$.%.
     88e:	26 aa 28 68 20 00 21 60 22 00 23 00 24 01 25 c0     &.(h .!`".#.$.%.
     89e:	26 ab 28 69 21 00 23 80 24 8f 25 03 26 aa 28 6a     &.(i!.#.$.%.&.(j
     8ae:	20 42 21 dd 22 07 24 89 25 07 28 6b 20 00 21 43      B!.".$.%.(k .!C
     8be:	22 0d 23 00 24 01 25 c0 26 ab 28 6c 21 00 22 00     ".#.$.%.&.(l!.".
     8ce:	24 00 25 04 26 aa 28 6d 20 03 21 7f 22 01 23 83     $.%.&.(m .!.".#.
     8de:	24 89 25 07 26 26 27 0d 28 6e 21 62 28 6f 20 05     $.%.&&'.(n!b(o .
     8ee:	21 00 22 00 23 84 26 b4 27 09 28 70 20 00 21 06     !.".#.&.'.(p .!.
     8fe:	23 95 26 00 27 08 28 71 21 01 23 00 24 97 25 3b     #.&.'.(q!.#.$.%;
     90e:	26 aa 27 0a 28 72 20 42 21 0e 22 08 23 80 24 89     &.'.(r B!.".#.$.
     91e:	25 07 28 73 20 03 21 3c 22 0b 23 83 26 26 27 0d     %.(s .!<".#.&&'.
     92e:	28 74 20 00 21 03 22 00 23 95 26 02 27 08 28 75     (t .!.".#.&.'.(u
     93e:	21 27 23 00 24 81 25 c4 26 ab 27 0a 28 76 21 00     !'#.$.%.&.'.(v!.
     94e:	23 80 24 09 25 48 26 aa 28 77 21 58 22 34 23 a3     #.$.%H&.(w!X"4#.
     95e:	24 89 25 07 26 2a 27 00 28 78 21 00 22 00 23 a0     $.%.&*'.(x!.".#.
     96e:	26 00 27 09 28 79 21 07 23 80 24 03 25 39 26 aa     &.'.(y!.#.$.%9&.
     97e:	27 0a 28 7a 21 04 23 00 24 1c 25 38 28 7b 21 07     '.(z!.#.$.%8({!.
     98e:	23 80 24 83 25 39 28 7c 21 03 23 95 24 89 25 07     #.$.%9(|!.#.$.%.
     99e:	26 02 27 08 28 7d 21 27 23 00 24 81 25 c4 26 ab     &.'.(}!'#.$.%.&.
     9ae:	27 0a 28 7e 21 00 23 80 24 09 25 48 26 aa 28 7f     '.(~!.#.$.%H&.(.
     9be:	21 58 22 34 23 a3 24 89 25 07 26 2a 27 00 28 80     !X"4#.$.%.&*'.(.
     9ce:	21 06 22 00 23 00 24 81 25 c0 26 93 27 01 28 81     !.".#.$.%.&.'.(.
     9de:	21 00 23 80 24 89 25 48 26 aa 27 0a 28 82 20 02     !.#.$.%H&.'.(. .
     9ee:	21 66 22 08 23 00 24 00 25 66 28 83 20 00 21 00     !f".#.$.%f(. .!.
     9fe:	22 00 23 80 24 1f 25 02 28 84 21 06 24 89 25 07     ".#.$.%.(.!.$.%.
     a0e:	26 dc 27 0c 28 85 21 00 23 aa 26 aa 27 0a 28 86     &.'.(.!.#.&.'.(.
     a1e:	23 b6 26 00 27 08 28 87 23 80 24 86 25 3b 26 aa     #.&.'.(.#.$.%;&.
     a2e:	27 0a 28 88 21 05 24 89 25 07 26 dc 27 0c 28 89     '.(.!.$.%.&.'.(.
     a3e:	21 00 23 aa 26 aa 27 0a 28 8a 23 b6 26 00 27 08     !.#.&.'.(.#.&.'.
     a4e:	28 8b 23 80 24 86 25 3b 26 aa 27 0a 28 8c 20 42     (.#.$.%;&.'.(. B
     a5e:	21 7b 22 08 24 89 25 07 28 8d 20 00 21 00 22 00     !{".$.%.(. .!.".
     a6e:	23 00 24 01 25 82 28 8e 21 05 24 81 25 c2 26 ab     #.$.%.(.!.$.%.&.
     a7e:	28 8f 20 03 21 93 22 08 23 83 24 89 25 07 26 26     (. .!.".#.$.%.&&
     a8e:	27 0d 28 90 20 00 21 05 22 00 23 00 24 81 25 c0     '.(. .!.".#.$.%.
     a9e:	26 13 27 01 28 91 21 00 23 80 24 89 25 48 26 aa     &.'.(.!.#.$.%H&.
     aae:	27 0a 28 92 20 02 21 7e 22 08 23 00 24 00 25 66     '.(. .!~".#.$.%f
     abe:	28 93 20 00 21 00 22 00 23 80 24 1f 25 02 28 94     (. .!.".#.$.%.(.
     ace:	21 05 24 89 25 07 26 dc 27 0c 28 95 21 00 23 aa     !.$.%.&.'.(.!.#.
     ade:	26 aa 27 0a 28 96 23 b6 26 00 27 08 28 97 23 80     &.'.(.#.&.'.(.#.
     aee:	24 86 25 3b 26 aa 27 0a 28 98 21 05 24 89 25 07     $.%;&.'.(.!.$.%.
     afe:	26 dc 27 0c 28 99 21 00 23 aa 26 aa 27 0a 28 9a     &.'.(.!.#.&.'.(.
     b0e:	23 80 24 1f 25 02 28 9b 21 01 23 00 24 81 25 c2     #.$.%.(.!.#.$.%.
     b1e:	26 ab 28 9c 20 03 21 93 22 08 23 83 24 89 25 07     &.(. .!.".#.$.%.
     b2e:	26 26 27 0d 28 9d 20 00 21 04 22 00 23 95 26 12     &&'.(. .!.".#.&.
     b3e:	27 08 28 9e 21 60 23 c4 26 aa 27 04 28 9f 21 00     '.(.!`#.&.'.(.!.
     b4e:	23 c0 26 00 27 09 28 a0 20 42 21 cb 22 08 23 80     #.&.'.(. B!.".#.
     b5e:	26 aa 27 0a 28 a1 20 70 21 54 22 b8 23 95 26 12     &.'.(. p!T".#.&.
     b6e:	27 08 28 a2 20 02 21 cc 22 08 23 80 26 aa 27 0a     '.(. .!.".#.&.'.
     b7e:	28 a3 20 03 21 ca 22 0f 23 83 26 26 27 0d 28 a4     (. .!.".#.&&'.(.
     b8e:	20 00 21 00 22 00 23 00 24 8c 25 0c 26 aa 27 0a      .!.".#.$.%.&.'.
     b9e:	28 a5 21 04 24 82 25 78 28 a6 21 00 23 80 24 89     (.!.$.%x(.!.#.$.
     bae:	25 48 26 12 27 04 28 a7 20 03 21 de 22 0f 23 83     %H&.'.(. .!.".#.
     bbe:	25 07 26 26 27 0d 28 a8 20 00 21 01 22 00 23 00     %.&&'.(. .!.".#.
     bce:	24 9c 25 78 26 aa 27 0a 28 a9 21 00 23 80 24 81     $.%x&.'.(.!.#.$.
     bde:	25 40 28 aa 20 03 21 cf 22 0f 23 83 24 89 25 07     %@(. .!.".#.$.%.
     bee:	26 26 27 0d 28 ab 20 70 21 08 22 b8 23 95 26 a0     &&'.(. p!.".#.&.
     bfe:	27 04 28 ac 20 03 21 d4 22 0f 23 83 26 26 27 0d     '.(. .!.".#.&&'.
     c0e:	28 ad 21 27 22 0b 28 ae 20 70 21 63 22 b8 23 95     (.!'".(. p!c".#.
     c1e:	26 12 27 08 28 af 20 00 21 01 22 00 23 80 24 86     &.'.(. .!.".#.$.
     c2e:	25 cb 26 ab 27 0a 28 b0 20 42 21 dd 22 08 24 89     %.&.'.(. B!.".$.
     c3e:	25 07 26 aa 28 b1 20 00 21 18 22 80 23 95 26 a4     %.&.(. .!.".#.&.
     c4e:	27 00 28 b2 20 03 21 d9 22 0f 23 83 26 26 27 0d     '.(. .!.".#.&&'.
     c5e:	28 b3 20 70 21 0a 22 b8 23 95 26 a0 27 00 28 b4     (. p!.".#.&.'.(.
     c6e:	20 02 21 e0 22 08 23 80 26 aa 27 0a 28 b5 20 70      .!.".#.&.'.(. p
     c7e:	21 0a 22 b8 23 95 26 a0 27 00 28 b6 21 54 26 02     !.".#.&.'.(.!T&.
     c8e:	27 08 28 b7 20 00 21 18 22 80 26 a4 27 00 28 b8     '.(. .!.".&.'.(.
     c9e:	21 00 22 00 23 80 24 80 25 48 26 aa 27 0a 28 b9     !.".#.$.%H&.'.(.
     cae:	20 70 21 5e 22 b8 23 95 24 89 25 07 26 12 27 08      p!^".#.$.%.&.'.
     cbe:	28 ba 20 00 21 00 22 00 23 80 24 09 25 4b 26 aa     (. .!.".#.$.%K&.
     cce:	27 0a 28 bb 20 70 21 5f 22 b8 23 95 24 89 25 07     '.(. p!_".#.$.%.
     cde:	26 10 27 08 28 bc 20 00 21 00 22 00 23 00 24 1c     &.'.(. .!.".#.$.
     cee:	25 83 26 ab 27 0a 28 bd 20 03 21 32 22 09 23 83     %.&.'.(. .!2".#.
     cfe:	24 89 25 07 26 26 27 0d 28 be 20 00 21 00 22 00     $.%.&&'.(. .!.".
     d0e:	23 00 24 82 25 8c 26 ab 27 0a 28 bf 20 03 21 25     #.$.%.&.'.(. .!%
     d1e:	22 09 23 83 24 89 25 07 26 26 27 0d 28 c0 20 42     ".#.$.%.&&'.(. B
     d2e:	21 bc 23 80 26 aa 27 0a 28 c1 20 00 21 01 22 00     !.#.&.'.(. .!.".
     d3e:	23 00 24 01 25 c0 26 ab 28 c2 20 70 21 0f 22 b8     #.$.%.&.(. p!.".
     d4e:	23 95 24 89 25 07 26 20 27 00 28 c3 20 03 21 e3     #.$.%.& '.(. .!.
     d5e:	22 0f 23 83 26 26 27 0d 28 c4 20 05 21 00 22 00     ".#.&&'.(. .!.".
     d6e:	23 84 26 b4 27 09 28 c5 20 00 21 03 23 95 26 14     #.&.'.(. .!.#.&.
     d7e:	27 08 28 c6 21 a6 23 a4 26 2a 27 05 28 c7 21 00     '.(.!.#.&*'.(.!.
     d8e:	23 a0 26 44 27 09 28 c8 21 18 22 6d 23 80 24 9e     #.&D'.(.!."m#.$.
     d9e:	25 7b 26 aa 27 0a 28 c9 20 42 21 13 22 0b 24 89     %{&.'.(. B!.".$.
     dae:	25 07 28 ca 20 00 21 ae 22 00 23 95 26 24 27 00     %.(. .!.".#.&$'.
     dbe:	28 cb 21 00 22 03 23 80 24 87 25 7b 26 aa 27 0a     (.!.".#.$.%{&.'.
     dce:	28 cc 20 42 21 16 22 0b 24 89 25 07 28 cd 20 00     (. B!.".$.%.(. .
     dde:	21 ae 22 00 23 95 26 24 27 00 28 ce 20 05 21 00     !.".#.&$'.(. .!.
     dee:	23 84 26 b4 27 09 28 cf 20 03 21 0d 22 0b 23 83     #.&.'.(. .!.".#.
     dfe:	26 26 27 0d 28 d0 20 00 21 00 22 00 23 00 24 80     &&'.(. .!.".#.$.
     e0e:	26 02 27 00 28 d1 23 80 24 09 25 48 26 1e 28 d2     &.'.(.#.$.%H&.(.
     e1e:	21 58 22 34 23 33 24 80 25 07 26 2a 28 d3 21 00     !X"4#3$.%.&*(.!.
     e2e:	22 00 23 00 26 80 27 10 28 d4 21 10 23 63 26 2a     ".#.&.'.(.!.#c&*
     e3e:	27 00 28 d5 21 00 23 60 26 a8 27 12 28 d6 21 af     '.(.!.#`&.'.(.!.
     e4e:	22 4c 23 00 26 c8 27 0c 28 d7 21 00 22 00 26 80     "L#.&.'.(.!.".&.
     e5e:	27 05 28 d8 23 80 24 86 25 3b 26 1e 27 00 28 d9     '.(.#.$.%;&.'.(.
     e6e:	20 42 21 1c 22 0e 23 00 24 80 25 07 28 da 20 00      B!.".#.$.%.(. .
     e7e:	21 35 22 29 26 c4 27 0c 28 db 20 02 21 1d 22 0e     !5")&.'.(. .!.".
     e8e:	26 1e 27 00 28 dc 20 00 21 7f 22 34 26 c4 27 0c     &.'.(. .!."4&.'.
     e9e:	28 dd 21 00 22 00 23 90 24 9f 25 04 26 10 27 0a     (.!.".#.$.%.&.'.
     eae:	28 de 23 00 24 84 25 00 26 80 27 10 28 df 21 06     (.#.$.%.&.'.(.!.
     ebe:	23 63 24 80 25 07 26 2a 27 00 28 e0 21 00 23 80     #c$.%.&*'.(.!.#.
     ece:	24 89 26 aa 27 0a 28 e1 20 05 23 84 26 b4 27 09     $.&.'.(. .#.&.'.
     ede:	28 e2 20 70 21 61 22 b8 23 95 26 12 27 08 28 e3     (. p!a".#.&.'.(.
     eee:	20 00 21 01 22 00 23 80 24 86 25 c3 26 ab 27 0a      .!.".#.$.%.&.'.
     efe:	28 e4 20 42 21 ce 22 0f 24 89 25 07 26 aa 28 e5     (. B!.".$.%.&.(.
     f0e:	20 70 21 50 22 b8 23 95 26 12 27 08 28 e6 20 05      p!P".#.&.'.(. .
     f1e:	21 00 22 00 23 84 26 b4 27 09 28 e7 20 70 21 64     !.".#.&.'.(. p!d
     f2e:	22 b8 23 95 26 12 27 08 28 e8 20 00 21 01 22 00     ".#.&.'.(. .!.".
     f3e:	23 80 24 86 25 c3 26 ab 27 0a 28 e9 20 42 21 d3     #.$.%.&.'.(. B!.
     f4e:	22 0f 24 89 25 07 26 aa 28 ea 20 70 21 51 22 b8     ".$.%.&.(. p!Q".
     f5e:	23 95 26 12 27 08 28 eb 20 05 21 00 22 00 23 84     #.&.'.(. .!.".#.
     f6e:	26 b4 27 09 28 ec 20 70 21 65 22 b8 23 95 26 12     &.'.(. p!e".#.&.
     f7e:	27 08 28 ed 20 00 21 01 22 00 23 80 24 86 25 c3     '.(. .!.".#.$.%.
     f8e:	26 ab 27 0a 28 ee 20 42 21 d8 22 0f 24 89 25 07     &.'.(. B!.".$.%.
     f9e:	26 aa 28 ef 20 70 21 52 22 b8 23 95 26 12 27 08     &.(. p!R".#.&.'.
     fae:	28 f0 20 05 21 00 22 00 23 84 26 b4 27 09 28 f1     (. .!.".#.&.'.(.
     fbe:	20 70 21 61 22 b8 23 95 26 02 27 08 28 f2 20 00      p!a".#.&.'.(. .
     fce:	21 01 22 00 23 80 24 86 25 c3 26 ab 27 0a 28 f3     !.".#.$.%.&.'.(.
     fde:	20 42 21 dd 22 0f 24 89 25 07 26 aa 28 f4 20 70      B!.".$.%.&.(. p
     fee:	21 50 22 b8 23 95 26 02 27 08 28 f5 20 05 21 00     !P".#.&.'.(. .!.
     ffe:	22 00 23 84 26 b4 27 09 28 f6 20 00 21 01 23 80     ".#.&.'.(. .!.#.
    100e:	24 86 25 cb 26 ab 27 0a 28 f7 20 42 21 e1 22 0f     $.%.&.'.(. B!.".
    101e:	24 89 25 07 26 aa 28 f8 20 00 21 02 22 00 23 00     $.%.&.(. .!.".#.
    102e:	24 81 25 c4 26 ab 28 f9 21 00 23 80 24 89 25 48     $.%.&.(.!.#.$.%H
    103e:	26 aa 28 fa 20 05 23 84 25 07 26 b4 27 09 28 fb     &.(. .#.%.&.'.(.
    104e:	20 70 21 4e 22 b8 23 95 26 10 27 08 28 fc 20 00      p!N".#.&.'.(. .
    105e:	21 00 22 00 23 80 24 86 25 c3 26 ab 27 0a 28 fd     !.".#.$.%.&.'.(.
    106e:	20 42 21 e7 22 0f 24 89 25 07 26 aa 28 fe 20 00      B!.".$.%.&.(. .
    107e:	21 bb 22 00 23 95 26 20 27 00 28 ff 20 05 21 00     !.".#.& '.(. .!.
    108e:	23 84 26 b4 27 09 2a 08 10 01 ff ff ff ff           #.&.'.*.......

0000109c <__ctors_end>:
    109c:	11 24       	eor	r1, r1
    109e:	1f be       	out	0x3f, r1	; 63
    10a0:	cf ef       	ldi	r28, 0xFF	; 255
    10a2:	d8 e0       	ldi	r29, 0x08	; 8
    10a4:	de bf       	out	0x3e, r29	; 62
    10a6:	cd bf       	out	0x3d, r28	; 61

000010a8 <__do_copy_data>:
    10a8:	11 e0       	ldi	r17, 0x01	; 1
    10aa:	a0 e0       	ldi	r26, 0x00	; 0
    10ac:	b1 e0       	ldi	r27, 0x01	; 1
    10ae:	ec e1       	ldi	r30, 0x1C	; 28
    10b0:	ff e1       	ldi	r31, 0x1F	; 31
    10b2:	02 c0       	rjmp	.+4      	; 0x10b8 <__do_copy_data+0x10>
    10b4:	05 90       	lpm	r0, Z+
    10b6:	0d 92       	st	X+, r0
    10b8:	a8 33       	cpi	r26, 0x38	; 56
    10ba:	b1 07       	cpc	r27, r17
    10bc:	d9 f7       	brne	.-10     	; 0x10b4 <__do_copy_data+0xc>

000010be <__do_clear_bss>:
    10be:	21 e0       	ldi	r18, 0x01	; 1
    10c0:	a8 e3       	ldi	r26, 0x38	; 56
    10c2:	b1 e0       	ldi	r27, 0x01	; 1
    10c4:	01 c0       	rjmp	.+2      	; 0x10c8 <.do_clear_bss_start>

000010c6 <.do_clear_bss_loop>:
    10c6:	1d 92       	st	X+, r1

000010c8 <.do_clear_bss_start>:
    10c8:	a8 38       	cpi	r26, 0x88	; 136
    10ca:	b2 07       	cpc	r27, r18
    10cc:	e1 f7       	brne	.-8      	; 0x10c6 <.do_clear_bss_loop>
    10ce:	0e 94 7d 08 	call	0x10fa	; 0x10fa <main>
    10d2:	0c 94 8c 0f 	jmp	0x1f18	; 0x1f18 <_exit>

000010d6 <__bad_interrupt>:
    10d6:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000010da <GPIO_Output_Init>:
#include "GPIO_Outputs.h"

void GPIO_Output_Init(volatile GPIO_t * port_addr, uint8_t pin_mask)
{
	//Set Port Pin to be an output with initial value '1'
	(port_addr->GPIO_DDR)|=(pin_mask);    // Set DDRx to make port pin an output
    10da:	fc 01       	movw	r30, r24
    10dc:	21 81       	ldd	r18, Z+1	; 0x01
    10de:	62 2b       	or	r22, r18
    10e0:	61 83       	std	Z+1, r22	; 0x01
    10e2:	08 95       	ret

000010e4 <GPIO_Output_Set>:


void GPIO_Output_Set(volatile GPIO_t * port_addr, uint8_t pin_mask)
{
	//control = 0, LED off; control = 1, LED on 
		(port_addr->GPIO_PORT)|=(pin_mask);    // Set PORTx PORTx pin to value of '1'
    10e4:	fc 01       	movw	r30, r24
    10e6:	22 81       	ldd	r18, Z+2	; 0x02
    10e8:	62 2b       	or	r22, r18
    10ea:	62 83       	std	Z+2, r22	; 0x02
    10ec:	08 95       	ret

000010ee <GPIO_Output_Clear>:
}

void GPIO_Output_Clear(volatile GPIO_t * port_addr, uint8_t pin_mask)
{
    10ee:	fc 01       	movw	r30, r24
	//control = 0, LED off; control = 1, LED on
		(port_addr->GPIO_PORT)&=~(pin_mask);    // Clear PORTx pin to value of '0'
    10f0:	92 81       	ldd	r25, Z+2	; 0x02
    10f2:	60 95       	com	r22
    10f4:	69 23       	and	r22, r25
    10f6:	62 83       	std	Z+2, r22	; 0x02
    10f8:	08 95       	ret

000010fa <main>:
#include "SPI.h"
#include "TWI.h"
#include "STA013.h"

int main(void)
{
    10fa:	0f 93       	push	r16
    10fc:	1f 93       	push	r17
    10fe:	cf 93       	push	r28
    1100:	df 93       	push	r29
    1102:	00 d0       	rcall	.+0      	; 0x1104 <main+0xa>
    1104:	1f 92       	push	r1
    1106:	cd b7       	in	r28, 0x3d	; 61
    1108:	de b7       	in	r29, 0x3e	; 62
	char string_in_SRAM [41] = "This is a string in SRAM - Garrett Mason & Harrison Heselbarth";
	// Local variables
	char * p_buffer;
	p_buffer = Export_print_buffer();
    110a:	0e 94 4c 0c 	call	0x1898	; 0x1898 <Export_print_buffer>
    110e:	08 2f       	mov	r16, r24
    1110:	19 2f       	mov	r17, r25
	uint8_t error_flag;
	uint8_t array[3];
	
	// Initializations
	UART_Init(UART1,9600);
    1112:	60 e8       	ldi	r22, 0x80	; 128
    1114:	75 e2       	ldi	r23, 0x25	; 37
    1116:	88 ec       	ldi	r24, 0xC8	; 200
    1118:	90 e0       	ldi	r25, 0x00	; 0
    111a:	0e 94 1b 0c 	call	0x1836	; 0x1836 <UART_Init>
	uint8_t SPI_error = SPI_Master_Init(SPI0_base, 400000UL);
    111e:	40 e8       	ldi	r20, 0x80	; 128
    1120:	5a e1       	ldi	r21, 0x1A	; 26
    1122:	66 e0       	ldi	r22, 0x06	; 6
    1124:	70 e0       	ldi	r23, 0x00	; 0
    1126:	8c e4       	ldi	r24, 0x4C	; 76
    1128:	90 e0       	ldi	r25, 0x00	; 0
    112a:	0e 94 d2 09 	call	0x13a4	; 0x13a4 <SPI_Master_Init>
	uint8_t SD_error = SD_Card_Init();
    112e:	0e 94 d9 08 	call	0x11b2	; 0x11b2 <SD_Card_Init>
	uint8_t SPI_error2 = SPI_Master_Init(SPI0_base, 25000000UL);
    1132:	40 e4       	ldi	r20, 0x40	; 64
    1134:	58 e7       	ldi	r21, 0x78	; 120
    1136:	6d e7       	ldi	r22, 0x7D	; 125
    1138:	71 e0       	ldi	r23, 0x01	; 1
    113a:	8c e4       	ldi	r24, 0x4C	; 76
    113c:	90 e0       	ldi	r25, 0x00	; 0
    113e:	0e 94 d2 09 	call	0x13a4	; 0x13a4 <SPI_Master_Init>
	uint8_t TWI_error = TWI_Master_Init(TWI1_Base, 2500UL);
    1142:	44 ec       	ldi	r20, 0xC4	; 196
    1144:	59 e0       	ldi	r21, 0x09	; 9
    1146:	60 e0       	ldi	r22, 0x00	; 0
    1148:	70 e0       	ldi	r23, 0x00	; 0
    114a:	88 ed       	ldi	r24, 0xD8	; 216
    114c:	90 e0       	ldi	r25, 0x00	; 0
    114e:	0e 94 80 0b 	call	0x1700	; 0x1700 <TWI_Master_Init>
	UART_Transmit_String(UART1, 0, p_buffer);
	sprintf(p_buffer, "\n\rSD_error: 0x%X\n\r", SD_error);
	UART_Transmit_String(UART1, 0, p_buffer);
	sprintf(p_buffer, "\n\rSPI_error2: 0x%X\n\r", SPI_error2);
	UART_Transmit_String(UART1, 0, p_buffer);*/
	sprintf(p_buffer, "\n\rTWI_error: 0x%X\n\r", TWI_error);
    1152:	1f 92       	push	r1
    1154:	8f 93       	push	r24
    1156:	80 e0       	ldi	r24, 0x00	; 0
    1158:	91 e0       	ldi	r25, 0x01	; 1
    115a:	9f 93       	push	r25
    115c:	8f 93       	push	r24
    115e:	1f 93       	push	r17
    1160:	0f 93       	push	r16
    1162:	0e 94 a2 0c 	call	0x1944	; 0x1944 <sprintf>
	UART_Transmit_String(UART1, 0, p_buffer);
    1166:	40 2f       	mov	r20, r16
    1168:	51 2f       	mov	r21, r17
    116a:	60 e0       	ldi	r22, 0x00	; 0
    116c:	88 ec       	ldi	r24, 0xC8	; 200
    116e:	90 e0       	ldi	r25, 0x00	; 0
    1170:	0e 94 4f 0c 	call	0x189e	; 0x189e <UART_Transmit_String>
	
	STA013_Master_Init(p_buffer, array);
    1174:	be 01       	movw	r22, r28
    1176:	6f 5f       	subi	r22, 0xFF	; 255
    1178:	7f 4f       	sbci	r23, 0xFF	; 255
    117a:	80 2f       	mov	r24, r16
    117c:	91 2f       	mov	r25, r17
    117e:	0e 94 e7 0a 	call	0x15ce	; 0x15ce <STA013_Master_Init>
    1182:	0f 90       	pop	r0
    1184:	0f 90       	pop	r0
    1186:	0f 90       	pop	r0
    1188:	0f 90       	pop	r0
    118a:	0f 90       	pop	r0
    118c:	0f 90       	pop	r0
		error_flag = Read_Block(512, array);
		
		// Printing
		print_memory(UART1, 512, array);		
	}
}
    118e:	80 e0       	ldi	r24, 0x00	; 0
    1190:	90 e0       	ldi	r25, 0x00	; 0
    1192:	0f 90       	pop	r0
    1194:	0f 90       	pop	r0
    1196:	0f 90       	pop	r0
    1198:	df 91       	pop	r29
    119a:	cf 91       	pop	r28
    119c:	1f 91       	pop	r17
    119e:	0f 91       	pop	r16
    11a0:	08 95       	ret

000011a2 <SD_CS_active>:
#define Standard_Capacity (9)

static uint8_t SD_Card_Type_g;

void SD_CS_active (volatile uint8_t *port, uint8_t pin){
	GPIO_Output_Clear(port, pin);
    11a2:	70 e0       	ldi	r23, 0x00	; 0
    11a4:	0e 94 77 08 	call	0x10ee	; 0x10ee <GPIO_Output_Clear>
    11a8:	08 95       	ret

000011aa <SD_CS_inactive>:
}

void SD_CS_inactive (volatile uint8_t *port, uint8_t pin){
	GPIO_Output_Set(port, pin);
    11aa:	70 e0       	ldi	r23, 0x00	; 0
    11ac:	0e 94 72 08 	call	0x10e4	; 0x10e4 <GPIO_Output_Set>
    11b0:	08 95       	ret

000011b2 <SD_Card_Init>:
}

uint8_t SD_Card_Init (void){
    11b2:	ff 92       	push	r15
    11b4:	0f 93       	push	r16
    11b6:	1f 93       	push	r17
    11b8:	cf 93       	push	r28
    11ba:	df 93       	push	r29
    11bc:	00 d0       	rcall	.+0      	; 0x11be <SD_Card_Init+0xc>
    11be:	00 d0       	rcall	.+0      	; 0x11c0 <SD_Card_Init+0xe>
    11c0:	1f 92       	push	r1
    11c2:	cd b7       	in	r28, 0x3d	; 61
    11c4:	de b7       	in	r29, 0x3e	; 62
	uint8_t error_flag = no_errors;
	uint8_t rec_array[5];
	uint8_t ACMD41_arg;
	uint8_t timeout = 0;
	
	GPIO_Output_Init(SD_CS_port, SD_CS_pin);
    11c6:	60 e1       	ldi	r22, 0x10	; 16
    11c8:	70 e0       	ldi	r23, 0x00	; 0
    11ca:	83 e2       	ldi	r24, 0x23	; 35
    11cc:	90 e0       	ldi	r25, 0x00	; 0
    11ce:	0e 94 6d 08 	call	0x10da	; 0x10da <GPIO_Output_Init>
	
	if(error_status == no_errors){ //
		SD_CS_inactive(SD_CS_port, SD_CS_pin);
    11d2:	60 e1       	ldi	r22, 0x10	; 16
    11d4:	83 e2       	ldi	r24, 0x23	; 35
    11d6:	90 e0       	ldi	r25, 0x00	; 0
    11d8:	0e 94 d5 08 	call	0x11aa	; 0x11aa <SD_CS_inactive>
	
		SPI_Master_Init(SD_SPI_port, 400000UL);
    11dc:	40 e8       	ldi	r20, 0x80	; 128
    11de:	5a e1       	ldi	r21, 0x1A	; 26
    11e0:	66 e0       	ldi	r22, 0x06	; 6
    11e2:	70 e0       	ldi	r23, 0x00	; 0
    11e4:	8c e4       	ldi	r24, 0x4C	; 76
    11e6:	90 e0       	ldi	r25, 0x00	; 0
    11e8:	0e 94 d2 09 	call	0x13a4	; 0x13a4 <SPI_Master_Init>
		// Send at least 74 SCK pulses
		for(uint8_t i = 0; i < 10; i++){
    11ec:	10 e0       	ldi	r17, 0x00	; 0
    11ee:	06 c0       	rjmp	.+12     	; 0x11fc <SD_Card_Init+0x4a>
			SPI_Transfer(SPI0_base, 0xFF);
    11f0:	6f ef       	ldi	r22, 0xFF	; 255
    11f2:	8c e4       	ldi	r24, 0x4C	; 76
    11f4:	90 e0       	ldi	r25, 0x00	; 0
    11f6:	0e 94 59 0a 	call	0x14b2	; 0x14b2 <SPI_Transfer>
	if(error_status == no_errors){ //
		SD_CS_inactive(SD_CS_port, SD_CS_pin);
	
		SPI_Master_Init(SD_SPI_port, 400000UL);
		// Send at least 74 SCK pulses
		for(uint8_t i = 0; i < 10; i++){
    11fa:	1f 5f       	subi	r17, 0xFF	; 255
    11fc:	1a 30       	cpi	r17, 0x0A	; 10
    11fe:	c0 f3       	brcs	.-16     	; 0x11f0 <SD_Card_Init+0x3e>
		}
	}
	
	// CMD0
	if(error_status == no_errors){
		SD_CS_active(SD_CS_port, SD_CS_pin);
    1200:	60 e1       	ldi	r22, 0x10	; 16
    1202:	83 e2       	ldi	r24, 0x23	; 35
    1204:	90 e0       	ldi	r25, 0x00	; 0
    1206:	0e 94 d1 08 	call	0x11a2	; 0x11a2 <SD_CS_active>
		error_flag = Send_Command(0, 0x00000000);
    120a:	40 e0       	ldi	r20, 0x00	; 0
    120c:	50 e0       	ldi	r21, 0x00	; 0
    120e:	ba 01       	movw	r22, r20
    1210:	80 e0       	ldi	r24, 0x00	; 0
    1212:	0e 94 60 0a 	call	0x14c0	; 0x14c0 <Send_Command>
    1216:	18 2f       	mov	r17, r24
		error_status = error_flag;	
		if(error_flag != 0x01){
    1218:	81 30       	cpi	r24, 0x01	; 1
    121a:	39 f0       	breq	.+14     	; 0x122a <SD_Card_Init+0x78>
			error_flag = Receive_Response(1, rec_array); //5 after c8 C58
    121c:	be 01       	movw	r22, r28
    121e:	6f 5f       	subi	r22, 0xFF	; 255
    1220:	7f 4f       	sbci	r23, 0xFF	; 255
    1222:	81 e0       	ldi	r24, 0x01	; 1
    1224:	0e 94 a4 0a 	call	0x1548	; 0x1548 <Receive_Response>
    1228:	18 2f       	mov	r17, r24
		}
		SD_CS_inactive(SD_CS_port, SD_CS_pin);
    122a:	60 e1       	ldi	r22, 0x10	; 16
    122c:	83 e2       	ldi	r24, 0x23	; 35
    122e:	90 e0       	ldi	r25, 0x00	; 0
    1230:	0e 94 d5 08 	call	0x11aa	; 0x11aa <SD_CS_inactive>
		error_status = error_flag;
	}
	
	// CMD8
	if(error_status == no_errors){
    1234:	11 11       	cpse	r17, r1
    1236:	2e c0       	rjmp	.+92     	; 0x1294 <SD_Card_Init+0xe2>
		SD_CS_active(SD_CS_port, SD_CS_pin);
    1238:	60 e1       	ldi	r22, 0x10	; 16
    123a:	83 e2       	ldi	r24, 0x23	; 35
    123c:	90 e0       	ldi	r25, 0x00	; 0
    123e:	0e 94 d1 08 	call	0x11a2	; 0x11a2 <SD_CS_active>
		error_flag = Send_Command(8, 0x000001AA);
    1242:	4a ea       	ldi	r20, 0xAA	; 170
    1244:	51 e0       	ldi	r21, 0x01	; 1
    1246:	60 e0       	ldi	r22, 0x00	; 0
    1248:	70 e0       	ldi	r23, 0x00	; 0
    124a:	88 e0       	ldi	r24, 0x08	; 8
    124c:	0e 94 60 0a 	call	0x14c0	; 0x14c0 <Send_Command>
    1250:	08 2f       	mov	r16, r24
		if(error_flag == no_errors){ //Check if R1 is not 0x01 (error)
    1252:	81 11       	cpse	r24, r1
    1254:	07 c0       	rjmp	.+14     	; 0x1264 <SD_Card_Init+0xb2>
			error_flag = Receive_Response(5, rec_array);
    1256:	be 01       	movw	r22, r28
    1258:	6f 5f       	subi	r22, 0xFF	; 255
    125a:	7f 4f       	sbci	r23, 0xFF	; 255
    125c:	85 e0       	ldi	r24, 0x05	; 5
    125e:	0e 94 a4 0a 	call	0x1548	; 0x1548 <Receive_Response>
    1262:	08 2f       	mov	r16, r24
		}
		SD_CS_inactive(SD_CS_port, SD_CS_pin);
    1264:	60 e1       	ldi	r22, 0x10	; 16
    1266:	83 e2       	ldi	r24, 0x23	; 35
    1268:	90 e0       	ldi	r25, 0x00	; 0
    126a:	0e 94 d5 08 	call	0x11aa	; 0x11aa <SD_CS_inactive>
		if((error_flag == no_errors) && (rec_array[0] == 0x01)){ //Is 0x00 when we want it to be 0x01
    126e:	01 11       	cpse	r16, r1
    1270:	0b c0       	rjmp	.+22     	; 0x1288 <SD_Card_Init+0xd6>
    1272:	89 81       	ldd	r24, Y+1	; 0x01
    1274:	81 30       	cpi	r24, 0x01	; 1
    1276:	41 f4       	brne	.+16     	; 0x1288 <SD_Card_Init+0xd6>
			if((rec_array[3] == 0x01) && (rec_array[4] == 0xAA)){ //Not entering if when should be!
    1278:	8c 81       	ldd	r24, Y+4	; 0x04
    127a:	81 30       	cpi	r24, 0x01	; 1
    127c:	51 f4       	brne	.+20     	; 0x1292 <SD_Card_Init+0xe0>
    127e:	8d 81       	ldd	r24, Y+5	; 0x05
    1280:	8a 3a       	cpi	r24, 0xAA	; 170
    1282:	41 f0       	breq	.+16     	; 0x1294 <SD_Card_Init+0xe2>
				ACMD41_arg = 0x40000000; // High-Capacity Support
				SD_Card_Type_g = High_Capacity;
			}
			else{
				error_status = incompatible_voltage;
    1284:	1d ef       	ldi	r17, 0xFD	; 253
    1286:	06 c0       	rjmp	.+12     	; 0x1294 <SD_Card_Init+0xe2>
			}
		}
		else if(rec_array[0] == 0x05){
    1288:	89 81       	ldd	r24, Y+1	; 0x01
    128a:	85 30       	cpi	r24, 0x05	; 5
    128c:	19 f0       	breq	.+6      	; 0x1294 <SD_Card_Init+0xe2>
			error_status = no_errors;
			ACMD41_arg = 0x00000000;
			SD_Card_Type_g = Standard_Capacity;
		}
		else{
			error_status = error_flag;
    128e:	10 2f       	mov	r17, r16
    1290:	01 c0       	rjmp	.+2      	; 0x1294 <SD_Card_Init+0xe2>
			if((rec_array[3] == 0x01) && (rec_array[4] == 0xAA)){ //Not entering if when should be!
				ACMD41_arg = 0x40000000; // High-Capacity Support
				SD_Card_Type_g = High_Capacity;
			}
			else{
				error_status = incompatible_voltage;
    1292:	1d ef       	ldi	r17, 0xFD	; 253
			error_status = error_flag;
		}
	}
	
	// CMD58
	if(error_status == no_errors){
    1294:	11 11       	cpse	r17, r1
    1296:	18 c0       	rjmp	.+48     	; 0x12c8 <SD_Card_Init+0x116>
		SD_CS_active(SD_CS_port, SD_CS_pin);
    1298:	60 e1       	ldi	r22, 0x10	; 16
    129a:	83 e2       	ldi	r24, 0x23	; 35
    129c:	90 e0       	ldi	r25, 0x00	; 0
    129e:	0e 94 d1 08 	call	0x11a2	; 0x11a2 <SD_CS_active>
		error_flag = Send_Command(58, 0x00000000);
    12a2:	40 e0       	ldi	r20, 0x00	; 0
    12a4:	50 e0       	ldi	r21, 0x00	; 0
    12a6:	ba 01       	movw	r22, r20
    12a8:	8a e3       	ldi	r24, 0x3A	; 58
    12aa:	0e 94 60 0a 	call	0x14c0	; 0x14c0 <Send_Command>
		if(error_flag == no_errors){ //Check if R1 is not 0x01 (error)
    12ae:	81 11       	cpse	r24, r1
    12b0:	06 c0       	rjmp	.+12     	; 0x12be <SD_Card_Init+0x10c>
			error_flag = Receive_Response(5, rec_array);
    12b2:	be 01       	movw	r22, r28
    12b4:	6f 5f       	subi	r22, 0xFF	; 255
    12b6:	7f 4f       	sbci	r23, 0xFF	; 255
    12b8:	85 e0       	ldi	r24, 0x05	; 5
    12ba:	0e 94 a4 0a 	call	0x1548	; 0x1548 <Receive_Response>
		}
		SD_CS_inactive(SD_CS_port, SD_CS_pin);
    12be:	60 e1       	ldi	r22, 0x10	; 16
    12c0:	83 e2       	ldi	r24, 0x23	; 35
    12c2:	90 e0       	ldi	r25, 0x00	; 0
    12c4:	0e 94 d5 08 	call	0x11aa	; 0x11aa <SD_CS_inactive>
			}
		}
	}
	
	// ACMD41 -------------Issue should be 69 40 not 69 00 on second round, first row
	if(error_status == no_errors){
    12c8:	11 11       	cpse	r17, r1
    12ca:	3c c0       	rjmp	.+120    	; 0x1344 <SD_Card_Init+0x192>
		SD_CS_active(SD_CS_port, SD_CS_pin);
    12cc:	60 e1       	ldi	r22, 0x10	; 16
    12ce:	83 e2       	ldi	r24, 0x23	; 35
    12d0:	90 e0       	ldi	r25, 0x00	; 0
    12d2:	0e 94 d1 08 	call	0x11a2	; 0x11a2 <SD_CS_active>
    12d6:	f1 2e       	mov	r15, r17
uint8_t SD_Card_Init (void){
	uint8_t error_status = no_errors;
	uint8_t error_flag = no_errors;
	uint8_t rec_array[5];
	uint8_t ACMD41_arg;
	uint8_t timeout = 0;
    12d8:	00 e0       	ldi	r16, 0x00	; 0
	// ACMD41 -------------Issue should be 69 40 not 69 00 on second round, first row
	if(error_status == no_errors){
		SD_CS_active(SD_CS_port, SD_CS_pin);
		
		do{
			error_flag = Send_Command(55, 0x00000000);
    12da:	40 e0       	ldi	r20, 0x00	; 0
    12dc:	50 e0       	ldi	r21, 0x00	; 0
    12de:	ba 01       	movw	r22, r20
    12e0:	87 e3       	ldi	r24, 0x37	; 55
    12e2:	0e 94 60 0a 	call	0x14c0	; 0x14c0 <Send_Command>
			if(error_flag == no_errors){ //Check if R1 is not 0x01 (error)
    12e6:	81 11       	cpse	r24, r1
    12e8:	06 c0       	rjmp	.+12     	; 0x12f6 <SD_Card_Init+0x144>
				error_flag = Receive_Response(1, rec_array);
    12ea:	be 01       	movw	r22, r28
    12ec:	6f 5f       	subi	r22, 0xFF	; 255
    12ee:	7f 4f       	sbci	r23, 0xFF	; 255
    12f0:	81 e0       	ldi	r24, 0x01	; 1
    12f2:	0e 94 a4 0a 	call	0x1548	; 0x1548 <Receive_Response>
			}
		
			if((error_flag == no_errors) && (rec_array[0] == 0x01)){
    12f6:	81 11       	cpse	r24, r1
    12f8:	15 c0       	rjmp	.+42     	; 0x1324 <SD_Card_Init+0x172>
    12fa:	89 81       	ldd	r24, Y+1	; 0x01
    12fc:	81 30       	cpi	r24, 0x01	; 1
    12fe:	91 f4       	brne	.+36     	; 0x1324 <SD_Card_Init+0x172>
				error_status = no_errors;
				error_flag = Send_Command(41, 0x40000000); // 2nd arg was ACMD41_arg
    1300:	40 e0       	ldi	r20, 0x00	; 0
    1302:	50 e0       	ldi	r21, 0x00	; 0
    1304:	60 e0       	ldi	r22, 0x00	; 0
    1306:	70 e4       	ldi	r23, 0x40	; 64
    1308:	89 e2       	ldi	r24, 0x29	; 41
    130a:	0e 94 60 0a 	call	0x14c0	; 0x14c0 <Send_Command>
				error_flag = Receive_Response(1, rec_array);
    130e:	be 01       	movw	r22, r28
    1310:	6f 5f       	subi	r22, 0xFF	; 255
    1312:	7f 4f       	sbci	r23, 0xFF	; 255
    1314:	81 e0       	ldi	r24, 0x01	; 1
    1316:	0e 94 a4 0a 	call	0x1548	; 0x1548 <Receive_Response>
				if(rec_array[0] != 0x00 && rec_array[0] != 0x01){
    131a:	89 81       	ldd	r24, Y+1	; 0x01
    131c:	82 30       	cpi	r24, 0x02	; 2
    131e:	40 f4       	brcc	.+16     	; 0x1330 <SD_Card_Init+0x17e>
					error_status = 0xFE;
					break;
				}
				
				timeout++;
    1320:	0f 5f       	subi	r16, 0xFF	; 255
			if(error_flag == no_errors){ //Check if R1 is not 0x01 (error)
				error_flag = Receive_Response(1, rec_array);
			}
		
			if((error_flag == no_errors) && (rec_array[0] == 0x01)){
				error_status = no_errors;
    1322:	f1 2e       	mov	r15, r17
					break;
				}
				
				timeout++;
			}
		}while((rec_array[0] != 0x00) && (timeout != 0));	
    1324:	89 81       	ldd	r24, Y+1	; 0x01
    1326:	88 23       	and	r24, r24
    1328:	39 f0       	breq	.+14     	; 0x1338 <SD_Card_Init+0x186>
    132a:	01 11       	cpse	r16, r1
    132c:	d6 cf       	rjmp	.-84     	; 0x12da <SD_Card_Init+0x128>
    132e:	04 c0       	rjmp	.+8      	; 0x1338 <SD_Card_Init+0x186>
			if((error_flag == no_errors) && (rec_array[0] == 0x01)){
				error_status = no_errors;
				error_flag = Send_Command(41, 0x40000000); // 2nd arg was ACMD41_arg
				error_flag = Receive_Response(1, rec_array);
				if(rec_array[0] != 0x00 && rec_array[0] != 0x01){
					error_status = 0xFE;
    1330:	0f 2e       	mov	r0, r31
    1332:	fe ef       	ldi	r31, 0xFE	; 254
    1334:	ff 2e       	mov	r15, r31
    1336:	f0 2d       	mov	r31, r0
				}
				
				timeout++;
			}
		}while((rec_array[0] != 0x00) && (timeout != 0));	
		SD_CS_inactive(SD_CS_port, SD_CS_pin);
    1338:	60 e1       	ldi	r22, 0x10	; 16
    133a:	83 e2       	ldi	r24, 0x23	; 35
    133c:	90 e0       	ldi	r25, 0x00	; 0
    133e:	0e 94 d5 08 	call	0x11aa	; 0x11aa <SD_CS_inactive>
    1342:	1f 2d       	mov	r17, r15
	}
	
	// CMD58 (didn't quite match up, 00 and C0 instead of 01 and 00 at end of second row)
	if(error_status == no_errors){//&& ACMD41_arg == 0x40000000){
    1344:	11 11       	cpse	r17, r1
    1346:	22 c0       	rjmp	.+68     	; 0x138c <SD_Card_Init+0x1da>
		SD_CS_active(SD_CS_port, SD_CS_pin);
    1348:	60 e1       	ldi	r22, 0x10	; 16
    134a:	83 e2       	ldi	r24, 0x23	; 35
    134c:	90 e0       	ldi	r25, 0x00	; 0
    134e:	0e 94 d1 08 	call	0x11a2	; 0x11a2 <SD_CS_active>
		error_flag = Send_Command(58, 0x00000000);
    1352:	40 e0       	ldi	r20, 0x00	; 0
    1354:	50 e0       	ldi	r21, 0x00	; 0
    1356:	ba 01       	movw	r22, r20
    1358:	8a e3       	ldi	r24, 0x3A	; 58
    135a:	0e 94 60 0a 	call	0x14c0	; 0x14c0 <Send_Command>
    135e:	08 2f       	mov	r16, r24
		if(error_flag == no_errors){ //Check if R1 is not 0x01 (error)
    1360:	81 11       	cpse	r24, r1
    1362:	07 c0       	rjmp	.+14     	; 0x1372 <SD_Card_Init+0x1c0>
			error_flag = Receive_Response(5, rec_array);
    1364:	be 01       	movw	r22, r28
    1366:	6f 5f       	subi	r22, 0xFF	; 255
    1368:	7f 4f       	sbci	r23, 0xFF	; 255
    136a:	85 e0       	ldi	r24, 0x05	; 5
    136c:	0e 94 a4 0a 	call	0x1548	; 0x1548 <Receive_Response>
    1370:	08 2f       	mov	r16, r24
		}
		SD_CS_inactive(SD_CS_port, SD_CS_pin);
    1372:	60 e1       	ldi	r22, 0x10	; 16
    1374:	83 e2       	ldi	r24, 0x23	; 35
    1376:	90 e0       	ldi	r25, 0x00	; 0
    1378:	0e 94 d5 08 	call	0x11aa	; 0x11aa <SD_CS_inactive>
		if((error_flag == no_errors) && (rec_array[0] == 0x01)){
    137c:	01 11       	cpse	r16, r1
    137e:	06 c0       	rjmp	.+12     	; 0x138c <SD_Card_Init+0x1da>
    1380:	89 81       	ldd	r24, Y+1	; 0x01
    1382:	81 30       	cpi	r24, 0x01	; 1
    1384:	19 f4       	brne	.+6      	; 0x138c <SD_Card_Init+0x1da>
			if((rec_array[4] & 0b11000000 != 0b11000000)){
				SD_Card_Type_g = High_Capacity;
			}
			else if(rec_array[4] & 0b11000000 != 0b10000000){
    1386:	8d 81       	ldd	r24, Y+5	; 0x05
    1388:	80 ff       	sbrs	r24, 0
				SD_Card_Type_g = Standard_Capacity;
			}
			else{
				error_status = 0xFF;
    138a:	1f ef       	ldi	r17, 0xFF	; 255
			}
		}
	}
	return error_status;
}
    138c:	81 2f       	mov	r24, r17
    138e:	0f 90       	pop	r0
    1390:	0f 90       	pop	r0
    1392:	0f 90       	pop	r0
    1394:	0f 90       	pop	r0
    1396:	0f 90       	pop	r0
    1398:	df 91       	pop	r29
    139a:	cf 91       	pop	r28
    139c:	1f 91       	pop	r17
    139e:	0f 91       	pop	r16
    13a0:	ff 90       	pop	r15
    13a2:	08 95       	ret

000013a4 <SPI_Master_Init>:
#include "SPI.h"
#include "board_struct.h"
#include "GPIO_Outputs.h"

uint8_t SPI_Master_Init(uint8_t volatile *SPI_addr, uint32_t clock_rate)
{
    13a4:	1f 93       	push	r17
    13a6:	cf 93       	push	r28
    13a8:	df 93       	push	r29
    13aa:	ec 01       	movw	r28, r24
    13ac:	9a 01       	movw	r18, r20
    13ae:	ab 01       	movw	r20, r22
	uint8_t return_value = 0x00;
	uint32_t divider = (F_CPU / F_DIV) / (clock_rate);
    13b0:	60 e0       	ldi	r22, 0x00	; 0
    13b2:	74 e2       	ldi	r23, 0x24	; 36
    13b4:	84 ef       	ldi	r24, 0xF4	; 244
    13b6:	90 e0       	ldi	r25, 0x00	; 0
    13b8:	0e 94 80 0c 	call	0x1900	; 0x1900 <__udivmodsi4>
	
	if(divider < 2){
    13bc:	22 30       	cpi	r18, 0x02	; 2
    13be:	31 05       	cpc	r19, r1
    13c0:	41 05       	cpc	r20, r1
    13c2:	51 05       	cpc	r21, r1
    13c4:	30 f4       	brcc	.+12     	; 0x13d2 <SPI_Master_Init+0x2e>
		*(SPI_addr + SPCR) = ((1<<SPE) | (1<<MSTR) | (CPOL_bit << CPOL) | (CPHA_bit<<CPHA) | 0<<0);
    13c6:	80 e5       	ldi	r24, 0x50	; 80
    13c8:	88 83       	st	Y, r24
		*(SPI_addr+SPSR) = 1;
    13ca:	81 e0       	ldi	r24, 0x01	; 1
    13cc:	89 83       	std	Y+1, r24	; 0x01
#include "board_struct.h"
#include "GPIO_Outputs.h"

uint8_t SPI_Master_Init(uint8_t volatile *SPI_addr, uint32_t clock_rate)
{
	uint8_t return_value = 0x00;
    13ce:	10 e0       	ldi	r17, 0x00	; 0
    13d0:	3f c0       	rjmp	.+126    	; 0x1450 <SPI_Master_Init+0xac>
	
	if(divider < 2){
		*(SPI_addr + SPCR) = ((1<<SPE) | (1<<MSTR) | (CPOL_bit << CPOL) | (CPHA_bit<<CPHA) | 0<<0);
		*(SPI_addr+SPSR) = 1;
	}
	else if(divider < 4){
    13d2:	24 30       	cpi	r18, 0x04	; 4
    13d4:	31 05       	cpc	r19, r1
    13d6:	41 05       	cpc	r20, r1
    13d8:	51 05       	cpc	r21, r1
    13da:	28 f4       	brcc	.+10     	; 0x13e6 <SPI_Master_Init+0x42>
		*(SPI_addr + SPCR) = ((1<<SPE) | (1<<MSTR) | (CPOL_bit << CPOL) | (CPHA_bit<<CPHA) | 0<<0);
    13dc:	80 e5       	ldi	r24, 0x50	; 80
    13de:	88 83       	st	Y, r24
		*(SPI_addr+SPSR) = 0;
    13e0:	19 82       	std	Y+1, r1	; 0x01
#include "board_struct.h"
#include "GPIO_Outputs.h"

uint8_t SPI_Master_Init(uint8_t volatile *SPI_addr, uint32_t clock_rate)
{
	uint8_t return_value = 0x00;
    13e2:	10 e0       	ldi	r17, 0x00	; 0
    13e4:	35 c0       	rjmp	.+106    	; 0x1450 <SPI_Master_Init+0xac>
	}
	else if(divider < 4){
		*(SPI_addr + SPCR) = ((1<<SPE) | (1<<MSTR) | (CPOL_bit << CPOL) | (CPHA_bit<<CPHA) | 0<<0);
		*(SPI_addr+SPSR) = 0;
	}
	else if(divider < 8){
    13e6:	28 30       	cpi	r18, 0x08	; 8
    13e8:	31 05       	cpc	r19, r1
    13ea:	41 05       	cpc	r20, r1
    13ec:	51 05       	cpc	r21, r1
    13ee:	30 f4       	brcc	.+12     	; 0x13fc <SPI_Master_Init+0x58>
		*(SPI_addr + SPCR) = ((1<<SPE) | (1<<MSTR) | (CPOL_bit << CPOL) | (CPHA_bit<<CPHA) | 1<<0);
    13f0:	81 e5       	ldi	r24, 0x51	; 81
    13f2:	88 83       	st	Y, r24
		*(SPI_addr+SPSR) = 1;
    13f4:	81 e0       	ldi	r24, 0x01	; 1
    13f6:	89 83       	std	Y+1, r24	; 0x01
#include "board_struct.h"
#include "GPIO_Outputs.h"

uint8_t SPI_Master_Init(uint8_t volatile *SPI_addr, uint32_t clock_rate)
{
	uint8_t return_value = 0x00;
    13f8:	10 e0       	ldi	r17, 0x00	; 0
    13fa:	2a c0       	rjmp	.+84     	; 0x1450 <SPI_Master_Init+0xac>
	}
	else if(divider < 8){
		*(SPI_addr + SPCR) = ((1<<SPE) | (1<<MSTR) | (CPOL_bit << CPOL) | (CPHA_bit<<CPHA) | 1<<0);
		*(SPI_addr+SPSR) = 1;
	}
	else if(divider < 16){
    13fc:	20 31       	cpi	r18, 0x10	; 16
    13fe:	31 05       	cpc	r19, r1
    1400:	41 05       	cpc	r20, r1
    1402:	51 05       	cpc	r21, r1
    1404:	28 f4       	brcc	.+10     	; 0x1410 <SPI_Master_Init+0x6c>
		*(SPI_addr + SPCR) = ((1<<SPE) | (1<<MSTR) | (CPOL_bit << CPOL) | (CPHA_bit<<CPHA) | 1<<0);
    1406:	81 e5       	ldi	r24, 0x51	; 81
    1408:	88 83       	st	Y, r24
		*(SPI_addr+SPSR) = 0;
    140a:	19 82       	std	Y+1, r1	; 0x01
#include "board_struct.h"
#include "GPIO_Outputs.h"

uint8_t SPI_Master_Init(uint8_t volatile *SPI_addr, uint32_t clock_rate)
{
	uint8_t return_value = 0x00;
    140c:	10 e0       	ldi	r17, 0x00	; 0
    140e:	20 c0       	rjmp	.+64     	; 0x1450 <SPI_Master_Init+0xac>
	}
	else if(divider < 16){
		*(SPI_addr + SPCR) = ((1<<SPE) | (1<<MSTR) | (CPOL_bit << CPOL) | (CPHA_bit<<CPHA) | 1<<0);
		*(SPI_addr+SPSR) = 0;
	}
	else if(divider < 32){
    1410:	20 32       	cpi	r18, 0x20	; 32
    1412:	31 05       	cpc	r19, r1
    1414:	41 05       	cpc	r20, r1
    1416:	51 05       	cpc	r21, r1
    1418:	30 f4       	brcc	.+12     	; 0x1426 <SPI_Master_Init+0x82>
		*(SPI_addr + SPCR) = ((1<<SPE) | (1<<MSTR) | (CPOL_bit << CPOL) | (CPHA_bit<<CPHA) | 2<<0);
    141a:	82 e5       	ldi	r24, 0x52	; 82
    141c:	88 83       	st	Y, r24
		*(SPI_addr+SPSR) = 1;
    141e:	81 e0       	ldi	r24, 0x01	; 1
    1420:	89 83       	std	Y+1, r24	; 0x01
#include "board_struct.h"
#include "GPIO_Outputs.h"

uint8_t SPI_Master_Init(uint8_t volatile *SPI_addr, uint32_t clock_rate)
{
	uint8_t return_value = 0x00;
    1422:	10 e0       	ldi	r17, 0x00	; 0
    1424:	15 c0       	rjmp	.+42     	; 0x1450 <SPI_Master_Init+0xac>
	}
	else if(divider < 32){
		*(SPI_addr + SPCR) = ((1<<SPE) | (1<<MSTR) | (CPOL_bit << CPOL) | (CPHA_bit<<CPHA) | 2<<0);
		*(SPI_addr+SPSR) = 1;
	}
	else if(divider < 64){
    1426:	20 34       	cpi	r18, 0x40	; 64
    1428:	31 05       	cpc	r19, r1
    142a:	41 05       	cpc	r20, r1
    142c:	51 05       	cpc	r21, r1
    142e:	28 f4       	brcc	.+10     	; 0x143a <SPI_Master_Init+0x96>
		*(SPI_addr + SPCR) = ((1<<SPE) | (1<<MSTR) | (CPOL_bit << CPOL) | (CPHA_bit<<CPHA) | 2<<0);//Roger Changed
    1430:	82 e5       	ldi	r24, 0x52	; 82
    1432:	88 83       	st	Y, r24
		*(SPI_addr+SPSR) = 0;
    1434:	19 82       	std	Y+1, r1	; 0x01
#include "board_struct.h"
#include "GPIO_Outputs.h"

uint8_t SPI_Master_Init(uint8_t volatile *SPI_addr, uint32_t clock_rate)
{
	uint8_t return_value = 0x00;
    1436:	10 e0       	ldi	r17, 0x00	; 0
    1438:	0b c0       	rjmp	.+22     	; 0x1450 <SPI_Master_Init+0xac>
	}
	else if(divider < 64){
		*(SPI_addr + SPCR) = ((1<<SPE) | (1<<MSTR) | (CPOL_bit << CPOL) | (CPHA_bit<<CPHA) | 2<<0);//Roger Changed
		*(SPI_addr+SPSR) = 0;
	}
	else if(divider < 128){
    143a:	20 38       	cpi	r18, 0x80	; 128
    143c:	31 05       	cpc	r19, r1
    143e:	41 05       	cpc	r20, r1
    1440:	51 05       	cpc	r21, r1
    1442:	28 f4       	brcc	.+10     	; 0x144e <SPI_Master_Init+0xaa>
		*(SPI_addr + SPCR) = ((1<<SPE) | (1<<MSTR) | (CPOL_bit << CPOL) | (CPHA_bit<<CPHA) | 3<<0);
    1444:	83 e5       	ldi	r24, 0x53	; 83
    1446:	88 83       	st	Y, r24
		*(SPI_addr+SPSR) = 0;
    1448:	19 82       	std	Y+1, r1	; 0x01
#include "board_struct.h"
#include "GPIO_Outputs.h"

uint8_t SPI_Master_Init(uint8_t volatile *SPI_addr, uint32_t clock_rate)
{
	uint8_t return_value = 0x00;
    144a:	10 e0       	ldi	r17, 0x00	; 0
    144c:	01 c0       	rjmp	.+2      	; 0x1450 <SPI_Master_Init+0xac>
	else if(divider < 128){
		*(SPI_addr + SPCR) = ((1<<SPE) | (1<<MSTR) | (CPOL_bit << CPOL) | (CPHA_bit<<CPHA) | 3<<0);
		*(SPI_addr+SPSR) = 0;
	}
	else{
		return_value = clock_rate_error;
    144e:	1f ef       	ldi	r17, 0xFF	; 255
	}

	//Initializing MOSI and SCK
	if(SPI_addr == SPI0_base){
    1450:	cc 34       	cpi	r28, 0x4C	; 76
    1452:	d1 05       	cpc	r29, r1
    1454:	a9 f4       	brne	.+42     	; 0x1480 <SPI_Master_Init+0xdc>
		//Initializing MOSI
		GPIO_Output_Set(PB, (1<<5));
    1456:	60 e2       	ldi	r22, 0x20	; 32
    1458:	83 e2       	ldi	r24, 0x23	; 35
    145a:	90 e0       	ldi	r25, 0x00	; 0
    145c:	0e 94 72 08 	call	0x10e4	; 0x10e4 <GPIO_Output_Set>
		GPIO_Output_Init(PB, (1<<5));
    1460:	60 e2       	ldi	r22, 0x20	; 32
    1462:	83 e2       	ldi	r24, 0x23	; 35
    1464:	90 e0       	ldi	r25, 0x00	; 0
    1466:	0e 94 6d 08 	call	0x10da	; 0x10da <GPIO_Output_Init>
		
		if(CPOL_bit == 0){
			//Setting SCK to idle state
			GPIO_Output_Clear(PB, (1<<7));
    146a:	60 e8       	ldi	r22, 0x80	; 128
    146c:	83 e2       	ldi	r24, 0x23	; 35
    146e:	90 e0       	ldi	r25, 0x00	; 0
    1470:	0e 94 77 08 	call	0x10ee	; 0x10ee <GPIO_Output_Clear>
			GPIO_Output_Init(PB, (1<<7));
    1474:	60 e8       	ldi	r22, 0x80	; 128
    1476:	83 e2       	ldi	r24, 0x23	; 35
    1478:	90 e0       	ldi	r25, 0x00	; 0
    147a:	0e 94 6d 08 	call	0x10da	; 0x10da <GPIO_Output_Init>
    147e:	14 c0       	rjmp	.+40     	; 0x14a8 <SPI_Master_Init+0x104>
			GPIO_Output_Init(PB, (0<<7));
		}
	}
	else{
		//Initializing MOSI
		GPIO_Output_Set(PE, (1<<3));
    1480:	68 e0       	ldi	r22, 0x08	; 8
    1482:	8c e2       	ldi	r24, 0x2C	; 44
    1484:	90 e0       	ldi	r25, 0x00	; 0
    1486:	0e 94 72 08 	call	0x10e4	; 0x10e4 <GPIO_Output_Set>
		GPIO_Output_Init(PE, (1<<3));
    148a:	68 e0       	ldi	r22, 0x08	; 8
    148c:	8c e2       	ldi	r24, 0x2C	; 44
    148e:	90 e0       	ldi	r25, 0x00	; 0
    1490:	0e 94 6d 08 	call	0x10da	; 0x10da <GPIO_Output_Init>
		
		if(CPOL_bit == 0){
			//Setting SCK to idle state
			GPIO_Output_Clear(PD, (1<<7));
    1494:	60 e8       	ldi	r22, 0x80	; 128
    1496:	89 e2       	ldi	r24, 0x29	; 41
    1498:	90 e0       	ldi	r25, 0x00	; 0
    149a:	0e 94 77 08 	call	0x10ee	; 0x10ee <GPIO_Output_Clear>
			GPIO_Output_Init(PD, (1<<7));
    149e:	60 e8       	ldi	r22, 0x80	; 128
    14a0:	89 e2       	ldi	r24, 0x29	; 41
    14a2:	90 e0       	ldi	r25, 0x00	; 0
    14a4:	0e 94 6d 08 	call	0x10da	; 0x10da <GPIO_Output_Init>
			GPIO_Output_Init(PD, (0<<7));
		}
	}
	
	return return_value;
}
    14a8:	81 2f       	mov	r24, r17
    14aa:	df 91       	pop	r29
    14ac:	cf 91       	pop	r28
    14ae:	1f 91       	pop	r17
    14b0:	08 95       	ret

000014b2 <SPI_Transfer>:

uint8_t SPI_Transfer(uint8_t volatile *SPI_addr, uint8_t send_value){
    14b2:	fc 01       	movw	r30, r24
	uint8_t status;
	
	*(SPI_addr + SPDR) = send_value;
    14b4:	62 83       	std	Z+2, r22	; 0x02
	
	do{
		status = *(SPI_addr + SPSR);
    14b6:	91 81       	ldd	r25, Z+1	; 0x01
	}while((status & 0x80) == 0);
    14b8:	99 23       	and	r25, r25
    14ba:	ec f7       	brge	.-6      	; 0x14b6 <SPI_Transfer+0x4>
	
	return *(SPI_addr + SPDR);
    14bc:	82 81       	ldd	r24, Z+2	; 0x02
}
    14be:	08 95       	ret

000014c0 <Send_Command>:

uint8_t Send_Command (uint8_t command, uint32_t argument){
    14c0:	cf 92       	push	r12
    14c2:	df 92       	push	r13
    14c4:	ef 92       	push	r14
    14c6:	ff 92       	push	r15
    14c8:	cf 93       	push	r28
    14ca:	df 93       	push	r29
	uint8_t return_value = 0x00;
	uint8_t illegal_command = 0xFF;
	uint8_t send_value;
	
	if(command < 64){
    14cc:	80 34       	cpi	r24, 0x40	; 64
    14ce:	a0 f5       	brcc	.+104    	; 0x1538 <Send_Command+0x78>
    14d0:	6a 01       	movw	r12, r20
    14d2:	7b 01       	movw	r14, r22
    14d4:	d8 2f       	mov	r29, r24
	else{
		return_value = illegal_command;
		return return_value;
	}
	
	send_value = 0x40 | command;
    14d6:	68 2f       	mov	r22, r24
    14d8:	60 64       	ori	r22, 0x40	; 64
	SPI_Transfer(SD_SPI_port, send_value);
    14da:	8c e4       	ldi	r24, 0x4C	; 76
    14dc:	90 e0       	ldi	r25, 0x00	; 0
    14de:	0e 94 59 0a 	call	0x14b2	; 0x14b2 <SPI_Transfer>
	for(uint8_t index = 0; index < 4; index++){
    14e2:	c0 e0       	ldi	r28, 0x00	; 0
    14e4:	18 c0       	rjmp	.+48     	; 0x1516 <Send_Command+0x56>
		send_value = (uint8_t)(argument >> (24 - (index * 8)));
    14e6:	23 e0       	ldi	r18, 0x03	; 3
    14e8:	30 e0       	ldi	r19, 0x00	; 0
    14ea:	2c 1b       	sub	r18, r28
    14ec:	31 09       	sbc	r19, r1
    14ee:	22 0f       	add	r18, r18
    14f0:	33 1f       	adc	r19, r19
    14f2:	22 0f       	add	r18, r18
    14f4:	33 1f       	adc	r19, r19
    14f6:	22 0f       	add	r18, r18
    14f8:	33 1f       	adc	r19, r19
    14fa:	c7 01       	movw	r24, r14
    14fc:	b6 01       	movw	r22, r12
    14fe:	04 c0       	rjmp	.+8      	; 0x1508 <Send_Command+0x48>
    1500:	96 95       	lsr	r25
    1502:	87 95       	ror	r24
    1504:	77 95       	ror	r23
    1506:	67 95       	ror	r22
    1508:	2a 95       	dec	r18
    150a:	d2 f7       	brpl	.-12     	; 0x1500 <Send_Command+0x40>
		SPI_Transfer(SD_SPI_port, send_value);
    150c:	8c e4       	ldi	r24, 0x4C	; 76
    150e:	90 e0       	ldi	r25, 0x00	; 0
    1510:	0e 94 59 0a 	call	0x14b2	; 0x14b2 <SPI_Transfer>
		return return_value;
	}
	
	send_value = 0x40 | command;
	SPI_Transfer(SD_SPI_port, send_value);
	for(uint8_t index = 0; index < 4; index++){
    1514:	cf 5f       	subi	r28, 0xFF	; 255
    1516:	c4 30       	cpi	r28, 0x04	; 4
    1518:	30 f3       	brcs	.-52     	; 0x14e6 <Send_Command+0x26>
		send_value = (uint8_t)(argument >> (24 - (index * 8)));
		SPI_Transfer(SD_SPI_port, send_value);
	}
	
	if(command == 0){
    151a:	dd 23       	and	r29, r29
    151c:	21 f0       	breq	.+8      	; 0x1526 <Send_Command+0x66>
		send_value = 0x95;
	}
	else if (command == 8){
    151e:	d8 30       	cpi	r29, 0x08	; 8
    1520:	21 f4       	brne	.+8      	; 0x152a <Send_Command+0x6a>
		send_value = 0x87;
    1522:	67 e8       	ldi	r22, 0x87	; 135
    1524:	03 c0       	rjmp	.+6      	; 0x152c <Send_Command+0x6c>
		send_value = (uint8_t)(argument >> (24 - (index * 8)));
		SPI_Transfer(SD_SPI_port, send_value);
	}
	
	if(command == 0){
		send_value = 0x95;
    1526:	65 e9       	ldi	r22, 0x95	; 149
    1528:	01 c0       	rjmp	.+2      	; 0x152c <Send_Command+0x6c>
	}
	else if (command == 8){
		send_value = 0x87;
	}
	else{
		send_value = 0x01;
    152a:	61 e0       	ldi	r22, 0x01	; 1
	}
	
	SPI_Transfer(SD_SPI_port, send_value);	
    152c:	8c e4       	ldi	r24, 0x4C	; 76
    152e:	90 e0       	ldi	r25, 0x00	; 0
    1530:	0e 94 59 0a 	call	0x14b2	; 0x14b2 <SPI_Transfer>
	return return_value;
    1534:	80 e0       	ldi	r24, 0x00	; 0
    1536:	01 c0       	rjmp	.+2      	; 0x153a <Send_Command+0x7a>
	if(command < 64){
		return_value = no_errors;
	}
	else{
		return_value = illegal_command;
		return return_value;
    1538:	8f ef       	ldi	r24, 0xFF	; 255
		send_value = 0x01;
	}
	
	SPI_Transfer(SD_SPI_port, send_value);	
	return return_value;
}
    153a:	df 91       	pop	r29
    153c:	cf 91       	pop	r28
    153e:	ff 90       	pop	r15
    1540:	ef 90       	pop	r14
    1542:	df 90       	pop	r13
    1544:	cf 90       	pop	r12
    1546:	08 95       	ret

00001548 <Receive_Response>:

uint8_t Receive_Response (uint8_t number_of_bytes, uint8_t * array_name) {
    1548:	ff 92       	push	r15
    154a:	0f 93       	push	r16
    154c:	1f 93       	push	r17
    154e:	cf 93       	push	r28
    1550:	df 93       	push	r29
    1552:	f8 2e       	mov	r15, r24
    1554:	8b 01       	movw	r16, r22
	uint8_t return_value = no_errors;
	uint8_t SPI_timeout_error = 0xFA;
	uint8_t SD_comm_error = 0xFE;
	uint8_t timeout = 0;
    1556:	c0 e0       	ldi	r28, 0x00	; 0
	uint8_t rcvd_value;
	
	do{
		rcvd_value = SPI_Transfer(SD_SPI_port, 0xFF);
    1558:	6f ef       	ldi	r22, 0xFF	; 255
    155a:	8c e4       	ldi	r24, 0x4C	; 76
    155c:	90 e0       	ldi	r25, 0x00	; 0
    155e:	0e 94 59 0a 	call	0x14b2	; 0x14b2 <SPI_Transfer>
		timeout++;
    1562:	cf 5f       	subi	r28, 0xFF	; 255
	}while((rcvd_value == 0xFF) && (timeout != 0));
    1564:	8f 3f       	cpi	r24, 0xFF	; 255
    1566:	11 f4       	brne	.+4      	; 0x156c <Receive_Response+0x24>
    1568:	c1 11       	cpse	r28, r1
    156a:	f6 cf       	rjmp	.-20     	; 0x1558 <Receive_Response+0x10>
	
	if(timeout == 0){
    156c:	cc 23       	and	r28, r28
    156e:	11 f1       	breq	.+68     	; 0x15b4 <Receive_Response+0x6c>
		return_value = SPI_timeout_error;
	}
	else if ((rcvd_value & 0xFE) != 0x00){
    1570:	98 2f       	mov	r25, r24
    1572:	9e 7f       	andi	r25, 0xFE	; 254
    1574:	21 f0       	breq	.+8      	; 0x157e <Receive_Response+0x36>
		*array_name = rcvd_value;
    1576:	f8 01       	movw	r30, r16
    1578:	80 83       	st	Z, r24
		return_value = SD_comm_error;
    157a:	ce ef       	ldi	r28, 0xFE	; 254
    157c:	1c c0       	rjmp	.+56     	; 0x15b6 <Receive_Response+0x6e>
	}
	else{
		*array_name = rcvd_value;
    157e:	f8 01       	movw	r30, r16
    1580:	80 83       	st	Z, r24
		if(number_of_bytes > 1){
    1582:	f1 e0       	ldi	r31, 0x01	; 1
    1584:	ff 15       	cp	r31, r15
    1586:	68 f0       	brcs	.+26     	; 0x15a2 <Receive_Response+0x5a>
	SPI_Transfer(SD_SPI_port, send_value);	
	return return_value;
}

uint8_t Receive_Response (uint8_t number_of_bytes, uint8_t * array_name) {
	uint8_t return_value = no_errors;
    1588:	c0 e0       	ldi	r28, 0x00	; 0
    158a:	15 c0       	rjmp	.+42     	; 0x15b6 <Receive_Response+0x6e>
	}
	else{
		*array_name = rcvd_value;
		if(number_of_bytes > 1){
			for(uint16_t index = 1; index < number_of_bytes; index++){
				rcvd_value = SPI_Transfer(SD_SPI_port, 0xFF);
    158c:	6f ef       	ldi	r22, 0xFF	; 255
    158e:	8c e4       	ldi	r24, 0x4C	; 76
    1590:	90 e0       	ldi	r25, 0x00	; 0
    1592:	0e 94 59 0a 	call	0x14b2	; 0x14b2 <SPI_Transfer>
				*(array_name + index) = rcvd_value;
    1596:	f8 01       	movw	r30, r16
    1598:	ec 0f       	add	r30, r28
    159a:	fd 1f       	adc	r31, r29
    159c:	80 83       	st	Z, r24
		return_value = SD_comm_error;
	}
	else{
		*array_name = rcvd_value;
		if(number_of_bytes > 1){
			for(uint16_t index = 1; index < number_of_bytes; index++){
    159e:	21 96       	adiw	r28, 0x01	; 1
    15a0:	02 c0       	rjmp	.+4      	; 0x15a6 <Receive_Response+0x5e>
    15a2:	c1 e0       	ldi	r28, 0x01	; 1
    15a4:	d0 e0       	ldi	r29, 0x00	; 0
    15a6:	8f 2d       	mov	r24, r15
    15a8:	90 e0       	ldi	r25, 0x00	; 0
    15aa:	c8 17       	cp	r28, r24
    15ac:	d9 07       	cpc	r29, r25
    15ae:	70 f3       	brcs	.-36     	; 0x158c <Receive_Response+0x44>
	SPI_Transfer(SD_SPI_port, send_value);	
	return return_value;
}

uint8_t Receive_Response (uint8_t number_of_bytes, uint8_t * array_name) {
	uint8_t return_value = no_errors;
    15b0:	c0 e0       	ldi	r28, 0x00	; 0
    15b2:	01 c0       	rjmp	.+2      	; 0x15b6 <Receive_Response+0x6e>
		rcvd_value = SPI_Transfer(SD_SPI_port, 0xFF);
		timeout++;
	}while((rcvd_value == 0xFF) && (timeout != 0));
	
	if(timeout == 0){
		return_value = SPI_timeout_error;
    15b4:	ca ef       	ldi	r28, 0xFA	; 250
				rcvd_value = SPI_Transfer(SD_SPI_port, 0xFF);
				*(array_name + index) = rcvd_value;
			}
		}
	}
	rcvd_value = SPI_Transfer(SD_SPI_port, 0xFF);
    15b6:	6f ef       	ldi	r22, 0xFF	; 255
    15b8:	8c e4       	ldi	r24, 0x4C	; 76
    15ba:	90 e0       	ldi	r25, 0x00	; 0
    15bc:	0e 94 59 0a 	call	0x14b2	; 0x14b2 <SPI_Transfer>
	return return_value;
}
    15c0:	8c 2f       	mov	r24, r28
    15c2:	df 91       	pop	r29
    15c4:	cf 91       	pop	r28
    15c6:	1f 91       	pop	r17
    15c8:	0f 91       	pop	r16
    15ca:	ff 90       	pop	r15
    15cc:	08 95       	ret

000015ce <STA013_Master_Init>:

extern const uint8_t CONFIG[];
extern const uint8_t CONFIG2[];


void STA013_Master_Init(char * prnt_bffr, uint8_t * array_name){	
    15ce:	cf 92       	push	r12
    15d0:	df 92       	push	r13
    15d2:	ef 92       	push	r14
    15d4:	ff 92       	push	r15
    15d6:	0f 93       	push	r16
    15d8:	1f 93       	push	r17
    15da:	cf 93       	push	r28
    15dc:	6c 01       	movw	r12, r24
    15de:	8b 01       	movw	r16, r22
	uint8_t i = 255; /*This value is the number of attempts*/
	uint8_t error = 0xFF;
	uint8_t no_errors = 0;
	
	// Pulsing low
	GPIO_Output_Init(PB, (1<<1));
    15e0:	62 e0       	ldi	r22, 0x02	; 2
    15e2:	70 e0       	ldi	r23, 0x00	; 0
    15e4:	83 e2       	ldi	r24, 0x23	; 35
    15e6:	90 e0       	ldi	r25, 0x00	; 0
    15e8:	0e 94 6d 08 	call	0x10da	; 0x10da <GPIO_Output_Init>
	for(uint8_t i = 0; i < 255; i++){
    15ec:	c0 e0       	ldi	r28, 0x00	; 0
    15ee:	07 c0       	rjmp	.+14     	; 0x15fe <STA013_Master_Init+0x30>
		GPIO_Output_Clear(PB, (1<<1));
    15f0:	62 e0       	ldi	r22, 0x02	; 2
    15f2:	70 e0       	ldi	r23, 0x00	; 0
    15f4:	83 e2       	ldi	r24, 0x23	; 35
    15f6:	90 e0       	ldi	r25, 0x00	; 0
    15f8:	0e 94 77 08 	call	0x10ee	; 0x10ee <GPIO_Output_Clear>
	uint8_t error = 0xFF;
	uint8_t no_errors = 0;
	
	// Pulsing low
	GPIO_Output_Init(PB, (1<<1));
	for(uint8_t i = 0; i < 255; i++){
    15fc:	cf 5f       	subi	r28, 0xFF	; 255
    15fe:	cf 3f       	cpi	r28, 0xFF	; 255
    1600:	b9 f7       	brne	.-18     	; 0x15f0 <STA013_Master_Init+0x22>
		GPIO_Output_Clear(PB, (1<<1));
	}
	GPIO_Output_Set(PB, (1<<1));	
    1602:	62 e0       	ldi	r22, 0x02	; 2
    1604:	70 e0       	ldi	r23, 0x00	; 0
    1606:	83 e2       	ldi	r24, 0x23	; 35
    1608:	90 e0       	ldi	r25, 0x00	; 0
    160a:	0e 94 72 08 	call	0x10e4	; 0x10e4 <GPIO_Output_Set>
// 	sprintf(prnt_bffr, "Received Value = %X\n\r", array_name[0]);
// 	UART_Transmit_String(UART1,0,prnt_bffr);

	uint8_t timeout;
	uint8_t status;
	uint16_t index=0;
    160e:	e1 2c       	mov	r14, r1
    1610:	f1 2c       	mov	r15, r1
	
	// CONFIG init
	do
	{
		array_name[0]=pgm_read_byte(&CONFIG[index]);  // internal reg. addr
    1612:	f7 01       	movw	r30, r14
    1614:	e2 50       	subi	r30, 0x02	; 2
    1616:	ff 4f       	sbci	r31, 0xFF	; 255
    1618:	e4 91       	lpm	r30, Z
    161a:	d8 01       	movw	r26, r16
    161c:	ec 93       	st	X, r30
		index++;
		array_name[1]=pgm_read_byte(&CONFIG[index]);  // value for the reg.
    161e:	f7 01       	movw	r30, r14
    1620:	e1 50       	subi	r30, 0x01	; 1
    1622:	ff 4f       	sbci	r31, 0xFF	; 255
    1624:	e4 91       	lpm	r30, Z
    1626:	11 96       	adiw	r26, 0x01	; 1
    1628:	ec 93       	st	X, r30
		index++;
    162a:	b2 e0       	ldi	r27, 0x02	; 2
    162c:	eb 0e       	add	r14, r27
    162e:	f1 1c       	adc	r15, r1
		timeout=50;
    1630:	c2 e3       	ldi	r28, 0x32	; 50
		do
		{
			status=TWI_Master_Transmit(TWI1_Base,0x43,2,array_name);
    1632:	98 01       	movw	r18, r16
    1634:	42 e0       	ldi	r20, 0x02	; 2
    1636:	50 e0       	ldi	r21, 0x00	; 0
    1638:	63 e4       	ldi	r22, 0x43	; 67
    163a:	88 ed       	ldi	r24, 0xD8	; 216
    163c:	90 e0       	ldi	r25, 0x00	; 0
    163e:	0e 94 d4 0b 	call	0x17a8	; 0x17a8 <TWI_Master_Transmit>
			timeout--;
    1642:	c1 50       	subi	r28, 0x01	; 1
		}while((status!=no_errors)&&(timeout!=0));
    1644:	88 23       	and	r24, r24
    1646:	11 f0       	breq	.+4      	; 0x164c <STA013_Master_Init+0x7e>
    1648:	c1 11       	cpse	r28, r1
    164a:	f3 cf       	rjmp	.-26     	; 0x1632 <STA013_Master_Init+0x64>
	} while((array_name[0]!=0xFF)&&(timeout!=0));
    164c:	f8 01       	movw	r30, r16
    164e:	80 81       	ld	r24, Z
    1650:	8f 3f       	cpi	r24, 0xFF	; 255
    1652:	11 f0       	breq	.+4      	; 0x1658 <STA013_Master_Init+0x8a>
    1654:	c1 11       	cpse	r28, r1
    1656:	dd cf       	rjmp	.-70     	; 0x1612 <STA013_Master_Init+0x44>
	if(timeout!=0){
    1658:	cc 23       	and	r28, r28
    165a:	79 f0       	breq	.+30     	; 0x167a <STA013_Master_Init+0xac>
		sprintf(prnt_bffr,"Config sent...\n\r");
    165c:	81 e1       	ldi	r24, 0x11	; 17
    165e:	e4 e1       	ldi	r30, 0x14	; 20
    1660:	f1 e0       	ldi	r31, 0x01	; 1
    1662:	d6 01       	movw	r26, r12
    1664:	01 90       	ld	r0, Z+
    1666:	0d 92       	st	X+, r0
    1668:	8a 95       	dec	r24
    166a:	e1 f7       	brne	.-8      	; 0x1664 <STA013_Master_Init+0x96>
		UART_Transmit_String(UART1,0,prnt_bffr);
    166c:	a6 01       	movw	r20, r12
    166e:	60 e0       	ldi	r22, 0x00	; 0
    1670:	70 e0       	ldi	r23, 0x00	; 0
    1672:	88 ec       	ldi	r24, 0xC8	; 200
    1674:	90 e0       	ldi	r25, 0x00	; 0
    1676:	0e 94 4f 0c 	call	0x189e	; 0x189e <UART_Transmit_String>
	}
	
	
	//Delay
	timeout = 100;
    167a:	84 e6       	ldi	r24, 0x64	; 100
	while(timeout != 0){
    167c:	01 c0       	rjmp	.+2      	; 0x1680 <STA013_Master_Init+0xb2>
		timeout--;
    167e:	81 50       	subi	r24, 0x01	; 1
	}
	
	
	//Delay
	timeout = 100;
	while(timeout != 0){
    1680:	81 11       	cpse	r24, r1
    1682:	fd cf       	rjmp	.-6      	; 0x167e <STA013_Master_Init+0xb0>
    1684:	e1 2c       	mov	r14, r1
    1686:	f1 2c       	mov	r15, r1
	
	// CONFIG2 init
	index=0;
	do
	{
		array_name[0]=pgm_read_byte(&CONFIG2[index]);  // internal reg. addr
    1688:	f7 01       	movw	r30, r14
    168a:	e4 53       	subi	r30, 0x34	; 52
    168c:	ff 4f       	sbci	r31, 0xFF	; 255
    168e:	e4 91       	lpm	r30, Z
    1690:	d8 01       	movw	r26, r16
    1692:	ec 93       	st	X, r30
		index++;
		array_name[1]=pgm_read_byte(&CONFIG2[index]);  // value for the reg.
    1694:	f7 01       	movw	r30, r14
    1696:	e3 53       	subi	r30, 0x33	; 51
    1698:	ff 4f       	sbci	r31, 0xFF	; 255
    169a:	e4 91       	lpm	r30, Z
    169c:	11 96       	adiw	r26, 0x01	; 1
    169e:	ec 93       	st	X, r30
		index++;
    16a0:	b2 e0       	ldi	r27, 0x02	; 2
    16a2:	eb 0e       	add	r14, r27
    16a4:	f1 1c       	adc	r15, r1
		timeout=50;
    16a6:	c2 e3       	ldi	r28, 0x32	; 50
		do
		{
			status=TWI_Master_Transmit(TWI1_Base,0x43,2,array_name);
    16a8:	98 01       	movw	r18, r16
    16aa:	42 e0       	ldi	r20, 0x02	; 2
    16ac:	50 e0       	ldi	r21, 0x00	; 0
    16ae:	63 e4       	ldi	r22, 0x43	; 67
    16b0:	88 ed       	ldi	r24, 0xD8	; 216
    16b2:	90 e0       	ldi	r25, 0x00	; 0
    16b4:	0e 94 d4 0b 	call	0x17a8	; 0x17a8 <TWI_Master_Transmit>
			timeout--;
    16b8:	c1 50       	subi	r28, 0x01	; 1
		}while((status!=no_errors)&&(timeout!=0));
    16ba:	88 23       	and	r24, r24
    16bc:	11 f0       	breq	.+4      	; 0x16c2 <STA013_Master_Init+0xf4>
    16be:	c1 11       	cpse	r28, r1
    16c0:	f3 cf       	rjmp	.-26     	; 0x16a8 <STA013_Master_Init+0xda>
	} while((array_name[0]!=0xFF)&&(timeout!=0));
    16c2:	f8 01       	movw	r30, r16
    16c4:	80 81       	ld	r24, Z
    16c6:	8f 3f       	cpi	r24, 0xFF	; 255
    16c8:	11 f0       	breq	.+4      	; 0x16ce <STA013_Master_Init+0x100>
    16ca:	c1 11       	cpse	r28, r1
    16cc:	dd cf       	rjmp	.-70     	; 0x1688 <STA013_Master_Init+0xba>
	if(timeout!=0){
    16ce:	cc 23       	and	r28, r28
    16d0:	79 f0       	breq	.+30     	; 0x16f0 <STA013_Master_Init+0x122>
		sprintf(prnt_bffr,"Config2 sent...\n\r");
    16d2:	82 e1       	ldi	r24, 0x12	; 18
    16d4:	e5 e2       	ldi	r30, 0x25	; 37
    16d6:	f1 e0       	ldi	r31, 0x01	; 1
    16d8:	d6 01       	movw	r26, r12
    16da:	01 90       	ld	r0, Z+
    16dc:	0d 92       	st	X+, r0
    16de:	8a 95       	dec	r24
    16e0:	e1 f7       	brne	.-8      	; 0x16da <STA013_Master_Init+0x10c>
		UART_Transmit_String(UART1,0,prnt_bffr);
    16e2:	a6 01       	movw	r20, r12
    16e4:	60 e0       	ldi	r22, 0x00	; 0
    16e6:	70 e0       	ldi	r23, 0x00	; 0
    16e8:	88 ec       	ldi	r24, 0xC8	; 200
    16ea:	90 e0       	ldi	r25, 0x00	; 0
    16ec:	0e 94 4f 0c 	call	0x189e	; 0x189e <UART_Transmit_String>
	}
	
    16f0:	cf 91       	pop	r28
    16f2:	1f 91       	pop	r17
    16f4:	0f 91       	pop	r16
    16f6:	ff 90       	pop	r15
    16f8:	ef 90       	pop	r14
    16fa:	df 90       	pop	r13
    16fc:	cf 90       	pop	r12
    16fe:	08 95       	ret

00001700 <TWI_Master_Init>:
			}
			//else NACK
		
	}
	return return_value;
}
    1700:	cf 92       	push	r12
    1702:	df 92       	push	r13
    1704:	ef 92       	push	r14
    1706:	ff 92       	push	r15
    1708:	cf 93       	push	r28
    170a:	df 93       	push	r29
    170c:	ec 01       	movw	r28, r24
    170e:	9a 01       	movw	r18, r20
    1710:	ab 01       	movw	r20, r22
    1712:	60 e0       	ldi	r22, 0x00	; 0
    1714:	74 e2       	ldi	r23, 0x24	; 36
    1716:	84 ef       	ldi	r24, 0xF4	; 244
    1718:	90 e0       	ldi	r25, 0x00	; 0
    171a:	0e 94 80 0c 	call	0x1900	; 0x1900 <__udivmodsi4>
    171e:	69 01       	movw	r12, r18
    1720:	7a 01       	movw	r14, r20
    1722:	80 e1       	ldi	r24, 0x10	; 16
    1724:	c8 1a       	sub	r12, r24
    1726:	d1 08       	sbc	r13, r1
    1728:	e1 08       	sbc	r14, r1
    172a:	f1 08       	sbc	r15, r1
    172c:	c7 01       	movw	r24, r14
    172e:	b6 01       	movw	r22, r12
    1730:	2e ef       	ldi	r18, 0xFE	; 254
    1732:	31 e0       	ldi	r19, 0x01	; 1
    1734:	40 e0       	ldi	r20, 0x00	; 0
    1736:	50 e0       	ldi	r21, 0x00	; 0
    1738:	0e 94 80 0c 	call	0x1900	; 0x1900 <__udivmodsi4>
    173c:	21 15       	cp	r18, r1
    173e:	31 05       	cpc	r19, r1
    1740:	21 f4       	brne	.+8      	; 0x174a <TWI_Master_Init+0x4a>
    1742:	19 82       	std	Y+1, r1	; 0x01
    1744:	21 e0       	ldi	r18, 0x01	; 1
    1746:	30 e0       	ldi	r19, 0x00	; 0
    1748:	1a c0       	rjmp	.+52     	; 0x177e <TWI_Master_Init+0x7e>
    174a:	24 30       	cpi	r18, 0x04	; 4
    174c:	31 05       	cpc	r19, r1
    174e:	28 f4       	brcc	.+10     	; 0x175a <TWI_Master_Init+0x5a>
    1750:	81 e0       	ldi	r24, 0x01	; 1
    1752:	89 83       	std	Y+1, r24	; 0x01
    1754:	24 e0       	ldi	r18, 0x04	; 4
    1756:	30 e0       	ldi	r19, 0x00	; 0
    1758:	12 c0       	rjmp	.+36     	; 0x177e <TWI_Master_Init+0x7e>
    175a:	20 31       	cpi	r18, 0x10	; 16
    175c:	31 05       	cpc	r19, r1
    175e:	28 f4       	brcc	.+10     	; 0x176a <TWI_Master_Init+0x6a>
    1760:	82 e0       	ldi	r24, 0x02	; 2
    1762:	89 83       	std	Y+1, r24	; 0x01
    1764:	20 e1       	ldi	r18, 0x10	; 16
    1766:	30 e0       	ldi	r19, 0x00	; 0
    1768:	0a c0       	rjmp	.+20     	; 0x177e <TWI_Master_Init+0x7e>
    176a:	20 34       	cpi	r18, 0x40	; 64
    176c:	31 05       	cpc	r19, r1
    176e:	28 f4       	brcc	.+10     	; 0x177a <TWI_Master_Init+0x7a>
    1770:	83 e0       	ldi	r24, 0x03	; 3
    1772:	89 83       	std	Y+1, r24	; 0x01
    1774:	20 e4       	ldi	r18, 0x40	; 64
    1776:	30 e0       	ldi	r19, 0x00	; 0
    1778:	02 c0       	rjmp	.+4      	; 0x177e <TWI_Master_Init+0x7e>
    177a:	8f ef       	ldi	r24, 0xFF	; 255
    177c:	0e c0       	rjmp	.+28     	; 0x179a <TWI_Master_Init+0x9a>
    177e:	c9 01       	movw	r24, r18
    1780:	a0 e0       	ldi	r26, 0x00	; 0
    1782:	b0 e0       	ldi	r27, 0x00	; 0
    1784:	9c 01       	movw	r18, r24
    1786:	ad 01       	movw	r20, r26
    1788:	22 0f       	add	r18, r18
    178a:	33 1f       	adc	r19, r19
    178c:	44 1f       	adc	r20, r20
    178e:	55 1f       	adc	r21, r21
    1790:	c7 01       	movw	r24, r14
    1792:	b6 01       	movw	r22, r12
    1794:	0e 94 80 0c 	call	0x1900	; 0x1900 <__udivmodsi4>
    1798:	28 83       	st	Y, r18
    179a:	df 91       	pop	r29
    179c:	cf 91       	pop	r28
    179e:	ff 90       	pop	r15
    17a0:	ef 90       	pop	r14
    17a2:	df 90       	pop	r13
    17a4:	cf 90       	pop	r12
    17a6:	08 95       	ret

000017a8 <TWI_Master_Transmit>:

uint8_t TWI_Master_Transmit(volatile TWI_t * TWI_addr, uint8_t device_addr,
uint16_t num_bytes, uint8_t * array_name){
    17a8:	cf 93       	push	r28
    17aa:	df 93       	push	r29
    17ac:	fc 01       	movw	r30, r24
    17ae:	e9 01       	movw	r28, r18
	uint8_t status;
	uint8_t temp8;
	uint8_t return_value = 0;
	uint8_t no_errors = 0;
	uint8_t NACK_error = 0xFE;
	uint8_t send_value= (device_addr<<1);  // lsb will be 0
    17b0:	66 0f       	add	r22, r22
	TWI_addr->TWCR =((1<<TWINT)|(1<<TWSTA)|(1<<TWEN));
    17b2:	84 ea       	ldi	r24, 0xA4	; 164
    17b4:	84 83       	std	Z+4, r24	; 0x04
	
	do
	{
		status= TWI_addr->TWCR;
    17b6:	84 81       	ldd	r24, Z+4	; 0x04
	}while((status&0x80)==0);
    17b8:	88 23       	and	r24, r24
    17ba:	ec f7       	brge	.-6      	; 0x17b6 <TWI_Master_Transmit+0xe>
	
	temp8=((TWI_addr->TWSR)&0xF8);
    17bc:	91 81       	ldd	r25, Z+1	; 0x01
    17be:	98 7f       	andi	r25, 0xF8	; 248
	
	// If start was sent, then send SLA+W
	if(temp8==0x08)   // Start sent  // 0x10 is a repeated start
    17c0:	98 30       	cpi	r25, 0x08	; 8
    17c2:	19 f4       	brne	.+6      	; 0x17ca <TWI_Master_Transmit+0x22>
	{
		TWI_addr->TWDR = send_value;
    17c4:	63 83       	std	Z+3, r22	; 0x03
		TWI_addr->TWCR = ((1<<TWINT)|(1<<TWEN));
    17c6:	84 e8       	ldi	r24, 0x84	; 132
    17c8:	84 83       	std	Z+4, r24	; 0x04
			TWI_addr->TWCR=((1<<TWINT)|(1<<TWSTO)|(1<<TWEN));
			do
			{
				status=TWI_addr->TWCR;
			} while ((status&(1<<TWSTO))!=0); // Wait for the Stop=0
			return_value=NACK_error;
    17ca:	30 e0       	ldi	r19, 0x00	; 0
    17cc:	80 e0       	ldi	r24, 0x00	; 0
    17ce:	20 c0       	rjmp	.+64     	; 0x1810 <TWI_Master_Transmit+0x68>
	}
	
	uint8_t index=0;
	while((num_bytes!=0)&&(return_value==no_errors))
	{
		send_value=array_name[index];
    17d0:	de 01       	movw	r26, r28
    17d2:	a3 0f       	add	r26, r19
    17d4:	b1 1d       	adc	r27, r1
    17d6:	6c 91       	ld	r22, X
		index++;
    17d8:	3f 5f       	subi	r19, 0xFF	; 255
		num_bytes--;
    17da:	41 50       	subi	r20, 0x01	; 1
    17dc:	51 09       	sbc	r21, r1
		// Wait until TWINT is set
		do
		{
			status=TWI_addr->TWCR;
    17de:	94 81       	ldd	r25, Z+4	; 0x04
		}while((status&0x80)==0);
    17e0:	99 23       	and	r25, r25
    17e2:	ec f7       	brge	.-6      	; 0x17de <TWI_Master_Transmit+0x36>
		// Read the status value to determine what to do next
		temp8=((TWI_addr->TWSR)&0xF8);  // Clear lower three bits
    17e4:	91 81       	ldd	r25, Z+1	; 0x01
    17e6:	98 7f       	andi	r25, 0xF8	; 248
		
		if(temp8==0x18)   // SLA+W sent, ACK received
    17e8:	98 31       	cpi	r25, 0x18	; 24
    17ea:	21 f4       	brne	.+8      	; 0x17f4 <TWI_Master_Transmit+0x4c>
		{
			TWI_addr->TWDR = send_value;
    17ec:	63 83       	std	Z+3, r22	; 0x03
			TWI_addr->TWCR=((1<<TWINT)|(1<<TWEN));
    17ee:	24 e8       	ldi	r18, 0x84	; 132
    17f0:	24 83       	std	Z+4, r18	; 0x04
    17f2:	0e c0       	rjmp	.+28     	; 0x1810 <TWI_Master_Transmit+0x68>
		}
		else if(temp8==0x28)  // Data sent, ACK received
    17f4:	98 32       	cpi	r25, 0x28	; 40
    17f6:	21 f4       	brne	.+8      	; 0x1800 <TWI_Master_Transmit+0x58>
		{
			TWI_addr->TWDR=send_value;
    17f8:	63 83       	std	Z+3, r22	; 0x03
			TWI_addr->TWCR=((1<<TWINT)|(1<<TWEN));
    17fa:	24 e8       	ldi	r18, 0x84	; 132
    17fc:	24 83       	std	Z+4, r18	; 0x04
    17fe:	08 c0       	rjmp	.+16     	; 0x1810 <TWI_Master_Transmit+0x68>
		}
		else if(temp8==0x20)  // SLA+W sent, NACK received ------ Debugger says temp8 = 0x8, but it sets return to NACK_error
    1800:	90 32       	cpi	r25, 0x20	; 32
    1802:	31 f4       	brne	.+12     	; 0x1810 <TWI_Master_Transmit+0x68>
		{
			TWI_addr->TWCR=((1<<TWINT)|(1<<TWSTO)|(1<<TWEN));
    1804:	84 e9       	ldi	r24, 0x94	; 148
    1806:	84 83       	std	Z+4, r24	; 0x04
			do
			{
				status=TWI_addr->TWCR;
    1808:	84 81       	ldd	r24, Z+4	; 0x04
			} while ((status&(1<<TWSTO))!=0); // Wait for the Stop=0
    180a:	84 fd       	sbrc	r24, 4
    180c:	fd cf       	rjmp	.-6      	; 0x1808 <TWI_Master_Transmit+0x60>
			return_value=NACK_error;
    180e:	8e ef       	ldi	r24, 0xFE	; 254
		TWI_addr->TWDR = send_value;
		TWI_addr->TWCR = ((1<<TWINT)|(1<<TWEN));
	}
	
	uint8_t index=0;
	while((num_bytes!=0)&&(return_value==no_errors))
    1810:	41 15       	cp	r20, r1
    1812:	51 05       	cpc	r21, r1
    1814:	11 f0       	breq	.+4      	; 0x181a <TWI_Master_Transmit+0x72>
    1816:	88 23       	and	r24, r24
    1818:	d9 f2       	breq	.-74     	; 0x17d0 <TWI_Master_Transmit+0x28>
		}
	}
	
	do
	{
		status=TWI_addr->TWCR;
    181a:	24 81       	ldd	r18, Z+4	; 0x04
	}while((status&0x80)==0);
    181c:	22 23       	and	r18, r18
    181e:	ec f7       	brge	.-6      	; 0x181a <TWI_Master_Transmit+0x72>
	// Read the status value to determine what to do next
	//temp8=((TWI_addr->TWSR)&0xF8);  // Clear lower three bits
	
	if(temp8==0x18)   // SLA+W sent, ACK received
    1820:	98 31       	cpi	r25, 0x18	; 24
    1822:	31 f4       	brne	.+12     	; 0x1830 <TWI_Master_Transmit+0x88>
	{
		TWI_addr->TWDR=send_value;
    1824:	63 83       	std	Z+3, r22	; 0x03
		TWI_addr->TWCR=((1<<TWINT)|(1<<TWSTO)|(1<<TWEN));
    1826:	94 e9       	ldi	r25, 0x94	; 148
    1828:	94 83       	std	Z+4, r25	; 0x04
		do
		{
			status=TWI_addr->TWCR;
    182a:	94 81       	ldd	r25, Z+4	; 0x04
		} while ((status&(1<<TWSTO))!=0); // Wait for the Stop=0
    182c:	94 fd       	sbrc	r25, 4
    182e:	fd cf       	rjmp	.-6      	; 0x182a <TWI_Master_Transmit+0x82>
	}
	
	return return_value;
}
    1830:	df 91       	pop	r29
    1832:	cf 91       	pop	r28
    1834:	08 95       	ret

00001836 <UART_Init>:




void UART_Init (volatile UART_t * UART_addr, uint16_t Baud_Rate)
{
    1836:	cf 93       	push	r28
    1838:	df 93       	push	r29
    183a:	ec 01       	movw	r28, r24
	uint16_t Baud_Rate_Reload;
	Baud_Rate_Reload = (uint16_t)(((F_CPU/F_DIV)/(8UL*(2-U2X_bit)*Baud_Rate))-1);
    183c:	cb 01       	movw	r24, r22
    183e:	a0 e0       	ldi	r26, 0x00	; 0
    1840:	b0 e0       	ldi	r27, 0x00	; 0
    1842:	88 0f       	add	r24, r24
    1844:	99 1f       	adc	r25, r25
    1846:	aa 1f       	adc	r26, r26
    1848:	bb 1f       	adc	r27, r27
    184a:	88 0f       	add	r24, r24
    184c:	99 1f       	adc	r25, r25
    184e:	aa 1f       	adc	r26, r26
    1850:	bb 1f       	adc	r27, r27
    1852:	9c 01       	movw	r18, r24
    1854:	ad 01       	movw	r20, r26
    1856:	22 0f       	add	r18, r18
    1858:	33 1f       	adc	r19, r19
    185a:	44 1f       	adc	r20, r20
    185c:	55 1f       	adc	r21, r21
    185e:	22 0f       	add	r18, r18
    1860:	33 1f       	adc	r19, r19
    1862:	44 1f       	adc	r20, r20
    1864:	55 1f       	adc	r21, r21
    1866:	60 e0       	ldi	r22, 0x00	; 0
    1868:	74 e2       	ldi	r23, 0x24	; 36
    186a:	84 ef       	ldi	r24, 0xF4	; 244
    186c:	90 e0       	ldi	r25, 0x00	; 0
    186e:	0e 94 80 0c 	call	0x1900	; 0x1900 <__udivmodsi4>
    1872:	21 50       	subi	r18, 0x01	; 1
    1874:	31 09       	sbc	r19, r1
	
	(UART_addr->UBBRH) = (Baud_Rate_Reload / 256);
    1876:	3d 83       	std	Y+5, r19	; 0x05
	(UART_addr->UBBRL) = (Baud_Rate_Reload % 256);
    1878:	2c 83       	std	Y+4, r18	; 0x04
		
	(UART_addr->UCSRA) = U2X_bit<<U2X_shift;
    187a:	18 82       	st	Y, r1
	(UART_addr->UCSRC) = Asynchronous|No_Parity|One_Stop_Bit|Eight_Data_Bits;
    187c:	86 e0       	ldi	r24, 0x06	; 6
    187e:	8a 83       	std	Y+2, r24	; 0x02
	(UART_addr->UCSRB) = RX_enable|TX_enable;
    1880:	88 e1       	ldi	r24, 0x18	; 24
    1882:	89 83       	std	Y+1, r24	; 0x01
}
    1884:	df 91       	pop	r29
    1886:	cf 91       	pop	r28
    1888:	08 95       	ret

0000188a <UART_Transmit>:

char UART_Transmit(volatile UART_t * UART_addr, char c)
{
    188a:	fc 01       	movw	r30, r24
	uint8_t status;
	do
	{
		status=(UART_addr->UCSRA);
    188c:	90 81       	ld	r25, Z
	} while ((status & (1 << UDRE))!=(1 << UDRE));
    188e:	95 ff       	sbrs	r25, 5
    1890:	fd cf       	rjmp	.-6      	; 0x188c <UART_Transmit+0x2>
	(UART_addr->UDR) = c;
    1892:	66 83       	std	Z+6, r22	; 0x06
	return 0;
}
    1894:	80 e0       	ldi	r24, 0x00	; 0
    1896:	08 95       	ret

00001898 <Export_print_buffer>:
			buffer_p[index]=value;
		}
		index=num_bytes;
	}
	return index;
}
    1898:	88 e3       	ldi	r24, 0x38	; 56
    189a:	91 e0       	ldi	r25, 0x01	; 1
    189c:	08 95       	ret

0000189e <UART_Transmit_String>:

void UART_Transmit_String(volatile UART_t * UART_addr, uint8_t num_bytes, char * string_name)
{
    189e:	ef 92       	push	r14
    18a0:	ff 92       	push	r15
    18a2:	0f 93       	push	r16
    18a4:	1f 93       	push	r17
    18a6:	cf 93       	push	r28
    18a8:	df 93       	push	r29
    18aa:	7c 01       	movw	r14, r24
    18ac:	06 2f       	mov	r16, r22
    18ae:	ea 01       	movw	r28, r20
	char temp8;
	int8_t index;
	if(num_bytes==0)
    18b0:	61 11       	cpse	r22, r1
    18b2:	15 c0       	rjmp	.+42     	; 0x18de <UART_Transmit_String+0x40>
	{
		temp8=*string_name;
    18b4:	68 81       	ld	r22, Y
		while (temp8!=0)
    18b6:	05 c0       	rjmp	.+10     	; 0x18c2 <UART_Transmit_String+0x24>
		{
			UART_Transmit(UART_addr, temp8);
    18b8:	c7 01       	movw	r24, r14
    18ba:	0e 94 45 0c 	call	0x188a	; 0x188a <UART_Transmit>
			string_name++;
    18be:	21 96       	adiw	r28, 0x01	; 1
			temp8=*string_name;
    18c0:	68 81       	ld	r22, Y
	char temp8;
	int8_t index;
	if(num_bytes==0)
	{
		temp8=*string_name;
		while (temp8!=0)
    18c2:	61 11       	cpse	r22, r1
    18c4:	f9 cf       	rjmp	.-14     	; 0x18b8 <UART_Transmit_String+0x1a>
    18c6:	15 c0       	rjmp	.+42     	; 0x18f2 <UART_Transmit_String+0x54>
	}
	else
	{
		for(index=0;index<num_bytes;index++)
		{
			UART_Transmit(UART_addr, string_name[index]);
    18c8:	fe 01       	movw	r30, r28
    18ca:	e1 0f       	add	r30, r17
    18cc:	f1 1d       	adc	r31, r1
    18ce:	17 fd       	sbrc	r17, 7
    18d0:	fa 95       	dec	r31
    18d2:	60 81       	ld	r22, Z
    18d4:	c7 01       	movw	r24, r14
    18d6:	0e 94 45 0c 	call	0x188a	; 0x188a <UART_Transmit>
			temp8=*string_name;
		}
	}
	else
	{
		for(index=0;index<num_bytes;index++)
    18da:	1f 5f       	subi	r17, 0xFF	; 255
    18dc:	01 c0       	rjmp	.+2      	; 0x18e0 <UART_Transmit_String+0x42>
    18de:	10 e0       	ldi	r17, 0x00	; 0
    18e0:	20 2f       	mov	r18, r16
    18e2:	30 e0       	ldi	r19, 0x00	; 0
    18e4:	81 2f       	mov	r24, r17
    18e6:	01 2e       	mov	r0, r17
    18e8:	00 0c       	add	r0, r0
    18ea:	99 0b       	sbc	r25, r25
    18ec:	82 17       	cp	r24, r18
    18ee:	93 07       	cpc	r25, r19
    18f0:	5c f3       	brlt	.-42     	; 0x18c8 <UART_Transmit_String+0x2a>
		{
			UART_Transmit(UART_addr, string_name[index]);
		}
	}
}
    18f2:	df 91       	pop	r29
    18f4:	cf 91       	pop	r28
    18f6:	1f 91       	pop	r17
    18f8:	0f 91       	pop	r16
    18fa:	ff 90       	pop	r15
    18fc:	ef 90       	pop	r14
    18fe:	08 95       	ret

00001900 <__udivmodsi4>:
    1900:	a1 e2       	ldi	r26, 0x21	; 33
    1902:	1a 2e       	mov	r1, r26
    1904:	aa 1b       	sub	r26, r26
    1906:	bb 1b       	sub	r27, r27
    1908:	fd 01       	movw	r30, r26
    190a:	0d c0       	rjmp	.+26     	; 0x1926 <__udivmodsi4_ep>

0000190c <__udivmodsi4_loop>:
    190c:	aa 1f       	adc	r26, r26
    190e:	bb 1f       	adc	r27, r27
    1910:	ee 1f       	adc	r30, r30
    1912:	ff 1f       	adc	r31, r31
    1914:	a2 17       	cp	r26, r18
    1916:	b3 07       	cpc	r27, r19
    1918:	e4 07       	cpc	r30, r20
    191a:	f5 07       	cpc	r31, r21
    191c:	20 f0       	brcs	.+8      	; 0x1926 <__udivmodsi4_ep>
    191e:	a2 1b       	sub	r26, r18
    1920:	b3 0b       	sbc	r27, r19
    1922:	e4 0b       	sbc	r30, r20
    1924:	f5 0b       	sbc	r31, r21

00001926 <__udivmodsi4_ep>:
    1926:	66 1f       	adc	r22, r22
    1928:	77 1f       	adc	r23, r23
    192a:	88 1f       	adc	r24, r24
    192c:	99 1f       	adc	r25, r25
    192e:	1a 94       	dec	r1
    1930:	69 f7       	brne	.-38     	; 0x190c <__udivmodsi4_loop>
    1932:	60 95       	com	r22
    1934:	70 95       	com	r23
    1936:	80 95       	com	r24
    1938:	90 95       	com	r25
    193a:	9b 01       	movw	r18, r22
    193c:	ac 01       	movw	r20, r24
    193e:	bd 01       	movw	r22, r26
    1940:	cf 01       	movw	r24, r30
    1942:	08 95       	ret

00001944 <sprintf>:
    1944:	ae e0       	ldi	r26, 0x0E	; 14
    1946:	b0 e0       	ldi	r27, 0x00	; 0
    1948:	e8 ea       	ldi	r30, 0xA8	; 168
    194a:	fc e0       	ldi	r31, 0x0C	; 12
    194c:	0c 94 63 0f 	jmp	0x1ec6	; 0x1ec6 <__prologue_saves__+0x1c>
    1950:	0d 89       	ldd	r16, Y+21	; 0x15
    1952:	1e 89       	ldd	r17, Y+22	; 0x16
    1954:	86 e0       	ldi	r24, 0x06	; 6
    1956:	8c 83       	std	Y+4, r24	; 0x04
    1958:	1a 83       	std	Y+2, r17	; 0x02
    195a:	09 83       	std	Y+1, r16	; 0x01
    195c:	8f ef       	ldi	r24, 0xFF	; 255
    195e:	9f e7       	ldi	r25, 0x7F	; 127
    1960:	9e 83       	std	Y+6, r25	; 0x06
    1962:	8d 83       	std	Y+5, r24	; 0x05
    1964:	ae 01       	movw	r20, r28
    1966:	47 5e       	subi	r20, 0xE7	; 231
    1968:	5f 4f       	sbci	r21, 0xFF	; 255
    196a:	6f 89       	ldd	r22, Y+23	; 0x17
    196c:	78 8d       	ldd	r23, Y+24	; 0x18
    196e:	ce 01       	movw	r24, r28
    1970:	01 96       	adiw	r24, 0x01	; 1
    1972:	0e 94 c4 0c 	call	0x1988	; 0x1988 <vfprintf>
    1976:	ef 81       	ldd	r30, Y+7	; 0x07
    1978:	f8 85       	ldd	r31, Y+8	; 0x08
    197a:	e0 0f       	add	r30, r16
    197c:	f1 1f       	adc	r31, r17
    197e:	10 82       	st	Z, r1
    1980:	2e 96       	adiw	r28, 0x0e	; 14
    1982:	e4 e0       	ldi	r30, 0x04	; 4
    1984:	0c 94 7f 0f 	jmp	0x1efe	; 0x1efe <__epilogue_restores__+0x1c>

00001988 <vfprintf>:
    1988:	ab e0       	ldi	r26, 0x0B	; 11
    198a:	b0 e0       	ldi	r27, 0x00	; 0
    198c:	ea ec       	ldi	r30, 0xCA	; 202
    198e:	fc e0       	ldi	r31, 0x0C	; 12
    1990:	0c 94 55 0f 	jmp	0x1eaa	; 0x1eaa <__prologue_saves__>
    1994:	6c 01       	movw	r12, r24
    1996:	7b 01       	movw	r14, r22
    1998:	8a 01       	movw	r16, r20
    199a:	fc 01       	movw	r30, r24
    199c:	17 82       	std	Z+7, r1	; 0x07
    199e:	16 82       	std	Z+6, r1	; 0x06
    19a0:	83 81       	ldd	r24, Z+3	; 0x03
    19a2:	81 ff       	sbrs	r24, 1
    19a4:	cc c1       	rjmp	.+920    	; 0x1d3e <vfprintf+0x3b6>
    19a6:	ce 01       	movw	r24, r28
    19a8:	01 96       	adiw	r24, 0x01	; 1
    19aa:	3c 01       	movw	r6, r24
    19ac:	f6 01       	movw	r30, r12
    19ae:	93 81       	ldd	r25, Z+3	; 0x03
    19b0:	f7 01       	movw	r30, r14
    19b2:	93 fd       	sbrc	r25, 3
    19b4:	85 91       	lpm	r24, Z+
    19b6:	93 ff       	sbrs	r25, 3
    19b8:	81 91       	ld	r24, Z+
    19ba:	7f 01       	movw	r14, r30
    19bc:	88 23       	and	r24, r24
    19be:	09 f4       	brne	.+2      	; 0x19c2 <vfprintf+0x3a>
    19c0:	ba c1       	rjmp	.+884    	; 0x1d36 <vfprintf+0x3ae>
    19c2:	85 32       	cpi	r24, 0x25	; 37
    19c4:	39 f4       	brne	.+14     	; 0x19d4 <vfprintf+0x4c>
    19c6:	93 fd       	sbrc	r25, 3
    19c8:	85 91       	lpm	r24, Z+
    19ca:	93 ff       	sbrs	r25, 3
    19cc:	81 91       	ld	r24, Z+
    19ce:	7f 01       	movw	r14, r30
    19d0:	85 32       	cpi	r24, 0x25	; 37
    19d2:	29 f4       	brne	.+10     	; 0x19de <vfprintf+0x56>
    19d4:	b6 01       	movw	r22, r12
    19d6:	90 e0       	ldi	r25, 0x00	; 0
    19d8:	0e 94 bb 0e 	call	0x1d76	; 0x1d76 <fputc>
    19dc:	e7 cf       	rjmp	.-50     	; 0x19ac <vfprintf+0x24>
    19de:	91 2c       	mov	r9, r1
    19e0:	21 2c       	mov	r2, r1
    19e2:	31 2c       	mov	r3, r1
    19e4:	ff e1       	ldi	r31, 0x1F	; 31
    19e6:	f3 15       	cp	r31, r3
    19e8:	d8 f0       	brcs	.+54     	; 0x1a20 <vfprintf+0x98>
    19ea:	8b 32       	cpi	r24, 0x2B	; 43
    19ec:	79 f0       	breq	.+30     	; 0x1a0c <vfprintf+0x84>
    19ee:	38 f4       	brcc	.+14     	; 0x19fe <vfprintf+0x76>
    19f0:	80 32       	cpi	r24, 0x20	; 32
    19f2:	79 f0       	breq	.+30     	; 0x1a12 <vfprintf+0x8a>
    19f4:	83 32       	cpi	r24, 0x23	; 35
    19f6:	a1 f4       	brne	.+40     	; 0x1a20 <vfprintf+0x98>
    19f8:	23 2d       	mov	r18, r3
    19fa:	20 61       	ori	r18, 0x10	; 16
    19fc:	1d c0       	rjmp	.+58     	; 0x1a38 <vfprintf+0xb0>
    19fe:	8d 32       	cpi	r24, 0x2D	; 45
    1a00:	61 f0       	breq	.+24     	; 0x1a1a <vfprintf+0x92>
    1a02:	80 33       	cpi	r24, 0x30	; 48
    1a04:	69 f4       	brne	.+26     	; 0x1a20 <vfprintf+0x98>
    1a06:	23 2d       	mov	r18, r3
    1a08:	21 60       	ori	r18, 0x01	; 1
    1a0a:	16 c0       	rjmp	.+44     	; 0x1a38 <vfprintf+0xb0>
    1a0c:	83 2d       	mov	r24, r3
    1a0e:	82 60       	ori	r24, 0x02	; 2
    1a10:	38 2e       	mov	r3, r24
    1a12:	e3 2d       	mov	r30, r3
    1a14:	e4 60       	ori	r30, 0x04	; 4
    1a16:	3e 2e       	mov	r3, r30
    1a18:	2a c0       	rjmp	.+84     	; 0x1a6e <vfprintf+0xe6>
    1a1a:	f3 2d       	mov	r31, r3
    1a1c:	f8 60       	ori	r31, 0x08	; 8
    1a1e:	1d c0       	rjmp	.+58     	; 0x1a5a <vfprintf+0xd2>
    1a20:	37 fc       	sbrc	r3, 7
    1a22:	2d c0       	rjmp	.+90     	; 0x1a7e <vfprintf+0xf6>
    1a24:	20 ed       	ldi	r18, 0xD0	; 208
    1a26:	28 0f       	add	r18, r24
    1a28:	2a 30       	cpi	r18, 0x0A	; 10
    1a2a:	40 f0       	brcs	.+16     	; 0x1a3c <vfprintf+0xb4>
    1a2c:	8e 32       	cpi	r24, 0x2E	; 46
    1a2e:	b9 f4       	brne	.+46     	; 0x1a5e <vfprintf+0xd6>
    1a30:	36 fc       	sbrc	r3, 6
    1a32:	81 c1       	rjmp	.+770    	; 0x1d36 <vfprintf+0x3ae>
    1a34:	23 2d       	mov	r18, r3
    1a36:	20 64       	ori	r18, 0x40	; 64
    1a38:	32 2e       	mov	r3, r18
    1a3a:	19 c0       	rjmp	.+50     	; 0x1a6e <vfprintf+0xe6>
    1a3c:	36 fe       	sbrs	r3, 6
    1a3e:	06 c0       	rjmp	.+12     	; 0x1a4c <vfprintf+0xc4>
    1a40:	8a e0       	ldi	r24, 0x0A	; 10
    1a42:	98 9e       	mul	r9, r24
    1a44:	20 0d       	add	r18, r0
    1a46:	11 24       	eor	r1, r1
    1a48:	92 2e       	mov	r9, r18
    1a4a:	11 c0       	rjmp	.+34     	; 0x1a6e <vfprintf+0xe6>
    1a4c:	ea e0       	ldi	r30, 0x0A	; 10
    1a4e:	2e 9e       	mul	r2, r30
    1a50:	20 0d       	add	r18, r0
    1a52:	11 24       	eor	r1, r1
    1a54:	22 2e       	mov	r2, r18
    1a56:	f3 2d       	mov	r31, r3
    1a58:	f0 62       	ori	r31, 0x20	; 32
    1a5a:	3f 2e       	mov	r3, r31
    1a5c:	08 c0       	rjmp	.+16     	; 0x1a6e <vfprintf+0xe6>
    1a5e:	8c 36       	cpi	r24, 0x6C	; 108
    1a60:	21 f4       	brne	.+8      	; 0x1a6a <vfprintf+0xe2>
    1a62:	83 2d       	mov	r24, r3
    1a64:	80 68       	ori	r24, 0x80	; 128
    1a66:	38 2e       	mov	r3, r24
    1a68:	02 c0       	rjmp	.+4      	; 0x1a6e <vfprintf+0xe6>
    1a6a:	88 36       	cpi	r24, 0x68	; 104
    1a6c:	41 f4       	brne	.+16     	; 0x1a7e <vfprintf+0xf6>
    1a6e:	f7 01       	movw	r30, r14
    1a70:	93 fd       	sbrc	r25, 3
    1a72:	85 91       	lpm	r24, Z+
    1a74:	93 ff       	sbrs	r25, 3
    1a76:	81 91       	ld	r24, Z+
    1a78:	7f 01       	movw	r14, r30
    1a7a:	81 11       	cpse	r24, r1
    1a7c:	b3 cf       	rjmp	.-154    	; 0x19e4 <vfprintf+0x5c>
    1a7e:	98 2f       	mov	r25, r24
    1a80:	9f 7d       	andi	r25, 0xDF	; 223
    1a82:	95 54       	subi	r25, 0x45	; 69
    1a84:	93 30       	cpi	r25, 0x03	; 3
    1a86:	28 f4       	brcc	.+10     	; 0x1a92 <vfprintf+0x10a>
    1a88:	0c 5f       	subi	r16, 0xFC	; 252
    1a8a:	1f 4f       	sbci	r17, 0xFF	; 255
    1a8c:	9f e3       	ldi	r25, 0x3F	; 63
    1a8e:	99 83       	std	Y+1, r25	; 0x01
    1a90:	0d c0       	rjmp	.+26     	; 0x1aac <vfprintf+0x124>
    1a92:	83 36       	cpi	r24, 0x63	; 99
    1a94:	31 f0       	breq	.+12     	; 0x1aa2 <vfprintf+0x11a>
    1a96:	83 37       	cpi	r24, 0x73	; 115
    1a98:	71 f0       	breq	.+28     	; 0x1ab6 <vfprintf+0x12e>
    1a9a:	83 35       	cpi	r24, 0x53	; 83
    1a9c:	09 f0       	breq	.+2      	; 0x1aa0 <vfprintf+0x118>
    1a9e:	59 c0       	rjmp	.+178    	; 0x1b52 <vfprintf+0x1ca>
    1aa0:	21 c0       	rjmp	.+66     	; 0x1ae4 <vfprintf+0x15c>
    1aa2:	f8 01       	movw	r30, r16
    1aa4:	80 81       	ld	r24, Z
    1aa6:	89 83       	std	Y+1, r24	; 0x01
    1aa8:	0e 5f       	subi	r16, 0xFE	; 254
    1aaa:	1f 4f       	sbci	r17, 0xFF	; 255
    1aac:	88 24       	eor	r8, r8
    1aae:	83 94       	inc	r8
    1ab0:	91 2c       	mov	r9, r1
    1ab2:	53 01       	movw	r10, r6
    1ab4:	13 c0       	rjmp	.+38     	; 0x1adc <vfprintf+0x154>
    1ab6:	28 01       	movw	r4, r16
    1ab8:	f2 e0       	ldi	r31, 0x02	; 2
    1aba:	4f 0e       	add	r4, r31
    1abc:	51 1c       	adc	r5, r1
    1abe:	f8 01       	movw	r30, r16
    1ac0:	a0 80       	ld	r10, Z
    1ac2:	b1 80       	ldd	r11, Z+1	; 0x01
    1ac4:	36 fe       	sbrs	r3, 6
    1ac6:	03 c0       	rjmp	.+6      	; 0x1ace <vfprintf+0x146>
    1ac8:	69 2d       	mov	r22, r9
    1aca:	70 e0       	ldi	r23, 0x00	; 0
    1acc:	02 c0       	rjmp	.+4      	; 0x1ad2 <vfprintf+0x14a>
    1ace:	6f ef       	ldi	r22, 0xFF	; 255
    1ad0:	7f ef       	ldi	r23, 0xFF	; 255
    1ad2:	c5 01       	movw	r24, r10
    1ad4:	0e 94 b0 0e 	call	0x1d60	; 0x1d60 <strnlen>
    1ad8:	4c 01       	movw	r8, r24
    1ada:	82 01       	movw	r16, r4
    1adc:	f3 2d       	mov	r31, r3
    1ade:	ff 77       	andi	r31, 0x7F	; 127
    1ae0:	3f 2e       	mov	r3, r31
    1ae2:	16 c0       	rjmp	.+44     	; 0x1b10 <vfprintf+0x188>
    1ae4:	28 01       	movw	r4, r16
    1ae6:	22 e0       	ldi	r18, 0x02	; 2
    1ae8:	42 0e       	add	r4, r18
    1aea:	51 1c       	adc	r5, r1
    1aec:	f8 01       	movw	r30, r16
    1aee:	a0 80       	ld	r10, Z
    1af0:	b1 80       	ldd	r11, Z+1	; 0x01
    1af2:	36 fe       	sbrs	r3, 6
    1af4:	03 c0       	rjmp	.+6      	; 0x1afc <vfprintf+0x174>
    1af6:	69 2d       	mov	r22, r9
    1af8:	70 e0       	ldi	r23, 0x00	; 0
    1afa:	02 c0       	rjmp	.+4      	; 0x1b00 <vfprintf+0x178>
    1afc:	6f ef       	ldi	r22, 0xFF	; 255
    1afe:	7f ef       	ldi	r23, 0xFF	; 255
    1b00:	c5 01       	movw	r24, r10
    1b02:	0e 94 a5 0e 	call	0x1d4a	; 0x1d4a <strnlen_P>
    1b06:	4c 01       	movw	r8, r24
    1b08:	f3 2d       	mov	r31, r3
    1b0a:	f0 68       	ori	r31, 0x80	; 128
    1b0c:	3f 2e       	mov	r3, r31
    1b0e:	82 01       	movw	r16, r4
    1b10:	33 fc       	sbrc	r3, 3
    1b12:	1b c0       	rjmp	.+54     	; 0x1b4a <vfprintf+0x1c2>
    1b14:	82 2d       	mov	r24, r2
    1b16:	90 e0       	ldi	r25, 0x00	; 0
    1b18:	88 16       	cp	r8, r24
    1b1a:	99 06       	cpc	r9, r25
    1b1c:	b0 f4       	brcc	.+44     	; 0x1b4a <vfprintf+0x1c2>
    1b1e:	b6 01       	movw	r22, r12
    1b20:	80 e2       	ldi	r24, 0x20	; 32
    1b22:	90 e0       	ldi	r25, 0x00	; 0
    1b24:	0e 94 bb 0e 	call	0x1d76	; 0x1d76 <fputc>
    1b28:	2a 94       	dec	r2
    1b2a:	f4 cf       	rjmp	.-24     	; 0x1b14 <vfprintf+0x18c>
    1b2c:	f5 01       	movw	r30, r10
    1b2e:	37 fc       	sbrc	r3, 7
    1b30:	85 91       	lpm	r24, Z+
    1b32:	37 fe       	sbrs	r3, 7
    1b34:	81 91       	ld	r24, Z+
    1b36:	5f 01       	movw	r10, r30
    1b38:	b6 01       	movw	r22, r12
    1b3a:	90 e0       	ldi	r25, 0x00	; 0
    1b3c:	0e 94 bb 0e 	call	0x1d76	; 0x1d76 <fputc>
    1b40:	21 10       	cpse	r2, r1
    1b42:	2a 94       	dec	r2
    1b44:	21 e0       	ldi	r18, 0x01	; 1
    1b46:	82 1a       	sub	r8, r18
    1b48:	91 08       	sbc	r9, r1
    1b4a:	81 14       	cp	r8, r1
    1b4c:	91 04       	cpc	r9, r1
    1b4e:	71 f7       	brne	.-36     	; 0x1b2c <vfprintf+0x1a4>
    1b50:	e8 c0       	rjmp	.+464    	; 0x1d22 <vfprintf+0x39a>
    1b52:	84 36       	cpi	r24, 0x64	; 100
    1b54:	11 f0       	breq	.+4      	; 0x1b5a <vfprintf+0x1d2>
    1b56:	89 36       	cpi	r24, 0x69	; 105
    1b58:	41 f5       	brne	.+80     	; 0x1baa <vfprintf+0x222>
    1b5a:	f8 01       	movw	r30, r16
    1b5c:	37 fe       	sbrs	r3, 7
    1b5e:	07 c0       	rjmp	.+14     	; 0x1b6e <vfprintf+0x1e6>
    1b60:	60 81       	ld	r22, Z
    1b62:	71 81       	ldd	r23, Z+1	; 0x01
    1b64:	82 81       	ldd	r24, Z+2	; 0x02
    1b66:	93 81       	ldd	r25, Z+3	; 0x03
    1b68:	0c 5f       	subi	r16, 0xFC	; 252
    1b6a:	1f 4f       	sbci	r17, 0xFF	; 255
    1b6c:	08 c0       	rjmp	.+16     	; 0x1b7e <vfprintf+0x1f6>
    1b6e:	60 81       	ld	r22, Z
    1b70:	71 81       	ldd	r23, Z+1	; 0x01
    1b72:	07 2e       	mov	r0, r23
    1b74:	00 0c       	add	r0, r0
    1b76:	88 0b       	sbc	r24, r24
    1b78:	99 0b       	sbc	r25, r25
    1b7a:	0e 5f       	subi	r16, 0xFE	; 254
    1b7c:	1f 4f       	sbci	r17, 0xFF	; 255
    1b7e:	f3 2d       	mov	r31, r3
    1b80:	ff 76       	andi	r31, 0x6F	; 111
    1b82:	3f 2e       	mov	r3, r31
    1b84:	97 ff       	sbrs	r25, 7
    1b86:	09 c0       	rjmp	.+18     	; 0x1b9a <vfprintf+0x212>
    1b88:	90 95       	com	r25
    1b8a:	80 95       	com	r24
    1b8c:	70 95       	com	r23
    1b8e:	61 95       	neg	r22
    1b90:	7f 4f       	sbci	r23, 0xFF	; 255
    1b92:	8f 4f       	sbci	r24, 0xFF	; 255
    1b94:	9f 4f       	sbci	r25, 0xFF	; 255
    1b96:	f0 68       	ori	r31, 0x80	; 128
    1b98:	3f 2e       	mov	r3, r31
    1b9a:	2a e0       	ldi	r18, 0x0A	; 10
    1b9c:	30 e0       	ldi	r19, 0x00	; 0
    1b9e:	a3 01       	movw	r20, r6
    1ba0:	0e 94 f7 0e 	call	0x1dee	; 0x1dee <__ultoa_invert>
    1ba4:	88 2e       	mov	r8, r24
    1ba6:	86 18       	sub	r8, r6
    1ba8:	45 c0       	rjmp	.+138    	; 0x1c34 <vfprintf+0x2ac>
    1baa:	85 37       	cpi	r24, 0x75	; 117
    1bac:	31 f4       	brne	.+12     	; 0x1bba <vfprintf+0x232>
    1bae:	23 2d       	mov	r18, r3
    1bb0:	2f 7e       	andi	r18, 0xEF	; 239
    1bb2:	b2 2e       	mov	r11, r18
    1bb4:	2a e0       	ldi	r18, 0x0A	; 10
    1bb6:	30 e0       	ldi	r19, 0x00	; 0
    1bb8:	25 c0       	rjmp	.+74     	; 0x1c04 <vfprintf+0x27c>
    1bba:	93 2d       	mov	r25, r3
    1bbc:	99 7f       	andi	r25, 0xF9	; 249
    1bbe:	b9 2e       	mov	r11, r25
    1bc0:	8f 36       	cpi	r24, 0x6F	; 111
    1bc2:	c1 f0       	breq	.+48     	; 0x1bf4 <vfprintf+0x26c>
    1bc4:	18 f4       	brcc	.+6      	; 0x1bcc <vfprintf+0x244>
    1bc6:	88 35       	cpi	r24, 0x58	; 88
    1bc8:	79 f0       	breq	.+30     	; 0x1be8 <vfprintf+0x260>
    1bca:	b5 c0       	rjmp	.+362    	; 0x1d36 <vfprintf+0x3ae>
    1bcc:	80 37       	cpi	r24, 0x70	; 112
    1bce:	19 f0       	breq	.+6      	; 0x1bd6 <vfprintf+0x24e>
    1bd0:	88 37       	cpi	r24, 0x78	; 120
    1bd2:	21 f0       	breq	.+8      	; 0x1bdc <vfprintf+0x254>
    1bd4:	b0 c0       	rjmp	.+352    	; 0x1d36 <vfprintf+0x3ae>
    1bd6:	e9 2f       	mov	r30, r25
    1bd8:	e0 61       	ori	r30, 0x10	; 16
    1bda:	be 2e       	mov	r11, r30
    1bdc:	b4 fe       	sbrs	r11, 4
    1bde:	0d c0       	rjmp	.+26     	; 0x1bfa <vfprintf+0x272>
    1be0:	fb 2d       	mov	r31, r11
    1be2:	f4 60       	ori	r31, 0x04	; 4
    1be4:	bf 2e       	mov	r11, r31
    1be6:	09 c0       	rjmp	.+18     	; 0x1bfa <vfprintf+0x272>
    1be8:	34 fe       	sbrs	r3, 4
    1bea:	0a c0       	rjmp	.+20     	; 0x1c00 <vfprintf+0x278>
    1bec:	29 2f       	mov	r18, r25
    1bee:	26 60       	ori	r18, 0x06	; 6
    1bf0:	b2 2e       	mov	r11, r18
    1bf2:	06 c0       	rjmp	.+12     	; 0x1c00 <vfprintf+0x278>
    1bf4:	28 e0       	ldi	r18, 0x08	; 8
    1bf6:	30 e0       	ldi	r19, 0x00	; 0
    1bf8:	05 c0       	rjmp	.+10     	; 0x1c04 <vfprintf+0x27c>
    1bfa:	20 e1       	ldi	r18, 0x10	; 16
    1bfc:	30 e0       	ldi	r19, 0x00	; 0
    1bfe:	02 c0       	rjmp	.+4      	; 0x1c04 <vfprintf+0x27c>
    1c00:	20 e1       	ldi	r18, 0x10	; 16
    1c02:	32 e0       	ldi	r19, 0x02	; 2
    1c04:	f8 01       	movw	r30, r16
    1c06:	b7 fe       	sbrs	r11, 7
    1c08:	07 c0       	rjmp	.+14     	; 0x1c18 <vfprintf+0x290>
    1c0a:	60 81       	ld	r22, Z
    1c0c:	71 81       	ldd	r23, Z+1	; 0x01
    1c0e:	82 81       	ldd	r24, Z+2	; 0x02
    1c10:	93 81       	ldd	r25, Z+3	; 0x03
    1c12:	0c 5f       	subi	r16, 0xFC	; 252
    1c14:	1f 4f       	sbci	r17, 0xFF	; 255
    1c16:	06 c0       	rjmp	.+12     	; 0x1c24 <vfprintf+0x29c>
    1c18:	60 81       	ld	r22, Z
    1c1a:	71 81       	ldd	r23, Z+1	; 0x01
    1c1c:	80 e0       	ldi	r24, 0x00	; 0
    1c1e:	90 e0       	ldi	r25, 0x00	; 0
    1c20:	0e 5f       	subi	r16, 0xFE	; 254
    1c22:	1f 4f       	sbci	r17, 0xFF	; 255
    1c24:	a3 01       	movw	r20, r6
    1c26:	0e 94 f7 0e 	call	0x1dee	; 0x1dee <__ultoa_invert>
    1c2a:	88 2e       	mov	r8, r24
    1c2c:	86 18       	sub	r8, r6
    1c2e:	fb 2d       	mov	r31, r11
    1c30:	ff 77       	andi	r31, 0x7F	; 127
    1c32:	3f 2e       	mov	r3, r31
    1c34:	36 fe       	sbrs	r3, 6
    1c36:	0d c0       	rjmp	.+26     	; 0x1c52 <vfprintf+0x2ca>
    1c38:	23 2d       	mov	r18, r3
    1c3a:	2e 7f       	andi	r18, 0xFE	; 254
    1c3c:	a2 2e       	mov	r10, r18
    1c3e:	89 14       	cp	r8, r9
    1c40:	58 f4       	brcc	.+22     	; 0x1c58 <vfprintf+0x2d0>
    1c42:	34 fe       	sbrs	r3, 4
    1c44:	0b c0       	rjmp	.+22     	; 0x1c5c <vfprintf+0x2d4>
    1c46:	32 fc       	sbrc	r3, 2
    1c48:	09 c0       	rjmp	.+18     	; 0x1c5c <vfprintf+0x2d4>
    1c4a:	83 2d       	mov	r24, r3
    1c4c:	8e 7e       	andi	r24, 0xEE	; 238
    1c4e:	a8 2e       	mov	r10, r24
    1c50:	05 c0       	rjmp	.+10     	; 0x1c5c <vfprintf+0x2d4>
    1c52:	b8 2c       	mov	r11, r8
    1c54:	a3 2c       	mov	r10, r3
    1c56:	03 c0       	rjmp	.+6      	; 0x1c5e <vfprintf+0x2d6>
    1c58:	b8 2c       	mov	r11, r8
    1c5a:	01 c0       	rjmp	.+2      	; 0x1c5e <vfprintf+0x2d6>
    1c5c:	b9 2c       	mov	r11, r9
    1c5e:	a4 fe       	sbrs	r10, 4
    1c60:	0f c0       	rjmp	.+30     	; 0x1c80 <vfprintf+0x2f8>
    1c62:	fe 01       	movw	r30, r28
    1c64:	e8 0d       	add	r30, r8
    1c66:	f1 1d       	adc	r31, r1
    1c68:	80 81       	ld	r24, Z
    1c6a:	80 33       	cpi	r24, 0x30	; 48
    1c6c:	21 f4       	brne	.+8      	; 0x1c76 <vfprintf+0x2ee>
    1c6e:	9a 2d       	mov	r25, r10
    1c70:	99 7e       	andi	r25, 0xE9	; 233
    1c72:	a9 2e       	mov	r10, r25
    1c74:	09 c0       	rjmp	.+18     	; 0x1c88 <vfprintf+0x300>
    1c76:	a2 fe       	sbrs	r10, 2
    1c78:	06 c0       	rjmp	.+12     	; 0x1c86 <vfprintf+0x2fe>
    1c7a:	b3 94       	inc	r11
    1c7c:	b3 94       	inc	r11
    1c7e:	04 c0       	rjmp	.+8      	; 0x1c88 <vfprintf+0x300>
    1c80:	8a 2d       	mov	r24, r10
    1c82:	86 78       	andi	r24, 0x86	; 134
    1c84:	09 f0       	breq	.+2      	; 0x1c88 <vfprintf+0x300>
    1c86:	b3 94       	inc	r11
    1c88:	a3 fc       	sbrc	r10, 3
    1c8a:	11 c0       	rjmp	.+34     	; 0x1cae <vfprintf+0x326>
    1c8c:	a0 fe       	sbrs	r10, 0
    1c8e:	06 c0       	rjmp	.+12     	; 0x1c9c <vfprintf+0x314>
    1c90:	b2 14       	cp	r11, r2
    1c92:	88 f4       	brcc	.+34     	; 0x1cb6 <vfprintf+0x32e>
    1c94:	28 0c       	add	r2, r8
    1c96:	92 2c       	mov	r9, r2
    1c98:	9b 18       	sub	r9, r11
    1c9a:	0e c0       	rjmp	.+28     	; 0x1cb8 <vfprintf+0x330>
    1c9c:	b2 14       	cp	r11, r2
    1c9e:	60 f4       	brcc	.+24     	; 0x1cb8 <vfprintf+0x330>
    1ca0:	b6 01       	movw	r22, r12
    1ca2:	80 e2       	ldi	r24, 0x20	; 32
    1ca4:	90 e0       	ldi	r25, 0x00	; 0
    1ca6:	0e 94 bb 0e 	call	0x1d76	; 0x1d76 <fputc>
    1caa:	b3 94       	inc	r11
    1cac:	f7 cf       	rjmp	.-18     	; 0x1c9c <vfprintf+0x314>
    1cae:	b2 14       	cp	r11, r2
    1cb0:	18 f4       	brcc	.+6      	; 0x1cb8 <vfprintf+0x330>
    1cb2:	2b 18       	sub	r2, r11
    1cb4:	02 c0       	rjmp	.+4      	; 0x1cba <vfprintf+0x332>
    1cb6:	98 2c       	mov	r9, r8
    1cb8:	21 2c       	mov	r2, r1
    1cba:	a4 fe       	sbrs	r10, 4
    1cbc:	10 c0       	rjmp	.+32     	; 0x1cde <vfprintf+0x356>
    1cbe:	b6 01       	movw	r22, r12
    1cc0:	80 e3       	ldi	r24, 0x30	; 48
    1cc2:	90 e0       	ldi	r25, 0x00	; 0
    1cc4:	0e 94 bb 0e 	call	0x1d76	; 0x1d76 <fputc>
    1cc8:	a2 fe       	sbrs	r10, 2
    1cca:	17 c0       	rjmp	.+46     	; 0x1cfa <vfprintf+0x372>
    1ccc:	a1 fc       	sbrc	r10, 1
    1cce:	03 c0       	rjmp	.+6      	; 0x1cd6 <vfprintf+0x34e>
    1cd0:	88 e7       	ldi	r24, 0x78	; 120
    1cd2:	90 e0       	ldi	r25, 0x00	; 0
    1cd4:	02 c0       	rjmp	.+4      	; 0x1cda <vfprintf+0x352>
    1cd6:	88 e5       	ldi	r24, 0x58	; 88
    1cd8:	90 e0       	ldi	r25, 0x00	; 0
    1cda:	b6 01       	movw	r22, r12
    1cdc:	0c c0       	rjmp	.+24     	; 0x1cf6 <vfprintf+0x36e>
    1cde:	8a 2d       	mov	r24, r10
    1ce0:	86 78       	andi	r24, 0x86	; 134
    1ce2:	59 f0       	breq	.+22     	; 0x1cfa <vfprintf+0x372>
    1ce4:	a1 fe       	sbrs	r10, 1
    1ce6:	02 c0       	rjmp	.+4      	; 0x1cec <vfprintf+0x364>
    1ce8:	8b e2       	ldi	r24, 0x2B	; 43
    1cea:	01 c0       	rjmp	.+2      	; 0x1cee <vfprintf+0x366>
    1cec:	80 e2       	ldi	r24, 0x20	; 32
    1cee:	a7 fc       	sbrc	r10, 7
    1cf0:	8d e2       	ldi	r24, 0x2D	; 45
    1cf2:	b6 01       	movw	r22, r12
    1cf4:	90 e0       	ldi	r25, 0x00	; 0
    1cf6:	0e 94 bb 0e 	call	0x1d76	; 0x1d76 <fputc>
    1cfa:	89 14       	cp	r8, r9
    1cfc:	38 f4       	brcc	.+14     	; 0x1d0c <vfprintf+0x384>
    1cfe:	b6 01       	movw	r22, r12
    1d00:	80 e3       	ldi	r24, 0x30	; 48
    1d02:	90 e0       	ldi	r25, 0x00	; 0
    1d04:	0e 94 bb 0e 	call	0x1d76	; 0x1d76 <fputc>
    1d08:	9a 94       	dec	r9
    1d0a:	f7 cf       	rjmp	.-18     	; 0x1cfa <vfprintf+0x372>
    1d0c:	8a 94       	dec	r8
    1d0e:	f3 01       	movw	r30, r6
    1d10:	e8 0d       	add	r30, r8
    1d12:	f1 1d       	adc	r31, r1
    1d14:	80 81       	ld	r24, Z
    1d16:	b6 01       	movw	r22, r12
    1d18:	90 e0       	ldi	r25, 0x00	; 0
    1d1a:	0e 94 bb 0e 	call	0x1d76	; 0x1d76 <fputc>
    1d1e:	81 10       	cpse	r8, r1
    1d20:	f5 cf       	rjmp	.-22     	; 0x1d0c <vfprintf+0x384>
    1d22:	22 20       	and	r2, r2
    1d24:	09 f4       	brne	.+2      	; 0x1d28 <vfprintf+0x3a0>
    1d26:	42 ce       	rjmp	.-892    	; 0x19ac <vfprintf+0x24>
    1d28:	b6 01       	movw	r22, r12
    1d2a:	80 e2       	ldi	r24, 0x20	; 32
    1d2c:	90 e0       	ldi	r25, 0x00	; 0
    1d2e:	0e 94 bb 0e 	call	0x1d76	; 0x1d76 <fputc>
    1d32:	2a 94       	dec	r2
    1d34:	f6 cf       	rjmp	.-20     	; 0x1d22 <vfprintf+0x39a>
    1d36:	f6 01       	movw	r30, r12
    1d38:	86 81       	ldd	r24, Z+6	; 0x06
    1d3a:	97 81       	ldd	r25, Z+7	; 0x07
    1d3c:	02 c0       	rjmp	.+4      	; 0x1d42 <vfprintf+0x3ba>
    1d3e:	8f ef       	ldi	r24, 0xFF	; 255
    1d40:	9f ef       	ldi	r25, 0xFF	; 255
    1d42:	2b 96       	adiw	r28, 0x0b	; 11
    1d44:	e2 e1       	ldi	r30, 0x12	; 18
    1d46:	0c 94 71 0f 	jmp	0x1ee2	; 0x1ee2 <__epilogue_restores__>

00001d4a <strnlen_P>:
    1d4a:	fc 01       	movw	r30, r24
    1d4c:	05 90       	lpm	r0, Z+
    1d4e:	61 50       	subi	r22, 0x01	; 1
    1d50:	70 40       	sbci	r23, 0x00	; 0
    1d52:	01 10       	cpse	r0, r1
    1d54:	d8 f7       	brcc	.-10     	; 0x1d4c <strnlen_P+0x2>
    1d56:	80 95       	com	r24
    1d58:	90 95       	com	r25
    1d5a:	8e 0f       	add	r24, r30
    1d5c:	9f 1f       	adc	r25, r31
    1d5e:	08 95       	ret

00001d60 <strnlen>:
    1d60:	fc 01       	movw	r30, r24
    1d62:	61 50       	subi	r22, 0x01	; 1
    1d64:	70 40       	sbci	r23, 0x00	; 0
    1d66:	01 90       	ld	r0, Z+
    1d68:	01 10       	cpse	r0, r1
    1d6a:	d8 f7       	brcc	.-10     	; 0x1d62 <strnlen+0x2>
    1d6c:	80 95       	com	r24
    1d6e:	90 95       	com	r25
    1d70:	8e 0f       	add	r24, r30
    1d72:	9f 1f       	adc	r25, r31
    1d74:	08 95       	ret

00001d76 <fputc>:
    1d76:	0f 93       	push	r16
    1d78:	1f 93       	push	r17
    1d7a:	cf 93       	push	r28
    1d7c:	df 93       	push	r29
    1d7e:	fb 01       	movw	r30, r22
    1d80:	23 81       	ldd	r18, Z+3	; 0x03
    1d82:	21 fd       	sbrc	r18, 1
    1d84:	03 c0       	rjmp	.+6      	; 0x1d8c <fputc+0x16>
    1d86:	8f ef       	ldi	r24, 0xFF	; 255
    1d88:	9f ef       	ldi	r25, 0xFF	; 255
    1d8a:	2c c0       	rjmp	.+88     	; 0x1de4 <fputc+0x6e>
    1d8c:	22 ff       	sbrs	r18, 2
    1d8e:	16 c0       	rjmp	.+44     	; 0x1dbc <fputc+0x46>
    1d90:	46 81       	ldd	r20, Z+6	; 0x06
    1d92:	57 81       	ldd	r21, Z+7	; 0x07
    1d94:	24 81       	ldd	r18, Z+4	; 0x04
    1d96:	35 81       	ldd	r19, Z+5	; 0x05
    1d98:	42 17       	cp	r20, r18
    1d9a:	53 07       	cpc	r21, r19
    1d9c:	44 f4       	brge	.+16     	; 0x1dae <fputc+0x38>
    1d9e:	a0 81       	ld	r26, Z
    1da0:	b1 81       	ldd	r27, Z+1	; 0x01
    1da2:	9d 01       	movw	r18, r26
    1da4:	2f 5f       	subi	r18, 0xFF	; 255
    1da6:	3f 4f       	sbci	r19, 0xFF	; 255
    1da8:	31 83       	std	Z+1, r19	; 0x01
    1daa:	20 83       	st	Z, r18
    1dac:	8c 93       	st	X, r24
    1dae:	26 81       	ldd	r18, Z+6	; 0x06
    1db0:	37 81       	ldd	r19, Z+7	; 0x07
    1db2:	2f 5f       	subi	r18, 0xFF	; 255
    1db4:	3f 4f       	sbci	r19, 0xFF	; 255
    1db6:	37 83       	std	Z+7, r19	; 0x07
    1db8:	26 83       	std	Z+6, r18	; 0x06
    1dba:	14 c0       	rjmp	.+40     	; 0x1de4 <fputc+0x6e>
    1dbc:	8b 01       	movw	r16, r22
    1dbe:	ec 01       	movw	r28, r24
    1dc0:	fb 01       	movw	r30, r22
    1dc2:	00 84       	ldd	r0, Z+8	; 0x08
    1dc4:	f1 85       	ldd	r31, Z+9	; 0x09
    1dc6:	e0 2d       	mov	r30, r0
    1dc8:	09 95       	icall
    1dca:	89 2b       	or	r24, r25
    1dcc:	e1 f6       	brne	.-72     	; 0x1d86 <fputc+0x10>
    1dce:	d8 01       	movw	r26, r16
    1dd0:	16 96       	adiw	r26, 0x06	; 6
    1dd2:	8d 91       	ld	r24, X+
    1dd4:	9c 91       	ld	r25, X
    1dd6:	17 97       	sbiw	r26, 0x07	; 7
    1dd8:	01 96       	adiw	r24, 0x01	; 1
    1dda:	17 96       	adiw	r26, 0x07	; 7
    1ddc:	9c 93       	st	X, r25
    1dde:	8e 93       	st	-X, r24
    1de0:	16 97       	sbiw	r26, 0x06	; 6
    1de2:	ce 01       	movw	r24, r28
    1de4:	df 91       	pop	r29
    1de6:	cf 91       	pop	r28
    1de8:	1f 91       	pop	r17
    1dea:	0f 91       	pop	r16
    1dec:	08 95       	ret

00001dee <__ultoa_invert>:
    1dee:	fa 01       	movw	r30, r20
    1df0:	aa 27       	eor	r26, r26
    1df2:	28 30       	cpi	r18, 0x08	; 8
    1df4:	51 f1       	breq	.+84     	; 0x1e4a <__ultoa_invert+0x5c>
    1df6:	20 31       	cpi	r18, 0x10	; 16
    1df8:	81 f1       	breq	.+96     	; 0x1e5a <__ultoa_invert+0x6c>
    1dfa:	e8 94       	clt
    1dfc:	6f 93       	push	r22
    1dfe:	6e 7f       	andi	r22, 0xFE	; 254
    1e00:	6e 5f       	subi	r22, 0xFE	; 254
    1e02:	7f 4f       	sbci	r23, 0xFF	; 255
    1e04:	8f 4f       	sbci	r24, 0xFF	; 255
    1e06:	9f 4f       	sbci	r25, 0xFF	; 255
    1e08:	af 4f       	sbci	r26, 0xFF	; 255
    1e0a:	b1 e0       	ldi	r27, 0x01	; 1
    1e0c:	3e d0       	rcall	.+124    	; 0x1e8a <__ultoa_invert+0x9c>
    1e0e:	b4 e0       	ldi	r27, 0x04	; 4
    1e10:	3c d0       	rcall	.+120    	; 0x1e8a <__ultoa_invert+0x9c>
    1e12:	67 0f       	add	r22, r23
    1e14:	78 1f       	adc	r23, r24
    1e16:	89 1f       	adc	r24, r25
    1e18:	9a 1f       	adc	r25, r26
    1e1a:	a1 1d       	adc	r26, r1
    1e1c:	68 0f       	add	r22, r24
    1e1e:	79 1f       	adc	r23, r25
    1e20:	8a 1f       	adc	r24, r26
    1e22:	91 1d       	adc	r25, r1
    1e24:	a1 1d       	adc	r26, r1
    1e26:	6a 0f       	add	r22, r26
    1e28:	71 1d       	adc	r23, r1
    1e2a:	81 1d       	adc	r24, r1
    1e2c:	91 1d       	adc	r25, r1
    1e2e:	a1 1d       	adc	r26, r1
    1e30:	20 d0       	rcall	.+64     	; 0x1e72 <__ultoa_invert+0x84>
    1e32:	09 f4       	brne	.+2      	; 0x1e36 <__ultoa_invert+0x48>
    1e34:	68 94       	set
    1e36:	3f 91       	pop	r19
    1e38:	2a e0       	ldi	r18, 0x0A	; 10
    1e3a:	26 9f       	mul	r18, r22
    1e3c:	11 24       	eor	r1, r1
    1e3e:	30 19       	sub	r19, r0
    1e40:	30 5d       	subi	r19, 0xD0	; 208
    1e42:	31 93       	st	Z+, r19
    1e44:	de f6       	brtc	.-74     	; 0x1dfc <__ultoa_invert+0xe>
    1e46:	cf 01       	movw	r24, r30
    1e48:	08 95       	ret
    1e4a:	46 2f       	mov	r20, r22
    1e4c:	47 70       	andi	r20, 0x07	; 7
    1e4e:	40 5d       	subi	r20, 0xD0	; 208
    1e50:	41 93       	st	Z+, r20
    1e52:	b3 e0       	ldi	r27, 0x03	; 3
    1e54:	0f d0       	rcall	.+30     	; 0x1e74 <__ultoa_invert+0x86>
    1e56:	c9 f7       	brne	.-14     	; 0x1e4a <__ultoa_invert+0x5c>
    1e58:	f6 cf       	rjmp	.-20     	; 0x1e46 <__ultoa_invert+0x58>
    1e5a:	46 2f       	mov	r20, r22
    1e5c:	4f 70       	andi	r20, 0x0F	; 15
    1e5e:	40 5d       	subi	r20, 0xD0	; 208
    1e60:	4a 33       	cpi	r20, 0x3A	; 58
    1e62:	18 f0       	brcs	.+6      	; 0x1e6a <__ultoa_invert+0x7c>
    1e64:	49 5d       	subi	r20, 0xD9	; 217
    1e66:	31 fd       	sbrc	r19, 1
    1e68:	40 52       	subi	r20, 0x20	; 32
    1e6a:	41 93       	st	Z+, r20
    1e6c:	02 d0       	rcall	.+4      	; 0x1e72 <__ultoa_invert+0x84>
    1e6e:	a9 f7       	brne	.-22     	; 0x1e5a <__ultoa_invert+0x6c>
    1e70:	ea cf       	rjmp	.-44     	; 0x1e46 <__ultoa_invert+0x58>
    1e72:	b4 e0       	ldi	r27, 0x04	; 4
    1e74:	a6 95       	lsr	r26
    1e76:	97 95       	ror	r25
    1e78:	87 95       	ror	r24
    1e7a:	77 95       	ror	r23
    1e7c:	67 95       	ror	r22
    1e7e:	ba 95       	dec	r27
    1e80:	c9 f7       	brne	.-14     	; 0x1e74 <__ultoa_invert+0x86>
    1e82:	00 97       	sbiw	r24, 0x00	; 0
    1e84:	61 05       	cpc	r22, r1
    1e86:	71 05       	cpc	r23, r1
    1e88:	08 95       	ret
    1e8a:	9b 01       	movw	r18, r22
    1e8c:	ac 01       	movw	r20, r24
    1e8e:	0a 2e       	mov	r0, r26
    1e90:	06 94       	lsr	r0
    1e92:	57 95       	ror	r21
    1e94:	47 95       	ror	r20
    1e96:	37 95       	ror	r19
    1e98:	27 95       	ror	r18
    1e9a:	ba 95       	dec	r27
    1e9c:	c9 f7       	brne	.-14     	; 0x1e90 <__ultoa_invert+0xa2>
    1e9e:	62 0f       	add	r22, r18
    1ea0:	73 1f       	adc	r23, r19
    1ea2:	84 1f       	adc	r24, r20
    1ea4:	95 1f       	adc	r25, r21
    1ea6:	a0 1d       	adc	r26, r0
    1ea8:	08 95       	ret

00001eaa <__prologue_saves__>:
    1eaa:	2f 92       	push	r2
    1eac:	3f 92       	push	r3
    1eae:	4f 92       	push	r4
    1eb0:	5f 92       	push	r5
    1eb2:	6f 92       	push	r6
    1eb4:	7f 92       	push	r7
    1eb6:	8f 92       	push	r8
    1eb8:	9f 92       	push	r9
    1eba:	af 92       	push	r10
    1ebc:	bf 92       	push	r11
    1ebe:	cf 92       	push	r12
    1ec0:	df 92       	push	r13
    1ec2:	ef 92       	push	r14
    1ec4:	ff 92       	push	r15
    1ec6:	0f 93       	push	r16
    1ec8:	1f 93       	push	r17
    1eca:	cf 93       	push	r28
    1ecc:	df 93       	push	r29
    1ece:	cd b7       	in	r28, 0x3d	; 61
    1ed0:	de b7       	in	r29, 0x3e	; 62
    1ed2:	ca 1b       	sub	r28, r26
    1ed4:	db 0b       	sbc	r29, r27
    1ed6:	0f b6       	in	r0, 0x3f	; 63
    1ed8:	f8 94       	cli
    1eda:	de bf       	out	0x3e, r29	; 62
    1edc:	0f be       	out	0x3f, r0	; 63
    1ede:	cd bf       	out	0x3d, r28	; 61
    1ee0:	09 94       	ijmp

00001ee2 <__epilogue_restores__>:
    1ee2:	2a 88       	ldd	r2, Y+18	; 0x12
    1ee4:	39 88       	ldd	r3, Y+17	; 0x11
    1ee6:	48 88       	ldd	r4, Y+16	; 0x10
    1ee8:	5f 84       	ldd	r5, Y+15	; 0x0f
    1eea:	6e 84       	ldd	r6, Y+14	; 0x0e
    1eec:	7d 84       	ldd	r7, Y+13	; 0x0d
    1eee:	8c 84       	ldd	r8, Y+12	; 0x0c
    1ef0:	9b 84       	ldd	r9, Y+11	; 0x0b
    1ef2:	aa 84       	ldd	r10, Y+10	; 0x0a
    1ef4:	b9 84       	ldd	r11, Y+9	; 0x09
    1ef6:	c8 84       	ldd	r12, Y+8	; 0x08
    1ef8:	df 80       	ldd	r13, Y+7	; 0x07
    1efa:	ee 80       	ldd	r14, Y+6	; 0x06
    1efc:	fd 80       	ldd	r15, Y+5	; 0x05
    1efe:	0c 81       	ldd	r16, Y+4	; 0x04
    1f00:	1b 81       	ldd	r17, Y+3	; 0x03
    1f02:	aa 81       	ldd	r26, Y+2	; 0x02
    1f04:	b9 81       	ldd	r27, Y+1	; 0x01
    1f06:	ce 0f       	add	r28, r30
    1f08:	d1 1d       	adc	r29, r1
    1f0a:	0f b6       	in	r0, 0x3f	; 63
    1f0c:	f8 94       	cli
    1f0e:	de bf       	out	0x3e, r29	; 62
    1f10:	0f be       	out	0x3f, r0	; 63
    1f12:	cd bf       	out	0x3d, r28	; 61
    1f14:	ed 01       	movw	r28, r26
    1f16:	08 95       	ret

00001f18 <_exit>:
    1f18:	f8 94       	cli

00001f1a <__stop_program>:
    1f1a:	ff cf       	rjmp	.-2      	; 0x1f1a <__stop_program>
