# DRAM timing waveform

# Author

**Dongwhee Kim** 

- [```Google Scholar```](https://scholar.google.com/citations?user=8xzqA8YAAAAJ&hl=ko&oi=ao)
- [```ORCiD```](https://orcid.org/0009-0007-1673-1931?fbclid=PAAabkpwNHesKweJ6F2eGZDnFa2sch2211hf6ZY825YKuli5V7lcN7VIfT0CA)
- [```LinkedIn```](https://www.linkedin.com/in/dongwhee-kim-5753a8290)

# Objective
- Understand the DRAM timing parameter basics
- Understand the bandwidth difference depending on the row hit/miss in a bank under the **Open page policy**

# Overview
![DRAM timing waveform](https://github.com/scalable-arch/DRAM-exercise/blob/main/02_Application/01_DRAM%20timing%20waveform/DRAM%20timing%20waveform.png)

# To do
- Create the DRAM timing waveform based on the given conditions (tCCD, tRAS ...)
- Ensure it aligns with the DRAM timing parameter specifications

# Getting Started
- The details are elaborated in **DRAM Timing waveform.pptx**

# Waveform editor
- [```WaveDrom Editor```](https://wavedrom.com/editor.html)

# Answer
- **Solution code**
- Copy this code into the WaveDrom Editor

# Hint
- **AL** is an 'Additive-Latency' and **RL = AL + CL**
- Taking into account the definition of timing parameters
