0.7
2020.2
Nov  8 2024
22:36:57
C:/Users/Nicolas Jankovsky/Documents/CytoMEMS/FPGA_Simulation/CMOD_A7_35T/FPGA_Sound_Analysis/a7_anlog_dig_mic_2/a7_anlog_dig_mic_2.sim/sim_1/behav/xsim/glbl.v,1724786425,verilog,,,,glbl,,,,,,,,
C:/Users/Nicolas Jankovsky/Documents/CytoMEMS/FPGA_Simulation/CMOD_A7_35T/FPGA_Sound_Analysis/a7_anlog_dig_mic_2/a7_anlog_dig_mic_2.srcs/sim_1/new/mic_to_led_pc_tb.v,1748430648,verilog,,,,mic_to_led_pc_tb,,,,,,,,
C:/Users/Nicolas Jankovsky/Documents/CytoMEMS/FPGA_Simulation/CMOD_A7_35T/FPGA_Sound_Analysis/a7_anlog_dig_mic_2/a7_anlog_dig_mic_2.srcs/sim_1/new/xadc_wiz_0_stub.v,1748430303,verilog,,C:/Users/Nicolas Jankovsky/Documents/CytoMEMS/FPGA_Simulation/CMOD_A7_35T/FPGA_Sound_Analysis/a7_anlog_dig_mic_2/a7_anlog_dig_mic_2.srcs/sim_1/new/mic_to_led_pc_tb.v,,xadc_wiz_0,,,,,,,,
C:/Users/Nicolas Jankovsky/Documents/CytoMEMS/FPGA_Simulation/CMOD_A7_35T/FPGA_Sound_Analysis/a7_anlog_dig_mic_2/a7_anlog_dig_mic_2.srcs/sources_1/imports/a7_anlog_mic_1/adc_to_uart.v,1748429474,verilog,,C:/Users/Nicolas Jankovsky/Documents/CytoMEMS/FPGA_Simulation/CMOD_A7_35T/FPGA_Sound_Analysis/a7_anlog_dig_mic_2/a7_anlog_dig_mic_2.srcs/sources_1/new/bram_fifo.v,,data_to_uart,,,,,,,,
C:/Users/Nicolas Jankovsky/Documents/CytoMEMS/FPGA_Simulation/CMOD_A7_35T/FPGA_Sound_Analysis/a7_anlog_dig_mic_2/a7_anlog_dig_mic_2.srcs/sources_1/imports/a7_anlog_mic_1/mic_to_led.v,1747727924,verilog,,C:/Users/Nicolas Jankovsky/Documents/CytoMEMS/FPGA_Simulation/CMOD_A7_35T/FPGA_Sound_Analysis/a7_anlog_dig_mic_2/a7_anlog_dig_mic_2.srcs/sources_1/imports/a7_anlog_mic_1/mic_to_led_pc.v,,mic_to_led,,,,,,,,
C:/Users/Nicolas Jankovsky/Documents/CytoMEMS/FPGA_Simulation/CMOD_A7_35T/FPGA_Sound_Analysis/a7_anlog_dig_mic_2/a7_anlog_dig_mic_2.srcs/sources_1/imports/a7_anlog_mic_1/mic_to_led_pc.v,1748430256,verilog,,C:/Users/Nicolas Jankovsky/Documents/CytoMEMS/FPGA_Simulation/CMOD_A7_35T/FPGA_Sound_Analysis/a7_anlog_dig_mic_2/a7_anlog_dig_mic_2.srcs/sources_1/imports/a7_anlog_mic_1/uart.v,,mic_to_led_pc,,,,,,,,
C:/Users/Nicolas Jankovsky/Documents/CytoMEMS/FPGA_Simulation/CMOD_A7_35T/FPGA_Sound_Analysis/a7_anlog_dig_mic_2/a7_anlog_dig_mic_2.srcs/sources_1/imports/a7_anlog_mic_1/uart.v,1748429899,verilog,,C:/Users/Nicolas Jankovsky/Documents/CytoMEMS/FPGA_Simulation/CMOD_A7_35T/FPGA_Sound_Analysis/a7_anlog_dig_mic_2/a7_anlog_dig_mic_2.srcs/sim_1/new/xadc_wiz_0_stub.v,,uart,,,,,,,,
C:/Users/Nicolas Jankovsky/Documents/CytoMEMS/FPGA_Simulation/CMOD_A7_35T/FPGA_Sound_Analysis/a7_anlog_dig_mic_2/a7_anlog_dig_mic_2.srcs/sources_1/new/bram_fifo.v,1748424830,verilog,,C:/Users/Nicolas Jankovsky/Documents/CytoMEMS/FPGA_Simulation/CMOD_A7_35T/FPGA_Sound_Analysis/a7_anlog_dig_mic_2/a7_anlog_dig_mic_2.srcs/sources_1/imports/a7_anlog_mic_1/mic_to_led.v,,bram_fifo,,,,,,,,
