// Seed: 2456208752
module module_0 #(
    parameter id_1 = 32'd63,
    parameter id_3 = 32'd55
);
  wire  _id_1;
  logic id_2;
  localparam id_3 = 1;
  always_comb @(negedge -1) $clog2(id_3);
  ;
  reg id_4;
  for (id_5 = 1; id_2; id_4 = -1) begin : LABEL_0
    wire id_6;
  end
  parameter id_7 = 1;
  assign id_5 = -1;
endmodule
module module_1 #(
    parameter id_1  = 32'd4,
    parameter id_10 = 32'd54,
    parameter id_19 = 32'd43,
    parameter id_9  = 32'd98
) (
    output tri id_0,
    input supply0 _id_1
    , id_16,
    output tri0 id_2,
    input supply1 id_3,
    input uwire id_4,
    input wand id_5,
    output tri1 id_6,
    input supply0 id_7,
    output tri0 id_8,
    input tri _id_9,
    input tri1 _id_10,
    output tri1 id_11,
    output tri1 id_12,
    input wire id_13,
    output tri1 id_14
);
  wire [id_9 : id_10] id_17;
  module_0 modCall_1 ();
  wire id_18;
  assign id_12 = -1;
  assign id_14 = -1;
  logic [1 : id_1] _id_19;
  ;
  wire id_20;
  assign id_6 = 1'b0;
  wire [-1 : id_19] id_21;
  assign id_20 = id_19;
  wire id_22;
endmodule
