{
  "name": "core_arch::x86::avx512bw::_mm512_avg_epu8",
  "safe": false,
  "callees": {
    "core_arch::x86::__m512i::as_u8x64": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {
        "core_arch::simd::u8x64": "Constructor"
      }
    },
    "intrinsics::simd::simd_cast": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Numerically casts a vector, elementwise.\n\n `T` and `U` must be vectors of integers or floats, and must have the same length.\n\n When casting floats to integers, the result is truncated. Out-of-bounds result lead to UB.\n When casting integers to floats, the result is rounded.\n Otherwise, truncates or extends the value, maintaining the sign for signed integers.\n\n # Safety\n Casting from integer types is always safe.\n Casting between two float types is also always safe.\n\n Casting floats to integers truncates, following the same rules as `to_int_unchecked`.\n Specifically, each element must:\n * Not be `NaN`\n * Not be infinite\n * Be representable in the return type, after truncating off its fractional part\n",
      "adt": {}
    },
    "intrinsics::simd::simd_add": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Adds two simd vectors elementwise.\n\n `T` must be a vector of integers or floats.\n",
      "adt": {}
    },
    "core_arch::simd::u16x64::splat": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {
        "core_arch::simd::u16x64": "Constructor"
      }
    },
    "intrinsics::simd::simd_shr": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Shifts vector right elementwise, with UB on overflow.\n\n `T` must be a vector of integers.\n\n Shifts `lhs` right by `rhs`, shifting in sign bits for signed types.\n\n # Safety\n\n Each element of `rhs` must be less than `<int>::BITS`.\n",
      "adt": {}
    }
  },
  "adts": {
    "core_arch::x86::__m512i": [
      "Plain"
    ],
    "core_arch::simd::u8x64": [
      "Plain"
    ],
    "core_arch::simd::u16x64": [
      "Plain"
    ]
  },
  "path": {
    "type": "Local",
    "path": "core::core_arch::x86::avx512bw::_mm512_avg_epu8"
  },
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86/avx512bw.rs:6532:1: 6539:2",
  "src": "pub fn _mm512_avg_epu8(a: __m512i, b: __m512i) -> __m512i {\n    unsafe {\n        let a = simd_cast::<_, u16x64>(a.as_u8x64());\n        let b = simd_cast::<_, u16x64>(b.as_u8x64());\n        let r = simd_shr(simd_add(simd_add(a, b), u16x64::splat(1)), u16x64::splat(1));\n        transmute(simd_cast::<_, u8x64>(r))\n    }\n}",
  "mir": "fn core_arch::x86::avx512bw::_mm512_avg_epu8(_1: core_arch::x86::__m512i, _2: core_arch::x86::__m512i) -> core_arch::x86::__m512i {\n    let mut _0: core_arch::x86::__m512i;\n    let  _3: core_arch::simd::u16x64;\n    let mut _4: core_arch::simd::u8x64;\n    let  _5: core_arch::simd::u16x64;\n    let mut _6: core_arch::simd::u8x64;\n    let  _7: core_arch::simd::u16x64;\n    let mut _8: core_arch::simd::u16x64;\n    let mut _9: core_arch::simd::u16x64;\n    let mut _10: core_arch::simd::u16x64;\n    let mut _11: core_arch::simd::u16x64;\n    let mut _12: core_arch::simd::u8x64;\n    debug a => _1;\n    debug b => _2;\n    debug a => _3;\n    debug b => _5;\n    debug r => _7;\n    bb0: {\n        StorageLive(_4);\n        _4 = core_arch::x86::__m512i::as_u8x64(_1) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        _3 = intrinsics::simd::simd_cast::<core_arch::simd::u8x64, core_arch::simd::u16x64>(move _4) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        StorageDead(_4);\n        StorageLive(_6);\n        _6 = core_arch::x86::__m512i::as_u8x64(_2) -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        _5 = intrinsics::simd::simd_cast::<core_arch::simd::u8x64, core_arch::simd::u16x64>(move _6) -> [return: bb4, unwind unreachable];\n    }\n    bb4: {\n        StorageDead(_6);\n        StorageLive(_8);\n        StorageLive(_9);\n        _9 = intrinsics::simd::simd_add::<core_arch::simd::u16x64>(_3, _5) -> [return: bb5, unwind unreachable];\n    }\n    bb5: {\n        StorageLive(_10);\n        _10 = core_arch::simd::u16x64::splat(1_u16) -> [return: bb6, unwind unreachable];\n    }\n    bb6: {\n        _8 = intrinsics::simd::simd_add::<core_arch::simd::u16x64>(move _9, move _10) -> [return: bb7, unwind unreachable];\n    }\n    bb7: {\n        StorageDead(_10);\n        StorageDead(_9);\n        StorageLive(_11);\n        _11 = core_arch::simd::u16x64::splat(1_u16) -> [return: bb8, unwind unreachable];\n    }\n    bb8: {\n        _7 = intrinsics::simd::simd_shr::<core_arch::simd::u16x64>(move _8, move _11) -> [return: bb9, unwind unreachable];\n    }\n    bb9: {\n        StorageDead(_11);\n        StorageDead(_8);\n        StorageLive(_12);\n        _12 = intrinsics::simd::simd_cast::<core_arch::simd::u16x64, core_arch::simd::u8x64>(_7) -> [return: bb10, unwind unreachable];\n    }\n    bb10: {\n        _0 = move _12 as core_arch::x86::__m512i;\n        StorageDead(_12);\n        return;\n    }\n}\n",
  "doc": " Average packed unsigned 8-bit integers in a and b, and store the results in dst.\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm512_avg_epu8&expand=397)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}