--------------------------------------------------------------------------------
Release 10.1.03 Trace  (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE/bin/lin64/unwrapped/trce -ise
/afs/athena.mit.edu/user/a/d/adamy/Desktop/6.111/final_project/6111phone2/6111phone/ise/6111phone2.ise
-intstyle ise -v 3 -s 4 -xml labkit labkit.ncd -o labkit.twr labkit.pcf -ucf
/afs/athena.mit.edu/user/a/d/adamy/Desktop/6.111/final_project/6111phone2/labkit.ucf

Design file:              labkit.ncd
Physical constraint file: labkit.pcf
Device,package,speed:     xc2v6000,bf957,-4 (PRODUCTION 1.121 2008-07-25, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock ac97_bit_clock
-------------+------------+------------+--------------------+--------+
             |  Setup to  |  Hold to   |                    | Clock  |
Source       | clk (edge) | clk (edge) |Internal Clock(s)   | Phase  |
-------------+------------+------------+--------------------+--------+
ac97_sdata_in|   -2.001(F)|    2.273(F)|ac97_bit_clock_BUFGP|   0.000|
-------------+------------+------------+--------------------+--------+

Setup/Hold to clock clock_27mhz
------------+------------+------------+--------------------+--------+
            |  Setup to  |  Hold to   |                    | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s)   | Phase  |
------------+------------+------------+--------------------+--------+
button_down |    2.641(R)|   -0.692(R)|analyzer1_clock_OBUF|   0.000|
button_up   |    0.722(R)|    0.709(R)|analyzer1_clock_OBUF|   0.000|
user4<0>    |    0.874(R)|   -0.718(R)|analyzer1_clock_OBUF|   0.000|
user4<1>    |    2.241(R)|    0.445(R)|analyzer1_clock_OBUF|   0.000|
------------+------------+------------+--------------------+--------+

Clock ac97_bit_clock to Pad
------------------+------------+--------------------+--------+
                  | clk (edge) |                    | Clock  |
Destination       |   to PAD   |Internal Clock(s)   | Phase  |
------------------+------------+--------------------+--------+
ac97_sdata_out    |   14.156(R)|ac97_bit_clock_BUFGP|   0.000|
ac97_synch        |   13.743(R)|ac97_bit_clock_BUFGP|   0.000|
analyzer3_data<8> |   17.016(F)|ac97_bit_clock_BUFGP|   0.000|
analyzer3_data<9> |   16.422(F)|ac97_bit_clock_BUFGP|   0.000|
analyzer3_data<10>|   16.050(F)|ac97_bit_clock_BUFGP|   0.000|
analyzer3_data<11>|   16.386(F)|ac97_bit_clock_BUFGP|   0.000|
analyzer3_data<12>|   16.555(F)|ac97_bit_clock_BUFGP|   0.000|
analyzer3_data<13>|   16.653(F)|ac97_bit_clock_BUFGP|   0.000|
analyzer3_data<14>|   16.898(F)|ac97_bit_clock_BUFGP|   0.000|
analyzer3_data<15>|   17.502(F)|ac97_bit_clock_BUFGP|   0.000|
------------------+------------+--------------------+--------+

Clock clock_27mhz to Pad
------------------+------------+--------------------+--------+
                  | clk (edge) |                    | Clock  |
Destination       |   to PAD   |Internal Clock(s)   | Phase  |
------------------+------------+--------------------+--------+
analyzer1_data<0> |   19.167(R)|analyzer1_clock_OBUF|   0.000|
analyzer1_data<1> |   20.295(R)|analyzer1_clock_OBUF|   0.000|
analyzer1_data<2> |   19.552(R)|analyzer1_clock_OBUF|   0.000|
analyzer1_data<3> |   20.333(R)|analyzer1_clock_OBUF|   0.000|
analyzer1_data<4> |   19.869(R)|analyzer1_clock_OBUF|   0.000|
analyzer1_data<5> |   20.361(R)|analyzer1_clock_OBUF|   0.000|
analyzer1_data<6> |   20.623(R)|analyzer1_clock_OBUF|   0.000|
analyzer1_data<7> |   20.434(R)|analyzer1_clock_OBUF|   0.000|
analyzer1_data<8> |   14.027(R)|analyzer1_clock_OBUF|   0.000|
analyzer1_data<9> |   15.072(R)|analyzer1_clock_OBUF|   0.000|
analyzer1_data<10>|   15.806(R)|analyzer1_clock_OBUF|   0.000|
analyzer1_data<11>|   15.318(R)|analyzer1_clock_OBUF|   0.000|
analyzer1_data<12>|   11.892(R)|analyzer1_clock_OBUF|   0.000|
analyzer1_data<13>|   13.230(R)|analyzer1_clock_OBUF|   0.000|
analyzer1_data<14>|   13.548(R)|analyzer1_clock_OBUF|   0.000|
analyzer1_data<15>|   12.940(R)|analyzer1_clock_OBUF|   0.000|
analyzer3_clock   |   13.327(R)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<0> |   16.555(R)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<1> |   15.474(R)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<2> |   14.634(R)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<3> |   15.198(R)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<4> |   16.295(R)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<5> |   16.286(R)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<6> |   16.640(R)|analyzer1_clock_OBUF|   0.000|
analyzer3_data<7> |   16.366(R)|analyzer1_clock_OBUF|   0.000|
audio_reset_b     |   10.226(R)|analyzer1_clock_OBUF|   0.000|
disp_clock        |    9.926(R)|analyzer1_clock_OBUF|   0.000|
led<0>            |   11.941(R)|analyzer1_clock_OBUF|   0.000|
led<1>            |   11.968(R)|analyzer1_clock_OBUF|   0.000|
led<2>            |   11.411(R)|analyzer1_clock_OBUF|   0.000|
led<3>            |   11.781(R)|analyzer1_clock_OBUF|   0.000|
led<4>            |   10.961(R)|analyzer1_clock_OBUF|   0.000|
user1<0>          |   22.358(R)|analyzer1_clock_OBUF|   0.000|
user1<1>          |   14.109(R)|analyzer1_clock_OBUF|   0.000|
------------------+------------+--------------------+--------+

Clock to Setup on destination clock ac97_bit_clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ac97_bit_clock |   10.715|         |    6.786|    3.283|
clock_27mhz    |    4.340|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clock_27mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ac97_bit_clock |    3.173|    8.320|         |         |
clock_27mhz    |   10.219|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
clock_27mhz    |analyzer1_clock|   11.385|
---------------+---------------+---------+


Analysis completed Wed Dec  3 19:07:32 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 368 MB



