Info: Generated by version: 18.1.2 build 277
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\i2c.ip --block-symbol-file --output-directory=C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\i2c --family="Cyclone 10 GX" --part=10CX220YF780I5G
Info: i2c.i2c: log2_fifo_depth = 2
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\i2c.ip --synthesis=VERILOG --output-directory=C:\Developer\fpga\ArrowESC\Cyclone10GX_Demo\ip\mcu_subsystem\i2c --family="Cyclone 10 GX" --part=10CX220YF780I5G
Info: i2c.i2c: log2_fifo_depth = 2
Info: i2c: "Transforming system: i2c"
Info: i2c: "Naming system components in system: i2c"
Info: i2c: "Processing generation queue"
Info: i2c: "Generating: i2c"
Info: i2c: "Generating: altera_avalon_i2c"
Info: i2c: Done "i2c" with 2 modules, 12 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
