
============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0
pc: 0x0

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x0
Control Signals:
  ALU_src: 0
  reg_dest: 0
  ALU_op: 0
  shift: 0
  mem_read: 0
  mem_write: 0
  reg_write: 0
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 0
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  reg_write: 0
  mem_to_reg: 0

CYCLE 0
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0
pc: 0x0

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x0
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 0
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  reg_write: 0
  mem_to_reg: 0

CYCLE 1
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0
pc: 0x0

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x0
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  reg_write: 0
  mem_to_reg: 0

CYCLE 2
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0
pc: 0x0

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x0
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  reg_write: 1
  mem_to_reg: 0

CYCLE 3
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0
pc: 0x0

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x0
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  reg_write: 1
  mem_to_reg: 0

CYCLE 4
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0
pc: 0x0

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x0
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  reg_write: 1
  mem_to_reg: 0

CYCLE 5
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0
pc: 0x0

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x0
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  reg_write: 1
  mem_to_reg: 0

CYCLE 6
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0
pc: 0x0

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x0
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  reg_write: 1
  mem_to_reg: 0

CYCLE 7
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0
pc: 0x0

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x0
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  reg_write: 1
  mem_to_reg: 0

CYCLE 8
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0
pc: 0x0

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x0
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  reg_write: 1
  mem_to_reg: 0

CYCLE 9
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0
pc: 0x0

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x0
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  reg_write: 1
  mem_to_reg: 0

CYCLE 10
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0
pc: 0x0

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x0
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  reg_write: 1
  mem_to_reg: 0

CYCLE 11
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0
pc: 0x0

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x0
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  reg_write: 1
  mem_to_reg: 0

CYCLE 12
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0
pc: 0x0

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x0
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  reg_write: 1
  mem_to_reg: 0

CYCLE 13
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0
pc: 0x0

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x0
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  reg_write: 1
  mem_to_reg: 0

CYCLE 14
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0
pc: 0x0

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x0
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  reg_write: 1
  mem_to_reg: 0

CYCLE 15
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0
pc: 0x0

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x0
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  reg_write: 1
  mem_to_reg: 0

CYCLE 16
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0
pc: 0x0

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x0
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  reg_write: 1
  mem_to_reg: 0

CYCLE 17
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0
pc: 0x0

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x0
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  reg_write: 1
  mem_to_reg: 0

CYCLE 18
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0
pc: 0x0

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x0
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  reg_write: 1
  mem_to_reg: 0

CYCLE 19
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0
pc: 0x0

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x0
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  reg_write: 1
  mem_to_reg: 0

CYCLE 20
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0
pc: 0x0

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x0
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  reg_write: 1
  mem_to_reg: 0

CYCLE 21
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0
pc: 0x0

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x0
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  reg_write: 1
  mem_to_reg: 0

CYCLE 22
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0
pc: 0x0

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x0
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  reg_write: 1
  mem_to_reg: 0

CYCLE 23
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0
pc: 0x0

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x0
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  reg_write: 1
  mem_to_reg: 0

CYCLE 24
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0
pc: 0x0

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x0
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  reg_write: 1
  mem_to_reg: 0

CYCLE 25
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0
pc: 0x0

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x0
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  reg_write: 1
  mem_to_reg: 0

CYCLE 26
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0
pc: 0x0

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x0
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  reg_write: 1
  mem_to_reg: 0

CYCLE 27
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0
pc: 0x0

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x0
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  reg_write: 1
  mem_to_reg: 0

CYCLE 28
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0
pc: 0x0

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x0
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  reg_write: 1
  mem_to_reg: 0

CYCLE 29
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0
pc: 0x0

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x0
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  reg_write: 1
  mem_to_reg: 0

CYCLE 30
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0
pc: 0x0

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x0
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  reg_write: 1
  mem_to_reg: 0

CYCLE 31
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0
pc: 0x0

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x0
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  reg_write: 1
  mem_to_reg: 0

CYCLE 32
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0
pc: 0x0

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x0
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  reg_write: 1
  mem_to_reg: 0

CYCLE 33
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0
pc: 0x0

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x0
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  reg_write: 1
  mem_to_reg: 0

CYCLE 34
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0
pc: 0x0

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x0
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  reg_write: 1
  mem_to_reg: 0

CYCLE 35
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0
pc: 0x0

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x0
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  reg_write: 1
  mem_to_reg: 0

CYCLE 36
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0
pc: 0x0

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x0
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  reg_write: 1
  mem_to_reg: 0

CYCLE 37
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0
pc: 0x0

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x0
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  reg_write: 1
  mem_to_reg: 0

CYCLE 38
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0
pc: 0x0

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x0
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  reg_write: 1
  mem_to_reg: 0

CYCLE 39
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0
pc: 0x0

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x0
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  reg_write: 1
  mem_to_reg: 0

CYCLE 40
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0
pc: 0x0

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x0
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  reg_write: 1
  mem_to_reg: 0

CYCLE 41
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0
pc: 0x0

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x0
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  reg_write: 1
  mem_to_reg: 0

CYCLE 42
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0
pc: 0x0

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x0
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  reg_write: 1
  mem_to_reg: 0

CYCLE 43
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0
pc: 0x0

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x0
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  reg_write: 1
  mem_to_reg: 0

CYCLE 44
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0
pc: 0x0

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x0
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  reg_write: 1
  mem_to_reg: 0

CYCLE 45
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0
pc: 0x0

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x0
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  reg_write: 1
  mem_to_reg: 0

CYCLE 46
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0
pc: 0x0

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x0
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  reg_write: 1
  mem_to_reg: 0

CYCLE 47
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0
pc: 0x0

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x0
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  reg_write: 1
  mem_to_reg: 0

CYCLE 48
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0
pc: 0x0

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x0
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  reg_write: 1
  mem_to_reg: 0

CYCLE 49
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0
pc: 0x0

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x0
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  reg_write: 1
  mem_to_reg: 0

CYCLE 50
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0
pc: 0x0

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x0
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  reg_write: 1
  mem_to_reg: 0

CYCLE 51
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0
pc: 0x0

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x0
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  reg_write: 1
  mem_to_reg: 0

CYCLE 52
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0
pc: 0x0

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x0
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  reg_write: 1
  mem_to_reg: 0

CYCLE 53
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0
pc: 0x0

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x0
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  reg_write: 1
  mem_to_reg: 0

CYCLE 54
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0
pc: 0x0

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x0
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  reg_write: 1
  mem_to_reg: 0

CYCLE 55
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0
pc: 0x0

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x0
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  reg_write: 1
  mem_to_reg: 0

CYCLE 56
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0
pc: 0x0

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x0
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  reg_write: 1
  mem_to_reg: 0

CYCLE 57
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0
pc: 0x0

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x0
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  reg_write: 1
  mem_to_reg: 0

CYCLE 58
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0
pc: 0x0

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x0
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  reg_write: 1
  mem_to_reg: 0

CYCLE 59
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0
pc: 0x0

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x0
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  reg_write: 1
  mem_to_reg: 0

CYCLE 60
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x20210001
pc: 0x0

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x0
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  reg_write: 1
  mem_to_reg: 0

CYCLE 61
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x20a50005
pc: 0x4

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 8
rs: 1
rt: 1
rd: 0
shamt: 0
funct: 1
imm: 0x1
pc: 0x0
Control Signals:
  ALU_src: 1
  reg_dest: 0
  ALU_op: 3
  shift: 0
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  reg_write: 1
  mem_to_reg: 0

CYCLE 62
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x10a50008
pc: 0x8

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 8
rs: 5
rt: 5
rd: 0
shamt: 0
funct: 5
imm: 0x5
pc: 0x4
Control Signals:
  ALU_src: 1
  reg_dest: 0
  ALU_op: 3
  shift: 0
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x1
write_data: 0x0
write_reg: 1
pc: 0x0
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  reg_write: 1
  mem_to_reg: 0

CYCLE 63
R[0]: 0
R[1]: 0
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0
pc: 0xc

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 4
rs: 5
rt: 5
rd: 0
shamt: 0
funct: 8
imm: 0x8
pc: 0x8
Control Signals:
  ALU_src: 0
  reg_dest: 0
  ALU_op: 1
  shift: 0
  mem_read: 0
  mem_write: 0
  reg_write: 0
  mem_to_reg: 0
Branch/Jump Control:
  branch: 1
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x2c
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x5
write_data: 0x0
write_reg: 5
pc: 0x4
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x1
write_reg: 1
pc: 0x0
Control Signals:
  reg_write: 1
  mem_to_reg: 0

CYCLE 64
R[0]: 0
R[1]: 1
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 0
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0
pc: 0x0

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x0
Control Signals:
  ALU_src: 0
  reg_dest: 0
  ALU_op: 0
  shift: 0
  mem_read: 0
  mem_write: 0
  reg_write: 0
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x5
write_reg: 5
pc: 0x8
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 0
  mem_to_reg: 0
Branch Results:
  branch_taken: 1
  branch_target: 0x2c
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x5
write_reg: 5
pc: 0x4
Control Signals:
  reg_write: 1
  mem_to_reg: 0

CYCLE 65
R[0]: 0
R[1]: 1
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 5
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x20420002
pc: 0x2c

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x0
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 0
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 5
pc: 0x8
Control Signals:
  reg_write: 0
  mem_to_reg: 0

CYCLE 66
R[0]: 0
R[1]: 1
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 5
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x20420002
pc: 0x30

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 8
rs: 2
rt: 2
rd: 0
shamt: 0
funct: 2
imm: 0x2
pc: 0x2c
Control Signals:
  ALU_src: 1
  reg_dest: 0
  ALU_op: 3
  shift: 0
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  reg_write: 0
  mem_to_reg: 0

CYCLE 67
R[0]: 0
R[1]: 1
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 5
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x20420002
pc: 0x34

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 8
rs: 2
rt: 2
rd: 0
shamt: 0
funct: 2
imm: 0x2
pc: 0x30
Control Signals:
  ALU_src: 1
  reg_dest: 0
  ALU_op: 3
  shift: 0
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x2
write_data: 0x0
write_reg: 2
pc: 0x2c
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  reg_write: 1
  mem_to_reg: 0

CYCLE 68
R[0]: 0
R[1]: 1
R[2]: 0
R[3]: 0
R[4]: 0
R[5]: 5
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x14450004
pc: 0x38

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 8
rs: 2
rt: 2
rd: 0
shamt: 0
funct: 2
imm: 0x2
pc: 0x34
Control Signals:
  ALU_src: 1
  reg_dest: 0
  ALU_op: 3
  shift: 0
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x4
write_data: 0x2
write_reg: 2
pc: 0x30
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x2
write_reg: 2
pc: 0x2c
Control Signals:
  reg_write: 1
  mem_to_reg: 0

CYCLE 69
R[0]: 0
R[1]: 1
R[2]: 2
R[3]: 0
R[4]: 0
R[5]: 5
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0
pc: 0x3c

----- ID/EX Register -----
read_data_1: 0x2
read_data_2: 0x5
opcode: 5
rs: 2
rt: 5
rd: 0
shamt: 0
funct: 4
imm: 0x4
pc: 0x38
Control Signals:
  ALU_src: 0
  reg_dest: 0
  ALU_op: 1
  shift: 0
  mem_read: 0
  mem_write: 0
  reg_write: 0
  mem_to_reg: 0
Branch/Jump Control:
  branch: 1
  bne: 1
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x4c
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x6
write_data: 0x4
write_reg: 2
pc: 0x34
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x4
write_reg: 2
pc: 0x30
Control Signals:
  reg_write: 1
  mem_to_reg: 0

CYCLE 70
R[0]: 0
R[1]: 1
R[2]: 4
R[3]: 0
R[4]: 0
R[5]: 5
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0
pc: 0x0

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x0
Control Signals:
  ALU_src: 0
  reg_dest: 0
  ALU_op: 0
  shift: 0
  mem_read: 0
  mem_write: 0
  reg_write: 0
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x1
write_data: 0x5
write_reg: 5
pc: 0x38
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 0
  mem_to_reg: 0
Branch Results:
  branch_taken: 1
  branch_target: 0x4c
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x6
write_reg: 2
pc: 0x34
Control Signals:
  reg_write: 1
  mem_to_reg: 0

CYCLE 71
R[0]: 0
R[1]: 1
R[2]: 6
R[3]: 0
R[4]: 0
R[5]: 5
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0
pc: 0x0

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x0
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 0
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x1
write_reg: 5
pc: 0x38
Control Signals:
  reg_write: 0
  mem_to_reg: 0

CYCLE 72
R[0]: 0
R[1]: 1
R[2]: 6
R[3]: 0
R[4]: 0
R[5]: 5
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0
pc: 0x0

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x0
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  reg_write: 0
  mem_to_reg: 0

CYCLE 73
R[0]: 0
R[1]: 1
R[2]: 6
R[3]: 0
R[4]: 0
R[5]: 5
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0
pc: 0x0

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x0
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  reg_write: 1
  mem_to_reg: 0

CYCLE 74
R[0]: 0
R[1]: 1
R[2]: 6
R[3]: 0
R[4]: 0
R[5]: 5
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0
pc: 0x0

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x0
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  reg_write: 1
  mem_to_reg: 0

CYCLE 75
R[0]: 0
R[1]: 1
R[2]: 6
R[3]: 0
R[4]: 0
R[5]: 5
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0
pc: 0x0

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x0
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  reg_write: 1
  mem_to_reg: 0

CYCLE 76
R[0]: 0
R[1]: 1
R[2]: 6
R[3]: 0
R[4]: 0
R[5]: 5
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0
pc: 0x0

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x0
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  reg_write: 1
  mem_to_reg: 0

CYCLE 77
R[0]: 0
R[1]: 1
R[2]: 6
R[3]: 0
R[4]: 0
R[5]: 5
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0
pc: 0x0

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x0
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  reg_write: 1
  mem_to_reg: 0

CYCLE 78
R[0]: 0
R[1]: 1
R[2]: 6
R[3]: 0
R[4]: 0
R[5]: 5
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0
pc: 0x0

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x0
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  reg_write: 1
  mem_to_reg: 0

CYCLE 79
R[0]: 0
R[1]: 1
R[2]: 6
R[3]: 0
R[4]: 0
R[5]: 5
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0
pc: 0x0

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x0
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  reg_write: 1
  mem_to_reg: 0

CYCLE 80
R[0]: 0
R[1]: 1
R[2]: 6
R[3]: 0
R[4]: 0
R[5]: 5
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0
pc: 0x0

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x0
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  reg_write: 1
  mem_to_reg: 0

CYCLE 81
R[0]: 0
R[1]: 1
R[2]: 6
R[3]: 0
R[4]: 0
R[5]: 5
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0
pc: 0x0

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x0
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  reg_write: 1
  mem_to_reg: 0

CYCLE 82
R[0]: 0
R[1]: 1
R[2]: 6
R[3]: 0
R[4]: 0
R[5]: 5
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0
pc: 0x0

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x0
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  reg_write: 1
  mem_to_reg: 0

CYCLE 83
R[0]: 0
R[1]: 1
R[2]: 6
R[3]: 0
R[4]: 0
R[5]: 5
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0
pc: 0x0

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x0
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  reg_write: 1
  mem_to_reg: 0

CYCLE 84
R[0]: 0
R[1]: 1
R[2]: 6
R[3]: 0
R[4]: 0
R[5]: 5
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0
pc: 0x0

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x0
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  reg_write: 1
  mem_to_reg: 0

CYCLE 85
R[0]: 0
R[1]: 1
R[2]: 6
R[3]: 0
R[4]: 0
R[5]: 5
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0
pc: 0x0

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x0
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  reg_write: 1
  mem_to_reg: 0

CYCLE 86
R[0]: 0
R[1]: 1
R[2]: 6
R[3]: 0
R[4]: 0
R[5]: 5
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0
pc: 0x0

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x0
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  reg_write: 1
  mem_to_reg: 0

CYCLE 87
R[0]: 0
R[1]: 1
R[2]: 6
R[3]: 0
R[4]: 0
R[5]: 5
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0
pc: 0x0

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x0
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  reg_write: 1
  mem_to_reg: 0

CYCLE 88
R[0]: 0
R[1]: 1
R[2]: 6
R[3]: 0
R[4]: 0
R[5]: 5
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0
pc: 0x0

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x0
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  reg_write: 1
  mem_to_reg: 0

CYCLE 89
R[0]: 0
R[1]: 1
R[2]: 6
R[3]: 0
R[4]: 0
R[5]: 5
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0
pc: 0x0

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x0
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  reg_write: 1
  mem_to_reg: 0

CYCLE 90
R[0]: 0
R[1]: 1
R[2]: 6
R[3]: 0
R[4]: 0
R[5]: 5
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0
pc: 0x0

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x0
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  reg_write: 1
  mem_to_reg: 0

CYCLE 91
R[0]: 0
R[1]: 1
R[2]: 6
R[3]: 0
R[4]: 0
R[5]: 5
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0
pc: 0x0

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x0
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  reg_write: 1
  mem_to_reg: 0

CYCLE 92
R[0]: 0
R[1]: 1
R[2]: 6
R[3]: 0
R[4]: 0
R[5]: 5
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0
pc: 0x0

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x0
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  reg_write: 1
  mem_to_reg: 0

CYCLE 93
R[0]: 0
R[1]: 1
R[2]: 6
R[3]: 0
R[4]: 0
R[5]: 5
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0
pc: 0x0

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x0
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  reg_write: 1
  mem_to_reg: 0

CYCLE 94
R[0]: 0
R[1]: 1
R[2]: 6
R[3]: 0
R[4]: 0
R[5]: 5
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0
pc: 0x0

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x0
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  reg_write: 1
  mem_to_reg: 0

CYCLE 95
R[0]: 0
R[1]: 1
R[2]: 6
R[3]: 0
R[4]: 0
R[5]: 5
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0
pc: 0x0

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x0
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  reg_write: 1
  mem_to_reg: 0

CYCLE 96
R[0]: 0
R[1]: 1
R[2]: 6
R[3]: 0
R[4]: 0
R[5]: 5
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0
pc: 0x0

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x0
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  reg_write: 1
  mem_to_reg: 0

CYCLE 97
R[0]: 0
R[1]: 1
R[2]: 6
R[3]: 0
R[4]: 0
R[5]: 5
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0
pc: 0x0

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x0
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  reg_write: 1
  mem_to_reg: 0

CYCLE 98
R[0]: 0
R[1]: 1
R[2]: 6
R[3]: 0
R[4]: 0
R[5]: 5
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0
pc: 0x0

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x0
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  reg_write: 1
  mem_to_reg: 0

CYCLE 99
R[0]: 0
R[1]: 1
R[2]: 6
R[3]: 0
R[4]: 0
R[5]: 5
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0
pc: 0x0

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x0
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  reg_write: 1
  mem_to_reg: 0

CYCLE 100
R[0]: 0
R[1]: 1
R[2]: 6
R[3]: 0
R[4]: 0
R[5]: 5
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0
pc: 0x0

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x0
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  reg_write: 1
  mem_to_reg: 0

CYCLE 101
R[0]: 0
R[1]: 1
R[2]: 6
R[3]: 0
R[4]: 0
R[5]: 5
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0
pc: 0x0

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x0
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  reg_write: 1
  mem_to_reg: 0

CYCLE 102
R[0]: 0
R[1]: 1
R[2]: 6
R[3]: 0
R[4]: 0
R[5]: 5
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0
pc: 0x0

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x0
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  reg_write: 1
  mem_to_reg: 0

CYCLE 103
R[0]: 0
R[1]: 1
R[2]: 6
R[3]: 0
R[4]: 0
R[5]: 5
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0
pc: 0x0

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x0
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  reg_write: 1
  mem_to_reg: 0

CYCLE 104
R[0]: 0
R[1]: 1
R[2]: 6
R[3]: 0
R[4]: 0
R[5]: 5
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0
pc: 0x0

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x0
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  reg_write: 1
  mem_to_reg: 0

CYCLE 105
R[0]: 0
R[1]: 1
R[2]: 6
R[3]: 0
R[4]: 0
R[5]: 5
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0
pc: 0x0

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x0
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  reg_write: 1
  mem_to_reg: 0

CYCLE 106
R[0]: 0
R[1]: 1
R[2]: 6
R[3]: 0
R[4]: 0
R[5]: 5
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0
pc: 0x0

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x0
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  reg_write: 1
  mem_to_reg: 0

CYCLE 107
R[0]: 0
R[1]: 1
R[2]: 6
R[3]: 0
R[4]: 0
R[5]: 5
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0
pc: 0x0

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x0
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  reg_write: 1
  mem_to_reg: 0

CYCLE 108
R[0]: 0
R[1]: 1
R[2]: 6
R[3]: 0
R[4]: 0
R[5]: 5
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0
pc: 0x0

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x0
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  reg_write: 1
  mem_to_reg: 0

CYCLE 109
R[0]: 0
R[1]: 1
R[2]: 6
R[3]: 0
R[4]: 0
R[5]: 5
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0
pc: 0x0

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x0
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  reg_write: 1
  mem_to_reg: 0

CYCLE 110
R[0]: 0
R[1]: 1
R[2]: 6
R[3]: 0
R[4]: 0
R[5]: 5
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0
pc: 0x0

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x0
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  reg_write: 1
  mem_to_reg: 0

CYCLE 111
R[0]: 0
R[1]: 1
R[2]: 6
R[3]: 0
R[4]: 0
R[5]: 5
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0
pc: 0x0

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x0
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  reg_write: 1
  mem_to_reg: 0

CYCLE 112
R[0]: 0
R[1]: 1
R[2]: 6
R[3]: 0
R[4]: 0
R[5]: 5
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0
pc: 0x0

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x0
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  reg_write: 1
  mem_to_reg: 0

CYCLE 113
R[0]: 0
R[1]: 1
R[2]: 6
R[3]: 0
R[4]: 0
R[5]: 5
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0
pc: 0x0

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x0
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  reg_write: 1
  mem_to_reg: 0

CYCLE 114
R[0]: 0
R[1]: 1
R[2]: 6
R[3]: 0
R[4]: 0
R[5]: 5
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0
pc: 0x0

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x0
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  reg_write: 1
  mem_to_reg: 0

CYCLE 115
R[0]: 0
R[1]: 1
R[2]: 6
R[3]: 0
R[4]: 0
R[5]: 5
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0
pc: 0x0

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x0
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  reg_write: 1
  mem_to_reg: 0

CYCLE 116
R[0]: 0
R[1]: 1
R[2]: 6
R[3]: 0
R[4]: 0
R[5]: 5
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0
pc: 0x0

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x0
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  reg_write: 1
  mem_to_reg: 0

CYCLE 117
R[0]: 0
R[1]: 1
R[2]: 6
R[3]: 0
R[4]: 0
R[5]: 5
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0
pc: 0x0

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x0
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  reg_write: 1
  mem_to_reg: 0

CYCLE 118
R[0]: 0
R[1]: 1
R[2]: 6
R[3]: 0
R[4]: 0
R[5]: 5
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0
pc: 0x0

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x0
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  reg_write: 1
  mem_to_reg: 0

CYCLE 119
R[0]: 0
R[1]: 1
R[2]: 6
R[3]: 0
R[4]: 0
R[5]: 5
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0
pc: 0x0

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x0
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  reg_write: 1
  mem_to_reg: 0

CYCLE 120
R[0]: 0
R[1]: 1
R[2]: 6
R[3]: 0
R[4]: 0
R[5]: 5
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0
pc: 0x0

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x0
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  reg_write: 1
  mem_to_reg: 0

CYCLE 121
R[0]: 0
R[1]: 1
R[2]: 6
R[3]: 0
R[4]: 0
R[5]: 5
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0
pc: 0x0

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x0
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  reg_write: 1
  mem_to_reg: 0

CYCLE 122
R[0]: 0
R[1]: 1
R[2]: 6
R[3]: 0
R[4]: 0
R[5]: 5
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0
pc: 0x0

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x0
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  reg_write: 1
  mem_to_reg: 0

CYCLE 123
R[0]: 0
R[1]: 1
R[2]: 6
R[3]: 0
R[4]: 0
R[5]: 5
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0
pc: 0x0

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x0
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  reg_write: 1
  mem_to_reg: 0

CYCLE 124
R[0]: 0
R[1]: 1
R[2]: 6
R[3]: 0
R[4]: 0
R[5]: 5
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0
pc: 0x0

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x0
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  reg_write: 1
  mem_to_reg: 0

CYCLE 125
R[0]: 0
R[1]: 1
R[2]: 6
R[3]: 0
R[4]: 0
R[5]: 5
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0
pc: 0x0

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x0
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  reg_write: 1
  mem_to_reg: 0

CYCLE 126
R[0]: 0
R[1]: 1
R[2]: 6
R[3]: 0
R[4]: 0
R[5]: 5
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0
pc: 0x0

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x0
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  reg_write: 1
  mem_to_reg: 0

CYCLE 127
R[0]: 0
R[1]: 1
R[2]: 6
R[3]: 0
R[4]: 0
R[5]: 5
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0
pc: 0x0

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x0
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  reg_write: 1
  mem_to_reg: 0

CYCLE 128
R[0]: 0
R[1]: 1
R[2]: 6
R[3]: 0
R[4]: 0
R[5]: 5
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0
pc: 0x0

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x0
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  reg_write: 1
  mem_to_reg: 0

CYCLE 129
R[0]: 0
R[1]: 1
R[2]: 6
R[3]: 0
R[4]: 0
R[5]: 5
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0
pc: 0x0

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x0
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  reg_write: 1
  mem_to_reg: 0

CYCLE 130
R[0]: 0
R[1]: 1
R[2]: 6
R[3]: 0
R[4]: 0
R[5]: 5
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0
pc: 0x0

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x0
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  reg_write: 1
  mem_to_reg: 0

CYCLE 131
R[0]: 0
R[1]: 1
R[2]: 6
R[3]: 0
R[4]: 0
R[5]: 5
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0
pc: 0x4c

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x0
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  reg_write: 1
  mem_to_reg: 0

CYCLE 132
R[0]: 0
R[1]: 1
R[2]: 6
R[3]: 0
R[4]: 0
R[5]: 5
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0
pc: 0x50

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x4c
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  reg_write: 1
  mem_to_reg: 0

CYCLE 133
R[0]: 0
R[1]: 1
R[2]: 6
R[3]: 0
R[4]: 0
R[5]: 5
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0
pc: 0x54

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x50
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
pc: 0x4c
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
pc: 0x0
Control Signals:
  reg_write: 1
  mem_to_reg: 0

CYCLE 134
R[0]: 0
R[1]: 1
R[2]: 6
R[3]: 0
R[4]: 0
R[5]: 5
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0
pc: 0x58

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x54
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
pc: 0x50
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
pc: 0x4c
Control Signals:
  reg_write: 1
  mem_to_reg: 0

CYCLE 135
R[0]: 0
R[1]: 1
R[2]: 6
R[3]: 0
R[4]: 0
R[5]: 5
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0
pc: 0x5c

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x58
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
pc: 0x54
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
pc: 0x50
Control Signals:
  reg_write: 1
  mem_to_reg: 0

CYCLE 136
R[0]: 0
R[1]: 1
R[2]: 6
R[3]: 0
R[4]: 0
R[5]: 5
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

============ PIPELINE REGISTERS STATE ============

----- IF/ID Register -----
instruction: 0x0
pc: 0x60

----- ID/EX Register -----
read_data_1: 0x0
read_data_2: 0x0
opcode: 0
rs: 0
rt: 0
rd: 0
shamt: 0
funct: 0
imm: 0x0
pc: 0x5c
Control Signals:
  ALU_src: 0
  reg_dest: 1
  ALU_op: 2
  shift: 1
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch/Jump Control:
  branch: 0
  bne: 0
  jump: 0
  jump_reg: 0
  link: 0
  branch_target: 0x0
  jump_target: 0x0

----- EX/MEM Register -----
alu_result: 0x0
write_data: 0x0
write_reg: 0
pc: 0x58
Control Signals:
  mem_read: 0
  mem_write: 0
  reg_write: 1
  mem_to_reg: 0
Branch Results:
  branch_taken: 0
  branch_target: 0x0
  jump: 0
  jump_target: 0x0

----- MEM/WB Register -----
read_data: 0x0
alu_result: 0x0
write_reg: 0
pc: 0x54
Control Signals:
  reg_write: 1
  mem_to_reg: 0

CYCLE 137
R[0]: 0
R[1]: 1
R[2]: 6
R[3]: 0
R[4]: 0
R[5]: 5
R[6]: 0
R[7]: 0
R[8]: 0
R[9]: 0
R[10]: 0
R[11]: 0
R[12]: 0
R[13]: 0
R[14]: 0
R[15]: 0
R[16]: 0
R[17]: 0
R[18]: 0
R[19]: 0
R[20]: 0
R[21]: 0
R[22]: 0
R[23]: 0
R[24]: 0
R[25]: 0
R[26]: 0
R[27]: 0
R[28]: 0
R[29]: 0
R[30]: 0
R[31]: 0

Completed execution in 69 nanoseconds.
