
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 1.12

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: uart_rx_inst.m_axis_tdata_reg[1]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: uart_rx_inst.m_axis_tdata_reg[1]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ uart_rx_inst.m_axis_tdata_reg[1]$_SDFFE_PP0P_/CK (DFF_X1)
     2    1.53    0.01    0.08    0.08 v uart_rx_inst.m_axis_tdata_reg[1]$_SDFFE_PP0P_/Q (DFF_X1)
                                         m_axis_tdata[1] (net)
                  0.01    0.00    0.08 v _0758_/A1 (NAND2_X1)
     1    1.65    0.01    0.01    0.09 ^ _0758_/ZN (NAND2_X1)
                                         _0205_ (net)
                  0.01    0.00    0.09 ^ _0760_/B1 (AOI21_X1)
     1    1.06    0.01    0.01    0.10 v _0760_/ZN (AOI21_X1)
                                         _0017_ (net)
                  0.01    0.00    0.10 v uart_rx_inst.m_axis_tdata_reg[1]$_SDFFE_PP0P_/D (DFF_X1)
                                  0.10   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ uart_rx_inst.m_axis_tdata_reg[1]$_SDFFE_PP0P_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.10   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: prescale[8] (input port clocked by core_clock)
Endpoint: uart_rx_inst.prescale_reg[17]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.40    0.40 v input external delay
     1    3.00    0.00    0.00    0.40 v prescale[8] (in)
                                         prescale[8] (net)
                  0.00    0.00    0.40 v _0793_/A (BUF_X4)
     4    8.44    0.01    0.02    0.42 v _0793_/Z (BUF_X4)
                                         _0230_ (net)
                  0.01    0.00    0.42 v _0840_/A3 (OR4_X4)
     5   11.42    0.02    0.11    0.53 v _0840_/ZN (OR4_X4)
                                         _0275_ (net)
                  0.02    0.00    0.53 v _0860_/A3 (OR3_X4)
     1    5.81    0.01    0.08    0.60 v _0860_/ZN (OR3_X4)
                                         _0293_ (net)
                  0.01    0.00    0.60 v _0861_/A (BUF_X8)
     9   20.55    0.01    0.03    0.63 v _0861_/Z (BUF_X8)
                                         _0294_ (net)
                  0.01    0.00    0.63 v _0881_/A2 (OR3_X4)
     1    4.42    0.01    0.07    0.70 v _0881_/ZN (OR3_X4)
                                         _0312_ (net)
                  0.01    0.00    0.70 v _0882_/B (XNOR2_X2)
     2    3.01    0.01    0.04    0.74 v _0882_/ZN (XNOR2_X2)
                                         _0313_ (net)
                  0.01    0.00    0.74 v _0893_/B2 (AOI221_X1)
     1    3.44    0.05    0.09    0.83 ^ _0893_/ZN (AOI221_X1)
                                         _0323_ (net)
                  0.05    0.00    0.83 ^ _0894_/A3 (NOR3_X2)
     1    1.06    0.01    0.01    0.84 v _0894_/ZN (NOR3_X2)
                                         _0034_ (net)
                  0.01    0.00    0.84 v uart_rx_inst.prescale_reg[17]$_SDFFE_PP0P_/D (DFF_X1)
                                  0.84   data arrival time

                  0.00    2.00    2.00   clock core_clock (rise edge)
                          0.00    2.00   clock network delay (ideal)
                          0.00    2.00   clock reconvergence pessimism
                                  2.00 ^ uart_rx_inst.prescale_reg[17]$_SDFFE_PP0P_/CK (DFF_X1)
                         -0.04    1.96   library setup time
                                  1.96   data required time
-----------------------------------------------------------------------------
                                  1.96   data required time
                                 -0.84   data arrival time
-----------------------------------------------------------------------------
                                  1.12   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: prescale[8] (input port clocked by core_clock)
Endpoint: uart_rx_inst.prescale_reg[17]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.40    0.40 v input external delay
     1    3.00    0.00    0.00    0.40 v prescale[8] (in)
                                         prescale[8] (net)
                  0.00    0.00    0.40 v _0793_/A (BUF_X4)
     4    8.44    0.01    0.02    0.42 v _0793_/Z (BUF_X4)
                                         _0230_ (net)
                  0.01    0.00    0.42 v _0840_/A3 (OR4_X4)
     5   11.42    0.02    0.11    0.53 v _0840_/ZN (OR4_X4)
                                         _0275_ (net)
                  0.02    0.00    0.53 v _0860_/A3 (OR3_X4)
     1    5.81    0.01    0.08    0.60 v _0860_/ZN (OR3_X4)
                                         _0293_ (net)
                  0.01    0.00    0.60 v _0861_/A (BUF_X8)
     9   20.55    0.01    0.03    0.63 v _0861_/Z (BUF_X8)
                                         _0294_ (net)
                  0.01    0.00    0.63 v _0881_/A2 (OR3_X4)
     1    4.42    0.01    0.07    0.70 v _0881_/ZN (OR3_X4)
                                         _0312_ (net)
                  0.01    0.00    0.70 v _0882_/B (XNOR2_X2)
     2    3.01    0.01    0.04    0.74 v _0882_/ZN (XNOR2_X2)
                                         _0313_ (net)
                  0.01    0.00    0.74 v _0893_/B2 (AOI221_X1)
     1    3.44    0.05    0.09    0.83 ^ _0893_/ZN (AOI221_X1)
                                         _0323_ (net)
                  0.05    0.00    0.83 ^ _0894_/A3 (NOR3_X2)
     1    1.06    0.01    0.01    0.84 v _0894_/ZN (NOR3_X2)
                                         _0034_ (net)
                  0.01    0.00    0.84 v uart_rx_inst.prescale_reg[17]$_SDFFE_PP0P_/D (DFF_X1)
                                  0.84   data arrival time

                  0.00    2.00    2.00   clock core_clock (rise edge)
                          0.00    2.00   clock network delay (ideal)
                          0.00    2.00   clock reconvergence pessimism
                                  2.00 ^ uart_rx_inst.prescale_reg[17]$_SDFFE_PP0P_/CK (DFF_X1)
                         -0.04    1.96   library setup time
                                  1.96   data required time
-----------------------------------------------------------------------------
                                  1.96   data required time
                                 -0.84   data arrival time
-----------------------------------------------------------------------------
                                  1.12   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.09e-04   7.44e-05   6.11e-06   5.89e-04  34.3%
Combinational          6.27e-04   4.87e-04   1.57e-05   1.13e-03  65.7%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.14e-03   5.62e-04   2.18e-05   1.72e-03 100.0%
                          66.1%      32.7%       1.3%
