<?xml version="1.0" encoding="utf-8"?>
<Messages>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 206.078 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1312" tag="" content="Analyzing design file &apos;/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Source Code Analysis and Preprocessing: CPU user time: 3.51 seconds. CPU system time: 0.52 seconds. Elapsed time: 3.26 seconds; current allocated memory: 207.981 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-777]" key="HLS 200-777" tag="" content="Using interface defaults for &apos;Vitis&apos; flow target." resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::axis&lt;ap_uint&lt;16&gt;, 0ul, 0ul, 0ul&gt;::get_user_ptr()&apos; into &apos;hls::stream&lt;hls::axis&lt;ap_uint&lt;16&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;::read()&apos; (/mnt/storage/gefeizuo/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:293:50)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::axis&lt;ap_uint&lt;16&gt;, 0ul, 0ul, 0ul&gt;::get_dest_ptr()&apos; into &apos;hls::stream&lt;hls::axis&lt;ap_uint&lt;16&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;::read()&apos; (/mnt/storage/gefeizuo/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:296:25)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::axis&lt;ap_uint&lt;16&gt;, 0ul, 0ul, 0ul&gt;::get_id_ptr()&apos; into &apos;hls::stream&lt;hls::axis&lt;ap_uint&lt;16&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;::read()&apos; (/mnt/storage/gefeizuo/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:295:67)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::axis&lt;ap_uint&lt;16&gt;, 0ul, 0ul, 0ul&gt;::get_user_ptr()&apos; into &apos;hls::stream&lt;hls::axis&lt;ap_uint&lt;16&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;::read()&apos; (/mnt/storage/gefeizuo/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:295:36)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::axis&lt;ap_uint&lt;16&gt;, 0ul, 0ul, 0ul&gt;::get_dest_ptr()&apos; into &apos;hls::stream&lt;hls::axis&lt;ap_uint&lt;16&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;::read()&apos; (/mnt/storage/gefeizuo/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:294:39)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::axis&lt;ap_uint&lt;16&gt;, 0ul, 0ul, 0ul&gt;::get_id_ptr()&apos; into &apos;hls::stream&lt;hls::axis&lt;ap_uint&lt;16&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;::read()&apos; (/mnt/storage/gefeizuo/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:294:23)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::axis&lt;ap_uint&lt;64&gt;, 0ul, 0ul, 0ul&gt;::get_user_ptr()&apos; into &apos;hls::stream&lt;hls::axis&lt;ap_uint&lt;64&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;::read()&apos; (/mnt/storage/gefeizuo/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:293:50)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::axis&lt;ap_uint&lt;64&gt;, 0ul, 0ul, 0ul&gt;::get_dest_ptr()&apos; into &apos;hls::stream&lt;hls::axis&lt;ap_uint&lt;64&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;::read()&apos; (/mnt/storage/gefeizuo/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:296:25)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::axis&lt;ap_uint&lt;64&gt;, 0ul, 0ul, 0ul&gt;::get_id_ptr()&apos; into &apos;hls::stream&lt;hls::axis&lt;ap_uint&lt;64&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;::read()&apos; (/mnt/storage/gefeizuo/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:295:67)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::axis&lt;ap_uint&lt;64&gt;, 0ul, 0ul, 0ul&gt;::get_user_ptr()&apos; into &apos;hls::stream&lt;hls::axis&lt;ap_uint&lt;64&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;::read()&apos; (/mnt/storage/gefeizuo/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:295:36)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::axis&lt;ap_uint&lt;64&gt;, 0ul, 0ul, 0ul&gt;::get_dest_ptr()&apos; into &apos;hls::stream&lt;hls::axis&lt;ap_uint&lt;64&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;::read()&apos; (/mnt/storage/gefeizuo/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:294:39)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::axis&lt;ap_uint&lt;64&gt;, 0ul, 0ul, 0ul&gt;::get_id_ptr()&apos; into &apos;hls::stream&lt;hls::axis&lt;ap_uint&lt;64&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;::read()&apos; (/mnt/storage/gefeizuo/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:294:23)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::axis&lt;ap_uint&lt;16&gt;, 0ul, 0ul, 0ul&gt;::get_user_ptr()&apos; into &apos;hls::stream&lt;hls::axis&lt;ap_uint&lt;16&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;::write(hls::axis&lt;ap_uint&lt;16&gt;, 0ul, 0ul, 0ul&gt; const&amp;)&apos; (/mnt/storage/gefeizuo/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:304:51)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::axis&lt;ap_uint&lt;16&gt;, 0ul, 0ul, 0ul&gt;::get_dest_ptr()&apos; into &apos;hls::stream&lt;hls::axis&lt;ap_uint&lt;16&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;::write(hls::axis&lt;ap_uint&lt;16&gt;, 0ul, 0ul, 0ul&gt; const&amp;)&apos; (/mnt/storage/gefeizuo/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:307:26)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::axis&lt;ap_uint&lt;16&gt;, 0ul, 0ul, 0ul&gt;::get_id_ptr()&apos; into &apos;hls::stream&lt;hls::axis&lt;ap_uint&lt;16&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;::write(hls::axis&lt;ap_uint&lt;16&gt;, 0ul, 0ul, 0ul&gt; const&amp;)&apos; (/mnt/storage/gefeizuo/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:68)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::axis&lt;ap_uint&lt;16&gt;, 0ul, 0ul, 0ul&gt;::get_user_ptr()&apos; into &apos;hls::stream&lt;hls::axis&lt;ap_uint&lt;16&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;::write(hls::axis&lt;ap_uint&lt;16&gt;, 0ul, 0ul, 0ul&gt; const&amp;)&apos; (/mnt/storage/gefeizuo/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:306:37)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::axis&lt;ap_uint&lt;16&gt;, 0ul, 0ul, 0ul&gt;::get_dest_ptr()&apos; into &apos;hls::stream&lt;hls::axis&lt;ap_uint&lt;16&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;::write(hls::axis&lt;ap_uint&lt;16&gt;, 0ul, 0ul, 0ul&gt; const&amp;)&apos; (/mnt/storage/gefeizuo/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:40)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::axis&lt;ap_uint&lt;16&gt;, 0ul, 0ul, 0ul&gt;::get_id_ptr()&apos; into &apos;hls::stream&lt;hls::axis&lt;ap_uint&lt;16&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;::write(hls::axis&lt;ap_uint&lt;16&gt;, 0ul, 0ul, 0ul&gt; const&amp;)&apos; (/mnt/storage/gefeizuo/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/ap_axi_sdata.h:305:24)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;hls::axis&lt;ap_uint&lt;16&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;::read()&apos; into &apos;coreConv&apos; (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:105:25)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;hls::axis&lt;ap_uint&lt;16&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;::write(hls::axis&lt;ap_uint&lt;16&gt;, 0ul, 0ul, 0ul&gt; const&amp;)&apos; into &apos;coreConv&apos; (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:240:12)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;mac(lane_data, lane_data)&apos; into &apos;coreConv&apos; (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:144:72)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;hls::axis&lt;ap_uint&lt;64&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;::read()&apos; into &apos;coreConv&apos; (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:127:30)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-131]" key="HLS 214-131" tag="" content="Inlining function &apos;hls::stream&lt;hls::axis&lt;ap_uint&lt;64&gt;, 0ul, 0ul, 0ul&gt;, 0&gt;::read()&apos; into &apos;coreConv&apos; (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:126:26)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_106_2&apos; (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:106:21) in function &apos;coreConv&apos; completely with a factor of 2 (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:106:21)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_112_3&apos; (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:112:21) in function &apos;coreConv&apos; completely with a factor of 2 (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:112:21)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_117_4&apos; (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:117:22) in function &apos;coreConv&apos; completely with a factor of 6 (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:117:22)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_117_4&apos; (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:117:22) in function &apos;coreConv&apos; completely with a factor of 6 (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:117:22)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_128_5&apos; (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:128:31) in function &apos;coreConv&apos; completely with a factor of 2 (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:128:31)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_130_6&apos; (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:130:20) in function &apos;coreConv&apos; completely with a factor of 4 (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:130:20)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_130_6&apos; (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:130:20) in function &apos;coreConv&apos; completely with a factor of 4 (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:130:20)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_141_7&apos; (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:141:31) in function &apos;coreConv&apos; completely with a factor of 2 (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:141:31)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_147_8&apos; (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:147:35) in function &apos;coreConv&apos; completely with a factor of 5 (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:147:35)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_53_1&apos; (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:53:22) in function &apos;coreConv&apos; completely with a factor of 4 (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:53:22)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_147_8&apos; (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:147:35) in function &apos;coreConv&apos; completely with a factor of 5 (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:147:35)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_53_1&apos; (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:53:22) in function &apos;coreConv&apos; completely with a factor of 4 (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:53:22)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_164_9&apos; (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:164:27) in function &apos;coreConv&apos; completely with a factor of 2 (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:164:27)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_168_10&apos; (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:168:32) in function &apos;coreConv&apos; completely with a factor of 6 (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:168:32)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_168_10&apos; (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:168:32) in function &apos;coreConv&apos; completely with a factor of 6 (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:168:32)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 214-186]" key="HLS 214-186" tag="" content="Unrolling loop &apos;VITIS_LOOP_236_11&apos; (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:236:22) in function &apos;coreConv&apos; completely with a factor of 2 (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:236:22)" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Compiling Optimization and Transform: CPU user time: 3.24 seconds. CPU system time: 0.4 seconds. Elapsed time: 3.63 seconds; current allocated memory: 209.556 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 209.559 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1467" tag="" content="Starting code transformations ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Standard Transforms: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 217.131 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1472" tag="" content="Checking synthesizability ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Checking Synthesizability: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 226.051 MB." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-510]" key="XFORM_AUTO_PIPELINE_STATUS_244" tag="" content="Pipelining loop &apos;VITIS_LOOP_101_1&apos; (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:88) in function &apos;coreConv&apos; automatically." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-401]" key="XFORM_IFCONV_STATUS_239" tag="" content="Performing if-conversion on hyperblock from (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:89:13) to (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:244:2) in function &apos;coreConv&apos;... converting 11 basic blocks." resolution=""/>
	<Message severity="INFO" prefix="[XFORM 203-11]" key="XFORM_EXPR_BALANCE_STATUS_178" tag="" content="Balancing expressions in function &apos;coreConv&apos; (/home/zhoujw/FPGA/PipeCNN/project_xilinx/device/coreConv.cpp:64)...32 expression(s) balanced." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Loop, function and other optimizations: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 257.420 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Architecture Synthesis: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 255.734 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1317" tag="" content="Starting hardware synthesis ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1385" tag="" content="Synthesizing &apos;coreConv&apos; ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1477" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-42]" key="HLS_42_1438" tag="" content="-- Implementing module &apos;coreConv&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1478" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_597" tag="" content="Starting scheduling ..." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln55_6) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln55_5) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln55_2) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-486]" key="HLS 200-486" tag="" content="Changing DSP48 latency (root=mul_ln55_1) to 3 in order to utilize available DSP registers." resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-61]" key="SCHED_PIPELINING_STATUS_41" tag="" content="Pipelining loop &apos;VITIS_LOOP_101_1&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1470]" key="HLS 200-1470" tag="SCHEDULE,VITIS_THROUGHPUT" content="Pipelining result : Target II = 1, Final II = 1, Depth = 8, loop &apos;VITIS_LOOP_101_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[SCHED 204-11]" key="SCHED_SCHED_STATUS_596" tag="" content="Finished scheduling." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 256.661 MB." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_926" tag="" content="Starting micro-architecture generation ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_698" tag="" content="Performing variable lifetime analysis." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_697" tag="" content="Exploring resource sharing." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-101]" key="BIND_101_693" tag="" content="Binding ..." resolution=""/>
	<Message severity="INFO" prefix="[BIND 205-100]" key="BIND_100_925" tag="" content="Finished micro-architecture generation." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 257.780 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1483" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1484" tag="" content="-- Generating RTL for module &apos;coreConv&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-10]" key="HLS_10_1485" tag="" content="----------------------------------------------------------------" resolution=""/>
	<Message severity="WARNING" prefix="[RTGEN 206-101]" key="RTGEN_101_918" tag="" content="Design contains AXI ports. Reset is fixed to synchronous and active low." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;coreConv/output_num&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;coreConv/conv_loop_cnt&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;coreConv/contol&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;coreConv/frac_w&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;coreConv/frac_din&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;coreConv/frac_dout&apos; to &apos;s_axilite &amp; ap_none&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;coreConv/bias_in_V_data_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;coreConv/bias_in_V_keep_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;coreConv/bias_in_V_strb_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;coreConv/bias_in_V_last_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;coreConv/weight_in_V_data_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;coreConv/weight_in_V_keep_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;coreConv/weight_in_V_strb_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;coreConv/weight_in_V_last_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;coreConv/data_in_V_data_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;coreConv/data_in_V_keep_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;coreConv/data_in_V_strb_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;coreConv/data_in_V_last_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;coreConv/conv_out_V_data_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;coreConv/conv_out_V_keep_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;coreConv/conv_out_V_strb_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on port &apos;coreConv/conv_out_V_last_V&apos; to &apos;axis&apos; (register, both mode)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-500]" key="PREPROC_IO_COMP_CONFLICT_1950" tag="" content="Setting interface mode on function &apos;coreConv&apos; to &apos;s_axilite &amp; ap_ctrl_chain&apos;." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_851" tag="" content="Bundling port &apos;output_num&apos;, &apos;conv_loop_cnt&apos;, &apos;contol&apos;, &apos;frac_w&apos;, &apos;frac_din&apos;, &apos;frac_dout&apos; to AXI-Lite port control." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mac_muladd_8s_8s_16s_17_4_1&apos;: 4 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_32s_32s_32_2_1&apos;: 1 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_855" tag="" content="Generating core module &apos;mul_8s_8s_16_1_1&apos;: 4 instance(s)." resolution=""/>
	<Message severity="INFO" prefix="[RTGEN 206-100]" key="RTGEN_100_856" tag="" content="Finished creating RTL model for &apos;coreConv&apos;." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Creating RTL model: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 259.838 MB." resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-282]" key="RTMG_282_1796" tag="" content="Generating pipelined core: &apos;coreConv_mul_32s_32s_32_2_1_Multiplier_0&apos;" resolution=""/>
	<Message severity="INFO" prefix="[RTMG 210-282]" key="RTMG_282_1796" tag="" content="Generating pipelined core: &apos;coreConv_mul_8s_8s_16_1_1_Multiplier_1&apos;" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Generating all RTL models: CPU user time: 1.69 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.74 seconds; current allocated memory: 271.867 MB." resolution=""/>
	<Message severity="INFO" prefix="[VHDL 208-304]" key="VHDL_304_1066" tag="" content="Generating VHDL RTL for coreConv." resolution=""/>
	<Message severity="INFO" prefix="[VLOG 209-307]" key="VLOG_307_1067" tag="" content="Generating Verilog RTL for coreConv." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-790]" key="HLS 200-790" tag="LOOP,VITIS_KERNEL" content="**** Loop Constraint Status: All loop constraints were satisfied." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-789]" key="HLS 200-789" tag="THROUGHPUT,VITIS_KERNEL" content="**** Estimated Fmax: 436.49 MHz" resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-111]" key="HLS_111_966" tag="RUNTIME" content="Finished Command csynth_design CPU user time: 9.74 seconds. CPU system time: 1.02 seconds. Elapsed time: 9.99 seconds; current allocated memory: 272.296 MB." resolution=""/>
	<Message severity="INFO" prefix="[HLS 200-1510]" key="HLS 200-1510" tag="" content="Running: export_design" resolution=""/>
</Messages>
