#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Mon Jul 10 11:21:59 2017
# Process ID: 18189
# Current directory: /home/ramprasad/arty_projects_10-7-2017/arty_linux/arty_linux.runs/arty_linux_p1_microblaze_0_0_synth_1
# Command line: vivado -log arty_linux_p1_microblaze_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source arty_linux_p1_microblaze_0_0.tcl
# Log file: /home/ramprasad/arty_projects_10-7-2017/arty_linux/arty_linux.runs/arty_linux_p1_microblaze_0_0_synth_1/arty_linux_p1_microblaze_0_0.vds
# Journal file: /home/ramprasad/arty_projects_10-7-2017/arty_linux/arty_linux.runs/arty_linux_p1_microblaze_0_0_synth_1/vivado.jou
#-----------------------------------------------------------
source arty_linux_p1_microblaze_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1215.633 ; gain = 74.996 ; free physical = 581 ; free virtual = 10616
INFO: [Synth 8-638] synthesizing module 'arty_linux_p1_microblaze_0_0' [/home/ramprasad/arty_projects_10-7-2017/arty_linux/arty_linux.srcs/sources_1/bd/arty_linux_p1/ip/arty_linux_p1_microblaze_0_0/synth/arty_linux_p1_microblaze_0_0.vhd:190]
INFO: [Synth 8-256] done synthesizing module 'arty_linux_p1_microblaze_0_0' (76#1) [/home/ramprasad/arty_projects_10-7-2017/arty_linux/arty_linux.srcs/sources_1/bd/arty_linux_p1/ip/arty_linux_p1_microblaze_0_0/synth/arty_linux_p1_microblaze_0_0.vhd:190]
Finished RTL Elaboration : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 1566.875 ; gain = 426.238 ; free physical = 551 ; free virtual = 10589
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 1566.875 ; gain = 426.238 ; free physical = 533 ; free virtual = 10570
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
Constraint Validation Runtime : Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.48 . Memory (MB): peak = 1824.734 ; gain = 0.004 ; free physical = 163 ; free virtual = 9923
Finished Constraint Validation : Time (s): cpu = 00:01:23 ; elapsed = 00:01:30 . Memory (MB): peak = 1824.734 ; gain = 684.098 ; free physical = 276 ; free virtual = 9888
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:23 ; elapsed = 00:01:30 . Memory (MB): peak = 1824.734 ; gain = 684.098 ; free physical = 276 ; free virtual = 9888
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:23 ; elapsed = 00:01:30 . Memory (MB): peak = 1824.734 ; gain = 684.098 ; free physical = 277 ; free virtual = 9890
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:39 ; elapsed = 00:01:48 . Memory (MB): peak = 1824.734 ; gain = 684.098 ; free physical = 769 ; free virtual = 10383
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:03 ; elapsed = 00:03:17 . Memory (MB): peak = 1848.754 ; gain = 708.117 ; free physical = 201 ; free virtual = 9591
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+--------------+--------------------+---------------+----------------+
|Module Name   | RTL Object         | Depth x Width | Implemented As | 
+--------------+--------------------+---------------+----------------+
|PVR           | PVR_const[0]       | 16x32         | LUT            | 
|Data_Flow_gti | PVR_I/PVR_const[0] | 16x32         | LUT            | 
+--------------+--------------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+--------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name   | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|MMU_UTLB_RAM: | RAM_reg    | 512 x 36(WRITE_FIRST)  | W | R | 512 x 36(WRITE_FIRST)  | W | R | Port A and B     | 0      | 1      | 
+--------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+-----------------------------------------------------------------+--------------------------------------------+----------------+----------------------+---------------+
|Module Name                                                      | RTL Object                                 | Inference      | Size (Depth x Width) | Primitives    | 
+-----------------------------------------------------------------+--------------------------------------------+----------------+----------------------+---------------+
|U0/\MicroBlaze_Core_I/Performance.Core /\Using_ICache.ICache_I1  | Using_Victim_Cache.victim_cache_I1/RAM_reg | User Attribute | 64 x 32              | RAM64M x 11   | 
+-----------------------------------------------------------------+--------------------------------------------+----------------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:27 ; elapsed = 00:03:43 . Memory (MB): peak = 1848.754 ; gain = 708.117 ; free physical = 145 ; free virtual = 9347
Finished Timing Optimization : Time (s): cpu = 00:03:46 ; elapsed = 00:04:03 . Memory (MB): peak = 1848.754 ; gain = 708.117 ; free physical = 168 ; free virtual = 9230
Finished Technology Mapping : Time (s): cpu = 00:04:05 ; elapsed = 00:04:23 . Memory (MB): peak = 1863.785 ; gain = 723.148 ; free physical = 1471 ; free virtual = 10531
Finished IO Insertion : Time (s): cpu = 00:04:07 ; elapsed = 00:04:26 . Memory (MB): peak = 1863.785 ; gain = 723.148 ; free physical = 1461 ; free virtual = 10522
Finished Renaming Generated Instances : Time (s): cpu = 00:04:08 ; elapsed = 00:04:26 . Memory (MB): peak = 1863.785 ; gain = 723.148 ; free physical = 1461 ; free virtual = 10522
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:11 ; elapsed = 00:04:30 . Memory (MB): peak = 1863.785 ; gain = 723.148 ; free physical = 1431 ; free virtual = 10492
Finished Renaming Generated Ports : Time (s): cpu = 00:04:11 ; elapsed = 00:04:30 . Memory (MB): peak = 1863.785 ; gain = 723.148 ; free physical = 1432 ; free virtual = 10493
Finished Handling Custom Attributes : Time (s): cpu = 00:04:12 ; elapsed = 00:04:31 . Memory (MB): peak = 1863.785 ; gain = 723.148 ; free physical = 1404 ; free virtual = 10466
Finished Renaming Generated Nets : Time (s): cpu = 00:04:12 ; elapsed = 00:04:31 . Memory (MB): peak = 1863.785 ; gain = 723.148 ; free physical = 1404 ; free virtual = 10466

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |AND2B1L    |     4|
|2     |CARRY4     |    45|
|3     |DSP48E1    |     1|
|4     |DSP48E1_1  |     2|
|5     |DSP48E1_2  |     1|
|6     |LUT1       |    41|
|7     |LUT2       |   235|
|8     |LUT3       |   654|
|9     |LUT4       |   463|
|10    |LUT5       |   783|
|11    |LUT6       |  1258|
|12    |LUT6_2     |    80|
|13    |MULT_AND   |     1|
|14    |MUXCY_L    |   460|
|15    |MUXF7      |   152|
|16    |MUXF8      |     1|
|17    |RAM32M     |    16|
|18    |RAM32X1D   |    32|
|19    |RAM64M     |    11|
|20    |RAMB36E1   |     1|
|21    |RAMB36E1_1 |     2|
|22    |RAMB36E1_2 |     8|
|23    |SRL16E     |   176|
|24    |SRLC16E    |     8|
|25    |SRLC32E    |    33|
|26    |XORCY      |   213|
|27    |FDCE       |   143|
|28    |FDE        |    32|
|29    |FDR        |   144|
|30    |FDRE       |  3477|
|31    |FDS        |     1|
|32    |FDSE       |    97|
+------+-----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:04:12 ; elapsed = 00:04:31 . Memory (MB): peak = 1863.785 ; gain = 723.148 ; free physical = 1403 ; free virtual = 10465
synth_design: Time (s): cpu = 00:04:26 ; elapsed = 00:04:46 . Memory (MB): peak = 1863.793 ; gain = 735.738 ; free physical = 1376 ; free virtual = 10438
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1887.801 ; gain = 0.000 ; free physical = 1121 ; free virtual = 10233
write_vhdl: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1887.801 ; gain = 0.000 ; free physical = 1753 ; free virtual = 10871
