// Seed: 3299701619
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_8;
  wire id_9;
  assign id_7 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25
);
  input wire id_25;
  inout wire id_24;
  output wire id_23;
  output wire id_22;
  input wire id_21;
  input wire id_20;
  output wire id_19;
  input wire id_18;
  output wire id_17;
  output wire id_16;
  output wire id_15;
  input wire id_14;
  input wire id_13;
  input wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  reg id_26, id_27, id_28, id_29, id_30, id_31, id_32, id_33, id_34;
  wire id_35;
  module_0(
      id_2, id_2, id_5, id_9, id_25, id_11, id_9
  ); id_36(
      .id_0(1 & id_12), .id_1(id_35), .id_2(id_6), .id_3(1'b0)
  );
  wire id_37;
  always
    if (id_26) begin
      id_27 <= 1 + 1'b0;
      assert (id_20 & 1);
    end else begin
      release id_29;
    end
endmodule
