Jaume Abella , Javier Carretero , Pedro Chaparro , Xavier Vera , Antonio González, Low Vccmin fault-tolerant cache with highly predictable performance, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669128]
Jaume Abella , Eduardo Quiñones , Francisco J. Cazorla , Yanos Sazeides , Mateo Valero, RVC: a mechanism for time-analyzable real-time processors with faulty caches, Proceedings of the 6th International Conference on High Performance and Embedded Architectures and Compilers, January 24-26, 2011, Heraklion, Greece[doi>10.1145/1944862.1944878]
Alaa R. Alameldeen , Ilya Wagner , Zeshan Chishti , Wei Wu , Chris Wilkerson , Shih-Lien Lu, Energy-efficient cache design using variable-strength error-correcting codes, Proceedings of the 38th annual international symposium on Computer architecture, June 04-08, 2011, San Jose, California, USA[doi>10.1145/2000064.2000118]
David H. Albonesi, Selective cache ways: on-demand cache resource allocation, Proceedings of the 32nd annual ACM/IEEE international symposium on Microarchitecture, p.248-259, November 16-18, 1999, Haifa, Israel
Amin Ansari , Shuguang Feng , Shantanu Gupta , Scott Mahlke, Archipelago: A polymorphic cache design for enabling robust near-threshold operation, Proceedings of the 2011 IEEE 17th International Symposium on High Performance Computer Architecture, p.539-550, February 12-16, 2011
Shane L. Bell, Bruce Edwards, John Amann, Rich Conlin, Kevin Joyce, Vince Leung, John MacKay, Mike Reif, Liewei Bao, John Brown, Matthew Mattina, Chyi-Chang Miao, Carl Ramey, David Wentzlaff, Walker Anderson, Ethan Berger, Nat Fairbanks, Durlov Khan, Froilan Montenegro, Jay Stickney, and John Zook. 2008. TILE64 - Processor: A 64-core SoC with mesh interconnect. In Proceedings of the International Solid-State Circuits Conference. 182--183.
Elwyn R. Berlekamp. 1968. Algebraic Coding Theory. McGraw-Hill.
Christian Bienia , Sanjeev Kumar , Jaswinder Pal Singh , Kai Li, The PARSEC benchmark suite: characterization and architectural implications, Proceedings of the 17th international conference on Parallel architectures and compilation techniques, October 25-29, 2008, Toronto, Ontario, Canada[doi>10.1145/1454115.1454128]
Peter Calingaert, Two-Dimensional Parity Checking, Journal of the ACM (JACM), v.8 n.2, p.186-200, April 1961[doi>10.1145/321062.321067]
Anantha P. Chandrakasan, Denis C. Daly, Daniel F. Finchelstein, Joyce Kwong, Yogesh K. Ramadass, Mahmut E. Sinangil, Vivienne Sze, and Naveen Verma. 2010. Technologies for ultradynamic voltage scaling. Proceedings of the IEEE 98, 2, 191--214.
C. L. Chen , M. Y. Hsiao, Error-correcting codes for semiconductor memory applications: a state-of-the-art review, IBM Journal of Research and Development, v.28 n.2, p.124-134, March 1984[doi>10.1147/rd.282.0124]
Gregory K. Chen , David Blaauw , Trevor Mudge , Dennis Sylvester , Nam Sung Kim, Yield-driven near-threshold SRAM design, Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design, November 05-08, 2007, San Jose, California
Zeshan Chishti , Alaa R. Alameldeen , Chris Wilkerson , Wei Wu , Shih-Lien Lu, Improving cache lifetime reliability at ultra-low voltages, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669126]
Pat Conway , Nathan Kalyanasundharam , Gregg Donley , Kevin Lepak , Bill Hughes, Cache Hierarchy and Memory Subsystem of the AMD Opteron Processor, IEEE Micro, v.30 n.2, p.16-29, March 2010[doi>10.1109/MM.2010.31]
DARPA UHPC Program (DARPA-BAA-10-37), March 2010.
Ronald Dreslinski , David Fick , Bharan Giridhar , Gyouho Kim , Sangwon Seo , Matthew Fojtik , Sudhir Satpathy , Yoonmyung Lee , Daeyeon Kim , Nurrachman Liu , Michael Wieckowski , Gregory Chen , Dennis Sylvester , David Blaauw , Trevor Mudge, Centip3De: A 64-Core, 3D Stacked Near-Threshold System, IEEE Micro, v.33 n.2, p.8-16, March 2013[doi>10.1109/MM.2013.4]
Manoj Franklin , Kewal K. Saluja, Built-in Self-Testing of Random-Access Memories, Computer, v.23 n.10, p.45-56, October 1990[doi>10.1109/2.58236]
Robert G. Gallager. 1962. Low-density parity-check codes. IRE Transactions on Information Theory 8, 1, 21--28. DOI: http://dx.doi.org/10.1109/TIT.1962.1057683
Nikos Hardavellas , Michael Ferdman , Babak Falsafi , Anastasia Ailamaki, Reactive NUCA: near-optimal block placement and replication in distributed caches, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555779]
Farrukh Hijaz , Qingchuan Shi , Omer Khan, Low-Latency Mechanisms for Near-Threshold Operation of Private Caches in Shared Memory Multicores, Proceedings of the 2012 45th Annual IEEE/ACM International Symposium on Microarchitecture Workshops, p.68-73, December 01-05, 2012[doi>10.1109/MICROW.2012.10]
Farrukh Hijaz, Qingchuan Shi, and Omer Khan. 2013. A private l1 cache architecture to exploit the latency and capacity tradeoffs in multicores operating at near-threshold voltages. In Proceedings of the 2013 31st IEEE International Conference on Computer Design (ICCD’13). DOI: http://dx.doi.org/10.1109/ICCD.2013.6657029
Hideki Imai and Y. Kamiyanagi. 1977. A construction method for double error correcting codes for application to main memories. Transactions of the IECE Japan J60-D, 861--868.
Syed Muhammad Zeeshan Iqbal , Yuchen Liang , Hakan Grahn, ParMiBench - An Open-Source Benchmark for Embedded Multiprocessor Systems, IEEE Computer Architecture Letters, v.9 n.2, p.45-48, July 2010[doi>10.1109/L-CA.2010.14]
Ulya R. Karpuzcu , Abhishek Sinkar , Nam Sung Kim , Josep Torrellas, EnergySmart: Toward energy-efficient manycores for Near-Threshold Computing, Proceedings of the 2013 IEEE 19th International Symposium on High Performance Computer Architecture (HPCA), p.542-553, February 23-27, 2013[doi>10.1109/HPCA.2013.6522348]
Himanshu Kaul , Mark Anders , Steven Hsu , Amit Agarwal , Ram Krishnamurthy , Shekhar Borkar, Near-threshold voltage (NTV) design: opportunities and challenges, Proceedings of the 49th Annual Design Automation Conference, June 03-07, 2012, San Francisco, California[doi>10.1145/2228360.2228572]
Ali Khakifirooz, Osama M. Nayfeh, and Dimitri Antoniadis. 2009. A simple semiempirical short-channel MOSFET current-voltage model continuous across all regions of operation and employing only physical parameters. IEEE Transactions on Electron Devices 56, 8, 1674--1680.
Changkyu Kim , Doug Burger , Stephen W. Keckler, An adaptive, non-uniform cache structure for wire-delay dominated on-chip caches, Proceedings of the 10th international conference on Architectural support for programming languages and operating systems, October 05-09, 2002, San Jose, California[doi>10.1145/605397.605420]
Jangwoo Kim , Nikos Hardavellas , Ken Mai , Babak Falsafi , James Hoe, Multi-bit Error Tolerant Caches Using Two-Dimensional Error Coding, Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture, p.197-209, December 01-05, 2007[doi>10.1109/MICRO.2007.28]
Jaydeep P. Kulkarni, Keejong Kim, and Kaushik Roy. 2007. A 160 mV robust Schmitt trigger based subthreshold SRAM. IEEE Journal of Solid-State Circuits 42, 10, 2303--2313.
George Kurian , Jason E. Miller , James Psota , Jonathan Eastep , Jifeng Liu , Jurgen Michel , Lionel C. Kimerling , Anant Agarwal, ATAC: a 1000-core cache-coherent processor with on-chip optical network, Proceedings of the 19th international conference on Parallel architectures and compilation techniques, September 11-15, 2010, Vienna, Austria[doi>10.1145/1854273.1854332]
Sheng Li , Jung Ho Ahn , Richard D. Strong , Jay B. Brockman , Dean M. Tullsen , Norman P. Jouppi, McPAT: an integrated power, area, and timing modeling framework for multicore and manycore architectures, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669172]
Sheng Li , Ke Chen , Ming-Yu Hsieh , Naveen Muralimanohar , Chad D. Kersey , Jay B. Brockman , Arun F. Rodrigues , Norman P. Jouppi, System implications of memory reliability in exascale computing, Proceedings of 2011 International Conference for High Performance Computing, Networking, Storage and Analysis, November 12-18, 2011, Seattle, Washington[doi>10.1145/2063384.2063445]
Zhiyu Liu and Volkan Kursun. 2007. High read stability and low leakage cache memory cell. In Proceedings of the International Symposium on Circuits and Systems.
Bojan Maric , Jaume Abella , Mateo Valero, APPLE: adaptive performance-predictable low-energy caches for reliable hybrid voltage operation, Proceedings of the 50th Annual Design Automation Conference, May 29-June 07, 2013, Austin, Texas[doi>10.1145/2463209.2488837]
J. Massey, Step-by-step decoding of the Bose-Chaudhuri- Hocquenghem codes, IEEE Transactions on Information Theory, v.11 n.4, p.580-585, October 1965[doi>10.1109/TIT.1965.1053833]
Tomoko K. Matsushima, Toshiyasu Matsushima, and Shigeichi Hirasawa. 1996. Parallel encoder and decoder architecture for cyclic codes. IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences E79-A, 9, 1313--1323.
Jason E. Miller, Harshad Kasture, George Kurian, Charles Gruenwald, Nathan Beckmann, Christopher Celio, Jonathan Eastep, and Anant Agarwal. 2010a. Graphite: A distributed parallel simulator for multicores. In Proceedings of the 2010 IEEE 16th International Symposium on High Performance Computer Architecture (HPCA’10). 1--12.
Timothy N. Miller , Renji Thomas , James Dinan , Bruce Adcock , Radu Teodorescu, Parichute: Generalized Turbocode-Based Error Correction for Near-Threshold Caches, Proceedings of the 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture, p.351-362, December 04-08, 2010[doi>10.1109/MICRO.2010.28]
Farshad Moradi, Dag T. Wisland, Snorre Aunet, Hamid Mahmoodi, and Tuan-Vu Cao. 2008. 65NM sub-threshold 11T-SRAM for ultra low voltage applications. In Proceedings of the 2008 IEEE International SOC Conference. 113--118.
Yasuhiro Morita, Hidehiro Fujiwara, Hiroki Noguchi, Yusuke Iguchi, Koji Nii, Hiroshi Kawaguchi, and Masahiko Yoshimoto. 2007. An area-conscious low-voltage-oriented 8T-SRAM design under DVS environment. In Proceedings of the Symposium on VLSI Circuits.
Moinuddin K. Qureshi , Zeshan Chishti, Operating SECDED-based caches at ultra-low voltage with FLAIR, Proceedings of the 2013 43rd Annual IEEE/IFIP International Conference on Dependable Systems and Networks (DSN), p.1-11, June 24-27, 2013[doi>10.1109/DSN.2013.6575314]
T. R. N. Rao , E. Fujiwara, Error-control coding for computer systems, Prentice-Hall, Inc., Upper Saddle River, NJ, 1989
Irving S. Reed and Ming-Tang Shih. 1991. VLSI design of inverse-free Berlekamp-Massey algorithm. IEE Proceedings E (Computers and Digital Techniques) 138, 5, 295--298.
David Roberts , Nam Sung Kim , Trevor Mudge, On-Chip Cache Device Scaling Limits and Effective Fault Repair Techniques in Future Nanoscale Technology, Proceedings of the 10th Euromicro Conference on Digital System Design Architectures, Methods and Tools, p.570-578, August 29-31, 2007[doi>10.1109/DSD.2007.83]
Stanley E. Schuster. 1978. Multiple word/bit line redundancy for semiconductor memories. IEEE Journal of Solid-State Circuits 13, 5, 698--703.
Jared C. Smolens , Brian T. Gold , Babak Falsafi , James C. Hoe, Reunion: Complexity-Effective Multicore Redundancy, Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, p.223-234, December 09-13, 2006[doi>10.1109/MICRO.2006.42]
Dmitri Strukov. 2006. The area and latency tradeoffs of binary bit-parallel BCH decoders for prospective nanoelectronic memories. In Proceedings of the 40th Asilomar Conference on Signals, Systems and Computers (ACSSC’06). 1183--1187.
Chen Sun , Chia-Hsin Owen Chen , George Kurian , Lan Wei , Jason Miller , Anant Agarwal , Li-Shiuan Peh , Vladimir Stojanovic, DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling, Proceedings of the 2012 IEEE/ACM Sixth International Symposium on Networks-on-Chip, p.201-210, May 09-11, 2012[doi>10.1109/NOCS.2012.31]
Lan Wei, Frederic Boeuf, Thomas Skotnicki, and Hon-Sum-S P. Wong. 2011. Parasitic capacitances: Analytical models and impact on circuit-level performance. IEEE Transactions on Electron Devices 58, 5, 1361--1370.
Chris Wilkerson , Hongliang Gao , Alaa R. Alameldeen , Zeshan Chishti , Muhammad Khellah , Shih-Lien Lu, Trading off Cache Capacity for Reliability to Enable Low Voltage Operation, Proceedings of the 35th Annual International Symposium on Computer Architecture, p.203-214, June 21-25, 2008[doi>10.1109/ISCA.2008.22]
Steven Cameron Woo , Moriyoshi Ohara , Evan Torrie , Jaswinder Pal Singh , Anoop Gupta, The SPLASH-2 programs: characterization and methodological considerations, Proceedings of the 22nd annual international symposium on Computer architecture, p.24-36, June 22-24, 1995, S. Margherita Ligure, Italy[doi>10.1145/223982.223990]
Se-Hyun Yang , Babak Falsafi , Michael D. Powell , Kaushik Roy , T. N. Vijaykumar, An Integrated Circuit/Architecture Approach to Reducing Leakage in Deep-Submicron High-Performance I-Caches, Proceedings of the 7th International Symposium on High-Performance Computer Architecture, p.147, January 20-24, 2001
Se-Hyun Yang , Babak Falsafi , Michael D. Powell , T. N. Vijaykumar, Exploiting Choice in Resizable Cache Design to Optimize Deep-Submicron Processor Energy-Delay, Proceedings of the 8th International Symposium on High-Performance Computer Architecture, p.151, February 02-06, 2002
Katherine Yelick, Ten ways to waste a parallel computer, Proceedings of the 36th annual international symposium on Computer architecture, p.1-1, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555755]
Doe Hyun Yoon , Mattan Erez, Memory mapped ECC: low-cost error protection for last level caches, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555771]
