{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1635358220290 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1635358220315 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "demo EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"demo\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1635358220376 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1635358220435 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1635358220435 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 1 -54 -3000 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of -54 degrees (-3000 ps) for pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 7749 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1635358220515 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_altpll.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 7750 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1635358220515 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/pll_altpll.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 7751 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1635358220515 ""}  } { { "db/pll_altpll.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/db/pll_altpll.v" 44 -1 0 } } { "" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 7749 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1635358220515 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1635358221006 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1635358221470 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1635358221470 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1635358221470 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1635358221470 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1635358221470 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1635358221470 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1635358221470 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1635358221470 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1635358221470 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1635358221470 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 22764 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1635358221488 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 22766 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1635358221488 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 22768 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1635358221488 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 22770 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1635358221488 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 22772 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1635358221488 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1635358221488 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1635358221495 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1635358222913 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1635358225018 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1635358225018 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1635358225018 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1635358225018 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1635358225018 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1635358225018 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1635358225018 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1635358225018 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1635358225018 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1635358225018 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1635358225018 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1635358225018 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1635358225018 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1635358225018 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1635358225018 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1635358225018 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1635358225018 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1635358225018 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1635358225018 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1635358225018 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1635358225018 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1635358225018 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1635358225018 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1635358225018 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1635358225018 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1635358225018 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1635358225018 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1635358225018 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1635358225018 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_nsj1 " "Entity dcfifo_nsj1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1635358225018 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1635358225018 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1635358225018 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1635358225018 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1635358225018 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1635358225018 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1635358225018 ""}
{ "Info" "ISTA_SDC_FOUND" "demo.sdc " "Reading SDC File: 'demo.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1635358225125 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -phase -54.00 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -phase -54.00 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1635358225134 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1635358225134 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1635358225134 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1635358225134 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1635358225134 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1635358225259 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1635358225261 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 5 clocks " "Found 5 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1635358225262 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1635358225262 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1635358225262 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1635358225262 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  20.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1635358225262 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "  40.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1635358225262 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "  20.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1635358225262 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1635358225262 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1635358226313 ""}  } { { "db/pll_altpll.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/db/pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 7749 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1635358226313 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_1) " "Automatically promoted node pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1635358226313 ""}  } { { "db/pll_altpll.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/db/pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 7749 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1635358226313 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_1) " "Automatically promoted node pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1635358226313 ""}  } { { "db/pll_altpll.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/db/pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 7749 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1635358226313 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1635358226313 ""}  } { { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 22120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1635358226313 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_system:nios_sytem_inst\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node nios_system:nios_sytem_inst\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1635358226313 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:nios_sytem_inst\|nios_system_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[6\] " "Destination node nios_system:nios_sytem_inst\|nios_system_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[6\]" {  } { { "db/cntr_0ab.tdf" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 2085 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1635358226313 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:nios_sytem_inst\|nios_system_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[5\] " "Destination node nios_system:nios_sytem_inst\|nios_system_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[5\]" {  } { { "db/cntr_0ab.tdf" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 2086 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1635358226313 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:nios_sytem_inst\|nios_system_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[4\] " "Destination node nios_system:nios_sytem_inst\|nios_system_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[4\]" {  } { { "db/cntr_0ab.tdf" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 2087 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1635358226313 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:nios_sytem_inst\|nios_system_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[3\] " "Destination node nios_system:nios_sytem_inst\|nios_system_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[3\]" {  } { { "db/cntr_0ab.tdf" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 2088 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1635358226313 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:nios_sytem_inst\|nios_system_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[2\] " "Destination node nios_system:nios_sytem_inst\|nios_system_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[2\]" {  } { { "db/cntr_0ab.tdf" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 2089 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1635358226313 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:nios_sytem_inst\|nios_system_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[1\] " "Destination node nios_system:nios_sytem_inst\|nios_system_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[1\]" {  } { { "db/cntr_0ab.tdf" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 2090 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1635358226313 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:nios_sytem_inst\|nios_system_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[0\] " "Destination node nios_system:nios_sytem_inst\|nios_system_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cntr_0ab:wr_ptr\|counter_reg_bit\[0\]" {  } { { "db/cntr_0ab.tdf" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/db/cntr_0ab.tdf" 69 17 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 2091 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1635358226313 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:nios_sytem_inst\|nios_system_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[6\] " "Destination node nios_system:nios_sytem_inst\|nios_system_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[6\]" {  } { { "db/cntr_ca7.tdf" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 2108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1635358226313 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:nios_sytem_inst\|nios_system_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[5\] " "Destination node nios_system:nios_sytem_inst\|nios_system_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[5\]" {  } { { "db/cntr_ca7.tdf" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 2109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1635358226313 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:nios_sytem_inst\|nios_system_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[4\] " "Destination node nios_system:nios_sytem_inst\|nios_system_video_pixel_buffer_dma_0:video_pixel_buffer_dma_0\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cntr_ca7:usedw_counter\|counter_reg_bit\[4\]" {  } { { "db/cntr_ca7.tdf" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/db/cntr_ca7.tdf" 70 17 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 2110 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1635358226313 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1635358226313 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1635358226313 ""}  } { { "nios_system/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/nios_system/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 1166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1635358226313 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1635358227622 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1635358227637 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1635358227638 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1635358227658 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[0\]~_Duplicate_1 " "Can't pack node nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[0\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[0\]~_Duplicate_1 " "Can't pack node nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[0\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v" 442 -1 0 } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[0\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 23037 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1635358227751 ""}  } { { "nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v" 442 -1 0 } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[0\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 23037 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1635358227751 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[1\]~_Duplicate_1 " "Can't pack node nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[1\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[1\]~_Duplicate_1 " "Can't pack node nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[1\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v" 442 -1 0 } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[1\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 23040 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1635358227752 ""}  } { { "nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v" 442 -1 0 } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[1\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 23040 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1635358227752 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[2\]~_Duplicate_1 " "Can't pack node nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[2\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[2\]~_Duplicate_1 " "Can't pack node nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[2\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v" 442 -1 0 } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[2\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 23043 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1635358227752 ""}  } { { "nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v" 442 -1 0 } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[2\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 23043 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1635358227752 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[3\]~_Duplicate_1 " "Can't pack node nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[3\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[3\]~_Duplicate_1 " "Can't pack node nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[3\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v" 442 -1 0 } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[3\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 23046 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1635358227752 ""}  } { { "nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v" 442 -1 0 } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[3\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 23046 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1635358227752 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[4\]~_Duplicate_1 " "Can't pack node nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[4\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[4\]~_Duplicate_1 " "Can't pack node nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[4\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v" 442 -1 0 } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[4\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 23049 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1635358227752 ""}  } { { "nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v" 442 -1 0 } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[4\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 23049 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1635358227752 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[5\]~_Duplicate_1 " "Can't pack node nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[5\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[5\]~_Duplicate_1 " "Can't pack node nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[5\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v" 442 -1 0 } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[5\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 23052 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1635358227752 ""}  } { { "nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v" 442 -1 0 } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[5\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 23052 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1635358227752 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[6\]~_Duplicate_1 " "Can't pack node nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[6\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[6\]~_Duplicate_1 " "Can't pack node nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[6\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v" 442 -1 0 } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[6\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 23055 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1635358227752 ""}  } { { "nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v" 442 -1 0 } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[6\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 23055 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1635358227752 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[7\]~_Duplicate_1 " "Can't pack node nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[7\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[7\]~_Duplicate_1 " "Can't pack node nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[7\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v" 442 -1 0 } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[7\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 23058 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1635358227753 ""}  } { { "nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v" 442 -1 0 } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[7\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 23058 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1635358227753 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[8\]~_Duplicate_1 " "Can't pack node nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[8\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[8\]~_Duplicate_1 " "Can't pack node nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[8\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v" 442 -1 0 } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[8\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 23061 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1635358227753 ""}  } { { "nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v" 442 -1 0 } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[8\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 23061 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1635358227753 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[9\]~_Duplicate_1 " "Can't pack node nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[9\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[9\]~_Duplicate_1 " "Can't pack node nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[9\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v" 442 -1 0 } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[9\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 23064 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1635358227753 ""}  } { { "nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v" 442 -1 0 } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[9\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 23064 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1635358227753 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[10\]~_Duplicate_1 " "Can't pack node nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[10\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[10\]~_Duplicate_1 " "Can't pack node nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[10\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v" 442 -1 0 } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[10\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 23067 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1635358227753 ""}  } { { "nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v" 442 -1 0 } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[10\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 23067 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1635358227753 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[11\]~_Duplicate_1 " "Can't pack node nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[11\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[11\]~_Duplicate_1 " "Can't pack node nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[11\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v" 442 -1 0 } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[11\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 23070 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1635358227753 ""}  } { { "nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v" 442 -1 0 } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[11\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 23070 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1635358227753 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[12\]~_Duplicate_1 " "Can't pack node nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[12\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[12\]~_Duplicate_1 " "Can't pack node nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[12\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v" 442 -1 0 } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[12\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 23073 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1635358227753 ""}  } { { "nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v" 442 -1 0 } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[12\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 23073 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1635358227753 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[13\]~_Duplicate_1 " "Can't pack node nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[13\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[13\]~_Duplicate_1 " "Can't pack node nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[13\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v" 442 -1 0 } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[13\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 23076 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1635358227753 ""}  } { { "nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v" 442 -1 0 } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[13\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 23076 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1635358227753 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[14\]~_Duplicate_1 " "Can't pack node nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[14\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[14\]~_Duplicate_1 " "Can't pack node nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[14\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v" 442 -1 0 } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[14\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 23079 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1635358227753 ""}  } { { "nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v" 442 -1 0 } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[14\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 23079 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1635358227753 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[15\]~_Duplicate_1 " "Can't pack node nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[15\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[15\]~_Duplicate_1 " "Can't pack node nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[15\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v" 442 -1 0 } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[15\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 23082 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1635358227753 ""}  } { { "nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v" 442 -1 0 } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[15\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 23082 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1635358227753 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[16\]~_Duplicate_1 " "Can't pack node nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[16\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[16\]~_Duplicate_1 " "Can't pack node nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[16\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v" 442 -1 0 } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[16\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 23085 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1635358227754 ""}  } { { "nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v" 442 -1 0 } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[16\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 23085 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1635358227754 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[17\]~_Duplicate_1 " "Can't pack node nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[17\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[17\]~_Duplicate_1 " "Can't pack node nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[17\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v" 442 -1 0 } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[17\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 23088 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1635358227754 ""}  } { { "nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v" 442 -1 0 } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[17\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 23088 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1635358227754 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[18\]~_Duplicate_1 " "Can't pack node nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[18\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[18\]~_Duplicate_1 " "Can't pack node nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[18\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v" 442 -1 0 } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[18\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 23091 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1635358227754 ""}  } { { "nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v" 442 -1 0 } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[18\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 23091 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1635358227754 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[19\]~_Duplicate_1 " "Can't pack node nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[19\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[19\]~_Duplicate_1 " "Can't pack node nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[19\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v" 442 -1 0 } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[19\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 23094 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1635358227754 ""}  } { { "nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v" 442 -1 0 } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[19\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 23094 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1635358227754 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[20\]~_Duplicate_1 " "Can't pack node nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[20\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[20\]~_Duplicate_1 " "Can't pack node nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[20\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v" 442 -1 0 } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[20\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 23097 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1635358227754 ""}  } { { "nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v" 442 -1 0 } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[20\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 23097 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1635358227754 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[21\]~_Duplicate_1 " "Can't pack node nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[21\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[21\]~_Duplicate_1 " "Can't pack node nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[21\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v" 442 -1 0 } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[21\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 23100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1635358227754 ""}  } { { "nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v" 442 -1 0 } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[21\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 23100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1635358227754 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[22\]~_Duplicate_1 " "Can't pack node nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[22\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[22\]~_Duplicate_1 " "Can't pack node nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[22\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v" 442 -1 0 } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[22\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 23103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1635358227754 ""}  } { { "nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v" 442 -1 0 } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[22\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 23103 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1635358227754 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[23\]~_Duplicate_1 " "Can't pack node nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[23\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[23\]~_Duplicate_1 " "Can't pack node nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[23\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v" 442 -1 0 } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[23\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 23106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1635358227754 ""}  } { { "nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v" 442 -1 0 } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[23\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 23106 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1635358227754 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[24\]~_Duplicate_1 " "Can't pack node nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[24\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[24\]~_Duplicate_1 " "Can't pack node nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[24\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v" 442 -1 0 } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[24\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 23109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1635358227754 ""}  } { { "nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v" 442 -1 0 } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[24\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 23109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1635358227754 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[25\]~_Duplicate_1 " "Can't pack node nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[25\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[25\]~_Duplicate_1 " "Can't pack node nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[25\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v" 442 -1 0 } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[25\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 23112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1635358227755 ""}  } { { "nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v" 442 -1 0 } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[25\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 23112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1635358227755 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[26\]~_Duplicate_1 " "Can't pack node nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[26\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[26\]~_Duplicate_1 " "Can't pack node nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[26\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v" 442 -1 0 } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[26\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 23115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1635358227755 ""}  } { { "nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v" 442 -1 0 } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[26\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 23115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1635358227755 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[27\]~_Duplicate_1 " "Can't pack node nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[27\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[27\]~_Duplicate_1 " "Can't pack node nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[27\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v" 442 -1 0 } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[27\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 23118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1635358227755 ""}  } { { "nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v" 442 -1 0 } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[27\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 23118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1635358227755 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[28\]~_Duplicate_1 " "Can't pack node nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[28\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[28\]~_Duplicate_1 " "Can't pack node nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[28\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v" 442 -1 0 } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[28\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 23121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1635358227755 ""}  } { { "nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v" 442 -1 0 } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[28\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 23121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1635358227755 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[29\]~_Duplicate_1 " "Can't pack node nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[29\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[29\]~_Duplicate_1 " "Can't pack node nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[29\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v" 442 -1 0 } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[29\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 23124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1635358227755 ""}  } { { "nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v" 442 -1 0 } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[29\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 23124 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1635358227755 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[30\]~_Duplicate_1 " "Can't pack node nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[30\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[30\]~_Duplicate_1 " "Can't pack node nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[30\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v" 442 -1 0 } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[30\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 23127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1635358227755 ""}  } { { "nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v" 442 -1 0 } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[30\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 23127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1635358227755 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[31\]~_Duplicate_1 " "Can't pack node nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[31\]~_Duplicate_1 to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_NO_OUTPUT_IO_REGISTER_CONNECTION" "nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[31\]~_Duplicate_1 " "Can't pack node nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[31\]~_Duplicate_1 -- no packable connection between output pin and register" {  } { { "nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v" 442 -1 0 } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[31\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 23130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176267 "Can't pack node %1!s! -- no packable connection between output pin and register" 0 0 "Design Software" 0 -1 1635358227755 ""}  } { { "nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/nios_system/synthesis/submodules/nios_system_new_sdram_controller_0.v" 442 -1 0 } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nios_system:nios_sytem_inst\|nios_system_new_sdram_controller_0:new_sdram_controller_0\|m_data\[31\]~_Duplicate_1" } } } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 23130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1635358227755 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1635358227767 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON * " "Wildcard assignment \"Fast Output Register=ON\" to \"*\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1635358227768 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Input Register ON * " "Wildcard assignment \"Fast Input Register=ON\" to \"*\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1635358227768 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON oe " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"oe\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1635358227768 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[9\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[9\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1635358227768 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[8\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[8\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1635358227768 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[7\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[7\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1635358227768 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[6\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[6\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1635358227768 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[5\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[5\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1635358227768 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[4\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[4\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1635358227768 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[3\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[3\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1635358227768 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[31\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[31\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1635358227768 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[30\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[30\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1635358227768 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1635358227768 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[29\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[29\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1635358227768 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[28\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[28\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1635358227768 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[27\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[27\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1635358227768 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[26\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[26\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1635358227768 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[25\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[25\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1635358227768 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[24\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[24\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1635358227768 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[23\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[23\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1635358227768 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[22\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[22\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1635358227768 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[21\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[21\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1635358227768 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[20\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[20\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1635358227768 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1635358227768 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[19\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[19\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1635358227768 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[18\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[18\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1635358227768 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[17\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[17\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1635358227768 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[16\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[16\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1635358227768 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[15\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[15\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1635358227768 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[14\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[14\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1635358227768 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[13\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[13\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1635358227768 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[12\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[12\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1635358227768 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[11\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[11\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1635358227768 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[10\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[10\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1635358227768 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_data\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_data\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1635358227768 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[2\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[2\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1635358227768 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[1\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[1\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1635358227768 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON m_cmd\[0\] " "Wildcard assignment \"Fast Output Register=ON\" to \"m_cmd\[0\]\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1635358227768 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1635358227768 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1635358227768 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1635358227797 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1635358229095 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "10 Block RAM " "Packed 10 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1635358229110 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "64 Embedded multiplier block " "Packed 64 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1635358229110 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "48 Embedded multiplier output " "Packed 48 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1635358229110 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "56 I/O Input Buffer " "Packed 56 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1635358229110 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "215 I/O Output Buffer " "Packed 215 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1635358229110 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "124 " "Created 124 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1635358229110 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1635358229110 ""}
{ "Warning" "WCUT_PLL_NON_ZDB_COMP_CLK_FEEDING_IO" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 compensate_clock 0 " "PLL \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" is in normal or source synchronous mode with output clock \"compensate_clock\" set to clk\[0\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" {  } { { "db/pll_altpll.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/db/pll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "/package/eda/altera/altera17.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "pll.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/pll.v" 99 0 0 } } { "demo.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/demo.v" 69 0 0 } }  } 0 15058 "PLL \"%1!s!\" is in normal or source synchronous mode with output clock \"%2!s!\" set to clk\[%3!d!\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" 0 0 "Fitter" 0 -1 1635358229369 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 clk\[1\] VGA_CLK~output " "PLL \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"VGA_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_altpll.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/db/pll_altpll.v" 44 -1 0 } } { "altpll.tdf" "" { Text "/package/eda/altera/altera17.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "pll.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/pll.v" 99 0 0 } } { "demo.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/demo.v" 69 0 0 } } { "demo.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/demo.v" 54 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1635358229369 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SCLK " "Node \"EEP_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SDAT " "Node \"EEP_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_GTX_CLK " "Node \"ENET0_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_GTX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_INT_N " "Node \"ENET0_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_LINK100 " "Node \"ENET0_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_LINK100" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_MDC " "Node \"ENET0_MDC\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_MDIO " "Node \"ENET0_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RESET_N " "Node \"ENET0_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_CLK " "Node \"ENET0_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_COL " "Node \"ENET0_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_COL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_CRS " "Node \"ENET0_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CRS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[0\] " "Node \"ENET0_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[1\] " "Node \"ENET0_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[2\] " "Node \"ENET0_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[3\] " "Node \"ENET0_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DV " "Node \"ENET0_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_ER " "Node \"ENET0_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_CLK " "Node \"ENET0_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[0\] " "Node \"ENET0_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[1\] " "Node \"ENET0_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[2\] " "Node \"ENET0_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[3\] " "Node \"ENET0_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_EN " "Node \"ENET0_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_ER " "Node \"ENET0_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_GTX_CLK " "Node \"ENET1_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_GTX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_INT_N " "Node \"ENET1_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_LINK100 " "Node \"ENET1_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_LINK100" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_MDC " "Node \"ENET1_MDC\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_MDIO " "Node \"ENET1_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RESET_N " "Node \"ENET1_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_CLK " "Node \"ENET1_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_COL " "Node \"ENET1_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_COL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_CRS " "Node \"ENET1_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CRS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[0\] " "Node \"ENET1_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[1\] " "Node \"ENET1_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[2\] " "Node \"ENET1_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[3\] " "Node \"ENET1_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DV " "Node \"ENET1_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_ER " "Node \"ENET1_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_CLK " "Node \"ENET1_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[0\] " "Node \"ENET1_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[1\] " "Node \"ENET1_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[2\] " "Node \"ENET1_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[3\] " "Node \"ENET1_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_EN " "Node \"ENET1_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_ER " "Node \"ENET1_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENETCLK_25 " "Node \"ENETCLK_25\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENETCLK_25" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[0\] " "Node \"EXT_IO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[1\] " "Node \"EXT_IO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[2\] " "Node \"EXT_IO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[3\] " "Node \"EXT_IO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[4\] " "Node \"EXT_IO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[5\] " "Node \"EXT_IO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[6\] " "Node \"EXT_IO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[0\] " "Node \"GPIO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[10\] " "Node \"GPIO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[11\] " "Node \"GPIO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[12\] " "Node \"GPIO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[13\] " "Node \"GPIO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[14\] " "Node \"GPIO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[15\] " "Node \"GPIO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[16\] " "Node \"GPIO\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[17\] " "Node \"GPIO\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[18\] " "Node \"GPIO\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[19\] " "Node \"GPIO\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[1\] " "Node \"GPIO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[20\] " "Node \"GPIO\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[21\] " "Node \"GPIO\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[22\] " "Node \"GPIO\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[23\] " "Node \"GPIO\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[24\] " "Node \"GPIO\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[25\] " "Node \"GPIO\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[26\] " "Node \"GPIO\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[27\] " "Node \"GPIO\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[28\] " "Node \"GPIO\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[29\] " "Node \"GPIO\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[2\] " "Node \"GPIO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[30\] " "Node \"GPIO\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[31\] " "Node \"GPIO\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[32\] " "Node \"GPIO\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[33\] " "Node \"GPIO\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[34\] " "Node \"GPIO\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[35\] " "Node \"GPIO\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[3\] " "Node \"GPIO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[4\] " "Node \"GPIO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[5\] " "Node \"GPIO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[6\] " "Node \"GPIO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[7\] " "Node \"GPIO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[8\] " "Node \"GPIO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[9\] " "Node \"GPIO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[0\] " "Node \"HEX0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[1\] " "Node \"HEX0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[2\] " "Node \"HEX0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[3\] " "Node \"HEX0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[4\] " "Node \"HEX0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[5\] " "Node \"HEX0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[6\] " "Node \"HEX0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[0\] " "Node \"HEX1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[1\] " "Node \"HEX1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[2\] " "Node \"HEX1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[3\] " "Node \"HEX1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[4\] " "Node \"HEX1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[5\] " "Node \"HEX1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[6\] " "Node \"HEX1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[0\] " "Node \"HEX2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[1\] " "Node \"HEX2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[2\] " "Node \"HEX2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[3\] " "Node \"HEX2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[4\] " "Node \"HEX2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[5\] " "Node \"HEX2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[6\] " "Node \"HEX2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[0\] " "Node \"HEX3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[1\] " "Node \"HEX3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[2\] " "Node \"HEX3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[3\] " "Node \"HEX3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[4\] " "Node \"HEX3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[5\] " "Node \"HEX3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[6\] " "Node \"HEX3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[0\] " "Node \"HEX4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[1\] " "Node \"HEX4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[2\] " "Node \"HEX4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[3\] " "Node \"HEX4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[4\] " "Node \"HEX4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[5\] " "Node \"HEX4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[6\] " "Node \"HEX4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[0\] " "Node \"HEX5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[1\] " "Node \"HEX5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[2\] " "Node \"HEX5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[3\] " "Node \"HEX5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[4\] " "Node \"HEX5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[5\] " "Node \"HEX5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[6\] " "Node \"HEX5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[0\] " "Node \"HEX6\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX6\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[1\] " "Node \"HEX6\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX6\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[2\] " "Node \"HEX6\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX6\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[3\] " "Node \"HEX6\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX6\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[4\] " "Node \"HEX6\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX6\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[5\] " "Node \"HEX6\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX6\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[6\] " "Node \"HEX6\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX6\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[0\] " "Node \"HEX7\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX7\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[1\] " "Node \"HEX7\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX7\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[2\] " "Node \"HEX7\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX7\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[3\] " "Node \"HEX7\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX7\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[4\] " "Node \"HEX7\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX7\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[5\] " "Node \"HEX7\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX7\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[6\] " "Node \"HEX7\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX7\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN0 " "Node \"HSMC_CLKIN0\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N1 " "Node \"HSMC_CLKIN_N1\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N2 " "Node \"HSMC_CLKIN_N2\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P1 " "Node \"HSMC_CLKIN_P1\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P2 " "Node \"HSMC_CLKIN_P2\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT0 " "Node \"HSMC_CLKOUT0\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N1 " "Node \"HSMC_CLKOUT_N1\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N2 " "Node \"HSMC_CLKOUT_N2\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P1 " "Node \"HSMC_CLKOUT_P1\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P2 " "Node \"HSMC_CLKOUT_P2\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[0\] " "Node \"HSMC_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[1\] " "Node \"HSMC_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[2\] " "Node \"HSMC_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[3\] " "Node \"HSMC_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[0\] " "Node \"HSMC_RX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[10\] " "Node \"HSMC_RX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[11\] " "Node \"HSMC_RX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[12\] " "Node \"HSMC_RX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[13\] " "Node \"HSMC_RX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[14\] " "Node \"HSMC_RX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[15\] " "Node \"HSMC_RX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[16\] " "Node \"HSMC_RX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[1\] " "Node \"HSMC_RX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[2\] " "Node \"HSMC_RX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[3\] " "Node \"HSMC_RX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[4\] " "Node \"HSMC_RX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[5\] " "Node \"HSMC_RX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[6\] " "Node \"HSMC_RX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[7\] " "Node \"HSMC_RX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[8\] " "Node \"HSMC_RX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[9\] " "Node \"HSMC_RX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[0\] " "Node \"HSMC_RX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[10\] " "Node \"HSMC_RX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[11\] " "Node \"HSMC_RX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[12\] " "Node \"HSMC_RX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[13\] " "Node \"HSMC_RX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[14\] " "Node \"HSMC_RX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[15\] " "Node \"HSMC_RX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[16\] " "Node \"HSMC_RX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[1\] " "Node \"HSMC_RX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[2\] " "Node \"HSMC_RX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[3\] " "Node \"HSMC_RX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[4\] " "Node \"HSMC_RX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[5\] " "Node \"HSMC_RX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[6\] " "Node \"HSMC_RX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[7\] " "Node \"HSMC_RX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[8\] " "Node \"HSMC_RX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[9\] " "Node \"HSMC_RX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[0\] " "Node \"HSMC_TX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[10\] " "Node \"HSMC_TX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[11\] " "Node \"HSMC_TX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[12\] " "Node \"HSMC_TX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[13\] " "Node \"HSMC_TX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[14\] " "Node \"HSMC_TX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[15\] " "Node \"HSMC_TX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[16\] " "Node \"HSMC_TX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[1\] " "Node \"HSMC_TX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[2\] " "Node \"HSMC_TX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[3\] " "Node \"HSMC_TX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[4\] " "Node \"HSMC_TX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[5\] " "Node \"HSMC_TX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[6\] " "Node \"HSMC_TX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[7\] " "Node \"HSMC_TX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[8\] " "Node \"HSMC_TX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[9\] " "Node \"HSMC_TX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[0\] " "Node \"HSMC_TX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[10\] " "Node \"HSMC_TX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[11\] " "Node \"HSMC_TX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[12\] " "Node \"HSMC_TX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[13\] " "Node \"HSMC_TX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[14\] " "Node \"HSMC_TX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[15\] " "Node \"HSMC_TX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[16\] " "Node \"HSMC_TX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[1\] " "Node \"HSMC_TX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[2\] " "Node \"HSMC_TX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[3\] " "Node \"HSMC_TX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[4\] " "Node \"HSMC_TX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[5\] " "Node \"HSMC_TX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[6\] " "Node \"HSMC_TX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[7\] " "Node \"HSMC_TX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[8\] " "Node \"HSMC_TX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[9\] " "Node \"HSMC_TX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCLK " "Node \"I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_BLON " "Node \"LCD_BLON\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_BLON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[0\] " "Node \"LCD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[1\] " "Node \"LCD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[2\] " "Node \"LCD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[3\] " "Node \"LCD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[4\] " "Node \"LCD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[5\] " "Node \"LCD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[6\] " "Node \"LCD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[7\] " "Node \"LCD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_EN " "Node \"LCD_EN\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_ON " "Node \"LCD_ON\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_ON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RS " "Node \"LCD_RS\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_RS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RW " "Node \"LCD_RW\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_RW" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[0\] " "Node \"OTG_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[1\] " "Node \"OTG_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_CS_N " "Node \"OTG_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK_N\[0\] " "Node \"OTG_DACK_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DACK_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK_N\[1\] " "Node \"OTG_DACK_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DACK_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[0\] " "Node \"OTG_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[10\] " "Node \"OTG_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[11\] " "Node \"OTG_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[12\] " "Node \"OTG_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[13\] " "Node \"OTG_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[14\] " "Node \"OTG_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[15\] " "Node \"OTG_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[1\] " "Node \"OTG_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[2\] " "Node \"OTG_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[3\] " "Node \"OTG_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[4\] " "Node \"OTG_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[5\] " "Node \"OTG_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[6\] " "Node \"OTG_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[7\] " "Node \"OTG_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[8\] " "Node \"OTG_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[9\] " "Node \"OTG_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ\[0\] " "Node \"OTG_DREQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ\[1\] " "Node \"OTG_DREQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_FSPEED " "Node \"OTG_FSPEED\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT\[0\] " "Node \"OTG_INT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_INT\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT\[1\] " "Node \"OTG_INT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_INT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_LSPEED " "Node \"OTG_LSPEED\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_OE_N " "Node \"OTG_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RST_N " "Node \"OTG_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_WE_N " "Node \"OTG_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_KBCLK " "Node \"PS2_KBCLK\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_KBCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_KBDAT " "Node \"PS2_KBDAT\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_KBDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_MSCLK " "Node \"PS2_MSCLK\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_MSCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_MSDAT " "Node \"PS2_MSDAT\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_MSDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[0\] " "Node \"SD_DAT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[1\] " "Node \"SD_DAT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[2\] " "Node \"SD_DAT\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[3\] " "Node \"SD_DAT\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_WP_N " "Node \"SD_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKIN " "Node \"SMA_CLKIN\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SMA_CLKIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKOUT " "Node \"SMA_CLKOUT\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SMA_CLKOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_CTS " "Node \"UART_CTS\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "UART_CTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RTS " "Node \"UART_RTS\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "UART_RTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1635358230789 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1635358230789 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:09 " "Fitter preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1635358230797 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1635358230858 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1635358233456 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1635358234984 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1635358235084 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1635358239443 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1635358239443 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1635358241053 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "28 X58_Y37 X68_Y48 " "Router estimated peak interconnect usage is 28% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48" {  } { { "loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 1 { 0 "Router estimated peak interconnect usage is 28% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48"} { { 12 { 0 ""} 58 37 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1635358248070 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1635358248070 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1635358249377 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1635358249377 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1635358249377 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1635358249379 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 4.05 " "Total time spent on timing analysis during the Fitter is 4.05 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1635358249850 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1635358249950 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1635358250806 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1635358250811 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1635358251652 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1635358253634 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1635358255428 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "84 Cyclone IV E " "84 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_ADDR\[0\] 3.3-V LVTTL AG12 " "Pin FL_ADDR\[0\] uses I/O standard 3.3-V LVTTL at AG12" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" { FL_ADDR[0] } } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } } { "demo.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/demo.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 666 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1635358255500 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_ADDR\[1\] 3.3-V LVTTL AH7 " "Pin FL_ADDR\[1\] uses I/O standard 3.3-V LVTTL at AH7" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" { FL_ADDR[1] } } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } } { "demo.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/demo.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 667 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1635358255500 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_ADDR\[2\] 3.3-V LVTTL Y13 " "Pin FL_ADDR\[2\] uses I/O standard 3.3-V LVTTL at Y13" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" { FL_ADDR[2] } } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } } { "demo.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/demo.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 668 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1635358255500 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_ADDR\[3\] 3.3-V LVTTL Y14 " "Pin FL_ADDR\[3\] uses I/O standard 3.3-V LVTTL at Y14" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" { FL_ADDR[3] } } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } } { "demo.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/demo.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 669 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1635358255500 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_ADDR\[4\] 3.3-V LVTTL Y12 " "Pin FL_ADDR\[4\] uses I/O standard 3.3-V LVTTL at Y12" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" { FL_ADDR[4] } } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } } { "demo.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/demo.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 670 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1635358255500 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_ADDR\[5\] 3.3-V LVTTL AA13 " "Pin FL_ADDR\[5\] uses I/O standard 3.3-V LVTTL at AA13" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" { FL_ADDR[5] } } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } } { "demo.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/demo.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 671 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1635358255500 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_ADDR\[6\] 3.3-V LVTTL AA12 " "Pin FL_ADDR\[6\] uses I/O standard 3.3-V LVTTL at AA12" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" { FL_ADDR[6] } } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } } { "demo.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/demo.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 672 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1635358255500 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_ADDR\[7\] 3.3-V LVTTL AB13 " "Pin FL_ADDR\[7\] uses I/O standard 3.3-V LVTTL at AB13" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" { FL_ADDR[7] } } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } } { "demo.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/demo.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 673 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1635358255500 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_ADDR\[8\] 3.3-V LVTTL AB12 " "Pin FL_ADDR\[8\] uses I/O standard 3.3-V LVTTL at AB12" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" { FL_ADDR[8] } } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } } { "demo.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/demo.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 674 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1635358255500 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_ADDR\[9\] 3.3-V LVTTL AB10 " "Pin FL_ADDR\[9\] uses I/O standard 3.3-V LVTTL at AB10" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" { FL_ADDR[9] } } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } } { "demo.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/demo.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 675 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1635358255500 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_ADDR\[10\] 3.3-V LVTTL AE9 " "Pin FL_ADDR\[10\] uses I/O standard 3.3-V LVTTL at AE9" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" { FL_ADDR[10] } } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } } { "demo.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/demo.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 676 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1635358255500 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_ADDR\[11\] 3.3-V LVTTL AF9 " "Pin FL_ADDR\[11\] uses I/O standard 3.3-V LVTTL at AF9" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" { FL_ADDR[11] } } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } } { "demo.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/demo.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 677 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1635358255500 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_ADDR\[12\] 3.3-V LVTTL AA10 " "Pin FL_ADDR\[12\] uses I/O standard 3.3-V LVTTL at AA10" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" { FL_ADDR[12] } } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } } { "demo.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/demo.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 678 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1635358255500 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_ADDR\[13\] 3.3-V LVTTL AD8 " "Pin FL_ADDR\[13\] uses I/O standard 3.3-V LVTTL at AD8" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" { FL_ADDR[13] } } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } } { "demo.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/demo.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 679 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1635358255500 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_ADDR\[14\] 3.3-V LVTTL AC8 " "Pin FL_ADDR\[14\] uses I/O standard 3.3-V LVTTL at AC8" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" { FL_ADDR[14] } } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } } { "demo.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/demo.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 680 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1635358255500 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_ADDR\[15\] 3.3-V LVTTL Y10 " "Pin FL_ADDR\[15\] uses I/O standard 3.3-V LVTTL at Y10" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" { FL_ADDR[15] } } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } } { "demo.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/demo.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 681 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1635358255500 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_ADDR\[16\] 3.3-V LVTTL AA8 " "Pin FL_ADDR\[16\] uses I/O standard 3.3-V LVTTL at AA8" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" { FL_ADDR[16] } } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } } { "demo.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/demo.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 682 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1635358255500 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_ADDR\[17\] 3.3-V LVTTL AH12 " "Pin FL_ADDR\[17\] uses I/O standard 3.3-V LVTTL at AH12" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" { FL_ADDR[17] } } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } } { "demo.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/demo.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 683 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1635358255500 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_ADDR\[18\] 3.3-V LVTTL AC12 " "Pin FL_ADDR\[18\] uses I/O standard 3.3-V LVTTL at AC12" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" { FL_ADDR[18] } } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } } { "demo.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/demo.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 684 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1635358255500 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_ADDR\[19\] 3.3-V LVTTL AD12 " "Pin FL_ADDR\[19\] uses I/O standard 3.3-V LVTTL at AD12" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" { FL_ADDR[19] } } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } } { "demo.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/demo.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 685 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1635358255500 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_ADDR\[20\] 3.3-V LVTTL AE10 " "Pin FL_ADDR\[20\] uses I/O standard 3.3-V LVTTL at AE10" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" { FL_ADDR[20] } } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } } { "demo.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/demo.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 686 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1635358255500 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_ADDR\[21\] 3.3-V LVTTL AD10 " "Pin FL_ADDR\[21\] uses I/O standard 3.3-V LVTTL at AD10" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" { FL_ADDR[21] } } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } } { "demo.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/demo.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 687 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1635358255500 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_ADDR\[22\] 3.3-V LVTTL AD11 " "Pin FL_ADDR\[22\] uses I/O standard 3.3-V LVTTL at AD11" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" { FL_ADDR[22] } } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[22\]" } } } } { "demo.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/demo.v" 42 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 688 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1635358255500 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_CE_N 3.3-V LVTTL AG7 " "Pin FL_CE_N uses I/O standard 3.3-V LVTTL at AG7" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" { FL_CE_N } } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } } { "demo.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/demo.v" 44 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 733 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1635358255500 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_OE_N 3.3-V LVTTL AG8 " "Pin FL_OE_N uses I/O standard 3.3-V LVTTL at AG8" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" { FL_OE_N } } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } } { "demo.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/demo.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 734 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1635358255500 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_WE_N 3.3-V LVTTL AC10 " "Pin FL_WE_N uses I/O standard 3.3-V LVTTL at AC10" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" { FL_WE_N } } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } } { "demo.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/demo.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 736 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1635358255500 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_RY 3.3-V LVTTL Y1 " "Pin FL_RY uses I/O standard 3.3-V LVTTL at Y1" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" { FL_RY } } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } } { "demo.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/demo.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 738 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1635358255500 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL W3 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at W3" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[0] } } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "demo.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/demo.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 594 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1635358255500 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL W2 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at W2" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[1] } } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "demo.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/demo.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 595 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1635358255500 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL V4 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at V4" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[2] } } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "demo.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/demo.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 596 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1635358255500 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL W1 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at W1" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[3] } } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "demo.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/demo.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 597 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1635358255500 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL V3 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at V3" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[4] } } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "demo.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/demo.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 598 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1635358255500 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL V2 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at V2" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[5] } } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "demo.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/demo.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 599 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1635358255500 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL V1 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at V1" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[6] } } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "demo.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/demo.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 600 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1635358255500 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL U3 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at U3" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[7] } } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "demo.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/demo.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 601 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1635358255500 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL Y3 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at Y3" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[8] } } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "demo.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/demo.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 602 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1635358255500 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL Y4 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at Y4" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[9] } } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "demo.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/demo.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 603 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1635358255500 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL AB1 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at AB1" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[10] } } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "demo.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/demo.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 604 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1635358255500 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL AA3 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at AA3" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[11] } } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "demo.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/demo.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 605 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1635358255500 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL AB2 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at AB2" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[12] } } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "demo.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/demo.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 606 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1635358255500 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL AC1 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at AC1" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[13] } } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "demo.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/demo.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 607 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1635358255500 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL AB3 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at AB3" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[14] } } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "demo.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/demo.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 608 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1635358255500 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL AC2 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at AC2" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[15] } } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "demo.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/demo.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 609 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1635358255500 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[16\] 3.3-V LVTTL M8 " "Pin DRAM_DQ\[16\] uses I/O standard 3.3-V LVTTL at M8" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[16] } } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } } { "demo.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/demo.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 610 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1635358255500 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[17\] 3.3-V LVTTL L8 " "Pin DRAM_DQ\[17\] uses I/O standard 3.3-V LVTTL at L8" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[17] } } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } } { "demo.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/demo.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 611 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1635358255500 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[18\] 3.3-V LVTTL P2 " "Pin DRAM_DQ\[18\] uses I/O standard 3.3-V LVTTL at P2" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[18] } } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } } { "demo.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/demo.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 612 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1635358255500 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[19\] 3.3-V LVTTL N3 " "Pin DRAM_DQ\[19\] uses I/O standard 3.3-V LVTTL at N3" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[19] } } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } } { "demo.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/demo.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 613 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1635358255500 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[20\] 3.3-V LVTTL N4 " "Pin DRAM_DQ\[20\] uses I/O standard 3.3-V LVTTL at N4" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[20] } } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } } { "demo.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/demo.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 614 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1635358255500 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[21\] 3.3-V LVTTL M4 " "Pin DRAM_DQ\[21\] uses I/O standard 3.3-V LVTTL at M4" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[21] } } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } } { "demo.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/demo.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 615 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1635358255500 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[22\] 3.3-V LVTTL M7 " "Pin DRAM_DQ\[22\] uses I/O standard 3.3-V LVTTL at M7" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[22] } } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } } { "demo.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/demo.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 616 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1635358255500 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[23\] 3.3-V LVTTL L7 " "Pin DRAM_DQ\[23\] uses I/O standard 3.3-V LVTTL at L7" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[23] } } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } } { "demo.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/demo.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 617 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1635358255500 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[24\] 3.3-V LVTTL U5 " "Pin DRAM_DQ\[24\] uses I/O standard 3.3-V LVTTL at U5" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[24] } } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } } { "demo.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/demo.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 618 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1635358255500 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[25\] 3.3-V LVTTL R7 " "Pin DRAM_DQ\[25\] uses I/O standard 3.3-V LVTTL at R7" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[25] } } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } } { "demo.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/demo.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 619 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1635358255500 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[26\] 3.3-V LVTTL R1 " "Pin DRAM_DQ\[26\] uses I/O standard 3.3-V LVTTL at R1" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[26] } } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } } { "demo.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/demo.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 620 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1635358255500 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[27\] 3.3-V LVTTL R2 " "Pin DRAM_DQ\[27\] uses I/O standard 3.3-V LVTTL at R2" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[27] } } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } } { "demo.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/demo.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 621 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1635358255500 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[28\] 3.3-V LVTTL R3 " "Pin DRAM_DQ\[28\] uses I/O standard 3.3-V LVTTL at R3" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[28] } } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } } { "demo.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/demo.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 622 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1635358255500 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[29\] 3.3-V LVTTL T3 " "Pin DRAM_DQ\[29\] uses I/O standard 3.3-V LVTTL at T3" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[29] } } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } } { "demo.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/demo.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 623 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1635358255500 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[30\] 3.3-V LVTTL U4 " "Pin DRAM_DQ\[30\] uses I/O standard 3.3-V LVTTL at U4" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[30] } } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } } { "demo.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/demo.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 624 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1635358255500 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[31\] 3.3-V LVTTL U1 " "Pin DRAM_DQ\[31\] uses I/O standard 3.3-V LVTTL at U1" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" { DRAM_DQ[31] } } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } } { "demo.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/demo.v" 27 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 625 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1635358255500 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[0\] 3.3-V LVTTL AH3 " "Pin SRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at AH3" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" { SRAM_DQ[0] } } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } } { "demo.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/demo.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 650 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1635358255500 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[1\] 3.3-V LVTTL AF4 " "Pin SRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at AF4" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" { SRAM_DQ[1] } } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } } { "demo.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/demo.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 651 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1635358255500 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[2\] 3.3-V LVTTL AG4 " "Pin SRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at AG4" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" { SRAM_DQ[2] } } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } } { "demo.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/demo.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 652 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1635358255500 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[3\] 3.3-V LVTTL AH4 " "Pin SRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at AH4" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" { SRAM_DQ[3] } } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } } { "demo.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/demo.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 653 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1635358255500 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[4\] 3.3-V LVTTL AF6 " "Pin SRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at AF6" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" { SRAM_DQ[4] } } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } } { "demo.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/demo.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 654 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1635358255500 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[5\] 3.3-V LVTTL AG6 " "Pin SRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at AG6" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" { SRAM_DQ[5] } } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } } { "demo.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/demo.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 655 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1635358255500 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[6\] 3.3-V LVTTL AH6 " "Pin SRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at AH6" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" { SRAM_DQ[6] } } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } } { "demo.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/demo.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 656 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1635358255500 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[7\] 3.3-V LVTTL AF7 " "Pin SRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at AF7" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" { SRAM_DQ[7] } } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } } { "demo.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/demo.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 657 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1635358255500 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[8\] 3.3-V LVTTL AD1 " "Pin SRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at AD1" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" { SRAM_DQ[8] } } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } } { "demo.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/demo.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 658 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1635358255500 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[9\] 3.3-V LVTTL AD2 " "Pin SRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at AD2" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" { SRAM_DQ[9] } } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } } { "demo.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/demo.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 659 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1635358255500 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[10\] 3.3-V LVTTL AE2 " "Pin SRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at AE2" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" { SRAM_DQ[10] } } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } } { "demo.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/demo.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 660 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1635358255500 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[11\] 3.3-V LVTTL AE1 " "Pin SRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at AE1" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" { SRAM_DQ[11] } } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } } { "demo.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/demo.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 661 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1635358255500 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[12\] 3.3-V LVTTL AE3 " "Pin SRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at AE3" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" { SRAM_DQ[12] } } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } } { "demo.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/demo.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 662 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1635358255500 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[13\] 3.3-V LVTTL AE4 " "Pin SRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at AE4" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" { SRAM_DQ[13] } } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } } { "demo.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/demo.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 663 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1635358255500 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[14\] 3.3-V LVTTL AF3 " "Pin SRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at AF3" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" { SRAM_DQ[14] } } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } } { "demo.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/demo.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 664 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1635358255500 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_DQ\[15\] 3.3-V LVTTL AG3 " "Pin SRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at AG3" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" { SRAM_DQ[15] } } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } } { "demo.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/demo.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 665 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1635358255500 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[0\] 3.3-V LVTTL AH8 " "Pin FL_DQ\[0\] uses I/O standard 3.3-V LVTTL at AH8" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" { FL_DQ[0] } } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } } { "demo.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/demo.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 689 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1635358255500 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[1\] 3.3-V LVTTL AF10 " "Pin FL_DQ\[1\] uses I/O standard 3.3-V LVTTL at AF10" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" { FL_DQ[1] } } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } } { "demo.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/demo.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 690 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1635358255500 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[2\] 3.3-V LVTTL AG10 " "Pin FL_DQ\[2\] uses I/O standard 3.3-V LVTTL at AG10" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" { FL_DQ[2] } } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } } { "demo.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/demo.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 691 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1635358255500 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[3\] 3.3-V LVTTL AH10 " "Pin FL_DQ\[3\] uses I/O standard 3.3-V LVTTL at AH10" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" { FL_DQ[3] } } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } } { "demo.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/demo.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 692 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1635358255500 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[4\] 3.3-V LVTTL AF11 " "Pin FL_DQ\[4\] uses I/O standard 3.3-V LVTTL at AF11" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" { FL_DQ[4] } } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } } { "demo.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/demo.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 693 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1635358255500 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[5\] 3.3-V LVTTL AG11 " "Pin FL_DQ\[5\] uses I/O standard 3.3-V LVTTL at AG11" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" { FL_DQ[5] } } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } } { "demo.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/demo.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 694 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1635358255500 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[6\] 3.3-V LVTTL AH11 " "Pin FL_DQ\[6\] uses I/O standard 3.3-V LVTTL at AH11" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" { FL_DQ[6] } } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } } { "demo.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/demo.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 695 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1635358255500 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FL_DQ\[7\] 3.3-V LVTTL AF12 " "Pin FL_DQ\[7\] uses I/O standard 3.3-V LVTTL at AF12" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" { FL_DQ[7] } } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } } { "demo.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/demo.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 696 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1635358255500 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL Y2 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/package/eda/altera/altera17.0/quartus/linux64/pin_planner.ppl" { CLOCK_50 } } } { "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/package/eda/altera/altera17.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "demo.v" "" { Text "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/demo.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/" { { 0 { 0 ""} 0 721 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1635358255500 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1635358255500 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/ecegrid/a/695r15/ece695r/SOC_Project_NN/output_files/demo.fit.smsg " "Generated suppressed messages file /home/ecegrid/a/695r15/ece695r/SOC_Project_NN/output_files/demo.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1635358256146 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 384 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 384 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1528 " "Peak virtual memory: 1528 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1635358259505 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 27 14:10:59 2021 " "Processing ended: Wed Oct 27 14:10:59 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1635358259505 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:41 " "Elapsed time: 00:00:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1635358259505 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:52 " "Total CPU time (on all processors): 00:00:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1635358259505 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1635358259505 ""}
