[04/28 00:45:33      0s] 
[04/28 00:45:33      0s] Cadence Innovus(TM) Implementation System.
[04/28 00:45:33      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[04/28 00:45:33      0s] 
[04/28 00:45:33      0s] Version:	v21.17-s075_1, built Wed Mar 15 11:17:40 PDT 2023
[04/28 00:45:33      0s] Options:	-stylus 
[04/28 00:45:33      0s] Date:		Mon Apr 28 00:45:33 2025
[04/28 00:45:33      0s] Host:		asicfab.ecn.purdue.edu (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (24cores*96cpus*AMD EPYC 7352 24-Core Processor 512KB)
[04/28 00:45:33      0s] OS:		CentOS Linux 7 (Core)
[04/28 00:45:33      0s] 
[04/28 00:45:33      0s] License:
[04/28 00:45:33      0s] 		[00:45:33.007036] Configured Lic search path (21.01-s002): 1720@marina.ecn.purdue.edu:1718@marina.ecn.purdue.edu:2100@marina.ecn.purdue.edu:1721@marina.ecn.purdue.edu
[04/28 00:45:33      0s] 
[04/28 00:45:33      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[04/28 00:45:33      0s] 		8 CPU jobs allowed with the current license(s). Use set_multi_cpu_usage to set your required CPU count.
[04/28 00:45:43      9s] 
[04/28 00:45:43      9s] 
[04/28 00:45:48     14s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v21.17-s075_1 (64bit) 03/15/2023 11:17 (Linux 3.10.0-693.el7.x86_64)
[04/28 00:45:51     16s] @(#)CDS: NanoRoute 21.17-s075_1 NR230308-2354/21_17-UB (database version 18.20.604) {superthreading v2.17}
[04/28 00:45:51     16s] @(#)CDS: AAE 21.17-s026 (64bit) 03/15/2023 (Linux 3.10.0-693.el7.x86_64)
[04/28 00:45:51     16s] @(#)CDS: CTE 21.17-s025_1 () Mar 14 2023 11:00:06 ( )
[04/28 00:45:51     16s] @(#)CDS: SYNTECH 21.17-s007_1 () Feb 20 2023 06:56:35 ( )
[04/28 00:45:51     16s] @(#)CDS: CPE v21.17-s068
[04/28 00:45:51     16s] @(#)CDS: IQuantus/TQuantus 21.1.1-s939 (64bit) Wed Nov 9 09:34:24 PST 2022 (Linux 3.10.0-693.el7.x86_64)
[04/28 00:45:51     16s] @(#)CDS: OA 22.60-p087 Thu Feb  9 09:35:26 2023
[04/28 00:45:51     16s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[04/28 00:45:51     16s] @(#)CDS: RCDB 11.15.0
[04/28 00:45:51     16s] @(#)CDS: STYLUS 21.12-s019_1 (12/20/2022 05:13 PST)
[04/28 00:45:51     16s] @(#)CDS: SystemPlanner-21.17Rel-10251 (21.17) (2023-02-02 17:22:51+0800)
[04/28 00:45:51     16s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_36387_asicfab.ecn.purdue.edu_vkevat_dNYxUW.

[04/28 00:45:51     16s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_36387_asicfab.ecn.purdue.edu_vkevat_dNYxUW.
[04/28 00:45:51     16s] 
[04/28 00:45:51     16s] Change the soft stacksize limit to 0.2%RAM (514 mbytes). Set global soft_stack_size_limit to change the value.
[04/28 00:45:52     17s] [INFO] Loading PVS 23.11 fill procedures
[04/28 00:45:54     19s] 
[04/28 00:45:54     19s] **INFO:  MMMC transition support version v31-84 
[04/28 00:45:54     19s] 
[04/28 00:45:57     22s] @innovus 1> source runPnR.tcl 
#@ Begin verbose source (pre): source runPnR.tcl 
[04/28 00:46:25     23s] @file 1: ###############################################################
[04/28 00:46:25     23s] @file 2: # PnR Flow Script for Cadence Innovus
[04/28 00:46:25     23s] @file 3: ###############################################################
[04/28 00:46:25     23s] @file 4:
[04/28 00:46:25     23s] @file 5: # --- Setup: Set search paths for netlist, LEF, and MMMC view files ---
[04/28 00:46:25     23s] @@file 6: set_db init_netlist_files ../Synthesis/outputs/tpu_netlist.v
[04/28 00:46:25     23s] @@file 7: set_db init_lef_files {../LEF/gsclib045_tech.lef ../LEF/gsclib045_macro.lef}
[04/28 00:46:25     23s] @@file 8: set_db init_power_nets VDD
[04/28 00:46:25     23s] @@file 9: set_db init_ground_nets VSS
[04/28 00:46:25     23s] @@file 10: set_db init_mmmc_files  tpu.view
[04/28 00:46:25     23s] @file 11:
[04/28 00:46:25     23s] @file 12: # --- Read MMMC view, LEF, and netlist ---
[04/28 00:46:25     23s] @@file 13: read_mmmc tpu.view
[04/28 00:46:25     23s] #@ Begin verbose source tpu.view (pre)
[04/28 00:46:25     23s] @file 1:
[04/28 00:46:25     23s] @@file 2: create_library_set -name max_timing\
[04/28 00:46:25     23s]    -timing ../LIB/slow_vdd1v0_basicCells.lib
[04/28 00:46:25     23s] @file 4:
[04/28 00:46:25     23s] @@file 5: create_library_set -name min_timing\
[04/28 00:46:25     23s]    -timing ../LIB/fast_vdd1v0_basicCells.lib
[04/28 00:46:25     23s] @file 7:
[04/28 00:46:25     23s] @@file 8: create_timing_condition -name default_mapping_tc_2\
[04/28 00:46:25     23s]    -library_sets min_timing
[04/28 00:46:25     23s] @@file 10: create_timing_condition -name default_mapping_tc_1\
[04/28 00:46:25     23s]    -library_sets max_timing
[04/28 00:46:25     23s] @file 12:
[04/28 00:46:25     23s] @@file 13: create_rc_corner -name rccorners\
[04/28 00:46:25     23s]    -cap_table ../Captable/cln28hpl_1p10m+alrdl_5x2yu2yz_typical.capTbl\
[04/28 00:46:25     23s]    -pre_route_res 1\
[04/28 00:46:25     23s]    -post_route_res 1\
[04/28 00:46:25     23s]    -pre_route_cap 1\
[04/28 00:46:25     23s]    -post_route_cap 1\
[04/28 00:46:25     23s]    -post_route_cross_cap 1\
[04/28 00:46:25     23s]    -pre_route_clock_res 0\
[04/28 00:46:25     23s]    -pre_route_clock_cap 0\
[04/28 00:46:25     23s]    -qrc_tech ../QRC_tech/gpdk045.tch
[04/28 00:46:25     23s] @file 23:
[04/28 00:46:25     23s] @@file 24: create_delay_corner -name max_delay\
[04/28 00:46:25     23s]    -timing_condition {default_mapping_tc_1}\
[04/28 00:46:25     23s]    -rc_corner rccorners
[04/28 00:46:25     23s] @@file 27: create_delay_corner -name min_delay\
[04/28 00:46:25     23s]    -timing_condition {default_mapping_tc_2}\
[04/28 00:46:25     23s]    -rc_corner rccorners
[04/28 00:46:25     23s] @file 30:
[04/28 00:46:25     23s] @@file 31: create_constraint_mode -name sdc_cons\
[04/28 00:46:25     23s]    -sdc_files\
[04/28 00:46:25     23s]     ../Synthesis/outputs/tpu_sdc.sdc 
[04/28 00:46:25     23s] @file 34:
[04/28 00:46:25     23s] @@file 35: create_analysis_view -name wc -constraint_mode sdc_cons -delay_corner max_delay
[04/28 00:46:25     23s] @@file 36: create_analysis_view -name bc -constraint_mode sdc_cons -delay_corner min_delay
[04/28 00:46:25     23s] @file 37:
[04/28 00:46:25     23s] @@file 38: set_analysis_view -setup wc -hold bc
[04/28 00:46:25     23s] @file 39:
[04/28 00:46:25     23s] #@ End verbose source tpu.view
[04/28 00:46:25     23s] Reading max_timing timing library '/scratch/asicfab/a/vkevat/Design-and-Implementation-of-8x8-Systolic-Array/LIB/slow_vdd1v0_basicCells.lib' ...
[04/28 00:46:25     24s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /scratch/asicfab/a/vkevat/Design-and-Implementation-of-8x8-Systolic-Array/LIB/slow_vdd1v0_basicCells.lib)
[04/28 00:46:25     24s] Read 480 cells in library 'slow_vdd1v0' 
[04/28 00:46:25     24s] Reading min_timing timing library '/scratch/asicfab/a/vkevat/Design-and-Implementation-of-8x8-Systolic-Array/LIB/fast_vdd1v0_basicCells.lib' ...
[04/28 00:46:26     24s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /scratch/asicfab/a/vkevat/Design-and-Implementation-of-8x8-Systolic-Array/LIB/fast_vdd1v0_basicCells.lib)
[04/28 00:46:26     24s] Read 480 cells in library 'fast_vdd1v0' 
[04/28 00:46:26     24s] Ending "PreSetAnalysisView" (total cpu=0:00:01.0, real=0:00:01.0, peak res=826.2M, current mem=775.1M)
[04/28 00:46:26     24s] @@file 14: read_physical -lef {../LEF/gsclib045_tech.lef ../LEF/gsclib045_macro.lef}
[04/28 00:46:26     24s] 
[04/28 00:46:26     24s] Loading LEF file ../LEF/gsclib045_tech.lef ...
[04/28 00:46:26     24s] 
[04/28 00:46:26     24s] Loading LEF file ../LEF/gsclib045_macro.lef ...
[04/28 00:46:26     24s] Set DBUPerIGU to M2 pitch 400.
[04/28 00:46:26     25s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[04/28 00:46:26     25s] Type 'man IMPLF-200' for more detail.
[04/28 00:46:26     25s] 
[04/28 00:46:26     25s] ##  Check design process and node:  
[04/28 00:46:26     25s] ##  Both design process and tech node are not set.
[04/28 00:46:26     25s] 
[04/28 00:46:26     25s] @@file 15: read_netlist ../Synthesis/outputs/tpu_netlist.v -top tpu_top
[04/28 00:46:26     25s] #% Begin Load netlist data ... (date=04/28 00:46:26, mem=784.2M)
[04/28 00:46:26     25s] *** Begin netlist parsing (mem=1170.8M) ***
[04/28 00:46:26     25s] Created 480 new cells from 2 timing libraries.
[04/28 00:46:26     25s] Reading netlist ...
[04/28 00:46:26     25s] Backslashed names will retain backslash and a trailing blank character.
[04/28 00:46:26     25s] Reading verilog netlist '../Synthesis/outputs/tpu_netlist.v'
[04/28 00:46:26     25s] 
[04/28 00:46:26     25s] *** Memory Usage v#1 (Current mem = 1183.754M, initial mem = 487.016M) ***
[04/28 00:46:26     25s] *** End netlist parsing (cpu=0:00:00.2, real=0:00:00.0, mem=1183.8M) ***
[04/28 00:46:26     25s] #% End Load netlist data ... (date=04/28 00:46:26, total cpu=0:00:00.2, real=0:00:00.0, peak res=803.3M, current mem=803.3M)
[04/28 00:46:26     25s] Set top cell to tpu_top.
[04/28 00:46:27     26s] Hooked 960 DB cells to tlib cells.
[04/28 00:46:27     26s] Ending "BindLib:" (total cpu=0:00:00.1, real=0:00:00.0, peak res=814.1M, current mem=814.1M)
[04/28 00:46:27     26s] Starting recursive module instantiation check.
[04/28 00:46:27     26s] No recursion found.
[04/28 00:46:27     26s] Building hierarchical netlist for Cell tpu_top ...
[04/28 00:46:27     26s] *** Netlist is unique.
[04/28 00:46:27     26s] Setting Std. cell height to 3420 DBU (smallest netlist inst).
[04/28 00:46:27     26s] ** info: there are 1060 modules.
[04/28 00:46:27     26s] ** info: there are 22030 stdCell insts.
[04/28 00:46:27     26s] 
[04/28 00:46:27     26s] *** Memory Usage v#1 (Current mem = 1251.180M, initial mem = 487.016M) ***
[04/28 00:46:27     26s] @@file 16: init_design
[04/28 00:46:27     26s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[04/28 00:46:27     26s] Type 'man IMPFP-3961' for more detail.
[04/28 00:46:27     26s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[04/28 00:46:27     26s] Type 'man IMPFP-3961' for more detail.
[04/28 00:46:27     26s] Start create_tracks
[04/28 00:46:28     26s] Extraction setup Started 
[04/28 00:46:28     26s] 
[04/28 00:46:28     26s] Trim Metal Layers:
[04/28 00:46:28     26s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[04/28 00:46:28     26s] **WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for pre_route and post_route extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for pre_route and post_route (effort level medium/high/signoff) extraction engines.
[04/28 00:46:28     26s] Type 'man IMPEXT-6202' for more detail.
[04/28 00:46:28     26s] Reading Capacitance Table File ../Captable/cln28hpl_1p10m+alrdl_5x2yu2yz_typical.capTbl ...
[04/28 00:46:28     26s] Cap table was created using Encounter 10.10-b056_1.
[04/28 00:46:28     26s] Process name: cln28hpl_1p10m+alrdl_5x2yu2yz_typical.
[04/28 00:46:28     26s] Set Shrink Factor to 0.90000
[04/28 00:46:28     26s] Importing multi-corner RC tables ... 
[04/28 00:46:28     26s] Summary of Active RC-Corners : 
[04/28 00:46:28     26s]  
[04/28 00:46:28     26s]  Analysis View: wc
[04/28 00:46:28     26s]     RC-Corner Name        : rccorners
[04/28 00:46:28     26s]     RC-Corner Index       : 0
[04/28 00:46:28     26s]     RC-Corner Temperature : 25 Celsius
[04/28 00:46:28     26s]     RC-Corner Cap Table   : '../Captable/cln28hpl_1p10m+alrdl_5x2yu2yz_typical.capTbl'
[04/28 00:46:28     26s]     RC-Corner PreRoute Res Factor         : 1
[04/28 00:46:28     26s]     RC-Corner PreRoute Cap Factor         : 1
[04/28 00:46:28     26s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[04/28 00:46:28     26s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[04/28 00:46:28     26s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[04/28 00:46:28     26s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[04/28 00:46:28     26s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[04/28 00:46:28     26s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[04/28 00:46:28     26s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[04/28 00:46:28     26s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[04/28 00:46:28     26s]     RC-Corner Technology file: '../QRC_tech/gpdk045.tch'
[04/28 00:46:28     26s]  
[04/28 00:46:28     26s]  Analysis View: bc
[04/28 00:46:28     26s]     RC-Corner Name        : rccorners
[04/28 00:46:28     26s]     RC-Corner Index       : 0
[04/28 00:46:28     26s]     RC-Corner Temperature : 25 Celsius
[04/28 00:46:28     26s]     RC-Corner Cap Table   : '../Captable/cln28hpl_1p10m+alrdl_5x2yu2yz_typical.capTbl'
[04/28 00:46:28     26s]     RC-Corner PreRoute Res Factor         : 1
[04/28 00:46:28     26s]     RC-Corner PreRoute Cap Factor         : 1
[04/28 00:46:28     26s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[04/28 00:46:28     26s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[04/28 00:46:28     26s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[04/28 00:46:28     26s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[04/28 00:46:28     26s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[04/28 00:46:28     26s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[04/28 00:46:28     26s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[04/28 00:46:28     26s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[04/28 00:46:28     26s]     RC-Corner Technology file: '../QRC_tech/gpdk045.tch'
[04/28 00:46:28     26s] 
[04/28 00:46:28     26s] Trim Metal Layers:
[04/28 00:46:28     26s] LayerId::1 widthSet size::4
[04/28 00:46:28     26s] LayerId::2 widthSet size::4
[04/28 00:46:28     26s] LayerId::3 widthSet size::4
[04/28 00:46:28     26s] LayerId::4 widthSet size::4
[04/28 00:46:28     26s] LayerId::5 widthSet size::4
[04/28 00:46:28     26s] LayerId::6 widthSet size::4
[04/28 00:46:28     26s] LayerId::7 widthSet size::5
[04/28 00:46:28     26s] LayerId::8 widthSet size::5
[04/28 00:46:28     26s] LayerId::9 widthSet size::5
[04/28 00:46:28     26s] LayerId::10 widthSet size::4
[04/28 00:46:28     26s] LayerId::11 widthSet size::3
[04/28 00:46:28     26s] eee: pegSigSF::1.070000
[04/28 00:46:28     26s] Updating RC grid for preRoute extraction ...
[04/28 00:46:28     26s] Initializing multi-corner capacitance tables ... 
[04/28 00:46:28     26s] Initializing multi-corner resistance tables ...
[04/28 00:46:28     26s] Creating RPSQ from WeeR and WRes ...
[04/28 00:46:28     26s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/28 00:46:28     26s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/28 00:46:28     26s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/28 00:46:28     26s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/28 00:46:28     26s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/28 00:46:28     26s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/28 00:46:28     26s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/28 00:46:28     26s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/28 00:46:28     26s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/28 00:46:28     26s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/28 00:46:28     26s] eee: l::11 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/28 00:46:28     26s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[04/28 00:46:28     26s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.772700 newSi=0.000000 wHLS=1.931750 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[04/28 00:46:28     26s] *Info: initialize multi-corner CTS.
[04/28 00:46:28     26s] Ending "SetAnalysisView" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1104.0M, current mem=851.5M)
[04/28 00:46:28     26s] Reading timing constraints file '../Synthesis/outputs/tpu_sdc.sdc' ...
[04/28 00:46:28     26s] Current (total cpu=0:00:27.0, real=0:00:55.0, peak res=1120.3M, current mem=1120.3M)
[04/28 00:46:28     27s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../Synthesis/outputs/tpu_sdc.sdc, Line 9).
[04/28 00:46:28     27s] 
[04/28 00:46:28     27s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../Synthesis/outputs/tpu_sdc.sdc, Line 10).
[04/28 00:46:28     27s] 
[04/28 00:46:28     27s] tpu_top
[04/28 00:46:28     27s] INFO (CTE): Reading of timing constraints file ../Synthesis/outputs/tpu_sdc.sdc completed, with 2 WARNING
[04/28 00:46:28     27s] Ending "Constraint file reading stats" (total cpu=0:00:00.2, real=0:00:00.0, peak res=1171.3M, current mem=1171.3M)
[04/28 00:46:28     27s] Current (total cpu=0:00:27.1, real=0:00:55.0, peak res=1171.3M, current mem=1171.3M)
[04/28 00:46:28     27s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[04/28 00:46:28     27s] 
[04/28 00:46:28     27s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[04/28 00:46:28     27s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[04/28 00:46:28     27s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[04/28 00:46:28     27s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[04/28 00:46:28     27s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[04/28 00:46:28     27s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[04/28 00:46:28     27s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[04/28 00:46:28     27s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[04/28 00:46:28     27s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[04/28 00:46:28     27s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[04/28 00:46:28     27s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[04/28 00:46:28     27s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[04/28 00:46:28     27s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[04/28 00:46:28     27s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[04/28 00:46:28     27s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[04/28 00:46:28     27s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[04/28 00:46:28     27s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[04/28 00:46:28     27s] Summary for sequential cells identification: 
[04/28 00:46:28     27s]   Identified SBFF number: 104
[04/28 00:46:28     27s]   Identified MBFF number: 0
[04/28 00:46:28     27s]   Identified SB Latch number: 0
[04/28 00:46:28     27s]   Identified MB Latch number: 0
[04/28 00:46:28     27s]   Not identified SBFF number: 16
[04/28 00:46:28     27s]   Not identified MBFF number: 0
[04/28 00:46:28     27s]   Not identified SB Latch number: 0
[04/28 00:46:28     27s]   Not identified MB Latch number: 0
[04/28 00:46:28     27s]   Number of sequential cells which are not FFs: 32
[04/28 00:46:28     27s] Total number of combinational cells: 318
[04/28 00:46:28     27s] Total number of sequential cells: 152
[04/28 00:46:28     27s] Total number of tristate cells: 10
[04/28 00:46:28     27s] Total number of level shifter cells: 0
[04/28 00:46:28     27s] Total number of power gating cells: 0
[04/28 00:46:28     27s] Total number of isolation cells: 0
[04/28 00:46:28     27s] Total number of power switch cells: 0
[04/28 00:46:28     27s] Total number of pulse generator cells: 0
[04/28 00:46:28     27s] Total number of always on buffers: 0
[04/28 00:46:28     27s] Total number of retention cells: 0
[04/28 00:46:28     27s] Total number of physical cells: 0
[04/28 00:46:28     27s] List of usable buffers: BUFX12 BUFX16 BUFX20 CLKBUFX2 BUFX3 BUFX4 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX6 CLKBUFX8
[04/28 00:46:28     27s] Total number of usable buffers: 15
[04/28 00:46:28     27s] List of unusable buffers: BUFX2
[04/28 00:46:28     27s] Total number of unusable buffers: 1
[04/28 00:46:28     27s] List of usable inverters: CLKINVX1 CLKINVX2 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX3 CLKINVX6 CLKINVX8 INVX1 INVX2 INVX12 INVX16 INVX20 INVXL INVX3 INVX4 INVX6 INVX8
[04/28 00:46:28     27s] Total number of usable inverters: 19
[04/28 00:46:28     27s] List of unusable inverters:
[04/28 00:46:28     27s] Total number of unusable inverters: 0
[04/28 00:46:28     27s] List of identified usable delay cells: DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4
[04/28 00:46:28     27s] Total number of identified usable delay cells: 8
[04/28 00:46:28     27s] List of identified unusable delay cells:
[04/28 00:46:28     27s] Total number of identified unusable delay cells: 0
[04/28 00:46:28     27s] 
[04/28 00:46:28     27s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[04/28 00:46:28     27s] 
[04/28 00:46:28     27s] TimeStamp Deleting Cell Server Begin ...
[04/28 00:46:28     27s] 
[04/28 00:46:28     27s] TimeStamp Deleting Cell Server End ...
[04/28 00:46:28     27s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1174.1M, current mem=1174.1M)
[04/28 00:46:28     27s] 
[04/28 00:46:28     27s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/28 00:46:28     27s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[04/28 00:46:28     27s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[04/28 00:46:28     27s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[04/28 00:46:28     27s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[04/28 00:46:28     27s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[04/28 00:46:28     27s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[04/28 00:46:28     27s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[04/28 00:46:28     27s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[04/28 00:46:28     27s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[04/28 00:46:28     27s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[04/28 00:46:28     27s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[04/28 00:46:28     27s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[04/28 00:46:28     27s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[04/28 00:46:28     27s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[04/28 00:46:28     27s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[04/28 00:46:28     27s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[04/28 00:46:28     27s] Summary for sequential cells identification: 
[04/28 00:46:28     27s]   Identified SBFF number: 104
[04/28 00:46:28     27s]   Identified MBFF number: 0
[04/28 00:46:28     27s]   Identified SB Latch number: 0
[04/28 00:46:28     27s]   Identified MB Latch number: 0
[04/28 00:46:28     27s]   Not identified SBFF number: 16
[04/28 00:46:28     27s]   Not identified MBFF number: 0
[04/28 00:46:28     27s]   Not identified SB Latch number: 0
[04/28 00:46:28     27s]   Not identified MB Latch number: 0
[04/28 00:46:28     27s]   Number of sequential cells which are not FFs: 32
[04/28 00:46:28     27s]  Visiting view : wc
[04/28 00:46:28     27s]    : PowerDomain = none : Weighted F : unweighted  = 36.80 (1.000) with rcCorner = 0
[04/28 00:46:28     27s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[04/28 00:46:28     27s]  Visiting view : bc
[04/28 00:46:28     27s]    : PowerDomain = none : Weighted F : unweighted  = 11.90 (1.000) with rcCorner = 0
[04/28 00:46:28     27s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[04/28 00:46:28     27s] TLC MultiMap info (StdDelay):
[04/28 00:46:28     27s]   : min_delay + min_timing + 1 + no RcCorner := 5.3ps
[04/28 00:46:28     27s]   : min_delay + min_timing + 1 + rccorners := 11.9ps
[04/28 00:46:28     27s]   : max_delay + max_timing + 1 + no RcCorner := 20.1ps
[04/28 00:46:28     27s]   : max_delay + max_timing + 1 + rccorners := 36.8ps
[04/28 00:46:28     27s]  Setting StdDelay to: 36.8ps
[04/28 00:46:28     27s] 
[04/28 00:46:28     27s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/28 00:46:28     27s] 
[04/28 00:46:28     27s] TimeStamp Deleting Cell Server Begin ...
[04/28 00:46:28     27s] 
[04/28 00:46:28     27s] TimeStamp Deleting Cell Server End ...
[04/28 00:46:28     27s] @file 17:
[04/28 00:46:28     27s] @file 18: # --- Connect global power and ground nets ---
[04/28 00:46:28     27s] @@file 19: connect_global_net VDD -type pg_pin -pin_base_name VDD -inst_base_name *
[04/28 00:46:28     27s] @@file 20: connect_global_net VSS -type pg_pin -pin_base_name VSS -inst_base_name *
[04/28 00:46:28     27s] @file 21:
[04/28 00:46:28     27s] @file 22: # --- Create Floorplan and assign I/O pins ---
[04/28 00:46:28     27s] @@file 23: create_floorplan -core_margins_by die -site CoreSite -core_density_size 1.0 0.6 10 10 10 10
[04/28 00:46:28     27s] Adjusting coreMargin bottom  to finFet grid (PlacementGrid) : after adjusting :10.07
[04/28 00:46:28     27s] Adjusting coreMargin top     to finFet grid (PlacementGrid) : after adjusting :10.07
[04/28 00:46:28     27s] Adjusting core size to PlacementGrid : width :316.4 height : 312.93
[04/28 00:46:28     27s] **WARN: (IMPFP-3961):	The techSite 'CornerSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[04/28 00:46:28     27s] Type 'man IMPFP-3961' for more detail.
[04/28 00:46:28     27s] **WARN: (IMPFP-3961):	The techSite 'IOSite' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[04/28 00:46:28     27s] Type 'man IMPFP-3961' for more detail.
[04/28 00:46:28     27s] Start create_tracks
[04/28 00:46:28     27s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current create_floorplan objects are automatically derived based on specified new create_floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[04/28 00:46:28     27s] @file 24: #create_row -site CoreSiteDouble -spacing 3.42 -limit_rows_in_core
[04/28 00:46:28     27s] @@file 25: create_row -site CoreSiteDouble -limit_rows_in_core
[04/28 00:46:28     27s] **Info : None of options "-area" and "-rects" inputed, use core box as target area. Suggest use command "init_core_rows" to generate rows for whole chip, which can automatically detect configuration in lib and generate rows.
[04/28 00:46:28     27s] 
[04/28 00:46:28     27s] @@file 26: read_io_file pins.io
[04/28 00:46:28     27s] Reading IO assignment file "pins.io" ...
[04/28 00:46:28     27s] @file 27:
[04/28 00:46:28     27s] @file 28: # --- Power Planning: Add rings and stripes for VDD/VSS distribution ---
[04/28 00:46:28     27s] @@file 29: set_db add_rings_skip_shared_inner_ring none
[04/28 00:46:28     27s] @@file 30: set_db add_rings_avoid_short 1
[04/28 00:46:28     27s] add_rings command will avoid shorts while creating rings.
[04/28 00:46:28     27s] @@file 31: set_db add_rings_ignore_rows 0
[04/28 00:46:28     27s] add_rings command will consider rows while creating rings.
[04/28 00:46:28     27s] @@file 32: set_db add_rings_extend_over_row 0
[04/28 00:46:28     27s] add_rings command will disallow rings to go over rows.
[04/28 00:46:28     27s] @@file 33: add_rings -type core_rings -jog_distance 0.6 -threshold 0.6 -nets {VDD VSS} -follow core -layer {bottom Metal11 top Metal11 right Metal10 left Metal10} -width 0.7 -spacing .4 -offset 0.6
[04/28 00:46:28     27s] #% Begin add_rings (date=04/28 00:46:28, mem=1177.3M)
[04/28 00:46:28     27s] 
[04/28 00:46:28     27s] 
[04/28 00:46:28     27s] viaInitial starts at Mon Apr 28 00:46:28 2025
[04/28 00:46:28     27s] viaInitial ends at Mon Apr 28 00:46:28 2025
[04/28 00:46:28     27s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1583.4M)
[04/28 00:46:28     27s] Ring generation is complete.
[04/28 00:46:28     27s] vias are now being generated.
[04/28 00:46:28     27s] add_rings created 8 wires.
[04/28 00:46:28     27s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[04/28 00:46:28     27s] +--------+----------------+----------------+
[04/28 00:46:28     27s] |  Layer |     Created    |     Deleted    |
[04/28 00:46:28     27s] +--------+----------------+----------------+
[04/28 00:46:28     27s] | Metal10|        4       |       NA       |
[04/28 00:46:28     27s] |  Via10 |        8       |        0       |
[04/28 00:46:28     27s] | Metal11|        4       |       NA       |
[04/28 00:46:28     27s] +--------+----------------+----------------+
[04/28 00:46:28     27s] #% End add_rings (date=04/28 00:46:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=1179.9M, current mem=1179.9M)
[04/28 00:46:28     27s] @@file 34: add_stripes -block_ring_top_layer_limit Metal11 -max_same_layer_jog_length 0.44 -pad_core_ring_bottom_layer_limit Metal9 -set_to_set_distance 5 -pad_core_ring_top_layer_limit Metal11 -spacing 0.4 -merge_stripes_value 0.6 -layer Metal10 -block_ring_bottom_layer_limit Metal9 -width 0.3 -nets {VDD VSS} 
[04/28 00:46:28     27s] #% Begin add_stripes (date=04/28 00:46:28, mem=1179.9M)
[04/28 00:46:29     27s] 
[04/28 00:46:29     27s] Initialize fgc environment(mem: 1585.4M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1585.4M)
[04/28 00:46:29     27s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1585.4M)
[04/28 00:46:29     27s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1585.4M)
[04/28 00:46:29     27s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1585.4M)
[04/28 00:46:29     27s] Starting stripe generation ...
[04/28 00:46:29     27s] Non-Default Mode Option Settings :
[04/28 00:46:29     27s]   NONE
[04/28 00:46:29     27s] **WARN: (IMPPP-354):	The power planner did not generate the vertical stripe at 10.150000 8.770000 10.150000 323.600006 with width 0.300000 due to one of these reasons: the stripe would merge with rings, the stripe could not connect to any legal target, or the stripe would break the design rule.
[04/28 00:46:29     27s] Type 'man IMPPP-354' for more detail.
[04/28 00:46:29     27s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1585.4M)
[04/28 00:46:29     27s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1585.4M)
[04/28 00:46:29     27s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1585.4M)
[04/28 00:46:29     27s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1585.4M)
[04/28 00:46:29     27s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1585.4M)
[04/28 00:46:29     27s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1585.4M)
[04/28 00:46:29     27s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1585.4M)
[04/28 00:46:29     27s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1585.4M)
[04/28 00:46:29     27s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1585.4M)
[04/28 00:46:29     27s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1585.4M)
[04/28 00:46:29     27s] Stripe generation is complete.
[04/28 00:46:29     27s] vias are now being generated.
[04/28 00:46:29     27s] add_stripes created 127 wires.
[04/28 00:46:29     27s] ViaGen created 254 vias, deleted 0 via to avoid violation.
[04/28 00:46:29     27s] +--------+----------------+----------------+
[04/28 00:46:29     27s] |  Layer |     Created    |     Deleted    |
[04/28 00:46:29     27s] +--------+----------------+----------------+
[04/28 00:46:29     27s] | Metal10|       127      |       NA       |
[04/28 00:46:29     27s] |  Via10 |       254      |        0       |
[04/28 00:46:29     27s] +--------+----------------+----------------+
[04/28 00:46:29     27s] #% End add_stripes (date=04/28 00:46:29, total cpu=0:00:00.1, real=0:00:01.0, peak res=1181.0M, current mem=1181.0M)
[04/28 00:46:29     27s] @@file 35: route_special -connect core_pin -layer_change_range { Metal1(1) Metal11(11) } -block_pin_target nearest_target -core_pin_target first_after_row_end -allow_jogging 1 -crossover_via_layer_range { Metal1(1) Metal11(11) } -nets { VDD VSS } -allow_layer_change 1 -target_via_layer_range { Metal1(1) Metal11(11) }
[04/28 00:46:29     27s] #% Begin route_special (date=04/28 00:46:29, mem=1181.0M)
[04/28 00:46:29     27s] **WARN: (IMPSR-4058):	Route_special option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
[04/28 00:46:29     27s] *** Begin SPECIAL ROUTE on Mon Apr 28 00:46:29 2025 ***
[04/28 00:46:29     27s] SPECIAL ROUTE ran on directory: /scratch/asicfab/a/vkevat/Design-and-Implementation-of-8x8-Systolic-Array/PNR
[04/28 00:46:29     27s] SPECIAL ROUTE ran on machine: asicfab.ecn.purdue.edu (Linux 3.10.0-1160.119.1.el7.x86_64 x86_64 2.30Ghz)
[04/28 00:46:29     27s] 
[04/28 00:46:29     27s] Begin option processing ...
[04/28 00:46:29     27s] srouteConnectPowerBump set to false
[04/28 00:46:29     27s] routeSelectNet set to "VDD VSS"
[04/28 00:46:29     27s] routeSpecial set to true
[04/28 00:46:29     27s] srouteBottomLayerLimit set to 1
[04/28 00:46:29     27s] srouteBottomTargetLayerLimit set to 1
[04/28 00:46:29     27s] srouteConnectBlockPin set to false
[04/28 00:46:29     27s] srouteConnectConverterPin set to false
[04/28 00:46:29     27s] srouteConnectPadPin set to false
[04/28 00:46:29     27s] srouteConnectStripe set to false
[04/28 00:46:29     27s] srouteCrossoverViaBottomLayer set to 1
[04/28 00:46:29     27s] srouteCrossoverViaTopLayer set to 11
[04/28 00:46:29     27s] srouteFollowCorePinEnd set to 3
[04/28 00:46:29     27s] srouteFollowPadPin set to false
[04/28 00:46:29     27s] srouteJogControl set to "preferWithChanges differentLayer"
[04/28 00:46:29     27s] sroutePadPinAllPorts set to true
[04/28 00:46:29     27s] sroutePreserveExistingRoutes set to true
[04/28 00:46:29     27s] srouteRoutePowerBarPortOnBothDir set to true
[04/28 00:46:29     27s] srouteStopBlockPin set to "nearestTarget"
[04/28 00:46:29     27s] srouteTopLayerLimit set to 11
[04/28 00:46:29     27s] srouteTopTargetLayerLimit set to 11
[04/28 00:46:29     27s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3032.00 megs.
[04/28 00:46:29     27s] 
[04/28 00:46:29     27s] Reading DB technology information...
[04/28 00:46:29     27s] Finished reading DB technology information.
[04/28 00:46:29     27s] Reading floorplan and netlist information...
[04/28 00:46:29     27s] Finished reading floorplan and netlist information.
[04/28 00:46:29     27s] **WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
[04/28 00:46:29     27s] Read in 24 layers, 11 routing layers, 1 overlap layer
[04/28 00:46:29     27s] Read in 2 nondefault rules, 0 used
[04/28 00:46:29     27s] Read in 574 macros, 72 used
[04/28 00:46:29     27s] Read in 72 components
[04/28 00:46:29     27s]   72 core components: 72 unplaced, 0 placed, 0 fixed
[04/28 00:46:29     27s] Read in 577 physical pins
[04/28 00:46:29     27s]   577 physical pins: 0 unplaced, 577 placed, 0 fixed
[04/28 00:46:29     27s] Read in 577 nets
[04/28 00:46:29     27s] Read in 2 special nets, 2 routed
[04/28 00:46:29     27s] Read in 721 terminals
[04/28 00:46:29     27s] 2 nets selected.
[04/28 00:46:29     27s] 
[04/28 00:46:29     27s] Begin power routing ...
[04/28 00:46:30     29s] CPU time for VDD FollowPin 1 seconds
[04/28 00:46:32     30s] CPU time for VSS FollowPin 1 seconds
[04/28 00:46:32     31s]   Number of Core ports routed: 368
[04/28 00:46:32     31s]   Number of Followpin connections: 184
[04/28 00:46:32     31s] End power routing: cpu: 0:00:03, real: 0:00:03, peak: 3075.00 megs.
[04/28 00:46:32     31s] 
[04/28 00:46:32     31s] 
[04/28 00:46:32     31s] 
[04/28 00:46:32     31s]  Begin updating DB with routing results ...
[04/28 00:46:32     31s]  Updating DB with 577 io pins ...
[04/28 00:46:32     31s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[04/28 00:46:32     31s] Pin and blockage extraction finished
[04/28 00:46:32     31s] 
[04/28 00:46:32     31s] route_special created 552 wires.
[04/28 00:46:32     31s] ViaGen created 108468 vias, deleted 0 via to avoid violation.
[04/28 00:46:32     31s] +--------+----------------+----------------+
[04/28 00:46:32     31s] |  Layer |     Created    |     Deleted    |
[04/28 00:46:32     31s] +--------+----------------+----------------+
[04/28 00:46:32     31s] | Metal1 |       552      |       NA       |
[04/28 00:46:32     31s] |  Via1  |      12052     |        0       |
[04/28 00:46:32     31s] |  Via2  |      12052     |        0       |
[04/28 00:46:32     31s] |  Via3  |      12052     |        0       |
[04/28 00:46:32     31s] |  Via4  |      12052     |        0       |
[04/28 00:46:32     31s] |  Via5  |      12052     |        0       |
[04/28 00:46:32     31s] |  Via6  |      12052     |        0       |
[04/28 00:46:32     31s] |  Via7  |      12052     |        0       |
[04/28 00:46:32     31s] |  Via8  |      12052     |        0       |
[04/28 00:46:32     31s] |  Via9  |      12052     |        0       |
[04/28 00:46:32     31s] +--------+----------------+----------------+
[04/28 00:46:32     31s] #% End route_special (date=04/28 00:46:32, total cpu=0:00:03.5, real=0:00:03.0, peak res=1235.7M, current mem=1202.7M)
[04/28 00:46:32     31s] @file 36:
[04/28 00:46:32     31s] @file 37: # --- Optional: Read Scan DEF if using scan chains (currently commented out) ---
[04/28 00:46:32     31s] @file 38: #read_def counter.scandef
[04/28 00:46:32     31s] @file 39: #set_db reorder_scan_comp_logic true
[04/28 00:46:32     31s] @file 40:
[04/28 00:46:32     31s] @file 41: # Set process node and flow effort
[04/28 00:46:32     31s] @@file 42: set_db design_process_node 45
[04/28 00:46:32     31s] ##  Process: 45            (User Set)               
[04/28 00:46:32     31s] ##     Node: (not set)                           
[04/28 00:46:32     31s] 
[04/28 00:46:32     31s] ##  Check design process and node:  
[04/28 00:46:32     31s] ##  Design tech node is not set.
[04/28 00:46:32     31s] 
[04/28 00:46:32     31s] Applying the recommended capacitance filtering threshold values for 45nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[04/28 00:46:32     31s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[04/28 00:46:32     31s] 	Capacitance filtering mode(extract_rc_cap_filter_mode option of the set_db) is 'relative_and_coupling' for all engines.
[04/28 00:46:32     31s] 	The accuracy mode for post_route extract_rc_effort_level low extraction will be set to 'high'.
[04/28 00:46:32     31s] 	Default value for EffortLevel(extract_rc_effort_level option of the set_db) in post_route extraction mode is 'medium'.
[04/28 00:46:32     31s] @@file 43: set_db design_flow_effort extreme
[04/28 00:46:32     31s] **INFO: setDesignMode -flowEffort extreme -> setting 'setOptMode -expExtremeHighEffOpt true'
[04/28 00:46:32     31s] @file 44:
[04/28 00:46:32     31s] @file 45: # --- Placement Optimization ---
[04/28 00:46:32     31s] @file 46: #set_db [get_db base_cells *BUFX2*] .dont_use true
[04/28 00:46:32     31s] @file 47: # set_db [get_db base_cells *BUFX2*] .dont_touch true
[04/28 00:46:32     31s] @@file 48: place_opt_design
[04/28 00:46:32     31s] **INFO: User settings:
[04/28 00:46:39     38s] setDelayCalMode -engine                            aae
[04/28 00:46:39     38s] design_flow_effort                                 extreme
[04/28 00:46:39     38s] design_process_node                                45
[04/28 00:46:39     38s] extract_rc_coupling_cap_threshold                  0.1
[04/28 00:46:39     38s] extract_rc_relative_cap_threshold                  1.0
[04/28 00:46:39     38s] extract_rc_total_cap_threshold                     0.0
[04/28 00:46:39     38s] opt_area_recovery                                  true
[04/28 00:46:39     38s] opt_exp_flow_effort_extreme                        true
[04/28 00:46:39     38s] opt_reclaim_area_restructuring_effort              high
[04/28 00:46:39     38s] getDelayCalMode -engine                            aae
[04/28 00:46:39     38s] *** place_opt_design #1 [begin] : totSession cpu/real = 0:00:38.4/0:01:05.3 (0.6), mem = 1626.7M
[04/28 00:46:39     38s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[04/28 00:46:39     38s] 'set_default_switching_activity' finished successfully.
[04/28 00:46:39     38s] *** Starting GigaPlace ***
[04/28 00:46:39     38s] #optDebug: fT-E <X 2 3 1 0>
[04/28 00:46:39     38s] #optDebug: fT-E <X 2 3 1 0>
[04/28 00:46:39     38s] OPERPROF: Starting DPlace-Init at level 1, MEM:1626.7M, EPOCH TIME: 1745815599.875776
[04/28 00:46:39     38s] # Init pin-track-align, new floorplan.
[04/28 00:46:39     38s] Processing tracks to init pin-track alignment.
[04/28 00:46:39     38s] z: 2, totalTracks: 1
[04/28 00:46:39     38s] z: 4, totalTracks: 1
[04/28 00:46:39     38s] z: 6, totalTracks: 1
[04/28 00:46:39     38s] z: 8, totalTracks: 1
[04/28 00:46:39     38s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[04/28 00:46:39     38s] All LLGs are deleted
[04/28 00:46:39     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:46:39     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:46:39     38s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1626.7M, EPOCH TIME: 1745815599.990410
[04/28 00:46:39     38s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.000, MEM:1626.7M, EPOCH TIME: 1745815599.990713
[04/28 00:46:39     38s] # Building tpu_top llgBox search-tree.
[04/28 00:46:39     38s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:1626.7M, EPOCH TIME: 1745815599.994936
[04/28 00:46:39     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:46:39     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:46:39     38s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:1626.7M, EPOCH TIME: 1745815599.996530
[04/28 00:46:39     38s] Max number of tech site patterns supported in site array is 256.
[04/28 00:46:39     38s] Core basic site is CoreSite
[04/28 00:46:40     38s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:1626.7M, EPOCH TIME: 1745815600.020012
[04/28 00:46:40     38s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Create thread pool 0x7f2546d8e4b0.
[04/28 00:46:40     38s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[04/28 00:46:40     38s] After signature check, allow fast init is false, keep pre-filter is false.
[04/28 00:46:40     38s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[04/28 00:46:40     38s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.020, REAL:0.011, MEM:1754.7M, EPOCH TIME: 1745815600.031123
[04/28 00:46:40     38s] Use non-trimmed site array because memory saving is not enough.
[04/28 00:46:40     38s] SiteArray: non-trimmed site array dimensions = 183 x 1582
[04/28 00:46:40     38s] SiteArray: use 1,642,496 bytes
[04/28 00:46:40     38s] SiteArray: current memory after site array memory allocation 1756.3M
[04/28 00:46:40     38s] SiteArray: FP blocked sites are writable
[04/28 00:46:40     38s] Estimated cell power/ground rail width = 0.160 um
[04/28 00:46:40     38s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/28 00:46:40     38s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:1756.3M, EPOCH TIME: 1745815600.040938
[04/28 00:46:40     38s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.170, REAL:0.168, MEM:1756.3M, EPOCH TIME: 1745815600.208962
[04/28 00:46:40     38s] SiteArray: number of non floorplan blocked sites for llg default is 289506
[04/28 00:46:40     38s] Atter site array init, number of instance map data is 0.
[04/28 00:46:40     38s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.230, REAL:0.220, MEM:1756.3M, EPOCH TIME: 1745815600.216591
[04/28 00:46:40     38s] 
[04/28 00:46:40     38s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/28 00:46:40     38s] OPERPROF:     Starting CMU at level 3, MEM:1756.3M, EPOCH TIME: 1745815600.219121
[04/28 00:46:40     38s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:1756.3M, EPOCH TIME: 1745815600.221170
[04/28 00:46:40     38s] 
[04/28 00:46:40     38s] Bad Lib Cell Checking (CMU) is done! (0)
[04/28 00:46:40     38s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.240, REAL:0.232, MEM:1756.3M, EPOCH TIME: 1745815600.227350
[04/28 00:46:40     38s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:1756.3M, EPOCH TIME: 1745815600.227409
[04/28 00:46:40     38s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:1756.3M, EPOCH TIME: 1745815600.228096
[04/28 00:46:40     38s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:01.0, mem=1756.3MB).
[04/28 00:46:40     38s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.360, REAL:0.360, MEM:1756.3M, EPOCH TIME: 1745815600.235421
[04/28 00:46:40     38s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:1756.3M, EPOCH TIME: 1745815600.235469
[04/28 00:46:40     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:46:40     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:46:40     38s] All LLGs are deleted
[04/28 00:46:40     38s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:46:40     38s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:46:40     38s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1756.3M, EPOCH TIME: 1745815600.244668
[04/28 00:46:40     38s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1756.3M, EPOCH TIME: 1745815600.244855
[04/28 00:46:40     38s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.011, MEM:1756.3M, EPOCH TIME: 1745815600.246510
[04/28 00:46:40     38s] *** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:00:38.8/0:01:05.7 (0.6), mem = 1756.3M
[04/28 00:46:40     38s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[04/28 00:46:40     38s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 2841, percentage of missing scan cell = 0.00% (0 / 2841)
[04/28 00:46:40     38s] no activity file in design. spp won't run.
[04/28 00:46:40     39s] #Start colorize_geometry on Mon Apr 28 00:46:40 2025
[04/28 00:46:40     39s] #
[04/28 00:46:40     39s] ### Time Record (colorize_geometry) is installed.
[04/28 00:46:40     39s] ### Time Record (Pre Callback) is installed.
[04/28 00:46:40     39s] ### Time Record (Pre Callback) is uninstalled.
[04/28 00:46:40     39s] ### Time Record (DB Import) is installed.
[04/28 00:46:40     39s] #create default rule from bind_ndr_rule rule=0x7f2538df2ed0 0x7f2519984568
[04/28 00:46:40     39s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1114806324 placement=984943660 pin_access=1 inst_pattern=1 via=610195162 routing_via=1
[04/28 00:46:40     39s] ### Time Record (DB Import) is uninstalled.
[04/28 00:46:40     39s] ### Time Record (DB Export) is installed.
[04/28 00:46:40     39s] Extracting standard cell pins and blockage ...... 
[04/28 00:46:40     39s] Pin and blockage extraction finished
[04/28 00:46:40     39s] ### export design design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1114806324 placement=984943660 pin_access=1 inst_pattern=1 via=610195162 routing_via=1
[04/28 00:46:40     39s] ### Time Record (DB Export) is uninstalled.
[04/28 00:46:40     39s] ### Time Record (Post Callback) is installed.
[04/28 00:46:40     39s] ### Time Record (Post Callback) is uninstalled.
[04/28 00:46:40     39s] #
[04/28 00:46:40     39s] #colorize_geometry statistics:
[04/28 00:46:40     39s] #Cpu time = 00:00:00
[04/28 00:46:40     39s] #Elapsed time = 00:00:00
[04/28 00:46:40     39s] #Increased memory = 42.73 (MB)
[04/28 00:46:40     39s] #Total memory = 1264.63 (MB)
[04/28 00:46:40     39s] #Peak memory = 1266.66 (MB)
[04/28 00:46:40     39s] #Number of warnings = 0
[04/28 00:46:40     39s] #Total number of warnings = 0
[04/28 00:46:40     39s] #Number of fails = 0
[04/28 00:46:40     39s] #Total number of fails = 0
[04/28 00:46:40     39s] #Complete colorize_geometry on Mon Apr 28 00:46:40 2025
[04/28 00:46:40     39s] #
[04/28 00:46:40     39s] ### Time Record (colorize_geometry) is uninstalled.
[04/28 00:46:40     39s] ### 
[04/28 00:46:40     39s] ###   Scalability Statistics
[04/28 00:46:40     39s] ### 
[04/28 00:46:40     39s] ### ------------------------+----------------+----------------+----------------+
[04/28 00:46:40     39s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[04/28 00:46:40     39s] ### ------------------------+----------------+----------------+----------------+
[04/28 00:46:40     39s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[04/28 00:46:40     39s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[04/28 00:46:40     39s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[04/28 00:46:40     39s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[04/28 00:46:40     39s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[04/28 00:46:40     39s] ### ------------------------+----------------+----------------+----------------+
[04/28 00:46:40     39s] ### 
[04/28 00:46:41     39s] {MMLU 0 0 26193}
[04/28 00:46:41     39s] ### Creating LA Mngr. totSessionCpu=0:00:39.5 mem=1790.3M
[04/28 00:46:41     39s] ### Creating LA Mngr, finished. totSessionCpu=0:00:39.5 mem=1790.3M
[04/28 00:46:41     39s] *** Start delete_buffer_trees ***
[04/28 00:46:41     40s] Info: Detect buffers to remove automatically.
[04/28 00:46:41     40s] Analyzing netlist ...
[04/28 00:46:42     40s] Updating netlist
[04/28 00:46:42     40s] 
[04/28 00:46:42     40s] *summary: 12 instances (buffers/inverters) removed
[04/28 00:46:42     40s] *** Finish delete_buffer_trees (0:00:01.4) ***
[04/28 00:46:42     40s] Effort level <high> specified for tdgp_reg2reg_default path_group
[04/28 00:46:42     40s] Info: 1 threads available for lower-level modules during optimization.
[04/28 00:46:42     41s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:1860.2M, EPOCH TIME: 1745815602.484250
[04/28 00:46:42     41s] Deleted 0 physical inst  (cell - / prefix -).
[04/28 00:46:42     41s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:1860.2M, EPOCH TIME: 1745815602.484700
[04/28 00:46:42     41s] INFO: #ExclusiveGroups=0
[04/28 00:46:42     41s] INFO: There are no Exclusive Groups.
[04/28 00:46:42     41s] No user-set net weight.
[04/28 00:46:42     41s] Net fanout histogram:
[04/28 00:46:42     41s] no activity file in design. spp won't run.
[04/28 00:46:42     41s] 2		: 19685 (75.2%) nets
[04/28 00:46:42     41s] 3		: 3280 (12.5%) nets
[04/28 00:46:42     41s] 4     -	14	: 3078 (11.8%) nets
[04/28 00:46:42     41s] 15    -	39	: 70 (0.3%) nets
[04/28 00:46:42     41s] 40    -	79	: 26 (0.1%) nets
[04/28 00:46:42     41s] 80    -	159	: 28 (0.1%) nets
[04/28 00:46:42     41s] 160   -	319	: 10 (0.0%) nets
[04/28 00:46:42     41s] 320   -	639	: 2 (0.0%) nets
[04/28 00:46:42     41s] 640   -	1279	: 2 (0.0%) nets
[04/28 00:46:42     41s] 1280  -	2559	: 0 (0.0%) nets
[04/28 00:46:42     41s] 2560  -	5119	: 1 (0.0%) nets
[04/28 00:46:42     41s] 5120+		: 0 (0.0%) nets
[04/28 00:46:42     41s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[04/28 00:46:42     41s] Scan chains were not defined.
[04/28 00:46:42     41s] Processing tracks to init pin-track alignment.
[04/28 00:46:42     41s] z: 2, totalTracks: 1
[04/28 00:46:42     41s] z: 4, totalTracks: 1
[04/28 00:46:42     41s] z: 6, totalTracks: 1
[04/28 00:46:42     41s] z: 8, totalTracks: 1
[04/28 00:46:42     41s] #spOpts: N=45 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[04/28 00:46:42     41s] All LLGs are deleted
[04/28 00:46:42     41s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:46:42     41s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:46:42     41s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1860.2M, EPOCH TIME: 1745815602.507341
[04/28 00:46:42     41s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1860.2M, EPOCH TIME: 1745815602.507629
[04/28 00:46:42     41s] #std cell=22019 (0 fixed + 22019 movable) #buf cell=0 #inv cell=684 #block=0 (0 floating + 0 preplaced)
[04/28 00:46:42     41s] #ioInst=0 #net=26182 #term=84435 #term/net=3.22, #fixedIo=577, #floatIo=0, #fixedPin=0, #floatPin=577
[04/28 00:46:42     41s] stdCell: 22019 single + 0 double + 0 multi
[04/28 00:46:42     41s] Total standard cell length = 34.7126 (mm), area = 0.0594 (mm^2)
[04/28 00:46:42     41s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1860.2M, EPOCH TIME: 1745815602.513694
[04/28 00:46:42     41s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:46:42     41s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:46:42     41s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1860.2M, EPOCH TIME: 1745815602.515065
[04/28 00:46:42     41s] Max number of tech site patterns supported in site array is 256.
[04/28 00:46:42     41s] Core basic site is CoreSite
[04/28 00:46:42     41s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1860.2M, EPOCH TIME: 1745815602.539666
[04/28 00:46:42     41s] After signature check, allow fast init is true, keep pre-filter is true.
[04/28 00:46:42     41s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[04/28 00:46:42     41s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.009, MEM:1860.2M, EPOCH TIME: 1745815602.549073
[04/28 00:46:42     41s] SiteArray: non-trimmed site array dimensions = 183 x 1582
[04/28 00:46:42     41s] SiteArray: use 1,642,496 bytes
[04/28 00:46:42     41s] SiteArray: current memory after site array memory allocation 1860.2M
[04/28 00:46:42     41s] SiteArray: FP blocked sites are writable
[04/28 00:46:42     41s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/28 00:46:42     41s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1860.2M, EPOCH TIME: 1745815602.554762
[04/28 00:46:42     41s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.170, REAL:0.167, MEM:1860.2M, EPOCH TIME: 1745815602.721327
[04/28 00:46:42     41s] SiteArray: number of non floorplan blocked sites for llg default is 289506
[04/28 00:46:42     41s] Atter site array init, number of instance map data is 0.
[04/28 00:46:42     41s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.210, REAL:0.209, MEM:1860.2M, EPOCH TIME: 1745815602.724192
[04/28 00:46:42     41s] 
[04/28 00:46:42     41s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/28 00:46:42     41s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.210, REAL:0.214, MEM:1860.2M, EPOCH TIME: 1745815602.727465
[04/28 00:46:42     41s] 
[04/28 00:46:42     41s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/28 00:46:42     41s] Average module density = 0.600.
[04/28 00:46:42     41s] Density for the design = 0.600.
[04/28 00:46:42     41s]        = stdcell_area 173563 sites (59359 um^2) / alloc_area 289506 sites (99011 um^2).
[04/28 00:46:42     41s] Pin Density = 0.2917.
[04/28 00:46:42     41s]             = total # of pins 84435 / total area 289506.
[04/28 00:46:42     41s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:1860.2M, EPOCH TIME: 1745815602.733017
[04/28 00:46:42     41s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.000, REAL:0.003, MEM:1860.2M, EPOCH TIME: 1745815602.735820
[04/28 00:46:42     41s] OPERPROF: Starting pre-place ADS at level 1, MEM:1860.2M, EPOCH TIME: 1745815602.737073
[04/28 00:46:42     41s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:1860.2M, EPOCH TIME: 1745815602.744736
[04/28 00:46:42     41s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:1860.2M, EPOCH TIME: 1745815602.744809
[04/28 00:46:42     41s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:1860.2M, EPOCH TIME: 1745815602.744927
[04/28 00:46:42     41s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:1860.2M, EPOCH TIME: 1745815602.744978
[04/28 00:46:42     41s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:1860.2M, EPOCH TIME: 1745815602.745024
[04/28 00:46:42     41s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.020, REAL:0.017, MEM:1860.2M, EPOCH TIME: 1745815602.762245
[04/28 00:46:42     41s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:1860.2M, EPOCH TIME: 1745815602.762416
[04/28 00:46:42     41s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.004, MEM:1860.2M, EPOCH TIME: 1745815602.766045
[04/28 00:46:42     41s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.020, REAL:0.021, MEM:1860.2M, EPOCH TIME: 1745815602.766100
[04/28 00:46:42     41s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.020, REAL:0.022, MEM:1860.2M, EPOCH TIME: 1745815602.766259
[04/28 00:46:42     41s] ADSU 0.600 -> 0.610. site 289506.000 -> 284686.400. GS 13.680
[04/28 00:46:42     41s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.040, REAL:0.042, MEM:1860.2M, EPOCH TIME: 1745815602.779126
[04/28 00:46:42     41s] OPERPROF: Starting spMPad at level 1, MEM:1855.2M, EPOCH TIME: 1745815602.779923
[04/28 00:46:42     41s] OPERPROF:   Starting spContextMPad at level 2, MEM:1855.2M, EPOCH TIME: 1745815602.780764
[04/28 00:46:42     41s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:1855.2M, EPOCH TIME: 1745815602.780825
[04/28 00:46:42     41s] OPERPROF: Finished spMPad at level 1, CPU:0.000, REAL:0.001, MEM:1855.2M, EPOCH TIME: 1745815602.780879
[04/28 00:46:42     41s] Initial padding reaches pin density 0.481 for top
[04/28 00:46:42     41s] InitPadU 0.610 -> 0.869 for top
[04/28 00:46:42     41s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:1855.2M, EPOCH TIME: 1745815602.814228
[04/28 00:46:42     41s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.000, REAL:0.003, MEM:1855.2M, EPOCH TIME: 1745815602.817277
[04/28 00:46:42     41s] === lastAutoLevel = 9 
[04/28 00:46:42     41s] OPERPROF: Starting spInitNetWt at level 1, MEM:1855.2M, EPOCH TIME: 1745815602.832105
[04/28 00:46:42     41s] no activity file in design. spp won't run.
[04/28 00:46:42     41s] [spp] 0
[04/28 00:46:42     41s] [adp] 0:1:1:3
[04/28 00:46:42     41s] OPERPROF: Finished spInitNetWt at level 1, CPU:0.010, REAL:0.006, MEM:1855.2M, EPOCH TIME: 1745815602.838004
[04/28 00:46:42     41s] no activity file in design. spp won't run.
[04/28 00:46:42     41s] no activity file in design. spp won't run.
[04/28 00:46:42     41s] Clock gating cells determined by native netlist tracing.
[04/28 00:46:42     41s] OPERPROF: Starting npMain at level 1, MEM:1855.2M, EPOCH TIME: 1745815602.840840
[04/28 00:46:43     41s] OPERPROF:   Starting npPlace at level 2, MEM:1875.8M, EPOCH TIME: 1745815603.907789
[04/28 00:46:44     41s] Iteration  1: Total net bbox = 1.785e+05 (1.02e+05 7.69e+04)
[04/28 00:46:44     41s]               Est.  stn bbox = 1.870e+05 (1.08e+05 7.94e+04)
[04/28 00:46:44     41s]               cpu = 0:00:00.2 real = 0:00:01.0 mem = 1896.8M
[04/28 00:46:44     41s] Iteration  2: Total net bbox = 1.785e+05 (1.02e+05 7.69e+04)
[04/28 00:46:44     41s]               Est.  stn bbox = 1.870e+05 (1.08e+05 7.94e+04)
[04/28 00:46:44     41s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1896.8M
[04/28 00:46:44     41s] OPERPROF:     Starting InitSKP at level 3, MEM:1899.1M, EPOCH TIME: 1745815604.090879
[04/28 00:46:44     41s] 
[04/28 00:46:44     41s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/28 00:46:44     41s] TLC MultiMap info (StdDelay):
[04/28 00:46:44     41s]   : min_delay + min_timing + 1 + no RcCorner := 5.3ps
[04/28 00:46:44     41s]   : min_delay + min_timing + 1 + rccorners := 11.9ps
[04/28 00:46:44     41s]   : max_delay + max_timing + 1 + no RcCorner := 20.1ps
[04/28 00:46:44     41s]   : max_delay + max_timing + 1 + rccorners := 36.8ps
[04/28 00:46:44     41s]  Setting StdDelay to: 36.8ps
[04/28 00:46:44     41s] 
[04/28 00:46:44     41s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/28 00:46:44     41s] 
[04/28 00:46:44     41s] TimeStamp Deleting Cell Server Begin ...
[04/28 00:46:44     41s] 
[04/28 00:46:44     41s] TimeStamp Deleting Cell Server End ...
[04/28 00:46:44     41s] 
[04/28 00:46:44     41s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/28 00:46:44     41s] TLC MultiMap info (StdDelay):
[04/28 00:46:44     41s]   : min_delay + min_timing + 1 + no RcCorner := 5.3ps
[04/28 00:46:44     41s]   : min_delay + min_timing + 1 + rccorners := 11.9ps
[04/28 00:46:44     41s]   : max_delay + max_timing + 1 + no RcCorner := 20.1ps
[04/28 00:46:44     41s]   : max_delay + max_timing + 1 + rccorners := 36.8ps
[04/28 00:46:44     41s]  Setting StdDelay to: 36.8ps
[04/28 00:46:44     41s] 
[04/28 00:46:44     41s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/28 00:46:44     42s] 
[04/28 00:46:44     42s] TimeStamp Deleting Cell Server Begin ...
[04/28 00:46:44     42s] 
[04/28 00:46:44     42s] TimeStamp Deleting Cell Server End ...
[04/28 00:46:44     42s] 
[04/28 00:46:44     42s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/28 00:46:44     42s] TLC MultiMap info (StdDelay):
[04/28 00:46:44     42s]   : min_delay + min_timing + 1 + no RcCorner := 5.3ps
[04/28 00:46:44     42s]   : min_delay + min_timing + 1 + rccorners := 11.9ps
[04/28 00:46:44     42s]   : max_delay + max_timing + 1 + no RcCorner := 20.1ps
[04/28 00:46:44     42s]   : max_delay + max_timing + 1 + rccorners := 36.8ps
[04/28 00:46:44     42s]  Setting StdDelay to: 36.8ps
[04/28 00:46:44     42s] 
[04/28 00:46:44     42s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/28 00:46:48     45s] *** Finished SKP initialization (cpu=0:00:04.0, real=0:00:04.0)***
[04/28 00:46:48     45s] OPERPROF:     Finished InitSKP at level 3, CPU:4.030, REAL:4.027, MEM:2024.4M, EPOCH TIME: 1745815608.118309
[04/28 00:46:48     46s] exp_mt_sequential is set from setPlaceMode option to 1
[04/28 00:46:48     46s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[04/28 00:46:48     46s] place_exp_mt_interval set to default 32
[04/28 00:46:48     46s] place_exp_mt_interval_bias (first half) set to default 0.750000
[04/28 00:46:58     55s] Iteration  3: Total net bbox = 1.764e+05 (9.16e+04 8.48e+04)
[04/28 00:46:58     55s]               Est.  stn bbox = 2.060e+05 (1.10e+05 9.59e+04)
[04/28 00:46:58     55s]               cpu = 0:00:14.4 real = 0:00:14.0 mem = 2111.8M
[04/28 00:47:19     77s] Iteration  4: Total net bbox = 3.000e+05 (1.56e+05 1.44e+05)
[04/28 00:47:19     77s]               Est.  stn bbox = 3.894e+05 (2.09e+05 1.80e+05)
[04/28 00:47:19     77s]               cpu = 0:00:21.4 real = 0:00:21.0 mem = 2166.1M
[04/28 00:47:19     77s] Iteration  5: Total net bbox = 3.000e+05 (1.56e+05 1.44e+05)
[04/28 00:47:19     77s]               Est.  stn bbox = 3.894e+05 (2.09e+05 1.80e+05)
[04/28 00:47:19     77s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2166.1M
[04/28 00:47:19     77s] OPERPROF:   Finished npPlace at level 2, CPU:35.990, REAL:35.960, MEM:2166.1M, EPOCH TIME: 1745815639.867751
[04/28 00:47:19     77s] OPERPROF: Finished npMain at level 1, CPU:36.080, REAL:37.052, MEM:2166.1M, EPOCH TIME: 1745815639.892590
[04/28 00:47:19     77s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2166.1M, EPOCH TIME: 1745815639.901608
[04/28 00:47:19     77s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/28 00:47:19     77s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.010, REAL:0.004, MEM:2166.1M, EPOCH TIME: 1745815639.905443
[04/28 00:47:19     77s] OPERPROF: Starting npMain at level 1, MEM:2166.1M, EPOCH TIME: 1745815639.906759
[04/28 00:47:20     77s] OPERPROF:   Starting npPlace at level 2, MEM:2166.1M, EPOCH TIME: 1745815640.041971
[04/28 00:47:36     94s] Iteration  6: Total net bbox = 3.110e+05 (1.55e+05 1.56e+05)
[04/28 00:47:36     94s]               Est.  stn bbox = 4.022e+05 (2.08e+05 1.94e+05)
[04/28 00:47:36     94s]               cpu = 0:00:16.5 real = 0:00:16.0 mem = 2117.1M
[04/28 00:47:36     94s] OPERPROF:   Finished npPlace at level 2, CPU:16.500, REAL:16.476, MEM:2117.1M, EPOCH TIME: 1745815656.518089
[04/28 00:47:36     94s] OPERPROF: Finished npMain at level 1, CPU:16.660, REAL:16.638, MEM:2117.1M, EPOCH TIME: 1745815656.545019
[04/28 00:47:36     94s] 
[04/28 00:47:36     94s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2117.1M, EPOCH TIME: 1745815656.546852
[04/28 00:47:36     94s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/28 00:47:36     94s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.002, MEM:2117.1M, EPOCH TIME: 1745815656.548619
[04/28 00:47:36     94s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2117.1M, EPOCH TIME: 1745815656.548998
[04/28 00:47:36     94s] Starting Early Global Route rough congestion estimation: mem = 2117.1M
[04/28 00:47:36     94s] (I)      ==================== Layers =====================
[04/28 00:47:36     94s] (I)      +-----+----+---------+---------+--------+-------+
[04/28 00:47:36     94s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[04/28 00:47:36     94s] (I)      +-----+----+---------+---------+--------+-------+
[04/28 00:47:36     94s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[04/28 00:47:36     94s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[04/28 00:47:36     94s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[04/28 00:47:36     94s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[04/28 00:47:36     94s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[04/28 00:47:36     94s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[04/28 00:47:36     94s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[04/28 00:47:36     94s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[04/28 00:47:36     94s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[04/28 00:47:36     94s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[04/28 00:47:36     94s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[04/28 00:47:36     94s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[04/28 00:47:36     94s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[04/28 00:47:36     94s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[04/28 00:47:36     94s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[04/28 00:47:36     94s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[04/28 00:47:36     94s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[04/28 00:47:36     94s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[04/28 00:47:36     94s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[04/28 00:47:36     94s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[04/28 00:47:36     94s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[04/28 00:47:36     94s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[04/28 00:47:36     94s] (I)      +-----+----+---------+---------+--------+-------+
[04/28 00:47:36     94s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[04/28 00:47:36     94s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[04/28 00:47:36     94s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[04/28 00:47:36     94s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[04/28 00:47:36     94s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[04/28 00:47:36     94s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[04/28 00:47:36     94s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[04/28 00:47:36     94s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[04/28 00:47:36     94s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[04/28 00:47:36     94s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[04/28 00:47:36     94s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[04/28 00:47:36     94s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[04/28 00:47:36     94s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[04/28 00:47:36     94s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[04/28 00:47:36     94s] (I)      +-----+----+---------+---------+--------+-------+
[04/28 00:47:36     94s] (I)      Started Import and model ( Curr Mem: 2117.12 MB )
[04/28 00:47:36     94s] (I)      Default pattern map key = tpu_top_default.
[04/28 00:47:36     94s] (I)      == Non-default Options ==
[04/28 00:47:36     94s] (I)      Print mode                                         : 2
[04/28 00:47:36     94s] (I)      Stop if highly congested                           : false
[04/28 00:47:36     94s] (I)      Maximum routing layer                              : 11
[04/28 00:47:36     94s] (I)      Assign partition pins                              : false
[04/28 00:47:36     94s] (I)      Support large GCell                                : true
[04/28 00:47:36     94s] (I)      Number of threads                                  : 1
[04/28 00:47:36     94s] (I)      Number of rows per GCell                           : 12
[04/28 00:47:36     94s] (I)      Max num rows per GCell                             : 32
[04/28 00:47:36     94s] (I)      Method to set GCell size                           : row
[04/28 00:47:36     94s] (I)      Counted 109417 PG shapes. We will not process PG shapes layer by layer.
[04/28 00:47:36     94s] (I)      Use row-based GCell size
[04/28 00:47:36     94s] (I)      Use row-based GCell align
[04/28 00:47:36     94s] (I)      layer 0 area = 80000
[04/28 00:47:36     94s] (I)      layer 1 area = 80000
[04/28 00:47:36     94s] (I)      layer 2 area = 80000
[04/28 00:47:36     94s] (I)      layer 3 area = 80000
[04/28 00:47:36     94s] (I)      layer 4 area = 80000
[04/28 00:47:36     94s] (I)      layer 5 area = 80000
[04/28 00:47:36     94s] (I)      layer 6 area = 80000
[04/28 00:47:36     94s] (I)      layer 7 area = 80000
[04/28 00:47:36     94s] (I)      layer 8 area = 80000
[04/28 00:47:36     94s] (I)      layer 9 area = 400000
[04/28 00:47:36     94s] (I)      layer 10 area = 400000
[04/28 00:47:36     94s] (I)      GCell unit size   : 3420
[04/28 00:47:36     94s] (I)      GCell multiplier  : 12
[04/28 00:47:36     94s] (I)      GCell row height  : 3420
[04/28 00:47:36     94s] (I)      Actual row height : 3420
[04/28 00:47:36     94s] (I)      GCell align ref   : 20000 20140
[04/28 00:47:36     94s] [NR-eGR] Track table information for default rule: 
[04/28 00:47:36     94s] [NR-eGR] Metal1 has single uniform track structure
[04/28 00:47:36     94s] [NR-eGR] Metal2 has single uniform track structure
[04/28 00:47:36     94s] [NR-eGR] Metal3 has single uniform track structure
[04/28 00:47:36     94s] [NR-eGR] Metal4 has single uniform track structure
[04/28 00:47:36     94s] [NR-eGR] Metal5 has single uniform track structure
[04/28 00:47:36     94s] [NR-eGR] Metal6 has single uniform track structure
[04/28 00:47:36     94s] [NR-eGR] Metal7 has single uniform track structure
[04/28 00:47:36     94s] [NR-eGR] Metal8 has single uniform track structure
[04/28 00:47:36     94s] [NR-eGR] Metal9 has single uniform track structure
[04/28 00:47:36     94s] [NR-eGR] Metal10 has single uniform track structure
[04/28 00:47:36     94s] [NR-eGR] Metal11 has single uniform track structure
[04/28 00:47:36     94s] (I)      ==================== Default via =====================
[04/28 00:47:36     94s] (I)      +----+------------------+----------------------------+
[04/28 00:47:36     94s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[04/28 00:47:36     94s] (I)      +----+------------------+----------------------------+
[04/28 00:47:36     94s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[04/28 00:47:36     94s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[04/28 00:47:36     94s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[04/28 00:47:36     94s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[04/28 00:47:36     94s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[04/28 00:47:36     94s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[04/28 00:47:36     94s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[04/28 00:47:36     94s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[04/28 00:47:36     94s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[04/28 00:47:36     94s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[04/28 00:47:36     94s] (I)      +----+------------------+----------------------------+
[04/28 00:47:36     94s] [NR-eGR] Read 205543 PG shapes
[04/28 00:47:36     94s] [NR-eGR] Read 0 clock shapes
[04/28 00:47:36     94s] [NR-eGR] Read 0 other shapes
[04/28 00:47:36     94s] [NR-eGR] #Routing Blockages  : 0
[04/28 00:47:36     94s] [NR-eGR] #Instance Blockages : 0
[04/28 00:47:36     94s] [NR-eGR] #PG Blockages       : 205543
[04/28 00:47:36     94s] [NR-eGR] #Halo Blockages     : 0
[04/28 00:47:36     94s] [NR-eGR] #Boundary Blockages : 0
[04/28 00:47:36     94s] [NR-eGR] #Clock Blockages    : 0
[04/28 00:47:36     94s] [NR-eGR] #Other Blockages    : 0
[04/28 00:47:36     94s] (I)      Design has 0 blackboxes considered as all layer blockages.
[04/28 00:47:36     94s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/28 00:47:36     94s] [NR-eGR] Read 26182 nets ( ignored 0 )
[04/28 00:47:36     94s] (I)      early_global_route_priority property id does not exist.
[04/28 00:47:36     94s] (I)      Read Num Blocks=205543  Num Prerouted Wires=0  Num CS=0
[04/28 00:47:36     94s] (I)      Layer 1 (V) : #blockages 24104 : #preroutes 0
[04/28 00:47:36     94s] (I)      Layer 2 (H) : #blockages 24104 : #preroutes 0
[04/28 00:47:36     94s] (I)      Layer 3 (V) : #blockages 24104 : #preroutes 0
[04/28 00:47:36     94s] (I)      Layer 4 (H) : #blockages 24104 : #preroutes 0
[04/28 00:47:36     94s] (I)      Layer 5 (V) : #blockages 24104 : #preroutes 0
[04/28 00:47:36     94s] (I)      Layer 6 (H) : #blockages 24104 : #preroutes 0
[04/28 00:47:36     94s] (I)      Layer 7 (V) : #blockages 24104 : #preroutes 0
[04/28 00:47:36     94s] (I)      Layer 8 (H) : #blockages 24104 : #preroutes 0
[04/28 00:47:36     94s] (I)      Layer 9 (V) : #blockages 12445 : #preroutes 0
[04/28 00:47:36     94s] (I)      Layer 10 (H) : #blockages 266 : #preroutes 0
[04/28 00:47:36     94s] (I)      Number of ignored nets                =      0
[04/28 00:47:36     94s] (I)      Number of connected nets              =      0
[04/28 00:47:36     94s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[04/28 00:47:36     94s] (I)      Number of clock nets                  =      1.  Ignored: No
[04/28 00:47:36     94s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[04/28 00:47:36     94s] (I)      Number of special nets                =      0.  Ignored: Yes
[04/28 00:47:36     94s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[04/28 00:47:36     94s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[04/28 00:47:36     94s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[04/28 00:47:36     94s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[04/28 00:47:36     94s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/28 00:47:36     94s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/28 00:47:36     94s] (I)      Ndr track 0 does not exist
[04/28 00:47:36     94s] (I)      ---------------------Grid Graph Info--------------------
[04/28 00:47:36     94s] (I)      Routing area        : (0, 0) - (672800, 666140)
[04/28 00:47:36     94s] (I)      Core area           : (20000, 20140) - (652800, 646000)
[04/28 00:47:36     94s] (I)      Site width          :   400  (dbu)
[04/28 00:47:36     94s] (I)      Row height          :  3420  (dbu)
[04/28 00:47:36     94s] (I)      GCell row height    :  3420  (dbu)
[04/28 00:47:36     94s] (I)      GCell width         : 41040  (dbu)
[04/28 00:47:36     94s] (I)      GCell height        : 41040  (dbu)
[04/28 00:47:36     94s] (I)      Grid                :    17    17    11
[04/28 00:47:36     94s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[04/28 00:47:36     94s] (I)      Vertical capacity   :     0 41040     0 41040     0 41040     0 41040     0 41040     0
[04/28 00:47:36     94s] (I)      Horizontal capacity :     0     0 41040     0 41040     0 41040     0 41040     0 41040
[04/28 00:47:36     94s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[04/28 00:47:36     94s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[04/28 00:47:36     94s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[04/28 00:47:36     94s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[04/28 00:47:36     94s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200  1330
[04/28 00:47:36     94s] (I)      Num tracks per GCell: 171.00 102.60 108.00 102.60 108.00 102.60 108.00 102.60 108.00 41.04 43.20
[04/28 00:47:36     94s] (I)      Total num of tracks :  1753  1682  1753  1682  1753  1682  1753  1682  1753   672   700
[04/28 00:47:36     94s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[04/28 00:47:36     94s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[04/28 00:47:36     94s] (I)      --------------------------------------------------------
[04/28 00:47:36     94s] 
[04/28 00:47:36     94s] [NR-eGR] ============ Routing rule table ============
[04/28 00:47:36     94s] [NR-eGR] Rule id: 0  Nets: 26182
[04/28 00:47:36     94s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[04/28 00:47:36     94s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[04/28 00:47:36     94s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[04/28 00:47:36     94s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[04/28 00:47:36     94s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[04/28 00:47:36     94s] [NR-eGR] ========================================
[04/28 00:47:36     94s] [NR-eGR] 
[04/28 00:47:36     94s] (I)      =============== Blocked Tracks ===============
[04/28 00:47:36     94s] (I)      +-------+---------+----------+---------------+
[04/28 00:47:36     94s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[04/28 00:47:36     94s] (I)      +-------+---------+----------+---------------+
[04/28 00:47:36     94s] (I)      |     1 |       0 |        0 |         0.00% |
[04/28 00:47:36     94s] (I)      |     2 |   28594 |     6416 |        22.44% |
[04/28 00:47:36     94s] (I)      |     3 |   29801 |     5888 |        19.76% |
[04/28 00:47:36     94s] (I)      |     4 |   28594 |     6416 |        22.44% |
[04/28 00:47:36     94s] (I)      |     5 |   29801 |     5888 |        19.76% |
[04/28 00:47:36     94s] (I)      |     6 |   28594 |     6416 |        22.44% |
[04/28 00:47:36     94s] (I)      |     7 |   29801 |     5888 |        19.76% |
[04/28 00:47:36     94s] (I)      |     8 |   28594 |     6416 |        22.44% |
[04/28 00:47:36     94s] (I)      |     9 |   29801 |     6624 |        22.23% |
[04/28 00:47:36     94s] (I)      |    10 |   11424 |     3216 |        28.15% |
[04/28 00:47:36     94s] (I)      |    11 |   11900 |      160 |         1.34% |
[04/28 00:47:36     94s] (I)      +-------+---------+----------+---------------+
[04/28 00:47:36     94s] (I)      Finished Import and model ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 2117.12 MB )
[04/28 00:47:36     94s] (I)      Reset routing kernel
[04/28 00:47:36     94s] (I)      numLocalWires=93514  numGlobalNetBranches=22956  numLocalNetBranches=24048
[04/28 00:47:36     94s] (I)      totalPins=84435  totalGlobalPin=18095 (21.43%)
[04/28 00:47:36     94s] (I)      total 2D Cap : 244853 = (126314 H, 118539 V)
[04/28 00:47:36     94s] (I)      
[04/28 00:47:36     94s] (I)      ============  Phase 1a Route ============
[04/28 00:47:36     94s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[04/28 00:47:36     94s] (I)      Usage: 17250 = (8590 H, 8660 V) = (6.80% H, 7.31% V) = (1.763e+05um H, 1.777e+05um V)
[04/28 00:47:36     94s] (I)      
[04/28 00:47:36     94s] (I)      ============  Phase 1b Route ============
[04/28 00:47:36     94s] (I)      Usage: 17250 = (8590 H, 8660 V) = (6.80% H, 7.31% V) = (1.763e+05um H, 1.777e+05um V)
[04/28 00:47:36     94s] (I)      eGR overflow: 0.00% H + 0.00% V
[04/28 00:47:36     94s] 
[04/28 00:47:36     94s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[04/28 00:47:36     94s] Finished Early Global Route rough congestion estimation: mem = 2117.1M
[04/28 00:47:36     94s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.170, REAL:0.174, MEM:2117.1M, EPOCH TIME: 1745815656.723141
[04/28 00:47:36     94s] earlyGlobalRoute rough estimation gcell size 12 row height
[04/28 00:47:36     94s] OPERPROF: Starting CDPad at level 1, MEM:2117.1M, EPOCH TIME: 1745815656.723705
[04/28 00:47:36     94s] CDPadU 0.869 -> 0.870. R=0.610, N=22019, GS=20.520
[04/28 00:47:36     94s] OPERPROF: Finished CDPad at level 1, CPU:0.080, REAL:0.076, MEM:2117.1M, EPOCH TIME: 1745815656.799815
[04/28 00:47:36     94s] OPERPROF: Starting npMain at level 1, MEM:2117.1M, EPOCH TIME: 1745815656.801425
[04/28 00:47:36     94s] OPERPROF:   Starting npPlace at level 2, MEM:2117.1M, EPOCH TIME: 1745815656.948062
[04/28 00:47:37     94s] OPERPROF:   Finished npPlace at level 2, CPU:0.130, REAL:0.139, MEM:2119.0M, EPOCH TIME: 1745815657.086770
[04/28 00:47:37     94s] OPERPROF: Finished npMain at level 1, CPU:0.320, REAL:0.317, MEM:2119.0M, EPOCH TIME: 1745815657.118289
[04/28 00:47:37     94s] Global placement CDP skipped at cutLevel 7.
[04/28 00:47:37     94s] Iteration  7: Total net bbox = 3.247e+05 (1.67e+05 1.58e+05)
[04/28 00:47:37     94s]               Est.  stn bbox = 4.161e+05 (2.20e+05 1.96e+05)
[04/28 00:47:37     94s]               cpu = 0:00:00.6 real = 0:00:01.0 mem = 2119.0M
[04/28 00:47:37     94s] Iteration  8: Total net bbox = 3.247e+05 (1.67e+05 1.58e+05)
[04/28 00:47:37     94s]               Est.  stn bbox = 4.161e+05 (2.20e+05 1.96e+05)
[04/28 00:47:37     94s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2119.0M
[04/28 00:47:37     94s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2119.0M, EPOCH TIME: 1745815657.165142
[04/28 00:47:37     94s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/28 00:47:37     94s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.002, MEM:2119.0M, EPOCH TIME: 1745815657.167279
[04/28 00:47:37     94s] OPERPROF: Starting npMain at level 1, MEM:2119.0M, EPOCH TIME: 1745815657.168649
[04/28 00:47:37     94s] OPERPROF:   Starting npPlace at level 2, MEM:2119.0M, EPOCH TIME: 1745815657.370850
[04/28 00:47:46    104s] OPERPROF:   Finished npPlace at level 2, CPU:9.360, REAL:9.366, MEM:2111.1M, EPOCH TIME: 1745815666.736971
[04/28 00:47:46    104s] OPERPROF: Finished npMain at level 1, CPU:9.580, REAL:9.590, MEM:2111.1M, EPOCH TIME: 1745815666.758340
[04/28 00:47:46    104s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2111.1M, EPOCH TIME: 1745815666.760141
[04/28 00:47:46    104s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/28 00:47:46    104s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.010, REAL:0.001, MEM:2111.1M, EPOCH TIME: 1745815666.761596
[04/28 00:47:46    104s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2111.1M, EPOCH TIME: 1745815666.761965
[04/28 00:47:46    104s] Starting Early Global Route rough congestion estimation: mem = 2111.1M
[04/28 00:47:46    104s] (I)      ==================== Layers =====================
[04/28 00:47:46    104s] (I)      +-----+----+---------+---------+--------+-------+
[04/28 00:47:46    104s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[04/28 00:47:46    104s] (I)      +-----+----+---------+---------+--------+-------+
[04/28 00:47:46    104s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[04/28 00:47:46    104s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[04/28 00:47:46    104s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[04/28 00:47:46    104s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[04/28 00:47:46    104s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[04/28 00:47:46    104s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[04/28 00:47:46    104s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[04/28 00:47:46    104s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[04/28 00:47:46    104s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[04/28 00:47:46    104s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[04/28 00:47:46    104s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[04/28 00:47:46    104s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[04/28 00:47:46    104s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[04/28 00:47:46    104s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[04/28 00:47:46    104s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[04/28 00:47:46    104s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[04/28 00:47:46    104s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[04/28 00:47:46    104s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[04/28 00:47:46    104s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[04/28 00:47:46    104s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[04/28 00:47:46    104s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[04/28 00:47:46    104s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[04/28 00:47:46    104s] (I)      +-----+----+---------+---------+--------+-------+
[04/28 00:47:46    104s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[04/28 00:47:46    104s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[04/28 00:47:46    104s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[04/28 00:47:46    104s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[04/28 00:47:46    104s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[04/28 00:47:46    104s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[04/28 00:47:46    104s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[04/28 00:47:46    104s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[04/28 00:47:46    104s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[04/28 00:47:46    104s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[04/28 00:47:46    104s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[04/28 00:47:46    104s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[04/28 00:47:46    104s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[04/28 00:47:46    104s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[04/28 00:47:46    104s] (I)      +-----+----+---------+---------+--------+-------+
[04/28 00:47:46    104s] (I)      Started Import and model ( Curr Mem: 2111.06 MB )
[04/28 00:47:46    104s] (I)      Default pattern map key = tpu_top_default.
[04/28 00:47:46    104s] (I)      == Non-default Options ==
[04/28 00:47:46    104s] (I)      Print mode                                         : 2
[04/28 00:47:46    104s] (I)      Stop if highly congested                           : false
[04/28 00:47:46    104s] (I)      Maximum routing layer                              : 11
[04/28 00:47:46    104s] (I)      Assign partition pins                              : false
[04/28 00:47:46    104s] (I)      Support large GCell                                : true
[04/28 00:47:46    104s] (I)      Number of threads                                  : 1
[04/28 00:47:46    104s] (I)      Number of rows per GCell                           : 6
[04/28 00:47:46    104s] (I)      Max num rows per GCell                             : 32
[04/28 00:47:46    104s] (I)      Method to set GCell size                           : row
[04/28 00:47:46    104s] (I)      Counted 109417 PG shapes. We will not process PG shapes layer by layer.
[04/28 00:47:46    104s] (I)      Use row-based GCell size
[04/28 00:47:46    104s] (I)      Use row-based GCell align
[04/28 00:47:46    104s] (I)      layer 0 area = 80000
[04/28 00:47:46    104s] (I)      layer 1 area = 80000
[04/28 00:47:46    104s] (I)      layer 2 area = 80000
[04/28 00:47:46    104s] (I)      layer 3 area = 80000
[04/28 00:47:46    104s] (I)      layer 4 area = 80000
[04/28 00:47:46    104s] (I)      layer 5 area = 80000
[04/28 00:47:46    104s] (I)      layer 6 area = 80000
[04/28 00:47:46    104s] (I)      layer 7 area = 80000
[04/28 00:47:46    104s] (I)      layer 8 area = 80000
[04/28 00:47:46    104s] (I)      layer 9 area = 400000
[04/28 00:47:46    104s] (I)      layer 10 area = 400000
[04/28 00:47:46    104s] (I)      GCell unit size   : 3420
[04/28 00:47:46    104s] (I)      GCell multiplier  : 6
[04/28 00:47:46    104s] (I)      GCell row height  : 3420
[04/28 00:47:46    104s] (I)      Actual row height : 3420
[04/28 00:47:46    104s] (I)      GCell align ref   : 20000 20140
[04/28 00:47:46    104s] [NR-eGR] Track table information for default rule: 
[04/28 00:47:46    104s] [NR-eGR] Metal1 has single uniform track structure
[04/28 00:47:46    104s] [NR-eGR] Metal2 has single uniform track structure
[04/28 00:47:46    104s] [NR-eGR] Metal3 has single uniform track structure
[04/28 00:47:46    104s] [NR-eGR] Metal4 has single uniform track structure
[04/28 00:47:46    104s] [NR-eGR] Metal5 has single uniform track structure
[04/28 00:47:46    104s] [NR-eGR] Metal6 has single uniform track structure
[04/28 00:47:46    104s] [NR-eGR] Metal7 has single uniform track structure
[04/28 00:47:46    104s] [NR-eGR] Metal8 has single uniform track structure
[04/28 00:47:46    104s] [NR-eGR] Metal9 has single uniform track structure
[04/28 00:47:46    104s] [NR-eGR] Metal10 has single uniform track structure
[04/28 00:47:46    104s] [NR-eGR] Metal11 has single uniform track structure
[04/28 00:47:46    104s] (I)      ==================== Default via =====================
[04/28 00:47:46    104s] (I)      +----+------------------+----------------------------+
[04/28 00:47:46    104s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[04/28 00:47:46    104s] (I)      +----+------------------+----------------------------+
[04/28 00:47:46    104s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[04/28 00:47:46    104s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[04/28 00:47:46    104s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[04/28 00:47:46    104s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[04/28 00:47:46    104s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[04/28 00:47:46    104s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[04/28 00:47:46    104s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[04/28 00:47:46    104s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[04/28 00:47:46    104s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[04/28 00:47:46    104s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[04/28 00:47:46    104s] (I)      +----+------------------+----------------------------+
[04/28 00:47:46    104s] [NR-eGR] Read 205543 PG shapes
[04/28 00:47:46    104s] [NR-eGR] Read 0 clock shapes
[04/28 00:47:46    104s] [NR-eGR] Read 0 other shapes
[04/28 00:47:46    104s] [NR-eGR] #Routing Blockages  : 0
[04/28 00:47:46    104s] [NR-eGR] #Instance Blockages : 0
[04/28 00:47:46    104s] [NR-eGR] #PG Blockages       : 205543
[04/28 00:47:46    104s] [NR-eGR] #Halo Blockages     : 0
[04/28 00:47:46    104s] [NR-eGR] #Boundary Blockages : 0
[04/28 00:47:46    104s] [NR-eGR] #Clock Blockages    : 0
[04/28 00:47:46    104s] [NR-eGR] #Other Blockages    : 0
[04/28 00:47:46    104s] (I)      Design has 0 blackboxes considered as all layer blockages.
[04/28 00:47:46    104s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/28 00:47:46    104s] [NR-eGR] Read 26182 nets ( ignored 0 )
[04/28 00:47:46    104s] (I)      early_global_route_priority property id does not exist.
[04/28 00:47:46    104s] (I)      Read Num Blocks=205543  Num Prerouted Wires=0  Num CS=0
[04/28 00:47:46    104s] (I)      Layer 1 (V) : #blockages 24104 : #preroutes 0
[04/28 00:47:46    104s] (I)      Layer 2 (H) : #blockages 24104 : #preroutes 0
[04/28 00:47:46    104s] (I)      Layer 3 (V) : #blockages 24104 : #preroutes 0
[04/28 00:47:46    104s] (I)      Layer 4 (H) : #blockages 24104 : #preroutes 0
[04/28 00:47:46    104s] (I)      Layer 5 (V) : #blockages 24104 : #preroutes 0
[04/28 00:47:46    104s] (I)      Layer 6 (H) : #blockages 24104 : #preroutes 0
[04/28 00:47:46    104s] (I)      Layer 7 (V) : #blockages 24104 : #preroutes 0
[04/28 00:47:46    104s] (I)      Layer 8 (H) : #blockages 24104 : #preroutes 0
[04/28 00:47:46    104s] (I)      Layer 9 (V) : #blockages 12445 : #preroutes 0
[04/28 00:47:46    104s] (I)      Layer 10 (H) : #blockages 266 : #preroutes 0
[04/28 00:47:46    104s] (I)      Number of ignored nets                =      0
[04/28 00:47:46    104s] (I)      Number of connected nets              =      0
[04/28 00:47:46    104s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[04/28 00:47:46    104s] (I)      Number of clock nets                  =      1.  Ignored: No
[04/28 00:47:46    104s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[04/28 00:47:46    104s] (I)      Number of special nets                =      0.  Ignored: Yes
[04/28 00:47:46    104s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[04/28 00:47:46    104s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[04/28 00:47:46    104s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[04/28 00:47:46    104s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[04/28 00:47:46    104s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/28 00:47:46    104s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/28 00:47:46    104s] (I)      Ndr track 0 does not exist
[04/28 00:47:46    104s] (I)      ---------------------Grid Graph Info--------------------
[04/28 00:47:46    104s] (I)      Routing area        : (0, 0) - (672800, 666140)
[04/28 00:47:46    104s] (I)      Core area           : (20000, 20140) - (652800, 646000)
[04/28 00:47:46    104s] (I)      Site width          :   400  (dbu)
[04/28 00:47:46    104s] (I)      Row height          :  3420  (dbu)
[04/28 00:47:46    104s] (I)      GCell row height    :  3420  (dbu)
[04/28 00:47:46    104s] (I)      GCell width         : 20520  (dbu)
[04/28 00:47:46    104s] (I)      GCell height        : 20520  (dbu)
[04/28 00:47:46    104s] (I)      Grid                :    33    33    11
[04/28 00:47:46    104s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[04/28 00:47:46    104s] (I)      Vertical capacity   :     0 20520     0 20520     0 20520     0 20520     0 20520     0
[04/28 00:47:46    104s] (I)      Horizontal capacity :     0     0 20520     0 20520     0 20520     0 20520     0 20520
[04/28 00:47:46    104s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[04/28 00:47:46    104s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[04/28 00:47:46    104s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[04/28 00:47:46    104s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[04/28 00:47:46    104s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200  1330
[04/28 00:47:46    104s] (I)      Num tracks per GCell: 85.50 51.30 54.00 51.30 54.00 51.30 54.00 51.30 54.00 20.52 21.60
[04/28 00:47:46    104s] (I)      Total num of tracks :  1753  1682  1753  1682  1753  1682  1753  1682  1753   672   700
[04/28 00:47:46    104s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[04/28 00:47:46    104s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[04/28 00:47:46    104s] (I)      --------------------------------------------------------
[04/28 00:47:46    104s] 
[04/28 00:47:46    104s] [NR-eGR] ============ Routing rule table ============
[04/28 00:47:46    104s] [NR-eGR] Rule id: 0  Nets: 26182
[04/28 00:47:46    104s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[04/28 00:47:46    104s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[04/28 00:47:46    104s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[04/28 00:47:46    104s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[04/28 00:47:46    104s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[04/28 00:47:46    104s] [NR-eGR] ========================================
[04/28 00:47:46    104s] [NR-eGR] 
[04/28 00:47:46    104s] (I)      =============== Blocked Tracks ===============
[04/28 00:47:46    104s] (I)      +-------+---------+----------+---------------+
[04/28 00:47:46    104s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[04/28 00:47:46    104s] (I)      +-------+---------+----------+---------------+
[04/28 00:47:46    104s] (I)      |     1 |       0 |        0 |         0.00% |
[04/28 00:47:46    104s] (I)      |     2 |   55506 |    12832 |        23.12% |
[04/28 00:47:46    104s] (I)      |     3 |   57849 |    11776 |        20.36% |
[04/28 00:47:46    104s] (I)      |     4 |   55506 |    12832 |        23.12% |
[04/28 00:47:46    104s] (I)      |     5 |   57849 |    11776 |        20.36% |
[04/28 00:47:46    104s] (I)      |     6 |   55506 |    12832 |        23.12% |
[04/28 00:47:46    104s] (I)      |     7 |   57849 |    11776 |        20.36% |
[04/28 00:47:46    104s] (I)      |     8 |   55506 |    12832 |        23.12% |
[04/28 00:47:46    104s] (I)      |     9 |   57849 |    12512 |        21.63% |
[04/28 00:47:46    104s] (I)      |    10 |   22176 |     6432 |        29.00% |
[04/28 00:47:46    104s] (I)      |    11 |   23100 |      320 |         1.39% |
[04/28 00:47:46    104s] (I)      +-------+---------+----------+---------------+
[04/28 00:47:46    104s] (I)      Finished Import and model ( CPU: 0.13 sec, Real: 0.14 sec, Curr Mem: 2111.06 MB )
[04/28 00:47:46    104s] (I)      Reset routing kernel
[04/28 00:47:46    104s] (I)      numLocalWires=73522  numGlobalNetBranches=18895  numLocalNetBranches=18057
[04/28 00:47:46    104s] (I)      totalPins=84435  totalGlobalPin=32032 (37.94%)
[04/28 00:47:46    104s] (I)      total 2D Cap : 474427 = (244828 H, 229599 V)
[04/28 00:47:46    104s] (I)      
[04/28 00:47:46    104s] (I)      ============  Phase 1a Route ============
[04/28 00:47:46    104s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[04/28 00:47:46    104s] (I)      Usage: 38569 = (19382 H, 19187 V) = (7.92% H, 8.36% V) = (1.989e+05um H, 1.969e+05um V)
[04/28 00:47:46    104s] (I)      
[04/28 00:47:46    104s] (I)      ============  Phase 1b Route ============
[04/28 00:47:46    104s] (I)      Usage: 38569 = (19382 H, 19187 V) = (7.92% H, 8.36% V) = (1.989e+05um H, 1.969e+05um V)
[04/28 00:47:46    104s] (I)      eGR overflow: 0.00% H + 0.00% V
[04/28 00:47:46    104s] 
[04/28 00:47:46    104s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[04/28 00:47:46    104s] Finished Early Global Route rough congestion estimation: mem = 2111.1M
[04/28 00:47:46    104s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.180, REAL:0.179, MEM:2111.1M, EPOCH TIME: 1745815666.940601
[04/28 00:47:46    104s] earlyGlobalRoute rough estimation gcell size 6 row height
[04/28 00:47:46    104s] OPERPROF: Starting CDPad at level 1, MEM:2111.1M, EPOCH TIME: 1745815666.941146
[04/28 00:47:46    104s] CDPadU 0.870 -> 0.870. R=0.610, N=22019, GS=10.260
[04/28 00:47:46    104s] OPERPROF: Finished CDPad at level 1, CPU:0.050, REAL:0.058, MEM:2111.1M, EPOCH TIME: 1745815666.998667
[04/28 00:47:47    104s] OPERPROF: Starting npMain at level 1, MEM:2111.1M, EPOCH TIME: 1745815667.000182
[04/28 00:47:47    104s] OPERPROF:   Starting npPlace at level 2, MEM:2111.1M, EPOCH TIME: 1745815667.138283
[04/28 00:47:47    104s] OPERPROF:   Finished npPlace at level 2, CPU:0.130, REAL:0.138, MEM:2113.1M, EPOCH TIME: 1745815667.276446
[04/28 00:47:47    104s] OPERPROF: Finished npMain at level 1, CPU:0.310, REAL:0.304, MEM:2113.1M, EPOCH TIME: 1745815667.304445
[04/28 00:47:47    104s] Global placement CDP skipped at cutLevel 9.
[04/28 00:47:47    104s] Iteration  9: Total net bbox = 3.431e+05 (1.76e+05 1.67e+05)
[04/28 00:47:47    104s]               Est.  stn bbox = 4.416e+05 (2.33e+05 2.09e+05)
[04/28 00:47:47    104s]               cpu = 0:00:10.2 real = 0:00:10.0 mem = 2113.1M
[04/28 00:47:47    104s] Iteration 10: Total net bbox = 3.431e+05 (1.76e+05 1.67e+05)
[04/28 00:47:47    104s]               Est.  stn bbox = 4.416e+05 (2.33e+05 2.09e+05)
[04/28 00:47:47    104s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2113.1M
[04/28 00:47:47    104s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2113.1M, EPOCH TIME: 1745815667.349993
[04/28 00:47:47    104s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/28 00:47:47    104s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.002, MEM:2113.1M, EPOCH TIME: 1745815667.351622
[04/28 00:47:47    104s] OPERPROF: Starting npMain at level 1, MEM:2113.1M, EPOCH TIME: 1745815667.352920
[04/28 00:47:47    105s] OPERPROF:   Starting npPlace at level 2, MEM:2113.1M, EPOCH TIME: 1745815667.487505
[04/28 00:47:58    116s] OPERPROF:   Finished npPlace at level 2, CPU:11.310, REAL:11.304, MEM:2115.1M, EPOCH TIME: 1745815678.791430
[04/28 00:47:58    116s] OPERPROF: Finished npMain at level 1, CPU:11.460, REAL:11.462, MEM:2115.1M, EPOCH TIME: 1745815678.815402
[04/28 00:47:58    116s] Legalizing MH Cells... 0 / 0 (level 6)
[04/28 00:47:58    116s] No instances found in the vector
[04/28 00:47:58    116s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2115.1M, DRC: 0)
[04/28 00:47:58    116s] 0 (out of 0) MH cells were successfully legalized.
[04/28 00:47:58    116s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2115.1M, EPOCH TIME: 1745815678.817791
[04/28 00:47:58    116s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/28 00:47:58    116s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.000, REAL:0.002, MEM:2115.1M, EPOCH TIME: 1745815678.819504
[04/28 00:47:58    116s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2115.1M, EPOCH TIME: 1745815678.819867
[04/28 00:47:58    116s] Starting Early Global Route rough congestion estimation: mem = 2115.1M
[04/28 00:47:58    116s] (I)      ==================== Layers =====================
[04/28 00:47:58    116s] (I)      +-----+----+---------+---------+--------+-------+
[04/28 00:47:58    116s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[04/28 00:47:58    116s] (I)      +-----+----+---------+---------+--------+-------+
[04/28 00:47:58    116s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[04/28 00:47:58    116s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[04/28 00:47:58    116s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[04/28 00:47:58    116s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[04/28 00:47:58    116s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[04/28 00:47:58    116s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[04/28 00:47:58    116s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[04/28 00:47:58    116s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[04/28 00:47:58    116s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[04/28 00:47:58    116s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[04/28 00:47:58    116s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[04/28 00:47:58    116s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[04/28 00:47:58    116s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[04/28 00:47:58    116s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[04/28 00:47:58    116s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[04/28 00:47:58    116s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[04/28 00:47:58    116s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[04/28 00:47:58    116s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[04/28 00:47:58    116s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[04/28 00:47:58    116s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[04/28 00:47:58    116s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[04/28 00:47:58    116s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[04/28 00:47:58    116s] (I)      +-----+----+---------+---------+--------+-------+
[04/28 00:47:58    116s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[04/28 00:47:58    116s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[04/28 00:47:58    116s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[04/28 00:47:58    116s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[04/28 00:47:58    116s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[04/28 00:47:58    116s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[04/28 00:47:58    116s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[04/28 00:47:58    116s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[04/28 00:47:58    116s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[04/28 00:47:58    116s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[04/28 00:47:58    116s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[04/28 00:47:58    116s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[04/28 00:47:58    116s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[04/28 00:47:58    116s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[04/28 00:47:58    116s] (I)      +-----+----+---------+---------+--------+-------+
[04/28 00:47:58    116s] (I)      Started Import and model ( Curr Mem: 2115.05 MB )
[04/28 00:47:58    116s] (I)      Default pattern map key = tpu_top_default.
[04/28 00:47:58    116s] (I)      == Non-default Options ==
[04/28 00:47:58    116s] (I)      Print mode                                         : 2
[04/28 00:47:58    116s] (I)      Stop if highly congested                           : false
[04/28 00:47:58    116s] (I)      Maximum routing layer                              : 11
[04/28 00:47:58    116s] (I)      Assign partition pins                              : false
[04/28 00:47:58    116s] (I)      Support large GCell                                : true
[04/28 00:47:58    116s] (I)      Number of threads                                  : 1
[04/28 00:47:58    116s] (I)      Number of rows per GCell                           : 3
[04/28 00:47:58    116s] (I)      Max num rows per GCell                             : 32
[04/28 00:47:58    116s] (I)      Method to set GCell size                           : row
[04/28 00:47:58    116s] (I)      Counted 109417 PG shapes. We will not process PG shapes layer by layer.
[04/28 00:47:58    116s] (I)      Use row-based GCell size
[04/28 00:47:58    116s] (I)      Use row-based GCell align
[04/28 00:47:58    116s] (I)      layer 0 area = 80000
[04/28 00:47:58    116s] (I)      layer 1 area = 80000
[04/28 00:47:58    116s] (I)      layer 2 area = 80000
[04/28 00:47:58    116s] (I)      layer 3 area = 80000
[04/28 00:47:58    116s] (I)      layer 4 area = 80000
[04/28 00:47:58    116s] (I)      layer 5 area = 80000
[04/28 00:47:58    116s] (I)      layer 6 area = 80000
[04/28 00:47:58    116s] (I)      layer 7 area = 80000
[04/28 00:47:58    116s] (I)      layer 8 area = 80000
[04/28 00:47:58    116s] (I)      layer 9 area = 400000
[04/28 00:47:58    116s] (I)      layer 10 area = 400000
[04/28 00:47:58    116s] (I)      GCell unit size   : 3420
[04/28 00:47:58    116s] (I)      GCell multiplier  : 3
[04/28 00:47:58    116s] (I)      GCell row height  : 3420
[04/28 00:47:58    116s] (I)      Actual row height : 3420
[04/28 00:47:58    116s] (I)      GCell align ref   : 20000 20140
[04/28 00:47:58    116s] [NR-eGR] Track table information for default rule: 
[04/28 00:47:58    116s] [NR-eGR] Metal1 has single uniform track structure
[04/28 00:47:58    116s] [NR-eGR] Metal2 has single uniform track structure
[04/28 00:47:58    116s] [NR-eGR] Metal3 has single uniform track structure
[04/28 00:47:58    116s] [NR-eGR] Metal4 has single uniform track structure
[04/28 00:47:58    116s] [NR-eGR] Metal5 has single uniform track structure
[04/28 00:47:58    116s] [NR-eGR] Metal6 has single uniform track structure
[04/28 00:47:58    116s] [NR-eGR] Metal7 has single uniform track structure
[04/28 00:47:58    116s] [NR-eGR] Metal8 has single uniform track structure
[04/28 00:47:58    116s] [NR-eGR] Metal9 has single uniform track structure
[04/28 00:47:58    116s] [NR-eGR] Metal10 has single uniform track structure
[04/28 00:47:58    116s] [NR-eGR] Metal11 has single uniform track structure
[04/28 00:47:58    116s] (I)      ==================== Default via =====================
[04/28 00:47:58    116s] (I)      +----+------------------+----------------------------+
[04/28 00:47:58    116s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[04/28 00:47:58    116s] (I)      +----+------------------+----------------------------+
[04/28 00:47:58    116s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[04/28 00:47:58    116s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[04/28 00:47:58    116s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[04/28 00:47:58    116s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[04/28 00:47:58    116s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[04/28 00:47:58    116s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[04/28 00:47:58    116s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[04/28 00:47:58    116s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[04/28 00:47:58    116s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[04/28 00:47:58    116s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[04/28 00:47:58    116s] (I)      +----+------------------+----------------------------+
[04/28 00:47:58    116s] [NR-eGR] Read 205543 PG shapes
[04/28 00:47:58    116s] [NR-eGR] Read 0 clock shapes
[04/28 00:47:58    116s] [NR-eGR] Read 0 other shapes
[04/28 00:47:58    116s] [NR-eGR] #Routing Blockages  : 0
[04/28 00:47:58    116s] [NR-eGR] #Instance Blockages : 0
[04/28 00:47:58    116s] [NR-eGR] #PG Blockages       : 205543
[04/28 00:47:58    116s] [NR-eGR] #Halo Blockages     : 0
[04/28 00:47:58    116s] [NR-eGR] #Boundary Blockages : 0
[04/28 00:47:58    116s] [NR-eGR] #Clock Blockages    : 0
[04/28 00:47:58    116s] [NR-eGR] #Other Blockages    : 0
[04/28 00:47:58    116s] (I)      Design has 0 blackboxes considered as all layer blockages.
[04/28 00:47:58    116s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/28 00:47:58    116s] [NR-eGR] Read 26182 nets ( ignored 0 )
[04/28 00:47:58    116s] (I)      early_global_route_priority property id does not exist.
[04/28 00:47:58    116s] (I)      Read Num Blocks=205543  Num Prerouted Wires=0  Num CS=0
[04/28 00:47:58    116s] (I)      Layer 1 (V) : #blockages 24104 : #preroutes 0
[04/28 00:47:58    116s] (I)      Layer 2 (H) : #blockages 24104 : #preroutes 0
[04/28 00:47:58    116s] (I)      Layer 3 (V) : #blockages 24104 : #preroutes 0
[04/28 00:47:58    116s] (I)      Layer 4 (H) : #blockages 24104 : #preroutes 0
[04/28 00:47:58    116s] (I)      Layer 5 (V) : #blockages 24104 : #preroutes 0
[04/28 00:47:58    116s] (I)      Layer 6 (H) : #blockages 24104 : #preroutes 0
[04/28 00:47:58    116s] (I)      Layer 7 (V) : #blockages 24104 : #preroutes 0
[04/28 00:47:58    116s] (I)      Layer 8 (H) : #blockages 24104 : #preroutes 0
[04/28 00:47:58    116s] (I)      Layer 9 (V) : #blockages 12445 : #preroutes 0
[04/28 00:47:58    116s] (I)      Layer 10 (H) : #blockages 266 : #preroutes 0
[04/28 00:47:58    116s] (I)      Number of ignored nets                =      0
[04/28 00:47:58    116s] (I)      Number of connected nets              =      0
[04/28 00:47:58    116s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[04/28 00:47:58    116s] (I)      Number of clock nets                  =      1.  Ignored: No
[04/28 00:47:58    116s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[04/28 00:47:58    116s] (I)      Number of special nets                =      0.  Ignored: Yes
[04/28 00:47:58    116s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[04/28 00:47:58    116s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[04/28 00:47:58    116s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[04/28 00:47:58    116s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[04/28 00:47:58    116s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/28 00:47:58    116s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/28 00:47:58    116s] (I)      Ndr track 0 does not exist
[04/28 00:47:58    116s] (I)      ---------------------Grid Graph Info--------------------
[04/28 00:47:58    116s] (I)      Routing area        : (0, 0) - (672800, 666140)
[04/28 00:47:58    116s] (I)      Core area           : (20000, 20140) - (652800, 646000)
[04/28 00:47:58    116s] (I)      Site width          :   400  (dbu)
[04/28 00:47:58    116s] (I)      Row height          :  3420  (dbu)
[04/28 00:47:58    116s] (I)      GCell row height    :  3420  (dbu)
[04/28 00:47:58    116s] (I)      GCell width         : 10260  (dbu)
[04/28 00:47:58    116s] (I)      GCell height        : 10260  (dbu)
[04/28 00:47:58    116s] (I)      Grid                :    66    65    11
[04/28 00:47:58    116s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[04/28 00:47:58    116s] (I)      Vertical capacity   :     0 10260     0 10260     0 10260     0 10260     0 10260     0
[04/28 00:47:58    116s] (I)      Horizontal capacity :     0     0 10260     0 10260     0 10260     0 10260     0 10260
[04/28 00:47:58    116s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[04/28 00:47:58    116s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[04/28 00:47:58    116s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[04/28 00:47:58    116s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[04/28 00:47:58    116s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200  1330
[04/28 00:47:58    116s] (I)      Num tracks per GCell: 42.75 25.65 27.00 25.65 27.00 25.65 27.00 25.65 27.00 10.26 10.80
[04/28 00:47:58    116s] (I)      Total num of tracks :  1753  1682  1753  1682  1753  1682  1753  1682  1753   672   700
[04/28 00:47:58    116s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[04/28 00:47:58    116s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[04/28 00:47:58    116s] (I)      --------------------------------------------------------
[04/28 00:47:58    116s] 
[04/28 00:47:58    116s] [NR-eGR] ============ Routing rule table ============
[04/28 00:47:58    116s] [NR-eGR] Rule id: 0  Nets: 26182
[04/28 00:47:58    116s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[04/28 00:47:58    116s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[04/28 00:47:58    116s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[04/28 00:47:58    116s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[04/28 00:47:58    116s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[04/28 00:47:58    116s] [NR-eGR] ========================================
[04/28 00:47:58    116s] [NR-eGR] 
[04/28 00:47:58    116s] (I)      =============== Blocked Tracks ===============
[04/28 00:47:58    116s] (I)      +-------+---------+----------+---------------+
[04/28 00:47:58    116s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[04/28 00:47:58    116s] (I)      +-------+---------+----------+---------------+
[04/28 00:47:58    116s] (I)      |     1 |       0 |        0 |         0.00% |
[04/28 00:47:58    116s] (I)      |     2 |  109330 |    24862 |        22.74% |
[04/28 00:47:58    116s] (I)      |     3 |  115698 |    23184 |        20.04% |
[04/28 00:47:58    116s] (I)      |     4 |  109330 |    24862 |        22.74% |
[04/28 00:47:58    116s] (I)      |     5 |  115698 |    23184 |        20.04% |
[04/28 00:47:58    116s] (I)      |     6 |  109330 |    24862 |        22.74% |
[04/28 00:47:58    116s] (I)      |     7 |  115698 |    23184 |        20.04% |
[04/28 00:47:58    116s] (I)      |     8 |  109330 |    24862 |        22.74% |
[04/28 00:47:58    116s] (I)      |     9 |  115698 |    23920 |        20.67% |
[04/28 00:47:58    116s] (I)      |    10 |   43680 |    12596 |        28.84% |
[04/28 00:47:58    116s] (I)      |    11 |   46200 |      630 |         1.36% |
[04/28 00:47:58    116s] (I)      +-------+---------+----------+---------------+
[04/28 00:47:58    116s] (I)      Finished Import and model ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 2115.05 MB )
[04/28 00:47:58    116s] (I)      Reset routing kernel
[04/28 00:47:58    116s] (I)      numLocalWires=48182  numGlobalNetBranches=12383  numLocalNetBranches=11799
[04/28 00:47:58    116s] (I)      totalPins=84435  totalGlobalPin=49760 (58.93%)
[04/28 00:47:58    116s] (I)      total 2D Cap : 939913 = (488099 H, 451814 V)
[04/28 00:47:58    116s] (I)      
[04/28 00:47:58    116s] (I)      ============  Phase 1a Route ============
[04/28 00:47:59    116s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[04/28 00:47:59    116s] (I)      Usage: 79993 = (40326 H, 39667 V) = (8.26% H, 8.78% V) = (2.069e+05um H, 2.035e+05um V)
[04/28 00:47:59    116s] (I)      
[04/28 00:47:59    116s] (I)      ============  Phase 1b Route ============
[04/28 00:47:59    116s] (I)      Usage: 79993 = (40326 H, 39667 V) = (8.26% H, 8.78% V) = (2.069e+05um H, 2.035e+05um V)
[04/28 00:47:59    116s] (I)      eGR overflow: 0.00% H + 0.00% V
[04/28 00:47:59    116s] 
[04/28 00:47:59    116s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[04/28 00:47:59    116s] Finished Early Global Route rough congestion estimation: mem = 2115.1M
[04/28 00:47:59    116s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.210, REAL:0.200, MEM:2115.1M, EPOCH TIME: 1745815679.019629
[04/28 00:47:59    116s] earlyGlobalRoute rough estimation gcell size 3 row height
[04/28 00:47:59    116s] OPERPROF: Starting CDPad at level 1, MEM:2115.1M, EPOCH TIME: 1745815679.020214
[04/28 00:47:59    116s] CDPadU 0.870 -> 0.870. R=0.610, N=22019, GS=5.130
[04/28 00:47:59    116s] OPERPROF: Finished CDPad at level 1, CPU:0.090, REAL:0.087, MEM:2115.1M, EPOCH TIME: 1745815679.107331
[04/28 00:47:59    116s] OPERPROF: Starting npMain at level 1, MEM:2115.1M, EPOCH TIME: 1745815679.108810
[04/28 00:47:59    116s] OPERPROF:   Starting npPlace at level 2, MEM:2115.1M, EPOCH TIME: 1745815679.248102
[04/28 00:47:59    116s] OPERPROF:   Finished npPlace at level 2, CPU:0.120, REAL:0.131, MEM:2119.1M, EPOCH TIME: 1745815679.379401
[04/28 00:47:59    116s] OPERPROF: Finished npMain at level 1, CPU:0.290, REAL:0.297, MEM:2119.1M, EPOCH TIME: 1745815679.405652
[04/28 00:47:59    116s] Global placement CDP skipped at cutLevel 11.
[04/28 00:47:59    116s] Iteration 11: Total net bbox = 3.501e+05 (1.80e+05 1.70e+05)
[04/28 00:47:59    116s]               Est.  stn bbox = 4.503e+05 (2.37e+05 2.13e+05)
[04/28 00:47:59    116s]               cpu = 0:00:12.1 real = 0:00:12.0 mem = 2119.1M
[04/28 00:47:59    117s] Iteration 12: Total net bbox = 3.501e+05 (1.80e+05 1.70e+05)
[04/28 00:47:59    117s]               Est.  stn bbox = 4.503e+05 (2.37e+05 2.13e+05)
[04/28 00:47:59    117s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2119.1M
[04/28 00:47:59    117s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2119.1M, EPOCH TIME: 1745815679.452796
[04/28 00:47:59    117s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/28 00:47:59    117s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.010, REAL:0.002, MEM:2119.1M, EPOCH TIME: 1745815679.454855
[04/28 00:47:59    117s] Legalizing MH Cells... 0 / 0 (level 9)
[04/28 00:47:59    117s] No instances found in the vector
[04/28 00:47:59    117s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2119.1M, DRC: 0)
[04/28 00:47:59    117s] 0 (out of 0) MH cells were successfully legalized.
[04/28 00:47:59    117s] OPERPROF: Starting npMain at level 1, MEM:2119.1M, EPOCH TIME: 1745815679.456289
[04/28 00:47:59    117s] OPERPROF:   Starting npPlace at level 2, MEM:2119.1M, EPOCH TIME: 1745815679.597910
[04/28 00:48:24    142s] GP RA stats: MHOnly 0 nrInst 22019 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[04/28 00:48:28    146s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:2160.9M, EPOCH TIME: 1745815708.790112
[04/28 00:48:28    146s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.000, REAL:0.000, MEM:2162.9M, EPOCH TIME: 1745815708.790363
[04/28 00:48:28    146s] OPERPROF:   Finished npPlace at level 2, CPU:29.230, REAL:29.194, MEM:2146.9M, EPOCH TIME: 1745815708.792371
[04/28 00:48:28    146s] OPERPROF: Finished npMain at level 1, CPU:29.390, REAL:29.360, MEM:2130.9M, EPOCH TIME: 1745815708.816560
[04/28 00:48:28    146s] Iteration 13: Total net bbox = 3.626e+05 (1.85e+05 1.78e+05)
[04/28 00:48:28    146s]               Est.  stn bbox = 4.584e+05 (2.40e+05 2.18e+05)
[04/28 00:48:28    146s]               cpu = 0:00:29.4 real = 0:00:29.0 mem = 2130.9M
[04/28 00:48:28    146s] [adp] clock
[04/28 00:48:28    146s] [adp] weight, nr nets, wire length
[04/28 00:48:28    146s] [adp]      0        1  634.878500
[04/28 00:48:28    146s] [adp] data
[04/28 00:48:28    146s] [adp] weight, nr nets, wire length
[04/28 00:48:28    146s] [adp]      0    26181  361932.861500
[04/28 00:48:28    146s] [adp] 0.000000|0.000000|0.000000
[04/28 00:48:28    146s] Iteration 14: Total net bbox = 3.626e+05 (1.85e+05 1.78e+05)
[04/28 00:48:28    146s]               Est.  stn bbox = 4.584e+05 (2.40e+05 2.18e+05)
[04/28 00:48:28    146s] Clear WL Bound Manager after Global Placement... 
[04/28 00:48:28    146s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2130.9M
[04/28 00:48:28    146s] Finished Global Placement (cpu=0:01:45, real=0:01:46, mem=2130.9M)
[04/28 00:48:28    146s] Keep Tdgp Graph and DB for later use
[04/28 00:48:28    146s] Info: 0 clock gating cells identified, 0 (on average) moved 0/7
[04/28 00:48:28    146s] Saved padding area to DB
[04/28 00:48:28    146s] All LLGs are deleted
[04/28 00:48:28    146s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:48:28    146s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:48:28    146s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2130.9M, EPOCH TIME: 1745815708.876910
[04/28 00:48:28    146s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2130.9M, EPOCH TIME: 1745815708.877143
[04/28 00:48:28    146s] Solver runtime cpu: 0:01:35 real: 0:01:35
[04/28 00:48:28    146s] Core Placement runtime cpu: 0:01:44 real: 0:01:45
[04/28 00:48:28    146s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[04/28 00:48:28    146s] Type 'man IMPSP-9025' for more detail.
[04/28 00:48:28    146s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2130.9M, EPOCH TIME: 1745815708.879806
[04/28 00:48:28    146s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2130.9M, EPOCH TIME: 1745815708.879933
[04/28 00:48:28    146s] Processing tracks to init pin-track alignment.
[04/28 00:48:28    146s] z: 2, totalTracks: 1
[04/28 00:48:28    146s] z: 4, totalTracks: 1
[04/28 00:48:28    146s] z: 6, totalTracks: 1
[04/28 00:48:28    146s] z: 8, totalTracks: 1
[04/28 00:48:28    146s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/28 00:48:28    146s] All LLGs are deleted
[04/28 00:48:28    146s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:48:28    146s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:48:28    146s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:2130.9M, EPOCH TIME: 1745815708.888810
[04/28 00:48:28    146s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:2130.9M, EPOCH TIME: 1745815708.889077
[04/28 00:48:28    146s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2130.9M, EPOCH TIME: 1745815708.893270
[04/28 00:48:28    146s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:48:28    146s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:48:28    146s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:2130.9M, EPOCH TIME: 1745815708.895032
[04/28 00:48:28    146s] Max number of tech site patterns supported in site array is 256.
[04/28 00:48:28    146s] Core basic site is CoreSite
[04/28 00:48:28    146s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:2130.9M, EPOCH TIME: 1745815708.918442
[04/28 00:48:28    146s] After signature check, allow fast init is true, keep pre-filter is true.
[04/28 00:48:28    146s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/28 00:48:28    146s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.010, REAL:0.010, MEM:2130.9M, EPOCH TIME: 1745815708.928790
[04/28 00:48:28    146s] Fast DP-INIT is on for default
[04/28 00:48:28    146s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/28 00:48:28    146s] Atter site array init, number of instance map data is 0.
[04/28 00:48:28    146s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:0.040, REAL:0.039, MEM:2130.9M, EPOCH TIME: 1745815708.934125
[04/28 00:48:28    146s] 
[04/28 00:48:28    146s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/28 00:48:28    146s] OPERPROF:       Starting CMU at level 4, MEM:2130.9M, EPOCH TIME: 1745815708.936261
[04/28 00:48:28    146s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.002, MEM:2130.9M, EPOCH TIME: 1745815708.938523
[04/28 00:48:28    146s] 
[04/28 00:48:28    146s] Bad Lib Cell Checking (CMU) is done! (0)
[04/28 00:48:28    146s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.040, REAL:0.047, MEM:2130.9M, EPOCH TIME: 1745815708.940430
[04/28 00:48:28    146s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2130.9M, EPOCH TIME: 1745815708.940483
[04/28 00:48:28    146s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2130.9M, EPOCH TIME: 1745815708.940843
[04/28 00:48:28    146s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2130.9MB).
[04/28 00:48:28    146s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.070, REAL:0.071, MEM:2130.9M, EPOCH TIME: 1745815708.950780
[04/28 00:48:28    146s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.070, REAL:0.071, MEM:2130.9M, EPOCH TIME: 1745815708.950855
[04/28 00:48:28    146s] TDRefine: refinePlace mode is spiral
[04/28 00:48:28    146s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.36387.1
[04/28 00:48:28    146s] OPERPROF: Starting RefinePlace at level 1, MEM:2130.9M, EPOCH TIME: 1745815708.950956
[04/28 00:48:28    146s] *** Starting place_detail (0:02:27 mem=2130.9M) ***
[04/28 00:48:28    146s] Total net bbox length = 3.626e+05 (1.851e+05 1.775e+05) (ext = 1.691e+04)
[04/28 00:48:28    146s] 
[04/28 00:48:28    146s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/28 00:48:28    146s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/28 00:48:28    146s] (I)      Default pattern map key = tpu_top_default.
[04/28 00:48:28    146s] (I)      Default pattern map key = tpu_top_default.
[04/28 00:48:28    146s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2130.9M, EPOCH TIME: 1745815708.976131
[04/28 00:48:28    146s] Starting refinePlace ...
[04/28 00:48:28    146s] (I)      Default pattern map key = tpu_top_default.
[04/28 00:48:28    146s] (I)      Default pattern map key = tpu_top_default.
[04/28 00:48:29    146s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2130.9M, EPOCH TIME: 1745815709.015005
[04/28 00:48:29    146s] DDP initSite1 nrRow 183 nrJob 183
[04/28 00:48:29    146s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2130.9M, EPOCH TIME: 1745815709.015161
[04/28 00:48:29    146s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.010, REAL:0.000, MEM:2130.9M, EPOCH TIME: 1745815709.015493
[04/28 00:48:29    146s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2130.9M, EPOCH TIME: 1745815709.015545
[04/28 00:48:29    146s] DDP markSite nrRow 183 nrJob 183
[04/28 00:48:29    146s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.001, MEM:2130.9M, EPOCH TIME: 1745815709.016330
[04/28 00:48:29    146s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.010, REAL:0.001, MEM:2130.9M, EPOCH TIME: 1745815709.016382
[04/28 00:48:29    146s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[04/28 00:48:29    146s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2130.9M, EPOCH TIME: 1745815709.035583
[04/28 00:48:29    146s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:2130.9M, EPOCH TIME: 1745815709.035653
[04/28 00:48:29    146s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.000, REAL:0.004, MEM:2130.9M, EPOCH TIME: 1745815709.039184
[04/28 00:48:29    146s] ** Cut row section cpu time 0:00:00.0.
[04/28 00:48:29    146s]  ** Cut row section real time 0:00:00.0.
[04/28 00:48:29    146s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.004, MEM:2130.9M, EPOCH TIME: 1745815709.039319
[04/28 00:48:29    146s]   Spread Effort: high, standalone mode, useDDP on.
[04/28 00:48:29    146s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.4, real=0:00:01.0, mem=2130.9MB) @(0:02:27 - 0:02:27).
[04/28 00:48:29    146s] Move report: preRPlace moves 22019 insts, mean move: 0.12 um, max move: 3.31 um 
[04/28 00:48:29    146s] 	Max move on inst (systolic/mul_98_38_I6_I3_g3976): (78.03, 248.13) --> (76.80, 246.05)
[04/28 00:48:29    146s] 	Length: 15 sites, height: 1 rows, site name: CoreSite, cell type: ADDFX1
[04/28 00:48:29    147s] wireLenOptFixPriorityInst 0 inst fixed
[04/28 00:48:29    147s] Placement tweakage begins.
[04/28 00:48:29    147s] wire length = 4.366e+05
[04/28 00:48:30    148s] wire length = 4.348e+05
[04/28 00:48:30    148s] Placement tweakage ends.
[04/28 00:48:30    148s] Move report: tweak moves 4570 insts, mean move: 2.57 um, max move: 25.94 um 
[04/28 00:48:30    148s] 	Max move on inst (systolic/g108346): (167.00, 189.62) --> (165.00, 165.68)
[04/28 00:48:30    148s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:01.5, real=0:00:01.0, mem=2141.2MB) @(0:02:27 - 0:02:29).
[04/28 00:48:30    148s] 
[04/28 00:48:30    148s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[04/28 00:48:31    149s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f2546d8e4b0.
[04/28 00:48:31    149s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[04/28 00:48:31    149s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[04/28 00:48:31    149s] [CPU] RefinePlace/Spiral (cpu=0:00:00.3, real=0:00:01.0)
[04/28 00:48:31    149s] [CPU] RefinePlace/Commit (cpu=0:00:00.3, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.3, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[04/28 00:48:31    149s] [CPU] RefinePlace/Legalization (cpu=0:00:00.7, real=0:00:01.0, mem=2109.2MB) @(0:02:29 - 0:02:29).
[04/28 00:48:31    149s] Move report: Detail placement moves 22019 insts, mean move: 0.63 um, max move: 26.06 um 
[04/28 00:48:31    149s] 	Max move on inst (systolic/g108645): (164.93, 165.63) --> (167.00, 189.62)
[04/28 00:48:31    149s] 	Runtime: CPU: 0:00:02.6 REAL: 0:00:03.0 MEM: 2109.2MB
[04/28 00:48:31    149s] Statistics of distance of Instance movement in refine placement:
[04/28 00:48:31    149s]   maximum (X+Y) =        26.06 um
[04/28 00:48:31    149s]   inst (systolic/g108645) with max move: (164.928, 165.631) -> (167, 189.62)
[04/28 00:48:31    149s]   mean    (X+Y) =         0.63 um
[04/28 00:48:31    149s] Summary Report:
[04/28 00:48:31    149s] Instances move: 22019 (out of 22019 movable)
[04/28 00:48:31    149s] Instances flipped: 0
[04/28 00:48:31    149s] Mean displacement: 0.63 um
[04/28 00:48:31    149s] Max displacement: 26.06 um [04/28 00:48:31    149s] Total instances moved : 22019
(Instance: systolic/g108645) (164.928, 165.631) -> (167, 189.62)
[04/28 00:48:31    149s] 	Length: 10 sites, height: 1 rows, site name: CoreSite, cell type: AO21X4
[04/28 00:48:31    149s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:2.650, REAL:2.641, MEM:2109.2M, EPOCH TIME: 1745815711.616915
[04/28 00:48:31    149s] Total net bbox length = 3.612e+05 (1.839e+05 1.773e+05) (ext = 1.691e+04)
[04/28 00:48:31    149s] Runtime: CPU: 0:00:02.7 REAL: 0:00:03.0 MEM: 2109.2MB
[04/28 00:48:31    149s] [CPU] RefinePlace/total (cpu=0:00:02.7, real=0:00:03.0, mem=2109.2MB) @(0:02:27 - 0:02:29).
[04/28 00:48:31    149s] *** Finished place_detail (0:02:29 mem=2109.2M) ***
[04/28 00:48:31    149s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.36387.1
[04/28 00:48:31    149s] OPERPROF: Finished RefinePlace at level 1, CPU:2.680, REAL:2.674, MEM:2109.2M, EPOCH TIME: 1745815711.624992
[04/28 00:48:31    149s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2109.2M, EPOCH TIME: 1745815711.625047
[04/28 00:48:31    149s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:22019).
[04/28 00:48:31    149s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:48:31    149s] All LLGs are deleted
[04/28 00:48:31    149s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:48:31    149s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:48:31    149s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2109.2M, EPOCH TIME: 1745815711.640905
[04/28 00:48:31    149s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2109.2M, EPOCH TIME: 1745815711.641161
[04/28 00:48:31    149s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.030, REAL:0.024, MEM:2051.2M, EPOCH TIME: 1745815711.649281
[04/28 00:48:31    149s] *** Finished Initial Placement (cpu=0:01:48, real=0:01:49, mem=2051.2M) ***
[04/28 00:48:31    149s] Processing tracks to init pin-track alignment.
[04/28 00:48:31    149s] z: 2, totalTracks: 1
[04/28 00:48:31    149s] z: 4, totalTracks: 1
[04/28 00:48:31    149s] z: 6, totalTracks: 1
[04/28 00:48:31    149s] z: 8, totalTracks: 1
[04/28 00:48:31    149s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/28 00:48:31    149s] All LLGs are deleted
[04/28 00:48:31    149s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:48:31    149s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:48:31    149s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2051.2M, EPOCH TIME: 1745815711.658836
[04/28 00:48:31    149s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2051.2M, EPOCH TIME: 1745815711.659124
[04/28 00:48:31    149s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2051.2M, EPOCH TIME: 1745815711.662682
[04/28 00:48:31    149s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:48:31    149s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:48:31    149s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2051.2M, EPOCH TIME: 1745815711.663886
[04/28 00:48:31    149s] Max number of tech site patterns supported in site array is 256.
[04/28 00:48:31    149s] Core basic site is CoreSite
[04/28 00:48:31    149s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2051.2M, EPOCH TIME: 1745815711.687285
[04/28 00:48:31    149s] After signature check, allow fast init is true, keep pre-filter is true.
[04/28 00:48:31    149s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/28 00:48:31    149s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.020, REAL:0.020, MEM:2051.2M, EPOCH TIME: 1745815711.707268
[04/28 00:48:31    149s] Fast DP-INIT is on for default
[04/28 00:48:31    149s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/28 00:48:31    149s] Atter site array init, number of instance map data is 0.
[04/28 00:48:31    149s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.050, REAL:0.049, MEM:2051.2M, EPOCH TIME: 1745815711.712638
[04/28 00:48:31    149s] 
[04/28 00:48:31    149s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/28 00:48:31    149s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.053, MEM:2051.2M, EPOCH TIME: 1745815711.715840
[04/28 00:48:31    149s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:2051.2M, EPOCH TIME: 1745815711.721389
[04/28 00:48:31    149s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:2051.2M, EPOCH TIME: 1745815711.724566
[04/28 00:48:31    149s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.010, REAL:0.006, MEM:2067.2M, EPOCH TIME: 1745815711.730427
[04/28 00:48:31    149s] default core: bins with density > 0.750 =  9.97 % ( 36 / 361 )
[04/28 00:48:31    149s] Density distribution unevenness ratio = 9.663%
[04/28 00:48:31    149s] Density distribution unevenness ratio (U70) = 2.104%
[04/28 00:48:31    149s] Density distribution unevenness ratio (U80) = 0.007%
[04/28 00:48:31    149s] Density distribution unevenness ratio (U90) = 0.000%
[04/28 00:48:31    149s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.010, REAL:0.009, MEM:2067.2M, EPOCH TIME: 1745815711.730529
[04/28 00:48:31    149s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2067.2M, EPOCH TIME: 1745815711.730576
[04/28 00:48:31    149s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:48:31    149s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:48:31    149s] All LLGs are deleted
[04/28 00:48:31    149s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:48:31    149s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:48:31    149s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2067.2M, EPOCH TIME: 1745815711.744153
[04/28 00:48:31    149s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2067.2M, EPOCH TIME: 1745815711.744356
[04/28 00:48:31    149s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.010, REAL:0.015, MEM:2067.2M, EPOCH TIME: 1745815711.745420
[04/28 00:48:31    149s] UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[04/28 00:48:31    149s] UM:*                                                                   final
[04/28 00:48:31    149s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[04/28 00:48:31    149s] UM:*                                                                   global_place
[04/28 00:48:31    149s] Effort level <high> specified for tdgp_reg2reg_default path_group
[04/28 00:48:31    149s] User Input Parameters:
[04/28 00:48:31    149s] - Congestion Driven    : On
[04/28 00:48:31    149s] - Timing Driven        : On
[04/28 00:48:31    149s] - Area-Violation Based : On
[04/28 00:48:31    149s] - Start Rollback Level : -5
[04/28 00:48:31    149s] 
[04/28 00:48:31    149s] *** Start incrementalPlace ***
[04/28 00:48:31    149s] - Legalized            : On
[04/28 00:48:31    149s] - Window Based         : Off
[04/28 00:48:31    149s] - eDen incr mode       : Off
[04/28 00:48:31    149s] - Small incr mode      : Off
[04/28 00:48:31    149s] 
[04/28 00:48:31    149s] No Views given, use default active views for adaptive view pruning
[04/28 00:48:31    149s] SKP will enable view:
[04/28 00:48:31    149s]   wc
[04/28 00:48:31    149s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2069.2M, EPOCH TIME: 1745815711.902249
[04/28 00:48:31    149s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.010, MEM:2069.2M, EPOCH TIME: 1745815711.912696
[04/28 00:48:31    149s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2069.2M, EPOCH TIME: 1745815711.912797
[04/28 00:48:31    149s] Starting Early Global Route congestion estimation: mem = 2069.2M
[04/28 00:48:31    149s] (I)      ==================== Layers =====================
[04/28 00:48:31    149s] (I)      +-----+----+---------+---------+--------+-------+
[04/28 00:48:31    149s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[04/28 00:48:31    149s] (I)      +-----+----+---------+---------+--------+-------+
[04/28 00:48:31    149s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[04/28 00:48:31    149s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[04/28 00:48:31    149s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[04/28 00:48:31    149s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[04/28 00:48:31    149s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[04/28 00:48:31    149s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[04/28 00:48:31    149s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[04/28 00:48:31    149s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[04/28 00:48:31    149s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[04/28 00:48:31    149s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[04/28 00:48:31    149s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[04/28 00:48:31    149s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[04/28 00:48:31    149s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[04/28 00:48:31    149s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[04/28 00:48:31    149s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[04/28 00:48:31    149s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[04/28 00:48:31    149s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[04/28 00:48:31    149s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[04/28 00:48:31    149s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[04/28 00:48:31    149s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[04/28 00:48:31    149s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[04/28 00:48:31    149s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[04/28 00:48:31    149s] (I)      +-----+----+---------+---------+--------+-------+
[04/28 00:48:31    149s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[04/28 00:48:31    149s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[04/28 00:48:31    149s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[04/28 00:48:31    149s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[04/28 00:48:31    149s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[04/28 00:48:31    149s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[04/28 00:48:31    149s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[04/28 00:48:31    149s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[04/28 00:48:31    149s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[04/28 00:48:31    149s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[04/28 00:48:31    149s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[04/28 00:48:31    149s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[04/28 00:48:31    149s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[04/28 00:48:31    149s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[04/28 00:48:31    149s] (I)      +-----+----+---------+---------+--------+-------+
[04/28 00:48:31    149s] (I)      Started Import and model ( Curr Mem: 2069.19 MB )
[04/28 00:48:31    149s] (I)      Default pattern map key = tpu_top_default.
[04/28 00:48:31    149s] (I)      == Non-default Options ==
[04/28 00:48:31    149s] (I)      Maximum routing layer                              : 11
[04/28 00:48:31    149s] (I)      Number of threads                                  : 1
[04/28 00:48:31    149s] (I)      Use non-blocking free Dbs wires                    : false
[04/28 00:48:31    149s] (I)      Method to set GCell size                           : row
[04/28 00:48:31    149s] (I)      Counted 109417 PG shapes. We will not process PG shapes layer by layer.
[04/28 00:48:31    149s] (I)      Use row-based GCell size
[04/28 00:48:31    149s] (I)      Use row-based GCell align
[04/28 00:48:31    149s] (I)      layer 0 area = 80000
[04/28 00:48:31    149s] (I)      layer 1 area = 80000
[04/28 00:48:31    149s] (I)      layer 2 area = 80000
[04/28 00:48:31    149s] (I)      layer 3 area = 80000
[04/28 00:48:31    149s] (I)      layer 4 area = 80000
[04/28 00:48:31    149s] (I)      layer 5 area = 80000
[04/28 00:48:31    149s] (I)      layer 6 area = 80000
[04/28 00:48:31    149s] (I)      layer 7 area = 80000
[04/28 00:48:31    149s] (I)      layer 8 area = 80000
[04/28 00:48:31    149s] (I)      layer 9 area = 400000
[04/28 00:48:31    149s] (I)      layer 10 area = 400000
[04/28 00:48:31    149s] (I)      GCell unit size   : 3420
[04/28 00:48:31    149s] (I)      GCell multiplier  : 1
[04/28 00:48:31    149s] (I)      GCell row height  : 3420
[04/28 00:48:31    149s] (I)      Actual row height : 3420
[04/28 00:48:31    149s] (I)      GCell align ref   : 20000 20140
[04/28 00:48:31    149s] [NR-eGR] Track table information for default rule: 
[04/28 00:48:31    149s] [NR-eGR] Metal1 has single uniform track structure
[04/28 00:48:31    149s] [NR-eGR] Metal2 has single uniform track structure
[04/28 00:48:31    149s] [NR-eGR] Metal3 has single uniform track structure
[04/28 00:48:31    149s] [NR-eGR] Metal4 has single uniform track structure
[04/28 00:48:31    149s] [NR-eGR] Metal5 has single uniform track structure
[04/28 00:48:31    149s] [NR-eGR] Metal6 has single uniform track structure
[04/28 00:48:31    149s] [NR-eGR] Metal7 has single uniform track structure
[04/28 00:48:31    149s] [NR-eGR] Metal8 has single uniform track structure
[04/28 00:48:31    149s] [NR-eGR] Metal9 has single uniform track structure
[04/28 00:48:31    149s] [NR-eGR] Metal10 has single uniform track structure
[04/28 00:48:31    149s] [NR-eGR] Metal11 has single uniform track structure
[04/28 00:48:31    149s] (I)      ==================== Default via =====================
[04/28 00:48:31    149s] (I)      +----+------------------+----------------------------+
[04/28 00:48:31    149s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[04/28 00:48:31    149s] (I)      +----+------------------+----------------------------+
[04/28 00:48:31    149s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[04/28 00:48:31    149s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[04/28 00:48:31    149s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[04/28 00:48:31    149s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[04/28 00:48:31    149s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[04/28 00:48:31    149s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[04/28 00:48:31    149s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[04/28 00:48:31    149s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[04/28 00:48:31    149s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[04/28 00:48:31    149s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[04/28 00:48:31    149s] (I)      +----+------------------+----------------------------+
[04/28 00:48:32    149s] [NR-eGR] Read 205543 PG shapes
[04/28 00:48:32    149s] [NR-eGR] Read 0 clock shapes
[04/28 00:48:32    149s] [NR-eGR] Read 0 other shapes
[04/28 00:48:32    149s] [NR-eGR] #Routing Blockages  : 0
[04/28 00:48:32    149s] [NR-eGR] #Instance Blockages : 0
[04/28 00:48:32    149s] [NR-eGR] #PG Blockages       : 205543
[04/28 00:48:32    149s] [NR-eGR] #Halo Blockages     : 0
[04/28 00:48:32    149s] [NR-eGR] #Boundary Blockages : 0
[04/28 00:48:32    149s] [NR-eGR] #Clock Blockages    : 0
[04/28 00:48:32    149s] [NR-eGR] #Other Blockages    : 0
[04/28 00:48:32    149s] (I)      Design has 0 blackboxes considered as all layer blockages.
[04/28 00:48:32    149s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/28 00:48:32    149s] [NR-eGR] Read 26182 nets ( ignored 0 )
[04/28 00:48:32    149s] (I)      early_global_route_priority property id does not exist.
[04/28 00:48:32    149s] (I)      Read Num Blocks=205543  Num Prerouted Wires=0  Num CS=0
[04/28 00:48:32    149s] (I)      Layer 1 (V) : #blockages 24104 : #preroutes 0
[04/28 00:48:32    149s] (I)      Layer 2 (H) : #blockages 24104 : #preroutes 0
[04/28 00:48:32    149s] (I)      Layer 3 (V) : #blockages 24104 : #preroutes 0
[04/28 00:48:32    149s] (I)      Layer 4 (H) : #blockages 24104 : #preroutes 0
[04/28 00:48:32    149s] (I)      Layer 5 (V) : #blockages 24104 : #preroutes 0
[04/28 00:48:32    149s] (I)      Layer 6 (H) : #blockages 24104 : #preroutes 0
[04/28 00:48:32    149s] (I)      Layer 7 (V) : #blockages 24104 : #preroutes 0
[04/28 00:48:32    149s] (I)      Layer 8 (H) : #blockages 24104 : #preroutes 0
[04/28 00:48:32    149s] (I)      Layer 9 (V) : #blockages 12445 : #preroutes 0
[04/28 00:48:32    149s] (I)      Layer 10 (H) : #blockages 266 : #preroutes 0
[04/28 00:48:32    149s] (I)      Number of ignored nets                =      0
[04/28 00:48:32    149s] (I)      Number of connected nets              =      0
[04/28 00:48:32    149s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[04/28 00:48:32    149s] (I)      Number of clock nets                  =      1.  Ignored: No
[04/28 00:48:32    149s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[04/28 00:48:32    149s] (I)      Number of special nets                =      0.  Ignored: Yes
[04/28 00:48:32    149s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[04/28 00:48:32    149s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[04/28 00:48:32    149s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[04/28 00:48:32    149s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[04/28 00:48:32    149s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/28 00:48:32    149s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/28 00:48:32    149s] (I)      Ndr track 0 does not exist
[04/28 00:48:32    149s] (I)      ---------------------Grid Graph Info--------------------
[04/28 00:48:32    149s] (I)      Routing area        : (0, 0) - (672800, 666140)
[04/28 00:48:32    149s] (I)      Core area           : (20000, 20140) - (652800, 646000)
[04/28 00:48:32    149s] (I)      Site width          :   400  (dbu)
[04/28 00:48:32    149s] (I)      Row height          :  3420  (dbu)
[04/28 00:48:32    149s] (I)      GCell row height    :  3420  (dbu)
[04/28 00:48:32    149s] (I)      GCell width         :  3420  (dbu)
[04/28 00:48:32    149s] (I)      GCell height        :  3420  (dbu)
[04/28 00:48:32    149s] (I)      Grid                :   196   194    11
[04/28 00:48:32    149s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[04/28 00:48:32    149s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[04/28 00:48:32    149s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[04/28 00:48:32    149s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[04/28 00:48:32    149s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[04/28 00:48:32    149s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[04/28 00:48:32    149s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[04/28 00:48:32    149s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200  1330
[04/28 00:48:32    149s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[04/28 00:48:32    149s] (I)      Total num of tracks :  1753  1682  1753  1682  1753  1682  1753  1682  1753   672   700
[04/28 00:48:32    149s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[04/28 00:48:32    149s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[04/28 00:48:32    149s] (I)      --------------------------------------------------------
[04/28 00:48:32    149s] 
[04/28 00:48:32    149s] [NR-eGR] ============ Routing rule table ============
[04/28 00:48:32    149s] [NR-eGR] Rule id: 0  Nets: 26182
[04/28 00:48:32    149s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[04/28 00:48:32    149s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[04/28 00:48:32    149s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[04/28 00:48:32    149s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[04/28 00:48:32    149s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[04/28 00:48:32    149s] [NR-eGR] ========================================
[04/28 00:48:32    149s] [NR-eGR] 
[04/28 00:48:32    149s] (I)      =============== Blocked Tracks ===============
[04/28 00:48:32    149s] (I)      +-------+---------+----------+---------------+
[04/28 00:48:32    149s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[04/28 00:48:32    149s] (I)      +-------+---------+----------+---------------+
[04/28 00:48:32    149s] (I)      |     1 |       0 |        0 |         0.00% |
[04/28 00:48:32    149s] (I)      |     2 |  326308 |    73784 |        22.61% |
[04/28 00:48:32    149s] (I)      |     3 |  343588 |    30360 |         8.84% |
[04/28 00:48:32    149s] (I)      |     4 |  326308 |    73784 |        22.61% |
[04/28 00:48:32    149s] (I)      |     5 |  343588 |    30360 |         8.84% |
[04/28 00:48:32    149s] (I)      |     6 |  326308 |    73784 |        22.61% |
[04/28 00:48:32    149s] (I)      |     7 |  343588 |    30360 |         8.84% |
[04/28 00:48:32    149s] (I)      |     8 |  326308 |    73784 |        22.61% |
[04/28 00:48:32    149s] (I)      |     9 |  343588 |    31464 |         9.16% |
[04/28 00:48:32    149s] (I)      |    10 |  130368 |    37453 |        28.73% |
[04/28 00:48:32    149s] (I)      |    11 |  137200 |     1880 |         1.37% |
[04/28 00:48:32    149s] (I)      +-------+---------+----------+---------------+
[04/28 00:48:32    149s] (I)      Finished Import and model ( CPU: 0.19 sec, Real: 0.19 sec, Curr Mem: 2088.46 MB )
[04/28 00:48:32    149s] (I)      Reset routing kernel
[04/28 00:48:32    149s] (I)      Started Global Routing ( Curr Mem: 2088.46 MB )
[04/28 00:48:32    149s] (I)      totalPins=84435  totalGlobalPin=82517 (97.73%)
[04/28 00:48:32    149s] (I)      total 2D Cap : 2742485 = (1438962 H, 1303523 V)
[04/28 00:48:32    149s] (I)      
[04/28 00:48:32    149s] (I)      ============  Phase 1a Route ============
[04/28 00:48:32    149s] [NR-eGR] Layer group 1: route 26182 net(s) in layer range [2, 11]
[04/28 00:48:32    149s] (I)      Usage: 246770 = (125099 H, 121671 V) = (8.69% H, 9.33% V) = (2.139e+05um H, 2.081e+05um V)
[04/28 00:48:32    149s] (I)      
[04/28 00:48:32    149s] (I)      ============  Phase 1b Route ============
[04/28 00:48:32    149s] (I)      Usage: 246770 = (125099 H, 121671 V) = (8.69% H, 9.33% V) = (2.139e+05um H, 2.081e+05um V)
[04/28 00:48:32    149s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.219767e+05um
[04/28 00:48:32    149s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[04/28 00:48:32    149s] (I)      Congestion threshold : each 60.00, sum 90.00
[04/28 00:48:32    149s] (I)      
[04/28 00:48:32    149s] (I)      ============  Phase 1c Route ============
[04/28 00:48:32    149s] (I)      Usage: 246770 = (125099 H, 121671 V) = (8.69% H, 9.33% V) = (2.139e+05um H, 2.081e+05um V)
[04/28 00:48:32    149s] (I)      
[04/28 00:48:32    149s] (I)      ============  Phase 1d Route ============
[04/28 00:48:32    149s] (I)      Usage: 246770 = (125099 H, 121671 V) = (8.69% H, 9.33% V) = (2.139e+05um H, 2.081e+05um V)
[04/28 00:48:32    149s] (I)      
[04/28 00:48:32    149s] (I)      ============  Phase 1e Route ============
[04/28 00:48:32    149s] (I)      Usage: 246770 = (125099 H, 121671 V) = (8.69% H, 9.33% V) = (2.139e+05um H, 2.081e+05um V)
[04/28 00:48:32    149s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.219767e+05um
[04/28 00:48:32    149s] (I)      
[04/28 00:48:32    149s] (I)      ============  Phase 1l Route ============
[04/28 00:48:32    150s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[04/28 00:48:32    150s] (I)      Layer  2:     304704     99507         5           0      323429    ( 0.00%) 
[04/28 00:48:32    150s] (I)      Layer  3:     328081    101008         0           0      340470    ( 0.00%) 
[04/28 00:48:32    150s] (I)      Layer  4:     304704     51064         0           0      323429    ( 0.00%) 
[04/28 00:48:32    150s] (I)      Layer  5:     328081     25391         0           0      340470    ( 0.00%) 
[04/28 00:48:32    150s] (I)      Layer  6:     304704      2717         0           0      323429    ( 0.00%) 
[04/28 00:48:32    150s] (I)      Layer  7:     328081      1514         0           0      340470    ( 0.00%) 
[04/28 00:48:32    150s] (I)      Layer  8:     304704         0         0           0      323429    ( 0.00%) 
[04/28 00:48:32    150s] (I)      Layer  9:     327627         0         0           0      340470    ( 0.00%) 
[04/28 00:48:32    150s] (I)      Layer 10:      92243         0         0        6327      123045    ( 4.89%) 
[04/28 00:48:32    150s] (I)      Layer 11:     134620         0         0         673      135515    ( 0.49%) 
[04/28 00:48:32    150s] (I)      Total:       2757549    281201         5        7000     2914154    ( 0.24%) 
[04/28 00:48:32    150s] (I)      
[04/28 00:48:32    150s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/28 00:48:32    150s] [NR-eGR]                        OverCon            
[04/28 00:48:32    150s] [NR-eGR]                         #Gcell     %Gcell
[04/28 00:48:32    150s] [NR-eGR]        Layer               (1)    OverCon
[04/28 00:48:32    150s] [NR-eGR] ----------------------------------------------
[04/28 00:48:32    150s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[04/28 00:48:32    150s] [NR-eGR]  Metal2 ( 2)         5( 0.01%)   ( 0.01%) 
[04/28 00:48:32    150s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[04/28 00:48:32    150s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[04/28 00:48:32    150s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[04/28 00:48:32    150s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[04/28 00:48:32    150s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[04/28 00:48:32    150s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[04/28 00:48:32    150s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[04/28 00:48:32    150s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[04/28 00:48:32    150s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[04/28 00:48:32    150s] [NR-eGR] ----------------------------------------------
[04/28 00:48:32    150s] [NR-eGR]        Total         5( 0.00%)   ( 0.00%) 
[04/28 00:48:32    150s] [NR-eGR] 
[04/28 00:48:32    150s] (I)      Finished Global Routing ( CPU: 0.39 sec, Real: 0.40 sec, Curr Mem: 2094.46 MB )
[04/28 00:48:32    150s] (I)      total 2D Cap : 2780310 = (1455947 H, 1324363 V)
[04/28 00:48:32    150s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[04/28 00:48:32    150s] Early Global Route congestion estimation runtime: 0.60 seconds, mem = 2094.5M
[04/28 00:48:32    150s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.590, REAL:0.597, MEM:2094.5M, EPOCH TIME: 1745815712.509649
[04/28 00:48:32    150s] OPERPROF: Starting HotSpotCal at level 1, MEM:2094.5M, EPOCH TIME: 1745815712.509721
[04/28 00:48:32    150s] [hotspot] +------------+---------------+---------------+
[04/28 00:48:32    150s] [hotspot] |            |   max hotspot | total hotspot |
[04/28 00:48:32    150s] [hotspot] +------------+---------------+---------------+
[04/28 00:48:32    150s] [hotspot] | normalized |          0.00 |          0.00 |
[04/28 00:48:32    150s] [hotspot] +------------+---------------+---------------+
[04/28 00:48:32    150s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/28 00:48:32    150s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/28 00:48:32    150s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.003, MEM:2094.5M, EPOCH TIME: 1745815712.512827
[04/28 00:48:32    150s] Skipped repairing congestion.
[04/28 00:48:32    150s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2094.5M, EPOCH TIME: 1745815712.512922
[04/28 00:48:32    150s] Starting Early Global Route wiring: mem = 2094.5M
[04/28 00:48:32    150s] (I)      ============= Track Assignment ============
[04/28 00:48:32    150s] (I)      Started Track Assignment (1T) ( Curr Mem: 2094.46 MB )
[04/28 00:48:32    150s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[04/28 00:48:32    150s] (I)      Run Multi-thread track assignment
[04/28 00:48:32    150s] (I)      Finished Track Assignment (1T) ( CPU: 0.34 sec, Real: 0.34 sec, Curr Mem: 2101.46 MB )
[04/28 00:48:32    150s] (I)      Started Export ( Curr Mem: 2101.46 MB )
[04/28 00:48:33    150s] [NR-eGR]                  Length (um)    Vias 
[04/28 00:48:33    150s] [NR-eGR] -------------------------------------
[04/28 00:48:33    150s] [NR-eGR]  Metal1   (1H)             0   83858 
[04/28 00:48:33    150s] [NR-eGR]  Metal2   (2V)        132444  126880 
[04/28 00:48:33    150s] [NR-eGR]  Metal3   (3H)        176576    9727 
[04/28 00:48:33    150s] [NR-eGR]  Metal4   (4V)         86248    3280 
[04/28 00:48:33    150s] [NR-eGR]  Metal5   (5H)         43431     329 
[04/28 00:48:33    150s] [NR-eGR]  Metal6   (6V)          4583     144 
[04/28 00:48:33    150s] [NR-eGR]  Metal7   (7H)          2615       0 
[04/28 00:48:33    150s] [NR-eGR]  Metal8   (8V)             0       0 
[04/28 00:48:33    150s] [NR-eGR]  Metal9   (9H)             0       0 
[04/28 00:48:33    150s] [NR-eGR]  Metal10  (10V)            0       0 
[04/28 00:48:33    150s] [NR-eGR]  Metal11  (11H)            0       0 
[04/28 00:48:33    150s] [NR-eGR] -------------------------------------
[04/28 00:48:33    150s] [NR-eGR]           Total       445896  224218 
[04/28 00:48:33    150s] [NR-eGR] --------------------------------------------------------------------------
[04/28 00:48:33    150s] [NR-eGR] Total half perimeter of net bounding box: 361207um
[04/28 00:48:33    150s] [NR-eGR] Total length: 445896um, number of vias: 224218
[04/28 00:48:33    150s] [NR-eGR] --------------------------------------------------------------------------
[04/28 00:48:33    150s] [NR-eGR] Total eGR-routed clock nets wire length: 10226um, number of vias: 7959
[04/28 00:48:33    150s] [NR-eGR] --------------------------------------------------------------------------
[04/28 00:48:33    150s] (I)      Finished Export ( CPU: 0.22 sec, Real: 0.22 sec, Curr Mem: 2106.46 MB )
[04/28 00:48:33    150s] Early Global Route wiring runtime: 0.57 seconds, mem = 2106.5M
[04/28 00:48:33    150s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.570, REAL:0.570, MEM:2106.5M, EPOCH TIME: 1745815713.082865
[04/28 00:48:33    150s] 0 delay mode for cte disabled.
[04/28 00:48:33    150s] SKP cleared!
[04/28 00:48:33    150s] 
[04/28 00:48:33    150s] *** Finished incrementalPlace (cpu=0:00:01.3, real=0:00:02.0)***
[04/28 00:48:33    150s] ***** Total cpu  0:1:52
[04/28 00:48:33    150s] ***** Total real time  0:1:53
[04/28 00:48:33    150s] Tdgp not successfully inited but do clear! skip clearing
[04/28 00:48:33    150s] **place_design ... cpu = 0: 1:52, real = 0: 1:53, mem = 2035.5M **
[04/28 00:48:33    151s] AAE DB initialization (MEM=2058.36 CPU=0:00:00.0 REAL=0:00:00.0) 
[04/28 00:48:33    151s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[04/28 00:48:33    151s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[04/28 00:48:33    151s] UM:*                                                                   final
[04/28 00:48:33    151s] UM: Running design category ...
[04/28 00:48:33    151s] All LLGs are deleted
[04/28 00:48:33    151s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:48:33    151s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:48:33    151s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2058.4M, EPOCH TIME: 1745815713.883616
[04/28 00:48:33    151s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2058.4M, EPOCH TIME: 1745815713.883889
[04/28 00:48:33    151s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2058.4M, EPOCH TIME: 1745815713.884396
[04/28 00:48:33    151s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:48:33    151s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:48:33    151s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2058.4M, EPOCH TIME: 1745815713.886012
[04/28 00:48:33    151s] Max number of tech site patterns supported in site array is 256.
[04/28 00:48:33    151s] Core basic site is CoreSite
[04/28 00:48:33    151s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2058.4M, EPOCH TIME: 1745815713.909581
[04/28 00:48:33    151s] After signature check, allow fast init is false, keep pre-filter is true.
[04/28 00:48:33    151s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[04/28 00:48:33    151s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.020, REAL:0.017, MEM:2058.4M, EPOCH TIME: 1745815713.926278
[04/28 00:48:33    151s] SiteArray: non-trimmed site array dimensions = 183 x 1582
[04/28 00:48:33    151s] SiteArray: use 1,642,496 bytes
[04/28 00:48:33    151s] SiteArray: current memory after site array memory allocation 2058.4M
[04/28 00:48:33    151s] SiteArray: FP blocked sites are writable
[04/28 00:48:33    151s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2058.4M, EPOCH TIME: 1745815713.932441
[04/28 00:48:34    151s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.170, REAL:0.174, MEM:2058.4M, EPOCH TIME: 1745815714.106097
[04/28 00:48:34    151s] SiteArray: number of non floorplan blocked sites for llg default is 289506
[04/28 00:48:34    151s] Atter site array init, number of instance map data is 0.
[04/28 00:48:34    151s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.230, REAL:0.223, MEM:2058.4M, EPOCH TIME: 1745815714.109116
[04/28 00:48:34    151s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.240, REAL:0.226, MEM:2058.4M, EPOCH TIME: 1745815714.110705
[04/28 00:48:34    151s] All LLGs are deleted
[04/28 00:48:34    151s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:48:34    151s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:48:34    151s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2058.4M, EPOCH TIME: 1745815714.126034
[04/28 00:48:34    151s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2058.4M, EPOCH TIME: 1745815714.126193
[04/28 00:48:34    151s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:48:34    151s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:48:34    152s] ------------------------------------------------------------
[04/28 00:48:34    152s] 	Current design flip-flop statistics
[04/28 00:48:34    152s] 
[04/28 00:48:34    152s] Single-Bit FF Count          :         2841
[04/28 00:48:34    152s] Multi-Bit FF Count           :            0
[04/28 00:48:34    152s] Total Bit Count              :         2841
[04/28 00:48:34    152s] Total FF Count               :         2841
[04/28 00:48:34    152s] Bits Per Flop                :        1.000
[04/28 00:48:34    152s] Total Clock Pin Cap(FF)      :      590.567
[04/28 00:48:34    152s] Multibit Conversion Ratio(%) :         0.00
[04/28 00:48:34    152s] ------------------------------------------------------------
[04/28 00:48:34    152s] ------------------------------------------------------------
[04/28 00:48:34    152s]             Multi-bit cell usage statistics
[04/28 00:48:34    152s] 
[04/28 00:48:34    152s] ------------------------------------------------------------
[04/28 00:48:34    152s] ============================================================
[04/28 00:48:34    152s] Sequential Multibit cells usage statistics
[04/28 00:48:34    152s] ------------------------------------------------------------
[04/28 00:48:34    152s]             Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
[04/28 00:48:34    152s] ------------------------------------------------------------
[04/28 00:48:34    152s] -FlipFlops             2841                    0        0.00                    1.00
[04/28 00:48:34    152s] ------------------------------------------------------------
[04/28 00:48:34    152s] 
[04/28 00:48:34    152s] ------------------------------------------------------------
[04/28 00:48:34    152s] Seq_Mbit libcell              Bitwidth        Count
[04/28 00:48:34    152s] ------------------------------------------------------------
[04/28 00:48:34    152s] Total 0
[04/28 00:48:34    152s] ============================================================
[04/28 00:48:34    152s] ------------------------------------------------------------
[04/28 00:48:34    152s] Category            Num of Insts Rejected     Reasons
[04/28 00:48:34    152s] ------------------------------------------------------------
[04/28 00:48:34    152s] ------------------------------------------------------------
[04/28 00:48:34    152s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[04/28 00:48:34    152s] UM:         152.55            181                                      place_design
[04/28 00:48:34    152s] VSMManager cleared!
[04/28 00:48:34    152s] *** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:01:53.8/0:01:54.7 (1.0), totSession cpu/real = 0:02:32.6/0:03:00.4 (0.8), mem = 2058.4M
[04/28 00:48:34    152s] 
[04/28 00:48:34    152s] =============================================================================================
[04/28 00:48:34    152s]  Step TAT Report : GlobalPlace #1 / place_opt_design #1                         21.17-s075_1
[04/28 00:48:34    152s] =============================================================================================
[04/28 00:48:34    152s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/28 00:48:34    152s] ---------------------------------------------------------------------------------------------
[04/28 00:48:34    152s] [ CellServerInit         ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.0
[04/28 00:48:34    152s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/28 00:48:34    152s] [ TimingUpdate           ]      3   0:00:00.7  (   0.6 % )     0:00:00.7 /  0:00:00.7    1.0
[04/28 00:48:34    152s] [ MISC                   ]          0:01:54.0  (  99.3 % )     0:01:54.0 /  0:01:53.1    1.0
[04/28 00:48:34    152s] ---------------------------------------------------------------------------------------------
[04/28 00:48:34    152s]  GlobalPlace #1 TOTAL               0:01:54.7  ( 100.0 % )     0:01:54.7 /  0:01:53.8    1.0
[04/28 00:48:34    152s] ---------------------------------------------------------------------------------------------
[04/28 00:48:34    152s] 
[04/28 00:48:34    152s] Enable CTE adjustment.
[04/28 00:48:34    152s] **opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1444.7M, totSessionCpu=0:02:33 **
[04/28 00:48:35    152s] GigaOpt running with 1 threads.
[04/28 00:48:35    152s] *** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:32.6/0:03:00.5 (0.8), mem = 2058.4M
[04/28 00:48:35    152s] **INFO: set_db design_flow_effort extreme -> setting 'set_db -effort high' for the duration of this command.
[04/28 00:48:35    152s] **INFO: set_db design_flow_effort extreme -> setting 'set_db opt_all_end_points true' for the duration of this command.
[04/28 00:48:35    152s] OPERPROF: Starting DPlace-Init at level 1, MEM:2058.4M, EPOCH TIME: 1745815715.031184
[04/28 00:48:35    152s] Processing tracks to init pin-track alignment.
[04/28 00:48:35    152s] z: 2, totalTracks: 1
[04/28 00:48:35    152s] z: 4, totalTracks: 1
[04/28 00:48:35    152s] z: 6, totalTracks: 1
[04/28 00:48:35    152s] z: 8, totalTracks: 1
[04/28 00:48:35    152s] #spOpts: N=45 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[04/28 00:48:35    152s] All LLGs are deleted
[04/28 00:48:35    152s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:48:35    152s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:48:35    152s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2058.4M, EPOCH TIME: 1745815715.042402
[04/28 00:48:35    152s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2058.4M, EPOCH TIME: 1745815715.042743
[04/28 00:48:35    152s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2058.4M, EPOCH TIME: 1745815715.047325
[04/28 00:48:35    152s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:48:35    152s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:48:35    152s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2058.4M, EPOCH TIME: 1745815715.049139
[04/28 00:48:35    152s] Max number of tech site patterns supported in site array is 256.
[04/28 00:48:35    152s] Core basic site is CoreSite
[04/28 00:48:35    152s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2058.4M, EPOCH TIME: 1745815715.079504
[04/28 00:48:35    152s] After signature check, allow fast init is false, keep pre-filter is true.
[04/28 00:48:35    152s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[04/28 00:48:35    152s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.020, REAL:0.020, MEM:2058.4M, EPOCH TIME: 1745815715.099427
[04/28 00:48:35    152s] SiteArray: non-trimmed site array dimensions = 183 x 1582
[04/28 00:48:35    152s] SiteArray: use 1,642,496 bytes
[04/28 00:48:35    152s] SiteArray: current memory after site array memory allocation 2058.4M
[04/28 00:48:35    152s] SiteArray: FP blocked sites are writable
[04/28 00:48:35    152s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/28 00:48:35    152s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2058.4M, EPOCH TIME: 1745815715.106850
[04/28 00:48:35    152s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.200, REAL:0.198, MEM:2058.4M, EPOCH TIME: 1745815715.305320
[04/28 00:48:35    152s] SiteArray: number of non floorplan blocked sites for llg default is 289506
[04/28 00:48:35    152s] Atter site array init, number of instance map data is 0.
[04/28 00:48:35    152s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.260, REAL:0.259, MEM:2058.4M, EPOCH TIME: 1745815715.308463
[04/28 00:48:35    152s] 
[04/28 00:48:35    152s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/28 00:48:35    152s] OPERPROF:     Starting CMU at level 3, MEM:2058.4M, EPOCH TIME: 1745815715.311143
[04/28 00:48:35    152s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.002, MEM:2058.4M, EPOCH TIME: 1745815715.312688
[04/28 00:48:35    152s] 
[04/28 00:48:35    152s] Bad Lib Cell Checking (CMU) is done! (0)
[04/28 00:48:35    152s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.270, REAL:0.267, MEM:2058.4M, EPOCH TIME: 1745815715.314666
[04/28 00:48:35    152s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2058.4M, EPOCH TIME: 1745815715.314728
[04/28 00:48:35    152s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.010, REAL:0.000, MEM:2058.4M, EPOCH TIME: 1745815715.315173
[04/28 00:48:35    152s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=2058.4MB).
[04/28 00:48:35    152s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.300, REAL:0.297, MEM:2058.4M, EPOCH TIME: 1745815715.327940
[04/28 00:48:35    152s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2058.4M, EPOCH TIME: 1745815715.328413
[04/28 00:48:35    152s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:48:35    152s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:48:35    153s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:48:35    153s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:48:35    153s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.090, REAL:0.091, MEM:2058.4M, EPOCH TIME: 1745815715.419109
[04/28 00:48:35    153s] 
[04/28 00:48:35    153s] Trim Metal Layers:
[04/28 00:48:35    153s] LayerId::1 widthSet size::4
[04/28 00:48:35    153s] LayerId::2 widthSet size::4
[04/28 00:48:35    153s] LayerId::3 widthSet size::4
[04/28 00:48:35    153s] LayerId::4 widthSet size::4
[04/28 00:48:35    153s] LayerId::5 widthSet size::4
[04/28 00:48:35    153s] LayerId::6 widthSet size::4
[04/28 00:48:35    153s] LayerId::7 widthSet size::5
[04/28 00:48:35    153s] LayerId::8 widthSet size::5
[04/28 00:48:35    153s] LayerId::9 widthSet size::5
[04/28 00:48:35    153s] LayerId::10 widthSet size::4
[04/28 00:48:35    153s] LayerId::11 widthSet size::3
[04/28 00:48:35    153s] eee: pegSigSF::1.070000
[04/28 00:48:35    153s] Updating RC grid for preRoute extraction ...
[04/28 00:48:35    153s] Initializing multi-corner capacitance tables ... 
[04/28 00:48:35    153s] Initializing multi-corner resistance tables ...
[04/28 00:48:35    153s] Creating RPSQ from WeeR and WRes ...
[04/28 00:48:35    153s] eee: l::1 avDens::0.101212 usedTrk::3461.442719 availTrk::34200.000000 sigTrk::3461.442719
[04/28 00:48:35    153s] eee: l::2 avDens::0.234175 usedTrk::7788.552376 availTrk::33259.500000 sigTrk::7788.552376
[04/28 00:48:35    153s] eee: l::3 avDens::0.292739 usedTrk::10406.864366 availTrk::35550.000000 sigTrk::10406.864366
[04/28 00:48:35    153s] eee: l::4 avDens::0.151908 usedTrk::5117.317735 availTrk::33687.000000 sigTrk::5117.317735
[04/28 00:48:35    153s] eee: l::5 avDens::0.086125 usedTrk::2550.162545 availTrk::29610.000000 sigTrk::2550.162545
[04/28 00:48:35    153s] eee: l::6 avDens::0.021201 usedTrk::270.087340 availTrk::12739.500000 sigTrk::270.087340
[04/28 00:48:35    153s] eee: l::7 avDens::0.034672 usedTrk::152.903509 availTrk::4410.000000 sigTrk::152.903509
[04/28 00:48:35    153s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/28 00:48:35    153s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/28 00:48:35    153s] eee: l::10 avDens::0.182730 usedTrk::2499.750440 availTrk::13680.000000 sigTrk::2499.750440
[04/28 00:48:35    153s] eee: l::11 avDens::0.052558 usedTrk::113.525817 availTrk::2160.000000 sigTrk::113.525817
[04/28 00:48:35    153s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[04/28 00:48:35    153s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.250657 uaWl=1.000000 uaWlH=0.306969 aWlH=0.000000 lMod=0 pMax=0.828800 pMod=82 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[04/28 00:48:36    153s] 
[04/28 00:48:36    153s] Creating Lib Analyzer ...
[04/28 00:48:36    153s] Total number of usable buffers from Lib Analyzer: 15 ( CLKBUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[04/28 00:48:36    153s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[04/28 00:48:36    153s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[04/28 00:48:36    153s] 
[04/28 00:48:36    153s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[04/28 00:48:36    154s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:34 mem=2067.4M
[04/28 00:48:36    154s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:34 mem=2068.4M
[04/28 00:48:36    154s] Creating Lib Analyzer, finished. 
[04/28 00:48:36    154s] AAE DB initialization (MEM=2068.38 CPU=0:00:00.0 REAL=0:00:00.0) 
[04/28 00:48:36    154s] #optDebug: fT-S <1 2 3 1 0>
[04/28 00:48:36    154s] Setting timing_disable_library_data_to_data_checks to 'true'.
[04/28 00:48:36    154s] Setting timing_disable_user_data_to_data_checks to 'true'.
[04/28 00:48:36    154s] Info: IPO magic value 0x809BBEEF.
[04/28 00:48:37    154s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'SRDFFX1'
[04/28 00:48:37    154s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'SRDFFSX1'
[04/28 00:48:37    154s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'SRDFFSRX1'
[04/28 00:48:37    154s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'SRDFFSRQX1'
[04/28 00:48:37    154s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'SRDFFSQX1'
[04/28 00:48:37    154s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'SRDFFRX1'
[04/28 00:48:37    154s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'SRDFFRQX1'
[04/28 00:48:37    154s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'SRDFFQX1'
[04/28 00:48:37    154s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'SRDFFNX1'
[04/28 00:48:37    154s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'SRDFFNSX1'
[04/28 00:48:37    154s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'SRDFFNSRX1'
[04/28 00:48:37    154s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'SRDFFNSRQX1'
[04/28 00:48:37    154s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'SRDFFNSQX1'
[04/28 00:48:37    154s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'SRDFFNRX1'
[04/28 00:48:37    154s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'SRDFFNRQX1'
[04/28 00:48:37    154s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'SRDFFNQX1'
[04/28 00:48:37    154s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'SPDFF4RX2'
[04/28 00:48:37    154s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'SPDFF4RX1'
[04/28 00:48:37    154s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'SPDFF2RX2'
[04/28 00:48:37    154s] **WARN: (TCLCMD-513):	The software could not find a matching object of the specified type for the pattern 'SPDFF2RX1'
[04/28 00:48:37    154s] Message <TCLCMD-513> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[04/28 00:48:37    154s] Info: Using Genus executable '/package/eda/cadence/GENUS211.7/bin/genus'.
[04/28 00:48:37    154s]       Genus workers will not check out additional licenses.
[04/28 00:48:53    154s] **opt_design ... cpu = 0:00:02, real = 0:00:19, mem = 1464.1M, totSessionCpu=0:02:35 **
[04/28 00:48:53    154s] *** opt_design -pre_cts ***
[04/28 00:48:53    154s] DRC Margin: user margin 0.0; extra margin 0.2
[04/28 00:48:53    154s] Setup Target Slack: user slack 0; extra slack 0.0
[04/28 00:48:53    154s] Hold Target Slack: user slack 0
[04/28 00:48:53    154s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[04/28 00:48:53    154s] Type 'man IMPOPT-3195' for more detail.
[04/28 00:48:53    154s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2078.9M, EPOCH TIME: 1745815733.855120
[04/28 00:48:53    154s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:48:53    154s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:48:53    154s] 
[04/28 00:48:53    154s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/28 00:48:53    154s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.032, MEM:2078.9M, EPOCH TIME: 1745815733.887439
[04/28 00:48:53    154s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:48:53    154s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:48:53    154s] Multi-VT timing optimization disabled based on library information.
[04/28 00:48:53    154s] 
[04/28 00:48:53    154s] TimeStamp Deleting Cell Server Begin ...
[04/28 00:48:53    154s] Deleting Lib Analyzer.
[04/28 00:48:53    154s] 
[04/28 00:48:53    154s] TimeStamp Deleting Cell Server End ...
[04/28 00:48:53    154s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[04/28 00:48:53    154s] 
[04/28 00:48:53    154s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/28 00:48:53    154s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[04/28 00:48:53    154s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[04/28 00:48:53    154s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[04/28 00:48:53    154s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[04/28 00:48:53    154s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[04/28 00:48:53    154s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[04/28 00:48:53    154s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[04/28 00:48:53    154s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[04/28 00:48:53    154s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[04/28 00:48:53    154s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[04/28 00:48:53    154s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[04/28 00:48:53    154s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[04/28 00:48:53    154s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[04/28 00:48:53    154s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[04/28 00:48:53    154s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[04/28 00:48:53    154s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[04/28 00:48:53    154s] Summary for sequential cells identification: 
[04/28 00:48:53    154s]   Identified SBFF number: 104
[04/28 00:48:53    154s]   Identified MBFF number: 0
[04/28 00:48:53    154s]   Identified SB Latch number: 0
[04/28 00:48:53    154s]   Identified MB Latch number: 0
[04/28 00:48:53    154s]   Not identified SBFF number: 16
[04/28 00:48:53    154s]   Not identified MBFF number: 0
[04/28 00:48:53    154s]   Not identified SB Latch number: 0
[04/28 00:48:53    154s]   Not identified MB Latch number: 0
[04/28 00:48:53    154s]   Number of sequential cells which are not FFs: 32
[04/28 00:48:53    154s]  Visiting view : wc
[04/28 00:48:53    154s]    : PowerDomain = none : Weighted F : unweighted  = 36.80 (1.000) with rcCorner = 0
[04/28 00:48:53    154s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[04/28 00:48:53    154s]  Visiting view : bc
[04/28 00:48:53    154s]    : PowerDomain = none : Weighted F : unweighted  = 11.90 (1.000) with rcCorner = 0
[04/28 00:48:53    154s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[04/28 00:48:53    154s] TLC MultiMap info (StdDelay):
[04/28 00:48:53    154s]   : min_delay + min_timing + 1 + no RcCorner := 5.3ps
[04/28 00:48:53    154s]   : min_delay + min_timing + 1 + rccorners := 11.9ps
[04/28 00:48:53    154s]   : max_delay + max_timing + 1 + no RcCorner := 20.1ps
[04/28 00:48:53    154s]   : max_delay + max_timing + 1 + rccorners := 36.8ps
[04/28 00:48:53    154s]  Setting StdDelay to: 36.8ps
[04/28 00:48:53    154s] 
[04/28 00:48:53    154s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/28 00:48:53    154s] 
[04/28 00:48:53    154s] TimeStamp Deleting Cell Server Begin ...
[04/28 00:48:53    154s] 
[04/28 00:48:53    154s] TimeStamp Deleting Cell Server End ...
[04/28 00:48:53    154s] 
[04/28 00:48:53    154s] Creating Lib Analyzer ...
[04/28 00:48:53    154s] 
[04/28 00:48:53    154s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/28 00:48:53    154s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[04/28 00:48:53    154s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[04/28 00:48:53    154s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[04/28 00:48:53    154s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[04/28 00:48:53    154s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[04/28 00:48:53    154s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[04/28 00:48:53    154s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[04/28 00:48:53    154s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[04/28 00:48:53    154s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[04/28 00:48:53    154s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[04/28 00:48:53    154s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[04/28 00:48:53    154s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[04/28 00:48:53    154s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[04/28 00:48:53    154s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[04/28 00:48:53    154s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[04/28 00:48:53    154s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[04/28 00:48:53    154s] Summary for sequential cells identification: 
[04/28 00:48:53    154s]   Identified SBFF number: 104
[04/28 00:48:53    154s]   Identified MBFF number: 0
[04/28 00:48:53    154s]   Identified SB Latch number: 0
[04/28 00:48:53    154s]   Identified MB Latch number: 0
[04/28 00:48:53    154s]   Not identified SBFF number: 16
[04/28 00:48:53    154s]   Not identified MBFF number: 0
[04/28 00:48:53    154s]   Not identified SB Latch number: 0
[04/28 00:48:53    154s]   Not identified MB Latch number: 0
[04/28 00:48:53    154s]   Number of sequential cells which are not FFs: 32
[04/28 00:48:53    154s]  Visiting view : wc
[04/28 00:48:53    154s]    : PowerDomain = none : Weighted F : unweighted  = 38.80 (1.000) with rcCorner = 0
[04/28 00:48:53    154s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[04/28 00:48:53    154s]  Visiting view : bc
[04/28 00:48:53    154s]    : PowerDomain = none : Weighted F : unweighted  = 13.00 (1.000) with rcCorner = 0
[04/28 00:48:53    154s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[04/28 00:48:53    154s] TLC MultiMap info (StdDelay):
[04/28 00:48:53    154s]   : min_delay + min_timing + 1 + no RcCorner := 5.3ps
[04/28 00:48:53    154s]   : min_delay + min_timing + 1 + rccorners := 13ps
[04/28 00:48:53    154s]   : max_delay + max_timing + 1 + no RcCorner := 20.1ps
[04/28 00:48:53    154s]   : max_delay + max_timing + 1 + rccorners := 38.8ps
[04/28 00:48:53    154s]  Setting StdDelay to: 38.8ps
[04/28 00:48:53    154s] 
[04/28 00:48:53    154s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/28 00:48:54    154s] Total number of usable buffers from Lib Analyzer: 11 ( CLKBUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 BUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX16 CLKBUFX20)
[04/28 00:48:54    154s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[04/28 00:48:54    154s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[04/28 00:48:54    154s] 
[04/28 00:48:54    154s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[04/28 00:48:54    155s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:35 mem=2080.9M
[04/28 00:48:54    155s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:35 mem=2080.9M
[04/28 00:48:54    155s] Creating Lib Analyzer, finished. 
[04/28 00:48:54    155s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2080.9M, EPOCH TIME: 1745815734.617682
[04/28 00:48:54    155s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:48:54    155s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:48:54    155s] All LLGs are deleted
[04/28 00:48:54    155s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:48:54    155s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:48:54    155s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2080.9M, EPOCH TIME: 1745815734.617781
[04/28 00:48:54    155s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2080.9M, EPOCH TIME: 1745815734.617855
[04/28 00:48:54    155s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:2080.9M, EPOCH TIME: 1745815734.618405
[04/28 00:48:54    155s] {MMLU 0 0 26182}
[04/28 00:48:54    155s] ### Creating LA Mngr. totSessionCpu=0:02:35 mem=2080.9M
[04/28 00:48:54    155s] ### Creating LA Mngr, finished. totSessionCpu=0:02:35 mem=2080.9M
[04/28 00:48:54    155s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2080.86 MB )
[04/28 00:48:54    155s] (I)      ==================== Layers =====================
[04/28 00:48:54    155s] (I)      +-----+----+---------+---------+--------+-------+
[04/28 00:48:54    155s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[04/28 00:48:54    155s] (I)      +-----+----+---------+---------+--------+-------+
[04/28 00:48:54    155s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[04/28 00:48:54    155s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[04/28 00:48:54    155s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[04/28 00:48:54    155s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[04/28 00:48:54    155s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[04/28 00:48:54    155s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[04/28 00:48:54    155s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[04/28 00:48:54    155s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[04/28 00:48:54    155s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[04/28 00:48:54    155s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[04/28 00:48:54    155s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[04/28 00:48:54    155s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[04/28 00:48:54    155s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[04/28 00:48:54    155s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[04/28 00:48:54    155s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[04/28 00:48:54    155s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[04/28 00:48:54    155s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[04/28 00:48:54    155s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[04/28 00:48:54    155s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[04/28 00:48:54    155s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[04/28 00:48:54    155s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[04/28 00:48:54    155s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[04/28 00:48:54    155s] (I)      +-----+----+---------+---------+--------+-------+
[04/28 00:48:54    155s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[04/28 00:48:54    155s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[04/28 00:48:54    155s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[04/28 00:48:54    155s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[04/28 00:48:54    155s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[04/28 00:48:54    155s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[04/28 00:48:54    155s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[04/28 00:48:54    155s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[04/28 00:48:54    155s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[04/28 00:48:54    155s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[04/28 00:48:54    155s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[04/28 00:48:54    155s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[04/28 00:48:54    155s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[04/28 00:48:54    155s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[04/28 00:48:54    155s] (I)      +-----+----+---------+---------+--------+-------+
[04/28 00:48:54    155s] (I)      Started Import and model ( Curr Mem: 2080.86 MB )
[04/28 00:48:54    155s] (I)      Default pattern map key = tpu_top_default.
[04/28 00:48:54    155s] (I)      Number of ignored instance 0
[04/28 00:48:54    155s] (I)      Number of inbound cells 0
[04/28 00:48:54    155s] (I)      Number of opened ILM blockages 0
[04/28 00:48:54    155s] (I)      Number of instances temporarily fixed by detailed placement 0
[04/28 00:48:54    155s] (I)      numMoveCells=22019, numMacros=0  numPads=577  numMultiRowHeightInsts=0
[04/28 00:48:54    155s] (I)      cell height: 3420, count: 22019
[04/28 00:48:54    155s] (I)      Number of nets = 26182 ( 0 ignored )
[04/28 00:48:54    155s] (I)      Read rows... (mem=2095.7M)
[04/28 00:48:54    155s] (I)      Done Read rows (cpu=0.000s, mem=2095.7M)
[04/28 00:48:54    155s] (I)      Identified Clock instances: Flop 2841, Clock buffer/inverter 0, Gate 0, Logic 0
[04/28 00:48:54    155s] (I)      Read module constraints... (mem=2095.7M)
[04/28 00:48:54    155s] (I)      Done Read module constraints (cpu=0.000s, mem=2095.7M)
[04/28 00:48:54    155s] (I)      == Non-default Options ==
[04/28 00:48:54    155s] (I)      Maximum routing layer                              : 11
[04/28 00:48:54    155s] (I)      Buffering-aware routing                            : true
[04/28 00:48:54    155s] (I)      Spread congestion away from blockages              : true
[04/28 00:48:54    155s] (I)      Number of threads                                  : 1
[04/28 00:48:54    155s] (I)      Overflow penalty cost                              : 10
[04/28 00:48:54    155s] (I)      Punch through distance                             : 1087.930000
[04/28 00:48:54    155s] (I)      Source-to-sink ratio                               : 0.300000
[04/28 00:48:54    155s] (I)      Method to set GCell size                           : row
[04/28 00:48:54    155s] (I)      Counted 109417 PG shapes. We will not process PG shapes layer by layer.
[04/28 00:48:54    155s] (I)      Use row-based GCell size
[04/28 00:48:54    155s] (I)      Use row-based GCell align
[04/28 00:48:54    155s] (I)      layer 0 area = 80000
[04/28 00:48:54    155s] (I)      layer 1 area = 80000
[04/28 00:48:54    155s] (I)      layer 2 area = 80000
[04/28 00:48:54    155s] (I)      layer 3 area = 80000
[04/28 00:48:54    155s] (I)      layer 4 area = 80000
[04/28 00:48:54    155s] (I)      layer 5 area = 80000
[04/28 00:48:54    155s] (I)      layer 6 area = 80000
[04/28 00:48:54    155s] (I)      layer 7 area = 80000
[04/28 00:48:54    155s] (I)      layer 8 area = 80000
[04/28 00:48:54    155s] (I)      layer 9 area = 400000
[04/28 00:48:54    155s] (I)      layer 10 area = 400000
[04/28 00:48:54    155s] (I)      GCell unit size   : 3420
[04/28 00:48:54    155s] (I)      GCell multiplier  : 1
[04/28 00:48:54    155s] (I)      GCell row height  : 3420
[04/28 00:48:54    155s] (I)      Actual row height : 3420
[04/28 00:48:54    155s] (I)      GCell align ref   : 20000 20140
[04/28 00:48:54    155s] [NR-eGR] Track table information for default rule: 
[04/28 00:48:54    155s] [NR-eGR] Metal1 has single uniform track structure
[04/28 00:48:54    155s] [NR-eGR] Metal2 has single uniform track structure
[04/28 00:48:54    155s] [NR-eGR] Metal3 has single uniform track structure
[04/28 00:48:54    155s] [NR-eGR] Metal4 has single uniform track structure
[04/28 00:48:54    155s] [NR-eGR] Metal5 has single uniform track structure
[04/28 00:48:54    155s] [NR-eGR] Metal6 has single uniform track structure
[04/28 00:48:54    155s] [NR-eGR] Metal7 has single uniform track structure
[04/28 00:48:54    155s] [NR-eGR] Metal8 has single uniform track structure
[04/28 00:48:54    155s] [NR-eGR] Metal9 has single uniform track structure
[04/28 00:48:54    155s] [NR-eGR] Metal10 has single uniform track structure
[04/28 00:48:54    155s] [NR-eGR] Metal11 has single uniform track structure
[04/28 00:48:54    155s] (I)      ==================== Default via =====================
[04/28 00:48:54    155s] (I)      +----+------------------+----------------------------+
[04/28 00:48:54    155s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[04/28 00:48:54    155s] (I)      +----+------------------+----------------------------+
[04/28 00:48:54    155s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[04/28 00:48:54    155s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[04/28 00:48:54    155s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[04/28 00:48:54    155s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[04/28 00:48:54    155s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[04/28 00:48:54    155s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[04/28 00:48:54    155s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[04/28 00:48:54    155s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[04/28 00:48:54    155s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[04/28 00:48:54    155s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[04/28 00:48:54    155s] (I)      +----+------------------+----------------------------+
[04/28 00:48:54    155s] [NR-eGR] Read 205543 PG shapes
[04/28 00:48:54    155s] [NR-eGR] Read 0 clock shapes
[04/28 00:48:54    155s] [NR-eGR] Read 0 other shapes
[04/28 00:48:54    155s] [NR-eGR] #Routing Blockages  : 0
[04/28 00:48:54    155s] [NR-eGR] #Instance Blockages : 0
[04/28 00:48:54    155s] [NR-eGR] #PG Blockages       : 205543
[04/28 00:48:54    155s] [NR-eGR] #Halo Blockages     : 0
[04/28 00:48:54    155s] [NR-eGR] #Boundary Blockages : 0
[04/28 00:48:54    155s] [NR-eGR] #Clock Blockages    : 0
[04/28 00:48:54    155s] [NR-eGR] #Other Blockages    : 0
[04/28 00:48:54    155s] (I)      Design has 0 blackboxes considered as all layer blockages.
[04/28 00:48:54    155s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/28 00:48:54    155s] [NR-eGR] Read 26182 nets ( ignored 0 )
[04/28 00:48:54    155s] (I)      early_global_route_priority property id does not exist.
[04/28 00:48:54    155s] (I)      Read Num Blocks=205543  Num Prerouted Wires=0  Num CS=0
[04/28 00:48:54    155s] (I)      Layer 1 (V) : #blockages 24104 : #preroutes 0
[04/28 00:48:54    155s] (I)      Layer 2 (H) : #blockages 24104 : #preroutes 0
[04/28 00:48:54    155s] (I)      Layer 3 (V) : #blockages 24104 : #preroutes 0
[04/28 00:48:54    155s] (I)      Layer 4 (H) : #blockages 24104 : #preroutes 0
[04/28 00:48:54    155s] (I)      Layer 5 (V) : #blockages 24104 : #preroutes 0
[04/28 00:48:54    155s] (I)      Layer 6 (H) : #blockages 24104 : #preroutes 0
[04/28 00:48:54    155s] (I)      Layer 7 (V) : #blockages 24104 : #preroutes 0
[04/28 00:48:54    155s] (I)      Layer 8 (H) : #blockages 24104 : #preroutes 0
[04/28 00:48:54    155s] (I)      Layer 9 (V) : #blockages 12445 : #preroutes 0
[04/28 00:48:54    155s] (I)      Layer 10 (H) : #blockages 266 : #preroutes 0
[04/28 00:48:54    155s] (I)      Number of ignored nets                =      0
[04/28 00:48:54    155s] (I)      Number of connected nets              =      0
[04/28 00:48:54    155s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[04/28 00:48:54    155s] (I)      Number of clock nets                  =      1.  Ignored: No
[04/28 00:48:54    155s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[04/28 00:48:54    155s] (I)      Number of special nets                =      0.  Ignored: Yes
[04/28 00:48:54    155s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[04/28 00:48:54    155s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[04/28 00:48:54    155s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[04/28 00:48:54    155s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[04/28 00:48:54    155s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/28 00:48:54    155s] (I)      Constructing bin map
[04/28 00:48:54    155s] (I)      Initialize bin information with width=6840 height=6840
[04/28 00:48:54    155s] (I)      Done constructing bin map
[04/28 00:48:54    155s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/28 00:48:54    155s] (I)      Ndr track 0 does not exist
[04/28 00:48:54    155s] (I)      ---------------------Grid Graph Info--------------------
[04/28 00:48:54    155s] (I)      Routing area        : (0, 0) - (672800, 666140)
[04/28 00:48:54    155s] (I)      Core area           : (20000, 20140) - (652800, 646000)
[04/28 00:48:54    155s] (I)      Site width          :   400  (dbu)
[04/28 00:48:54    155s] (I)      Row height          :  3420  (dbu)
[04/28 00:48:54    155s] (I)      GCell row height    :  3420  (dbu)
[04/28 00:48:54    155s] (I)      GCell width         :  3420  (dbu)
[04/28 00:48:54    155s] (I)      GCell height        :  3420  (dbu)
[04/28 00:48:54    155s] (I)      Grid                :   196   194    11
[04/28 00:48:54    155s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[04/28 00:48:54    155s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[04/28 00:48:54    155s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[04/28 00:48:54    155s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[04/28 00:48:54    155s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[04/28 00:48:54    155s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[04/28 00:48:54    155s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[04/28 00:48:54    155s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200  1330
[04/28 00:48:54    155s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[04/28 00:48:54    155s] (I)      Total num of tracks :  1753  1682  1753  1682  1753  1682  1753  1682  1753   672   700
[04/28 00:48:54    155s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[04/28 00:48:54    155s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[04/28 00:48:54    155s] (I)      --------------------------------------------------------
[04/28 00:48:54    155s] 
[04/28 00:48:54    155s] [NR-eGR] ============ Routing rule table ============
[04/28 00:48:54    155s] [NR-eGR] Rule id: 0  Nets: 26182
[04/28 00:48:54    155s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[04/28 00:48:54    155s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[04/28 00:48:54    155s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[04/28 00:48:54    155s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[04/28 00:48:54    155s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[04/28 00:48:54    155s] [NR-eGR] ========================================
[04/28 00:48:54    155s] [NR-eGR] 
[04/28 00:48:54    155s] (I)      =============== Blocked Tracks ===============
[04/28 00:48:54    155s] (I)      +-------+---------+----------+---------------+
[04/28 00:48:54    155s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[04/28 00:48:54    155s] (I)      +-------+---------+----------+---------------+
[04/28 00:48:54    155s] (I)      |     1 |       0 |        0 |         0.00% |
[04/28 00:48:54    155s] (I)      |     2 |  326308 |    73784 |        22.61% |
[04/28 00:48:54    155s] (I)      |     3 |  343588 |    30360 |         8.84% |
[04/28 00:48:54    155s] (I)      |     4 |  326308 |    73784 |        22.61% |
[04/28 00:48:54    155s] (I)      |     5 |  343588 |    30360 |         8.84% |
[04/28 00:48:54    155s] (I)      |     6 |  326308 |    73784 |        22.61% |
[04/28 00:48:54    155s] (I)      |     7 |  343588 |    30360 |         8.84% |
[04/28 00:48:54    155s] (I)      |     8 |  326308 |    73784 |        22.61% |
[04/28 00:48:54    155s] (I)      |     9 |  343588 |    31464 |         9.16% |
[04/28 00:48:54    155s] (I)      |    10 |  130368 |    37453 |        28.73% |
[04/28 00:48:54    155s] (I)      |    11 |  137200 |     1880 |         1.37% |
[04/28 00:48:54    155s] (I)      +-------+---------+----------+---------------+
[04/28 00:48:54    155s] (I)      Finished Import and model ( CPU: 0.20 sec, Real: 0.20 sec, Curr Mem: 2103.13 MB )
[04/28 00:48:54    155s] (I)      Reset routing kernel
[04/28 00:48:54    155s] (I)      Started Global Routing ( Curr Mem: 2103.13 MB )
[04/28 00:48:54    155s] (I)      totalPins=84435  totalGlobalPin=82517 (97.73%)
[04/28 00:48:54    155s] (I)      total 2D Cap : 2742485 = (1438962 H, 1303523 V)
[04/28 00:48:54    155s] (I)      #blocked areas for congestion spreading : 0
[04/28 00:48:54    155s] (I)      
[04/28 00:48:54    155s] (I)      ============  Phase 1a Route ============
[04/28 00:48:54    155s] [NR-eGR] Layer group 1: route 26182 net(s) in layer range [2, 11]
[04/28 00:48:54    155s] (I)      Usage: 248491 = (126452 H, 122039 V) = (8.79% H, 9.36% V) = (2.162e+05um H, 2.087e+05um V)
[04/28 00:48:54    155s] (I)      
[04/28 00:48:54    155s] (I)      ============  Phase 1b Route ============
[04/28 00:48:54    155s] (I)      Usage: 248491 = (126452 H, 122039 V) = (8.79% H, 9.36% V) = (2.162e+05um H, 2.087e+05um V)
[04/28 00:48:54    155s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.249196e+05um
[04/28 00:48:54    155s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[04/28 00:48:54    155s] (I)      Congestion threshold : each 60.00, sum 90.00
[04/28 00:48:54    155s] (I)      
[04/28 00:48:54    155s] (I)      ============  Phase 1c Route ============
[04/28 00:48:54    155s] (I)      Usage: 248491 = (126452 H, 122039 V) = (8.79% H, 9.36% V) = (2.162e+05um H, 2.087e+05um V)
[04/28 00:48:54    155s] (I)      
[04/28 00:48:54    155s] (I)      ============  Phase 1d Route ============
[04/28 00:48:54    155s] (I)      Usage: 248491 = (126452 H, 122039 V) = (8.79% H, 9.36% V) = (2.162e+05um H, 2.087e+05um V)
[04/28 00:48:54    155s] (I)      
[04/28 00:48:54    155s] (I)      ============  Phase 1e Route ============
[04/28 00:48:54    155s] (I)      Usage: 248491 = (126452 H, 122039 V) = (8.79% H, 9.36% V) = (2.162e+05um H, 2.087e+05um V)
[04/28 00:48:54    155s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.249196e+05um
[04/28 00:48:54    155s] (I)      
[04/28 00:48:54    155s] (I)      ============  Phase 1l Route ============
[04/28 00:48:55    155s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[04/28 00:48:55    155s] (I)      Layer  2:     304704     99390         8           0      323429    ( 0.00%) 
[04/28 00:48:55    155s] (I)      Layer  3:     328081    101944         0           0      340470    ( 0.00%) 
[04/28 00:48:55    155s] (I)      Layer  4:     304704     51535         0           0      323429    ( 0.00%) 
[04/28 00:48:55    155s] (I)      Layer  5:     328081     25402         0           0      340470    ( 0.00%) 
[04/28 00:48:55    155s] (I)      Layer  6:     304704      2790         0           0      323429    ( 0.00%) 
[04/28 00:48:55    155s] (I)      Layer  7:     328081      1986         0           0      340470    ( 0.00%) 
[04/28 00:48:55    155s] (I)      Layer  8:     304704         0         0           0      323429    ( 0.00%) 
[04/28 00:48:55    155s] (I)      Layer  9:     327627         0         0           0      340470    ( 0.00%) 
[04/28 00:48:55    155s] (I)      Layer 10:      92243         0         0        6327      123045    ( 4.89%) 
[04/28 00:48:55    155s] (I)      Layer 11:     134620         0         0         673      135515    ( 0.49%) 
[04/28 00:48:55    155s] (I)      Total:       2757549    283047         8        7000     2914154    ( 0.24%) 
[04/28 00:48:55    155s] (I)      
[04/28 00:48:55    155s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/28 00:48:55    155s] [NR-eGR]                        OverCon            
[04/28 00:48:55    155s] [NR-eGR]                         #Gcell     %Gcell
[04/28 00:48:55    155s] [NR-eGR]        Layer             (1-2)    OverCon
[04/28 00:48:55    155s] [NR-eGR] ----------------------------------------------
[04/28 00:48:55    155s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[04/28 00:48:55    155s] [NR-eGR]  Metal2 ( 2)         6( 0.02%)   ( 0.02%) 
[04/28 00:48:55    155s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[04/28 00:48:55    155s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[04/28 00:48:55    155s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[04/28 00:48:55    155s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[04/28 00:48:55    155s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[04/28 00:48:55    155s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[04/28 00:48:55    155s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[04/28 00:48:55    155s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[04/28 00:48:55    155s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[04/28 00:48:55    155s] [NR-eGR] ----------------------------------------------
[04/28 00:48:55    155s] [NR-eGR]        Total         6( 0.00%)   ( 0.00%) 
[04/28 00:48:55    155s] [NR-eGR] 
[04/28 00:48:55    155s] (I)      Finished Global Routing ( CPU: 0.32 sec, Real: 0.34 sec, Curr Mem: 2103.13 MB )
[04/28 00:48:55    155s] (I)      total 2D Cap : 2780310 = (1455947 H, 1324363 V)
[04/28 00:48:55    155s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[04/28 00:48:55    155s] (I)      ============= Track Assignment ============
[04/28 00:48:55    155s] (I)      Started Track Assignment (1T) ( Curr Mem: 2103.13 MB )
[04/28 00:48:55    155s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[04/28 00:48:55    155s] (I)      Run Multi-thread track assignment
[04/28 00:48:55    156s] (I)      Finished Track Assignment (1T) ( CPU: 0.31 sec, Real: 0.31 sec, Curr Mem: 2104.43 MB )
[04/28 00:48:55    156s] (I)      Started Export ( Curr Mem: 2104.43 MB )
[04/28 00:48:55    156s] [NR-eGR]                  Length (um)    Vias 
[04/28 00:48:55    156s] [NR-eGR] -------------------------------------
[04/28 00:48:55    156s] [NR-eGR]  Metal1   (1H)             0   83858 
[04/28 00:48:55    156s] [NR-eGR]  Metal2   (2V)        132238  126781 
[04/28 00:48:55    156s] [NR-eGR]  Metal3   (3H)        178020    9889 
[04/28 00:48:55    156s] [NR-eGR]  Metal4   (4V)         87104    3433 
[04/28 00:48:55    156s] [NR-eGR]  Metal5   (5H)         43436     336 
[04/28 00:48:55    156s] [NR-eGR]  Metal6   (6V)          4699     191 
[04/28 00:48:55    156s] [NR-eGR]  Metal7   (7H)          3429       0 
[04/28 00:48:55    156s] [NR-eGR]  Metal8   (8V)             0       0 
[04/28 00:48:55    156s] [NR-eGR]  Metal9   (9H)             0       0 
[04/28 00:48:55    156s] [NR-eGR]  Metal10  (10V)            0       0 
[04/28 00:48:55    156s] [NR-eGR]  Metal11  (11H)            0       0 
[04/28 00:48:55    156s] [NR-eGR] -------------------------------------
[04/28 00:48:55    156s] [NR-eGR]           Total       448926  224488 
[04/28 00:48:55    156s] [NR-eGR] --------------------------------------------------------------------------
[04/28 00:48:55    156s] [NR-eGR] Total half perimeter of net bounding box: 361207um
[04/28 00:48:55    156s] [NR-eGR] Total length: 448926um, number of vias: 224488
[04/28 00:48:55    156s] [NR-eGR] --------------------------------------------------------------------------
[04/28 00:48:55    156s] [NR-eGR] Total eGR-routed clock nets wire length: 10741um, number of vias: 7931
[04/28 00:48:55    156s] [NR-eGR] --------------------------------------------------------------------------
[04/28 00:48:55    156s] (I)      Finished Export ( CPU: 0.21 sec, Real: 0.21 sec, Curr Mem: 2109.43 MB )
[04/28 00:48:55    156s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.08 sec, Real: 1.09 sec, Curr Mem: 2109.43 MB )
[04/28 00:48:55    156s] (I)      ====================================== Runtime Summary =======================================
[04/28 00:48:55    156s] (I)       Step                                             %      Start     Finish      Real       CPU 
[04/28 00:48:55    156s] (I)      ----------------------------------------------------------------------------------------------
[04/28 00:48:55    156s] (I)       Early Global Route kernel                  100.00%  78.11 sec  79.20 sec  1.09 sec  1.08 sec 
[04/28 00:48:55    156s] (I)       +-Import and model                          18.70%  78.11 sec  78.32 sec  0.20 sec  0.20 sec 
[04/28 00:48:55    156s] (I)       | +-Create place DB                          6.43%  78.11 sec  78.19 sec  0.07 sec  0.06 sec 
[04/28 00:48:55    156s] (I)       | | +-Import place data                      6.41%  78.11 sec  78.18 sec  0.07 sec  0.06 sec 
[04/28 00:48:55    156s] (I)       | | | +-Read instances and placement         1.66%  78.11 sec  78.13 sec  0.02 sec  0.01 sec 
[04/28 00:48:55    156s] (I)       | | | +-Read nets                            4.06%  78.13 sec  78.18 sec  0.04 sec  0.05 sec 
[04/28 00:48:55    156s] (I)       | +-Create route DB                         10.02%  78.19 sec  78.29 sec  0.11 sec  0.11 sec 
[04/28 00:48:55    156s] (I)       | | +-Import route data (1T)                 9.98%  78.19 sec  78.29 sec  0.11 sec  0.11 sec 
[04/28 00:48:55    156s] (I)       | | | +-Read blockages ( Layer 2-11 )        2.97%  78.20 sec  78.23 sec  0.03 sec  0.03 sec 
[04/28 00:48:55    156s] (I)       | | | | +-Read routing blockages             0.00%  78.20 sec  78.20 sec  0.00 sec  0.00 sec 
[04/28 00:48:55    156s] (I)       | | | | +-Read instance blockages            0.30%  78.20 sec  78.20 sec  0.00 sec  0.00 sec 
[04/28 00:48:55    156s] (I)       | | | | +-Read PG blockages                  2.31%  78.20 sec  78.22 sec  0.03 sec  0.03 sec 
[04/28 00:48:55    156s] (I)       | | | | +-Read clock blockages               0.03%  78.22 sec  78.22 sec  0.00 sec  0.00 sec 
[04/28 00:48:55    156s] (I)       | | | | +-Read other blockages               0.03%  78.22 sec  78.23 sec  0.00 sec  0.00 sec 
[04/28 00:48:55    156s] (I)       | | | | +-Read halo blockages                0.02%  78.23 sec  78.23 sec  0.00 sec  0.00 sec 
[04/28 00:48:55    156s] (I)       | | | | +-Read boundary cut boxes            0.00%  78.23 sec  78.23 sec  0.00 sec  0.00 sec 
[04/28 00:48:55    156s] (I)       | | | +-Read blackboxes                      0.00%  78.23 sec  78.23 sec  0.00 sec  0.00 sec 
[04/28 00:48:55    156s] (I)       | | | +-Read prerouted                       0.11%  78.23 sec  78.23 sec  0.00 sec  0.00 sec 
[04/28 00:48:55    156s] (I)       | | | +-Read unlegalized nets                0.24%  78.23 sec  78.23 sec  0.00 sec  0.00 sec 
[04/28 00:48:55    156s] (I)       | | | +-Read nets                            0.65%  78.23 sec  78.24 sec  0.01 sec  0.01 sec 
[04/28 00:48:55    156s] (I)       | | | +-Set up via pillars                   0.02%  78.24 sec  78.24 sec  0.00 sec  0.00 sec 
[04/28 00:48:55    156s] (I)       | | | +-Initialize 3D grid graph             0.07%  78.24 sec  78.24 sec  0.00 sec  0.00 sec 
[04/28 00:48:55    156s] (I)       | | | +-Model blockage capacity              4.36%  78.24 sec  78.29 sec  0.05 sec  0.05 sec 
[04/28 00:48:55    156s] (I)       | | | | +-Initialize 3D capacity             4.18%  78.25 sec  78.29 sec  0.05 sec  0.05 sec 
[04/28 00:48:55    156s] (I)       | +-Read aux data                            0.29%  78.29 sec  78.30 sec  0.00 sec  0.00 sec 
[04/28 00:48:55    156s] (I)       | +-Others data preparation                  0.17%  78.30 sec  78.30 sec  0.00 sec  0.01 sec 
[04/28 00:48:55    156s] (I)       | +-Create route kernel                      1.54%  78.30 sec  78.32 sec  0.02 sec  0.01 sec 
[04/28 00:48:55    156s] (I)       +-Global Routing                            30.79%  78.32 sec  78.66 sec  0.34 sec  0.32 sec 
[04/28 00:48:55    156s] (I)       | +-Initialization                           1.00%  78.32 sec  78.33 sec  0.01 sec  0.01 sec 
[04/28 00:48:55    156s] (I)       | +-Net group 1                             27.97%  78.33 sec  78.64 sec  0.31 sec  0.30 sec 
[04/28 00:48:55    156s] (I)       | | +-Generate topology                      2.63%  78.33 sec  78.36 sec  0.03 sec  0.03 sec 
[04/28 00:48:55    156s] (I)       | | +-Phase 1a                               5.30%  78.37 sec  78.42 sec  0.06 sec  0.05 sec 
[04/28 00:48:55    156s] (I)       | | | +-Pattern routing (1T)                 4.61%  78.37 sec  78.42 sec  0.05 sec  0.05 sec 
[04/28 00:48:55    156s] (I)       | | | +-Add via demand to 2D                 0.60%  78.42 sec  78.42 sec  0.01 sec  0.00 sec 
[04/28 00:48:55    156s] (I)       | | +-Phase 1b                               0.02%  78.42 sec  78.43 sec  0.00 sec  0.00 sec 
[04/28 00:48:55    156s] (I)       | | +-Phase 1c                               0.00%  78.43 sec  78.43 sec  0.00 sec  0.00 sec 
[04/28 00:48:55    156s] (I)       | | +-Phase 1d                               0.00%  78.43 sec  78.43 sec  0.00 sec  0.00 sec 
[04/28 00:48:55    156s] (I)       | | +-Phase 1e                               0.15%  78.43 sec  78.43 sec  0.00 sec  0.01 sec 
[04/28 00:48:55    156s] (I)       | | | +-Route legalization                   0.13%  78.43 sec  78.43 sec  0.00 sec  0.01 sec 
[04/28 00:48:55    156s] (I)       | | | | +-Legalize Reach Aware Violations    0.12%  78.43 sec  78.43 sec  0.00 sec  0.01 sec 
[04/28 00:48:55    156s] (I)       | | +-Phase 1l                              19.14%  78.43 sec  78.64 sec  0.21 sec  0.20 sec 
[04/28 00:48:55    156s] (I)       | | | +-Layer assignment (1T)               18.79%  78.43 sec  78.64 sec  0.21 sec  0.20 sec 
[04/28 00:48:55    156s] (I)       | +-Clean cong LA                            0.00%  78.64 sec  78.64 sec  0.00 sec  0.00 sec 
[04/28 00:48:55    156s] (I)       +-Export 3D cong map                         0.84%  78.66 sec  78.67 sec  0.01 sec  0.01 sec 
[04/28 00:48:55    156s] (I)       | +-Export 2D cong map                       0.06%  78.66 sec  78.67 sec  0.00 sec  0.00 sec 
[04/28 00:48:55    156s] (I)       +-Extract Global 3D Wires                    0.46%  78.67 sec  78.67 sec  0.01 sec  0.01 sec 
[04/28 00:48:55    156s] (I)       +-Track Assignment (1T)                     28.33%  78.67 sec  78.98 sec  0.31 sec  0.31 sec 
[04/28 00:48:55    156s] (I)       | +-Initialization                           0.11%  78.67 sec  78.67 sec  0.00 sec  0.00 sec 
[04/28 00:48:55    156s] (I)       | +-Track Assignment Kernel                 27.84%  78.67 sec  78.98 sec  0.30 sec  0.31 sec 
[04/28 00:48:55    156s] (I)       | +-Free Memory                              0.00%  78.98 sec  78.98 sec  0.00 sec  0.00 sec 
[04/28 00:48:55    156s] (I)       +-Export                                    19.33%  78.98 sec  79.19 sec  0.21 sec  0.21 sec 
[04/28 00:48:55    156s] (I)       | +-Export DB wires                         10.88%  78.98 sec  79.10 sec  0.12 sec  0.12 sec 
[04/28 00:48:55    156s] (I)       | | +-Export all nets                        8.15%  78.99 sec  79.08 sec  0.09 sec  0.09 sec 
[04/28 00:48:55    156s] (I)       | | +-Set wire vias                          1.92%  79.08 sec  79.10 sec  0.02 sec  0.02 sec 
[04/28 00:48:55    156s] (I)       | +-Report wirelength                        3.75%  79.10 sec  79.14 sec  0.04 sec  0.04 sec 
[04/28 00:48:55    156s] (I)       | +-Update net boxes                         4.61%  79.14 sec  79.19 sec  0.05 sec  0.05 sec 
[04/28 00:48:55    156s] (I)       | +-Update timing                            0.00%  79.19 sec  79.19 sec  0.00 sec  0.00 sec 
[04/28 00:48:55    156s] (I)       +-Postprocess design                         0.54%  79.19 sec  79.20 sec  0.01 sec  0.01 sec 
[04/28 00:48:55    156s] (I)      ====================== Summary by functions ======================
[04/28 00:48:55    156s] (I)       Lv  Step                                   %      Real       CPU 
[04/28 00:48:55    156s] (I)      ------------------------------------------------------------------
[04/28 00:48:55    156s] (I)        0  Early Global Route kernel        100.00%  1.09 sec  1.08 sec 
[04/28 00:48:55    156s] (I)        1  Global Routing                    30.79%  0.34 sec  0.32 sec 
[04/28 00:48:55    156s] (I)        1  Track Assignment (1T)             28.33%  0.31 sec  0.31 sec 
[04/28 00:48:55    156s] (I)        1  Export                            19.33%  0.21 sec  0.21 sec 
[04/28 00:48:55    156s] (I)        1  Import and model                  18.70%  0.20 sec  0.20 sec 
[04/28 00:48:55    156s] (I)        1  Export 3D cong map                 0.84%  0.01 sec  0.01 sec 
[04/28 00:48:55    156s] (I)        1  Postprocess design                 0.54%  0.01 sec  0.01 sec 
[04/28 00:48:55    156s] (I)        1  Extract Global 3D Wires            0.46%  0.01 sec  0.01 sec 
[04/28 00:48:55    156s] (I)        2  Net group 1                       27.97%  0.31 sec  0.30 sec 
[04/28 00:48:55    156s] (I)        2  Track Assignment Kernel           27.84%  0.30 sec  0.31 sec 
[04/28 00:48:55    156s] (I)        2  Export DB wires                   10.88%  0.12 sec  0.12 sec 
[04/28 00:48:55    156s] (I)        2  Create route DB                   10.02%  0.11 sec  0.11 sec 
[04/28 00:48:55    156s] (I)        2  Create place DB                    6.43%  0.07 sec  0.06 sec 
[04/28 00:48:55    156s] (I)        2  Update net boxes                   4.61%  0.05 sec  0.05 sec 
[04/28 00:48:55    156s] (I)        2  Report wirelength                  3.75%  0.04 sec  0.04 sec 
[04/28 00:48:55    156s] (I)        2  Create route kernel                1.54%  0.02 sec  0.01 sec 
[04/28 00:48:55    156s] (I)        2  Initialization                     1.12%  0.01 sec  0.01 sec 
[04/28 00:48:55    156s] (I)        2  Read aux data                      0.29%  0.00 sec  0.00 sec 
[04/28 00:48:55    156s] (I)        2  Others data preparation            0.17%  0.00 sec  0.01 sec 
[04/28 00:48:55    156s] (I)        2  Export 2D cong map                 0.06%  0.00 sec  0.00 sec 
[04/28 00:48:55    156s] (I)        2  Free Memory                        0.00%  0.00 sec  0.00 sec 
[04/28 00:48:55    156s] (I)        2  Update timing                      0.00%  0.00 sec  0.00 sec 
[04/28 00:48:55    156s] (I)        2  Clean cong LA                      0.00%  0.00 sec  0.00 sec 
[04/28 00:48:55    156s] (I)        3  Phase 1l                          19.14%  0.21 sec  0.20 sec 
[04/28 00:48:55    156s] (I)        3  Import route data (1T)             9.98%  0.11 sec  0.11 sec 
[04/28 00:48:55    156s] (I)        3  Export all nets                    8.15%  0.09 sec  0.09 sec 
[04/28 00:48:55    156s] (I)        3  Import place data                  6.41%  0.07 sec  0.06 sec 
[04/28 00:48:55    156s] (I)        3  Phase 1a                           5.30%  0.06 sec  0.05 sec 
[04/28 00:48:55    156s] (I)        3  Generate topology                  2.63%  0.03 sec  0.03 sec 
[04/28 00:48:55    156s] (I)        3  Set wire vias                      1.92%  0.02 sec  0.02 sec 
[04/28 00:48:55    156s] (I)        3  Phase 1e                           0.15%  0.00 sec  0.01 sec 
[04/28 00:48:55    156s] (I)        3  Phase 1b                           0.02%  0.00 sec  0.00 sec 
[04/28 00:48:55    156s] (I)        3  Phase 1c                           0.00%  0.00 sec  0.00 sec 
[04/28 00:48:55    156s] (I)        3  Phase 1d                           0.00%  0.00 sec  0.00 sec 
[04/28 00:48:55    156s] (I)        4  Layer assignment (1T)             18.79%  0.21 sec  0.20 sec 
[04/28 00:48:55    156s] (I)        4  Read nets                          4.70%  0.05 sec  0.06 sec 
[04/28 00:48:55    156s] (I)        4  Pattern routing (1T)               4.61%  0.05 sec  0.05 sec 
[04/28 00:48:55    156s] (I)        4  Model blockage capacity            4.36%  0.05 sec  0.05 sec 
[04/28 00:48:55    156s] (I)        4  Read blockages ( Layer 2-11 )      2.97%  0.03 sec  0.03 sec 
[04/28 00:48:55    156s] (I)        4  Read instances and placement       1.66%  0.02 sec  0.01 sec 
[04/28 00:48:55    156s] (I)        4  Add via demand to 2D               0.60%  0.01 sec  0.00 sec 
[04/28 00:48:55    156s] (I)        4  Read unlegalized nets              0.24%  0.00 sec  0.00 sec 
[04/28 00:48:55    156s] (I)        4  Route legalization                 0.13%  0.00 sec  0.01 sec 
[04/28 00:48:55    156s] (I)        4  Read prerouted                     0.11%  0.00 sec  0.00 sec 
[04/28 00:48:55    156s] (I)        4  Initialize 3D grid graph           0.07%  0.00 sec  0.00 sec 
[04/28 00:48:55    156s] (I)        4  Set up via pillars                 0.02%  0.00 sec  0.00 sec 
[04/28 00:48:55    156s] (I)        4  Read blackboxes                    0.00%  0.00 sec  0.00 sec 
[04/28 00:48:55    156s] (I)        5  Initialize 3D capacity             4.18%  0.05 sec  0.05 sec 
[04/28 00:48:55    156s] (I)        5  Read PG blockages                  2.31%  0.03 sec  0.03 sec 
[04/28 00:48:55    156s] (I)        5  Read instance blockages            0.30%  0.00 sec  0.00 sec 
[04/28 00:48:55    156s] (I)        5  Legalize Reach Aware Violations    0.12%  0.00 sec  0.01 sec 
[04/28 00:48:55    156s] (I)        5  Read other blockages               0.03%  0.00 sec  0.00 sec 
[04/28 00:48:55    156s] (I)        5  Read clock blockages               0.03%  0.00 sec  0.00 sec 
[04/28 00:48:55    156s] (I)        5  Read halo blockages                0.02%  0.00 sec  0.00 sec 
[04/28 00:48:55    156s] (I)        5  Read routing blockages             0.00%  0.00 sec  0.00 sec 
[04/28 00:48:55    156s] (I)        5  Read boundary cut boxes            0.00%  0.00 sec  0.00 sec 
[04/28 00:48:55    156s] Extraction called for design 'tpu_top' of instances=22019 and nets=26201 using extraction engine 'pre_route' .
[04/28 00:48:55    156s] pre_route RC Extraction called for design tpu_top.
[04/28 00:48:55    156s] RC Extraction called in multi-corner(1) mode.
[04/28 00:48:55    156s] RCMode: PreRoute
[04/28 00:48:55    156s]       RC Corner Indexes            0   
[04/28 00:48:55    156s] Capacitance Scaling Factor   : 1.00000 
[04/28 00:48:55    156s] Resistance Scaling Factor    : 1.00000 
[04/28 00:48:55    156s] Clock Cap. Scaling Factor    : 1.00000 
[04/28 00:48:55    156s] Clock Res. Scaling Factor    : 1.00000 
[04/28 00:48:55    156s] Shrink Factor                : 0.90000
[04/28 00:48:55    156s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/28 00:48:55    156s] Using capacitance table file ...
[04/28 00:48:55    156s] 
[04/28 00:48:55    156s] Trim Metal Layers:
[04/28 00:48:55    156s] LayerId::1 widthSet size::4
[04/28 00:48:55    156s] LayerId::2 widthSet size::4
[04/28 00:48:55    156s] LayerId::3 widthSet size::4
[04/28 00:48:55    156s] LayerId::4 widthSet size::4
[04/28 00:48:55    156s] LayerId::5 widthSet size::4
[04/28 00:48:55    156s] LayerId::6 widthSet size::4
[04/28 00:48:55    156s] LayerId::7 widthSet size::5
[04/28 00:48:55    156s] LayerId::8 widthSet size::5
[04/28 00:48:55    156s] LayerId::9 widthSet size::5
[04/28 00:48:55    156s] LayerId::10 widthSet size::4
[04/28 00:48:55    156s] LayerId::11 widthSet size::3
[04/28 00:48:55    156s] eee: pegSigSF::1.070000
[04/28 00:48:55    156s] Updating RC grid for preRoute extraction ...
[04/28 00:48:55    156s] Initializing multi-corner capacitance tables ... 
[04/28 00:48:56    156s] Initializing multi-corner resistance tables ...
[04/28 00:48:56    156s] Creating RPSQ from WeeR and WRes ...
[04/28 00:48:56    157s] eee: l::1 avDens::0.101212 usedTrk::3461.442719 availTrk::34200.000000 sigTrk::3461.442719
[04/28 00:48:56    157s] eee: l::2 avDens::0.233343 usedTrk::7780.827333 availTrk::33345.000000 sigTrk::7780.827333
[04/28 00:48:56    157s] eee: l::3 avDens::0.295141 usedTrk::10492.262574 availTrk::35550.000000 sigTrk::10492.262574
[04/28 00:48:56    157s] eee: l::4 avDens::0.153293 usedTrk::5163.977550 availTrk::33687.000000 sigTrk::5163.977550
[04/28 00:48:56    157s] eee: l::5 avDens::0.088153 usedTrk::2546.735207 availTrk::28890.000000 sigTrk::2546.735207
[04/28 00:48:56    157s] eee: l::6 avDens::0.021568 usedTrk::274.766374 availTrk::12739.500000 sigTrk::274.766374
[04/28 00:48:56    157s] eee: l::7 avDens::0.037136 usedTrk::200.532164 availTrk::5400.000000 sigTrk::200.532164
[04/28 00:48:56    157s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/28 00:48:56    157s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/28 00:48:56    157s] eee: l::10 avDens::0.182730 usedTrk::2499.750440 availTrk::13680.000000 sigTrk::2499.750440
[04/28 00:48:56    157s] eee: l::11 avDens::0.052558 usedTrk::113.525817 availTrk::2160.000000 sigTrk::113.525817
[04/28 00:48:56    157s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[04/28 00:48:56    157s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.250770 uaWl=1.000000 uaWlH=0.308887 aWlH=0.000000 lMod=0 pMax=0.829100 pMod=82 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[04/28 00:48:56    157s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 2096.430M)
[04/28 00:48:56    157s] All LLGs are deleted
[04/28 00:48:56    157s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:48:56    157s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:48:56    157s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2096.4M, EPOCH TIME: 1745815736.456106
[04/28 00:48:56    157s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2096.4M, EPOCH TIME: 1745815736.456406
[04/28 00:48:56    157s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2096.4M, EPOCH TIME: 1745815736.460838
[04/28 00:48:56    157s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:48:56    157s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:48:56    157s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2096.4M, EPOCH TIME: 1745815736.462405
[04/28 00:48:56    157s] Max number of tech site patterns supported in site array is 256.
[04/28 00:48:56    157s] Core basic site is CoreSite
[04/28 00:48:56    157s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2096.4M, EPOCH TIME: 1745815736.486109
[04/28 00:48:56    157s] After signature check, allow fast init is true, keep pre-filter is true.
[04/28 00:48:56    157s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/28 00:48:56    157s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.020, REAL:0.018, MEM:2096.4M, EPOCH TIME: 1745815736.504332
[04/28 00:48:56    157s] Fast DP-INIT is on for default
[04/28 00:48:56    157s] Atter site array init, number of instance map data is 0.
[04/28 00:48:56    157s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.040, REAL:0.048, MEM:2096.4M, EPOCH TIME: 1745815736.510711
[04/28 00:48:56    157s] 
[04/28 00:48:56    157s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/28 00:48:56    157s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.060, REAL:0.054, MEM:2096.4M, EPOCH TIME: 1745815736.514982
[04/28 00:48:56    157s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:48:56    157s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:48:56    157s] Starting delay calculation for Setup views
[04/28 00:48:56    157s] AAE_INFO: opIsDesignInPostRouteState() is 0
[04/28 00:48:56    157s] #################################################################################
[04/28 00:48:56    157s] # Design Stage: PreRoute
[04/28 00:48:56    157s] # Design Name: tpu_top
[04/28 00:48:56    157s] # Design Mode: 45nm
[04/28 00:48:56    157s] # Analysis Mode: MMMC Non-OCV 
[04/28 00:48:56    157s] # Parasitics Mode: No SPEF/RCDB 
[04/28 00:48:56    157s] # Signoff Settings: SI Off 
[04/28 00:48:56    157s] #################################################################################
[04/28 00:48:57    158s] Calculate delays in BcWc mode...
[04/28 00:48:57    158s] Topological Sorting (REAL = 0:00:00.0, MEM = 2123.3M, InitMEM = 2122.3M)
[04/28 00:48:57    158s] Start delay calculation (fullDC) (1 T). (MEM=2123.29)
[04/28 00:48:57    158s] Start AAE Lib Loading. (MEM=2123.29)
[04/28 00:48:57    158s] End AAE Lib Loading. (MEM=2161.45 CPU=0:00:00.0 Real=0:00:00.0)
[04/28 00:48:57    158s] End AAE Lib Interpolated Model. (MEM=2161.45 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/28 00:49:01    162s] Total number of fetched objects 26182
[04/28 00:49:01    162s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[04/28 00:49:01    162s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[04/28 00:49:01    162s] End delay calculation. (MEM=2249.38 CPU=0:00:03.4 REAL=0:00:03.0)
[04/28 00:49:01    162s] End delay calculation (fullDC). (MEM=2212.76 CPU=0:00:04.2 REAL=0:00:04.0)
[04/28 00:49:01    162s] *** CDM Built up (cpu=0:00:04.9  real=0:00:05.0  mem= 2212.8M) ***
[04/28 00:49:02    162s] *** Done Building Timing Graph (cpu=0:00:05.6 real=0:00:06.0 totSessionCpu=0:02:43 mem=2212.8M)
[04/28 00:49:02    163s] 
[04/28 00:49:02    163s] ------------------------------------------------------------------
[04/28 00:49:02    163s]              Initial Summary
[04/28 00:49:02    163s] ------------------------------------------------------------------
[04/28 00:49:02    163s] 
[04/28 00:49:02    163s] Setup views included:
[04/28 00:49:02    163s]  wc 
[04/28 00:49:02    163s] 
[04/28 00:49:02    163s] +--------------------+---------+
[04/28 00:49:02    163s] |     Setup mode     |   all   |
[04/28 00:49:02    163s] +--------------------+---------+
[04/28 00:49:02    163s] |           WNS (ns):| -13.451 |
[04/28 00:49:02    163s] |           TNS (ns):| -7789.6 |
[04/28 00:49:02    163s] |    Violating Paths:|  2623   |
[04/28 00:49:02    163s] |          All Paths:|  3274   |
[04/28 00:49:02    163s] +--------------------+---------+
[04/28 00:49:02    163s] 
[04/28 00:49:02    163s] +----------------+-------------------------------+------------------+
[04/28 00:49:02    163s] |                |              Real             |       Total      |
[04/28 00:49:02    163s] |    DRVs        +------------------+------------+------------------|
[04/28 00:49:02    163s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[04/28 00:49:02    163s] +----------------+------------------+------------+------------------+
[04/28 00:49:02    163s] |   max_cap      |      4 (4)       |   -0.734   |      4 (4)       |
[04/28 00:49:02    163s] |   max_tran     |   2463 (22286)   |   -8.108   |   2463 (22287)   |
[04/28 00:49:02    163s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[04/28 00:49:02    163s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[04/28 00:49:02    163s] +----------------+------------------+------------+------------------+
[04/28 00:49:02    163s] 
[04/28 00:49:02    163s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2228.8M, EPOCH TIME: 1745815742.525328
[04/28 00:49:02    163s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:49:02    163s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:49:02    163s] 
[04/28 00:49:02    163s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/28 00:49:02    163s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.031, MEM:2228.8M, EPOCH TIME: 1745815742.555896
[04/28 00:49:02    163s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:49:02    163s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:49:02    163s] 
[04/28 00:49:02    163s] Density: 59.951%
[04/28 00:49:02    163s] ------------------------------------------------------------------
[04/28 00:49:02    163s] **opt_design ... cpu = 0:00:11, real = 0:00:28, mem = 1532.7M, totSessionCpu=0:02:43 **
[04/28 00:49:02    163s] *** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:10.7/0:00:27.6 (0.4), totSession cpu/real = 0:02:43.3/0:03:28.0 (0.8), mem = 2188.8M
[04/28 00:49:02    163s] 
[04/28 00:49:02    163s] =============================================================================================
[04/28 00:49:02    163s]  Step TAT Report : InitOpt #1 / place_opt_design #1                             21.17-s075_1
[04/28 00:49:02    163s] =============================================================================================
[04/28 00:49:02    163s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/28 00:49:02    163s] ---------------------------------------------------------------------------------------------
[04/28 00:49:02    163s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/28 00:49:02    163s] [ OptSummaryReport       ]      1   0:00:00.1  (   0.5 % )     0:00:06.1 /  0:00:06.1    1.0
[04/28 00:49:02    163s] [ DrvReport              ]      1   0:00:00.4  (   1.4 % )     0:00:00.4 /  0:00:00.4    1.0
[04/28 00:49:02    163s] [ CellServerInit         ]      2   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[04/28 00:49:02    163s] [ LibAnalyzerInit        ]      2   0:00:01.3  (   4.9 % )     0:00:01.3 /  0:00:01.3    1.0
[04/28 00:49:02    163s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/28 00:49:02    163s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/28 00:49:02    163s] [ EarlyGlobalRoute       ]      1   0:00:01.1  (   4.0 % )     0:00:01.1 /  0:00:01.1    1.0
[04/28 00:49:02    163s] [ ExtractRC              ]      1   0:00:00.7  (   2.4 % )     0:00:00.7 /  0:00:00.7    1.0
[04/28 00:49:02    163s] [ TimingUpdate           ]      1   0:00:00.6  (   2.3 % )     0:00:05.6 /  0:00:05.6    1.0
[04/28 00:49:02    163s] [ FullDelayCalc          ]      1   0:00:04.9  (  17.9 % )     0:00:04.9 /  0:00:04.9    1.0
[04/28 00:49:02    163s] [ TimingReport           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.0
[04/28 00:49:02    163s] [ MISC                   ]          0:00:18.3  (  66.4 % )     0:00:18.3 /  0:00:01.4    0.1
[04/28 00:49:02    163s] ---------------------------------------------------------------------------------------------
[04/28 00:49:02    163s]  InitOpt #1 TOTAL                   0:00:27.6  ( 100.0 % )     0:00:27.6 /  0:00:10.7    0.4
[04/28 00:49:02    163s] ---------------------------------------------------------------------------------------------
[04/28 00:49:02    163s] 
[04/28 00:49:02    163s] ** INFO : this run is activating 'opt_all_end_points' option
[04/28 00:49:02    163s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/28 00:49:02    163s] ### Creating PhyDesignMc. totSessionCpu=0:02:43 mem=2188.8M
[04/28 00:49:02    163s] OPERPROF: Starting DPlace-Init at level 1, MEM:2188.8M, EPOCH TIME: 1745815742.572852
[04/28 00:49:02    163s] Processing tracks to init pin-track alignment.
[04/28 00:49:02    163s] z: 2, totalTracks: 1
[04/28 00:49:02    163s] z: 4, totalTracks: 1
[04/28 00:49:02    163s] z: 6, totalTracks: 1
[04/28 00:49:02    163s] z: 8, totalTracks: 1
[04/28 00:49:02    163s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/28 00:49:02    163s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2188.8M, EPOCH TIME: 1745815742.585381
[04/28 00:49:02    163s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:49:02    163s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:49:02    163s] 
[04/28 00:49:02    163s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/28 00:49:02    163s] OPERPROF:     Starting CMU at level 3, MEM:2188.8M, EPOCH TIME: 1745815742.613670
[04/28 00:49:02    163s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2188.8M, EPOCH TIME: 1745815742.615124
[04/28 00:49:02    163s] 
[04/28 00:49:02    163s] Bad Lib Cell Checking (CMU) is done! (0)
[04/28 00:49:02    163s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.032, MEM:2188.8M, EPOCH TIME: 1745815742.616986
[04/28 00:49:02    163s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2188.8M, EPOCH TIME: 1745815742.617038
[04/28 00:49:02    163s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2188.8M, EPOCH TIME: 1745815742.617285
[04/28 00:49:02    163s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2188.8MB).
[04/28 00:49:02    163s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.047, MEM:2188.8M, EPOCH TIME: 1745815742.619980
[04/28 00:49:02    163s] TotalInstCnt at PhyDesignMc Initialization: 22019
[04/28 00:49:02    163s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:43 mem=2188.8M
[04/28 00:49:02    163s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2188.8M, EPOCH TIME: 1745815742.646850
[04/28 00:49:02    163s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:49:02    163s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:49:02    163s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:49:02    163s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:49:02    163s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.054, MEM:2188.8M, EPOCH TIME: 1745815742.701039
[04/28 00:49:02    163s] TotalInstCnt at PhyDesignMc Destruction: 22019
[04/28 00:49:02    163s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/28 00:49:02    163s] ### Creating PhyDesignMc. totSessionCpu=0:02:43 mem=2188.8M
[04/28 00:49:02    163s] OPERPROF: Starting DPlace-Init at level 1, MEM:2188.8M, EPOCH TIME: 1745815742.701635
[04/28 00:49:02    163s] Processing tracks to init pin-track alignment.
[04/28 00:49:02    163s] z: 2, totalTracks: 1
[04/28 00:49:02    163s] z: 4, totalTracks: 1
[04/28 00:49:02    163s] z: 6, totalTracks: 1
[04/28 00:49:02    163s] z: 8, totalTracks: 1
[04/28 00:49:02    163s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/28 00:49:02    163s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2188.8M, EPOCH TIME: 1745815742.714133
[04/28 00:49:02    163s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:49:02    163s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:49:02    163s] 
[04/28 00:49:02    163s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/28 00:49:02    163s] OPERPROF:     Starting CMU at level 3, MEM:2188.8M, EPOCH TIME: 1745815742.742875
[04/28 00:49:02    163s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2188.8M, EPOCH TIME: 1745815742.744347
[04/28 00:49:02    163s] 
[04/28 00:49:02    163s] Bad Lib Cell Checking (CMU) is done! (0)
[04/28 00:49:02    163s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.032, MEM:2188.8M, EPOCH TIME: 1745815742.746229
[04/28 00:49:02    163s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2188.8M, EPOCH TIME: 1745815742.746281
[04/28 00:49:02    163s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2188.8M, EPOCH TIME: 1745815742.746590
[04/28 00:49:02    163s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2188.8MB).
[04/28 00:49:02    163s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.048, MEM:2188.8M, EPOCH TIME: 1745815742.749386
[04/28 00:49:02    163s] TotalInstCnt at PhyDesignMc Initialization: 22019
[04/28 00:49:02    163s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:44 mem=2188.8M
[04/28 00:49:02    163s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2188.8M, EPOCH TIME: 1745815742.775584
[04/28 00:49:02    163s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:49:02    163s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:49:02    163s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:49:02    163s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:49:02    163s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.050, REAL:0.051, MEM:2188.8M, EPOCH TIME: 1745815742.826959
[04/28 00:49:02    163s] TotalInstCnt at PhyDesignMc Destruction: 22019
[04/28 00:49:02    163s] *** Starting optimizing excluded clock nets MEM= 2188.8M) ***
[04/28 00:49:02    163s] *info: No excluded clock nets to be optimized.
[04/28 00:49:02    163s] *** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2188.8M) ***
[04/28 00:49:02    163s] GigaOpt Checkpoint: Internal congRefineRouteType -preCTS -congThreshold 0.001 -rescheduleForCongestion  -aggressiveCongestionMode  -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence 
[04/28 00:49:02    163s] GigaOpt Checkpoint: Internal congRefineRouteType -preCTS -congThreshold 0.001 -rescheduleForCongestion  -aggressiveCongestionMode  -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence 
[04/28 00:49:02    163s] Begin: GigaOpt Route Type Constraints Refinement
[04/28 00:49:02    163s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.36387.1
[04/28 00:49:02    163s] *** CongRefineRouteType #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:43.6/0:03:28.3 (0.8), mem = 2188.8M
[04/28 00:49:02    163s] ### Creating RouteCongInterface, started
[04/28 00:49:02    163s] ### Creating TopoMgr, started
[04/28 00:49:02    163s] ### Creating TopoMgr, finished
[04/28 00:49:02    163s] #optDebug: Start CG creation (mem=2188.8M)
[04/28 00:49:02    163s]  ...initializing CG  maxDriveDist 471.464500 stdCellHgt 1.710000 defLenToSkip 11.970000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 47.146000 
[04/28 00:49:02    163s] (cpu=0:00:00.1, mem=2385.6M)
[04/28 00:49:02    163s]  ...processing cgPrt (cpu=0:00:00.1, mem=2385.6M)
[04/28 00:49:02    163s]  ...processing cgEgp (cpu=0:00:00.1, mem=2385.6M)
[04/28 00:49:02    163s]  ...processing cgPbk (cpu=0:00:00.1, mem=2385.6M)
[04/28 00:49:02    163s]  ...processing cgNrb(cpu=0:00:00.1, mem=2385.6M)
[04/28 00:49:02    163s]  ...processing cgObs (cpu=0:00:00.1, mem=2385.6M)
[04/28 00:49:02    163s]  ...processing cgCon (cpu=0:00:00.1, mem=2385.6M)
[04/28 00:49:02    163s]  ...processing cgPdm (cpu=0:00:00.1, mem=2385.6M)
[04/28 00:49:02    163s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2385.6M)
[04/28 00:49:03    163s] 
[04/28 00:49:03    163s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[04/28 00:49:03    163s] 
[04/28 00:49:03    163s] #optDebug: {0, 1.000}
[04/28 00:49:03    163s] ### Creating RouteCongInterface, finished
[04/28 00:49:03    163s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.36387.1
[04/28 00:49:03    163s] Updated routing constraints on 0 nets.
[04/28 00:49:03    163s] Bottom Preferred Layer:
[04/28 00:49:03    163s]     None
[04/28 00:49:03    163s] Via Pillar Rule:
[04/28 00:49:03    163s]     None
[04/28 00:49:03    163s] Finished writing unified metrics of routing constraints.
[04/28 00:49:03    163s] *** CongRefineRouteType #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:02:43.8/0:03:28.5 (0.8), mem = 2385.6M
[04/28 00:49:03    163s] 
[04/28 00:49:03    163s] =============================================================================================
[04/28 00:49:03    163s]  Step TAT Report : CongRefineRouteType #1 / place_opt_design #1                 21.17-s075_1
[04/28 00:49:03    163s] =============================================================================================
[04/28 00:49:03    163s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/28 00:49:03    163s] ---------------------------------------------------------------------------------------------
[04/28 00:49:03    163s] [ RouteCongInterfaceInit ]      1   0:00:00.2  (  90.4 % )     0:00:00.2 /  0:00:00.2    1.0
[04/28 00:49:03    163s] [ MISC                   ]          0:00:00.0  (   9.6 % )     0:00:00.0 /  0:00:00.0    1.0
[04/28 00:49:03    163s] ---------------------------------------------------------------------------------------------
[04/28 00:49:03    163s]  CongRefineRouteType #1 TOTAL       0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.0
[04/28 00:49:03    163s] ---------------------------------------------------------------------------------------------
[04/28 00:49:03    163s] 
[04/28 00:49:03    163s] End: GigaOpt Route Type Constraints Refinement
[04/28 00:49:03    163s] The useful skew maximum allowed delay is: 0.3
[04/28 00:49:03    164s] Deleting Lib Analyzer.
[04/28 00:49:03    164s] *** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:44.6/0:03:29.3 (0.8), mem = 2385.6M
[04/28 00:49:03    164s] Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
[04/28 00:49:03    164s] Info: 1 ideal net excluded from IPO operation.
[04/28 00:49:03    164s] Info: 1 clock net  excluded from IPO operation.
[04/28 00:49:03    164s] ### Creating LA Mngr. totSessionCpu=0:02:45 mem=2385.6M
[04/28 00:49:03    164s] ### Creating LA Mngr, finished. totSessionCpu=0:02:45 mem=2385.6M
[04/28 00:49:03    164s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[04/28 00:49:03    164s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.36387.2
[04/28 00:49:03    164s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/28 00:49:03    164s] ### Creating PhyDesignMc. totSessionCpu=0:02:45 mem=2385.6M
[04/28 00:49:03    164s] OPERPROF: Starting DPlace-Init at level 1, MEM:2385.6M, EPOCH TIME: 1745815743.918957
[04/28 00:49:03    164s] Processing tracks to init pin-track alignment.
[04/28 00:49:03    164s] z: 2, totalTracks: 1
[04/28 00:49:03    164s] z: 4, totalTracks: 1
[04/28 00:49:03    164s] z: 6, totalTracks: 1
[04/28 00:49:03    164s] z: 8, totalTracks: 1
[04/28 00:49:03    164s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/28 00:49:03    164s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2385.6M, EPOCH TIME: 1745815743.931628
[04/28 00:49:03    164s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:49:03    164s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:49:03    164s] 
[04/28 00:49:03    164s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/28 00:49:03    164s] OPERPROF:     Starting CMU at level 3, MEM:2385.6M, EPOCH TIME: 1745815743.960138
[04/28 00:49:03    164s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.001, MEM:2385.6M, EPOCH TIME: 1745815743.961583
[04/28 00:49:03    164s] 
[04/28 00:49:03    164s] Bad Lib Cell Checking (CMU) is done! (0)
[04/28 00:49:03    164s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.032, MEM:2385.6M, EPOCH TIME: 1745815743.963477
[04/28 00:49:03    164s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2385.6M, EPOCH TIME: 1745815743.963528
[04/28 00:49:03    164s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2385.6M, EPOCH TIME: 1745815743.963782
[04/28 00:49:03    164s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2385.6MB).
[04/28 00:49:03    164s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.048, MEM:2385.6M, EPOCH TIME: 1745815743.966751
[04/28 00:49:04    164s] TotalInstCnt at PhyDesignMc Initialization: 22019
[04/28 00:49:04    164s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:45 mem=2385.6M
[04/28 00:49:04    164s] 
[04/28 00:49:04    164s] Footprint cell information for calculating maxBufDist
[04/28 00:49:04    164s] *info: There are 11 candidate Buffer cells
[04/28 00:49:04    164s] *info: There are 12 candidate Inverter cells
[04/28 00:49:04    164s] 
[04/28 00:49:04    165s] #optDebug: Start CG creation (mem=2385.6M)
[04/28 00:49:04    165s]  ...initializing CG  maxDriveDist -0.000500 stdCellHgt 1.710000 defLenToSkip 11.970000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 11.970000 
[04/28 00:49:04    165s] (cpu=0:00:00.1, mem=2385.6M)
[04/28 00:49:04    165s]  ...processing cgPrt (cpu=0:00:00.1, mem=2385.6M)
[04/28 00:49:04    165s]  ...processing cgEgp (cpu=0:00:00.1, mem=2385.6M)
[04/28 00:49:04    165s]  ...processing cgPbk (cpu=0:00:00.1, mem=2385.6M)
[04/28 00:49:04    165s]  ...processing cgNrb(cpu=0:00:00.1, mem=2385.6M)
[04/28 00:49:04    165s]  ...processing cgObs (cpu=0:00:00.1, mem=2385.6M)
[04/28 00:49:04    165s]  ...processing cgCon (cpu=0:00:00.1, mem=2385.6M)
[04/28 00:49:04    165s]  ...processing cgPdm (cpu=0:00:00.1, mem=2385.6M)
[04/28 00:49:04    165s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2385.6M)
[04/28 00:49:04    165s] ### Creating RouteCongInterface, started
[04/28 00:49:04    165s] 
[04/28 00:49:04    165s] Creating Lib Analyzer ...
[04/28 00:49:04    165s] Total number of usable buffers from Lib Analyzer: 11 ( CLKBUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 BUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX16 CLKBUFX20)
[04/28 00:49:04    165s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[04/28 00:49:04    165s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[04/28 00:49:04    165s] 
[04/28 00:49:04    165s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[04/28 00:49:05    165s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:46 mem=2385.6M
[04/28 00:49:05    165s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:46 mem=2385.6M
[04/28 00:49:05    165s] Creating Lib Analyzer, finished. 
[04/28 00:49:05    165s] 
[04/28 00:49:05    165s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[04/28 00:49:05    165s] 
[04/28 00:49:05    165s] #optDebug: {0, 1.000}
[04/28 00:49:05    165s] ### Creating RouteCongInterface, finished
[04/28 00:49:05    165s] {MG  {7 0 3.9 0.100635}  {10 0 16.5 0.427446} }
[04/28 00:49:05    166s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2404.7M, EPOCH TIME: 1745815745.282599
[04/28 00:49:05    166s] Found 0 hard placement blockage before merging.
[04/28 00:49:05    166s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2404.7M, EPOCH TIME: 1745815745.282927
[04/28 00:49:05    166s] 
[04/28 00:49:05    166s] Netlist preparation processing... 
[04/28 00:49:05    166s] Removed 0 instance
[04/28 00:49:05    166s] *info: Marking 0 isolation instances dont touch
[04/28 00:49:05    166s] *info: Marking 0 level shifter instances dont touch
[04/28 00:49:05    166s] Deleting 0 temporary hard placement blockage(s).
[04/28 00:49:05    166s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2401.6M, EPOCH TIME: 1745815745.363041
[04/28 00:49:05    166s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:22019).
[04/28 00:49:05    166s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:49:05    166s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:49:05    166s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:49:05    166s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.056, MEM:2308.6M, EPOCH TIME: 1745815745.419529
[04/28 00:49:05    166s] TotalInstCnt at PhyDesignMc Destruction: 22019
[04/28 00:49:05    166s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.36387.2
[04/28 00:49:05    166s] *** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.6/0:00:01.6 (1.0), totSession cpu/real = 0:02:46.2/0:03:30.9 (0.8), mem = 2308.6M
[04/28 00:49:05    166s] 
[04/28 00:49:05    166s] =============================================================================================
[04/28 00:49:05    166s]  Step TAT Report : SimplifyNetlist #1 / place_opt_design #1                     21.17-s075_1
[04/28 00:49:05    166s] =============================================================================================
[04/28 00:49:05    166s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/28 00:49:05    166s] ---------------------------------------------------------------------------------------------
[04/28 00:49:05    166s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  37.8 % )     0:00:00.6 /  0:00:00.6    1.0
[04/28 00:49:05    166s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/28 00:49:05    166s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   9.5 % )     0:00:00.2 /  0:00:00.2    1.0
[04/28 00:49:05    166s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   3.0 % )     0:00:00.0 /  0:00:00.0    1.0
[04/28 00:49:05    166s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   5.5 % )     0:00:00.7 /  0:00:00.7    1.0
[04/28 00:49:05    166s] [ SteinerInterfaceInit   ]      1   0:00:00.4  (  24.6 % )     0:00:00.4 /  0:00:00.4    1.0
[04/28 00:49:05    166s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/28 00:49:05    166s] [ TimingUpdate           ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[04/28 00:49:05    166s] [ MISC                   ]          0:00:00.3  (  18.9 % )     0:00:00.3 /  0:00:00.3    1.0
[04/28 00:49:05    166s] ---------------------------------------------------------------------------------------------
[04/28 00:49:05    166s]  SimplifyNetlist #1 TOTAL           0:00:01.6  ( 100.0 % )     0:00:01.6 /  0:00:01.6    1.0
[04/28 00:49:05    166s] ---------------------------------------------------------------------------------------------
[04/28 00:49:05    166s] 
[04/28 00:49:05    166s] Deleting Lib Analyzer.
[04/28 00:49:05    166s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -doRemoveUselessTerm -tgtSlackMult 3 -noRouteTypeResizePolish -noViewPrune -force -dontUseCTELevelCommit -weedwhack -nonLegal -nativePathGroupFlow
[04/28 00:49:05    166s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -doRemoveUselessTerm -tgtSlackMult 3 -noRouteTypeResizePolish -noViewPrune -force -dontUseCTELevelCommit -weedwhack -nonLegal -nativePathGroupFlow
[04/28 00:49:05    166s] Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
[04/28 00:49:05    166s] Info: 1 ideal net excluded from IPO operation.
[04/28 00:49:05    166s] Info: 1 clock net  excluded from IPO operation.
[04/28 00:49:05    166s] ### Creating LA Mngr. totSessionCpu=0:02:46 mem=2308.6M
[04/28 00:49:05    166s] ### Creating LA Mngr, finished. totSessionCpu=0:02:46 mem=2308.6M
[04/28 00:49:05    166s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[04/28 00:49:05    166s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/28 00:49:05    166s] ### Creating PhyDesignMc. totSessionCpu=0:02:46 mem=2365.9M
[04/28 00:49:05    166s] OPERPROF: Starting DPlace-Init at level 1, MEM:2365.9M, EPOCH TIME: 1745815745.474835
[04/28 00:49:05    166s] Processing tracks to init pin-track alignment.
[04/28 00:49:05    166s] z: 2, totalTracks: 1
[04/28 00:49:05    166s] z: 4, totalTracks: 1
[04/28 00:49:05    166s] z: 6, totalTracks: 1
[04/28 00:49:05    166s] z: 8, totalTracks: 1
[04/28 00:49:05    166s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/28 00:49:05    166s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2365.9M, EPOCH TIME: 1745815745.487343
[04/28 00:49:05    166s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:49:05    166s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:49:05    166s] 
[04/28 00:49:05    166s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/28 00:49:05    166s] OPERPROF:     Starting CMU at level 3, MEM:2365.9M, EPOCH TIME: 1745815745.515719
[04/28 00:49:05    166s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2365.9M, EPOCH TIME: 1745815745.517192
[04/28 00:49:05    166s] 
[04/28 00:49:05    166s] Bad Lib Cell Checking (CMU) is done! (0)
[04/28 00:49:05    166s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.032, MEM:2365.9M, EPOCH TIME: 1745815745.519054
[04/28 00:49:05    166s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2365.9M, EPOCH TIME: 1745815745.519106
[04/28 00:49:05    166s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2365.9M, EPOCH TIME: 1745815745.519362
[04/28 00:49:05    166s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2365.9MB).
[04/28 00:49:05    166s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.047, MEM:2365.9M, EPOCH TIME: 1745815745.522119
[04/28 00:49:05    166s] TotalInstCnt at PhyDesignMc Initialization: 22019
[04/28 00:49:05    166s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:46 mem=2365.9M
[04/28 00:49:05    166s] Begin: Area Reclaim Optimization
[04/28 00:49:05    166s] 
[04/28 00:49:05    166s] Creating Lib Analyzer ...
[04/28 00:49:05    166s] *** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:46.4/0:03:31.1 (0.8), mem = 2365.9M
[04/28 00:49:05    166s] Total number of usable buffers from Lib Analyzer: 11 ( CLKBUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 BUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX16 CLKBUFX20)
[04/28 00:49:05    166s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[04/28 00:49:05    166s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[04/28 00:49:05    166s] 
[04/28 00:49:05    166s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[04/28 00:49:06    167s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:47 mem=2365.9M
[04/28 00:49:06    167s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:47 mem=2365.9M
[04/28 00:49:06    167s] Creating Lib Analyzer, finished. 
[04/28 00:49:06    167s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.36387.3
[04/28 00:49:06    167s] ### Creating RouteCongInterface, started
[04/28 00:49:06    167s] 
[04/28 00:49:06    167s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[04/28 00:49:06    167s] 
[04/28 00:49:06    167s] #optDebug: {0, 1.000}
[04/28 00:49:06    167s] ### Creating RouteCongInterface, finished
[04/28 00:49:06    167s] {MG  {7 0 3.9 0.100635}  {10 0 16.5 0.427446} }
[04/28 00:49:06    167s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2365.9M, EPOCH TIME: 1745815746.438194
[04/28 00:49:06    167s] Found 0 hard placement blockage before merging.
[04/28 00:49:06    167s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2365.9M, EPOCH TIME: 1745815746.438476
[04/28 00:49:06    167s] Reclaim Optimization WNS Slack -13.451  TNS Slack -7789.606 Density 59.95
[04/28 00:49:06    167s] +---------+---------+--------+---------+------------+--------+
[04/28 00:49:06    167s] | Density | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[04/28 00:49:06    167s] +---------+---------+--------+---------+------------+--------+
[04/28 00:49:06    167s] |   59.95%|        -| -13.451|-7789.606|   0:00:00.0| 2365.9M|
[04/28 00:49:07    168s] |   59.95%|        0| -13.451|-7789.606|   0:00:01.0| 2365.9M|
[04/28 00:49:07    168s] #optDebug: <stH: 1.7100 MiSeL: 33.0680>
[04/28 00:49:07    168s] |   59.95%|        0| -13.451|-7789.606|   0:00:00.0| 2365.9M|
[04/28 00:49:08    169s] |   59.95%|        0| -13.451|-7789.606|   0:00:01.0| 2366.9M|
[04/28 00:49:08    169s] #optDebug: <stH: 1.7100 MiSeL: 33.0680>
[04/28 00:49:08    169s] +---------+---------+--------+---------+------------+--------+
[04/28 00:49:08    169s] Reclaim Optimization End WNS Slack -13.451  TNS Slack -7789.606 Density 59.95
[04/28 00:49:08    169s] 
[04/28 00:49:08    169s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[04/28 00:49:08    169s] --------------------------------------------------------------
[04/28 00:49:08    169s] |                                   | Total     | Sequential |
[04/28 00:49:08    169s] --------------------------------------------------------------
[04/28 00:49:08    169s] | Num insts resized                 |       0  |       0    |
[04/28 00:49:08    169s] | Num insts undone                  |       0  |       0    |
[04/28 00:49:08    169s] | Num insts Downsized               |       0  |       0    |
[04/28 00:49:08    169s] | Num insts Samesized               |       0  |       0    |
[04/28 00:49:08    169s] | Num insts Upsized                 |       0  |       0    |
[04/28 00:49:08    169s] | Num multiple commits+uncommits    |       0  |       -    |
[04/28 00:49:08    169s] --------------------------------------------------------------
[04/28 00:49:08    169s] Finished writing unified metrics of routing constraints.
[04/28 00:49:08    169s] Bottom Preferred Layer:
[04/28 00:49:08    169s]     None
[04/28 00:49:08    169s] Via Pillar Rule:
[04/28 00:49:08    169s]     None
[04/28 00:49:08    169s] 
[04/28 00:49:08    169s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[04/28 00:49:08    169s] End: Core Area Reclaim Optimization (cpu = 0:00:02.8) (real = 0:00:03.0) **
[04/28 00:49:08    169s] Deleting 0 temporary hard placement blockage(s).
[04/28 00:49:08    169s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.36387.3
[04/28 00:49:08    169s] *** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:02.8/0:00:02.8 (1.0), totSession cpu/real = 0:02:49.2/0:03:33.8 (0.8), mem = 2366.9M
[04/28 00:49:08    169s] 
[04/28 00:49:08    169s] =============================================================================================
[04/28 00:49:08    169s]  Step TAT Report : AreaOpt #1 / place_opt_design #1                             21.17-s075_1
[04/28 00:49:08    169s] =============================================================================================
[04/28 00:49:08    169s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/28 00:49:08    169s] ---------------------------------------------------------------------------------------------
[04/28 00:49:08    169s] [ SlackTraversorInit     ]      1   0:00:00.1  (   4.7 % )     0:00:00.1 /  0:00:00.1    1.0
[04/28 00:49:08    169s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  21.8 % )     0:00:00.6 /  0:00:00.6    1.0
[04/28 00:49:08    169s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/28 00:49:08    169s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.7 % )     0:00:00.0 /  0:00:00.0    1.1
[04/28 00:49:08    169s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   3.1 % )     0:00:00.1 /  0:00:00.1    0.9
[04/28 00:49:08    169s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/28 00:49:08    169s] [ OptimizationStep       ]      1   0:00:00.2  (   7.2 % )     0:00:01.8 /  0:00:01.8    1.0
[04/28 00:49:08    169s] [ OptSingleIteration     ]      3   0:00:00.1  (   2.2 % )     0:00:01.6 /  0:00:01.6    1.0
[04/28 00:49:08    169s] [ OptGetWeight           ]     81   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/28 00:49:08    169s] [ OptEval                ]     81   0:00:01.5  (  54.1 % )     0:00:01.5 /  0:00:01.6    1.0
[04/28 00:49:08    169s] [ OptCommit              ]     81   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/28 00:49:08    169s] [ PostCommitDelayUpdate  ]     81   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/28 00:49:08    169s] [ MISC                   ]          0:00:00.1  (   4.9 % )     0:00:00.1 /  0:00:00.1    1.0
[04/28 00:49:08    169s] ---------------------------------------------------------------------------------------------
[04/28 00:49:08    169s]  AreaOpt #1 TOTAL                   0:00:02.8  ( 100.0 % )     0:00:02.8 /  0:00:02.8    1.0
[04/28 00:49:08    169s] ---------------------------------------------------------------------------------------------
[04/28 00:49:08    169s] 
[04/28 00:49:08    169s] Executing incremental physical updates
[04/28 00:49:08    169s] Executing incremental physical updates
[04/28 00:49:08    169s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2347.8M, EPOCH TIME: 1745815748.392293
[04/28 00:49:08    169s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:22019).
[04/28 00:49:08    169s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:49:08    169s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:49:08    169s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:49:08    169s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.070, MEM:2309.8M, EPOCH TIME: 1745815748.461844
[04/28 00:49:08    169s] TotalInstCnt at PhyDesignMc Destruction: 22019
[04/28 00:49:08    169s] End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=2309.80M, totSessionCpu=0:02:49).
[04/28 00:49:08    169s] Deleting Lib Analyzer.
[04/28 00:49:08    169s] Begin: GigaOpt high fanout net optimization
[04/28 00:49:08    169s] GigaOpt HFN: use maxLocalDensity 1.2
[04/28 00:49:08    169s] GigaOpt HFN: use maxLocalDensity 1.2
[04/28 00:49:08    169s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[04/28 00:49:08    169s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[04/28 00:49:08    169s] *** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:49.6/0:03:34.2 (0.8), mem = 2309.8M
[04/28 00:49:08    169s] Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
[04/28 00:49:08    169s] Info: 1 ideal net excluded from IPO operation.
[04/28 00:49:08    169s] Info: 1 clock net  excluded from IPO operation.
[04/28 00:49:08    169s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.36387.4
[04/28 00:49:08    169s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/28 00:49:08    169s] ### Creating PhyDesignMc. totSessionCpu=0:02:50 mem=2309.8M
[04/28 00:49:08    169s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/28 00:49:08    169s] OPERPROF: Starting DPlace-Init at level 1, MEM:2309.8M, EPOCH TIME: 1745815748.823630
[04/28 00:49:08    169s] Processing tracks to init pin-track alignment.
[04/28 00:49:08    169s] z: 2, totalTracks: 1
[04/28 00:49:08    169s] z: 4, totalTracks: 1
[04/28 00:49:08    169s] z: 6, totalTracks: 1
[04/28 00:49:08    169s] z: 8, totalTracks: 1
[04/28 00:49:08    169s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/28 00:49:08    169s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2309.8M, EPOCH TIME: 1745815748.836929
[04/28 00:49:08    169s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:49:08    169s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:49:08    169s] 
[04/28 00:49:08    169s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/28 00:49:08    169s] OPERPROF:     Starting CMU at level 3, MEM:2309.8M, EPOCH TIME: 1745815748.866163
[04/28 00:49:08    169s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:2309.8M, EPOCH TIME: 1745815748.867638
[04/28 00:49:08    169s] 
[04/28 00:49:08    169s] Bad Lib Cell Checking (CMU) is done! (0)
[04/28 00:49:08    169s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.033, MEM:2309.8M, EPOCH TIME: 1745815748.869536
[04/28 00:49:08    169s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2309.8M, EPOCH TIME: 1745815748.869588
[04/28 00:49:08    169s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2309.8M, EPOCH TIME: 1745815748.869932
[04/28 00:49:08    169s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2309.8MB).
[04/28 00:49:08    169s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.049, MEM:2309.8M, EPOCH TIME: 1745815748.872715
[04/28 00:49:08    169s] TotalInstCnt at PhyDesignMc Initialization: 22019
[04/28 00:49:08    169s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:50 mem=2309.8M
[04/28 00:49:08    169s] ### Creating RouteCongInterface, started
[04/28 00:49:08    169s] 
[04/28 00:49:08    169s] Creating Lib Analyzer ...
[04/28 00:49:09    169s] Total number of usable buffers from Lib Analyzer: 11 ( CLKBUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 BUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX16 CLKBUFX20)
[04/28 00:49:09    169s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[04/28 00:49:09    169s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[04/28 00:49:09    169s] 
[04/28 00:49:09    169s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[04/28 00:49:09    170s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:02:50 mem=2309.8M
[04/28 00:49:09    170s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:02:50 mem=2309.8M
[04/28 00:49:09    170s] Creating Lib Analyzer, finished. 
[04/28 00:49:09    170s] 
[04/28 00:49:09    170s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[04/28 00:49:09    170s] 
[04/28 00:49:09    170s] #optDebug: {0, 1.000}
[04/28 00:49:09    170s] ### Creating RouteCongInterface, finished
[04/28 00:49:09    170s] {MG  {7 0 3.9 0.100635}  {10 0 16.5 0.427446} }
[04/28 00:49:10    171s] Info: violation cost 2.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 2.000000, glitch 0.000000)
[04/28 00:49:10    171s] [GPS-DRV] Optimizer parameters ============================= 
[04/28 00:49:10    171s] [GPS-DRV] maxDensity (design): 0.95
[04/28 00:49:10    171s] [GPS-DRV] maxLocalDensity: 1.2
[04/28 00:49:10    171s] [GPS-DRV] MaxBufDistForPlaceBlk: 129 Microns
[04/28 00:49:10    171s] [GPS-DRV] All active and enabled setup views
[04/28 00:49:10    171s] [GPS-DRV]     wc
[04/28 00:49:10    171s] [GPS-DRV] maxTran off
[04/28 00:49:10    171s] [GPS-DRV] maxCap off
[04/28 00:49:10    171s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[04/28 00:49:10    171s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[04/28 00:49:10    171s] [GPS-DRV] timing-driven DRV settings {0 0 0 0 0 0}
[04/28 00:49:10    171s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2367.0M, EPOCH TIME: 1745815750.301156
[04/28 00:49:10    171s] Found 0 hard placement blockage before merging.
[04/28 00:49:10    171s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2367.0M, EPOCH TIME: 1745815750.301421
[04/28 00:49:10    171s] +---------+---------+--------+---------+------------+--------+
[04/28 00:49:10    171s] | Density | Commits |  WNS   |   TNS   |    Real    |  Mem   |
[04/28 00:49:10    171s] +---------+---------+--------+---------+------------+--------+
[04/28 00:49:10    171s] |   59.95%|        -| -13.451|-7789.606|   0:00:00.0| 2367.0M|
[04/28 00:49:10    171s] Info: violation cost 2.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 2.000000, glitch 0.000000)
[04/28 00:49:11    172s] Info: violation cost 5.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 5.000000, glitch 0.000000)
[04/28 00:49:11    172s] |   60.12%|       75| -13.451|-10225.706|   0:00:01.0| 2406.1M|
[04/28 00:49:11    172s] +---------+---------+--------+---------+------------+--------+
[04/28 00:49:11    172s] 
[04/28 00:49:11    172s] *** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.7 real=0:00:01.0 mem=2406.1M) ***
[04/28 00:49:11    172s] 
[04/28 00:49:11    172s] ###############################################################################
[04/28 00:49:11    172s] #
[04/28 00:49:11    172s] #  Large fanout net report:  
[04/28 00:49:11    172s] #     - there is 1 high fanout ( > 75) net in the design. (excluding clock nets)
[04/28 00:49:11    172s] #     - current density: 60.12
[04/28 00:49:11    172s] #
[04/28 00:49:11    172s] #  List of high fanout nets:
[04/28 00:49:11    172s] #        Net(1):  systolic/n_6: (fanouts = 480)
[04/28 00:49:11    172s] #
[04/28 00:49:11    172s] ###############################################################################
[04/28 00:49:11    172s] Bottom Preferred Layer:
[04/28 00:49:11    172s]     None
[04/28 00:49:11    172s] Via Pillar Rule:
[04/28 00:49:11    172s]     None
[04/28 00:49:11    172s] Finished writing unified metrics of routing constraints.
[04/28 00:49:11    172s] 
[04/28 00:49:11    172s] 
[04/28 00:49:11    172s] =======================================================================
[04/28 00:49:11    172s]                 Reasons for remaining drv violations
[04/28 00:49:11    172s] =======================================================================
[04/28 00:49:11    172s] *info: Total 1 net(s) were new nets created by previous iteration of DRV buffering. Further DRV fixing might remove some violations.
[04/28 00:49:11    172s] 
[04/28 00:49:11    172s] Deleting 0 temporary hard placement blockage(s).
[04/28 00:49:11    172s] Total-nets :: 26257, Stn-nets :: 78, ratio :: 0.297064 %, Total-len 451864, Stn-len 14889.7
[04/28 00:49:11    172s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2387.0M, EPOCH TIME: 1745815751.233516
[04/28 00:49:11    172s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:22094).
[04/28 00:49:11    172s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:49:11    172s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:49:11    172s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:49:11    172s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.055, MEM:2330.0M, EPOCH TIME: 1745815751.288779
[04/28 00:49:11    172s] TotalInstCnt at PhyDesignMc Destruction: 22094
[04/28 00:49:11    172s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.36387.4
[04/28 00:49:11    172s] *** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:02.5/0:00:02.5 (1.0), totSession cpu/real = 0:02:52.1/0:03:36.7 (0.8), mem = 2330.0M
[04/28 00:49:11    172s] 
[04/28 00:49:11    172s] =============================================================================================
[04/28 00:49:11    172s]  Step TAT Report : DrvOpt #1 / place_opt_design #1                              21.17-s075_1
[04/28 00:49:11    172s] =============================================================================================
[04/28 00:49:11    172s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/28 00:49:11    172s] ---------------------------------------------------------------------------------------------
[04/28 00:49:11    172s] [ SlackTraversorInit     ]      1   0:00:00.1  (   5.7 % )     0:00:00.1 /  0:00:00.1    1.0
[04/28 00:49:11    172s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  24.2 % )     0:00:00.6 /  0:00:00.6    1.0
[04/28 00:49:11    172s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/28 00:49:11    172s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   6.2 % )     0:00:00.2 /  0:00:00.2    1.0
[04/28 00:49:11    172s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.9 % )     0:00:00.0 /  0:00:00.0    1.0
[04/28 00:49:11    172s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   3.5 % )     0:00:00.7 /  0:00:00.7    1.0
[04/28 00:49:11    172s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/28 00:49:11    172s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:00.7 /  0:00:00.7    1.0
[04/28 00:49:11    172s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:00.7 /  0:00:00.7    1.0
[04/28 00:49:11    172s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/28 00:49:11    172s] [ OptEval                ]      1   0:00:00.1  (   4.8 % )     0:00:00.1 /  0:00:00.1    1.0
[04/28 00:49:11    172s] [ OptCommit              ]      1   0:00:00.1  (   2.5 % )     0:00:00.1 /  0:00:00.1    0.9
[04/28 00:49:11    172s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   1.2 % )     0:00:00.4 /  0:00:00.4    1.0
[04/28 00:49:11    172s] [ IncrDelayCalc          ]     12   0:00:00.3  (  13.1 % )     0:00:00.3 /  0:00:00.3    1.0
[04/28 00:49:11    172s] [ DrvFindVioNets         ]      3   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.2
[04/28 00:49:11    172s] [ IncrTimingUpdate       ]      1   0:00:00.2  (   6.4 % )     0:00:00.2 /  0:00:00.2    1.0
[04/28 00:49:11    172s] [ MISC                   ]          0:00:00.8  (  29.8 % )     0:00:00.8 /  0:00:00.8    1.0
[04/28 00:49:11    172s] ---------------------------------------------------------------------------------------------
[04/28 00:49:11    172s]  DrvOpt #1 TOTAL                    0:00:02.5  ( 100.0 % )     0:00:02.5 /  0:00:02.5    1.0
[04/28 00:49:11    172s] ---------------------------------------------------------------------------------------------
[04/28 00:49:11    172s] 
[04/28 00:49:11    172s] GigaOpt HFN: restore maxLocalDensity to 0.98
[04/28 00:49:11    172s] GigaOpt HFN: restore maxLocalDensity to 0.98
[04/28 00:49:11    172s] End: GigaOpt high fanout net optimization
[04/28 00:49:11    172s] Begin: GigaOpt DRV Optimization
[04/28 00:49:11    172s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[04/28 00:49:11    172s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[04/28 00:49:11    172s] *** DrvOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:02:52.1/0:03:36.7 (0.8), mem = 2330.0M
[04/28 00:49:11    172s] Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
[04/28 00:49:11    172s] Info: 1 ideal net excluded from IPO operation.
[04/28 00:49:11    172s] Info: 1 clock net  excluded from IPO operation.
[04/28 00:49:11    172s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.36387.5
[04/28 00:49:11    172s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/28 00:49:11    172s] ### Creating PhyDesignMc. totSessionCpu=0:02:52 mem=2330.0M
[04/28 00:49:11    172s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/28 00:49:11    172s] OPERPROF: Starting DPlace-Init at level 1, MEM:2330.0M, EPOCH TIME: 1745815751.341704
[04/28 00:49:11    172s] Processing tracks to init pin-track alignment.
[04/28 00:49:11    172s] z: 2, totalTracks: 1
[04/28 00:49:11    172s] z: 4, totalTracks: 1
[04/28 00:49:11    172s] z: 6, totalTracks: 1
[04/28 00:49:11    172s] z: 8, totalTracks: 1
[04/28 00:49:11    172s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/28 00:49:11    172s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2330.0M, EPOCH TIME: 1745815751.354138
[04/28 00:49:11    172s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:49:11    172s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:49:11    172s] 
[04/28 00:49:11    172s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/28 00:49:11    172s] OPERPROF:     Starting CMU at level 3, MEM:2330.0M, EPOCH TIME: 1745815751.382112
[04/28 00:49:11    172s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:2330.0M, EPOCH TIME: 1745815751.383712
[04/28 00:49:11    172s] 
[04/28 00:49:11    172s] Bad Lib Cell Checking (CMU) is done! (0)
[04/28 00:49:11    172s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.031, MEM:2330.0M, EPOCH TIME: 1745815751.385618
[04/28 00:49:11    172s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2330.0M, EPOCH TIME: 1745815751.385676
[04/28 00:49:11    172s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2330.0M, EPOCH TIME: 1745815751.385970
[04/28 00:49:11    172s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2330.0MB).
[04/28 00:49:11    172s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.047, MEM:2330.0M, EPOCH TIME: 1745815751.388578
[04/28 00:49:11    172s] TotalInstCnt at PhyDesignMc Initialization: 22094
[04/28 00:49:11    172s] ### Creating PhyDesignMc, finished. totSessionCpu=0:02:52 mem=2330.0M
[04/28 00:49:11    172s] ### Creating RouteCongInterface, started
[04/28 00:49:11    172s] 
[04/28 00:49:11    172s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[04/28 00:49:11    172s] 
[04/28 00:49:11    172s] #optDebug: {0, 1.000}
[04/28 00:49:11    172s] ### Creating RouteCongInterface, finished
[04/28 00:49:11    172s] {MG  {7 0 3.9 0.100635}  {10 0 16.5 0.427446} }
[04/28 00:49:12    173s] [GPS-DRV] Optimizer parameters ============================= 
[04/28 00:49:12    173s] [GPS-DRV] maxDensity (design): 0.95
[04/28 00:49:12    173s] [GPS-DRV] maxLocalDensity: 1.2
[04/28 00:49:12    173s] [GPS-DRV] MaxBufDistForPlaceBlk: 129 Microns
[04/28 00:49:12    173s] [GPS-DRV] All active and enabled setup views
[04/28 00:49:12    173s] [GPS-DRV]     wc
[04/28 00:49:12    173s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[04/28 00:49:12    173s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[04/28 00:49:12    173s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[04/28 00:49:12    173s] [GPS-DRV] 2DC {3 0 0 0 0 0}
[04/28 00:49:12    173s] [GPS-DRV] timing-driven DRV settings {0 0 0 0 0 0}
[04/28 00:49:12    173s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2387.3M, EPOCH TIME: 1745815752.229959
[04/28 00:49:12    173s] Found 0 hard placement blockage before merging.
[04/28 00:49:12    173s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2387.3M, EPOCH TIME: 1745815752.230266
[04/28 00:49:12    173s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/28 00:49:12    173s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[04/28 00:49:12    173s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/28 00:49:12    173s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[04/28 00:49:12    173s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/28 00:49:12    173s] Info: violation cost 96842.046875 (cap = 1.581492, tran = 96824.460938, len = 0.000000, fanout load = 0.000000, fanout count = 16.000000, glitch 0.000000)
[04/28 00:49:12    173s] |  3570| 28768|    -8.16|     1|     1|    -0.38|     0|     0|     0|     0|   -13.45|-10225.71|       0|       0|       0| 60.12%|          |         |
[04/28 00:49:29    190s] Info: violation cost 12.764283 (cap = 0.000000, tran = 12.764283, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/28 00:49:29    190s] |    36|   234|    -0.07|     0|     0|     0.00|     0|     0|     0|     0|    -0.87|  -260.05|    1209|    2399|     581| 65.29%| 0:00:17.0|  2424.3M|
[04/28 00:49:30    190s] Info: violation cost 0.137946 (cap = 0.000000, tran = 0.137946, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/28 00:49:30    190s] |     1|     2|    -0.02|     0|     0|     0.00|     0|     0|     0|     0|    -0.86|  -261.15|      20|       0|      32| 65.33%| 0:00:01.0|  2424.3M|
[04/28 00:49:30    190s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/28 00:49:30    190s] 
[04/28 00:49:30    190s] ###############################################################################
[04/28 00:49:30    190s] #
[04/28 00:49:30    190s] #  Large fanout net report:  
[04/28 00:49:30    190s] #     - there is 0 high fanout ( > 75) net in the design. (excluding clock nets)
[04/28 00:49:30    190s] #     - current density: 65.33
[04/28 00:49:30    190s] #
[04/28 00:49:30    190s] #  List of high fanout nets:
[04/28 00:49:30    190s] #
[04/28 00:49:30    190s] ###############################################################################
[04/28 00:49:30    190s] Bottom Preferred Layer:
[04/28 00:49:30    190s]     None
[04/28 00:49:30    190s] Via Pillar Rule:
[04/28 00:49:30    190s]     None
[04/28 00:49:30    190s] Finished writing unified metrics of routing constraints.
[04/28 00:49:30    190s] 
[04/28 00:49:30    190s] 
[04/28 00:49:30    190s] =======================================================================
[04/28 00:49:30    190s]                 Reasons for remaining drv violations
[04/28 00:49:30    190s] =======================================================================
[04/28 00:49:30    190s] *info: Total 1 net(s) have violations which can't be fixed by DRV optimization.
[04/28 00:49:30    190s] 
[04/28 00:49:30    190s] 
[04/28 00:49:30    190s] *** Finish DRV Fixing (cpu=0:00:17.9 real=0:00:18.0 mem=2424.3M) ***
[04/28 00:49:30    190s] 
[04/28 00:49:30    190s] Deleting 0 temporary hard placement blockage(s).
[04/28 00:49:30    191s] Total-nets :: 29885, Stn-nets :: 191, ratio :: 0.639117 %, Total-len 452586, Stn-len 21763.3
[04/28 00:49:30    191s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2405.3M, EPOCH TIME: 1745815770.211657
[04/28 00:49:30    191s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:25722).
[04/28 00:49:30    191s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:49:30    191s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:49:30    191s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:49:30    191s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.080, REAL:0.084, MEM:2346.3M, EPOCH TIME: 1745815770.295915
[04/28 00:49:30    191s] TotalInstCnt at PhyDesignMc Destruction: 25722
[04/28 00:49:30    191s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.36387.5
[04/28 00:49:30    191s] *** DrvOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:19.0/0:00:19.0 (1.0), totSession cpu/real = 0:03:11.1/0:03:55.7 (0.8), mem = 2346.3M
[04/28 00:49:30    191s] 
[04/28 00:49:30    191s] =============================================================================================
[04/28 00:49:30    191s]  Step TAT Report : DrvOpt #2 / place_opt_design #1                              21.17-s075_1
[04/28 00:49:30    191s] =============================================================================================
[04/28 00:49:30    191s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/28 00:49:30    191s] ---------------------------------------------------------------------------------------------
[04/28 00:49:30    191s] [ SlackTraversorInit     ]      1   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.2    1.0
[04/28 00:49:30    191s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/28 00:49:30    191s] [ PlacerInterfaceInit    ]      1   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.2    1.0
[04/28 00:49:30    191s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.1
[04/28 00:49:30    191s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    0.9
[04/28 00:49:30    191s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/28 00:49:30    191s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:17.7 /  0:00:17.7    1.0
[04/28 00:49:30    191s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.1 % )     0:00:17.3 /  0:00:17.3    1.0
[04/28 00:49:30    191s] [ OptGetWeight           ]     15   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/28 00:49:30    191s] [ OptEval                ]     15   0:00:06.6  (  34.7 % )     0:00:06.6 /  0:00:06.6    1.0
[04/28 00:49:30    191s] [ OptCommit              ]     15   0:00:01.1  (   5.6 % )     0:00:01.1 /  0:00:01.1    1.0
[04/28 00:49:30    191s] [ PostCommitDelayUpdate  ]     14   0:00:00.7  (   3.5 % )     0:00:06.5 /  0:00:06.5    1.0
[04/28 00:49:30    191s] [ IncrDelayCalc          ]    151   0:00:05.9  (  30.9 % )     0:00:05.9 /  0:00:05.9    1.0
[04/28 00:49:30    191s] [ DrvFindVioNets         ]      3   0:00:00.3  (   1.7 % )     0:00:00.3 /  0:00:00.3    1.0
[04/28 00:49:30    191s] [ DrvComputeSummary      ]      3   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    0.9
[04/28 00:49:30    191s] [ IncrTimingUpdate       ]     14   0:00:03.1  (  16.3 % )     0:00:03.1 /  0:00:03.1    1.0
[04/28 00:49:30    191s] [ MISC                   ]          0:00:00.8  (   4.3 % )     0:00:00.8 /  0:00:00.8    1.0
[04/28 00:49:30    191s] ---------------------------------------------------------------------------------------------
[04/28 00:49:30    191s]  DrvOpt #2 TOTAL                    0:00:19.0  ( 100.0 % )     0:00:19.0 /  0:00:19.0    1.0
[04/28 00:49:30    191s] ---------------------------------------------------------------------------------------------
[04/28 00:49:30    191s] 
[04/28 00:49:30    191s] End: GigaOpt DRV Optimization
[04/28 00:49:30    191s] GigaOpt DRV: restore maxLocalDensity to 0.98
[04/28 00:49:30    191s] GigaOpt DRV: restore maxLocalDensity to 0.98
[04/28 00:49:30    191s] **opt_design ... cpu = 0:00:39, real = 0:00:56, mem = 1676.0M, totSessionCpu=0:03:11 **
[04/28 00:49:30    191s] 
[04/28 00:49:30    191s] Active setup views:
[04/28 00:49:30    191s]  wc
[04/28 00:49:30    191s]   Dominating endpoints: 0
[04/28 00:49:30    191s]   Dominating TNS: -0.000
[04/28 00:49:30    191s] 
[04/28 00:49:30    191s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[04/28 00:49:30    191s] Deleting Lib Analyzer.
[04/28 00:49:30    191s] Begin: GigaOpt Global Optimization
[04/28 00:49:30    191s] *info: use new DP (enabled)
[04/28 00:49:30    191s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[04/28 00:49:30    191s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[04/28 00:49:30    191s] Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
[04/28 00:49:30    191s] Info: 1 ideal net excluded from IPO operation.
[04/28 00:49:30    191s] Info: 1 clock net  excluded from IPO operation.
[04/28 00:49:30    191s] *** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:11.4/0:03:56.1 (0.8), mem = 2384.4M
[04/28 00:49:30    191s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.36387.6
[04/28 00:49:30    191s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/28 00:49:30    191s] ### Creating PhyDesignMc. totSessionCpu=0:03:11 mem=2384.4M
[04/28 00:49:30    191s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/28 00:49:30    191s] OPERPROF: Starting DPlace-Init at level 1, MEM:2384.4M, EPOCH TIME: 1745815770.615264
[04/28 00:49:30    191s] Processing tracks to init pin-track alignment.
[04/28 00:49:30    191s] z: 2, totalTracks: 1
[04/28 00:49:30    191s] z: 4, totalTracks: 1
[04/28 00:49:30    191s] z: 6, totalTracks: 1
[04/28 00:49:30    191s] z: 8, totalTracks: 1
[04/28 00:49:30    191s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/28 00:49:30    191s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2384.4M, EPOCH TIME: 1745815770.632950
[04/28 00:49:30    191s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:49:30    191s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:49:30    191s] 
[04/28 00:49:30    191s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/28 00:49:30    191s] OPERPROF:     Starting CMU at level 3, MEM:2384.4M, EPOCH TIME: 1745815770.664706
[04/28 00:49:30    191s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:2384.4M, EPOCH TIME: 1745815770.667141
[04/28 00:49:30    191s] 
[04/28 00:49:30    191s] Bad Lib Cell Checking (CMU) is done! (0)
[04/28 00:49:30    191s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.036, MEM:2384.4M, EPOCH TIME: 1745815770.669381
[04/28 00:49:30    191s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2384.4M, EPOCH TIME: 1745815770.669434
[04/28 00:49:30    191s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2384.4M, EPOCH TIME: 1745815770.669697
[04/28 00:49:30    191s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2384.4MB).
[04/28 00:49:30    191s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.058, MEM:2384.4M, EPOCH TIME: 1745815770.672953
[04/28 00:49:30    191s] TotalInstCnt at PhyDesignMc Initialization: 25722
[04/28 00:49:30    191s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:12 mem=2384.4M
[04/28 00:49:30    191s] ### Creating RouteCongInterface, started
[04/28 00:49:30    191s] 
[04/28 00:49:30    191s] Creating Lib Analyzer ...
[04/28 00:49:30    191s] Total number of usable buffers from Lib Analyzer: 11 ( CLKBUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 BUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX16 CLKBUFX20)
[04/28 00:49:30    191s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[04/28 00:49:30    191s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[04/28 00:49:30    191s] 
[04/28 00:49:30    191s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[04/28 00:49:31    192s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:12 mem=2384.4M
[04/28 00:49:31    192s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:12 mem=2384.4M
[04/28 00:49:31    192s] Creating Lib Analyzer, finished. 
[04/28 00:49:31    192s] 
[04/28 00:49:31    192s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[04/28 00:49:31    192s] 
[04/28 00:49:31    192s] #optDebug: {0, 1.000}
[04/28 00:49:31    192s] ### Creating RouteCongInterface, finished
[04/28 00:49:31    192s] {MG  {7 0 3.9 0.100635}  {10 0 16.5 0.427446} }
[04/28 00:49:31    192s] *info: 1 don't touch net excluded
[04/28 00:49:31    192s] *info: 1 clock net excluded
[04/28 00:49:31    192s] *info: 1 ideal net excluded from IPO operation.
[04/28 00:49:31    192s] *info: 17 no-driver nets excluded.
[04/28 00:49:36    192s] Info: initial physical memory for 2 CRR processes is 556.02MB.
[04/28 00:49:36    192s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2403.5M, EPOCH TIME: 1745815776.664268
[04/28 00:49:36    192s] Found 0 hard placement blockage before merging.
[04/28 00:49:36    192s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2403.5M, EPOCH TIME: 1745815776.664713
[04/28 00:49:36    193s] ** GigaOpt Global Opt WNS Slack -0.862  TNS Slack -261.148 
[04/28 00:49:37    193s] +--------+--------+---------+------------+--------+----------+---------+--------------------------------------------+
[04/28 00:49:37    193s] |  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|                 End Point                  |
[04/28 00:49:37    193s] +--------+--------+---------+------------+--------+----------+---------+--------------------------------------------+
[04/28 00:49:37    193s] |  -0.862|-261.148|   65.33%|   0:00:01.0| 2403.5M|        wc|  default| systolic/matrix_mul_2D_reg[2][0][20]/D     |
[04/28 00:49:42    198s] |  -0.413| -24.009|   65.45%|   0:00:05.0| 2443.8M|        wc|  default| systolic/matrix_mul_2D_reg[3][1][19]/D     |
[04/28 00:49:42    199s] |  -0.413| -25.541|   65.45%|   0:00:00.0| 2443.8M|        wc|  default| systolic/matrix_mul_2D_reg[3][1][19]/D     |
[04/28 00:49:43    199s] |  -0.413| -25.541|   65.45%|   0:00:01.0| 2443.8M|        wc|  default| systolic/matrix_mul_2D_reg[3][1][19]/D     |
[04/28 00:49:45    202s] |  -0.306|  -9.065|   65.60%|   0:00:02.0| 2443.8M|        wc|  default| systolic/matrix_mul_2D_reg[3][1][19]/D     |
[04/28 00:49:48    204s] |  -0.282|  -7.335|   65.63%|   0:00:03.0| 2443.8M|        wc|  default| systolic/matrix_mul_2D_reg[3][1][19]/D     |
[04/28 00:49:48    204s] |  -0.282|  -7.335|   65.63%|   0:00:00.0| 2443.8M|        wc|  default| systolic/matrix_mul_2D_reg[3][1][19]/D     |
[04/28 00:49:48    204s] |  -0.282|  -7.335|   65.63%|   0:00:00.0| 2443.8M|        wc|  default| systolic/matrix_mul_2D_reg[3][1][19]/D     |
[04/28 00:49:49    205s] |  -0.252|  -6.549|   65.65%|   0:00:01.0| 2443.8M|        wc|  default| systolic/matrix_mul_2D_reg[3][1][19]/D     |
[04/28 00:49:50    206s] |  -0.229|  -5.936|   65.68%|   0:00:01.0| 2443.8M|        wc|  default| systolic/matrix_mul_2D_reg[3][1][19]/D     |
[04/28 00:49:50    206s] |  -0.229|  -5.936|   65.68%|   0:00:00.0| 2443.8M|        wc|  default| systolic/matrix_mul_2D_reg[3][1][19]/D     |
[04/28 00:49:50    207s] |  -0.229|  -5.936|   65.68%|   0:00:00.0| 2443.8M|        wc|  default| systolic/matrix_mul_2D_reg[3][1][19]/D     |
[04/28 00:49:51    207s] |  -0.206|  -5.175|   65.71%|   0:00:01.0| 2443.8M|        wc|  default| systolic/matrix_mul_2D_reg[3][2][20]/D     |
[04/28 00:49:52    208s] |  -0.206|  -4.805|   65.73%|   0:00:01.0| 2443.8M|        wc|  default| systolic/matrix_mul_2D_reg[3][2][20]/D     |
[04/28 00:49:52    208s] |  -0.206|  -4.805|   65.73%|   0:00:00.0| 2443.8M|        wc|  default| systolic/matrix_mul_2D_reg[3][2][20]/D     |
[04/28 00:49:52    208s] |  -0.206|  -4.805|   65.73%|   0:00:00.0| 2443.8M|        wc|  default| systolic/matrix_mul_2D_reg[3][2][20]/D     |
[04/28 00:49:52    208s] |  -0.187|  -4.102|   65.76%|   0:00:00.0| 2443.8M|        wc|  default| systolic/matrix_mul_2D_reg[3][2][20]/D     |
[04/28 00:49:53    209s] |  -0.176|  -3.681|   65.78%|   0:00:01.0| 2443.8M|        wc|  default| systolic/matrix_mul_2D_reg[3][2][20]/D     |
[04/28 00:49:53    210s] |  -0.176|  -3.681|   65.78%|   0:00:00.0| 2443.8M|        wc|  default| systolic/matrix_mul_2D_reg[3][2][20]/D     |
[04/28 00:49:53    210s] |  -0.176|  -3.681|   65.78%|   0:00:00.0| 2443.8M|        wc|  default| systolic/matrix_mul_2D_reg[3][2][20]/D     |
[04/28 00:49:54    210s] |  -0.130|  -2.318|   65.83%|   0:00:01.0| 2443.8M|        wc|  default| systolic/matrix_mul_2D_reg[3][4][19]/D     |
[04/28 00:49:55    211s] |  -0.130|  -2.309|   65.83%|   0:00:01.0| 2443.8M|        wc|  default| systolic/matrix_mul_2D_reg[3][4][19]/D     |
[04/28 00:49:55    211s] +--------+--------+---------+------------+--------+----------+---------+--------------------------------------------+
[04/28 00:49:55    211s] 
[04/28 00:49:55    211s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:18.3 real=0:00:19.0 mem=2443.8M) ***
[04/28 00:49:55    211s] 
[04/28 00:49:55    211s] *** Finish pre-CTS Setup Fixing (cpu=0:00:18.3 real=0:00:19.0 mem=2443.8M) ***
[04/28 00:49:55    211s] Deleting 0 temporary hard placement blockage(s).
[04/28 00:49:55    211s] Bottom Preferred Layer:
[04/28 00:49:55    211s]     None
[04/28 00:49:55    211s] Via Pillar Rule:
[04/28 00:49:55    211s]     None
[04/28 00:49:55    211s] Finished writing unified metrics of routing constraints.
[04/28 00:49:55    211s] ** GigaOpt Global Opt End WNS Slack -0.130  TNS Slack -2.309 
[04/28 00:49:55    211s] Total-nets :: 29680, Stn-nets :: 273, ratio :: 0.919811 %, Total-len 452393, Stn-len 25564.6
[04/28 00:49:55    211s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2424.7M, EPOCH TIME: 1745815795.329811
[04/28 00:49:55    211s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:25517).
[04/28 00:49:55    211s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:49:55    211s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:49:55    211s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:49:55    211s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.090, REAL:0.082, MEM:2363.7M, EPOCH TIME: 1745815795.411863
[04/28 00:49:55    211s] TotalInstCnt at PhyDesignMc Destruction: 25517
[04/28 00:49:55    211s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.36387.6
[04/28 00:49:55    211s] *** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:20.2/0:00:24.8 (0.8), totSession cpu/real = 0:03:31.6/0:04:20.9 (0.8), mem = 2363.7M
[04/28 00:49:55    211s] 
[04/28 00:49:55    211s] =============================================================================================
[04/28 00:49:55    211s]  Step TAT Report : GlobalOpt #1 / place_opt_design #1                           21.17-s075_1
[04/28 00:49:55    211s] =============================================================================================
[04/28 00:49:55    211s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/28 00:49:55    211s] ---------------------------------------------------------------------------------------------
[04/28 00:49:55    211s] [ SlackTraversorInit     ]      1   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.0
[04/28 00:49:55    211s] [ LibAnalyzerInit        ]      1   0:00:00.6  (   2.5 % )     0:00:00.6 /  0:00:00.6    1.0
[04/28 00:49:55    211s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/28 00:49:55    211s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   0.8 % )     0:00:00.2 /  0:00:00.2    1.0
[04/28 00:49:55    211s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[04/28 00:49:55    211s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.4 % )     0:00:00.7 /  0:00:00.7    1.0
[04/28 00:49:55    211s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/28 00:49:55    211s] [ BottleneckAnalyzerInit ]      6   0:00:03.6  (  14.4 % )     0:00:03.6 /  0:00:03.6    1.0
[04/28 00:49:55    211s] [ TransformInit          ]      1   0:00:05.1  (  20.6 % )     0:00:05.1 /  0:00:00.5    0.1
[04/28 00:49:55    211s] [ OptSingleIteration     ]     21   0:00:00.1  (   0.2 % )     0:00:14.4 /  0:00:14.5    1.0
[04/28 00:49:55    211s] [ OptGetWeight           ]     21   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.2
[04/28 00:49:55    211s] [ OptEval                ]     21   0:00:07.8  (  31.6 % )     0:00:07.8 /  0:00:07.8    1.0
[04/28 00:49:55    211s] [ OptCommit              ]     21   0:00:00.3  (   1.4 % )     0:00:00.3 /  0:00:00.3    1.0
[04/28 00:49:55    211s] [ PostCommitDelayUpdate  ]     21   0:00:00.2  (   0.7 % )     0:00:01.7 /  0:00:01.7    1.0
[04/28 00:49:55    211s] [ IncrDelayCalc          ]     74   0:00:01.5  (   6.2 % )     0:00:01.5 /  0:00:01.5    1.0
[04/28 00:49:55    211s] [ SetupOptGetWorkingSet  ]     21   0:00:01.1  (   4.4 % )     0:00:01.1 /  0:00:01.1    1.0
[04/28 00:49:55    211s] [ SetupOptGetActiveNode  ]     21   0:00:00.5  (   2.2 % )     0:00:00.5 /  0:00:00.5    1.0
[04/28 00:49:55    211s] [ SetupOptSlackGraph     ]     21   0:00:01.6  (   6.5 % )     0:00:01.6 /  0:00:01.6    1.0
[04/28 00:49:55    211s] [ IncrTimingUpdate       ]     12   0:00:01.2  (   4.7 % )     0:00:01.2 /  0:00:01.2    1.0
[04/28 00:49:55    211s] [ MISC                   ]          0:00:00.5  (   2.2 % )     0:00:00.5 /  0:00:00.5    0.9
[04/28 00:49:55    211s] ---------------------------------------------------------------------------------------------
[04/28 00:49:55    211s]  GlobalOpt #1 TOTAL                 0:00:24.8  ( 100.0 % )     0:00:24.8 /  0:00:20.2    0.8
[04/28 00:49:55    211s] ---------------------------------------------------------------------------------------------
[04/28 00:49:55    211s] 
[04/28 00:49:55    211s] End: GigaOpt Global Optimization
[04/28 00:49:55    211s] *** Timing NOT met, worst failing slack is -0.130
[04/28 00:49:55    211s] *** Check timing (0:00:00.0)
[04/28 00:49:55    211s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[04/28 00:49:55    211s] Deleting Lib Analyzer.
[04/28 00:49:55    211s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[04/28 00:49:55    211s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[04/28 00:49:55    211s] Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
[04/28 00:49:55    211s] Info: 1 ideal net excluded from IPO operation.
[04/28 00:49:55    211s] Info: 1 clock net  excluded from IPO operation.
[04/28 00:49:55    211s] ### Creating LA Mngr. totSessionCpu=0:03:32 mem=2363.7M
[04/28 00:49:55    211s] ### Creating LA Mngr, finished. totSessionCpu=0:03:32 mem=2363.7M
[04/28 00:49:55    211s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[04/28 00:49:55    211s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/28 00:49:55    211s] ### Creating PhyDesignMc. totSessionCpu=0:03:32 mem=2420.9M
[04/28 00:49:55    211s] OPERPROF: Starting DPlace-Init at level 1, MEM:2420.9M, EPOCH TIME: 1745815795.540858
[04/28 00:49:55    211s] Processing tracks to init pin-track alignment.
[04/28 00:49:55    211s] z: 2, totalTracks: 1
[04/28 00:49:55    211s] z: 4, totalTracks: 1
[04/28 00:49:55    211s] z: 6, totalTracks: 1
[04/28 00:49:55    211s] z: 8, totalTracks: 1
[04/28 00:49:55    211s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/28 00:49:55    211s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2420.9M, EPOCH TIME: 1745815795.558382
[04/28 00:49:55    211s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:49:55    211s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:49:55    211s] 
[04/28 00:49:55    211s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/28 00:49:55    211s] OPERPROF:     Starting CMU at level 3, MEM:2420.9M, EPOCH TIME: 1745815795.590524
[04/28 00:49:55    211s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:2420.9M, EPOCH TIME: 1745815795.592972
[04/28 00:49:55    211s] 
[04/28 00:49:55    211s] Bad Lib Cell Checking (CMU) is done! (0)
[04/28 00:49:55    211s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.037, MEM:2420.9M, EPOCH TIME: 1745815795.595347
[04/28 00:49:55    211s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2420.9M, EPOCH TIME: 1745815795.595400
[04/28 00:49:55    211s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2420.9M, EPOCH TIME: 1745815795.595668
[04/28 00:49:55    211s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2420.9MB).
[04/28 00:49:55    211s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.058, MEM:2420.9M, EPOCH TIME: 1745815795.598923
[04/28 00:49:55    211s] TotalInstCnt at PhyDesignMc Initialization: 25517
[04/28 00:49:55    211s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:32 mem=2420.9M
[04/28 00:49:55    211s] Begin: Area Reclaim Optimization
[04/28 00:49:55    211s] 
[04/28 00:49:55    211s] Creating Lib Analyzer ...
[04/28 00:49:55    211s] *** AreaOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:31.9/0:04:21.2 (0.8), mem = 2420.9M
[04/28 00:49:55    211s] Total number of usable buffers from Lib Analyzer: 11 ( CLKBUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 BUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX16 CLKBUFX20)
[04/28 00:49:55    211s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[04/28 00:49:55    211s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[04/28 00:49:55    211s] 
[04/28 00:49:55    211s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[04/28 00:49:56    212s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:33 mem=2422.9M
[04/28 00:49:56    212s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:33 mem=2422.9M
[04/28 00:49:56    212s] Creating Lib Analyzer, finished. 
[04/28 00:49:56    212s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.36387.7
[04/28 00:49:56    212s] ### Creating RouteCongInterface, started
[04/28 00:49:56    212s] 
[04/28 00:49:56    212s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[04/28 00:49:56    212s] 
[04/28 00:49:56    212s] #optDebug: {0, 1.000}
[04/28 00:49:56    212s] ### Creating RouteCongInterface, finished
[04/28 00:49:56    212s] {MG  {7 0 3.9 0.100635}  {10 0 16.5 0.427446} }
[04/28 00:49:56    212s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2422.9M, EPOCH TIME: 1745815796.601495
[04/28 00:49:56    212s] Found 0 hard placement blockage before merging.
[04/28 00:49:56    212s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2422.9M, EPOCH TIME: 1745815796.601913
[04/28 00:49:56    213s] Reclaim Optimization WNS Slack -0.130  TNS Slack -2.309 Density 65.83
[04/28 00:49:56    213s] +---------+---------+--------+--------+------------+--------+
[04/28 00:49:56    213s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[04/28 00:49:56    213s] +---------+---------+--------+--------+------------+--------+
[04/28 00:49:56    213s] |   65.83%|        -|  -0.130|  -2.309|   0:00:00.0| 2422.9M|
[04/28 00:50:03    219s] |   65.80%|       26|  -0.130|  -2.309|   0:00:07.0| 2446.5M|
[04/28 00:50:03    219s] #optDebug: <stH: 1.7100 MiSeL: 33.0680>
[04/28 00:50:03    219s] |   65.80%|        0|  -0.130|  -2.309|   0:00:00.0| 2446.5M|
[04/28 00:50:06    222s] |   65.75%|       28|  -0.130|  -2.309|   0:00:03.0| 2446.5M|
[04/28 00:50:10    226s] |   65.58%|      418|  -0.131|  -2.301|   0:00:04.0| 2446.5M|
[04/28 00:50:10    227s] |   65.57%|       19|  -0.131|  -2.301|   0:00:00.0| 2446.5M|
[04/28 00:50:11    227s] |   65.57%|        0|  -0.131|  -2.301|   0:00:01.0| 2446.5M|
[04/28 00:50:11    227s] #optDebug: <stH: 1.7100 MiSeL: 33.0680>
[04/28 00:50:11    227s] |   65.57%|        0|  -0.131|  -2.301|   0:00:00.0| 2446.5M|
[04/28 00:50:11    227s] +---------+---------+--------+--------+------------+--------+
[04/28 00:50:11    227s] Reclaim Optimization End WNS Slack -0.131  TNS Slack -2.301 Density 65.57
[04/28 00:50:11    227s] 
[04/28 00:50:11    227s] ** Summary: Restruct = 26 Buffer Deletion = 27 Declone = 1 Resize = 432 **
[04/28 00:50:11    227s] --------------------------------------------------------------
[04/28 00:50:11    227s] |                                   | Total     | Sequential |
[04/28 00:50:11    227s] --------------------------------------------------------------
[04/28 00:50:11    227s] | Num insts resized                 |     419  |       0    |
[04/28 00:50:11    227s] | Num insts undone                  |       5  |       0    |
[04/28 00:50:11    227s] | Num insts Downsized               |     419  |       0    |
[04/28 00:50:11    227s] | Num insts Samesized               |       0  |       0    |
[04/28 00:50:11    227s] | Num insts Upsized                 |       0  |       0    |
[04/28 00:50:11    227s] | Num multiple commits+uncommits    |      13  |       -    |
[04/28 00:50:11    227s] --------------------------------------------------------------
[04/28 00:50:11    227s] Bottom Preferred Layer:
[04/28 00:50:11    227s]     None
[04/28 00:50:11    227s] Via Pillar Rule:
[04/28 00:50:11    227s]     None
[04/28 00:50:11    227s] Finished writing unified metrics of routing constraints.
[04/28 00:50:11    227s] 
[04/28 00:50:11    227s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[04/28 00:50:11    227s] End: Core Area Reclaim Optimization (cpu = 0:00:15.5) (real = 0:00:16.0) **
[04/28 00:50:11    227s] Deleting 0 temporary hard placement blockage(s).
[04/28 00:50:11    227s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.36387.7
[04/28 00:50:11    227s] *** AreaOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:15.5/0:00:15.4 (1.0), totSession cpu/real = 0:03:47.4/0:04:36.6 (0.8), mem = 2446.5M
[04/28 00:50:11    227s] 
[04/28 00:50:11    227s] =============================================================================================
[04/28 00:50:11    227s]  Step TAT Report : AreaOpt #2 / place_opt_design #1                             21.17-s075_1
[04/28 00:50:11    227s] =============================================================================================
[04/28 00:50:11    227s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/28 00:50:11    227s] ---------------------------------------------------------------------------------------------
[04/28 00:50:11    227s] [ SlackTraversorInit     ]      1   0:00:00.2  (   1.2 % )     0:00:00.2 /  0:00:00.2    1.0
[04/28 00:50:11    227s] [ LibAnalyzerInit        ]      1   0:00:00.6  (   3.9 % )     0:00:00.6 /  0:00:00.6    1.0
[04/28 00:50:11    227s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/28 00:50:11    227s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.2
[04/28 00:50:11    227s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    1.0
[04/28 00:50:11    227s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/28 00:50:11    227s] [ OptimizationStep       ]      1   0:00:00.6  (   3.8 % )     0:00:14.3 /  0:00:14.3    1.0
[04/28 00:50:11    227s] [ OptSingleIteration     ]      7   0:00:00.3  (   1.8 % )     0:00:13.7 /  0:00:13.8    1.0
[04/28 00:50:11    227s] [ OptGetWeight           ]    266   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.5
[04/28 00:50:11    227s] [ OptEval                ]    266   0:00:09.8  (  63.4 % )     0:00:09.8 /  0:00:09.8    1.0
[04/28 00:50:11    227s] [ OptCommit              ]    266   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.1
[04/28 00:50:11    227s] [ PostCommitDelayUpdate  ]    271   0:00:00.2  (   1.4 % )     0:00:02.1 /  0:00:02.1    1.0
[04/28 00:50:11    227s] [ IncrDelayCalc          ]    271   0:00:01.9  (  12.3 % )     0:00:01.9 /  0:00:02.0    1.0
[04/28 00:50:11    227s] [ IncrTimingUpdate       ]     66   0:00:01.5  (   9.4 % )     0:00:01.5 /  0:00:01.5    1.0
[04/28 00:50:11    227s] [ MISC                   ]          0:00:00.2  (   1.0 % )     0:00:00.2 /  0:00:00.1    0.9
[04/28 00:50:11    227s] ---------------------------------------------------------------------------------------------
[04/28 00:50:11    227s]  AreaOpt #2 TOTAL                   0:00:15.4  ( 100.0 % )     0:00:15.4 /  0:00:15.5    1.0
[04/28 00:50:11    227s] ---------------------------------------------------------------------------------------------
[04/28 00:50:11    227s] 
[04/28 00:50:11    227s] Executing incremental physical updates
[04/28 00:50:11    227s] Executing incremental physical updates
[04/28 00:50:11    227s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2427.4M, EPOCH TIME: 1745815811.181659
[04/28 00:50:11    227s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:25462).
[04/28 00:50:11    227s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:50:11    227s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:50:11    227s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:50:11    227s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.080, REAL:0.082, MEM:2370.4M, EPOCH TIME: 1745815811.264089
[04/28 00:50:11    227s] TotalInstCnt at PhyDesignMc Destruction: 25462
[04/28 00:50:11    227s] End: Area Reclaim Optimization (cpu=0:00:16, real=0:00:16, mem=2370.43M, totSessionCpu=0:03:47).
[04/28 00:50:11    227s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2370.4M, EPOCH TIME: 1745815811.665057
[04/28 00:50:11    227s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:50:11    227s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:50:11    227s] 
[04/28 00:50:11    227s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/28 00:50:11    227s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.038, MEM:2370.4M, EPOCH TIME: 1745815811.703167
[04/28 00:50:11    227s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:50:11    227s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:50:11    227s] **INFO: Flow update: Design is easy to close.
[04/28 00:50:11    227s] **INFO: Flow update: extreme flow effort skips early exit. 
[04/28 00:50:11    227s] *** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:47.9/0:04:37.2 (0.8), mem = 2370.4M
[04/28 00:50:11    227s] User Input Parameters:
[04/28 00:50:11    227s] - Congestion Driven    : On
[04/28 00:50:11    227s] 
[04/28 00:50:11    227s] *** Start incrementalPlace ***
[04/28 00:50:11    227s] - Timing Driven        : On
[04/28 00:50:11    227s] - Area-Violation Based : On
[04/28 00:50:11    227s] - Start Rollback Level : -5
[04/28 00:50:11    227s] - Legalized            : On
[04/28 00:50:11    227s] - Window Based         : Off
[04/28 00:50:11    227s] - eDen incr mode       : Off
[04/28 00:50:11    227s] - Small incr mode      : Off
[04/28 00:50:11    227s] 
[04/28 00:50:11    227s] no activity file in design. spp won't run.
[04/28 00:50:12    228s] Effort level <high> specified for reg2reg path_group
[04/28 00:50:13    228s] No Views given, use default active views for adaptive view pruning
[04/28 00:50:13    228s] SKP will enable view:
[04/28 00:50:13    228s]   wc
[04/28 00:50:13    228s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2372.4M, EPOCH TIME: 1745815813.453220
[04/28 00:50:13    228s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.010, MEM:2372.4M, EPOCH TIME: 1745815813.463691
[04/28 00:50:13    228s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2372.4M, EPOCH TIME: 1745815813.463903
[04/28 00:50:13    228s] Starting Early Global Route congestion estimation: mem = 2372.4M
[04/28 00:50:13    228s] (I)      ==================== Layers =====================
[04/28 00:50:13    228s] (I)      +-----+----+---------+---------+--------+-------+
[04/28 00:50:13    228s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[04/28 00:50:13    228s] (I)      +-----+----+---------+---------+--------+-------+
[04/28 00:50:13    228s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[04/28 00:50:13    228s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[04/28 00:50:13    228s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[04/28 00:50:13    228s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[04/28 00:50:13    228s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[04/28 00:50:13    228s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[04/28 00:50:13    228s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[04/28 00:50:13    228s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[04/28 00:50:13    228s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[04/28 00:50:13    228s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[04/28 00:50:13    228s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[04/28 00:50:13    228s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[04/28 00:50:13    228s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[04/28 00:50:13    228s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[04/28 00:50:13    228s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[04/28 00:50:13    228s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[04/28 00:50:13    228s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[04/28 00:50:13    228s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[04/28 00:50:13    228s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[04/28 00:50:13    228s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[04/28 00:50:13    228s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[04/28 00:50:13    228s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[04/28 00:50:13    228s] (I)      +-----+----+---------+---------+--------+-------+
[04/28 00:50:13    228s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[04/28 00:50:13    228s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[04/28 00:50:13    228s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[04/28 00:50:13    228s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[04/28 00:50:13    228s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[04/28 00:50:13    228s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[04/28 00:50:13    228s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[04/28 00:50:13    228s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[04/28 00:50:13    228s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[04/28 00:50:13    228s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[04/28 00:50:13    228s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[04/28 00:50:13    228s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[04/28 00:50:13    228s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[04/28 00:50:13    228s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[04/28 00:50:13    228s] (I)      +-----+----+---------+---------+--------+-------+
[04/28 00:50:13    228s] (I)      Started Import and model ( Curr Mem: 2372.43 MB )
[04/28 00:50:13    228s] (I)      Default pattern map key = tpu_top_default.
[04/28 00:50:13    228s] (I)      == Non-default Options ==
[04/28 00:50:13    228s] (I)      Maximum routing layer                              : 11
[04/28 00:50:13    228s] (I)      Number of threads                                  : 1
[04/28 00:50:13    228s] (I)      Use non-blocking free Dbs wires                    : false
[04/28 00:50:13    228s] (I)      Method to set GCell size                           : row
[04/28 00:50:13    228s] (I)      Counted 109417 PG shapes. We will not process PG shapes layer by layer.
[04/28 00:50:13    228s] (I)      Use row-based GCell size
[04/28 00:50:13    228s] (I)      Use row-based GCell align
[04/28 00:50:13    228s] (I)      layer 0 area = 80000
[04/28 00:50:13    228s] (I)      layer 1 area = 80000
[04/28 00:50:13    228s] (I)      layer 2 area = 80000
[04/28 00:50:13    228s] (I)      layer 3 area = 80000
[04/28 00:50:13    228s] (I)      layer 4 area = 80000
[04/28 00:50:13    228s] (I)      layer 5 area = 80000
[04/28 00:50:13    228s] (I)      layer 6 area = 80000
[04/28 00:50:13    228s] (I)      layer 7 area = 80000
[04/28 00:50:13    228s] (I)      layer 8 area = 80000
[04/28 00:50:13    228s] (I)      layer 9 area = 400000
[04/28 00:50:13    228s] (I)      layer 10 area = 400000
[04/28 00:50:13    228s] (I)      GCell unit size   : 3420
[04/28 00:50:13    228s] (I)      GCell multiplier  : 1
[04/28 00:50:13    228s] (I)      GCell row height  : 3420
[04/28 00:50:13    228s] (I)      Actual row height : 3420
[04/28 00:50:13    228s] (I)      GCell align ref   : 20000 20140
[04/28 00:50:13    228s] [NR-eGR] Track table information for default rule: 
[04/28 00:50:13    228s] [NR-eGR] Metal1 has single uniform track structure
[04/28 00:50:13    228s] [NR-eGR] Metal2 has single uniform track structure
[04/28 00:50:13    228s] [NR-eGR] Metal3 has single uniform track structure
[04/28 00:50:13    228s] [NR-eGR] Metal4 has single uniform track structure
[04/28 00:50:13    228s] [NR-eGR] Metal5 has single uniform track structure
[04/28 00:50:13    228s] [NR-eGR] Metal6 has single uniform track structure
[04/28 00:50:13    228s] [NR-eGR] Metal7 has single uniform track structure
[04/28 00:50:13    228s] [NR-eGR] Metal8 has single uniform track structure
[04/28 00:50:13    228s] [NR-eGR] Metal9 has single uniform track structure
[04/28 00:50:13    228s] [NR-eGR] Metal10 has single uniform track structure
[04/28 00:50:13    228s] [NR-eGR] Metal11 has single uniform track structure
[04/28 00:50:13    228s] (I)      ==================== Default via =====================
[04/28 00:50:13    228s] (I)      +----+------------------+----------------------------+
[04/28 00:50:13    228s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[04/28 00:50:13    228s] (I)      +----+------------------+----------------------------+
[04/28 00:50:13    228s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[04/28 00:50:13    228s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[04/28 00:50:13    228s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[04/28 00:50:13    228s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[04/28 00:50:13    228s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[04/28 00:50:13    228s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[04/28 00:50:13    228s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[04/28 00:50:13    228s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[04/28 00:50:13    228s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[04/28 00:50:13    228s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[04/28 00:50:13    228s] (I)      +----+------------------+----------------------------+
[04/28 00:50:13    228s] [NR-eGR] Read 205543 PG shapes
[04/28 00:50:13    228s] [NR-eGR] Read 0 clock shapes
[04/28 00:50:13    228s] [NR-eGR] Read 0 other shapes
[04/28 00:50:13    228s] [NR-eGR] #Routing Blockages  : 0
[04/28 00:50:13    228s] [NR-eGR] #Instance Blockages : 0
[04/28 00:50:13    228s] [NR-eGR] #PG Blockages       : 205543
[04/28 00:50:13    228s] [NR-eGR] #Halo Blockages     : 0
[04/28 00:50:13    228s] [NR-eGR] #Boundary Blockages : 0
[04/28 00:50:13    228s] [NR-eGR] #Clock Blockages    : 0
[04/28 00:50:13    228s] [NR-eGR] #Other Blockages    : 0
[04/28 00:50:13    228s] (I)      Design has 0 blackboxes considered as all layer blockages.
[04/28 00:50:13    228s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/28 00:50:13    228s] [NR-eGR] Read 29625 nets ( ignored 0 )
[04/28 00:50:13    228s] (I)      early_global_route_priority property id does not exist.
[04/28 00:50:13    228s] (I)      Read Num Blocks=205543  Num Prerouted Wires=0  Num CS=0
[04/28 00:50:13    228s] (I)      Layer 1 (V) : #blockages 24104 : #preroutes 0
[04/28 00:50:13    228s] (I)      Layer 2 (H) : #blockages 24104 : #preroutes 0
[04/28 00:50:13    228s] (I)      Layer 3 (V) : #blockages 24104 : #preroutes 0
[04/28 00:50:13    228s] (I)      Layer 4 (H) : #blockages 24104 : #preroutes 0
[04/28 00:50:13    228s] (I)      Layer 5 (V) : #blockages 24104 : #preroutes 0
[04/28 00:50:13    228s] (I)      Layer 6 (H) : #blockages 24104 : #preroutes 0
[04/28 00:50:13    228s] (I)      Layer 7 (V) : #blockages 24104 : #preroutes 0
[04/28 00:50:13    228s] (I)      Layer 8 (H) : #blockages 24104 : #preroutes 0
[04/28 00:50:13    228s] (I)      Layer 9 (V) : #blockages 12445 : #preroutes 0
[04/28 00:50:13    228s] (I)      Layer 10 (H) : #blockages 266 : #preroutes 0
[04/28 00:50:13    228s] (I)      Number of ignored nets                =      0
[04/28 00:50:13    228s] (I)      Number of connected nets              =      0
[04/28 00:50:13    228s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[04/28 00:50:13    228s] (I)      Number of clock nets                  =      1.  Ignored: No
[04/28 00:50:13    228s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[04/28 00:50:13    228s] (I)      Number of special nets                =      0.  Ignored: Yes
[04/28 00:50:13    228s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[04/28 00:50:13    228s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[04/28 00:50:13    228s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[04/28 00:50:13    228s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[04/28 00:50:13    228s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/28 00:50:13    228s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/28 00:50:13    228s] (I)      Ndr track 0 does not exist
[04/28 00:50:13    228s] (I)      ---------------------Grid Graph Info--------------------
[04/28 00:50:13    228s] (I)      Routing area        : (0, 0) - (672800, 666140)
[04/28 00:50:13    228s] (I)      Core area           : (20000, 20140) - (652800, 646000)
[04/28 00:50:13    228s] (I)      Site width          :   400  (dbu)
[04/28 00:50:13    228s] (I)      Row height          :  3420  (dbu)
[04/28 00:50:13    228s] (I)      GCell row height    :  3420  (dbu)
[04/28 00:50:13    228s] (I)      GCell width         :  3420  (dbu)
[04/28 00:50:13    228s] (I)      GCell height        :  3420  (dbu)
[04/28 00:50:13    228s] (I)      Grid                :   196   194    11
[04/28 00:50:13    228s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[04/28 00:50:13    228s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[04/28 00:50:13    228s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[04/28 00:50:13    228s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[04/28 00:50:13    228s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[04/28 00:50:13    228s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[04/28 00:50:13    228s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[04/28 00:50:13    228s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200  1330
[04/28 00:50:13    228s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[04/28 00:50:13    228s] (I)      Total num of tracks :  1753  1682  1753  1682  1753  1682  1753  1682  1753   672   700
[04/28 00:50:13    228s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[04/28 00:50:13    228s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[04/28 00:50:13    228s] (I)      --------------------------------------------------------
[04/28 00:50:13    228s] 
[04/28 00:50:13    228s] [NR-eGR] ============ Routing rule table ============
[04/28 00:50:13    228s] [NR-eGR] Rule id: 0  Nets: 29586
[04/28 00:50:13    228s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[04/28 00:50:13    228s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[04/28 00:50:13    228s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[04/28 00:50:13    228s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[04/28 00:50:13    228s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[04/28 00:50:13    228s] [NR-eGR] ========================================
[04/28 00:50:13    228s] [NR-eGR] 
[04/28 00:50:13    228s] (I)      =============== Blocked Tracks ===============
[04/28 00:50:13    228s] (I)      +-------+---------+----------+---------------+
[04/28 00:50:13    228s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[04/28 00:50:13    228s] (I)      +-------+---------+----------+---------------+
[04/28 00:50:13    228s] (I)      |     1 |       0 |        0 |         0.00% |
[04/28 00:50:13    228s] (I)      |     2 |  326308 |    73784 |        22.61% |
[04/28 00:50:13    228s] (I)      |     3 |  343588 |    30360 |         8.84% |
[04/28 00:50:13    228s] (I)      |     4 |  326308 |    73784 |        22.61% |
[04/28 00:50:13    228s] (I)      |     5 |  343588 |    30360 |         8.84% |
[04/28 00:50:13    228s] (I)      |     6 |  326308 |    73784 |        22.61% |
[04/28 00:50:13    228s] (I)      |     7 |  343588 |    30360 |         8.84% |
[04/28 00:50:13    228s] (I)      |     8 |  326308 |    73784 |        22.61% |
[04/28 00:50:13    228s] (I)      |     9 |  343588 |    31464 |         9.16% |
[04/28 00:50:13    228s] (I)      |    10 |  130368 |    37453 |        28.73% |
[04/28 00:50:13    228s] (I)      |    11 |  137200 |     1880 |         1.37% |
[04/28 00:50:13    228s] (I)      +-------+---------+----------+---------------+
[04/28 00:50:13    228s] (I)      Finished Import and model ( CPU: 0.27 sec, Real: 0.27 sec, Curr Mem: 2392.54 MB )
[04/28 00:50:13    228s] (I)      Reset routing kernel
[04/28 00:50:13    228s] (I)      Started Global Routing ( Curr Mem: 2392.54 MB )
[04/28 00:50:13    228s] (I)      totalPins=91238  totalGlobalPin=85602 (93.82%)
[04/28 00:50:13    228s] (I)      total 2D Cap : 2742485 = (1438962 H, 1303523 V)
[04/28 00:50:13    228s] (I)      
[04/28 00:50:13    228s] (I)      ============  Phase 1a Route ============
[04/28 00:50:13    228s] [NR-eGR] Layer group 1: route 29586 net(s) in layer range [2, 11]
[04/28 00:50:13    228s] (I)      Usage: 250998 = (127712 H, 123286 V) = (8.88% H, 9.46% V) = (2.184e+05um H, 2.108e+05um V)
[04/28 00:50:13    228s] (I)      
[04/28 00:50:13    228s] (I)      ============  Phase 1b Route ============
[04/28 00:50:13    228s] (I)      Usage: 250998 = (127712 H, 123286 V) = (8.88% H, 9.46% V) = (2.184e+05um H, 2.108e+05um V)
[04/28 00:50:13    228s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.292066e+05um
[04/28 00:50:13    228s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[04/28 00:50:13    228s] (I)      Congestion threshold : each 60.00, sum 90.00
[04/28 00:50:13    228s] (I)      
[04/28 00:50:13    228s] (I)      ============  Phase 1c Route ============
[04/28 00:50:13    228s] (I)      Usage: 250998 = (127712 H, 123286 V) = (8.88% H, 9.46% V) = (2.184e+05um H, 2.108e+05um V)
[04/28 00:50:13    228s] (I)      
[04/28 00:50:13    228s] (I)      ============  Phase 1d Route ============
[04/28 00:50:13    228s] (I)      Usage: 250998 = (127712 H, 123286 V) = (8.88% H, 9.46% V) = (2.184e+05um H, 2.108e+05um V)
[04/28 00:50:13    228s] (I)      
[04/28 00:50:13    228s] (I)      ============  Phase 1e Route ============
[04/28 00:50:13    228s] (I)      Usage: 250998 = (127712 H, 123286 V) = (8.88% H, 9.46% V) = (2.184e+05um H, 2.108e+05um V)
[04/28 00:50:13    228s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.292066e+05um
[04/28 00:50:13    228s] (I)      
[04/28 00:50:13    228s] (I)      ============  Phase 1l Route ============
[04/28 00:50:14    229s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[04/28 00:50:14    229s] (I)      Layer  2:     304704    102600        29           0      323429    ( 0.00%) 
[04/28 00:50:14    229s] (I)      Layer  3:     328081    101301         0           0      340470    ( 0.00%) 
[04/28 00:50:14    229s] (I)      Layer  4:     304704     53447         0           0      323429    ( 0.00%) 
[04/28 00:50:14    229s] (I)      Layer  5:     328081     28146         0           0      340470    ( 0.00%) 
[04/28 00:50:14    229s] (I)      Layer  6:     304704      3866         0           0      323429    ( 0.00%) 
[04/28 00:50:14    229s] (I)      Layer  7:     328081      1742         0           0      340470    ( 0.00%) 
[04/28 00:50:14    229s] (I)      Layer  8:     304704         0         0           0      323429    ( 0.00%) 
[04/28 00:50:14    229s] (I)      Layer  9:     327627         0         0           0      340470    ( 0.00%) 
[04/28 00:50:14    229s] (I)      Layer 10:      92243         0         0        6327      123045    ( 4.89%) 
[04/28 00:50:14    229s] (I)      Layer 11:     134620         0         0         673      135515    ( 0.49%) 
[04/28 00:50:14    229s] (I)      Total:       2757549    291102        29        7000     2914154    ( 0.24%) 
[04/28 00:50:14    229s] (I)      
[04/28 00:50:14    229s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/28 00:50:14    229s] [NR-eGR]                        OverCon            
[04/28 00:50:14    229s] [NR-eGR]                         #Gcell     %Gcell
[04/28 00:50:14    229s] [NR-eGR]        Layer             (1-2)    OverCon
[04/28 00:50:14    229s] [NR-eGR] ----------------------------------------------
[04/28 00:50:14    229s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[04/28 00:50:14    229s] [NR-eGR]  Metal2 ( 2)        25( 0.07%)   ( 0.07%) 
[04/28 00:50:14    229s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[04/28 00:50:14    229s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[04/28 00:50:14    229s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[04/28 00:50:14    229s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[04/28 00:50:14    229s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[04/28 00:50:14    229s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[04/28 00:50:14    229s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[04/28 00:50:14    229s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[04/28 00:50:14    229s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[04/28 00:50:14    229s] [NR-eGR] ----------------------------------------------
[04/28 00:50:14    229s] [NR-eGR]        Total        25( 0.01%)   ( 0.01%) 
[04/28 00:50:14    229s] [NR-eGR] 
[04/28 00:50:14    229s] (I)      Finished Global Routing ( CPU: 0.37 sec, Real: 0.38 sec, Curr Mem: 2398.54 MB )
[04/28 00:50:14    229s] (I)      total 2D Cap : 2780310 = (1455947 H, 1324363 V)
[04/28 00:50:14    229s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[04/28 00:50:14    229s] Early Global Route congestion estimation runtime: 0.67 seconds, mem = 2398.5M
[04/28 00:50:14    229s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.650, REAL:0.666, MEM:2398.5M, EPOCH TIME: 1745815814.130303
[04/28 00:50:14    229s] OPERPROF: Starting HotSpotCal at level 1, MEM:2398.5M, EPOCH TIME: 1745815814.130385
[04/28 00:50:14    229s] [hotspot] +------------+---------------+---------------+
[04/28 00:50:14    229s] [hotspot] |            |   max hotspot | total hotspot |
[04/28 00:50:14    229s] [hotspot] +------------+---------------+---------------+
[04/28 00:50:14    229s] [hotspot] | normalized |          0.00 |          0.00 |
[04/28 00:50:14    229s] [hotspot] +------------+---------------+---------------+
[04/28 00:50:14    229s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/28 00:50:14    229s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/28 00:50:14    229s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.005, MEM:2398.5M, EPOCH TIME: 1745815814.134955
[04/28 00:50:14    229s] 
[04/28 00:50:14    229s] === incrementalPlace Internal Loop 1 ===
[04/28 00:50:14    229s] clkAW=1 clkAWMode=4 maxIt=1 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[04/28 00:50:14    229s] OPERPROF: Starting IPInitSPData at level 1, MEM:2398.5M, EPOCH TIME: 1745815814.136134
[04/28 00:50:14    229s] Processing tracks to init pin-track alignment.
[04/28 00:50:14    229s] z: 2, totalTracks: 1
[04/28 00:50:14    229s] z: 4, totalTracks: 1
[04/28 00:50:14    229s] z: 6, totalTracks: 1
[04/28 00:50:14    229s] z: 8, totalTracks: 1
[04/28 00:50:14    229s] #spOpts: N=45 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[04/28 00:50:14    229s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2398.5M, EPOCH TIME: 1745815814.154586
[04/28 00:50:14    229s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:50:14    229s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:50:14    229s] 
[04/28 00:50:14    229s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/28 00:50:14    229s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.032, MEM:2398.5M, EPOCH TIME: 1745815814.186802
[04/28 00:50:14    229s] OPERPROF:   Starting post-place ADS at level 2, MEM:2398.5M, EPOCH TIME: 1745815814.186936
[04/28 00:50:14    229s] ADSU 0.656 -> 0.656. site 289506.000 -> 289326.000. GS 13.680
[04/28 00:50:14    229s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.060, REAL:0.063, MEM:2398.5M, EPOCH TIME: 1745815814.250207
[04/28 00:50:14    229s] OPERPROF:   Starting spMPad at level 2, MEM:2388.5M, EPOCH TIME: 1745815814.251834
[04/28 00:50:14    229s] OPERPROF:     Starting spContextMPad at level 3, MEM:2388.5M, EPOCH TIME: 1745815814.252815
[04/28 00:50:14    229s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:2388.5M, EPOCH TIME: 1745815814.252866
[04/28 00:50:14    229s] OPERPROF:   Finished spMPad at level 2, CPU:0.010, REAL:0.013, MEM:2388.5M, EPOCH TIME: 1745815814.264432
[04/28 00:50:14    229s] OPERPROF:   Starting spSetupSpareRegionBox at level 2, MEM:2388.5M, EPOCH TIME: 1745815814.275287
[04/28 00:50:14    229s] OPERPROF:   Finished spSetupSpareRegionBox at level 2, CPU:0.000, REAL:0.001, MEM:2388.5M, EPOCH TIME: 1745815814.276124
[04/28 00:50:14    229s] OPERPROF:   Starting spInitNetWt at level 2, MEM:2388.5M, EPOCH TIME: 1745815814.277815
[04/28 00:50:14    229s] no activity file in design. spp won't run.
[04/28 00:50:14    229s] [spp] 0
[04/28 00:50:14    229s] [adp] 0:1:1:3
[04/28 00:50:14    229s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.010, REAL:0.006, MEM:2388.5M, EPOCH TIME: 1745815814.283384
[04/28 00:50:14    229s] SP #FI/SF FL/PI 0/0 25462/0
[04/28 00:50:14    229s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.150, REAL:0.151, MEM:2388.5M, EPOCH TIME: 1745815814.286949
[04/28 00:50:14    229s] PP off. flexM 0
[04/28 00:50:14    229s] OPERPROF: Starting CDPad at level 1, MEM:2391.8M, EPOCH TIME: 1745815814.305364
[04/28 00:50:14    229s] 3DP is on.
[04/28 00:50:14    229s] 3DP OF M2 0.001, M4 0.000. Diff 0, Offset 0
[04/28 00:50:14    229s] design sh 0.139. rd 0.200
[04/28 00:50:14    229s] design sh 0.139. rd 0.200
[04/28 00:50:14    229s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[04/28 00:50:14    229s] design sh 0.139. rd 0.200
[04/28 00:50:14    229s] CDPadU 0.860 -> 0.731. R=0.656, N=25462, GS=1.710
[04/28 00:50:14    229s] OPERPROF: Finished CDPad at level 1, CPU:0.260, REAL:0.271, MEM:2401.8M, EPOCH TIME: 1745815814.576307
[04/28 00:50:14    229s] OPERPROF: Starting InitSKP at level 1, MEM:2401.8M, EPOCH TIME: 1745815814.576542
[04/28 00:50:14    229s] no activity file in design. spp won't run.
[04/28 00:50:15    230s] no activity file in design. spp won't run.
[04/28 00:50:17    232s] *** Finished SKP initialization (cpu=0:00:03.0, real=0:00:03.0)***
[04/28 00:50:17    232s] OPERPROF: Finished InitSKP at level 1, CPU:2.960, REAL:2.950, MEM:2427.7M, EPOCH TIME: 1745815817.526589
[04/28 00:50:17    232s] NP #FI/FS/SF FL/PI: 0/0/0 25462/0
[04/28 00:50:17    232s] no activity file in design. spp won't run.
[04/28 00:50:17    232s] 
[04/28 00:50:17    232s] AB Est...
[04/28 00:50:17    232s] OPERPROF: Starting npPlace at level 1, MEM:2437.4M, EPOCH TIME: 1745815817.649253
[04/28 00:50:17    232s] OPERPROF: Finished npPlace at level 1, CPU:0.070, REAL:0.069, MEM:2481.1M, EPOCH TIME: 1745815817.718669
[04/28 00:50:17    232s] Iteration  4: Skipped, with CDP Off
[04/28 00:50:17    232s] 
[04/28 00:50:17    232s] AB Est...
[04/28 00:50:17    232s] OPERPROF: Starting npPlace at level 1, MEM:2481.1M, EPOCH TIME: 1745815817.829687
[04/28 00:50:17    232s] OPERPROF: Finished npPlace at level 1, CPU:0.060, REAL:0.063, MEM:2481.1M, EPOCH TIME: 1745815817.892742
[04/28 00:50:17    233s] Iteration  5: Skipped, with CDP Off
[04/28 00:50:17    233s] 
[04/28 00:50:17    233s] AB Est...
[04/28 00:50:17    233s] OPERPROF: Starting npPlace at level 1, MEM:2481.1M, EPOCH TIME: 1745815817.969920
[04/28 00:50:18    233s] OPERPROF: Finished npPlace at level 1, CPU:0.060, REAL:0.057, MEM:2481.1M, EPOCH TIME: 1745815818.026471
[04/28 00:50:18    233s] Iteration  6: Skipped, with CDP Off
[04/28 00:50:18    233s] OPERPROF: Starting npPlace at level 1, MEM:2481.1M, EPOCH TIME: 1745815818.246987
[04/28 00:50:23    238s] Iteration  7: Total net bbox = 3.349e+05 (1.67e+05 1.67e+05)
[04/28 00:50:23    238s]               Est.  stn bbox = 4.210e+05 (2.17e+05 2.04e+05)
[04/28 00:50:23    238s]               cpu = 0:00:04.8 real = 0:00:05.0 mem = 2531.9M
[04/28 00:50:23    238s] OPERPROF: Finished npPlace at level 1, CPU:4.870, REAL:4.867, MEM:2531.9M, EPOCH TIME: 1745815823.114107
[04/28 00:50:23    238s] no activity file in design. spp won't run.
[04/28 00:50:23    238s] NP #FI/FS/SF FL/PI: 0/0/0 25462/0
[04/28 00:50:23    238s] no activity file in design. spp won't run.
[04/28 00:50:23    238s] OPERPROF: Starting npPlace at level 1, MEM:2515.9M, EPOCH TIME: 1745815823.511349
[04/28 00:50:30    245s] Iteration  8: Total net bbox = 3.442e+05 (1.71e+05 1.73e+05)
[04/28 00:50:30    245s]               Est.  stn bbox = 4.313e+05 (2.20e+05 2.11e+05)
[04/28 00:50:30    245s]               cpu = 0:00:06.7 real = 0:00:07.0 mem = 2502.9M
[04/28 00:50:30    245s] OPERPROF: Finished npPlace at level 1, CPU:6.700, REAL:6.692, MEM:2502.9M, EPOCH TIME: 1745815830.203709
[04/28 00:50:30    245s] Legalizing MH Cells... 0 / 0 (level 6)
[04/28 00:50:30    245s] No instances found in the vector
[04/28 00:50:30    245s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2502.9M, DRC: 0)
[04/28 00:50:30    245s] 0 (out of 0) MH cells were successfully legalized.
[04/28 00:50:30    245s] no activity file in design. spp won't run.
[04/28 00:50:30    245s] NP #FI/FS/SF FL/PI: 0/0/0 25462/0
[04/28 00:50:30    245s] no activity file in design. spp won't run.
[04/28 00:50:30    245s] OPERPROF: Starting npPlace at level 1, MEM:2502.9M, EPOCH TIME: 1745815830.470589
[04/28 00:50:41    256s] Iteration  9: Total net bbox = 3.453e+05 (1.71e+05 1.75e+05)
[04/28 00:50:41    256s]               Est.  stn bbox = 4.315e+05 (2.19e+05 2.12e+05)
[04/28 00:50:41    256s]               cpu = 0:00:10.9 real = 0:00:11.0 mem = 2505.2M
[04/28 00:50:41    256s] OPERPROF: Finished npPlace at level 1, CPU:10.920, REAL:10.869, MEM:2505.2M, EPOCH TIME: 1745815841.339167
[04/28 00:50:41    256s] Legalizing MH Cells... 0 / 0 (level 7)
[04/28 00:50:41    256s] No instances found in the vector
[04/28 00:50:41    256s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2505.2M, DRC: 0)
[04/28 00:50:41    256s] 0 (out of 0) MH cells were successfully legalized.
[04/28 00:50:41    256s] no activity file in design. spp won't run.
[04/28 00:50:41    256s] NP #FI/FS/SF FL/PI: 0/0/0 25462/0
[04/28 00:50:41    256s] no activity file in design. spp won't run.
[04/28 00:50:41    256s] OPERPROF: Starting npPlace at level 1, MEM:2505.2M, EPOCH TIME: 1745815841.606600
[04/28 00:50:41    256s] Starting Early Global Route supply map. mem = 2514.5M
[04/28 00:50:41    256s] (I)      ==================== Layers =====================
[04/28 00:50:41    256s] (I)      +-----+----+---------+---------+--------+-------+
[04/28 00:50:41    256s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[04/28 00:50:41    256s] (I)      +-----+----+---------+---------+--------+-------+
[04/28 00:50:41    256s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[04/28 00:50:41    256s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[04/28 00:50:41    256s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[04/28 00:50:41    256s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[04/28 00:50:41    256s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[04/28 00:50:41    256s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[04/28 00:50:41    256s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[04/28 00:50:41    256s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[04/28 00:50:41    256s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[04/28 00:50:41    256s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[04/28 00:50:41    256s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[04/28 00:50:41    256s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[04/28 00:50:41    256s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[04/28 00:50:41    256s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[04/28 00:50:41    256s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[04/28 00:50:41    256s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[04/28 00:50:41    256s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[04/28 00:50:41    256s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[04/28 00:50:41    256s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[04/28 00:50:41    256s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[04/28 00:50:41    256s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[04/28 00:50:41    256s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[04/28 00:50:41    256s] (I)      +-----+----+---------+---------+--------+-------+
[04/28 00:50:41    256s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[04/28 00:50:41    256s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[04/28 00:50:41    256s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[04/28 00:50:41    256s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[04/28 00:50:41    256s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[04/28 00:50:41    256s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[04/28 00:50:41    256s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[04/28 00:50:41    256s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[04/28 00:50:41    256s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[04/28 00:50:41    256s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[04/28 00:50:41    256s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[04/28 00:50:41    256s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[04/28 00:50:41    256s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[04/28 00:50:41    256s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[04/28 00:50:41    256s] (I)      +-----+----+---------+---------+--------+-------+
[04/28 00:50:41    256s] Finished Early Global Route supply map. mem = 2528.3M
[04/28 00:50:59    274s] Iteration 10: Total net bbox = 3.646e+05 (1.80e+05 1.84e+05)
[04/28 00:50:59    274s]               Est.  stn bbox = 4.504e+05 (2.29e+05 2.22e+05)
[04/28 00:50:59    274s]               cpu = 0:00:17.6 real = 0:00:18.0 mem = 2534.5M
[04/28 00:50:59    274s] OPERPROF: Finished npPlace at level 1, CPU:17.610, REAL:17.607, MEM:2534.5M, EPOCH TIME: 1745815859.213251
[04/28 00:50:59    274s] Legalizing MH Cells... 0 / 0 (level 8)
[04/28 00:50:59    274s] No instances found in the vector
[04/28 00:50:59    274s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2534.5M, DRC: 0)
[04/28 00:50:59    274s] 0 (out of 0) MH cells were successfully legalized.
[04/28 00:50:59    274s] no activity file in design. spp won't run.
[04/28 00:50:59    274s] NP #FI/FS/SF FL/PI: 0/0/0 25462/0
[04/28 00:50:59    274s] no activity file in design. spp won't run.
[04/28 00:50:59    274s] OPERPROF: Starting npPlace at level 1, MEM:2534.5M, EPOCH TIME: 1745815859.489461
[04/28 00:50:59    274s] GP RA stats: MHOnly 0 nrInst 25462 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[04/28 00:51:04    279s] OPERPROF:   Starting npBlockageAwareSnap at level 2, MEM:2541.5M, EPOCH TIME: 1745815864.579129
[04/28 00:51:04    279s] OPERPROF:   Finished npBlockageAwareSnap at level 2, CPU:0.000, REAL:0.000, MEM:2541.5M, EPOCH TIME: 1745815864.579362
[04/28 00:51:04    279s] Iteration 11: Total net bbox = 3.653e+05 (1.82e+05 1.83e+05)
[04/28 00:51:04    279s]               Est.  stn bbox = 4.509e+05 (2.31e+05 2.20e+05)
[04/28 00:51:04    279s]               cpu = 0:00:05.1 real = 0:00:05.0 mem = 2541.5M
[04/28 00:51:04    279s] OPERPROF: Finished npPlace at level 1, CPU:5.130, REAL:5.095, MEM:2541.5M, EPOCH TIME: 1745815864.584652
[04/28 00:51:04    279s] Legalizing MH Cells... 0 / 0 (level 9)
[04/28 00:51:04    279s] No instances found in the vector
[04/28 00:51:04    279s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2525.5M, DRC: 0)
[04/28 00:51:04    279s] 0 (out of 0) MH cells were successfully legalized.
[04/28 00:51:04    279s] Move report: Timing Driven Placement moves 25462 insts, mean move: 9.93 um, max move: 121.12 um 
[04/28 00:51:04    279s] 	Max move on inst (systolic/FE_OFC2755_n_6): (117.40, 280.25) --> (158.21, 199.94)
[04/28 00:51:04    279s] no activity file in design. spp won't run.
[04/28 00:51:04    279s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:2525.5M, EPOCH TIME: 1745815864.662017
[04/28 00:51:04    279s] Saved padding area to DB
[04/28 00:51:04    279s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:2525.5M, EPOCH TIME: 1745815864.663861
[04/28 00:51:04    279s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.000, REAL:0.003, MEM:2525.5M, EPOCH TIME: 1745815864.666963
[04/28 00:51:04    279s] OPERPROF:   Starting spMoveGatedClock at level 2, MEM:2525.5M, EPOCH TIME: 1745815864.670624
[04/28 00:51:04    279s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/28 00:51:04    279s] OPERPROF:   Finished spMoveGatedClock at level 2, CPU:0.000, REAL:0.004, MEM:2525.5M, EPOCH TIME: 1745815864.674637
[04/28 00:51:04    279s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:51:04    279s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:51:04    279s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2525.5M, EPOCH TIME: 1745815864.680698
[04/28 00:51:04    279s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2525.5M, EPOCH TIME: 1745815864.680941
[04/28 00:51:04    279s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.020, REAL:0.022, MEM:2525.5M, EPOCH TIME: 1745815864.683897
[04/28 00:51:04    279s] 
[04/28 00:51:04    279s] Finished Incremental Placement (cpu=0:00:50.7, real=0:00:50.0, mem=2525.5M)
[04/28 00:51:04    279s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[04/28 00:51:04    279s] Type 'man IMPSP-9025' for more detail.
[04/28 00:51:04    279s] CongRepair sets shifter mode to gplace
[04/28 00:51:04    279s] TDRefine: refinePlace mode is spiral
[04/28 00:51:04    279s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2525.5M, EPOCH TIME: 1745815864.696496
[04/28 00:51:04    279s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2525.5M, EPOCH TIME: 1745815864.696609
[04/28 00:51:04    279s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2525.5M, EPOCH TIME: 1745815864.696710
[04/28 00:51:04    279s] Processing tracks to init pin-track alignment.
[04/28 00:51:04    279s] z: 2, totalTracks: 1
[04/28 00:51:04    279s] z: 4, totalTracks: 1
[04/28 00:51:04    279s] z: 6, totalTracks: 1
[04/28 00:51:04    279s] z: 8, totalTracks: 1
[04/28 00:51:04    279s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/28 00:51:04    279s] All LLGs are deleted
[04/28 00:51:04    279s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:51:04    279s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:51:04    279s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2525.5M, EPOCH TIME: 1745815864.708353
[04/28 00:51:04    279s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:2525.5M, EPOCH TIME: 1745815864.708654
[04/28 00:51:04    279s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2525.5M, EPOCH TIME: 1745815864.713867
[04/28 00:51:04    279s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:51:04    279s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:51:04    279s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2525.5M, EPOCH TIME: 1745815864.715596
[04/28 00:51:04    279s] Max number of tech site patterns supported in site array is 256.
[04/28 00:51:04    279s] Core basic site is CoreSite
[04/28 00:51:04    279s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:2525.5M, EPOCH TIME: 1745815864.741723
[04/28 00:51:04    279s] After signature check, allow fast init is true, keep pre-filter is true.
[04/28 00:51:04    279s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/28 00:51:04    279s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.020, REAL:0.019, MEM:2525.5M, EPOCH TIME: 1745815864.761204
[04/28 00:51:04    279s] Fast DP-INIT is on for default
[04/28 00:51:04    279s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/28 00:51:04    279s] Atter site array init, number of instance map data is 0.
[04/28 00:51:04    279s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.040, REAL:0.052, MEM:2525.5M, EPOCH TIME: 1745815864.767283
[04/28 00:51:04    279s] 
[04/28 00:51:04    279s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/28 00:51:04    279s] OPERPROF:         Starting CMU at level 5, MEM:2525.5M, EPOCH TIME: 1745815864.769719
[04/28 00:51:04    279s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.002, MEM:2525.5M, EPOCH TIME: 1745815864.771545
[04/28 00:51:04    279s] 
[04/28 00:51:04    279s] Bad Lib Cell Checking (CMU) is done! (0)
[04/28 00:51:04    279s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.060, REAL:0.060, MEM:2525.5M, EPOCH TIME: 1745815864.773773
[04/28 00:51:04    279s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2525.5M, EPOCH TIME: 1745815864.773824
[04/28 00:51:04    279s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2525.5M, EPOCH TIME: 1745815864.774132
[04/28 00:51:04    279s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2525.5MB).
[04/28 00:51:04    279s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.070, REAL:0.081, MEM:2525.5M, EPOCH TIME: 1745815864.777422
[04/28 00:51:04    279s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.070, REAL:0.081, MEM:2525.5M, EPOCH TIME: 1745815864.777466
[04/28 00:51:04    279s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.36387.2
[04/28 00:51:04    279s] OPERPROF:   Starting RefinePlace at level 2, MEM:2525.5M, EPOCH TIME: 1745815864.777552
[04/28 00:51:04    279s] *** Starting place_detail (0:04:40 mem=2525.5M) ***
[04/28 00:51:04    279s] Total net bbox length = 3.778e+05 (1.916e+05 1.862e+05) (ext = 1.865e+04)
[04/28 00:51:04    279s] 
[04/28 00:51:04    279s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/28 00:51:04    279s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/28 00:51:04    279s] (I)      Default pattern map key = tpu_top_default.
[04/28 00:51:04    279s] (I)      Default pattern map key = tpu_top_default.
[04/28 00:51:04    279s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2525.5M, EPOCH TIME: 1745815864.808711
[04/28 00:51:04    279s] Starting refinePlace ...
[04/28 00:51:04    279s] (I)      Default pattern map key = tpu_top_default.
[04/28 00:51:04    280s] (I)      Default pattern map key = tpu_top_default.
[04/28 00:51:04    280s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2525.5M, EPOCH TIME: 1745815864.857660
[04/28 00:51:04    280s] DDP initSite1 nrRow 183 nrJob 183
[04/28 00:51:04    280s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2525.5M, EPOCH TIME: 1745815864.857829
[04/28 00:51:04    280s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2525.5M, EPOCH TIME: 1745815864.858190
[04/28 00:51:04    280s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2525.5M, EPOCH TIME: 1745815864.858244
[04/28 00:51:04    280s] DDP markSite nrRow 183 nrJob 183
[04/28 00:51:04    280s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.001, MEM:2525.5M, EPOCH TIME: 1745815864.858898
[04/28 00:51:04    280s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.000, REAL:0.001, MEM:2525.5M, EPOCH TIME: 1745815864.858950
[04/28 00:51:04    280s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[04/28 00:51:04    280s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:2525.5M, EPOCH TIME: 1745815864.895593
[04/28 00:51:04    280s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:2525.5M, EPOCH TIME: 1745815864.895655
[04/28 00:51:04    280s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.000, REAL:0.004, MEM:2525.5M, EPOCH TIME: 1745815864.899307
[04/28 00:51:04    280s] ** Cut row section cpu time 0:00:00.0.
[04/28 00:51:04    280s]  ** Cut row section real time 0:00:00.0.
[04/28 00:51:04    280s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.000, REAL:0.004, MEM:2525.5M, EPOCH TIME: 1745815864.899470
[04/28 00:51:05    280s]   Spread Effort: high, pre-route mode, useDDP on.
[04/28 00:51:05    280s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:01.0, mem=2525.5MB) @(0:04:40 - 0:04:40).
[04/28 00:51:05    280s] Move report: preRPlace moves 25462 insts, mean move: 0.12 um, max move: 1.62 um 
[04/28 00:51:05    280s] 	Max move on inst (systolic/g113254): (112.66, 89.42) --> (113.60, 88.73)
[04/28 00:51:05    280s] 	Length: 2 sites, height: 1 rows, site name: CoreSite, cell type: INVXL
[04/28 00:51:05    280s] wireLenOptFixPriorityInst 0 inst fixed
[04/28 00:51:05    280s] Placement tweakage begins.
[04/28 00:51:05    280s] wire length = 4.338e+05
[04/28 00:51:06    281s] wire length = 4.303e+05
[04/28 00:51:06    281s] Placement tweakage ends.
[04/28 00:51:06    281s] Move report: tweak moves 6277 insts, mean move: 1.87 um, max move: 24.60 um 
[04/28 00:51:06    281s] 	Max move on inst (quantize/FE_OFC2651_ori_data_31): (158.60, 71.63) --> (183.20, 71.63)
[04/28 00:51:06    281s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:01.2, real=0:00:01.0, mem=2525.5MB) @(0:04:41 - 0:04:42).
[04/28 00:51:06    281s] 
[04/28 00:51:06    281s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[04/28 00:51:07    282s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f2546d8e4b0.
[04/28 00:51:07    282s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[04/28 00:51:07    282s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[04/28 00:51:07    282s] [CPU] RefinePlace/Spiral (cpu=0:00:00.3, real=0:00:01.0)
[04/28 00:51:07    282s] [CPU] RefinePlace/Commit (cpu=0:00:00.5, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.5, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[04/28 00:51:07    282s] [CPU] RefinePlace/Legalization (cpu=0:00:01.0, real=0:00:01.0, mem=2493.5MB) @(0:04:42 - 0:04:43).
[04/28 00:51:07    282s] Move report: Detail placement moves 25462 insts, mean move: 0.57 um, max move: 24.70 um 
[04/28 00:51:07    282s] 	Max move on inst (quantize/FE_OFC2651_ori_data_31): (158.58, 71.55) --> (183.20, 71.63)
[04/28 00:51:07    282s] 	Runtime: CPU: 0:00:02.7 REAL: 0:00:03.0 MEM: 2493.5MB
[04/28 00:51:07    282s] Statistics of distance of Instance movement in refine placement:
[04/28 00:51:07    282s]   maximum (X+Y) =        24.70 um
[04/28 00:51:07    282s]   inst (quantize/FE_OFC2651_ori_data_31) with max move: (158.578, 71.5505) -> (183.2, 71.63)
[04/28 00:51:07    282s]   mean    (X+Y) =         0.57 um
[04/28 00:51:07    282s] Summary Report:
[04/28 00:51:07    282s] Instances move: 25462 (out of 25462 movable)
[04/28 00:51:07    282s] Instances flipped: 0
[04/28 00:51:07    282s] Mean displacement: 0.57 um
[04/28 00:51:07    282s] Total instances moved : 25462
[04/28 00:51:07    282s] Max displacement: 24.70 um (Instance: quantize/FE_OFC2651_ori_data_31) (158.578, 71.5505) -> (183.2, 71.63)
[04/28 00:51:07    282s] 	Length: 2 sites, height: 1 rows, site name: CoreSite, cell type: INVX1
[04/28 00:51:07    282s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:2.730, REAL:2.719, MEM:2493.5M, EPOCH TIME: 1745815867.527399
[04/28 00:51:07    282s] Total net bbox length = 3.753e+05 (1.894e+05 1.858e+05) (ext = 1.866e+04)
[04/28 00:51:07    282s] Runtime: CPU: 0:00:02.8 REAL: 0:00:03.0 MEM: 2493.5MB
[04/28 00:51:07    282s] [CPU] RefinePlace/total (cpu=0:00:02.8, real=0:00:03.0, mem=2493.5MB) @(0:04:40 - 0:04:43).
[04/28 00:51:07    282s] *** Finished place_detail (0:04:43 mem=2493.5M) ***
[04/28 00:51:07    282s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.36387.2
[04/28 00:51:07    282s] OPERPROF:   Finished RefinePlace at level 2, CPU:2.770, REAL:2.760, MEM:2493.5M, EPOCH TIME: 1745815867.538031
[04/28 00:51:07    282s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2493.5M, EPOCH TIME: 1745815867.538104
[04/28 00:51:07    282s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:25462).
[04/28 00:51:07    282s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:51:07    282s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:51:07    282s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:51:07    282s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.090, REAL:0.088, MEM:2445.5M, EPOCH TIME: 1745815867.626246
[04/28 00:51:07    282s] OPERPROF: Finished RefinePlace2 at level 1, CPU:2.930, REAL:2.930, MEM:2445.5M, EPOCH TIME: 1745815867.626462
[04/28 00:51:07    282s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2445.5M, EPOCH TIME: 1745815867.627529
[04/28 00:51:07    282s] Starting Early Global Route congestion estimation: mem = 2445.5M
[04/28 00:51:07    282s] (I)      ==================== Layers =====================
[04/28 00:51:07    282s] (I)      +-----+----+---------+---------+--------+-------+
[04/28 00:51:07    282s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[04/28 00:51:07    282s] (I)      +-----+----+---------+---------+--------+-------+
[04/28 00:51:07    282s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[04/28 00:51:07    282s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[04/28 00:51:07    282s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[04/28 00:51:07    282s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[04/28 00:51:07    282s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[04/28 00:51:07    282s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[04/28 00:51:07    282s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[04/28 00:51:07    282s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[04/28 00:51:07    282s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[04/28 00:51:07    282s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[04/28 00:51:07    282s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[04/28 00:51:07    282s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[04/28 00:51:07    282s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[04/28 00:51:07    282s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[04/28 00:51:07    282s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[04/28 00:51:07    282s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[04/28 00:51:07    282s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[04/28 00:51:07    282s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[04/28 00:51:07    282s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[04/28 00:51:07    282s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[04/28 00:51:07    282s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[04/28 00:51:07    282s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[04/28 00:51:07    282s] (I)      +-----+----+---------+---------+--------+-------+
[04/28 00:51:07    282s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[04/28 00:51:07    282s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[04/28 00:51:07    282s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[04/28 00:51:07    282s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[04/28 00:51:07    282s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[04/28 00:51:07    282s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[04/28 00:51:07    282s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[04/28 00:51:07    282s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[04/28 00:51:07    282s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[04/28 00:51:07    282s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[04/28 00:51:07    282s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[04/28 00:51:07    282s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[04/28 00:51:07    282s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[04/28 00:51:07    282s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[04/28 00:51:07    282s] (I)      +-----+----+---------+---------+--------+-------+
[04/28 00:51:07    282s] (I)      Started Import and model ( Curr Mem: 2445.52 MB )
[04/28 00:51:07    282s] (I)      Default pattern map key = tpu_top_default.
[04/28 00:51:07    282s] (I)      == Non-default Options ==
[04/28 00:51:07    282s] (I)      Maximum routing layer                              : 11
[04/28 00:51:07    282s] (I)      Number of threads                                  : 1
[04/28 00:51:07    282s] (I)      Use non-blocking free Dbs wires                    : false
[04/28 00:51:07    282s] (I)      Method to set GCell size                           : row
[04/28 00:51:07    282s] (I)      Counted 109417 PG shapes. We will not process PG shapes layer by layer.
[04/28 00:51:07    282s] (I)      Use row-based GCell size
[04/28 00:51:07    282s] (I)      Use row-based GCell align
[04/28 00:51:07    282s] (I)      layer 0 area = 80000
[04/28 00:51:07    282s] (I)      layer 1 area = 80000
[04/28 00:51:07    282s] (I)      layer 2 area = 80000
[04/28 00:51:07    282s] (I)      layer 3 area = 80000
[04/28 00:51:07    282s] (I)      layer 4 area = 80000
[04/28 00:51:07    282s] (I)      layer 5 area = 80000
[04/28 00:51:07    282s] (I)      layer 6 area = 80000
[04/28 00:51:07    282s] (I)      layer 7 area = 80000
[04/28 00:51:07    282s] (I)      layer 8 area = 80000
[04/28 00:51:07    282s] (I)      layer 9 area = 400000
[04/28 00:51:07    282s] (I)      layer 10 area = 400000
[04/28 00:51:07    282s] (I)      GCell unit size   : 3420
[04/28 00:51:07    282s] (I)      GCell multiplier  : 1
[04/28 00:51:07    282s] (I)      GCell row height  : 3420
[04/28 00:51:07    282s] (I)      Actual row height : 3420
[04/28 00:51:07    282s] (I)      GCell align ref   : 20000 20140
[04/28 00:51:07    282s] [NR-eGR] Track table information for default rule: 
[04/28 00:51:07    282s] [NR-eGR] Metal1 has single uniform track structure
[04/28 00:51:07    282s] [NR-eGR] Metal2 has single uniform track structure
[04/28 00:51:07    282s] [NR-eGR] Metal3 has single uniform track structure
[04/28 00:51:07    282s] [NR-eGR] Metal4 has single uniform track structure
[04/28 00:51:07    282s] [NR-eGR] Metal5 has single uniform track structure
[04/28 00:51:07    282s] [NR-eGR] Metal6 has single uniform track structure
[04/28 00:51:07    282s] [NR-eGR] Metal7 has single uniform track structure
[04/28 00:51:07    282s] [NR-eGR] Metal8 has single uniform track structure
[04/28 00:51:07    282s] [NR-eGR] Metal9 has single uniform track structure
[04/28 00:51:07    282s] [NR-eGR] Metal10 has single uniform track structure
[04/28 00:51:07    282s] [NR-eGR] Metal11 has single uniform track structure
[04/28 00:51:07    282s] (I)      ==================== Default via =====================
[04/28 00:51:07    282s] (I)      +----+------------------+----------------------------+
[04/28 00:51:07    282s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[04/28 00:51:07    282s] (I)      +----+------------------+----------------------------+
[04/28 00:51:07    282s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[04/28 00:51:07    282s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[04/28 00:51:07    282s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[04/28 00:51:07    282s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[04/28 00:51:07    282s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[04/28 00:51:07    282s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[04/28 00:51:07    282s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[04/28 00:51:07    282s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[04/28 00:51:07    282s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[04/28 00:51:07    282s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[04/28 00:51:07    282s] (I)      +----+------------------+----------------------------+
[04/28 00:51:07    282s] [NR-eGR] Read 205543 PG shapes
[04/28 00:51:07    282s] [NR-eGR] Read 0 clock shapes
[04/28 00:51:07    282s] [NR-eGR] Read 0 other shapes
[04/28 00:51:07    282s] [NR-eGR] #Routing Blockages  : 0
[04/28 00:51:07    282s] [NR-eGR] #Instance Blockages : 0
[04/28 00:51:07    282s] [NR-eGR] #PG Blockages       : 205543
[04/28 00:51:07    282s] [NR-eGR] #Halo Blockages     : 0
[04/28 00:51:07    282s] [NR-eGR] #Boundary Blockages : 0
[04/28 00:51:07    282s] [NR-eGR] #Clock Blockages    : 0
[04/28 00:51:07    282s] [NR-eGR] #Other Blockages    : 0
[04/28 00:51:07    282s] (I)      Design has 0 blackboxes considered as all layer blockages.
[04/28 00:51:07    282s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/28 00:51:07    282s] [NR-eGR] Read 29625 nets ( ignored 0 )
[04/28 00:51:07    282s] (I)      early_global_route_priority property id does not exist.
[04/28 00:51:07    282s] (I)      Read Num Blocks=205543  Num Prerouted Wires=0  Num CS=0
[04/28 00:51:07    282s] (I)      Layer 1 (V) : #blockages 24104 : #preroutes 0
[04/28 00:51:07    283s] (I)      Layer 2 (H) : #blockages 24104 : #preroutes 0
[04/28 00:51:07    283s] (I)      Layer 3 (V) : #blockages 24104 : #preroutes 0
[04/28 00:51:07    283s] (I)      Layer 4 (H) : #blockages 24104 : #preroutes 0
[04/28 00:51:07    283s] (I)      Layer 5 (V) : #blockages 24104 : #preroutes 0
[04/28 00:51:07    283s] (I)      Layer 6 (H) : #blockages 24104 : #preroutes 0
[04/28 00:51:07    283s] (I)      Layer 7 (V) : #blockages 24104 : #preroutes 0
[04/28 00:51:07    283s] (I)      Layer 8 (H) : #blockages 24104 : #preroutes 0
[04/28 00:51:07    283s] (I)      Layer 9 (V) : #blockages 12445 : #preroutes 0
[04/28 00:51:07    283s] (I)      Layer 10 (H) : #blockages 266 : #preroutes 0
[04/28 00:51:07    283s] (I)      Number of ignored nets                =      0
[04/28 00:51:07    283s] (I)      Number of connected nets              =      0
[04/28 00:51:07    283s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[04/28 00:51:07    283s] (I)      Number of clock nets                  =      1.  Ignored: No
[04/28 00:51:07    283s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[04/28 00:51:07    283s] (I)      Number of special nets                =      0.  Ignored: Yes
[04/28 00:51:07    283s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[04/28 00:51:07    283s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[04/28 00:51:07    283s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[04/28 00:51:07    283s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[04/28 00:51:07    283s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/28 00:51:07    283s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/28 00:51:07    283s] (I)      Ndr track 0 does not exist
[04/28 00:51:07    283s] (I)      ---------------------Grid Graph Info--------------------
[04/28 00:51:07    283s] (I)      Routing area        : (0, 0) - (672800, 666140)
[04/28 00:51:07    283s] (I)      Core area           : (20000, 20140) - (652800, 646000)
[04/28 00:51:07    283s] (I)      Site width          :   400  (dbu)
[04/28 00:51:07    283s] (I)      Row height          :  3420  (dbu)
[04/28 00:51:07    283s] (I)      GCell row height    :  3420  (dbu)
[04/28 00:51:07    283s] (I)      GCell width         :  3420  (dbu)
[04/28 00:51:07    283s] (I)      GCell height        :  3420  (dbu)
[04/28 00:51:07    283s] (I)      Grid                :   196   194    11
[04/28 00:51:07    283s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[04/28 00:51:07    283s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[04/28 00:51:07    283s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[04/28 00:51:07    283s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[04/28 00:51:07    283s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[04/28 00:51:07    283s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[04/28 00:51:07    283s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[04/28 00:51:07    283s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200  1330
[04/28 00:51:07    283s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[04/28 00:51:07    283s] (I)      Total num of tracks :  1753  1682  1753  1682  1753  1682  1753  1682  1753   672   700
[04/28 00:51:07    283s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[04/28 00:51:07    283s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[04/28 00:51:07    283s] (I)      --------------------------------------------------------
[04/28 00:51:07    283s] 
[04/28 00:51:07    283s] [NR-eGR] ============ Routing rule table ============
[04/28 00:51:07    283s] [NR-eGR] Rule id: 0  Nets: 29625
[04/28 00:51:07    283s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[04/28 00:51:07    283s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[04/28 00:51:07    283s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[04/28 00:51:07    283s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[04/28 00:51:07    283s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[04/28 00:51:07    283s] [NR-eGR] ========================================
[04/28 00:51:07    283s] [NR-eGR] 
[04/28 00:51:07    283s] (I)      =============== Blocked Tracks ===============
[04/28 00:51:07    283s] (I)      +-------+---------+----------+---------------+
[04/28 00:51:07    283s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[04/28 00:51:07    283s] (I)      +-------+---------+----------+---------------+
[04/28 00:51:07    283s] (I)      |     1 |       0 |        0 |         0.00% |
[04/28 00:51:07    283s] (I)      |     2 |  326308 |    73784 |        22.61% |
[04/28 00:51:07    283s] (I)      |     3 |  343588 |    30360 |         8.84% |
[04/28 00:51:07    283s] (I)      |     4 |  326308 |    73784 |        22.61% |
[04/28 00:51:07    283s] (I)      |     5 |  343588 |    30360 |         8.84% |
[04/28 00:51:07    283s] (I)      |     6 |  326308 |    73784 |        22.61% |
[04/28 00:51:07    283s] (I)      |     7 |  343588 |    30360 |         8.84% |
[04/28 00:51:07    283s] (I)      |     8 |  326308 |    73784 |        22.61% |
[04/28 00:51:07    283s] (I)      |     9 |  343588 |    31464 |         9.16% |
[04/28 00:51:07    283s] (I)      |    10 |  130368 |    37453 |        28.73% |
[04/28 00:51:07    283s] (I)      |    11 |  137200 |     1880 |         1.37% |
[04/28 00:51:07    283s] (I)      +-------+---------+----------+---------------+
[04/28 00:51:07    283s] (I)      Finished Import and model ( CPU: 0.25 sec, Real: 0.25 sec, Curr Mem: 2458.39 MB )
[04/28 00:51:07    283s] (I)      Reset routing kernel
[04/28 00:51:07    283s] (I)      Started Global Routing ( Curr Mem: 2458.39 MB )
[04/28 00:51:07    283s] (I)      totalPins=91316  totalGlobalPin=86701 (94.95%)
[04/28 00:51:07    283s] (I)      total 2D Cap : 2742485 = (1438962 H, 1303523 V)
[04/28 00:51:07    283s] (I)      
[04/28 00:51:07    283s] (I)      ============  Phase 1a Route ============
[04/28 00:51:07    283s] [NR-eGR] Layer group 1: route 29625 net(s) in layer range [2, 11]
[04/28 00:51:07    283s] (I)      Usage: 243851 = (123456 H, 120395 V) = (8.58% H, 9.24% V) = (2.111e+05um H, 2.059e+05um V)
[04/28 00:51:07    283s] (I)      
[04/28 00:51:07    283s] (I)      ============  Phase 1b Route ============
[04/28 00:51:07    283s] (I)      Usage: 243851 = (123456 H, 120395 V) = (8.58% H, 9.24% V) = (2.111e+05um H, 2.059e+05um V)
[04/28 00:51:07    283s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.169852e+05um
[04/28 00:51:07    283s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[04/28 00:51:07    283s] (I)      Congestion threshold : each 60.00, sum 90.00
[04/28 00:51:07    283s] (I)      
[04/28 00:51:07    283s] (I)      ============  Phase 1c Route ============
[04/28 00:51:07    283s] (I)      Usage: 243851 = (123456 H, 120395 V) = (8.58% H, 9.24% V) = (2.111e+05um H, 2.059e+05um V)
[04/28 00:51:07    283s] (I)      
[04/28 00:51:07    283s] (I)      ============  Phase 1d Route ============
[04/28 00:51:07    283s] (I)      Usage: 243851 = (123456 H, 120395 V) = (8.58% H, 9.24% V) = (2.111e+05um H, 2.059e+05um V)
[04/28 00:51:07    283s] (I)      
[04/28 00:51:07    283s] (I)      ============  Phase 1e Route ============
[04/28 00:51:07    283s] (I)      Usage: 243851 = (123456 H, 120395 V) = (8.58% H, 9.24% V) = (2.111e+05um H, 2.059e+05um V)
[04/28 00:51:07    283s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.169852e+05um
[04/28 00:51:07    283s] (I)      
[04/28 00:51:07    283s] (I)      ============  Phase 1l Route ============
[04/28 00:51:08    283s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[04/28 00:51:08    283s] (I)      Layer  2:     304704    100338         6           0      323429    ( 0.00%) 
[04/28 00:51:08    283s] (I)      Layer  3:     328081     97856         1           0      340470    ( 0.00%) 
[04/28 00:51:08    283s] (I)      Layer  4:     304704     52329         0           0      323429    ( 0.00%) 
[04/28 00:51:08    283s] (I)      Layer  5:     328081     27213         0           0      340470    ( 0.00%) 
[04/28 00:51:08    283s] (I)      Layer  6:     304704      4588         0           0      323429    ( 0.00%) 
[04/28 00:51:08    283s] (I)      Layer  7:     328081      1997         0           0      340470    ( 0.00%) 
[04/28 00:51:08    283s] (I)      Layer  8:     304704         1         0           0      323429    ( 0.00%) 
[04/28 00:51:08    283s] (I)      Layer  9:     327627        13         0           0      340470    ( 0.00%) 
[04/28 00:51:08    283s] (I)      Layer 10:      92243         0         0        6327      123045    ( 4.89%) 
[04/28 00:51:08    283s] (I)      Layer 11:     134620         0         0         673      135515    ( 0.49%) 
[04/28 00:51:08    283s] (I)      Total:       2757549    284335         7        7000     2914154    ( 0.24%) 
[04/28 00:51:08    283s] (I)      
[04/28 00:51:08    283s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/28 00:51:08    283s] [NR-eGR]                        OverCon            
[04/28 00:51:08    283s] [NR-eGR]                         #Gcell     %Gcell
[04/28 00:51:08    283s] [NR-eGR]        Layer               (1)    OverCon
[04/28 00:51:08    283s] [NR-eGR] ----------------------------------------------
[04/28 00:51:08    283s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[04/28 00:51:08    283s] [NR-eGR]  Metal2 ( 2)         6( 0.02%)   ( 0.02%) 
[04/28 00:51:08    283s] [NR-eGR]  Metal3 ( 3)         1( 0.00%)   ( 0.00%) 
[04/28 00:51:08    283s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[04/28 00:51:08    283s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[04/28 00:51:08    283s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[04/28 00:51:08    283s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[04/28 00:51:08    283s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[04/28 00:51:08    283s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[04/28 00:51:08    283s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[04/28 00:51:08    283s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[04/28 00:51:08    283s] [NR-eGR] ----------------------------------------------
[04/28 00:51:08    283s] [NR-eGR]        Total         7( 0.00%)   ( 0.00%) 
[04/28 00:51:08    283s] [NR-eGR] 
[04/28 00:51:08    283s] (I)      Finished Global Routing ( CPU: 0.34 sec, Real: 0.35 sec, Curr Mem: 2466.40 MB )
[04/28 00:51:08    283s] (I)      total 2D Cap : 2780310 = (1455947 H, 1324363 V)
[04/28 00:51:08    283s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[04/28 00:51:08    283s] Early Global Route congestion estimation runtime: 0.62 seconds, mem = 2466.4M
[04/28 00:51:08    283s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.600, REAL:0.617, MEM:2466.4M, EPOCH TIME: 1745815868.244176
[04/28 00:51:08    283s] OPERPROF: Starting HotSpotCal at level 1, MEM:2466.4M, EPOCH TIME: 1745815868.244231
[04/28 00:51:08    283s] [hotspot] +------------+---------------+---------------+
[04/28 00:51:08    283s] [hotspot] |            |   max hotspot | total hotspot |
[04/28 00:51:08    283s] [hotspot] +------------+---------------+---------------+
[04/28 00:51:08    283s] [hotspot] | normalized |          0.00 |          0.00 |
[04/28 00:51:08    283s] [hotspot] +------------+---------------+---------------+
[04/28 00:51:08    283s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/28 00:51:08    283s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/28 00:51:08    283s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.004, MEM:2482.4M, EPOCH TIME: 1745815868.248157
[04/28 00:51:08    283s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2482.4M, EPOCH TIME: 1745815868.249958
[04/28 00:51:08    283s] Starting Early Global Route wiring: mem = 2482.4M
[04/28 00:51:08    283s] (I)      ============= Track Assignment ============
[04/28 00:51:08    283s] (I)      Started Track Assignment (1T) ( Curr Mem: 2482.40 MB )
[04/28 00:51:08    283s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[04/28 00:51:08    283s] (I)      Run Multi-thread track assignment
[04/28 00:51:08    283s] (I)      Finished Track Assignment (1T) ( CPU: 0.35 sec, Real: 0.35 sec, Curr Mem: 2482.40 MB )
[04/28 00:51:08    283s] (I)      Started Export ( Curr Mem: 2482.40 MB )
[04/28 00:51:08    283s] [NR-eGR]                  Length (um)    Vias 
[04/28 00:51:08    283s] [NR-eGR] -------------------------------------
[04/28 00:51:08    283s] [NR-eGR]  Metal1   (1H)             0   90739 
[04/28 00:51:08    283s] [NR-eGR]  Metal2   (2V)        127386  131610 
[04/28 00:51:08    283s] [NR-eGR]  Metal3   (3H)        169532   11318 
[04/28 00:51:08    283s] [NR-eGR]  Metal4   (4V)         88019    3932 
[04/28 00:51:08    283s] [NR-eGR]  Metal5   (5H)         46491     528 
[04/28 00:51:08    283s] [NR-eGR]  Metal6   (6V)          7747     253 
[04/28 00:51:08    283s] [NR-eGR]  Metal7   (7H)          3441       2 
[04/28 00:51:08    283s] [NR-eGR]  Metal8   (8V)             2       2 
[04/28 00:51:08    283s] [NR-eGR]  Metal9   (9H)            22       0 
[04/28 00:51:08    283s] [NR-eGR]  Metal10  (10V)            0       0 
[04/28 00:51:08    283s] [NR-eGR]  Metal11  (11H)            0       0 
[04/28 00:51:08    283s] [NR-eGR] -------------------------------------
[04/28 00:51:08    283s] [NR-eGR]           Total       442638  238384 
[04/28 00:51:08    283s] [NR-eGR] --------------------------------------------------------------------------
[04/28 00:51:08    283s] [NR-eGR] Total half perimeter of net bounding box: 375257um
[04/28 00:51:08    283s] [NR-eGR] Total length: 442638um, number of vias: 238384
[04/28 00:51:08    283s] [NR-eGR] --------------------------------------------------------------------------
[04/28 00:51:08    283s] [NR-eGR] Total eGR-routed clock nets wire length: 10470um, number of vias: 8165
[04/28 00:51:08    283s] [NR-eGR] --------------------------------------------------------------------------
[04/28 00:51:08    284s] (I)      Finished Export ( CPU: 0.24 sec, Real: 0.25 sec, Curr Mem: 2482.40 MB )
[04/28 00:51:08    284s] Early Global Route wiring runtime: 0.65 seconds, mem = 2473.4M
[04/28 00:51:08    284s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.650, REAL:0.647, MEM:2473.4M, EPOCH TIME: 1745815868.896989
[04/28 00:51:08    284s] SKP cleared!
[04/28 00:51:08    284s] 0 delay mode for cte disabled.
[04/28 00:51:08    284s] 
[04/28 00:51:08    284s] *** Finished incrementalPlace (cpu=0:00:56.1, real=0:00:57.0)***
[04/28 00:51:08    284s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2473.4M, EPOCH TIME: 1745815868.925347
[04/28 00:51:08    284s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:51:08    284s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:51:08    284s] All LLGs are deleted
[04/28 00:51:08    284s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:51:08    284s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:51:08    284s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2473.4M, EPOCH TIME: 1745815868.925538
[04/28 00:51:08    284s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2473.4M, EPOCH TIME: 1745815868.925605
[04/28 00:51:08    284s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.010, REAL:0.009, MEM:2387.4M, EPOCH TIME: 1745815868.934643
[04/28 00:51:08    284s] Start to check current routing status for nets...
[04/28 00:51:09    284s] All nets are already routed correctly.
[04/28 00:51:09    284s] End to check current routing status for nets (mem=2387.4M)
[04/28 00:51:09    284s] Extraction called for design 'tpu_top' of instances=25462 and nets=29645 using extraction engine 'pre_route' .
[04/28 00:51:09    284s] pre_route RC Extraction called for design tpu_top.
[04/28 00:51:09    284s] RC Extraction called in multi-corner(1) mode.
[04/28 00:51:09    284s] RCMode: PreRoute
[04/28 00:51:09    284s]       RC Corner Indexes            0   
[04/28 00:51:09    284s] Capacitance Scaling Factor   : 1.00000 
[04/28 00:51:09    284s] Resistance Scaling Factor    : 1.00000 
[04/28 00:51:09    284s] Clock Cap. Scaling Factor    : 1.00000 
[04/28 00:51:09    284s] Clock Res. Scaling Factor    : 1.00000 
[04/28 00:51:09    284s] Shrink Factor                : 0.90000
[04/28 00:51:09    284s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/28 00:51:09    284s] Using capacitance table file ...
[04/28 00:51:09    284s] 
[04/28 00:51:09    284s] Trim Metal Layers:
[04/28 00:51:09    284s] LayerId::1 widthSet size::4
[04/28 00:51:09    284s] LayerId::2 widthSet size::4
[04/28 00:51:09    284s] LayerId::3 widthSet size::4
[04/28 00:51:09    284s] LayerId::4 widthSet size::4
[04/28 00:51:09    284s] LayerId::5 widthSet size::4
[04/28 00:51:09    284s] LayerId::6 widthSet size::4
[04/28 00:51:09    284s] LayerId::7 widthSet size::5
[04/28 00:51:09    284s] LayerId::8 widthSet size::5
[04/28 00:51:09    284s] LayerId::9 widthSet size::5
[04/28 00:51:09    284s] LayerId::10 widthSet size::4
[04/28 00:51:09    284s] LayerId::11 widthSet size::3
[04/28 00:51:09    284s] eee: pegSigSF::1.070000
[04/28 00:51:09    284s] Updating RC grid for preRoute extraction ...
[04/28 00:51:09    284s] Initializing multi-corner capacitance tables ... 
[04/28 00:51:09    284s] Initializing multi-corner resistance tables ...
[04/28 00:51:09    284s] Creating RPSQ from WeeR and WRes ...
[04/28 00:51:09    284s] eee: l::1 avDens::0.101212 usedTrk::3461.442719 availTrk::34200.000000 sigTrk::3461.442719
[04/28 00:51:09    284s] eee: l::2 avDens::0.224918 usedTrk::7499.895642 availTrk::33345.000000 sigTrk::7499.895642
[04/28 00:51:09    284s] eee: l::3 avDens::0.281162 usedTrk::9995.305201 availTrk::35550.000000 sigTrk::9995.305201
[04/28 00:51:09    284s] eee: l::4 avDens::0.153932 usedTrk::5211.819648 availTrk::33858.000000 sigTrk::5211.819648
[04/28 00:51:09    284s] eee: l::5 avDens::0.093102 usedTrk::2723.224855 availTrk::29250.000000 sigTrk::2723.224855
[04/28 00:51:09    284s] eee: l::6 avDens::0.027453 usedTrk::453.015791 availTrk::16501.500000 sigTrk::453.015791
[04/28 00:51:09    284s] eee: l::7 avDens::0.044711 usedTrk::201.200584 availTrk::4500.000000 sigTrk::201.200584
[04/28 00:51:09    284s] eee: l::8 avDens::0.000585 usedTrk::0.100000 availTrk::171.000000 sigTrk::0.100000
[04/28 00:51:09    284s] eee: l::9 avDens::0.007212 usedTrk::1.298246 availTrk::180.000000 sigTrk::1.298246
[04/28 00:51:09    284s] eee: l::10 avDens::0.182730 usedTrk::2499.750440 availTrk::13680.000000 sigTrk::2499.750440
[04/28 00:51:09    284s] eee: l::11 avDens::0.052558 usedTrk::113.525817 availTrk::2160.000000 sigTrk::113.525817
[04/28 00:51:09    284s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[04/28 00:51:09    284s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.253721 uaWl=1.000000 uaWlH=0.329210 aWlH=0.000000 lMod=0 pMax=0.832500 pMod=82 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[04/28 00:51:09    284s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:00.0  MEM: 2387.402M)
[04/28 00:51:10    285s] Compute RC Scale Done ...
[04/28 00:51:10    285s] **opt_design ... cpu = 0:02:13, real = 0:02:36, mem = 1680.3M, totSessionCpu=0:04:45 **
[04/28 00:51:10    285s] AAE_INFO: opIsDesignInPostRouteState() is 0
[04/28 00:51:10    285s] #################################################################################
[04/28 00:51:10    285s] # Design Stage: PreRoute
[04/28 00:51:10    285s] # Design Name: tpu_top
[04/28 00:51:10    285s] # Design Mode: 45nm
[04/28 00:51:10    285s] # Analysis Mode: MMMC Non-OCV 
[04/28 00:51:10    285s] # Parasitics Mode: No SPEF/RCDB 
[04/28 00:51:10    285s] # Signoff Settings: SI Off 
[04/28 00:51:10    285s] #################################################################################
[04/28 00:51:11    286s] Calculate delays in BcWc mode...
[04/28 00:51:11    286s] Topological Sorting (REAL = 0:00:00.0, MEM = 2393.0M, InitMEM = 2393.0M)
[04/28 00:51:11    286s] Start delay calculation (fullDC) (1 T). (MEM=2393.01)
[04/28 00:51:11    286s] End AAE Lib Interpolated Model. (MEM=2393.01 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/28 00:51:15    291s] Total number of fetched objects 29625
[04/28 00:51:15    291s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[04/28 00:51:15    291s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[04/28 00:51:15    291s] End delay calculation. (MEM=2416.7 CPU=0:00:03.8 REAL=0:00:03.0)
[04/28 00:51:15    291s] End delay calculation (fullDC). (MEM=2416.7 CPU=0:00:04.6 REAL=0:00:04.0)
[04/28 00:51:15    291s] *** CDM Built up (cpu=0:00:05.5  real=0:00:05.0  mem= 2416.7M) ***
[04/28 00:51:16    291s] *** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:01:03.8/0:01:04.8 (1.0), totSession cpu/real = 0:04:51.7/0:05:42.0 (0.9), mem = 2416.7M
[04/28 00:51:16    291s] 
[04/28 00:51:16    291s] =============================================================================================
[04/28 00:51:16    291s]  Step TAT Report : IncrReplace #1 / place_opt_design #1                         21.17-s075_1
[04/28 00:51:16    291s] =============================================================================================
[04/28 00:51:16    291s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/28 00:51:16    291s] ---------------------------------------------------------------------------------------------
[04/28 00:51:16    291s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/28 00:51:16    291s] [ ExtractRC              ]      1   0:00:00.7  (   1.0 % )     0:00:00.7 /  0:00:00.7    1.0
[04/28 00:51:16    291s] [ TimingUpdate           ]      4   0:00:01.5  (   2.3 % )     0:00:01.5 /  0:00:01.5    1.0
[04/28 00:51:16    291s] [ FullDelayCalc          ]      1   0:00:05.5  (   8.4 % )     0:00:05.5 /  0:00:05.5    1.0
[04/28 00:51:16    291s] [ MISC                   ]          0:00:57.2  (  88.3 % )     0:00:57.2 /  0:00:56.2    1.0
[04/28 00:51:16    291s] ---------------------------------------------------------------------------------------------
[04/28 00:51:16    291s]  IncrReplace #1 TOTAL               0:01:04.8  ( 100.0 % )     0:01:04.8 /  0:01:03.8    1.0
[04/28 00:51:16    291s] ---------------------------------------------------------------------------------------------
[04/28 00:51:16    291s] 
[04/28 00:51:16    291s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/28 00:51:16    291s] ### Creating PhyDesignMc. totSessionCpu=0:04:52 mem=2416.7M
[04/28 00:51:16    291s] OPERPROF: Starting DPlace-Init at level 1, MEM:2416.7M, EPOCH TIME: 1745815876.527216
[04/28 00:51:16    291s] Processing tracks to init pin-track alignment.
[04/28 00:51:16    291s] z: 2, totalTracks: 1
[04/28 00:51:16    291s] z: 4, totalTracks: 1
[04/28 00:51:16    291s] z: 6, totalTracks: 1
[04/28 00:51:16    291s] z: 8, totalTracks: 1
[04/28 00:51:16    291s] #spOpts: N=45 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[04/28 00:51:16    291s] All LLGs are deleted
[04/28 00:51:16    291s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:51:16    291s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:51:16    291s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2416.7M, EPOCH TIME: 1745815876.543244
[04/28 00:51:16    291s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2416.7M, EPOCH TIME: 1745815876.543567
[04/28 00:51:16    291s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2416.7M, EPOCH TIME: 1745815876.548893
[04/28 00:51:16    291s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:51:16    291s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:51:16    291s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2416.7M, EPOCH TIME: 1745815876.550764
[04/28 00:51:16    291s] Max number of tech site patterns supported in site array is 256.
[04/28 00:51:16    291s] Core basic site is CoreSite
[04/28 00:51:16    291s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2416.7M, EPOCH TIME: 1745815876.576443
[04/28 00:51:16    291s] After signature check, allow fast init is true, keep pre-filter is true.
[04/28 00:51:16    291s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/28 00:51:16    291s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.020, REAL:0.018, MEM:2416.7M, EPOCH TIME: 1745815876.594210
[04/28 00:51:16    291s] Fast DP-INIT is on for default
[04/28 00:51:16    291s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/28 00:51:16    291s] Atter site array init, number of instance map data is 0.
[04/28 00:51:16    291s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.050, REAL:0.050, MEM:2416.7M, EPOCH TIME: 1745815876.600650
[04/28 00:51:16    291s] 
[04/28 00:51:16    291s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/28 00:51:16    291s] OPERPROF:     Starting CMU at level 3, MEM:2416.7M, EPOCH TIME: 1745815876.603046
[04/28 00:51:16    291s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:2416.7M, EPOCH TIME: 1745815876.604751
[04/28 00:51:16    291s] 
[04/28 00:51:16    291s] Bad Lib Cell Checking (CMU) is done! (0)
[04/28 00:51:16    291s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.058, MEM:2416.7M, EPOCH TIME: 1745815876.607142
[04/28 00:51:16    291s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2416.7M, EPOCH TIME: 1745815876.607193
[04/28 00:51:16    291s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2432.7M, EPOCH TIME: 1745815876.607670
[04/28 00:51:16    291s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2432.7MB).
[04/28 00:51:16    291s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.090, REAL:0.084, MEM:2432.7M, EPOCH TIME: 1745815876.610856
[04/28 00:51:16    291s] TotalInstCnt at PhyDesignMc Initialization: 25462
[04/28 00:51:16    291s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:52 mem=2432.7M
[04/28 00:51:16    291s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2432.7M, EPOCH TIME: 1745815876.645169
[04/28 00:51:16    291s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:51:16    291s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:51:16    291s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:51:16    291s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:51:16    291s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.069, MEM:2386.7M, EPOCH TIME: 1745815876.714383
[04/28 00:51:16    291s] TotalInstCnt at PhyDesignMc Destruction: 25462
[04/28 00:51:16    291s] Current design density = 65.569280084, current maxLocal density = 0.98, new maxLocal density = 1.2
[04/28 00:51:17    292s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[04/28 00:51:17    292s] Deleting Lib Analyzer.
[04/28 00:51:17    292s] Begin: GigaOpt DRV Optimization
[04/28 00:51:17    292s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[04/28 00:51:17    292s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[04/28 00:51:17    292s] *** DrvOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:04:52.9/0:05:43.1 (0.9), mem = 2386.7M
[04/28 00:51:17    292s] Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
[04/28 00:51:17    292s] Info: 1 ideal net excluded from IPO operation.
[04/28 00:51:17    292s] Info: 1 clock net  excluded from IPO operation.
[04/28 00:51:17    292s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.36387.8
[04/28 00:51:17    292s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/28 00:51:17    292s] ### Creating PhyDesignMc. totSessionCpu=0:04:53 mem=2386.7M
[04/28 00:51:17    292s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/28 00:51:17    292s] OPERPROF: Starting DPlace-Init at level 1, MEM:2386.7M, EPOCH TIME: 1745815877.717217
[04/28 00:51:17    292s] Processing tracks to init pin-track alignment.
[04/28 00:51:17    292s] z: 2, totalTracks: 1
[04/28 00:51:17    292s] z: 4, totalTracks: 1
[04/28 00:51:17    292s] z: 6, totalTracks: 1
[04/28 00:51:17    292s] z: 8, totalTracks: 1
[04/28 00:51:17    292s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/28 00:51:17    292s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2386.7M, EPOCH TIME: 1745815877.732215
[04/28 00:51:17    292s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:51:17    292s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:51:17    292s] 
[04/28 00:51:17    292s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/28 00:51:17    292s] OPERPROF:     Starting CMU at level 3, MEM:2386.7M, EPOCH TIME: 1745815877.761820
[04/28 00:51:17    292s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:2386.7M, EPOCH TIME: 1745815877.763548
[04/28 00:51:17    292s] 
[04/28 00:51:17    292s] Bad Lib Cell Checking (CMU) is done! (0)
[04/28 00:51:17    292s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.034, MEM:2386.7M, EPOCH TIME: 1745815877.765790
[04/28 00:51:17    292s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2386.7M, EPOCH TIME: 1745815877.765842
[04/28 00:51:17    292s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2386.7M, EPOCH TIME: 1745815877.766210
[04/28 00:51:17    292s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2386.7MB).
[04/28 00:51:17    292s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.052, MEM:2386.7M, EPOCH TIME: 1745815877.769363
[04/28 00:51:17    293s] TotalInstCnt at PhyDesignMc Initialization: 25462
[04/28 00:51:17    293s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:53 mem=2386.7M
[04/28 00:51:17    293s] ### Creating RouteCongInterface, started
[04/28 00:51:17    293s] 
[04/28 00:51:17    293s] Creating Lib Analyzer ...
[04/28 00:51:17    293s] Total number of usable buffers from Lib Analyzer: 11 ( CLKBUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 BUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX16 CLKBUFX20)
[04/28 00:51:17    293s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[04/28 00:51:17    293s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[04/28 00:51:17    293s] 
[04/28 00:51:17    293s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[04/28 00:51:18    293s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:54 mem=2386.7M
[04/28 00:51:18    293s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:54 mem=2386.7M
[04/28 00:51:18    293s] Creating Lib Analyzer, finished. 
[04/28 00:51:18    293s] 
[04/28 00:51:18    293s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[04/28 00:51:18    293s] 
[04/28 00:51:18    293s] #optDebug: {0, 1.000}
[04/28 00:51:18    293s] ### Creating RouteCongInterface, finished
[04/28 00:51:18    293s] {MG  {7 0 3.9 0.100635}  {10 0 16.5 0.427446} }
[04/28 00:51:18    293s] ### Creating LA Mngr. totSessionCpu=0:04:54 mem=2386.7M
[04/28 00:51:18    293s] ### Creating LA Mngr, finished. totSessionCpu=0:04:54 mem=2386.7M
[04/28 00:51:19    294s] [GPS-DRV] Optimizer parameters ============================= 
[04/28 00:51:19    294s] [GPS-DRV] maxDensity (design): 0.95
[04/28 00:51:19    294s] [GPS-DRV] maxLocalDensity: 1.2
[04/28 00:51:19    294s] [GPS-DRV] MaxBufDistForPlaceBlk: 129 Microns
[04/28 00:51:19    294s] [GPS-DRV] All active and enabled setup views
[04/28 00:51:19    294s] [GPS-DRV]     wc
[04/28 00:51:19    294s] [GPS-DRV] MarginForMaxTran: 0 (in which tool's ExtraDrcMargin: 0.2)
[04/28 00:51:19    294s] [GPS-DRV] MarginForMaxCap : 0 (in which tool's ExtraDrcMargin: 0.2)
[04/28 00:51:19    294s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[04/28 00:51:19    294s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[04/28 00:51:19    294s] [GPS-DRV] timing-driven DRV settings {0 0 0 0 0 0}
[04/28 00:51:19    294s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2443.9M, EPOCH TIME: 1745815879.321337
[04/28 00:51:19    294s] Found 0 hard placement blockage before merging.
[04/28 00:51:19    294s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.010, REAL:0.000, MEM:2443.9M, EPOCH TIME: 1745815879.321704
[04/28 00:51:19    294s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/28 00:51:19    294s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[04/28 00:51:19    294s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/28 00:51:19    294s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[04/28 00:51:19    294s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/28 00:51:19    294s] Info: violation cost 78.825005 (cap = 0.000000, tran = 78.825005, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/28 00:51:19    294s] |   153|   312|    -0.82|     0|     0|     0.00|     0|     0|     0|     0|    -0.48|   -20.25|       0|       0|       0| 65.57%|          |         |
[04/28 00:51:20    295s] Info: violation cost 0.105000 (cap = 0.000000, tran = 0.105000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/28 00:51:20    295s] |     1|     2|    -0.01|     0|     0|     0.00|     0|     0|     0|     0|    -0.17|    -7.74|     102|       0|      61| 65.76%| 0:00:01.0|  2490.5M|
[04/28 00:51:20    295s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/28 00:51:20    295s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.17|    -7.74|       0|       0|       1| 65.76%| 0:00:00.0|  2490.5M|
[04/28 00:51:20    295s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/28 00:51:20    296s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.17|    -7.74|       0|       0|       0| 65.76%| 0:00:00.0|  2490.5M|
[04/28 00:51:20    296s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/28 00:51:20    296s] Bottom Preferred Layer:
[04/28 00:51:20    296s]     None
[04/28 00:51:20    296s] Via Pillar Rule:
[04/28 00:51:20    296s]     None
[04/28 00:51:20    296s] Finished writing unified metrics of routing constraints.
[04/28 00:51:20    296s] 
[04/28 00:51:20    296s] *** Finish DRV Fixing (cpu=0:00:01.5 real=0:00:01.0 mem=2490.5M) ***
[04/28 00:51:20    296s] 
[04/28 00:51:20    296s] Deleting 0 temporary hard placement blockage(s).
[04/28 00:51:20    296s] Total-nets :: 29727, Stn-nets :: 0, ratio :: 0 %, Total-len 442637, Stn-len 0
[04/28 00:51:20    296s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2471.4M, EPOCH TIME: 1745815880.846868
[04/28 00:51:20    296s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:25564).
[04/28 00:51:20    296s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:51:20    296s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:51:20    296s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:51:20    296s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.100, REAL:0.102, MEM:2414.4M, EPOCH TIME: 1745815880.948887
[04/28 00:51:20    296s] TotalInstCnt at PhyDesignMc Destruction: 25564
[04/28 00:51:20    296s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.36387.8
[04/28 00:51:20    296s] *** DrvOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:03.3/0:00:03.3 (1.0), totSession cpu/real = 0:04:56.1/0:05:46.4 (0.9), mem = 2414.4M
[04/28 00:51:20    296s] 
[04/28 00:51:20    296s] =============================================================================================
[04/28 00:51:20    296s]  Step TAT Report : DrvOpt #3 / place_opt_design #1                              21.17-s075_1
[04/28 00:51:20    296s] =============================================================================================
[04/28 00:51:20    296s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/28 00:51:20    296s] ---------------------------------------------------------------------------------------------
[04/28 00:51:20    296s] [ SlackTraversorInit     ]      1   0:00:00.2  (   5.4 % )     0:00:00.2 /  0:00:00.2    1.0
[04/28 00:51:20    296s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  19.1 % )     0:00:00.6 /  0:00:00.6    1.0
[04/28 00:51:20    296s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/28 00:51:20    296s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   5.6 % )     0:00:00.2 /  0:00:00.2    1.0
[04/28 00:51:20    296s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   2.0 % )     0:00:00.1 /  0:00:00.1    1.2
[04/28 00:51:20    296s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   3.1 % )     0:00:00.7 /  0:00:00.7    1.0
[04/28 00:51:20    296s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/28 00:51:20    296s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:01.2 /  0:00:01.2    1.0
[04/28 00:51:20    296s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.1 % )     0:00:00.9 /  0:00:00.9    1.0
[04/28 00:51:20    296s] [ OptGetWeight           ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/28 00:51:20    296s] [ OptEval                ]      5   0:00:00.4  (  12.7 % )     0:00:00.4 /  0:00:00.4    1.0
[04/28 00:51:20    296s] [ OptCommit              ]      5   0:00:00.1  (   1.7 % )     0:00:00.1 /  0:00:00.1    0.9
[04/28 00:51:20    296s] [ PostCommitDelayUpdate  ]      5   0:00:00.0  (   0.8 % )     0:00:00.2 /  0:00:00.3    1.0
[04/28 00:51:20    296s] [ IncrDelayCalc          ]     28   0:00:00.2  (   6.7 % )     0:00:00.2 /  0:00:00.2    1.0
[04/28 00:51:20    296s] [ DrvFindVioNets         ]      4   0:00:00.2  (   6.8 % )     0:00:00.2 /  0:00:00.2    1.0
[04/28 00:51:20    296s] [ DrvComputeSummary      ]      4   0:00:00.1  (   4.1 % )     0:00:00.1 /  0:00:00.1    0.9
[04/28 00:51:20    296s] [ IncrTimingUpdate       ]      5   0:00:00.1  (   4.5 % )     0:00:00.1 /  0:00:00.1    1.0
[04/28 00:51:20    296s] [ MISC                   ]          0:00:00.9  (  27.3 % )     0:00:00.9 /  0:00:00.9    1.0
[04/28 00:51:20    296s] ---------------------------------------------------------------------------------------------
[04/28 00:51:20    296s]  DrvOpt #3 TOTAL                    0:00:03.3  ( 100.0 % )     0:00:03.3 /  0:00:03.3    1.0
[04/28 00:51:20    296s] ---------------------------------------------------------------------------------------------
[04/28 00:51:20    296s] 
[04/28 00:51:20    296s] End: GigaOpt DRV Optimization
[04/28 00:51:20    296s] **opt_design ... cpu = 0:02:24, real = 0:02:46, mem = 1724.2M, totSessionCpu=0:04:56 **
[04/28 00:51:20    296s] *** Timing NOT met, worst failing slack is -0.173
[04/28 00:51:20    296s] *** Check timing (0:00:00.0)
[04/28 00:51:20    296s] Deleting Lib Analyzer.
[04/28 00:51:21    296s] Begin: GigaOpt Optimization in TNS mode
[04/28 00:51:22    297s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 1.2 -maxLocalDensityForHardenOpt 1.2 -numThreads 1 -preCTS -lowEffort -pgMode all -nativePathGroupFlow -skipLowEffortCategoryOptimization -qftns -ftns -integratedAreaOpt -nonLegalPlaceEcoBumpRecoveryInTNSOpt -ipoTgtSlackCoef 0 -effTgtSlackCoef 0
[04/28 00:51:22    297s] GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 1.2 -maxLocalDensityForHardenOpt 1.2 -numThreads 1 -preCTS -lowEffort -pgMode all -nativePathGroupFlow -skipLowEffortCategoryOptimization -qftns -ftns -integratedAreaOpt -nonLegalPlaceEcoBumpRecoveryInTNSOpt -ipoTgtSlackCoef 0 -effTgtSlackCoef 0
[04/28 00:51:22    297s] Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
[04/28 00:51:22    297s] Info: 1 ideal net excluded from IPO operation.
[04/28 00:51:22    297s] Info: 1 clock net  excluded from IPO operation.
[04/28 00:51:22    297s] *** TnsOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:04:57.7/0:05:47.9 (0.9), mem = 2414.4M
[04/28 00:51:22    297s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.36387.9
[04/28 00:51:22    297s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/28 00:51:22    297s] ### Creating PhyDesignMc. totSessionCpu=0:04:58 mem=2414.4M
[04/28 00:51:22    297s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/28 00:51:22    297s] OPERPROF: Starting DPlace-Init at level 1, MEM:2414.4M, EPOCH TIME: 1745815882.507271
[04/28 00:51:22    297s] Processing tracks to init pin-track alignment.
[04/28 00:51:22    297s] z: 2, totalTracks: 1
[04/28 00:51:22    297s] z: 4, totalTracks: 1
[04/28 00:51:22    297s] z: 6, totalTracks: 1
[04/28 00:51:22    297s] z: 8, totalTracks: 1
[04/28 00:51:22    297s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/28 00:51:22    297s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2414.4M, EPOCH TIME: 1745815882.524250
[04/28 00:51:22    297s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:51:22    297s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:51:22    297s] 
[04/28 00:51:22    297s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/28 00:51:22    297s] OPERPROF:     Starting CMU at level 3, MEM:2414.4M, EPOCH TIME: 1745815882.556483
[04/28 00:51:22    297s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:2414.4M, EPOCH TIME: 1745815882.558301
[04/28 00:51:22    297s] 
[04/28 00:51:22    297s] Bad Lib Cell Checking (CMU) is done! (0)
[04/28 00:51:22    297s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.036, MEM:2414.4M, EPOCH TIME: 1745815882.560528
[04/28 00:51:22    297s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2414.4M, EPOCH TIME: 1745815882.560588
[04/28 00:51:22    297s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2414.4M, EPOCH TIME: 1745815882.560918
[04/28 00:51:22    297s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2414.4MB).
[04/28 00:51:22    297s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.057, MEM:2414.4M, EPOCH TIME: 1745815882.564114
[04/28 00:51:22    297s] TotalInstCnt at PhyDesignMc Initialization: 25564
[04/28 00:51:22    297s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:58 mem=2414.4M
[04/28 00:51:22    297s] ### Creating RouteCongInterface, started
[04/28 00:51:22    297s] 
[04/28 00:51:22    297s] Creating Lib Analyzer ...
[04/28 00:51:22    297s] Total number of usable buffers from Lib Analyzer: 11 ( CLKBUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 BUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX16 CLKBUFX20)
[04/28 00:51:22    297s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[04/28 00:51:22    297s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[04/28 00:51:22    297s] 
[04/28 00:51:22    297s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[04/28 00:51:23    298s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:59 mem=2414.4M
[04/28 00:51:23    298s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:59 mem=2414.4M
[04/28 00:51:23    298s] Creating Lib Analyzer, finished. 
[04/28 00:51:23    298s] 
[04/28 00:51:23    298s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.8500} {9, 0.082, 0.8500} {10, 0.082, 0.8500} {11, 0.041, 0.8500} 
[04/28 00:51:23    298s] 
[04/28 00:51:23    298s] #optDebug: {0, 1.000}
[04/28 00:51:23    298s] ### Creating RouteCongInterface, finished
[04/28 00:51:23    298s] {MG  {7 0 3.9 0.100635}  {10 0 16.5 0.427446} }
[04/28 00:51:23    298s] ### Creating LA Mngr. totSessionCpu=0:04:59 mem=2414.4M
[04/28 00:51:23    298s] ### Creating LA Mngr, finished. totSessionCpu=0:04:59 mem=2414.4M
[04/28 00:51:23    298s] *info: 1 don't touch net excluded
[04/28 00:51:23    298s] *info: 1 clock net excluded
[04/28 00:51:23    298s] *info: 1 ideal net excluded from IPO operation.
[04/28 00:51:23    298s] *info: 18 no-driver nets excluded.
[04/28 00:51:23    299s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.36387.1
[04/28 00:51:23    299s] PathGroup :  reg2reg  TargetSlack : 0 
[04/28 00:51:24    299s] ** GigaOpt Optimizer WNS Slack -0.173 TNS Slack -7.739 Density 65.76
[04/28 00:51:24    299s] Optimizer TNS Opt
[04/28 00:51:24    299s] OptDebug: Start of Optimizer TNS Pass:
[04/28 00:51:24    299s] +----------+------+------+
[04/28 00:51:24    299s] |Path Group|   WNS|   TNS|
[04/28 00:51:24    299s] +----------+------+------+
[04/28 00:51:24    299s] |default   |-0.173|-4.569|
[04/28 00:51:24    299s] |reg2reg   |-0.171|-3.299|
[04/28 00:51:24    299s] |HEPG      |-0.171|-3.299|
[04/28 00:51:24    299s] |All Paths |-0.173|-7.739|
[04/28 00:51:24    299s] +----------+------+------+
[04/28 00:51:24    299s] 
[04/28 00:51:24    299s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2471.7M, EPOCH TIME: 1745815884.029619
[04/28 00:51:24    299s] Found 0 hard placement blockage before merging.
[04/28 00:51:24    299s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2471.7M, EPOCH TIME: 1745815884.029955
[04/28 00:51:24    299s] Active Path Group: reg2reg  
[04/28 00:51:24    299s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+--------------------------------------------+
[04/28 00:51:24    299s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                 End Point                  |
[04/28 00:51:24    299s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+--------------------------------------------+
[04/28 00:51:24    299s] |  -0.171|   -0.173|  -3.299|   -7.739|   65.76%|   0:00:00.0| 2471.7M|        wc|  reg2reg| systolic/matrix_mul_2D_reg[3][7][20]/D     |
[04/28 00:51:26    301s] |  -0.066|   -0.173|  -2.017|   -6.457|   65.80%|   0:00:02.0| 2490.8M|        wc|  reg2reg| systolic/matrix_mul_2D_reg[3][5][19]/D     |
[04/28 00:51:33    308s] |  -0.054|   -0.173|  -0.578|   -5.090|   65.83%|   0:00:07.0| 2490.8M|        wc|  reg2reg| systolic/matrix_mul_2D_reg[3][6][20]/D     |
[04/28 00:51:35    310s] |  -0.054|   -0.173|  -0.242|   -4.801|   65.85%|   0:00:02.0| 2490.8M|        wc|  reg2reg| systolic/matrix_mul_2D_reg[3][6][20]/D     |
[04/28 00:51:35    310s] |  -0.054|   -0.173|  -0.229|   -4.793|   65.85%|   0:00:00.0| 2490.8M|        wc|  reg2reg| systolic/matrix_mul_2D_reg[3][6][20]/D     |
[04/28 00:51:35    310s] |  -0.054|   -0.173|  -0.229|   -4.793|   65.85%|   0:00:00.0| 2490.8M|        wc|  reg2reg| systolic/matrix_mul_2D_reg[3][6][20]/D     |
[04/28 00:51:35    310s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+--------------------------------------------+
[04/28 00:51:35    310s] 
[04/28 00:51:35    310s] *** Finish Core Optimize Step (cpu=0:00:11.0 real=0:00:11.0 mem=2490.8M) ***
[04/28 00:51:35    310s] 
[04/28 00:51:35    310s] *** Finished Optimize Step Cumulative (cpu=0:00:11.1 real=0:00:11.0 mem=2490.8M) ***
[04/28 00:51:35    310s] Deleting 0 temporary hard placement blockage(s).
[04/28 00:51:35    310s] OptDebug: End of Optimizer TNS Pass:
[04/28 00:51:35    310s] +----------+------+------+
[04/28 00:51:35    310s] |Path Group|   WNS|   TNS|
[04/28 00:51:35    310s] +----------+------+------+
[04/28 00:51:35    310s] |default   |-0.173|-4.569|
[04/28 00:51:35    310s] |reg2reg   |-0.054|-0.229|
[04/28 00:51:35    310s] |HEPG      |-0.054|-0.229|
[04/28 00:51:35    310s] |All Paths |-0.173|-4.793|
[04/28 00:51:35    310s] +----------+------+------+
[04/28 00:51:35    310s] 
[04/28 00:51:35    310s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.36387.1
[04/28 00:51:35    310s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.36387.1
[04/28 00:51:35    310s] ** GigaOpt Optimizer WNS Slack -0.173 TNS Slack -4.793 Density 65.85
[04/28 00:51:35    310s] OptDebug: End of Setup Fixing:
[04/28 00:51:35    310s] +----------+------+------+
[04/28 00:51:35    310s] |Path Group|   WNS|   TNS|
[04/28 00:51:35    310s] +----------+------+------+
[04/28 00:51:35    310s] |default   |-0.173|-4.569|
[04/28 00:51:35    310s] |reg2reg   |-0.054|-0.229|
[04/28 00:51:35    310s] |HEPG      |-0.054|-0.229|
[04/28 00:51:35    310s] |All Paths |-0.173|-4.793|
[04/28 00:51:35    310s] +----------+------+------+
[04/28 00:51:35    310s] 
[04/28 00:51:35    310s] Bottom Preferred Layer:
[04/28 00:51:35    310s]     None
[04/28 00:51:35    310s] Via Pillar Rule:
[04/28 00:51:35    310s]     None
[04/28 00:51:35    310s] Finished writing unified metrics of routing constraints.
[04/28 00:51:35    310s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.36387.1
[04/28 00:51:35    310s] 
[04/28 00:51:35    310s] *** Finish pre-CTS Setup Fixing (cpu=0:00:11.6 real=0:00:12.0 mem=2490.8M) ***
[04/28 00:51:35    310s] 
[04/28 00:51:35    310s] Total-nets :: 29777, Stn-nets :: 237, ratio :: 0.795916 %, Total-len 442502, Stn-len 4247.9
[04/28 00:51:35    310s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2471.7M, EPOCH TIME: 1745815895.455527
[04/28 00:51:35    310s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:25615).
[04/28 00:51:35    310s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:51:35    310s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:51:35    310s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:51:35    310s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.077, MEM:2412.7M, EPOCH TIME: 1745815895.532527
[04/28 00:51:35    310s] TotalInstCnt at PhyDesignMc Destruction: 25615
[04/28 00:51:35    310s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.36387.9
[04/28 00:51:35    310s] *** TnsOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:13.1/0:00:13.0 (1.0), totSession cpu/real = 0:05:10.8/0:06:01.0 (0.9), mem = 2412.7M
[04/28 00:51:35    310s] 
[04/28 00:51:35    310s] =============================================================================================
[04/28 00:51:35    310s]  Step TAT Report : TnsOpt #1 / place_opt_design #1                              21.17-s075_1
[04/28 00:51:35    310s] =============================================================================================
[04/28 00:51:35    310s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/28 00:51:35    310s] ---------------------------------------------------------------------------------------------
[04/28 00:51:35    310s] [ SlackTraversorInit     ]      2   0:00:00.3  (   2.6 % )     0:00:00.3 /  0:00:00.3    1.0
[04/28 00:51:35    310s] [ LibAnalyzerInit        ]      1   0:00:00.6  (   4.8 % )     0:00:00.6 /  0:00:00.6    1.0
[04/28 00:51:35    310s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/28 00:51:35    310s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   1.5 % )     0:00:00.2 /  0:00:00.2    1.0
[04/28 00:51:35    310s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.1
[04/28 00:51:35    310s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.9 % )     0:00:00.7 /  0:00:00.8    1.0
[04/28 00:51:35    310s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/28 00:51:35    310s] [ TransformInit          ]      1   0:00:00.4  (   3.1 % )     0:00:00.4 /  0:00:00.4    1.0
[04/28 00:51:35    310s] [ OptimizationStep       ]      1   0:00:00.1  (   0.6 % )     0:00:11.0 /  0:00:11.1    1.0
[04/28 00:51:35    310s] [ OptSingleIteration     ]      8   0:00:00.0  (   0.1 % )     0:00:10.9 /  0:00:11.0    1.0
[04/28 00:51:35    310s] [ OptGetWeight           ]      8   0:00:00.2  (   1.2 % )     0:00:00.2 /  0:00:00.1    1.0
[04/28 00:51:35    310s] [ OptEval                ]      8   0:00:10.0  (  76.4 % )     0:00:10.0 /  0:00:10.0    1.0
[04/28 00:51:35    310s] [ OptCommit              ]      8   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.3
[04/28 00:51:35    310s] [ PostCommitDelayUpdate  ]      8   0:00:00.0  (   0.2 % )     0:00:00.3 /  0:00:00.3    0.9
[04/28 00:51:35    310s] [ IncrDelayCalc          ]     26   0:00:00.3  (   2.0 % )     0:00:00.3 /  0:00:00.3    1.0
[04/28 00:51:35    310s] [ SetupOptGetWorkingSet  ]      8   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.0
[04/28 00:51:35    310s] [ SetupOptGetActiveNode  ]      8   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/28 00:51:35    310s] [ SetupOptSlackGraph     ]      8   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    0.9
[04/28 00:51:35    310s] [ RefinePlace            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/28 00:51:35    310s] [ IncrTimingUpdate       ]     11   0:00:00.3  (   2.6 % )     0:00:00.3 /  0:00:00.3    1.0
[04/28 00:51:35    310s] [ MISC                   ]          0:00:00.2  (   1.9 % )     0:00:00.2 /  0:00:00.2    1.0
[04/28 00:51:35    310s] ---------------------------------------------------------------------------------------------
[04/28 00:51:35    310s]  TnsOpt #1 TOTAL                    0:00:13.0  ( 100.0 % )     0:00:13.0 /  0:00:13.1    1.0
[04/28 00:51:35    310s] ---------------------------------------------------------------------------------------------
[04/28 00:51:35    310s] 
[04/28 00:51:35    310s] End: GigaOpt Optimization in TNS mode
[04/28 00:51:36    311s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2412.7M, EPOCH TIME: 1745815896.092667
[04/28 00:51:36    311s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:51:36    311s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:51:36    311s] 
[04/28 00:51:36    311s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/28 00:51:36    311s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.036, MEM:2412.7M, EPOCH TIME: 1745815896.128690
[04/28 00:51:36    311s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:51:36    311s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:51:36    311s] **INFO: Flow update: Design is easy to close.
[04/28 00:51:36    311s] **INFO: Flow update: extreme flow effort skips early exit. 
[04/28 00:51:36    311s] *** Timing NOT met, worst failing slack is -0.173
[04/28 00:51:36    311s] *** Check timing (0:00:00.0)
[04/28 00:51:36    311s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[04/28 00:51:36    311s] Deleting Lib Analyzer.
[04/28 00:51:36    311s] Begin: GigaOpt Optimization in WNS mode
[04/28 00:51:36    311s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.2 -maxLocalDensityForHardenOpt 1.2 -numThreads 1 -preCTS -ftns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 2 -effTgtSlackCoef 1 -nativePathGroupFlow -usefulSkew -nonLegalPlaceEcoBumpRecoveryInWNSOpt
[04/28 00:51:36    311s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.2 -maxLocalDensityForHardenOpt 1.2 -numThreads 1 -preCTS -ftns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 2 -effTgtSlackCoef 1 -nativePathGroupFlow -usefulSkew -nonLegalPlaceEcoBumpRecoveryInWNSOpt
[04/28 00:51:36    311s] Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
[04/28 00:51:36    311s] Info: 1 ideal net excluded from IPO operation.
[04/28 00:51:36    311s] Info: 1 clock net  excluded from IPO operation.
[04/28 00:51:36    311s] *** WnsOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:05:11.5/0:06:01.7 (0.9), mem = 2412.7M
[04/28 00:51:36    311s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.36387.10
[04/28 00:51:36    311s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/28 00:51:36    311s] ### Creating PhyDesignMc. totSessionCpu=0:05:11 mem=2412.7M
[04/28 00:51:36    311s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/28 00:51:36    311s] OPERPROF: Starting DPlace-Init at level 1, MEM:2412.7M, EPOCH TIME: 1745815896.249759
[04/28 00:51:36    311s] Processing tracks to init pin-track alignment.
[04/28 00:51:36    311s] z: 2, totalTracks: 1
[04/28 00:51:36    311s] z: 4, totalTracks: 1
[04/28 00:51:36    311s] z: 6, totalTracks: 1
[04/28 00:51:36    311s] z: 8, totalTracks: 1
[04/28 00:51:36    311s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/28 00:51:36    311s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2412.7M, EPOCH TIME: 1745815896.266108
[04/28 00:51:36    311s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:51:36    311s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:51:36    311s] 
[04/28 00:51:36    311s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/28 00:51:36    311s] OPERPROF:     Starting CMU at level 3, MEM:2412.7M, EPOCH TIME: 1745815896.298822
[04/28 00:51:36    311s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:2412.7M, EPOCH TIME: 1745815896.300886
[04/28 00:51:36    311s] 
[04/28 00:51:36    311s] Bad Lib Cell Checking (CMU) is done! (0)
[04/28 00:51:36    311s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.038, MEM:2412.7M, EPOCH TIME: 1745815896.304483
[04/28 00:51:36    311s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2412.7M, EPOCH TIME: 1745815896.304552
[04/28 00:51:36    311s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2412.7M, EPOCH TIME: 1745815896.305031
[04/28 00:51:36    311s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2412.7MB).
[04/28 00:51:36    311s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.060, MEM:2412.7M, EPOCH TIME: 1745815896.309920
[04/28 00:51:36    311s] TotalInstCnt at PhyDesignMc Initialization: 25615
[04/28 00:51:36    311s] ### Creating PhyDesignMc, finished. totSessionCpu=0:05:12 mem=2412.7M
[04/28 00:51:36    311s] ### Creating RouteCongInterface, started
[04/28 00:51:36    311s] 
[04/28 00:51:36    311s] Creating Lib Analyzer ...
[04/28 00:51:36    311s] Total number of usable buffers from Lib Analyzer: 11 ( CLKBUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 BUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX16 CLKBUFX20)
[04/28 00:51:36    311s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[04/28 00:51:36    311s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[04/28 00:51:36    311s] 
[04/28 00:51:36    311s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[04/28 00:51:37    312s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:05:12 mem=2414.7M
[04/28 00:51:37    312s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:05:12 mem=2414.7M
[04/28 00:51:37    312s] Creating Lib Analyzer, finished. 
[04/28 00:51:37    312s] 
[04/28 00:51:37    312s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.8500} {9, 0.082, 0.8500} {10, 0.082, 0.8500} {11, 0.041, 0.8500} 
[04/28 00:51:37    312s] 
[04/28 00:51:37    312s] #optDebug: {0, 1.000}
[04/28 00:51:37    312s] ### Creating RouteCongInterface, finished
[04/28 00:51:37    312s] {MG  {7 0 3.9 0.100635}  {10 0 16.5 0.427446} }
[04/28 00:51:37    312s] ### Creating LA Mngr. totSessionCpu=0:05:12 mem=2414.7M
[04/28 00:51:37    312s] ### Creating LA Mngr, finished. totSessionCpu=0:05:12 mem=2414.7M
[04/28 00:51:37    312s] *info: 1 don't touch net excluded
[04/28 00:51:37    312s] *info: 1 clock net excluded
[04/28 00:51:37    312s] *info: 1 ideal net excluded from IPO operation.
[04/28 00:51:37    312s] *info: 18 no-driver nets excluded.
[04/28 00:51:37    312s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.36387.2
[04/28 00:51:37    312s] PathGroup :  reg2reg  TargetSlack : 0.0388 
[04/28 00:51:37    313s] ** GigaOpt Optimizer WNS Slack -0.173 TNS Slack -4.793 Density 65.85
[04/28 00:51:37    313s] Optimizer WNS Pass 0
[04/28 00:51:37    313s] OptDebug: Start of Optimizer WNS Pass 0:
[04/28 00:51:37    313s] +----------+------+------+
[04/28 00:51:37    313s] |Path Group|   WNS|   TNS|
[04/28 00:51:37    313s] +----------+------+------+
[04/28 00:51:37    313s] |default   |-0.173|-4.569|
[04/28 00:51:37    313s] |reg2reg   |-0.054|-0.229|
[04/28 00:51:37    313s] |HEPG      |-0.054|-0.229|
[04/28 00:51:37    313s] |All Paths |-0.173|-4.793|
[04/28 00:51:37    313s] +----------+------+------+
[04/28 00:51:37    313s] 
[04/28 00:51:37    313s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2471.9M, EPOCH TIME: 1745815897.780457
[04/28 00:51:37    313s] Found 0 hard placement blockage before merging.
[04/28 00:51:37    313s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2471.9M, EPOCH TIME: 1745815897.780771
[04/28 00:51:37    313s] Active Path Group: reg2reg  
[04/28 00:51:37    313s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+--------------------------------------------+
[04/28 00:51:37    313s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                 End Point                  |
[04/28 00:51:37    313s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+--------------------------------------------+
[04/28 00:51:37    313s] |  -0.054|   -0.173|  -0.229|   -4.793|   65.85%|   0:00:00.0| 2471.9M|        wc|  reg2reg| systolic/matrix_mul_2D_reg[3][6][20]/D     |
[04/28 00:52:03    336s] |   0.003|   -0.173|   0.000|   -4.569|   65.94%|   0:00:26.0| 2511.6M|        wc|  reg2reg| systolic/matrix_mul_2D_reg[6][3][20]/D     |
[04/28 00:52:11    344s] |   0.023|   -0.173|   0.000|   -4.569|   65.96%|   0:00:08.0| 2511.6M|        wc|  reg2reg| systolic/matrix_mul_2D_reg[1][1][20]/D     |
[04/28 00:52:21    352s] |   0.029|   -0.173|   0.000|   -4.569|   66.02%|   0:00:10.0| 2511.6M|        wc|  reg2reg| systolic/matrix_mul_2D_reg[7][1][20]/D     |
[04/28 00:52:35    365s] |   0.048|   -0.173|   0.000|   -4.569|   66.07%|   0:00:14.0| 2511.6M|        wc|  reg2reg| systolic/matrix_mul_2D_reg[2][3][20]/D     |
[04/28 00:52:35    371s] |   0.048|   -0.173|   0.000|   -4.569|   66.07%|   0:00:00.0| 2511.6M|        wc|  reg2reg| systolic/matrix_mul_2D_reg[2][3][20]/D     |
[04/28 00:52:35    371s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+--------------------------------------------+
[04/28 00:52:35    371s] 
[04/28 00:52:35    371s] *** Finish Core Optimize Step (cpu=0:00:58.1 real=0:00:58.0 mem=2511.6M) ***
[04/28 00:52:35    371s] Active Path Group: default 
[04/28 00:52:35    371s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+--------------------------------------------+
[04/28 00:52:35    371s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                 End Point                  |
[04/28 00:52:35    371s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+--------------------------------------------+
[04/28 00:52:35    371s] |  -0.173|   -0.173|  -4.569|   -4.569|   66.07%|   0:00:00.0| 2511.6M|        wc|  default| write_out/sram_wdata_b_reg[2]/D            |
[04/28 00:52:35    371s] |  -0.103|   -0.103|  -3.437|   -3.437|   66.07%|   0:00:00.0| 2511.6M|        wc|  default| systolic/matrix_mul_2D_reg[3][3][18]/D     |
[04/28 00:52:36    371s] |  -0.026|   -0.026|  -0.280|   -0.280|   66.07%|   0:00:01.0| 2511.6M|        wc|  default| write_out/sram_wdata_b_reg[2]/D            |
[04/28 00:52:36    371s] |   0.017|    0.017|   0.000|    0.000|   66.07%|   0:00:00.0| 2511.6M|        wc|  default| write_out/sram_wdata_b_reg[82]/D           |
[04/28 00:52:36    371s] |   0.068|    0.048|   0.000|    0.000|   66.08%|   0:00:00.0| 2511.6M|        wc|  default| write_out/sram_wdata_b_reg[82]/D           |
[04/28 00:52:36    371s] |   0.068|    0.048|   0.000|    0.000|   66.08%|   0:00:00.0| 2511.6M|        wc|  default| write_out/sram_wdata_b_reg[82]/D           |
[04/28 00:52:36    371s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+--------------------------------------------+
[04/28 00:52:36    371s] 
[04/28 00:52:36    371s] *** Finish Core Optimize Step (cpu=0:00:00.7 real=0:00:01.0 mem=2511.6M) ***
[04/28 00:52:36    372s] 
[04/28 00:52:36    372s] *** Finished Optimize Step Cumulative (cpu=0:00:58.8 real=0:00:59.0 mem=2511.6M) ***
[04/28 00:52:36    372s] Deleting 0 temporary hard placement blockage(s).
[04/28 00:52:36    372s] OptDebug: End of Optimizer WNS Pass 0:
[04/28 00:52:36    372s] +----------+-----+-----+
[04/28 00:52:36    372s] |Path Group|  WNS|  TNS|
[04/28 00:52:36    372s] +----------+-----+-----+
[04/28 00:52:36    372s] |default   |0.068|0.000|
[04/28 00:52:36    372s] |reg2reg   |0.048|0.000|
[04/28 00:52:36    372s] |HEPG      |0.048|0.000|
[04/28 00:52:36    372s] |All Paths |0.048|0.000|
[04/28 00:52:36    372s] +----------+-----+-----+
[04/28 00:52:36    372s] 
[04/28 00:52:36    372s] ** GigaOpt Optimizer WNS Slack 0.048 TNS Slack 0.000 Density 66.08
[04/28 00:52:36    372s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.36387.2
[04/28 00:52:36    372s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.36387.2
[04/28 00:52:36    372s] ** GigaOpt Optimizer WNS Slack 0.048 TNS Slack 0.000 Density 66.08
[04/28 00:52:36    372s] ** GigaOpt Optimizer WNS Slack 0.048 TNS Slack 0.000 Density 66.08
[04/28 00:52:36    372s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.36387.3
[04/28 00:52:36    372s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.36387.3
[04/28 00:52:36    372s] ** GigaOpt Optimizer WNS Slack 0.048 TNS Slack 0.000 Density 66.08
[04/28 00:52:36    372s] OptDebug: End of Setup Fixing:
[04/28 00:52:36    372s] +----------+-----+-----+
[04/28 00:52:36    372s] |Path Group|  WNS|  TNS|
[04/28 00:52:36    372s] +----------+-----+-----+
[04/28 00:52:36    372s] |default   |0.068|0.000|
[04/28 00:52:36    372s] |reg2reg   |0.048|0.000|
[04/28 00:52:36    372s] |HEPG      |0.048|0.000|
[04/28 00:52:36    372s] |All Paths |0.048|0.000|
[04/28 00:52:36    372s] +----------+-----+-----+
[04/28 00:52:36    372s] 
[04/28 00:52:36    372s] Bottom Preferred Layer:
[04/28 00:52:36    372s]     None
[04/28 00:52:36    372s] Via Pillar Rule:
[04/28 00:52:36    372s]     None
[04/28 00:52:36    372s] Finished writing unified metrics of routing constraints.
[04/28 00:52:36    372s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.36387.2
[04/28 00:52:36    372s] 
[04/28 00:52:36    372s] *** Finish pre-CTS Setup Fixing (cpu=0:00:59.5 real=0:00:59.0 mem=2511.6M) ***
[04/28 00:52:36    372s] 
[04/28 00:52:36    372s] Total-nets :: 29908, Stn-nets :: 695, ratio :: 2.32379 %, Total-len 442519, Stn-len 10113.5
[04/28 00:52:36    372s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2492.5M, EPOCH TIME: 1745815956.956071
[04/28 00:52:36    372s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:25765).
[04/28 00:52:36    372s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:52:37    372s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:52:37    372s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:52:37    372s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.080, REAL:0.075, MEM:2414.5M, EPOCH TIME: 1745815957.031310
[04/28 00:52:37    372s] TotalInstCnt at PhyDesignMc Destruction: 25765
[04/28 00:52:37    372s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.36387.10
[04/28 00:52:37    372s] *** WnsOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:01:01.0/0:01:00.8 (1.0), totSession cpu/real = 0:06:12.5/0:07:02.5 (0.9), mem = 2414.5M
[04/28 00:52:37    372s] 
[04/28 00:52:37    372s] =============================================================================================
[04/28 00:52:37    372s]  Step TAT Report : WnsOpt #1 / place_opt_design #1                              21.17-s075_1
[04/28 00:52:37    372s] =============================================================================================
[04/28 00:52:37    372s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/28 00:52:37    372s] ---------------------------------------------------------------------------------------------
[04/28 00:52:37    372s] [ SlackTraversorInit     ]      3   0:00:00.5  (   0.8 % )     0:00:00.5 /  0:00:00.5    1.0
[04/28 00:52:37    372s] [ LibAnalyzerInit        ]      1   0:00:00.6  (   1.0 % )     0:00:00.6 /  0:00:00.6    1.0
[04/28 00:52:37    372s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/28 00:52:37    372s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   0.4 % )     0:00:00.2 /  0:00:00.2    1.0
[04/28 00:52:37    372s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[04/28 00:52:37    372s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.2 % )     0:00:00.7 /  0:00:00.7    1.0
[04/28 00:52:37    372s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/28 00:52:37    372s] [ TransformInit          ]      1   0:00:00.4  (   0.7 % )     0:00:00.4 /  0:00:00.4    1.0
[04/28 00:52:37    372s] [ OptimizationStep       ]      2   0:00:00.2  (   0.3 % )     0:00:58.6 /  0:00:58.8    1.0
[04/28 00:52:37    372s] [ OptSingleIteration     ]     10   0:00:00.0  (   0.0 % )     0:00:58.5 /  0:00:52.7    0.9
[04/28 00:52:37    372s] [ OptGetWeight           ]     10   0:00:00.3  (   0.5 % )     0:00:00.3 /  0:00:00.3    1.0
[04/28 00:52:37    372s] [ OptEval                ]     10   0:00:56.7  (  93.2 % )     0:00:56.7 /  0:00:50.8    0.9
[04/28 00:52:37    372s] [ OptCommit              ]     10   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.2
[04/28 00:52:37    372s] [ PostCommitDelayUpdate  ]     10   0:00:00.1  (   0.1 % )     0:00:00.6 /  0:00:00.6    1.0
[04/28 00:52:37    372s] [ IncrDelayCalc          ]     64   0:00:00.5  (   0.9 % )     0:00:00.5 /  0:00:00.6    1.0
[04/28 00:52:37    372s] [ SetupOptGetWorkingSet  ]     30   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    0.9
[04/28 00:52:37    372s] [ SetupOptGetActiveNode  ]     30   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/28 00:52:37    372s] [ SetupOptSlackGraph     ]     10   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    0.8
[04/28 00:52:37    372s] [ IncrTimingUpdate       ]     16   0:00:00.6  (   1.1 % )     0:00:00.6 /  0:00:00.7    1.0
[04/28 00:52:37    372s] [ MISC                   ]          0:00:00.2  (   0.4 % )     0:00:00.2 /  0:00:00.3    1.0
[04/28 00:52:37    372s] ---------------------------------------------------------------------------------------------
[04/28 00:52:37    372s]  WnsOpt #1 TOTAL                    0:01:00.8  ( 100.0 % )     0:01:00.8 /  0:01:01.0    1.0
[04/28 00:52:37    372s] ---------------------------------------------------------------------------------------------
[04/28 00:52:37    372s] 
[04/28 00:52:37    372s] End: GigaOpt Optimization in WNS mode
[04/28 00:52:37    372s] *** Timing Is met
[04/28 00:52:37    372s] *** Check timing (0:00:00.0)
[04/28 00:52:37    372s] *** Timing Is met
[04/28 00:52:37    372s] *** Check timing (0:00:00.0)
[04/28 00:52:37    372s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2414.5M, EPOCH TIME: 1745815957.404506
[04/28 00:52:37    372s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:52:37    372s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:52:37    372s] 
[04/28 00:52:37    372s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/28 00:52:37    372s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.035, MEM:2414.5M, EPOCH TIME: 1745815957.439889
[04/28 00:52:37    372s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:52:37    372s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:52:37    372s] **INFO: Flow update: Design is easy to close.
[04/28 00:52:37    372s] **INFO: Flow update: extreme flow effort skips early exit. 
[04/28 00:52:37    372s] GigaOpt Checkpoint: Internal reclaim -noViewPrune -rebufferOnly -costCleanup -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -force -numThreads 1 -preCTS
[04/28 00:52:37    372s] GigaOpt Checkpoint: Internal reclaim -noViewPrune -rebufferOnly -costCleanup -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -force -numThreads 1 -preCTS
[04/28 00:52:37    372s] Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
[04/28 00:52:37    372s] Info: 1 ideal net excluded from IPO operation.
[04/28 00:52:37    372s] Info: 1 clock net  excluded from IPO operation.
[04/28 00:52:37    372s] ### Creating LA Mngr. totSessionCpu=0:06:13 mem=2414.5M
[04/28 00:52:37    372s] ### Creating LA Mngr, finished. totSessionCpu=0:06:13 mem=2414.5M
[04/28 00:52:37    372s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/28 00:52:37    372s] ### Creating PhyDesignMc. totSessionCpu=0:06:13 mem=2471.7M
[04/28 00:52:37    372s] OPERPROF: Starting DPlace-Init at level 1, MEM:2471.7M, EPOCH TIME: 1745815957.516795
[04/28 00:52:37    372s] Processing tracks to init pin-track alignment.
[04/28 00:52:37    372s] z: 2, totalTracks: 1
[04/28 00:52:37    372s] z: 4, totalTracks: 1
[04/28 00:52:37    372s] z: 6, totalTracks: 1
[04/28 00:52:37    372s] z: 8, totalTracks: 1
[04/28 00:52:37    372s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/28 00:52:37    372s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2471.7M, EPOCH TIME: 1745815957.533092
[04/28 00:52:37    372s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:52:37    372s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:52:37    372s] 
[04/28 00:52:37    372s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/28 00:52:37    372s] OPERPROF:     Starting CMU at level 3, MEM:2471.7M, EPOCH TIME: 1745815957.564232
[04/28 00:52:37    372s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:2471.7M, EPOCH TIME: 1745815957.566607
[04/28 00:52:37    372s] 
[04/28 00:52:37    372s] Bad Lib Cell Checking (CMU) is done! (0)
[04/28 00:52:37    372s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.036, MEM:2471.7M, EPOCH TIME: 1745815957.569073
[04/28 00:52:37    372s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2471.7M, EPOCH TIME: 1745815957.569130
[04/28 00:52:37    372s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2471.7M, EPOCH TIME: 1745815957.569456
[04/28 00:52:37    372s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2471.7MB).
[04/28 00:52:37    372s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.056, MEM:2471.7M, EPOCH TIME: 1745815957.572678
[04/28 00:52:37    373s] TotalInstCnt at PhyDesignMc Initialization: 25765
[04/28 00:52:37    373s] ### Creating PhyDesignMc, finished. totSessionCpu=0:06:13 mem=2471.7M
[04/28 00:52:37    373s] Begin: Area Reclaim Optimization
[04/28 00:52:37    373s] *** AreaOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:06:13.1/0:07:03.2 (0.9), mem = 2471.7M
[04/28 00:52:37    373s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.36387.11
[04/28 00:52:37    373s] ### Creating RouteCongInterface, started
[04/28 00:52:37    373s] 
[04/28 00:52:37    373s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.8500} {9, 0.082, 0.8500} {10, 0.082, 0.8500} {11, 0.041, 0.8500} 
[04/28 00:52:37    373s] 
[04/28 00:52:37    373s] #optDebug: {0, 1.000}
[04/28 00:52:37    373s] ### Creating RouteCongInterface, finished
[04/28 00:52:37    373s] {MG  {7 0 3.9 0.100635}  {10 0 16.5 0.427446} }
[04/28 00:52:37    373s] ### Creating LA Mngr. totSessionCpu=0:06:13 mem=2471.7M
[04/28 00:52:37    373s] ### Creating LA Mngr, finished. totSessionCpu=0:06:13 mem=2471.7M
[04/28 00:52:37    373s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2471.7M, EPOCH TIME: 1745815957.944324
[04/28 00:52:37    373s] Found 0 hard placement blockage before merging.
[04/28 00:52:37    373s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.010, REAL:0.000, MEM:2471.7M, EPOCH TIME: 1745815957.944724
[04/28 00:52:38    373s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 66.08
[04/28 00:52:38    373s] +---------+---------+--------+--------+------------+--------+
[04/28 00:52:38    373s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[04/28 00:52:38    373s] +---------+---------+--------+--------+------------+--------+
[04/28 00:52:38    373s] |   66.08%|        -|   0.000|   0.000|   0:00:00.0| 2471.7M|
[04/28 00:52:38    373s] #optDebug: <stH: 1.7100 MiSeL: 33.0680>
[04/28 00:53:32    427s] |   65.41%|      766|  -0.001|  -0.002|   0:00:54.0| 2908.9M|
[04/28 00:53:32    427s] #optDebug: <stH: 1.7100 MiSeL: 33.0680>
[04/28 00:53:32    427s] +---------+---------+--------+--------+------------+--------+
[04/28 00:53:32    427s] Reclaim Optimization End WNS Slack -0.001  TNS Slack -0.002 Density 65.41
[04/28 00:53:32    427s] 
[04/28 00:53:32    427s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[04/28 00:53:32    427s] --------------------------------------------------------------
[04/28 00:53:32    427s] |                                   | Total     | Sequential |
[04/28 00:53:32    427s] --------------------------------------------------------------
[04/28 00:53:32    427s] | Num insts resized                 |       0  |       0    |
[04/28 00:53:32    427s] | Num insts undone                  |       0  |       0    |
[04/28 00:53:32    427s] | Num insts Downsized               |       0  |       0    |
[04/28 00:53:32    427s] | Num insts Samesized               |       0  |       0    |
[04/28 00:53:32    427s] | Num insts Upsized                 |       0  |       0    |
[04/28 00:53:32    427s] | Num multiple commits+uncommits    |       0  |       -    |
[04/28 00:53:32    427s] --------------------------------------------------------------
[04/28 00:53:32    427s] Finished writing unified metrics of routing constraints.
[04/28 00:53:32    427s] Bottom Preferred Layer:
[04/28 00:53:32    427s]     None
[04/28 00:53:32    427s] Via Pillar Rule:
[04/28 00:53:32    427s]     None
[04/28 00:53:32    427s] 
[04/28 00:53:32    427s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[04/28 00:53:32    427s] End: Core Area Reclaim Optimization (cpu = 0:00:54.7) (real = 0:00:55.0) **
[04/28 00:53:32    427s] Deleting 0 temporary hard placement blockage(s).
[04/28 00:53:32    427s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.36387.11
[04/28 00:53:32    427s] *** AreaOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:54.7/0:00:54.6 (1.0), totSession cpu/real = 0:07:07.8/0:07:57.8 (0.9), mem = 2908.9M
[04/28 00:53:32    427s] 
[04/28 00:53:32    427s] =============================================================================================
[04/28 00:53:32    427s]  Step TAT Report : AreaOpt #3 / place_opt_design #1                             21.17-s075_1
[04/28 00:53:32    427s] =============================================================================================
[04/28 00:53:32    427s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/28 00:53:32    427s] ---------------------------------------------------------------------------------------------
[04/28 00:53:32    427s] [ SlackTraversorInit     ]      1   0:00:00.2  (   0.3 % )     0:00:00.2 /  0:00:00.1    1.0
[04/28 00:53:32    427s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/28 00:53:32    427s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[04/28 00:53:32    427s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[04/28 00:53:32    427s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/28 00:53:32    427s] [ OptimizationStep       ]      1   0:00:00.1  (   0.2 % )     0:00:54.2 /  0:00:54.2    1.0
[04/28 00:53:32    427s] [ OptSingleIteration     ]      1   0:00:00.1  (   0.1 % )     0:00:54.1 /  0:00:54.1    1.0
[04/28 00:53:32    427s] [ OptGetWeight           ]     31   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/28 00:53:32    427s] [ OptEval                ]     31   0:00:45.8  (  83.8 % )     0:00:45.8 /  0:00:45.8    1.0
[04/28 00:53:32    427s] [ OptCommit              ]     31   0:00:00.6  (   1.1 % )     0:00:00.6 /  0:00:00.6    1.0
[04/28 00:53:32    427s] [ PostCommitDelayUpdate  ]     31   0:00:00.5  (   0.9 % )     0:00:04.7 /  0:00:04.7    1.0
[04/28 00:53:32    427s] [ IncrDelayCalc          ]    195   0:00:04.2  (   7.8 % )     0:00:04.2 /  0:00:04.2    1.0
[04/28 00:53:32    427s] [ IncrTimingUpdate       ]     27   0:00:02.9  (   5.3 % )     0:00:02.9 /  0:00:02.9    1.0
[04/28 00:53:32    427s] [ MISC                   ]          0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.2    1.1
[04/28 00:53:32    427s] ---------------------------------------------------------------------------------------------
[04/28 00:53:32    427s]  AreaOpt #3 TOTAL                   0:00:54.6  ( 100.0 % )     0:00:54.6 /  0:00:54.7    1.0
[04/28 00:53:32    427s] ---------------------------------------------------------------------------------------------
[04/28 00:53:32    427s] 
[04/28 00:53:32    427s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2889.8M, EPOCH TIME: 1745816012.359310
[04/28 00:53:32    427s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:25463).
[04/28 00:53:32    427s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:53:32    427s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:53:32    427s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:53:32    427s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.100, REAL:0.098, MEM:2498.8M, EPOCH TIME: 1745816012.457719
[04/28 00:53:32    427s] TotalInstCnt at PhyDesignMc Destruction: 25463
[04/28 00:53:32    427s] End: Area Reclaim Optimization (cpu=0:00:55, real=0:00:55, mem=2498.82M, totSessionCpu=0:07:08).
[04/28 00:53:32    427s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2498.8M, EPOCH TIME: 1745816012.479452
[04/28 00:53:32    427s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:53:32    427s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:53:32    427s] 
[04/28 00:53:32    427s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/28 00:53:32    427s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.034, MEM:2498.8M, EPOCH TIME: 1745816012.513568
[04/28 00:53:32    427s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:53:32    427s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:53:32    427s] *** IncrReplace #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:07:08.0/0:07:58.0 (0.9), mem = 2498.8M
[04/28 00:53:32    427s] User Input Parameters:
[04/28 00:53:32    427s] 
[04/28 00:53:32    427s] *** Start incrementalPlace ***
[04/28 00:53:32    427s] - Congestion Driven    : On
[04/28 00:53:32    427s] - Timing Driven        : On
[04/28 00:53:32    427s] - Area-Violation Based : On
[04/28 00:53:32    427s] - Start Rollback Level : -5
[04/28 00:53:32    427s] - Legalized            : On
[04/28 00:53:32    427s] - Window Based         : Off
[04/28 00:53:32    427s] - eDen incr mode       : Off
[04/28 00:53:32    427s] - Small incr mode      : Off
[04/28 00:53:32    427s] 
[04/28 00:53:32    428s] no activity file in design. spp won't run.
[04/28 00:53:32    428s] No Views given, use default active views for adaptive view pruning
[04/28 00:53:32    428s] SKP will enable view:
[04/28 00:53:32    428s]   wc
[04/28 00:53:32    428s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2498.8M, EPOCH TIME: 1745816012.682547
[04/28 00:53:32    428s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.010, MEM:2498.8M, EPOCH TIME: 1745816012.692759
[04/28 00:53:32    428s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2498.8M, EPOCH TIME: 1745816012.692859
[04/28 00:53:32    428s] Starting Early Global Route congestion estimation: mem = 2498.8M
[04/28 00:53:32    428s] (I)      ==================== Layers =====================
[04/28 00:53:32    428s] (I)      +-----+----+---------+---------+--------+-------+
[04/28 00:53:32    428s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[04/28 00:53:32    428s] (I)      +-----+----+---------+---------+--------+-------+
[04/28 00:53:32    428s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[04/28 00:53:32    428s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[04/28 00:53:32    428s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[04/28 00:53:32    428s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[04/28 00:53:32    428s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[04/28 00:53:32    428s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[04/28 00:53:32    428s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[04/28 00:53:32    428s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[04/28 00:53:32    428s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[04/28 00:53:32    428s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[04/28 00:53:32    428s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[04/28 00:53:32    428s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[04/28 00:53:32    428s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[04/28 00:53:32    428s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[04/28 00:53:32    428s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[04/28 00:53:32    428s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[04/28 00:53:32    428s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[04/28 00:53:32    428s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[04/28 00:53:32    428s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[04/28 00:53:32    428s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[04/28 00:53:32    428s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[04/28 00:53:32    428s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[04/28 00:53:32    428s] (I)      +-----+----+---------+---------+--------+-------+
[04/28 00:53:32    428s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[04/28 00:53:32    428s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[04/28 00:53:32    428s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[04/28 00:53:32    428s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[04/28 00:53:32    428s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[04/28 00:53:32    428s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[04/28 00:53:32    428s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[04/28 00:53:32    428s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[04/28 00:53:32    428s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[04/28 00:53:32    428s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[04/28 00:53:32    428s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[04/28 00:53:32    428s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[04/28 00:53:32    428s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[04/28 00:53:32    428s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[04/28 00:53:32    428s] (I)      +-----+----+---------+---------+--------+-------+
[04/28 00:53:32    428s] (I)      Started Import and model ( Curr Mem: 2498.82 MB )
[04/28 00:53:32    428s] (I)      Default pattern map key = tpu_top_default.
[04/28 00:53:32    428s] (I)      == Non-default Options ==
[04/28 00:53:32    428s] (I)      Maximum routing layer                              : 11
[04/28 00:53:32    428s] (I)      Number of threads                                  : 1
[04/28 00:53:32    428s] (I)      Use non-blocking free Dbs wires                    : false
[04/28 00:53:32    428s] (I)      Method to set GCell size                           : row
[04/28 00:53:32    428s] (I)      Counted 109417 PG shapes. We will not process PG shapes layer by layer.
[04/28 00:53:32    428s] (I)      Use row-based GCell size
[04/28 00:53:32    428s] (I)      Use row-based GCell align
[04/28 00:53:32    428s] (I)      layer 0 area = 80000
[04/28 00:53:32    428s] (I)      layer 1 area = 80000
[04/28 00:53:32    428s] (I)      layer 2 area = 80000
[04/28 00:53:32    428s] (I)      layer 3 area = 80000
[04/28 00:53:32    428s] (I)      layer 4 area = 80000
[04/28 00:53:32    428s] (I)      layer 5 area = 80000
[04/28 00:53:32    428s] (I)      layer 6 area = 80000
[04/28 00:53:32    428s] (I)      layer 7 area = 80000
[04/28 00:53:32    428s] (I)      layer 8 area = 80000
[04/28 00:53:32    428s] (I)      layer 9 area = 400000
[04/28 00:53:32    428s] (I)      layer 10 area = 400000
[04/28 00:53:32    428s] (I)      GCell unit size   : 3420
[04/28 00:53:32    428s] (I)      GCell multiplier  : 1
[04/28 00:53:32    428s] (I)      GCell row height  : 3420
[04/28 00:53:32    428s] (I)      Actual row height : 3420
[04/28 00:53:32    428s] (I)      GCell align ref   : 20000 20140
[04/28 00:53:32    428s] [NR-eGR] Track table information for default rule: 
[04/28 00:53:32    428s] [NR-eGR] Metal1 has single uniform track structure
[04/28 00:53:32    428s] [NR-eGR] Metal2 has single uniform track structure
[04/28 00:53:32    428s] [NR-eGR] Metal3 has single uniform track structure
[04/28 00:53:32    428s] [NR-eGR] Metal4 has single uniform track structure
[04/28 00:53:32    428s] [NR-eGR] Metal5 has single uniform track structure
[04/28 00:53:32    428s] [NR-eGR] Metal6 has single uniform track structure
[04/28 00:53:32    428s] [NR-eGR] Metal7 has single uniform track structure
[04/28 00:53:32    428s] [NR-eGR] Metal8 has single uniform track structure
[04/28 00:53:32    428s] [NR-eGR] Metal9 has single uniform track structure
[04/28 00:53:32    428s] [NR-eGR] Metal10 has single uniform track structure
[04/28 00:53:32    428s] [NR-eGR] Metal11 has single uniform track structure
[04/28 00:53:32    428s] (I)      ==================== Default via =====================
[04/28 00:53:32    428s] (I)      +----+------------------+----------------------------+
[04/28 00:53:32    428s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[04/28 00:53:32    428s] (I)      +----+------------------+----------------------------+
[04/28 00:53:32    428s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[04/28 00:53:32    428s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[04/28 00:53:32    428s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[04/28 00:53:32    428s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[04/28 00:53:32    428s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[04/28 00:53:32    428s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[04/28 00:53:32    428s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[04/28 00:53:32    428s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[04/28 00:53:32    428s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[04/28 00:53:32    428s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[04/28 00:53:32    428s] (I)      +----+------------------+----------------------------+
[04/28 00:53:32    428s] [NR-eGR] Read 205543 PG shapes
[04/28 00:53:32    428s] [NR-eGR] Read 0 clock shapes
[04/28 00:53:32    428s] [NR-eGR] Read 0 other shapes
[04/28 00:53:32    428s] [NR-eGR] #Routing Blockages  : 0
[04/28 00:53:32    428s] [NR-eGR] #Instance Blockages : 0
[04/28 00:53:32    428s] [NR-eGR] #PG Blockages       : 205543
[04/28 00:53:32    428s] [NR-eGR] #Halo Blockages     : 0
[04/28 00:53:32    428s] [NR-eGR] #Boundary Blockages : 0
[04/28 00:53:32    428s] [NR-eGR] #Clock Blockages    : 0
[04/28 00:53:32    428s] [NR-eGR] #Other Blockages    : 0
[04/28 00:53:32    428s] (I)      Design has 0 blackboxes considered as all layer blockages.
[04/28 00:53:32    428s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/28 00:53:32    428s] [NR-eGR] Read 29606 nets ( ignored 0 )
[04/28 00:53:32    428s] (I)      early_global_route_priority property id does not exist.
[04/28 00:53:32    428s] (I)      Read Num Blocks=205543  Num Prerouted Wires=0  Num CS=0
[04/28 00:53:32    428s] (I)      Layer 1 (V) : #blockages 24104 : #preroutes 0
[04/28 00:53:32    428s] (I)      Layer 2 (H) : #blockages 24104 : #preroutes 0
[04/28 00:53:32    428s] (I)      Layer 3 (V) : #blockages 24104 : #preroutes 0
[04/28 00:53:32    428s] (I)      Layer 4 (H) : #blockages 24104 : #preroutes 0
[04/28 00:53:32    428s] (I)      Layer 5 (V) : #blockages 24104 : #preroutes 0
[04/28 00:53:32    428s] (I)      Layer 6 (H) : #blockages 24104 : #preroutes 0
[04/28 00:53:32    428s] (I)      Layer 7 (V) : #blockages 24104 : #preroutes 0
[04/28 00:53:32    428s] (I)      Layer 8 (H) : #blockages 24104 : #preroutes 0
[04/28 00:53:32    428s] (I)      Layer 9 (V) : #blockages 12445 : #preroutes 0
[04/28 00:53:32    428s] (I)      Layer 10 (H) : #blockages 266 : #preroutes 0
[04/28 00:53:32    428s] (I)      Number of ignored nets                =      0
[04/28 00:53:32    428s] (I)      Number of connected nets              =      0
[04/28 00:53:32    428s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[04/28 00:53:32    428s] (I)      Number of clock nets                  =      1.  Ignored: No
[04/28 00:53:32    428s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[04/28 00:53:32    428s] (I)      Number of special nets                =      0.  Ignored: Yes
[04/28 00:53:32    428s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[04/28 00:53:32    428s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[04/28 00:53:32    428s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[04/28 00:53:32    428s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[04/28 00:53:32    428s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/28 00:53:32    428s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/28 00:53:32    428s] **WARN: (IMPPSP-2001):	There are 34 pins inside GCell located around position 64.72 181.07. This can make Early Global Router work slower, please verify if those pins are correctly placed.
[04/28 00:53:32    428s] **WARN: (IMPPSP-2001):	There are 33 pins inside GCell located around position 251.11 145.16. This can make Early Global Router work slower, please verify if those pins are correctly placed.
[04/28 00:53:32    428s] (I)      Ndr track 0 does not exist
[04/28 00:53:32    428s] (I)      ---------------------Grid Graph Info--------------------
[04/28 00:53:32    428s] (I)      Routing area        : (0, 0) - (672800, 666140)
[04/28 00:53:32    428s] (I)      Core area           : (20000, 20140) - (652800, 646000)
[04/28 00:53:32    428s] (I)      Site width          :   400  (dbu)
[04/28 00:53:32    428s] (I)      Row height          :  3420  (dbu)
[04/28 00:53:32    428s] (I)      GCell row height    :  3420  (dbu)
[04/28 00:53:32    428s] (I)      GCell width         :  3420  (dbu)
[04/28 00:53:32    428s] (I)      GCell height        :  3420  (dbu)
[04/28 00:53:32    428s] (I)      Grid                :   196   194    11
[04/28 00:53:32    428s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[04/28 00:53:32    428s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[04/28 00:53:32    428s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[04/28 00:53:32    428s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[04/28 00:53:32    428s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[04/28 00:53:32    428s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[04/28 00:53:32    428s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[04/28 00:53:32    428s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200  1330
[04/28 00:53:32    428s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[04/28 00:53:32    428s] (I)      Total num of tracks :  1753  1682  1753  1682  1753  1682  1753  1682  1753   672   700
[04/28 00:53:32    428s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[04/28 00:53:32    428s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[04/28 00:53:32    428s] (I)      --------------------------------------------------------
[04/28 00:53:32    428s] 
[04/28 00:53:32    428s] [NR-eGR] ============ Routing rule table ============
[04/28 00:53:32    428s] [NR-eGR] Rule id: 0  Nets: 29606
[04/28 00:53:32    428s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[04/28 00:53:32    428s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[04/28 00:53:32    428s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[04/28 00:53:32    428s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[04/28 00:53:32    428s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[04/28 00:53:32    428s] [NR-eGR] ========================================
[04/28 00:53:32    428s] [NR-eGR] 
[04/28 00:53:32    428s] (I)      =============== Blocked Tracks ===============
[04/28 00:53:32    428s] (I)      +-------+---------+----------+---------------+
[04/28 00:53:32    428s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[04/28 00:53:32    428s] (I)      +-------+---------+----------+---------------+
[04/28 00:53:32    428s] (I)      |     1 |       0 |        0 |         0.00% |
[04/28 00:53:32    428s] (I)      |     2 |  326308 |    73784 |        22.61% |
[04/28 00:53:32    428s] (I)      |     3 |  343588 |    30360 |         8.84% |
[04/28 00:53:32    428s] (I)      |     4 |  326308 |    73784 |        22.61% |
[04/28 00:53:32    428s] (I)      |     5 |  343588 |    30360 |         8.84% |
[04/28 00:53:32    428s] (I)      |     6 |  326308 |    73784 |        22.61% |
[04/28 00:53:32    428s] (I)      |     7 |  343588 |    30360 |         8.84% |
[04/28 00:53:32    428s] (I)      |     8 |  326308 |    73784 |        22.61% |
[04/28 00:53:32    428s] (I)      |     9 |  343588 |    31464 |         9.16% |
[04/28 00:53:32    428s] (I)      |    10 |  130368 |    37453 |        28.73% |
[04/28 00:53:32    428s] (I)      |    11 |  137200 |     1880 |         1.37% |
[04/28 00:53:32    428s] (I)      +-------+---------+----------+---------------+
[04/28 00:53:32    428s] (I)      Finished Import and model ( CPU: 0.25 sec, Real: 0.24 sec, Curr Mem: 2516.43 MB )
[04/28 00:53:32    428s] (I)      Reset routing kernel
[04/28 00:53:32    428s] (I)      Started Global Routing ( Curr Mem: 2516.43 MB )
[04/28 00:53:32    428s] (I)      totalPins=91428  totalGlobalPin=86191 (94.27%)
[04/28 00:53:32    428s] (I)      total 2D Cap : 2742485 = (1438962 H, 1303523 V)
[04/28 00:53:32    428s] (I)      
[04/28 00:53:32    428s] (I)      ============  Phase 1a Route ============
[04/28 00:53:32    428s] [NR-eGR] Layer group 1: route 29606 net(s) in layer range [2, 11]
[04/28 00:53:33    428s] (I)      Usage: 243507 = (123364 H, 120143 V) = (8.57% H, 9.22% V) = (2.110e+05um H, 2.054e+05um V)
[04/28 00:53:33    428s] (I)      
[04/28 00:53:33    428s] (I)      ============  Phase 1b Route ============
[04/28 00:53:33    428s] (I)      Usage: 243507 = (123364 H, 120143 V) = (8.57% H, 9.22% V) = (2.110e+05um H, 2.054e+05um V)
[04/28 00:53:33    428s] (I)      Overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 4.163970e+05um
[04/28 00:53:33    428s] (I)      Congestion metric : 0.00%H 0.01%V, 0.01%HV
[04/28 00:53:33    428s] (I)      Congestion threshold : each 60.00, sum 90.00
[04/28 00:53:33    428s] (I)      
[04/28 00:53:33    428s] (I)      ============  Phase 1c Route ============
[04/28 00:53:33    428s] (I)      Usage: 243507 = (123364 H, 120143 V) = (8.57% H, 9.22% V) = (2.110e+05um H, 2.054e+05um V)
[04/28 00:53:33    428s] (I)      
[04/28 00:53:33    428s] (I)      ============  Phase 1d Route ============
[04/28 00:53:33    428s] (I)      Usage: 243507 = (123364 H, 120143 V) = (8.57% H, 9.22% V) = (2.110e+05um H, 2.054e+05um V)
[04/28 00:53:33    428s] (I)      
[04/28 00:53:33    428s] (I)      ============  Phase 1e Route ============
[04/28 00:53:33    428s] (I)      Usage: 243507 = (123364 H, 120143 V) = (8.57% H, 9.22% V) = (2.110e+05um H, 2.054e+05um V)
[04/28 00:53:33    428s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.01% V. EstWL: 4.163970e+05um
[04/28 00:53:33    428s] (I)      
[04/28 00:53:33    428s] (I)      ============  Phase 1l Route ============
[04/28 00:53:33    428s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[04/28 00:53:33    428s] (I)      Layer  2:     304704     99788       145           0      323429    ( 0.00%) 
[04/28 00:53:33    428s] (I)      Layer  3:     328081     97510         1           0      340470    ( 0.00%) 
[04/28 00:53:33    428s] (I)      Layer  4:     304704     52500         1           0      323429    ( 0.00%) 
[04/28 00:53:33    428s] (I)      Layer  5:     328081     27238         0           0      340470    ( 0.00%) 
[04/28 00:53:33    428s] (I)      Layer  6:     304704      5267         0           0      323429    ( 0.00%) 
[04/28 00:53:33    428s] (I)      Layer  7:     328081      2417         0           0      340470    ( 0.00%) 
[04/28 00:53:33    428s] (I)      Layer  8:     304704         1         0           0      323429    ( 0.00%) 
[04/28 00:53:33    428s] (I)      Layer  9:     327627        13         0           0      340470    ( 0.00%) 
[04/28 00:53:33    428s] (I)      Layer 10:      92243         0         0        6327      123045    ( 4.89%) 
[04/28 00:53:33    428s] (I)      Layer 11:     134620         0         0         673      135515    ( 0.49%) 
[04/28 00:53:33    428s] (I)      Total:       2757549    284734       147        7000     2914154    ( 0.24%) 
[04/28 00:53:33    428s] (I)      
[04/28 00:53:33    428s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/28 00:53:33    428s] [NR-eGR]                        OverCon           OverCon           OverCon           OverCon            
[04/28 00:53:33    428s] [NR-eGR]                         #Gcell            #Gcell            #Gcell            #Gcell     %Gcell
[04/28 00:53:33    428s] [NR-eGR]        Layer             (1-4)             (5-9)           (10-13)           (14-18)    OverCon
[04/28 00:53:33    428s] [NR-eGR] -------------------------------------------------------------------------------------------------
[04/28 00:53:33    428s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/28 00:53:33    428s] [NR-eGR]  Metal2 ( 2)        23( 0.06%)         4( 0.01%)         6( 0.02%)         1( 0.00%)   ( 0.09%) 
[04/28 00:53:33    428s] [NR-eGR]  Metal3 ( 3)         1( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/28 00:53:33    428s] [NR-eGR]  Metal4 ( 4)         1( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/28 00:53:33    428s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/28 00:53:33    428s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/28 00:53:33    428s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/28 00:53:33    428s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/28 00:53:33    428s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/28 00:53:33    428s] [NR-eGR] Metal10 (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/28 00:53:33    428s] [NR-eGR] Metal11 (11)         0( 0.00%)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[04/28 00:53:33    428s] [NR-eGR] -------------------------------------------------------------------------------------------------
[04/28 00:53:33    428s] [NR-eGR]        Total        25( 0.01%)         4( 0.00%)         6( 0.00%)         1( 0.00%)   ( 0.01%) 
[04/28 00:53:33    428s] [NR-eGR] 
[04/28 00:53:33    428s] (I)      Finished Global Routing ( CPU: 0.33 sec, Real: 0.34 sec, Curr Mem: 2522.43 MB )
[04/28 00:53:33    428s] (I)      total 2D Cap : 2780310 = (1455947 H, 1324363 V)
[04/28 00:53:33    428s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[04/28 00:53:33    428s] Early Global Route congestion estimation runtime: 0.60 seconds, mem = 2522.4M
[04/28 00:53:33    428s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.590, REAL:0.601, MEM:2522.4M, EPOCH TIME: 1745816013.293592
[04/28 00:53:33    428s] OPERPROF: Starting HotSpotCal at level 1, MEM:2522.4M, EPOCH TIME: 1745816013.293647
[04/28 00:53:33    428s] [hotspot] +------------+---------------+---------------+
[04/28 00:53:33    428s] [hotspot] |            |   max hotspot | total hotspot |
[04/28 00:53:33    428s] [hotspot] +------------+---------------+---------------+
[04/28 00:53:33    428s] [hotspot] | normalized |          0.00 |          0.00 |
[04/28 00:53:33    428s] [hotspot] +------------+---------------+---------------+
[04/28 00:53:33    428s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/28 00:53:33    428s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/28 00:53:33    428s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.004, MEM:2522.4M, EPOCH TIME: 1745816013.297209
[04/28 00:53:33    428s] 
[04/28 00:53:33    428s] === incrementalPlace Internal Loop 1 ===
[04/28 00:53:33    428s] clkAW=1 clkAWMode=4 maxIt=1 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[04/28 00:53:33    428s] OPERPROF: Starting IPInitSPData at level 1, MEM:2522.4M, EPOCH TIME: 1745816013.298050
[04/28 00:53:33    428s] Processing tracks to init pin-track alignment.
[04/28 00:53:33    428s] z: 2, totalTracks: 1
[04/28 00:53:33    428s] z: 4, totalTracks: 1
[04/28 00:53:33    428s] z: 6, totalTracks: 1
[04/28 00:53:33    428s] z: 8, totalTracks: 1
[04/28 00:53:33    428s] #spOpts: N=45 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[04/28 00:53:33    428s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2522.4M, EPOCH TIME: 1745816013.314223
[04/28 00:53:33    428s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:53:33    428s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:53:33    428s] 
[04/28 00:53:33    428s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/28 00:53:33    428s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.032, MEM:2522.4M, EPOCH TIME: 1745816013.346575
[04/28 00:53:33    428s] OPERPROF:   Starting post-place ADS at level 2, MEM:2522.4M, EPOCH TIME: 1745816013.346692
[04/28 00:53:33    428s] ADSU 0.654 -> 0.654. site 289506.000 -> 289506.000. GS 13.680
[04/28 00:53:33    428s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.050, REAL:0.053, MEM:2522.4M, EPOCH TIME: 1745816013.399579
[04/28 00:53:33    428s] OPERPROF:   Starting spMPad at level 2, MEM:2508.4M, EPOCH TIME: 1745816013.402303
[04/28 00:53:33    428s] OPERPROF:     Starting spContextMPad at level 3, MEM:2508.4M, EPOCH TIME: 1745816013.403355
[04/28 00:53:33    428s] OPERPROF:     Finished spContextMPad at level 3, CPU:0.000, REAL:0.000, MEM:2508.4M, EPOCH TIME: 1745816013.403407
[04/28 00:53:33    428s] OPERPROF:   Finished spMPad at level 2, CPU:0.010, REAL:0.013, MEM:2508.4M, EPOCH TIME: 1745816013.415736
[04/28 00:53:33    428s] OPERPROF:   Starting spSetupSpareRegionBox at level 2, MEM:2508.4M, EPOCH TIME: 1745816013.425021
[04/28 00:53:33    428s] OPERPROF:   Finished spSetupSpareRegionBox at level 2, CPU:0.000, REAL:0.001, MEM:2508.4M, EPOCH TIME: 1745816013.425883
[04/28 00:53:33    428s] OPERPROF:   Starting spInitNetWt at level 2, MEM:2508.4M, EPOCH TIME: 1745816013.427398
[04/28 00:53:33    428s] no activity file in design. spp won't run.
[04/28 00:53:33    428s] [spp] 0
[04/28 00:53:33    428s] [adp] 0:1:1:3
[04/28 00:53:33    428s] OPERPROF:   Finished spInitNetWt at level 2, CPU:0.010, REAL:0.006, MEM:2508.4M, EPOCH TIME: 1745816013.433597
[04/28 00:53:33    428s] SP #FI/SF FL/PI 0/0 25463/0
[04/28 00:53:33    428s] OPERPROF: Finished IPInitSPData at level 1, CPU:0.130, REAL:0.139, MEM:2508.4M, EPOCH TIME: 1745816013.437221
[04/28 00:53:33    428s] PP off. flexM 0
[04/28 00:53:33    428s] OPERPROF: Starting CDPad at level 1, MEM:2511.7M, EPOCH TIME: 1745816013.452976
[04/28 00:53:33    428s] 3DP is on.
[04/28 00:53:33    428s] 3DP OF M2 0.004, M4 0.000. Diff 0, Offset 0
[04/28 00:53:33    428s] design sh 0.090. rd 0.200
[04/28 00:53:33    428s] design sh 0.090. rd 0.200
[04/28 00:53:33    428s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[04/28 00:53:33    428s] design sh 0.090. rd 0.200
[04/28 00:53:33    429s] CDPadU 0.809 -> 0.729. R=0.654, N=25463, GS=1.710
[04/28 00:53:33    429s] OPERPROF: Finished CDPad at level 1, CPU:0.220, REAL:0.217, MEM:2521.7M, EPOCH TIME: 1745816013.670262
[04/28 00:53:33    429s] OPERPROF: Starting InitSKP at level 1, MEM:2521.7M, EPOCH TIME: 1745816013.670448
[04/28 00:53:33    429s] no activity file in design. spp won't run.
[04/28 00:53:34    430s] no activity file in design. spp won't run.
[04/28 00:53:36    432s] *** Finished SKP initialization (cpu=0:00:02.9, real=0:00:03.0)***
[04/28 00:53:36    432s] OPERPROF: Finished InitSKP at level 1, CPU:2.910, REAL:2.874, MEM:2539.0M, EPOCH TIME: 1745816016.544039
[04/28 00:53:36    432s] NP #FI/FS/SF FL/PI: 0/0/0 25463/0
[04/28 00:53:36    432s] no activity file in design. spp won't run.
[04/28 00:53:36    432s] 
[04/28 00:53:36    432s] AB Est...
[04/28 00:53:36    432s] OPERPROF: Starting npPlace at level 1, MEM:2546.6M, EPOCH TIME: 1745816016.633365
[04/28 00:53:36    432s] OPERPROF: Finished npPlace at level 1, CPU:0.060, REAL:0.059, MEM:2577.2M, EPOCH TIME: 1745816016.691905
[04/28 00:53:36    432s] Iteration  4: Skipped, with CDP Off
[04/28 00:53:36    432s] 
[04/28 00:53:36    432s] AB Est...
[04/28 00:53:36    432s] OPERPROF: Starting npPlace at level 1, MEM:2577.2M, EPOCH TIME: 1745816016.767647
[04/28 00:53:36    432s] OPERPROF: Finished npPlace at level 1, CPU:0.050, REAL:0.046, MEM:2577.2M, EPOCH TIME: 1745816016.813388
[04/28 00:53:36    432s] Iteration  5: Skipped, with CDP Off
[04/28 00:53:36    432s] 
[04/28 00:53:36    432s] AB Est...
[04/28 00:53:36    432s] OPERPROF: Starting npPlace at level 1, MEM:2577.2M, EPOCH TIME: 1745816016.882818
[04/28 00:53:36    432s] OPERPROF: Finished npPlace at level 1, CPU:0.050, REAL:0.049, MEM:2577.2M, EPOCH TIME: 1745816016.931512
[04/28 00:53:36    432s] Iteration  6: Skipped, with CDP Off
[04/28 00:53:37    432s] OPERPROF: Starting npPlace at level 1, MEM:2577.2M, EPOCH TIME: 1745816017.097983
[04/28 00:53:41    436s] Iteration  7: Total net bbox = 3.338e+05 (1.66e+05 1.67e+05)
[04/28 00:53:41    436s]               Est.  stn bbox = 4.155e+05 (2.13e+05 2.03e+05)
[04/28 00:53:41    436s]               cpu = 0:00:04.3 real = 0:00:04.0 mem = 2631.4M
[04/28 00:53:41    436s] OPERPROF: Finished npPlace at level 1, CPU:4.290, REAL:4.287, MEM:2631.4M, EPOCH TIME: 1745816021.385069
[04/28 00:53:41    436s] no activity file in design. spp won't run.
[04/28 00:53:41    436s] NP #FI/FS/SF FL/PI: 0/0/0 25463/0
[04/28 00:53:41    437s] no activity file in design. spp won't run.
[04/28 00:53:41    437s] OPERPROF: Starting npPlace at level 1, MEM:2615.4M, EPOCH TIME: 1745816021.716853
[04/28 00:53:49    445s] Iteration  8: Total net bbox = 3.431e+05 (1.70e+05 1.73e+05)
[04/28 00:53:49    445s]               Est.  stn bbox = 4.263e+05 (2.17e+05 2.09e+05)
[04/28 00:53:49    445s]               cpu = 0:00:08.2 real = 0:00:08.0 mem = 2600.4M
[04/28 00:53:49    445s] OPERPROF: Finished npPlace at level 1, CPU:8.200, REAL:8.204, MEM:2600.4M, EPOCH TIME: 1745816029.920411
[04/28 00:53:49    445s] Legalizing MH Cells... 0 / 0 (level 6)
[04/28 00:53:49    445s] No instances found in the vector
[04/28 00:53:49    445s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2600.4M, DRC: 0)
[04/28 00:53:49    445s] 0 (out of 0) MH cells were successfully legalized.
[04/28 00:53:50    445s] no activity file in design. spp won't run.
[04/28 00:53:50    445s] NP #FI/FS/SF FL/PI: 0/0/0 25463/0
[04/28 00:53:50    445s] no activity file in design. spp won't run.
[04/28 00:53:50    445s] OPERPROF: Starting npPlace at level 1, MEM:2600.4M, EPOCH TIME: 1745816030.275021
[04/28 00:54:01    457s] Iteration  9: Total net bbox = 3.444e+05 (1.70e+05 1.74e+05)
[04/28 00:54:01    457s]               Est.  stn bbox = 4.269e+05 (2.16e+05 2.11e+05)
[04/28 00:54:01    457s]               cpu = 0:00:11.4 real = 0:00:11.0 mem = 2600.6M
[04/28 00:54:01    457s] OPERPROF: Finished npPlace at level 1, CPU:11.440, REAL:11.453, MEM:2600.6M, EPOCH TIME: 1745816041.727872
[04/28 00:54:01    457s] Legalizing MH Cells... 0 / 0 (level 7)
[04/28 00:54:01    457s] No instances found in the vector
[04/28 00:54:01    457s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2600.6M, DRC: 0)
[04/28 00:54:01    457s] 0 (out of 0) MH cells were successfully legalized.
[04/28 00:54:01    457s] no activity file in design. spp won't run.
[04/28 00:54:01    457s] NP #FI/FS/SF FL/PI: 0/0/0 25463/0
[04/28 00:54:01    457s] no activity file in design. spp won't run.
[04/28 00:54:02    457s] OPERPROF: Starting npPlace at level 1, MEM:2600.6M, EPOCH TIME: 1745816042.053109
[04/28 00:54:02    457s] Starting Early Global Route supply map. mem = 2600.6M
[04/28 00:54:02    457s] (I)      ==================== Layers =====================
[04/28 00:54:02    457s] (I)      +-----+----+---------+---------+--------+-------+
[04/28 00:54:02    457s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[04/28 00:54:02    457s] (I)      +-----+----+---------+---------+--------+-------+
[04/28 00:54:02    457s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[04/28 00:54:02    457s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[04/28 00:54:02    457s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[04/28 00:54:02    457s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[04/28 00:54:02    457s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[04/28 00:54:02    457s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[04/28 00:54:02    457s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[04/28 00:54:02    457s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[04/28 00:54:02    457s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[04/28 00:54:02    457s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[04/28 00:54:02    457s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[04/28 00:54:02    457s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[04/28 00:54:02    457s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[04/28 00:54:02    457s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[04/28 00:54:02    457s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[04/28 00:54:02    457s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[04/28 00:54:02    457s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[04/28 00:54:02    457s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[04/28 00:54:02    457s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[04/28 00:54:02    457s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[04/28 00:54:02    457s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[04/28 00:54:02    457s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[04/28 00:54:02    457s] (I)      +-----+----+---------+---------+--------+-------+
[04/28 00:54:02    457s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[04/28 00:54:02    457s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[04/28 00:54:02    457s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[04/28 00:54:02    457s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[04/28 00:54:02    457s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[04/28 00:54:02    457s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[04/28 00:54:02    457s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[04/28 00:54:02    457s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[04/28 00:54:02    457s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[04/28 00:54:02    457s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[04/28 00:54:02    457s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[04/28 00:54:02    457s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[04/28 00:54:02    457s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[04/28 00:54:02    457s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[04/28 00:54:02    457s] (I)      +-----+----+---------+---------+--------+-------+
[04/28 00:54:02    457s] Finished Early Global Route supply map. mem = 2615.8M
[04/28 00:54:19    474s] Iteration 10: Total net bbox = 3.630e+05 (1.79e+05 1.84e+05)
[04/28 00:54:19    474s]               Est.  stn bbox = 4.450e+05 (2.25e+05 2.20e+05)
[04/28 00:54:19    474s]               cpu = 0:00:17.3 real = 0:00:17.0 mem = 2618.0M
[04/28 00:54:19    474s] OPERPROF: Finished npPlace at level 1, CPU:17.310, REAL:17.262, MEM:2618.0M, EPOCH TIME: 1745816059.315313
[04/28 00:54:19    474s] Legalizing MH Cells... 0 / 0 (level 8)
[04/28 00:54:19    474s] No instances found in the vector
[04/28 00:54:19    474s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2618.0M, DRC: 0)
[04/28 00:54:19    474s] 0 (out of 0) MH cells were successfully legalized.
[04/28 00:54:19    474s] no activity file in design. spp won't run.
[04/28 00:54:19    474s] NP #FI/FS/SF FL/PI: 0/0/0 25463/0
[04/28 00:54:19    474s] no activity file in design. spp won't run.
[04/28 00:54:19    475s] OPERPROF: Starting npPlace at level 1, MEM:2618.0M, EPOCH TIME: 1745816059.644198
[04/28 00:54:19    475s] GP RA stats: MHOnly 0 nrInst 25463 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[04/28 00:54:24    479s] OPERPROF:   Starting npBlockageAwareSnap at level 2, MEM:2625.0M, EPOCH TIME: 1745816064.371131
[04/28 00:54:24    479s] OPERPROF:   Finished npBlockageAwareSnap at level 2, CPU:0.000, REAL:0.000, MEM:2625.0M, EPOCH TIME: 1745816064.371360
[04/28 00:54:24    479s] Iteration 11: Total net bbox = 3.641e+05 (1.81e+05 1.83e+05)
[04/28 00:54:24    479s]               Est.  stn bbox = 4.459e+05 (2.27e+05 2.19e+05)
[04/28 00:54:24    479s]               cpu = 0:00:04.7 real = 0:00:05.0 mem = 2625.0M
[04/28 00:54:24    479s] OPERPROF: Finished npPlace at level 1, CPU:4.730, REAL:4.733, MEM:2625.0M, EPOCH TIME: 1745816064.376787
[04/28 00:54:24    479s] Legalizing MH Cells... 0 / 0 (level 9)
[04/28 00:54:24    479s] No instances found in the vector
[04/28 00:54:24    479s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2609.0M, DRC: 0)
[04/28 00:54:24    479s] 0 (out of 0) MH cells were successfully legalized.
[04/28 00:54:24    479s] Move report: Timing Driven Placement moves 25463 insts, mean move: 4.63 um, max move: 87.63 um 
[04/28 00:54:24    479s] 	Max move on inst (systolic/FE_OFC4725_n_5315): (224.60, 206.72) --> (138.69, 208.44)
[04/28 00:54:24    479s] no activity file in design. spp won't run.
[04/28 00:54:24    479s] OPERPROF: Starting IPDeleteSPData at level 1, MEM:2609.0M, EPOCH TIME: 1745816064.472093
[04/28 00:54:24    479s] Saved padding area to DB
[04/28 00:54:24    479s] OPERPROF:   Starting spSectionHeadInit at level 2, MEM:2609.0M, EPOCH TIME: 1745816064.473903
[04/28 00:54:24    479s] OPERPROF:   Finished spSectionHeadInit at level 2, CPU:0.010, REAL:0.003, MEM:2609.0M, EPOCH TIME: 1745816064.476961
[04/28 00:54:24    479s] OPERPROF:   Starting spMoveGatedClock at level 2, MEM:2609.0M, EPOCH TIME: 1745816064.480653
[04/28 00:54:24    479s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[04/28 00:54:24    479s] OPERPROF:   Finished spMoveGatedClock at level 2, CPU:0.000, REAL:0.005, MEM:2609.0M, EPOCH TIME: 1745816064.485579
[04/28 00:54:24    479s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:54:24    479s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:54:24    479s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2609.0M, EPOCH TIME: 1745816064.488896
[04/28 00:54:24    479s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2609.0M, EPOCH TIME: 1745816064.489097
[04/28 00:54:24    479s] OPERPROF: Finished IPDeleteSPData at level 1, CPU:0.030, REAL:0.020, MEM:2609.0M, EPOCH TIME: 1745816064.492347
[04/28 00:54:24    479s] 
[04/28 00:54:24    479s] Finished Incremental Placement (cpu=0:00:51.3, real=0:00:51.0, mem=2609.0M)
[04/28 00:54:24    479s] CongRepair sets shifter mode to gplace
[04/28 00:54:24    479s] TDRefine: refinePlace mode is spiral
[04/28 00:54:24    479s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2609.0M, EPOCH TIME: 1745816064.494911
[04/28 00:54:24    479s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2609.0M, EPOCH TIME: 1745816064.494976
[04/28 00:54:24    479s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2609.0M, EPOCH TIME: 1745816064.495056
[04/28 00:54:24    479s] Processing tracks to init pin-track alignment.
[04/28 00:54:24    479s] z: 2, totalTracks: 1
[04/28 00:54:24    479s] z: 4, totalTracks: 1
[04/28 00:54:24    479s] z: 6, totalTracks: 1
[04/28 00:54:24    479s] z: 8, totalTracks: 1
[04/28 00:54:24    479s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/28 00:54:24    480s] All LLGs are deleted
[04/28 00:54:24    480s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:54:24    480s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:54:24    480s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2609.0M, EPOCH TIME: 1745816064.508058
[04/28 00:54:24    480s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:2609.0M, EPOCH TIME: 1745816064.508407
[04/28 00:54:24    480s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2609.0M, EPOCH TIME: 1745816064.513761
[04/28 00:54:24    480s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:54:24    480s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:54:24    480s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2609.0M, EPOCH TIME: 1745816064.515442
[04/28 00:54:24    480s] Max number of tech site patterns supported in site array is 256.
[04/28 00:54:24    480s] Core basic site is CoreSite
[04/28 00:54:24    480s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:2609.0M, EPOCH TIME: 1745816064.541378
[04/28 00:54:24    480s] After signature check, allow fast init is true, keep pre-filter is true.
[04/28 00:54:24    480s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/28 00:54:24    480s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.010, REAL:0.012, MEM:2609.0M, EPOCH TIME: 1745816064.553601
[04/28 00:54:24    480s] Fast DP-INIT is on for default
[04/28 00:54:24    480s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/28 00:54:24    480s] Atter site array init, number of instance map data is 0.
[04/28 00:54:24    480s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:0.040, REAL:0.044, MEM:2609.0M, EPOCH TIME: 1745816064.559205
[04/28 00:54:24    480s] 
[04/28 00:54:24    480s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/28 00:54:24    480s] OPERPROF:         Starting CMU at level 5, MEM:2609.0M, EPOCH TIME: 1745816064.561511
[04/28 00:54:24    480s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.002, MEM:2609.0M, EPOCH TIME: 1745816064.563307
[04/28 00:54:24    480s] 
[04/28 00:54:24    480s] Bad Lib Cell Checking (CMU) is done! (0)
[04/28 00:54:24    480s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.050, REAL:0.052, MEM:2609.0M, EPOCH TIME: 1745816064.565499
[04/28 00:54:24    480s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2609.0M, EPOCH TIME: 1745816064.565551
[04/28 00:54:24    480s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.001, MEM:2609.0M, EPOCH TIME: 1745816064.566060
[04/28 00:54:24    480s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2609.0MB).
[04/28 00:54:24    480s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.070, REAL:0.074, MEM:2609.0M, EPOCH TIME: 1745816064.569269
[04/28 00:54:24    480s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.070, REAL:0.074, MEM:2609.0M, EPOCH TIME: 1745816064.569313
[04/28 00:54:24    480s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.36387.3
[04/28 00:54:24    480s] OPERPROF:   Starting RefinePlace at level 2, MEM:2609.0M, EPOCH TIME: 1745816064.569395
[04/28 00:54:24    480s] *** Starting place_detail (0:08:00 mem=2609.0M) ***
[04/28 00:54:24    480s] Total net bbox length = 3.761e+05 (1.903e+05 1.858e+05) (ext = 1.874e+04)
[04/28 00:54:24    480s] 
[04/28 00:54:24    480s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/28 00:54:24    480s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/28 00:54:24    480s] (I)      Default pattern map key = tpu_top_default.
[04/28 00:54:24    480s] (I)      Default pattern map key = tpu_top_default.
[04/28 00:54:24    480s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2609.0M, EPOCH TIME: 1745816064.602591
[04/28 00:54:24    480s] Starting refinePlace ...
[04/28 00:54:24    480s] (I)      Default pattern map key = tpu_top_default.
[04/28 00:54:24    480s] (I)      Default pattern map key = tpu_top_default.
[04/28 00:54:24    480s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2609.0M, EPOCH TIME: 1745816064.652313
[04/28 00:54:24    480s] DDP initSite1 nrRow 183 nrJob 183
[04/28 00:54:24    480s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2609.0M, EPOCH TIME: 1745816064.652480
[04/28 00:54:24    480s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2609.0M, EPOCH TIME: 1745816064.652885
[04/28 00:54:24    480s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2609.0M, EPOCH TIME: 1745816064.652945
[04/28 00:54:24    480s] DDP markSite nrRow 183 nrJob 183
[04/28 00:54:24    480s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.001, MEM:2609.0M, EPOCH TIME: 1745816064.653521
[04/28 00:54:24    480s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.000, REAL:0.001, MEM:2609.0M, EPOCH TIME: 1745816064.653571
[04/28 00:54:24    480s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[04/28 00:54:24    480s] OPERPROF:       Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, MEM:2609.0M, EPOCH TIME: 1745816064.673597
[04/28 00:54:24    480s] OPERPROF:         Starting AdvanceRowAssigner::cut row at level 5, MEM:2609.0M, EPOCH TIME: 1745816064.673659
[04/28 00:54:24    480s] OPERPROF:         Finished AdvanceRowAssigner::cut row at level 5, CPU:0.000, REAL:0.004, MEM:2609.0M, EPOCH TIME: 1745816064.677174
[04/28 00:54:24    480s] ** Cut row section cpu time 0:00:00.0.
[04/28 00:54:24    480s]  ** Cut row section real time 0:00:00.0.
[04/28 00:54:24    480s]  OPERPROF:       Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 4, CPU:0.000, REAL:0.004, MEM:2609.0M, EPOCH TIME: 1745816064.677299
[04/28 00:54:25    480s]   Spread Effort: high, pre-route mode, useDDP on.
[04/28 00:54:25    480s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:01.0, mem=2609.0MB) @(0:08:00 - 0:08:01).
[04/28 00:54:25    480s] Move report: preRPlace moves 25462 insts, mean move: 0.13 um, max move: 1.32 um 
[04/28 00:54:25    480s] 	Max move on inst (write_out/FE_OFC3492_n_1289): (219.59, 183.49) --> (220.20, 182.78)
[04/28 00:54:25    480s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: INVX2
[04/28 00:54:25    480s] wireLenOptFixPriorityInst 0 inst fixed
[04/28 00:54:25    480s] Placement tweakage begins.
[04/28 00:54:25    480s] wire length = 4.314e+05
[04/28 00:54:26    481s] wire length = 4.282e+05
[04/28 00:54:26    481s] Placement tweakage ends.
[04/28 00:54:26    481s] Move report: tweak moves 6006 insts, mean move: 1.85 um, max move: 19.80 um 
[04/28 00:54:26    481s] 	Max move on inst (systolic/FE_OFC1712_weight_queue_7__7__0): (272.00, 285.38) --> (291.80, 285.38)
[04/28 00:54:26    481s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:01.3, real=0:00:01.0, mem=2609.0MB) @(0:08:01 - 0:08:02).
[04/28 00:54:26    481s] 
[04/28 00:54:26    481s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[04/28 00:54:27    482s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f2546d8e4b0.
[04/28 00:54:27    482s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[04/28 00:54:27    482s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[04/28 00:54:27    482s] [CPU] RefinePlace/Spiral (cpu=0:00:00.3, real=0:00:00.0)
[04/28 00:54:27    482s] [CPU] RefinePlace/Commit (cpu=0:00:00.5, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.5, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[04/28 00:54:27    482s] [CPU] RefinePlace/Legalization (cpu=0:00:00.9, real=0:00:01.0, mem=2577.0MB) @(0:08:02 - 0:08:03).
[04/28 00:54:27    482s] Move report: Detail placement moves 25462 insts, mean move: 0.55 um, max move: 19.79 um 
[04/28 00:54:27    482s] 	Max move on inst (systolic/FE_OFC1712_weight_queue_7__7__0): (272.03, 285.36) --> (291.80, 285.38)
[04/28 00:54:27    482s] 	Runtime: CPU: 0:00:02.7 REAL: 0:00:03.0 MEM: 2577.0MB
[04/28 00:54:27    482s] Statistics of distance of Instance movement in refine placement:
[04/28 00:54:27    482s]   maximum (X+Y) =        19.79 um
[04/28 00:54:27    482s]   inst (systolic/FE_OFC1712_weight_queue_7__7__0) with max move: (272.033, 285.356) -> (291.8, 285.38)
[04/28 00:54:27    482s]   mean    (X+Y) =         0.55 um
[04/28 00:54:27    482s] Summary Report:
[04/28 00:54:27    482s] Instances move: 25462 (out of 25463 movable)
[04/28 00:54:27    482s] Instances flipped: 0
[04/28 00:54:27    482s] Mean displacement: 0.55 um
[04/28 00:54:27    482s] Max displacement: 19.79 um (Instance: systolic/FE_OFC1712_weight_queue_7__7__0) (272.033, 285.356) -> (291.8, 285.38)
[04/28 00:54:27    482s] Total instances moved : 25462
[04/28 00:54:27    482s] 	Length: 2 sites, height: 1 rows, site name: CoreSite, cell type: INVX1
[04/28 00:54:27    482s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:2.700, REAL:2.691, MEM:2577.0M, EPOCH TIME: 1745816067.293835
[04/28 00:54:27    482s] Total net bbox length = 3.738e+05 (1.884e+05 1.855e+05) (ext = 1.873e+04)
[04/28 00:54:27    482s] Runtime: CPU: 0:00:02.7 REAL: 0:00:03.0 MEM: 2577.0MB
[04/28 00:54:27    482s] [CPU] RefinePlace/total (cpu=0:00:02.7, real=0:00:03.0, mem=2577.0MB) @(0:08:00 - 0:08:03).
[04/28 00:54:27    482s] *** Finished place_detail (0:08:03 mem=2577.0M) ***
[04/28 00:54:27    482s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.36387.3
[04/28 00:54:27    482s] OPERPROF:   Finished RefinePlace at level 2, CPU:2.740, REAL:2.733, MEM:2577.0M, EPOCH TIME: 1745816067.302799
[04/28 00:54:27    482s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2577.0M, EPOCH TIME: 1745816067.302858
[04/28 00:54:27    482s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:25463).
[04/28 00:54:27    482s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:54:27    482s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:54:27    482s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:54:27    482s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.090, REAL:0.091, MEM:2539.0M, EPOCH TIME: 1745816067.394132
[04/28 00:54:27    482s] OPERPROF: Finished RefinePlace2 at level 1, CPU:2.900, REAL:2.899, MEM:2539.0M, EPOCH TIME: 1745816067.394366
[04/28 00:54:27    482s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2539.0M, EPOCH TIME: 1745816067.395084
[04/28 00:54:27    482s] Starting Early Global Route congestion estimation: mem = 2539.0M
[04/28 00:54:27    482s] (I)      ==================== Layers =====================
[04/28 00:54:27    482s] (I)      +-----+----+---------+---------+--------+-------+
[04/28 00:54:27    482s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[04/28 00:54:27    482s] (I)      +-----+----+---------+---------+--------+-------+
[04/28 00:54:27    482s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[04/28 00:54:27    482s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[04/28 00:54:27    482s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[04/28 00:54:27    482s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[04/28 00:54:27    482s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[04/28 00:54:27    482s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[04/28 00:54:27    482s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[04/28 00:54:27    482s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[04/28 00:54:27    482s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[04/28 00:54:27    482s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[04/28 00:54:27    482s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[04/28 00:54:27    482s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[04/28 00:54:27    482s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[04/28 00:54:27    482s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[04/28 00:54:27    482s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[04/28 00:54:27    482s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[04/28 00:54:27    482s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[04/28 00:54:27    482s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[04/28 00:54:27    482s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[04/28 00:54:27    482s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[04/28 00:54:27    482s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[04/28 00:54:27    482s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[04/28 00:54:27    482s] (I)      +-----+----+---------+---------+--------+-------+
[04/28 00:54:27    482s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[04/28 00:54:27    482s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[04/28 00:54:27    482s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[04/28 00:54:27    482s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[04/28 00:54:27    482s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[04/28 00:54:27    482s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[04/28 00:54:27    482s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[04/28 00:54:27    482s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[04/28 00:54:27    482s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[04/28 00:54:27    482s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[04/28 00:54:27    482s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[04/28 00:54:27    482s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[04/28 00:54:27    482s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[04/28 00:54:27    482s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[04/28 00:54:27    482s] (I)      +-----+----+---------+---------+--------+-------+
[04/28 00:54:27    482s] (I)      Started Import and model ( Curr Mem: 2538.99 MB )
[04/28 00:54:27    482s] (I)      Default pattern map key = tpu_top_default.
[04/28 00:54:27    483s] (I)      == Non-default Options ==
[04/28 00:54:27    483s] (I)      Maximum routing layer                              : 11
[04/28 00:54:27    483s] (I)      Number of threads                                  : 1
[04/28 00:54:27    483s] (I)      Use non-blocking free Dbs wires                    : false
[04/28 00:54:27    483s] (I)      Method to set GCell size                           : row
[04/28 00:54:27    483s] (I)      Counted 109417 PG shapes. We will not process PG shapes layer by layer.
[04/28 00:54:27    483s] (I)      Use row-based GCell size
[04/28 00:54:27    483s] (I)      Use row-based GCell align
[04/28 00:54:27    483s] (I)      layer 0 area = 80000
[04/28 00:54:27    483s] (I)      layer 1 area = 80000
[04/28 00:54:27    483s] (I)      layer 2 area = 80000
[04/28 00:54:27    483s] (I)      layer 3 area = 80000
[04/28 00:54:27    483s] (I)      layer 4 area = 80000
[04/28 00:54:27    483s] (I)      layer 5 area = 80000
[04/28 00:54:27    483s] (I)      layer 6 area = 80000
[04/28 00:54:27    483s] (I)      layer 7 area = 80000
[04/28 00:54:27    483s] (I)      layer 8 area = 80000
[04/28 00:54:27    483s] (I)      layer 9 area = 400000
[04/28 00:54:27    483s] (I)      layer 10 area = 400000
[04/28 00:54:27    483s] (I)      GCell unit size   : 3420
[04/28 00:54:27    483s] (I)      GCell multiplier  : 1
[04/28 00:54:27    483s] (I)      GCell row height  : 3420
[04/28 00:54:27    483s] (I)      Actual row height : 3420
[04/28 00:54:27    483s] (I)      GCell align ref   : 20000 20140
[04/28 00:54:27    483s] [NR-eGR] Track table information for default rule: 
[04/28 00:54:27    483s] [NR-eGR] Metal1 has single uniform track structure
[04/28 00:54:27    483s] [NR-eGR] Metal2 has single uniform track structure
[04/28 00:54:27    483s] [NR-eGR] Metal3 has single uniform track structure
[04/28 00:54:27    483s] [NR-eGR] Metal4 has single uniform track structure
[04/28 00:54:27    483s] [NR-eGR] Metal5 has single uniform track structure
[04/28 00:54:27    483s] [NR-eGR] Metal6 has single uniform track structure
[04/28 00:54:27    483s] [NR-eGR] Metal7 has single uniform track structure
[04/28 00:54:27    483s] [NR-eGR] Metal8 has single uniform track structure
[04/28 00:54:27    483s] [NR-eGR] Metal9 has single uniform track structure
[04/28 00:54:27    483s] [NR-eGR] Metal10 has single uniform track structure
[04/28 00:54:27    483s] [NR-eGR] Metal11 has single uniform track structure
[04/28 00:54:27    483s] (I)      ==================== Default via =====================
[04/28 00:54:27    483s] (I)      +----+------------------+----------------------------+
[04/28 00:54:27    483s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[04/28 00:54:27    483s] (I)      +----+------------------+----------------------------+
[04/28 00:54:27    483s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[04/28 00:54:27    483s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[04/28 00:54:27    483s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[04/28 00:54:27    483s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[04/28 00:54:27    483s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[04/28 00:54:27    483s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[04/28 00:54:27    483s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[04/28 00:54:27    483s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[04/28 00:54:27    483s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[04/28 00:54:27    483s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[04/28 00:54:27    483s] (I)      +----+------------------+----------------------------+
[04/28 00:54:27    483s] [NR-eGR] Read 205543 PG shapes
[04/28 00:54:27    483s] [NR-eGR] Read 0 clock shapes
[04/28 00:54:27    483s] [NR-eGR] Read 0 other shapes
[04/28 00:54:27    483s] [NR-eGR] #Routing Blockages  : 0
[04/28 00:54:27    483s] [NR-eGR] #Instance Blockages : 0
[04/28 00:54:27    483s] [NR-eGR] #PG Blockages       : 205543
[04/28 00:54:27    483s] [NR-eGR] #Halo Blockages     : 0
[04/28 00:54:27    483s] [NR-eGR] #Boundary Blockages : 0
[04/28 00:54:27    483s] [NR-eGR] #Clock Blockages    : 0
[04/28 00:54:27    483s] [NR-eGR] #Other Blockages    : 0
[04/28 00:54:27    483s] (I)      Design has 0 blackboxes considered as all layer blockages.
[04/28 00:54:27    483s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/28 00:54:27    483s] [NR-eGR] Read 29606 nets ( ignored 0 )
[04/28 00:54:27    483s] (I)      early_global_route_priority property id does not exist.
[04/28 00:54:27    483s] (I)      Read Num Blocks=205543  Num Prerouted Wires=0  Num CS=0
[04/28 00:54:27    483s] (I)      Layer 1 (V) : #blockages 24104 : #preroutes 0
[04/28 00:54:27    483s] (I)      Layer 2 (H) : #blockages 24104 : #preroutes 0
[04/28 00:54:27    483s] (I)      Layer 3 (V) : #blockages 24104 : #preroutes 0
[04/28 00:54:27    483s] (I)      Layer 4 (H) : #blockages 24104 : #preroutes 0
[04/28 00:54:27    483s] (I)      Layer 5 (V) : #blockages 24104 : #preroutes 0
[04/28 00:54:27    483s] (I)      Layer 6 (H) : #blockages 24104 : #preroutes 0
[04/28 00:54:27    483s] (I)      Layer 7 (V) : #blockages 24104 : #preroutes 0
[04/28 00:54:27    483s] (I)      Layer 8 (H) : #blockages 24104 : #preroutes 0
[04/28 00:54:27    483s] (I)      Layer 9 (V) : #blockages 12445 : #preroutes 0
[04/28 00:54:27    483s] (I)      Layer 10 (H) : #blockages 266 : #preroutes 0
[04/28 00:54:27    483s] (I)      Number of ignored nets                =      0
[04/28 00:54:27    483s] (I)      Number of connected nets              =      0
[04/28 00:54:27    483s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[04/28 00:54:27    483s] (I)      Number of clock nets                  =      1.  Ignored: No
[04/28 00:54:27    483s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[04/28 00:54:27    483s] (I)      Number of special nets                =      0.  Ignored: Yes
[04/28 00:54:27    483s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[04/28 00:54:27    483s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[04/28 00:54:27    483s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[04/28 00:54:27    483s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[04/28 00:54:27    483s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/28 00:54:27    483s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/28 00:54:27    483s] (I)      Ndr track 0 does not exist
[04/28 00:54:27    483s] (I)      ---------------------Grid Graph Info--------------------
[04/28 00:54:27    483s] (I)      Routing area        : (0, 0) - (672800, 666140)
[04/28 00:54:27    483s] (I)      Core area           : (20000, 20140) - (652800, 646000)
[04/28 00:54:27    483s] (I)      Site width          :   400  (dbu)
[04/28 00:54:27    483s] (I)      Row height          :  3420  (dbu)
[04/28 00:54:27    483s] (I)      GCell row height    :  3420  (dbu)
[04/28 00:54:27    483s] (I)      GCell width         :  3420  (dbu)
[04/28 00:54:27    483s] (I)      GCell height        :  3420  (dbu)
[04/28 00:54:27    483s] (I)      Grid                :   196   194    11
[04/28 00:54:27    483s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[04/28 00:54:27    483s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[04/28 00:54:27    483s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[04/28 00:54:27    483s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[04/28 00:54:27    483s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[04/28 00:54:27    483s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[04/28 00:54:27    483s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[04/28 00:54:27    483s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200  1330
[04/28 00:54:27    483s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[04/28 00:54:27    483s] (I)      Total num of tracks :  1753  1682  1753  1682  1753  1682  1753  1682  1753   672   700
[04/28 00:54:27    483s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[04/28 00:54:27    483s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[04/28 00:54:27    483s] (I)      --------------------------------------------------------
[04/28 00:54:27    483s] 
[04/28 00:54:27    483s] [NR-eGR] ============ Routing rule table ============
[04/28 00:54:27    483s] [NR-eGR] Rule id: 0  Nets: 29606
[04/28 00:54:27    483s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[04/28 00:54:27    483s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[04/28 00:54:27    483s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[04/28 00:54:27    483s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[04/28 00:54:27    483s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[04/28 00:54:27    483s] [NR-eGR] ========================================
[04/28 00:54:27    483s] [NR-eGR] 
[04/28 00:54:27    483s] (I)      =============== Blocked Tracks ===============
[04/28 00:54:27    483s] (I)      +-------+---------+----------+---------------+
[04/28 00:54:27    483s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[04/28 00:54:27    483s] (I)      +-------+---------+----------+---------------+
[04/28 00:54:27    483s] (I)      |     1 |       0 |        0 |         0.00% |
[04/28 00:54:27    483s] (I)      |     2 |  326308 |    73784 |        22.61% |
[04/28 00:54:27    483s] (I)      |     3 |  343588 |    30360 |         8.84% |
[04/28 00:54:27    483s] (I)      |     4 |  326308 |    73784 |        22.61% |
[04/28 00:54:27    483s] (I)      |     5 |  343588 |    30360 |         8.84% |
[04/28 00:54:27    483s] (I)      |     6 |  326308 |    73784 |        22.61% |
[04/28 00:54:27    483s] (I)      |     7 |  343588 |    30360 |         8.84% |
[04/28 00:54:27    483s] (I)      |     8 |  326308 |    73784 |        22.61% |
[04/28 00:54:27    483s] (I)      |     9 |  343588 |    31464 |         9.16% |
[04/28 00:54:27    483s] (I)      |    10 |  130368 |    37453 |        28.73% |
[04/28 00:54:27    483s] (I)      |    11 |  137200 |     1880 |         1.37% |
[04/28 00:54:27    483s] (I)      +-------+---------+----------+---------------+
[04/28 00:54:27    483s] (I)      Finished Import and model ( CPU: 0.26 sec, Real: 0.26 sec, Curr Mem: 2551.86 MB )
[04/28 00:54:27    483s] (I)      Reset routing kernel
[04/28 00:54:27    483s] (I)      Started Global Routing ( Curr Mem: 2551.86 MB )
[04/28 00:54:27    483s] (I)      totalPins=91428  totalGlobalPin=87004 (95.16%)
[04/28 00:54:27    483s] (I)      total 2D Cap : 2742485 = (1438962 H, 1303523 V)
[04/28 00:54:27    483s] (I)      
[04/28 00:54:27    483s] (I)      ============  Phase 1a Route ============
[04/28 00:54:27    483s] [NR-eGR] Layer group 1: route 29606 net(s) in layer range [2, 11]
[04/28 00:54:27    483s] (I)      Usage: 242720 = (122298 H, 120422 V) = (8.50% H, 9.24% V) = (2.091e+05um H, 2.059e+05um V)
[04/28 00:54:27    483s] (I)      
[04/28 00:54:27    483s] (I)      ============  Phase 1b Route ============
[04/28 00:54:27    483s] (I)      Usage: 242720 = (122298 H, 120422 V) = (8.50% H, 9.24% V) = (2.091e+05um H, 2.059e+05um V)
[04/28 00:54:27    483s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.150512e+05um
[04/28 00:54:27    483s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[04/28 00:54:27    483s] (I)      Congestion threshold : each 60.00, sum 90.00
[04/28 00:54:27    483s] (I)      
[04/28 00:54:27    483s] (I)      ============  Phase 1c Route ============
[04/28 00:54:27    483s] (I)      Usage: 242720 = (122298 H, 120422 V) = (8.50% H, 9.24% V) = (2.091e+05um H, 2.059e+05um V)
[04/28 00:54:27    483s] (I)      
[04/28 00:54:27    483s] (I)      ============  Phase 1d Route ============
[04/28 00:54:27    483s] (I)      Usage: 242720 = (122298 H, 120422 V) = (8.50% H, 9.24% V) = (2.091e+05um H, 2.059e+05um V)
[04/28 00:54:27    483s] (I)      
[04/28 00:54:27    483s] (I)      ============  Phase 1e Route ============
[04/28 00:54:27    483s] (I)      Usage: 242720 = (122298 H, 120422 V) = (8.50% H, 9.24% V) = (2.091e+05um H, 2.059e+05um V)
[04/28 00:54:27    483s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.150512e+05um
[04/28 00:54:27    483s] (I)      
[04/28 00:54:27    483s] (I)      ============  Phase 1l Route ============
[04/28 00:54:27    483s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[04/28 00:54:27    483s] (I)      Layer  2:     304704    100988        11           0      323429    ( 0.00%) 
[04/28 00:54:27    483s] (I)      Layer  3:     328081     96570         0           0      340470    ( 0.00%) 
[04/28 00:54:27    483s] (I)      Layer  4:     304704     51487         0           0      323429    ( 0.00%) 
[04/28 00:54:27    483s] (I)      Layer  5:     328081     26391         0           0      340470    ( 0.00%) 
[04/28 00:54:27    483s] (I)      Layer  6:     304704      4465         0           0      323429    ( 0.00%) 
[04/28 00:54:27    483s] (I)      Layer  7:     328081      3045         0           0      340470    ( 0.00%) 
[04/28 00:54:27    483s] (I)      Layer  8:     304704        11         0           0      323429    ( 0.00%) 
[04/28 00:54:27    483s] (I)      Layer  9:     327627        64         0           0      340470    ( 0.00%) 
[04/28 00:54:27    483s] (I)      Layer 10:      92243         0         0        6327      123045    ( 4.89%) 
[04/28 00:54:27    483s] (I)      Layer 11:     134620         0         0         673      135515    ( 0.49%) 
[04/28 00:54:27    483s] (I)      Total:       2757549    283021        11        7000     2914154    ( 0.24%) 
[04/28 00:54:27    483s] (I)      
[04/28 00:54:27    483s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/28 00:54:27    483s] [NR-eGR]                        OverCon            
[04/28 00:54:27    483s] [NR-eGR]                         #Gcell     %Gcell
[04/28 00:54:27    483s] [NR-eGR]        Layer             (1-2)    OverCon
[04/28 00:54:27    483s] [NR-eGR] ----------------------------------------------
[04/28 00:54:27    483s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[04/28 00:54:27    483s] [NR-eGR]  Metal2 ( 2)         9( 0.02%)   ( 0.02%) 
[04/28 00:54:27    483s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[04/28 00:54:27    483s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[04/28 00:54:27    483s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[04/28 00:54:27    483s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[04/28 00:54:27    483s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[04/28 00:54:27    483s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[04/28 00:54:27    483s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[04/28 00:54:27    483s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[04/28 00:54:27    483s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[04/28 00:54:27    483s] [NR-eGR] ----------------------------------------------
[04/28 00:54:27    483s] [NR-eGR]        Total         9( 0.00%)   ( 0.00%) 
[04/28 00:54:27    483s] [NR-eGR] 
[04/28 00:54:27    483s] (I)      Finished Global Routing ( CPU: 0.32 sec, Real: 0.32 sec, Curr Mem: 2559.87 MB )
[04/28 00:54:27    483s] (I)      total 2D Cap : 2780310 = (1455947 H, 1324363 V)
[04/28 00:54:27    483s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[04/28 00:54:27    483s] Early Global Route congestion estimation runtime: 0.60 seconds, mem = 2559.9M
[04/28 00:54:27    483s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.590, REAL:0.600, MEM:2559.9M, EPOCH TIME: 1745816067.995435
[04/28 00:54:27    483s] OPERPROF: Starting HotSpotCal at level 1, MEM:2559.9M, EPOCH TIME: 1745816067.995490
[04/28 00:54:27    483s] [hotspot] +------------+---------------+---------------+
[04/28 00:54:27    483s] [hotspot] |            |   max hotspot | total hotspot |
[04/28 00:54:27    483s] [hotspot] +------------+---------------+---------------+
[04/28 00:54:27    483s] [hotspot] | normalized |          0.00 |          0.00 |
[04/28 00:54:27    483s] [hotspot] +------------+---------------+---------------+
[04/28 00:54:27    483s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/28 00:54:27    483s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/28 00:54:27    483s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.004, MEM:2575.9M, EPOCH TIME: 1745816067.999409
[04/28 00:54:28    483s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2575.9M, EPOCH TIME: 1745816068.001188
[04/28 00:54:28    483s] Starting Early Global Route wiring: mem = 2575.9M
[04/28 00:54:28    483s] (I)      ============= Track Assignment ============
[04/28 00:54:28    483s] (I)      Started Track Assignment (1T) ( Curr Mem: 2575.87 MB )
[04/28 00:54:28    483s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[04/28 00:54:28    483s] (I)      Run Multi-thread track assignment
[04/28 00:54:28    483s] (I)      Finished Track Assignment (1T) ( CPU: 0.36 sec, Real: 0.36 sec, Curr Mem: 2575.87 MB )
[04/28 00:54:28    483s] (I)      Started Export ( Curr Mem: 2575.87 MB )
[04/28 00:54:28    484s] [NR-eGR]                  Length (um)    Vias 
[04/28 00:54:28    484s] [NR-eGR] -------------------------------------
[04/28 00:54:28    484s] [NR-eGR]  Metal1   (1H)             0   90851 
[04/28 00:54:28    484s] [NR-eGR]  Metal2   (2V)        129097  131999 
[04/28 00:54:28    484s] [NR-eGR]  Metal3   (3H)        167300   11404 
[04/28 00:54:28    484s] [NR-eGR]  Metal4   (4V)         86459    4150 
[04/28 00:54:28    484s] [NR-eGR]  Metal5   (5H)         44971     536 
[04/28 00:54:28    484s] [NR-eGR]  Metal6   (6V)          7476     340 
[04/28 00:54:28    484s] [NR-eGR]  Metal7   (7H)          5232      14 
[04/28 00:54:28    484s] [NR-eGR]  Metal8   (8V)            14      13 
[04/28 00:54:28    484s] [NR-eGR]  Metal9   (9H)           111       2 
[04/28 00:54:28    484s] [NR-eGR]  Metal10  (10V)            0       0 
[04/28 00:54:28    484s] [NR-eGR]  Metal11  (11H)            0       0 
[04/28 00:54:28    484s] [NR-eGR] -------------------------------------
[04/28 00:54:28    484s] [NR-eGR]           Total       440659  239309 
[04/28 00:54:28    484s] [NR-eGR] --------------------------------------------------------------------------
[04/28 00:54:28    484s] [NR-eGR] Total half perimeter of net bounding box: 373849um
[04/28 00:54:28    484s] [NR-eGR] Total length: 440659um, number of vias: 239309
[04/28 00:54:28    484s] [NR-eGR] --------------------------------------------------------------------------
[04/28 00:54:28    484s] [NR-eGR] Total eGR-routed clock nets wire length: 10513um, number of vias: 8251
[04/28 00:54:28    484s] [NR-eGR] --------------------------------------------------------------------------
[04/28 00:54:28    484s] (I)      Finished Export ( CPU: 0.25 sec, Real: 0.25 sec, Curr Mem: 2575.87 MB )
[04/28 00:54:28    484s] Early Global Route wiring runtime: 0.67 seconds, mem = 2560.9M
[04/28 00:54:28    484s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.670, REAL:0.667, MEM:2560.9M, EPOCH TIME: 1745816068.668254
[04/28 00:54:28    484s] SKP cleared!
[04/28 00:54:28    484s] 0 delay mode for cte disabled.
[04/28 00:54:28    484s] 
[04/28 00:54:28    484s] *** Finished incrementalPlace (cpu=0:00:56.2, real=0:00:56.0)***
[04/28 00:54:28    484s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2560.9M, EPOCH TIME: 1745816068.701208
[04/28 00:54:28    484s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:54:28    484s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:54:28    484s] All LLGs are deleted
[04/28 00:54:28    484s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:54:28    484s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:54:28    484s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2560.9M, EPOCH TIME: 1745816068.701433
[04/28 00:54:28    484s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2560.9M, EPOCH TIME: 1745816068.701512
[04/28 00:54:28    484s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.010, REAL:0.010, MEM:2487.9M, EPOCH TIME: 1745816068.711688
[04/28 00:54:28    484s] Start to check current routing status for nets...
[04/28 00:54:28    484s] All nets are already routed correctly.
[04/28 00:54:28    484s] End to check current routing status for nets (mem=2487.9M)
[04/28 00:54:28    484s] Extraction called for design 'tpu_top' of instances=25463 and nets=29627 using extraction engine 'pre_route' .
[04/28 00:54:28    484s] pre_route RC Extraction called for design tpu_top.
[04/28 00:54:28    484s] RC Extraction called in multi-corner(1) mode.
[04/28 00:54:28    484s] RCMode: PreRoute
[04/28 00:54:28    484s]       RC Corner Indexes            0   
[04/28 00:54:28    484s] Capacitance Scaling Factor   : 1.00000 
[04/28 00:54:28    484s] Resistance Scaling Factor    : 1.00000 
[04/28 00:54:28    484s] Clock Cap. Scaling Factor    : 1.00000 
[04/28 00:54:28    484s] Clock Res. Scaling Factor    : 1.00000 
[04/28 00:54:28    484s] Shrink Factor                : 0.90000
[04/28 00:54:28    484s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/28 00:54:28    484s] Using capacitance table file ...
[04/28 00:54:28    484s] 
[04/28 00:54:28    484s] Trim Metal Layers:
[04/28 00:54:28    484s] LayerId::1 widthSet size::4
[04/28 00:54:28    484s] LayerId::2 widthSet size::4
[04/28 00:54:28    484s] LayerId::3 widthSet size::4
[04/28 00:54:28    484s] LayerId::4 widthSet size::4
[04/28 00:54:28    484s] LayerId::5 widthSet size::4
[04/28 00:54:28    484s] LayerId::6 widthSet size::4
[04/28 00:54:28    484s] LayerId::7 widthSet size::5
[04/28 00:54:28    484s] LayerId::8 widthSet size::5
[04/28 00:54:28    484s] LayerId::9 widthSet size::5
[04/28 00:54:28    484s] LayerId::10 widthSet size::4
[04/28 00:54:28    484s] LayerId::11 widthSet size::3
[04/28 00:54:28    484s] eee: pegSigSF::1.070000
[04/28 00:54:28    484s] Updating RC grid for preRoute extraction ...
[04/28 00:54:28    484s] Initializing multi-corner capacitance tables ... 
[04/28 00:54:29    484s] Initializing multi-corner resistance tables ...
[04/28 00:54:29    484s] Creating RPSQ from WeeR and WRes ...
[04/28 00:54:29    484s] eee: l::1 avDens::0.101212 usedTrk::3461.442719 availTrk::34200.000000 sigTrk::3461.442719
[04/28 00:54:29    484s] eee: l::2 avDens::0.228894 usedTrk::7593.330445 availTrk::33174.000000 sigTrk::7593.330445
[04/28 00:54:29    484s] eee: l::3 avDens::0.279038 usedTrk::9869.557399 availTrk::35370.000000 sigTrk::9869.557399
[04/28 00:54:29    484s] eee: l::4 avDens::0.151699 usedTrk::5123.262551 availTrk::33772.500000 sigTrk::5123.262551
[04/28 00:54:29    484s] eee: l::5 avDens::0.092831 usedTrk::2640.106635 availTrk::28440.000000 sigTrk::2640.106635
[04/28 00:54:29    484s] eee: l::6 avDens::0.024943 usedTrk::437.193568 availTrk::17527.500000 sigTrk::437.193568
[04/28 00:54:29    484s] eee: l::7 avDens::0.042496 usedTrk::305.967836 availTrk::7200.000000 sigTrk::305.967836
[04/28 00:54:29    484s] eee: l::8 avDens::0.001850 usedTrk::0.790936 availTrk::427.500000 sigTrk::0.790936
[04/28 00:54:29    484s] eee: l::9 avDens::0.011977 usedTrk::6.467836 availTrk::540.000000 sigTrk::6.467836
[04/28 00:54:29    484s] eee: l::10 avDens::0.182731 usedTrk::2499.761551 availTrk::13680.000000 sigTrk::2499.761551
[04/28 00:54:29    484s] eee: l::11 avDens::0.052558 usedTrk::113.525817 availTrk::2160.000000 sigTrk::113.525817
[04/28 00:54:29    484s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[04/28 00:54:29    484s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.249427 uaWl=1.000000 uaWlH=0.327377 aWlH=0.000000 lMod=0 pMax=0.832200 pMod=82 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[04/28 00:54:29    485s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 2487.871M)
[04/28 00:54:30    485s] Compute RC Scale Done ...
[04/28 00:54:30    485s] **opt_design ... cpu = 0:05:33, real = 0:05:56, mem = 1740.5M, totSessionCpu=0:08:06 **
[04/28 00:54:30    485s] AAE_INFO: opIsDesignInPostRouteState() is 0
[04/28 00:54:30    485s] #################################################################################
[04/28 00:54:30    485s] # Design Stage: PreRoute
[04/28 00:54:30    485s] # Design Name: tpu_top
[04/28 00:54:30    485s] # Design Mode: 45nm
[04/28 00:54:30    485s] # Analysis Mode: MMMC Non-OCV 
[04/28 00:54:30    485s] # Parasitics Mode: No SPEF/RCDB 
[04/28 00:54:30    485s] # Signoff Settings: SI Off 
[04/28 00:54:30    485s] #################################################################################
[04/28 00:54:31    486s] Calculate delays in BcWc mode...
[04/28 00:54:31    486s] Topological Sorting (REAL = 0:00:00.0, MEM = 2495.5M, InitMEM = 2495.5M)
[04/28 00:54:31    486s] Start delay calculation (fullDC) (1 T). (MEM=2495.49)
[04/28 00:54:31    486s] End AAE Lib Interpolated Model. (MEM=2495.49 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/28 00:54:36    491s] Total number of fetched objects 29606
[04/28 00:54:36    491s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[04/28 00:54:36    491s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[04/28 00:54:36    491s] End delay calculation. (MEM=2519.18 CPU=0:00:04.1 REAL=0:00:04.0)
[04/28 00:54:36    491s] End delay calculation (fullDC). (MEM=2519.18 CPU=0:00:05.0 REAL=0:00:05.0)
[04/28 00:54:36    491s] *** CDM Built up (cpu=0:00:06.0  real=0:00:06.0  mem= 2519.2M) ***
[04/28 00:54:36    492s] *** IncrReplace #2 [finish] (place_opt_design #1) : cpu/real = 0:01:04.4/0:01:04.3 (1.0), totSession cpu/real = 0:08:12.4/0:09:02.2 (0.9), mem = 2519.2M
[04/28 00:54:36    492s] 
[04/28 00:54:36    492s] =============================================================================================
[04/28 00:54:36    492s]  Step TAT Report : IncrReplace #2 / place_opt_design #1                         21.17-s075_1
[04/28 00:54:36    492s] =============================================================================================
[04/28 00:54:36    492s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/28 00:54:36    492s] ---------------------------------------------------------------------------------------------
[04/28 00:54:36    492s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/28 00:54:36    492s] [ ExtractRC              ]      1   0:00:00.7  (   1.1 % )     0:00:00.7 /  0:00:00.7    1.0
[04/28 00:54:36    492s] [ TimingUpdate           ]      4   0:00:01.8  (   2.7 % )     0:00:01.8 /  0:00:01.8    1.0
[04/28 00:54:36    492s] [ FullDelayCalc          ]      1   0:00:05.9  (   9.1 % )     0:00:05.9 /  0:00:06.0    1.0
[04/28 00:54:36    492s] [ MISC                   ]          0:00:55.9  (  87.0 % )     0:00:55.9 /  0:00:55.9    1.0
[04/28 00:54:36    492s] ---------------------------------------------------------------------------------------------
[04/28 00:54:36    492s]  IncrReplace #2 TOTAL               0:01:04.3  ( 100.0 % )     0:01:04.3 /  0:01:04.4    1.0
[04/28 00:54:36    492s] ---------------------------------------------------------------------------------------------
[04/28 00:54:36    492s] 
[04/28 00:54:37    493s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[04/28 00:54:37    493s] Deleting Lib Analyzer.
[04/28 00:54:37    493s] Begin: GigaOpt DRV Optimization
[04/28 00:54:37    493s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -preCTS
[04/28 00:54:37    493s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -preCTS
[04/28 00:54:37    493s] *** DrvOpt #4 [begin] (place_opt_design #1) : totSession cpu/real = 0:08:13.4/0:09:03.3 (0.9), mem = 2535.2M
[04/28 00:54:37    493s] Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
[04/28 00:54:37    493s] Info: 1 ideal net excluded from IPO operation.
[04/28 00:54:37    493s] Info: 1 clock net  excluded from IPO operation.
[04/28 00:54:37    493s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.36387.12
[04/28 00:54:37    493s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/28 00:54:37    493s] ### Creating PhyDesignMc. totSessionCpu=0:08:14 mem=2535.2M
[04/28 00:54:37    493s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/28 00:54:37    493s] OPERPROF: Starting DPlace-Init at level 1, MEM:2535.2M, EPOCH TIME: 1745816077.931596
[04/28 00:54:37    493s] Processing tracks to init pin-track alignment.
[04/28 00:54:37    493s] z: 2, totalTracks: 1
[04/28 00:54:37    493s] z: 4, totalTracks: 1
[04/28 00:54:37    493s] z: 6, totalTracks: 1
[04/28 00:54:37    493s] z: 8, totalTracks: 1
[04/28 00:54:37    493s] #spOpts: N=45 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[04/28 00:54:37    493s] All LLGs are deleted
[04/28 00:54:37    493s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:54:37    493s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:54:37    493s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2535.2M, EPOCH TIME: 1745816077.944949
[04/28 00:54:37    493s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2535.2M, EPOCH TIME: 1745816077.945334
[04/28 00:54:37    493s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2535.2M, EPOCH TIME: 1745816077.951835
[04/28 00:54:37    493s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:54:37    493s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:54:37    493s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2535.2M, EPOCH TIME: 1745816077.953581
[04/28 00:54:37    493s] Max number of tech site patterns supported in site array is 256.
[04/28 00:54:37    493s] Core basic site is CoreSite
[04/28 00:54:37    493s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2535.2M, EPOCH TIME: 1745816077.979716
[04/28 00:54:37    493s] After signature check, allow fast init is true, keep pre-filter is true.
[04/28 00:54:37    493s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/28 00:54:37    493s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.014, MEM:2535.2M, EPOCH TIME: 1745816077.993288
[04/28 00:54:37    493s] Fast DP-INIT is on for default
[04/28 00:54:37    493s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/28 00:54:37    493s] Atter site array init, number of instance map data is 0.
[04/28 00:54:37    493s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.040, REAL:0.046, MEM:2535.2M, EPOCH TIME: 1745816077.999476
[04/28 00:54:38    493s] 
[04/28 00:54:38    493s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/28 00:54:38    493s] OPERPROF:     Starting CMU at level 3, MEM:2535.2M, EPOCH TIME: 1745816078.001788
[04/28 00:54:38    493s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:2535.2M, EPOCH TIME: 1745816078.003448
[04/28 00:54:38    493s] 
[04/28 00:54:38    493s] Bad Lib Cell Checking (CMU) is done! (0)
[04/28 00:54:38    493s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.054, MEM:2535.2M, EPOCH TIME: 1745816078.005717
[04/28 00:54:38    493s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2535.2M, EPOCH TIME: 1745816078.005773
[04/28 00:54:38    493s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2535.2M, EPOCH TIME: 1745816078.006092
[04/28 00:54:38    493s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=2535.2MB).
[04/28 00:54:38    493s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.078, MEM:2535.2M, EPOCH TIME: 1745816078.009219
[04/28 00:54:38    493s] TotalInstCnt at PhyDesignMc Initialization: 25463
[04/28 00:54:38    493s] ### Creating PhyDesignMc, finished. totSessionCpu=0:08:14 mem=2535.2M
[04/28 00:54:38    493s] ### Creating RouteCongInterface, started
[04/28 00:54:38    493s] 
[04/28 00:54:38    493s] Creating Lib Analyzer ...
[04/28 00:54:38    493s] Total number of usable buffers from Lib Analyzer: 11 ( CLKBUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 BUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX16 CLKBUFX20)
[04/28 00:54:38    493s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[04/28 00:54:38    493s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[04/28 00:54:38    493s] 
[04/28 00:54:38    493s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[04/28 00:54:38    494s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:08:14 mem=2535.2M
[04/28 00:54:38    494s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:08:14 mem=2535.2M
[04/28 00:54:38    494s] Creating Lib Analyzer, finished. 
[04/28 00:54:38    494s] 
[04/28 00:54:38    494s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[04/28 00:54:38    494s] 
[04/28 00:54:38    494s] #optDebug: {0, 1.000}
[04/28 00:54:38    494s] ### Creating RouteCongInterface, finished
[04/28 00:54:38    494s] {MG  {7 0 3.9 0.100635}  {10 0 16.5 0.427446} }
[04/28 00:54:38    494s] ### Creating LA Mngr. totSessionCpu=0:08:15 mem=2535.2M
[04/28 00:54:38    494s] ### Creating LA Mngr, finished. totSessionCpu=0:08:15 mem=2535.2M
[04/28 00:54:39    495s] [GPS-DRV] Optimizer parameters ============================= 
[04/28 00:54:39    495s] [GPS-DRV] maxDensity (design): 0.95
[04/28 00:54:39    495s] [GPS-DRV] maxLocalDensity: 1.2
[04/28 00:54:39    495s] [GPS-DRV] MaxBufDistForPlaceBlk: 129 Microns
[04/28 00:54:39    495s] [GPS-DRV] All active and enabled setup views
[04/28 00:54:39    495s] [GPS-DRV]     wc
[04/28 00:54:39    495s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[04/28 00:54:39    495s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[04/28 00:54:39    495s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[04/28 00:54:39    495s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[04/28 00:54:39    495s] [GPS-DRV] timing-driven DRV settings {0 0 0 0 0 0}
[04/28 00:54:39    495s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2554.3M, EPOCH TIME: 1745816079.748475
[04/28 00:54:39    495s] Found 0 hard placement blockage before merging.
[04/28 00:54:39    495s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2554.3M, EPOCH TIME: 1745816079.748799
[04/28 00:54:39    495s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/28 00:54:39    495s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[04/28 00:54:39    495s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/28 00:54:39    495s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[04/28 00:54:39    495s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/28 00:54:40    495s] Info: violation cost 243.300400 (cap = 0.000000, tran = 243.300400, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/28 00:54:40    495s] |   484|  1871|    -0.84|     0|     0|     0.00|     0|     0|     0|     0|    -0.24|    -2.67|       0|       0|       0| 65.41%|          |         |
[04/28 00:54:43    499s] Info: violation cost 0.392411 (cap = 0.000000, tran = 0.392411, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/28 00:54:43    499s] |     4|     8|    -0.03|     0|     0|     0.00|     0|     0|     0|     0|    -0.09|    -1.40|     400|      10|     135| 66.17%| 0:00:03.0|  2654.6M|
[04/28 00:54:43    499s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/28 00:54:43    499s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.09|    -1.40|       3|       0|       1| 66.18%| 0:00:00.0|  2654.6M|
[04/28 00:54:43    499s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/28 00:54:43    499s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.09|    -1.40|       0|       0|       0| 66.18%| 0:00:00.0|  2654.6M|
[04/28 00:54:43    499s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/28 00:54:43    499s] Bottom Preferred Layer:
[04/28 00:54:43    499s]     None
[04/28 00:54:43    499s] Via Pillar Rule:
[04/28 00:54:43    499s]     None
[04/28 00:54:43    499s] Finished writing unified metrics of routing constraints.
[04/28 00:54:43    499s] 
[04/28 00:54:43    499s] *** Finish DRV Fixing (cpu=0:00:04.2 real=0:00:04.0 mem=2654.6M) ***
[04/28 00:54:43    499s] 
[04/28 00:54:43    499s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2654.6M, EPOCH TIME: 1745816083.978377
[04/28 00:54:43    499s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:25876).
[04/28 00:54:43    499s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:54:44    499s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:54:44    499s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:54:44    499s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.090, REAL:0.100, MEM:2589.6M, EPOCH TIME: 1745816084.078809
[04/28 00:54:44    499s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2589.6M, EPOCH TIME: 1745816084.083177
[04/28 00:54:44    499s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2589.6M, EPOCH TIME: 1745816084.083268
[04/28 00:54:44    499s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2589.6M, EPOCH TIME: 1745816084.102405
[04/28 00:54:44    499s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:54:44    499s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:54:44    499s] 
[04/28 00:54:44    499s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/28 00:54:44    499s] OPERPROF:       Starting CMU at level 4, MEM:2589.6M, EPOCH TIME: 1745816084.135621
[04/28 00:54:44    499s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.002, MEM:2589.6M, EPOCH TIME: 1745816084.137584
[04/28 00:54:44    499s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.050, REAL:0.037, MEM:2589.6M, EPOCH TIME: 1745816084.139788
[04/28 00:54:44    499s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2589.6M, EPOCH TIME: 1745816084.139839
[04/28 00:54:44    499s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2589.6M, EPOCH TIME: 1745816084.140130
[04/28 00:54:44    499s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2589.6M, EPOCH TIME: 1745816084.143353
[04/28 00:54:44    499s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2589.6M, EPOCH TIME: 1745816084.143669
[04/28 00:54:44    499s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.070, REAL:0.060, MEM:2589.6M, EPOCH TIME: 1745816084.143766
[04/28 00:54:44    499s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.070, REAL:0.061, MEM:2589.6M, EPOCH TIME: 1745816084.143811
[04/28 00:54:44    499s] TDRefine: refinePlace mode is spiral
[04/28 00:54:44    499s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.36387.4
[04/28 00:54:44    499s] OPERPROF: Starting RefinePlace at level 1, MEM:2589.6M, EPOCH TIME: 1745816084.143910
[04/28 00:54:44    499s] *** Starting place_detail (0:08:20 mem=2589.6M) ***
[04/28 00:54:44    499s] Total net bbox length = 3.752e+05 (1.891e+05 1.861e+05) (ext = 1.872e+04)
[04/28 00:54:44    499s] 
[04/28 00:54:44    499s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/28 00:54:44    499s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/28 00:54:44    499s] (I)      Default pattern map key = tpu_top_default.
[04/28 00:54:44    499s] (I)      Default pattern map key = tpu_top_default.
[04/28 00:54:44    499s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2589.6M, EPOCH TIME: 1745816084.174748
[04/28 00:54:44    499s] Starting refinePlace ...
[04/28 00:54:44    499s] (I)      Default pattern map key = tpu_top_default.
[04/28 00:54:44    499s] One DDP V2 for no tweak run.
[04/28 00:54:44    499s] (I)      Default pattern map key = tpu_top_default.
[04/28 00:54:44    499s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2589.6M, EPOCH TIME: 1745816084.224991
[04/28 00:54:44    499s] DDP initSite1 nrRow 183 nrJob 183
[04/28 00:54:44    499s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2589.6M, EPOCH TIME: 1745816084.225158
[04/28 00:54:44    499s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2589.6M, EPOCH TIME: 1745816084.225588
[04/28 00:54:44    499s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2589.6M, EPOCH TIME: 1745816084.225647
[04/28 00:54:44    499s] DDP markSite nrRow 183 nrJob 183
[04/28 00:54:44    499s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.001, MEM:2589.6M, EPOCH TIME: 1745816084.226245
[04/28 00:54:44    499s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.001, MEM:2589.6M, EPOCH TIME: 1745816084.226298
[04/28 00:54:44    499s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[04/28 00:54:44    499s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2593.1M, EPOCH TIME: 1745816084.248848
[04/28 00:54:44    499s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:2593.1M, EPOCH TIME: 1745816084.248914
[04/28 00:54:44    499s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.010, REAL:0.004, MEM:2593.1M, EPOCH TIME: 1745816084.252432
[04/28 00:54:44    499s] ** Cut row section cpu time 0:00:00.0.
[04/28 00:54:44    499s]  ** Cut row section real time 0:00:00.0.
[04/28 00:54:44    499s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.010, REAL:0.004, MEM:2593.1M, EPOCH TIME: 1745816084.252556
[04/28 00:54:44    500s]   Spread Effort: high, pre-route mode, useDDP on.
[04/28 00:54:44    500s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:00.0, mem=2593.1MB) @(0:08:20 - 0:08:20).
[04/28 00:54:44    500s] Move report: preRPlace moves 1294 insts, mean move: 0.38 um, max move: 2.31 um 
[04/28 00:54:44    500s] 	Max move on inst (systolic/matrix_mul_2D_reg[3][0][15]): (228.40, 134.90) --> (229.00, 133.19)
[04/28 00:54:44    500s] 	Length: 16 sites, height: 1 rows, site name: CoreSite, cell type: DFFHQX1
[04/28 00:54:44    500s] wireLenOptFixPriorityInst 0 inst fixed
[04/28 00:54:44    500s] 
[04/28 00:54:44    500s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[04/28 00:54:45    501s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f2546d8e4b0.
[04/28 00:54:45    501s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[04/28 00:54:45    501s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[04/28 00:54:45    501s] [CPU] RefinePlace/Spiral (cpu=0:00:00.3, real=0:00:01.0)
[04/28 00:54:45    501s] [CPU] RefinePlace/Commit (cpu=0:00:00.8, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.8, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[04/28 00:54:45    501s] [CPU] RefinePlace/Legalization (cpu=0:00:01.1, real=0:00:01.0, mem=2577.1MB) @(0:08:20 - 0:08:21).
[04/28 00:54:45    501s] Move report: Detail placement moves 1294 insts, mean move: 0.38 um, max move: 2.31 um 
[04/28 00:54:45    501s] 	Max move on inst (systolic/matrix_mul_2D_reg[3][0][15]): (228.40, 134.90) --> (229.00, 133.19)
[04/28 00:54:45    501s] 	Runtime: CPU: 0:00:01.7 REAL: 0:00:01.0 MEM: 2577.1MB
[04/28 00:54:45    501s] Statistics of distance of Instance movement in refine placement:
[04/28 00:54:45    501s]   maximum (X+Y) =         2.31 um
[04/28 00:54:45    501s]   inst (systolic/matrix_mul_2D_reg[3][0][15]) with max move: (228.4, 134.9) -> (229, 133.19)
[04/28 00:54:45    501s]   mean    (X+Y) =         0.38 um
[04/28 00:54:45    501s] Summary Report:
[04/28 00:54:45    501s] Instances move: 1294 (out of 25876 movable)
[04/28 00:54:45    501s] Instances flipped: 0
[04/28 00:54:45    501s] Mean displacement: 0.38 um
[04/28 00:54:45    501s] Max displacement: 2.31 um (Instance: systolic/matrix_mul_2D_reg[3][0][15]) (228.4, 134.9) -> (229, 133.19)
[04/28 00:54:45    501s] Total instances moved : 1294
[04/28 00:54:45    501s] 	Length: 16 sites, height: 1 rows, site name: CoreSite, cell type: DFFHQX1
[04/28 00:54:45    501s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.670, REAL:1.662, MEM:2577.1M, EPOCH TIME: 1745816085.837145
[04/28 00:54:45    501s] Total net bbox length = 3.755e+05 (1.893e+05 1.862e+05) (ext = 1.873e+04)
[04/28 00:54:45    501s] Runtime: CPU: 0:00:01.7 REAL: 0:00:01.0 MEM: 2577.1MB
[04/28 00:54:45    501s] [CPU] RefinePlace/total (cpu=0:00:01.7, real=0:00:01.0, mem=2577.1MB) @(0:08:20 - 0:08:21).
[04/28 00:54:45    501s] *** Finished place_detail (0:08:21 mem=2577.1M) ***
[04/28 00:54:45    501s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.36387.4
[04/28 00:54:45    501s] OPERPROF: Finished RefinePlace at level 1, CPU:1.710, REAL:1.706, MEM:2577.1M, EPOCH TIME: 1745816085.849903
[04/28 00:54:45    501s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2577.1M, EPOCH TIME: 1745816085.982326
[04/28 00:54:45    501s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:25876).
[04/28 00:54:45    501s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:54:46    501s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:54:46    501s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:54:46    501s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.090, REAL:0.088, MEM:2572.1M, EPOCH TIME: 1745816086.070721
[04/28 00:54:46    501s] *** maximum move = 2.31 um ***
[04/28 00:54:46    501s] *** Finished re-routing un-routed nets (2572.1M) ***
[04/28 00:54:46    501s] OPERPROF: Starting DPlace-Init at level 1, MEM:2572.1M, EPOCH TIME: 1745816086.111530
[04/28 00:54:46    501s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2572.1M, EPOCH TIME: 1745816086.127610
[04/28 00:54:46    501s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:54:46    501s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:54:46    501s] 
[04/28 00:54:46    501s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/28 00:54:46    501s] OPERPROF:     Starting CMU at level 3, MEM:2572.1M, EPOCH TIME: 1745816086.157476
[04/28 00:54:46    501s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:2572.1M, EPOCH TIME: 1745816086.159238
[04/28 00:54:46    501s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.034, MEM:2572.1M, EPOCH TIME: 1745816086.161414
[04/28 00:54:46    501s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2572.1M, EPOCH TIME: 1745816086.161470
[04/28 00:54:46    501s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:2588.1M, EPOCH TIME: 1745816086.161984
[04/28 00:54:46    501s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2588.1M, EPOCH TIME: 1745816086.165079
[04/28 00:54:46    501s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2588.1M, EPOCH TIME: 1745816086.165375
[04/28 00:54:46    501s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.054, MEM:2588.1M, EPOCH TIME: 1745816086.165469
[04/28 00:54:46    501s] 
[04/28 00:54:46    501s] *** Finish Physical Update (cpu=0:00:02.3 real=0:00:03.0 mem=2588.1M) ***
[04/28 00:54:46    502s] Deleting 0 temporary hard placement blockage(s).
[04/28 00:54:46    502s] Total-nets :: 30019, Stn-nets :: 7, ratio :: 0.0233186 %, Total-len 440728, Stn-len 1013.6
[04/28 00:54:46    502s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2569.1M, EPOCH TIME: 1745816086.474881
[04/28 00:54:46    502s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:54:46    502s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:54:46    502s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:54:46    502s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:54:46    502s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.080, REAL:0.080, MEM:2512.1M, EPOCH TIME: 1745816086.555116
[04/28 00:54:46    502s] TotalInstCnt at PhyDesignMc Destruction: 25876
[04/28 00:54:46    502s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.36387.12
[04/28 00:54:46    502s] *** DrvOpt #4 [finish] (place_opt_design #1) : cpu/real = 0:00:08.7/0:00:08.7 (1.0), totSession cpu/real = 0:08:22.1/0:09:12.0 (0.9), mem = 2512.1M
[04/28 00:54:46    502s] 
[04/28 00:54:46    502s] =============================================================================================
[04/28 00:54:46    502s]  Step TAT Report : DrvOpt #4 / place_opt_design #1                              21.17-s075_1
[04/28 00:54:46    502s] =============================================================================================
[04/28 00:54:46    502s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/28 00:54:46    502s] ---------------------------------------------------------------------------------------------
[04/28 00:54:46    502s] [ SlackTraversorInit     ]      2   0:00:00.3  (   3.6 % )     0:00:00.3 /  0:00:00.3    1.0
[04/28 00:54:46    502s] [ LibAnalyzerInit        ]      1   0:00:00.7  (   7.8 % )     0:00:00.7 /  0:00:00.7    1.0
[04/28 00:54:46    502s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/28 00:54:46    502s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   2.6 % )     0:00:00.2 /  0:00:00.2    1.0
[04/28 00:54:46    502s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    0.9
[04/28 00:54:46    502s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.5 % )     0:00:00.8 /  0:00:00.8    1.0
[04/28 00:54:46    502s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/28 00:54:46    502s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:04.0 /  0:00:04.0    1.0
[04/28 00:54:46    502s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.1 % )     0:00:03.6 /  0:00:03.6    1.0
[04/28 00:54:46    502s] [ OptGetWeight           ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/28 00:54:46    502s] [ OptEval                ]      5   0:00:02.2  (  25.1 % )     0:00:02.2 /  0:00:02.2    1.0
[04/28 00:54:46    502s] [ OptCommit              ]      5   0:00:00.2  (   2.1 % )     0:00:00.2 /  0:00:00.2    1.0
[04/28 00:54:46    502s] [ PostCommitDelayUpdate  ]      5   0:00:00.1  (   0.9 % )     0:00:00.7 /  0:00:00.8    1.0
[04/28 00:54:46    502s] [ IncrDelayCalc          ]     35   0:00:00.7  (   7.6 % )     0:00:00.7 /  0:00:00.7    1.1
[04/28 00:54:46    502s] [ DrvFindVioNets         ]      4   0:00:00.2  (   2.7 % )     0:00:00.2 /  0:00:00.2    1.0
[04/28 00:54:46    502s] [ DrvComputeSummary      ]      4   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.1    0.9
[04/28 00:54:46    502s] [ RefinePlace            ]      1   0:00:02.3  (  26.4 % )     0:00:02.3 /  0:00:02.3    1.0
[04/28 00:54:46    502s] [ TimingUpdate           ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.0
[04/28 00:54:46    502s] [ IncrTimingUpdate       ]      5   0:00:00.5  (   5.9 % )     0:00:00.5 /  0:00:00.5    1.0
[04/28 00:54:46    502s] [ MISC                   ]          0:00:01.0  (  11.2 % )     0:00:01.0 /  0:00:01.0    1.0
[04/28 00:54:46    502s] ---------------------------------------------------------------------------------------------
[04/28 00:54:46    502s]  DrvOpt #4 TOTAL                    0:00:08.7  ( 100.0 % )     0:00:08.7 /  0:00:08.7    1.0
[04/28 00:54:46    502s] ---------------------------------------------------------------------------------------------
[04/28 00:54:46    502s] 
[04/28 00:54:46    502s] End: GigaOpt DRV Optimization
[04/28 00:54:46    502s] GigaOpt DRV: restore maxLocalDensity to 0.98
[04/28 00:54:46    502s] GigaOpt DRV: restore maxLocalDensity to 0.98
[04/28 00:54:46    502s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2512.1M, EPOCH TIME: 1745816086.575560
[04/28 00:54:46    502s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:54:46    502s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:54:46    502s] 
[04/28 00:54:46    502s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/28 00:54:46    502s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.031, MEM:2512.1M, EPOCH TIME: 1745816086.606850
[04/28 00:54:46    502s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:54:46    502s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:54:47    502s] 
[04/28 00:54:47    502s] ------------------------------------------------------------------
[04/28 00:54:47    502s]      Summary (cpu=0.15min real=0.15min mem=2512.1M)
[04/28 00:54:47    502s] ------------------------------------------------------------------
[04/28 00:54:47    502s] 
[04/28 00:54:47    502s] Setup views included:
[04/28 00:54:47    502s]  wc 
[04/28 00:54:47    502s] 
[04/28 00:54:47    502s] +--------------------+---------+---------+---------+
[04/28 00:54:47    502s] |     Setup mode     |   all   | reg2reg | default |
[04/28 00:54:47    502s] +--------------------+---------+---------+---------+
[04/28 00:54:47    502s] |           WNS (ns):| -0.094  | -0.094  | -0.004  |
[04/28 00:54:47    502s] |           TNS (ns):| -1.398  | -1.393  | -0.004  |
[04/28 00:54:47    502s] |    Violating Paths:|   44    |   43    |    1    |
[04/28 00:54:47    502s] |          All Paths:|  3274   |  2828   |  3246   |
[04/28 00:54:47    502s] +--------------------+---------+---------+---------+
[04/28 00:54:47    502s] 
[04/28 00:54:47    502s] +----------------+-------------------------------+------------------+
[04/28 00:54:47    502s] |                |              Real             |       Total      |
[04/28 00:54:47    502s] |    DRVs        +------------------+------------+------------------|
[04/28 00:54:47    502s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[04/28 00:54:47    502s] +----------------+------------------+------------+------------------+
[04/28 00:54:47    502s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[04/28 00:54:47    502s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[04/28 00:54:47    502s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[04/28 00:54:47    502s] |   max_length   |      0 (0)       [04/28 00:54:47    502s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
|     0      |      0 (0)       |
[04/28 00:54:47    502s] +----------------+------------------+------------+------------------+
[04/28 00:54:47    502s] 
[04/28 00:54:47    502s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2560.2M, EPOCH TIME: 1745816087.184794
[04/28 00:54:47    502s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:54:47    502s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:54:47    502s] 
[04/28 00:54:47    502s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/28 00:54:47    502s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.032, MEM:2560.2M, EPOCH TIME: 1745816087.216997
[04/28 00:54:47    502s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:54:47    502s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:54:47    502s] 
[04/28 00:54:47    502s] Density: 66.180%
[04/28 00:54:47    502s] Routing Overflow: 0.00% H and 0.00% V
[04/28 00:54:47    502s] ------------------------------------------------------------------
[04/28 00:54:47    502s] **opt_design ... cpu = 0:05:50, real = 0:06:13, mem = 1786.8M, totSessionCpu=0:08:23 **
[04/28 00:54:47    502s] *** Timing NOT met, worst failing slack is -0.094
[04/28 00:54:47    502s] *** Check timing (0:00:00.0)
[04/28 00:54:47    502s] Deleting Lib Analyzer.
[04/28 00:54:47    502s] Begin: GigaOpt Optimization in WNS mode
[04/28 00:54:47    502s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew -nonLegalPlaceEcoBumpRecoveryInWNSOpt
[04/28 00:54:47    502s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -preCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew -nonLegalPlaceEcoBumpRecoveryInWNSOpt
[04/28 00:54:47    502s] Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
[04/28 00:54:47    502s] Info: 1 ideal net excluded from IPO operation.
[04/28 00:54:47    502s] Info: 1 clock net  excluded from IPO operation.
[04/28 00:54:47    502s] *** WnsOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:08:22.9/0:09:12.8 (0.9), mem = 2512.2M
[04/28 00:54:47    502s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.36387.13
[04/28 00:54:47    502s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/28 00:54:47    502s] ### Creating PhyDesignMc. totSessionCpu=0:08:23 mem=2512.2M
[04/28 00:54:47    502s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/28 00:54:47    502s] OPERPROF: Starting DPlace-Init at level 1, MEM:2512.2M, EPOCH TIME: 1745816087.329762
[04/28 00:54:47    502s] Processing tracks to init pin-track alignment.
[04/28 00:54:47    502s] z: 2, totalTracks: 1
[04/28 00:54:47    502s] z: 4, totalTracks: 1
[04/28 00:54:47    502s] z: 6, totalTracks: 1
[04/28 00:54:47    502s] z: 8, totalTracks: 1
[04/28 00:54:47    502s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/28 00:54:47    502s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2512.2M, EPOCH TIME: 1745816087.345483
[04/28 00:54:47    502s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:54:47    502s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:54:47    502s] 
[04/28 00:54:47    502s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/28 00:54:47    502s] OPERPROF:     Starting CMU at level 3, MEM:2512.2M, EPOCH TIME: 1745816087.374666
[04/28 00:54:47    502s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.002, MEM:2512.2M, EPOCH TIME: 1745816087.376462
[04/28 00:54:47    502s] 
[04/28 00:54:47    502s] Bad Lib Cell Checking (CMU) is done! (0)
[04/28 00:54:47    502s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.033, MEM:2512.2M, EPOCH TIME: 1745816087.378670
[04/28 00:54:47    502s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2512.2M, EPOCH TIME: 1745816087.378723
[04/28 00:54:47    502s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2512.2M, EPOCH TIME: 1745816087.379115
[04/28 00:54:47    502s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2512.2MB).
[04/28 00:54:47    502s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.053, MEM:2512.2M, EPOCH TIME: 1745816087.382299
[04/28 00:54:47    503s] TotalInstCnt at PhyDesignMc Initialization: 25876
[04/28 00:54:47    503s] ### Creating PhyDesignMc, finished. totSessionCpu=0:08:23 mem=2512.2M
[04/28 00:54:47    503s] ### Creating RouteCongInterface, started
[04/28 00:54:47    503s] 
[04/28 00:54:47    503s] Creating Lib Analyzer ...
[04/28 00:54:47    503s] Total number of usable buffers from Lib Analyzer: 11 ( CLKBUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 BUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX16 CLKBUFX20)
[04/28 00:54:47    503s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[04/28 00:54:47    503s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[04/28 00:54:47    503s] 
[04/28 00:54:47    503s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[04/28 00:54:48    503s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:08:24 mem=2512.2M
[04/28 00:54:48    503s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:08:24 mem=2512.2M
[04/28 00:54:48    503s] Creating Lib Analyzer, finished. 
[04/28 00:54:48    503s] 
[04/28 00:54:48    503s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.8500} {9, 0.082, 0.8500} {10, 0.082, 0.8500} {11, 0.041, 0.8500} 
[04/28 00:54:48    503s] 
[04/28 00:54:48    503s] #optDebug: {0, 1.000}
[04/28 00:54:48    503s] ### Creating RouteCongInterface, finished
[04/28 00:54:48    503s] {MG  {7 0 3.9 0.100635}  {10 0 16.5 0.427446} }
[04/28 00:54:48    503s] ### Creating LA Mngr. totSessionCpu=0:08:24 mem=2512.2M
[04/28 00:54:48    503s] ### Creating LA Mngr, finished. totSessionCpu=0:08:24 mem=2512.2M
[04/28 00:54:48    504s] *info: 1 don't touch net excluded
[04/28 00:54:48    504s] *info: 1 clock net excluded
[04/28 00:54:48    504s] *info: 1 ideal net excluded from IPO operation.
[04/28 00:54:48    504s] *info: 19 no-driver nets excluded.
[04/28 00:54:48    504s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.36387.3
[04/28 00:54:48    504s] PathGroup :  reg2reg  TargetSlack : 0.0388 
[04/28 00:54:48    504s] ** GigaOpt Optimizer WNS Slack -0.094 TNS Slack -1.398 Density 66.18
[04/28 00:54:48    504s] Optimizer WNS Pass 0
[04/28 00:54:48    504s] OptDebug: Start of Optimizer WNS Pass 0:
[04/28 00:54:48    504s] +----------+------+------+
[04/28 00:54:48    504s] |Path Group|   WNS|   TNS|
[04/28 00:54:48    504s] +----------+------+------+
[04/28 00:54:48    504s] |default   |-0.004|-0.004|
[04/28 00:54:48    504s] |reg2reg   |-0.094|-1.393|
[04/28 00:54:48    504s] |HEPG      |-0.094|-1.393|
[04/28 00:54:48    504s] |All Paths |-0.094|-1.398|
[04/28 00:54:48    504s] +----------+------+------+
[04/28 00:54:48    504s] 
[04/28 00:54:48    504s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2569.4M, EPOCH TIME: 1745816088.825290
[04/28 00:54:48    504s] Found 0 hard placement blockage before merging.
[04/28 00:54:48    504s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2569.4M, EPOCH TIME: 1745816088.825606
[04/28 00:54:48    504s] Active Path Group: reg2reg  
[04/28 00:54:49    504s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+--------------------------------------------+
[04/28 00:54:49    504s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                 End Point                  |
[04/28 00:54:49    504s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+--------------------------------------------+
[04/28 00:54:49    504s] |  -0.094|   -0.094|  -1.393|   -1.398|   66.18%|   0:00:01.0| 2569.4M|        wc|  reg2reg| systolic/matrix_mul_2D_reg[2][0][19]/D     |
[04/28 00:54:50    505s] |  -0.057|   -0.057|  -0.987|   -0.991|   66.19%|   0:00:01.0| 2588.5M|        wc|  reg2reg| systolic/matrix_mul_2D_reg[6][3][20]/D     |
[04/28 00:54:51    506s] |  -0.036|   -0.036|  -0.655|   -0.660|   66.20%|   0:00:01.0| 2588.5M|        wc|  reg2reg| systolic/matrix_mul_2D_reg[2][5][20]/D     |
[04/28 00:54:53    509s] |  -0.026|   -0.026|  -0.259|   -0.264|   66.21%|   0:00:02.0| 2588.5M|        wc|  reg2reg| systolic/matrix_mul_2D_reg[7][0][20]/D     |
[04/28 00:54:56    511s] |  -0.026|   -0.026|  -0.120|   -0.125|   66.23%|   0:00:03.0| 2588.5M|        wc|  reg2reg| systolic/matrix_mul_2D_reg[7][0][20]/D     |
[04/28 00:54:56    511s] |  -0.020|   -0.020|  -0.076|   -0.080|   66.24%|   0:00:00.0| 2588.5M|        wc|  reg2reg| systolic/matrix_mul_2D_reg[2][5][20]/D     |
[04/28 00:54:57    513s] |  -0.011|   -0.011|  -0.012|   -0.016|   66.25%|   0:00:01.0| 2588.5M|        wc|  reg2reg| systolic/matrix_mul_2D_reg[2][5][19]/D     |
[04/28 00:54:59    514s] |  -0.001|   -0.004|  -0.001|   -0.005|   66.26%|   0:00:02.0| 2588.5M|        wc|  reg2reg| systolic/matrix_mul_2D_reg[2][0][19]/D     |
[04/28 00:55:01    516s] |   0.011|   -0.004|   0.000|   -0.004|   66.29%|   0:00:02.0| 2588.5M|        wc|  reg2reg| systolic/matrix_mul_2D_reg[1][0][20]/D     |
[04/28 00:55:06    521s] |   0.026|   -0.004|   0.000|   -0.004|   66.32%|   0:00:05.0| 2588.5M|        wc|  reg2reg| systolic/matrix_mul_2D_reg[1][0][20]/D     |
[04/28 00:55:10    525s] |   0.038|   -0.004|   0.000|   -0.004|   66.35%|   0:00:04.0| 2588.5M|        wc|  reg2reg| systolic/matrix_mul_2D_reg[6][7][20]/D     |
[04/28 00:55:14    525s] |   0.046|   -0.004|   0.000|   -0.004|   66.40%|   0:00:04.0| 2588.5M|        wc|  reg2reg| systolic/matrix_mul_2D_reg[2][2][19]/D     |
[04/28 00:55:14    529s] |   0.046|   -0.004|   0.000|   -0.004|   66.40%|   0:00:00.0| 2588.5M|        wc|  reg2reg| systolic/matrix_mul_2D_reg[2][2][19]/D     |
[04/28 00:55:14    529s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+--------------------------------------------+
[04/28 00:55:14    529s] 
[04/28 00:55:14    529s] *** Finish Core Optimize Step (cpu=0:00:25.2 real=0:00:26.0 mem=2588.5M) ***
[04/28 00:55:14    529s] Active Path Group: default 
[04/28 00:55:14    529s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+--------------------------------------------+
[04/28 00:55:14    529s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                 End Point                  |
[04/28 00:55:14    529s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+--------------------------------------------+
[04/28 00:55:14    529s] |  -0.004|   -0.004|  -0.004|   -0.004|   66.40%|   0:00:00.0| 2588.5M|        wc|  default| systolic/matrix_mul_2D_reg[4][4][20]/D     |
[04/28 00:55:14    530s] |   0.057|    0.046|   0.000|    0.000|   66.40%|   0:00:00.0| 2626.7M|        wc|  default| systolic/matrix_mul_2D_reg[0][6][18]/D     |
[04/28 00:55:14    530s] |   0.057|    0.046|   0.000|    0.000|   66.40%|   0:00:00.0| 2626.7M|        wc|  default| systolic/matrix_mul_2D_reg[0][6][18]/D     |
[04/28 00:55:14    530s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+--------------------------------------------+
[04/28 00:55:14    530s] 
[04/28 00:55:14    530s] *** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=2626.7M) ***
[04/28 00:55:14    530s] 
[04/28 00:55:14    530s] *** Finished Optimize Step Cumulative (cpu=0:00:25.5 real=0:00:26.0 mem=2626.7M) ***
[04/28 00:55:14    530s] Deleting 0 temporary hard placement blockage(s).
[04/28 00:55:14    530s] OptDebug: End of Optimizer WNS Pass 0:
[04/28 00:55:14    530s] +----------+-----+-----+
[04/28 00:55:14    530s] |Path Group|  WNS|  TNS|
[04/28 00:55:14    530s] +----------+-----+-----+
[04/28 00:55:14    530s] |default   |0.057|0.000|
[04/28 00:55:14    530s] |reg2reg   |0.046|0.000|
[04/28 00:55:14    530s] |HEPG      |0.046|0.000|
[04/28 00:55:14    530s] |All Paths |0.046|0.000|
[04/28 00:55:14    530s] +----------+-----+-----+
[04/28 00:55:14    530s] 
[04/28 00:55:14    530s] ** GigaOpt Optimizer WNS Slack 0.046 TNS Slack 0.000 Density 66.40
[04/28 00:55:14    530s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.36387.4
[04/28 00:55:14    530s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2626.7M, EPOCH TIME: 1745816114.770207
[04/28 00:55:14    530s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:25987).
[04/28 00:55:14    530s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:55:14    530s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:55:14    530s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:55:14    530s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.090, REAL:0.084, MEM:2588.7M, EPOCH TIME: 1745816114.854499
[04/28 00:55:14    530s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2588.7M, EPOCH TIME: 1745816114.858194
[04/28 00:55:14    530s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2588.7M, EPOCH TIME: 1745816114.858286
[04/28 00:55:14    530s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2588.7M, EPOCH TIME: 1745816114.876718
[04/28 00:55:14    530s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:55:14    530s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:55:14    530s] 
[04/28 00:55:14    530s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/28 00:55:14    530s] OPERPROF:       Starting CMU at level 4, MEM:2588.7M, EPOCH TIME: 1745816114.909459
[04/28 00:55:14    530s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.002, MEM:2588.7M, EPOCH TIME: 1745816114.911861
[04/28 00:55:14    530s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.040, REAL:0.037, MEM:2588.7M, EPOCH TIME: 1745816114.914156
[04/28 00:55:14    530s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2588.7M, EPOCH TIME: 1745816114.914210
[04/28 00:55:14    530s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2588.7M, EPOCH TIME: 1745816114.914549
[04/28 00:55:14    530s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.060, REAL:0.060, MEM:2588.7M, EPOCH TIME: 1745816114.917788
[04/28 00:55:14    530s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.060, REAL:0.060, MEM:2588.7M, EPOCH TIME: 1745816114.917834
[04/28 00:55:14    530s] TDRefine: refinePlace mode is spiral
[04/28 00:55:14    530s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.36387.5
[04/28 00:55:14    530s] OPERPROF: Starting RefinePlace at level 1, MEM:2588.7M, EPOCH TIME: 1745816114.917920
[04/28 00:55:14    530s] *** Starting place_detail (0:08:50 mem=2588.7M) ***
[04/28 00:55:14    530s] Total net bbox length = 3.757e+05 (1.894e+05 1.863e+05) (ext = 1.873e+04)
[04/28 00:55:14    530s] 
[04/28 00:55:14    530s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/28 00:55:14    530s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/28 00:55:14    530s] (I)      Default pattern map key = tpu_top_default.
[04/28 00:55:14    530s] (I)      Default pattern map key = tpu_top_default.
[04/28 00:55:14    530s] User Input Parameters:
[04/28 00:55:14    530s] - Congestion Driven    : Off
[04/28 00:55:14    530s] - Timing Driven        : Off
[04/28 00:55:14    530s] - Area-Violation Based : Off
[04/28 00:55:14    530s] - Start Rollback Level : -5
[04/28 00:55:14    530s] 
[04/28 00:55:14    530s] Starting Small incrNP...
[04/28 00:55:14    530s] - Legalized            : On
[04/28 00:55:14    530s] - Window Based         : Off
[04/28 00:55:14    530s] - eDen incr mode       : Off
[04/28 00:55:14    530s] - Small incr mode      : On
[04/28 00:55:14    530s] 
[04/28 00:55:14    530s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:2588.7M, EPOCH TIME: 1745816114.949919
[04/28 00:55:14    530s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2588.7M, EPOCH TIME: 1745816114.954511
[04/28 00:55:14    530s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.000, REAL:0.007, MEM:2588.7M, EPOCH TIME: 1745816114.961770
[04/28 00:55:14    530s] default core: bins with density > 0.750 = 38.78 % ( 140 / 361 )
[04/28 00:55:14    530s] Density distribution unevenness ratio = 10.346%
[04/28 00:55:14    530s] Density distribution unevenness ratio (U70) = 6.153%
[04/28 00:55:14    530s] Density distribution unevenness ratio (U80) = 0.068%
[04/28 00:55:14    530s] Density distribution unevenness ratio (U90) = 0.000%
[04/28 00:55:14    530s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.010, REAL:0.012, MEM:2588.7M, EPOCH TIME: 1745816114.961872
[04/28 00:55:14    530s] cost 0.824419, thresh 1.000000
[04/28 00:55:14    530s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2588.7M)
[04/28 00:55:14    530s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[04/28 00:55:14    530s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2588.7M, EPOCH TIME: 1745816114.962629
[04/28 00:55:14    530s] Starting refinePlace ...
[04/28 00:55:14    530s] (I)      Default pattern map key = tpu_top_default.
[04/28 00:55:14    530s] One DDP V2 for no tweak run.
[04/28 00:55:14    530s] (I)      Default pattern map key = tpu_top_default.
[04/28 00:55:15    530s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2588.7M, EPOCH TIME: 1745816115.013247
[04/28 00:55:15    530s] DDP initSite1 nrRow 183 nrJob 183
[04/28 00:55:15    530s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2588.7M, EPOCH TIME: 1745816115.013405
[04/28 00:55:15    530s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.010, REAL:0.000, MEM:2588.7M, EPOCH TIME: 1745816115.013748
[04/28 00:55:15    530s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2588.7M, EPOCH TIME: 1745816115.013803
[04/28 00:55:15    530s] DDP markSite nrRow 183 nrJob 183
[04/28 00:55:15    530s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.001, MEM:2588.7M, EPOCH TIME: 1745816115.014675
[04/28 00:55:15    530s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.010, REAL:0.001, MEM:2588.7M, EPOCH TIME: 1745816115.014726
[04/28 00:55:15    530s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[04/28 00:55:15    530s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2592.3M, EPOCH TIME: 1745816115.035185
[04/28 00:55:15    530s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:2592.3M, EPOCH TIME: 1745816115.035249
[04/28 00:55:15    530s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.000, REAL:0.005, MEM:2592.3M, EPOCH TIME: 1745816115.039965
[04/28 00:55:15    530s] ** Cut row section cpu time 0:00:00.0.
[04/28 00:55:15    530s]  ** Cut row section real time 0:00:00.0.
[04/28 00:55:15    530s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.005, MEM:2592.3M, EPOCH TIME: 1745816115.040124
[04/28 00:55:15    530s]   Spread Effort: high, pre-route mode, useDDP on.
[04/28 00:55:15    530s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:01.0, mem=2592.3MB) @(0:08:50 - 0:08:51).
[04/28 00:55:15    530s] Move report: preRPlace moves 442 insts, mean move: 0.66 um, max move: 3.51 um 
[04/28 00:55:15    530s] 	Max move on inst (systolic/FE_RC_440_0): (209.00, 61.37) --> (210.80, 63.08)
[04/28 00:55:15    530s] 	Length: 7 sites, height: 1 rows, site name: CoreSite, cell type: CLKINVX6
[04/28 00:55:15    530s] wireLenOptFixPriorityInst 0 inst fixed
[04/28 00:55:15    530s] 
[04/28 00:55:15    530s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[04/28 00:55:16    531s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f2546d8e4b0.
[04/28 00:55:16    531s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[04/28 00:55:16    531s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[04/28 00:55:16    531s] [CPU] RefinePlace/Spiral (cpu=0:00:00.4, real=0:00:00.0)
[04/28 00:55:16    531s] [CPU] RefinePlace/Commit (cpu=0:00:00.6, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.6, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[04/28 00:55:16    531s] [CPU] RefinePlace/Legalization (cpu=0:00:01.1, real=0:00:01.0, mem=2576.2MB) @(0:08:51 - 0:08:52).
[04/28 00:55:16    531s] Move report: Detail placement moves 442 insts, mean move: 0.66 um, max move: 3.51 um 
[04/28 00:55:16    531s] 	Max move on inst (systolic/FE_RC_440_0): (209.00, 61.37) --> (210.80, 63.08)
[04/28 00:55:16    531s] 	Runtime: CPU: 0:00:01.6 REAL: 0:00:02.0 MEM: 2576.2MB
[04/28 00:55:16    531s] Statistics of distance of Instance movement in refine placement:
[04/28 00:55:16    531s]   maximum (X+Y) =         3.51 um
[04/28 00:55:16    531s]   inst (systolic/FE_RC_440_0) with max move: (209, 61.37) -> (210.8, 63.08)
[04/28 00:55:16    531s]   mean    (X+Y) =         0.66 um
[04/28 00:55:16    531s] Total instances flipped for legalization: 1
[04/28 00:55:16    531s] Summary Report:
[04/28 00:55:16    531s] Instances move: 442 (out of 25987 movable)
[04/28 00:55:16    531s] Instances flipped: 1
[04/28 00:55:16    531s] Mean displacement: 0.66 um
[04/28 00:55:16    531s] Max displacement: 3.51 um (Instance: systolic/FE_RC_440_0) (209, 61.37) -> (210.8, 63.08)
[04/28 00:55:16    531s] Total instances moved : 442
[04/28 00:55:16    531s] 	Length: 7 sites, height: 1 rows, site name: CoreSite, cell type: CLKINVX6
[04/28 00:55:16    531s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.600, REAL:1.593, MEM:2576.2M, EPOCH TIME: 1745816116.555977
[04/28 00:55:16    531s] Total net bbox length = 3.760e+05 (1.896e+05 1.864e+05) (ext = 1.873e+04)
[04/28 00:55:16    531s] Runtime: CPU: 0:00:01.6 REAL: 0:00:02.0 MEM: 2576.2MB
[04/28 00:55:16    531s] [CPU] RefinePlace/total (cpu=0:00:01.6, real=0:00:02.0, mem=2576.2MB) @(0:08:50 - 0:08:52).
[04/28 00:55:16    531s] *** Finished place_detail (0:08:52 mem=2576.2M) ***
[04/28 00:55:16    531s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.36387.5
[04/28 00:55:16    531s] OPERPROF: Finished RefinePlace at level 1, CPU:1.650, REAL:1.650, MEM:2576.2M, EPOCH TIME: 1745816116.567871
[04/28 00:55:16    532s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2576.2M, EPOCH TIME: 1745816116.691025
[04/28 00:55:16    532s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:25987).
[04/28 00:55:16    532s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:55:16    532s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:55:16    532s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:55:16    532s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.090, REAL:0.089, MEM:2572.2M, EPOCH TIME: 1745816116.779828
[04/28 00:55:16    532s] *** maximum move = 3.51 um ***
[04/28 00:55:16    532s] *** Finished re-routing un-routed nets (2572.2M) ***
[04/28 00:55:16    532s] OPERPROF: Starting DPlace-Init at level 1, MEM:2572.2M, EPOCH TIME: 1745816116.823595
[04/28 00:55:16    532s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2572.2M, EPOCH TIME: 1745816116.842216
[04/28 00:55:16    532s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:55:16    532s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:55:16    532s] 
[04/28 00:55:16    532s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/28 00:55:16    532s] OPERPROF:     Starting CMU at level 3, MEM:2572.2M, EPOCH TIME: 1745816116.874951
[04/28 00:55:16    532s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.002, MEM:2572.2M, EPOCH TIME: 1745816116.877135
[04/28 00:55:16    532s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.038, MEM:2572.2M, EPOCH TIME: 1745816116.880123
[04/28 00:55:16    532s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2572.2M, EPOCH TIME: 1745816116.880189
[04/28 00:55:16    532s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2588.3M, EPOCH TIME: 1745816116.880686
[04/28 00:55:16    532s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.060, MEM:2588.3M, EPOCH TIME: 1745816116.884031
[04/28 00:55:17    532s] 
[04/28 00:55:17    532s] *** Finish Physical Update (cpu=0:00:02.3 real=0:00:03.0 mem=2588.3M) ***
[04/28 00:55:17    532s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.36387.4
[04/28 00:55:17    532s] ** GigaOpt Optimizer WNS Slack 0.046 TNS Slack 0.000 Density 66.40
[04/28 00:55:17    532s] OptDebug: End of Setup Fixing:
[04/28 00:55:17    532s] +----------+-----+-----+
[04/28 00:55:17    532s] |Path Group|  WNS|  TNS|
[04/28 00:55:17    532s] +----------+-----+-----+
[04/28 00:55:17    532s] |default   |0.057|0.000|
[04/28 00:55:17    532s] |reg2reg   |0.046|0.000|
[04/28 00:55:17    532s] |HEPG      |0.046|0.000|
[04/28 00:55:17    532s] |All Paths |0.046|0.000|
[04/28 00:55:17    532s] +----------+-----+-----+
[04/28 00:55:17    532s] 
[04/28 00:55:17    532s] Bottom Preferred Layer:
[04/28 00:55:17    532s]     None
[04/28 00:55:17    532s] Via Pillar Rule:
[04/28 00:55:17    532s]     None
[04/28 00:55:17    532s] Finished writing unified metrics of routing constraints.
[04/28 00:55:17    532s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.36387.3
[04/28 00:55:17    532s] 
[04/28 00:55:17    532s] *** Finish pre-CTS Setup Fixing (cpu=0:00:28.3 real=0:00:29.0 mem=2588.3M) ***
[04/28 00:55:17    532s] 
[04/28 00:55:17    532s] Total-nets :: 30119, Stn-nets :: 475, ratio :: 1.57708 %, Total-len 440610, Stn-len 7164.59
[04/28 00:55:17    532s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2569.2M, EPOCH TIME: 1745816117.242789
[04/28 00:55:17    532s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:55:17    532s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:55:17    532s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:55:17    532s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:55:17    532s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.080, REAL:0.074, MEM:2508.2M, EPOCH TIME: 1745816117.316348
[04/28 00:55:17    532s] TotalInstCnt at PhyDesignMc Destruction: 25987
[04/28 00:55:17    532s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.36387.13
[04/28 00:55:17    532s] *** WnsOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:29.7/0:00:30.0 (1.0), totSession cpu/real = 0:08:52.6/0:09:42.8 (0.9), mem = 2508.2M
[04/28 00:55:17    532s] 
[04/28 00:55:17    532s] =============================================================================================
[04/28 00:55:17    532s]  Step TAT Report : WnsOpt #2 / place_opt_design #1                              21.17-s075_1
[04/28 00:55:17    532s] =============================================================================================
[04/28 00:55:17    532s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/28 00:55:17    532s] ---------------------------------------------------------------------------------------------
[04/28 00:55:17    532s] [ SlackTraversorInit     ]      2   0:00:00.3  (   1.0 % )     0:00:00.3 /  0:00:00.3    1.0
[04/28 00:55:17    532s] [ LibAnalyzerInit        ]      1   0:00:00.6  (   2.1 % )     0:00:00.6 /  0:00:00.6    1.0
[04/28 00:55:17    532s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/28 00:55:17    532s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   0.6 % )     0:00:00.2 /  0:00:00.2    1.0
[04/28 00:55:17    532s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[04/28 00:55:17    532s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.4 % )     0:00:00.8 /  0:00:00.8    1.0
[04/28 00:55:17    532s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/28 00:55:17    532s] [ TransformInit          ]      1   0:00:00.4  (   1.3 % )     0:00:00.4 /  0:00:00.4    1.0
[04/28 00:55:17    532s] [ OptimizationStep       ]      2   0:00:00.2  (   0.5 % )     0:00:25.8 /  0:00:25.5    1.0
[04/28 00:55:17    532s] [ OptSingleIteration     ]     13   0:00:00.0  (   0.1 % )     0:00:25.6 /  0:00:21.4    0.8
[04/28 00:55:17    532s] [ OptGetWeight           ]     13   0:00:00.2  (   0.7 % )     0:00:00.2 /  0:00:00.2    1.0
[04/28 00:55:17    532s] [ OptEval                ]     13   0:00:23.8  (  79.3 % )     0:00:23.8 /  0:00:19.5    0.8
[04/28 00:55:17    532s] [ OptCommit              ]     13   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.4
[04/28 00:55:17    532s] [ PostCommitDelayUpdate  ]     13   0:00:00.1  (   0.2 % )     0:00:00.7 /  0:00:00.6    0.9
[04/28 00:55:17    532s] [ IncrDelayCalc          ]     75   0:00:00.6  (   2.0 % )     0:00:00.6 /  0:00:00.5    0.9
[04/28 00:55:17    532s] [ SetupOptGetWorkingSet  ]     28   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.3
[04/28 00:55:17    532s] [ SetupOptGetActiveNode  ]     28   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/28 00:55:17    532s] [ SetupOptSlackGraph     ]     13   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    0.9
[04/28 00:55:17    532s] [ RefinePlace            ]      1   0:00:02.2  (   7.5 % )     0:00:02.3 /  0:00:02.3    1.0
[04/28 00:55:17    532s] [ TimingUpdate           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[04/28 00:55:17    532s] [ IncrTimingUpdate       ]     19   0:00:00.6  (   2.1 % )     0:00:00.6 /  0:00:00.6    1.0
[04/28 00:55:17    532s] [ MISC                   ]          0:00:00.2  (   0.7 % )     0:00:00.2 /  0:00:00.2    1.0
[04/28 00:55:17    532s] ---------------------------------------------------------------------------------------------
[04/28 00:55:17    532s]  WnsOpt #2 TOTAL                    0:00:30.0  ( 100.0 % )     0:00:30.0 /  0:00:29.7    1.0
[04/28 00:55:17    532s] ---------------------------------------------------------------------------------------------
[04/28 00:55:17    532s] 
[04/28 00:55:17    532s] End: GigaOpt Optimization in WNS mode
[04/28 00:55:17    532s] *** Timing Is met
[04/28 00:55:17    532s] *** Check timing (0:00:00.0)
[04/28 00:55:17    532s] GigaOpt Checkpoint: Internal reclaim -noViewPrune -rebufferOnly -costCleanup -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -force -numThreads 1 -preCTS
[04/28 00:55:17    532s] GigaOpt Checkpoint: Internal reclaim -noViewPrune -rebufferOnly -costCleanup -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -force -numThreads 1 -preCTS
[04/28 00:55:17    532s] Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
[04/28 00:55:17    532s] Info: 1 ideal net excluded from IPO operation.
[04/28 00:55:17    532s] Info: 1 clock net  excluded from IPO operation.
[04/28 00:55:17    532s] ### Creating LA Mngr. totSessionCpu=0:08:53 mem=2508.2M
[04/28 00:55:17    532s] ### Creating LA Mngr, finished. totSessionCpu=0:08:53 mem=2508.2M
[04/28 00:55:17    532s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[04/28 00:55:17    532s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/28 00:55:17    532s] ### Creating PhyDesignMc. totSessionCpu=0:08:53 mem=2565.4M
[04/28 00:55:17    532s] OPERPROF: Starting DPlace-Init at level 1, MEM:2565.4M, EPOCH TIME: 1745816117.561284
[04/28 00:55:17    532s] Processing tracks to init pin-track alignment.
[04/28 00:55:17    532s] z: 2, totalTracks: 1
[04/28 00:55:17    532s] z: 4, totalTracks: 1
[04/28 00:55:17    532s] z: 6, totalTracks: 1
[04/28 00:55:17    532s] z: 8, totalTracks: 1
[04/28 00:55:17    532s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/28 00:55:17    532s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2565.4M, EPOCH TIME: 1745816117.578278
[04/28 00:55:17    532s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:55:17    532s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:55:17    532s] 
[04/28 00:55:17    532s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/28 00:55:17    532s] OPERPROF:     Starting CMU at level 3, MEM:2565.4M, EPOCH TIME: 1745816117.612286
[04/28 00:55:17    532s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:2565.4M, EPOCH TIME: 1745816117.614131
[04/28 00:55:17    532s] 
[04/28 00:55:17    532s] Bad Lib Cell Checking (CMU) is done! (0)
[04/28 00:55:17    532s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.038, MEM:2565.4M, EPOCH TIME: 1745816117.616370
[04/28 00:55:17    532s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2565.4M, EPOCH TIME: 1745816117.616424
[04/28 00:55:17    532s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2565.4M, EPOCH TIME: 1745816117.616706
[04/28 00:55:17    532s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2565.4MB).
[04/28 00:55:17    532s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.059, MEM:2565.4M, EPOCH TIME: 1745816117.619980
[04/28 00:55:17    533s] TotalInstCnt at PhyDesignMc Initialization: 25987
[04/28 00:55:17    533s] ### Creating PhyDesignMc, finished. totSessionCpu=0:08:53 mem=2565.4M
[04/28 00:55:17    533s] Begin: Area Reclaim Optimization
[04/28 00:55:17    533s] *** AreaOpt #4 [begin] (place_opt_design #1) : totSession cpu/real = 0:08:53.1/0:09:43.2 (0.9), mem = 2565.4M
[04/28 00:55:17    533s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.36387.14
[04/28 00:55:17    533s] ### Creating RouteCongInterface, started
[04/28 00:55:17    533s] 
[04/28 00:55:17    533s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.8500} {9, 0.082, 0.8500} {10, 0.082, 0.8500} {11, 0.041, 0.8500} 
[04/28 00:55:17    533s] 
[04/28 00:55:17    533s] #optDebug: {0, 1.000}
[04/28 00:55:17    533s] ### Creating RouteCongInterface, finished
[04/28 00:55:17    533s] {MG  {7 0 3.9 0.100635}  {10 0 16.5 0.427446} }
[04/28 00:55:17    533s] ### Creating LA Mngr. totSessionCpu=0:08:53 mem=2565.4M
[04/28 00:55:17    533s] ### Creating LA Mngr, finished. totSessionCpu=0:08:53 mem=2565.4M
[04/28 00:55:18    533s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2565.4M, EPOCH TIME: 1745816118.015535
[04/28 00:55:18    533s] Found 0 hard placement blockage before merging.
[04/28 00:55:18    533s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2565.4M, EPOCH TIME: 1745816118.015930
[04/28 00:55:18    533s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 66.40
[04/28 00:55:18    533s] +---------+---------+--------+--------+------------+--------+
[04/28 00:55:18    533s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[04/28 00:55:18    533s] +---------+---------+--------+--------+------------+--------+
[04/28 00:55:18    533s] |   66.40%|        -|   0.000|   0.000|   0:00:00.0| 2565.4M|
[04/28 00:55:18    533s] #optDebug: <stH: 1.7100 MiSeL: 33.0680>
[04/28 00:56:09    584s] |   65.73%|      708|  -0.001|  -0.001|   0:00:51.0| 2984.5M|
[04/28 00:56:09    584s] #optDebug: <stH: 1.7100 MiSeL: 33.0680>
[04/28 00:56:09    584s] +---------+---------+--------+--------+------------+--------+
[04/28 00:56:09    584s] Reclaim Optimization End WNS Slack -0.001  TNS Slack -0.001 Density 65.73
[04/28 00:56:09    584s] 
[04/28 00:56:09    584s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[04/28 00:56:09    584s] --------------------------------------------------------------
[04/28 00:56:09    584s] |                                   | Total     | Sequential |
[04/28 00:56:09    584s] --------------------------------------------------------------
[04/28 00:56:09    584s] | Num insts resized                 |       0  |       0    |
[04/28 00:56:09    584s] | Num insts undone                  |       0  |       0    |
[04/28 00:56:09    584s] | Num insts Downsized               |       0  |       0    |
[04/28 00:56:09    584s] | Num insts Samesized               |       0  |       0    |
[04/28 00:56:09    584s] | Num insts Upsized                 |       0  |       0    |
[04/28 00:56:09    584s] | Num multiple commits+uncommits    |       0  |       -    |
[04/28 00:56:09    584s] --------------------------------------------------------------
[04/28 00:56:09    584s] Bottom Preferred Layer:
[04/28 00:56:09    584s]     None
[04/28 00:56:09    584s] Via Pillar Rule:
[04/28 00:56:09    584s]     None
[04/28 00:56:09    584s] Finished writing unified metrics of routing constraints.
[04/28 00:56:09    584s] 
[04/28 00:56:09    584s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[04/28 00:56:09    584s] End: Core Area Reclaim Optimization (cpu = 0:00:51.8) (real = 0:00:52.0) **
[04/28 00:56:09    584s] Deleting 0 temporary hard placement blockage(s).
[04/28 00:56:09    584s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.36387.14
[04/28 00:56:09    584s] *** AreaOpt #4 [finish] (place_opt_design #1) : cpu/real = 0:00:51.8/0:00:51.7 (1.0), totSession cpu/real = 0:09:44.9/0:10:34.9 (0.9), mem = 2984.5M
[04/28 00:56:09    584s] 
[04/28 00:56:09    584s] =============================================================================================
[04/28 00:56:09    584s]  Step TAT Report : AreaOpt #4 / place_opt_design #1                             21.17-s075_1
[04/28 00:56:09    584s] =============================================================================================
[04/28 00:56:09    584s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/28 00:56:09    584s] ---------------------------------------------------------------------------------------------
[04/28 00:56:09    584s] [ SlackTraversorInit     ]      1   0:00:00.2  (   0.3 % )     0:00:00.2 /  0:00:00.1    1.0
[04/28 00:56:09    584s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/28 00:56:09    584s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.1
[04/28 00:56:09    584s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.0
[04/28 00:56:09    584s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/28 00:56:09    584s] [ OptimizationStep       ]      1   0:00:00.1  (   0.3 % )     0:00:51.3 /  0:00:51.3    1.0
[04/28 00:56:09    584s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.1 % )     0:00:51.1 /  0:00:51.2    1.0
[04/28 00:56:09    584s] [ OptGetWeight           ]     31   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/28 00:56:09    584s] [ OptEval                ]     31   0:00:44.1  (  85.3 % )     0:00:44.1 /  0:00:44.2    1.0
[04/28 00:56:09    584s] [ OptCommit              ]     31   0:00:00.5  (   1.0 % )     0:00:00.5 /  0:00:00.5    1.0
[04/28 00:56:09    584s] [ PostCommitDelayUpdate  ]     31   0:00:00.4  (   0.8 % )     0:00:03.8 /  0:00:03.8    1.0
[04/28 00:56:09    584s] [ IncrDelayCalc          ]    195   0:00:03.4  (   6.6 % )     0:00:03.4 /  0:00:03.4    1.0
[04/28 00:56:09    584s] [ IncrTimingUpdate       ]     29   0:00:02.6  (   5.0 % )     0:00:02.6 /  0:00:02.6    1.0
[04/28 00:56:09    584s] [ MISC                   ]          0:00:00.2  (   0.3 % )     0:00:00.2 /  0:00:00.1    0.9
[04/28 00:56:09    584s] ---------------------------------------------------------------------------------------------
[04/28 00:56:09    584s]  AreaOpt #4 TOTAL                   0:00:51.7  ( 100.0 % )     0:00:51.7 /  0:00:51.8    1.0
[04/28 00:56:09    584s] ---------------------------------------------------------------------------------------------
[04/28 00:56:09    584s] 
[04/28 00:56:09    584s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2965.4M, EPOCH TIME: 1745816169.506763
[04/28 00:56:09    584s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:25541).
[04/28 00:56:09    584s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:56:09    584s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:56:09    584s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:56:09    584s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.100, REAL:0.099, MEM:2587.4M, EPOCH TIME: 1745816169.606053
[04/28 00:56:09    584s] TotalInstCnt at PhyDesignMc Destruction: 25541
[04/28 00:56:09    584s] End: Area Reclaim Optimization (cpu=0:00:52, real=0:00:52, mem=2587.43M, totSessionCpu=0:09:45).
[04/28 00:56:09    584s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[04/28 00:56:09    584s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[04/28 00:56:09    585s] Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
[04/28 00:56:09    585s] Info: 1 ideal net excluded from IPO operation.
[04/28 00:56:09    585s] Info: 1 clock net  excluded from IPO operation.
[04/28 00:56:09    585s] ### Creating LA Mngr. totSessionCpu=0:09:45 mem=2587.4M
[04/28 00:56:09    585s] ### Creating LA Mngr, finished. totSessionCpu=0:09:45 mem=2587.4M
[04/28 00:56:09    585s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/28 00:56:09    585s] ### Creating PhyDesignMc. totSessionCpu=0:09:45 mem=2644.7M
[04/28 00:56:09    585s] OPERPROF: Starting DPlace-Init at level 1, MEM:2644.7M, EPOCH TIME: 1745816169.708990
[04/28 00:56:09    585s] Processing tracks to init pin-track alignment.
[04/28 00:56:09    585s] z: 2, totalTracks: 1
[04/28 00:56:09    585s] z: 4, totalTracks: 1
[04/28 00:56:09    585s] z: 6, totalTracks: 1
[04/28 00:56:09    585s] z: 8, totalTracks: 1
[04/28 00:56:09    585s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/28 00:56:09    585s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2644.7M, EPOCH TIME: 1745816169.727211
[04/28 00:56:09    585s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:56:09    585s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:56:09    585s] 
[04/28 00:56:09    585s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/28 00:56:09    585s] OPERPROF:     Starting CMU at level 3, MEM:2644.7M, EPOCH TIME: 1745816169.760943
[04/28 00:56:09    585s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:2644.7M, EPOCH TIME: 1745816169.762833
[04/28 00:56:09    585s] 
[04/28 00:56:09    585s] Bad Lib Cell Checking (CMU) is done! (0)
[04/28 00:56:09    585s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.038, MEM:2644.7M, EPOCH TIME: 1745816169.765044
[04/28 00:56:09    585s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2644.7M, EPOCH TIME: 1745816169.765096
[04/28 00:56:09    585s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2644.7M, EPOCH TIME: 1745816169.765448
[04/28 00:56:09    585s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2644.7MB).
[04/28 00:56:09    585s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.060, MEM:2644.7M, EPOCH TIME: 1745816169.768622
[04/28 00:56:09    585s] TotalInstCnt at PhyDesignMc Initialization: 25541
[04/28 00:56:09    585s] ### Creating PhyDesignMc, finished. totSessionCpu=0:09:45 mem=2644.7M
[04/28 00:56:09    585s] Begin: Area Reclaim Optimization
[04/28 00:56:09    585s] *** AreaOpt #5 [begin] (place_opt_design #1) : totSession cpu/real = 0:09:45.3/0:10:35.4 (0.9), mem = 2644.7M
[04/28 00:56:09    585s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.36387.15
[04/28 00:56:09    585s] ### Creating RouteCongInterface, started
[04/28 00:56:10    585s] 
[04/28 00:56:10    585s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[04/28 00:56:10    585s] 
[04/28 00:56:10    585s] #optDebug: {0, 1.000}
[04/28 00:56:10    585s] ### Creating RouteCongInterface, finished
[04/28 00:56:10    585s] {MG  {7 0 3.9 0.100635}  {10 0 16.5 0.427446} }
[04/28 00:56:10    585s] ### Creating LA Mngr. totSessionCpu=0:09:45 mem=2644.7M
[04/28 00:56:10    585s] ### Creating LA Mngr, finished. totSessionCpu=0:09:45 mem=2644.7M
[04/28 00:56:10    585s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2644.7M, EPOCH TIME: 1745816170.151450
[04/28 00:56:10    585s] Found 0 hard placement blockage before merging.
[04/28 00:56:10    585s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2644.7M, EPOCH TIME: 1745816170.151819
[04/28 00:56:10    585s] Reclaim Optimization WNS Slack -0.001  TNS Slack -0.001 Density 65.73
[04/28 00:56:10    585s] +---------+---------+--------+--------+------------+--------+
[04/28 00:56:10    585s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[04/28 00:56:10    585s] +---------+---------+--------+--------+------------+--------+
[04/28 00:56:10    585s] |   65.73%|        -|  -0.001|  -0.001|   0:00:00.0| 2644.7M|
[04/28 00:56:10    585s] #optDebug: <stH: 1.7100 MiSeL: 33.0680>
[04/28 00:56:10    585s] |   65.73%|        0|  -0.001|  -0.001|   0:00:00.0| 2644.7M|
[04/28 00:56:13    588s] |   65.68%|       30|  -0.001|  -0.001|   0:00:03.0| 2663.7M|
[04/28 00:56:16    592s] |   65.46%|      349|   0.000|   0.000|   0:00:03.0| 2663.7M|
[04/28 00:56:17    592s] |   65.45%|        8|   0.000|   0.000|   0:00:01.0| 2663.7M|
[04/28 00:56:17    592s] |   65.45%|        1|   0.000|   0.000|   0:00:00.0| 2663.7M|
[04/28 00:56:17    592s] |   65.45%|        0|   0.000|   0.000|   0:00:00.0| 2663.7M|
[04/28 00:56:17    592s] #optDebug: <stH: 1.7100 MiSeL: 33.0680>
[04/28 00:56:17    592s] #optDebug: RTR_SNLTF <10.0000 1.7100> <17.1000> 
[04/28 00:56:17    592s] |   65.45%|        0|   0.000|   0.000|   0:00:00.0| 2663.7M|
[04/28 00:56:17    592s] +---------+---------+--------+--------+------------+--------+
[04/28 00:56:17    592s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 65.45
[04/28 00:56:17    592s] 
[04/28 00:56:17    592s] ** Summary: Restruct = 0 Buffer Deletion = 23 Declone = 7 Resize = 355 **
[04/28 00:56:17    592s] --------------------------------------------------------------
[04/28 00:56:17    592s] |                                   | Total     | Sequential |
[04/28 00:56:17    592s] --------------------------------------------------------------
[04/28 00:56:17    592s] | Num insts resized                 |     350  |      13    |
[04/28 00:56:17    592s] | Num insts undone                  |       3  |       0    |
[04/28 00:56:17    592s] | Num insts Downsized               |     350  |      13    |
[04/28 00:56:17    592s] | Num insts Samesized               |       0  |       0    |
[04/28 00:56:17    592s] | Num insts Upsized                 |       0  |       0    |
[04/28 00:56:17    592s] | Num multiple commits+uncommits    |       5  |       -    |
[04/28 00:56:17    592s] --------------------------------------------------------------
[04/28 00:56:17    592s] Bottom Preferred Layer:
[04/28 00:56:17    592s]     None
[04/28 00:56:17    592s] Via Pillar Rule:
[04/28 00:56:17    592s]     None
[04/28 00:56:17    592s] Finished writing unified metrics of routing constraints.
[04/28 00:56:17    592s] 
[04/28 00:56:17    592s] Number of times islegalLocAvaiable called = 608 skipped = 0, called in commitmove = 358, skipped in commitmove = 0
[04/28 00:56:17    592s] End: Core Area Reclaim Optimization (cpu = 0:00:07.6) (real = 0:00:08.0) **
[04/28 00:56:17    592s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2663.7M, EPOCH TIME: 1745816177.540008
[04/28 00:56:17    592s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:25511).
[04/28 00:56:17    592s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:56:17    593s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:56:17    593s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:56:17    593s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.080, REAL:0.079, MEM:2663.7M, EPOCH TIME: 1745816177.618722
[04/28 00:56:17    593s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2663.7M, EPOCH TIME: 1745816177.624491
[04/28 00:56:17    593s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2663.7M, EPOCH TIME: 1745816177.624607
[04/28 00:56:17    593s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2663.7M, EPOCH TIME: 1745816177.640917
[04/28 00:56:17    593s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:56:17    593s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:56:17    593s] 
[04/28 00:56:17    593s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/28 00:56:17    593s] OPERPROF:       Starting CMU at level 4, MEM:2663.7M, EPOCH TIME: 1745816177.674383
[04/28 00:56:17    593s] OPERPROF:       Finished CMU at level 4, CPU:0.000, REAL:0.002, MEM:2663.7M, EPOCH TIME: 1745816177.676388
[04/28 00:56:17    593s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.038, MEM:2663.7M, EPOCH TIME: 1745816177.678611
[04/28 00:56:17    593s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2663.7M, EPOCH TIME: 1745816177.678666
[04/28 00:56:17    593s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2663.7M, EPOCH TIME: 1745816177.679031
[04/28 00:56:17    593s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2663.7M, EPOCH TIME: 1745816177.682183
[04/28 00:56:17    593s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2663.7M, EPOCH TIME: 1745816177.682474
[04/28 00:56:17    593s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.060, REAL:0.058, MEM:2663.7M, EPOCH TIME: 1745816177.682568
[04/28 00:56:17    593s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.060, REAL:0.058, MEM:2663.7M, EPOCH TIME: 1745816177.682616
[04/28 00:56:17    593s] TDRefine: refinePlace mode is spiral
[04/28 00:56:17    593s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.36387.6
[04/28 00:56:17    593s] OPERPROF: Starting RefinePlace at level 1, MEM:2663.7M, EPOCH TIME: 1745816177.682706
[04/28 00:56:17    593s] *** Starting place_detail (0:09:53 mem=2663.7M) ***
[04/28 00:56:17    593s] Total net bbox length = 3.756e+05 (1.894e+05 1.861e+05) (ext = 1.873e+04)
[04/28 00:56:17    593s] 
[04/28 00:56:17    593s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/28 00:56:17    593s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/28 00:56:17    593s] (I)      Default pattern map key = tpu_top_default.
[04/28 00:56:17    593s] (I)      Default pattern map key = tpu_top_default.
[04/28 00:56:17    593s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2663.7M, EPOCH TIME: 1745816177.717065
[04/28 00:56:17    593s] Starting refinePlace ...
[04/28 00:56:17    593s] (I)      Default pattern map key = tpu_top_default.
[04/28 00:56:17    593s] One DDP V2 for no tweak run.
[04/28 00:56:17    593s] 
[04/28 00:56:17    593s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[04/28 00:56:18    593s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f2546d8e4b0.
[04/28 00:56:18    593s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[04/28 00:56:18    593s] Move report: legalization moves 811 insts, mean move: 1.14 um, max move: 5.33 um spiral
[04/28 00:56:18    593s] 	Max move on inst (systolic/mul_98_38_I1_I7_g4033): (60.80, 124.64) --> (61.00, 119.51)
[04/28 00:56:18    593s] [CPU] RefinePlace/Spiral (cpu=0:00:00.3, real=0:00:00.0)
[04/28 00:56:18    593s] [CPU] RefinePlace/Commit (cpu=0:00:00.5, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.5, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[04/28 00:56:18    593s] [CPU] RefinePlace/Legalization (cpu=0:00:00.9, real=0:00:01.0, mem=2650.8MB) @(0:09:53 - 0:09:54).
[04/28 00:56:18    594s] Move report: Detail placement moves 811 insts, mean move: 1.14 um, max move: 5.33 um 
[04/28 00:56:18    594s] 	Max move on inst (systolic/mul_98_38_I1_I7_g4033): (60.80, 124.64) --> (61.00, 119.51)
[04/28 00:56:18    594s] 	Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 2650.8MB
[04/28 00:56:18    594s] Statistics of distance of Instance movement in refine placement:
[04/28 00:56:18    594s]   maximum (X+Y) =         5.33 um
[04/28 00:56:18    594s]   inst (systolic/mul_98_38_I1_I7_g4033) with max move: (60.8, 124.64) -> (61, 119.51)
[04/28 00:56:18    594s]   mean    (X+Y) =         1.14 um
[04/28 00:56:18    594s] Total instances moved : 811
[04/28 00:56:18    594s] Summary Report:
[04/28 00:56:18    594s] Instances move: 811 (out of 25511 movable)
[04/28 00:56:18    594s] Instances flipped: 0
[04/28 00:56:18    594s] Mean displacement: 1.14 um
[04/28 00:56:18    594s] Max displacement: 5.33 um (Instance: systolic/mul_98_38_I1_I7_g4033) (60.8, 124.64) -> (61, 119.51)
[04/28 00:56:18    594s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: NOR2X1
[04/28 00:56:18    594s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.900, REAL:0.891, MEM:2650.8M, EPOCH TIME: 1745816178.608086
[04/28 00:56:18    594s] Total net bbox length = 3.762e+05 (1.897e+05 1.865e+05) (ext = 1.873e+04)
[04/28 00:56:18    594s] Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 2650.8MB
[04/28 00:56:18    594s] [CPU] RefinePlace/total (cpu=0:00:00.9, real=0:00:01.0, mem=2650.8MB) @(0:09:53 - 0:09:54).
[04/28 00:56:18    594s] *** Finished place_detail (0:09:54 mem=2650.8M) ***
[04/28 00:56:18    594s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.36387.6
[04/28 00:56:18    594s] OPERPROF: Finished RefinePlace at level 1, CPU:0.940, REAL:0.934, MEM:2650.8M, EPOCH TIME: 1745816178.617006
[04/28 00:56:18    594s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2650.8M, EPOCH TIME: 1745816178.728403
[04/28 00:56:18    594s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:25511).
[04/28 00:56:18    594s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:56:18    594s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:56:18    594s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:56:18    594s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.080, REAL:0.073, MEM:2647.8M, EPOCH TIME: 1745816178.801596
[04/28 00:56:18    594s] *** maximum move = 5.33 um ***
[04/28 00:56:18    594s] *** Finished re-routing un-routed nets (2647.8M) ***
[04/28 00:56:18    594s] OPERPROF: Starting DPlace-Init at level 1, MEM:2647.8M, EPOCH TIME: 1745816178.842194
[04/28 00:56:18    594s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2647.8M, EPOCH TIME: 1745816178.858181
[04/28 00:56:18    594s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:56:18    594s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:56:18    594s] 
[04/28 00:56:18    594s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/28 00:56:18    594s] OPERPROF:     Starting CMU at level 3, MEM:2647.8M, EPOCH TIME: 1745816178.887854
[04/28 00:56:18    594s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:2647.8M, EPOCH TIME: 1745816178.889650
[04/28 00:56:18    594s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.034, MEM:2647.8M, EPOCH TIME: 1745816178.891898
[04/28 00:56:18    594s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2647.8M, EPOCH TIME: 1745816178.891955
[04/28 00:56:18    594s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.010, REAL:0.000, MEM:2663.8M, EPOCH TIME: 1745816178.892454
[04/28 00:56:18    594s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2663.8M, EPOCH TIME: 1745816178.895583
[04/28 00:56:18    594s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2663.8M, EPOCH TIME: 1745816178.895893
[04/28 00:56:18    594s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.054, MEM:2663.8M, EPOCH TIME: 1745816178.895984
[04/28 00:56:19    594s] 
[04/28 00:56:19    594s] *** Finish Physical Update (cpu=0:00:01.5 real=0:00:02.0 mem=2663.8M) ***
[04/28 00:56:19    594s] Deleting 0 temporary hard placement blockage(s).
[04/28 00:56:19    594s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.36387.15
[04/28 00:56:19    594s] *** AreaOpt #5 [finish] (place_opt_design #1) : cpu/real = 0:00:09.1/0:00:09.1 (1.0), totSession cpu/real = 0:09:54.4/0:10:44.5 (0.9), mem = 2663.8M
[04/28 00:56:19    594s] 
[04/28 00:56:19    594s] =============================================================================================
[04/28 00:56:19    594s]  Step TAT Report : AreaOpt #5 / place_opt_design #1                             21.17-s075_1
[04/28 00:56:19    594s] =============================================================================================
[04/28 00:56:19    594s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/28 00:56:19    594s] ---------------------------------------------------------------------------------------------
[04/28 00:56:19    594s] [ SlackTraversorInit     ]      1   0:00:00.2  (   1.7 % )     0:00:00.2 /  0:00:00.1    1.0
[04/28 00:56:19    594s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/28 00:56:19    594s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.0
[04/28 00:56:19    594s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    1.0
[04/28 00:56:19    594s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/28 00:56:19    594s] [ OptimizationStep       ]      1   0:00:00.5  (   5.9 % )     0:00:07.2 /  0:00:07.2    1.0
[04/28 00:56:19    594s] [ OptSingleIteration     ]      7   0:00:00.2  (   1.8 % )     0:00:06.6 /  0:00:06.6    1.0
[04/28 00:56:19    594s] [ OptGetWeight           ]    171   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/28 00:56:19    594s] [ OptEval                ]    171   0:00:03.7  (  40.7 % )     0:00:03.7 /  0:00:03.7    1.0
[04/28 00:56:19    594s] [ OptCommit              ]    171   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    1.4
[04/28 00:56:19    594s] [ PostCommitDelayUpdate  ]    174   0:00:00.2  (   1.7 % )     0:00:01.4 /  0:00:01.5    1.0
[04/28 00:56:19    594s] [ IncrDelayCalc          ]    198   0:00:01.2  (  13.7 % )     0:00:01.2 /  0:00:01.3    1.1
[04/28 00:56:19    594s] [ RefinePlace            ]      1   0:00:01.5  (  16.1 % )     0:00:01.5 /  0:00:01.5    1.0
[04/28 00:56:19    594s] [ TimingUpdate           ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.7
[04/28 00:56:19    594s] [ IncrTimingUpdate       ]     55   0:00:01.2  (  13.6 % )     0:00:01.2 /  0:00:01.2    1.0
[04/28 00:56:19    594s] [ MISC                   ]          0:00:00.1  (   1.6 % )     0:00:00.1 /  0:00:00.1    1.0
[04/28 00:56:19    594s] ---------------------------------------------------------------------------------------------
[04/28 00:56:19    594s]  AreaOpt #5 TOTAL                   0:00:09.1  ( 100.0 % )     0:00:09.1 /  0:00:09.1    1.0
[04/28 00:56:19    594s] ---------------------------------------------------------------------------------------------
[04/28 00:56:19    594s] 
[04/28 00:56:19    594s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2644.7M, EPOCH TIME: 1745816179.033992
[04/28 00:56:19    594s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:56:19    594s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:56:19    594s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:56:19    594s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:56:19    594s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.062, MEM:2587.7M, EPOCH TIME: 1745816179.096420
[04/28 00:56:19    594s] TotalInstCnt at PhyDesignMc Destruction: 25511
[04/28 00:56:19    594s] End: Area Reclaim Optimization (cpu=0:00:09, real=0:00:10, mem=2587.71M, totSessionCpu=0:09:54).
[04/28 00:56:19    594s] **INFO: Flow update: Design timing is met.
[04/28 00:56:19    594s] OPTC: user 20.0
[04/28 00:56:19    594s] Begin: GigaOpt postEco DRV Optimization
[04/28 00:56:19    594s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -preCTS
[04/28 00:56:19    594s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -preCTS
[04/28 00:56:19    594s] *** DrvOpt #5 [begin] (place_opt_design #1) : totSession cpu/real = 0:09:54.7/0:10:44.7 (0.9), mem = 2587.7M
[04/28 00:56:19    594s] Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
[04/28 00:56:19    594s] Info: 1 ideal net excluded from IPO operation.
[04/28 00:56:19    594s] Info: 1 clock net  excluded from IPO operation.
[04/28 00:56:19    594s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.36387.16
[04/28 00:56:19    594s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/28 00:56:19    594s] ### Creating PhyDesignMc. totSessionCpu=0:09:55 mem=2587.7M
[04/28 00:56:19    594s] OPERPROF: Starting DPlace-Init at level 1, MEM:2587.7M, EPOCH TIME: 1745816179.324523
[04/28 00:56:19    594s] Processing tracks to init pin-track alignment.
[04/28 00:56:19    594s] z: 2, totalTracks: 1
[04/28 00:56:19    594s] z: 4, totalTracks: 1
[04/28 00:56:19    594s] z: 6, totalTracks: 1
[04/28 00:56:19    594s] z: 8, totalTracks: 1
[04/28 00:56:19    594s] #spOpts: N=45 minPadR=1.1 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/28 00:56:19    594s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2587.7M, EPOCH TIME: 1745816179.340357
[04/28 00:56:19    594s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:56:19    594s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:56:19    594s] 
[04/28 00:56:19    594s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/28 00:56:19    594s] OPERPROF:     Starting CMU at level 3, MEM:2587.7M, EPOCH TIME: 1745816179.370211
[04/28 00:56:19    594s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:2587.7M, EPOCH TIME: 1745816179.371989
[04/28 00:56:19    594s] 
[04/28 00:56:19    594s] Bad Lib Cell Checking (CMU) is done! (0)
[04/28 00:56:19    594s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.034, MEM:2587.7M, EPOCH TIME: 1745816179.374306
[04/28 00:56:19    594s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2587.7M, EPOCH TIME: 1745816179.374361
[04/28 00:56:19    594s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2587.7M, EPOCH TIME: 1745816179.374854
[04/28 00:56:19    594s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2587.7MB).
[04/28 00:56:19    594s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.054, MEM:2587.7M, EPOCH TIME: 1745816179.378034
[04/28 00:56:19    594s] TotalInstCnt at PhyDesignMc Initialization: 25511
[04/28 00:56:19    594s] ### Creating PhyDesignMc, finished. totSessionCpu=0:09:55 mem=2587.7M
[04/28 00:56:19    594s] ### Creating RouteCongInterface, started
[04/28 00:56:19    595s] 
[04/28 00:56:19    595s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[04/28 00:56:19    595s] 
[04/28 00:56:19    595s] #optDebug: {0, 1.000}
[04/28 00:56:19    595s] ### Creating RouteCongInterface, finished
[04/28 00:56:19    595s] {MG  {7 0 3.9 0.100635}  {10 0 16.5 0.427446} }
[04/28 00:56:19    595s] ### Creating LA Mngr. totSessionCpu=0:09:55 mem=2587.7M
[04/28 00:56:19    595s] ### Creating LA Mngr, finished. totSessionCpu=0:09:55 mem=2587.7M
[04/28 00:56:20    595s] [GPS-DRV] Optimizer parameters ============================= 
[04/28 00:56:20    595s] [GPS-DRV] maxDensity (design): 0.95
[04/28 00:56:20    595s] [GPS-DRV] maxLocalDensity: 0.98
[04/28 00:56:20    595s] [GPS-DRV] MaxBufDistForPlaceBlk: 129 Microns
[04/28 00:56:20    595s] [GPS-DRV] All active and enabled setup views
[04/28 00:56:20    595s] [GPS-DRV]     wc
[04/28 00:56:20    595s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[04/28 00:56:20    595s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[04/28 00:56:20    595s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[04/28 00:56:20    595s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[04/28 00:56:20    595s] [GPS-DRV] timing-driven DRV settings {0 0 0 0 0 0}
[04/28 00:56:20    595s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2644.9M, EPOCH TIME: 1745816180.276044
[04/28 00:56:20    595s] Found 0 hard placement blockage before merging.
[04/28 00:56:20    595s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2644.9M, EPOCH TIME: 1745816180.276376
[04/28 00:56:20    595s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/28 00:56:20    595s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[04/28 00:56:20    595s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/28 00:56:20    595s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[04/28 00:56:20    595s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/28 00:56:20    596s] Info: violation cost 0.215625 (cap = 0.000000, tran = 0.215625, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/28 00:56:20    596s] |     5|    40|    -0.01|     0|     0|     0.00|     0|     0|     0|     0|     0.00|     0.00|       0|       0|       0| 65.45%|          |         |
[04/28 00:56:20    596s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/28 00:56:20    596s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.00|     0.00|       5|       0|       2| 65.45%| 0:00:00.0|  2683.1M|
[04/28 00:56:20    596s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/28 00:56:20    596s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.00|     0.00|       0|       0|       0| 65.45%| 0:00:00.0|  2683.1M|
[04/28 00:56:20    596s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/28 00:56:20    596s] Finished writing unified metrics of routing constraints.
[04/28 00:56:20    596s] Bottom Preferred Layer:
[04/28 00:56:20    596s]     None
[04/28 00:56:20    596s] Via Pillar Rule:
[04/28 00:56:20    596s]     None
[04/28 00:56:20    596s] 
[04/28 00:56:20    596s] *** Finish DRV Fixing (cpu=0:00:00.6 real=0:00:00.0 mem=2683.1M) ***
[04/28 00:56:20    596s] 
[04/28 00:56:20    596s] Deleting 0 temporary hard placement blockage(s).
[04/28 00:56:20    596s] Total-nets :: 29648, Stn-nets :: 539, ratio :: 1.818 %, Total-len 440698, Stn-len 11818.2
[04/28 00:56:20    596s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2664.0M, EPOCH TIME: 1745816180.934522
[04/28 00:56:20    596s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:25516).
[04/28 00:56:20    596s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:56:20    596s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:56:20    596s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:56:21    596s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.067, MEM:2586.0M, EPOCH TIME: 1745816181.001436
[04/28 00:56:21    596s] TotalInstCnt at PhyDesignMc Destruction: 25516
[04/28 00:56:21    596s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.36387.16
[04/28 00:56:21    596s] *** DrvOpt #5 [finish] (place_opt_design #1) : cpu/real = 0:00:01.7/0:00:01.7 (1.0), totSession cpu/real = 0:09:56.4/0:10:46.4 (0.9), mem = 2586.0M
[04/28 00:56:21    596s] 
[04/28 00:56:21    596s] =============================================================================================
[04/28 00:56:21    596s]  Step TAT Report : DrvOpt #5 / place_opt_design #1                              21.17-s075_1
[04/28 00:56:21    596s] =============================================================================================
[04/28 00:56:21    596s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/28 00:56:21    596s] ---------------------------------------------------------------------------------------------
[04/28 00:56:21    596s] [ SlackTraversorInit     ]      1   0:00:00.1  (   8.4 % )     0:00:00.1 /  0:00:00.1    1.0
[04/28 00:56:21    596s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/28 00:56:21    596s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (  10.5 % )     0:00:00.2 /  0:00:00.2    1.0
[04/28 00:56:21    596s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   3.3 % )     0:00:00.1 /  0:00:00.1    1.1
[04/28 00:56:21    596s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   5.6 % )     0:00:00.1 /  0:00:00.1    1.0
[04/28 00:56:21    596s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/28 00:56:21    596s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:00.4 /  0:00:00.4    1.0
[04/28 00:56:21    596s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.0 % )     0:00:00.2 /  0:00:00.2    1.0
[04/28 00:56:21    596s] [ OptGetWeight           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/28 00:56:21    596s] [ OptEval                ]      1   0:00:00.1  (   4.0 % )     0:00:00.1 /  0:00:00.1    1.0
[04/28 00:56:21    596s] [ OptCommit              ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[04/28 00:56:21    596s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.1
[04/28 00:56:21    596s] [ IncrDelayCalc          ]      4   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    1.3
[04/28 00:56:21    596s] [ DrvFindVioNets         ]      3   0:00:00.2  (  10.9 % )     0:00:00.2 /  0:00:00.2    1.0
[04/28 00:56:21    596s] [ DrvComputeSummary      ]      3   0:00:00.1  (   4.4 % )     0:00:00.1 /  0:00:00.1    1.0
[04/28 00:56:21    596s] [ IncrTimingUpdate       ]      1   0:00:00.1  (   3.8 % )     0:00:00.1 /  0:00:00.1    0.9
[04/28 00:56:21    596s] [ MISC                   ]          0:00:00.8  (  47.3 % )     0:00:00.8 /  0:00:00.8    1.0
[04/28 00:56:21    596s] ---------------------------------------------------------------------------------------------
[04/28 00:56:21    596s]  DrvOpt #5 TOTAL                    0:00:01.7  ( 100.0 % )     0:00:01.7 /  0:00:01.7    1.0
[04/28 00:56:21    596s] ---------------------------------------------------------------------------------------------
[04/28 00:56:21    596s] 
[04/28 00:56:21    596s] End: GigaOpt postEco DRV Optimization
[04/28 00:56:21    596s] **INFO: Flow update: Design timing is met.
[04/28 00:56:21    596s] Running refinePlace -preserveRouting true -hardFence false
[04/28 00:56:21    596s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2586.0M, EPOCH TIME: 1745816181.009556
[04/28 00:56:21    596s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2586.0M, EPOCH TIME: 1745816181.009630
[04/28 00:56:21    596s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2586.0M, EPOCH TIME: 1745816181.009714
[04/28 00:56:21    596s] Processing tracks to init pin-track alignment.
[04/28 00:56:21    596s] z: 2, totalTracks: 1
[04/28 00:56:21    596s] z: 4, totalTracks: 1
[04/28 00:56:21    596s] z: 6, totalTracks: 1
[04/28 00:56:21    596s] z: 8, totalTracks: 1
[04/28 00:56:21    596s] #spOpts: N=45 minPadR=1.1 hrOri=1 hrSnap=1 rpCkHalo=4 
[04/28 00:56:21    596s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2586.0M, EPOCH TIME: 1745816181.025270
[04/28 00:56:21    596s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:56:21    596s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:56:21    596s] 
[04/28 00:56:21    596s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/28 00:56:21    596s] OPERPROF:         Starting CMU at level 5, MEM:2586.0M, EPOCH TIME: 1745816181.056803
[04/28 00:56:21    596s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.002, MEM:2586.0M, EPOCH TIME: 1745816181.058552
[04/28 00:56:21    596s] 
[04/28 00:56:21    596s] Bad Lib Cell Checking (CMU) is done! (0)
[04/28 00:56:21    596s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.030, REAL:0.035, MEM:2586.0M, EPOCH TIME: 1745816181.060756
[04/28 00:56:21    596s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2586.0M, EPOCH TIME: 1745816181.060809
[04/28 00:56:21    596s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2586.0M, EPOCH TIME: 1745816181.061092
[04/28 00:56:21    596s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2586.0MB).
[04/28 00:56:21    596s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.070, REAL:0.055, MEM:2586.0M, EPOCH TIME: 1745816181.064364
[04/28 00:56:21    596s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.070, REAL:0.055, MEM:2586.0M, EPOCH TIME: 1745816181.064411
[04/28 00:56:21    596s] TDRefine: refinePlace mode is spiral
[04/28 00:56:21    596s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.36387.7
[04/28 00:56:21    596s] OPERPROF:   Starting RefinePlace at level 2, MEM:2586.0M, EPOCH TIME: 1745816181.064498
[04/28 00:56:21    596s] *** Starting place_detail (0:09:56 mem=2586.0M) ***
[04/28 00:56:21    596s] Total net bbox length = 3.763e+05 (1.897e+05 1.865e+05) (ext = 1.873e+04)
[04/28 00:56:21    596s] 
[04/28 00:56:21    596s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/28 00:56:21    596s] (I)      Default pattern map key = tpu_top_default.
[04/28 00:56:21    596s] (I)      Default pattern map key = tpu_top_default.
[04/28 00:56:21    596s] User Input Parameters:
[04/28 00:56:21    596s] - Congestion Driven    : Off
[04/28 00:56:21    596s] - Timing Driven        : Off
[04/28 00:56:21    596s] - Area-Violation Based : Off
[04/28 00:56:21    596s] - Start Rollback Level : -5
[04/28 00:56:21    596s] - Legalized            : On
[04/28 00:56:21    596s] - Window Based         : Off
[04/28 00:56:21    596s] - eDen incr mode       : Off
[04/28 00:56:21    596s] 
[04/28 00:56:21    596s] Starting Small incrNP...
[04/28 00:56:21    596s] - Small incr mode      : On
[04/28 00:56:21    596s] 
[04/28 00:56:21    596s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:2586.0M, EPOCH TIME: 1745816181.094700
[04/28 00:56:21    596s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:2586.0M, EPOCH TIME: 1745816181.098551
[04/28 00:56:21    596s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.000, REAL:0.006, MEM:2586.0M, EPOCH TIME: 1745816181.104866
[04/28 00:56:21    596s] default core: bins with density > 0.750 = 28.53 % ( 103 / 361 )
[04/28 00:56:21    596s] Density distribution unevenness ratio = 10.297%
[04/28 00:56:21    596s] Density distribution unevenness ratio (U70) = 5.035%
[04/28 00:56:21    596s] Density distribution unevenness ratio (U80) = 0.030%
[04/28 00:56:21    596s] Density distribution unevenness ratio (U90) = 0.000%
[04/28 00:56:21    596s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.010, REAL:0.010, MEM:2586.0M, EPOCH TIME: 1745816181.104964
[04/28 00:56:21    596s] cost 0.818605, thresh 1.000000
[04/28 00:56:21    596s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2586.0M)
[04/28 00:56:21    596s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[04/28 00:56:21    596s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2586.0M, EPOCH TIME: 1745816181.105668
[04/28 00:56:21    596s] Starting refinePlace ...
[04/28 00:56:21    596s] (I)      Default pattern map key = tpu_top_default.
[04/28 00:56:21    596s] One DDP V2 for no tweak run.
[04/28 00:56:21    596s] (I)      Default pattern map key = tpu_top_default.
[04/28 00:56:21    596s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2587.8M, EPOCH TIME: 1745816181.151667
[04/28 00:56:21    596s] DDP initSite1 nrRow 183 nrJob 183
[04/28 00:56:21    596s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2587.8M, EPOCH TIME: 1745816181.151847
[04/28 00:56:21    596s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.000, REAL:0.000, MEM:2587.8M, EPOCH TIME: 1745816181.152194
[04/28 00:56:21    596s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2587.8M, EPOCH TIME: 1745816181.152245
[04/28 00:56:21    596s] DDP markSite nrRow 183 nrJob 183
[04/28 00:56:21    596s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.000, REAL:0.001, MEM:2587.8M, EPOCH TIME: 1745816181.152822
[04/28 00:56:21    596s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.000, REAL:0.001, MEM:2587.8M, EPOCH TIME: 1745816181.152882
[04/28 00:56:21    596s]   Spread Effort: high, pre-route mode, useDDP on.
[04/28 00:56:21    596s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=2591.3MB) @(0:09:57 - 0:09:57).
[04/28 00:56:21    596s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/28 00:56:21    596s] wireLenOptFixPriorityInst 0 inst fixed
[04/28 00:56:21    596s] 
[04/28 00:56:21    596s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[04/28 00:56:21    597s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f2546d8e4b0.
[04/28 00:56:21    597s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[04/28 00:56:22    597s] Move report: legalization moves 12 insts, mean move: 1.76 um, max move: 4.02 um spiral
[04/28 00:56:22    597s] 	Max move on inst (systolic/g110216): (106.00, 54.53) --> (106.60, 57.95)
[04/28 00:56:22    597s] [CPU] RefinePlace/Spiral (cpu=0:00:00.3, real=0:00:00.0)
[04/28 00:56:22    597s] [CPU] RefinePlace/Commit (cpu=0:00:00.5, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.5, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[04/28 00:56:22    597s] [CPU] RefinePlace/Legalization (cpu=0:00:00.8, real=0:00:00.0, mem=2559.3MB) @(0:09:57 - 0:09:57).
[04/28 00:56:22    597s] Move report: Detail placement moves 12 insts, mean move: 1.76 um, max move: 4.02 um 
[04/28 00:56:22    597s] 	Max move on inst (systolic/g110216): (106.00, 54.53) --> (106.60, 57.95)
[04/28 00:56:22    597s] 	Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 2559.3MB
[04/28 00:56:22    597s] Statistics of distance of Instance movement in refine placement:
[04/28 00:56:22    597s]   maximum (X+Y) =         4.02 um
[04/28 00:56:22    597s]   inst (systolic/g110216) with max move: (106, 54.53) -> (106.6, 57.95)
[04/28 00:56:22    597s]   mean    (X+Y) =         1.76 um
[04/28 00:56:22    597s] Summary Report:
[04/28 00:56:22    597s] Instances move: 12 (out of 25516 movable)
[04/28 00:56:22    597s] Instances flipped: 0
[04/28 00:56:22    597s] Mean displacement: 1.76 um
[04/28 00:56:22    597s] Max displacement: 4.02 um (Instance: systolic/g110216) (106, 54.53) -> (106.6, 57.95)
[04/28 00:56:22    597s] Total instances moved : 12
[04/28 00:56:22    597s] 	Length: 3 sites, height: 1 rows, site name: CoreSite, cell type: NOR2X1
[04/28 00:56:22    597s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.900, REAL:0.911, MEM:2559.3M, EPOCH TIME: 1745816182.016783
[04/28 00:56:22    597s] Total net bbox length = 3.763e+05 (1.897e+05 1.865e+05) (ext = 1.873e+04)
[04/28 00:56:22    597s] Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 2559.3MB
[04/28 00:56:22    597s] [CPU] RefinePlace/total (cpu=0:00:00.9, real=0:00:01.0, mem=2559.3MB) @(0:09:56 - 0:09:57).
[04/28 00:56:22    597s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.36387.7
[04/28 00:56:22    597s] *** Finished place_detail (0:09:57 mem=2559.3M) ***
[04/28 00:56:22    597s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.950, REAL:0.961, MEM:2559.3M, EPOCH TIME: 1745816182.025550
[04/28 00:56:22    597s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2559.3M, EPOCH TIME: 1745816182.025622
[04/28 00:56:22    597s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:25516).
[04/28 00:56:22    597s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:56:22    597s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:56:22    597s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:56:22    597s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.080, REAL:0.072, MEM:2554.3M, EPOCH TIME: 1745816182.097963
[04/28 00:56:22    597s] OPERPROF: Finished RefinePlace2 at level 1, CPU:1.100, REAL:1.089, MEM:2554.3M, EPOCH TIME: 1745816182.098159
[04/28 00:56:22    597s] **INFO: Flow update: Design timing is met.
[04/28 00:56:22    597s] **INFO: Flow update: Design timing is met.
[04/28 00:56:22    597s] **INFO: Flow update: Design timing is met.
[04/28 00:56:22    597s] Register exp ratio and priority group on 0 nets on 29648 nets : 
[04/28 00:56:22    597s] 
[04/28 00:56:22    597s] Active setup views:
[04/28 00:56:22    597s]  wc
[04/28 00:56:22    597s]   Dominating endpoints: 0
[04/28 00:56:22    597s]   Dominating TNS: -0.000
[04/28 00:56:22    597s] 
[04/28 00:56:22    597s] Extraction called for design 'tpu_top' of instances=25516 and nets=29669 using extraction engine 'pre_route' .
[04/28 00:56:22    597s] pre_route RC Extraction called for design tpu_top.
[04/28 00:56:22    597s] RC Extraction called in multi-corner(1) mode.
[04/28 00:56:22    597s] RCMode: PreRoute
[04/28 00:56:22    597s]       RC Corner Indexes            0   
[04/28 00:56:22    597s] Capacitance Scaling Factor   : 1.00000 
[04/28 00:56:22    597s] Resistance Scaling Factor    : 1.00000 
[04/28 00:56:22    597s] Clock Cap. Scaling Factor    : 1.00000 
[04/28 00:56:22    597s] Clock Res. Scaling Factor    : 1.00000 
[04/28 00:56:22    597s] Shrink Factor                : 0.90000
[04/28 00:56:22    597s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/28 00:56:22    597s] Using capacitance table file ...
[04/28 00:56:22    597s] RC Grid backup saved.
[04/28 00:56:22    597s] 
[04/28 00:56:22    597s] Trim Metal Layers:
[04/28 00:56:22    598s] LayerId::1 widthSet size::4
[04/28 00:56:22    598s] LayerId::2 widthSet size::4
[04/28 00:56:22    598s] LayerId::3 widthSet size::4
[04/28 00:56:22    598s] LayerId::4 widthSet size::4
[04/28 00:56:22    598s] LayerId::5 widthSet size::4
[04/28 00:56:22    598s] LayerId::6 widthSet size::4
[04/28 00:56:22    598s] LayerId::7 widthSet size::5
[04/28 00:56:22    598s] LayerId::8 widthSet size::5
[04/28 00:56:22    598s] LayerId::9 widthSet size::5
[04/28 00:56:22    598s] LayerId::10 widthSet size::4
[04/28 00:56:22    598s] LayerId::11 widthSet size::3
[04/28 00:56:22    598s] eee: pegSigSF::1.070000
[04/28 00:56:22    598s] Skipped RC grid update for preRoute extraction.
[04/28 00:56:22    598s] Initializing multi-corner capacitance tables ... 
[04/28 00:56:23    598s] Initializing multi-corner resistance tables ...
[04/28 00:56:23    598s] Creating RPSQ from WeeR and WRes ...
[04/28 00:56:23    598s] eee: l::1 avDens::0.101212 usedTrk::3461.442719 availTrk::34200.000000 sigTrk::3461.442719
[04/28 00:56:23    598s] eee: l::2 avDens::0.228894 usedTrk::7593.330445 availTrk::33174.000000 sigTrk::7593.330445
[04/28 00:56:23    598s] eee: l::3 avDens::0.279038 usedTrk::9869.557399 availTrk::35370.000000 sigTrk::9869.557399
[04/28 00:56:23    598s] eee: l::4 avDens::0.151699 usedTrk::5123.262551 availTrk::33772.500000 sigTrk::5123.262551
[04/28 00:56:23    598s] eee: l::5 avDens::0.092831 usedTrk::2640.106635 availTrk::28440.000000 sigTrk::2640.106635
[04/28 00:56:23    598s] eee: l::6 avDens::0.024943 usedTrk::437.193568 availTrk::17527.500000 sigTrk::437.193568
[04/28 00:56:23    598s] eee: l::7 avDens::0.042496 usedTrk::305.967836 availTrk::7200.000000 sigTrk::305.967836
[04/28 00:56:23    598s] eee: l::8 avDens::0.001850 usedTrk::0.790936 availTrk::427.500000 sigTrk::0.790936
[04/28 00:56:23    598s] eee: l::9 avDens::0.011977 usedTrk::6.467836 availTrk::540.000000 sigTrk::6.467836
[04/28 00:56:23    598s] eee: l::10 avDens::0.182731 usedTrk::2499.761551 availTrk::13680.000000 sigTrk::2499.761551
[04/28 00:56:23    598s] eee: l::11 avDens::0.052558 usedTrk::113.525817 availTrk::2160.000000 sigTrk::113.525817
[04/28 00:56:23    598s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[04/28 00:56:23    598s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.249427 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.832200 pMod=82 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[04/28 00:56:23    598s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 2558.934M)
[04/28 00:56:23    598s] Skewing Data Summary (End_of_FINAL)
[04/28 00:56:23    599s] --------------------------------------------------
[04/28 00:56:23    599s]  Total skewed count:0
[04/28 00:56:23    599s] --------------------------------------------------
[04/28 00:56:23    599s] Starting delay calculation for Setup views
[04/28 00:56:24    599s] AAE_INFO: opIsDesignInPostRouteState() is 0
[04/28 00:56:24    599s] #################################################################################
[04/28 00:56:24    599s] # Design Stage: PreRoute
[04/28 00:56:24    599s] # Design Name: tpu_top
[04/28 00:56:24    599s] # Design Mode: 45nm
[04/28 00:56:24    599s] # Analysis Mode: MMMC Non-OCV 
[04/28 00:56:24    599s] # Parasitics Mode: No SPEF/RCDB 
[04/28 00:56:24    599s] # Signoff Settings: SI Off 
[04/28 00:56:24    599s] #################################################################################
[04/28 00:56:24    599s] Calculate delays in BcWc mode...
[04/28 00:56:24    600s] Topological Sorting (REAL = 0:00:00.0, MEM = 2566.5M, InitMEM = 2566.5M)
[04/28 00:56:24    600s] Start delay calculation (fullDC) (1 T). (MEM=2566.47)
[04/28 00:56:24    600s] End AAE Lib Interpolated Model. (MEM=2566.47 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/28 00:56:29    604s] Total number of fetched objects 29648
[04/28 00:56:29    604s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[04/28 00:56:29    604s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[04/28 00:56:29    604s] End delay calculation. (MEM=2582.16 CPU=0:00:03.8 REAL=0:00:04.0)
[04/28 00:56:29    604s] End delay calculation (fullDC). (MEM=2582.16 CPU=0:00:04.8 REAL=0:00:05.0)
[04/28 00:56:29    604s] *** CDM Built up (cpu=0:00:05.4  real=0:00:05.0  mem= 2582.2M) ***
[04/28 00:56:29    605s] *** Done Building Timing Graph (cpu=0:00:06.0 real=0:00:06.0 totSessionCpu=0:10:05 mem=2582.2M)
[04/28 00:56:29    605s] OPTC: user 20.0
[04/28 00:56:29    605s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2582.16 MB )
[04/28 00:56:29    605s] (I)      ==================== Layers =====================
[04/28 00:56:29    605s] (I)      +-----+----+---------+---------+--------+-------+
[04/28 00:56:29    605s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[04/28 00:56:29    605s] (I)      +-----+----+---------+---------+--------+-------+
[04/28 00:56:29    605s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[04/28 00:56:29    605s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[04/28 00:56:29    605s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[04/28 00:56:29    605s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[04/28 00:56:29    605s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[04/28 00:56:29    605s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[04/28 00:56:29    605s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[04/28 00:56:29    605s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[04/28 00:56:29    605s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[04/28 00:56:29    605s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[04/28 00:56:29    605s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[04/28 00:56:29    605s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[04/28 00:56:29    605s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[04/28 00:56:29    605s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[04/28 00:56:29    605s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[04/28 00:56:29    605s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[04/28 00:56:29    605s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[04/28 00:56:29    605s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[04/28 00:56:29    605s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[04/28 00:56:29    605s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[04/28 00:56:29    605s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[04/28 00:56:29    605s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[04/28 00:56:29    605s] (I)      +-----+----+---------+---------+--------+-------+
[04/28 00:56:29    605s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[04/28 00:56:29    605s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[04/28 00:56:29    605s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[04/28 00:56:29    605s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[04/28 00:56:29    605s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[04/28 00:56:29    605s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[04/28 00:56:29    605s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[04/28 00:56:29    605s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[04/28 00:56:29    605s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[04/28 00:56:29    605s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[04/28 00:56:29    605s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[04/28 00:56:29    605s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[04/28 00:56:29    605s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[04/28 00:56:29    605s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[04/28 00:56:29    605s] (I)      +-----+----+---------+---------+--------+-------+
[04/28 00:56:29    605s] (I)      Started Import and model ( Curr Mem: 2582.16 MB )
[04/28 00:56:29    605s] (I)      Default pattern map key = tpu_top_default.
[04/28 00:56:30    605s] (I)      == Non-default Options ==
[04/28 00:56:30    605s] (I)      Build term to term wires                           : false
[04/28 00:56:30    605s] (I)      Maximum routing layer                              : 11
[04/28 00:56:30    605s] (I)      Number of threads                                  : 1
[04/28 00:56:30    605s] (I)      Method to set GCell size                           : row
[04/28 00:56:30    605s] (I)      Counted 109417 PG shapes. We will not process PG shapes layer by layer.
[04/28 00:56:30    605s] (I)      Use row-based GCell size
[04/28 00:56:30    605s] (I)      Use row-based GCell align
[04/28 00:56:30    605s] (I)      layer 0 area = 80000
[04/28 00:56:30    605s] (I)      layer 1 area = 80000
[04/28 00:56:30    605s] (I)      layer 2 area = 80000
[04/28 00:56:30    605s] (I)      layer 3 area = 80000
[04/28 00:56:30    605s] (I)      layer 4 area = 80000
[04/28 00:56:30    605s] (I)      layer 5 area = 80000
[04/28 00:56:30    605s] (I)      layer 6 area = 80000
[04/28 00:56:30    605s] (I)      layer 7 area = 80000
[04/28 00:56:30    605s] (I)      layer 8 area = 80000
[04/28 00:56:30    605s] (I)      layer 9 area = 400000
[04/28 00:56:30    605s] (I)      layer 10 area = 400000
[04/28 00:56:30    605s] (I)      GCell unit size   : 3420
[04/28 00:56:30    605s] (I)      GCell multiplier  : 1
[04/28 00:56:30    605s] (I)      GCell row height  : 3420
[04/28 00:56:30    605s] (I)      Actual row height : 3420
[04/28 00:56:30    605s] (I)      GCell align ref   : 20000 20140
[04/28 00:56:30    605s] [NR-eGR] Track table information for default rule: 
[04/28 00:56:30    605s] [NR-eGR] Metal1 has single uniform track structure
[04/28 00:56:30    605s] [NR-eGR] Metal2 has single uniform track structure
[04/28 00:56:30    605s] [NR-eGR] Metal3 has single uniform track structure
[04/28 00:56:30    605s] [NR-eGR] Metal4 has single uniform track structure
[04/28 00:56:30    605s] [NR-eGR] Metal5 has single uniform track structure
[04/28 00:56:30    605s] [NR-eGR] Metal6 has single uniform track structure
[04/28 00:56:30    605s] [NR-eGR] Metal7 has single uniform track structure
[04/28 00:56:30    605s] [NR-eGR] Metal8 has single uniform track structure
[04/28 00:56:30    605s] [NR-eGR] Metal9 has single uniform track structure
[04/28 00:56:30    605s] [NR-eGR] Metal10 has single uniform track structure
[04/28 00:56:30    605s] [NR-eGR] Metal11 has single uniform track structure
[04/28 00:56:30    605s] (I)      ==================== Default via =====================
[04/28 00:56:30    605s] (I)      +----+------------------+----------------------------+
[04/28 00:56:30    605s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[04/28 00:56:30    605s] (I)      +----+------------------+----------------------------+
[04/28 00:56:30    605s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[04/28 00:56:30    605s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[04/28 00:56:30    605s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[04/28 00:56:30    605s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[04/28 00:56:30    605s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[04/28 00:56:30    605s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[04/28 00:56:30    605s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[04/28 00:56:30    605s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[04/28 00:56:30    605s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[04/28 00:56:30    605s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[04/28 00:56:30    605s] (I)      +----+------------------+----------------------------+
[04/28 00:56:30    605s] [NR-eGR] Read 205543 PG shapes
[04/28 00:56:30    605s] [NR-eGR] Read 0 clock shapes
[04/28 00:56:30    605s] [NR-eGR] Read 0 other shapes
[04/28 00:56:30    605s] [NR-eGR] #Routing Blockages  : 0
[04/28 00:56:30    605s] [NR-eGR] #Instance Blockages : 0
[04/28 00:56:30    605s] [NR-eGR] #PG Blockages       : 205543
[04/28 00:56:30    605s] [NR-eGR] #Halo Blockages     : 0
[04/28 00:56:30    605s] [NR-eGR] #Boundary Blockages : 0
[04/28 00:56:30    605s] [NR-eGR] #Clock Blockages    : 0
[04/28 00:56:30    605s] [NR-eGR] #Other Blockages    : 0
[04/28 00:56:30    605s] (I)      Design has 0 blackboxes considered as all layer blockages.
[04/28 00:56:30    605s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/28 00:56:30    605s] [NR-eGR] Read 29648 nets ( ignored 0 )
[04/28 00:56:30    605s] (I)      early_global_route_priority property id does not exist.
[04/28 00:56:30    605s] (I)      Read Num Blocks=205543  Num Prerouted Wires=0  Num CS=0
[04/28 00:56:30    605s] (I)      Layer 1 (V) : #blockages 24104 : #preroutes 0
[04/28 00:56:30    605s] (I)      Layer 2 (H) : #blockages 24104 : #preroutes 0
[04/28 00:56:30    605s] (I)      Layer 3 (V) : #blockages 24104 : #preroutes 0
[04/28 00:56:30    605s] (I)      Layer 4 (H) : #blockages 24104 : #preroutes 0
[04/28 00:56:30    605s] (I)      Layer 5 (V) : #blockages 24104 : #preroutes 0
[04/28 00:56:30    605s] (I)      Layer 6 (H) : #blockages 24104 : #preroutes 0
[04/28 00:56:30    605s] (I)      Layer 7 (V) : #blockages 24104 : #preroutes 0
[04/28 00:56:30    605s] (I)      Layer 8 (H) : #blockages 24104 : #preroutes 0
[04/28 00:56:30    605s] (I)      Layer 9 (V) : #blockages 12445 : #preroutes 0
[04/28 00:56:30    605s] (I)      Layer 10 (H) : #blockages 266 : #preroutes 0
[04/28 00:56:30    605s] (I)      Number of ignored nets                =      0
[04/28 00:56:30    605s] (I)      Number of connected nets              =      0
[04/28 00:56:30    605s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[04/28 00:56:30    605s] (I)      Number of clock nets                  =      1.  Ignored: No
[04/28 00:56:30    605s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[04/28 00:56:30    605s] (I)      Number of special nets                =      0.  Ignored: Yes
[04/28 00:56:30    605s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[04/28 00:56:30    605s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[04/28 00:56:30    605s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[04/28 00:56:30    605s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[04/28 00:56:30    605s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/28 00:56:30    605s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/28 00:56:30    605s] (I)      Ndr track 0 does not exist
[04/28 00:56:30    605s] (I)      ---------------------Grid Graph Info--------------------
[04/28 00:56:30    605s] (I)      Routing area        : (0, 0) - (672800, 666140)
[04/28 00:56:30    605s] (I)      Core area           : (20000, 20140) - (652800, 646000)
[04/28 00:56:30    605s] (I)      Site width          :   400  (dbu)
[04/28 00:56:30    605s] (I)      Row height          :  3420  (dbu)
[04/28 00:56:30    605s] (I)      GCell row height    :  3420  (dbu)
[04/28 00:56:30    605s] (I)      GCell width         :  3420  (dbu)
[04/28 00:56:30    605s] (I)      GCell height        :  3420  (dbu)
[04/28 00:56:30    605s] (I)      Grid                :   196   194    11
[04/28 00:56:30    605s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[04/28 00:56:30    605s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[04/28 00:56:30    605s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[04/28 00:56:30    605s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[04/28 00:56:30    605s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[04/28 00:56:30    605s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[04/28 00:56:30    605s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[04/28 00:56:30    605s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200  1330
[04/28 00:56:30    605s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[04/28 00:56:30    605s] (I)      Total num of tracks :  1753  1682  1753  1682  1753  1682  1753  1682  1753   672   700
[04/28 00:56:30    605s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[04/28 00:56:30    605s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[04/28 00:56:30    605s] (I)      --------------------------------------------------------
[04/28 00:56:30    605s] 
[04/28 00:56:30    605s] [NR-eGR] ============ Routing rule table ============
[04/28 00:56:30    605s] [NR-eGR] Rule id: 0  Nets: 29648
[04/28 00:56:30    605s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[04/28 00:56:30    605s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[04/28 00:56:30    605s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[04/28 00:56:30    605s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[04/28 00:56:30    605s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[04/28 00:56:30    605s] [NR-eGR] ========================================
[04/28 00:56:30    605s] [NR-eGR] 
[04/28 00:56:30    605s] (I)      =============== Blocked Tracks ===============
[04/28 00:56:30    605s] (I)      +-------+---------+----------+---------------+
[04/28 00:56:30    605s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[04/28 00:56:30    605s] (I)      +-------+---------+----------+---------------+
[04/28 00:56:30    605s] (I)      |     1 |       0 |        0 |         0.00% |
[04/28 00:56:30    605s] (I)      |     2 |  326308 |    73784 |        22.61% |
[04/28 00:56:30    605s] (I)      |     3 |  343588 |    30360 |         8.84% |
[04/28 00:56:30    605s] (I)      |     4 |  326308 |    73784 |        22.61% |
[04/28 00:56:30    605s] (I)      |     5 |  343588 |    30360 |         8.84% |
[04/28 00:56:30    605s] (I)      |     6 |  326308 |    73784 |        22.61% |
[04/28 00:56:30    605s] (I)      |     7 |  343588 |    30360 |         8.84% |
[04/28 00:56:30    605s] (I)      |     8 |  326308 |    73784 |        22.61% |
[04/28 00:56:30    605s] (I)      |     9 |  343588 |    31464 |         9.16% |
[04/28 00:56:30    605s] (I)      |    10 |  130368 |    37453 |        28.73% |
[04/28 00:56:30    605s] (I)      |    11 |  137200 |     1880 |         1.37% |
[04/28 00:56:30    605s] (I)      +-------+---------+----------+---------------+
[04/28 00:56:30    605s] (I)      Finished Import and model ( CPU: 0.23 sec, Real: 0.24 sec, Curr Mem: 2582.16 MB )
[04/28 00:56:30    605s] (I)      Reset routing kernel
[04/28 00:56:30    605s] (I)      Started Global Routing ( Curr Mem: 2582.16 MB )
[04/28 00:56:30    605s] (I)      totalPins=91601  totalGlobalPin=86739 (94.69%)
[04/28 00:56:30    605s] (I)      total 2D Cap : 2742485 = (1438962 H, 1303523 V)
[04/28 00:56:30    605s] (I)      
[04/28 00:56:30    605s] (I)      ============  Phase 1a Route ============
[04/28 00:56:30    605s] [NR-eGR] Layer group 1: route 29648 net(s) in layer range [2, 11]
[04/28 00:56:30    605s] (I)      Usage: 243324 = (122735 H, 120589 V) = (8.53% H, 9.25% V) = (2.099e+05um H, 2.062e+05um V)
[04/28 00:56:30    605s] (I)      
[04/28 00:56:30    605s] (I)      ============  Phase 1b Route ============
[04/28 00:56:30    605s] (I)      Usage: 243324 = (122735 H, 120589 V) = (8.53% H, 9.25% V) = (2.099e+05um H, 2.062e+05um V)
[04/28 00:56:30    605s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.160840e+05um
[04/28 00:56:30    605s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[04/28 00:56:30    605s] (I)      Congestion threshold : each 60.00, sum 90.00
[04/28 00:56:30    605s] (I)      
[04/28 00:56:30    605s] (I)      ============  Phase 1c Route ============
[04/28 00:56:30    605s] (I)      Usage: 243324 = (122735 H, 120589 V) = (8.53% H, 9.25% V) = (2.099e+05um H, 2.062e+05um V)
[04/28 00:56:30    605s] (I)      
[04/28 00:56:30    605s] (I)      ============  Phase 1d Route ============
[04/28 00:56:30    605s] (I)      Usage: 243324 = (122735 H, 120589 V) = (8.53% H, 9.25% V) = (2.099e+05um H, 2.062e+05um V)
[04/28 00:56:30    605s] (I)      
[04/28 00:56:30    605s] (I)      ============  Phase 1e Route ============
[04/28 00:56:30    605s] (I)      Usage: 243324 = (122735 H, 120589 V) = (8.53% H, 9.25% V) = (2.099e+05um H, 2.062e+05um V)
[04/28 00:56:30    605s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.160840e+05um
[04/28 00:56:30    605s] (I)      
[04/28 00:56:30    605s] (I)      ============  Phase 1l Route ============
[04/28 00:56:30    605s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[04/28 00:56:30    605s] (I)      Layer  2:     304704    100350        13           0      323429    ( 0.00%) 
[04/28 00:56:30    605s] (I)      Layer  3:     328081     95949         2           0      340470    ( 0.00%) 
[04/28 00:56:30    605s] (I)      Layer  4:     304704     53139         0           0      323429    ( 0.00%) 
[04/28 00:56:30    605s] (I)      Layer  5:     328081     27426         0           0      340470    ( 0.00%) 
[04/28 00:56:30    605s] (I)      Layer  6:     304704      4061         0           0      323429    ( 0.00%) 
[04/28 00:56:30    605s] (I)      Layer  7:     328081      3023         0           0      340470    ( 0.00%) 
[04/28 00:56:30    605s] (I)      Layer  8:     304704        22         0           0      323429    ( 0.00%) 
[04/28 00:56:30    605s] (I)      Layer  9:     327627       213         0           0      340470    ( 0.00%) 
[04/28 00:56:30    605s] (I)      Layer 10:      92243         0         0        6327      123045    ( 4.89%) 
[04/28 00:56:30    605s] (I)      Layer 11:     134620         0         0         673      135515    ( 0.49%) 
[04/28 00:56:30    605s] (I)      Total:       2757549    284183        15        7000     2914154    ( 0.24%) 
[04/28 00:56:30    605s] (I)      
[04/28 00:56:30    605s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/28 00:56:30    605s] [NR-eGR]                        OverCon            
[04/28 00:56:30    605s] [NR-eGR]                         #Gcell     %Gcell
[04/28 00:56:30    605s] [NR-eGR]        Layer             (1-2)    OverCon
[04/28 00:56:30    605s] [NR-eGR] ----------------------------------------------
[04/28 00:56:30    605s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[04/28 00:56:30    605s] [NR-eGR]  Metal2 ( 2)        10( 0.03%)   ( 0.03%) 
[04/28 00:56:30    605s] [NR-eGR]  Metal3 ( 3)         2( 0.01%)   ( 0.01%) 
[04/28 00:56:30    605s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[04/28 00:56:30    605s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[04/28 00:56:30    605s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[04/28 00:56:30    605s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[04/28 00:56:30    605s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[04/28 00:56:30    605s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[04/28 00:56:30    605s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[04/28 00:56:30    605s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[04/28 00:56:30    605s] [NR-eGR] ----------------------------------------------
[04/28 00:56:30    605s] [NR-eGR]        Total        12( 0.00%)   ( 0.00%) 
[04/28 00:56:30    605s] [NR-eGR] 
[04/28 00:56:30    605s] (I)      Finished Global Routing ( CPU: 0.33 sec, Real: 0.33 sec, Curr Mem: 2590.16 MB )
[04/28 00:56:30    605s] (I)      total 2D Cap : 2780310 = (1455947 H, 1324363 V)
[04/28 00:56:30    605s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[04/28 00:56:30    605s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.58 sec, Real: 0.59 sec, Curr Mem: 2590.16 MB )
[04/28 00:56:30    605s] (I)      ===================================== Runtime Summary ======================================
[04/28 00:56:30    605s] (I)       Step                                         %       Start      Finish      Real       CPU 
[04/28 00:56:30    605s] (I)      --------------------------------------------------------------------------------------------
[04/28 00:56:30    605s] (I)       Early Global Route kernel              100.00%  533.42 sec  534.01 sec  0.59 sec  0.58 sec 
[04/28 00:56:30    605s] (I)       +-Import and model                      41.11%  533.42 sec  533.66 sec  0.24 sec  0.23 sec 
[04/28 00:56:30    605s] (I)       | +-Create place DB                     15.12%  533.42 sec  533.51 sec  0.09 sec  0.08 sec 
[04/28 00:56:30    605s] (I)       | | +-Import place data                 15.10%  533.42 sec  533.51 sec  0.09 sec  0.08 sec 
[04/28 00:56:30    605s] (I)       | | | +-Read instances and placement     3.65%  533.42 sec  533.44 sec  0.02 sec  0.02 sec 
[04/28 00:56:30    605s] (I)       | | | +-Read nets                       11.37%  533.44 sec  533.51 sec  0.07 sec  0.06 sec 
[04/28 00:56:30    605s] (I)       | +-Create route DB                     23.84%  533.51 sec  533.65 sec  0.14 sec  0.15 sec 
[04/28 00:56:30    605s] (I)       | | +-Import route data (1T)            23.76%  533.51 sec  533.65 sec  0.14 sec  0.15 sec 
[04/28 00:56:30    605s] (I)       | | | +-Read blockages ( Layer 2-11 )    6.07%  533.53 sec  533.56 sec  0.04 sec  0.04 sec 
[04/28 00:56:30    605s] (I)       | | | | +-Read routing blockages         0.00%  533.53 sec  533.53 sec  0.00 sec  0.00 sec 
[04/28 00:56:30    605s] (I)       | | | | +-Read instance blockages        0.75%  533.53 sec  533.53 sec  0.00 sec  0.01 sec 
[04/28 00:56:30    605s] (I)       | | | | +-Read PG blockages              4.52%  533.53 sec  533.56 sec  0.03 sec  0.02 sec 
[04/28 00:56:30    605s] (I)       | | | | +-Read clock blockages           0.06%  533.56 sec  533.56 sec  0.00 sec  0.00 sec 
[04/28 00:56:30    605s] (I)       | | | | +-Read other blockages           0.06%  533.56 sec  533.56 sec  0.00 sec  0.00 sec 
[04/28 00:56:30    605s] (I)       | | | | +-Read halo blockages            0.12%  533.56 sec  533.56 sec  0.00 sec  0.01 sec 
[04/28 00:56:30    605s] (I)       | | | | +-Read boundary cut boxes        0.00%  533.56 sec  533.56 sec  0.00 sec  0.00 sec 
[04/28 00:56:30    605s] (I)       | | | +-Read blackboxes                  0.00%  533.56 sec  533.56 sec  0.00 sec  0.00 sec 
[04/28 00:56:30    605s] (I)       | | | +-Read prerouted                   3.19%  533.56 sec  533.58 sec  0.02 sec  0.01 sec 
[04/28 00:56:30    605s] (I)       | | | +-Read unlegalized nets            1.18%  533.58 sec  533.59 sec  0.01 sec  0.01 sec 
[04/28 00:56:30    605s] (I)       | | | +-Read nets                        1.48%  533.59 sec  533.60 sec  0.01 sec  0.01 sec 
[04/28 00:56:30    605s] (I)       | | | +-Set up via pillars               0.03%  533.60 sec  533.60 sec  0.00 sec  0.00 sec 
[04/28 00:56:30    605s] (I)       | | | +-Initialize 3D grid graph         0.14%  533.60 sec  533.60 sec  0.00 sec  0.00 sec 
[04/28 00:56:30    605s] (I)       | | | +-Model blockage capacity          7.77%  533.60 sec  533.65 sec  0.05 sec  0.04 sec 
[04/28 00:56:30    605s] (I)       | | | | +-Initialize 3D capacity         7.46%  533.60 sec  533.65 sec  0.04 sec  0.04 sec 
[04/28 00:56:30    605s] (I)       | +-Read aux data                        0.00%  533.65 sec  533.65 sec  0.00 sec  0.00 sec 
[04/28 00:56:30    605s] (I)       | +-Others data preparation              0.31%  533.65 sec  533.65 sec  0.00 sec  0.00 sec 
[04/28 00:56:30    605s] (I)       | +-Create route kernel                  1.28%  533.65 sec  533.66 sec  0.01 sec  0.00 sec 
[04/28 00:56:30    605s] (I)       +-Global Routing                        56.13%  533.66 sec  533.99 sec  0.33 sec  0.33 sec 
[04/28 00:56:30    605s] (I)       | +-Initialization                       1.99%  533.66 sec  533.68 sec  0.01 sec  0.01 sec 
[04/28 00:56:30    605s] (I)       | +-Net group 1                         50.72%  533.68 sec  533.98 sec  0.30 sec  0.30 sec 
[04/28 00:56:30    605s] (I)       | | +-Generate topology                  4.08%  533.68 sec  533.70 sec  0.02 sec  0.02 sec 
[04/28 00:56:30    605s] (I)       | | +-Phase 1a                          10.25%  533.71 sec  533.77 sec  0.06 sec  0.06 sec 
[04/28 00:56:30    605s] (I)       | | | +-Pattern routing (1T)             8.75%  533.71 sec  533.76 sec  0.05 sec  0.05 sec 
[04/28 00:56:30    605s] (I)       | | | +-Add via demand to 2D             1.28%  533.76 sec  533.77 sec  0.01 sec  0.01 sec 
[04/28 00:56:30    605s] (I)       | | +-Phase 1b                           0.05%  533.77 sec  533.77 sec  0.00 sec  0.00 sec 
[04/28 00:56:30    605s] (I)       | | +-Phase 1c                           0.00%  533.77 sec  533.77 sec  0.00 sec  0.00 sec 
[04/28 00:56:30    605s] (I)       | | +-Phase 1d                           0.00%  533.77 sec  533.77 sec  0.00 sec  0.00 sec 
[04/28 00:56:30    605s] (I)       | | +-Phase 1e                           0.04%  533.77 sec  533.77 sec  0.00 sec  0.00 sec 
[04/28 00:56:30    605s] (I)       | | | +-Route legalization               0.00%  533.77 sec  533.77 sec  0.00 sec  0.00 sec 
[04/28 00:56:30    605s] (I)       | | +-Phase 1l                          35.10%  533.77 sec  533.98 sec  0.21 sec  0.21 sec 
[04/28 00:56:30    605s] (I)       | | | +-Layer assignment (1T)           34.49%  533.77 sec  533.98 sec  0.20 sec  0.21 sec 
[04/28 00:56:30    605s] (I)       | +-Clean cong LA                        0.00%  533.98 sec  533.98 sec  0.00 sec  0.00 sec 
[04/28 00:56:30    605s] (I)       +-Export 3D cong map                     1.55%  533.99 sec  534.00 sec  0.01 sec  0.01 sec 
[04/28 00:56:30    605s] (I)       | +-Export 2D cong map                   0.12%  534.00 sec  534.00 sec  0.00 sec  0.00 sec 
[04/28 00:56:30    605s] (I)      ===================== Summary by functions =====================
[04/28 00:56:30    605s] (I)       Lv  Step                                 %      Real       CPU 
[04/28 00:56:30    605s] (I)      ----------------------------------------------------------------
[04/28 00:56:30    605s] (I)        0  Early Global Route kernel      100.00%  0.59 sec  0.58 sec 
[04/28 00:56:30    605s] (I)        1  Global Routing                  56.13%  0.33 sec  0.33 sec 
[04/28 00:56:30    605s] (I)        1  Import and model                41.11%  0.24 sec  0.23 sec 
[04/28 00:56:30    605s] (I)        1  Export 3D cong map               1.55%  0.01 sec  0.01 sec 
[04/28 00:56:30    605s] (I)        2  Net group 1                     50.72%  0.30 sec  0.30 sec 
[04/28 00:56:30    605s] (I)        2  Create route DB                 23.84%  0.14 sec  0.15 sec 
[04/28 00:56:30    605s] (I)        2  Create place DB                 15.12%  0.09 sec  0.08 sec 
[04/28 00:56:30    605s] (I)        2  Initialization                   1.99%  0.01 sec  0.01 sec 
[04/28 00:56:30    605s] (I)        2  Create route kernel              1.28%  0.01 sec  0.00 sec 
[04/28 00:56:30    605s] (I)        2  Others data preparation          0.31%  0.00 sec  0.00 sec 
[04/28 00:56:30    605s] (I)        2  Export 2D cong map               0.12%  0.00 sec  0.00 sec 
[04/28 00:56:30    605s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[04/28 00:56:30    605s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[04/28 00:56:30    605s] (I)        3  Phase 1l                        35.10%  0.21 sec  0.21 sec 
[04/28 00:56:30    605s] (I)        3  Import route data (1T)          23.76%  0.14 sec  0.15 sec 
[04/28 00:56:30    605s] (I)        3  Import place data               15.10%  0.09 sec  0.08 sec 
[04/28 00:56:30    605s] (I)        3  Phase 1a                        10.25%  0.06 sec  0.06 sec 
[04/28 00:56:30    605s] (I)        3  Generate topology                4.08%  0.02 sec  0.02 sec 
[04/28 00:56:30    605s] (I)        3  Phase 1b                         0.05%  0.00 sec  0.00 sec 
[04/28 00:56:30    605s] (I)        3  Phase 1e                         0.04%  0.00 sec  0.00 sec 
[04/28 00:56:30    605s] (I)        3  Phase 1c                         0.00%  0.00 sec  0.00 sec 
[04/28 00:56:30    605s] (I)        3  Phase 1d                         0.00%  0.00 sec  0.00 sec 
[04/28 00:56:30    605s] (I)        4  Layer assignment (1T)           34.49%  0.20 sec  0.21 sec 
[04/28 00:56:30    605s] (I)        4  Read nets                       12.85%  0.08 sec  0.07 sec 
[04/28 00:56:30    605s] (I)        4  Pattern routing (1T)             8.75%  0.05 sec  0.05 sec 
[04/28 00:56:30    605s] (I)        4  Model blockage capacity          7.77%  0.05 sec  0.04 sec 
[04/28 00:56:30    605s] (I)        4  Read blockages ( Layer 2-11 )    6.07%  0.04 sec  0.04 sec 
[04/28 00:56:30    605s] (I)        4  Read instances and placement     3.65%  0.02 sec  0.02 sec 
[04/28 00:56:30    605s] (I)        4  Read prerouted                   3.19%  0.02 sec  0.01 sec 
[04/28 00:56:30    605s] (I)        4  Add via demand to 2D             1.28%  0.01 sec  0.01 sec 
[04/28 00:56:30    605s] (I)        4  Read unlegalized nets            1.18%  0.01 sec  0.01 sec 
[04/28 00:56:30    605s] (I)        4  Initialize 3D grid graph         0.14%  0.00 sec  0.00 sec 
[04/28 00:56:30    605s] (I)        4  Set up via pillars               0.03%  0.00 sec  0.00 sec 
[04/28 00:56:30    605s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[04/28 00:56:30    605s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[04/28 00:56:30    605s] (I)        5  Initialize 3D capacity           7.46%  0.04 sec  0.04 sec 
[04/28 00:56:30    605s] (I)        5  Read PG blockages                4.52%  0.03 sec  0.02 sec 
[04/28 00:56:30    605s] (I)        5  Read instance blockages          0.75%  0.00 sec  0.01 sec 
[04/28 00:56:30    605s] (I)        5  Read halo blockages              0.12%  0.00 sec  0.01 sec 
[04/28 00:56:30    605s] (I)        5  Read clock blockages             0.06%  0.00 sec  0.00 sec 
[04/28 00:56:30    605s] (I)        5  Read other blockages             0.06%  0.00 sec  0.00 sec 
[04/28 00:56:30    605s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[04/28 00:56:30    605s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[04/28 00:56:30    605s] OPERPROF: Starting HotSpotCal at level 1, MEM:2590.2M, EPOCH TIME: 1745816190.569740
[04/28 00:56:30    605s] [hotspot] +------------+---------------+---------------+
[04/28 00:56:30    605s] [hotspot] |            |   max hotspot | total hotspot |
[04/28 00:56:30    605s] [hotspot] +------------+---------------+---------------+
[04/28 00:56:30    605s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/28 00:56:30    605s] [hotspot] | normalized |          0.00 |          0.00 |
[04/28 00:56:30    605s] [hotspot] +------------+---------------+---------------+
[04/28 00:56:30    605s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/28 00:56:30    605s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.004, MEM:2606.2M, EPOCH TIME: 1745816190.573871
[04/28 00:56:30    605s] [hotspot] Hotspot report including placement blocked areas
[04/28 00:56:30    605s] OPERPROF: Starting HotSpotCal at level 1, MEM:2606.2M, EPOCH TIME: 1745816190.574006
[04/28 00:56:30    605s] [hotspot] +------------+---------------+---------------+
[04/28 00:56:30    605s] [hotspot] |            |   max hotspot | total hotspot |
[04/28 00:56:30    605s] [hotspot] +------------+---------------+---------------+
[04/28 00:56:30    605s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/28 00:56:30    605s] [hotspot] | normalized |          0.00 |          0.00 |
[04/28 00:56:30    605s] [hotspot] +------------+---------------+---------------+
[04/28 00:56:30    605s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/28 00:56:30    605s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.003, MEM:2606.2M, EPOCH TIME: 1745816190.577158
[04/28 00:56:30    605s] Reported timing to dir ./timingReports
[04/28 00:56:30    605s] **opt_design ... cpu = 0:07:33, real = 0:07:56, mem = 1822.7M, totSessionCpu=0:10:06 **
[04/28 00:56:30    606s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2557.2M, EPOCH TIME: 1745816190.600130
[04/28 00:56:30    606s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:56:30    606s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:56:30    606s] 
[04/28 00:56:30    606s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/28 00:56:30    606s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.033, MEM:2557.2M, EPOCH TIME: 1745816190.632656
[04/28 00:56:30    606s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:56:30    606s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:56:33    607s] 
[04/28 00:56:33    607s] ------------------------------------------------------------------
[04/28 00:56:33    607s]      opt_design Final Summary
[04/28 00:56:33    607s] ------------------------------------------------------------------
[04/28 00:56:33    607s] 
[04/28 00:56:33    607s] Setup views included:
[04/28 00:56:33    607s]  wc 
[04/28 00:56:33    607s] 
[04/28 00:56:33    607s] +--------------------+---------+---------+---------+
[04/28 00:56:33    607s] |     Setup mode     |   all   | reg2reg | default |
[04/28 00:56:33    607s] +--------------------+---------+---------+---------+
[04/28 00:56:33    607s] |           WNS (ns):|  0.002  |  0.002  |  0.018  |
[04/28 00:56:33    607s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[04/28 00:56:33    607s] |    Violating Paths:|    0    |    0    |    0    |
[04/28 00:56:33    607s] |          All Paths:|  3274   |  2828   |  3246   |
[04/28 00:56:33    607s] +--------------------+---------+---------+---------+
[04/28 00:56:33    607s] 
[04/28 00:56:33    607s] +----------------+-------------------------------+------------------+
[04/28 00:56:33    607s] |                |              Real             |       Total      |
[04/28 00:56:33    607s] |    DRVs        +------------------+------------+------------------|
[04/28 00:56:33    607s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[04/28 00:56:33    607s] +----------------+------------------+------------+------------------+
[04/28 00:56:33    607s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[04/28 00:56:33    607s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[04/28 00:56:33    607s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[04/28 00:56:33    607s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[04/28 00:56:33    607s] +----------------+------------------+------------+------------------+
[04/28 00:56:33    607s] 
[04/28 00:56:33    607s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2557.4M, EPOCH TIME: 1745816193.130112
[04/28 00:56:33    607s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:56:33    607s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:56:33    607s] 
[04/28 00:56:33    607s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/28 00:56:33    607s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.036, MEM:2557.4M, EPOCH TIME: 1745816193.166025
[04/28 00:56:33    607s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:56:33    607s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:56:33    607s] 
[04/28 00:56:33    607s] Density: 65.455%
[04/28 00:56:33    607s] Routing Overflow: 0.00% H and 0.00% V
[04/28 00:56:33    607s] ------------------------------------------------------------------
[04/28 00:56:33    607s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2557.4M, EPOCH TIME: 1745816193.195536
[04/28 00:56:33    607s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:56:33    607s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:56:33    607s] 
[04/28 00:56:33    607s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/28 00:56:33    607s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.035, MEM:2557.4M, EPOCH TIME: 1745816193.230069
[04/28 00:56:33    607s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:56:33    607s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:56:33    607s] **opt_design ... cpu = 0:07:35, real = 0:07:59, mem = 1826.2M, totSessionCpu=0:10:08 **
[04/28 00:56:33    607s] 
[04/28 00:56:33    607s] TimeStamp Deleting Cell Server Begin ...
[04/28 00:56:33    607s] Deleting Lib Analyzer.
[04/28 00:56:33    607s] 
[04/28 00:56:33    607s] TimeStamp Deleting Cell Server End ...
[04/28 00:56:33    607s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[04/28 00:56:33    607s] Type 'man IMPOPT-3195' for more detail.
[04/28 00:56:33    607s] *** Finished opt_design ***
[04/28 00:56:33    607s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[04/28 00:56:33    607s] UM:*                                       0.000 ns          0.002 ns  final
[04/28 00:56:33    607s] UM: Running design category ...
[04/28 00:56:33    607s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2557.4M, EPOCH TIME: 1745816193.351646
[04/28 00:56:33    607s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:56:33    607s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:56:33    607s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.031, MEM:2557.4M, EPOCH TIME: 1745816193.382683
[04/28 00:56:33    607s] All LLGs are deleted
[04/28 00:56:33    607s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:56:33    607s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:56:33    607s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2557.4M, EPOCH TIME: 1745816193.396247
[04/28 00:56:33    607s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2557.4M, EPOCH TIME: 1745816193.396405
[04/28 00:56:33    607s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:56:33    607s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:56:34    608s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[04/28 00:56:34    608s] 
[04/28 00:56:34    608s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/28 00:56:34    608s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[04/28 00:56:34    608s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[04/28 00:56:34    608s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[04/28 00:56:34    608s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[04/28 00:56:34    608s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[04/28 00:56:34    608s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[04/28 00:56:34    608s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[04/28 00:56:34    608s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[04/28 00:56:34    608s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[04/28 00:56:34    608s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[04/28 00:56:34    608s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[04/28 00:56:34    608s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[04/28 00:56:34    608s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[04/28 00:56:34    608s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[04/28 00:56:34    608s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[04/28 00:56:34    608s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[04/28 00:56:34    608s] Summary for sequential cells identification: 
[04/28 00:56:34    608s]   Identified SBFF number: 104
[04/28 00:56:34    608s]   Identified MBFF number: 0
[04/28 00:56:34    608s]   Identified SB Latch number: 0
[04/28 00:56:34    608s]   Identified MB Latch number: 0
[04/28 00:56:34    608s]   Not identified SBFF number: 16
[04/28 00:56:34    608s]   Not identified MBFF number: 0
[04/28 00:56:34    608s]   Not identified SB Latch number: 0
[04/28 00:56:34    608s]   Not identified MB Latch number: 0
[04/28 00:56:34    608s]   Number of sequential cells which are not FFs: 32
[04/28 00:56:34    608s]  Visiting view : wc
[04/28 00:56:34    608s]    : PowerDomain = none : Weighted F : unweighted  = 36.80 (1.000) with rcCorner = 0
[04/28 00:56:34    608s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[04/28 00:56:34    608s]  Visiting view : bc
[04/28 00:56:34    608s]    : PowerDomain = none : Weighted F : unweighted  = 11.90 (1.000) with rcCorner = 0
[04/28 00:56:34    608s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[04/28 00:56:34    608s] TLC MultiMap info (StdDelay):
[04/28 00:56:34    608s]   : min_delay + min_timing + 1 + no RcCorner := 5.3ps
[04/28 00:56:34    608s]   : min_delay + min_timing + 1 + rccorners := 11.9ps
[04/28 00:56:34    608s]   : max_delay + max_timing + 1 + no RcCorner := 20.1ps
[04/28 00:56:34    608s]   : max_delay + max_timing + 1 + rccorners := 36.8ps
[04/28 00:56:34    608s]  Setting StdDelay to: 36.8ps
[04/28 00:56:34    608s] 
[04/28 00:56:34    608s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/28 00:56:34    608s] ------------------------------------------------------------
[04/28 00:56:34    608s] 	Current design flip-flop statistics
[04/28 00:56:34    608s] 
[04/28 00:56:34    608s] Single-Bit FF Count          :         2841
[04/28 00:56:34    608s] Multi-Bit FF Count           :            0
[04/28 00:56:34    608s] Total Bit Count              :         2841
[04/28 00:56:34    608s] Total FF Count               :         2841
[04/28 00:56:34    608s] Bits Per Flop                :        1.000
[04/28 00:56:34    608s] Total Clock Pin Cap(FF)      :      590.519
[04/28 00:56:34    608s] Multibit Conversion Ratio(%) :         0.00
[04/28 00:56:34    608s] ------------------------------------------------------------
[04/28 00:56:34    608s] ------------------------------------------------------------
[04/28 00:56:34    608s]             Multi-bit cell usage statistics
[04/28 00:56:34    608s] 
[04/28 00:56:34    608s] ------------------------------------------------------------
[04/28 00:56:34    608s] ============================================================
[04/28 00:56:34    608s] Sequential Multibit cells usage statistics
[04/28 00:56:34    608s] ------------------------------------------------------------
[04/28 00:56:34    608s]             Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
[04/28 00:56:34    608s] ------------------------------------------------------------
[04/28 00:56:34    608s] -FlipFlops             2841                    0        0.00                    1.00
[04/28 00:56:34    608s] ------------------------------------------------------------
[04/28 00:56:34    608s] 
[04/28 00:56:34    608s] ------------------------------------------------------------
[04/28 00:56:34    608s] Seq_Mbit libcell              Bitwidth        Count
[04/28 00:56:34    608s] ------------------------------------------------------------
[04/28 00:56:34    608s] Total 0
[04/28 00:56:34    608s] ============================================================
[04/28 00:56:34    608s] ------------------------------------------------------------
[04/28 00:56:34    608s] Category            Num of Insts Rejected     Reasons
[04/28 00:56:34    608s] ------------------------------------------------------------
[04/28 00:56:34    608s] ------------------------------------------------------------
[04/28 00:56:34    608s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[04/28 00:56:34    608s] UM:         456.18            480          0.000 ns          0.002 ns  opt_design_prects
[04/28 00:56:34    608s] Info: final physical memory for 2 CRR processes is 566.45MB.
[04/28 00:56:36    608s] Info: Summary of CRR changes:
[04/28 00:56:36    608s]       - Timing transform commits:      51
[04/28 00:56:36    608s] 
[04/28 00:56:36    608s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:07:46 real=  0:08:28)
[04/28 00:56:36    608s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:01.6 real=0:00:01.6)
[04/28 00:56:36    608s] 	OPT_RUNTIME:            reclaim (count =  3): (cpu=0:00:28.4 real=0:00:28.3)
[04/28 00:56:36    608s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:20.3 real=0:00:24.9)
[04/28 00:56:36    608s] 	OPT_RUNTIME:            rePlace (count =  2): (cpu=  0:01:55 real=  0:01:56)
[04/28 00:56:36    608s] 	OPT_RUNTIME:                tns (count =  1): (cpu=0:00:13.1 real=0:00:13.1)
[04/28 00:56:36    608s] 	OPT_RUNTIME:                wns (count =  2): (cpu=  0:01:31 real=  0:01:31)
[04/28 00:56:36    608s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:02.9 real=0:00:02.8)
[04/28 00:56:36    608s] clean pInstBBox. size 0
[04/28 00:56:36    608s] All LLGs are deleted
[04/28 00:56:36    608s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:56:36    608s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:56:36    608s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2557.4M, EPOCH TIME: 1745816196.146841
[04/28 00:56:36    608s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2557.4M, EPOCH TIME: 1745816196.147004
[04/28 00:56:36    608s] 
[04/28 00:56:36    608s] TimeStamp Deleting Cell Server Begin ...
[04/28 00:56:36    608s] 
[04/28 00:56:36    608s] TimeStamp Deleting Cell Server End ...
[04/28 00:56:36    608s] Disable CTE adjustment.
[04/28 00:56:36    608s] Info: pop threads available for lower-level modules during optimization.
[04/28 00:56:36    608s] #optDebug: fT-D <X 1 0 0 0>
[04/28 00:56:36    608s] #optDebug: fT-D <X 1 0 0 0>
[04/28 00:56:36    608s] VSMManager cleared!
[04/28 00:56:36    608s] **place_opt_design ... cpu = 0:09:31, real = 0:09:57, mem = 2460.4M **
[04/28 00:56:36    608s] *** Finished GigaPlace ***
[04/28 00:56:36    608s] 
[04/28 00:56:36    608s] *** Summary of all messages that are not suppressed in this session:
[04/28 00:56:36    608s] Severity  ID               Count  Summary                                  
[04/28 00:56:36    608s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[04/28 00:56:36    608s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[04/28 00:56:36    608s] WARNING   IMPPSP-2001          2  There are %d pins inside GCell located a...
[04/28 00:56:36    608s] WARNING   TCLCMD-513          94  The software could not find a matching o...
[04/28 00:56:36    608s] *** Message Summary: 100 warning(s), 0 error(s)
[04/28 00:56:36    608s] 
[04/28 00:56:36    608s] *** place_opt_design #1 [finish] : cpu/real = 0:09:30.5/0:09:56.3 (1.0), totSession cpu/real = 0:10:08.9/0:11:01.6 (0.9), mem = 2460.4M
[04/28 00:56:36    608s] 
[04/28 00:56:36    608s] =============================================================================================
[04/28 00:56:36    608s]  Final TAT Report : place_opt_design #1                                         21.17-s075_1
[04/28 00:56:36    608s] =============================================================================================
[04/28 00:56:36    608s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/28 00:56:36    608s] ---------------------------------------------------------------------------------------------
[04/28 00:56:36    608s] [ InitOpt                ]      1   0:00:19.7  (   3.3 % )     0:00:27.6 /  0:00:10.7    0.4
[04/28 00:56:36    608s] [ WnsOpt                 ]      2   0:01:28.5  (  14.8 % )     0:01:30.8 /  0:01:30.7    1.0
[04/28 00:56:36    608s] [ TnsOpt                 ]      1   0:00:13.0  (   2.2 % )     0:00:13.0 /  0:00:13.1    1.0
[04/28 00:56:36    608s] [ GlobalOpt              ]      1   0:00:24.8  (   4.2 % )     0:00:24.8 /  0:00:20.2    0.8
[04/28 00:56:36    608s] [ DrvOpt                 ]      5   0:00:32.9  (   5.5 % )     0:00:35.3 /  0:00:35.2    1.0
[04/28 00:56:36    608s] [ SimplifyNetlist        ]      1   0:00:01.6  (   0.3 % )     0:00:01.6 /  0:00:01.6    1.0
[04/28 00:56:36    608s] [ SkewPreCTSReport       ]      1   0:00:00.7  (   0.1 % )     0:00:00.7 /  0:00:00.7    1.0
[04/28 00:56:36    608s] [ AreaOpt                ]      5   0:02:12.2  (  22.2 % )     0:02:13.7 /  0:02:13.9    1.0
[04/28 00:56:36    608s] [ ViewPruning            ]      8   0:00:00.4  (   0.1 % )     0:00:00.5 /  0:00:00.5    1.0
[04/28 00:56:36    608s] [ OptSummaryReport       ]      3   0:00:00.5  (   0.1 % )     0:00:09.5 /  0:00:08.4    0.9
[04/28 00:56:36    608s] [ DrvReport              ]      3   0:00:02.9  (   0.5 % )     0:00:02.9 /  0:00:01.9    0.6
[04/28 00:56:36    608s] [ CongRefineRouteType    ]      1   0:00:00.2  (   0.0 % )     0:00:00.2 /  0:00:00.2    1.0
[04/28 00:56:36    608s] [ SlackTraversorInit     ]     10   0:00:02.9  (   0.5 % )     0:00:02.9 /  0:00:02.9    1.0
[04/28 00:56:36    608s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.9
[04/28 00:56:36    608s] [ PowerInterfaceInit     ]      5   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/28 00:56:36    608s] [ PlacerInterfaceInit    ]      5   0:00:01.0  (   0.2 % )     0:00:01.0 /  0:00:01.0    1.0
[04/28 00:56:36    608s] [ ReportTranViolation    ]      2   0:00:00.4  (   0.1 % )     0:00:00.4 /  0:00:00.4    1.0
[04/28 00:56:36    608s] [ ReportCapViolation     ]      3   0:00:00.5  (   0.1 % )     0:00:00.5 /  0:00:00.5    1.0
[04/28 00:56:36    608s] [ GlobalPlace            ]      1   0:01:54.0  (  19.1 % )     0:01:54.7 /  0:01:53.8    1.0
[04/28 00:56:36    608s] [ IncrReplace            ]      2   0:01:53.1  (  19.0 % )     0:02:09.1 /  0:02:08.2    1.0
[04/28 00:56:36    608s] [ RefinePlace            ]      5   0:00:07.1  (   1.2 % )     0:00:07.2 /  0:00:07.2    1.0
[04/28 00:56:36    608s] [ EarlyGlobalRoute       ]      2   0:00:01.7  (   0.3 % )     0:00:01.7 /  0:00:01.7    1.0
[04/28 00:56:36    608s] [ ExtractRC              ]      4   0:00:02.7  (   0.5 % )     0:00:02.7 /  0:00:02.7    1.0
[04/28 00:56:36    608s] [ TimingUpdate           ]     52   0:00:06.4  (   1.1 % )     0:00:16.6 /  0:00:16.7    1.0
[04/28 00:56:36    608s] [ FullDelayCalc          ]      4   0:00:21.6  (   3.6 % )     0:00:21.6 /  0:00:21.8    1.0
[04/28 00:56:36    608s] [ TimingReport           ]      3   0:00:00.4  (   0.1 % )     0:00:00.4 /  0:00:00.4    1.0
[04/28 00:56:36    608s] [ GenerateReports        ]      1   0:00:00.2  (   0.0 % )     0:00:00.2 /  0:00:00.2    1.0
[04/28 00:56:36    608s] [ MISC                   ]          0:00:07.0  (   1.2 % )     0:00:07.0 /  0:00:05.4    0.8
[04/28 00:56:36    608s] ---------------------------------------------------------------------------------------------
[04/28 00:56:36    608s]  place_opt_design #1 TOTAL          0:09:56.3  ( 100.0 % )     0:09:56.3 /  0:09:30.5    1.0
[04/28 00:56:36    608s] ---------------------------------------------------------------------------------------------
[04/28 00:56:36    608s] 
[04/28 00:56:36    608s] @@file 49: write_db placeOpt  ;
[04/28 00:56:36    608s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[04/28 00:56:36    608s] #% Begin save design ... (date=04/28 00:56:36, mem=1718.6M)
[04/28 00:56:36    609s] % Begin Save ccopt configuration ... (date=04/28 00:56:36, mem=1718.6M)
[04/28 00:56:36    609s] % End Save ccopt configuration ... (date=04/28 00:56:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=1719.4M, current mem=1719.4M)
[04/28 00:56:36    609s] % Begin Save netlist data ... (date=04/28 00:56:36, mem=1719.5M)
[04/28 00:56:36    609s] Writing Binary DB to placeOpt/tpu_top.v.bin in single-threaded mode...
[04/28 00:56:36    609s] % End Save netlist data ... (date=04/28 00:56:36, total cpu=0:00:00.1, real=0:00:00.0, peak res=1719.5M, current mem=1719.5M)
[04/28 00:56:36    609s] Saving symbol-table file ...
[04/28 00:56:36    609s] Saving congestion map file placeOpt/tpu_top.route.congmap.gz ...
[04/28 00:56:36    609s] % Begin Save AAE data ... (date=04/28 00:56:36, mem=1720.3M)
[04/28 00:56:36    609s] Saving AAE Data ...
[04/28 00:56:36    609s] % End Save AAE data ... (date=04/28 00:56:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=1720.4M, current mem=1720.4M)
[04/28 00:56:37    609s] Saving preference file placeOpt/gui.pref.tcl ...
[04/28 00:56:37    609s] Saving mode setting ...
[04/28 00:56:37    609s] Saving root attributes to be loaded post write_db ...
[04/28 00:56:37    610s] Saving global file ...
[04/28 00:56:38    610s] Saving root attributes to be loaded previous write_db ...
[04/28 00:56:38    610s] % Begin Save floorplan data ... (date=04/28 00:56:38, mem=1725.2M)
[04/28 00:56:38    610s] Saving floorplan file ...
[04/28 00:56:39    611s] % End Save floorplan data ... (date=04/28 00:56:39, total cpu=0:00:00.1, real=0:00:01.0, peak res=1725.2M, current mem=1725.2M)
[04/28 00:56:39    611s] Saving PG file placeOpt/tpu_top.pg.gz, version#2, (Created by Innovus v21.17-s075_1 on Mon Apr 28 00:56:39 2025)
[04/28 00:56:39    611s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2462.9M) ***
[04/28 00:56:39    611s] Saving Drc markers ...
[04/28 00:56:39    611s] ... No Drc file written since there is no markers found.
[04/28 00:56:39    611s] % Begin Save placement data ... (date=04/28 00:56:39, mem=1725.3M)
[04/28 00:56:39    611s] ** Saving stdCellPlacement_binary (version# 2) ...
[04/28 00:56:39    611s] Save Adaptive View Pruning View Names to Binary file
[04/28 00:56:39    611s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2465.9M) ***
[04/28 00:56:39    611s] % End Save placement data ... (date=04/28 00:56:39, total cpu=0:00:00.1, real=0:00:00.0, peak res=1725.3M, current mem=1725.3M)
[04/28 00:56:39    611s] % Begin Save routing data ... (date=04/28 00:56:39, mem=1725.3M)
[04/28 00:56:39    611s] Saving route file ...
[04/28 00:56:39    611s] *** Completed saveRoute (cpu=0:00:00.2 real=0:00:00.0 mem=2462.9M) ***
[04/28 00:56:39    611s] % End Save routing data ... (date=04/28 00:56:39, total cpu=0:00:00.3, real=0:00:00.0, peak res=1725.7M, current mem=1725.7M)
[04/28 00:56:39    611s] Saving property file placeOpt/tpu_top.prop
[04/28 00:56:39    611s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2465.9M) ***
[04/28 00:56:39    611s] Saving rc congestion map placeOpt/tpu_top.congmap.gz ...
[04/28 00:56:40    611s] % Begin Save power constraints data ... (date=04/28 00:56:40, mem=1726.1M)
[04/28 00:56:40    611s] % End Save power constraints data ... (date=04/28 00:56:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=1726.2M, current mem=1726.2M)
[04/28 00:56:40    611s] Generated self-contained design placeOpt
[04/28 00:56:40    611s] #% End save design ... (date=04/28 00:56:40, total cpu=0:00:02.8, real=0:00:04.0, peak res=1729.0M, current mem=1729.0M)
[04/28 00:56:40    611s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[04/28 00:56:40    611s] *** Message Summary: 0 warning(s), 0 error(s)
[04/28 00:56:40    611s] 
[04/28 00:56:40    611s] @file 49: # Save placement optimization database
[04/28 00:56:40    611s] @file 50:
[04/28 00:56:40    611s] @file 51: # --- Clock Tree Synthesis (CTS) ---
[04/28 00:56:40    611s] @@file 52: create_clock_tree_spec
[04/28 00:56:40    611s] Creating clock tree spec for modes (timing configs): sdc_cons
[04/28 00:56:40    611s] cts_spec_config_create_generator_skew_groups=true: create_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[04/28 00:56:40    611s] 
[04/28 00:56:40    611s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/28 00:56:40    611s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[04/28 00:56:40    611s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[04/28 00:56:40    611s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[04/28 00:56:40    611s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[04/28 00:56:40    611s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[04/28 00:56:40    611s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[04/28 00:56:40    611s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[04/28 00:56:40    611s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[04/28 00:56:40    611s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[04/28 00:56:40    611s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[04/28 00:56:40    611s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[04/28 00:56:40    611s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[04/28 00:56:40    611s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[04/28 00:56:40    611s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[04/28 00:56:40    611s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[04/28 00:56:40    611s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[04/28 00:56:40    611s] Summary for sequential cells identification: 
[04/28 00:56:40    611s]   Identified SBFF number: 104
[04/28 00:56:40    611s]   Identified MBFF number: 0
[04/28 00:56:40    611s]   Identified SB Latch number: 0
[04/28 00:56:40    611s]   Identified MB Latch number: 0
[04/28 00:56:40    611s]   Not identified SBFF number: 16
[04/28 00:56:40    611s]   Not identified MBFF number: 0
[04/28 00:56:40    611s]   Not identified SB Latch number: 0
[04/28 00:56:40    611s]   Not identified MB Latch number: 0
[04/28 00:56:40    611s]   Number of sequential cells which are not FFs: 32
[04/28 00:56:40    611s]  Visiting view : wc
[04/28 00:56:40    611s]    : PowerDomain = none : Weighted F : unweighted  = 36.80 (1.000) with rcCorner = 0
[04/28 00:56:40    611s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[04/28 00:56:40    611s]  Visiting view : bc
[04/28 00:56:40    611s]    : PowerDomain = none : Weighted F : unweighted  = 11.90 (1.000) with rcCorner = 0
[04/28 00:56:40    611s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[04/28 00:56:40    611s] TLC MultiMap info (StdDelay):
[04/28 00:56:40    611s]   : min_delay + min_timing + 1 + no RcCorner := 5.3ps
[04/28 00:56:40    611s]   : min_delay + min_timing + 1 + rccorners := 11.9ps
[04/28 00:56:40    611s]   : max_delay + max_timing + 1 + no RcCorner := 20.1ps
[04/28 00:56:40    611s]   : max_delay + max_timing + 1 + rccorners := 36.8ps
[04/28 00:56:40    611s]  Setting StdDelay to: 36.8ps
[04/28 00:56:40    611s] 
[04/28 00:56:40    611s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/28 00:56:40    611s] Reset timing graph...
[04/28 00:56:40    612s] Ignoring AAE DB Resetting ...
[04/28 00:56:40    612s] Reset timing graph done.
[04/28 00:56:40    612s] Ignoring AAE DB Resetting ...
[04/28 00:56:41    613s] Analyzing clock structure...
[04/28 00:56:42    613s] Analyzing clock structure done.
[04/28 00:56:42    613s] Reset timing graph...
[04/28 00:56:42    613s] Ignoring AAE DB Resetting ...
[04/28 00:56:42    613s] Reset timing graph done.
[04/28 00:56:42    613s] Extracting original clock gating for clk...
[04/28 00:56:42    613s]   clock_tree clk contains 2841 sinks and 0 clock gates.
[04/28 00:56:42    613s] Extracting original clock gating for clk done.
[04/28 00:56:42    613s] The skew group clk/sdc_cons was created. It contains 2841 sinks and 1 sources.
[04/28 00:56:42    613s] Checking clock tree convergence...
[04/28 00:56:42    613s] Checking clock tree convergence done.
[04/28 00:56:42    613s] @@file 53: ccopt_design
[04/28 00:56:42    613s] #% Begin ccopt_design (date=04/28 00:56:42, mem=1698.5M)
[04/28 00:56:42    613s] Turning off fast DC mode.
[04/28 00:56:42    613s] *** ccopt_design #1 [begin] : totSession cpu/real = 0:10:13.9/0:11:08.1 (0.9), mem = 2479.7M
[04/28 00:56:42    613s] Runtime...
[04/28 00:56:42    613s] **INFO: User's settings:
[04/28 00:56:49    621s] delaycal_enable_high_fanout                                    true
[04/28 00:56:49    621s] delaycal_ignore_net_load                                       false
[04/28 00:56:49    621s] delaycal_socv_accuracy_mode                                    low
[04/28 00:56:49    621s] setAnalysisMode -cts                                           postCTS
[04/28 00:56:49    621s] setDelayCalMode -engine                                        aae
[04/28 00:56:49    621s] design_flow_effort                                             extreme
[04/28 00:56:49    621s] design_process_node                                            45
[04/28 00:56:49    621s] extract_rc_coupling_cap_threshold                              0.1
[04/28 00:56:49    621s] extract_rc_engine                                              pre_route
[04/28 00:56:49    621s] extract_rc_relative_cap_threshold                              1.0
[04/28 00:56:49    621s] extract_rc_shrink_factor                                       0.9
[04/28 00:56:49    621s] extract_rc_total_cap_threshold                                 0.0
[04/28 00:56:49    621s] opt_area_recovery                                              true
[04/28 00:56:49    621s] opt_drv_margin                                                 0.0
[04/28 00:56:49    621s] opt_exp_flow_effort_extreme                                    true
[04/28 00:56:49    621s] opt_fix_drv                                                    true
[04/28 00:56:49    621s] opt_preserve_all_sequential                                    true
[04/28 00:56:49    621s] opt_reclaim_area_restructuring_effort                          high
[04/28 00:56:49    621s] opt_resize_flip_flops                                          true
[04/28 00:56:49    621s] opt_setup_target_slack                                         0.0
[04/28 00:56:49    621s] opt_view_pruning_hold_views_active_list                        { bc }
[04/28 00:56:49    621s] opt_view_pruning_setup_views_active_list                       { wc }
[04/28 00:56:49    621s] opt_view_pruning_setup_views_persistent_list                   { wc}
[04/28 00:56:49    621s] opt_view_pruning_tdgr_setup_views_persistent_list              { wc}
[04/28 00:56:49    621s] route_design_extract_third_party_compatible                    false
[04/28 00:56:49    621s] route_design_global_exp_timing_driven_std_delay                38.8
[04/28 00:56:49    621s] getAnalysisMode -cts                                           postCTS
[04/28 00:56:49    621s] getDelayCalMode -engine                                        aae
[04/28 00:56:49    621s] getIlmMode -keepHighFanoutCriticalInsts                        false
[04/28 00:56:49    621s] get_power_analysis_mode -report_power_quiet                    false
[04/28 00:56:49    621s] getAnalysisMode -cts                                           postCTS
[04/28 00:56:49    621s] (ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
[04/28 00:56:49    621s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the attribute cts_change_fences_to_guides has been set to false.
[04/28 00:56:49    621s] Set place::cacheFPlanSiteMark to 1
[04/28 00:56:49    621s] 'setDesignMode -flowEffort extreme' => 'setOptMode -usefulSkewCCOpt extreme' 
[04/28 00:56:49    621s] Using CCOpt effort extreme.
[04/28 00:56:49    621s] CCOpt::Phase::Initialization...
[04/28 00:56:49    621s] Check Prerequisites...
[04/28 00:56:49    621s] Leaving CCOpt scope - CheckPlace...
[04/28 00:56:49    621s] OPERPROF: Starting checkPlace at level 1, MEM:2479.7M, EPOCH TIME: 1745816209.901541
[04/28 00:56:49    621s] Processing tracks to init pin-track alignment.
[04/28 00:56:49    621s] z: 2, totalTracks: 1
[04/28 00:56:49    621s] z: 4, totalTracks: 1
[04/28 00:56:49    621s] z: 6, totalTracks: 1
[04/28 00:56:49    621s] z: 8, totalTracks: 1
[04/28 00:56:49    621s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[04/28 00:56:49    621s] All LLGs are deleted
[04/28 00:56:49    621s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:56:49    621s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:56:49    621s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2479.7M, EPOCH TIME: 1745816209.922072
[04/28 00:56:49    621s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.010, REAL:0.000, MEM:2479.7M, EPOCH TIME: 1745816209.922392
[04/28 00:56:49    621s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2479.7M, EPOCH TIME: 1745816209.923010
[04/28 00:56:49    621s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:56:49    621s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:56:49    621s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2479.7M, EPOCH TIME: 1745816209.925002
[04/28 00:56:49    621s] Max number of tech site patterns supported in site array is 256.
[04/28 00:56:49    621s] Core basic site is CoreSite
[04/28 00:56:49    621s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2479.7M, EPOCH TIME: 1745816209.926066
[04/28 00:56:49    621s] After signature check, allow fast init is false, keep pre-filter is true.
[04/28 00:56:49    621s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[04/28 00:56:49    621s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.014, MEM:2479.7M, EPOCH TIME: 1745816209.939853
[04/28 00:56:49    621s] SiteArray: non-trimmed site array dimensions = 183 x 1582
[04/28 00:56:49    621s] SiteArray: use 1,642,496 bytes
[04/28 00:56:49    621s] SiteArray: current memory after site array memory allocation 2479.7M
[04/28 00:56:49    621s] SiteArray: FP blocked sites are writable
[04/28 00:56:49    621s] SiteArray: number of non floorplan blocked sites for llg default is 289506
[04/28 00:56:49    621s] Atter site array init, number of instance map data is 0.
[04/28 00:56:49    621s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.020, REAL:0.024, MEM:2479.7M, EPOCH TIME: 1745816209.948515
[04/28 00:56:49    621s] 
[04/28 00:56:49    621s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/28 00:56:49    621s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.020, REAL:0.027, MEM:2479.7M, EPOCH TIME: 1745816209.950147
[04/28 00:56:49    621s] Begin checking placement ... (start mem=2479.7M, init mem=2479.7M)
[04/28 00:56:49    621s] Begin checking exclusive groups violation ...
[04/28 00:56:49    621s] There are 0 groups to check, max #box is 0, total #box is 0
[04/28 00:56:49    621s] Finished checking exclusive groups violations. Found 0 Vio.
[04/28 00:56:50    621s] 
[04/28 00:56:50    621s] Running CheckPlace using 1 thread in normal mode...
[04/28 00:56:50    621s] 
[04/28 00:56:50    621s] ...checkPlace normal is done!
[04/28 00:56:50    621s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2479.7M, EPOCH TIME: 1745816210.194455
[04/28 00:56:50    621s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.020, REAL:0.018, MEM:2479.7M, EPOCH TIME: 1745816210.212158
[04/28 00:56:50    621s] *info: Placed = 25516         
[04/28 00:56:50    621s] *info: Unplaced = 0           
[04/28 00:56:50    621s] Placement Density:65.45%(64808/99011)
[04/28 00:56:50    621s] Placement Density (including fixed std cells):65.45%(64808/99011)
[04/28 00:56:50    621s] All LLGs are deleted
[04/28 00:56:50    621s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:25516).
[04/28 00:56:50    621s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:56:50    621s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2479.7M, EPOCH TIME: 1745816210.225290
[04/28 00:56:50    621s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2479.7M, EPOCH TIME: 1745816210.225718
[04/28 00:56:50    621s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:56:50    621s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:56:50    621s] Finished check_place (total: cpu=0:00:00.3, real=0:00:01.0; vio checks: cpu=0:00:00.3, real=0:00:01.0; mem=2479.7M)
[04/28 00:56:50    621s] OPERPROF: Finished checkPlace at level 1, CPU:0.320, REAL:0.326, MEM:2479.7M, EPOCH TIME: 1745816210.227823
[04/28 00:56:50    621s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.3 real=0:00:00.3)
[04/28 00:56:50    621s] Validating CTS configuration...
[04/28 00:56:50    621s] Checking module port directions...
[04/28 00:56:50    621s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/28 00:56:50    621s] Non-default attributes:
[04/28 00:56:50    621s]   Public non-default attributes:
[04/28 00:56:50    621s]     cts_route_type is set for at least one object
[04/28 00:56:50    621s]     cts_target_max_transition_time_sdc is set for at least one object
[04/28 00:56:50    621s]   Private non-default attributes:
[04/28 00:56:50    621s]     ccopt_cluster_when_starting_skew_adjustment: true (default: false)
[04/28 00:56:50    621s]     ccopt_mini_not_full_band_size_factor: 0 (default: 100)
[04/28 00:56:50    621s]     ccopt_r2r_iterations: 5 (default: 1)
[04/28 00:56:50    621s] Using cell based legalization.
[04/28 00:56:50    621s] Initializing placement interface...
[04/28 00:56:50    621s]   Use check_library -place or consult logv if problems occur.
[04/28 00:56:50    621s]   Leaving CCOpt scope - Initializing placement interface...
[04/28 00:56:50    621s] OPERPROF: Starting DPlace-Init at level 1, MEM:2479.7M, EPOCH TIME: 1745816210.257499
[04/28 00:56:50    621s] Processing tracks to init pin-track alignment.
[04/28 00:56:50    621s] z: 2, totalTracks: 1
[04/28 00:56:50    621s] z: 4, totalTracks: 1
[04/28 00:56:50    621s] z: 6, totalTracks: 1
[04/28 00:56:50    621s] z: 8, totalTracks: 1
[04/28 00:56:50    621s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[04/28 00:56:50    621s] All LLGs are deleted
[04/28 00:56:50    621s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:56:50    621s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:56:50    621s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2479.7M, EPOCH TIME: 1745816210.271710
[04/28 00:56:50    621s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2479.7M, EPOCH TIME: 1745816210.272015
[04/28 00:56:50    621s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2479.7M, EPOCH TIME: 1745816210.277399
[04/28 00:56:50    621s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:56:50    621s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:56:50    621s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2479.7M, EPOCH TIME: 1745816210.279188
[04/28 00:56:50    621s] Max number of tech site patterns supported in site array is 256.
[04/28 00:56:50    621s] Core basic site is CoreSite
[04/28 00:56:50    621s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2479.7M, EPOCH TIME: 1745816210.304616
[04/28 00:56:50    621s] After signature check, allow fast init is false, keep pre-filter is true.
[04/28 00:56:50    621s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[04/28 00:56:50    621s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.013, MEM:2479.7M, EPOCH TIME: 1745816210.317491
[04/28 00:56:50    621s] SiteArray: non-trimmed site array dimensions = 183 x 1582
[04/28 00:56:50    621s] SiteArray: use 1,642,496 bytes
[04/28 00:56:50    621s] SiteArray: current memory after site array memory allocation 2479.7M
[04/28 00:56:50    621s] SiteArray: FP blocked sites are writable
[04/28 00:56:50    621s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/28 00:56:50    621s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2479.7M, EPOCH TIME: 1745816210.324440
[04/28 00:56:50    621s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:0.180, REAL:0.177, MEM:2479.7M, EPOCH TIME: 1745816210.501611
[04/28 00:56:50    621s] SiteArray: number of non floorplan blocked sites for llg default is 289506
[04/28 00:56:50    621s] Atter site array init, number of instance map data is 0.
[04/28 00:56:50    621s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.230, REAL:0.226, MEM:2479.7M, EPOCH TIME: 1745816210.505303
[04/28 00:56:50    621s] 
[04/28 00:56:50    621s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/28 00:56:50    621s] OPERPROF:     Starting CMU at level 3, MEM:2479.7M, EPOCH TIME: 1745816210.508544
[04/28 00:56:50    621s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.004, MEM:2479.7M, EPOCH TIME: 1745816210.512052
[04/28 00:56:50    621s] 
[04/28 00:56:50    621s] Bad Lib Cell Checking (CMU) is done! (0)
[04/28 00:56:50    621s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.250, REAL:0.237, MEM:2479.7M, EPOCH TIME: 1745816210.514341
[04/28 00:56:50    621s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2479.7M, EPOCH TIME: 1745816210.514395
[04/28 00:56:50    621s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:2479.7M, EPOCH TIME: 1745816210.515184
[04/28 00:56:50    621s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=2479.7MB).
[04/28 00:56:50    621s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.270, REAL:0.268, MEM:2479.7M, EPOCH TIME: 1745816210.525884
[04/28 00:56:50    621s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.3 real=0:00:00.3)
[04/28 00:56:50    621s] Initializing placement interface done.
[04/28 00:56:50    621s] Leaving CCOpt scope - Cleaning up placement interface...
[04/28 00:56:50    621s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2479.7M, EPOCH TIME: 1745816210.528338
[04/28 00:56:50    621s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:56:50    621s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:56:50    621s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:56:50    621s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:56:50    621s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.100, REAL:0.099, MEM:2477.7M, EPOCH TIME: 1745816210.627550
[04/28 00:56:50    621s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/28 00:56:50    621s] Leaving CCOpt scope - Initializing placement interface...
[04/28 00:56:50    621s] OPERPROF: Starting DPlace-Init at level 1, MEM:2477.7M, EPOCH TIME: 1745816210.634515
[04/28 00:56:50    621s] Processing tracks to init pin-track alignment.
[04/28 00:56:50    621s] z: 2, totalTracks: 1
[04/28 00:56:50    621s] z: 4, totalTracks: 1
[04/28 00:56:50    621s] z: 6, totalTracks: 1
[04/28 00:56:50    621s] z: 8, totalTracks: 1
[04/28 00:56:50    621s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/28 00:56:50    621s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2477.7M, EPOCH TIME: 1745816210.650936
[04/28 00:56:50    621s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:56:50    621s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:56:50    621s] 
[04/28 00:56:50    621s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/28 00:56:50    621s] OPERPROF:     Starting CMU at level 3, MEM:2477.7M, EPOCH TIME: 1745816210.681641
[04/28 00:56:50    621s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.003, MEM:2477.7M, EPOCH TIME: 1745816210.684603
[04/28 00:56:50    621s] 
[04/28 00:56:50    621s] Bad Lib Cell Checking (CMU) is done! (0)
[04/28 00:56:50    621s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.036, MEM:2477.7M, EPOCH TIME: 1745816210.686876
[04/28 00:56:50    621s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2477.7M, EPOCH TIME: 1745816210.686932
[04/28 00:56:50    621s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2477.7M, EPOCH TIME: 1745816210.687205
[04/28 00:56:50    621s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2477.7MB).
[04/28 00:56:50    621s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.056, MEM:2477.7M, EPOCH TIME: 1745816210.690443
[04/28 00:56:50    621s] Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/28 00:56:50    621s] (I)      Default pattern map key = tpu_top_default.
[04/28 00:56:50    621s] (I)      Load db... (mem=2477.7M)
[04/28 00:56:50    621s] (I)      Read data from FE... (mem=2477.7M)
[04/28 00:56:50    622s] (I)      Number of ignored instance 0
[04/28 00:56:50    622s] (I)      Number of inbound cells 0
[04/28 00:56:50    622s] (I)      Number of opened ILM blockages 0
[04/28 00:56:50    622s] (I)      Number of instances temporarily fixed by detailed placement 0
[04/28 00:56:50    622s] (I)      numMoveCells=25516, numMacros=0  numPads=577  numMultiRowHeightInsts=0
[04/28 00:56:50    622s] (I)      cell height: 3420, count: 25516
[04/28 00:56:50    622s] (I)      Read rows... (mem=2484.0M)
[04/28 00:56:50    622s] (I)      Reading non-standard rows with height 6840
[04/28 00:56:50    622s] (I)      Done Read rows (cpu=0.000s, mem=2484.0M)
[04/28 00:56:50    622s] (I)      Done Read data from FE (cpu=0.020s, mem=2484.0M)
[04/28 00:56:50    622s] (I)      Done Load db (cpu=0.020s, mem=2484.0M)
[04/28 00:56:50    622s] (I)      Constructing placeable region... (mem=2484.0M)
[04/28 00:56:50    622s] (I)      Constructing bin map
[04/28 00:56:50    622s] (I)      Initialize bin information with width=34200 height=34200
[04/28 00:56:50    622s] (I)      Done constructing bin map
[04/28 00:56:50    622s] (I)      Compute region effective width... (mem=2484.0M)
[04/28 00:56:50    622s] (I)      Done Compute region effective width (cpu=0.000s, mem=2484.0M)
[04/28 00:56:50    622s] (I)      Done Constructing placeable region (cpu=0.000s, mem=2484.0M)
[04/28 00:56:50    622s] Route type trimming info:
[04/28 00:56:50    622s]   No route type modifications were made.
[04/28 00:56:50    622s] End AAE Lib Interpolated Model. (MEM=2486.04 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/28 00:56:50    622s] Accumulated time to calculate placeable region: 0
[04/28 00:56:50    622s] Accumulated time to calculate placeable region: 0
[04/28 00:56:50    622s] Accumulated time to calculate placeable region: 0
[04/28 00:56:50    622s] Accumulated time to calculate placeable region: 0
[04/28 00:56:50    622s] Accumulated time to calculate placeable region: 0
[04/28 00:56:50    622s] (I)      Initializing Steiner engine. 
[04/28 00:56:50    622s] (I)      ==================== Layers =====================
[04/28 00:56:50    622s] (I)      +-----+----+---------+---------+--------+-------+
[04/28 00:56:50    622s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[04/28 00:56:50    622s] (I)      +-----+----+---------+---------+--------+-------+
[04/28 00:56:50    622s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[04/28 00:56:50    622s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[04/28 00:56:50    622s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[04/28 00:56:50    622s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[04/28 00:56:50    622s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[04/28 00:56:50    622s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[04/28 00:56:50    622s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[04/28 00:56:50    622s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[04/28 00:56:50    622s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[04/28 00:56:50    622s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[04/28 00:56:50    622s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[04/28 00:56:50    622s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[04/28 00:56:50    622s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[04/28 00:56:50    622s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[04/28 00:56:50    622s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[04/28 00:56:50    622s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[04/28 00:56:50    622s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[04/28 00:56:50    622s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[04/28 00:56:50    622s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[04/28 00:56:50    622s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[04/28 00:56:50    622s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[04/28 00:56:50    622s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[04/28 00:56:50    622s] (I)      +-----+----+---------+---------+--------+-------+
[04/28 00:56:50    622s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[04/28 00:56:50    622s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[04/28 00:56:50    622s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[04/28 00:56:50    622s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[04/28 00:56:50    622s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[04/28 00:56:50    622s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[04/28 00:56:50    622s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[04/28 00:56:50    622s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[04/28 00:56:50    622s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[04/28 00:56:50    622s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[04/28 00:56:50    622s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[04/28 00:56:50    622s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[04/28 00:56:50    622s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[04/28 00:56:50    622s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[04/28 00:56:50    622s] (I)      +-----+----+---------+---------+--------+-------+
[04/28 00:56:50    622s] Library trimming buffers in power domain auto-default and half-corner max_delay:setup.late removed 2 of 5 cells
[04/28 00:56:50    622s] Original list had 5 cells:
[04/28 00:56:50    622s] CLKBUFX4 BUFX4 CLKBUFX3 BUFX3 CLKBUFX2 
[04/28 00:56:50    622s] New trimmed list has 3 cells:
[04/28 00:56:50    622s] CLKBUFX4 CLKBUFX3 CLKBUFX2 
[04/28 00:56:50    622s] Accumulated time to calculate placeable region: 0
[04/28 00:56:50    622s] Accumulated time to calculate placeable region: 0
[04/28 00:56:50    622s] Accumulated time to calculate placeable region: 0
[04/28 00:56:50    622s] Accumulated time to calculate placeable region: 0
[04/28 00:56:50    622s] Accumulated time to calculate placeable region: 0
[04/28 00:56:50    622s] Accumulated time to calculate placeable region: 0
[04/28 00:56:50    622s] Accumulated time to calculate placeable region: 0
[04/28 00:56:50    622s] Library trimming inverters in power domain auto-default and half-corner max_delay:setup.late removed 3 of 7 cells
[04/28 00:56:50    622s] Original list had 7 cells:
[04/28 00:56:50    622s] INVX3 CLKINVX3 INVX2 CLKINVX2 INVX1 CLKINVX1 INVXL 
[04/28 00:56:50    622s] New trimmed list has 4 cells:
[04/28 00:56:50    622s] INVX3 INVX2 INVX1 INVXL 
[04/28 00:56:50    622s] Accumulated time to calculate placeable region: 0
[04/28 00:56:50    622s] Accumulated time to calculate placeable region: 0
[04/28 00:56:50    622s] Accumulated time to calculate placeable region: 0
[04/28 00:56:50    622s] Accumulated time to calculate placeable region: 0
[04/28 00:56:50    622s] Accumulated time to calculate placeable region: 0
[04/28 00:56:50    622s] Accumulated time to calculate placeable region: 0
[04/28 00:56:50    622s] Accumulated time to calculate placeable region: 0
[04/28 00:56:50    622s] Accumulated time to calculate placeable region: 0
[04/28 00:56:50    622s] Accumulated time to calculate placeable region: 0
[04/28 00:56:50    622s] Accumulated time to calculate placeable region: 0
[04/28 00:56:50    622s] Accumulated time to calculate placeable region: 0
[04/28 00:56:50    622s] Accumulated time to calculate placeable region: 0
[04/28 00:56:50    622s] Accumulated time to calculate placeable region: 0
[04/28 00:56:50    622s] Accumulated time to calculate placeable region: 0
[04/28 00:56:50    622s] Accumulated time to calculate placeable region: 0
[04/28 00:56:50    622s] Accumulated time to calculate placeable region: 0
[04/28 00:56:51    622s] Clock tree balancer configuration for clock_tree clk:
[04/28 00:56:51    622s] Non-default attributes:
[04/28 00:56:51    622s]   Public non-default attributes:
[04/28 00:56:51    622s]     cts_route_type (leaf): default_route_type_leaf (default: default)
[04/28 00:56:51    622s]     cts_route_type (top): default_route_type_nonleaf (default: default)
[04/28 00:56:51    622s]     cts_route_type (trunk): default_route_type_nonleaf (default: default)
[04/28 00:56:51    622s]   No private non-default attributes
[04/28 00:56:51    622s] For power domain auto-default:
[04/28 00:56:51    622s]   Buffers:     {CLKBUFX4 CLKBUFX3 CLKBUFX2}
[04/28 00:56:51    622s]   Inverters:   {INVX3 INVX2 INVX1 INVXL}
[04/28 00:56:51    622s]   Clock gates (with test): TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
[04/28 00:56:51    622s]   Clock gates   (no test): TLATNCAX20 TLATNCAX16 TLATNCAX12 TLATNCAX8 TLATNCAX6 TLATNCAX4 TLATNCAX3 TLATNCAX2 
[04/28 00:56:51    622s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 99011.052um^2
[04/28 00:56:51    622s] Top Routing info:
[04/28 00:56:51    622s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[04/28 00:56:51    622s]   Unshielded; Mask Constraint: 0; Source: cts_route_type.
[04/28 00:56:51    622s] Trunk Routing info:
[04/28 00:56:51    622s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[04/28 00:56:51    622s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
[04/28 00:56:51    622s] Leaf Routing info:
[04/28 00:56:51    622s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
[04/28 00:56:51    622s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
[04/28 00:56:51    622s] For timing_corner max_delay:setup, late and power domain auto-default:
[04/28 00:56:51    622s]   Slew time target (leaf):    0.100ns
[04/28 00:56:51    622s]   Slew time target (trunk):   0.100ns
[04/28 00:56:51    622s]   Slew time target (top):     0.100ns (Note: no nets are considered top nets in this clock tree)
[04/28 00:56:51    622s]   Buffer unit delay: 0.102ns
[04/28 00:56:51    622s]   Buffer max distance: 69.286um
[04/28 00:56:51    622s] Fastest wire driving cells and distances:
[04/28 00:56:51    622s]   Buffer    : {lib_cell:CLKBUFX4, fastest_considered_half_corner=max_delay:setup.late, optimalDrivingDistance=69.286um, saturatedSlew=0.091ns, speed=472.620um per ns, cellArea=34.552um^2 per 1000um}
[04/28 00:56:51    622s]   Inverter  : {lib_cell:INVX3, fastest_considered_half_corner=max_delay:setup.late, optimalDrivingDistance=45.102um, saturatedSlew=0.088ns, speed=531.863um per ns, cellArea=30.331um^2 per 1000um}
[04/28 00:56:51    622s]   Clock gate (with test): {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=max_delay:setup.late, optimalDrivingDistance=251.171um, saturatedSlew=0.093ns, speed=701.203um per ns, cellArea=59.911um^2 per 1000um}
[04/28 00:56:51    622s]   Clock gate   (no test): {lib_cell:TLATNCAX20, fastest_considered_half_corner=max_delay:setup.late, optimalDrivingDistance=251.171um, saturatedSlew=0.093ns, speed=701.399um per ns, cellArea=54.465um^2 per 1000um}
[04/28 00:56:51    622s] 
[04/28 00:56:51    622s] 
[04/28 00:56:51    622s] Logic Sizing Table:
[04/28 00:56:51    622s] 
[04/28 00:56:51    622s] ----------------------------------------------------------
[04/28 00:56:51    622s] Cell    Instance count    Source    Eligible library cells
[04/28 00:56:51    622s] ----------------------------------------------------------
[04/28 00:56:51    622s]   (empty table)
[04/28 00:56:51    622s] ----------------------------------------------------------
[04/28 00:56:51    622s] 
[04/28 00:56:51    622s] 
[04/28 00:56:51    622s] Clock tree balancer configuration for skew_group clk/sdc_cons:
[04/28 00:56:51    622s]   Sources:                     pin clk
[04/28 00:56:51    622s]   Total number of sinks:       2841
[04/28 00:56:51    622s]   Delay constrained sinks:     2841
[04/28 00:56:51    622s]   Constrains:                  default
[04/28 00:56:51    622s]   Non-leaf sinks:              0
[04/28 00:56:51    622s]   Ignore pins:                 0
[04/28 00:56:51    622s]  Timing corner max_delay:setup.late:
[04/28 00:56:51    622s]   Skew target:                 0.102ns
[04/28 00:56:51    622s] Primary reporting skew groups are:
[04/28 00:56:51    622s] skew_group clk/sdc_cons with 2841 clock sinks
[04/28 00:56:51    622s] 
[04/28 00:56:51    622s] Clock DAG stats initial state:
[04/28 00:56:51    622s]   cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/28 00:56:51    622s]   sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
[04/28 00:56:51    622s]   misc counts      : r=1, pp=4
[04/28 00:56:51    622s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/28 00:56:51    622s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/28 00:56:51    622s] Clock DAG hash initial state: 14054389301455030387 15502844478778872150
[04/28 00:56:51    622s] CTS services accumulated run-time stats initial state:
[04/28 00:56:51    622s]   delay calculator: calls=4676, total_wall_time=0.096s, mean_wall_time=0.021ms
[04/28 00:56:51    622s]   legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/28 00:56:51    622s]   steiner router: calls=4677, total_wall_time=0.039s, mean_wall_time=0.008ms
[04/28 00:56:51    623s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[04/28 00:56:51    623s] UM:*                                                                   InitialState
[04/28 00:56:51    623s] Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
[04/28 00:56:51    623s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
[04/28 00:56:51    623s] 
[04/28 00:56:51    623s] Layer information for route type default_route_type_leaf:
[04/28 00:56:51    623s] 
[04/28 00:56:51    623s] ----------------------------------------------------------------------
[04/28 00:56:51    623s] Layer      Preferred    Route    Res.          Cap.          RC
[04/28 00:56:51    623s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[04/28 00:56:51    623s] ----------------------------------------------------------------------
[04/28 00:56:51    623s] Metal1     N            H          3.605         0.144         0.520
[04/28 00:56:51    623s] Metal2     N            V          3.302         0.177         0.584
[04/28 00:56:51    623s] Metal3     Y            H          3.274         0.175         0.574
[04/28 00:56:51    623s] Metal4     Y            V          3.302         0.175         0.578
[04/28 00:56:51    623s] Metal5     N            H          3.274         0.176         0.575
[04/28 00:56:51    623s] Metal6     N            V          3.302         0.160         0.528
[04/28 00:56:51    623s] Metal7     N            H          0.695         0.247         0.172
[04/28 00:56:51    623s] Metal8     N            V          0.695         0.240         0.167
[04/28 00:56:51    623s] Metal9     N            H          0.291         0.409         0.119
[04/28 00:56:51    623s] Metal10    N            V          0.153         0.239         0.037
[04/28 00:56:51    623s] Metal11    N            H          0.095         0.634         0.060
[04/28 00:56:51    623s] ----------------------------------------------------------------------
[04/28 00:56:51    623s] 
[04/28 00:56:51    623s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[04/28 00:56:51    623s] Unshielded; Mask Constraint: 0; Source: cts_route_type.
[04/28 00:56:51    623s] 
[04/28 00:56:51    623s] Layer information for route type default_route_type_nonleaf:
[04/28 00:56:51    623s] 
[04/28 00:56:51    623s] ----------------------------------------------------------------------
[04/28 00:56:51    623s] Layer      Preferred    Route    Res.          Cap.          RC
[04/28 00:56:51    623s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[04/28 00:56:51    623s] ----------------------------------------------------------------------
[04/28 00:56:51    623s] Metal1     N            H          3.995         0.158         0.632
[04/28 00:56:51    623s] Metal2     N            V          3.808         0.173         0.659
[04/28 00:56:51    623s] Metal3     Y            H          3.965         0.173         0.686
[04/28 00:56:51    623s] Metal4     Y            V          3.808         0.172         0.655
[04/28 00:56:51    623s] Metal5     N            H          3.965         0.173         0.687
[04/28 00:56:51    623s] Metal6     N            V          3.808         0.164         0.624
[04/28 00:56:51    623s] Metal7     N            H          1.187         0.379         0.450
[04/28 00:56:51    623s] Metal8     N            V          1.080         0.357         0.385
[04/28 00:56:51    623s] Metal9     N            H          0.444         0.803         0.357
[04/28 00:56:51    623s] Metal10    N            V          0.159         0.330         0.052
[04/28 00:56:51    623s] Metal11    N            H          0.095         1.073         0.102
[04/28 00:56:51    623s] ----------------------------------------------------------------------
[04/28 00:56:51    623s] 
[04/28 00:56:51    623s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[04/28 00:56:51    623s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
[04/28 00:56:51    623s] 
[04/28 00:56:51    623s] Layer information for route type default_route_type_nonleaf:
[04/28 00:56:51    623s] 
[04/28 00:56:51    623s] ----------------------------------------------------------------------
[04/28 00:56:51    623s] Layer      Preferred    Route    Res.          Cap.          RC
[04/28 00:56:51    623s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[04/28 00:56:51    623s] ----------------------------------------------------------------------
[04/28 00:56:51    623s] Metal1     N            H          3.605         0.144         0.520
[04/28 00:56:51    623s] Metal2     N            V          3.302         0.177         0.584
[04/28 00:56:51    623s] Metal3     Y            H          3.274         0.175         0.574
[04/28 00:56:51    623s] Metal4     Y            V          3.302         0.175         0.578
[04/28 00:56:51    623s] Metal5     N            H          3.274         0.176         0.575
[04/28 00:56:51    623s] Metal6     N            V          3.302         0.160         0.528
[04/28 00:56:51    623s] Metal7     N            H          0.695         0.247         0.172
[04/28 00:56:51    623s] Metal8     N            V          0.695         0.240         0.167
[04/28 00:56:51    623s] Metal9     N            H          0.291         0.409         0.119
[04/28 00:56:51    623s] Metal10    N            V          0.153         0.239         0.037
[04/28 00:56:51    623s] Metal11    N            H          0.095         0.634         0.060
[04/28 00:56:51    623s] ----------------------------------------------------------------------
[04/28 00:56:51    623s] 
[04/28 00:56:51    623s] 
[04/28 00:56:51    623s] Via selection for estimated routes (rule default):
[04/28 00:56:51    623s] 
[04/28 00:56:51    623s] ----------------------------------------------------------------------------
[04/28 00:56:51    623s] Layer              Via Cell          Res.     Cap.     RC       Top of Stack
[04/28 00:56:51    623s] Range                                (Ohm)    (fF)     (fs)     Only
[04/28 00:56:51    623s] ----------------------------------------------------------------------------
[04/28 00:56:51    623s] Metal1-Metal2      M2_M1_VH          8.000    0.015    0.116    false
[04/28 00:56:51    623s] Metal2-Metal3      M3_M2_HH          8.000    0.011    0.085    false
[04/28 00:56:51    623s] Metal3-Metal4      M4_M3_VH          8.000    0.012    0.099    false
[04/28 00:56:51    623s] Metal4-Metal5      M5_M4_HH          8.000    0.011    0.085    false
[04/28 00:56:51    623s] Metal5-Metal6      M6_M5_VH          8.000    0.012    0.095    false
[04/28 00:56:51    623s] Metal6-Metal7      M7_M6_HV          2.000    0.015    0.030    false
[04/28 00:56:51    623s] Metal7-Metal8      M8_M7_VV          2.000    0.016    0.032    false
[04/28 00:56:51    623s] Metal8-Metal9      M9_M8_VH          0.530    0.017    0.009    false
[04/28 00:56:51    623s] Metal9-Metal10     M10_M9_VH         0.530    0.064    0.034    false
[04/28 00:56:51    623s] Metal10-Metal11    M11_M10_HV_NEW    0.060    0.033    0.002    false
[04/28 00:56:51    623s] ----------------------------------------------------------------------------
[04/28 00:56:51    623s] 
[04/28 00:56:51    623s] **WARN: (IMPCCOPT-2314):	CCOpt found 1 clock tree nets marked as ideal or dont_touch. These will not be buffered.
[04/28 00:56:51    623s] Type 'man IMPCCOPT-2314' for more detail.
[04/28 00:56:51    623s] 
[04/28 00:56:51    623s] Ideal and dont_touch net fanout counts:
[04/28 00:56:51    623s] 
[04/28 00:56:51    623s] -----------------------------------------------------------
[04/28 00:56:51    623s] Min fanout    Max fanout    Number of ideal/dont_touch nets
[04/28 00:56:51    623s] -----------------------------------------------------------
[04/28 00:56:51    623s]       1            10                      0
[04/28 00:56:51    623s]      11           100                      0
[04/28 00:56:51    623s]     101          1000                      0
[04/28 00:56:51    623s]    1001         10000                      1
[04/28 00:56:51    623s]   10001           +                        0
[04/28 00:56:51    623s] -----------------------------------------------------------
[04/28 00:56:51    623s] 
[04/28 00:56:51    623s] Top ideal and dont_touch nets by fanout:
[04/28 00:56:51    623s] 
[04/28 00:56:51    623s] ---------------------
[04/28 00:56:51    623s] Net name    Fanout ()
[04/28 00:56:51    623s] ---------------------
[04/28 00:56:51    623s] clk           2841
[04/28 00:56:51    623s] ---------------------
[04/28 00:56:51    623s] 
[04/28 00:56:51    623s] 
[04/28 00:56:51    623s] No dont_touch hnets found in the clock tree
[04/28 00:56:51    623s] 
[04/28 00:56:51    623s] Total number of dont_touch hpins in the clock network: 4
[04/28 00:56:51    623s]   Large numbers of dont_touch hpins may damage runtime and QoR.
[04/28 00:56:51    623s]   Use report_clock_tree_structure or the Clock Tree Debugger in unit delay mode to debug these.
[04/28 00:56:51    623s] 
[04/28 00:56:51    623s] Summary of reasons for dont_touch hpins in the clock network:
[04/28 00:56:51    623s] 
[04/28 00:56:51    623s] ----------------------------
[04/28 00:56:51    623s] Reason                 Count
[04/28 00:56:51    623s] ----------------------------
[04/28 00:56:51    623s] hnet_set_dont_touch      4
[04/28 00:56:51    623s] ----------------------------
[04/28 00:56:51    623s] 
[04/28 00:56:51    623s] Total number of dont_touch hpins in the clock network with a physical location (typically partition pins): 0
[04/28 00:56:51    623s] 
[04/28 00:56:51    623s] Summary of dont_touch hpins in the clock network representing physical hierarchy:
[04/28 00:56:51    623s] 
[04/28 00:56:51    623s] ---------------------
[04/28 00:56:51    623s] Type            Count
[04/28 00:56:51    623s] ---------------------
[04/28 00:56:51    623s] ilm               0
[04/28 00:56:51    623s] partition         0
[04/28 00:56:51    623s] power_domain      0
[04/28 00:56:51    623s] fence             0
[04/28 00:56:51    623s] none              4
[04/28 00:56:51    623s] ---------------------
[04/28 00:56:51    623s] Total             4
[04/28 00:56:51    623s] ---------------------
[04/28 00:56:51    623s] 
[04/28 00:56:51    623s] Checking for illegal sizes of clock logic instances...
[04/28 00:56:51    623s] Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/28 00:56:51    623s] 
[04/28 00:56:51    623s] Filtering reasons for cell type: buffer
[04/28 00:56:51    623s] =======================================
[04/28 00:56:51    623s] 
[04/28 00:56:51    623s] ---------------------------------------------------------------------------------------------------------------------------------------
[04/28 00:56:51    623s] Clock trees    Power domain    Reason                         Library cells
[04/28 00:56:51    623s] ---------------------------------------------------------------------------------------------------------------------------------------
[04/28 00:56:51    623s] all            auto-default    Unbalanced rise/fall delays    { BUFX12 BUFX16 BUFX20 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX6
[04/28 00:56:51    623s]                                                                 CLKBUFX8 }
[04/28 00:56:51    623s] all            auto-default    Library trimming               { BUFX3 BUFX4 }
[04/28 00:56:51    623s] ---------------------------------------------------------------------------------------------------------------------------------------
[04/28 00:56:51    623s] 
[04/28 00:56:51    623s] Filtering reasons for cell type: inverter
[04/28 00:56:51    623s] =========================================
[04/28 00:56:51    623s] 
[04/28 00:56:51    623s] --------------------------------------------------------------------------------------------------------------------------------------
[04/28 00:56:51    623s] Clock trees    Power domain    Reason                         Library cells
[04/28 00:56:51    623s] --------------------------------------------------------------------------------------------------------------------------------------
[04/28 00:56:51    623s] all            auto-default    Library trimming               { CLKINVX1 CLKINVX2 CLKINVX3 }
[04/28 00:56:51    623s] all            auto-default    Unbalanced rise/fall delays    { CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX6 CLKINVX8 INVX12 INVX16
[04/28 00:56:51    623s]                                                                 INVX20 INVX4 INVX6 INVX8 }
[04/28 00:56:51    623s] --------------------------------------------------------------------------------------------------------------------------------------
[04/28 00:56:51    623s] 
[04/28 00:56:51    623s] 
[04/28 00:56:51    623s] Validating CTS configuration done. (took cpu=0:00:01.5 real=0:00:01.5)
[04/28 00:56:51    623s] CCOpt configuration status: all checks passed.
[04/28 00:56:51    623s] Innovus will update I/O latencies
[04/28 00:56:51    623s] F[04/28 00:56:51    623s] 
[04/28 00:56:51    623s] 
ound 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[04/28 00:56:51    623s] 
[04/28 00:56:51    623s] Check Prerequisites done. (took cpu=0:00:01.9 real=0:00:01.9)
[04/28 00:56:51    623s] CCOpt::Phase::Initialization done. (took cpu=0:00:01.9 real=0:00:01.9)
[04/28 00:56:51    623s] Leaving CCOpt scope - Cleaning up placement interface...
[04/28 00:56:51    623s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2530.6M, EPOCH TIME: 1745816211.778370
[04/28 00:56:51    623s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:56:51    623s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:56:51    623s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:56:51    623s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:56:51    623s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.090, REAL:0.088, MEM:2486.6M, EPOCH TIME: 1745816211.865925
[04/28 00:56:51    623s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/28 00:56:51    623s] Info: 1 threads available for lower-level modules during optimization.
[04/28 00:56:51    623s] Running CCOpt...
[04/28 00:56:51    623s] External - opt_design -ccopt...
[04/28 00:56:51    623s] **opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 1716.0M, totSessionCpu=0:10:23 **
[04/28 00:56:51    623s] GigaOpt running with 1 threads.
[04/28 00:56:51    623s] *** InitOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:10:23.2/0:11:17.3 (0.9), mem = 2482.6M
[04/28 00:56:51    623s] **INFO: set_db design_flow_effort extreme -> setting 'set_db -effort high' for the duration of this command.
[04/28 00:56:51    623s] **INFO: set_db design_flow_effort extreme -> setting 'set_db opt_all_end_points true' for the duration of this command.
[04/28 00:56:52    624s] Need call spDPlaceInit before registerPrioInstLoc.
[04/28 00:56:52    624s] OPERPROF: Starting DPlace-Init at level 1, MEM:2484.6M, EPOCH TIME: 1745816212.774398
[04/28 00:56:52    624s] Processing tracks to init pin-track alignment.
[04/28 00:56:52    624s] z: 2, totalTracks: 1
[04/28 00:56:52    624s] z: 4, totalTracks: 1
[04/28 00:56:52    624s] z: 6, totalTracks: 1
[04/28 00:56:52    624s] z: 8, totalTracks: 1
[04/28 00:56:52    624s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/28 00:56:52    624s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2484.6M, EPOCH TIME: 1745816212.794983
[04/28 00:56:52    624s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:56:52    624s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:56:52    624s] 
[04/28 00:56:52    624s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/28 00:56:52    624s] OPERPROF:     Starting CMU at level 3, MEM:2484.6M, EPOCH TIME: 1745816212.829464
[04/28 00:56:52    624s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.004, MEM:2484.6M, EPOCH TIME: 1745816212.833038
[04/28 00:56:52    624s] 
[04/28 00:56:52    624s] Bad Lib Cell Checking (CMU) is done! (0)
[04/28 00:56:52    624s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.040, MEM:2484.6M, EPOCH TIME: 1745816212.835315
[04/28 00:56:52    624s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2484.6M, EPOCH TIME: 1745816212.835385
[04/28 00:56:52    624s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:2484.6M, EPOCH TIME: 1745816212.835931
[04/28 00:56:52    624s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2484.6MB).
[04/28 00:56:52    624s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.071, MEM:2484.6M, EPOCH TIME: 1745816212.845598
[04/28 00:56:52    624s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2484.6M, EPOCH TIME: 1745816212.845892
[04/28 00:56:52    624s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:56:52    624s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:56:52    624s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:56:52    624s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:56:52    624s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.080, REAL:0.081, MEM:2484.6M, EPOCH TIME: 1745816212.926624
[04/28 00:56:52    624s] 
[04/28 00:56:52    624s] Creating Lib Analyzer ...
[04/28 00:56:52    624s] Total number of usable buffers from Lib Analyzer: 15 ( CLKBUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 CLKBUFX6 BUFX6 CLKBUFX8 BUFX8 CLKBUFX12 BUFX12 CLKBUFX16 BUFX16 CLKBUFX20 BUFX20)
[04/28 00:56:52    624s] Total number of usable inverters from Lib Analyzer: 19 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 CLKINVX3 INVX6 CLKINVX6 INVX8 CLKINVX8 INVX12 CLKINVX12 INVX16 CLKINVX16 INVX20 CLKINVX20)
[04/28 00:56:52    624s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[04/28 00:56:52    624s] 
[04/28 00:56:52    624s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[04/28 00:56:53    624s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:10:25 mem=2492.6M
[04/28 00:56:53    624s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:10:25 mem=2492.6M
[04/28 00:56:53    624s] Creating Lib Analyzer, finished. 
[04/28 00:56:53    624s] Info: IPO magic value 0x8271BEEF.
[04/28 00:56:53    625s] Info: Using Genus executable '/package/eda/cadence/GENUS211.7/bin/genus'.
[04/28 00:56:53    625s]       Genus workers will not check out additional licenses.
[04/28 00:57:02    625s] **opt_design ... cpu = 0:00:02, real = 0:00:11, mem = 1728.8M, totSessionCpu=0:10:25 **
[04/28 00:57:02    625s] *** opt_design -post_cts ***
[04/28 00:57:02    625s] DRC Margin: user margin 0.0; extra margin 0.2
[04/28 00:57:02    625s] Hold Target Slack: user slack 0
[04/28 00:57:02    625s] Setup Target Slack: user slack 0; extra slack 0.0
[04/28 00:57:02    625s] set_db opt_useful_skew_eco_route false
[04/28 00:57:02    625s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[04/28 00:57:02    625s] Type 'man IMPOPT-3195' for more detail.
[04/28 00:57:02    625s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2492.6M, EPOCH TIME: 1745816222.996337
[04/28 00:57:02    625s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:57:02    625s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:57:03    625s] 
[04/28 00:57:03    625s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/28 00:57:03    625s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.034, MEM:2492.6M, EPOCH TIME: 1745816223.030357
[04/28 00:57:03    625s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:57:03    625s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:57:03    625s] Multi-VT timing optimization disabled based on library information.
[04/28 00:57:03    625s] 
[04/28 00:57:03    625s] TimeStamp Deleting Cell Server Begin ...
[04/28 00:57:03    625s] Deleting Lib Analyzer.
[04/28 00:57:03    625s] 
[04/28 00:57:03    625s] TimeStamp Deleting Cell Server End ...
[04/28 00:57:03    625s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[04/28 00:57:03    625s] 
[04/28 00:57:03    625s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/28 00:57:03    625s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[04/28 00:57:03    625s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[04/28 00:57:03    625s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[04/28 00:57:03    625s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[04/28 00:57:03    625s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[04/28 00:57:03    625s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[04/28 00:57:03    625s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[04/28 00:57:03    625s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[04/28 00:57:03    625s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[04/28 00:57:03    625s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[04/28 00:57:03    625s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[04/28 00:57:03    625s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[04/28 00:57:03    625s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[04/28 00:57:03    625s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[04/28 00:57:03    625s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[04/28 00:57:03    625s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[04/28 00:57:03    625s] Summary for sequential cells identification: 
[04/28 00:57:03    625s]   Identified SBFF number: 104
[04/28 00:57:03    625s]   Identified MBFF number: 0
[04/28 00:57:03    625s]   Identified SB Latch number: 0
[04/28 00:57:03    625s]   Identified MB Latch number: 0
[04/28 00:57:03    625s]   Not identified SBFF number: 16
[04/28 00:57:03    625s]   Not identified MBFF number: 0
[04/28 00:57:03    625s]   Not identified SB Latch number: 0
[04/28 00:57:03    625s]   Not identified MB Latch number: 0
[04/28 00:57:03    625s]   Number of sequential cells which are not FFs: 32
[04/28 00:57:03    625s]  Visiting view : wc
[04/28 00:57:03    625s]    : PowerDomain = none : Weighted F : unweighted  = 36.80 (1.000) with rcCorner = 0
[04/28 00:57:03    625s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[04/28 00:57:03    625s]  Visiting view : bc
[04/28 00:57:03    625s]    : PowerDomain = none : Weighted F : unweighted  = 11.90 (1.000) with rcCorner = 0
[04/28 00:57:03    625s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[04/28 00:57:03    625s] TLC MultiMap info (StdDelay):
[04/28 00:57:03    625s]   : min_delay + min_timing + 1 + no RcCorner := 5.3ps
[04/28 00:57:03    625s]   : min_delay + min_timing + 1 + rccorners := 11.9ps
[04/28 00:57:03    625s]   : max_delay + max_timing + 1 + no RcCorner := 20.1ps
[04/28 00:57:03    625s]   : max_delay + max_timing + 1 + rccorners := 36.8ps
[04/28 00:57:03    625s]  Setting StdDelay to: 36.8ps
[04/28 00:57:03    625s] 
[04/28 00:57:03    625s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/28 00:57:03    625s] 
[04/28 00:57:03    625s] TimeStamp Deleting Cell Server Begin ...
[04/28 00:57:03    625s] 
[04/28 00:57:03    625s] TimeStamp Deleting Cell Server End ...
[04/28 00:57:03    625s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2492.6M, EPOCH TIME: 1745816223.135320
[04/28 00:57:03    625s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:57:03    625s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:57:03    625s] All LLGs are deleted
[04/28 00:57:03    625s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:57:03    625s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:57:03    625s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2492.6M, EPOCH TIME: 1745816223.135512
[04/28 00:57:03    625s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2492.6M, EPOCH TIME: 1745816223.135619
[04/28 00:57:03    625s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.010, REAL:0.003, MEM:2478.6M, EPOCH TIME: 1745816223.138814
[04/28 00:57:03    625s] Start to check current routing status for nets...
[04/28 00:57:03    625s] All nets are already routed correctly.
[04/28 00:57:03    625s] End to check current routing status for nets (mem=2478.6M)
[04/28 00:57:03    625s] All LLGs are deleted
[04/28 00:57:03    625s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:57:03    625s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:57:03    625s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2478.6M, EPOCH TIME: 1745816223.326369
[04/28 00:57:03    625s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2478.6M, EPOCH TIME: 1745816223.326692
[04/28 00:57:03    625s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2478.6M, EPOCH TIME: 1745816223.332168
[04/28 00:57:03    625s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:57:03    625s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:57:03    625s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2478.6M, EPOCH TIME: 1745816223.334006
[04/28 00:57:03    625s] Max number of tech site patterns supported in site array is 256.
[04/28 00:57:03    625s] Core basic site is CoreSite
[04/28 00:57:03    625s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2478.6M, EPOCH TIME: 1745816223.358664
[04/28 00:57:03    625s] After signature check, allow fast init is true, keep pre-filter is true.
[04/28 00:57:03    625s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/28 00:57:03    625s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.012, MEM:2478.6M, EPOCH TIME: 1745816223.371148
[04/28 00:57:03    625s] Fast DP-INIT is on for default
[04/28 00:57:03    625s] Atter site array init, number of instance map data is 0.
[04/28 00:57:03    625s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.040, REAL:0.044, MEM:2478.6M, EPOCH TIME: 1745816223.378088
[04/28 00:57:03    625s] 
[04/28 00:57:03    625s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/28 00:57:03    625s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.050, REAL:0.051, MEM:2478.6M, EPOCH TIME: 1745816223.382795
[04/28 00:57:03    625s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:57:03    625s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:57:03    625s] Starting delay calculation for Setup views
[04/28 00:57:03    625s] AAE_INFO: opIsDesignInPostRouteState() is 0
[04/28 00:57:03    625s] #################################################################################
[04/28 00:57:03    625s] # Design Stage: PreRoute
[04/28 00:57:03    625s] # Design Name: tpu_top
[04/28 00:57:03    625s] # Design Mode: 45nm
[04/28 00:57:03    625s] # Analysis Mode: MMMC Non-OCV 
[04/28 00:57:03    625s] # Parasitics Mode: No SPEF/RCDB 
[04/28 00:57:03    625s] # Signoff Settings: SI Off 
[04/28 00:57:03    625s] #################################################################################
[04/28 00:57:04    626s] Calculate delays in BcWc mode...
[04/28 00:57:04    626s] Topological Sorting (REAL = 0:00:00.0, MEM = 2494.1M, InitMEM = 2494.1M)
[04/28 00:57:04    626s] Start delay calculation (fullDC) (1 T). (MEM=2494.15)
[04/28 00:57:04    626s] End AAE Lib Interpolated Model. (MEM=2494.15 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/28 00:57:09    631s] Total number of fetched objects 29648
[04/28 00:57:09    631s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[04/28 00:57:09    631s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[04/28 00:57:09    631s] End delay calculation. (MEM=2517.84 CPU=0:00:04.0 REAL=0:00:04.0)
[04/28 00:57:09    631s] End delay calculation (fullDC). (MEM=2517.84 CPU=0:00:04.9 REAL=0:00:05.0)
[04/28 00:57:09    631s] *** CDM Built up (cpu=0:00:05.8  real=0:00:06.0  mem= 2517.8M) ***
[04/28 00:57:09    632s] *** Done Building Timing Graph (cpu=0:00:06.5 real=0:00:06.0 totSessionCpu=0:10:32 mem=2517.8M)
[04/28 00:57:10    632s] 
[04/28 00:57:10    632s] ------------------------------------------------------------------
[04/28 00:57:10    632s]              Initial Summary
[04/28 00:57:10    632s] ------------------------------------------------------------------
[04/28 00:57:10    632s] 
[04/28 00:57:10    632s] Setup views included:
[04/28 00:57:10    632s]  wc 
[04/28 00:57:10    632s] 
[04/28 00:57:10    632s] +--------------------+---------+
[04/28 00:57:10    632s] |     Setup mode     |   all   |
[04/28 00:57:10    632s] +--------------------+---------+
[04/28 00:57:10    632s] |           WNS (ns):|  0.002  |
[04/28 00:57:10    632s] |           TNS (ns):|  0.000  |
[04/28 00:57:10    632s] |    Violating Paths:|    0    |
[04/28 00:57:10    632s] |          All Paths:|  3274   |
[04/28 00:57:10    632s] +--------------------+---------+
[04/28 00:57:10    632s] 
[04/28 00:57:10    632s] +----------------+-------------------------------+------------------+
[04/28 00:57:10    632s] |                |              Real             |       Total      |
[04/28 00:57:10    632s] |    DRVs        +------------------+------------+------------------|
[04/28 00:57:10    632s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[04/28 00:57:10    632s] +----------------+------------------+------------+------------------+
[04/28 00:57:10    632s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[04/28 00:57:10    632s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[04/28 00:57:10    632s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[04/28 00:57:10    632s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[04/28 00:57:10    632s] +----------------+------------------+------------+------------------+
[04/28 00:57:10    632s] 
[04/28 00:57:10    632s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2533.8M, EPOCH TIME: 1745816230.332447
[04/28 00:57:10    632s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:57:10    632s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:57:10    632s] 
[04/28 00:57:10    632s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/28 00:57:10    632s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.037, MEM:2533.8M, EPOCH TIME: 1745816230.369278
[04/28 00:57:10    632s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:57:10    632s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:57:10    632s] 
[04/28 00:57:10    632s] Density: 65.455%
[04/28 00:57:10    632s] Routing Overflow: 0.00% H and 0.00% V
[04/28 00:57:10    632s] ------------------------------------------------------------------
[04/28 00:57:10    632s] **opt_design ... cpu = 0:00:10, real = 0:00:19, mem = 1741.6M, totSessionCpu=0:10:33 **
[04/28 00:57:10    632s] *** InitOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:09.6/0:00:18.5 (0.5), totSession cpu/real = 0:10:32.7/0:11:35.8 (0.9), mem = 2487.8M
[04/28 00:57:10    632s] 
[04/28 00:57:10    632s] =============================================================================================
[04/28 00:57:10    632s]  Step TAT Report : InitOpt #1 / ccopt_design #1                                 21.17-s075_1
[04/28 00:57:10    632s] =============================================================================================
[04/28 00:57:10    632s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/28 00:57:10    632s] ---------------------------------------------------------------------------------------------
[04/28 00:57:10    632s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/28 00:57:10    632s] [ OptSummaryReport       ]      1   0:00:00.2  (   0.9 % )     0:00:07.1 /  0:00:07.1    1.0
[04/28 00:57:10    632s] [ DrvReport              ]      1   0:00:00.5  (   2.5 % )     0:00:00.5 /  0:00:00.5    1.0
[04/28 00:57:10    632s] [ CellServerInit         ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.7
[04/28 00:57:10    632s] [ LibAnalyzerInit        ]      1   0:00:00.7  (   4.0 % )     0:00:00.7 /  0:00:00.8    1.0
[04/28 00:57:10    632s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/28 00:57:10    632s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/28 00:57:10    632s] [ TimingUpdate           ]      1   0:00:00.7  (   3.9 % )     0:00:06.4 /  0:00:06.5    1.0
[04/28 00:57:10    632s] [ FullDelayCalc          ]      1   0:00:05.7  (  30.8 % )     0:00:05.7 /  0:00:05.8    1.0
[04/28 00:57:10    632s] [ TimingReport           ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.9
[04/28 00:57:10    632s] [ MISC                   ]          0:00:10.7  (  57.7 % )     0:00:10.7 /  0:00:01.7    0.2
[04/28 00:57:10    632s] ---------------------------------------------------------------------------------------------
[04/28 00:57:10    632s]  InitOpt #1 TOTAL                   0:00:18.5  ( 100.0 % )     0:00:18.5 /  0:00:09.6    0.5
[04/28 00:57:10    632s] ---------------------------------------------------------------------------------------------
[04/28 00:57:10    632s] 
[04/28 00:57:10    632s] ** INFO : this run is activating 'opt_all_end_points' option
[04/28 00:57:10    632s] ** INFO : the automation is 'placeOptPostCts'
[04/28 00:57:10    632s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/28 00:57:10    632s] ### Creating PhyDesignMc. totSessionCpu=0:10:33 mem=2487.8M
[04/28 00:57:10    632s] OPERPROF: Starting DPlace-Init at level 1, MEM:2487.8M, EPOCH TIME: 1745816230.390106
[04/28 00:57:10    632s] Processing tracks to init pin-track alignment.
[04/28 00:57:10    632s] z: 2, totalTracks: 1
[04/28 00:57:10    632s] z: 4, totalTracks: 1
[04/28 00:57:10    632s] z: 6, totalTracks: 1
[04/28 00:57:10    632s] z: 8, totalTracks: 1
[04/28 00:57:10    632s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/28 00:57:10    632s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2487.8M, EPOCH TIME: 1745816230.408136
[04/28 00:57:10    632s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:57:10    632s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:57:10    632s] 
[04/28 00:57:10    632s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/28 00:57:10    632s] 
[04/28 00:57:10    632s]  Skipping Bad Lib Cell Checking (CMU) !
[04/28 00:57:10    632s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.032, MEM:2487.8M, EPOCH TIME: 1745816230.440299
[04/28 00:57:10    632s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2487.8M, EPOCH TIME: 1745816230.440435
[04/28 00:57:10    632s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2487.8M, EPOCH TIME: 1745816230.440926
[04/28 00:57:10    632s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2487.8MB).
[04/28 00:57:10    632s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.054, MEM:2487.8M, EPOCH TIME: 1745816230.444152
[04/28 00:57:10    632s] TotalInstCnt at PhyDesignMc Initialization: 25516
[04/28 00:57:10    632s] ### Creating PhyDesignMc, finished. totSessionCpu=0:10:33 mem=2487.8M
[04/28 00:57:10    632s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2487.8M, EPOCH TIME: 1745816230.479135
[04/28 00:57:10    632s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:57:10    632s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:57:10    632s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:57:10    632s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:57:10    632s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.100, REAL:0.106, MEM:2487.8M, EPOCH TIME: 1745816230.584657
[04/28 00:57:10    632s] TotalInstCnt at PhyDesignMc Destruction: 25516
[04/28 00:57:10    632s] #optDebug: fT-E <X 2 0 0 1>
[04/28 00:57:10    632s] #optDebug: fT-E <X 2 0 0 1>
[04/28 00:57:11    633s] *** ClockClustering #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:10:33.5/0:11:36.6 (0.9), mem = 2487.8M
[04/28 00:57:11    633s] CCOptHook: Starting clustering and global balancing
[04/28 00:57:11    633s] Leaving CCOpt scope - Initializing power interface...
[04/28 00:57:11    633s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/28 00:57:11    633s] 
[04/28 00:57:11    633s] Positive (advancing) pin insertion delays
[04/28 00:57:11    633s] =========================================
[04/28 00:57:11    633s] 
[04/28 00:57:11    633s] 
[04/28 00:57:11    633s] Negative (delaying) pin insertion delays
[04/28 00:57:11    633s] Found 0 advancing pin insertion delay (0.000% of 2841 clock tree sinks)
[04/28 00:57:11    633s] ========================================
[04/28 00:57:11    633s] 
[04/28 00:57:11    633s] Found 0 delaying pin insertion delay (0.000% of 2841 clock tree sinks)
[04/28 00:57:11    633s] Notify start of optimization...
[04/28 00:57:11    633s] Notify start of optimization done.
[04/28 00:57:11    633s] Validating CTS configuration...
[04/28 00:57:11    633s] Checking module port directions...
[04/28 00:57:11    633s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/28 00:57:11    633s] Non-default attributes:
[04/28 00:57:11    633s]   Public non-default attributes:
[04/28 00:57:11    633s]     cts_route_type is set for at least one object
[04/28 00:57:11    633s]     cts_target_max_transition_time_sdc is set for at least one object
[04/28 00:57:11    633s]   Private non-default attributes:
[04/28 00:57:11    633s]     ccopt_cluster_when_starting_skew_adjustment: true (default: false)
[04/28 00:57:11    633s]     ccopt_implementation_move_sinks_up_into_windows: false (default: true)
[04/28 00:57:11    633s]     ccopt_mini_not_full_band_size_factor: 0 (default: 100)
[04/28 00:57:11    633s]     ccopt_r2r_iterations: 5 (default: 1)
[04/28 00:57:11    633s]     cts_approximate_balance_buffer_output_of_leaf_drivers_that_meet_skew_target: true (default: false)
[04/28 00:57:11    633s]     cts_manage_local_overskew: true (default: false)
[04/28 00:57:11    633s]     cts_reduce_clock_tree_power_after_constraint_analysis: true (default: false)
[04/28 00:57:11    633s]     cts_skip_reclustering_to_reduce_power: true (default: false)
[04/28 00:57:11    633s]     cts_skip_reducing_total_underdelay: false (default: true)
[04/28 00:57:11    633s] Using cell based legalization.
[04/28 00:57:11    633s] Leaving CCOpt scope - Initializing placement interface...
[04/28 00:57:11    633s] OPERPROF: Starting DPlace-Init at level 1, MEM:2487.8M, EPOCH TIME: 1745816231.174585
[04/28 00:57:11    633s] Processing tracks to init pin-track alignment.
[04/28 00:57:11    633s] z: 2, totalTracks: 1
[04/28 00:57:11    633s] z: 4, totalTracks: 1
[04/28 00:57:11    633s] z: 6, totalTracks: 1
[04/28 00:57:11    633s] z: 8, totalTracks: 1
[04/28 00:57:11    633s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/28 00:57:11    633s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2487.8M, EPOCH TIME: 1745816231.200655
[04/28 00:57:11    633s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:57:11    633s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:57:11    633s] 
[04/28 00:57:11    633s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/28 00:57:11    633s] 
[04/28 00:57:11    633s]  Skipping Bad Lib Cell Checking (CMU) !
[04/28 00:57:11    633s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.041, MEM:2487.8M, EPOCH TIME: 1745816231.241261
[04/28 00:57:11    633s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2487.8M, EPOCH TIME: 1745816231.241402
[04/28 00:57:11    633s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2487.8M, EPOCH TIME: 1745816231.241777
[04/28 00:57:11    633s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2487.8MB).
[04/28 00:57:11    633s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.070, MEM:2487.8M, EPOCH TIME: 1745816231.244820
[04/28 00:57:11    633s] Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/28 00:57:11    633s] (I)      Default pattern map key = tpu_top_default.
[04/28 00:57:11    633s] (I)      Load db... (mem=2487.8M)
[04/28 00:57:11    633s] (I)      Read data from FE... (mem=2487.8M)
[04/28 00:57:11    633s] (I)      Number of ignored instance 0
[04/28 00:57:11    633s] (I)      Number of inbound cells 0
[04/28 00:57:11    633s] (I)      Number of opened ILM blockages 0
[04/28 00:57:11    633s] (I)      Number of instances temporarily fixed by detailed placement 2841
[04/28 00:57:11    633s] (I)      numMoveCells=22675, numMacros=0  numPads=577  numMultiRowHeightInsts=0
[04/28 00:57:11    633s] (I)      cell height: 3420, count: 25516
[04/28 00:57:11    633s] (I)      Read rows... (mem=2495.3M)
[04/28 00:57:11    633s] (I)      Reading non-standard rows with height 6840
[04/28 00:57:11    633s] (I)      Done Read rows (cpu=0.000s, mem=2495.3M)
[04/28 00:57:11    633s] (I)      Done Read data from FE (cpu=0.030s, mem=2495.3M)
[04/28 00:57:11    633s] (I)      Done Load db (cpu=0.030s, mem=2495.3M)
[04/28 00:57:11    633s] (I)      Constructing placeable region... (mem=2495.3M)
[04/28 00:57:11    633s] (I)      Constructing bin map
[04/28 00:57:11    633s] (I)      Initialize bin information with width=34200 height=34200
[04/28 00:57:11    633s] (I)      Done constructing bin map
[04/28 00:57:11    633s] (I)      Compute region effective width... (mem=2495.3M)
[04/28 00:57:11    633s] (I)      Done Compute region effective width (cpu=0.000s, mem=2495.3M)
[04/28 00:57:11    633s] (I)      Done Constructing placeable region (cpu=0.000s, mem=2495.3M)
[04/28 00:57:11    633s] Route type trimming info:
[04/28 00:57:11    633s]   No route type modifications were made.
[04/28 00:57:11    633s] End AAE Lib Interpolated Model. (MEM=2495.28 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/28 00:57:11    633s] Accumulated time to calculate placeable region: 0
[04/28 00:57:11    633s] Accumulated time to calculate placeable region: 0
[04/28 00:57:11    633s] Accumulated time to calculate placeable region: 0
[04/28 00:57:11    633s] Accumulated time to calculate placeable region: 0
[04/28 00:57:11    633s] Accumulated time to calculate placeable region: 0
[04/28 00:57:11    633s] (I)      Initializing Steiner engine. 
[04/28 00:57:11    633s] (I)      ==================== Layers =====================
[04/28 00:57:11    633s] (I)      +-----+----+---------+---------+--------+-------+
[04/28 00:57:11    633s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[04/28 00:57:11    633s] (I)      +-----+----+---------+---------+--------+-------+
[04/28 00:57:11    633s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[04/28 00:57:11    633s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[04/28 00:57:11    633s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[04/28 00:57:11    633s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[04/28 00:57:11    633s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[04/28 00:57:11    633s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[04/28 00:57:11    633s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[04/28 00:57:11    633s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[04/28 00:57:11    633s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[04/28 00:57:11    633s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[04/28 00:57:11    633s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[04/28 00:57:11    633s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[04/28 00:57:11    633s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[04/28 00:57:11    633s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[04/28 00:57:11    633s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[04/28 00:57:11    633s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[04/28 00:57:11    633s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[04/28 00:57:11    633s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[04/28 00:57:11    633s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[04/28 00:57:11    633s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[04/28 00:57:11    633s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[04/28 00:57:11    633s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[04/28 00:57:11    633s] (I)      +-----+----+---------+---------+--------+-------+
[04/28 00:57:11    633s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[04/28 00:57:11    633s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[04/28 00:57:11    633s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[04/28 00:57:11    633s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[04/28 00:57:11    633s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[04/28 00:57:11    633s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[04/28 00:57:11    633s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[04/28 00:57:11    633s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[04/28 00:57:11    633s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[04/28 00:57:11    633s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[04/28 00:57:11    633s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[04/28 00:57:11    633s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[04/28 00:57:11    633s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[04/28 00:57:11    633s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[04/28 00:57:11    633s] (I)      +-----+----+---------+---------+--------+-------+
[04/28 00:57:11    633s] Library trimming buffers in power domain auto-default and half-corner max_delay:setup.late removed 2 of 5 cells
[04/28 00:57:11    633s] Original list had 5 cells:
[04/28 00:57:11    633s] CLKBUFX4 BUFX4 CLKBUFX3 BUFX3 CLKBUFX2 
[04/28 00:57:11    633s] New trimmed list has 3 cells:
[04/28 00:57:11    633s] CLKBUFX4 CLKBUFX3 CLKBUFX2 
[04/28 00:57:11    633s] Accumulated time to calculate placeable region: 0
[04/28 00:57:11    633s] Accumulated time to calculate placeable region: 0
[04/28 00:57:11    633s] Accumulated time to calculate placeable region: 0
[04/28 00:57:11    633s] Accumulated time to calculate placeable region: 0
[04/28 00:57:11    633s] Accumulated time to calculate placeable region: 0
[04/28 00:57:11    633s] Accumulated time to calculate placeable region: 0
[04/28 00:57:11    633s] Accumulated time to calculate placeable region: 0
[04/28 00:57:11    633s] Library trimming inverters in power domain auto-default and half-corner max_delay:setup.late removed 3 of 7 cells
[04/28 00:57:11    633s] Original list had 7 cells:
[04/28 00:57:11    633s] INVX3 CLKINVX3 INVX2 CLKINVX2 INVX1 CLKINVX1 INVXL 
[04/28 00:57:11    633s] New trimmed list has 4 cells:
[04/28 00:57:11    633s] INVX3 INVX2 INVX1 INVXL 
[04/28 00:57:11    633s] Accumulated time to calculate placeable region: 0
[04/28 00:57:11    633s] Accumulated time to calculate placeable region: 0
[04/28 00:57:11    633s] Accumulated time to calculate placeable region: 0
[04/28 00:57:11    633s] Accumulated time to calculate placeable region: 0
[04/28 00:57:11    633s] Accumulated time to calculate placeable region: 0
[04/28 00:57:11    633s] Accumulated time to calculate placeable region: 0
[04/28 00:57:11    633s] Accumulated time to calculate placeable region: 0
[04/28 00:57:11    633s] Accumulated time to calculate placeable region: 0
[04/28 00:57:11    633s] Accumulated time to calculate placeable region: 0
[04/28 00:57:11    633s] Accumulated time to calculate placeable region: 0
[04/28 00:57:11    633s] Accumulated time to calculate placeable region: 0
[04/28 00:57:11    633s] Accumulated time to calculate placeable region: 0
[04/28 00:57:11    633s] Accumulated time to calculate placeable region: 0
[04/28 00:57:11    633s] Accumulated time to calculate placeable region: 0
[04/28 00:57:11    633s] Accumulated time to calculate placeable region: 0
[04/28 00:57:11    633s] Accumulated time to calculate placeable region: 0
[04/28 00:57:12    634s] Clock tree balancer configuration for clock_tree clk:
[04/28 00:57:12    634s] Non-default attributes:
[04/28 00:57:12    634s]   Public non-default attributes:
[04/28 00:57:12    634s]     cts_route_type (leaf): default_route_type_leaf (default: default)
[04/28 00:57:12    634s]     cts_route_type (top): default_route_type_nonleaf (default: default)
[04/28 00:57:12    634s]     cts_route_type (trunk): default_route_type_nonleaf (default: default)
[04/28 00:57:12    634s]   No private non-default attributes
[04/28 00:57:12    634s] For power domain auto-default:
[04/28 00:57:12    634s]   Buffers:     {CLKBUFX4 CLKBUFX3 CLKBUFX2}
[04/28 00:57:12    634s]   Inverters:   {INVX3 INVX2 INVX1 INVXL}
[04/28 00:57:12    634s]   Clock gates (with test): TLATNTSCAX20 TLATNTSCAX16 TLATNTSCAX12 TLATNTSCAX8 TLATNTSCAX6 TLATNTSCAX4 TLATNTSCAX3 TLATNTSCAX2 
[04/28 00:57:12    634s]   Clock gates   (no test): TLATNCAX20 TLATNCAX16 TLATNCAX12 TLATNCAX8 TLATNCAX6 TLATNCAX4 TLATNCAX3 TLATNCAX2 
[04/28 00:57:12    634s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 99011.052um^2
[04/28 00:57:12    634s] Top Routing info:
[04/28 00:57:12    634s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[04/28 00:57:12    634s]   Unshielded; Mask Constraint: 0; Source: cts_route_type.
[04/28 00:57:12    634s] Trunk Routing info:
[04/28 00:57:12    634s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[04/28 00:57:12    634s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
[04/28 00:57:12    634s] Leaf Routing info:
[04/28 00:57:12    634s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
[04/28 00:57:12    634s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
[04/28 00:57:12    634s] For timing_corner max_delay:setup, late and power domain auto-default:
[04/28 00:57:12    634s]   Slew time target (leaf):    0.100ns
[04/28 00:57:12    634s]   Slew time target (trunk):   0.100ns
[04/28 00:57:12    634s]   Slew time target (top):     0.100ns (Note: no nets are considered top nets in this clock tree)
[04/28 00:57:12    634s]   Buffer unit delay: 0.102ns
[04/28 00:57:12    634s]   Buffer max distance: 69.286um
[04/28 00:57:12    634s] Fastest wire driving cells and distances:
[04/28 00:57:12    634s]   Buffer    : {lib_cell:CLKBUFX4, fastest_considered_half_corner=max_delay:setup.late, optimalDrivingDistance=69.286um, saturatedSlew=0.091ns, speed=472.620um per ns, cellArea=34.552um^2 per 1000um}
[04/28 00:57:12    634s]   Inverter  : {lib_cell:INVX3, fastest_considered_half_corner=max_delay:setup.late, optimalDrivingDistance=45.102um, saturatedSlew=0.088ns, speed=531.863um per ns, cellArea=30.331um^2 per 1000um}
[04/28 00:57:12    634s]   Clock gate (with test): {lib_cell:TLATNTSCAX20, fastest_considered_half_corner=max_delay:setup.late, optimalDrivingDistance=251.171um, saturatedSlew=0.093ns, speed=701.203um per ns, cellArea=59.911um^2 per 1000um}
[04/28 00:57:12    634s]   Clock gate   (no test): {lib_cell:TLATNCAX20, fastest_considered_half_corner=max_delay:setup.late, optimalDrivingDistance=251.171um, saturatedSlew=0.093ns, speed=701.399um per ns, cellArea=54.465um^2 per 1000um}
[04/28 00:57:12    634s] 
[04/28 00:57:12    634s] 
[04/28 00:57:12    634s] Logic Sizing Table:
[04/28 00:57:12    634s] 
[04/28 00:57:12    634s] ----------------------------------------------------------
[04/28 00:57:12    634s] Cell    Instance count    Source    Eligible library cells
[04/28 00:57:12    634s] ----------------------------------------------------------
[04/28 00:57:12    634s]   (empty table)
[04/28 00:57:12    634s] ----------------------------------------------------------
[04/28 00:57:12    634s] 
[04/28 00:57:12    634s] 
[04/28 00:57:12    634s] Clock tree balancer configuration for skew_group clk/sdc_cons:
[04/28 00:57:12    634s]   Sources:                     pin clk
[04/28 00:57:12    634s]   Total number of sinks:       2841
[04/28 00:57:12    634s]   Delay constrained sinks:     2841
[04/28 00:57:12    634s]   Constrains:                  default
[04/28 00:57:12    634s]   Non-leaf sinks:              0
[04/28 00:57:12    634s]   Ignore pins:                 0
[04/28 00:57:12    634s]  Timing corner max_delay:setup.late:
[04/28 00:57:12    634s]   Skew target:                 0.102ns
[04/28 00:57:12    634s] Primary reporting skew groups are:
[04/28 00:57:12    634s] skew_group clk/sdc_cons with 2841 clock sinks
[04/28 00:57:12    634s] 
[04/28 00:57:12    634s] Clock DAG stats initial state:
[04/28 00:57:12    634s]   cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/28 00:57:12    634s]   sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
[04/28 00:57:12    634s]   misc counts      : r=1, pp=4
[04/28 00:57:12    634s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/28 00:57:12    634s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/28 00:57:12    634s] Clock DAG hash initial state: 14054389301455030387 15502844478778872150
[04/28 00:57:12    634s] CTS services accumulated run-time stats initial state:
[04/28 00:57:12    634s]   delay calculator: calls=9352, total_wall_time=0.190s, mean_wall_time=0.020ms
[04/28 00:57:12    634s]   legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/28 00:57:12    634s]   steiner router: calls=9354, total_wall_time=0.078s, mean_wall_time=0.008ms
[04/28 00:57:12    634s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[04/28 00:57:12    634s] UM:*                                                                   InitialState
[04/28 00:57:12    634s] Route-type name: default_route_type_leaf; Top/bottom preferred layer name: Metal4/Metal3; 
[04/28 00:57:12    634s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
[04/28 00:57:12    634s] 
[04/28 00:57:12    634s] Layer information for route type default_route_type_leaf:
[04/28 00:57:12    634s] 
[04/28 00:57:12    634s] ----------------------------------------------------------------------
[04/28 00:57:12    634s] Layer      Preferred    Route    Res.          Cap.          RC
[04/28 00:57:12    634s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[04/28 00:57:12    634s] ----------------------------------------------------------------------
[04/28 00:57:12    634s] Metal1     N            H          3.605         0.144         0.520
[04/28 00:57:12    634s] Metal2     N            V          3.302         0.177         0.584
[04/28 00:57:12    634s] Metal3     Y            H          3.274         0.175         0.574
[04/28 00:57:12    634s] Metal4     Y            V          3.302         0.175         0.578
[04/28 00:57:12    634s] Metal5     N            H          3.274         0.176         0.575
[04/28 00:57:12    634s] Metal6     N            V          3.302         0.160         0.528
[04/28 00:57:12    634s] Metal7     N            H          0.695         0.247         0.172
[04/28 00:57:12    634s] Metal8     N            V          0.695         0.240         0.167
[04/28 00:57:12    634s] Metal9     N            H          0.291         0.409         0.119
[04/28 00:57:12    634s] Metal10    N            V          0.153         0.239         0.037
[04/28 00:57:12    634s] Metal11    N            H          0.095         0.634         0.060
[04/28 00:57:12    634s] ----------------------------------------------------------------------
[04/28 00:57:12    634s] 
[04/28 00:57:12    634s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[04/28 00:57:12    634s] Unshielded; Mask Constraint: 0; Source: cts_route_type.
[04/28 00:57:12    634s] 
[04/28 00:57:12    634s] Layer information for route type default_route_type_nonleaf:
[04/28 00:57:12    634s] 
[04/28 00:57:12    634s] ----------------------------------------------------------------------
[04/28 00:57:12    634s] Layer      Preferred    Route    Res.          Cap.          RC
[04/28 00:57:12    634s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[04/28 00:57:12    634s] ----------------------------------------------------------------------
[04/28 00:57:12    634s] Metal1     N            H          3.995         0.158         0.632
[04/28 00:57:12    634s] Metal2     N            V          3.808         0.173         0.659
[04/28 00:57:12    634s] Metal3     Y            H          3.965         0.173         0.686
[04/28 00:57:12    634s] Metal4     Y            V          3.808         0.172         0.655
[04/28 00:57:12    634s] Metal5     N            H          3.965         0.173         0.687
[04/28 00:57:12    634s] Metal6     N            V          3.808         0.164         0.624
[04/28 00:57:12    634s] Metal7     N            H          1.187         0.379         0.450
[04/28 00:57:12    634s] Metal8     N            V          1.080         0.357         0.385
[04/28 00:57:12    634s] Metal9     N            H          0.444         0.803         0.357
[04/28 00:57:12    634s] Metal10    N            V          0.159         0.330         0.052
[04/28 00:57:12    634s] Metal11    N            H          0.095         1.073         0.102
[04/28 00:57:12    634s] ----------------------------------------------------------------------
[04/28 00:57:12    634s] 
[04/28 00:57:12    634s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: Metal4/Metal3; 
[04/28 00:57:12    634s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: cts_route_type.
[04/28 00:57:12    634s] 
[04/28 00:57:12    634s] Layer information for route type default_route_type_nonleaf:
[04/28 00:57:12    634s] 
[04/28 00:57:12    634s] ----------------------------------------------------------------------
[04/28 00:57:12    634s] Layer      Preferred    Route    Res.          Cap.          RC
[04/28 00:57:12    634s]                         Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[04/28 00:57:12    634s] ----------------------------------------------------------------------
[04/28 00:57:12    634s] Metal1     N            H          3.605         0.144         0.520
[04/28 00:57:12    634s] Metal2     N            V          3.302         0.177         0.584
[04/28 00:57:12    634s] Metal3     Y            H          3.274         0.175         0.574
[04/28 00:57:12    634s] Metal4     Y            V          3.302         0.175         0.578
[04/28 00:57:12    634s] Metal5     N            H          3.274         0.176         0.575
[04/28 00:57:12    634s] Metal6     N            V          3.302         0.160         0.528
[04/28 00:57:12    634s] Metal7     N            H          0.695         0.247         0.172
[04/28 00:57:12    634s] Metal8     N            V          0.695         0.240         0.167
[04/28 00:57:12    634s] Metal9     N            H          0.291         0.409         0.119
[04/28 00:57:12    634s] Metal10    N            V          0.153         0.239         0.037
[04/28 00:57:12    634s] Metal11    N            H          0.095         0.634         0.060
[04/28 00:57:12    634s] ----------------------------------------------------------------------
[04/28 00:57:12    634s] 
[04/28 00:57:12    634s] 
[04/28 00:57:12    634s] Via selection for estimated routes (rule default):
[04/28 00:57:12    634s] 
[04/28 00:57:12    634s] ----------------------------------------------------------------------------
[04/28 00:57:12    634s] Layer              Via Cell          Res.     Cap.     RC       Top of Stack
[04/28 00:57:12    634s] Range                                (Ohm)    (fF)     (fs)     Only
[04/28 00:57:12    634s] ----------------------------------------------------------------------------
[04/28 00:57:12    634s] Metal1-Metal2      M2_M1_VH          8.000    0.015    0.116    false
[04/28 00:57:12    634s] Metal2-Metal3      M3_M2_HH          8.000    0.011    0.085    false
[04/28 00:57:12    634s] Metal3-Metal4      M4_M3_VH          8.000    0.012    0.099    false
[04/28 00:57:12    634s] Metal4-Metal5      M5_M4_HH          8.000    0.011    0.085    false
[04/28 00:57:12    634s] Metal5-Metal6      M6_M5_VH          8.000    0.012    0.095    false
[04/28 00:57:12    634s] Metal6-Metal7      M7_M6_HV          2.000    0.015    0.030    false
[04/28 00:57:12    634s] Metal7-Metal8      M8_M7_VV          2.000    0.016    0.032    false
[04/28 00:57:12    634s] Metal8-Metal9      M9_M8_VH          0.530    0.017    0.009    false
[04/28 00:57:12    634s] Metal9-Metal10     M10_M9_VH         0.530    0.064    0.034    false
[04/28 00:57:12    634s] Metal10-Metal11    M11_M10_HV_NEW    0.060    0.033    0.002    false
[04/28 00:57:12    634s] ----------------------------------------------------------------------------
[04/28 00:57:12    634s] 
[04/28 00:57:12    634s] **WARN: (IMPCCOPT-2314):	CCOpt found 1 clock tree nets marked as ideal or dont_touch. These will not be buffered.
[04/28 00:57:12    634s] Type 'man IMPCCOPT-2314' for more detail.
[04/28 00:57:12    634s] 
[04/28 00:57:12    634s] Ideal and dont_touch net fanout counts:
[04/28 00:57:12    634s] 
[04/28 00:57:12    634s] -----------------------------------------------------------
[04/28 00:57:12    634s] Min fanout    Max fanout    Number of ideal/dont_touch nets
[04/28 00:57:12    634s] -----------------------------------------------------------
[04/28 00:57:12    634s]       1            10                      0
[04/28 00:57:12    634s]      11           100                      0
[04/28 00:57:12    634s]     101          1000                      0
[04/28 00:57:12    634s]    1001         10000                      1
[04/28 00:57:12    634s]   10001           +                        0
[04/28 00:57:12    634s] -----------------------------------------------------------
[04/28 00:57:12    634s] 
[04/28 00:57:12    634s] Top ideal and dont_touch nets by fanout:
[04/28 00:57:12    634s] 
[04/28 00:57:12    634s] ---------------------
[04/28 00:57:12    634s] Net name    Fanout ()
[04/28 00:57:12    634s] ---------------------
[04/28 00:57:12    634s] clk           2841
[04/28 00:57:12    634s] ---------------------
[04/28 00:57:12    634s] 
[04/28 00:57:12    634s] 
[04/28 00:57:12    634s] No dont_touch hnets found in the clock tree
[04/28 00:57:12    634s] 
[04/28 00:57:12    634s] Total number of dont_touch hpins in the clock network: 4
[04/28 00:57:12    634s]   Large numbers of dont_touch hpins may damage runtime and QoR.
[04/28 00:57:12    634s]   Use report_clock_tree_structure or the Clock Tree Debugger in unit delay mode to debug these.
[04/28 00:57:12    634s] 
[04/28 00:57:12    634s] Summary of reasons for dont_touch hpins in the clock network:
[04/28 00:57:12    634s] 
[04/28 00:57:12    634s] ----------------------------
[04/28 00:57:12    634s] Reason                 Count
[04/28 00:57:12    634s] ----------------------------
[04/28 00:57:12    634s] hnet_set_dont_touch      4
[04/28 00:57:12    634s] ----------------------------
[04/28 00:57:12    634s] 
[04/28 00:57:12    634s] Total number of dont_touch hpins in the clock network with a physical location (typically partition pins): 0
[04/28 00:57:12    634s] 
[04/28 00:57:12    634s] Summary of dont_touch hpins in the clock network representing physical hierarchy:
[04/28 00:57:12    634s] 
[04/28 00:57:12    634s] ---------------------
[04/28 00:57:12    634s] Type            Count
[04/28 00:57:12    634s] ---------------------
[04/28 00:57:12    634s] ilm               0
[04/28 00:57:12    634s] partition         0
[04/28 00:57:12    634s] power_domain      0
[04/28 00:57:12    634s] fence             0
[04/28 00:57:12    634s] none              4
[04/28 00:57:12    634s] ---------------------
[04/28 00:57:12    634s] Total             4
[04/28 00:57:12    634s] ---------------------
[04/28 00:57:12    634s] 
[04/28 00:57:12    634s] Checking for illegal sizes of clock logic instances...
[04/28 00:57:12    634s] Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/28 00:57:12    634s] 
[04/28 00:57:12    634s] Filtering reasons for cell type: buffer
[04/28 00:57:12    634s] =======================================
[04/28 00:57:12    634s] 
[04/28 00:57:12    634s] ---------------------------------------------------------------------------------------------------------------------------------------
[04/28 00:57:12    634s] Clock trees    Power domain    Reason                         Library cells
[04/28 00:57:12    634s] ---------------------------------------------------------------------------------------------------------------------------------------
[04/28 00:57:12    634s] all            auto-default    Unbalanced rise/fall delays    { BUFX12 BUFX16 BUFX20 BUFX6 BUFX8 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX6
[04/28 00:57:12    634s]                                                                 CLKBUFX8 }
[04/28 00:57:12    634s] all            auto-default    Library trimming               { BUFX3 BUFX4 }
[04/28 00:57:12    634s] ---------------------------------------------------------------------------------------------------------------------------------------
[04/28 00:57:12    634s] 
[04/28 00:57:12    634s] Filtering reasons for cell type: inverter
[04/28 00:57:12    634s] =========================================
[04/28 00:57:12    634s] 
[04/28 00:57:12    634s] --------------------------------------------------------------------------------------------------------------------------------------
[04/28 00:57:12    634s] Clock trees    Power domain    Reason                         Library cells
[04/28 00:57:12    634s] --------------------------------------------------------------------------------------------------------------------------------------
[04/28 00:57:12    634s] all            auto-default    Library trimming               { CLKINVX1 CLKINVX2 CLKINVX3 }
[04/28 00:57:12    634s] all            auto-default    Unbalanced rise/fall delays    { CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX4 CLKINVX6 CLKINVX8 INVX12 INVX16
[04/28 00:57:12    634s]                                                                 INVX20 INVX4 INVX6 INVX8 }
[04/28 00:57:12    634s] --------------------------------------------------------------------------------------------------------------------------------------
[04/28 00:57:12    634s] 
[04/28 00:57:12    634s] 
[04/28 00:57:12    634s] Validating CTS configuration done. (took cpu=0:00:01.1 real=0:00:01.1)
[04/28 00:57:12    634s] CCOpt configuration status: all checks passed.
[04/28 00:57:12    634s] Leaving CCOpt scope - Cleaning up placement interface...
[04/28 00:57:12    634s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2550.3M, EPOCH TIME: 1745816232.252471
[04/28 00:57:12    634s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2841).
[04/28 00:57:12    634s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:57:12    634s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:57:12    634s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:57:12    634s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.090, REAL:0.098, MEM:2543.3M, EPOCH TIME: 1745816232.350860
[04/28 00:57:12    634s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/28 00:57:12    634s] Adding exclusion drivers to pins that are cts_sink_type_effective exclude...
[04/28 00:57:12    634s]   Using cell based legalization.
[04/28 00:57:12    634s]   Leaving CCOpt scope - Initializing placement interface...
[04/28 00:57:12    634s] OPERPROF: Starting DPlace-Init at level 1, MEM:2533.7M, EPOCH TIME: 1745816232.371067
[04/28 00:57:12    634s] Processing tracks to init pin-track alignment.
[04/28 00:57:12    634s] z: 2, totalTracks: 1
[04/28 00:57:12    634s] z: 4, totalTracks: 1
[04/28 00:57:12    634s] z: 6, totalTracks: 1
[04/28 00:57:12    634s] z: 8, totalTracks: 1
[04/28 00:57:12    634s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/28 00:57:12    634s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2533.7M, EPOCH TIME: 1745816232.388933
[04/28 00:57:12    634s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:57:12    634s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:57:12    634s] 
[04/28 00:57:12    634s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/28 00:57:12    634s] 
[04/28 00:57:12    634s]  Skipping Bad Lib Cell Checking (CMU) !
[04/28 00:57:12    634s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.037, MEM:2533.7M, EPOCH TIME: 1745816232.426408
[04/28 00:57:12    634s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2533.7M, EPOCH TIME: 1745816232.426557
[04/28 00:57:12    634s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.010, REAL:0.002, MEM:2533.7M, EPOCH TIME: 1745816232.428817
[04/28 00:57:12    634s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2533.7MB).
[04/28 00:57:12    634s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.070, REAL:0.061, MEM:2533.7M, EPOCH TIME: 1745816232.432176
[04/28 00:57:12    634s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/28 00:57:12    634s] (I)      Default pattern map key = tpu_top_default.
[04/28 00:57:12    634s] (I)      Load db... (mem=2533.7M)
[04/28 00:57:12    634s] (I)      Read data from FE... (mem=2533.7M)
[04/28 00:57:12    634s] (I)      Number of ignored instance 0
[04/28 00:57:12    634s] (I)      Number of inbound cells 0
[04/28 00:57:12    634s] (I)      Number of opened ILM blockages 0
[04/28 00:57:12    634s] (I)      Number of instances temporarily fixed by detailed placement 2841
[04/28 00:57:12    634s] (I)      numMoveCells=22675, numMacros=0  numPads=577  numMultiRowHeightInsts=0
[04/28 00:57:12    634s] (I)      cell height: 3420, count: 25516
[04/28 00:57:12    634s] (I)      Read rows... (mem=2533.7M)
[04/28 00:57:12    634s] (I)      Reading non-standard rows with height 6840
[04/28 00:57:12    634s] (I)      Done Read rows (cpu=0.000s, mem=2533.7M)
[04/28 00:57:12    634s] (I)      Done Read data from FE (cpu=0.020s, mem=2533.7M)
[04/28 00:57:12    634s] (I)      Done Load db (cpu=0.020s, mem=2533.7M)
[04/28 00:57:12    634s] (I)      Constructing placeable region... (mem=2533.7M)
[04/28 00:57:12    634s] (I)      Constructing bin map
[04/28 00:57:12    634s] (I)      Initialize bin information with width=34200 height=34200
[04/28 00:57:12    634s] (I)      Done constructing bin map
[04/28 00:57:12    634s] (I)      Compute region effective width... (mem=2533.7M)
[04/28 00:57:12    634s] (I)      Done Compute region effective width (cpu=0.000s, mem=2533.7M)
[04/28 00:57:12    634s] (I)      Done Constructing placeable region (cpu=0.010s, mem=2533.7M)
[04/28 00:57:12    634s]     Adding exclusion drivers (these will be instances of the smallest area library cells).
[04/28 00:57:12    634s]   No exclusion drivers are needed.
[04/28 00:57:12    634s] Adding exclusion drivers to pins that are cts_sink_type_effective exclude done.
[04/28 00:57:12    634s] Antenna diode management...
[04/28 00:57:12    634s]   Found 0 antenna diodes in the clock trees.
[04/28 00:57:12    634s]   
[04/28 00:57:12    634s] Antenna diode management done.
[04/28 00:57:12    634s] Adding driver cells for primary IOs...
[04/28 00:57:12    634s]   
[04/28 00:57:12    634s]   ----------------------------------------------------------------------------------------------
[04/28 00:57:12    634s]   CCOpt reported the following when adding drivers below input ports and above output ports     
[04/28 00:57:12    634s]   ----------------------------------------------------------------------------------------------
[04/28 00:57:12    634s]     (empty table)
[04/28 00:57:12    634s]   ----------------------------------------------------------------------------------------------
[04/28 00:57:12    634s]   
[04/28 00:57:12    634s]   
[04/28 00:57:12    634s] Adding driver cells for primary IOs done.
[04/28 00:57:12    634s] Adding driver cell for primary IO roots...
[04/28 00:57:12    634s] Adding driver cell for primary IO roots done.
[04/28 00:57:12    634s] Validating CTS configuration...
[04/28 00:57:12    634s] Using cell based legalization.
[04/28 00:57:12    634s] **WARN: (IMPCCOPT-2314):	CCOpt found 1 clock tree nets marked as ideal or dont_touch. These will not be buffered.
[04/28 00:57:12    634s] Type 'man IMPCCOPT-2314' for more detail.
[04/28 00:57:12    634s] Primary reporting skew groups are:
[04/28 00:57:12    634s] skew_group clk/sdc_cons with 2841 clock sinks
[04/28 00:57:12    634s] 
[04/28 00:57:12    634s] Ideal and dont_touch net fanout counts:
[04/28 00:57:12    634s] 
[04/28 00:57:12    634s] -----------------------------------------------------------
[04/28 00:57:12    634s] Min fanout    Max fanout    Number of ideal/dont_touch nets
[04/28 00:57:12    634s] -----------------------------------------------------------
[04/28 00:57:12    634s]       1            10                      0
[04/28 00:57:12    634s]      11           100                      0
[04/28 00:57:12    634s]     101          1000                      0
[04/28 00:57:12    634s]    1001         10000                      1
[04/28 00:57:12    634s]   10001           +                        0
[04/28 00:57:12    634s] -----------------------------------------------------------
[04/28 00:57:12    634s] 
[04/28 00:57:12    634s] Top ideal and dont_touch nets by fanout:
[04/28 00:57:12    634s] 
[04/28 00:57:12    634s] ---------------------
[04/28 00:57:12    634s] Net name    Fanout ()
[04/28 00:57:12    634s] ---------------------
[04/28 00:57:12    634s] clk           2841
[04/28 00:57:12    634s] ---------------------
[04/28 00:57:12    634s] 
[04/28 00:57:12    634s] 
[04/28 00:57:12    634s] No dont_touch hnets found in the clock tree
[04/28 00:57:12    634s] 
[04/28 00:57:12    634s] Total number of dont_touch hpins in the clock network: 4
[04/28 00:57:12    634s]   Large numbers of dont_touch hpins may damage runtime and QoR.
[04/28 00:57:12    634s]   Use report_clock_tree_structure or the Clock Tree Debugger in unit delay mode to debug these.
[04/28 00:57:12    634s] 
[04/28 00:57:12    634s] Summary of reasons for dont_touch hpins in the clock network:
[04/28 00:57:12    634s] 
[04/28 00:57:12    634s] ----------------------------
[04/28 00:57:12    634s] Reason                 Count
[04/28 00:57:12    634s] ----------------------------
[04/28 00:57:12    634s] hnet_set_dont_touch      4
[04/28 00:57:12    634s] ----------------------------
[04/28 00:57:12    634s] 
[04/28 00:57:12    634s] Total number of dont_touch hpins in the clock network with a physical location (typically partition pins): 0
[04/28 00:57:12    634s] 
[04/28 00:57:12    634s] Summary of dont_touch hpins in the clock network representing physical hierarchy:
[04/28 00:57:12    634s] 
[04/28 00:57:12    634s] ---------------------
[04/28 00:57:12    634s] Type            Count
[04/28 00:57:12    634s] ---------------------
[04/28 00:57:12    634s] ilm               0
[04/28 00:57:12    634s] partition         0
[04/28 00:57:12    634s] power_domain      0
[04/28 00:57:12    634s] fence             0
[04/28 00:57:12    634s] none              4
[04/28 00:57:12    634s] ---------------------
[04/28 00:57:12    634s] Total             4
[04/28 00:57:12    634s] ---------------------
[04/28 00:57:12    634s] 
[04/28 00:57:12    634s] Checking for illegal sizes of clock logic instances...
[04/28 00:57:12    634s] 
[04/28 00:57:12    634s] 
[04/28 00:57:12    634s] Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/28 00:57:12    634s] Validating CTS configuration done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/28 00:57:12    634s] CCOpt configuration status: all checks passed.
[04/28 00:57:12    634s] Clock tree timing engine global stage delay update for max_delay:setup.late...
[04/28 00:57:12    634s] End AAE Lib Interpolated Model. (MEM=2533.74 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/28 00:57:12    634s] Clock tree timing engine global stage delay update for max_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/28 00:57:12    634s] Using cell based legalization.
[04/28 00:57:12    634s] Maximizing clock DAG abstraction...
[04/28 00:57:12    634s]   Removing clock DAG drivers
[04/28 00:57:12    634s] Maximizing clock DAG abstraction done.
[04/28 00:57:12    634s] Synthesizing clock trees...
[04/28 00:57:12    634s]   Preparing To Balance...
[04/28 00:57:12    634s]   Leaving CCOpt scope - Cleaning up placement interface...
[04/28 00:57:12    634s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2562.4M, EPOCH TIME: 1745816232.526422
[04/28 00:57:12    634s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2841).
[04/28 00:57:12    634s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:57:12    634s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:57:12    634s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:57:12    634s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.070, REAL:0.081, MEM:2541.4M, EPOCH TIME: 1745816232.607127
[04/28 00:57:12    634s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/28 00:57:12    634s]   Leaving CCOpt scope - Initializing placement interface...
[04/28 00:57:12    634s] OPERPROF: Starting DPlace-Init at level 1, MEM:2531.8M, EPOCH TIME: 1745816232.608395
[04/28 00:57:12    634s] Processing tracks to init pin-track alignment.
[04/28 00:57:12    634s] z: 2, totalTracks: 1
[04/28 00:57:12    634s] z: 4, totalTracks: 1
[04/28 00:57:12    634s] z: 6, totalTracks: 1
[04/28 00:57:12    634s] z: 8, totalTracks: 1
[04/28 00:57:12    634s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/28 00:57:12    634s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2531.8M, EPOCH TIME: 1745816232.628008
[04/28 00:57:12    634s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:57:12    634s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:57:12    635s] 
[04/28 00:57:12    635s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/28 00:57:12    635s] 
[04/28 00:57:12    635s]  Skipping Bad Lib Cell Checking (CMU) !
[04/28 00:57:12    635s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.032, MEM:2531.8M, EPOCH TIME: 1745816232.660473
[04/28 00:57:12    635s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2531.8M, EPOCH TIME: 1745816232.660603
[04/28 00:57:12    635s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2531.8M, EPOCH TIME: 1745816232.660905
[04/28 00:57:12    635s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2531.8MB).
[04/28 00:57:12    635s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.056, MEM:2531.8M, EPOCH TIME: 1745816232.664002
[04/28 00:57:12    635s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/28 00:57:12    635s]   Merging duplicate siblings in DAG...
[04/28 00:57:12    635s]     Clock DAG stats before merging:
[04/28 00:57:12    635s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/28 00:57:12    635s]       sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
[04/28 00:57:12    635s]       misc counts      : r=1, pp=4
[04/28 00:57:12    635s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/28 00:57:12    635s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/28 00:57:12    635s]     Clock DAG hash before merging: 14054389301455030387 15502844478778872150
[04/28 00:57:12    635s]     CTS services accumulated run-time stats before merging:
[04/28 00:57:12    635s]       delay calculator: calls=9353, total_wall_time=0.190s, mean_wall_time=0.020ms
[04/28 00:57:12    635s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/28 00:57:12    635s]       steiner router: calls=9354, total_wall_time=0.078s, mean_wall_time=0.008ms
[04/28 00:57:12    635s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[04/28 00:57:12    635s] UM:*                                                                   before merging
[04/28 00:57:12    635s]     Resynthesising clock tree into netlist...
[04/28 00:57:12    635s]       Reset timing graph...
[04/28 00:57:12    635s] Ignoring AAE DB Resetting ...
[04/28 00:57:12    635s]       Reset timing graph done.
[04/28 00:57:12    635s]     Resynthesising clock tree into netlist done.
[04/28 00:57:12    635s]     Merging duplicate clock dag driver clones in DAG...
[04/28 00:57:12    635s]     Merging duplicate clock dag driver clones in DAG done.
[04/28 00:57:12    635s]     
[04/28 00:57:12    635s]     Disconnecting clock tree from netlist...
[04/28 00:57:12    635s]     Disconnecting clock tree from netlist done.
[04/28 00:57:12    635s]   Merging duplicate siblings in DAG done.
[04/28 00:57:12    635s]   Applying movement limits...
[04/28 00:57:12    635s]   Applying movement limits done.
[04/28 00:57:12    635s]   Preparing To Balance done. (took cpu=0:00:00.4 real=0:00:00.4)
[04/28 00:57:12    635s]   CCOpt::Phase::Construction...
[04/28 00:57:12    635s]   Stage::Clustering...
[04/28 00:57:12    635s]   Clustering...
[04/28 00:57:12    635s]     Clock DAG hash before 'Clustering': 14054389301455030387 15502844478778872150
[04/28 00:57:12    635s]     CTS services accumulated run-time stats before 'Clustering':
[04/28 00:57:12    635s]       delay calculator: calls=9353, total_wall_time=0.190s, mean_wall_time=0.020ms
[04/28 00:57:12    635s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/28 00:57:12    635s]       steiner router: calls=9354, total_wall_time=0.078s, mean_wall_time=0.008ms
[04/28 00:57:12    635s]     Initialize for clustering...
[04/28 00:57:12    635s]     Clock DAG stats before clustering:
[04/28 00:57:12    635s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/28 00:57:12    635s]       sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
[04/28 00:57:12    635s]       misc counts      : r=1, pp=4
[04/28 00:57:12    635s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/28 00:57:12    635s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/28 00:57:12    635s]     Clock DAG hash before clustering: 14054389301455030387 15502844478778872150
[04/28 00:57:12    635s]     CTS services accumulated run-time stats before clustering:
[04/28 00:57:12    635s]       delay calculator: calls=9353, total_wall_time=0.190s, mean_wall_time=0.020ms
[04/28 00:57:12    635s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/28 00:57:12    635s]       steiner router: calls=9354, total_wall_time=0.078s, mean_wall_time=0.008ms
[04/28 00:57:13    635s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[04/28 00:57:13    635s] UM:*                                                                   before clustering
[04/28 00:57:13    635s]     Computing max distances from locked parents...
[04/28 00:57:13    635s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[04/28 00:57:13    635s]     Computing max distances from locked parents done.
[04/28 00:57:13    635s]     Computing optimal clock node locations...
[04/28 00:57:13    635s]     : ...20% ..[04/28 00:57:13    635s] 
[04/28 00:57:13    635s]     Accumulated time to calculate placeable region: 0
    .40% ...60% ...80% ...100% [04/28 00:57:13    635s]     Optimal path computation stats:

[04/28 00:57:13    635s]       Successful          : 12
[04/28 00:57:13    635s]       Unsuccessful        : 0
[04/28 00:57:13    635s]       Immovable           : 139792595550209
[04/28 00:57:13    635s]       lockedParentLocation: 0
[04/28 00:57:13    635s]       Region hash         : 7f68c0362f7b4d44
[04/28 00:57:13    635s]     Unsuccessful details:
[04/28 00:57:13    635s]     
[04/28 00:57:13    635s]     Computing optimal clock node locations done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/28 00:57:13    635s] End AAE Lib Interpolated Model. (MEM=2522.3 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/28 00:57:13    635s]     Initialize for clustering done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/28 00:57:13    635s]     Bottom-up phase...
[04/28 00:57:13    635s]     Clustering bottom-up starting from leaves...
[04/28 00:57:13    635s]       Clustering clock_tree clk...
[04/28 00:57:13    635s]       Clustering clock_tree clk done.
[04/28 00:57:13    635s]     Clustering bottom-up starting from leaves done.
[04/28 00:57:13    635s]     Rebuilding the clock tree after clustering...
[04/28 00:57:13    635s]     Rebuilding the clock tree after clustering done.
[04/28 00:57:13    635s]     Clock DAG stats after bottom-up phase:
[04/28 00:57:13    635s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/28 00:57:13    635s]       sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
[04/28 00:57:13    635s]       misc counts      : r=1, pp=4
[04/28 00:57:13    635s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/28 00:57:13    635s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/28 00:57:13    635s]     Clock DAG hash after bottom-up phase: 14054389301455030387 15502844478778872150
[04/28 00:57:13    635s]     CTS services accumulated run-time stats after bottom-up phase:
[04/28 00:57:13    635s]       delay calculator: calls=9358, total_wall_time=0.190s, mean_wall_time=0.020ms
[04/28 00:57:13    635s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/28 00:57:13    635s]       steiner router: calls=9354, total_wall_time=0.078s, mean_wall_time=0.008ms
[04/28 00:57:13    635s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[04/28 00:57:13    635s] UM:*                                                                   after bottom-up phase
[04/28 00:57:13    635s]     Bottom-up phase done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/28 00:57:13    635s]     Legalizing clock trees...
[04/28 00:57:13    635s]     Resynthesising clock tree into netlist...
[04/28 00:57:13    635s]       Reset timing graph...
[04/28 00:57:13    635s] Ignoring AAE DB Resetting ...
[04/28 00:57:13    635s]       Reset timing graph done.
[04/28 00:57:13    635s]     Resynthesising clock tree into netlist done.
[04/28 00:57:13    635s]     Commiting net attributes....
[04/28 00:57:13    635s]     Commiting net attributes. done.
[04/28 00:57:13    635s]     Leaving CCOpt scope - ClockRefiner...
[04/28 00:57:13    635s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2522.3M, EPOCH TIME: 1745816233.327352
[04/28 00:57:13    635s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:57:13    635s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:57:13    635s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:57:13    635s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:57:13    635s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.080, REAL:0.079, MEM:2478.3M, EPOCH TIME: 1745816233.406610
[04/28 00:57:13    635s]     Assigned high priority to 2841 instances.
[04/28 00:57:13    635s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Short checks only, Datapath : Short checks Only.
[04/28 00:57:13    635s]     Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
[04/28 00:57:13    635s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2478.3M, EPOCH TIME: 1745816233.412191
[04/28 00:57:13    635s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2478.3M, EPOCH TIME: 1745816233.412320
[04/28 00:57:13    635s] Processing tracks to init pin-track alignment.
[04/28 00:57:13    635s] z: 2, totalTracks: 1
[04/28 00:57:13    635s] z: 4, totalTracks: 1
[04/28 00:57:13    635s] z: 6, totalTracks: 1
[04/28 00:57:13    635s] z: 8, totalTracks: 1
[04/28 00:57:13    635s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/28 00:57:13    635s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2478.3M, EPOCH TIME: 1745816233.428823
[04/28 00:57:13    635s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:57:13    635s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:57:13    635s] 
[04/28 00:57:13    635s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/28 00:57:13    635s] 
[04/28 00:57:13    635s]  Skipping Bad Lib Cell Checking (CMU) !
[04/28 00:57:13    635s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.033, MEM:2478.3M, EPOCH TIME: 1745816233.461411
[04/28 00:57:13    635s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2478.3M, EPOCH TIME: 1745816233.461551
[04/28 00:57:13    635s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2478.3M, EPOCH TIME: 1745816233.461835
[04/28 00:57:13    635s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2478.3MB).
[04/28 00:57:13    635s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.050, REAL:0.053, MEM:2478.3M, EPOCH TIME: 1745816233.465022
[04/28 00:57:13    635s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.050, REAL:0.053, MEM:2478.3M, EPOCH TIME: 1745816233.465066
[04/28 00:57:13    635s] TDRefine: refinePlace mode is spiral
[04/28 00:57:13    635s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.36387.8
[04/28 00:57:13    635s] OPERPROF: Starting RefinePlace at level 1, MEM:2478.3M, EPOCH TIME: 1745816233.465172
[04/28 00:57:13    635s] *** Starting place_detail (0:10:36 mem=2478.3M) ***
[04/28 00:57:13    635s] Total net bbox length = 3.763e+05 (1.897e+05 1.865e+05) (ext = 1.873e+04)
[04/28 00:57:13    635s] 
[04/28 00:57:13    635s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/28 00:57:13    635s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/28 00:57:13    635s] (I)      Default pattern map key = tpu_top_default.
[04/28 00:57:13    635s] (I)      Default pattern map key = tpu_top_default.
[04/28 00:57:13    635s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2478.3M, EPOCH TIME: 1745816233.496213
[04/28 00:57:13    635s] Starting refinePlace ...
[04/28 00:57:13    635s] (I)      Default pattern map key = tpu_top_default.
[04/28 00:57:13    635s] One DDP V2 for no tweak run.
[04/28 00:57:13    635s] (I)      Default pattern map key = tpu_top_default.
[04/28 00:57:13    635s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2478.3M, EPOCH TIME: 1745816233.541271
[04/28 00:57:13    635s] DDP initSite1 nrRow 183 nrJob 183
[04/28 00:57:13    635s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2478.3M, EPOCH TIME: 1745816233.541443
[04/28 00:57:13    635s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2478.3M, EPOCH TIME: 1745816233.541825
[04/28 00:57:13    635s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2478.3M, EPOCH TIME: 1745816233.541878
[04/28 00:57:13    635s] DDP markSite nrRow 183 nrJob 183
[04/28 00:57:13    635s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.001, MEM:2478.3M, EPOCH TIME: 1745816233.542453
[04/28 00:57:13    635s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.001, MEM:2478.3M, EPOCH TIME: 1745816233.542502
[04/28 00:57:13    635s]   Spread Effort: high, pre-route mode, useDDP on.
[04/28 00:57:13    635s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=2481.8MB) @(0:10:36 - 0:10:36).
[04/28 00:57:13    635s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/28 00:57:13    635s] wireLenOptFixPriorityInst 2841 inst fixed
[04/28 00:57:13    635s] 
[04/28 00:57:13    635s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[04/28 00:57:14    636s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f2546d8e4b0.
[04/28 00:57:14    636s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[04/28 00:57:14    636s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[04/28 00:57:14    636s] [CPU] RefinePlace/Spiral (cpu=0:00:00.4, real=0:00:00.0)
[04/28 00:57:14    636s] [CPU] RefinePlace/Commit (cpu=0:00:00.4, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.4, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[04/28 00:57:14    636s] [CPU] RefinePlace/Legalization (cpu=0:00:00.8, real=0:00:01.0, mem=2465.8MB) @(0:10:36 - 0:10:37).
[04/28 00:57:14    636s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/28 00:57:14    636s] 	Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 2465.8MB
[04/28 00:57:14    636s] Statistics of distance of Instance movement in refine placement:
[04/28 00:57:14    636s]   maximum (X+Y) =         0.00 um
[04/28 00:57:14    636s]   mean    (X+Y) =         0.00 um
[04/28 00:57:14    636s] Total instances moved : 0
[04/28 00:57:14    636s] Summary Report:
[04/28 00:57:14    636s] Instances move: 0 (out of 25516 movable)
[04/28 00:57:14    636s] Instances flipped: 0
[04/28 00:57:14    636s] Mean displacement: 0.00 um
[04/28 00:57:14    636s] Max displacement: 0.00 um 
[04/28 00:57:14    636s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.930, REAL:0.917, MEM:2465.8M, EPOCH TIME: 1745816234.413359
[04/28 00:57:14    636s] Total net bbox length = 3.763e+05 (1.897e+05 1.865e+05) (ext = 1.873e+04)
[04/28 00:57:14    636s] Runtime: CPU: 0:00:01.0 REAL: 0:00:01.0 MEM: 2465.8MB
[04/28 00:57:14    636s] [CPU] RefinePlace/total (cpu=0:00:01.0, real=0:00:01.0, mem=2465.8MB) @(0:10:36 - 0:10:37).
[04/28 00:57:14    636s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.36387.8
[04/28 00:57:14    636s] *** Finished place_detail (0:10:37 mem=2465.8M) ***
[04/28 00:57:14    636s] OPERPROF: Finished RefinePlace at level 1, CPU:0.970, REAL:0.958, MEM:2465.8M, EPOCH TIME: 1745816234.423155
[04/28 00:57:14    636s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2465.8M, EPOCH TIME: 1745816234.423227
[04/28 00:57:14    636s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:25516).
[04/28 00:57:14    636s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:57:14    636s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:57:14    636s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:57:14    636s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.080, REAL:0.081, MEM:2462.8M, EPOCH TIME: 1745816234.504446
[04/28 00:57:14    636s]     Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 0).
[04/28 00:57:14    636s]     ClockRefiner summary
[04/28 00:57:14    636s]     Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 2841).
[04/28 00:57:14    636s]     Revert refine place priority changes on 0 instances.
[04/28 00:57:14    636s]     All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 2841).
[04/28 00:57:14    636s] OPERPROF: Starting DPlace-Init at level 1, MEM:2462.8M, EPOCH TIME: 1745816234.512358
[04/28 00:57:14    636s] Processing tracks to init pin-track alignment.
[04/28 00:57:14    636s] z: 2, totalTracks: 1
[04/28 00:57:14    636s] z: 4, totalTracks: 1
[04/28 00:57:14    636s] z: 6, totalTracks: 1
[04/28 00:57:14    636s] z: 8, totalTracks: 1
[04/28 00:57:14    636s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/28 00:57:14    636s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2462.8M, EPOCH TIME: 1745816234.528313
[04/28 00:57:14    636s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:57:14    636s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:57:14    636s] 
[04/28 00:57:14    636s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/28 00:57:14    636s] 
[04/28 00:57:14    636s]  Skipping Bad Lib Cell Checking (CMU) !
[04/28 00:57:14    636s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.032, MEM:2462.8M, EPOCH TIME: 1745816234.560789
[04/28 00:57:14    636s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2462.8M, EPOCH TIME: 1745816234.560942
[04/28 00:57:14    636s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:2478.8M, EPOCH TIME: 1745816234.561448
[04/28 00:57:14    636s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2478.8MB).
[04/28 00:57:14    636s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.052, MEM:2478.8M, EPOCH TIME: 1745816234.564564
[04/28 00:57:14    636s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:01.2 real=0:00:01.2)
[04/28 00:57:14    636s]     Disconnecting clock tree from netlist...
[04/28 00:57:14    636s]     Disconnecting clock tree from netlist done.
[04/28 00:57:14    636s]     Leaving CCOpt scope - Cleaning up placement interface...
[04/28 00:57:14    636s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2478.8M, EPOCH TIME: 1745816234.569199
[04/28 00:57:14    636s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:57:14    636s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:57:14    637s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:57:14    637s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:57:14    637s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.070, REAL:0.067, MEM:2478.8M, EPOCH TIME: 1745816234.636248
[04/28 00:57:14    637s]     Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/28 00:57:14    637s]     Leaving CCOpt scope - Initializing placement interface...
[04/28 00:57:14    637s] OPERPROF: Starting DPlace-Init at level 1, MEM:2478.8M, EPOCH TIME: 1745816234.637464
[04/28 00:57:14    637s] Processing tracks to init pin-track alignment.
[04/28 00:57:14    637s] z: 2, totalTracks: 1
[04/28 00:57:14    637s] z: 4, totalTracks: 1
[04/28 00:57:14    637s] z: 6, totalTracks: 1
[04/28 00:57:14    637s] z: 8, totalTracks: 1
[04/28 00:57:14    637s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/28 00:57:14    637s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2478.8M, EPOCH TIME: 1745816234.653200
[04/28 00:57:14    637s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:57:14    637s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:57:14    637s] 
[04/28 00:57:14    637s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/28 00:57:14    637s] 
[04/28 00:57:14    637s]  Skipping Bad Lib Cell Checking (CMU) !
[04/28 00:57:14    637s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.037, MEM:2478.8M, EPOCH TIME: 1745816234.690134
[04/28 00:57:14    637s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2478.8M, EPOCH TIME: 1745816234.690290
[04/28 00:57:14    637s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2478.8M, EPOCH TIME: 1745816234.690573
[04/28 00:57:14    637s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2478.8MB).
[04/28 00:57:14    637s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.056, MEM:2478.8M, EPOCH TIME: 1745816234.693574
[04/28 00:57:14    637s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/28 00:57:14    637s]     Clock tree timing engine global stage delay update for max_delay:setup.late...
[04/28 00:57:14    637s] End AAE Lib Interpolated Model. (MEM=2482.82 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/28 00:57:14    637s]     Clock tree timing engine global stage delay update for max_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/28 00:57:14    637s]     
[04/28 00:57:14    637s]     Clock tree legalization - Histogram:
[04/28 00:57:14    637s]     ====================================
[04/28 00:57:14    637s]     
[04/28 00:57:14    637s]     --------------------------------
[04/28 00:57:14    637s]     Movement (um)    Number of cells
[04/28 00:57:14    637s]     --------------------------------
[04/28 00:57:14    637s]       (empty table)
[04/28 00:57:14    637s]     --------------------------------
[04/28 00:57:14    637s]     
[04/28 00:57:14    637s]     
[04/28 00:57:14    637s]     Clock tree legalization - There are no Movements:
[04/28 00:57:14    637s]     =================================================
[04/28 00:57:14    637s]     
[04/28 00:57:14    637s]     ---------------------------------------------
[04/28 00:57:14    637s]     Movement (um)    Desired     Achieved    Node
[04/28 00:57:14    637s]                      location    location    
[04/28 00:57:14    637s]     ---------------------------------------------
[04/28 00:57:14    637s]       (empty table)
[04/28 00:57:14    637s]     ---------------------------------------------
[04/28 00:57:14    637s]     
[04/28 00:57:14    637s]     Legalizing clock trees done. (took cpu=0:00:01.6 real=0:00:01.6)
[04/28 00:57:14    637s]     Clock DAG stats after 'Clustering':
[04/28 00:57:14    637s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/28 00:57:14    637s]       sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
[04/28 00:57:14    637s]       misc counts      : r=1, pp=4
[04/28 00:57:14    637s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/28 00:57:14    637s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/28 00:57:14    637s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[04/28 00:57:14    637s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[04/28 00:57:14    637s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/28 00:57:14    637s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/28 00:57:14    637s]     Clock DAG net violations after 'Clustering':
[04/28 00:57:14    637s]       Fanout : {count=1, worst=[2741]} avg=2741 sd=0 sum=2741
[04/28 00:57:14    637s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[04/28 00:57:14    637s]       Leaf : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/28 00:57:14    637s]     Clock DAG hash after 'Clustering': 14054389301455030387 15502844478778872150
[04/28 00:57:14    637s]     CTS services accumulated run-time stats after 'Clustering':
[04/28 00:57:14    637s]       delay calculator: calls=9359, total_wall_time=0.190s, mean_wall_time=0.020ms
[04/28 00:57:14    637s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/28 00:57:14    637s]       steiner router: calls=9354, total_wall_time=0.078s, mean_wall_time=0.008ms
[04/28 00:57:14    637s]     Primary reporting skew groups after 'Clustering':
[04/28 00:57:14    637s]       skew_group clk/sdc_cons: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[04/28 00:57:14    637s]           min path sink: write_out/sram_write_enable_c0_reg/CK
[04/28 00:57:14    637s]           max path sink: write_out/sram_write_enable_c0_reg/CK
[04/28 00:57:14    637s]     Skew group summary after 'Clustering':
[04/28 00:57:14    637s]       skew_group clk/sdc_cons: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[04/28 00:57:14    637s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/28 00:57:14    637s]   Clustering done. (took cpu=0:00:01.9 real=0:00:01.9)
[04/28 00:57:14    637s]   
[04/28 00:57:14    637s]   Post-Clustering Statistics Report
[04/28 00:57:14    637s]   =================================
[04/28 00:57:14    637s]   
[04/28 00:57:14    637s]   Fanout Statistics:
[04/28 00:57:14    637s]   
[04/28 00:57:14    637s]   ---------------------------------------------------------------------------------------
[04/28 00:57:14    637s]   Net Type    Count    Mean        Min.      Max.      Std. Dev.    Fanout
[04/28 00:57:14    637s]                        Fanout      Fanout    Fanout    Fanout       Distribution
[04/28 00:57:14    637s]   ---------------------------------------------------------------------------------------
[04/28 00:57:14    637s]   Trunk         1         1.000       1          1        0.000     {1 <= 2}
[04/28 00:57:14    637s]   Leaf          5      1136.400      28       2841     1359.052     {3 <= 590, 2 <= 2842}
[04/28 00:57:14    637s]   ---------------------------------------------------------------------------------------
[04/28 00:57:14    637s]   
[04/28 00:57:14    637s]   Clustering Failure Statistics:
[04/28 00:57:14    637s]   
[04/28 00:57:14    637s]   --------------------------------
[04/28 00:57:14    637s]   Net Type    Clusters    Clusters
[04/28 00:57:14    637s]               Tried       Failed
[04/28 00:57:14    637s]   --------------------------------
[04/28 00:57:14    637s]     (empty table)
[04/28 00:57:14    637s]   --------------------------------
[04/28 00:57:14    637s]   
[04/28 00:57:14    637s]   Clustering Partition Statistics:
[04/28 00:57:14    637s]   
[04/28 00:57:14    637s]   ----------------------------------------------------------------------------------
[04/28 00:57:14    637s]   Net Type    Case B      Case C      Partition    Mean    Min     Max     Std. Dev.
[04/28 00:57:14    637s]               Fraction    Fraction    Count        Size    Size    Size    Size
[04/28 00:57:14    637s]   ----------------------------------------------------------------------------------
[04/28 00:57:14    637s]     (empty table)
[04/28 00:57:14    637s]   ----------------------------------------------------------------------------------
[04/28 00:57:14    637s]   
[04/28 00:57:14    637s]   Longest 5 runtime clustering solutions:
[04/28 00:57:14    637s]   
[04/28 00:57:14    637s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[04/28 00:57:14    637s]   Wall time    Fanout    Instances Added    Iterations    Clock Tree    Driver
[04/28 00:57:14    637s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[04/28 00:57:14    637s]   28589.538       4         0                  0          clk           clk
[04/28 00:57:14    637s]       5.120     405         0                  0          clk           write_out/clk {Ccopt::ClockTree::ClockUserModulePortBit at 0x7f250c735ce8, uid:Aa7da in powerdomain auto-default in clock tree clk preserved by {hnet_set_dont_touch}}
[04/28 00:57:14    637s]       5.110      28         0                  0          clk           systolic_controll/clk {Ccopt::ClockTree::ClockUserModulePortBit at 0x7f250c734f20, uid:Aa7db in powerdomain auto-default in clock tree clk preserved by {hnet_set_dont_touch}}
[04/28 00:57:14    637s]       4.950     2368        0                  0          clk           systolic/clk {Ccopt::ClockTree::ClockUserModulePortBit at 0x7f250c734d28, uid:Aa7dc in powerdomain auto-default in clock tree clk preserved by {hnet_set_dont_touch}}
[04/28 00:57:14    637s]       4.689      40         0                  0          clk           addr_sel/clk {Ccopt::ClockTree::ClockUserModulePortBit at 0x7f250c7349c8, uid:Aa7dd in powerdomain auto-default in clock tree clk preserved by {hnet_set_dont_touch}}
[04/28 00:57:14    637s]   ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[04/28 00:57:14    637s]   
[04/28 00:57:14    637s]   Bottom-up runtime statistics:
[04/28 00:57:14    637s]   
[04/28 00:57:14    637s]   ----------------------------------------------------
[04/28 00:57:14    637s]   Mean        Min      Max          Std. Dev     Count
[04/28 00:57:14    637s]   ----------------------------------------------------
[04/28 00:57:14    637s]   5721.881    4.689    28589.538    12783.409       5
[04/28 00:57:14    637s]   ----------------------------------------------------
[04/28 00:57:14    637s]   
[04/28 00:57:14    637s]   
[04/28 00:57:14    637s]   Looking for fanout violations...
[04/28 00:57:14    637s]   Looking for fanout violations done.
[04/28 00:57:14    637s]   Fixing fanout violations...
[04/28 00:57:14    637s]     Clock DAG hash before 'Fixing fanout violations': 14054389301455030387 15502844478778872150
[04/28 00:57:14    637s]     CTS services accumulated run-time stats before 'Fixing fanout violations':
[04/28 00:57:14    637s]       delay calculator: calls=9359, total_wall_time=0.190s, mean_wall_time=0.020ms
[04/28 00:57:14    637s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/28 00:57:14    637s]       steiner router: calls=9354, total_wall_time=0.078s, mean_wall_time=0.008ms
[04/28 00:57:14    637s]     Fixed 0 fanout violations using 0 drivers. Unable to fix 1 violations.
[04/28 00:57:14    637s]     Clock DAG stats after 'Fixing fanout violations':
[04/28 00:57:14    637s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/28 00:57:14    637s]       sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
[04/28 00:57:14    637s]       misc counts      : r=1, pp=4
[04/28 00:57:14    637s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/28 00:57:14    637s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/28 00:57:14    637s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[04/28 00:57:14    637s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[04/28 00:57:14    637s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/28 00:57:14    637s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/28 00:57:14    637s]     Clock DAG net violations after 'Fixing fanout violations':
[04/28 00:57:14    637s]       Fanout : {count=1, worst=[2741]} avg=2741 sd=0 sum=2741
[04/28 00:57:14    637s]     Clock DAG primary half-corner transition distribution after 'Fixing fanout violations':
[04/28 00:57:14    637s]       Leaf : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/28 00:57:14    637s]     Clock DAG hash after 'Fixing fanout violations': 14054389301455030387 15502844478778872150
[04/28 00:57:14    637s]     CTS services accumulated run-time stats after 'Fixing fanout violations':
[04/28 00:57:14    637s]       delay calculator: calls=9359, total_wall_time=0.190s, mean_wall_time=0.020ms
[04/28 00:57:14    637s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/28 00:57:14    637s]       steiner router: calls=9354, total_wall_time=0.078s, mean_wall_time=0.008ms
[04/28 00:57:14    637s]     Primary reporting skew groups after 'Fixing fanout violations':
[04/28 00:57:14    637s]       skew_group clk/sdc_cons: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[04/28 00:57:14    637s]           min path sink: write_out/sram_write_enable_c0_reg/CK
[04/28 00:57:14    637s]           max path sink: write_out/sram_write_enable_c0_reg/CK
[04/28 00:57:14    637s]     Skew group summary after 'Fixing fanout violations':
[04/28 00:57:14    637s]       skew_group clk/sdc_cons: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[04/28 00:57:14    637s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/28 00:57:14    637s]   Fixing fanout violations done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/28 00:57:14    637s]   CongRepair After Initial Clustering...
[04/28 00:57:14    637s]   Reset timing graph...
[04/28 00:57:15    637s] Ignoring AAE DB Resetting ...
[04/28 00:57:15    637s]   Reset timing graph done.
[04/28 00:57:15    637s]   Leaving CCOpt scope - Early Global Route...
[04/28 00:57:15    637s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2521.0M, EPOCH TIME: 1745816235.002323
[04/28 00:57:15    637s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2841).
[04/28 00:57:15    637s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:57:15    637s] All LLGs are deleted
[04/28 00:57:15    637s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:57:15    637s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:57:15    637s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2521.0M, EPOCH TIME: 1745816235.069854
[04/28 00:57:15    637s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2521.0M, EPOCH TIME: 1745816235.070164
[04/28 00:57:15    637s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.060, REAL:0.071, MEM:2479.0M, EPOCH TIME: 1745816235.072911
[04/28 00:57:15    637s]   Clock implementation routing...
[04/28 00:57:15    637s] Net route status summary:
[04/28 00:57:15    637s]   Clock:         1 (unrouted=1, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[04/28 00:57:15    637s]   Non-clock: 29668 (unrouted=21, trialRouted=29108, noStatus=539, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=21, (crossesIlmBoundary AND tooFewTerms=0)])
[04/28 00:57:15    637s]     Routing using eGR only...
[04/28 00:57:15    637s]       Early Global Route - eGR only step...
[04/28 00:57:15    637s] (ccopt eGR): There are 1 nets to be routed. 0 nets have skip routing designation.
[04/28 00:57:15    637s] (ccopt eGR): There are 1 nets for routing of which 0 have one or more fixed wires.
[04/28 00:57:15    637s] (ccopt eGR): Start to route 1 all nets
[04/28 00:57:15    637s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2478.98 MB )
[04/28 00:57:15    637s] (I)      ==================== Layers =====================
[04/28 00:57:15    637s] (I)      +-----+----+---------+---------+--------+-------+
[04/28 00:57:15    637s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[04/28 00:57:15    637s] (I)      +-----+----+---------+---------+--------+-------+
[04/28 00:57:15    637s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[04/28 00:57:15    637s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[04/28 00:57:15    637s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[04/28 00:57:15    637s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[04/28 00:57:15    637s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[04/28 00:57:15    637s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[04/28 00:57:15    637s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[04/28 00:57:15    637s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[04/28 00:57:15    637s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[04/28 00:57:15    637s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[04/28 00:57:15    637s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[04/28 00:57:15    637s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[04/28 00:57:15    637s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[04/28 00:57:15    637s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[04/28 00:57:15    637s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[04/28 00:57:15    637s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[04/28 00:57:15    637s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[04/28 00:57:15    637s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[04/28 00:57:15    637s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[04/28 00:57:15    637s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[04/28 00:57:15    637s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[04/28 00:57:15    637s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[04/28 00:57:15    637s] (I)      +-----+----+---------+---------+--------+-------+
[04/28 00:57:15    637s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[04/28 00:57:15    637s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[04/28 00:57:15    637s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[04/28 00:57:15    637s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[04/28 00:57:15    637s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[04/28 00:57:15    637s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[04/28 00:57:15    637s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[04/28 00:57:15    637s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[04/28 00:57:15    637s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[04/28 00:57:15    637s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[04/28 00:57:15    637s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[04/28 00:57:15    637s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[04/28 00:57:15    637s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[04/28 00:57:15    637s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[04/28 00:57:15    637s] (I)      +-----+----+---------+---------+--------+-------+
[04/28 00:57:15    637s] (I)      Started Import and model ( Curr Mem: 2478.98 MB )
[04/28 00:57:15    637s] (I)      Default pattern map key = tpu_top_default.
[04/28 00:57:15    637s] (I)      == Non-default Options ==
[04/28 00:57:15    637s] (I)      Clean congestion better                            : true
[04/28 00:57:15    637s] (I)      Estimate vias on DPT layer                         : true
[04/28 00:57:15    637s] (I)      Clean congestion layer assignment rounds           : 3
[04/28 00:57:15    637s] (I)      Layer constraints as soft constraints              : true
[04/28 00:57:15    637s] (I)      Soft top layer                                     : true
[04/28 00:57:15    637s] (I)      Skip prospective layer relax nets                  : true
[04/28 00:57:15    637s] (I)      Better NDR handling                                : true
[04/28 00:57:15    637s] (I)      Improved NDR modeling in LA                        : true
[04/28 00:57:15    637s] (I)      Routing cost fix for NDR handling                  : true
[04/28 00:57:15    637s] (I)      Block tracks for preroutes                         : true
[04/28 00:57:15    637s] (I)      Assign IRoute by net group key                     : true
[04/28 00:57:15    637s] (I)      Block unroutable channels                          : true
[04/28 00:57:15    637s] (I)      Block unroutable channels 3D                       : true
[04/28 00:57:15    637s] (I)      Bound layer relaxed segment wl                     : true
[04/28 00:57:15    637s] (I)      Blocked pin reach length threshold                 : 2
[04/28 00:57:15    637s] (I)      Check blockage within NDR space in TA              : true
[04/28 00:57:15    637s] (I)      Skip must join for term with via pillar            : true
[04/28 00:57:15    637s] (I)      Model find APA for IO pin                          : true
[04/28 00:57:15    637s] (I)      On pin location for off pin term                   : true
[04/28 00:57:15    637s] (I)      Handle EOL spacing                                 : true
[04/28 00:57:15    637s] (I)      Merge PG vias by gap                               : true
[04/28 00:57:15    637s] (I)      Maximum routing layer                              : 11
[04/28 00:57:15    637s] (I)      Route selected nets only                           : true
[04/28 00:57:15    637s] (I)      Refine MST                                         : true
[04/28 00:57:15    637s] (I)      Honor PRL                                          : true
[04/28 00:57:15    637s] (I)      Strong congestion aware                            : true
[04/28 00:57:15    637s] (I)      Improved initial location for IRoutes              : true
[04/28 00:57:15    637s] (I)      Multi panel TA                                     : true
[04/28 00:57:15    637s] (I)      Penalize wire overlap                              : true
[04/28 00:57:15    637s] (I)      Expand small instance blockage                     : true
[04/28 00:57:15    637s] (I)      Reduce via in TA                                   : true
[04/28 00:57:15    637s] (I)      SS-aware routing                                   : true
[04/28 00:57:15    637s] (I)      Improve tree edge sharing                          : true
[04/28 00:57:15    637s] (I)      Improve 2D via estimation                          : true
[04/28 00:57:15    637s] (I)      Refine Steiner tree                                : true
[04/28 00:57:15    637s] (I)      Build spine tree                                   : true
[04/28 00:57:15    637s] (I)      Model pass through capacity                        : true
[04/28 00:57:15    637s] (I)      Extend blockages by a half GCell                   : true
[04/28 00:57:15    637s] (I)      Consider pin shapes                                : true
[04/28 00:57:15    637s] (I)      Consider pin shapes for all nodes                  : true
[04/28 00:57:15    637s] (I)      Consider NR APA                                    : true
[04/28 00:57:15    637s] (I)      Consider IO pin shape                              : true
[04/28 00:57:15    637s] (I)      Fix pin connection bug                             : true
[04/28 00:57:15    637s] (I)      Consider layer RC for local wires                  : true
[04/28 00:57:15    637s] (I)      Route to clock mesh pin                            : true
[04/28 00:57:15    637s] (I)      LA-aware pin escape length                         : 2
[04/28 00:57:15    637s] (I)      Connect multiple ports                             : true
[04/28 00:57:15    637s] (I)      Split for must join                                : true
[04/28 00:57:15    637s] (I)      Number of threads                                  : 1
[04/28 00:57:15    637s] (I)      Routing effort level                               : 10000
[04/28 00:57:15    637s] (I)      Prefer layer length threshold                      : 8
[04/28 00:57:15    637s] (I)      Overflow penalty cost                              : 10
[04/28 00:57:15    637s] (I)      A-star cost                                        : 0.300000
[04/28 00:57:15    637s] (I)      Misalignment cost                                  : 10.000000
[04/28 00:57:15    637s] (I)      Threshold for short IRoute                         : 6
[04/28 00:57:15    637s] (I)      Via cost during post routing                       : 1.000000
[04/28 00:57:15    637s] (I)      Layer congestion ratios                            : { { 1.0 } }
[04/28 00:57:15    637s] (I)      Source-to-sink ratio                               : 0.300000
[04/28 00:57:15    637s] (I)      Scenic ratio bound                                 : 3.000000
[04/28 00:57:15    637s] (I)      Segment layer relax scenic ratio                   : 1.250000
[04/28 00:57:15    637s] (I)      Source-sink aware LA ratio                         : 0.500000
[04/28 00:57:15    637s] (I)      PG-aware similar topology routing                  : true
[04/28 00:57:15    637s] (I)      Maze routing via cost fix                          : true
[04/28 00:57:15    637s] (I)      Apply PRL on PG terms                              : true
[04/28 00:57:15    637s] (I)      Apply PRL on obs objects                           : true
[04/28 00:57:15    637s] (I)      Handle range-type spacing rules                    : true
[04/28 00:57:15    637s] (I)      PG gap threshold multiplier                        : 10.000000
[04/28 00:57:15    637s] (I)      Parallel spacing query fix                         : true
[04/28 00:57:15    637s] (I)      Force source to root IR                            : true
[04/28 00:57:15    637s] (I)      Layer Weights                                      : L2:4 L3:2.5
[04/28 00:57:15    637s] (I)      Do not relax to DPT layer                          : true
[04/28 00:57:15    637s] (I)      No DPT in post routing                             : true
[04/28 00:57:15    637s] (I)      Modeling PG via merging fix                        : true
[04/28 00:57:15    637s] (I)      Shield aware TA                                    : true
[04/28 00:57:15    637s] (I)      Strong shield aware TA                             : true
[04/28 00:57:15    637s] (I)      Overflow calculation fix in LA                     : true
[04/28 00:57:15    637s] (I)      Post routing fix                                   : true
[04/28 00:57:15    637s] (I)      Strong post routing                                : true
[04/28 00:57:15    637s] (I)      NDR via pillar fix                                 : true
[04/28 00:57:15    637s] (I)      Violation on path threshold                        : 1
[04/28 00:57:15    637s] (I)      Pass through capacity modeling                     : true
[04/28 00:57:15    637s] (I)      Select the non-relaxed segments in post routing stage : true
[04/28 00:57:15    637s] (I)      Select term pin box for io pin                     : true
[04/28 00:57:15    637s] (I)      Penalize NDR sharing                               : true
[04/28 00:57:15    637s] (I)      Enable special modeling                            : false
[04/28 00:57:15    637s] (I)      Keep fixed segments                                : true
[04/28 00:57:15    637s] (I)      Reorder net groups by key                          : true
[04/28 00:57:15    637s] (I)      Increase net scenic ratio                          : true
[04/28 00:57:15    637s] (I)      Method to set GCell size                           : row
[04/28 00:57:15    637s] (I)      Connect multiple ports and must join fix           : true
[04/28 00:57:15    637s] (I)      Avoid high resistance layers                       : true
[04/28 00:57:15    637s] (I)      Model find APA for IO pin fix                      : true
[04/28 00:57:15    637s] (I)      Avoid connecting non-metal layers                  : true
[04/28 00:57:15    637s] (I)      Use track pitch for NDR                            : true
[04/28 00:57:15    637s] (I)      Enable layer relax to lower layer                  : true
[04/28 00:57:15    637s] (I)      Enable layer relax to upper layer                  : true
[04/28 00:57:15    637s] (I)      Top layer relaxation fix                           : true
[04/28 00:57:15    637s] (I)      Handle non-default track width                     : false
[04/28 00:57:15    637s] (I)      Counted 109417 PG shapes. We will not process PG shapes layer by layer.
[04/28 00:57:15    637s] (I)      Use row-based GCell size
[04/28 00:57:15    637s] (I)      Use row-based GCell align
[04/28 00:57:15    637s] (I)      layer 0 area = 80000
[04/28 00:57:15    637s] (I)      layer 1 area = 80000
[04/28 00:57:15    637s] (I)      layer 2 area = 80000
[04/28 00:57:15    637s] (I)      layer 3 area = 80000
[04/28 00:57:15    637s] (I)      layer 4 area = 80000
[04/28 00:57:15    637s] (I)      layer 5 area = 80000
[04/28 00:57:15    637s] (I)      layer 6 area = 80000
[04/28 00:57:15    637s] (I)      layer 7 area = 80000
[04/28 00:57:15    637s] (I)      layer 8 area = 80000
[04/28 00:57:15    637s] (I)      layer 9 area = 400000
[04/28 00:57:15    637s] (I)      layer 10 area = 400000
[04/28 00:57:15    637s] (I)      GCell unit size   : 3420
[04/28 00:57:15    637s] (I)      GCell multiplier  : 1
[04/28 00:57:15    637s] (I)      GCell row height  : 3420
[04/28 00:57:15    637s] (I)      Actual row height : 3420
[04/28 00:57:15    637s] (I)      GCell align ref   : 20000 20140
[04/28 00:57:15    637s] [NR-eGR] Track table information for default rule: 
[04/28 00:57:15    637s] [NR-eGR] Metal1 has single uniform track structure
[04/28 00:57:15    637s] [NR-eGR] Metal2 has single uniform track structure
[04/28 00:57:15    637s] [NR-eGR] Metal3 has single uniform track structure
[04/28 00:57:15    637s] [NR-eGR] Metal4 has single uniform track structure
[04/28 00:57:15    637s] [NR-eGR] Metal5 has single uniform track structure
[04/28 00:57:15    637s] [NR-eGR] Metal6 has single uniform track structure
[04/28 00:57:15    637s] [NR-eGR] Metal7 has single uniform track structure
[04/28 00:57:15    637s] [NR-eGR] Metal8 has single uniform track structure
[04/28 00:57:15    637s] [NR-eGR] Metal9 has single uniform track structure
[04/28 00:57:15    637s] [NR-eGR] Metal10 has single uniform track structure
[04/28 00:57:15    637s] [NR-eGR] Metal11 has single uniform track structure
[04/28 00:57:15    637s] (I)      ==================== Default via =====================
[04/28 00:57:15    637s] (I)      +----+------------------+----------------------------+
[04/28 00:57:15    637s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[04/28 00:57:15    637s] (I)      +----+------------------+----------------------------+
[04/28 00:57:15    637s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[04/28 00:57:15    637s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[04/28 00:57:15    637s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[04/28 00:57:15    637s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[04/28 00:57:15    637s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[04/28 00:57:15    637s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[04/28 00:57:15    637s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[04/28 00:57:15    637s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[04/28 00:57:15    637s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[04/28 00:57:15    637s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[04/28 00:57:15    637s] (I)      +----+------------------+----------------------------+
[04/28 00:57:15    637s] [NR-eGR] Read 6293 PG shapes
[04/28 00:57:15    637s] [NR-eGR] Read 0 clock shapes
[04/28 00:57:15    637s] [NR-eGR] Read 0 other shapes
[04/28 00:57:15    637s] [NR-eGR] #Routing Blockages  : 0
[04/28 00:57:15    637s] [NR-eGR] #Instance Blockages : 0
[04/28 00:57:15    637s] [NR-eGR] #PG Blockages       : 6293
[04/28 00:57:15    637s] [NR-eGR] #Halo Blockages     : 0
[04/28 00:57:15    637s] [NR-eGR] #Boundary Blockages : 0
[04/28 00:57:15    637s] [NR-eGR] #Clock Blockages    : 0
[04/28 00:57:15    637s] [NR-eGR] #Other Blockages    : 0
[04/28 00:57:15    637s] (I)      Design has 0 blackboxes considered as all layer blockages.
[04/28 00:57:15    637s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/28 00:57:15    637s] [NR-eGR] Read 29648 nets ( ignored 29647 )
[04/28 00:57:15    637s] [NR-eGR] Connected 0 must-join pins/ports
[04/28 00:57:15    637s] (I)      early_global_route_priority property id does not exist.
[04/28 00:57:15    637s] (I)      Read Num Blocks=113518  Num Prerouted Wires=0  Num CS=0
[04/28 00:57:15    637s] (I)      Layer 1 (V) : #blockages 12052 : #preroutes 0
[04/28 00:57:15    637s] (I)      Layer 2 (H) : #blockages 13248 : #preroutes 0
[04/28 00:57:15    637s] (I)      Layer 3 (V) : #blockages 12052 : #preroutes 0
[04/28 00:57:15    637s] (I)      Layer 4 (H) : #blockages 13248 : #preroutes 0
[04/28 00:57:15    637s] (I)      Layer 5 (V) : #blockages 12052 : #preroutes 0
[04/28 00:57:15    637s] (I)      Layer 6 (H) : #blockages 13248 : #preroutes 0
[04/28 00:57:15    637s] (I)      Layer 7 (V) : #blockages 12052 : #preroutes 0
[04/28 00:57:15    637s] (I)      Layer 8 (H) : #blockages 25024 : #preroutes 0
[04/28 00:57:15    637s] (I)      Layer 9 (V) : #blockages 524 : #preroutes 0
[04/28 00:57:15    637s] (I)      Layer 10 (H) : #blockages 18 : #preroutes 0
[04/28 00:57:15    637s] (I)      Moved 1 terms for better access 
[04/28 00:57:15    637s] (I)      Number of ignored nets                =      0
[04/28 00:57:15    637s] (I)      Number of connected nets              =      0
[04/28 00:57:15    637s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[04/28 00:57:15    637s] (I)      Number of clock nets                  =      1.  Ignored: No
[04/28 00:57:15    637s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[04/28 00:57:15    637s] (I)      Number of special nets                =      0.  Ignored: Yes
[04/28 00:57:15    637s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[04/28 00:57:15    637s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[04/28 00:57:15    637s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[04/28 00:57:15    637s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[04/28 00:57:15    637s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/28 00:57:15    637s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/28 00:57:15    637s] (I)      Ndr track 0 does not exist
[04/28 00:57:15    637s] (I)      ---------------------Grid Graph Info--------------------
[04/28 00:57:15    637s] (I)      Routing area        : (0, 0) - (672800, 666140)
[04/28 00:57:15    637s] (I)      Core area           : (20000, 20140) - (652800, 646000)
[04/28 00:57:15    637s] (I)      Site width          :   400  (dbu)
[04/28 00:57:15    637s] (I)      Row height          :  3420  (dbu)
[04/28 00:57:15    637s] (I)      GCell row height    :  3420  (dbu)
[04/28 00:57:15    637s] (I)      GCell width         :  3420  (dbu)
[04/28 00:57:15    637s] (I)      GCell height        :  3420  (dbu)
[04/28 00:57:15    637s] (I)      Grid                :   196   194    11
[04/28 00:57:15    637s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[04/28 00:57:15    637s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[04/28 00:57:15    637s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[04/28 00:57:15    637s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[04/28 00:57:15    637s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[04/28 00:57:15    637s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[04/28 00:57:15    637s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[04/28 00:57:15    637s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200  1330
[04/28 00:57:15    637s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[04/28 00:57:15    637s] (I)      Total num of tracks :  1753  1682  1753  1682  1753  1682  1753  1682  1753   672   700
[04/28 00:57:15    637s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[04/28 00:57:15    637s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[04/28 00:57:15    637s] (I)      --------------------------------------------------------
[04/28 00:57:15    637s] 
[04/28 00:57:15    637s] [NR-eGR] ============ Routing rule table ============
[04/28 00:57:15    637s] [NR-eGR] Rule id: 0  Nets: 1
[04/28 00:57:15    637s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[04/28 00:57:15    637s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[04/28 00:57:15    637s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[04/28 00:57:15    637s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[04/28 00:57:15    637s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[04/28 00:57:15    637s] [NR-eGR] ========================================
[04/28 00:57:15    637s] [NR-eGR] 
[04/28 00:57:15    637s] (I)      =============== Blocked Tracks ===============
[04/28 00:57:15    637s] (I)      +-------+---------+----------+---------------+
[04/28 00:57:15    637s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[04/28 00:57:15    637s] (I)      +-------+---------+----------+---------------+
[04/28 00:57:15    637s] (I)      |     1 |       0 |        0 |         0.00% |
[04/28 00:57:15    637s] (I)      |     2 |  326308 |    73784 |        22.61% |
[04/28 00:57:15    637s] (I)      |     3 |  343588 |    30360 |         8.84% |
[04/28 00:57:15    637s] (I)      |     4 |  326308 |    73784 |        22.61% |
[04/28 00:57:15    637s] (I)      |     5 |  343588 |    30360 |         8.84% |
[04/28 00:57:15    637s] (I)      |     6 |  326308 |    73784 |        22.61% |
[04/28 00:57:15    637s] (I)      |     7 |  343588 |    30360 |         8.84% |
[04/28 00:57:15    637s] (I)      |     8 |  326308 |    73784 |        22.61% |
[04/28 00:57:15    637s] (I)      |     9 |  343588 |    31280 |         9.10% |
[04/28 00:57:15    637s] (I)      |    10 |  130368 |    37453 |        28.73% |
[04/28 00:57:15    637s] (I)      |    11 |  137200 |     1880 |         1.37% |
[04/28 00:57:15    637s] (I)      +-------+---------+----------+---------------+
[04/28 00:57:15    637s] (I)      Finished Import and model ( CPU: 0.25 sec, Real: 0.25 sec, Curr Mem: 2491.86 MB )
[04/28 00:57:15    637s] (I)      Reset routing kernel
[04/28 00:57:15    637s] (I)      Started Global Routing ( Curr Mem: 2491.86 MB )
[04/28 00:57:15    637s] (I)      totalPins=2842  totalGlobalPin=2842 (100.00%)
[04/28 00:57:15    638s] (I)      total 2D Cap : 2758310 = (1454787 H, 1303523 V)
[04/28 00:57:15    638s] (I)      
[04/28 00:57:15    638s] (I)      ============  Phase 1a Route ============
[04/28 00:57:15    638s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [2, 11]
[04/28 00:57:15    638s] (I)      Usage: 5845 = (2936 H, 2909 V) = (0.20% H, 0.22% V) = (5.021e+03um H, 4.974e+03um V)
[04/28 00:57:15    638s] (I)      
[04/28 00:57:15    638s] (I)      ============  Phase 1b Route ============
[04/28 00:57:15    638s] (I)      Usage: 5845 = (2936 H, 2909 V) = (0.20% H, 0.22% V) = (5.021e+03um H, 4.974e+03um V)
[04/28 00:57:15    638s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.994950e+03um
[04/28 00:57:15    638s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[04/28 00:57:15    638s] (I)      Congestion threshold : each 60.00, sum 90.00
[04/28 00:57:15    638s] (I)      
[04/28 00:57:15    638s] (I)      ============  Phase 1c Route ============
[04/28 00:57:15    638s] (I)      Usage: 5845 = (2936 H, 2909 V) = (0.20% H, 0.22% V) = (5.021e+03um H, 4.974e+03um V)
[04/28 00:57:15    638s] (I)      
[04/28 00:57:15    638s] (I)      ============  Phase 1d Route ============
[04/28 00:57:15    638s] (I)      Usage: 5845 = (2936 H, 2909 V) = (0.20% H, 0.22% V) = (5.021e+03um H, 4.974e+03um V)
[04/28 00:57:15    638s] (I)      
[04/28 00:57:15    638s] (I)      ============  Phase 1e Route ============
[04/28 00:57:15    638s] (I)      Usage: 5845 = (2936 H, 2909 V) = (0.20% H, 0.22% V) = (5.021e+03um H, 4.974e+03um V)
[04/28 00:57:15    638s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.994950e+03um
[04/28 00:57:15    638s] (I)      
[04/28 00:57:15    638s] (I)      ============  Phase 1f Route ============
[04/28 00:57:15    638s] (I)      Usage: 5845 = (2936 H, 2909 V) = (0.20% H, 0.22% V) = (5.021e+03um H, 4.974e+03um V)
[04/28 00:57:15    638s] (I)      
[04/28 00:57:15    638s] (I)      ============  Phase 1g Route ============
[04/28 00:57:15    638s] (I)      Usage: 5829 = (2929 H, 2900 V) = (0.20% H, 0.22% V) = (5.009e+03um H, 4.959e+03um V)
[04/28 00:57:15    638s] (I)      
[04/28 00:57:15    638s] (I)      ============  Phase 1h Route ============
[04/28 00:57:15    638s] (I)      Usage: 5825 = (2924 H, 2901 V) = (0.20% H, 0.22% V) = (5.000e+03um H, 4.961e+03um V)
[04/28 00:57:15    638s] (I)      
[04/28 00:57:15    638s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/28 00:57:15    638s] [NR-eGR]                        OverCon            
[04/28 00:57:15    638s] [NR-eGR]                         #Gcell     %Gcell
[04/28 00:57:15    638s] [NR-eGR]        Layer             (1-0)    OverCon
[04/28 00:57:15    638s] [NR-eGR] ----------------------------------------------
[04/28 00:57:15    638s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[04/28 00:57:15    638s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[04/28 00:57:15    638s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[04/28 00:57:15    638s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[04/28 00:57:15    638s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[04/28 00:57:15    638s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[04/28 00:57:15    638s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[04/28 00:57:15    638s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[04/28 00:57:15    638s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[04/28 00:57:15    638s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[04/28 00:57:15    638s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[04/28 00:57:15    638s] [NR-eGR] ----------------------------------------------
[04/28 00:57:15    638s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[04/28 00:57:15    638s] [NR-eGR] 
[04/28 00:57:15    638s] (I)      Finished Global Routing ( CPU: 0.46 sec, Real: 0.47 sec, Curr Mem: 2491.86 MB )
[04/28 00:57:15    638s] (I)      total 2D Cap : 2793952 = (1469589 H, 1324363 V)
[04/28 00:57:15    638s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[04/28 00:57:15    638s] (I)      ============= Track Assignment ============
[04/28 00:57:15    638s] (I)      Started Track Assignment (1T) ( Curr Mem: 2491.86 MB )
[04/28 00:57:15    638s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[04/28 00:57:15    638s] (I)      Run Multi-thread track assignment
[04/28 00:57:15    638s] (I)      Finished Track Assignment (1T) ( CPU: 0.04 sec, Real: 0.04 sec, Curr Mem: 2491.86 MB )
[04/28 00:57:15    638s] (I)      Started Export ( Curr Mem: 2491.86 MB )
[04/28 00:57:15    638s] [NR-eGR]                  Length (um)    Vias 
[04/28 00:57:15    638s] [NR-eGR] -------------------------------------
[04/28 00:57:15    638s] [NR-eGR]  Metal1   (1H)             0   90703 
[04/28 00:57:15    638s] [NR-eGR]  Metal2   (2V)        127233  131565 
[04/28 00:57:15    638s] [NR-eGR]  Metal3   (3H)        163924   12439 
[04/28 00:57:15    638s] [NR-eGR]  Metal4   (4V)         88830    5324 
[04/28 00:57:15    638s] [NR-eGR]  Metal5   (5H)         48295     579 
[04/28 00:57:15    638s] [NR-eGR]  Metal6   (6V)          7188     363 
[04/28 00:57:15    638s] [NR-eGR]  Metal7   (7H)          5077      18 
[04/28 00:57:15    638s] [NR-eGR]  Metal8   (8V)            15      11 
[04/28 00:57:15    638s] [NR-eGR]  Metal9   (9H)            95       2 
[04/28 00:57:15    638s] [NR-eGR]  Metal10  (10V)            0       0 
[04/28 00:57:15    638s] [NR-eGR]  Metal11  (11H)            0       0 
[04/28 00:57:15    638s] [NR-eGR] -------------------------------------
[04/28 00:57:15    638s] [NR-eGR]           Total       440657  241004 
[04/28 00:57:15    638s] [NR-eGR] --------------------------------------------------------------------------
[04/28 00:57:15    638s] [NR-eGR] Total half perimeter of net bounding box: 376281um
[04/28 00:57:15    638s] [NR-eGR] Total length: 440657um, number of vias: 241004
[04/28 00:57:15    638s] [NR-eGR] --------------------------------------------------------------------------
[04/28 00:57:15    638s] [NR-eGR] Total eGR-routed clock nets wire length: 10471um, number of vias: 7202
[04/28 00:57:15    638s] [NR-eGR] --------------------------------------------------------------------------
[04/28 00:57:15    638s] [NR-eGR] Report for selected net(s) only.
[04/28 00:57:15    638s] [NR-eGR]                  Length (um)  Vias 
[04/28 00:57:15    638s] [NR-eGR] -----------------------------------
[04/28 00:57:15    638s] [NR-eGR]  Metal1   (1H)             0  2841 
[04/28 00:57:15    638s] [NR-eGR]  Metal2   (2V)          4948  4280 
[04/28 00:57:15    638s] [NR-eGR]  Metal3   (3H)          5252    81 
[04/28 00:57:15    638s] [NR-eGR]  Metal4   (4V)           272     0 
[04/28 00:57:15    638s] [NR-eGR]  Metal5   (5H)             0     0 
[04/28 00:57:15    638s] [NR-eGR]  Metal6   (6V)             0     0 
[04/28 00:57:15    638s] [NR-eGR]  Metal7   (7H)             0     0 
[04/28 00:57:15    638s] [NR-eGR]  Metal8   (8V)             0     0 
[04/28 00:57:15    638s] [NR-eGR]  Metal9   (9H)             0     0 
[04/28 00:57:15    638s] [NR-eGR]  Metal10  (10V)            0     0 
[04/28 00:57:15    638s] [NR-eGR]  Metal11  (11H)            0     0 
[04/28 00:57:15    638s] [NR-eGR] -----------------------------------
[04/28 00:57:15    638s] [NR-eGR]           Total        10471  7202 
[04/28 00:57:15    638s] [NR-eGR] --------------------------------------------------------------------------
[04/28 00:57:15    638s] [NR-eGR] Total half perimeter of net bounding box: 633um
[04/28 00:57:15    638s] [NR-eGR] Total length: 10471um, number of vias: 7202
[04/28 00:57:15    638s] [NR-eGR] --------------------------------------------------------------------------
[04/28 00:57:15    638s] [NR-eGR] Total routed clock nets wire length: 10471um, number of vias: 7202
[04/28 00:57:15    638s] [NR-eGR] --------------------------------------------------------------------------
[04/28 00:57:16    638s] (I)      Finished Export ( CPU: 0.12 sec, Real: 0.13 sec, Curr Mem: 2491.86 MB )
[04/28 00:57:16    638s] Saved RC grid cleaned up.
[04/28 00:57:16    638s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.92 sec, Real: 0.92 sec, Curr Mem: 2463.86 MB )
[04/28 00:57:16    638s] (I)      ===================================== Runtime Summary ======================================
[04/28 00:57:16    638s] (I)       Step                                         %       Start      Finish      Real       CPU 
[04/28 00:57:16    638s] (I)      --------------------------------------------------------------------------------------------
[04/28 00:57:16    638s] (I)       Early Global Route kernel              100.00%  578.58 sec  579.50 sec  0.92 sec  0.92 sec 
[04/28 00:57:16    638s] (I)       +-Import and model                      27.42%  578.58 sec  578.84 sec  0.25 sec  0.25 sec 
[04/28 00:57:16    638s] (I)       | +-Create place DB                      9.26%  578.58 sec  578.67 sec  0.09 sec  0.08 sec 
[04/28 00:57:16    638s] (I)       | | +-Import place data                  9.24%  578.59 sec  578.67 sec  0.09 sec  0.08 sec 
[04/28 00:57:16    638s] (I)       | | | +-Read instances and placement     2.25%  578.59 sec  578.61 sec  0.02 sec  0.01 sec 
[04/28 00:57:16    638s] (I)       | | | +-Read nets                        6.94%  578.61 sec  578.67 sec  0.06 sec  0.07 sec 
[04/28 00:57:16    638s] (I)       | +-Create route DB                     16.90%  578.67 sec  578.83 sec  0.16 sec  0.15 sec 
[04/28 00:57:16    638s] (I)       | | +-Import route data (1T)            16.75%  578.67 sec  578.83 sec  0.15 sec  0.15 sec 
[04/28 00:57:16    638s] (I)       | | | +-Read blockages ( Layer 2-11 )    5.91%  578.69 sec  578.74 sec  0.05 sec  0.04 sec 
[04/28 00:57:16    638s] (I)       | | | | +-Read routing blockages         0.00%  578.69 sec  578.69 sec  0.00 sec  0.00 sec 
[04/28 00:57:16    638s] (I)       | | | | +-Read instance blockages        0.47%  578.69 sec  578.69 sec  0.00 sec  0.00 sec 
[04/28 00:57:16    638s] (I)       | | | | +-Read PG blockages              4.96%  578.69 sec  578.74 sec  0.05 sec  0.04 sec 
[04/28 00:57:16    638s] (I)       | | | | +-Read clock blockages           0.04%  578.74 sec  578.74 sec  0.00 sec  0.00 sec 
[04/28 00:57:16    638s] (I)       | | | | +-Read other blockages           0.04%  578.74 sec  578.74 sec  0.00 sec  0.00 sec 
[04/28 00:57:16    638s] (I)       | | | | +-Read halo blockages            0.07%  578.74 sec  578.74 sec  0.00 sec  0.00 sec 
[04/28 00:57:16    638s] (I)       | | | | +-Read boundary cut boxes        0.00%  578.74 sec  578.74 sec  0.00 sec  0.00 sec 
[04/28 00:57:16    638s] (I)       | | | +-Read blackboxes                  0.00%  578.74 sec  578.74 sec  0.00 sec  0.00 sec 
[04/28 00:57:16    638s] (I)       | | | +-Read prerouted                   1.79%  578.74 sec  578.76 sec  0.02 sec  0.02 sec 
[04/28 00:57:16    638s] (I)       | | | +-Read unlegalized nets            0.53%  578.76 sec  578.77 sec  0.00 sec  0.01 sec 
[04/28 00:57:16    638s] (I)       | | | +-Read nets                        0.04%  578.77 sec  578.77 sec  0.00 sec  0.00 sec 
[04/28 00:57:16    638s] (I)       | | | +-Set up via pillars               0.00%  578.77 sec  578.77 sec  0.00 sec  0.00 sec 
[04/28 00:57:16    638s] (I)       | | | +-Initialize 3D grid graph         0.27%  578.77 sec  578.77 sec  0.00 sec  0.00 sec 
[04/28 00:57:16    638s] (I)       | | | +-Model blockage capacity          5.97%  578.77 sec  578.82 sec  0.06 sec  0.05 sec 
[04/28 00:57:16    638s] (I)       | | | | +-Initialize 3D capacity         5.69%  578.77 sec  578.82 sec  0.05 sec  0.05 sec 
[04/28 00:57:16    638s] (I)       | | | +-Move terms for access (1T)       0.27%  578.82 sec  578.83 sec  0.00 sec  0.01 sec 
[04/28 00:57:16    638s] (I)       | +-Read aux data                        0.00%  578.83 sec  578.83 sec  0.00 sec  0.00 sec 
[04/28 00:57:16    638s] (I)       | +-Others data preparation              0.02%  578.83 sec  578.83 sec  0.00 sec  0.00 sec 
[04/28 00:57:16    638s] (I)       | +-Create route kernel                  0.82%  578.83 sec  578.83 sec  0.01 sec  0.01 sec 
[04/28 00:57:16    638s] (I)       +-Global Routing                        51.01%  578.84 sec  579.31 sec  0.47 sec  0.46 sec 
[04/28 00:57:16    638s] (I)       | +-Initialization                       0.05%  578.84 sec  578.84 sec  0.00 sec  0.00 sec 
[04/28 00:57:16    638s] (I)       | +-Net group 1                         49.23%  578.84 sec  579.29 sec  0.45 sec  0.45 sec 
[04/28 00:57:16    638s] (I)       | | +-Generate topology                 45.31%  578.84 sec  579.26 sec  0.42 sec  0.41 sec 
[04/28 00:57:16    638s] (I)       | | +-Phase 1a                           0.22%  579.27 sec  579.27 sec  0.00 sec  0.00 sec 
[04/28 00:57:16    638s] (I)       | | | +-Pattern routing (1T)             0.07%  579.27 sec  579.27 sec  0.00 sec  0.00 sec 
[04/28 00:57:16    638s] (I)       | | | +-Add via demand to 2D             0.03%  579.27 sec  579.27 sec  0.00 sec  0.00 sec 
[04/28 00:57:16    638s] (I)       | | +-Phase 1b                           0.10%  579.27 sec  579.27 sec  0.00 sec  0.00 sec 
[04/28 00:57:16    638s] (I)       | | +-Phase 1c                           0.00%  579.27 sec  579.27 sec  0.00 sec  0.00 sec 
[04/28 00:57:16    638s] (I)       | | +-Phase 1d                           0.00%  579.27 sec  579.27 sec  0.00 sec  0.00 sec 
[04/28 00:57:16    638s] (I)       | | +-Phase 1e                           0.02%  579.27 sec  579.27 sec  0.00 sec  0.00 sec 
[04/28 00:57:16    638s] (I)       | | | +-Route legalization               0.00%  579.27 sec  579.27 sec  0.00 sec  0.00 sec 
[04/28 00:57:16    638s] (I)       | | +-Phase 1f                           0.00%  579.27 sec  579.27 sec  0.00 sec  0.00 sec 
[04/28 00:57:16    638s] (I)       | | +-Phase 1g                           0.46%  579.27 sec  579.27 sec  0.00 sec  0.00 sec 
[04/28 00:57:16    638s] (I)       | | | +-Post Routing                     0.44%  579.27 sec  579.27 sec  0.00 sec  0.00 sec 
[04/28 00:57:16    638s] (I)       | | +-Phase 1h                           0.51%  579.27 sec  579.28 sec  0.00 sec  0.01 sec 
[04/28 00:57:16    638s] (I)       | | | +-Post Routing                     0.49%  579.27 sec  579.28 sec  0.00 sec  0.00 sec 
[04/28 00:57:16    638s] (I)       | | +-Layer assignment (1T)              1.26%  579.28 sec  579.29 sec  0.01 sec  0.01 sec 
[04/28 00:57:16    638s] (I)       +-Export 3D cong map                     0.98%  579.31 sec  579.32 sec  0.01 sec  0.01 sec 
[04/28 00:57:16    638s] (I)       | +-Export 2D cong map                   0.08%  579.32 sec  579.32 sec  0.00 sec  0.00 sec 
[04/28 00:57:16    638s] (I)       +-Extract Global 3D Wires                0.01%  579.32 sec  579.32 sec  0.00 sec  0.00 sec 
[04/28 00:57:16    638s] (I)       +-Track Assignment (1T)                  4.74%  579.32 sec  579.36 sec  0.04 sec  0.04 sec 
[04/28 00:57:16    638s] (I)       | +-Initialization                       0.00%  579.32 sec  579.32 sec  0.00 sec  0.00 sec 
[04/28 00:57:16    638s] (I)       | +-Track Assignment Kernel              4.69%  579.32 sec  579.36 sec  0.04 sec  0.04 sec 
[04/28 00:57:16    638s] (I)       | +-Free Memory                          0.00%  579.36 sec  579.36 sec  0.00 sec  0.00 sec 
[04/28 00:57:16    638s] (I)       +-Export                                13.63%  579.36 sec  579.49 sec  0.13 sec  0.12 sec 
[04/28 00:57:16    638s] (I)       | +-Export DB wires                      0.49%  579.36 sec  579.37 sec  0.00 sec  0.00 sec 
[04/28 00:57:16    638s] (I)       | | +-Export all nets                    0.40%  579.36 sec  579.37 sec  0.00 sec  0.00 sec 
[04/28 00:57:16    638s] (I)       | | +-Set wire vias                      0.04%  579.37 sec  579.37 sec  0.00 sec  0.00 sec 
[04/28 00:57:16    638s] (I)       | +-Report wirelength                    5.91%  579.37 sec  579.42 sec  0.05 sec  0.06 sec 
[04/28 00:57:16    638s] (I)       | +-Update net boxes                     7.14%  579.42 sec  579.49 sec  0.07 sec  0.06 sec 
[04/28 00:57:16    638s] (I)       | +-Update timing                        0.00%  579.49 sec  579.49 sec  0.00 sec  0.00 sec 
[04/28 00:57:16    638s] (I)       +-Postprocess design                     1.55%  579.49 sec  579.50 sec  0.01 sec  0.02 sec 
[04/28 00:57:16    638s] (I)      ===================== Summary by functions =====================
[04/28 00:57:16    638s] (I)       Lv  Step                                 %      Real       CPU 
[04/28 00:57:16    638s] (I)      ----------------------------------------------------------------
[04/28 00:57:16    638s] (I)        0  Early Global Route kernel      100.00%  0.92 sec  0.92 sec 
[04/28 00:57:16    638s] (I)        1  Global Routing                  51.01%  0.47 sec  0.46 sec 
[04/28 00:57:16    638s] (I)        1  Import and model                27.42%  0.25 sec  0.25 sec 
[04/28 00:57:16    638s] (I)        1  Export                          13.63%  0.13 sec  0.12 sec 
[04/28 00:57:16    638s] (I)        1  Track Assignment (1T)            4.74%  0.04 sec  0.04 sec 
[04/28 00:57:16    638s] (I)        1  Postprocess design               1.55%  0.01 sec  0.02 sec 
[04/28 00:57:16    638s] (I)        1  Export 3D cong map               0.98%  0.01 sec  0.01 sec 
[04/28 00:57:16    638s] (I)        1  Extract Global 3D Wires          0.01%  0.00 sec  0.00 sec 
[04/28 00:57:16    638s] (I)        2  Net group 1                     49.23%  0.45 sec  0.45 sec 
[04/28 00:57:16    638s] (I)        2  Create route DB                 16.90%  0.16 sec  0.15 sec 
[04/28 00:57:16    638s] (I)        2  Create place DB                  9.26%  0.09 sec  0.08 sec 
[04/28 00:57:16    638s] (I)        2  Update net boxes                 7.14%  0.07 sec  0.06 sec 
[04/28 00:57:16    638s] (I)        2  Report wirelength                5.91%  0.05 sec  0.06 sec 
[04/28 00:57:16    638s] (I)        2  Track Assignment Kernel          4.69%  0.04 sec  0.04 sec 
[04/28 00:57:16    638s] (I)        2  Create route kernel              0.82%  0.01 sec  0.01 sec 
[04/28 00:57:16    638s] (I)        2  Export DB wires                  0.49%  0.00 sec  0.00 sec 
[04/28 00:57:16    638s] (I)        2  Export 2D cong map               0.08%  0.00 sec  0.00 sec 
[04/28 00:57:16    638s] (I)        2  Initialization                   0.06%  0.00 sec  0.00 sec 
[04/28 00:57:16    638s] (I)        2  Others data preparation          0.02%  0.00 sec  0.00 sec 
[04/28 00:57:16    638s] (I)        2  Update timing                    0.00%  0.00 sec  0.00 sec 
[04/28 00:57:16    638s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[04/28 00:57:16    638s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[04/28 00:57:16    638s] (I)        3  Generate topology               45.31%  0.42 sec  0.41 sec 
[04/28 00:57:16    638s] (I)        3  Import route data (1T)          16.75%  0.15 sec  0.15 sec 
[04/28 00:57:16    638s] (I)        3  Import place data                9.24%  0.09 sec  0.08 sec 
[04/28 00:57:16    638s] (I)        3  Layer assignment (1T)            1.26%  0.01 sec  0.01 sec 
[04/28 00:57:16    638s] (I)        3  Phase 1h                         0.51%  0.00 sec  0.01 sec 
[04/28 00:57:16    638s] (I)        3  Phase 1g                         0.46%  0.00 sec  0.00 sec 
[04/28 00:57:16    638s] (I)        3  Export all nets                  0.40%  0.00 sec  0.00 sec 
[04/28 00:57:16    638s] (I)        3  Phase 1a                         0.22%  0.00 sec  0.00 sec 
[04/28 00:57:16    638s] (I)        3  Phase 1b                         0.10%  0.00 sec  0.00 sec 
[04/28 00:57:16    638s] (I)        3  Set wire vias                    0.04%  0.00 sec  0.00 sec 
[04/28 00:57:16    638s] (I)        3  Phase 1e                         0.02%  0.00 sec  0.00 sec 
[04/28 00:57:16    638s] (I)        3  Phase 1f                         0.00%  0.00 sec  0.00 sec 
[04/28 00:57:16    638s] (I)        3  Phase 1c                         0.00%  0.00 sec  0.00 sec 
[04/28 00:57:16    638s] (I)        3  Phase 1d                         0.00%  0.00 sec  0.00 sec 
[04/28 00:57:16    638s] (I)        4  Read nets                        6.98%  0.06 sec  0.07 sec 
[04/28 00:57:16    638s] (I)        4  Model blockage capacity          5.97%  0.06 sec  0.05 sec 
[04/28 00:57:16    638s] (I)        4  Read blockages ( Layer 2-11 )    5.91%  0.05 sec  0.04 sec 
[04/28 00:57:16    638s] (I)        4  Read instances and placement     2.25%  0.02 sec  0.01 sec 
[04/28 00:57:16    638s] (I)        4  Read prerouted                   1.79%  0.02 sec  0.02 sec 
[04/28 00:57:16    638s] (I)        4  Post Routing                     0.93%  0.01 sec  0.00 sec 
[04/28 00:57:16    638s] (I)        4  Read unlegalized nets            0.53%  0.00 sec  0.01 sec 
[04/28 00:57:16    638s] (I)        4  Initialize 3D grid graph         0.27%  0.00 sec  0.00 sec 
[04/28 00:57:16    638s] (I)        4  Move terms for access (1T)       0.27%  0.00 sec  0.01 sec 
[04/28 00:57:16    638s] (I)        4  Pattern routing (1T)             0.07%  0.00 sec  0.00 sec 
[04/28 00:57:16    638s] (I)        4  Add via demand to 2D             0.03%  0.00 sec  0.00 sec 
[04/28 00:57:16    638s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[04/28 00:57:16    638s] (I)        4  Set up via pillars               0.00%  0.00 sec  0.00 sec 
[04/28 00:57:16    638s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[04/28 00:57:16    638s] (I)        5  Initialize 3D capacity           5.69%  0.05 sec  0.05 sec 
[04/28 00:57:16    638s] (I)        5  Read PG blockages                4.96%  0.05 sec  0.04 sec 
[04/28 00:57:16    638s] (I)        5  Read instance blockages          0.47%  0.00 sec  0.00 sec 
[04/28 00:57:16    638s] (I)        5  Read halo blockages              0.07%  0.00 sec  0.00 sec 
[04/28 00:57:16    638s] (I)        5  Read clock blockages             0.04%  0.00 sec  0.00 sec 
[04/28 00:57:16    638s] (I)        5  Read other blockages             0.04%  0.00 sec  0.00 sec 
[04/28 00:57:16    638s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[04/28 00:57:16    638s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[04/28 00:57:16    638s]       Early Global Route - eGR only step done. (took cpu=0:00:01.0 real=0:00:01.0)
[04/28 00:57:16    638s]     Routing using eGR only done.
[04/28 00:57:16    638s] Net route status summary:
[04/28 00:57:16    638s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[04/28 00:57:16    638s]   Non-clock: 29668 (unrouted=21, trialRouted=29108, noStatus=539, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=21, (crossesIlmBoundary AND tooFewTerms=0)])
[04/28 00:57:16    638s] 
[04/28 00:57:16    638s] CCOPT: Done with clock implementation routing.
[04/28 00:57:16    638s] 
[04/28 00:57:16    638s]   Clock implementation routing done.
[04/28 00:57:16    638s]   Fixed 1 wires.
[04/28 00:57:16    638s]   CCOpt: Starting congestion repair using flow wrapper...
[04/28 00:57:16    638s]     Congestion Repair...
[04/28 00:57:16    638s] *** IncrReplace #1 [begin] (ClockClustering #1 / ccopt_design #1) : totSession cpu/real = 0:10:38.5/0:11:41.6 (0.9), mem = 2463.9M
[04/28 00:57:16    638s] User Input Parameters:
[04/28 00:57:16    638s] Info: Disable timing driven in postCTS congRepair.
[04/28 00:57:16    638s] - Congestion Driven    : On
[04/28 00:57:16    638s] - Timing Driven        : Off
[04/28 00:57:16    638s] - Area-Violation Based : On
[04/28 00:57:16    638s] - Start Rollback Level : -5
[04/28 00:57:16    638s] - Legalized            : On
[04/28 00:57:16    638s] - Window Based         : Off
[04/28 00:57:16    638s] - eDen incr mode       : Off
[04/28 00:57:16    638s] - Small incr mode      : Off
[04/28 00:57:16    638s] 
[04/28 00:57:16    638s] 
[04/28 00:57:16    638s] Starting congRepair ...
[04/28 00:57:16    638s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2463.9M, EPOCH TIME: 1745816236.131436
[04/28 00:57:16    638s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.008, MEM:2463.9M, EPOCH TIME: 1745816236.139686
[04/28 00:57:16    638s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2463.9M, EPOCH TIME: 1745816236.139777
[04/28 00:57:16    638s] Starting Early Global Route congestion estimation: mem = 2463.9M
[04/28 00:57:16    638s] (I)      ==================== Layers =====================
[04/28 00:57:16    638s] (I)      +-----+----+---------+---------+--------+-------+
[04/28 00:57:16    638s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[04/28 00:57:16    638s] (I)      +-----+----+---------+---------+--------+-------+
[04/28 00:57:16    638s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[04/28 00:57:16    638s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[04/28 00:57:16    638s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[04/28 00:57:16    638s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[04/28 00:57:16    638s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[04/28 00:57:16    638s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[04/28 00:57:16    638s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[04/28 00:57:16    638s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[04/28 00:57:16    638s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[04/28 00:57:16    638s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[04/28 00:57:16    638s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[04/28 00:57:16    638s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[04/28 00:57:16    638s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[04/28 00:57:16    638s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[04/28 00:57:16    638s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[04/28 00:57:16    638s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[04/28 00:57:16    638s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[04/28 00:57:16    638s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[04/28 00:57:16    638s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[04/28 00:57:16    638s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[04/28 00:57:16    638s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[04/28 00:57:16    638s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[04/28 00:57:16    638s] (I)      +-----+----+---------+---------+--------+-------+
[04/28 00:57:16    638s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[04/28 00:57:16    638s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[04/28 00:57:16    638s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[04/28 00:57:16    638s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[04/28 00:57:16    638s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[04/28 00:57:16    638s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[04/28 00:57:16    638s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[04/28 00:57:16    638s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[04/28 00:57:16    638s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[04/28 00:57:16    638s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[04/28 00:57:16    638s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[04/28 00:57:16    638s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[04/28 00:57:16    638s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[04/28 00:57:16    638s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[04/28 00:57:16    638s] (I)      +-----+----+---------+---------+--------+-------+
[04/28 00:57:16    638s] (I)      Started Import and model ( Curr Mem: 2463.86 MB )
[04/28 00:57:16    638s] (I)      Default pattern map key = tpu_top_default.
[04/28 00:57:16    638s] (I)      == Non-default Options ==
[04/28 00:57:16    638s] (I)      Maximum routing layer                              : 11
[04/28 00:57:16    638s] (I)      Number of threads                                  : 1
[04/28 00:57:16    638s] (I)      Use non-blocking free Dbs wires                    : false
[04/28 00:57:16    638s] (I)      Method to set GCell size                           : row
[04/28 00:57:16    638s] (I)      Counted 109417 PG shapes. We will not process PG shapes layer by layer.
[04/28 00:57:16    638s] (I)      Use row-based GCell size
[04/28 00:57:16    638s] (I)      Use row-based GCell align
[04/28 00:57:16    638s] (I)      layer 0 area = 80000
[04/28 00:57:16    638s] (I)      layer 1 area = 80000
[04/28 00:57:16    638s] (I)      layer 2 area = 80000
[04/28 00:57:16    638s] (I)      layer 3 area = 80000
[04/28 00:57:16    638s] (I)      layer 4 area = 80000
[04/28 00:57:16    638s] (I)      layer 5 area = 80000
[04/28 00:57:16    638s] (I)      layer 6 area = 80000
[04/28 00:57:16    638s] (I)      layer 7 area = 80000
[04/28 00:57:16    638s] (I)      layer 8 area = 80000
[04/28 00:57:16    638s] (I)      layer 9 area = 400000
[04/28 00:57:16    638s] (I)      layer 10 area = 400000
[04/28 00:57:16    638s] (I)      GCell unit size   : 3420
[04/28 00:57:16    638s] (I)      GCell multiplier  : 1
[04/28 00:57:16    638s] (I)      GCell row height  : 3420
[04/28 00:57:16    638s] (I)      Actual row height : 3420
[04/28 00:57:16    638s] (I)      GCell align ref   : 20000 20140
[04/28 00:57:16    638s] [NR-eGR] Track table information for default rule: 
[04/28 00:57:16    638s] [NR-eGR] Metal1 has single uniform track structure
[04/28 00:57:16    638s] [NR-eGR] Metal2 has single uniform track structure
[04/28 00:57:16    638s] [NR-eGR] Metal3 has single uniform track structure
[04/28 00:57:16    638s] [NR-eGR] Metal4 has single uniform track structure
[04/28 00:57:16    638s] [NR-eGR] Metal5 has single uniform track structure
[04/28 00:57:16    638s] [NR-eGR] Metal6 has single uniform track structure
[04/28 00:57:16    638s] [NR-eGR] Metal7 has single uniform track structure
[04/28 00:57:16    638s] [NR-eGR] Metal8 has single uniform track structure
[04/28 00:57:16    638s] [NR-eGR] Metal9 has single uniform track structure
[04/28 00:57:16    638s] [NR-eGR] Metal10 has single uniform track structure
[04/28 00:57:16    638s] [NR-eGR] Metal11 has single uniform track structure
[04/28 00:57:16    638s] (I)      ==================== Default via =====================
[04/28 00:57:16    638s] (I)      +----+------------------+----------------------------+
[04/28 00:57:16    638s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[04/28 00:57:16    638s] (I)      +----+------------------+----------------------------+
[04/28 00:57:16    638s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[04/28 00:57:16    638s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[04/28 00:57:16    638s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[04/28 00:57:16    638s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[04/28 00:57:16    638s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[04/28 00:57:16    638s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[04/28 00:57:16    638s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[04/28 00:57:16    638s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[04/28 00:57:16    638s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[04/28 00:57:16    638s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[04/28 00:57:16    638s] (I)      +----+------------------+----------------------------+
[04/28 00:57:16    638s] [NR-eGR] Read 205543 PG shapes
[04/28 00:57:16    638s] [NR-eGR] Read 0 clock shapes
[04/28 00:57:16    638s] [NR-eGR] Read 0 other shapes
[04/28 00:57:16    638s] [NR-eGR] #Routing Blockages  : 0
[04/28 00:57:16    638s] [NR-eGR] #Instance Blockages : 0
[04/28 00:57:16    638s] [NR-eGR] #PG Blockages       : 205543
[04/28 00:57:16    638s] [NR-eGR] #Halo Blockages     : 0
[04/28 00:57:16    638s] [NR-eGR] #Boundary Blockages : 0
[04/28 00:57:16    638s] [NR-eGR] #Clock Blockages    : 0
[04/28 00:57:16    638s] [NR-eGR] #Other Blockages    : 0
[04/28 00:57:16    638s] (I)      Design has 0 blackboxes considered as all layer blockages.
[04/28 00:57:16    638s] [NR-eGR] Num Prerouted Nets = 1  Num Prerouted Wires = 8920
[04/28 00:57:16    638s] [NR-eGR] Read 29648 nets ( ignored 1 )
[04/28 00:57:16    638s] (I)      early_global_route_priority property id does not exist.
[04/28 00:57:16    638s] (I)      Read Num Blocks=205543  Num Prerouted Wires=8920  Num CS=0
[04/28 00:57:16    638s] (I)      Layer 1 (V) : #blockages 24104 : #preroutes 7389
[04/28 00:57:16    638s] (I)      Layer 2 (H) : #blockages 24104 : #preroutes 1504
[04/28 00:57:16    638s] (I)      Layer 3 (V) : #blockages 24104 : #preroutes 27
[04/28 00:57:16    638s] (I)      Layer 4 (H) : #blockages 24104 : #preroutes 0
[04/28 00:57:16    638s] (I)      Layer 5 (V) : #blockages 24104 : #preroutes 0
[04/28 00:57:16    638s] (I)      Layer 6 (H) : #blockages 24104 : #preroutes 0
[04/28 00:57:16    638s] (I)      Layer 7 (V) : #blockages 24104 : #preroutes 0
[04/28 00:57:16    638s] (I)      Layer 8 (H) : #blockages 24104 : #preroutes 0
[04/28 00:57:16    638s] (I)      Layer 9 (V) : #blockages 12445 : #preroutes 0
[04/28 00:57:16    638s] (I)      Layer 10 (H) : #blockages 266 : #preroutes 0
[04/28 00:57:16    638s] (I)      Number of ignored nets                =      1
[04/28 00:57:16    638s] (I)      Number of connected nets              =      0
[04/28 00:57:16    638s] (I)      Number of fixed nets                  =      1.  Ignored: Yes
[04/28 00:57:16    638s] (I)      Number of clock nets                  =      1.  Ignored: No
[04/28 00:57:16    638s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[04/28 00:57:16    638s] (I)      Number of special nets                =      0.  Ignored: Yes
[04/28 00:57:16    638s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[04/28 00:57:16    638s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[04/28 00:57:16    638s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[04/28 00:57:16    638s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[04/28 00:57:16    638s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/28 00:57:16    638s] (I)      Ndr track 0 does not exist
[04/28 00:57:16    638s] (I)      ---------------------Grid Graph Info--------------------
[04/28 00:57:16    638s] (I)      Routing area        : (0, 0) - (672800, 666140)
[04/28 00:57:16    638s] (I)      Core area           : (20000, 20140) - (652800, 646000)
[04/28 00:57:16    638s] (I)      Site width          :   400  (dbu)
[04/28 00:57:16    638s] (I)      Row height          :  3420  (dbu)
[04/28 00:57:16    638s] (I)      GCell row height    :  3420  (dbu)
[04/28 00:57:16    638s] (I)      GCell width         :  3420  (dbu)
[04/28 00:57:16    638s] (I)      GCell height        :  3420  (dbu)
[04/28 00:57:16    638s] (I)      Grid                :   196   194    11
[04/28 00:57:16    638s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[04/28 00:57:16    638s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[04/28 00:57:16    638s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[04/28 00:57:16    638s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[04/28 00:57:16    638s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[04/28 00:57:16    638s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[04/28 00:57:16    638s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[04/28 00:57:16    638s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200  1330
[04/28 00:57:16    638s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[04/28 00:57:16    638s] (I)      Total num of tracks :  1753  1682  1753  1682  1753  1682  1753  1682  1753   672   700
[04/28 00:57:16    638s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[04/28 00:57:16    638s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[04/28 00:57:16    638s] (I)      --------------------------------------------------------
[04/28 00:57:16    638s] 
[04/28 00:57:16    638s] [NR-eGR] ============ Routing rule table ============
[04/28 00:57:16    638s] [NR-eGR] Rule id: 0  Nets: 29647
[04/28 00:57:16    638s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[04/28 00:57:16    638s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[04/28 00:57:16    638s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[04/28 00:57:16    638s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[04/28 00:57:16    638s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[04/28 00:57:16    638s] [NR-eGR] ========================================
[04/28 00:57:16    638s] [NR-eGR] 
[04/28 00:57:16    638s] (I)      =============== Blocked Tracks ===============
[04/28 00:57:16    638s] (I)      +-------+---------+----------+---------------+
[04/28 00:57:16    638s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[04/28 00:57:16    638s] (I)      +-------+---------+----------+---------------+
[04/28 00:57:16    638s] (I)      |     1 |       0 |        0 |         0.00% |
[04/28 00:57:16    638s] (I)      |     2 |  326308 |    73784 |        22.61% |
[04/28 00:57:16    638s] (I)      |     3 |  343588 |    30360 |         8.84% |
[04/28 00:57:16    638s] (I)      |     4 |  326308 |    73784 |        22.61% |
[04/28 00:57:16    638s] (I)      |     5 |  343588 |    30360 |         8.84% |
[04/28 00:57:16    638s] (I)      |     6 |  326308 |    73784 |        22.61% |
[04/28 00:57:16    638s] (I)      |     7 |  343588 |    30360 |         8.84% |
[04/28 00:57:16    638s] (I)      |     8 |  326308 |    73784 |        22.61% |
[04/28 00:57:16    638s] (I)      |     9 |  343588 |    31464 |         9.16% |
[04/28 00:57:16    638s] (I)      |    10 |  130368 |    37453 |        28.73% |
[04/28 00:57:16    638s] (I)      |    11 |  137200 |     1880 |         1.37% |
[04/28 00:57:16    638s] (I)      +-------+---------+----------+---------------+
[04/28 00:57:16    638s] (I)      Finished Import and model ( CPU: 0.23 sec, Real: 0.24 sec, Curr Mem: 2483.97 MB )
[04/28 00:57:16    638s] (I)      Reset routing kernel
[04/28 00:57:16    638s] (I)      Started Global Routing ( Curr Mem: 2483.97 MB )
[04/28 00:57:16    638s] (I)      totalPins=88759  totalGlobalPin=83897 (94.52%)
[04/28 00:57:16    638s] (I)      total 2D Cap : 2742485 = (1438962 H, 1303523 V)
[04/28 00:57:16    638s] (I)      
[04/28 00:57:16    638s] (I)      ============  Phase 1a Route ============
[04/28 00:57:16    638s] [NR-eGR] Layer group 1: route 29647 net(s) in layer range [2, 11]
[04/28 00:57:16    638s] (I)      Usage: 237646 = (119763 H, 117883 V) = (8.32% H, 9.04% V) = (2.048e+05um H, 2.016e+05um V)
[04/28 00:57:16    638s] (I)      
[04/28 00:57:16    638s] (I)      ============  Phase 1b Route ============
[04/28 00:57:16    638s] (I)      Usage: 237646 = (119763 H, 117883 V) = (8.32% H, 9.04% V) = (2.048e+05um H, 2.016e+05um V)
[04/28 00:57:16    638s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.063747e+05um
[04/28 00:57:16    638s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[04/28 00:57:16    638s] (I)      Congestion threshold : each 60.00, sum 90.00
[04/28 00:57:16    638s] (I)      
[04/28 00:57:16    638s] (I)      ============  Phase 1c Route ============
[04/28 00:57:16    638s] (I)      Usage: 237646 = (119763 H, 117883 V) = (8.32% H, 9.04% V) = (2.048e+05um H, 2.016e+05um V)
[04/28 00:57:16    638s] (I)      
[04/28 00:57:16    638s] (I)      ============  Phase 1d Route ============
[04/28 00:57:16    638s] (I)      Usage: 237646 = (119763 H, 117883 V) = (8.32% H, 9.04% V) = (2.048e+05um H, 2.016e+05um V)
[04/28 00:57:16    638s] (I)      
[04/28 00:57:16    638s] (I)      ============  Phase 1e Route ============
[04/28 00:57:16    638s] (I)      Usage: 237646 = (119763 H, 117883 V) = (8.32% H, 9.04% V) = (2.048e+05um H, 2.016e+05um V)
[04/28 00:57:16    638s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.063747e+05um
[04/28 00:57:16    638s] (I)      
[04/28 00:57:16    638s] (I)      ============  Phase 1l Route ============
[04/28 00:57:16    639s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[04/28 00:57:16    639s] (I)      Layer  2:     304704    100168        11           0      323429    ( 0.00%) 
[04/28 00:57:16    639s] (I)      Layer  3:     328081     96018         0           0      340470    ( 0.00%) 
[04/28 00:57:16    639s] (I)      Layer  4:     304704     52964         0           0      323429    ( 0.00%) 
[04/28 00:57:16    639s] (I)      Layer  5:     328081     27514         0           0      340470    ( 0.00%) 
[04/28 00:57:16    639s] (I)      Layer  6:     304704      4395         0           0      323429    ( 0.00%) 
[04/28 00:57:16    639s] (I)      Layer  7:     328081      3035         0           0      340470    ( 0.00%) 
[04/28 00:57:16    639s] (I)      Layer  8:     304704        22         0           0      323429    ( 0.00%) 
[04/28 00:57:16    639s] (I)      Layer  9:     327627       213         0           0      340470    ( 0.00%) 
[04/28 00:57:16    639s] (I)      Layer 10:      92243         0         0        6327      123045    ( 4.89%) 
[04/28 00:57:16    639s] (I)      Layer 11:     134620         0         0         673      135515    ( 0.49%) 
[04/28 00:57:16    639s] (I)      Total:       2757549    284329        11        7000     2914154    ( 0.24%) 
[04/28 00:57:16    639s] (I)      
[04/28 00:57:16    639s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/28 00:57:16    639s] [NR-eGR]                        OverCon            
[04/28 00:57:16    639s] [NR-eGR]                         #Gcell     %Gcell
[04/28 00:57:16    639s] [NR-eGR]        Layer             (1-2)    OverCon
[04/28 00:57:16    639s] [NR-eGR] ----------------------------------------------
[04/28 00:57:16    639s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[04/28 00:57:16    639s] [NR-eGR]  Metal2 ( 2)        10( 0.03%)   ( 0.03%) 
[04/28 00:57:16    639s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[04/28 00:57:16    639s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[04/28 00:57:16    639s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[04/28 00:57:16    639s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[04/28 00:57:16    639s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[04/28 00:57:16    639s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[04/28 00:57:16    639s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[04/28 00:57:16    639s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[04/28 00:57:16    639s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[04/28 00:57:16    639s] [NR-eGR] ----------------------------------------------
[04/28 00:57:16    639s] [NR-eGR]        Total        10( 0.00%)   ( 0.00%) 
[04/28 00:57:16    639s] [NR-eGR] 
[04/28 00:57:16    639s] (I)      Finished Global Routing ( CPU: 0.34 sec, Real: 0.35 sec, Curr Mem: 2483.97 MB )
[04/28 00:57:16    639s] (I)      total 2D Cap : 2780310 = (1455947 H, 1324363 V)
[04/28 00:57:16    639s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[04/28 00:57:16    639s] Early Global Route congestion estimation runtime: 0.60 seconds, mem = 2484.0M
[04/28 00:57:16    639s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:0.590, REAL:0.600, MEM:2484.0M, EPOCH TIME: 1745816236.739798
[04/28 00:57:16    639s] OPERPROF: Starting HotSpotCal at level 1, MEM:2484.0M, EPOCH TIME: 1745816236.739873
[04/28 00:57:16    639s] [hotspot] +------------+---------------+---------------+
[04/28 00:57:16    639s] [hotspot] |            |   max hotspot | total hotspot |
[04/28 00:57:16    639s] [hotspot] +------------+---------------+---------------+
[04/28 00:57:16    639s] [hotspot] | normalized |          0.00 |          0.00 |
[04/28 00:57:16    639s] [hotspot] +------------+---------------+---------------+
[04/28 00:57:16    639s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/28 00:57:16    639s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/28 00:57:16    639s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.004, MEM:2484.0M, EPOCH TIME: 1745816236.744059
[04/28 00:57:16    639s] Skipped repairing congestion.
[04/28 00:57:16    639s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2484.0M, EPOCH TIME: 1745816236.744181
[04/28 00:57:16    639s] Starting Early Global Route wiring: mem = 2484.0M
[04/28 00:57:16    639s] (I)      ============= Track Assignment ============
[04/28 00:57:16    639s] (I)      Started Track Assignment (1T) ( Curr Mem: 2483.97 MB )
[04/28 00:57:16    639s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[04/28 00:57:16    639s] (I)      Run Multi-thread track assignment
[04/28 00:57:17    639s] (I)      Finished Track Assignment (1T) ( CPU: 0.31 sec, Real: 0.31 sec, Curr Mem: 2483.97 MB )
[04/28 00:57:17    639s] (I)      Started Export ( Curr Mem: 2483.97 MB )
[04/28 00:57:17    639s] [NR-eGR]                  Length (um)    Vias 
[04/28 00:57:17    639s] [NR-eGR] -------------------------------------
[04/28 00:57:17    639s] [NR-eGR]  Metal1   (1H)             0   91024 
[04/28 00:57:17    639s] [NR-eGR]  Metal2   (2V)        127116  130812 
[04/28 00:57:17    639s] [NR-eGR]  Metal3   (3H)        165537   11780 
[04/28 00:57:17    639s] [NR-eGR]  Metal4   (4V)         88925    4230 
[04/28 00:57:17    639s] [NR-eGR]  Metal5   (5H)         46862     555 
[04/28 00:57:17    639s] [NR-eGR]  Metal6   (6V)          7344     354 
[04/28 00:57:17    639s] [NR-eGR]  Metal7   (7H)          5193      31 
[04/28 00:57:17    639s] [NR-eGR]  Metal8   (8V)            21      29 
[04/28 00:57:17    639s] [NR-eGR]  Metal9   (9H)           369       2 
[04/28 00:57:17    639s] [NR-eGR]  Metal10  (10V)            1       0 
[04/28 00:57:17    639s] [NR-eGR]  Metal11  (11H)            0       0 
[04/28 00:57:17    639s] [NR-eGR] -------------------------------------
[04/28 00:57:17    639s] [NR-eGR]           Total       441368  238817 
[04/28 00:57:17    639s] [NR-eGR] --------------------------------------------------------------------------
[04/28 00:57:17    639s] [NR-eGR] Total half perimeter of net bounding box: 376281um
[04/28 00:57:17    639s] [NR-eGR] Total length: 441368um, number of vias: 238817
[04/28 00:57:17    639s] [NR-eGR] --------------------------------------------------------------------------
[04/28 00:57:17    639s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[04/28 00:57:17    639s] [NR-eGR] --------------------------------------------------------------------------
[04/28 00:57:17    639s] (I)      Finished Export ( CPU: 0.27 sec, Real: 0.28 sec, Curr Mem: 2483.97 MB )
[04/28 00:57:17    639s] Early Global Route wiring runtime: 0.64 seconds, mem = 2478.0M
[04/28 00:57:17    639s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.640, REAL:0.644, MEM:2478.0M, EPOCH TIME: 1745816237.388267
[04/28 00:57:17    639s] Tdgp not successfully inited but do clear! skip clearing
[04/28 00:57:17    639s] End of congRepair (cpu=0:00:01.3, real=0:00:01.0)
[04/28 00:57:17    639s] *** IncrReplace #1 [finish] (ClockClustering #1 / ccopt_design #1) : cpu/real = 0:00:01.3/0:00:01.3 (1.0), totSession cpu/real = 0:10:39.7/0:11:42.8 (0.9), mem = 2478.0M
[04/28 00:57:17    639s] 
[04/28 00:57:17    639s] =============================================================================================
[04/28 00:57:17    639s]  Step TAT Report : IncrReplace #1 / ClockClustering #1 / ccopt_design #1
[04/28 00:57:17    639s]                                                                                 21.17-s075_1
[04/28 00:57:17    639s] =============================================================================================
[04/28 00:57:17    639s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/28 00:57:17    639s] ---------------------------------------------------------------------------------------------
[04/28 00:57:17    639s] [ MISC                   ]          0:00:01.3  ( 100.0 % )     0:00:01.3 /  0:00:01.3    1.0
[04/28 00:57:17    639s] ---------------------------------------------------------------------------------------------
[04/28 00:57:17    639s]  IncrReplace #1 TOTAL               0:00:01.3  ( 100.0 % )     0:00:01.3 /  0:00:01.3    1.0
[04/28 00:57:17    639s] ---------------------------------------------------------------------------------------------
[04/28 00:57:17    639s] 
[04/28 00:57:17    639s]     Congestion Repair done. (took cpu=0:00:01.3 real=0:00:01.3)
[04/28 00:57:17    639s]   CCOpt: Starting congestion repair using flow wrapper done.
[04/28 00:57:17    639s] OPERPROF: Starting DPlace-Init at level 1, MEM:2478.0M, EPOCH TIME: 1745816237.411006
[04/28 00:57:17    639s] Processing tracks to init pin-track alignment.
[04/28 00:57:17    639s] z: 2, totalTracks: 1
[04/28 00:57:17    639s] z: 4, totalTracks: 1
[04/28 00:57:17    639s] z: 6, totalTracks: 1
[04/28 00:57:17    639s] z: 8, totalTracks: 1
[04/28 00:57:17    639s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[04/28 00:57:17    639s] All LLGs are deleted
[04/28 00:57:17    639s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:57:17    639s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:57:17    639s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2478.0M, EPOCH TIME: 1745816237.422560
[04/28 00:57:17    639s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2478.0M, EPOCH TIME: 1745816237.422912
[04/28 00:57:17    639s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2478.0M, EPOCH TIME: 1745816237.428219
[04/28 00:57:17    639s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:57:17    639s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:57:17    639s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2478.0M, EPOCH TIME: 1745816237.429938
[04/28 00:57:17    639s] Max number of tech site patterns supported in site array is 256.
[04/28 00:57:17    639s] Core basic site is CoreSite
[04/28 00:57:17    639s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2478.0M, EPOCH TIME: 1745816237.454059
[04/28 00:57:17    639s] After signature check, allow fast init is true, keep pre-filter is true.
[04/28 00:57:17    639s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/28 00:57:17    639s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.020, MEM:2478.0M, EPOCH TIME: 1745816237.474384
[04/28 00:57:17    639s] Fast DP-INIT is on for default
[04/28 00:57:17    639s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/28 00:57:17    639s] Atter site array init, number of instance map data is 0.
[04/28 00:57:17    639s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.050, REAL:0.052, MEM:2478.0M, EPOCH TIME: 1745816237.481486
[04/28 00:57:17    639s] 
[04/28 00:57:17    639s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/28 00:57:17    639s] 
[04/28 00:57:17    639s]  Skipping Bad Lib Cell Checking (CMU) !
[04/28 00:57:17    639s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.064, MEM:2478.0M, EPOCH TIME: 1745816237.492560
[04/28 00:57:17    639s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2478.0M, EPOCH TIME: 1745816237.492639
[04/28 00:57:17    639s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2478.0M, EPOCH TIME: 1745816237.492986
[04/28 00:57:17    639s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2478.0MB).
[04/28 00:57:17    639s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.090, REAL:0.085, MEM:2478.0M, EPOCH TIME: 1745816237.496039
[04/28 00:57:17    639s]   Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:02.5 real=0:00:02.5)
[04/28 00:57:17    639s]   Leaving CCOpt scope - extractRC...
[04/28 00:57:17    639s]   Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
[04/28 00:57:17    639s] Extraction called for design 'tpu_top' of instances=25516 and nets=29669 using extraction engine 'pre_route' .
[04/28 00:57:17    639s] pre_route RC Extraction called for design tpu_top.
[04/28 00:57:17    639s] RC Extraction called in multi-corner(1) mode.
[04/28 00:57:17    639s] RCMode: PreRoute
[04/28 00:57:17    639s]       RC Corner Indexes            0   
[04/28 00:57:17    639s] Capacitance Scaling Factor   : 1.00000 
[04/28 00:57:17    639s] Resistance Scaling Factor    : 1.00000 
[04/28 00:57:17    639s] Clock Cap. Scaling Factor    : 1.00000 
[04/28 00:57:17    639s] Clock Res. Scaling Factor    : 1.00000 
[04/28 00:57:17    639s] Shrink Factor                : 0.90000
[04/28 00:57:17    639s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/28 00:57:17    639s] Using capacitance table file ...
[04/28 00:57:17    639s] 
[04/28 00:57:17    639s] Trim Metal Layers:
[04/28 00:57:17    639s] LayerId::1 widthSet size::4
[04/28 00:57:17    639s] LayerId::2 widthSet size::4
[04/28 00:57:17    639s] LayerId::3 widthSet size::4
[04/28 00:57:17    639s] LayerId::4 widthSet size::4
[04/28 00:57:17    639s] LayerId::5 widthSet size::4
[04/28 00:57:17    639s] LayerId::6 widthSet size::4
[04/28 00:57:17    639s] LayerId::7 widthSet size::5
[04/28 00:57:17    639s] LayerId::8 widthSet size::5
[04/28 00:57:17    639s] LayerId::9 widthSet size::5
[04/28 00:57:17    639s] LayerId::10 widthSet size::4
[04/28 00:57:17    639s] LayerId::11 widthSet size::3
[04/28 00:57:17    639s] eee: pegSigSF::1.070000
[04/28 00:57:17    639s] Updating RC grid for preRoute extraction ...
[04/28 00:57:17    639s] Initializing multi-corner capacitance tables ... 
[04/28 00:57:17    640s] Initializing multi-corner resistance tables ...
[04/28 00:57:17    640s] Creating RPSQ from WeeR and WRes ...
[04/28 00:57:18    640s] eee: l::1 avDens::0.101212 usedTrk::3461.442719 availTrk::34200.000000 sigTrk::3461.442719
[04/28 00:57:18    640s] eee: l::2 avDens::0.225453 usedTrk::7479.176508 availTrk::33174.000000 sigTrk::7479.176508
[04/28 00:57:18    640s] eee: l::3 avDens::0.276149 usedTrk::9767.382016 availTrk::35370.000000 sigTrk::9767.382016
[04/28 00:57:18    640s] eee: l::4 avDens::0.155978 usedTrk::5267.752257 availTrk::33772.500000 sigTrk::5267.752257
[04/28 00:57:18    640s] eee: l::5 avDens::0.097204 usedTrk::2755.737945 availTrk::28350.000000 sigTrk::2755.737945
[04/28 00:57:18    640s] eee: l::6 avDens::0.026028 usedTrk::429.493860 availTrk::16501.500000 sigTrk::429.493860
[04/28 00:57:18    640s] eee: l::7 avDens::0.039238 usedTrk::303.702925 availTrk::7740.000000 sigTrk::303.702925
[04/28 00:57:18    640s] eee: l::8 avDens::0.001610 usedTrk::1.239181 availTrk::769.500000 sigTrk::1.239181
[04/28 00:57:18    640s] eee: l::9 avDens::0.015981 usedTrk::21.574269 availTrk::1350.000000 sigTrk::21.574269
[04/28 00:57:18    640s] eee: l::10 avDens::0.182734 usedTrk::2499.794884 availTrk::13680.000000 sigTrk::2499.794884
[04/28 00:57:18    640s] eee: l::11 avDens::0.052558 usedTrk::113.525817 availTrk::2160.000000 sigTrk::113.525817
[04/28 00:57:18    640s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[04/28 00:57:18    640s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.249087 uaWl=1.000000 uaWlH=0.344500 aWlH=0.000000 lMod=0 pMax=0.835300 pMod=82 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[04/28 00:57:18    640s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 2477.973M)
[04/28 00:57:18    640s]   Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
[04/28 00:57:18    640s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.7 real=0:00:00.7)
[04/28 00:57:18    640s]   Clock tree timing engine global stage delay update for max_delay:setup.late...
[04/28 00:57:18    640s] End AAE Lib Interpolated Model. (MEM=2477.97 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/28 00:57:18    640s]   Clock tree timing engine global stage delay update for max_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/28 00:57:18    640s]   Clock DAG stats after clustering cong repair call:
[04/28 00:57:18    640s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/28 00:57:18    640s]     sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
[04/28 00:57:18    640s]     misc counts      : r=1, pp=4
[04/28 00:57:18    640s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/28 00:57:18    640s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/28 00:57:18    640s]     sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[04/28 00:57:18    640s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[04/28 00:57:18    640s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/28 00:57:18    640s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/28 00:57:18    640s]   Clock DAG net violations after clustering cong repair call:
[04/28 00:57:18    640s]     Fanout : {count=1, worst=[2741]} avg=2741 sd=0 sum=2741
[04/28 00:57:18    640s]   Clock DAG primary half-corner transition distribution after clustering cong repair call:
[04/28 00:57:18    640s]     Leaf : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/28 00:57:18    640s]   Clock DAG hash after clustering cong repair call: 14054389301455030387 15502844478778872150
[04/28 00:57:18    640s]   CTS services accumulated run-time stats after clustering cong repair call:
[04/28 00:57:18    640s]     delay calculator: calls=9360, total_wall_time=0.190s, mean_wall_time=0.020ms
[04/28 00:57:18    640s]     legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/28 00:57:18    640s]     steiner router: calls=9354, total_wall_time=0.078s, mean_wall_time=0.008ms
[04/28 00:57:18    640s]   Primary reporting skew groups after clustering cong repair call:
[04/28 00:57:18    640s]     skew_group clk/sdc_cons: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[04/28 00:57:18    640s]         min path sink: write_out/sram_write_enable_c0_reg/CK
[04/28 00:57:18    640s]         max path sink: write_out/sram_write_enable_c0_reg/CK
[04/28 00:57:18    640s]   Skew group summary after clustering cong repair call:
[04/28 00:57:18    640s]     skew_group clk/sdc_cons: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[04/28 00:57:18    640s]   CongRepair After Initial Clustering done. (took cpu=0:00:03.4 real=0:00:03.4)
[04/28 00:57:18    640s]   Stage::Clustering done. (took cpu=0:00:05.4 real=0:00:05.4)
[04/28 00:57:18    640s]   Stage::DRV Fixing...
[04/28 00:57:18    640s]   Fixing clock tree slew time and max cap violations...
[04/28 00:57:18    640s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations': 14054389301455030387 15502844478778872150
[04/28 00:57:18    640s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations':
[04/28 00:57:18    640s]       delay calculator: calls=9360, total_wall_time=0.190s, mean_wall_time=0.020ms
[04/28 00:57:18    640s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/28 00:57:18    640s]       steiner router: calls=9354, total_wall_time=0.078s, mean_wall_time=0.008ms
[04/28 00:57:18    640s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[04/28 00:57:18    640s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[04/28 00:57:18    640s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/28 00:57:18    640s]       sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
[04/28 00:57:18    640s]       misc counts      : r=1, pp=4
[04/28 00:57:18    640s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/28 00:57:18    640s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/28 00:57:18    640s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[04/28 00:57:18    640s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[04/28 00:57:18    640s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/28 00:57:18    640s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/28 00:57:18    640s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations':
[04/28 00:57:18    640s]       Fanout : {count=1, worst=[2741]} avg=2741 sd=0 sum=2741
[04/28 00:57:18    640s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[04/28 00:57:18    640s]       Leaf : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/28 00:57:18    640s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations': 14054389301455030387 15502844478778872150
[04/28 00:57:18    640s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations':
[04/28 00:57:18    640s]       delay calculator: calls=9360, total_wall_time=0.190s, mean_wall_time=0.020ms
[04/28 00:57:18    640s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/28 00:57:18    640s]       steiner router: calls=9354, total_wall_time=0.078s, mean_wall_time=0.008ms
[04/28 00:57:18    640s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
[04/28 00:57:18    640s]       skew_group clk/sdc_cons: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.102]
[04/28 00:57:18    640s]           min path sink: write_out/sram_write_enable_c0_reg/CK
[04/28 00:57:18    640s]           max path sink: write_out/sram_write_enable_c0_reg/CK
[04/28 00:57:18    640s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[04/28 00:57:18    640s]       skew_group clk/sdc_cons: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.102]
[04/28 00:57:18    640s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/28 00:57:18    640s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/28 00:57:18    640s]   Fixing clock tree slew time and max cap violations - detailed pass...
[04/28 00:57:18    640s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations - detailed pass': 14054389301455030387 15502844478778872150
[04/28 00:57:18    640s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations - detailed pass':
[04/28 00:57:18    640s]       delay calculator: calls=9360, total_wall_time=0.190s, mean_wall_time=0.020ms
[04/28 00:57:18    640s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/28 00:57:18    640s]       steiner router: calls=9354, total_wall_time=0.078s, mean_wall_time=0.008ms
[04/28 00:57:18    640s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[04/28 00:57:18    640s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[04/28 00:57:18    640s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/28 00:57:18    640s]       sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
[04/28 00:57:18    640s]       misc counts      : r=1, pp=4
[04/28 00:57:18    640s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/28 00:57:18    640s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/28 00:57:18    640s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[04/28 00:57:18    640s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[04/28 00:57:18    640s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/28 00:57:18    640s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/28 00:57:18    640s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass':
[04/28 00:57:18    640s]       Fanout : {count=1, worst=[2741]} avg=2741 sd=0 sum=2741
[04/28 00:57:18    640s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[04/28 00:57:18    640s]       Leaf : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/28 00:57:18    640s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations - detailed pass': 14054389301455030387 15502844478778872150
[04/28 00:57:18    640s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[04/28 00:57:18    640s]       delay calculator: calls=9360, total_wall_time=0.190s, mean_wall_time=0.020ms
[04/28 00:57:18    640s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/28 00:57:18    640s]       steiner router: calls=9354, total_wall_time=0.078s, mean_wall_time=0.008ms
[04/28 00:57:18    640s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
[04/28 00:57:18    640s]       skew_group clk/sdc_cons: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[04/28 00:57:18    640s]           min path sink: write_out/sram_write_enable_c0_reg/CK
[04/28 00:57:18    640s]           max path sink: write_out/sram_write_enable_c0_reg/CK
[04/28 00:57:18    640s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[04/28 00:57:18    640s]       skew_group clk/sdc_cons: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[04/28 00:57:18    640s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/28 00:57:18    640s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/28 00:57:18    640s]   Stage::DRV Fixing done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/28 00:57:18    640s]   Stage::Insertion Delay Reduction...
[04/28 00:57:18    640s]   Removing unnecessary root buffering...
[04/28 00:57:18    640s]     Clock DAG hash before 'Removing unnecessary root buffering': 14054389301455030387 15502844478778872150
[04/28 00:57:18    640s]     CTS services accumulated run-time stats before 'Removing unnecessary root buffering':
[04/28 00:57:18    640s]       delay calculator: calls=9360, total_wall_time=0.190s, mean_wall_time=0.020ms
[04/28 00:57:18    640s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/28 00:57:18    640s]       steiner router: calls=9354, total_wall_time=0.078s, mean_wall_time=0.008ms
[04/28 00:57:18    640s]     Clock DAG stats after 'Removing unnecessary root buffering':
[04/28 00:57:18    640s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/28 00:57:18    640s]       sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
[04/28 00:57:18    640s]       misc counts      : r=1, pp=4
[04/28 00:57:18    640s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/28 00:57:18    640s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/28 00:57:18    640s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[04/28 00:57:18    640s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[04/28 00:57:18    640s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/28 00:57:18    640s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/28 00:57:18    640s]     Clock DAG net violations after 'Removing unnecessary root buffering':
[04/28 00:57:18    640s]       Fanout : {count=1, worst=[2741]} avg=2741 sd=0 sum=2741
[04/28 00:57:18    640s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[04/28 00:57:18    640s]       Leaf : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/28 00:57:18    640s]     Clock DAG hash after 'Removing unnecessary root buffering': 14054389301455030387 15502844478778872150
[04/28 00:57:18    640s]     CTS services accumulated run-time stats after 'Removing unnecessary root buffering':
[04/28 00:57:18    640s]       delay calculator: calls=9360, total_wall_time=0.190s, mean_wall_time=0.020ms
[04/28 00:57:18    640s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/28 00:57:18    640s]       steiner router: calls=9354, total_wall_time=0.078s, mean_wall_time=0.008ms
[04/28 00:57:18    640s]     Primary reporting skew groups after 'Removing unnecessary root buffering':
[04/28 00:57:18    640s]       skew_group clk/sdc_cons: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.102]
[04/28 00:57:18    640s]           min path sink: write_out/sram_write_enable_c0_reg/CK
[04/28 00:57:18    640s]           max path sink: write_out/sram_write_enable_c0_reg/CK
[04/28 00:57:18    640s]     Skew group summary after 'Removing unnecessary root buffering':
[04/28 00:57:18    640s]       skew_group clk/sdc_cons: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.102]
[04/28 00:57:18    640s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/28 00:57:18    640s]   Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/28 00:57:18    640s]   Removing unconstrained drivers...
[04/28 00:57:18    640s]     Clock DAG hash before 'Removing unconstrained drivers': 14054389301455030387 15502844478778872150
[04/28 00:57:18    640s]     CTS services accumulated run-time stats before 'Removing unconstrained drivers':
[04/28 00:57:18    640s]       delay calculator: calls=9360, total_wall_time=0.190s, mean_wall_time=0.020ms
[04/28 00:57:18    640s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/28 00:57:18    640s]       steiner router: calls=9354, total_wall_time=0.078s, mean_wall_time=0.008ms
[04/28 00:57:18    640s]     Clock DAG stats after 'Removing unconstrained drivers':
[04/28 00:57:18    640s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/28 00:57:18    640s]       sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
[04/28 00:57:18    640s]       misc counts      : r=1, pp=4
[04/28 00:57:18    640s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/28 00:57:18    640s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/28 00:57:18    640s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[04/28 00:57:18    640s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[04/28 00:57:18    640s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/28 00:57:18    640s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/28 00:57:18    640s]     Clock DAG net violations after 'Removing unconstrained drivers':
[04/28 00:57:18    640s]       Fanout : {count=1, worst=[2741]} avg=2741 sd=0 sum=2741
[04/28 00:57:18    640s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[04/28 00:57:18    640s]       Leaf : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/28 00:57:18    640s]     Clock DAG hash after 'Removing unconstrained drivers': 14054389301455030387 15502844478778872150
[04/28 00:57:18    640s]     CTS services accumulated run-time stats after 'Removing unconstrained drivers':
[04/28 00:57:18    640s]       delay calculator: calls=9360, total_wall_time=0.190s, mean_wall_time=0.020ms
[04/28 00:57:18    640s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/28 00:57:18    640s]       steiner router: calls=9354, total_wall_time=0.078s, mean_wall_time=0.008ms
[04/28 00:57:18    640s]     Primary reporting skew groups after 'Removing unconstrained drivers':
[04/28 00:57:18    640s]       skew_group clk/sdc_cons: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.102]
[04/28 00:57:18    640s]           min path sink: write_out/sram_write_enable_c0_reg/CK
[04/28 00:57:18    640s]           max path sink: write_out/sram_write_enable_c0_reg/CK
[04/28 00:57:18    640s]     Skew group summary after 'Removing unconstrained drivers':
[04/28 00:57:18    640s]       skew_group clk/sdc_cons: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.102]
[04/28 00:57:18    640s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/28 00:57:18    640s]   Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/28 00:57:18    640s]   Reducing insertion delay 1...
[04/28 00:57:18    640s]     Clock DAG hash before 'Reducing insertion delay 1': 14054389301455030387 15502844478778872150
[04/28 00:57:18    640s]     CTS services accumulated run-time stats before 'Reducing insertion delay 1':
[04/28 00:57:18    640s]       delay calculator: calls=9360, total_wall_time=0.190s, mean_wall_time=0.020ms
[04/28 00:57:18    640s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/28 00:57:18    640s]       steiner router: calls=9354, total_wall_time=0.078s, mean_wall_time=0.008ms
[04/28 00:57:18    640s]     Clock DAG stats after 'Reducing insertion delay 1':
[04/28 00:57:18    640s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/28 00:57:18    640s]       sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
[04/28 00:57:18    640s]       misc counts      : r=1, pp=4
[04/28 00:57:18    640s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/28 00:57:18    640s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/28 00:57:18    640s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[04/28 00:57:18    640s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[04/28 00:57:18    640s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/28 00:57:18    640s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/28 00:57:18    640s]     Clock DAG net violations after 'Reducing insertion delay 1':
[04/28 00:57:18    640s]       Fanout : {count=1, worst=[2741]} avg=2741 sd=0 sum=2741
[04/28 00:57:18    640s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[04/28 00:57:18    640s]       Leaf : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/28 00:57:18    640s]     Clock DAG hash after 'Reducing insertion delay 1': 14054389301455030387 15502844478778872150
[04/28 00:57:18    640s]     CTS services accumulated run-time stats after 'Reducing insertion delay 1':
[04/28 00:57:18    640s]       delay calculator: calls=9360, total_wall_time=0.190s, mean_wall_time=0.020ms
[04/28 00:57:18    640s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/28 00:57:18    640s]       steiner router: calls=9354, total_wall_time=0.078s, mean_wall_time=0.008ms
[04/28 00:57:18    640s]     Primary reporting skew groups after 'Reducing insertion delay 1':
[04/28 00:57:18    640s]       skew_group clk/sdc_cons: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.102]
[04/28 00:57:18    640s]           min path sink: write_out/sram_write_enable_c0_reg/CK
[04/28 00:57:18    640s]           max path sink: write_out/sram_write_enable_c0_reg/CK
[04/28 00:57:18    640s]     Skew group summary after 'Reducing insertion delay 1':
[04/28 00:57:18    640s]       skew_group clk/sdc_cons: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.102]
[04/28 00:57:18    640s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/28 00:57:18    640s]   Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/28 00:57:18    640s]   Removing longest path buffering...
[04/28 00:57:18    640s]     Clock DAG hash before 'Removing longest path buffering': 14054389301455030387 15502844478778872150
[04/28 00:57:18    640s]     CTS services accumulated run-time stats before 'Removing longest path buffering':
[04/28 00:57:18    640s]       delay calculator: calls=9360, total_wall_time=0.190s, mean_wall_time=0.020ms
[04/28 00:57:18    640s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/28 00:57:18    640s]       steiner router: calls=9354, total_wall_time=0.078s, mean_wall_time=0.008ms
[04/28 00:57:18    640s]     Clock DAG stats after 'Removing longest path buffering':
[04/28 00:57:18    640s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/28 00:57:18    640s]       sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
[04/28 00:57:18    640s]       misc counts      : r=1, pp=4
[04/28 00:57:18    640s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/28 00:57:18    640s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/28 00:57:18    640s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[04/28 00:57:18    640s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[04/28 00:57:18    640s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/28 00:57:18    640s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/28 00:57:18    640s]     Clock DAG net violations after 'Removing longest path buffering':
[04/28 00:57:18    640s]       Fanout : {count=1, worst=[2741]} avg=2741 sd=0 sum=2741
[04/28 00:57:18    640s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[04/28 00:57:18    640s]       Leaf : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/28 00:57:18    640s]     Clock DAG hash after 'Removing longest path buffering': 14054389301455030387 15502844478778872150
[04/28 00:57:18    640s]     CTS services accumulated run-time stats after 'Removing longest path buffering':
[04/28 00:57:18    640s]       delay calculator: calls=9360, total_wall_time=0.190s, mean_wall_time=0.020ms
[04/28 00:57:18    640s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/28 00:57:18    640s]       steiner router: calls=9354, total_wall_time=0.078s, mean_wall_time=0.008ms
[04/28 00:57:18    640s]     Primary reporting skew groups after 'Removing longest path buffering':
[04/28 00:57:18    640s]       skew_group clk/sdc_cons: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.102]
[04/28 00:57:18    640s]           min path sink: write_out/sram_write_enable_c0_reg/CK
[04/28 00:57:18    640s]           max path sink: write_out/sram_write_enable_c0_reg/CK
[04/28 00:57:18    640s]     Skew group summary after 'Removing longest path buffering':
[04/28 00:57:18    640s]       skew_group clk/sdc_cons: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.102]
[04/28 00:57:18    640s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/28 00:57:18    640s]   Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/28 00:57:18    640s]   Reducing insertion delay 2...
[04/28 00:57:18    640s]     Clock DAG hash before 'Reducing insertion delay 2': 14054389301455030387 15502844478778872150
[04/28 00:57:18    640s]     CTS services accumulated run-time stats before 'Reducing insertion delay 2':
[04/28 00:57:18    640s]       delay calculator: calls=9360, total_wall_time=0.190s, mean_wall_time=0.020ms
[04/28 00:57:18    640s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/28 00:57:18    640s]       steiner router: calls=9354, total_wall_time=0.078s, mean_wall_time=0.008ms
[04/28 00:57:18    641s]     Path optimization required 0 stage delay updates 
[04/28 00:57:18    641s]     Clock DAG stats after 'Reducing insertion delay 2':
[04/28 00:57:18    641s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/28 00:57:18    641s]       sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
[04/28 00:57:18    641s]       misc counts      : r=1, pp=4
[04/28 00:57:18    641s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/28 00:57:18    641s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/28 00:57:18    641s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[04/28 00:57:18    641s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[04/28 00:57:18    641s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/28 00:57:18    641s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/28 00:57:18    641s]     Clock DAG net violations after 'Reducing insertion delay 2':
[04/28 00:57:18    641s]       Fanout : {count=1, worst=[2741]} avg=2741 sd=0 sum=2741
[04/28 00:57:18    641s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
[04/28 00:57:18    641s]       Leaf : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/28 00:57:18    641s]     Clock DAG hash after 'Reducing insertion delay 2': 14054389301455030387 15502844478778872150
[04/28 00:57:18    641s]     CTS services accumulated run-time stats after 'Reducing insertion delay 2':
[04/28 00:57:18    641s]       delay calculator: calls=9360, total_wall_time=0.190s, mean_wall_time=0.020ms
[04/28 00:57:18    641s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/28 00:57:18    641s]       steiner router: calls=9354, total_wall_time=0.078s, mean_wall_time=0.008ms
[04/28 00:57:18    641s]     Primary reporting skew groups after 'Reducing insertion delay 2':
[04/28 00:57:18    641s]       skew_group clk/sdc_cons: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[04/28 00:57:18    641s]           min path sink: write_out/sram_write_enable_c0_reg/CK
[04/28 00:57:18    641s]           max path sink: write_out/sram_write_enable_c0_reg/CK
[04/28 00:57:18    641s]     Skew group summary after 'Reducing insertion delay 2':
[04/28 00:57:18    641s]       skew_group clk/sdc_cons: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[04/28 00:57:18    641s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/28 00:57:18    641s]   Reducing insertion delay 2 done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/28 00:57:18    641s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:00.2 real=0:00:00.2)
[04/28 00:57:18    641s]   CCOpt::Phase::Construction done. (took cpu=0:00:05.8 real=0:00:05.8)
[04/28 00:57:18    641s]   CCOpt::Phase::Implementation...
[04/28 00:57:18    641s]   Stage::Updating netlist...
[04/28 00:57:18    641s]   Reset timing graph...
[04/28 00:57:18    641s] Ignoring AAE DB Resetting ...
[04/28 00:57:18    641s]   Reset timing graph done.
[04/28 00:57:18    641s]   Stage::Updating netlist done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/28 00:57:18    641s]   CCOpt::Phase::Implementation done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/28 00:57:18    641s]   CCOpt::Phase::Routing...
[04/28 00:57:18    641s]   Routing unrouted datapath nets connected to clock instances...
[04/28 00:57:18    641s]     Routed 0 unrouted datapath nets connected to clock instances
[04/28 00:57:18    641s]   Routing unrouted datapath nets connected to clock instances done.
[04/28 00:57:18    641s]   Clock tree timing engine global stage delay update for max_delay:setup.late...
[04/28 00:57:18    641s] End AAE Lib Interpolated Model. (MEM=2516.13 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/28 00:57:18    641s]   Clock tree timing engine global stage delay update for max_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/28 00:57:18    641s]   Clock DAG stats after routing clock trees:
[04/28 00:57:18    641s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/28 00:57:18    641s]     sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
[04/28 00:57:18    641s]     misc counts      : r=1, pp=4
[04/28 00:57:18    641s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/28 00:57:18    641s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/28 00:57:18    641s]     sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[04/28 00:57:18    641s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[04/28 00:57:18    641s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/28 00:57:18    641s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/28 00:57:18    641s]   Clock DAG net violations after routing clock trees:
[04/28 00:57:18    641s]     Fanout : {count=1, worst=[2741]} avg=2741 sd=0 sum=2741
[04/28 00:57:18    641s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[04/28 00:57:18    641s]     Leaf : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/28 00:57:18    641s]   Clock DAG hash after routing clock trees: 14054389301455030387 15502844478778872150
[04/28 00:57:18    641s]   CTS services accumulated run-time stats after routing clock trees:
[04/28 00:57:18    641s]     delay calculator: calls=9361, total_wall_time=0.190s, mean_wall_time=0.020ms
[04/28 00:57:18    641s]     legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/28 00:57:18    641s]     steiner router: calls=9354, total_wall_time=0.078s, mean_wall_time=0.008ms
[04/28 00:57:18    641s]   Primary reporting skew groups after routing clock trees:
[04/28 00:57:18    641s]     skew_group clk/sdc_cons: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[04/28 00:57:18    641s]         min path sink: write_out/sram_write_enable_c0_reg/CK
[04/28 00:57:18    641s]         max path sink: write_out/sram_write_enable_c0_reg/CK
[04/28 00:57:18    641s]   Skew group summary after routing clock trees:
[04/28 00:57:18    641s]     skew_group clk/sdc_cons: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000], skew [0.000 vs 0.102], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
[04/28 00:57:18    641s]   CCOpt::Phase::Routing done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/28 00:57:18    641s]   Post-balance tidy up or trial balance steps...
[04/28 00:57:18    641s]   
[04/28 00:57:18    641s]   Clock DAG stats at end of CTS:
[04/28 00:57:18    641s]   ==============================
[04/28 00:57:18    641s]   
[04/28 00:57:18    641s]   -------------------------------------------------------
[04/28 00:57:18    641s]   Cell type                 Count    Area     Capacitance
[04/28 00:57:18    641s]   -------------------------------------------------------
[04/28 00:57:18    641s]   Buffers                     0      0.000       0.000
[04/28 00:57:18    641s]   Inverters                   0      0.000       0.000
[04/28 00:57:18    641s]   Integrated Clock Gates      0      0.000       0.000
[04/28 00:57:18    641s]   Discrete Clock Gates        0      0.000       0.000
[04/28 00:57:18    641s]   Clock Logic                 0      0.000       0.000
[04/28 00:57:18    641s]   All                         0      0.000       0.000
[04/28 00:57:18    641s]   -------------------------------------------------------
[04/28 00:57:18    641s]   
[04/28 00:57:18    641s]   
[04/28 00:57:18    641s]   Clock DAG sink counts at end of CTS:
[04/28 00:57:18    641s]   ====================================
[04/28 00:57:18    641s]   
[04/28 00:57:18    641s]   -------------------------
[04/28 00:57:18    641s]   Sink type           Count
[04/28 00:57:18    641s]   -------------------------
[04/28 00:57:18    641s]   Regular               0
[04/28 00:57:18    641s]   Enable Latch          0
[04/28 00:57:18    641s]   Load Capacitance      0
[04/28 00:57:18    641s]   Antenna Diode         0
[04/28 00:57:18    641s]   Node Sink             0
[04/28 00:57:18    641s]   Total                 0
[04/28 00:57:18    641s]   -------------------------
[04/28 00:57:18    641s]   
[04/28 00:57:18    641s]   
[04/28 00:57:18    641s]   Clock DAG wire lengths at end of CTS:
[04/28 00:57:18    641s]   =====================================
[04/28 00:57:18    641s]   
[04/28 00:57:18    641s]   --------------------
[04/28 00:57:18    641s]   Type     Wire Length
[04/28 00:57:18    641s]   --------------------
[04/28 00:57:18    641s]   Top         0.000
[04/28 00:57:18    641s]   Trunk       0.000
[04/28 00:57:18    641s]   Leaf        0.000
[04/28 00:57:18    641s]   Total       0.000
[04/28 00:57:18    641s]   --------------------
[04/28 00:57:18    641s]   
[04/28 00:57:18    641s]   
[04/28 00:57:18    641s]   Clock DAG hp wire lengths at end of CTS:
[04/28 00:57:18    641s]   ========================================
[04/28 00:57:18    641s]   
[04/28 00:57:18    641s]   -----------------------
[04/28 00:57:18    641s]   Type     hp Wire Length
[04/28 00:57:18    641s]   -----------------------
[04/28 00:57:18    641s]   Top          0.000
[04/28 00:57:18    641s]   Trunk        0.000
[04/28 00:57:18    641s]   Leaf         0.000
[04/28 00:57:18    641s]   Total        0.000
[04/28 00:57:18    641s]   -----------------------
[04/28 00:57:18    641s]   
[04/28 00:57:18    641s]   
[04/28 00:57:18    641s]   Clock DAG capacitances at end of CTS:
[04/28 00:57:18    641s]   =====================================
[04/28 00:57:18    641s]   
[04/28 00:57:18    641s]   --------------------------------
[04/28 00:57:18    641s]   Type     Gate     Wire     Total
[04/28 00:57:18    641s]   --------------------------------
[04/28 00:57:18    641s]   Top      0.000    0.000    0.000
[04/28 00:57:18    641s]   Trunk    0.000    0.000    0.000
[04/28 00:57:18    641s]   Leaf     0.000    0.000    0.000
[04/28 00:57:18    641s]   Total    0.000    0.000    0.000
[04/28 00:57:18    641s]   --------------------------------
[04/28 00:57:18    641s]   
[04/28 00:57:18    641s]   
[04/28 00:57:18    641s]   Clock DAG sink capacitances at end of CTS:
[04/28 00:57:18    641s]   ==========================================
[04/28 00:57:18    641s]   
[04/28 00:57:18    641s]   -----------------------------------------------
[04/28 00:57:18    641s]   Total    Average    Std. Dev.    Min      Max
[04/28 00:57:18    641s]   -----------------------------------------------
[04/28 00:57:18    641s]   0.000     0.000       0.000      0.000    0.000
[04/28 00:57:18    641s]   -----------------------------------------------
[04/28 00:57:18    641s]   
[04/28 00:57:18    641s]   
[04/28 00:57:18    641s]   Clock DAG net violations at end of CTS:
[04/28 00:57:18    641s]   =======================================
[04/28 00:57:18    641s]   
[04/28 00:57:18    641s]   -----------------------------------------------------------------------------
[04/28 00:57:18    641s]   Type      Units    Count    Average    Std. Dev.    Sum     Top 10 violations
[04/28 00:57:18    641s]   -----------------------------------------------------------------------------
[04/28 00:57:18    641s]   Fanout      -        1       2741          0        2741    [2741]
[04/28 00:57:18    641s]   -----------------------------------------------------------------------------
[04/28 00:57:18    641s]   
[04/28 00:57:18    641s]   
[04/28 00:57:18    641s]   Clock DAG primary half-corner transition distribution at end of CTS:
[04/28 00:57:18    641s]   ====================================================================
[04/28 00:57:18    641s]   
[04/28 00:57:18    641s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[04/28 00:57:18    641s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
[04/28 00:57:18    641s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[04/28 00:57:18    641s]   Leaf        0.100       1       0.000       0.000      0.000    0.000    {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}         -
[04/28 00:57:18    641s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[04/28 00:57:18    641s]   
[04/28 00:57:18    641s]   Clock DAG hash at end of CTS: 14054389301455030387 15502844478778872150
[04/28 00:57:18    641s]   CTS services accumulated run-time stats at end of CTS:
[04/28 00:57:18    641s]     delay calculator: calls=9361, total_wall_time=0.190s, mean_wall_time=0.020ms
[04/28 00:57:18    641s]     legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/28 00:57:18    641s]     steiner router: calls=9354, total_wall_time=0.078s, mean_wall_time=0.008ms
[04/28 00:57:19    641s]   
[04/28 00:57:19    641s]   Primary reporting skew groups summary at end of CTS:
[04/28 00:57:19    641s]   ====================================================
[04/28 00:57:19    641s]   
[04/28 00:57:19    641s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------
[04/28 00:57:19    641s]   Half-corner             Skew Group      Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[04/28 00:57:19    641s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------
[04/28 00:57:19    641s]   max_delay:setup.late    clk/sdc_cons    0.000     0.000     0.000       0.102         0.000           0.000           0.000        0.000     100% {0.000, 0.000}
[04/28 00:57:19    641s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------
[04/28 00:57:19    641s]   
[04/28 00:57:19    641s]   
[04/28 00:57:19    641s]   Skew group summary at end of CTS:
[04/28 00:57:19    641s]   =================================
[04/28 00:57:19    641s]   
[04/28 00:57:19    641s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------
[04/28 00:57:19    641s]   Half-corner             Skew Group      Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[04/28 00:57:19    641s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------
[04/28 00:57:19    641s]   max_delay:setup.late    clk/sdc_cons    0.000     0.000     0.000       0.102         0.000           0.000           0.000        0.000     100% {0.000, 0.000}
[04/28 00:57:19    641s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------
[04/28 00:57:19    641s]   
[04/28 00:57:19    641s]   
[04/28 00:57:19    641s]   Found a total of 0 clock tree pins with a slew violation.
[04/28 00:57:19    641s]   
[04/28 00:57:19    641s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/28 00:57:19    641s] Synthesizing clock trees done.
[04/28 00:57:19    641s] Applying movement limits...
[04/28 00:57:19    641s] Applying movement limits done.
[04/28 00:57:19    641s] Validating CTS configuration...
[04/28 00:57:19    641s] **WARN: (IMPCCOPT-2314):	CCOpt found 1 clock tree nets marked as ideal or dont_touch. These will not be buffered.
[04/28 00:57:19    641s] Type 'man IMPCCOPT-2314' for more detail.
[04/28 00:57:19    641s] Primary reporting skew groups are:
[04/28 00:57:19    641s] skew_group clk/sdc_cons with 2841 clock sinks
[04/28 00:57:19    641s] 
[04/28 00:57:19    641s] Ideal and dont_touch net fanout counts:
[04/28 00:57:19    641s] 
[04/28 00:57:19    641s] -----------------------------------------------------------
[04/28 00:57:19    641s] Min fanout    Max fanout    Number of ideal/dont_touch nets
[04/28 00:57:19    641s] -----------------------------------------------------------
[04/28 00:57:19    641s]       1            10                      0
[04/28 00:57:19    641s]      11           100                      0
[04/28 00:57:19    641s]     101          1000                      0
[04/28 00:57:19    641s]    1001         10000                      1
[04/28 00:57:19    641s]   10001           +                        0
[04/28 00:57:19    641s] -----------------------------------------------------------
[04/28 00:57:19    641s] 
[04/28 00:57:19    641s] Top ideal and dont_touch nets by fanout:
[04/28 00:57:19    641s] 
[04/28 00:57:19    641s] ---------------------
[04/28 00:57:19    641s] Net name    Fanout ()
[04/28 00:57:19    641s] ---------------------
[04/28 00:57:19    641s] clk           2841
[04/28 00:57:19    641s] ---------------------
[04/28 00:57:19    641s] 
[04/28 00:57:19    641s] 
[04/28 00:57:19    641s] No dont_touch hnets found in the clock tree
[04/28 00:57:19    641s] 
[04/28 00:57:19    641s] Total number of dont_touch hpins in the clock network: 4
[04/28 00:57:19    641s]   Large numbers of dont_touch hpins may damage runtime and QoR.
[04/28 00:57:19    641s]   Use report_clock_tree_structure or the Clock Tree Debugger in unit delay mode to debug these.
[04/28 00:57:19    641s] 
[04/28 00:57:19    641s] Summary of reasons for dont_touch hpins in the clock network:
[04/28 00:57:19    641s] 
[04/28 00:57:19    641s] ----------------------------
[04/28 00:57:19    641s] Reason                 Count
[04/28 00:57:19    641s] ----------------------------
[04/28 00:57:19    641s] hnet_set_dont_touch      4
[04/28 00:57:19    641s] ----------------------------
[04/28 00:57:19    641s] 
[04/28 00:57:19    641s] Total number of dont_touch hpins in the clock network with a physical location (typically partition pins): 0
[04/28 00:57:19    641s] 
[04/28 00:57:19    641s] Summary of dont_touch hpins in the clock network representing physical hierarchy:
[04/28 00:57:19    641s] 
[04/28 00:57:19    641s] ---------------------
[04/28 00:57:19    641s] Type            Count
[04/28 00:57:19    641s] ---------------------
[04/28 00:57:19    641s] ilm               0
[04/28 00:57:19    641s] partition         0
[04/28 00:57:19    641s] power_domain      0
[04/28 00:57:19    641s] fence             0
[04/28 00:57:19    641s] none              4
[04/28 00:57:19    641s] ---------------------
[04/28 00:57:19    641s] Total             4
[04/28 00:57:19    641s] ---------------------
[04/28 00:57:19    641s] 
[04/28 00:57:19    641s] Checking for illegal sizes of clock logic instances...
[04/28 00:57:19    641s] 
[04/28 00:57:19    641s] Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/28 00:57:19    641s] 
[04/28 00:57:19    641s] Validating CTS configuration done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/28 00:57:19    641s] CCOpt configuration status: all checks passed.
[04/28 00:57:19    641s] Leaving CCOpt scope - trialRoute...
[04/28 00:57:19    641s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2525.7M, EPOCH TIME: 1745816239.043351
[04/28 00:57:19    641s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2841).
[04/28 00:57:19    641s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:57:19    641s] All LLGs are deleted
[04/28 00:57:19    641s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:57:19    641s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:57:19    641s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2525.7M, EPOCH TIME: 1745816239.105602
[04/28 00:57:19    641s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2525.7M, EPOCH TIME: 1745816239.105914
[04/28 00:57:19    641s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.070, REAL:0.066, MEM:2515.7M, EPOCH TIME: 1745816239.109153
[04/28 00:57:19    641s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2506.1M, EPOCH TIME: 1745816239.109867
[04/28 00:57:19    641s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:57:19    641s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:57:19    641s] All LLGs are deleted
[04/28 00:57:19    641s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:57:19    641s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:57:19    641s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2506.1M, EPOCH TIME: 1745816239.109954
[04/28 00:57:19    641s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2506.1M, EPOCH TIME: 1745816239.110004
[04/28 00:57:19    641s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:2468.1M, EPOCH TIME: 1745816239.110128
[04/28 00:57:19    641s] {MMLU 0 0 29648}
[04/28 00:57:19    641s] ### Creating LA Mngr. totSessionCpu=0:10:42 mem=2468.1M
[04/28 00:57:19    641s] ### Creating LA Mngr, finished. totSessionCpu=0:10:42 mem=2468.1M
[04/28 00:57:19    641s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2468.13 MB )
[04/28 00:57:19    641s] (I)      ==================== Layers =====================
[04/28 00:57:19    641s] (I)      +-----+----+---------+---------+--------+-------+
[04/28 00:57:19    641s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[04/28 00:57:19    641s] (I)      +-----+----+---------+---------+--------+-------+
[04/28 00:57:19    641s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[04/28 00:57:19    641s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[04/28 00:57:19    641s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[04/28 00:57:19    641s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[04/28 00:57:19    641s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[04/28 00:57:19    641s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[04/28 00:57:19    641s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[04/28 00:57:19    641s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[04/28 00:57:19    641s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[04/28 00:57:19    641s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[04/28 00:57:19    641s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[04/28 00:57:19    641s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[04/28 00:57:19    641s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[04/28 00:57:19    641s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[04/28 00:57:19    641s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[04/28 00:57:19    641s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[04/28 00:57:19    641s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[04/28 00:57:19    641s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[04/28 00:57:19    641s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[04/28 00:57:19    641s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[04/28 00:57:19    641s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[04/28 00:57:19    641s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[04/28 00:57:19    641s] (I)      +-----+----+---------+---------+--------+-------+
[04/28 00:57:19    641s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[04/28 00:57:19    641s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[04/28 00:57:19    641s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[04/28 00:57:19    641s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[04/28 00:57:19    641s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[04/28 00:57:19    641s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[04/28 00:57:19    641s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[04/28 00:57:19    641s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[04/28 00:57:19    641s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[04/28 00:57:19    641s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[04/28 00:57:19    641s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[04/28 00:57:19    641s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[04/28 00:57:19    641s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[04/28 00:57:19    641s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[04/28 00:57:19    641s] (I)      +-----+----+---------+---------+--------+-------+
[04/28 00:57:19    641s] (I)      Started Import and model ( Curr Mem: 2468.13 MB )
[04/28 00:57:19    641s] (I)      Default pattern map key = tpu_top_default.
[04/28 00:57:19    641s] (I)      == Non-default Options ==
[04/28 00:57:19    641s] (I)      Maximum routing layer                              : 11
[04/28 00:57:19    641s] (I)      Number of threads                                  : 1
[04/28 00:57:19    641s] (I)      Method to set GCell size                           : row
[04/28 00:57:19    641s] (I)      Counted 109417 PG shapes. We will not process PG shapes layer by layer.
[04/28 00:57:19    641s] (I)      Use row-based GCell size
[04/28 00:57:19    641s] (I)      Use row-based GCell align
[04/28 00:57:19    641s] (I)      layer 0 area = 80000
[04/28 00:57:19    641s] (I)      layer 1 area = 80000
[04/28 00:57:19    641s] (I)      layer 2 area = 80000
[04/28 00:57:19    641s] (I)      layer 3 area = 80000
[04/28 00:57:19    641s] (I)      layer 4 area = 80000
[04/28 00:57:19    641s] (I)      layer 5 area = 80000
[04/28 00:57:19    641s] (I)      layer 6 area = 80000
[04/28 00:57:19    641s] (I)      layer 7 area = 80000
[04/28 00:57:19    641s] (I)      layer 8 area = 80000
[04/28 00:57:19    641s] (I)      layer 9 area = 400000
[04/28 00:57:19    641s] (I)      layer 10 area = 400000
[04/28 00:57:19    641s] (I)      GCell unit size   : 3420
[04/28 00:57:19    641s] (I)      GCell multiplier  : 1
[04/28 00:57:19    641s] (I)      GCell row height  : 3420
[04/28 00:57:19    641s] (I)      Actual row height : 3420
[04/28 00:57:19    641s] (I)      GCell align ref   : 20000 20140
[04/28 00:57:19    641s] [NR-eGR] Track table information for default rule: 
[04/28 00:57:19    641s] [NR-eGR] Metal1 has single uniform track structure
[04/28 00:57:19    641s] [NR-eGR] Metal2 has single uniform track structure
[04/28 00:57:19    641s] [NR-eGR] Metal3 has single uniform track structure
[04/28 00:57:19    641s] [NR-eGR] Metal4 has single uniform track structure
[04/28 00:57:19    641s] [NR-eGR] Metal5 has single uniform track structure
[04/28 00:57:19    641s] [NR-eGR] Metal6 has single uniform track structure
[04/28 00:57:19    641s] [NR-eGR] Metal7 has single uniform track structure
[04/28 00:57:19    641s] [NR-eGR] Metal8 has single uniform track structure
[04/28 00:57:19    641s] [NR-eGR] Metal9 has single uniform track structure
[04/28 00:57:19    641s] [NR-eGR] Metal10 has single uniform track structure
[04/28 00:57:19    641s] [NR-eGR] Metal11 has single uniform track structure
[04/28 00:57:19    641s] (I)      ==================== Default via =====================
[04/28 00:57:19    641s] (I)      +----+------------------+----------------------------+
[04/28 00:57:19    641s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[04/28 00:57:19    641s] (I)      +----+------------------+----------------------------+
[04/28 00:57:19    641s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[04/28 00:57:19    641s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[04/28 00:57:19    641s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[04/28 00:57:19    641s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[04/28 00:57:19    641s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[04/28 00:57:19    641s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[04/28 00:57:19    641s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[04/28 00:57:19    641s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[04/28 00:57:19    641s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[04/28 00:57:19    641s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[04/28 00:57:19    641s] (I)      +----+------------------+----------------------------+
[04/28 00:57:19    641s] [NR-eGR] Read 205543 PG shapes
[04/28 00:57:19    641s] [NR-eGR] Read 0 clock shapes
[04/28 00:57:19    641s] [NR-eGR] Read 0 other shapes
[04/28 00:57:19    641s] [NR-eGR] #Routing Blockages  : 0
[04/28 00:57:19    641s] [NR-eGR] #Instance Blockages : 0
[04/28 00:57:19    641s] [NR-eGR] #PG Blockages       : 205543
[04/28 00:57:19    641s] [NR-eGR] #Halo Blockages     : 0
[04/28 00:57:19    641s] [NR-eGR] #Boundary Blockages : 0
[04/28 00:57:19    641s] [NR-eGR] #Clock Blockages    : 0
[04/28 00:57:19    641s] [NR-eGR] #Other Blockages    : 0
[04/28 00:57:19    641s] (I)      Design has 0 blackboxes considered as all layer blockages.
[04/28 00:57:19    641s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/28 00:57:19    641s] [NR-eGR] Read 29648 nets ( ignored 0 )
[04/28 00:57:19    641s] (I)      early_global_route_priority property id does not exist.
[04/28 00:57:19    641s] (I)      Read Num Blocks=205543  Num Prerouted Wires=0  Num CS=0
[04/28 00:57:19    641s] (I)      Layer 1 (V) : #blockages 24104 : #preroutes 0
[04/28 00:57:19    641s] (I)      Layer 2 (H) : #blockages 24104 : #preroutes 0
[04/28 00:57:19    641s] (I)      Layer 3 (V) : #blockages 24104 : #preroutes 0
[04/28 00:57:19    641s] (I)      Layer 4 (H) : #blockages 24104 : #preroutes 0
[04/28 00:57:19    641s] (I)      Layer 5 (V) : #blockages 24104 : #preroutes 0
[04/28 00:57:19    641s] (I)      Layer 6 (H) : #blockages 24104 : #preroutes 0
[04/28 00:57:19    641s] (I)      Layer 7 (V) : #blockages 24104 : #preroutes 0
[04/28 00:57:19    641s] (I)      Layer 8 (H) : #blockages 24104 : #preroutes 0
[04/28 00:57:19    641s] (I)      Layer 9 (V) : #blockages 12445 : #preroutes 0
[04/28 00:57:19    641s] (I)      Layer 10 (H) : #blockages 266 : #preroutes 0
[04/28 00:57:19    641s] (I)      Number of ignored nets                =      0
[04/28 00:57:19    641s] (I)      Number of connected nets              =      0
[04/28 00:57:19    641s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[04/28 00:57:19    641s] (I)      Number of clock nets                  =      1.  Ignored: No
[04/28 00:57:19    641s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[04/28 00:57:19    641s] (I)      Number of special nets                =      0.  Ignored: Yes
[04/28 00:57:19    641s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[04/28 00:57:19    641s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[04/28 00:57:19    641s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[04/28 00:57:19    641s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[04/28 00:57:19    641s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/28 00:57:19    641s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/28 00:57:19    641s] (I)      Ndr track 0 does not exist
[04/28 00:57:19    641s] (I)      ---------------------Grid Graph Info--------------------
[04/28 00:57:19    641s] (I)      Routing area        : (0, 0) - (672800, 666140)
[04/28 00:57:19    641s] (I)      Core area           : (20000, 20140) - (652800, 646000)
[04/28 00:57:19    641s] (I)      Site width          :   400  (dbu)
[04/28 00:57:19    641s] (I)      Row height          :  3420  (dbu)
[04/28 00:57:19    641s] (I)      GCell row height    :  3420  (dbu)
[04/28 00:57:19    641s] (I)      GCell width         :  3420  (dbu)
[04/28 00:57:19    641s] (I)      GCell height        :  3420  (dbu)
[04/28 00:57:19    641s] (I)      Grid                :   196   194    11
[04/28 00:57:19    641s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[04/28 00:57:19    641s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[04/28 00:57:19    641s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[04/28 00:57:19    641s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[04/28 00:57:19    641s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[04/28 00:57:19    641s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[04/28 00:57:19    641s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[04/28 00:57:19    641s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200  1330
[04/28 00:57:19    641s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[04/28 00:57:19    641s] (I)      Total num of tracks :  1753  1682  1753  1682  1753  1682  1753  1682  1753   672   700
[04/28 00:57:19    641s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[04/28 00:57:19    641s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[04/28 00:57:19    641s] (I)      --------------------------------------------------------
[04/28 00:57:19    641s] 
[04/28 00:57:19    641s] [NR-eGR] ============ Routing rule table ============
[04/28 00:57:19    641s] [NR-eGR] Rule id: 0  Nets: 29648
[04/28 00:57:19    641s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[04/28 00:57:19    641s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[04/28 00:57:19    641s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[04/28 00:57:19    641s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[04/28 00:57:19    641s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[04/28 00:57:19    641s] [NR-eGR] ========================================
[04/28 00:57:19    641s] [NR-eGR] 
[04/28 00:57:19    641s] (I)      =============== Blocked Tracks ===============
[04/28 00:57:19    641s] (I)      +-------+---------+----------+---------------+
[04/28 00:57:19    641s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[04/28 00:57:19    641s] (I)      +-------+---------+----------+---------------+
[04/28 00:57:19    641s] (I)      |     1 |       0 |        0 |         0.00% |
[04/28 00:57:19    641s] (I)      |     2 |  326308 |    73784 |        22.61% |
[04/28 00:57:19    641s] (I)      |     3 |  343588 |    30360 |         8.84% |
[04/28 00:57:19    641s] (I)      |     4 |  326308 |    73784 |        22.61% |
[04/28 00:57:19    641s] (I)      |     5 |  343588 |    30360 |         8.84% |
[04/28 00:57:19    641s] (I)      |     6 |  326308 |    73784 |        22.61% |
[04/28 00:57:19    641s] (I)      |     7 |  343588 |    30360 |         8.84% |
[04/28 00:57:19    641s] (I)      |     8 |  326308 |    73784 |        22.61% |
[04/28 00:57:19    641s] (I)      |     9 |  343588 |    31464 |         9.16% |
[04/28 00:57:19    641s] (I)      |    10 |  130368 |    37453 |        28.73% |
[04/28 00:57:19    641s] (I)      |    11 |  137200 |     1880 |         1.37% |
[04/28 00:57:19    641s] (I)      +-------+---------+----------+---------------+
[04/28 00:57:19    641s] (I)      Finished Import and model ( CPU: 0.21 sec, Real: 0.22 sec, Curr Mem: 2488.25 MB )
[04/28 00:57:19    641s] (I)      Reset routing kernel
[04/28 00:57:19    641s] (I)      Started Global Routing ( Curr Mem: 2488.25 MB )
[04/28 00:57:19    641s] (I)      totalPins=91601  totalGlobalPin=86739 (94.69%)
[04/28 00:57:19    641s] (I)      total 2D Cap : 2742485 = (1438962 H, 1303523 V)
[04/28 00:57:19    641s] (I)      
[04/28 00:57:19    641s] (I)      ============  Phase 1a Route ============
[04/28 00:57:19    641s] [NR-eGR] Layer group 1: route 29648 net(s) in layer range [2, 11]
[04/28 00:57:19    641s] (I)      Usage: 243324 = (122735 H, 120589 V) = (8.53% H, 9.25% V) = (2.099e+05um H, 2.062e+05um V)
[04/28 00:57:19    641s] (I)      
[04/28 00:57:19    641s] (I)      ============  Phase 1b Route ============
[04/28 00:57:19    641s] (I)      Usage: 243324 = (122735 H, 120589 V) = (8.53% H, 9.25% V) = (2.099e+05um H, 2.062e+05um V)
[04/28 00:57:19    641s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.160840e+05um
[04/28 00:57:19    641s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[04/28 00:57:19    641s] (I)      Congestion threshold : each 60.00, sum 90.00
[04/28 00:57:19    641s] (I)      
[04/28 00:57:19    641s] (I)      ============  Phase 1c Route ============
[04/28 00:57:19    641s] (I)      Usage: 243324 = (122735 H, 120589 V) = (8.53% H, 9.25% V) = (2.099e+05um H, 2.062e+05um V)
[04/28 00:57:19    641s] (I)      
[04/28 00:57:19    641s] (I)      ============  Phase 1d Route ============
[04/28 00:57:19    641s] (I)      Usage: 243324 = (122735 H, 120589 V) = (8.53% H, 9.25% V) = (2.099e+05um H, 2.062e+05um V)
[04/28 00:57:19    641s] (I)      
[04/28 00:57:19    641s] (I)      ============  Phase 1e Route ============
[04/28 00:57:19    641s] (I)      Usage: 243324 = (122735 H, 120589 V) = (8.53% H, 9.25% V) = (2.099e+05um H, 2.062e+05um V)
[04/28 00:57:19    641s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.160840e+05um
[04/28 00:57:19    641s] (I)      
[04/28 00:57:19    641s] (I)      ============  Phase 1l Route ============
[04/28 00:57:19    642s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[04/28 00:57:19    642s] (I)      Layer  2:     304704    100350        13           0      323429    ( 0.00%) 
[04/28 00:57:19    642s] (I)      Layer  3:     328081     95949         2           0      340470    ( 0.00%) 
[04/28 00:57:19    642s] (I)      Layer  4:     304704     53139         0           0      323429    ( 0.00%) 
[04/28 00:57:19    642s] (I)      Layer  5:     328081     27426         0           0      340470    ( 0.00%) 
[04/28 00:57:19    642s] (I)      Layer  6:     304704      4061         0           0      323429    ( 0.00%) 
[04/28 00:57:19    642s] (I)      Layer  7:     328081      3023         0           0      340470    ( 0.00%) 
[04/28 00:57:19    642s] (I)      Layer  8:     304704        22         0           0      323429    ( 0.00%) 
[04/28 00:57:19    642s] (I)      Layer  9:     327627       213         0           0      340470    ( 0.00%) 
[04/28 00:57:19    642s] (I)      Layer 10:      92243         0         0        6327      123045    ( 4.89%) 
[04/28 00:57:19    642s] (I)      Layer 11:     134620         0         0         673      135515    ( 0.49%) 
[04/28 00:57:19    642s] (I)      Total:       2757549    284183        15        7000     2914154    ( 0.24%) 
[04/28 00:57:19    642s] (I)      
[04/28 00:57:19    642s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/28 00:57:19    642s] [NR-eGR]                        OverCon            
[04/28 00:57:19    642s] [NR-eGR]                         #Gcell     %Gcell
[04/28 00:57:19    642s] [NR-eGR]        Layer             (1-2)    OverCon
[04/28 00:57:19    642s] [NR-eGR] ----------------------------------------------
[04/28 00:57:19    642s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[04/28 00:57:19    642s] [NR-eGR]  Metal2 ( 2)        10( 0.03%)   ( 0.03%) 
[04/28 00:57:19    642s] [NR-eGR]  Metal3 ( 3)         2( 0.01%)   ( 0.01%) 
[04/28 00:57:19    642s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[04/28 00:57:19    642s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[04/28 00:57:19    642s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[04/28 00:57:19    642s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[04/28 00:57:19    642s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[04/28 00:57:19    642s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[04/28 00:57:19    642s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[04/28 00:57:19    642s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[04/28 00:57:19    642s] [NR-eGR] ----------------------------------------------
[04/28 00:57:19    642s] [NR-eGR]        Total        12( 0.00%)   ( 0.00%) 
[04/28 00:57:19    642s] [NR-eGR] 
[04/28 00:57:19    642s] (I)      Finished Global Routing ( CPU: 0.31 sec, Real: 0.32 sec, Curr Mem: 2494.25 MB )
[04/28 00:57:19    642s] (I)      total 2D Cap : 2780310 = (1455947 H, 1324363 V)
[04/28 00:57:19    642s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[04/28 00:57:19    642s] (I)      ============= Track Assignment ============
[04/28 00:57:19    642s] (I)      Started Track Assignment (1T) ( Curr Mem: 2494.25 MB )
[04/28 00:57:19    642s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[04/28 00:57:19    642s] (I)      Run Multi-thread track assignment
[04/28 00:57:20    642s] (I)      Finished Track Assignment (1T) ( CPU: 0.32 sec, Real: 0.32 sec, Curr Mem: 2494.25 MB )
[04/28 00:57:20    642s] (I)      Started Export ( Curr Mem: 2494.25 MB )
[04/28 00:57:20    642s] [NR-eGR]                  Length (um)    Vias 
[04/28 00:57:20    642s] [NR-eGR] -------------------------------------
[04/28 00:57:20    642s] [NR-eGR]  Metal1   (1H)             0   91024 
[04/28 00:57:20    642s] [NR-eGR]  Metal2   (2V)        127375  132120 
[04/28 00:57:20    642s] [NR-eGR]  Metal3   (3H)        166003   11648 
[04/28 00:57:20    642s] [NR-eGR]  Metal4   (4V)         89227    4227 
[04/28 00:57:20    642s] [NR-eGR]  Metal5   (5H)         46710     539 
[04/28 00:57:20    642s] [NR-eGR]  Metal6   (6V)          6779     355 
[04/28 00:57:20    642s] [NR-eGR]  Metal7   (7H)          5173      31 
[04/28 00:57:20    642s] [NR-eGR]  Metal8   (8V)            20      29 
[04/28 00:57:20    642s] [NR-eGR]  Metal9   (9H)           370       2 
[04/28 00:57:20    642s] [NR-eGR]  Metal10  (10V)            1       0 
[04/28 00:57:20    642s] [NR-eGR]  Metal11  (11H)            0       0 
[04/28 00:57:20    642s] [NR-eGR] -------------------------------------
[04/28 00:57:20    642s] [NR-eGR]           Total       441658  239975 
[04/28 00:57:20    642s] [NR-eGR] --------------------------------------------------------------------------
[04/28 00:57:20    642s] [NR-eGR] Total half perimeter of net bounding box: 376281um
[04/28 00:57:20    642s] [NR-eGR] Total length: 441658um, number of vias: 239975
[04/28 00:57:20    642s] [NR-eGR] --------------------------------------------------------------------------
[04/28 00:57:20    642s] [NR-eGR] Total eGR-routed clock nets wire length: 10505um, number of vias: 8199
[04/28 00:57:20    642s] [NR-eGR] --------------------------------------------------------------------------
[04/28 00:57:20    642s] (I)      Finished Export ( CPU: 0.28 sec, Real: 0.26 sec, Curr Mem: 2494.25 MB )
[04/28 00:57:20    642s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.15 sec, Real: 1.16 sec, Curr Mem: 2482.25 MB )
[04/28 00:57:20    642s] (I)      ===================================== Runtime Summary ======================================
[04/28 00:57:20    642s] (I)       Step                                         %       Start      Finish      Real       CPU 
[04/28 00:57:20    642s] (I)      --------------------------------------------------------------------------------------------
[04/28 00:57:20    642s] (I)       Early Global Route kernel              100.00%  582.60 sec  583.77 sec  1.16 sec  1.15 sec 
[04/28 00:57:20    642s] (I)       +-Import and model                      18.47%  582.61 sec  582.82 sec  0.22 sec  0.21 sec 
[04/28 00:57:20    642s] (I)       | +-Create place DB                      6.88%  582.61 sec  582.69 sec  0.08 sec  0.08 sec 
[04/28 00:57:20    642s] (I)       | | +-Import place data                  6.86%  582.61 sec  582.69 sec  0.08 sec  0.08 sec 
[04/28 00:57:20    642s] (I)       | | | +-Read instances and placement     1.82%  582.61 sec  582.63 sec  0.02 sec  0.02 sec 
[04/28 00:57:20    642s] (I)       | | | +-Read nets                        5.00%  582.63 sec  582.69 sec  0.06 sec  0.06 sec 
[04/28 00:57:20    642s] (I)       | +-Create route DB                     10.50%  582.69 sec  582.81 sec  0.12 sec  0.12 sec 
[04/28 00:57:20    642s] (I)       | | +-Import route data (1T)            10.46%  582.69 sec  582.81 sec  0.12 sec  0.12 sec 
[04/28 00:57:20    642s] (I)       | | | +-Read blockages ( Layer 2-11 )    3.01%  582.70 sec  582.73 sec  0.04 sec  0.03 sec 
[04/28 00:57:20    642s] (I)       | | | | +-Read routing blockages         0.00%  582.70 sec  582.70 sec  0.00 sec  0.00 sec 
[04/28 00:57:20    642s] (I)       | | | | +-Read instance blockages        0.35%  582.70 sec  582.70 sec  0.00 sec  0.00 sec 
[04/28 00:57:20    642s] (I)       | | | | +-Read PG blockages              2.30%  582.70 sec  582.73 sec  0.03 sec  0.03 sec 
[04/28 00:57:20    642s] (I)       | | | | +-Read clock blockages           0.03%  582.73 sec  582.73 sec  0.00 sec  0.00 sec 
[04/28 00:57:20    642s] (I)       | | | | +-Read other blockages           0.04%  582.73 sec  582.73 sec  0.00 sec  0.00 sec 
[04/28 00:57:20    642s] (I)       | | | | +-Read halo blockages            0.04%  582.73 sec  582.73 sec  0.00 sec  0.00 sec 
[04/28 00:57:20    642s] (I)       | | | | +-Read boundary cut boxes        0.00%  582.73 sec  582.73 sec  0.00 sec  0.00 sec 
[04/28 00:57:20    642s] (I)       | | | +-Read blackboxes                  0.00%  582.73 sec  582.73 sec  0.00 sec  0.00 sec 
[04/28 00:57:20    642s] (I)       | | | +-Read prerouted                   0.19%  582.74 sec  582.74 sec  0.00 sec  0.01 sec 
[04/28 00:57:20    642s] (I)       | | | +-Read unlegalized nets            0.30%  582.74 sec  582.74 sec  0.00 sec  0.00 sec 
[04/28 00:57:20    642s] (I)       | | | +-Read nets                        1.09%  582.74 sec  582.75 sec  0.01 sec  0.02 sec 
[04/28 00:57:20    642s] (I)       | | | +-Set up via pillars               0.02%  582.76 sec  582.76 sec  0.00 sec  0.00 sec 
[04/28 00:57:20    642s] (I)       | | | +-Initialize 3D grid graph         0.10%  582.76 sec  582.76 sec  0.00 sec  0.00 sec 
[04/28 00:57:20    642s] (I)       | | | +-Model blockage capacity          4.00%  582.76 sec  582.81 sec  0.05 sec  0.05 sec 
[04/28 00:57:20    642s] (I)       | | | | +-Initialize 3D capacity         3.84%  582.76 sec  582.80 sec  0.04 sec  0.05 sec 
[04/28 00:57:20    642s] (I)       | +-Read aux data                        0.00%  582.81 sec  582.81 sec  0.00 sec  0.00 sec 
[04/28 00:57:20    642s] (I)       | +-Others data preparation              0.16%  582.81 sec  582.81 sec  0.00 sec  0.00 sec 
[04/28 00:57:20    642s] (I)       | +-Create route kernel                  0.62%  582.81 sec  582.82 sec  0.01 sec  0.01 sec 
[04/28 00:57:20    642s] (I)       +-Global Routing                        27.72%  582.82 sec  583.14 sec  0.32 sec  0.31 sec 
[04/28 00:57:20    642s] (I)       | +-Initialization                       1.00%  582.82 sec  582.83 sec  0.01 sec  0.01 sec 
[04/28 00:57:20    642s] (I)       | +-Net group 1                         25.05%  582.83 sec  583.13 sec  0.29 sec  0.29 sec 
[04/28 00:57:20    642s] (I)       | | +-Generate topology                  1.99%  582.83 sec  582.86 sec  0.02 sec  0.02 sec 
[04/28 00:57:20    642s] (I)       | | +-Phase 1a                           5.48%  582.86 sec  582.93 sec  0.06 sec  0.07 sec 
[04/28 00:57:20    642s] (I)       | | | +-Pattern routing (1T)             4.71%  582.86 sec  582.92 sec  0.05 sec  0.06 sec 
[04/28 00:57:20    642s] (I)       | | | +-Add via demand to 2D             0.67%  582.92 sec  582.93 sec  0.01 sec  0.01 sec 
[04/28 00:57:20    642s] (I)       | | +-Phase 1b                           0.03%  582.93 sec  582.93 sec  0.00 sec  0.00 sec 
[04/28 00:57:20    642s] (I)       | | +-Phase 1c                           0.00%  582.93 sec  582.93 sec  0.00 sec  0.00 sec 
[04/28 00:57:20    642s] (I)       | | +-Phase 1d                           0.00%  582.93 sec  582.93 sec  0.00 sec  0.00 sec 
[04/28 00:57:20    642s] (I)       | | +-Phase 1e                           0.02%  582.93 sec  582.93 sec  0.00 sec  0.00 sec 
[04/28 00:57:20    642s] (I)       | | | +-Route legalization               0.00%  582.93 sec  582.93 sec  0.00 sec  0.00 sec 
[04/28 00:57:20    642s] (I)       | | +-Phase 1l                          16.90%  582.93 sec  583.13 sec  0.20 sec  0.19 sec 
[04/28 00:57:20    642s] (I)       | | | +-Layer assignment (1T)           16.60%  582.93 sec  583.13 sec  0.19 sec  0.19 sec 
[04/28 00:57:20    642s] (I)       | +-Clean cong LA                        0.00%  583.13 sec  583.13 sec  0.00 sec  0.00 sec 
[04/28 00:57:20    642s] (I)       +-Export 3D cong map                     0.78%  583.14 sec  583.15 sec  0.01 sec  0.01 sec 
[04/28 00:57:20    642s] (I)       | +-Export 2D cong map                   0.06%  583.15 sec  583.15 sec  0.00 sec  0.00 sec 
[04/28 00:57:20    642s] (I)       +-Extract Global 3D Wires                0.74%  583.15 sec  583.16 sec  0.01 sec  0.01 sec 
[04/28 00:57:20    642s] (I)       +-Track Assignment (1T)                 27.65%  583.16 sec  583.49 sec  0.32 sec  0.32 sec 
[04/28 00:57:20    642s] (I)       | +-Initialization                       0.22%  583.16 sec  583.17 sec  0.00 sec  0.01 sec 
[04/28 00:57:20    642s] (I)       | +-Track Assignment Kernel             26.86%  583.17 sec  583.48 sec  0.31 sec  0.31 sec 
[04/28 00:57:20    642s] (I)       | +-Free Memory                          0.01%  583.49 sec  583.49 sec  0.00 sec  0.00 sec 
[04/28 00:57:20    642s] (I)       +-Export                                22.65%  583.49 sec  583.75 sec  0.26 sec  0.28 sec 
[04/28 00:57:20    642s] (I)       | +-Export DB wires                     13.35%  583.49 sec  583.64 sec  0.16 sec  0.17 sec 
[04/28 00:57:20    642s] (I)       | | +-Export all nets                    9.92%  583.50 sec  583.61 sec  0.12 sec  0.12 sec 
[04/28 00:57:20    642s] (I)       | | +-Set wire vias                      2.53%  583.61 sec  583.64 sec  0.03 sec  0.04 sec 
[04/28 00:57:20    642s] (I)       | +-Report wirelength                    4.05%  583.64 sec  583.69 sec  0.05 sec  0.04 sec 
[04/28 00:57:20    642s] (I)       | +-Update net boxes                     5.18%  583.69 sec  583.75 sec  0.06 sec  0.07 sec 
[04/28 00:57:20    642s] (I)       | +-Update timing                        0.00%  583.75 sec  583.75 sec  0.00 sec  0.00 sec 
[04/28 00:57:20    642s] (I)       +-Postprocess design                     0.78%  583.75 sec  583.76 sec  0.01 sec  0.00 sec 
[04/28 00:57:20    642s] (I)      ===================== Summary by functions =====================
[04/28 00:57:20    642s] (I)       Lv  Step                                 %      Real       CPU 
[04/28 00:57:20    642s] (I)      ----------------------------------------------------------------
[04/28 00:57:20    642s] (I)        0  Early Global Route kernel      100.00%  1.16 sec  1.15 sec 
[04/28 00:57:20    642s] (I)        1  Global Routing                  27.72%  0.32 sec  0.31 sec 
[04/28 00:57:20    642s] (I)        1  Track Assignment (1T)           27.65%  0.32 sec  0.32 sec 
[04/28 00:57:20    642s] (I)        1  Export                          22.65%  0.26 sec  0.28 sec 
[04/28 00:57:20    642s] (I)        1  Import and model                18.47%  0.22 sec  0.21 sec 
[04/28 00:57:20    642s] (I)        1  Export 3D cong map               0.78%  0.01 sec  0.01 sec 
[04/28 00:57:20    642s] (I)        1  Postprocess design               0.78%  0.01 sec  0.00 sec 
[04/28 00:57:20    642s] (I)        1  Extract Global 3D Wires          0.74%  0.01 sec  0.01 sec 
[04/28 00:57:20    642s] (I)        2  Track Assignment Kernel         26.86%  0.31 sec  0.31 sec 
[04/28 00:57:20    642s] (I)        2  Net group 1                     25.05%  0.29 sec  0.29 sec 
[04/28 00:57:20    642s] (I)        2  Export DB wires                 13.35%  0.16 sec  0.17 sec 
[04/28 00:57:20    642s] (I)        2  Create route DB                 10.50%  0.12 sec  0.12 sec 
[04/28 00:57:20    642s] (I)        2  Create place DB                  6.88%  0.08 sec  0.08 sec 
[04/28 00:57:20    642s] (I)        2  Update net boxes                 5.18%  0.06 sec  0.07 sec 
[04/28 00:57:20    642s] (I)        2  Report wirelength                4.05%  0.05 sec  0.04 sec 
[04/28 00:57:20    642s] (I)        2  Initialization                   1.22%  0.01 sec  0.02 sec 
[04/28 00:57:20    642s] (I)        2  Create route kernel              0.62%  0.01 sec  0.01 sec 
[04/28 00:57:20    642s] (I)        2  Others data preparation          0.16%  0.00 sec  0.00 sec 
[04/28 00:57:20    642s] (I)        2  Export 2D cong map               0.06%  0.00 sec  0.00 sec 
[04/28 00:57:20    642s] (I)        2  Free Memory                      0.01%  0.00 sec  0.00 sec 
[04/28 00:57:20    642s] (I)        2  Update timing                    0.00%  0.00 sec  0.00 sec 
[04/28 00:57:20    642s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[04/28 00:57:20    642s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[04/28 00:57:20    642s] (I)        3  Phase 1l                        16.90%  0.20 sec  0.19 sec 
[04/28 00:57:20    642s] (I)        3  Import route data (1T)          10.46%  0.12 sec  0.12 sec 
[04/28 00:57:20    642s] (I)        3  Export all nets                  9.92%  0.12 sec  0.12 sec 
[04/28 00:57:20    642s] (I)        3  Import place data                6.86%  0.08 sec  0.08 sec 
[04/28 00:57:20    642s] (I)        3  Phase 1a                         5.48%  0.06 sec  0.07 sec 
[04/28 00:57:20    642s] (I)        3  Set wire vias                    2.53%  0.03 sec  0.04 sec 
[04/28 00:57:20    642s] (I)        3  Generate topology                1.99%  0.02 sec  0.02 sec 
[04/28 00:57:20    642s] (I)        3  Phase 1b                         0.03%  0.00 sec  0.00 sec 
[04/28 00:57:20    642s] (I)        3  Phase 1e                         0.02%  0.00 sec  0.00 sec 
[04/28 00:57:20    642s] (I)        3  Phase 1c                         0.00%  0.00 sec  0.00 sec 
[04/28 00:57:20    642s] (I)        3  Phase 1d                         0.00%  0.00 sec  0.00 sec 
[04/28 00:57:20    642s] (I)        4  Layer assignment (1T)           16.60%  0.19 sec  0.19 sec 
[04/28 00:57:20    642s] (I)        4  Read nets                        6.09%  0.07 sec  0.08 sec 
[04/28 00:57:20    642s] (I)        4  Pattern routing (1T)             4.71%  0.05 sec  0.06 sec 
[04/28 00:57:20    642s] (I)        4  Model blockage capacity          4.00%  0.05 sec  0.05 sec 
[04/28 00:57:20    642s] (I)        4  Read blockages ( Layer 2-11 )    3.01%  0.04 sec  0.03 sec 
[04/28 00:57:20    642s] (I)        4  Read instances and placement     1.82%  0.02 sec  0.02 sec 
[04/28 00:57:20    642s] (I)        4  Add via demand to 2D             0.67%  0.01 sec  0.01 sec 
[04/28 00:57:20    642s] (I)        4  Read unlegalized nets            0.30%  0.00 sec  0.00 sec 
[04/28 00:57:20    642s] (I)        4  Read prerouted                   0.19%  0.00 sec  0.01 sec 
[04/28 00:57:20    642s] (I)        4  Initialize 3D grid graph         0.10%  0.00 sec  0.00 sec 
[04/28 00:57:20    642s] (I)        4  Set up via pillars               0.02%  0.00 sec  0.00 sec 
[04/28 00:57:20    642s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[04/28 00:57:20    642s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[04/28 00:57:20    642s] (I)        5  Initialize 3D capacity           3.84%  0.04 sec  0.05 sec 
[04/28 00:57:20    642s] (I)        5  Read PG blockages                2.30%  0.03 sec  0.03 sec 
[04/28 00:57:20    642s] (I)        5  Read instance blockages          0.35%  0.00 sec  0.00 sec 
[04/28 00:57:20    642s] (I)        5  Read halo blockages              0.04%  0.00 sec  0.00 sec 
[04/28 00:57:20    642s] (I)        5  Read other blockages             0.04%  0.00 sec  0.00 sec 
[04/28 00:57:20    642s] (I)        5  Read clock blockages             0.03%  0.00 sec  0.00 sec 
[04/28 00:57:20    642s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[04/28 00:57:20    642s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[04/28 00:57:20    642s] {MMLU 0 0 29648}
[04/28 00:57:20    642s] ### Creating LA Mngr. totSessionCpu=0:10:43 mem=2469.2M
[04/28 00:57:20    642s] 
[04/28 00:57:20    642s] Trim Metal Layers:
[04/28 00:57:20    642s] LayerId::1 widthSet size::4
[04/28 00:57:20    642s] LayerId::2 widthSet size::4
[04/28 00:57:20    642s] LayerId::3 widthSet size::4
[04/28 00:57:20    642s] LayerId::4 widthSet size::4
[04/28 00:57:20    642s] LayerId::5 widthSet size::4
[04/28 00:57:20    642s] LayerId::6 widthSet size::4
[04/28 00:57:20    642s] LayerId::7 widthSet size::5
[04/28 00:57:20    642s] LayerId::8 widthSet size::5
[04/28 00:57:20    642s] LayerId::9 widthSet size::5
[04/28 00:57:20    642s] LayerId::10 widthSet size::4
[04/28 00:57:20    642s] LayerId::11 widthSet size::3
[04/28 00:57:20    642s] eee: pegSigSF::1.070000
[04/28 00:57:20    642s] Updating RC grid for preRoute extraction ...
[04/28 00:57:20    642s] Initializing multi-corner capacitance tables ... 
[04/28 00:57:20    643s] Initializing multi-corner resistance tables ...
[04/28 00:57:20    643s] Creating RPSQ from WeeR and WRes ...
[04/28 00:57:20    643s] eee: l::1 avDens::0.101212 usedTrk::3461.442719 availTrk::34200.000000 sigTrk::3461.442719
[04/28 00:57:20    643s] eee: l::2 avDens::0.225896 usedTrk::7493.858642 availTrk::33174.000000 sigTrk::7493.858642
[04/28 00:57:20    643s] eee: l::3 avDens::0.276909 usedTrk::9794.285533 availTrk::35370.000000 sigTrk::9794.285533
[04/28 00:57:20    643s] eee: l::4 avDens::0.156491 usedTrk::5285.085733 availTrk::33772.500000 sigTrk::5285.085733
[04/28 00:57:20    643s] eee: l::5 avDens::0.095023 usedTrk::2745.228566 availTrk::28890.000000 sigTrk::2745.228566
[04/28 00:57:20    643s] eee: l::6 avDens::0.025062 usedTrk::396.421930 availTrk::15817.500000 sigTrk::396.421930
[04/28 00:57:20    643s] eee: l::7 avDens::0.048716 usedTrk::302.527486 availTrk::6210.000000 sigTrk::302.527486
[04/28 00:57:20    643s] eee: l::8 avDens::0.001706 usedTrk::1.166959 availTrk::684.000000 sigTrk::1.166959
[04/28 00:57:20    643s] eee: l::9 avDens::0.016038 usedTrk::21.650877 availTrk::1350.000000 sigTrk::21.650877
[04/28 00:57:20    643s] eee: l::10 avDens::0.182734 usedTrk::2499.794884 availTrk::13680.000000 sigTrk::2499.794884
[04/28 00:57:20    643s] eee: l::11 avDens::0.052558 usedTrk::113.525817 availTrk::2160.000000 sigTrk::113.525817
[04/28 00:57:20    643s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[04/28 00:57:20    643s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.249991 uaWl=1.000000 uaWlH=0.343893 aWlH=0.000000 lMod=0 pMax=0.835200 pMod=82 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[04/28 00:57:21    643s] ### Creating LA Mngr, finished. totSessionCpu=0:10:43 mem=2469.2M
[04/28 00:57:21    643s] OPERPROF: Starting DPlace-Init at level 1, MEM:2469.2M, EPOCH TIME: 1745816241.028959
[04/28 00:57:21    643s] Processing tracks to init pin-track alignment.
[04/28 00:57:21    643s] z: 2, totalTracks: 1
[04/28 00:57:21    643s] z: 4, totalTracks: 1
[04/28 00:57:21    643s] z: 6, totalTracks: 1
[04/28 00:57:21    643s] z: 8, totalTracks: 1
[04/28 00:57:21    643s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/28 00:57:21    643s] All LLGs are deleted
[04/28 00:57:21    643s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:57:21    643s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:57:21    643s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2469.2M, EPOCH TIME: 1745816241.041521
[04/28 00:57:21    643s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2469.2M, EPOCH TIME: 1745816241.041834
[04/28 00:57:21    643s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2469.2M, EPOCH TIME: 1745816241.046971
[04/28 00:57:21    643s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:57:21    643s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:57:21    643s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2469.2M, EPOCH TIME: 1745816241.049215
[04/28 00:57:21    643s] Max number of tech site patterns supported in site array is 256.
[04/28 00:57:21    643s] Core basic site is CoreSite
[04/28 00:57:21    643s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2469.2M, EPOCH TIME: 1745816241.076479
[04/28 00:57:21    643s] After signature check, allow fast init is true, keep pre-filter is true.
[04/28 00:57:21    643s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/28 00:57:21    643s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.014, MEM:2469.2M, EPOCH TIME: 1745816241.090897
[04/28 00:57:21    643s] Fast DP-INIT is on for default
[04/28 00:57:21    643s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/28 00:57:21    643s] Atter site array init, number of instance map data is 0.
[04/28 00:57:21    643s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.050, REAL:0.050, MEM:2469.2M, EPOCH TIME: 1745816241.099202
[04/28 00:57:21    643s] 
[04/28 00:57:21    643s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/28 00:57:21    643s] 
[04/28 00:57:21    643s]  Skipping Bad Lib Cell Checking (CMU) !
[04/28 00:57:21    643s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.062, MEM:2469.2M, EPOCH TIME: 1745816241.109150
[04/28 00:57:21    643s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2469.2M, EPOCH TIME: 1745816241.109223
[04/28 00:57:21    643s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2469.2M, EPOCH TIME: 1745816241.109598
[04/28 00:57:21    643s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2469.2MB).
[04/28 00:57:21    643s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.080, REAL:0.085, MEM:2469.2M, EPOCH TIME: 1745816241.113544
[04/28 00:57:21    643s] Leaving CCOpt scope - trialRoute done. (took cpu=0:00:02.1 real=0:00:02.1)
[04/28 00:57:21    643s] clean pInstBBox. size 0
[04/28 00:57:21    643s] register pInstBBox. size 2841
[04/28 00:57:21    643s] 
[04/28 00:57:21    643s] Cross-corner scaling factors
[04/28 00:57:21    643s] ============================
[04/28 00:57:21    643s] 
[04/28 00:57:21    643s] -------------------------------------------------------------------
[04/28 00:57:21    643s] Timing Corner      Early Scale Factor    Late Scale Factor    Notes
[04/28 00:57:21    643s] -------------------------------------------------------------------
[04/28 00:57:21    643s] max_delay:setup         0.995054             1                  -
[04/28 00:57:21    643s] min_delay:hold          0.239901             0.243199           -
[04/28 00:57:21    643s] -------------------------------------------------------------------
[04/28 00:57:21    643s] 
[04/28 00:57:21    643s] The typical delay for the CTS primary half corner "max_delay:setup.late" is 0.194ns
[04/28 00:57:21    643s] 
[04/28 00:57:21    643s] Calculating clock latencies for useful skew...
[04/28 00:57:21    643s] Using cell based legalization.
[04/28 00:57:21    643s] Clock tree timing engine global stage delay update for max_delay:setup.late...
[04/28 00:57:21    643s] 
[04/28 00:57:21    643s] Trim Metal Layers:
[04/28 00:57:21    643s] LayerId::1 widthSet size::4
[04/28 00:57:21    643s] LayerId::2 widthSet size::4
[04/28 00:57:21    643s] LayerId::3 widthSet size::4
[04/28 00:57:21    643s] LayerId::4 widthSet size::4
[04/28 00:57:21    643s] LayerId::5 widthSet size::4
[04/28 00:57:21    643s] LayerId::6 widthSet size::4
[04/28 00:57:21    643s] LayerId::7 widthSet size::5
[04/28 00:57:21    643s] LayerId::8 widthSet size::5
[04/28 00:57:21    643s] LayerId::9 widthSet size::5
[04/28 00:57:21    643s] LayerId::10 widthSet size::4
[04/28 00:57:21    643s] LayerId::11 widthSet size::3
[04/28 00:57:21    643s] eee: pegSigSF::1.070000
[04/28 00:57:21    643s] Updating RC grid for preRoute extraction ...
[04/28 00:57:21    643s] Initializing multi-corner capacitance tables ... 
[04/28 00:57:21    643s] Initializing multi-corner resistance tables ...
[04/28 00:57:21    643s] Creating RPSQ from WeeR and WRes ...
[04/28 00:57:21    644s] eee: l::1 avDens::0.101212 usedTrk::3461.442719 availTrk::34200.000000 sigTrk::3461.442719
[04/28 00:57:21    644s] eee: l::2 avDens::0.225896 usedTrk::7493.858642 availTrk::33174.000000 sigTrk::7493.858642
[04/28 00:57:21    644s] eee: l::3 avDens::0.276909 usedTrk::9794.285533 availTrk::35370.000000 sigTrk::9794.285533
[04/28 00:57:21    644s] eee: l::4 avDens::0.156491 usedTrk::5285.085733 availTrk::33772.500000 sigTrk::5285.085733
[04/28 00:57:21    644s] eee: l::5 avDens::0.095023 usedTrk::2745.228566 availTrk::28890.000000 sigTrk::2745.228566
[04/28 00:57:21    644s] eee: l::6 avDens::0.025062 usedTrk::396.421930 availTrk::15817.500000 sigTrk::396.421930
[04/28 00:57:21    644s] eee: l::7 avDens::0.048716 usedTrk::302.527486 availTrk::6210.000000 sigTrk::302.527486
[04/28 00:57:21    644s] eee: l::8 avDens::0.001706 usedTrk::1.166959 availTrk::684.000000 sigTrk::1.166959
[04/28 00:57:21    644s] eee: l::9 avDens::0.016038 usedTrk::21.650877 availTrk::1350.000000 sigTrk::21.650877
[04/28 00:57:21    644s] eee: l::10 avDens::0.182734 usedTrk::2499.794884 availTrk::13680.000000 sigTrk::2499.794884
[04/28 00:57:21    644s] eee: l::11 avDens::0.052558 usedTrk::113.525817 availTrk::2160.000000 sigTrk::113.525817
[04/28 00:57:21    644s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[04/28 00:57:21    644s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.249991 uaWl=1.000000 uaWlH=0.343893 aWlH=0.000000 lMod=0 pMax=0.835200 pMod=82 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[04/28 00:57:21    644s] End AAE Lib Interpolated Model. (MEM=2469.25 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/28 00:57:21    644s] Clock tree timing engine global stage delay update for max_delay:setup.late done. (took cpu=0:00:00.7 real=0:00:00.7)
[04/28 00:57:21    644s] Accumulated time to calculate placeable region: 0
[04/28 00:57:21    644s] Calculating clock latencies for useful skew done. (took cpu=0:00:00.8 real=0:00:00.8)
[04/28 00:57:22    644s] (I)      Initializing Steiner engine. 
[04/28 00:57:22    644s] (I)      ==================== Layers =====================
[04/28 00:57:22    644s] (I)      +-----+----+---------+---------+--------+-------+
[04/28 00:57:22    644s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[04/28 00:57:22    644s] (I)      +-----+----+---------+---------+--------+-------+
[04/28 00:57:22    644s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[04/28 00:57:22    644s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[04/28 00:57:22    644s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[04/28 00:57:22    644s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[04/28 00:57:22    644s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[04/28 00:57:22    644s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[04/28 00:57:22    644s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[04/28 00:57:22    644s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[04/28 00:57:22    644s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[04/28 00:57:22    644s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[04/28 00:57:22    644s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[04/28 00:57:22    644s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[04/28 00:57:22    644s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[04/28 00:57:22    644s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[04/28 00:57:22    644s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[04/28 00:57:22    644s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[04/28 00:57:22    644s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[04/28 00:57:22    644s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[04/28 00:57:22    644s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[04/28 00:57:22    644s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[04/28 00:57:22    644s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[04/28 00:57:22    644s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[04/28 00:57:22    644s] (I)      +-----+----+---------+---------+--------+-------+
[04/28 00:57:22    644s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[04/28 00:57:22    644s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[04/28 00:57:22    644s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[04/28 00:57:22    644s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[04/28 00:57:22    644s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[04/28 00:57:22    644s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[04/28 00:57:22    644s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[04/28 00:57:22    644s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[04/28 00:57:22    644s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[04/28 00:57:22    644s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[04/28 00:57:22    644s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[04/28 00:57:22    644s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[04/28 00:57:22    644s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[04/28 00:57:22    644s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[04/28 00:57:22    644s] (I)      +-----+----+---------+---------+--------+-------+
[04/28 00:57:22    644s] Solving LP: 3 skew groups; 2 fragments, 2 fraglets and 3 vertices; 13 variables and 21 constraints; tolerance 1
[04/28 00:57:22    644s] No skew group targets were slackened
[04/28 00:57:22    644s] Best achievable insertion delay respecting ccopt_initial skew groups is 0.000ns, targetting a maximum insertion delay of 0.000ns
[04/28 00:57:22    644s] Solving LP: 3 skew groups; 2 fragments, 2 fraglets and 3 vertices; 12 variables and 19 constraints; tolerance 1
[04/28 00:57:22    644s] No skew group targets were slackened
[04/28 00:57:22    644s] External - Set all clocks to propagated mode...
[04/28 00:57:22    644s] Innovus updating I/O latencies
[04/28 00:57:23    646s] AAE_INFO: opIsDesignInPostRouteState() is 0
[04/28 00:57:23    646s] #################################################################################
[04/28 00:57:23    646s] # Design Stage: PreRoute
[04/28 00:57:23    646s] # Design Name: tpu_top
[04/28 00:57:23    646s] # Design Mode: 45nm
[04/28 00:57:23    646s] # Analysis Mode: MMMC Non-OCV 
[04/28 00:57:23    646s] # Parasitics Mode: No SPEF/RCDB 
[04/28 00:57:23    646s] # Signoff Settings: SI Off 
[04/28 00:57:23    646s] #################################################################################
[04/28 00:57:23    646s] Extraction called for design 'tpu_top' of instances=25516 and nets=29669 using extraction engine 'pre_route' .
[04/28 00:57:23    646s] pre_route RC Extraction called for design tpu_top.
[04/28 00:57:23    646s] RC Extraction called in multi-corner(1) mode.
[04/28 00:57:23    646s] RCMode: PreRoute
[04/28 00:57:23    646s]       RC Corner Indexes            0   
[04/28 00:57:23    646s] Capacitance Scaling Factor   : 1.00000 
[04/28 00:57:23    646s] Resistance Scaling Factor    : 1.00000 
[04/28 00:57:23    646s] Clock Cap. Scaling Factor    : 1.00000 
[04/28 00:57:23    646s] Clock Res. Scaling Factor    : 1.00000 
[04/28 00:57:23    646s] Shrink Factor                : 0.90000
[04/28 00:57:23    646s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/28 00:57:23    646s] Using capacitance table file ...
[04/28 00:57:23    646s] 
[04/28 00:57:23    646s] Trim Metal Layers:
[04/28 00:57:23    646s] LayerId::1 widthSet size::4
[04/28 00:57:23    646s] LayerId::2 widthSet size::4
[04/28 00:57:23    646s] LayerId::3 widthSet size::4
[04/28 00:57:23    646s] LayerId::4 widthSet size::4
[04/28 00:57:23    646s] LayerId::5 widthSet size::4
[04/28 00:57:23    646s] LayerId::6 widthSet size::4
[04/28 00:57:23    646s] LayerId::7 widthSet size::5
[04/28 00:57:23    646s] LayerId::8 widthSet size::5
[04/28 00:57:23    646s] LayerId::9 widthSet size::5
[04/28 00:57:23    646s] LayerId::10 widthSet size::4
[04/28 00:57:23    646s] LayerId::11 widthSet size::3
[04/28 00:57:23    646s] eee: pegSigSF::1.070000
[04/28 00:57:23    646s] Updating RC grid for preRoute extraction ...
[04/28 00:57:23    646s] Initializing multi-corner capacitance tables ... 
[04/28 00:57:24    646s] Initializing multi-corner resistance tables ...
[04/28 00:57:24    646s] Creating RPSQ from WeeR and WRes ...
[04/28 00:57:24    646s] eee: l::1 avDens::0.101212 usedTrk::3461.442719 availTrk::34200.000000 sigTrk::3461.442719
[04/28 00:57:24    646s] eee: l::2 avDens::0.225896 usedTrk::7493.858642 availTrk::33174.000000 sigTrk::7493.858642
[04/28 00:57:24    646s] eee: l::3 avDens::0.276909 usedTrk::9794.285533 availTrk::35370.000000 sigTrk::9794.285533
[04/28 00:57:24    646s] eee: l::4 avDens::0.156491 usedTrk::5285.085733 availTrk::33772.500000 sigTrk::5285.085733
[04/28 00:57:24    646s] eee: l::5 avDens::0.095023 usedTrk::2745.228566 availTrk::28890.000000 sigTrk::2745.228566
[04/28 00:57:24    646s] eee: l::6 avDens::0.025062 usedTrk::396.421930 availTrk::15817.500000 sigTrk::396.421930
[04/28 00:57:24    646s] eee: l::7 avDens::0.048716 usedTrk::302.527486 availTrk::6210.000000 sigTrk::302.527486
[04/28 00:57:24    646s] eee: l::8 avDens::0.001706 usedTrk::1.166959 availTrk::684.000000 sigTrk::1.166959
[04/28 00:57:24    646s] eee: l::9 avDens::0.016038 usedTrk::21.650877 availTrk::1350.000000 sigTrk::21.650877
[04/28 00:57:24    646s] eee: l::10 avDens::0.182734 usedTrk::2499.794884 availTrk::13680.000000 sigTrk::2499.794884
[04/28 00:57:24    646s] eee: l::11 avDens::0.052558 usedTrk::113.525817 availTrk::2160.000000 sigTrk::113.525817
[04/28 00:57:24    646s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[04/28 00:57:24    646s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.249991 uaWl=1.000000 uaWlH=0.343893 aWlH=0.000000 lMod=0 pMax=0.835200 pMod=82 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[04/28 00:57:24    647s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:01.0  MEM: 2518.371M)
[04/28 00:57:25    648s] Topological Sorting (REAL = 0:00:00.0, MEM = 2532.0M, InitMEM = 2532.0M)
[04/28 00:57:25    648s] Start delay calculation (fullDC) (1 T). (MEM=2531.99)
[04/28 00:57:25    648s] End AAE Lib Interpolated Model. (MEM=2531.99 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/28 00:57:27    649s] Total number of fetched objects 29648
[04/28 00:57:27    649s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[04/28 00:57:27    649s] Total number of fetched objects 29648
[04/28 00:57:27    649s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[04/28 00:57:27    650s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[04/28 00:57:27    650s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[04/28 00:57:27    650s] End delay calculation. (MEM=2563.68 CPU=0:00:00.6 REAL=0:00:00.0)
[04/28 00:57:27    650s] End delay calculation (fullDC). (MEM=2563.68 CPU=0:00:02.1 REAL=0:00:02.0)
[04/28 00:57:27    650s] *** CDM Built up (cpu=0:00:03.9  real=0:00:04.0  mem= 2563.7M) ***
[04/28 00:57:28    650s] Setting all clocks to propagated mode.
[04/28 00:57:28    650s] External - Set all clocks to propagated mode done. (took cpu=0:00:05.6 real=0:00:05.6)
[04/28 00:57:28    650s] Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[04/28 00:57:28    650s] 
[04/28 00:57:28    650s] Skew group insertion delays
[04/28 00:57:28    650s] ===========================
[04/28 00:57:28    650s] 
[04/28 00:57:28    650s] ---------------------------------------------------------------------------------
[04/28 00:57:28    650s] Timing Corner           Skew Group      Min ID    Max ID    Avg ID    Std.Dev. ID
[04/28 00:57:28    650s]                                         (ns)      (ns)      (ns)      (ns)
[04/28 00:57:28    650s] ---------------------------------------------------------------------------------
[04/28 00:57:28    650s] max_delay:setup.late    clk/sdc_cons    0.000     0.000     0.000        0.000
[04/28 00:57:28    650s] ---------------------------------------------------------------------------------
[04/28 00:57:28    650s] 
[04/28 00:57:28    650s] CCOptDebug: After initial cluster: WNS - TNS -; Real time 0:00:46.0
[04/28 00:57:28    650s] Leaving CCOpt scope - Cleaning up placement interface...
[04/28 00:57:28    650s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2554.1M, EPOCH TIME: 1745816248.183030
[04/28 00:57:28    650s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2841).
[04/28 00:57:28    650s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:57:28    650s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:57:28    650s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:57:28    650s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.090, REAL:0.083, MEM:2498.1M, EPOCH TIME: 1745816248.265915
[04/28 00:57:28    650s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/28 00:57:28    650s] AAE_INFO: opIsDesignInPostRouteState() is 0
[04/28 00:57:28    650s] #################################################################################
[04/28 00:57:28    650s] # Design Stage: PreRoute
[04/28 00:57:28    650s] # Design Name: tpu_top
[04/28 00:57:28    650s] # Design Mode: 45nm
[04/28 00:57:28    650s] # Analysis Mode: MMMC Non-OCV 
[04/28 00:57:28    650s] # Parasitics Mode: No SPEF/RCDB 
[04/28 00:57:28    650s] # Signoff Settings: SI Off 
[04/28 00:57:28    650s] #################################################################################
[04/28 00:57:29    651s] Calculate delays in BcWc mode...
[04/28 00:57:29    651s] Topological Sorting (REAL = 0:00:00.0, MEM = 2498.0M, InitMEM = 2498.0M)
[04/28 00:57:29    651s] Start delay calculation (fullDC) (1 T). (MEM=2498.05)
[04/28 00:57:29    651s] End AAE Lib Interpolated Model. (MEM=2498.05 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/28 00:57:33    656s] Total number of fetched objects 29648
[04/28 00:57:33    656s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[04/28 00:57:33    656s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[04/28 00:57:33    656s] End delay calculation. (MEM=2517.12 CPU=0:00:04.0 REAL=0:00:03.0)
[04/28 00:57:33    656s] End delay calculation (fullDC). (MEM=2517.12 CPU=0:00:04.8 REAL=0:00:04.0)
[04/28 00:57:33    656s] *** CDM Built up (cpu=0:00:05.6  real=0:00:05.0  mem= 2517.1M) ***
[04/28 00:57:34    656s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2462.1M, EPOCH TIME: 1745816254.500800
[04/28 00:57:34    656s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:57:34    656s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:57:34    656s] 
[04/28 00:57:34    656s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/28 00:57:34    657s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.033, MEM:2462.1M, EPOCH TIME: 1745816254.534159
[04/28 00:57:34    657s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:57:34    657s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:57:35    657s] 
[04/28 00:57:35    657s] ------------------------------------------------------------------
[04/28 00:57:35    657s]      Summary (cpu=0.39min real=0.38min mem=2462.1M)
[04/28 00:57:35    657s] ------------------------------------------------------------------
[04/28 00:57:35    657s] 
[04/28 00:57:35    657s] Setup views included:
[04/28 00:57:35    657s]  wc 
[04/28 00:57:35    657s] 
[04/28 00:57:35    657s] +--------------------+---------+
[04/28 00:57:35    657s] |     Setup mode     |   all   |
[04/28 00:57:35    657s] +--------------------+---------+
[04/28 00:57:35    657s] |           WNS (ns):| -0.081  |
[04/28 00:57:35    657s] |           TNS (ns):| -1.131  |
[04/28 00:57:35    657s] |    Violating Paths:|   69    |
[04/28 00:57:35    657s] |          All Paths:|  3274   |
[04/28 00:57:35    657s] +--------------------+---------+
[04/28 00:57:35    657s] 
[04/28 00:57:35    657s] +----------------+-------------------------------+------------------+
[04/28 00:57:35    657s] |                |              Real             |       Total      |
[04/28 00:57:35    657s] |    DRVs        +------------------+------------+------------------|
[04/28 00:57:35    657s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[04/28 00:57:35    657s] +----------------+------------------+------------+------------------+
[04/28 00:57:35    657s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[04/28 00:57:35    657s] |   max_tran     |      9 (72)      |   -0.078   |      9 (72)      |
[04/28 00:57:35    657s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[04/28 00:57:35    657s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[04/28 00:57:35    657s] +----------------+------------------+------------+------------------+
[04/28 00:57:35    657s] 
[04/28 00:57:35    657s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2526.3M, EPOCH TIME: 1745816255.046598
[04/28 00:57:35    657s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:57:35    657s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:57:35    657s] 
[04/28 00:57:35    657s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/28 00:57:35    657s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.033, MEM:2526.3M, EPOCH TIME: 1745816255.079173
[04/28 00:57:35    657s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:57:35    657s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:57:35    657s] 
[04/28 00:57:35    657s] Density: 65.455%
[04/28 00:57:35    657s] ------------------------------------------------------------------
[04/28 00:57:35    657s] **opt_design ... cpu = 0:00:34, real = 0:00:44, mem = 1706.3M, totSessionCpu=0:10:58 **
[04/28 00:57:35    657s] *** ClockClustering #1 [finish] (ccopt_design #1) : cpu/real = 0:00:24.1/0:00:24.0 (1.0), totSession cpu/real = 0:10:57.5/0:12:00.5 (0.9), mem = 2478.3M
[04/28 00:57:35    657s] 
[04/28 00:57:35    657s] =============================================================================================
[04/28 00:57:35    657s]  Step TAT Report : ClockClustering #1 / ccopt_design #1                         21.17-s075_1
[04/28 00:57:35    657s] =============================================================================================
[04/28 00:57:35    657s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/28 00:57:35    657s] ---------------------------------------------------------------------------------------------
[04/28 00:57:35    657s] [ OptSummaryReport       ]      1   0:00:00.1  (   0.5 % )     0:00:00.6 /  0:00:00.6    1.0
[04/28 00:57:35    657s] [ DrvReport              ]      1   0:00:00.4  (   1.8 % )     0:00:00.4 /  0:00:00.4    1.0
[04/28 00:57:35    657s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/28 00:57:35    657s] [ IncrReplace            ]      1   0:00:01.3  (   5.3 % )     0:00:01.3 /  0:00:01.3    1.0
[04/28 00:57:35    657s] [ EarlyGlobalRoute       ]      2   0:00:02.1  (   8.8 % )     0:00:02.1 /  0:00:02.1    1.0
[04/28 00:57:35    657s] [ ExtractRC              ]      2   0:00:01.5  (   6.2 % )     0:00:01.5 /  0:00:01.5    1.0
[04/28 00:57:35    657s] [ TimingUpdate           ]      3   0:00:00.4  (   1.7 % )     0:00:00.4 /  0:00:00.5    1.1
[04/28 00:57:35    657s] [ FullDelayCalc          ]      2   0:00:08.7  (  36.2 % )     0:00:09.4 /  0:00:09.5    1.0
[04/28 00:57:35    657s] [ TimingReport           ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.0
[04/28 00:57:35    657s] [ MISC                   ]          0:00:09.4  (  39.3 % )     0:00:09.4 /  0:00:09.4    1.0
[04/28 00:57:35    657s] ---------------------------------------------------------------------------------------------
[04/28 00:57:35    657s]  ClockClustering #1 TOTAL           0:00:24.0  ( 100.0 % )     0:00:24.0 /  0:00:24.1    1.0
[04/28 00:57:35    657s] ---------------------------------------------------------------------------------------------
[04/28 00:57:35    657s] 
[04/28 00:57:35    657s] *** SimplifyNetlist #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:10:57.6/0:12:00.6 (0.9), mem = 2478.3M
[04/28 00:57:35    657s] Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
[04/28 00:57:35    657s] Info: 1 ideal net excluded from IPO operation.
[04/28 00:57:35    657s] Info: 1 clock net  excluded from IPO operation.
[04/28 00:57:35    657s] ### Creating LA Mngr. totSessionCpu=0:10:58 mem=2478.3M
[04/28 00:57:35    657s] ### Creating LA Mngr, finished. totSessionCpu=0:10:58 mem=2478.3M
[04/28 00:57:35    657s] 
[04/28 00:57:35    657s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/28 00:57:35    657s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[04/28 00:57:35    657s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[04/28 00:57:35    657s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[04/28 00:57:35    657s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[04/28 00:57:35    657s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[04/28 00:57:35    657s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[04/28 00:57:35    657s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[04/28 00:57:35    657s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[04/28 00:57:35    657s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[04/28 00:57:35    657s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[04/28 00:57:35    657s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[04/28 00:57:35    657s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[04/28 00:57:35    657s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[04/28 00:57:35    657s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[04/28 00:57:35    657s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[04/28 00:57:35    657s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[04/28 00:57:35    657s] Summary for sequential cells identification: 
[04/28 00:57:35    657s]   Identified SBFF number: 104
[04/28 00:57:35    657s]   Identified MBFF number: 0
[04/28 00:57:35    657s]   Identified SB Latch number: 0
[04/28 00:57:35    657s]   Identified MB Latch number: 0
[04/28 00:57:35    657s]   Not identified SBFF number: 16
[04/28 00:57:35    657s]   Not identified MBFF number: 0
[04/28 00:57:35    657s]   Not identified SB Latch number: 0
[04/28 00:57:35    657s]   Not identified MB Latch number: 0
[04/28 00:57:35    657s]   Number of sequential cells which are not FFs: 32
[04/28 00:57:35    657s]  Visiting view : wc
[04/28 00:57:35    657s]    : PowerDomain = none : Weighted F : unweighted  = 38.80 (1.000) with rcCorner = 0
[04/28 00:57:35    657s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[04/28 00:57:35    657s]  Visiting view : bc
[04/28 00:57:35    657s]    : PowerDomain = none : Weighted F : unweighted  = 13.00 (1.000) with rcCorner = 0
[04/28 00:57:35    657s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[04/28 00:57:35    657s] TLC MultiMap info (StdDelay):
[04/28 00:57:35    657s]   : min_delay + min_timing + 1 + no RcCorner := 5.3ps
[04/28 00:57:35    657s]   : min_delay + min_timing + 1 + rccorners := 13ps
[04/28 00:57:35    657s]   : max_delay + max_timing + 1 + no RcCorner := 20.1ps
[04/28 00:57:35    657s]   : max_delay + max_timing + 1 + rccorners := 38.8ps
[04/28 00:57:35    657s]  Setting StdDelay to: 38.8ps
[04/28 00:57:35    657s] 
[04/28 00:57:35    657s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/28 00:57:35    657s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.36387.17
[04/28 00:57:35    657s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/28 00:57:35    657s] ### Creating PhyDesignMc. totSessionCpu=0:10:58 mem=2482.3M
[04/28 00:57:35    657s] OPERPROF: Starting DPlace-Init at level 1, MEM:2482.3M, EPOCH TIME: 1745816255.228254
[04/28 00:57:35    657s] Processing tracks to init pin-track alignment.
[04/28 00:57:35    657s] z: 2, totalTracks: 1
[04/28 00:57:35    657s] z: 4, totalTracks: 1
[04/28 00:57:35    657s] z: 6, totalTracks: 1
[04/28 00:57:35    657s] z: 8, totalTracks: 1
[04/28 00:57:35    657s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/28 00:57:35    657s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2482.3M, EPOCH TIME: 1745816255.244045
[04/28 00:57:35    657s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:57:35    657s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:57:35    657s] 
[04/28 00:57:35    657s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/28 00:57:35    657s] 
[04/28 00:57:35    657s]  Skipping Bad Lib Cell Checking (CMU) !
[04/28 00:57:35    657s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.032, MEM:2482.3M, EPOCH TIME: 1745816255.275830
[04/28 00:57:35    657s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2482.3M, EPOCH TIME: 1745816255.275969
[04/28 00:57:35    657s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2482.3M, EPOCH TIME: 1745816255.276326
[04/28 00:57:35    657s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2482.3MB).
[04/28 00:57:35    657s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.051, MEM:2482.3M, EPOCH TIME: 1745816255.279593
[04/28 00:57:35    657s] TotalInstCnt at PhyDesignMc Initialization: 25516
[04/28 00:57:35    657s] ### Creating PhyDesignMc, finished. totSessionCpu=0:10:58 mem=2482.3M
[04/28 00:57:35    657s] #optDebug: Start CG creation (mem=2482.3M)
[04/28 00:57:35    657s]  ...initializing CG  maxDriveDist -0.000500 stdCellHgt 1.710000 defLenToSkip 11.970000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 11.970000 
[04/28 00:57:35    657s] (cpu=0:00:00.1, mem=2672.9M)
[04/28 00:57:35    657s]  ...processing cgPrt (cpu=0:00:00.1, mem=2672.9M)
[04/28 00:57:35    657s]  ...processing cgEgp (cpu=0:00:00.1, mem=2672.9M)
[04/28 00:57:35    657s]  ...processing cgPbk (cpu=0:00:00.1, mem=2672.9M)
[04/28 00:57:35    657s]  ...processing cgNrb(cpu=0:00:00.1, mem=2672.9M)
[04/28 00:57:35    657s]  ...processing cgObs (cpu=0:00:00.1, mem=2672.9M)
[04/28 00:57:35    657s]  ...processing cgCon (cpu=0:00:00.1, mem=2672.9M)
[04/28 00:57:35    657s]  ...processing cgPdm (cpu=0:00:00.1, mem=2672.9M)
[04/28 00:57:35    657s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2672.9M)
[04/28 00:57:35    657s] ### Creating RouteCongInterface, started
[04/28 00:57:35    657s] 
[04/28 00:57:35    657s] Creating Lib Analyzer ...
[04/28 00:57:35    658s] Total number of usable buffers from Lib Analyzer: 11 ( CLKBUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 BUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX16 CLKBUFX20)
[04/28 00:57:35    658s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[04/28 00:57:35    658s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[04/28 00:57:35    658s] 
[04/28 00:57:35    658s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[04/28 00:57:36    658s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:10:59 mem=2672.9M
[04/28 00:57:36    658s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:10:59 mem=2672.9M
[04/28 00:57:36    658s] Creating Lib Analyzer, finished. 
[04/28 00:57:36    658s] 
[04/28 00:57:36    658s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[04/28 00:57:36    658s] 
[04/28 00:57:36    658s] #optDebug: {0, 1.000}
[04/28 00:57:36    658s] ### Creating RouteCongInterface, finished
[04/28 00:57:36    658s] {MG  {7 0 3.9 0.100635}  {10 0 16.5 0.427446} }
[04/28 00:57:36    658s] Usable buffer cells for single buffer setup transform:
[04/28 00:57:36    658s] CLKBUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 BUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX16 CLKBUFX20 
[04/28 00:57:36    658s] Number of usable buffer cells above: 11
[04/28 00:57:36    658s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2692.0M, EPOCH TIME: 1745816256.412983
[04/28 00:57:36    658s] Found 0 hard placement blockage before merging.
[04/28 00:57:36    658s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2692.0M, EPOCH TIME: 1745816256.413362
[04/28 00:57:36    658s] 
[04/28 00:57:36    658s] Netlist preparation processing... 
[04/28 00:57:36    658s] Removed 0 instance
[04/28 00:57:36    658s] *info: Marking 0 isolation instances dont touch
[04/28 00:57:36    658s] *info: Marking 0 level shifter instances dont touch
[04/28 00:57:36    658s] Deleting 0 temporary hard placement blockage(s).
[04/28 00:57:36    658s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2688.9M, EPOCH TIME: 1745816256.515963
[04/28 00:57:36    658s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:25516).
[04/28 00:57:36    658s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:57:36    659s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:57:36    659s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:57:36    659s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.066, MEM:2602.9M, EPOCH TIME: 1745816256.581648
[04/28 00:57:36    659s] TotalInstCnt at PhyDesignMc Destruction: 25516
[04/28 00:57:36    659s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.36387.17
[04/28 00:57:36    659s] *** SimplifyNetlist #1 [finish] (ccopt_design #1) : cpu/real = 0:00:01.5/0:00:01.5 (1.0), totSession cpu/real = 0:10:59.0/0:12:02.0 (0.9), mem = 2602.9M
[04/28 00:57:36    659s] 
[04/28 00:57:36    659s] =============================================================================================
[04/28 00:57:36    659s]  Step TAT Report : SimplifyNetlist #1 / ccopt_design #1                         21.17-s075_1
[04/28 00:57:36    659s] =============================================================================================
[04/28 00:57:36    659s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/28 00:57:36    659s] ---------------------------------------------------------------------------------------------
[04/28 00:57:36    659s] [ CellServerInit         ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.8
[04/28 00:57:36    659s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  42.7 % )     0:00:00.6 /  0:00:00.6    1.0
[04/28 00:57:36    659s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/28 00:57:36    659s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (  12.7 % )     0:00:00.2 /  0:00:00.2    1.0
[04/28 00:57:36    659s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   4.0 % )     0:00:00.1 /  0:00:00.1    1.0
[04/28 00:57:36    659s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   7.0 % )     0:00:00.7 /  0:00:00.7    1.0
[04/28 00:57:36    659s] [ SteinerInterfaceInit   ]      1   0:00:00.1  (   7.9 % )     0:00:00.1 /  0:00:00.1    1.0
[04/28 00:57:36    659s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/28 00:57:36    659s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/28 00:57:36    659s] [ MISC                   ]          0:00:00.4  (  24.9 % )     0:00:00.4 /  0:00:00.4    1.0
[04/28 00:57:36    659s] ---------------------------------------------------------------------------------------------
[04/28 00:57:36    659s]  SimplifyNetlist #1 TOTAL           0:00:01.5  ( 100.0 % )     0:00:01.5 /  0:00:01.5    1.0
[04/28 00:57:36    659s] ---------------------------------------------------------------------------------------------
[04/28 00:57:36    659s] 
[04/28 00:57:36    659s] *** Starting optimizing excluded clock nets MEM= 2602.9M) ***
[04/28 00:57:36    659s] *info: No excluded clock nets to be optimized.
[04/28 00:57:36    659s] *** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2602.9M) ***
[04/28 00:57:36    659s] *** Starting optimizing excluded clock nets MEM= 2602.9M) ***
[04/28 00:57:36    659s] *info: No excluded clock nets to be optimized.
[04/28 00:57:36    659s] *** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2602.9M) ***
[04/28 00:57:36    659s] Begin: GigaOpt high fanout net optimization
[04/28 00:57:36    659s] GigaOpt HFN: use maxLocalDensity 1.2
[04/28 00:57:36    659s] GigaOpt HFN: use maxLocalDensity 1.2
[04/28 00:57:36    659s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[04/28 00:57:36    659s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[04/28 00:57:36    659s] *** DrvOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:10:59.0/0:12:02.0 (0.9), mem = 2602.9M
[04/28 00:57:36    659s] Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
[04/28 00:57:36    659s] Info: 1 ideal net excluded from IPO operation.
[04/28 00:57:36    659s] Info: 1 clock net  excluded from IPO operation.
[04/28 00:57:36    659s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.36387.18
[04/28 00:57:36    659s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/28 00:57:36    659s] ### Creating PhyDesignMc. totSessionCpu=0:10:59 mem=2602.9M
[04/28 00:57:36    659s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/28 00:57:36    659s] OPERPROF: Starting DPlace-Init at level 1, MEM:2602.9M, EPOCH TIME: 1745816256.647518
[04/28 00:57:36    659s] Processing tracks to init pin-track alignment.
[04/28 00:57:36    659s] z: 2, totalTracks: 1
[04/28 00:57:36    659s] z: 4, totalTracks: 1
[04/28 00:57:36    659s] z: 6, totalTracks: 1
[04/28 00:57:36    659s] z: 8, totalTracks: 1
[04/28 00:57:36    659s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/28 00:57:36    659s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2602.9M, EPOCH TIME: 1745816256.662920
[04/28 00:57:36    659s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:57:36    659s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:57:36    659s] 
[04/28 00:57:36    659s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/28 00:57:36    659s] 
[04/28 00:57:36    659s]  Skipping Bad Lib Cell Checking (CMU) !
[04/28 00:57:36    659s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.032, MEM:2602.9M, EPOCH TIME: 1745816256.694696
[04/28 00:57:36    659s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2602.9M, EPOCH TIME: 1745816256.694844
[04/28 00:57:36    659s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2602.9M, EPOCH TIME: 1745816256.695118
[04/28 00:57:36    659s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2602.9MB).
[04/28 00:57:36    659s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.051, MEM:2602.9M, EPOCH TIME: 1745816256.698247
[04/28 00:57:36    659s] TotalInstCnt at PhyDesignMc Initialization: 25516
[04/28 00:57:36    659s] ### Creating PhyDesignMc, finished. totSessionCpu=0:10:59 mem=2602.9M
[04/28 00:57:36    659s] ### Creating RouteCongInterface, started
[04/28 00:57:36    659s] 
[04/28 00:57:36    659s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[04/28 00:57:36    659s] 
[04/28 00:57:36    659s] #optDebug: {0, 1.000}
[04/28 00:57:36    659s] ### Creating RouteCongInterface, finished
[04/28 00:57:36    659s] {MG  {7 0 3.9 0.100635}  {10 0 16.5 0.427446} }
[04/28 00:57:37    660s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/28 00:57:37    660s] Total-nets :: 29648, Stn-nets :: 0, ratio :: 0 %, Total-len 441658, Stn-len 0
[04/28 00:57:37    660s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2641.1M, EPOCH TIME: 1745816257.607495
[04/28 00:57:37    660s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:57:37    660s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:57:37    660s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:57:37    660s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:57:37    660s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.060, MEM:2603.1M, EPOCH TIME: 1745816257.667644
[04/28 00:57:37    660s] TotalInstCnt at PhyDesignMc Destruction: 25516
[04/28 00:57:37    660s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.36387.18
[04/28 00:57:37    660s] *** DrvOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:01.1/0:00:01.1 (1.0), totSession cpu/real = 0:11:00.1/0:12:03.1 (0.9), mem = 2603.1M
[04/28 00:57:37    660s] 
[04/28 00:57:37    660s] =============================================================================================
[04/28 00:57:37    660s]  Step TAT Report : DrvOpt #1 / ccopt_design #1                                  21.17-s075_1
[04/28 00:57:37    660s] =============================================================================================
[04/28 00:57:37    660s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/28 00:57:37    660s] ---------------------------------------------------------------------------------------------
[04/28 00:57:37    660s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/28 00:57:37    660s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (  16.5 % )     0:00:00.2 /  0:00:00.2    1.1
[04/28 00:57:37    660s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   8.7 % )     0:00:00.1 /  0:00:00.1    1.0
[04/28 00:57:37    660s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/28 00:57:37    660s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.0
[04/28 00:57:37    660s] [ MISC                   ]          0:00:00.8  (  74.2 % )     0:00:00.8 /  0:00:00.8    1.0
[04/28 00:57:37    660s] ---------------------------------------------------------------------------------------------
[04/28 00:57:37    660s]  DrvOpt #1 TOTAL                    0:00:01.1  ( 100.0 % )     0:00:01.1 /  0:00:01.1    1.0
[04/28 00:57:37    660s] ---------------------------------------------------------------------------------------------
[04/28 00:57:37    660s] 
[04/28 00:57:37    660s] GigaOpt HFN: restore maxLocalDensity to 0.98
[04/28 00:57:37    660s] GigaOpt HFN: restore maxLocalDensity to 0.98
[04/28 00:57:37    660s] End: GigaOpt high fanout net optimization
[04/28 00:57:38    660s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[04/28 00:57:38    660s] Deleting Lib Analyzer.
[04/28 00:57:38    660s] Begin: GigaOpt DRV Optimization
[04/28 00:57:38    660s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -postCTS
[04/28 00:57:38    660s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -postCTS
[04/28 00:57:38    660s] *** DrvOpt #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:11:01.0/0:12:03.9 (0.9), mem = 2603.1M
[04/28 00:57:38    660s] Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
[04/28 00:57:38    661s] Info: 1 ideal net excluded from IPO operation.
[04/28 00:57:38    661s] Info: 1 clock net  excluded from IPO operation.
[04/28 00:57:38    661s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.36387.19
[04/28 00:57:38    661s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/28 00:57:38    661s] ### Creating PhyDesignMc. totSessionCpu=0:11:01 mem=2603.1M
[04/28 00:57:38    661s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/28 00:57:38    661s] OPERPROF: Starting DPlace-Init at level 1, MEM:2603.1M, EPOCH TIME: 1745816258.563209
[04/28 00:57:38    661s] Processing tracks to init pin-track alignment.
[04/28 00:57:38    661s] z: 2, totalTracks: 1
[04/28 00:57:38    661s] z: 4, totalTracks: 1
[04/28 00:57:38    661s] z: 6, totalTracks: 1
[04/28 00:57:38    661s] z: 8, totalTracks: 1
[04/28 00:57:38    661s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/28 00:57:38    661s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2603.1M, EPOCH TIME: 1745816258.578992
[04/28 00:57:38    661s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:57:38    661s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:57:38    661s] 
[04/28 00:57:38    661s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/28 00:57:38    661s] 
[04/28 00:57:38    661s]  Skipping Bad Lib Cell Checking (CMU) !
[04/28 00:57:38    661s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.050, REAL:0.033, MEM:2603.1M, EPOCH TIME: 1745816258.611683
[04/28 00:57:38    661s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2603.1M, EPOCH TIME: 1745816258.611819
[04/28 00:57:38    661s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2603.1M, EPOCH TIME: 1745816258.612081
[04/28 00:57:38    661s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2603.1MB).
[04/28 00:57:38    661s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.052, MEM:2603.1M, EPOCH TIME: 1745816258.615153
[04/28 00:57:38    661s] TotalInstCnt at PhyDesignMc Initialization: 25516
[04/28 00:57:38    661s] ### Creating PhyDesignMc, finished. totSessionCpu=0:11:01 mem=2603.1M
[04/28 00:57:38    661s] ### Creating RouteCongInterface, started
[04/28 00:57:38    661s] 
[04/28 00:57:38    661s] Creating Lib Analyzer ...
[04/28 00:57:38    661s] Total number of usable buffers from Lib Analyzer: 11 ( CLKBUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 BUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX16 CLKBUFX20)
[04/28 00:57:38    661s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[04/28 00:57:38    661s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[04/28 00:57:38    661s] 
[04/28 00:57:38    661s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[04/28 00:57:39    661s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:11:02 mem=2603.1M
[04/28 00:57:39    661s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:11:02 mem=2603.1M
[04/28 00:57:39    661s] Creating Lib Analyzer, finished. 
[04/28 00:57:39    661s] 
[04/28 00:57:39    661s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[04/28 00:57:39    661s] 
[04/28 00:57:39    661s] #optDebug: {0, 1.000}
[04/28 00:57:39    661s] ### Creating RouteCongInterface, finished
[04/28 00:57:39    661s] {MG  {7 0 3.9 0.100635}  {10 0 16.5 0.427446} }
[04/28 00:57:40    662s] [GPS-DRV] Optimizer parameters ============================= 
[04/28 00:57:40    662s] [GPS-DRV] maxDensity (design): 0.95
[04/28 00:57:40    662s] [GPS-DRV] maxLocalDensity: 0.98
[04/28 00:57:40    662s] [GPS-DRV] MaxBufDistForPlaceBlk: 129 Microns
[04/28 00:57:40    662s] [GPS-DRV] All active and enabled setup views
[04/28 00:57:40    662s] [GPS-DRV]     wc
[04/28 00:57:40    662s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[04/28 00:57:40    662s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[04/28 00:57:40    662s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[04/28 00:57:40    662s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[04/28 00:57:40    662s] [GPS-DRV] timing-driven DRV settings {0 0 0 0 0 0}
[04/28 00:57:40    662s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2660.3M, EPOCH TIME: 1745816260.131872
[04/28 00:57:40    662s] Found 0 hard placement blockage before merging.
[04/28 00:57:40    662s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2660.3M, EPOCH TIME: 1745816260.132171
[04/28 00:57:40    662s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/28 00:57:40    662s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[04/28 00:57:40    662s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/28 00:57:40    662s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[04/28 00:57:40    662s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/28 00:57:40    662s] Info: violation cost 64.673660 (cap = 0.000000, tran = 64.673660, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/28 00:57:40    663s] |    99|   326|    -0.13|     0|     0|     0.00|     0|     0|     0|     0|    -0.08|    -1.13|       0|       0|       0| 65.45%|          |         |
[04/28 00:57:41    663s] Info: violation cost 0.045536 (cap = 0.000000, tran = 0.045536, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/28 00:57:41    663s] |     1|     2|    -0.01|     0|     0|     0.00|     0|     0|     0|     0|    -0.08|    -1.09|      80|       2|      31| 65.60%| 0:00:01.0|  2698.5M|
[04/28 00:57:41    663s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/28 00:57:41    663s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.08|    -1.09|       1|       0|       0| 65.61%| 0:00:00.0|  2698.5M|
[04/28 00:57:41    663s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/28 00:57:41    663s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.08|    -1.09|       0|       0|       0| 65.61%| 0:00:00.0|  2698.5M|
[04/28 00:57:41    663s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/28 00:57:41    663s] Bottom Preferred Layer:
[04/28 00:57:41    663s]     None
[04/28 00:57:41    663s] Via Pillar Rule:
[04/28 00:57:41    663s]     None
[04/28 00:57:41    663s] Finished writing unified metrics of routing constraints.
[04/28 00:57:41    663s] 
[04/28 00:57:41    663s] *** Finish DRV Fixing (cpu=0:00:01.3 real=0:00:01.0 mem=2698.5M) ***
[04/28 00:57:41    663s] 
[04/28 00:57:41    663s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2698.5M, EPOCH TIME: 1745816261.432206
[04/28 00:57:41    663s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:25599).
[04/28 00:57:41    663s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:57:41    663s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:57:41    663s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:57:41    663s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.074, MEM:2681.5M, EPOCH TIME: 1745816261.506598
[04/28 00:57:41    663s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2681.5M, EPOCH TIME: 1745816261.510678
[04/28 00:57:41    663s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2681.5M, EPOCH TIME: 1745816261.510779
[04/28 00:57:41    663s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2681.5M, EPOCH TIME: 1745816261.527271
[04/28 00:57:41    663s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:57:41    663s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:57:41    664s] 
[04/28 00:57:41    664s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/28 00:57:41    664s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.032, MEM:2681.5M, EPOCH TIME: 1745816261.559692
[04/28 00:57:41    664s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2681.5M, EPOCH TIME: 1745816261.559842
[04/28 00:57:41    664s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2681.5M, EPOCH TIME: 1745816261.560150
[04/28 00:57:41    664s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2681.5M, EPOCH TIME: 1745816261.563360
[04/28 00:57:41    664s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2681.5M, EPOCH TIME: 1745816261.563664
[04/28 00:57:41    664s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.060, REAL:0.053, MEM:2681.5M, EPOCH TIME: 1745816261.563772
[04/28 00:57:41    664s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.060, REAL:0.053, MEM:2681.5M, EPOCH TIME: 1745816261.563817
[04/28 00:57:41    664s] TDRefine: refinePlace mode is spiral
[04/28 00:57:41    664s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.36387.9
[04/28 00:57:41    664s] OPERPROF: Starting RefinePlace at level 1, MEM:2681.5M, EPOCH TIME: 1745816261.563933
[04/28 00:57:41    664s] *** Starting place_detail (0:11:04 mem=2681.5M) ***
[04/28 00:57:41    664s] Total net bbox length = 3.766e+05 (1.899e+05 1.867e+05) (ext = 1.873e+04)
[04/28 00:57:41    664s] 
[04/28 00:57:41    664s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/28 00:57:41    664s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/28 00:57:41    664s] (I)      Default pattern map key = tpu_top_default.
[04/28 00:57:41    664s] (I)      Default pattern map key = tpu_top_default.
[04/28 00:57:41    664s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2681.5M, EPOCH TIME: 1745816261.594497
[04/28 00:57:41    664s] Starting refinePlace ...
[04/28 00:57:41    664s] (I)      Default pattern map key = tpu_top_default.
[04/28 00:57:41    664s] One DDP V2 for no tweak run.
[04/28 00:57:41    664s] (I)      Default pattern map key = tpu_top_default.
[04/28 00:57:41    664s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2683.2M, EPOCH TIME: 1745816261.639855
[04/28 00:57:41    664s] DDP initSite1 nrRow 183 nrJob 183
[04/28 00:57:41    664s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2683.2M, EPOCH TIME: 1745816261.640035
[04/28 00:57:41    664s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2683.2M, EPOCH TIME: 1745816261.640392
[04/28 00:57:41    664s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2683.2M, EPOCH TIME: 1745816261.640446
[04/28 00:57:41    664s] DDP markSite nrRow 183 nrJob 183
[04/28 00:57:41    664s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.001, MEM:2683.2M, EPOCH TIME: 1745816261.641133
[04/28 00:57:41    664s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.001, MEM:2683.2M, EPOCH TIME: 1745816261.641223
[04/28 00:57:41    664s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[04/28 00:57:41    664s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2686.7M, EPOCH TIME: 1745816261.662402
[04/28 00:57:41    664s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:2686.7M, EPOCH TIME: 1745816261.662487
[04/28 00:57:41    664s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.010, REAL:0.005, MEM:2686.7M, EPOCH TIME: 1745816261.667116
[04/28 00:57:41    664s] ** Cut row section cpu time 0:00:00.0.
[04/28 00:57:41    664s]  ** Cut row section real time 0:00:00.0.
[04/28 00:57:41    664s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.010, REAL:0.005, MEM:2686.7M, EPOCH TIME: 1745816261.667315
[04/28 00:57:42    664s]   Spread Effort: high, pre-route mode, useDDP on.
[04/28 00:57:42    664s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:01.0, mem=2686.7MB) @(0:11:04 - 0:11:05).
[04/28 00:57:42    664s] Move report: preRPlace moves 461 insts, mean move: 0.38 um, max move: 1.91 um 
[04/28 00:57:42    664s] 	Max move on inst (systolic/FE_OFC6118_FE_OFN3513_n_2508): (46.20, 227.24) --> (46.40, 228.95)
[04/28 00:57:42    664s] 	Length: 5 sites, height: 1 rows, site name: CoreSite, cell type: CLKBUFX2
[04/28 00:57:42    664s] wireLenOptFixPriorityInst 2841 inst fixed
[04/28 00:57:42    664s] 
[04/28 00:57:42    664s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[04/28 00:57:42    665s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f2546d8e4b0.
[04/28 00:57:42    665s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[04/28 00:57:42    665s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[04/28 00:57:42    665s] [CPU] RefinePlace/Spiral (cpu=0:00:00.3, real=0:00:00.0)
[04/28 00:57:42    665s] [CPU] RefinePlace/Commit (cpu=0:00:00.4, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.4, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[04/28 00:57:42    665s] [CPU] RefinePlace/Legalization (cpu=0:00:00.8, real=0:00:00.0, mem=2670.7MB) @(0:11:05 - 0:11:05).
[04/28 00:57:42    665s] Move report: Detail placement moves 461 insts, mean move: 0.38 um, max move: 1.91 um 
[04/28 00:57:42    665s] 	Max move on inst (systolic/FE_OFC6118_FE_OFN3513_n_2508): (46.20, 227.24) --> (46.40, 228.95)
[04/28 00:57:42    665s] 	Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 2670.7MB
[04/28 00:57:42    665s] Statistics of distance of Instance movement in refine placement:
[04/28 00:57:42    665s]   maximum (X+Y) =         1.91 um
[04/28 00:57:42    665s]   inst (systolic/FE_OFC6118_FE_OFN3513_n_2508) with max move: (46.2, 227.24) -> (46.4, 228.95)
[04/28 00:57:42    665s]   mean    (X+Y) =         0.38 um
[04/28 00:57:42    665s] Total instances moved : 461
[04/28 00:57:42    665s] Summary Report:
[04/28 00:57:42    665s] Instances move: 461 (out of 25599 movable)
[04/28 00:57:42    665s] Instances flipped: 0
[04/28 00:57:42    665s] Mean displacement: 0.38 um
[04/28 00:57:42    665s] Max displacement: 1.91 um (Instance: systolic/FE_OFC6118_FE_OFN3513_n_2508) (46.2, 227.24) -> (46.4, 228.95)
[04/28 00:57:42    665s] 	Length: 5 sites, height: 1 rows, site name: CoreSite, cell type: CLKBUFX2
[04/28 00:57:42    665s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.250, REAL:1.255, MEM:2670.7M, EPOCH TIME: 1745816262.849579
[04/28 00:57:42    665s] Total net bbox length = 3.767e+05 (1.900e+05 1.867e+05) (ext = 1.873e+04)
[04/28 00:57:42    665s] Runtime: CPU: 0:00:01.3 REAL: 0:00:01.0 MEM: 2670.7MB
[04/28 00:57:42    665s] [CPU] RefinePlace/total (cpu=0:00:01.3, real=0:00:01.0, mem=2670.7MB) @(0:11:04 - 0:11:05).
[04/28 00:57:42    665s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.36387.9
[04/28 00:57:42    665s] *** Finished place_detail (0:11:05 mem=2670.7M) ***
[04/28 00:57:42    665s] OPERPROF: Finished RefinePlace at level 1, CPU:1.290, REAL:1.296, MEM:2670.7M, EPOCH TIME: 1745816262.860145
[04/28 00:57:42    665s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2670.7M, EPOCH TIME: 1745816262.971138
[04/28 00:57:42    665s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:25599).
[04/28 00:57:42    665s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:57:43    665s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:57:43    665s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:57:43    665s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.069, MEM:2666.7M, EPOCH TIME: 1745816263.039870
[04/28 00:57:43    665s] *** maximum move = 1.91 um ***
[04/28 00:57:43    665s] *** Finished re-routing un-routed nets (2666.7M) ***
[04/28 00:57:43    665s] OPERPROF: Starting DPlace-Init at level 1, MEM:2666.7M, EPOCH TIME: 1745816263.078266
[04/28 00:57:43    665s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2666.7M, EPOCH TIME: 1745816263.094121
[04/28 00:57:43    665s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:57:43    665s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:57:43    665s] 
[04/28 00:57:43    665s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/28 00:57:43    665s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.033, MEM:2666.7M, EPOCH TIME: 1745816263.127348
[04/28 00:57:43    665s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2666.7M, EPOCH TIME: 1745816263.127465
[04/28 00:57:43    665s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2682.7M, EPOCH TIME: 1745816263.127961
[04/28 00:57:43    665s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2682.7M, EPOCH TIME: 1745816263.131280
[04/28 00:57:43    665s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2682.7M, EPOCH TIME: 1745816263.131589
[04/28 00:57:43    665s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.053, MEM:2682.7M, EPOCH TIME: 1745816263.131685
[04/28 00:57:43    665s] 
[04/28 00:57:43    665s] *** Finish Physical Update (cpu=0:00:01.9 real=0:00:02.0 mem=2682.7M) ***
[04/28 00:57:43    665s] Deleting 0 temporary hard placement blockage(s).
[04/28 00:57:43    665s] Total-nets :: 29731, Stn-nets :: 8, ratio :: 0.0269079 %, Total-len 441654, Stn-len 284.11
[04/28 00:57:43    665s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2663.7M, EPOCH TIME: 1745816263.436751
[04/28 00:57:43    665s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:57:43    665s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:57:43    665s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:57:43    665s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:57:43    665s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.063, MEM:2606.7M, EPOCH TIME: 1745816263.499522
[04/28 00:57:43    665s] TotalInstCnt at PhyDesignMc Destruction: 25599
[04/28 00:57:43    665s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.36387.19
[04/28 00:57:43    665s] *** DrvOpt #2 [finish] (ccopt_design #1) : cpu/real = 0:00:05.0/0:00:05.0 (1.0), totSession cpu/real = 0:11:06.0/0:12:08.9 (0.9), mem = 2606.7M
[04/28 00:57:43    665s] 
[04/28 00:57:43    665s] =============================================================================================
[04/28 00:57:43    665s]  Step TAT Report : DrvOpt #2 / ccopt_design #1                                  21.17-s075_1
[04/28 00:57:43    665s] =============================================================================================
[04/28 00:57:43    665s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/28 00:57:43    665s] ---------------------------------------------------------------------------------------------
[04/28 00:57:43    665s] [ SlackTraversorInit     ]      2   0:00:00.3  (   5.8 % )     0:00:00.3 /  0:00:00.3    1.0
[04/28 00:57:43    665s] [ LibAnalyzerInit        ]      1   0:00:00.6  (  12.6 % )     0:00:00.6 /  0:00:00.6    1.0
[04/28 00:57:43    665s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/28 00:57:43    665s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   3.6 % )     0:00:00.2 /  0:00:00.2    1.0
[04/28 00:57:43    665s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    1.1
[04/28 00:57:43    665s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.9 % )     0:00:00.7 /  0:00:00.7    1.0
[04/28 00:57:43    665s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/28 00:57:43    665s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:01.1 /  0:00:01.1    1.0
[04/28 00:57:43    665s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.0 % )     0:00:00.7 /  0:00:00.8    1.0
[04/28 00:57:43    665s] [ OptGetWeight           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/28 00:57:43    665s] [ OptEval                ]      3   0:00:00.4  (   7.9 % )     0:00:00.4 /  0:00:00.4    1.0
[04/28 00:57:43    665s] [ OptCommit              ]      3   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.0
[04/28 00:57:43    665s] [ PostCommitDelayUpdate  ]      3   0:00:00.0  (   0.4 % )     0:00:00.2 /  0:00:00.2    0.9
[04/28 00:57:43    665s] [ IncrDelayCalc          ]     18   0:00:00.2  (   3.2 % )     0:00:00.2 /  0:00:00.1    0.9
[04/28 00:57:43    665s] [ DrvFindVioNets         ]      4   0:00:00.2  (   4.2 % )     0:00:00.2 /  0:00:00.2    1.0
[04/28 00:57:43    665s] [ DrvComputeSummary      ]      4   0:00:00.1  (   2.5 % )     0:00:00.1 /  0:00:00.1    0.9
[04/28 00:57:43    665s] [ RefinePlace            ]      1   0:00:01.8  (  36.4 % )     0:00:01.8 /  0:00:01.9    1.0
[04/28 00:57:43    665s] [ TimingUpdate           ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.1
[04/28 00:57:43    665s] [ IncrTimingUpdate       ]      3   0:00:00.1  (   2.8 % )     0:00:00.1 /  0:00:00.1    1.1
[04/28 00:57:43    665s] [ MISC                   ]          0:00:00.8  (  16.3 % )     0:00:00.8 /  0:00:00.8    1.0
[04/28 00:57:43    665s] ---------------------------------------------------------------------------------------------
[04/28 00:57:43    665s]  DrvOpt #2 TOTAL                    0:00:05.0  ( 100.0 % )     0:00:05.0 /  0:00:05.0    1.0
[04/28 00:57:43    665s] ---------------------------------------------------------------------------------------------
[04/28 00:57:43    665s] 
[04/28 00:57:43    665s] End: GigaOpt DRV Optimization
[04/28 00:57:43    665s] GigaOpt DRV: restore maxLocalDensity to 0.98
[04/28 00:57:43    665s] GigaOpt DRV: restore maxLocalDensity to 0.98
[04/28 00:57:43    665s] **opt_design ... cpu = 0:00:43, real = 0:00:52, mem = 1822.7M, totSessionCpu=0:11:06 **
[04/28 00:57:43    665s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[04/28 00:57:43    665s] Deleting Lib Analyzer.
[04/28 00:57:43    665s] Begin: GigaOpt Global Optimization
[04/28 00:57:43    665s] *info: use new DP (enabled)
[04/28 00:57:43    665s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[04/28 00:57:43    665s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[04/28 00:57:43    665s] Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
[04/28 00:57:43    666s] Info: 1 ideal net excluded from IPO operation.
[04/28 00:57:43    666s] Info: 1 clock net  excluded from IPO operation.
[04/28 00:57:43    666s] *** GlobalOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:11:06.0/0:12:09.0 (0.9), mem = 2606.7M
[04/28 00:57:43    666s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.36387.20
[04/28 00:57:43    666s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/28 00:57:43    666s] ### Creating PhyDesignMc. totSessionCpu=0:11:06 mem=2606.7M
[04/28 00:57:43    666s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/28 00:57:43    666s] OPERPROF: Starting DPlace-Init at level 1, MEM:2606.7M, EPOCH TIME: 1745816263.566024
[04/28 00:57:43    666s] Processing tracks to init pin-track alignment.
[04/28 00:57:43    666s] z: 2, totalTracks: 1
[04/28 00:57:43    666s] z: 4, totalTracks: 1
[04/28 00:57:43    666s] z: 6, totalTracks: 1
[04/28 00:57:43    666s] z: 8, totalTracks: 1
[04/28 00:57:43    666s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/28 00:57:43    666s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2606.7M, EPOCH TIME: 1745816263.582013
[04/28 00:57:43    666s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:57:43    666s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:57:43    666s] 
[04/28 00:57:43    666s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/28 00:57:43    666s] 
[04/28 00:57:43    666s]  Skipping Bad Lib Cell Checking (CMU) !
[04/28 00:57:43    666s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.033, MEM:2606.7M, EPOCH TIME: 1745816263.615025
[04/28 00:57:43    666s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2606.7M, EPOCH TIME: 1745816263.615165
[04/28 00:57:43    666s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2606.7M, EPOCH TIME: 1745816263.615481
[04/28 00:57:43    666s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2606.7MB).
[04/28 00:57:43    666s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.053, MEM:2606.7M, EPOCH TIME: 1745816263.618797
[04/28 00:57:43    666s] TotalInstCnt at PhyDesignMc Initialization: 25599
[04/28 00:57:43    666s] ### Creating PhyDesignMc, finished. totSessionCpu=0:11:06 mem=2606.7M
[04/28 00:57:43    666s] ### Creating RouteCongInterface, started
[04/28 00:57:43    666s] 
[04/28 00:57:43    666s] Creating Lib Analyzer ...
[04/28 00:57:43    666s] Total number of usable buffers from Lib Analyzer: 11 ( CLKBUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 BUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX16 CLKBUFX20)
[04/28 00:57:43    666s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[04/28 00:57:43    666s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[04/28 00:57:43    666s] 
[04/28 00:57:43    666s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[04/28 00:57:44    666s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:11:07 mem=2606.7M
[04/28 00:57:44    666s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:11:07 mem=2606.7M
[04/28 00:57:44    666s] Creating Lib Analyzer, finished. 
[04/28 00:57:44    666s] 
[04/28 00:57:44    666s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[04/28 00:57:44    666s] 
[04/28 00:57:44    666s] #optDebug: {0, 1.000}
[04/28 00:57:44    666s] ### Creating RouteCongInterface, finished
[04/28 00:57:44    666s] {MG  {7 0 3.9 0.100635}  {10 0 16.5 0.427446} }
[04/28 00:57:44    667s] *info: 1 don't touch net excluded
[04/28 00:57:44    667s] *info: 1 clock net excluded
[04/28 00:57:44    667s] *info: 1 ideal net excluded from IPO operation.
[04/28 00:57:44    667s] *info: 19 no-driver nets excluded.
[04/28 00:57:50    667s] Info: initial physical memory for 2 CRR processes is 563.27MB.
[04/28 00:57:50    667s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2663.9M, EPOCH TIME: 1745816270.512034
[04/28 00:57:50    667s] Found 0 hard placement blockage before merging.
[04/28 00:57:50    667s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.001, MEM:2663.9M, EPOCH TIME: 1745816270.512543
[04/28 00:57:50    667s] ** GigaOpt Global Opt WNS Slack -0.081  TNS Slack -1.093 
[04/28 00:57:50    667s] +--------+--------+---------+------------+--------+----------+---------+--------------------------------------------+
[04/28 00:57:50    667s] |  WNS   |  TNS   | Density |    Real    |  Mem   |Worst View|Pathgroup|                 End Point                  |
[04/28 00:57:50    667s] +--------+--------+---------+------------+--------+----------+---------+--------------------------------------------+
[04/28 00:57:50    667s] |  -0.081|  -1.093|   65.61%|   0:00:00.0| 2663.9M|        wc|  default| systolic/matrix_mul_2D_reg[6][1][19]/D     |
[04/28 00:57:52    668s] |  -0.050|  -0.252|   65.62%|   0:00:02.0| 2691.0M|        wc|  default| systolic/matrix_mul_2D_reg[2][5][19]/D     |
[04/28 00:57:52    668s] |  -0.050|  -0.252|   65.62%|   0:00:00.0| 2691.0M|        wc|  default| systolic/matrix_mul_2D_reg[2][5][19]/D     |
[04/28 00:57:52    668s] |  -0.050|  -0.252|   65.62%|   0:00:00.0| 2691.0M|        wc|  default| systolic/matrix_mul_2D_reg[2][5][19]/D     |
[04/28 00:57:52    669s] |  -0.037|  -0.152|   65.62%|   0:00:00.0| 2691.0M|        wc|  default| systolic/matrix_mul_2D_reg[0][7][19]/D     |
[04/28 00:57:52    669s] |  -0.017|  -0.048|   65.63%|   0:00:00.0| 2691.0M|        wc|  default| systolic/matrix_mul_2D_reg[1][3][19]/D     |
[04/28 00:57:52    669s] |  -0.017|  -0.048|   65.63%|   0:00:00.0| 2691.0M|        wc|  default| systolic/matrix_mul_2D_reg[1][3][19]/D     |
[04/28 00:57:52    669s] |  -0.017|  -0.048|   65.63%|   0:00:00.0| 2691.0M|        wc|  default| systolic/matrix_mul_2D_reg[1][3][19]/D     |
[04/28 00:57:52    669s] |  -0.015|  -0.025|   65.63%|   0:00:00.0| 2691.0M|        wc|  default| systolic/matrix_mul_2D_reg[3][7][19]/D     |
[04/28 00:57:53    670s] |  -0.015|  -0.025|   65.63%|   0:00:01.0| 2691.0M|        wc|  default| systolic/matrix_mul_2D_reg[3][7][19]/D     |
[04/28 00:57:53    670s] |  -0.015|  -0.025|   65.63%|   0:00:00.0| 2691.0M|        wc|  default| systolic/matrix_mul_2D_reg[3][7][19]/D     |
[04/28 00:57:53    670s] |  -0.015|  -0.025|   65.63%|   0:00:00.0| 2691.0M|        wc|  default| systolic/matrix_mul_2D_reg[3][7][19]/D     |
[04/28 00:57:53    670s] |   0.000|   0.000|   65.63%|   0:00:00.0| 2691.0M|        NA|       NA| NA                                         |
[04/28 00:57:53    670s] +--------+--------+---------+------------+--------+----------+---------+--------------------------------------------+
[04/28 00:57:53    670s] 
[04/28 00:57:53    670s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:02.7 real=0:00:03.0 mem=2691.0M) ***
[04/28 00:57:53    670s] 
[04/28 00:57:53    670s] *** Finish post-CTS Setup Fixing (cpu=0:00:02.7 real=0:00:03.0 mem=2691.0M) ***
[04/28 00:57:53    670s] Deleting 0 temporary hard placement blockage(s).
[04/28 00:57:53    670s] Bottom Preferred Layer:
[04/28 00:57:53    670s]     None
[04/28 00:57:53    670s] Via Pillar Rule:
[04/28 00:57:53    670s]     None
[04/28 00:57:53    670s] Finished writing unified metrics of routing constraints.
[04/28 00:57:53    670s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[04/28 00:57:53    670s] Total-nets :: 29727, Stn-nets :: 15, ratio :: 0.0504592 %, Total-len 441867, Stn-len 1083.88
[04/28 00:57:53    670s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2671.9M, EPOCH TIME: 1745816273.540405
[04/28 00:57:53    670s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:25595).
[04/28 00:57:53    670s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:57:53    670s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:57:53    670s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:57:53    670s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.070, MEM:2612.9M, EPOCH TIME: 1745816273.610506
[04/28 00:57:53    670s] TotalInstCnt at PhyDesignMc Destruction: 25595
[04/28 00:57:53    670s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.36387.20
[04/28 00:57:53    670s] *** GlobalOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:04.4/0:00:10.0 (0.4), totSession cpu/real = 0:11:10.4/0:12:19.1 (0.9), mem = 2612.9M
[04/28 00:57:53    670s] 
[04/28 00:57:53    670s] =============================================================================================
[04/28 00:57:53    670s]  Step TAT Report : GlobalOpt #1 / ccopt_design #1                               21.17-s075_1
[04/28 00:57:53    670s] =============================================================================================
[04/28 00:57:53    670s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/28 00:57:53    670s] ---------------------------------------------------------------------------------------------
[04/28 00:57:53    670s] [ SlackTraversorInit     ]      1   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.1    1.0
[04/28 00:57:53    670s] [ LibAnalyzerInit        ]      1   0:00:00.6  (   5.9 % )     0:00:00.6 /  0:00:00.6    1.0
[04/28 00:57:53    670s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/28 00:57:53    670s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   1.9 % )     0:00:00.2 /  0:00:00.2    1.0
[04/28 00:57:53    670s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.0    0.9
[04/28 00:57:53    670s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.0 % )     0:00:00.7 /  0:00:00.7    1.0
[04/28 00:57:53    670s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/28 00:57:53    670s] [ BottleneckAnalyzerInit ]      3   0:00:01.2  (  11.8 % )     0:00:01.2 /  0:00:01.2    1.0
[04/28 00:57:53    670s] [ TransformInit          ]      1   0:00:06.1  (  60.4 % )     0:00:06.1 /  0:00:00.4    0.1
[04/28 00:57:53    670s] [ OptSingleIteration     ]     12   0:00:00.0  (   0.1 % )     0:00:01.3 /  0:00:01.3    1.0
[04/28 00:57:53    670s] [ OptGetWeight           ]     12   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/28 00:57:53    670s] [ OptEval                ]     12   0:00:00.7  (   7.4 % )     0:00:00.7 /  0:00:00.8    1.0
[04/28 00:57:53    670s] [ OptCommit              ]     12   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.7
[04/28 00:57:53    670s] [ PostCommitDelayUpdate  ]     12   0:00:00.0  (   0.2 % )     0:00:00.2 /  0:00:00.2    1.0
[04/28 00:57:53    670s] [ IncrDelayCalc          ]     27   0:00:00.2  (   2.0 % )     0:00:00.2 /  0:00:00.2    0.9
[04/28 00:57:53    670s] [ SetupOptGetWorkingSet  ]     12   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.1
[04/28 00:57:53    670s] [ SetupOptGetActiveNode  ]     12   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    1.0
[04/28 00:57:53    670s] [ SetupOptSlackGraph     ]     12   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.1
[04/28 00:57:53    670s] [ IncrTimingUpdate       ]      5   0:00:00.2  (   1.7 % )     0:00:00.2 /  0:00:00.2    1.0
[04/28 00:57:53    670s] [ MISC                   ]          0:00:00.4  (   3.6 % )     0:00:00.4 /  0:00:00.4    1.0
[04/28 00:57:53    670s] ---------------------------------------------------------------------------------------------
[04/28 00:57:53    670s]  GlobalOpt #1 TOTAL                 0:00:10.0  ( 100.0 % )     0:00:10.0 /  0:00:04.4    0.4
[04/28 00:57:53    670s] ---------------------------------------------------------------------------------------------
[04/28 00:57:53    670s] 
[04/28 00:57:53    670s] End: GigaOpt Global Optimization
[04/28 00:57:53    670s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[04/28 00:57:53    670s] Deleting Lib Analyzer.
[04/28 00:57:53    670s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -force -dontUseCTELevelCommit -weedwhack -nonLegal -nativePathGroupFlow
[04/28 00:57:53    670s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -force -dontUseCTELevelCommit -weedwhack -nonLegal -nativePathGroupFlow
[04/28 00:57:53    670s] Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
[04/28 00:57:53    670s] Info: 1 ideal net excluded from IPO operation.
[04/28 00:57:53    670s] Info: 1 clock net  excluded from IPO operation.
[04/28 00:57:53    670s] ### Creating LA Mngr. totSessionCpu=0:11:11 mem=2612.9M
[04/28 00:57:53    670s] ### Creating LA Mngr, finished. totSessionCpu=0:11:11 mem=2612.9M
[04/28 00:57:53    670s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[04/28 00:57:53    670s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/28 00:57:53    670s] ### Creating PhyDesignMc. totSessionCpu=0:11:11 mem=2670.1M
[04/28 00:57:53    670s] OPERPROF: Starting DPlace-Init at level 1, MEM:2670.1M, EPOCH TIME: 1745816273.729531
[04/28 00:57:53    670s] Processing tracks to init pin-track alignment.
[04/28 00:57:53    670s] z: 2, totalTracks: 1
[04/28 00:57:53    670s] z: 4, totalTracks: 1
[04/28 00:57:53    670s] z: 6, totalTracks: 1
[04/28 00:57:53    670s] z: 8, totalTracks: 1
[04/28 00:57:53    670s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/28 00:57:53    670s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2670.1M, EPOCH TIME: 1745816273.745692
[04/28 00:57:53    670s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:57:53    670s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:57:53    670s] 
[04/28 00:57:53    670s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/28 00:57:53    670s] 
[04/28 00:57:53    670s]  Skipping Bad Lib Cell Checking (CMU) !
[04/28 00:57:53    670s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.032, MEM:2670.1M, EPOCH TIME: 1745816273.777735
[04/28 00:57:53    670s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2670.1M, EPOCH TIME: 1745816273.777861
[04/28 00:57:53    670s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2670.1M, EPOCH TIME: 1745816273.778187
[04/28 00:57:53    670s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2670.1MB).
[04/28 00:57:53    670s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.040, REAL:0.052, MEM:2670.1M, EPOCH TIME: 1745816273.781305
[04/28 00:57:53    670s] TotalInstCnt at PhyDesignMc Initialization: 25595
[04/28 00:57:53    670s] ### Creating PhyDesignMc, finished. totSessionCpu=0:11:11 mem=2670.1M
[04/28 00:57:53    670s] Begin: Area Reclaim Optimization
[04/28 00:57:53    670s] 
[04/28 00:57:53    670s] Creating Lib Analyzer ...
[04/28 00:57:53    670s] *** AreaOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:11:10.7/0:12:19.4 (0.9), mem = 2670.1M
[04/28 00:57:53    670s] Total number of usable buffers from Lib Analyzer: 11 ( CLKBUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 BUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX16 CLKBUFX20)
[04/28 00:57:53    670s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[04/28 00:57:53    670s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[04/28 00:57:53    670s] 
[04/28 00:57:53    670s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[04/28 00:57:54    671s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:11:11 mem=2672.1M
[04/28 00:57:54    671s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:11:11 mem=2672.1M
[04/28 00:57:54    671s] Creating Lib Analyzer, finished. 
[04/28 00:57:54    671s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.36387.21
[04/28 00:57:54    671s] ### Creating RouteCongInterface, started
[04/28 00:57:54    671s] 
[04/28 00:57:54    671s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[04/28 00:57:54    671s] 
[04/28 00:57:54    671s] #optDebug: {0, 1.000}
[04/28 00:57:54    671s] ### Creating RouteCongInterface, finished
[04/28 00:57:54    671s] {MG  {7 0 3.9 0.100635}  {10 0 16.5 0.427446} }
[04/28 00:57:54    671s] Usable buffer cells for single buffer setup transform:
[04/28 00:57:54    671s] CLKBUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 BUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX16 CLKBUFX20 
[04/28 00:57:54    671s] Number of usable buffer cells above: 11
[04/28 00:57:54    671s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2672.1M, EPOCH TIME: 1745816274.747167
[04/28 00:57:54    671s] Found 0 hard placement blockage before merging.
[04/28 00:57:54    671s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2672.1M, EPOCH TIME: 1745816274.747503
[04/28 00:57:54    671s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 65.63
[04/28 00:57:54    671s] +---------+---------+--------+--------+------------+--------+
[04/28 00:57:54    671s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[04/28 00:57:54    671s] +---------+---------+--------+--------+------------+--------+
[04/28 00:57:54    671s] |   65.63%|        -|   0.000|   0.000|   0:00:00.0| 2672.1M|
[04/28 00:58:02    679s] |   65.53%|      105|   0.000|   0.000|   0:00:08.0| 2691.2M|
[04/28 00:58:02    679s] |   65.53%|        3|   0.000|   0.000|   0:00:00.0| 2691.2M|
[04/28 00:58:02    679s] #optDebug: <stH: 1.7100 MiSeL: 33.0680>
[04/28 00:58:02    679s] |   65.53%|        0|   0.000|   0.000|   0:00:00.0| 2691.2M|
[04/28 00:58:05    682s] |   65.48%|       26|   0.000|   0.000|   0:00:03.0| 2691.2M|
[04/28 00:58:07    684s] |   65.41%|      112|   0.000|   0.000|   0:00:02.0| 2691.2M|
[04/28 00:58:07    684s] |   65.41%|        6|   0.000|   0.000|   0:00:00.0| 2691.2M|
[04/28 00:58:07    684s] |   65.41%|        0|   0.000|   0.000|   0:00:00.0| 2691.2M|
[04/28 00:58:07    684s] #optDebug: <stH: 1.7100 MiSeL: 33.0680>
[04/28 00:58:08    684s] |   65.41%|        0|   0.000|   0.000|   0:00:01.0| 2691.2M|
[04/28 00:58:08    684s] +---------+---------+--------+--------+------------+--------+
[04/28 00:58:08    684s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 65.41
[04/28 00:58:08    684s] 
[04/28 00:58:08    684s] ** Summary: Restruct = 108 Buffer Deletion = 25 Declone = 1 Resize = 116 **
[04/28 00:58:08    684s] --------------------------------------------------------------
[04/28 00:58:08    684s] |                                   | Total     | Sequential |
[04/28 00:58:08    684s] --------------------------------------------------------------
[04/28 00:58:08    684s] | Num insts resized                 |     114  |       3    |
[04/28 00:58:08    684s] | Num insts undone                  |       2  |       0    |
[04/28 00:58:08    684s] | Num insts Downsized               |     114  |       3    |
[04/28 00:58:08    684s] | Num insts Samesized               |       0  |       0    |
[04/28 00:58:08    684s] | Num insts Upsized                 |       0  |       0    |
[04/28 00:58:08    684s] | Num multiple commits+uncommits    |       2  |       -    |
[04/28 00:58:08    684s] --------------------------------------------------------------
[04/28 00:58:08    684s] Bottom Preferred Layer:
[04/28 00:58:08    684s]     None
[04/28 00:58:08    684s] Via Pillar Rule:
[04/28 00:58:08    684s]     None
[04/28 00:58:08    684s] Finished writing unified metrics of routing constraints.
[04/28 00:58:08    684s] 
[04/28 00:58:08    684s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[04/28 00:58:08    684s] End: Core Area Reclaim Optimization (cpu = 0:00:14.2) (real = 0:00:15.0) **
[04/28 00:58:08    684s] Deleting 0 temporary hard placement blockage(s).
[04/28 00:58:08    684s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.36387.21
[04/28 00:58:08    684s] *** AreaOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:14.2/0:00:14.2 (1.0), totSession cpu/real = 0:11:24.9/0:12:33.5 (0.9), mem = 2691.2M
[04/28 00:58:08    684s] 
[04/28 00:58:08    684s] =============================================================================================
[04/28 00:58:08    684s]  Step TAT Report : AreaOpt #1 / ccopt_design #1                                 21.17-s075_1
[04/28 00:58:08    684s] =============================================================================================
[04/28 00:58:08    684s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/28 00:58:08    684s] ---------------------------------------------------------------------------------------------
[04/28 00:58:08    684s] [ SlackTraversorInit     ]      1   0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    1.0
[04/28 00:58:08    684s] [ LibAnalyzerInit        ]      1   0:00:00.6  (   4.3 % )     0:00:00.6 /  0:00:00.6    1.0
[04/28 00:58:08    684s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/28 00:58:08    684s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.0
[04/28 00:58:08    684s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.0
[04/28 00:58:08    684s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/28 00:58:08    684s] [ OptimizationStep       ]      1   0:00:00.6  (   4.5 % )     0:00:13.1 /  0:00:13.1    1.0
[04/28 00:58:08    684s] [ OptSingleIteration     ]      8   0:00:00.3  (   2.0 % )     0:00:12.5 /  0:00:12.5    1.0
[04/28 00:58:08    684s] [ OptGetWeight           ]    409   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.5
[04/28 00:58:08    684s] [ OptEval                ]    409   0:00:09.8  (  69.0 % )     0:00:09.8 /  0:00:09.8    1.0
[04/28 00:58:08    684s] [ OptCommit              ]    409   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    0.9
[04/28 00:58:08    684s] [ PostCommitDelayUpdate  ]    411   0:00:00.2  (   1.1 % )     0:00:01.5 /  0:00:01.4    1.0
[04/28 00:58:08    684s] [ IncrDelayCalc          ]    318   0:00:01.3  (   9.1 % )     0:00:01.3 /  0:00:01.3    1.0
[04/28 00:58:08    684s] [ IncrTimingUpdate       ]     86   0:00:00.8  (   5.9 % )     0:00:00.8 /  0:00:00.8    0.9
[04/28 00:58:08    684s] [ MISC                   ]          0:00:00.1  (   1.0 % )     0:00:00.1 /  0:00:00.1    1.0
[04/28 00:58:08    684s] ---------------------------------------------------------------------------------------------
[04/28 00:58:08    684s]  AreaOpt #1 TOTAL                   0:00:14.2  ( 100.0 % )     0:00:14.2 /  0:00:14.2    1.0
[04/28 00:58:08    684s] ---------------------------------------------------------------------------------------------
[04/28 00:58:08    684s] 
[04/28 00:58:08    684s] Executing incremental physical updates
[04/28 00:58:08    684s] Executing incremental physical updates
[04/28 00:58:08    684s] RC Grid backup saved.
[04/28 00:58:08    684s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2691.2M, EPOCH TIME: 1745816288.081856
[04/28 00:58:08    684s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:25456).
[04/28 00:58:08    684s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:58:08    685s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:58:08    685s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:58:08    685s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.060, REAL:0.073, MEM:2691.2M, EPOCH TIME: 1745816288.154465
[04/28 00:58:08    685s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2691.2M, EPOCH TIME: 1745816288.154667
[04/28 00:58:08    685s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2691.2M, EPOCH TIME: 1745816288.154774
[04/28 00:58:08    685s] Processing tracks to init pin-track alignment.
[04/28 00:58:08    685s] z: 2, totalTracks: 1
[04/28 00:58:08    685s] z: 4, totalTracks: 1
[04/28 00:58:08    685s] z: 6, totalTracks: 1
[04/28 00:58:08    685s] z: 8, totalTracks: 1
[04/28 00:58:08    685s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/28 00:58:08    685s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2691.2M, EPOCH TIME: 1745816288.172332
[04/28 00:58:08    685s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:58:08    685s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:58:08    685s] 
[04/28 00:58:08    685s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/28 00:58:08    685s] 
[04/28 00:58:08    685s]  Skipping Bad Lib Cell Checking (CMU) !
[04/28 00:58:08    685s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.035, MEM:2691.2M, EPOCH TIME: 1745816288.207622
[04/28 00:58:08    685s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2691.2M, EPOCH TIME: 1745816288.207771
[04/28 00:58:08    685s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2691.2M, EPOCH TIME: 1745816288.208070
[04/28 00:58:08    685s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2691.2MB).
[04/28 00:58:08    685s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.060, REAL:0.056, MEM:2691.2M, EPOCH TIME: 1745816288.211206
[04/28 00:58:08    685s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.060, REAL:0.057, MEM:2691.2M, EPOCH TIME: 1745816288.211251
[04/28 00:58:08    685s] TDRefine: refinePlace mode is spiral
[04/28 00:58:08    685s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.36387.10
[04/28 00:58:08    685s] OPERPROF: Starting RefinePlace at level 1, MEM:2691.2M, EPOCH TIME: 1745816288.211337
[04/28 00:58:08    685s] *** Starting place_detail (0:11:25 mem=2691.2M) ***
[04/28 00:58:08    685s] Total net bbox length = 3.767e+05 (1.900e+05 1.867e+05) (ext = 1.873e+04)
[04/28 00:58:08    685s] 
[04/28 00:58:08    685s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/28 00:58:08    685s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/28 00:58:08    685s] (I)      Default pattern map key = tpu_top_default.
[04/28 00:58:08    685s] (I)      Default pattern map key = tpu_top_default.
[04/28 00:58:08    685s] User Input Parameters:
[04/28 00:58:08    685s] - Congestion Driven    : Off
[04/28 00:58:08    685s] - Timing Driven        : Off
[04/28 00:58:08    685s] - Area-Violation Based : Off
[04/28 00:58:08    685s] - Start Rollback Level : -5
[04/28 00:58:08    685s] - Legalized            : On
[04/28 00:58:08    685s] - Window Based         : Off
[04/28 00:58:08    685s] 
[04/28 00:58:08    685s] Starting Small incrNP...
[04/28 00:58:08    685s] - eDen incr mode       : Off
[04/28 00:58:08    685s] - Small incr mode      : On
[04/28 00:58:08    685s] 
[04/28 00:58:08    685s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:2691.2M, EPOCH TIME: 1745816288.244657
[04/28 00:58:08    685s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2691.2M, EPOCH TIME: 1745816288.248333
[04/28 00:58:08    685s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.010, REAL:0.006, MEM:2691.2M, EPOCH TIME: 1745816288.254651
[04/28 00:58:08    685s] default core: bins with density > 0.750 = 27.98 % ( 101 / 361 )
[04/28 00:58:08    685s] Density distribution unevenness ratio (U70) = 4.968%
[04/28 00:58:08    685s] D[04/28 00:58:08    685s] Density distribution unevenness ratio (U80) = 0.027%
[04/28 00:58:08    685s] Density distribution unevenness ratio (U90) = 0.000%
ensity distribution unevenness ratio = 10.280%
[04/28 00:58:08    685s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.010, REAL:0.010, MEM:2691.2M, EPOCH TIME: 1745816288.254758
[04/28 00:58:08    685s] cost 0.825581, thresh 1.000000
[04/28 00:58:08    685s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2691.2M)
[04/28 00:58:08    685s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[04/28 00:58:08    685s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2691.2M, EPOCH TIME: 1745816288.255479
[04/28 00:58:08    685s] Starting refinePlace ...
[04/28 00:58:08    685s] (I)      Default pattern map key = tpu_top_default.
[04/28 00:58:08    685s] (I)      Default pattern map key = tpu_top_default.
[04/28 00:58:08    685s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2691.2M, EPOCH TIME: 1745816288.303451
[04/28 00:58:08    685s] DDP initSite1 nrRow 183 nrJob 183
[04/28 00:58:08    685s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2691.2M, EPOCH TIME: 1745816288.303652
[04/28 00:58:08    685s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2691.2M, EPOCH TIME: 1745816288.303979
[04/28 00:58:08    685s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2691.2M, EPOCH TIME: 1745816288.304047
[04/28 00:58:08    685s] DDP markSite nrRow 183 nrJob 183
[04/28 00:58:08    685s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.001, MEM:2691.2M, EPOCH TIME: 1745816288.304604
[04/28 00:58:08    685s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.001, MEM:2691.2M, EPOCH TIME: 1745816288.304668
[04/28 00:58:08    685s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[04/28 00:58:08    685s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2694.7M, EPOCH TIME: 1745816288.325118
[04/28 00:58:08    685s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:2694.7M, EPOCH TIME: 1745816288.325198
[04/28 00:58:08    685s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.000, REAL:0.003, MEM:2694.7M, EPOCH TIME: 1745816288.328662
[04/28 00:58:08    685s] ** Cut row section cpu time 0:00:00.0.
[04/28 00:58:08    685s]  ** Cut row section real time 0:00:00.0.
[04/28 00:58:08    685s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.004, MEM:2694.7M, EPOCH TIME: 1745816288.328805
[04/28 00:58:08    685s]   Spread Effort: high, pre-route mode, useDDP on.
[04/28 00:58:08    685s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:00.0, mem=2694.7MB) @(0:11:25 - 0:11:26).
[04/28 00:58:08    685s] Move report: preRPlace moves 211 insts, mean move: 0.42 um, max move: 2.51 um 
[04/28 00:58:08    685s] 	Max move on inst (systolic/FE_OFC6217_data_queue_1__0__3): (24.00, 201.59) --> (23.20, 203.30)
[04/28 00:58:08    685s] 	Length: 9 sites, height: 1 rows, site name: CoreSite, cell type: BUFX6
[04/28 00:58:08    685s] wireLenOptFixPriorityInst 2841 inst fixed
[04/28 00:58:08    685s] Placement tweakage begins.
[04/28 00:58:08    685s] wire length = 4.295e+05
[04/28 00:58:09    686s] wire length = 4.285e+05
[04/28 00:58:09    686s] Placement tweakage ends.
[04/28 00:58:09    686s] Move report: tweak moves 2747 insts, mean move: 1.56 um, max move: 10.80 um 
[04/28 00:58:09    686s] 	Max move on inst (write_out/FE_OFC5823_n_2): (240.00, 158.84) --> (250.80, 158.84)
[04/28 00:58:09    686s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:01.0, real=0:00:01.0, mem=2712.2MB) @(0:11:26 - 0:11:27).
[04/28 00:58:09    686s] 
[04/28 00:58:09    686s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[04/28 00:58:10    687s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f2546d8e4b0.
[04/28 00:58:10    687s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[04/28 00:58:10    687s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[04/28 00:58:10    687s] [CPU] RefinePlace/Spiral (cpu=0:00:00.4, real=0:00:00.0)
[04/28 00:58:10    687s] [CPU] RefinePlace/Commit (cpu=0:00:00.6, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.6, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[04/28 00:58:10    687s] [CPU] RefinePlace/Legalization (cpu=0:00:01.0, real=0:00:01.0, mem=2696.2MB) @(0:11:27 - 0:11:28).
[04/28 00:58:10    687s] Move report: Detail placement moves 2894 insts, mean move: 1.50 um, max move: 10.80 um 
[04/28 00:58:10    687s] 	Max move on inst (write_out/FE_OFC5823_n_2): (240.00, 158.84) --> (250.80, 158.84)
[04/28 00:58:10    687s] 	Runtime: CPU: 0:00:02.5 REAL: 0:00:02.0 MEM: 2696.2MB
[04/28 00:58:10    687s] Statistics of distance of Instance movement in refine placement:
[04/28 00:58:10    687s]   maximum (X+Y) =        10.80 um
[04/28 00:58:10    687s]   inst (write_out/FE_OFC5823_n_2) with max move: (240, 158.84) -> (250.8, 158.84)
[04/28 00:58:10    687s]   mean    (X+Y) =         1.50 um
[04/28 00:58:10    687s] Total instances moved : 2894
[04/28 00:58:10    687s] Summary Report:
[04/28 00:58:10    687s] Instances move: 2894 (out of 25456 movable)
[04/28 00:58:10    687s] Instances flipped: 0
[04/28 00:58:10    687s] Mean displacement: 1.50 um
[04/28 00:58:10    687s] Max displacement: 10.80 um (Instance: write_out/FE_OFC5823_n_2) (240, 158.84) -> (250.8, 158.84)
[04/28 00:58:10    687s] 	Length: 2 sites, height: 1 rows, site name: CoreSite, cell type: INVX1
[04/28 00:58:10    687s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:2.510, REAL:2.505, MEM:2696.2M, EPOCH TIME: 1745816290.760121
[04/28 00:58:10    687s] Total net bbox length = 3.754e+05 (1.887e+05 1.867e+05) (ext = 1.874e+04)
[04/28 00:58:10    687s] Runtime: CPU: 0:00:02.6 REAL: 0:00:02.0 MEM: 2696.2MB
[04/28 00:58:10    687s] [CPU] RefinePlace/total (cpu=0:00:02.6, real=0:00:02.0, mem=2696.2MB) @(0:11:25 - 0:11:28).
[04/28 00:58:10    687s] *** Finished place_detail (0:11:28 mem=2696.2M) ***
[04/28 00:58:10    687s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.36387.10
[04/28 00:58:10    687s] OPERPROF: Finished RefinePlace at level 1, CPU:2.570, REAL:2.563, MEM:2696.2M, EPOCH TIME: 1745816290.774447
[04/28 00:58:10    687s] Ripped up 2 affected routes.
[04/28 00:58:10    687s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2696.2M, EPOCH TIME: 1745816290.864798
[04/28 00:58:10    687s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:25456).
[04/28 00:58:10    687s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:58:10    687s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:58:10    687s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:58:10    687s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.078, MEM:2675.2M, EPOCH TIME: 1745816290.942735
[04/28 00:58:10    687s] TotalInstCnt at PhyDesignMc Destruction: 25456
[04/28 00:58:10    687s] End: Area Reclaim Optimization (cpu=0:00:17, real=0:00:17, mem=2598.14M, totSessionCpu=0:11:28).
[04/28 00:58:10    687s] Re-routed 2 nets
[04/28 00:58:10    687s] Extraction called for design 'tpu_top' of instances=25456 and nets=29609 using extraction engine 'pre_route' .
[04/28 00:58:10    687s] pre_route RC Extraction called for design tpu_top.
[04/28 00:58:10    687s] RC Extraction called in multi-corner(1) mode.
[04/28 00:58:10    687s] RCMode: PreRoute
[04/28 00:58:10    687s]       RC Corner Indexes            0   
[04/28 00:58:10    687s] Capacitance Scaling Factor   : 1.00000 
[04/28 00:58:10    687s] Resistance Scaling Factor    : 1.00000 
[04/28 00:58:10    687s] Clock Cap. Scaling Factor    : 1.00000 
[04/28 00:58:10    687s] Clock Res. Scaling Factor    : 1.00000 
[04/28 00:58:10    687s] Shrink Factor                : 0.90000
[04/28 00:58:10    687s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/28 00:58:10    687s] Using capacitance table file ...
[04/28 00:58:10    687s] 
[04/28 00:58:10    687s] Trim Metal Layers:
[04/28 00:58:11    687s] LayerId::1 widthSet size::4
[04/28 00:58:11    687s] LayerId::2 widthSet size::4
[04/28 00:58:11    687s] LayerId::3 widthSet size::4
[04/28 00:58:11    687s] LayerId::4 widthSet size::4
[04/28 00:58:11    687s] LayerId::5 widthSet size::4
[04/28 00:58:11    687s] LayerId::6 widthSet size::4
[04/28 00:58:11    687s] LayerId::7 widthSet size::5
[04/28 00:58:11    687s] LayerId::8 widthSet size::5
[04/28 00:58:11    687s] LayerId::9 widthSet size::5
[04/28 00:58:11    687s] LayerId::10 widthSet size::4
[04/28 00:58:11    687s] LayerId::11 widthSet size::3
[04/28 00:58:11    687s] eee: pegSigSF::1.070000
[04/28 00:58:11    687s] Skipped RC grid update for preRoute extraction.
[04/28 00:58:11    687s] Initializing multi-corner capacitance tables ... 
[04/28 00:58:11    688s] Initializing multi-corner resistance tables ...
[04/28 00:58:11    688s] Creating RPSQ from WeeR and WRes ...
[04/28 00:58:11    688s] eee: l::1 avDens::0.101212 usedTrk::3461.442719 availTrk::34200.000000 sigTrk::3461.442719
[04/28 00:58:11    688s] eee: l::2 avDens::0.225896 usedTrk::7493.858642 availTrk::33174.000000 sigTrk::7493.858642
[04/28 00:58:11    688s] eee: l::3 avDens::0.276909 usedTrk::9794.285533 availTrk::35370.000000 sigTrk::9794.285533
[04/28 00:58:11    688s] eee: l::4 avDens::0.156491 usedTrk::5285.085733 availTrk::33772.500000 sigTrk::5285.085733
[04/28 00:58:11    688s] eee: l::5 avDens::0.095023 usedTrk::2745.228566 availTrk::28890.000000 sigTrk::2745.228566
[04/28 00:58:11    688s] eee: l::6 avDens::0.025062 usedTrk::396.421930 availTrk::15817.500000 sigTrk::396.421930
[04/28 00:58:11    688s] eee: l::7 avDens::0.048716 usedTrk::302.527486 availTrk::6210.000000 sigTrk::302.527486
[04/28 00:58:11    688s] eee: l::8 avDens::0.001706 usedTrk::1.166959 availTrk::684.000000 sigTrk::1.166959
[04/28 00:58:11    688s] eee: l::9 avDens::0.016038 usedTrk::21.650877 availTrk::1350.000000 sigTrk::21.650877
[04/28 00:58:11    688s] eee: l::10 avDens::0.182734 usedTrk::2499.794884 availTrk::13680.000000 sigTrk::2499.794884
[04/28 00:58:11    688s] eee: l::11 avDens::0.052558 usedTrk::113.525817 availTrk::2160.000000 sigTrk::113.525817
[04/28 00:58:11    688s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[04/28 00:58:11    688s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.249991 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.835200 pMod=82 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[04/28 00:58:11    688s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 2598.141M)
[04/28 00:58:11    688s] AAE_INFO: opIsDesignInPostRouteState() is 0
[04/28 00:58:11    688s] #################################################################################
[04/28 00:58:11    688s] # Design Stage: PreRoute
[04/28 00:58:11    688s] # Design Name: tpu_top
[04/28 00:58:11    688s] # Design Mode: 45nm
[04/28 00:58:11    688s] # Analysis Mode: MMMC Non-OCV 
[04/28 00:58:11    688s] # Parasitics Mode: No SPEF/RCDB 
[04/28 00:58:11    688s] # Signoff Settings: SI Off 
[04/28 00:58:11    688s] #################################################################################
[04/28 00:58:12    689s] Calculate delays in BcWc mode...
[04/28 00:58:12    689s] Topological Sorting (REAL = 0:00:00.0, MEM = 2590.1M, InitMEM = 2590.1M)
[04/28 00:58:12    689s] Start delay calculation (fullDC) (1 T). (MEM=2590.14)
[04/28 00:58:12    689s] End AAE Lib Interpolated Model. (MEM=2590.14 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/28 00:58:17    694s] Total number of fetched objects 29588
[04/28 00:58:17    694s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[04/28 00:58:17    694s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[04/28 00:58:17    694s] End delay calculation. (MEM=2621.83 CPU=0:00:03.7 REAL=0:00:04.0)
[04/28 00:58:17    694s] End delay calculation (fullDC). (MEM=2621.83 CPU=0:00:04.5 REAL=0:00:05.0)
[04/28 00:58:17    694s] *** CDM Built up (cpu=0:00:05.4  real=0:00:06.0  mem= 2621.8M) ***
[04/28 00:58:17    694s] CCOptHook: Starting main GigaOpt + CCOpt optimization
[04/28 00:58:17    694s] Deleting Lib Analyzer.
[04/28 00:58:17    694s] **INFO: Flow update: Design timing is met.
[04/28 00:58:17    694s] CCOptHook: Finished main GigaOpt + CCOpt optimization
[04/28 00:58:17    694s] CCOptHook: Starting implementation
[04/28 00:58:17    694s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/28 00:58:17    694s] ### Creating PhyDesignMc. totSessionCpu=0:11:35 mem=2566.8M
[04/28 00:58:17    694s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/28 00:58:17    694s] OPERPROF: Starting DPlace-Init at level 1, MEM:2566.8M, EPOCH TIME: 1745816297.886151
[04/28 00:58:17    694s] Processing tracks to init pin-track alignment.
[04/28 00:58:17    694s] z: 2, totalTracks: 1
[04/28 00:58:17    694s] z: 4, totalTracks: 1
[04/28 00:58:17    694s] z: 6, totalTracks: 1
[04/28 00:58:17    694s] z: 8, totalTracks: 1
[04/28 00:58:17    694s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/28 00:58:17    694s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2566.8M, EPOCH TIME: 1745816297.905036
[04/28 00:58:17    694s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:58:17    694s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:58:17    694s] 
[04/28 00:58:17    694s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/28 00:58:17    694s] 
[04/28 00:58:17    694s]  Skipping Bad Lib Cell Checking (CMU) !
[04/28 00:58:17    694s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.035, MEM:2566.8M, EPOCH TIME: 1745816297.939977
[04/28 00:58:17    694s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2566.8M, EPOCH TIME: 1745816297.940102
[04/28 00:58:17    694s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2582.8M, EPOCH TIME: 1745816297.940579
[04/28 00:58:17    694s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2582.8MB).
[04/28 00:58:17    694s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.058, MEM:2582.8M, EPOCH TIME: 1745816297.943688
[04/28 00:58:17    694s] TotalInstCnt at PhyDesignMc Initialization: 25456
[04/28 00:58:17    694s] ### Creating PhyDesignMc, finished. totSessionCpu=0:11:35 mem=2582.8M
[04/28 00:58:17    694s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2582.8M, EPOCH TIME: 1745816297.980661
[04/28 00:58:17    694s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:58:17    694s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:58:18    694s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:58:18    694s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:58:18    694s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.080, REAL:0.080, MEM:2582.8M, EPOCH TIME: 1745816298.060469
[04/28 00:58:18    694s] TotalInstCnt at PhyDesignMc Destruction: 25456
[04/28 00:58:18    694s] Enabling path groups and categories...
[04/28 00:58:18    695s] Effort level <high> specified for reg2reg path_group
[04/28 00:58:19    696s] Enabling path groups and categories done.
[04/28 00:58:19    696s] No fragment mode clusters, so recalculating windows now
[04/28 00:58:19    696s] CCOptDebug: Before implementation: reg2reg* WNS 0.001ns TNS 0.000ns; HEPG WNS 0.001ns TNS 0.000ns; all paths WNS 0.001ns TNS 0.000ns; Real time 0:01:37
[04/28 00:58:19    696s] Populating Timing Chain Manager...
[04/28 00:58:19    696s] Populating Timing Chain Manager done.
[04/28 00:58:19    696s] Creating worst chain report...
[04/28 00:58:20    697s] Creating worst chain report done.
[04/28 00:58:20    697s] 
[04/28 00:58:20    697s] Worst chain:
[04/28 00:58:20    697s] ============
[04/28 00:58:20    697s] 
[04/28 00:58:20    697s] ,-o systolic/weight_queue_reg[2][7][3]
[04/28 00:58:20    697s] | |     .../CK @+0.000ns constraint=(-0.000ns,+0.000ns) chosen=(-0.000ns,+0.000ns)
[04/28 00:58:20    697s] | |            location=(207.675,101.810) slew=(launch: 0.000ns, capture: 0.000ns)
[04/28 00:58:20    697s] | |   slack 0.001ns .../Q -> .../D (distance: 238.265um)
[04/28 00:58:20    697s] | |                 delays=(launch: 0.000ns, datapath: 4.899ns, capture: 0.000ns, adjust: 4.900ns)
[04/28 00:58:20    697s] | |                 launch/capture clock clk in analysis view wc
[04/28 00:58:20    697s] | |                 path group reg2reg
[04/28 00:58:20    697s] | o systolic/matrix_mul_2D_reg[2][7][20]
[04/28 00:58:20    697s] | |     .../CK @+0.000ns constraint=(-0.000ns,+0.000ns) chosen=(-0.000ns,+0.000ns)
[04/28 00:58:20    697s] | |            location=(281.875,68.810) slew=(launch: 0.000ns, capture: 0.000ns)
[04/28 00:58:20    697s] | |     shared adjustment point
[04/28 00:58:20    697s] `-o systolic/weight_queue_reg[2][7][3]
[04/28 00:58:20    697s]   |     .../CK @+0.000ns constraint=(-0.000ns,+0.000ns) chosen=(-0.000ns,+0.000ns)
[04/28 00:58:20    697s]   |            location=(207.675,101.810) slew=(launch: 0.000ns, capture: 0.000ns)
[04/28 00:58:20    697s]   |   *WNS* 0.001ns .../Q -> .../D (distance: 238.265um)
[04/28 00:58:20    697s]   |                 delays=(launch: 0.000ns, datapath: 4.899ns, capture: 0.000ns, adjust: 4.900ns)
[04/28 00:58:20    697s]   |                 launch/capture clock clk in analysis view wc
[04/28 00:58:20    697s]   |                 path group reg2reg
[04/28 00:58:20    697s] ,-o systolic/matrix_mul_2D_reg[2][7][20]
[04/28 00:58:20    697s] | |     .../CK @+0.000ns constraint=(-0.000ns,+0.000ns) chosen=(-0.000ns,+0.000ns)
[04/28 00:58:20    697s] | |            location=(281.875,68.810) slew=(launch: 0.000ns, capture: 0.000ns)
[04/28 00:58:20    697s] | |     shared adjustment point
[04/28 00:58:20    697s] | o systolic/weight_queue_reg[2][7][3]
[04/28 00:58:20    697s] | |     .../CK @+0.000ns constraint=(-0.000ns,+0.000ns) chosen=(-0.000ns,+0.000ns)
[04/28 00:58:20    697s] | |            location=(207.675,101.810) slew=(launch: 0.000ns, capture: 0.000ns)
[04/28 00:58:20    697s] | |   slack 0.001ns .../Q -> .../D (distance: 238.265um)
[04/28 00:58:20    697s] | |                 delays=(launch: 0.000ns, datapath: 4.899ns, capture: 0.000ns, adjust: 4.900ns)
[04/28 00:58:20    697s] | |                 launch/capture clock clk in analysis view wc
[04/28 00:58:20    697s] | |                 path group reg2reg
[04/28 00:58:20    697s] `-o systolic/matrix_mul_2D_reg[2][7][20]
[04/28 00:58:20    697s] 
[04/28 00:58:20    697s] Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[04/28 00:58:20    697s] Reset timing graph...
[04/28 00:58:20    697s] Ignoring AAE DB Resetting ...
[04/28 00:58:20    697s] Reset timing graph done.
[04/28 00:58:20    697s] 
[04/28 00:58:20    697s] TimeStamp Deleting Cell Server Begin ...
[04/28 00:58:20    697s] 
[04/28 00:58:20    697s] TimeStamp Deleting Cell Server End ...
[04/28 00:58:20    697s] Ignoring AAE DB Resetting ...
[04/28 00:58:20    697s] Updating timing graph...
[04/28 00:58:20    697s]   
[04/28 00:58:20    697s]   Leaving CCOpt scope - BuildTimeGraph...
[04/28 00:58:20    697s] AAE_INFO: opIsDesignInPostRouteState() is 0
[04/28 00:58:20    697s] #################################################################################
[04/28 00:58:20    697s] # Design Stage: PreRoute
[04/28 00:58:20    697s] # Design Name: tpu_top
[04/28 00:58:20    697s] # Design Mode: 45nm
[04/28 00:58:20    697s] # Analysis Mode: MMMC Non-OCV 
[04/28 00:58:20    697s] # Parasitics Mode: No SPEF/RCDB 
[04/28 00:58:20    697s] # Signoff Settings: SI Off 
[04/28 00:58:20    697s] #################################################################################
[04/28 00:58:21    698s] Calculate delays in BcWc mode...
[04/28 00:58:21    698s] Topological Sorting (REAL = 0:00:00.0, MEM = 2584.8M, InitMEM = 2584.8M)
[04/28 00:58:21    698s] Start delay calculation (fullDC) (1 T). (MEM=2584.84)
[04/28 00:58:21    698s] *** Calculating scaling factor for min_timing libraries using the default operating condition of each library.
[04/28 00:58:21    698s] End AAE Lib Interpolated Model. (MEM=2584.84 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/28 00:58:26    703s] Total number of fetched objects 29588
[04/28 00:58:26    703s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[04/28 00:58:26    703s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[04/28 00:58:26    703s] End delay calculation. (MEM=2616.53 CPU=0:00:04.0 REAL=0:00:04.0)
[04/28 00:58:26    703s] End delay calculation (fullDC). (MEM=2616.53 CPU=0:00:04.8 REAL=0:00:05.0)
[04/28 00:58:26    703s] *** CDM Built up (cpu=0:00:05.8  real=0:00:06.0  mem= 2616.5M) ***
[04/28 00:58:26    703s]   Leaving CCOpt scope - BuildTimeGraph done. (took cpu=0:00:06.0 real=0:00:06.0)
[04/28 00:58:26    703s] Updating timing graph done.
[04/28 00:58:26    703s] Updating latch analysis...
[04/28 00:58:26    703s]   Leaving CCOpt scope - Updating latch analysis...
[04/28 00:58:26    703s]   Leaving CCOpt scope - Updating latch analysis done. (took cpu=0:00:00.4 real=0:00:00.4)
[04/28 00:58:26    703s] Updating latch analysis done.
[04/28 00:58:27    704s] Reset timing graph...
[04/28 00:58:27    704s] Ignoring AAE DB Resetting ...
[04/28 00:58:27    704s] Reset timing graph done.
[04/28 00:58:27    704s] 
[04/28 00:58:27    704s] Useful skew: advancing
[04/28 00:58:27    704s] ======================
[04/28 00:58:27    704s] 
[04/28 00:58:27    704s] Found 0 advances (0.000% of 2841 clock tree sinks)
[04/28 00:58:27    704s] 
[04/28 00:58:27    704s] Useful skew: delaying
[04/28 00:58:27    704s] =====================
[04/28 00:58:27    704s] 
[04/28 00:58:27    704s] Found 0 delays (0.000% of 2841 clock tree sinks)
[04/28 00:58:27    704s] 
[04/28 00:58:27    704s] Clock DAG stats before implementation:
[04/28 00:58:27    704s]   cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/28 00:58:27    704s]   sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
[04/28 00:58:27    704s]   misc counts      : r=1, pp=4
[04/28 00:58:27    704s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/28 00:58:27    704s]   cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/28 00:58:27    704s]   sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[04/28 00:58:27    704s]   wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[04/28 00:58:27    704s]   wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/28 00:58:27    704s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/28 00:58:27    704s] Clock DAG net violations before implementation:
[04/28 00:58:27    704s]   Fanout : {count=1, worst=[2741]} avg=2741 sd=0 sum=2741
[04/28 00:58:27    704s] Clock DAG primary half-corner transition distribution before implementation:
[04/28 00:58:27    704s]   Leaf : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/28 00:58:27    704s] Clock DAG hash before implementation: 16477777472412650651 11189509537885228518
[04/28 00:58:27    704s] CTS services accumulated run-time stats before implementation:
[04/28 00:58:27    704s]   delay calculator: calls=9386, total_wall_time=0.191s, mean_wall_time=0.020ms
[04/28 00:58:27    704s]   legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/28 00:58:27    704s]   steiner router: calls=9378, total_wall_time=0.079s, mean_wall_time=0.008ms
[04/28 00:58:27    704s] All clock gates may be sized in the implementation step.
[04/28 00:58:27    704s] Implementing clock schedule...
[04/28 00:58:27    704s]   Preparing To Balance...
[04/28 00:58:27    704s]   Using cell based legalization.
[04/28 00:58:27    704s]   Leaving CCOpt scope - Initializing placement interface...
[04/28 00:58:27    704s] OPERPROF: Starting DPlace-Init at level 1, MEM:2607.0M, EPOCH TIME: 1745816307.622007
[04/28 00:58:27    704s] Processing tracks to init pin-track alignment.
[04/28 00:58:27    704s] z: 2, totalTracks: 1
[04/28 00:58:27    704s] z: 4, totalTracks: 1
[04/28 00:58:27    704s] z: 6, totalTracks: 1
[04/28 00:58:27    704s] z: 8, totalTracks: 1
[04/28 00:58:27    704s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/28 00:58:27    704s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2607.0M, EPOCH TIME: 1745816307.641009
[04/28 00:58:27    704s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:58:27    704s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:58:27    704s] 
[04/28 00:58:27    704s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/28 00:58:27    704s] 
[04/28 00:58:27    704s]  Skipping Bad Lib Cell Checking (CMU) !
[04/28 00:58:27    704s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.037, MEM:2607.0M, EPOCH TIME: 1745816307.678136
[04/28 00:58:27    704s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2607.0M, EPOCH TIME: 1745816307.678245
[04/28 00:58:27    704s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:2623.0M, EPOCH TIME: 1745816307.678807
[04/28 00:58:27    704s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2623.0MB).
[04/28 00:58:27    704s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.060, MEM:2623.0M, EPOCH TIME: 1745816307.681787
[04/28 00:58:27    704s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/28 00:58:27    704s] (I)      Default pattern map key = tpu_top_default.
[04/28 00:58:27    704s] (I)      Load db... (mem=2623.0M)
[04/28 00:58:27    704s] (I)      Read data from FE... (mem=2623.0M)
[04/28 00:58:27    704s] (I)      Number of ignored instance 0
[04/28 00:58:27    704s] (I)      Number of inbound cells 0
[04/28 00:58:27    704s] (I)      Number of opened ILM blockages 0
[04/28 00:58:27    704s] (I)      Number of instances temporarily fixed by detailed placement 2841
[04/28 00:58:27    704s] (I)      numMoveCells=22615, numMacros=0  numPads=577  numMultiRowHeightInsts=0
[04/28 00:58:27    704s] (I)      cell height: 3420, count: 25456
[04/28 00:58:27    704s] (I)      Read rows... (mem=2623.0M)
[04/28 00:58:27    704s] (I)      Reading non-standard rows with height 6840
[04/28 00:58:27    704s] (I)      Done Read rows (cpu=0.000s, mem=2623.0M)
[04/28 00:58:27    704s] (I)      Done Read data from FE (cpu=0.010s, mem=2623.0M)
[04/28 00:58:27    704s] (I)      Done Load db (cpu=0.010s, mem=2623.0M)
[04/28 00:58:27    704s] (I)      Constructing placeable region... (mem=2623.0M)
[04/28 00:58:27    704s] (I)      Constructing bin map
[04/28 00:58:27    704s] (I)      Initialize bin information with width=34200 height=34200
[04/28 00:58:27    704s] (I)      Done constructing bin map
[04/28 00:58:27    704s] (I)      Compute region effective width... (mem=2623.0M)
[04/28 00:58:27    704s] (I)      Done Compute region effective width (cpu=0.000s, mem=2623.0M)
[04/28 00:58:27    704s] (I)      Done Constructing placeable region (cpu=0.010s, mem=2623.0M)
[04/28 00:58:27    704s]   Preparing To Balance done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/28 00:58:27    704s]   Clock tree timing engine global stage delay update for max_delay:setup.late...
[04/28 00:58:27    704s] End AAE Lib Interpolated Model. (MEM=2623.02 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/28 00:58:27    704s]   Clock tree timing engine global stage delay update for max_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/28 00:58:27    704s]   Clock DAG stats before legalizing clock trees:
[04/28 00:58:27    704s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/28 00:58:27    704s]     sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
[04/28 00:58:27    704s]     misc counts      : r=1, pp=4
[04/28 00:58:27    704s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/28 00:58:27    704s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/28 00:58:27    704s]     sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[04/28 00:58:27    704s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[04/28 00:58:27    704s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/28 00:58:27    704s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/28 00:58:27    704s]   Clock DAG net violations before legalizing clock trees:
[04/28 00:58:27    704s]     Fanout : {count=1, worst=[2741]} avg=2741 sd=0 sum=2741
[04/28 00:58:27    704s]   Clock DAG primary half-corner transition distribution before legalizing clock trees:
[04/28 00:58:27    704s]     Leaf : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/28 00:58:27    704s]   Clock DAG hash before legalizing clock trees: 16477777472412650651 11189509537885228518
[04/28 00:58:27    704s]   CTS services accumulated run-time stats before legalizing clock trees:
[04/28 00:58:27    704s]     delay calculator: calls=9387, total_wall_time=0.191s, mean_wall_time=0.020ms
[04/28 00:58:27    704s]     legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/28 00:58:27    704s]     steiner router: calls=9378, total_wall_time=0.079s, mean_wall_time=0.008ms
[04/28 00:58:27    704s]   Legalizing clock trees...
[04/28 00:58:27    704s]   
[04/28 00:58:27    704s]   Clock tree legalization - Histogram:
[04/28 00:58:27    704s]   ====================================
[04/28 00:58:27    704s]   
[04/28 00:58:27    704s]   --------------------------------
[04/28 00:58:27    704s]   Movement (um)    Number of cells
[04/28 00:58:27    704s]   --------------------------------
[04/28 00:58:27    704s]     (empty table)
[04/28 00:58:27    704s]   --------------------------------
[04/28 00:58:27    704s]   
[04/28 00:58:27    704s]   
[04/28 00:58:27    704s]   Clock tree legalization - There are no Movements:
[04/28 00:58:27    704s]   =================================================
[04/28 00:58:27    704s]   
[04/28 00:58:27    704s]   ---------------------------------------------
[04/28 00:58:27    704s]   Movement (um)    Desired     Achieved    Node
[04/28 00:58:27    704s]                    location    location    
[04/28 00:58:27    704s]   ---------------------------------------------
[04/28 00:58:27    704s]     (empty table)
[04/28 00:58:27    704s]   ---------------------------------------------
[04/28 00:58:27    704s]   
[04/28 00:58:27    704s]   Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/28 00:58:27    704s]   Fixing clock tree slew time and max cap violations...
[04/28 00:58:27    704s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations': 16477777472412650651 11189509537885228518
[04/28 00:58:27    704s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations':
[04/28 00:58:27    704s]       delay calculator: calls=9387, total_wall_time=0.191s, mean_wall_time=0.020ms
[04/28 00:58:27    704s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/28 00:58:27    704s]       steiner router: calls=9378, total_wall_time=0.079s, mean_wall_time=0.008ms
[04/28 00:58:27    704s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[04/28 00:58:27    704s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[04/28 00:58:27    704s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/28 00:58:27    704s]       sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
[04/28 00:58:27    704s]       misc counts      : r=1, pp=4
[04/28 00:58:27    704s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/28 00:58:27    704s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/28 00:58:27    704s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[04/28 00:58:27    704s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[04/28 00:58:27    704s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/28 00:58:27    704s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/28 00:58:27    704s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations':
[04/28 00:58:27    704s]       Fanout : {count=1, worst=[2741]} avg=2741 sd=0 sum=2741
[04/28 00:58:27    704s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[04/28 00:58:27    704s]       Leaf : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/28 00:58:27    704s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations': 16477777472412650651 11189509537885228518
[04/28 00:58:27    704s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations':
[04/28 00:58:27    704s]       delay calculator: calls=9387, total_wall_time=0.191s, mean_wall_time=0.020ms
[04/28 00:58:27    704s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/28 00:58:27    704s]       steiner router: calls=9378, total_wall_time=0.079s, mean_wall_time=0.008ms
[04/28 00:58:27    704s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/28 00:58:27    704s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/28 00:58:27    704s]   CCOpt::Phase::Implementation...
[04/28 00:58:27    704s]   Stage::Balancing...
[04/28 00:58:27    704s]   Improving clock tree routing...
[04/28 00:58:27    704s]     Clock DAG hash before 'Improving clock tree routing': 16477777472412650651 11189509537885228518
[04/28 00:58:27    704s]     CTS services accumulated run-time stats before 'Improving clock tree routing':
[04/28 00:58:27    704s]       delay calculator: calls=9387, total_wall_time=0.191s, mean_wall_time=0.020ms
[04/28 00:58:27    704s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/28 00:58:27    704s]       steiner router: calls=9378, total_wall_time=0.079s, mean_wall_time=0.008ms
[04/28 00:58:27    704s]     Iteration 1...
[04/28 00:58:27    704s]     Iteration 1 done.
[04/28 00:58:27    704s]     Clock DAG stats after 'Improving clock tree routing':
[04/28 00:58:27    704s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/28 00:58:27    704s]       sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
[04/28 00:58:27    704s]       misc counts      : r=1, pp=4
[04/28 00:58:27    704s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/28 00:58:27    704s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/28 00:58:27    704s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[04/28 00:58:27    704s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[04/28 00:58:27    704s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/28 00:58:27    704s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/28 00:58:27    704s]     Clock DAG net violations after 'Improving clock tree routing':
[04/28 00:58:27    704s]       Fanout : {count=1, worst=[2741]} avg=2741 sd=0 sum=2741
[04/28 00:58:27    704s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[04/28 00:58:27    704s]       Leaf : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/28 00:58:27    704s]     Clock DAG hash after 'Improving clock tree routing': 16477777472412650651 11189509537885228518
[04/28 00:58:27    704s]     CTS services accumulated run-time stats after 'Improving clock tree routing':
[04/28 00:58:27    704s]       delay calculator: calls=9387, total_wall_time=0.191s, mean_wall_time=0.020ms
[04/28 00:58:27    704s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/28 00:58:27    704s]       steiner router: calls=9378, total_wall_time=0.079s, mean_wall_time=0.008ms
[04/28 00:58:27    704s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/28 00:58:27    704s]   Improving clock tree routing done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/28 00:58:27    704s]   Reducing clock tree power 1...
[04/28 00:58:28    704s]     Clock DAG hash before 'Reducing clock tree power 1': 16477777472412650651 11189509537885228518
[04/28 00:58:28    704s]     CTS services accumulated run-time stats before 'Reducing clock tree power 1':
[04/28 00:58:28    704s]       delay calculator: calls=9387, total_wall_time=0.191s, mean_wall_time=0.020ms
[04/28 00:58:28    704s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/28 00:58:28    704s]       steiner router: calls=9378, total_wall_time=0.079s, mean_wall_time=0.008ms
[04/28 00:58:28    704s]     Resizing gates: [04/28 00:58:28    704s] 
[04/28 00:58:28    704s]     Legalizer releasing space for clock trees
    ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[04/28 00:58:28    704s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/28 00:58:28    704s]     100% 
[04/28 00:58:28    704s]     Clock DAG stats after 'Reducing clock tree power 1':
[04/28 00:58:28    704s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/28 00:58:28    704s]       sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
[04/28 00:58:28    704s]       misc counts      : r=1, pp=4
[04/28 00:58:28    704s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/28 00:58:28    704s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/28 00:58:28    704s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[04/28 00:58:28    704s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[04/28 00:58:28    704s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/28 00:58:28    704s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/28 00:58:28    704s]     Clock DAG net violations after 'Reducing clock tree power 1':
[04/28 00:58:28    704s]       Fanout : {count=1, worst=[2741]} avg=2741 sd=0 sum=2741
[04/28 00:58:28    704s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[04/28 00:58:28    704s]       Leaf : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/28 00:58:28    704s]     Clock DAG hash after 'Reducing clock tree power 1': 16477777472412650651 11189509537885228518
[04/28 00:58:28    704s]     CTS services accumulated run-time stats after 'Reducing clock tree power 1':
[04/28 00:58:28    704s]       delay calculator: calls=9387, total_wall_time=0.191s, mean_wall_time=0.020ms
[04/28 00:58:28    704s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/28 00:58:28    704s]       steiner router: calls=9378, total_wall_time=0.079s, mean_wall_time=0.008ms
[04/28 00:58:28    704s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/28 00:58:28    704s]   Reducing clock tree power 1 done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/28 00:58:28    704s]   Reducing clock tree power 2...
[04/28 00:58:28    704s]     Clock DAG hash before 'Reducing clock tree power 2': 16477777472412650651 11189509537885228518
[04/28 00:58:28    704s]     CTS services accumulated run-time stats before 'Reducing clock tree power 2':
[04/28 00:58:28    704s]       delay calculator: calls=9387, total_wall_time=0.191s, mean_wall_time=0.020ms
[04/28 00:58:28    704s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/28 00:58:28    704s]       steiner router: calls=9378, total_wall_time=0.079s, mean_wall_time=0.008ms
[04/28 00:58:28    704s]     Path optimization required 0 stage delay updates 
[04/28 00:58:28    705s]     Clock DAG stats after 'Reducing clock tree power 2':
[04/28 00:58:28    705s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/28 00:58:28    705s]       sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
[04/28 00:58:28    705s]       misc counts      : r=1, pp=4
[04/28 00:58:28    705s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/28 00:58:28    705s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/28 00:58:28    705s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[04/28 00:58:28    705s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[04/28 00:58:28    705s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/28 00:58:28    705s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/28 00:58:28    705s]     Clock DAG net violations after 'Reducing clock tree power 2':
[04/28 00:58:28    705s]       Fanout : {count=1, worst=[2741]} avg=2741 sd=0 sum=2741
[04/28 00:58:28    705s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[04/28 00:58:28    705s]       Leaf : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/28 00:58:28    705s]     Clock DAG hash after 'Reducing clock tree power 2': 16477777472412650651 11189509537885228518
[04/28 00:58:28    705s]     CTS services accumulated run-time stats after 'Reducing clock tree power 2':
[04/28 00:58:28    705s]       delay calculator: calls=9387, total_wall_time=0.191s, mean_wall_time=0.020ms
[04/28 00:58:28    705s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/28 00:58:28    705s]       steiner router: calls=9378, total_wall_time=0.079s, mean_wall_time=0.008ms
[04/28 00:58:28    705s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/28 00:58:28    705s]   Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/28 00:58:28    705s]   Approximately balancing fragments step...
[04/28 00:58:28    705s]     Clock DAG hash before 'Approximately balancing fragments step': 16477777472412650651 11189509537885228518
[04/28 00:58:28    705s]     CTS services accumulated run-time stats before 'Approximately balancing fragments step':
[04/28 00:58:28    705s]       delay calculator: calls=9387, total_wall_time=0.191s, mean_wall_time=0.020ms
[04/28 00:58:28    705s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/28 00:58:28    705s]       steiner router: calls=9378, total_wall_time=0.079s, mean_wall_time=0.008ms
[04/28 00:58:28    705s]     Resolve constraints - Approximately balancing fragments...
[04/28 00:58:28    705s]     Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/28 00:58:28    705s]     Estimate delay to be added in balancing - Approximately balancing fragments...
[04/28 00:58:28    705s] (I)      Initializing Steiner engine. 
[04/28 00:58:28    705s] (I)      ==================== Layers =====================
[04/28 00:58:28    705s] (I)      +-----+----+---------+---------+--------+-------+
[04/28 00:58:28    705s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[04/28 00:58:28    705s] (I)      +-----+----+---------+---------+--------+-------+
[04/28 00:58:28    705s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[04/28 00:58:28    705s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[04/28 00:58:28    705s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[04/28 00:58:28    705s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[04/28 00:58:28    705s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[04/28 00:58:28    705s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[04/28 00:58:28    705s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[04/28 00:58:28    705s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[04/28 00:58:28    705s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[04/28 00:58:28    705s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[04/28 00:58:28    705s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[04/28 00:58:28    705s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[04/28 00:58:28    705s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[04/28 00:58:28    705s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[04/28 00:58:28    705s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[04/28 00:58:28    705s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[04/28 00:58:28    705s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[04/28 00:58:28    705s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[04/28 00:58:28    705s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[04/28 00:58:28    705s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[04/28 00:58:28    705s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[04/28 00:58:28    705s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[04/28 00:58:28    705s] (I)      +-----+----+---------+---------+--------+-------+
[04/28 00:58:28    705s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[04/28 00:58:28    705s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[04/28 00:58:28    705s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[04/28 00:58:28    705s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[04/28 00:58:28    705s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[04/28 00:58:28    705s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[04/28 00:58:28    705s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[04/28 00:58:28    705s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[04/28 00:58:28    705s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[04/28 00:58:28    705s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[04/28 00:58:28    705s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[04/28 00:58:28    705s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[04/28 00:58:28    705s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[04/28 00:58:28    705s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[04/28 00:58:28    705s] (I)      +-----+----+---------+---------+--------+-------+
[04/28 00:58:28    705s]     Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
[04/28 00:58:28    705s]     Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.2 real=0:00:00.2)
[04/28 00:58:28    705s]     Approximately balancing fragments...
[04/28 00:58:28    705s]       Moving gates to improve sub-tree skew...
[04/28 00:58:28    705s]         Clock DAG hash before 'Moving gates to improve sub-tree skew': 16477777472412650651 11189509537885228518
[04/28 00:58:28    705s]         CTS services accumulated run-time stats before 'Moving gates to improve sub-tree skew':
[04/28 00:58:28    705s]           delay calculator: calls=9395, total_wall_time=0.192s, mean_wall_time=0.020ms
[04/28 00:58:28    705s]           legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/28 00:58:28    705s]           steiner router: calls=9386, total_wall_time=0.080s, mean_wall_time=0.008ms
[04/28 00:58:28    705s]         Tried: 2 Succeeded: 0
[04/28 00:58:28    705s]         Topology Tried: 0 Succeeded: 0
[04/28 00:58:28    705s]         0 Succeeded with SS ratio
[04/28 00:58:28    705s]         0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[04/28 00:58:28    705s]         Total reducing skew: 0 Average reducing skew for 0 nets : 0
[04/28 00:58:28    705s]         Clock DAG stats after 'Moving gates to improve sub-tree skew':
[04/28 00:58:28    705s]           cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/28 00:58:28    705s]           sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
[04/28 00:58:28    705s]           misc counts      : r=1, pp=4
[04/28 00:58:28    705s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/28 00:58:28    705s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/28 00:58:28    705s]           sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[04/28 00:58:28    705s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[04/28 00:58:28    705s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/28 00:58:28    705s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/28 00:58:28    705s]         Clock DAG net violations after 'Moving gates to improve sub-tree skew':
[04/28 00:58:28    705s]           Fanout : {count=1, worst=[2741]} avg=2741 sd=0 sum=2741
[04/28 00:58:28    705s]         Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[04/28 00:58:28    705s]           Leaf : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/28 00:58:28    705s]         Clock DAG hash after 'Moving gates to improve sub-tree skew': 16477777472412650651 11189509537885228518
[04/28 00:58:28    705s]         CTS services accumulated run-time stats after 'Moving gates to improve sub-tree skew':
[04/28 00:58:28    705s]           delay calculator: calls=9395, total_wall_time=0.192s, mean_wall_time=0.020ms
[04/28 00:58:28    705s]           legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/28 00:58:28    705s]           steiner router: calls=9386, total_wall_time=0.080s, mean_wall_time=0.008ms
[04/28 00:58:28    705s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/28 00:58:28    705s]       Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/28 00:58:28    705s]       Approximately balancing fragments bottom up...
[04/28 00:58:28    705s]         Clock DAG hash before 'Approximately balancing fragments bottom up': 16477777472412650651 11189509537885228518
[04/28 00:58:28    705s]         CTS services accumulated run-time stats before 'Approximately balancing fragments bottom up':
[04/28 00:58:28    705s]           delay calculator: calls=9395, total_wall_time=0.192s, mean_wall_time=0.020ms
[04/28 00:58:28    705s]           legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/28 00:58:28    705s]           steiner router: calls=9386, total_wall_time=0.080s, mean_wall_time=0.008ms
[04/28 00:58:28    705s]         bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
[04/28 00:58:28    705s]         Clock DAG stats after 'Approximately balancing fragments bottom up':
[04/28 00:58:28    705s]           cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/28 00:58:28    705s]           sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
[04/28 00:58:28    705s]           misc counts      : r=1, pp=4
[04/28 00:58:28    705s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/28 00:58:28    705s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/28 00:58:28    705s]           sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[04/28 00:58:28    705s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[04/28 00:58:28    705s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/28 00:58:28    705s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/28 00:58:28    705s]         Clock DAG net violations after 'Approximately balancing fragments bottom up':
[04/28 00:58:28    705s]           Fanout : {count=1, worst=[2741]} avg=2741 sd=0 sum=2741
[04/28 00:58:28    705s]         Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[04/28 00:58:28    705s]           Leaf : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/28 00:58:28    705s]         Clock DAG hash after 'Approximately balancing fragments bottom up': 16477777472412650651 11189509537885228518
[04/28 00:58:28    705s]         CTS services accumulated run-time stats after 'Approximately balancing fragments bottom up':
[04/28 00:58:28    705s]           delay calculator: calls=9395, total_wall_time=0.192s, mean_wall_time=0.020ms
[04/28 00:58:28    705s]           legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/28 00:58:28    705s]           steiner router: calls=9386, total_wall_time=0.080s, mean_wall_time=0.008ms
[04/28 00:58:28    705s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/28 00:58:28    705s]       Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/28 00:58:28    705s]       Approximately balancing fragments, wire and cell delays...
[04/28 00:58:28    705s]       Approximately balancing fragments, wire and cell delays, iteration 1...
[04/28 00:58:28    705s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[04/28 00:58:28    705s]           cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/28 00:58:28    705s]           sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
[04/28 00:58:28    705s]           misc counts      : r=1, pp=4
[04/28 00:58:28    705s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/28 00:58:28    705s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/28 00:58:28    705s]           sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[04/28 00:58:28    705s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[04/28 00:58:28    705s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/28 00:58:28    705s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/28 00:58:28    705s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1:
[04/28 00:58:28    705s]           Fanout : {count=1, worst=[2741]} avg=2741 sd=0 sum=2741
[04/28 00:58:28    705s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[04/28 00:58:28    705s]           Leaf : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/28 00:58:28    705s]         Clock DAG hash after Approximately balancing fragments, wire and cell delays, iteration 1: 16477777472412650651 11189509537885228518
[04/28 00:58:28    705s]         CTS services accumulated run-time stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[04/28 00:58:28    705s]           delay calculator: calls=9395, total_wall_time=0.192s, mean_wall_time=0.020ms
[04/28 00:58:28    705s]           legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/28 00:58:28    705s]           steiner router: calls=9386, total_wall_time=0.080s, mean_wall_time=0.008ms
[04/28 00:58:28    705s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[04/28 00:58:28    705s]       Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/28 00:58:28    705s]     Approximately balancing fragments done.
[04/28 00:58:28    705s]     Clock DAG stats after 'Approximately balancing fragments step':
[04/28 00:58:28    705s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/28 00:58:28    705s]       sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
[04/28 00:58:28    705s]       misc counts      : r=1, pp=4
[04/28 00:58:28    705s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/28 00:58:28    705s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/28 00:58:28    705s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[04/28 00:58:28    705s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[04/28 00:58:28    705s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/28 00:58:28    705s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/28 00:58:28    705s]     Clock DAG net violations after 'Approximately balancing fragments step':
[04/28 00:58:28    705s]       Fanout : {count=1, worst=[2741]} avg=2741 sd=0 sum=2741
[04/28 00:58:28    705s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[04/28 00:58:28    705s]       Leaf : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/28 00:58:28    705s]     Clock DAG hash after 'Approximately balancing fragments step': 16477777472412650651 11189509537885228518
[04/28 00:58:28    705s]     CTS services accumulated run-time stats after 'Approximately balancing fragments step':
[04/28 00:58:28    705s]       delay calculator: calls=9395, total_wall_time=0.192s, mean_wall_time=0.020ms
[04/28 00:58:28    705s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/28 00:58:28    705s]       steiner router: calls=9386, total_wall_time=0.080s, mean_wall_time=0.008ms
[04/28 00:58:28    705s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/28 00:58:28    705s]   Approximately balancing fragments step done. (took cpu=0:00:00.3 real=0:00:00.3)
[04/28 00:58:28    705s]   Clock DAG stats after Approximately balancing fragments:
[04/28 00:58:28    705s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/28 00:58:28    705s]     sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
[04/28 00:58:28    705s]     misc counts      : r=1, pp=4
[04/28 00:58:28    705s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/28 00:58:28    705s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/28 00:58:28    705s]     sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[04/28 00:58:28    705s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[04/28 00:58:28    705s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/28 00:58:28    705s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/28 00:58:28    705s]   Clock DAG net violations after Approximately balancing fragments:
[04/28 00:58:28    705s]     Fanout : {count=1, worst=[2741]} avg=2741 sd=0 sum=2741
[04/28 00:58:28    705s]   Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[04/28 00:58:28    705s]     Leaf : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/28 00:58:28    705s]   Clock DAG hash after Approximately balancing fragments: 16477777472412650651 11189509537885228518
[04/28 00:58:28    705s]   CTS services accumulated run-time stats after Approximately balancing fragments:
[04/28 00:58:28    705s]     delay calculator: calls=9395, total_wall_time=0.192s, mean_wall_time=0.020ms
[04/28 00:58:28    705s]     legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/28 00:58:28    705s]     steiner router: calls=9386, total_wall_time=0.080s, mean_wall_time=0.008ms
[04/28 00:58:28    705s]   Improving fragments clock skew...
[04/28 00:58:28    705s]     Clock DAG hash before 'Improving fragments clock skew': 16477777472412650651 11189509537885228518
[04/28 00:58:28    705s]     CTS services accumulated run-time stats before 'Improving fragments clock skew':
[04/28 00:58:28    705s]       delay calculator: calls=9395, total_wall_time=0.192s, mean_wall_time=0.020ms
[04/28 00:58:28    705s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/28 00:58:28    705s]       steiner router: calls=9386, total_wall_time=0.080s, mean_wall_time=0.008ms
[04/28 00:58:28    705s]     Clock DAG stats after 'Improving fragments clock skew':
[04/28 00:58:28    705s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/28 00:58:28    705s]       sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
[04/28 00:58:28    705s]       misc counts      : r=1, pp=4
[04/28 00:58:28    705s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/28 00:58:28    705s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/28 00:58:28    705s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[04/28 00:58:28    705s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[04/28 00:58:28    705s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/28 00:58:28    705s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/28 00:58:28    705s]     Clock DAG net violations after 'Improving fragments clock skew':
[04/28 00:58:28    705s]       Fanout : {count=1, worst=[2741]} avg=2741 sd=0 sum=2741
[04/28 00:58:28    705s]     Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[04/28 00:58:28    705s]       Leaf : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/28 00:58:28    705s]     Clock DAG hash after 'Improving fragments clock skew': 16477777472412650651 11189509537885228518
[04/28 00:58:28    705s]     CTS services accumulated run-time stats after 'Improving fragments clock skew':
[04/28 00:58:28    705s]       delay calculator: calls=9395, total_wall_time=0.192s, mean_wall_time=0.020ms
[04/28 00:58:28    705s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/28 00:58:28    705s]       steiner router: calls=9386, total_wall_time=0.080s, mean_wall_time=0.008ms
[04/28 00:58:28    705s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/28 00:58:28    705s]   Improving fragments clock skew done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/28 00:58:28    705s]   Approximately balancing step...
[04/28 00:58:28    705s]     Clock DAG hash before 'Approximately balancing step': 16477777472412650651 11189509537885228518
[04/28 00:58:28    705s]     CTS services accumulated run-time stats before 'Approximately balancing step':
[04/28 00:58:28    705s]       delay calculator: calls=9395, total_wall_time=0.192s, mean_wall_time=0.020ms
[04/28 00:58:28    705s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/28 00:58:28    705s]       steiner router: calls=9386, total_wall_time=0.080s, mean_wall_time=0.008ms
[04/28 00:58:28    705s]     Resolve constraints - Approximately balancing...
[04/28 00:58:28    705s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/28 00:58:28    705s]     Approximately balancing...
[04/28 00:58:28    705s]       Approximately balancing, wire and cell delays...
[04/28 00:58:28    705s]       Approximately balancing, wire and cell delays, iteration 1...
[04/28 00:58:28    705s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[04/28 00:58:28    705s]           cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/28 00:58:28    705s]           sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
[04/28 00:58:28    705s]           misc counts      : r=1, pp=4
[04/28 00:58:28    705s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/28 00:58:28    705s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/28 00:58:28    705s]           sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[04/28 00:58:28    705s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[04/28 00:58:28    705s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/28 00:58:28    705s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/28 00:58:28    705s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1:
[04/28 00:58:28    705s]           Fanout : {count=1, worst=[2741]} avg=2741 sd=0 sum=2741
[04/28 00:58:28    705s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[04/28 00:58:28    705s]           Leaf : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/28 00:58:28    705s]         Clock DAG hash after Approximately balancing, wire and cell delays, iteration 1: 16477777472412650651 11189509537885228518
[04/28 00:58:28    705s]         CTS services accumulated run-time stats after Approximately balancing, wire and cell delays, iteration 1:
[04/28 00:58:28    705s]           delay calculator: calls=9395, total_wall_time=0.192s, mean_wall_time=0.020ms
[04/28 00:58:28    705s]           legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/28 00:58:28    705s]           steiner router: calls=9386, total_wall_time=0.080s, mean_wall_time=0.008ms
[04/28 00:58:28    705s]       Approximately balancing, wire and cell delays, iteration 1 done.
[04/28 00:58:28    705s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/28 00:58:28    705s]     Approximately balancing done.
[04/28 00:58:28    705s]     Clock DAG stats after 'Approximately balancing step':
[04/28 00:58:28    705s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/28 00:58:28    705s]       sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
[04/28 00:58:28    705s]       misc counts      : r=1, pp=4
[04/28 00:58:28    705s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/28 00:58:28    705s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/28 00:58:28    705s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[04/28 00:58:28    705s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[04/28 00:58:28    705s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/28 00:58:28    705s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/28 00:58:28    705s]     Clock DAG net violations after 'Approximately balancing step':
[04/28 00:58:28    705s]       Fanout : {count=1, worst=[2741]} avg=2741 sd=0 sum=2741
[04/28 00:58:28    705s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[04/28 00:58:28    705s]       Leaf : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/28 00:58:28    705s]     Clock DAG hash after 'Approximately balancing step': 16477777472412650651 11189509537885228518
[04/28 00:58:28    705s]     CTS services accumulated run-time stats after 'Approximately balancing step':
[04/28 00:58:28    705s]       delay calculator: calls=9395, total_wall_time=0.192s, mean_wall_time=0.020ms
[04/28 00:58:28    705s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/28 00:58:28    705s]       steiner router: calls=9386, total_wall_time=0.080s, mean_wall_time=0.008ms
[04/28 00:58:28    705s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/28 00:58:28    705s]   Approximately balancing step done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/28 00:58:28    705s]   Fixing clock tree overload...
[04/28 00:58:28    705s]     Clock DAG hash before 'Fixing clock tree overload': 16477777472412650651 11189509537885228518
[04/28 00:58:28    705s]     CTS services accumulated run-time stats before 'Fixing clock tree overload':
[04/28 00:58:28    705s]       delay calculator: calls=9395, total_wall_time=0.192s, mean_wall_time=0.020ms
[04/28 00:58:28    705s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/28 00:58:28    705s]       steiner router: calls=9386, total_wall_time=0.080s, mean_wall_time=0.008ms
[04/28 00:58:28    705s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[04/28 00:58:28    705s]     Clock DAG stats after 'Fixing clock tree overload':
[04/28 00:58:28    705s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/28 00:58:28    705s]       sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
[04/28 00:58:28    705s]       misc counts      : r=1, pp=4
[04/28 00:58:28    705s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/28 00:58:28    705s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/28 00:58:28    705s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[04/28 00:58:28    705s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[04/28 00:58:28    705s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/28 00:58:28    705s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/28 00:58:28    705s]     Clock DAG net violations after 'Fixing clock tree overload':
[04/28 00:58:28    705s]       Fanout : {count=1, worst=[2741]} avg=2741 sd=0 sum=2741
[04/28 00:58:28    705s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
[04/28 00:58:28    705s]       Leaf : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/28 00:58:28    705s]     Clock DAG hash after 'Fixing clock tree overload': 16477777472412650651 11189509537885228518
[04/28 00:58:28    705s]     CTS services accumulated run-time stats after 'Fixing clock tree overload':
[04/28 00:58:28    705s]       delay calculator: calls=9395, total_wall_time=0.192s, mean_wall_time=0.020ms
[04/28 00:58:28    705s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/28 00:58:28    705s]       steiner router: calls=9386, total_wall_time=0.080s, mean_wall_time=0.008ms
[04/28 00:58:28    705s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/28 00:58:28    705s]   Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/28 00:58:28    705s]   Approximately balancing paths...
[04/28 00:58:28    705s]     Clock DAG hash before 'Approximately balancing paths': 16477777472412650651 11189509537885228518
[04/28 00:58:28    705s]     CTS services accumulated run-time stats before 'Approximately balancing paths':
[04/28 00:58:28    705s]       delay calculator: calls=9395, total_wall_time=0.192s, mean_wall_time=0.020ms
[04/28 00:58:28    705s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/28 00:58:28    705s]       steiner router: calls=9386, total_wall_time=0.080s, mean_wall_time=0.008ms
[04/28 00:58:28    705s]     Added 0 buffers.
[04/28 00:58:28    705s]     Clock DAG stats after 'Approximately balancing paths':
[04/28 00:58:28    705s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/28 00:58:28    705s]       sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
[04/28 00:58:28    705s]       misc counts      : r=1, pp=4
[04/28 00:58:28    705s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/28 00:58:28    705s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/28 00:58:28    705s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[04/28 00:58:28    705s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[04/28 00:58:28    705s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/28 00:58:28    705s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/28 00:58:28    705s]     Clock DAG net violations after 'Approximately balancing paths':
[04/28 00:58:28    705s]       Fanout : {count=1, worst=[2741]} avg=2741 sd=0 sum=2741
[04/28 00:58:28    705s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[04/28 00:58:28    705s]       Leaf : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/28 00:58:28    705s]     Clock DAG hash after 'Approximately balancing paths': 16477777472412650651 11189509537885228518
[04/28 00:58:28    705s]     CTS services accumulated run-time stats after 'Approximately balancing paths':
[04/28 00:58:28    705s]       delay calculator: calls=9395, total_wall_time=0.192s, mean_wall_time=0.020ms
[04/28 00:58:28    705s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/28 00:58:28    705s]       steiner router: calls=9386, total_wall_time=0.080s, mean_wall_time=0.008ms
[04/28 00:58:28    705s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/28 00:58:28    705s]   Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/28 00:58:28    705s]   Stage::Balancing done. (took cpu=0:00:00.9 real=0:00:00.9)
[04/28 00:58:28    705s]   Stage::Polishing...
[04/28 00:58:28    705s]   Clock tree timing engine global stage delay update for max_delay:setup.late...
[04/28 00:58:28    705s]   Clock tree timing engine global stage delay update for max_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/28 00:58:28    705s]   Clock DAG stats before polishing:
[04/28 00:58:28    705s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/28 00:58:28    705s]     sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
[04/28 00:58:28    705s]     misc counts      : r=1, pp=4
[04/28 00:58:28    705s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/28 00:58:28    705s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/28 00:58:28    705s]     sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[04/28 00:58:28    705s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[04/28 00:58:28    705s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/28 00:58:28    705s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/28 00:58:28    705s]   Clock DAG net violations before polishing:
[04/28 00:58:28    705s]     Fanout : {count=1, worst=[2741]} avg=2741 sd=0 sum=2741
[04/28 00:58:28    705s]   Clock DAG primary half-corner transition distribution before polishing:
[04/28 00:58:28    705s]     Leaf : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/28 00:58:28    705s]   Clock DAG hash before polishing: 16477777472412650651 11189509537885228518
[04/28 00:58:28    705s]   CTS services accumulated run-time stats before polishing:
[04/28 00:58:28    705s]     delay calculator: calls=9396, total_wall_time=0.192s, mean_wall_time=0.020ms
[04/28 00:58:28    705s]     legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/28 00:58:28    705s]     steiner router: calls=9386, total_wall_time=0.080s, mean_wall_time=0.008ms
[04/28 00:58:28    705s]   Merging balancing drivers for power...
[04/28 00:58:28    705s]     Clock DAG hash before 'Merging balancing drivers for power': 16477777472412650651 11189509537885228518
[04/28 00:58:28    705s]     CTS services accumulated run-time stats before 'Merging balancing drivers for power':
[04/28 00:58:28    705s]       delay calculator: calls=9396, total_wall_time=0.192s, mean_wall_time=0.020ms
[04/28 00:58:28    705s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/28 00:58:28    705s]       steiner router: calls=9386, total_wall_time=0.080s, mean_wall_time=0.008ms
[04/28 00:58:28    705s]     Tried: 2 Succeeded: 0
[04/28 00:58:28    705s]     Clock DAG stats after 'Merging balancing drivers for power':
[04/28 00:58:28    705s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/28 00:58:28    705s]       sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
[04/28 00:58:28    705s]       misc counts      : r=1, pp=4
[04/28 00:58:28    705s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/28 00:58:28    705s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/28 00:58:28    705s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[04/28 00:58:28    705s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[04/28 00:58:28    705s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/28 00:58:28    705s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/28 00:58:28    705s]     Clock DAG net violations after 'Merging balancing drivers for power':
[04/28 00:58:28    705s]       Fanout : {count=1, worst=[2741]} avg=2741 sd=0 sum=2741
[04/28 00:58:28    705s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[04/28 00:58:28    705s]       Leaf : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/28 00:58:28    705s]     Clock DAG hash after 'Merging balancing drivers for power': 16477777472412650651 11189509537885228518
[04/28 00:58:28    705s]     CTS services accumulated run-time stats after 'Merging balancing drivers for power':
[04/28 00:58:28    705s]       delay calculator: calls=9396, total_wall_time=0.192s, mean_wall_time=0.020ms
[04/28 00:58:28    705s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/28 00:58:28    705s]       steiner router: calls=9386, total_wall_time=0.080s, mean_wall_time=0.008ms
[04/28 00:58:28    705s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/28 00:58:28    705s]   Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/28 00:58:28    705s]   Improving clock skew...
[04/28 00:58:28    705s]     Clock DAG hash before 'Improving clock skew': 16477777472412650651 11189509537885228518
[04/28 00:58:28    705s]     CTS services accumulated run-time stats before 'Improving clock skew':
[04/28 00:58:28    705s]       delay calculator: calls=9396, total_wall_time=0.192s, mean_wall_time=0.020ms
[04/28 00:58:28    705s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/28 00:58:28    705s]       steiner router: calls=9386, total_wall_time=0.080s, mean_wall_time=0.008ms
[04/28 00:58:28    705s]     Clock DAG stats after 'Improving clock skew':
[04/28 00:58:28    705s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/28 00:58:28    705s]       sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
[04/28 00:58:28    705s]       misc counts      : r=1, pp=4
[04/28 00:58:28    705s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/28 00:58:28    705s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/28 00:58:28    705s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[04/28 00:58:28    705s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[04/28 00:58:28    705s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/28 00:58:28    705s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/28 00:58:28    705s]     Clock DAG net violations after 'Improving clock skew':
[04/28 00:58:28    705s]       Fanout : {count=1, worst=[2741]} avg=2741 sd=0 sum=2741
[04/28 00:58:28    705s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[04/28 00:58:28    705s]       Leaf : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/28 00:58:28    705s]     Clock DAG hash after 'Improving clock skew': 16477777472412650651 11189509537885228518
[04/28 00:58:28    705s]     CTS services accumulated run-time stats after 'Improving clock skew':
[04/28 00:58:28    705s]       delay calculator: calls=9396, total_wall_time=0.192s, mean_wall_time=0.020ms
[04/28 00:58:28    705s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/28 00:58:28    705s]       steiner router: calls=9386, total_wall_time=0.080s, mean_wall_time=0.008ms
[04/28 00:58:28    705s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/28 00:58:28    705s]   Improving clock skew done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/28 00:58:28    705s]   Moving gates to reduce wire capacitance...
[04/28 00:58:28    705s]     Clock DAG hash before 'Moving gates to reduce wire capacitance': 16477777472412650651 11189509537885228518
[04/28 00:58:28    705s]     CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance':
[04/28 00:58:28    705s]       delay calculator: calls=9396, total_wall_time=0.192s, mean_wall_time=0.020ms
[04/28 00:58:28    705s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/28 00:58:28    705s]       steiner router: calls=9386, total_wall_time=0.080s, mean_wall_time=0.008ms
[04/28 00:58:28    705s]     Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
[04/28 00:58:28    705s]     Iteration 1...
[04/28 00:58:28    705s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
[04/28 00:58:28    705s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction': 16477777472412650651 11189509537885228518
[04/28 00:58:28    705s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction':
[04/28 00:58:28    705s]           delay calculator: calls=9396, total_wall_time=0.192s, mean_wall_time=0.020ms
[04/28 00:58:28    705s]           legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/28 00:58:28    705s]           steiner router: calls=9386, total_wall_time=0.080s, mean_wall_time=0.008ms
[04/28 00:58:28    705s]         Legalizer releasing space for clock trees
[04/28 00:58:29    705s]         Legalizing clock trees...
[04/28 00:58:29    705s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/28 00:58:29    705s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/28 00:58:29    705s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/28 00:58:29    705s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates...
[04/28 00:58:29    705s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates': 16477777472412650651 11189509537885228518
[04/28 00:58:29    705s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates':
[04/28 00:58:29    705s]           delay calculator: calls=9396, total_wall_time=0.192s, mean_wall_time=0.020ms
[04/28 00:58:29    705s]           legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/28 00:58:29    705s]           steiner router: calls=9386, total_wall_time=0.080s, mean_wall_time=0.008ms
[04/28 00:58:29    705s] 
[04/28 00:58:29    705s]         Legalizer releasing space for clock trees
[04/28 00:58:29    705s]         Moving gates:         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[04/28 00:58:29    705s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/28 00:58:29    705s]         100% 
[04/28 00:58:29    705s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/28 00:58:29    705s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/28 00:58:29    705s]     Iteration 1 done.
[04/28 00:58:29    705s]     Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
[04/28 00:58:29    705s]     Clock DAG stats after 'Moving gates to reduce wire capacitance':
[04/28 00:58:29    705s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/28 00:58:29    705s]       sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
[04/28 00:58:29    705s]       misc counts      : r=1, pp=4
[04/28 00:58:29    705s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/28 00:58:29    705s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/28 00:58:29    705s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[04/28 00:58:29    705s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[04/28 00:58:29    705s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/28 00:58:29    705s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/28 00:58:29    705s]     Clock DAG net violations after 'Moving gates to reduce wire capacitance':
[04/28 00:58:29    705s]       Fanout : {count=1, worst=[2741]} avg=2741 sd=0 sum=2741
[04/28 00:58:29    705s]     Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
[04/28 00:58:29    705s]       Leaf : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/28 00:58:29    705s]     Clock DAG hash after 'Moving gates to reduce wire capacitance': 16477777472412650651 11189509537885228518
[04/28 00:58:29    705s]     CTS services accumulated run-time stats after 'Moving gates to reduce wire capacitance':
[04/28 00:58:29    705s]       delay calculator: calls=9396, total_wall_time=0.192s, mean_wall_time=0.020ms
[04/28 00:58:29    705s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/28 00:58:29    705s]       steiner router: calls=9386, total_wall_time=0.080s, mean_wall_time=0.008ms
[04/28 00:58:29    705s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/28 00:58:29    705s]   Moving gates to reduce wire capacitance done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/28 00:58:29    705s]   Reducing clock tree power 3...
[04/28 00:58:29    705s]     Clock DAG hash before 'Reducing clock tree power 3': 16477777472412650651 11189509537885228518
[04/28 00:58:29    705s]     CTS services accumulated run-time stats before 'Reducing clock tree power 3':
[04/28 00:58:29    705s]       delay calculator: calls=9396, total_wall_time=0.192s, mean_wall_time=0.020ms
[04/28 00:58:29    705s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/28 00:58:29    705s]       steiner router: calls=9386, total_wall_time=0.080s, mean_wall_time=0.008ms
[04/28 00:58:29    705s]     Initial gate capacitance is (rise=0.000pF fall=0.000pF).
[04/28 00:58:29    706s]     Resizing gates: [04/28 00:58:29    706s] 
[04/28 00:58:29    706s]     Legalizer releasing space for clock trees
    ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[04/28 00:58:29    706s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/28 00:58:29    706s]     100% 
[04/28 00:58:29    706s]     Clock DAG stats after 'Reducing clock tree power 3':
[04/28 00:58:29    706s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/28 00:58:29    706s]       sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
[04/28 00:58:29    706s]       misc counts      : r=1, pp=4
[04/28 00:58:29    706s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/28 00:58:29    706s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/28 00:58:29    706s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[04/28 00:58:29    706s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[04/28 00:58:29    706s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/28 00:58:29    706s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/28 00:58:29    706s]     Clock DAG net violations after 'Reducing clock tree power 3':
[04/28 00:58:29    706s]       Fanout : {count=1, worst=[2741]} avg=2741 sd=0 sum=2741
[04/28 00:58:29    706s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[04/28 00:58:29    706s]       Leaf : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/28 00:58:29    706s]     Clock DAG hash after 'Reducing clock tree power 3': 16477777472412650651 11189509537885228518
[04/28 00:58:29    706s]     CTS services accumulated run-time stats after 'Reducing clock tree power 3':
[04/28 00:58:29    706s]       delay calculator: calls=9396, total_wall_time=0.192s, mean_wall_time=0.020ms
[04/28 00:58:29    706s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/28 00:58:29    706s]       steiner router: calls=9386, total_wall_time=0.080s, mean_wall_time=0.008ms
[04/28 00:58:29    706s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/28 00:58:29    706s]   Reducing clock tree power 3 done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/28 00:58:29    706s]   Reducing total underdelay...
[04/28 00:58:29    706s]     Clock DAG hash before 'Reducing total underdelay': 16477777472412650651 11189509537885228518
[04/28 00:58:29    706s]     CTS services accumulated run-time stats before 'Reducing total underdelay':
[04/28 00:58:29    706s]       delay calculator: calls=9396, total_wall_time=0.192s, mean_wall_time=0.020ms
[04/28 00:58:29    706s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/28 00:58:29    706s]       steiner router: calls=9386, total_wall_time=0.080s, mean_wall_time=0.008ms
[04/28 00:58:29    706s]     Total underdelay before: (ns=0, nn=0, ts=0, tn=0)
[04/28 00:58:29    706s]     Moving gates: ...20% ...40% ...60% ...80% ...100% 
[04/28 00:58:29    706s]     Total underdelay after: (ns=0, nn=0, ts=0, tn=0)
[04/28 00:58:29    706s]     Clock DAG stats after 'Reducing total underdelay':
[04/28 00:58:29    706s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/28 00:58:29    706s]       sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
[04/28 00:58:29    706s]       misc counts      : r=1, pp=4
[04/28 00:58:29    706s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/28 00:58:29    706s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/28 00:58:29    706s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[04/28 00:58:29    706s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[04/28 00:58:29    706s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/28 00:58:29    706s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/28 00:58:29    706s]     Clock DAG net violations after 'Reducing total underdelay':
[04/28 00:58:29    706s]       Fanout : {count=1, worst=[2741]} avg=2741 sd=0 sum=2741
[04/28 00:58:29    706s]     Clock DAG primary half-corner transition distribution after 'Reducing total underdelay':
[04/28 00:58:29    706s]       Leaf : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/28 00:58:29    706s]     Clock DAG hash after 'Reducing total underdelay': 16477777472412650651 11189509537885228518
[04/28 00:58:29    706s]     CTS services accumulated run-time stats after 'Reducing total underdelay':
[04/28 00:58:29    706s]       delay calculator: calls=9396, total_wall_time=0.192s, mean_wall_time=0.020ms
[04/28 00:58:29    706s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/28 00:58:29    706s]       steiner router: calls=9386, total_wall_time=0.080s, mean_wall_time=0.008ms
[04/28 00:58:29    706s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/28 00:58:29    706s]   Reducing total underdelay done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/28 00:58:29    706s]   Improving insertion delay...
[04/28 00:58:29    706s]     Clock DAG hash before 'Improving insertion delay': 16477777472412650651 11189509537885228518
[04/28 00:58:29    706s]     CTS services accumulated run-time stats before 'Improving insertion delay':
[04/28 00:58:29    706s]       delay calculator: calls=9396, total_wall_time=0.192s, mean_wall_time=0.020ms
[04/28 00:58:29    706s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/28 00:58:29    706s]       steiner router: calls=9386, total_wall_time=0.080s, mean_wall_time=0.008ms
[04/28 00:58:29    706s]     Clock DAG stats after 'Improving insertion delay':
[04/28 00:58:29    706s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/28 00:58:29    706s]       sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
[04/28 00:58:29    706s]       misc counts      : r=1, pp=4
[04/28 00:58:29    706s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/28 00:58:29    706s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/28 00:58:29    706s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[04/28 00:58:29    706s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[04/28 00:58:29    706s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/28 00:58:29    706s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/28 00:58:29    706s]     Clock DAG net violations after 'Improving insertion delay':
[04/28 00:58:29    706s]       Fanout : {count=1, worst=[2741]} avg=2741 sd=0 sum=2741
[04/28 00:58:29    706s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[04/28 00:58:29    706s]       Leaf : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/28 00:58:29    706s]     Clock DAG hash after 'Improving insertion delay': 16477777472412650651 11189509537885228518
[04/28 00:58:29    706s]     CTS services accumulated run-time stats after 'Improving insertion delay':
[04/28 00:58:29    706s]       delay calculator: calls=9396, total_wall_time=0.192s, mean_wall_time=0.020ms
[04/28 00:58:29    706s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/28 00:58:29    706s]       steiner router: calls=9386, total_wall_time=0.080s, mean_wall_time=0.008ms
[04/28 00:58:29    706s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/28 00:58:29    706s]   Improving insertion delay done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/28 00:58:29    706s]   Wire Opt OverFix...
[04/28 00:58:29    706s]     Clock DAG hash before 'Wire Opt OverFix': 16477777472412650651 11189509537885228518
[04/28 00:58:29    706s]     CTS services accumulated run-time stats before 'Wire Opt OverFix':
[04/28 00:58:29    706s]       delay calculator: calls=9396, total_wall_time=0.192s, mean_wall_time=0.020ms
[04/28 00:58:29    706s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/28 00:58:29    706s]       steiner router: calls=9386, total_wall_time=0.080s, mean_wall_time=0.008ms
[04/28 00:58:29    706s]     Wire Reduction extra effort...
[04/28 00:58:29    706s]       Clock DAG hash before 'Wire Reduction extra effort': 16477777472412650651 11189509537885228518
[04/28 00:58:29    706s]       CTS services accumulated run-time stats before 'Wire Reduction extra effort':
[04/28 00:58:29    706s]         delay calculator: calls=9396, total_wall_time=0.192s, mean_wall_time=0.020ms
[04/28 00:58:29    706s]         legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/28 00:58:29    706s]         steiner router: calls=9386, total_wall_time=0.080s, mean_wall_time=0.008ms
[04/28 00:58:29    706s]       Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
[04/28 00:58:29    706s]       Global shorten wires A0...
[04/28 00:58:29    706s]         Clock DAG hash before 'Global shorten wires A0': 16477777472412650651 11189509537885228518
[04/28 00:58:29    706s]         CTS services accumulated run-time stats before 'Global shorten wires A0':
[04/28 00:58:29    706s]           delay calculator: calls=9396, total_wall_time=0.192s, mean_wall_time=0.020ms
[04/28 00:58:29    706s]           legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/28 00:58:29    706s]           steiner router: calls=9386, total_wall_time=0.080s, mean_wall_time=0.008ms
[04/28 00:58:29    706s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/28 00:58:29    706s]       Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/28 00:58:29    706s]       Move For Wirelength - core...
[04/28 00:58:29    706s]         Clock DAG hash before 'Move For Wirelength - core': 16477777472412650651 11189509537885228518
[04/28 00:58:29    706s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[04/28 00:58:29    706s]           delay calculator: calls=9396, total_wall_time=0.192s, mean_wall_time=0.020ms
[04/28 00:58:29    706s]           legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/28 00:58:29    706s]           steiner router: calls=9386, total_wall_time=0.080s, mean_wall_time=0.008ms
[04/28 00:58:29    706s]         Move for wirelength. considered=1, filtered=1, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
[04/28 00:58:29    706s]         Max accepted move=0.000um, total accepted move=0.000um
[04/28 00:58:29    706s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/28 00:58:29    706s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/28 00:58:29    706s]       Global shorten wires A1...
[04/28 00:58:29    706s]         Clock DAG hash before 'Global shorten wires A1': 16477777472412650651 11189509537885228518
[04/28 00:58:29    706s]         CTS services accumulated run-time stats before 'Global shorten wires A1':
[04/28 00:58:29    706s]           delay calculator: calls=9396, total_wall_time=0.192s, mean_wall_time=0.020ms
[04/28 00:58:29    706s]           legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/28 00:58:29    706s]           steiner router: calls=9386, total_wall_time=0.080s, mean_wall_time=0.008ms
[04/28 00:58:29    706s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/28 00:58:29    706s]       Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/28 00:58:29    706s]       Move For Wirelength - core...
[04/28 00:58:29    706s]         Clock DAG hash before 'Move For Wirelength - core': 16477777472412650651 11189509537885228518
[04/28 00:58:29    706s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[04/28 00:58:29    706s]           delay calculator: calls=9396, total_wall_time=0.192s, mean_wall_time=0.020ms
[04/28 00:58:29    706s]           legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/28 00:58:29    706s]           steiner router: calls=9386, total_wall_time=0.080s, mean_wall_time=0.008ms
[04/28 00:58:29    706s]         Move for wirelength. considered=1, filtered=1, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
[04/28 00:58:29    706s]         Max accepted move=0.000um, total accepted move=0.000um
[04/28 00:58:29    706s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/28 00:58:29    706s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/28 00:58:29    706s]       Global shorten wires B...
[04/28 00:58:29    706s]         Clock DAG hash before 'Global shorten wires B': 16477777472412650651 11189509537885228518
[04/28 00:58:29    706s]         CTS services accumulated run-time stats before 'Global shorten wires B':
[04/28 00:58:29    706s]           delay calculator: calls=9396, total_wall_time=0.192s, mean_wall_time=0.020ms
[04/28 00:58:29    706s]           legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/28 00:58:29    706s]           steiner router: calls=9386, total_wall_time=0.080s, mean_wall_time=0.008ms
[04/28 00:58:29    706s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/28 00:58:29    706s]       Global shorten wires B done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/28 00:58:29    706s]       Move For Wirelength - branch...
[04/28 00:58:29    706s]         Clock DAG hash before 'Move For Wirelength - branch': 16477777472412650651 11189509537885228518
[04/28 00:58:29    706s]         CTS services accumulated run-time stats before 'Move For Wirelength - branch':
[04/28 00:58:29    706s]           delay calculator: calls=9396, total_wall_time=0.192s, mean_wall_time=0.020ms
[04/28 00:58:29    706s]           legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/28 00:58:29    706s]           steiner router: calls=9386, total_wall_time=0.080s, mean_wall_time=0.008ms
[04/28 00:58:29    706s]         Move for wirelength. considered=1, filtered=1, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
[04/28 00:58:29    706s]         Max accepted move=0.000um, total accepted move=0.000um
[04/28 00:58:29    706s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/28 00:58:29    706s]       Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/28 00:58:29    706s]       Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
[04/28 00:58:29    706s]       Clock DAG stats after 'Wire Reduction extra effort':
[04/28 00:58:29    706s]         cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/28 00:58:29    706s]         sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
[04/28 00:58:29    706s]         misc counts      : r=1, pp=4
[04/28 00:58:29    706s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/28 00:58:29    706s]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/28 00:58:29    706s]         sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[04/28 00:58:29    706s]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[04/28 00:58:29    706s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/28 00:58:29    706s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/28 00:58:29    706s]       Clock DAG net violations after 'Wire Reduction extra effort':
[04/28 00:58:29    706s]         Fanout : {count=1, worst=[2741]} avg=2741 sd=0 sum=2741
[04/28 00:58:29    706s]       Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
[04/28 00:58:29    706s]         Leaf : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/28 00:58:29    706s]       Clock DAG hash after 'Wire Reduction extra effort': 16477777472412650651 11189509537885228518
[04/28 00:58:29    706s]       CTS services accumulated run-time stats after 'Wire Reduction extra effort':
[04/28 00:58:29    706s]         delay calculator: calls=9396, total_wall_time=0.192s, mean_wall_time=0.020ms
[04/28 00:58:29    706s]         legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/28 00:58:29    706s]         steiner router: calls=9386, total_wall_time=0.080s, mean_wall_time=0.008ms
[04/28 00:58:29    706s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/28 00:58:29    706s]     Wire Reduction extra effort done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/28 00:58:29    706s]     Optimizing orientation...
[04/28 00:58:29    706s]     FlipOpt...
[04/28 00:58:29    706s]     Disconnecting clock tree from netlist...
[04/28 00:58:29    706s]     Disconnecting clock tree from netlist done.
[04/28 00:58:29    706s]     Performing Single Threaded FlipOpt
[04/28 00:58:29    706s]     Optimizing orientation on clock cells...
[04/28 00:58:29    706s]       Orientation Wirelength Optimization: Attempted = 2 , Succeeded = 0 , Constraints Broken = 0 , CannotMove = 2 , Illegal = 0 , Other = 0
[04/28 00:58:29    706s]     Optimizing orientation on clock cells done.
[04/28 00:58:29    706s]     Resynthesising clock tree into netlist...
[04/28 00:58:29    706s]       Reset timing graph...
[04/28 00:58:29    706s] Ignoring AAE DB Resetting ...
[04/28 00:58:29    706s]       Reset timing graph done.
[04/28 00:58:29    706s]     Resynthesising clock tree into netlist done.
[04/28 00:58:29    706s]     FlipOpt done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/28 00:58:29    706s]     Optimizing orientation done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/28 00:58:29    706s]     Clock DAG stats after 'Wire Opt OverFix':
[04/28 00:58:29    706s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/28 00:58:29    706s]       sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
[04/28 00:58:29    706s]       misc counts      : r=1, pp=4
[04/28 00:58:29    706s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/28 00:58:29    706s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/28 00:58:29    706s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[04/28 00:58:29    706s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[04/28 00:58:29    706s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/28 00:58:29    706s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/28 00:58:29    706s]     Clock DAG net violations after 'Wire Opt OverFix':
[04/28 00:58:29    706s]       Fanout : {count=1, worst=[2741]} avg=2741 sd=0 sum=2741
[04/28 00:58:29    706s]     Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
[04/28 00:58:29    706s]       Leaf : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/28 00:58:29    706s]     Clock DAG hash after 'Wire Opt OverFix': 16477777472412650651 11189509537885228518
[04/28 00:58:29    706s]     CTS services accumulated run-time stats after 'Wire Opt OverFix':
[04/28 00:58:29    706s]       delay calculator: calls=9396, total_wall_time=0.192s, mean_wall_time=0.020ms
[04/28 00:58:29    706s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/28 00:58:29    706s]       steiner router: calls=9386, total_wall_time=0.080s, mean_wall_time=0.008ms
[04/28 00:58:29    706s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/28 00:58:29    706s]   Wire Opt OverFix done. (took cpu=0:00:00.2 real=0:00:00.2)
[04/28 00:58:29    706s]   Total capacitance is (rise=0.000pF fall=0.000pF), of which (rise=0.000pF fall=0.000pF) is wire, and (rise=0.000pF fall=0.000pF) is gate.
[04/28 00:58:29    706s]   Stage::Polishing done. (took cpu=0:00:00.7 real=0:00:00.6)
[04/28 00:58:29    706s]   Stage::Updating netlist...
[04/28 00:58:29    706s]   Reset timing graph...
[04/28 00:58:29    706s] Ignoring AAE DB Resetting ...
[04/28 00:58:29    706s]   Reset timing graph done.
[04/28 00:58:29    706s]   Setting non-default rules before calling refine place.
[04/28 00:58:29    706s]   Leaving CCOpt scope - Cleaning up placement interface...
[04/28 00:58:29    706s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2627.3M, EPOCH TIME: 1745816309.454604
[04/28 00:58:29    706s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2841).
[04/28 00:58:29    706s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:58:29    706s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:58:29    706s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:58:29    706s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.070, REAL:0.076, MEM:2570.3M, EPOCH TIME: 1745816309.530279
[04/28 00:58:29    706s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/28 00:58:29    706s]   Leaving CCOpt scope - ClockRefiner...
[04/28 00:58:29    706s]   Assigned high priority to 0 instances.
[04/28 00:58:29    706s]   Soft fixed 0 clock instances.
[04/28 00:58:29    706s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Skipped, Datapath : Skipped.
[04/28 00:58:29    706s]   Performing Clock Only Refine Place.
[04/28 00:58:29    706s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2570.3M, EPOCH TIME: 1745816309.535950
[04/28 00:58:29    706s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2570.3M, EPOCH TIME: 1745816309.536083
[04/28 00:58:29    706s] Processing tracks to init pin-track alignment.
[04/28 00:58:29    706s] z: 2, totalTracks: 1
[04/28 00:58:29    706s] z: 4, totalTracks: 1
[04/28 00:58:29    706s] z: 6, totalTracks: 1
[04/28 00:58:29    706s] z: 8, totalTracks: 1
[04/28 00:58:29    706s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/28 00:58:29    706s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2570.3M, EPOCH TIME: 1745816309.551832
[04/28 00:58:29    706s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:58:29    706s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:58:29    706s] 
[04/28 00:58:29    706s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/28 00:58:29    706s] 
[04/28 00:58:29    706s]  Skipping Bad Lib Cell Checking (CMU) !
[04/28 00:58:29    706s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.031, MEM:2570.3M, EPOCH TIME: 1745816309.582963
[04/28 00:58:29    706s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2570.3M, EPOCH TIME: 1745816309.583095
[04/28 00:58:29    706s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2570.3M, EPOCH TIME: 1745816309.583587
[04/28 00:58:29    706s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2570.3MB).
[04/28 00:58:29    706s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.050, REAL:0.051, MEM:2570.3M, EPOCH TIME: 1745816309.586695
[04/28 00:58:29    706s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.050, REAL:0.051, MEM:2570.3M, EPOCH TIME: 1745816309.586746
[04/28 00:58:29    706s] TDRefine: refinePlace mode is spiral
[04/28 00:58:29    706s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.36387.11
[04/28 00:58:29    706s] OPERPROF: Starting RefinePlace at level 1, MEM:2570.3M, EPOCH TIME: 1745816309.586839
[04/28 00:58:29    706s] *** Starting place_detail (0:11:47 mem=2570.3M) ***
[04/28 00:58:29    706s] Total net bbox length = 3.754e+05 (1.887e+05 1.867e+05) (ext = 1.874e+04)
[04/28 00:58:29    706s] 
[04/28 00:58:29    706s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/28 00:58:29    706s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/28 00:58:29    706s] (I)      Default pattern map key = tpu_top_default.
[04/28 00:58:29    706s] (I)      Default pattern map key = tpu_top_default.
[04/28 00:58:29    706s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2570.3M, EPOCH TIME: 1745816309.616321
[04/28 00:58:29    706s] Starting refinePlace ...
[04/28 00:58:29    706s] (I)      Default pattern map key = tpu_top_default.
[04/28 00:58:29    706s] One DDP V2 for no tweak run.
[04/28 00:58:29    706s] (I)      Default pattern map key = tpu_top_default.
[04/28 00:58:29    706s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2570.3M, EPOCH TIME: 1745816309.659794
[04/28 00:58:29    706s] DDP initSite1 nrRow 183 nrJob 183
[04/28 00:58:29    706s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2570.3M, EPOCH TIME: 1745816309.659968
[04/28 00:58:29    706s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2570.3M, EPOCH TIME: 1745816309.660340
[04/28 00:58:29    706s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2570.3M, EPOCH TIME: 1745816309.660392
[04/28 00:58:29    706s] DDP markSite nrRow 183 nrJob 183
[04/28 00:58:29    706s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.001, MEM:2570.3M, EPOCH TIME: 1745816309.661056
[04/28 00:58:29    706s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.010, REAL:0.001, MEM:2570.3M, EPOCH TIME: 1745816309.661110
[04/28 00:58:29    706s]   Spread Effort: high, pre-route mode, useDDP on.
[04/28 00:58:29    706s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=2573.8MB) @(0:11:47 - 0:11:47).
[04/28 00:58:29    706s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/28 00:58:29    706s] wireLenOptFixPriorityInst 2841 inst fixed
[04/28 00:58:29    706s] 
[04/28 00:58:29    706s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[04/28 00:58:30    707s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f2546d8e4b0.
[04/28 00:58:30    707s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[04/28 00:58:30    707s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[04/28 00:58:30    707s] [CPU] RefinePlace/Spiral (cpu=0:00:00.4, real=0:00:01.0)
[04/28 00:58:30    707s] [CPU] RefinePlace/Commit (cpu=0:00:00.6, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.5, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[04/28 00:58:30    707s] [CPU] RefinePlace/Legalization (cpu=0:00:01.0, real=0:00:01.0, mem=2557.8MB) @(0:11:47 - 0:11:48).
[04/28 00:58:30    707s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/28 00:58:30    707s] 	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 2557.8MB
[04/28 00:58:30    707s] Statistics of distance of Instance movement in refine placement:
[04/28 00:58:30    707s]   maximum (X+Y) =         0.00 um
[04/28 00:58:30    707s]   mean    (X+Y) =         0.00 um
[04/28 00:58:30    707s] Total instances moved : 0
[04/28 00:58:30    707s] Summary Report:
[04/28 00:58:30    707s] Instances move: 0 (out of 25456 movable)
[04/28 00:58:30    707s] Instances flipped: 0
[04/28 00:58:30    707s] Mean displacement: 0.00 um
[04/28 00:58:30    707s] Max displacement: 0.00 um 
[04/28 00:58:30    707s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.070, REAL:1.060, MEM:2557.8M, EPOCH TIME: 1745816310.675884
[04/28 00:58:30    707s] Total net bbox length = 3.754e+05 (1.887e+05 1.867e+05) (ext = 1.874e+04)
[04/28 00:58:30    707s] Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 2557.8MB
[04/28 00:58:30    707s] [CPU] RefinePlace/total (cpu=0:00:01.1, real=0:00:01.0, mem=2557.8MB) @(0:11:47 - 0:11:48).
[04/28 00:58:30    707s] *** Finished place_detail (0:11:48 mem=2557.8M) ***
[04/28 00:58:30    707s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.36387.11
[04/28 00:58:30    707s] OPERPROF: Finished RefinePlace at level 1, CPU:1.110, REAL:1.100, MEM:2557.8M, EPOCH TIME: 1745816310.686899
[04/28 00:58:30    707s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2557.8M, EPOCH TIME: 1745816310.686960
[04/28 00:58:30    707s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:25456).
[04/28 00:58:30    707s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:58:30    707s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:58:30    707s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:58:30    707s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.080, REAL:0.082, MEM:2553.8M, EPOCH TIME: 1745816310.769343
[04/28 00:58:30    707s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 0).
[04/28 00:58:30    707s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 2841).
[04/28 00:58:30    707s]   ClockRefiner summary
[04/28 00:58:30    707s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 2841).
[04/28 00:58:30    707s]   Revert refine place priority changes on 0 instances.
[04/28 00:58:30    707s]   Restoring place_status_cts on 0 clock instances.
[04/28 00:58:30    707s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:01.2 real=0:00:01.2)
[04/28 00:58:30    707s]   Stage::Updating netlist done. (took cpu=0:00:01.3 real=0:00:01.3)
[04/28 00:58:30    707s]   CCOpt::Phase::Implementation done. (took cpu=0:00:02.9 real=0:00:02.9)
[04/28 00:58:30    707s]   CCOpt::Phase::eGRPC...
[04/28 00:58:30    707s]   eGR Post Conditioning loop iteration 0...
[04/28 00:58:30    707s]     Clock implementation routing...
[04/28 00:58:30    707s]       Leaving CCOpt scope - Routing Tools...
[04/28 00:58:30    707s] Net route status summary:
[04/28 00:58:30    707s]   Clock:         1 (unrouted=0, trialRouted=1, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[04/28 00:58:30    707s]   Non-clock: 29608 (unrouted=21, trialRouted=29210, noStatus=377, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=21, (crossesIlmBoundary AND tooFewTerms=0)])
[04/28 00:58:30    707s]       Routing using eGR only...
[04/28 00:58:30    707s]         Early Global Route - eGR only step...
[04/28 00:58:30    707s] (ccopt eGR): There are 1 nets to be routed. 0 nets have skip routing designation.
[04/28 00:58:30    707s] (ccopt eGR): There are 1 nets for routing of which 0 have one or more fixed wires.
[04/28 00:58:30    707s] (ccopt eGR): Start to route 1 all nets
[04/28 00:58:30    707s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2553.76 MB )
[04/28 00:58:30    707s] (I)      ==================== Layers =====================
[04/28 00:58:30    707s] (I)      +-----+----+---------+---------+--------+-------+
[04/28 00:58:30    707s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[04/28 00:58:30    707s] (I)      +-----+----+---------+---------+--------+-------+
[04/28 00:58:30    707s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[04/28 00:58:30    707s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[04/28 00:58:30    707s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[04/28 00:58:30    707s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[04/28 00:58:30    707s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[04/28 00:58:30    707s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[04/28 00:58:30    707s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[04/28 00:58:30    707s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[04/28 00:58:30    707s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[04/28 00:58:30    707s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[04/28 00:58:30    707s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[04/28 00:58:30    707s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[04/28 00:58:30    707s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[04/28 00:58:30    707s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[04/28 00:58:30    707s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[04/28 00:58:30    707s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[04/28 00:58:30    707s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[04/28 00:58:30    707s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[04/28 00:58:30    707s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[04/28 00:58:30    707s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[04/28 00:58:30    707s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[04/28 00:58:30    707s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[04/28 00:58:30    707s] (I)      +-----+----+---------+---------+--------+-------+
[04/28 00:58:30    707s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[04/28 00:58:30    707s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[04/28 00:58:30    707s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[04/28 00:58:30    707s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[04/28 00:58:30    707s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[04/28 00:58:30    707s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[04/28 00:58:30    707s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[04/28 00:58:30    707s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[04/28 00:58:30    707s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[04/28 00:58:30    707s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[04/28 00:58:30    707s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[04/28 00:58:30    707s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[04/28 00:58:30    707s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[04/28 00:58:30    707s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[04/28 00:58:30    707s] (I)      +-----+----+---------+---------+--------+-------+
[04/28 00:58:30    707s] (I)      Started Import and model ( Curr Mem: 2553.76 MB )
[04/28 00:58:30    707s] (I)      Default pattern map key = tpu_top_default.
[04/28 00:58:30    707s] (I)      == Non-default Options ==
[04/28 00:58:30    707s] (I)      Clean congestion better                            : true
[04/28 00:58:30    707s] (I)      Estimate vias on DPT layer                         : true
[04/28 00:58:30    707s] (I)      Clean congestion layer assignment rounds           : 3
[04/28 00:58:30    707s] (I)      Layer constraints as soft constraints              : true
[04/28 00:58:30    707s] (I)      Soft top layer                                     : true
[04/28 00:58:30    707s] (I)      Skip prospective layer relax nets                  : true
[04/28 00:58:30    707s] (I)      Better NDR handling                                : true
[04/28 00:58:30    707s] (I)      Improved NDR modeling in LA                        : true
[04/28 00:58:30    707s] (I)      Routing cost fix for NDR handling                  : true
[04/28 00:58:30    707s] (I)      Block tracks for preroutes                         : true
[04/28 00:58:30    707s] (I)      Assign IRoute by net group key                     : true
[04/28 00:58:30    707s] (I)      Block unroutable channels                          : true
[04/28 00:58:30    707s] (I)      Block unroutable channels 3D                       : true
[04/28 00:58:30    707s] (I)      Bound layer relaxed segment wl                     : true
[04/28 00:58:30    707s] (I)      Blocked pin reach length threshold                 : 2
[04/28 00:58:30    707s] (I)      Check blockage within NDR space in TA              : true
[04/28 00:58:30    707s] (I)      Skip must join for term with via pillar            : true
[04/28 00:58:30    707s] (I)      Model find APA for IO pin                          : true
[04/28 00:58:30    707s] (I)      On pin location for off pin term                   : true
[04/28 00:58:30    707s] (I)      Handle EOL spacing                                 : true
[04/28 00:58:30    707s] (I)      Merge PG vias by gap                               : true
[04/28 00:58:30    707s] (I)      Maximum routing layer                              : 11
[04/28 00:58:30    707s] (I)      Route selected nets only                           : true
[04/28 00:58:30    707s] (I)      Refine MST                                         : true
[04/28 00:58:30    707s] (I)      Honor PRL                                          : true
[04/28 00:58:30    707s] (I)      Strong congestion aware                            : true
[04/28 00:58:30    707s] (I)      Improved initial location for IRoutes              : true
[04/28 00:58:30    707s] (I)      Multi panel TA                                     : true
[04/28 00:58:30    707s] (I)      Penalize wire overlap                              : true
[04/28 00:58:30    707s] (I)      Expand small instance blockage                     : true
[04/28 00:58:30    707s] (I)      Reduce via in TA                                   : true
[04/28 00:58:30    707s] (I)      SS-aware routing                                   : true
[04/28 00:58:30    707s] (I)      Improve tree edge sharing                          : true
[04/28 00:58:30    707s] (I)      Improve 2D via estimation                          : true
[04/28 00:58:30    707s] (I)      Refine Steiner tree                                : true
[04/28 00:58:30    707s] (I)      Build spine tree                                   : true
[04/28 00:58:30    707s] (I)      Model pass through capacity                        : true
[04/28 00:58:30    707s] (I)      Extend blockages by a half GCell                   : true
[04/28 00:58:30    707s] (I)      Consider pin shapes                                : true
[04/28 00:58:30    707s] (I)      Consider pin shapes for all nodes                  : true
[04/28 00:58:30    707s] (I)      Consider NR APA                                    : true
[04/28 00:58:30    707s] (I)      Consider IO pin shape                              : true
[04/28 00:58:30    707s] (I)      Fix pin connection bug                             : true
[04/28 00:58:30    707s] (I)      Consider layer RC for local wires                  : true
[04/28 00:58:30    707s] (I)      Route to clock mesh pin                            : true
[04/28 00:58:30    707s] (I)      LA-aware pin escape length                         : 2
[04/28 00:58:30    707s] (I)      Connect multiple ports                             : true
[04/28 00:58:30    707s] (I)      Split for must join                                : true
[04/28 00:58:30    707s] (I)      Number of threads                                  : 1
[04/28 00:58:30    707s] (I)      Routing effort level                               : 10000
[04/28 00:58:30    707s] (I)      Prefer layer length threshold                      : 8
[04/28 00:58:30    707s] (I)      Overflow penalty cost                              : 10
[04/28 00:58:30    707s] (I)      A-star cost                                        : 0.300000
[04/28 00:58:30    707s] (I)      Misalignment cost                                  : 10.000000
[04/28 00:58:30    707s] (I)      Threshold for short IRoute                         : 6
[04/28 00:58:30    707s] (I)      Via cost during post routing                       : 1.000000
[04/28 00:58:30    707s] (I)      Layer congestion ratios                            : { { 1.0 } }
[04/28 00:58:30    707s] (I)      Source-to-sink ratio                               : 0.300000
[04/28 00:58:30    707s] (I)      Scenic ratio bound                                 : 3.000000
[04/28 00:58:30    707s] (I)      Segment layer relax scenic ratio                   : 1.250000
[04/28 00:58:30    707s] (I)      Source-sink aware LA ratio                         : 0.500000
[04/28 00:58:30    707s] (I)      PG-aware similar topology routing                  : true
[04/28 00:58:30    707s] (I)      Maze routing via cost fix                          : true
[04/28 00:58:30    707s] (I)      Apply PRL on PG terms                              : true
[04/28 00:58:30    707s] (I)      Apply PRL on obs objects                           : true
[04/28 00:58:30    707s] (I)      Handle range-type spacing rules                    : true
[04/28 00:58:30    707s] (I)      PG gap threshold multiplier                        : 10.000000
[04/28 00:58:30    707s] (I)      Parallel spacing query fix                         : true
[04/28 00:58:30    707s] (I)      Force source to root IR                            : true
[04/28 00:58:30    707s] (I)      Layer Weights                                      : L2:4 L3:2.5
[04/28 00:58:30    707s] (I)      Do not relax to DPT layer                          : true
[04/28 00:58:30    707s] (I)      No DPT in post routing                             : true
[04/28 00:58:30    707s] (I)      Modeling PG via merging fix                        : true
[04/28 00:58:30    707s] (I)      Shield aware TA                                    : true
[04/28 00:58:30    707s] (I)      Strong shield aware TA                             : true
[04/28 00:58:30    707s] (I)      Overflow calculation fix in LA                     : true
[04/28 00:58:30    707s] (I)      Post routing fix                                   : true
[04/28 00:58:30    707s] (I)      Strong post routing                                : true
[04/28 00:58:30    707s] (I)      NDR via pillar fix                                 : true
[04/28 00:58:30    707s] (I)      Violation on path threshold                        : 1
[04/28 00:58:30    707s] (I)      Pass through capacity modeling                     : true
[04/28 00:58:30    707s] (I)      Select the non-relaxed segments in post routing stage : true
[04/28 00:58:30    707s] (I)      Select term pin box for io pin                     : true
[04/28 00:58:30    707s] (I)      Penalize NDR sharing                               : true
[04/28 00:58:30    707s] (I)      Enable special modeling                            : false
[04/28 00:58:30    707s] (I)      Keep fixed segments                                : true
[04/28 00:58:30    707s] (I)      Reorder net groups by key                          : true
[04/28 00:58:30    707s] (I)      Increase net scenic ratio                          : true
[04/28 00:58:30    707s] (I)      Method to set GCell size                           : row
[04/28 00:58:30    707s] (I)      Connect multiple ports and must join fix           : true
[04/28 00:58:30    707s] (I)      Avoid high resistance layers                       : true
[04/28 00:58:30    707s] (I)      Model find APA for IO pin fix                      : true
[04/28 00:58:30    707s] (I)      Avoid connecting non-metal layers                  : true
[04/28 00:58:30    707s] (I)      Use track pitch for NDR                            : true
[04/28 00:58:30    707s] (I)      Enable layer relax to lower layer                  : true
[04/28 00:58:30    707s] (I)      Enable layer relax to upper layer                  : true
[04/28 00:58:30    707s] (I)      Top layer relaxation fix                           : true
[04/28 00:58:30    707s] (I)      Handle non-default track width                     : false
[04/28 00:58:30    707s] (I)      Counted 109417 PG shapes. We will not process PG shapes layer by layer.
[04/28 00:58:30    707s] (I)      Use row-based GCell size
[04/28 00:58:30    707s] (I)      Use row-based GCell align
[04/28 00:58:30    707s] (I)      layer 0 area = 80000
[04/28 00:58:30    707s] (I)      layer 1 area = 80000
[04/28 00:58:30    707s] (I)      layer 2 area = 80000
[04/28 00:58:30    707s] (I)      layer 3 area = 80000
[04/28 00:58:30    707s] (I)      layer 4 area = 80000
[04/28 00:58:30    707s] (I)      layer 5 area = 80000
[04/28 00:58:30    707s] (I)      layer 6 area = 80000
[04/28 00:58:30    707s] (I)      layer 7 area = 80000
[04/28 00:58:30    707s] (I)      layer 8 area = 80000
[04/28 00:58:30    707s] (I)      layer 9 area = 400000
[04/28 00:58:30    707s] (I)      layer 10 area = 400000
[04/28 00:58:30    707s] (I)      GCell unit size   : 3420
[04/28 00:58:30    707s] (I)      GCell multiplier  : 1
[04/28 00:58:30    707s] (I)      GCell row height  : 3420
[04/28 00:58:30    707s] (I)      Actual row height : 3420
[04/28 00:58:30    707s] (I)      GCell align ref   : 20000 20140
[04/28 00:58:30    707s] [NR-eGR] Track table information for default rule: 
[04/28 00:58:30    707s] [NR-eGR] Metal1 has single uniform track structure
[04/28 00:58:30    707s] [NR-eGR] Metal2 has single uniform track structure
[04/28 00:58:30    707s] [NR-eGR] Metal3 has single uniform track structure
[04/28 00:58:30    707s] [NR-eGR] Metal4 has single uniform track structure
[04/28 00:58:30    707s] [NR-eGR] Metal5 has single uniform track structure
[04/28 00:58:30    707s] [NR-eGR] Metal6 has single uniform track structure
[04/28 00:58:30    707s] [NR-eGR] Metal7 has single uniform track structure
[04/28 00:58:30    707s] [NR-eGR] Metal8 has single uniform track structure
[04/28 00:58:30    707s] [NR-eGR] Metal9 has single uniform track structure
[04/28 00:58:30    707s] [NR-eGR] Metal10 has single uniform track structure
[04/28 00:58:30    707s] [NR-eGR] Metal11 has single uniform track structure
[04/28 00:58:30    707s] (I)      ==================== Default via =====================
[04/28 00:58:30    707s] (I)      +----+------------------+----------------------------+
[04/28 00:58:30    707s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[04/28 00:58:30    707s] (I)      +----+------------------+----------------------------+
[04/28 00:58:30    707s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[04/28 00:58:30    707s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[04/28 00:58:30    707s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[04/28 00:58:30    707s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[04/28 00:58:30    707s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[04/28 00:58:30    707s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[04/28 00:58:30    707s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[04/28 00:58:30    707s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[04/28 00:58:30    707s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[04/28 00:58:30    707s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[04/28 00:58:30    707s] (I)      +----+------------------+----------------------------+
[04/28 00:58:30    707s] [NR-eGR] Read 6293 PG shapes
[04/28 00:58:30    707s] [NR-eGR] Read 0 clock shapes
[04/28 00:58:30    707s] [NR-eGR] Read 0 other shapes
[04/28 00:58:30    707s] [NR-eGR] #Routing Blockages  : 0
[04/28 00:58:30    707s] [NR-eGR] #Instance Blockages : 0
[04/28 00:58:30    707s] [NR-eGR] #PG Blockages       : 6293
[04/28 00:58:30    707s] [NR-eGR] #Halo Blockages     : 0
[04/28 00:58:30    707s] [NR-eGR] #Boundary Blockages : 0
[04/28 00:58:30    707s] [NR-eGR] #Clock Blockages    : 0
[04/28 00:58:30    707s] [NR-eGR] #Other Blockages    : 0
[04/28 00:58:30    707s] (I)      Design has 0 blackboxes considered as all layer blockages.
[04/28 00:58:31    707s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/28 00:58:31    707s] [NR-eGR] Read 29588 nets ( ignored 29587 )
[04/28 00:58:31    707s] [NR-eGR] Connected 0 must-join pins/ports
[04/28 00:58:31    707s] (I)      early_global_route_priority property id does not exist.
[04/28 00:58:31    707s] (I)      Read Num Blocks=113518  Num Prerouted Wires=0  Num CS=0
[04/28 00:58:31    707s] (I)      Layer 1 (V) : #blockages 12052 : #preroutes 0
[04/28 00:58:31    707s] (I)      Layer 2 (H) : #blockages 13248 : #preroutes 0
[04/28 00:58:31    707s] (I)      Layer 3 (V) : #blockages 12052 : #preroutes 0
[04/28 00:58:31    707s] (I)      Layer 4 (H) : #blockages 13248 : #preroutes 0
[04/28 00:58:31    707s] (I)      Layer 5 (V) : #blockages 12052 : #preroutes 0
[04/28 00:58:31    707s] (I)      Layer 6 (H) : #blockages 13248 : #preroutes 0
[04/28 00:58:31    707s] (I)      Layer 7 (V) : #blockages 12052 : #preroutes 0
[04/28 00:58:31    707s] (I)      Layer 8 (H) : #blockages 25024 : #preroutes 0
[04/28 00:58:31    707s] (I)      Layer 9 (V) : #blockages 524 : #preroutes 0
[04/28 00:58:31    707s] (I)      Layer 10 (H) : #blockages 18 : #preroutes 0
[04/28 00:58:31    708s] (I)      Moved 1 terms for better access 
[04/28 00:58:31    708s] (I)      Number of ignored nets                =      0
[04/28 00:58:31    708s] (I)      Number of connected nets              =      0
[04/28 00:58:31    708s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[04/28 00:58:31    708s] (I)      Number of clock nets                  =      1.  Ignored: No
[04/28 00:58:31    708s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[04/28 00:58:31    708s] (I)      Number of special nets                =      0.  Ignored: Yes
[04/28 00:58:31    708s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[04/28 00:58:31    708s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[04/28 00:58:31    708s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[04/28 00:58:31    708s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[04/28 00:58:31    708s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/28 00:58:31    708s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/28 00:58:31    708s] (I)      Ndr track 0 does not exist
[04/28 00:58:31    708s] (I)      ---------------------Grid Graph Info--------------------
[04/28 00:58:31    708s] (I)      Routing area        : (0, 0) - (672800, 666140)
[04/28 00:58:31    708s] (I)      Core area           : (20000, 20140) - (652800, 646000)
[04/28 00:58:31    708s] (I)      Site width          :   400  (dbu)
[04/28 00:58:31    708s] (I)      Row height          :  3420  (dbu)
[04/28 00:58:31    708s] (I)      GCell row height    :  3420  (dbu)
[04/28 00:58:31    708s] (I)      GCell width         :  3420  (dbu)
[04/28 00:58:31    708s] (I)      GCell height        :  3420  (dbu)
[04/28 00:58:31    708s] (I)      Grid                :   196   194    11
[04/28 00:58:31    708s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[04/28 00:58:31    708s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[04/28 00:58:31    708s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[04/28 00:58:31    708s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[04/28 00:58:31    708s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[04/28 00:58:31    708s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[04/28 00:58:31    708s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[04/28 00:58:31    708s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200  1330
[04/28 00:58:31    708s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[04/28 00:58:31    708s] (I)      Total num of tracks :  1753  1682  1753  1682  1753  1682  1753  1682  1753   672   700
[04/28 00:58:31    708s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[04/28 00:58:31    708s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[04/28 00:58:31    708s] (I)      --------------------------------------------------------
[04/28 00:58:31    708s] 
[04/28 00:58:31    708s] [NR-eGR] ============ Routing rule table ============
[04/28 00:58:31    708s] [NR-eGR] Rule id: 0  Nets: 1
[04/28 00:58:31    708s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[04/28 00:58:31    708s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[04/28 00:58:31    708s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[04/28 00:58:31    708s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[04/28 00:58:31    708s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[04/28 00:58:31    708s] [NR-eGR] ========================================
[04/28 00:58:31    708s] [NR-eGR] 
[04/28 00:58:31    708s] (I)      =============== Blocked Tracks ===============
[04/28 00:58:31    708s] (I)      +-------+---------+----------+---------------+
[04/28 00:58:31    708s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[04/28 00:58:31    708s] (I)      +-------+---------+----------+---------------+
[04/28 00:58:31    708s] (I)      |     1 |       0 |        0 |         0.00% |
[04/28 00:58:31    708s] (I)      |     2 |  326308 |    73784 |        22.61% |
[04/28 00:58:31    708s] (I)      |     3 |  343588 |    30360 |         8.84% |
[04/28 00:58:31    708s] (I)      |     4 |  326308 |    73784 |        22.61% |
[04/28 00:58:31    708s] (I)      |     5 |  343588 |    30360 |         8.84% |
[04/28 00:58:31    708s] (I)      |     6 |  326308 |    73784 |        22.61% |
[04/28 00:58:31    708s] (I)      |     7 |  343588 |    30360 |         8.84% |
[04/28 00:58:31    708s] (I)      |     8 |  326308 |    73784 |        22.61% |
[04/28 00:58:31    708s] (I)      |     9 |  343588 |    31280 |         9.10% |
[04/28 00:58:31    708s] (I)      |    10 |  130368 |    37453 |        28.73% |
[04/28 00:58:31    708s] (I)      |    11 |  137200 |     1880 |         1.37% |
[04/28 00:58:31    708s] (I)      +-------+---------+----------+---------------+
[04/28 00:58:31    708s] (I)      Finished Import and model ( CPU: 0.24 sec, Real: 0.24 sec, Curr Mem: 2566.64 MB )
[04/28 00:58:31    708s] (I)      Reset routing kernel
[04/28 00:58:31    708s] (I)      Started Global Routing ( Curr Mem: 2566.64 MB )
[04/28 00:58:31    708s] (I)      totalPins=2842  totalGlobalPin=2842 (100.00%)
[04/28 00:58:31    708s] (I)      total 2D Cap : 2758310 = (1454787 H, 1303523 V)
[04/28 00:58:31    708s] (I)      
[04/28 00:58:31    708s] (I)      ============  Phase 1a Route ============
[04/28 00:58:31    708s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [2, 11]
[04/28 00:58:31    708s] (I)      Usage: 5826 = (2937 H, 2889 V) = (0.20% H, 0.22% V) = (5.022e+03um H, 4.940e+03um V)
[04/28 00:58:31    708s] (I)      
[04/28 00:58:31    708s] (I)      ============  Phase 1b Route ============
[04/28 00:58:31    708s] (I)      Usage: 5826 = (2937 H, 2889 V) = (0.20% H, 0.22% V) = (5.022e+03um H, 4.940e+03um V)
[04/28 00:58:31    708s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.962460e+03um
[04/28 00:58:31    708s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[04/28 00:58:31    708s] (I)      Congestion threshold : each 60.00, sum 90.00
[04/28 00:58:31    708s] (I)      
[04/28 00:58:31    708s] (I)      ============  Phase 1c Route ============
[04/28 00:58:31    708s] (I)      Usage: 5826 = (2937 H, 2889 V) = (0.20% H, 0.22% V) = (5.022e+03um H, 4.940e+03um V)
[04/28 00:58:31    708s] (I)      
[04/28 00:58:31    708s] (I)      ============  Phase 1d Route ============
[04/28 00:58:31    708s] (I)      Usage: 5826 = (2937 H, 2889 V) = (0.20% H, 0.22% V) = (5.022e+03um H, 4.940e+03um V)
[04/28 00:58:31    708s] (I)      
[04/28 00:58:31    708s] (I)      ============  Phase 1e Route ============
[04/28 00:58:31    708s] (I)      Usage: 5826 = (2937 H, 2889 V) = (0.20% H, 0.22% V) = (5.022e+03um H, 4.940e+03um V)
[04/28 00:58:31    708s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.962460e+03um
[04/28 00:58:31    708s] (I)      
[04/28 00:58:31    708s] (I)      ============  Phase 1f Route ============
[04/28 00:58:31    708s] (I)      Usage: 5826 = (2937 H, 2889 V) = (0.20% H, 0.22% V) = (5.022e+03um H, 4.940e+03um V)
[04/28 00:58:31    708s] (I)      
[04/28 00:58:31    708s] (I)      ============  Phase 1g Route ============
[04/28 00:58:31    708s] (I)      Usage: 5807 = (2930 H, 2877 V) = (0.20% H, 0.22% V) = (5.010e+03um H, 4.920e+03um V)
[04/28 00:58:31    708s] (I)      
[04/28 00:58:31    708s] (I)      ============  Phase 1h Route ============
[04/28 00:58:31    708s] (I)      Usage: 5806 = (2930 H, 2876 V) = (0.20% H, 0.22% V) = (5.010e+03um H, 4.918e+03um V)
[04/28 00:58:31    708s] (I)      
[04/28 00:58:31    708s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/28 00:58:31    708s] [NR-eGR]                        OverCon            
[04/28 00:58:31    708s] [NR-eGR]                         #Gcell     %Gcell
[04/28 00:58:31    708s] [NR-eGR]        Layer             (1-0)    OverCon
[04/28 00:58:31    708s] [NR-eGR] ----------------------------------------------
[04/28 00:58:31    708s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[04/28 00:58:31    708s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[04/28 00:58:31    708s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[04/28 00:58:31    708s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[04/28 00:58:31    708s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[04/28 00:58:31    708s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[04/28 00:58:31    708s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[04/28 00:58:31    708s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[04/28 00:58:31    708s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[04/28 00:58:31    708s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[04/28 00:58:31    708s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[04/28 00:58:31    708s] [NR-eGR] ----------------------------------------------
[04/28 00:58:31    708s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[04/28 00:58:31    708s] [NR-eGR] 
[04/28 00:58:31    708s] (I)      Finished Global Routing ( CPU: 0.44 sec, Real: 0.46 sec, Curr Mem: 2574.64 MB )
[04/28 00:58:31    708s] (I)      total 2D Cap : 2793952 = (1469589 H, 1324363 V)
[04/28 00:58:31    708s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[04/28 00:58:31    708s] (I)      ============= Track Assignment ============
[04/28 00:58:31    708s] (I)      Started Track Assignment (1T) ( Curr Mem: 2574.64 MB )
[04/28 00:58:31    708s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[04/28 00:58:31    708s] (I)      Run Multi-thread track assignment
[04/28 00:58:31    708s] (I)      Finished Track Assignment (1T) ( CPU: 0.05 sec, Real: 0.04 sec, Curr Mem: 2574.64 MB )
[04/28 00:58:31    708s] (I)      Started Export ( Curr Mem: 2574.64 MB )
[04/28 00:58:31    708s] [NR-eGR]                  Length (um)    Vias 
[04/28 00:58:31    708s] [NR-eGR] -------------------------------------
[04/28 00:58:31    708s] [NR-eGR]  Metal1   (1H)             0   90840 
[04/28 00:58:31    708s] [NR-eGR]  Metal2   (2V)        129211  130796 
[04/28 00:58:31    708s] [NR-eGR]  Metal3   (3H)        167902   11482 
[04/28 00:58:31    708s] [NR-eGR]  Metal4   (4V)         87616    4121 
[04/28 00:58:31    708s] [NR-eGR]  Metal5   (5H)         45170     509 
[04/28 00:58:31    708s] [NR-eGR]  Metal6   (6V)          6357     321 
[04/28 00:58:31    708s] [NR-eGR]  Metal7   (7H)          4889      21 
[04/28 00:58:31    708s] [NR-eGR]  Metal8   (8V)            13      18 
[04/28 00:58:31    708s] [NR-eGR]  Metal9   (9H)           139       2 
[04/28 00:58:31    708s] [NR-eGR]  Metal10  (10V)            1       0 
[04/28 00:58:31    708s] [NR-eGR]  Metal11  (11H)            0       0 
[04/28 00:58:31    708s] [NR-eGR] -------------------------------------
[04/28 00:58:31    708s] [NR-eGR]           Total       441299  238110 
[04/28 00:58:31    708s] [NR-eGR] --------------------------------------------------------------------------
[04/28 00:58:31    708s] [NR-eGR] Total half perimeter of net bounding box: 375422um
[04/28 00:58:31    708s] [NR-eGR] Total length: 441299um, number of vias: 238110
[04/28 00:58:31    708s] [NR-eGR] --------------------------------------------------------------------------
[04/28 00:58:31    708s] [NR-eGR] Total eGR-routed clock nets wire length: 10452um, number of vias: 7199
[04/28 00:58:31    708s] [NR-eGR] --------------------------------------------------------------------------
[04/28 00:58:31    708s] [NR-eGR] Report for selected net(s) only.
[04/28 00:58:31    708s] [NR-eGR]                  Length (um)  Vias 
[04/28 00:58:31    708s] [NR-eGR] -----------------------------------
[04/28 00:58:31    708s] [NR-eGR]  Metal1   (1H)             0  2841 
[04/28 00:58:31    708s] [NR-eGR]  Metal2   (2V)          4935  4278 
[04/28 00:58:31    708s] [NR-eGR]  Metal3   (3H)          5273    80 
[04/28 00:58:31    708s] [NR-eGR]  Metal4   (4V)           245     0 
[04/28 00:58:31    708s] [NR-eGR]  Metal5   (5H)             0     0 
[04/28 00:58:31    708s] [NR-eGR]  Metal6   (6V)             0     0 
[04/28 00:58:31    708s] [NR-eGR]  Metal7   (7H)             0     0 
[04/28 00:58:31    708s] [NR-eGR]  Metal8   (8V)             0     0 
[04/28 00:58:31    708s] [NR-eGR]  Metal9   (9H)             0     0 
[04/28 00:58:31    708s] [NR-eGR]  Metal10  (10V)            0     0 
[04/28 00:58:31    708s] [NR-eGR]  Metal11  (11H)            0     0 
[04/28 00:58:31    708s] [NR-eGR] -----------------------------------
[04/28 00:58:31    708s] [NR-eGR]           Total        10452  7199 
[04/28 00:58:31    708s] [NR-eGR] --------------------------------------------------------------------------
[04/28 00:58:31    708s] [NR-eGR] Total half perimeter of net bounding box: 633um
[04/28 00:58:31    708s] [NR-eGR] Total length: 10452um, number of vias: 7199
[04/28 00:58:31    708s] [NR-eGR] --------------------------------------------------------------------------
[04/28 00:58:31    708s] [NR-eGR] Total routed clock nets wire length: 10452um, number of vias: 7199
[04/28 00:58:31    708s] [NR-eGR] --------------------------------------------------------------------------
[04/28 00:58:31    708s] (I)      Finished Export ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 2574.64 MB )
[04/28 00:58:31    708s] Saved RC grid cleaned up.
[04/28 00:58:31    708s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.86 sec, Real: 0.88 sec, Curr Mem: 2562.64 MB )
[04/28 00:58:31    708s] (I)      ===================================== Runtime Summary ======================================
[04/28 00:58:31    708s] (I)       Step                                         %       Start      Finish      Real       CPU 
[04/28 00:58:31    708s] (I)      --------------------------------------------------------------------------------------------
[04/28 00:58:31    708s] (I)       Early Global Route kernel              100.00%  654.28 sec  655.15 sec  0.88 sec  0.86 sec 
[04/28 00:58:31    708s] (I)       +-Import and model                      27.58%  654.28 sec  654.52 sec  0.24 sec  0.24 sec 
[04/28 00:58:31    708s] (I)       | +-Create place DB                      9.30%  654.28 sec  654.36 sec  0.08 sec  0.09 sec 
[04/28 00:58:31    708s] (I)       | | +-Import place data                  9.28%  654.28 sec  654.36 sec  0.08 sec  0.09 sec 
[04/28 00:58:31    708s] (I)       | | | +-Read instances and placement     2.34%  654.28 sec  654.30 sec  0.02 sec  0.03 sec 
[04/28 00:58:31    708s] (I)       | | | +-Read nets                        6.89%  654.30 sec  654.36 sec  0.06 sec  0.06 sec 
[04/28 00:58:31    708s] (I)       | +-Create route DB                     17.03%  654.36 sec  654.51 sec  0.15 sec  0.14 sec 
[04/28 00:58:31    708s] (I)       | | +-Import route data (1T)            16.90%  654.36 sec  654.51 sec  0.15 sec  0.14 sec 
[04/28 00:58:31    708s] (I)       | | | +-Read blockages ( Layer 2-11 )    6.12%  654.38 sec  654.43 sec  0.05 sec  0.05 sec 
[04/28 00:58:31    708s] (I)       | | | | +-Read routing blockages         0.00%  654.38 sec  654.38 sec  0.00 sec  0.00 sec 
[04/28 00:58:31    708s] (I)       | | | | +-Read instance blockages        0.46%  654.38 sec  654.38 sec  0.00 sec  0.01 sec 
[04/28 00:58:31    708s] (I)       | | | | +-Read PG blockages              5.15%  654.38 sec  654.43 sec  0.05 sec  0.04 sec 
[04/28 00:58:31    708s] (I)       | | | | +-Read clock blockages           0.04%  654.43 sec  654.43 sec  0.00 sec  0.00 sec 
[04/28 00:58:31    708s] (I)       | | | | +-Read other blockages           0.05%  654.43 sec  654.43 sec  0.00 sec  0.00 sec 
[04/28 00:58:31    708s] (I)       | | | | +-Read halo blockages            0.06%  654.43 sec  654.43 sec  0.00 sec  0.00 sec 
[04/28 00:58:31    708s] (I)       | | | | +-Read boundary cut boxes        0.00%  654.43 sec  654.43 sec  0.00 sec  0.00 sec 
[04/28 00:58:31    708s] (I)       | | | +-Read blackboxes                  0.00%  654.43 sec  654.43 sec  0.00 sec  0.00 sec 
[04/28 00:58:31    708s] (I)       | | | +-Read prerouted                   1.64%  654.43 sec  654.45 sec  0.01 sec  0.01 sec 
[04/28 00:58:31    708s] (I)       | | | +-Read unlegalized nets            0.66%  654.45 sec  654.45 sec  0.01 sec  0.01 sec 
[04/28 00:58:31    708s] (I)       | | | +-Read nets                        0.04%  654.45 sec  654.45 sec  0.00 sec  0.00 sec 
[04/28 00:58:31    708s] (I)       | | | +-Set up via pillars               0.00%  654.45 sec  654.45 sec  0.00 sec  0.00 sec 
[04/28 00:58:31    708s] (I)       | | | +-Initialize 3D grid graph         0.28%  654.45 sec  654.46 sec  0.00 sec  0.00 sec 
[04/28 00:58:31    708s] (I)       | | | +-Model blockage capacity          6.15%  654.46 sec  654.51 sec  0.05 sec  0.06 sec 
[04/28 00:58:31    708s] (I)       | | | | +-Initialize 3D capacity         5.86%  654.46 sec  654.51 sec  0.05 sec  0.05 sec 
[04/28 00:58:31    708s] (I)       | | | +-Move terms for access (1T)       0.28%  654.51 sec  654.51 sec  0.00 sec  0.00 sec 
[04/28 00:58:31    708s] (I)       | +-Read aux data                        0.00%  654.51 sec  654.51 sec  0.00 sec  0.00 sec 
[04/28 00:58:31    708s] (I)       | +-Others data preparation              0.02%  654.51 sec  654.51 sec  0.00 sec  0.00 sec 
[04/28 00:58:31    708s] (I)       | +-Create route kernel                  0.83%  654.51 sec  654.52 sec  0.01 sec  0.01 sec 
[04/28 00:58:31    708s] (I)       +-Global Routing                        52.00%  654.52 sec  654.98 sec  0.46 sec  0.44 sec 
[04/28 00:58:31    708s] (I)       | +-Initialization                       0.05%  654.52 sec  654.52 sec  0.00 sec  0.00 sec 
[04/28 00:58:31    708s] (I)       | +-Net group 1                         50.16%  654.52 sec  654.96 sec  0.44 sec  0.43 sec 
[04/28 00:58:31    708s] (I)       | | +-Generate topology                 46.20%  654.52 sec  654.93 sec  0.40 sec  0.40 sec 
[04/28 00:58:31    708s] (I)       | | +-Phase 1a                           0.22%  654.94 sec  654.94 sec  0.00 sec  0.00 sec 
[04/28 00:58:31    708s] (I)       | | | +-Pattern routing (1T)             0.08%  654.94 sec  654.94 sec  0.00 sec  0.00 sec 
[04/28 00:58:31    708s] (I)       | | | +-Add via demand to 2D             0.03%  654.94 sec  654.94 sec  0.00 sec  0.00 sec 
[04/28 00:58:31    708s] (I)       | | +-Phase 1b                           0.10%  654.94 sec  654.94 sec  0.00 sec  0.00 sec 
[04/28 00:58:31    708s] (I)       | | +-Phase 1c                           0.00%  654.94 sec  654.94 sec  0.00 sec  0.00 sec 
[04/28 00:58:31    708s] (I)       | | +-Phase 1d                           0.00%  654.94 sec  654.94 sec  0.00 sec  0.00 sec 
[04/28 00:58:31    708s] (I)       | | +-Phase 1e                           0.02%  654.94 sec  654.94 sec  0.00 sec  0.00 sec 
[04/28 00:58:31    708s] (I)       | | | +-Route legalization               0.00%  654.94 sec  654.94 sec  0.00 sec  0.00 sec 
[04/28 00:58:31    708s] (I)       | | +-Phase 1f                           0.00%  654.94 sec  654.94 sec  0.00 sec  0.00 sec 
[04/28 00:58:31    708s] (I)       | | +-Phase 1g                           0.46%  654.94 sec  654.94 sec  0.00 sec  0.00 sec 
[04/28 00:58:31    708s] (I)       | | | +-Post Routing                     0.44%  654.94 sec  654.94 sec  0.00 sec  0.00 sec 
[04/28 00:58:31    708s] (I)       | | +-Phase 1h                           0.49%  654.94 sec  654.95 sec  0.00 sec  0.01 sec 
[04/28 00:58:31    708s] (I)       | | | +-Post Routing                     0.48%  654.94 sec  654.95 sec  0.00 sec  0.01 sec 
[04/28 00:58:31    708s] (I)       | | +-Layer assignment (1T)              1.32%  654.95 sec  654.96 sec  0.01 sec  0.01 sec 
[04/28 00:58:31    708s] (I)       +-Export 3D cong map                     1.02%  654.98 sec  654.99 sec  0.01 sec  0.01 sec 
[04/28 00:58:31    708s] (I)       | +-Export 2D cong map                   0.08%  654.99 sec  654.99 sec  0.00 sec  0.00 sec 
[04/28 00:58:31    708s] (I)       +-Extract Global 3D Wires                0.01%  654.99 sec  654.99 sec  0.00 sec  0.00 sec 
[04/28 00:58:31    708s] (I)       +-Track Assignment (1T)                  4.89%  654.99 sec  655.03 sec  0.04 sec  0.05 sec 
[04/28 00:58:31    708s] (I)       | +-Initialization                       0.00%  654.99 sec  654.99 sec  0.00 sec  0.00 sec 
[04/28 00:58:31    708s] (I)       | +-Track Assignment Kernel              4.84%  654.99 sec  655.03 sec  0.04 sec  0.05 sec 
[04/28 00:58:31    708s] (I)       | +-Free Memory                          0.00%  655.03 sec  655.03 sec  0.00 sec  0.00 sec 
[04/28 00:58:31    708s] (I)       +-Export                                12.82%  655.03 sec  655.14 sec  0.11 sec  0.11 sec 
[04/28 00:58:31    708s] (I)       | +-Export DB wires                      0.46%  655.03 sec  655.04 sec  0.00 sec  0.00 sec 
[04/28 00:58:31    708s] (I)       | | +-Export all nets                    0.36%  655.03 sec  655.04 sec  0.00 sec  0.00 sec 
[04/28 00:58:31    708s] (I)       | | +-Set wire vias                      0.04%  655.04 sec  655.04 sec  0.00 sec  0.00 sec 
[04/28 00:58:31    708s] (I)       | +-Report wirelength                    5.45%  655.04 sec  655.08 sec  0.05 sec  0.05 sec 
[04/28 00:58:31    708s] (I)       | +-Update net boxes                     6.83%  655.08 sec  655.14 sec  0.06 sec  0.06 sec 
[04/28 00:58:31    708s] (I)       | +-Update timing                        0.00%  655.14 sec  655.14 sec  0.00 sec  0.00 sec 
[04/28 00:58:31    708s] (I)       +-Postprocess design                     1.01%  655.14 sec  655.15 sec  0.01 sec  0.00 sec 
[04/28 00:58:31    708s] (I)      ===================== Summary by functions =====================
[04/28 00:58:31    708s] (I)       Lv  Step                                 %      Real       CPU 
[04/28 00:58:31    708s] (I)      ----------------------------------------------------------------
[04/28 00:58:31    708s] (I)        0  Early Global Route kernel      100.00%  0.88 sec  0.86 sec 
[04/28 00:58:31    708s] (I)        1  Global Routing                  52.00%  0.46 sec  0.44 sec 
[04/28 00:58:31    708s] (I)        1  Import and model                27.58%  0.24 sec  0.24 sec 
[04/28 00:58:31    708s] (I)        1  Export                          12.82%  0.11 sec  0.11 sec 
[04/28 00:58:31    708s] (I)        1  Track Assignment (1T)            4.89%  0.04 sec  0.05 sec 
[04/28 00:58:31    708s] (I)        1  Export 3D cong map               1.02%  0.01 sec  0.01 sec 
[04/28 00:58:31    708s] (I)        1  Postprocess design               1.01%  0.01 sec  0.00 sec 
[04/28 00:58:31    708s] (I)        1  Extract Global 3D Wires          0.01%  0.00 sec  0.00 sec 
[04/28 00:58:31    708s] (I)        2  Net group 1                     50.16%  0.44 sec  0.43 sec 
[04/28 00:58:31    708s] (I)        2  Create route DB                 17.03%  0.15 sec  0.14 sec 
[04/28 00:58:31    708s] (I)        2  Create place DB                  9.30%  0.08 sec  0.09 sec 
[04/28 00:58:31    708s] (I)        2  Update net boxes                 6.83%  0.06 sec  0.06 sec 
[04/28 00:58:31    708s] (I)        2  Report wirelength                5.45%  0.05 sec  0.05 sec 
[04/28 00:58:31    708s] (I)        2  Track Assignment Kernel          4.84%  0.04 sec  0.05 sec 
[04/28 00:58:31    708s] (I)        2  Create route kernel              0.83%  0.01 sec  0.01 sec 
[04/28 00:58:31    708s] (I)        2  Export DB wires                  0.46%  0.00 sec  0.00 sec 
[04/28 00:58:31    708s] (I)        2  Export 2D cong map               0.08%  0.00 sec  0.00 sec 
[04/28 00:58:31    708s] (I)        2  Initialization                   0.06%  0.00 sec  0.00 sec 
[04/28 00:58:31    708s] (I)        2  Others data preparation          0.02%  0.00 sec  0.00 sec 
[04/28 00:58:31    708s] (I)        2  Update timing                    0.00%  0.00 sec  0.00 sec 
[04/28 00:58:31    708s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[04/28 00:58:31    708s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[04/28 00:58:31    708s] (I)        3  Generate topology               46.20%  0.40 sec  0.40 sec 
[04/28 00:58:31    708s] (I)        3  Import route data (1T)          16.90%  0.15 sec  0.14 sec 
[04/28 00:58:31    708s] (I)        3  Import place data                9.28%  0.08 sec  0.09 sec 
[04/28 00:58:31    708s] (I)        3  Layer assignment (1T)            1.32%  0.01 sec  0.01 sec 
[04/28 00:58:31    708s] (I)        3  Phase 1h                         0.49%  0.00 sec  0.01 sec 
[04/28 00:58:31    708s] (I)        3  Phase 1g                         0.46%  0.00 sec  0.00 sec 
[04/28 00:58:31    708s] (I)        3  Export all nets                  0.36%  0.00 sec  0.00 sec 
[04/28 00:58:31    708s] (I)        3  Phase 1a                         0.22%  0.00 sec  0.00 sec 
[04/28 00:58:31    708s] (I)        3  Phase 1b                         0.10%  0.00 sec  0.00 sec 
[04/28 00:58:31    708s] (I)        3  Set wire vias                    0.04%  0.00 sec  0.00 sec 
[04/28 00:58:31    708s] (I)        3  Phase 1e                         0.02%  0.00 sec  0.00 sec 
[04/28 00:58:31    708s] (I)        3  Phase 1c                         0.00%  0.00 sec  0.00 sec 
[04/28 00:58:31    708s] (I)        3  Phase 1f                         0.00%  0.00 sec  0.00 sec 
[04/28 00:58:31    708s] (I)        3  Phase 1d                         0.00%  0.00 sec  0.00 sec 
[04/28 00:58:31    708s] (I)        4  Read nets                        6.93%  0.06 sec  0.06 sec 
[04/28 00:58:31    708s] (I)        4  Model blockage capacity          6.15%  0.05 sec  0.06 sec 
[04/28 00:58:31    708s] (I)        4  Read blockages ( Layer 2-11 )    6.12%  0.05 sec  0.05 sec 
[04/28 00:58:31    708s] (I)        4  Read instances and placement     2.34%  0.02 sec  0.03 sec 
[04/28 00:58:31    708s] (I)        4  Read prerouted                   1.64%  0.01 sec  0.01 sec 
[04/28 00:58:31    708s] (I)        4  Post Routing                     0.92%  0.01 sec  0.01 sec 
[04/28 00:58:31    708s] (I)        4  Read unlegalized nets            0.66%  0.01 sec  0.01 sec 
[04/28 00:58:31    708s] (I)        4  Move terms for access (1T)       0.28%  0.00 sec  0.00 sec 
[04/28 00:58:31    708s] (I)        4  Initialize 3D grid graph         0.28%  0.00 sec  0.00 sec 
[04/28 00:58:31    708s] (I)        4  Pattern routing (1T)             0.08%  0.00 sec  0.00 sec 
[04/28 00:58:31    708s] (I)        4  Add via demand to 2D             0.03%  0.00 sec  0.00 sec 
[04/28 00:58:31    708s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[04/28 00:58:31    708s] (I)        4  Set up via pillars               0.00%  0.00 sec  0.00 sec 
[04/28 00:58:31    708s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[04/28 00:58:31    708s] (I)        5  Initialize 3D capacity           5.86%  0.05 sec  0.05 sec 
[04/28 00:58:31    708s] (I)        5  Read PG blockages                5.15%  0.05 sec  0.04 sec 
[04/28 00:58:31    708s] (I)        5  Read instance blockages          0.46%  0.00 sec  0.01 sec 
[04/28 00:58:31    708s] (I)        5  Read halo blockages              0.06%  0.00 sec  0.00 sec 
[04/28 00:58:31    708s] (I)        5  Read other blockages             0.05%  0.00 sec  0.00 sec 
[04/28 00:58:31    708s] (I)        5  Read clock blockages             0.04%  0.00 sec  0.00 sec 
[04/28 00:58:31    708s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[04/28 00:58:31    708s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[04/28 00:58:31    708s]         Early Global Route - eGR only step done. (took cpu=0:00:00.9 real=0:00:00.9)
[04/28 00:58:31    708s]       Routing using eGR only done.
[04/28 00:58:31    708s] Net route status summary:
[04/28 00:58:31    708s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[04/28 00:58:31    708s]   Non-clock: 29608 (unrouted=21, trialRouted=29210, noStatus=377, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=21, (crossesIlmBoundary AND tooFewTerms=0)])
[04/28 00:58:31    708s] 
[04/28 00:58:31    708s] CCOPT: Done with clock implementation routing.
[04/28 00:58:31    708s] 
[04/28 00:58:31    708s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:01.0 real=0:00:01.0)
[04/28 00:58:31    708s]     Clock implementation routing done.
[04/28 00:58:31    708s]     Leaving CCOpt scope - extractRC...
[04/28 00:58:31    708s]     Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
[04/28 00:58:31    708s] Extraction called for design 'tpu_top' of instances=25456 and nets=29609 using extraction engine 'pre_route' .
[04/28 00:58:31    708s] pre_route RC Extraction called for design tpu_top.
[04/28 00:58:31    708s] RC Extraction called in multi-corner(1) mode.
[04/28 00:58:31    708s] RCMode: PreRoute
[04/28 00:58:31    708s]       RC Corner Indexes            0   
[04/28 00:58:31    708s] Capacitance Scaling Factor   : 1.00000 
[04/28 00:58:31    708s] Resistance Scaling Factor    : 1.00000 
[04/28 00:58:31    708s] Clock Cap. Scaling Factor    : 1.00000 
[04/28 00:58:31    708s] Clock Res. Scaling Factor    : 1.00000 
[04/28 00:58:31    708s] Shrink Factor                : 0.90000
[04/28 00:58:31    708s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/28 00:58:31    708s] Using capacitance table file ...
[04/28 00:58:31    708s] 
[04/28 00:58:31    708s] Trim Metal Layers:
[04/28 00:58:31    708s] LayerId::1 widthSet size::4
[04/28 00:58:31    708s] LayerId::2 widthSet size::4
[04/28 00:58:31    708s] LayerId::3 widthSet size::4
[04/28 00:58:31    708s] LayerId::4 widthSet size::4
[04/28 00:58:31    708s] LayerId::5 widthSet size::4
[04/28 00:58:31    708s] LayerId::6 widthSet size::4
[04/28 00:58:31    708s] LayerId::7 widthSet size::5
[04/28 00:58:31    708s] LayerId::8 widthSet size::5
[04/28 00:58:31    708s] LayerId::9 widthSet size::5
[04/28 00:58:31    708s] LayerId::10 widthSet size::4
[04/28 00:58:31    708s] LayerId::11 widthSet size::3
[04/28 00:58:31    708s] eee: pegSigSF::1.070000
[04/28 00:58:31    708s] Updating RC grid for preRoute extraction ...
[04/28 00:58:31    708s] Initializing multi-corner capacitance tables ... 
[04/28 00:58:32    709s] Initializing multi-corner resistance tables ...
[04/28 00:58:32    709s] Creating RPSQ from WeeR and WRes ...
[04/28 00:58:32    709s] eee: l::1 avDens::0.101212 usedTrk::3461.444063 availTrk::34200.000000 sigTrk::3461.444063
[04/28 00:58:32    709s] eee: l::2 avDens::0.229149 usedTrk::7601.801918 availTrk::33174.000000 sigTrk::7601.801918
[04/28 00:58:32    709s] eee: l::3 avDens::0.280088 usedTrk::9906.707278 availTrk::35370.000000 sigTrk::9906.707278
[04/28 00:58:32    709s] eee: l::4 avDens::0.153726 usedTrk::5191.697324 availTrk::33772.500000 sigTrk::5191.697324
[04/28 00:58:32    709s] eee: l::5 avDens::0.091906 usedTrk::2655.161320 availTrk::28890.000000 sigTrk::2655.161320
[04/28 00:58:32    709s] eee: l::6 avDens::0.023502 usedTrk::371.749710 availTrk::15817.500000 sigTrk::371.749710
[04/28 00:58:32    709s] eee: l::7 avDens::0.046044 usedTrk::285.930994 availTrk::6210.000000 sigTrk::285.930994
[04/28 00:58:32    709s] eee: l::8 avDens::0.001524 usedTrk::0.781579 availTrk::513.000000 sigTrk::0.781579
[04/28 00:58:32    709s] eee: l::9 avDens::0.012884 usedTrk::8.116959 availTrk::630.000000 sigTrk::8.116959
[04/28 00:58:32    709s] eee: l::10 avDens::0.182734 usedTrk::2499.794884 availTrk::13680.000000 sigTrk::2499.794884
[04/28 00:58:32    709s] eee: l::11 avDens::0.052558 usedTrk::113.525817 availTrk::2160.000000 sigTrk::113.525817
[04/28 00:58:32    709s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[04/28 00:58:32    709s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.245567 uaWl=1.000000 uaWlH=0.334088 aWlH=0.000000 lMod=0 pMax=0.833400 pMod=82 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[04/28 00:58:32    709s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 2562.641M)
[04/28 00:58:32    709s]     Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
[04/28 00:58:32    709s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.7 real=0:00:00.7)
[04/28 00:58:32    709s]     Leaving CCOpt scope - Initializing placement interface...
[04/28 00:58:32    709s] OPERPROF: Starting DPlace-Init at level 1, MEM:2562.6M, EPOCH TIME: 1745816312.462994
[04/28 00:58:32    709s] Processing tracks to init pin-track alignment.
[04/28 00:58:32    709s] z: 2, totalTracks: 1
[04/28 00:58:32    709s] z: 4, totalTracks: 1
[04/28 00:58:32    709s] z: 6, totalTracks: 1
[04/28 00:58:32    709s] z: 8, totalTracks: 1
[04/28 00:58:32    709s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/28 00:58:32    709s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2562.6M, EPOCH TIME: 1745816312.479618
[04/28 00:58:32    709s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:58:32    709s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:58:32    709s] 
[04/28 00:58:32    709s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/28 00:58:32    709s] 
[04/28 00:58:32    709s]  Skipping Bad Lib Cell Checking (CMU) !
[04/28 00:58:32    709s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.032, MEM:2562.6M, EPOCH TIME: 1745816312.511415
[04/28 00:58:32    709s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2562.6M, EPOCH TIME: 1745816312.511535
[04/28 00:58:32    709s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:2578.6M, EPOCH TIME: 1745816312.512102
[04/28 00:58:32    709s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2578.6MB).
[04/28 00:58:32    709s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.052, MEM:2578.6M, EPOCH TIME: 1745816312.515331
[04/28 00:58:32    709s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/28 00:58:32    709s]     Legalizer reserving space for clock trees
[04/28 00:58:32    709s]     Calling post conditioning for eGRPC...
[04/28 00:58:32    709s]       eGRPC...
[04/28 00:58:32    709s]         eGRPC active optimizations:
[04/28 00:58:32    709s]          - Move Down
[04/28 00:58:32    709s]          - Downsizing before DRV sizing
[04/28 00:58:32    709s]          - DRV fixing with sizing
[04/28 00:58:32    709s]          - Move to fanout
[04/28 00:58:32    709s]          - Cloning
[04/28 00:58:32    709s]         
[04/28 00:58:32    709s]         Detected clock skew data from CCOPT
[04/28 00:58:32    709s]         Reset bufferability constraints...
[04/28 00:58:32    709s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[04/28 00:58:32    709s]         Clock tree timing engine global stage delay update for max_delay:setup.late...
[04/28 00:58:32    709s] End AAE Lib Interpolated Model. (MEM=2582.66 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/28 00:58:32    709s]         Clock tree timing engine global stage delay update for max_delay:setup.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/28 00:58:32    709s]         Reset bufferability constraints done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/28 00:58:32    709s]         Clock DAG stats eGRPC initial state:
[04/28 00:58:32    709s]           cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/28 00:58:32    709s]           sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
[04/28 00:58:32    709s]           misc counts      : r=1, pp=4
[04/28 00:58:32    709s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/28 00:58:32    709s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/28 00:58:32    709s]           sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[04/28 00:58:32    709s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[04/28 00:58:32    709s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/28 00:58:32    709s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/28 00:58:32    709s]         Clock DAG net violations eGRPC initial state:
[04/28 00:58:32    709s]           Fanout : {count=1, worst=[2741]} avg=2741 sd=0 sum=2741
[04/28 00:58:32    709s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[04/28 00:58:32    709s]           Leaf : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/28 00:58:32    709s]         Clock DAG hash eGRPC initial state: 16477777472412650651 11189509537885228518
[04/28 00:58:32    709s]         CTS services accumulated run-time stats eGRPC initial state:
[04/28 00:58:32    709s]           delay calculator: calls=9397, total_wall_time=0.192s, mean_wall_time=0.020ms
[04/28 00:58:32    709s]           legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/28 00:58:32    709s]           steiner router: calls=9386, total_wall_time=0.080s, mean_wall_time=0.008ms
[04/28 00:58:32    709s]         eGRPC Moving buffers...
[04/28 00:58:32    709s]           Clock DAG hash before 'eGRPC Moving buffers': 16477777472412650651 11189509537885228518
[04/28 00:58:32    709s]           CTS services accumulated run-time stats before 'eGRPC Moving buffers':
[04/28 00:58:32    709s]             delay calculator: calls=9397, total_wall_time=0.192s, mean_wall_time=0.020ms
[04/28 00:58:32    709s]             legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/28 00:58:32    709s]             steiner router: calls=9386, total_wall_time=0.080s, mean_wall_time=0.008ms
[04/28 00:58:32    709s]           Violation analysis...
[04/28 00:58:32    709s]           Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/28 00:58:32    709s]           Clock DAG stats after 'eGRPC Moving buffers':
[04/28 00:58:32    709s]             cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/28 00:58:32    709s]             sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
[04/28 00:58:32    709s]             misc counts      : r=1, pp=4
[04/28 00:58:32    709s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/28 00:58:32    709s]             cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/28 00:58:32    709s]             sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[04/28 00:58:32    709s]             wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[04/28 00:58:32    709s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/28 00:58:32    709s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/28 00:58:32    709s]           Clock DAG net violations after 'eGRPC Moving buffers':
[04/28 00:58:32    709s]             Fanout : {count=1, worst=[2741]} avg=2741 sd=0 sum=2741
[04/28 00:58:32    709s]           Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
[04/28 00:58:32    709s]             Leaf : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/28 00:58:32    709s]           Clock DAG hash after 'eGRPC Moving buffers': 16477777472412650651 11189509537885228518
[04/28 00:58:32    709s]           CTS services accumulated run-time stats after 'eGRPC Moving buffers':
[04/28 00:58:32    709s]             delay calculator: calls=9397, total_wall_time=0.192s, mean_wall_time=0.020ms
[04/28 00:58:32    709s]             legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/28 00:58:32    709s]             steiner router: calls=9386, total_wall_time=0.080s, mean_wall_time=0.008ms
[04/28 00:58:32    709s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/28 00:58:32    709s]         eGRPC Moving buffers done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/28 00:58:32    709s]         eGRPC Initial Pass of Downsizing Clock Tree cells...
[04/28 00:58:32    709s]           Clock DAG hash before 'eGRPC Initial Pass of Downsizing Clock Tree cells': 16477777472412650651 11189509537885228518
[04/28 00:58:32    709s]           CTS services accumulated run-time stats before 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[04/28 00:58:32    709s]             delay calculator: calls=9397, total_wall_time=0.192s, mean_wall_time=0.020ms
[04/28 00:58:32    709s]             legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/28 00:58:32    709s]             steiner router: calls=9386, total_wall_time=0.080s, mean_wall_time=0.008ms
[04/28 00:58:32    709s]           No valid skewGroupMode. Not removing long paths
[04/28 00:58:32    709s]           Modifying slew-target multiplier from 1 to 0.9
[04/28 00:58:32    709s]           Downsizing prefiltering...
[04/28 00:58:32    709s]           Downsizing prefiltering done.
[04/28 00:58:32    709s]           Downsizing: ...20% ...40% ...60% ...80% ...100% 
[04/28 00:58:32    709s]           DoDownSizing Summary : numSized = 0, numUnchanged = 1, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 0
[04/28 00:58:32    709s]           CCOpt-eGRPC Downsizing: considered: 1, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 1, attempted: 0, unsuccessful: 0, sized: 0
[04/28 00:58:32    709s]           Reverting slew-target multiplier from 0.9 to 1
[04/28 00:58:32    709s]           Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[04/28 00:58:32    709s]             cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/28 00:58:32    709s]             sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
[04/28 00:58:32    709s]             misc counts      : r=1, pp=4
[04/28 00:58:32    709s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/28 00:58:32    709s]             cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/28 00:58:32    709s]             sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[04/28 00:58:32    709s]             wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[04/28 00:58:32    709s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/28 00:58:32    709s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/28 00:58:32    709s]           Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[04/28 00:58:32    709s]             Fanout : {count=1, worst=[2741]} avg=2741 sd=0 sum=2741
[04/28 00:58:32    709s]           Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[04/28 00:58:32    709s]             Leaf : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/28 00:58:32    709s]           Clock DAG hash after 'eGRPC Initial Pass of Downsizing Clock Tree cells': 16477777472412650651 11189509537885228518
[04/28 00:58:32    709s]           CTS services accumulated run-time stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[04/28 00:58:32    709s]             delay calculator: calls=9397, total_wall_time=0.192s, mean_wall_time=0.020ms
[04/28 00:58:32    709s]             legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/28 00:58:32    709s]             steiner router: calls=9386, total_wall_time=0.080s, mean_wall_time=0.008ms
[04/28 00:58:32    709s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/28 00:58:32    709s]         eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/28 00:58:32    709s]         eGRPC Fixing DRVs...
[04/28 00:58:32    709s]           Clock DAG hash before 'eGRPC Fixing DRVs': 16477777472412650651 11189509537885228518
[04/28 00:58:32    709s]           CTS services accumulated run-time stats before 'eGRPC Fixing DRVs':
[04/28 00:58:32    709s]             delay calculator: calls=9397, total_wall_time=0.192s, mean_wall_time=0.020ms
[04/28 00:58:32    709s]             legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/28 00:58:32    709s]             steiner router: calls=9386, total_wall_time=0.080s, mean_wall_time=0.008ms
[04/28 00:58:32    709s]           Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[04/28 00:58:32    709s]           CCOpt-eGRPC: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[04/28 00:58:32    709s]           
[04/28 00:58:32    709s]           Statistics: Fix DRVs (cell sizing):
[04/28 00:58:32    709s]           ===================================
[04/28 00:58:32    709s]           
[04/28 00:58:32    709s]           Cell changes by Net Type:
[04/28 00:58:32    709s]           
[04/28 00:58:32    709s]           -------------------------------------------------------------------------------------------------
[04/28 00:58:32    709s]           Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[04/28 00:58:32    709s]           -------------------------------------------------------------------------------------------------
[04/28 00:58:32    709s]           top                0            0           0            0                    0                0
[04/28 00:58:32    709s]           trunk              0            0           0            0                    0                0
[04/28 00:58:32    709s]           leaf               0            0           0            0                    0                0
[04/28 00:58:32    709s]           -------------------------------------------------------------------------------------------------
[04/28 00:58:32    709s]           Total              0            0           0            0                    0                0
[04/28 00:58:32    709s]           -------------------------------------------------------------------------------------------------
[04/28 00:58:32    709s]           
[04/28 00:58:32    709s]           Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[04/28 00:58:32    709s]           Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[04/28 00:58:32    709s]           
[04/28 00:58:32    709s]           Clock DAG stats after 'eGRPC Fixing DRVs':
[04/28 00:58:32    709s]             cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/28 00:58:32    709s]             sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
[04/28 00:58:32    709s]             misc counts      : r=1, pp=4
[04/28 00:58:32    709s]             cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/28 00:58:32    709s]             cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/28 00:58:32    709s]             sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[04/28 00:58:32    709s]             wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[04/28 00:58:32    709s]             wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/28 00:58:32    709s]             hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/28 00:58:32    709s]           Clock DAG net violations after 'eGRPC Fixing DRVs':
[04/28 00:58:32    709s]             Fanout : {count=1, worst=[2741]} avg=2741 sd=0 sum=2741
[04/28 00:58:32    709s]           Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
[04/28 00:58:32    709s]             Leaf : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/28 00:58:32    709s]           Clock DAG hash after 'eGRPC Fixing DRVs': 16477777472412650651 11189509537885228518
[04/28 00:58:32    709s]           CTS services accumulated run-time stats after 'eGRPC Fixing DRVs':
[04/28 00:58:32    709s]             delay calculator: calls=9397, total_wall_time=0.192s, mean_wall_time=0.020ms
[04/28 00:58:32    709s]             legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/28 00:58:32    709s]             steiner router: calls=9386, total_wall_time=0.080s, mean_wall_time=0.008ms
[04/28 00:58:32    709s]           Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/28 00:58:32    709s]         
[04/28 00:58:32    709s]         eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/28 00:58:32    709s]         Slew Diagnostics: After DRV fixing
[04/28 00:58:32    709s]         ==================================
[04/28 00:58:32    709s]         
[04/28 00:58:32    709s]         Global Causes:
[04/28 00:58:32    709s]         
[04/28 00:58:32    709s]         -------------------------------------
[04/28 00:58:32    709s]         Cause
[04/28 00:58:32    709s]         -------------------------------------
[04/28 00:58:32    709s]         DRV fixing with buffering is disabled
[04/28 00:58:32    709s]         -------------------------------------
[04/28 00:58:32    709s]         
[04/28 00:58:32    709s]         Top 5 overslews:
[04/28 00:58:32    709s]         
[04/28 00:58:32    709s]         ---------------------------------
[04/28 00:58:32    709s]         Overslew    Causes    Driving Pin
[04/28 00:58:32    709s]         ---------------------------------
[04/28 00:58:32    709s]           (empty table)
[04/28 00:58:32    709s]         ---------------------------------
[04/28 00:58:32    709s]         
[04/28 00:58:32    709s]         Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[04/28 00:58:32    709s]         
[04/28 00:58:32    709s]         -------------------
[04/28 00:58:32    709s]         Cause    Occurences
[04/28 00:58:32    709s]         -------------------
[04/28 00:58:32    709s]           (empty table)
[04/28 00:58:32    709s]         -------------------
[04/28 00:58:32    709s]         
[04/28 00:58:32    709s]         Violation diagnostics counts from the 0 nodes that have violations:
[04/28 00:58:32    709s]         
[04/28 00:58:32    709s]         -------------------
[04/28 00:58:32    709s]         Cause    Occurences
[04/28 00:58:32    709s]         -------------------
[04/28 00:58:32    709s]           (empty table)
[04/28 00:58:32    709s]         -------------------
[04/28 00:58:32    709s]         
[04/28 00:58:32    709s]         Reconnecting optimized routes...
[04/28 00:58:32    709s]         Reset timing graph...
[04/28 00:58:32    709s] Ignoring AAE DB Resetting ...
[04/28 00:58:32    709s]         Reset timing graph done.
[04/28 00:58:32    709s]         Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/28 00:58:32    709s]         Violation analysis...
[04/28 00:58:32    709s]         Clock instances to consider for cloning: 0
[04/28 00:58:32    709s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/28 00:58:32    709s]         Reset timing graph...
[04/28 00:58:32    709s] Ignoring AAE DB Resetting ...
[04/28 00:58:32    709s]         Reset timing graph done.
[04/28 00:58:32    709s]         Set dirty flag on 0 instances, 0 nets
[04/28 00:58:32    709s]         Clock DAG stats before routing clock trees:
[04/28 00:58:32    709s]           cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/28 00:58:32    709s]           sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
[04/28 00:58:32    709s]           misc counts      : r=1, pp=4
[04/28 00:58:32    709s]           cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/28 00:58:32    709s]           cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/28 00:58:32    709s]           sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[04/28 00:58:32    709s]           wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[04/28 00:58:32    709s]           wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/28 00:58:32    709s]           hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/28 00:58:32    709s]         Clock DAG net violations before routing clock trees:
[04/28 00:58:32    709s]           Fanout : {count=1, worst=[2741]} avg=2741 sd=0 sum=2741
[04/28 00:58:32    709s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[04/28 00:58:32    709s]           Leaf : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/28 00:58:32    709s]         Clock DAG hash before routing clock trees: 16477777472412650651 11189509537885228518
[04/28 00:58:32    709s]         CTS services accumulated run-time stats before routing clock trees:
[04/28 00:58:32    709s]           delay calculator: calls=9397, total_wall_time=0.192s, mean_wall_time=0.020ms
[04/28 00:58:32    709s]           legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/28 00:58:32    709s]           steiner router: calls=9386, total_wall_time=0.080s, mean_wall_time=0.008ms
[04/28 00:58:32    709s]       eGRPC done.
[04/28 00:58:32    709s]     Calling post conditioning for eGRPC done.
[04/28 00:58:32    709s]   eGR Post Conditioning loop iteration 0 done.
[04/28 00:58:32    709s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[04/28 00:58:32    709s]   Leaving CCOpt scope - Cleaning up placement interface...
[04/28 00:58:32    709s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2620.8M, EPOCH TIME: 1745816312.913056
[04/28 00:58:32    709s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:58:32    709s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:58:32    709s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:58:32    709s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:58:32    709s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.070, REAL:0.064, MEM:2578.8M, EPOCH TIME: 1745816312.976717
[04/28 00:58:32    709s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/28 00:58:32    709s]   Leaving CCOpt scope - ClockRefiner...
[04/28 00:58:32    709s]   Assigned high priority to 0 instances.
[04/28 00:58:32    709s]   Soft fixed 0 clock instances.
[04/28 00:58:32    709s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[04/28 00:58:32    709s]   Performing Single Pass Refine Place.
[04/28 00:58:32    709s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2578.8M, EPOCH TIME: 1745816312.981791
[04/28 00:58:32    709s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2578.8M, EPOCH TIME: 1745816312.981919
[04/28 00:58:32    709s] Processing tracks to init pin-track alignment.
[04/28 00:58:32    709s] z: 2, totalTracks: 1
[04/28 00:58:32    709s] z: 4, totalTracks: 1
[04/28 00:58:32    709s] z: 6, totalTracks: 1
[04/28 00:58:32    709s] z: 8, totalTracks: 1
[04/28 00:58:32    709s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/28 00:58:32    709s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2578.8M, EPOCH TIME: 1745816312.997667
[04/28 00:58:32    709s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:58:32    709s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:58:33    709s] 
[04/28 00:58:33    709s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/28 00:58:33    709s] 
[04/28 00:58:33    709s]  Skipping Bad Lib Cell Checking (CMU) !
[04/28 00:58:33    709s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.031, MEM:2578.8M, EPOCH TIME: 1745816313.029123
[04/28 00:58:33    709s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2578.8M, EPOCH TIME: 1745816313.029232
[04/28 00:58:33    709s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2578.8M, EPOCH TIME: 1745816313.029571
[04/28 00:58:33    709s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:01.0, mem=2578.8MB).
[04/28 00:58:33    709s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.050, REAL:0.051, MEM:2578.8M, EPOCH TIME: 1745816313.032764
[04/28 00:58:33    709s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.050, REAL:0.051, MEM:2578.8M, EPOCH TIME: 1745816313.032811
[04/28 00:58:33    709s] TDRefine: refinePlace mode is spiral
[04/28 00:58:33    709s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.36387.12
[04/28 00:58:33    709s] OPERPROF: Starting RefinePlace at level 1, MEM:2578.8M, EPOCH TIME: 1745816313.032894
[04/28 00:58:33    709s] *** Starting place_detail (0:11:50 mem=2578.8M) ***
[04/28 00:58:33    709s] Total net bbox length = 3.754e+05 (1.887e+05 1.867e+05) (ext = 1.874e+04)
[04/28 00:58:33    709s] 
[04/28 00:58:33    709s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/28 00:58:33    709s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/28 00:58:33    709s] (I)      Default pattern map key = tpu_top_default.
[04/28 00:58:33    709s] (I)      Default pattern map key = tpu_top_default.
[04/28 00:58:33    709s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2578.8M, EPOCH TIME: 1745816313.063244
[04/28 00:58:33    709s] Starting refinePlace ...
[04/28 00:58:33    709s] (I)      Default pattern map key = tpu_top_default.
[04/28 00:58:33    710s] One DDP V2 for no tweak run.
[04/28 00:58:33    710s] (I)      Default pattern map key = tpu_top_default.
[04/28 00:58:33    710s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2578.8M, EPOCH TIME: 1745816313.107128
[04/28 00:58:33    710s] DDP initSite1 nrRow 183 nrJob 183
[04/28 00:58:33    710s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2578.8M, EPOCH TIME: 1745816313.107303
[04/28 00:58:33    710s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2578.8M, EPOCH TIME: 1745816313.107673
[04/28 00:58:33    710s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2578.8M, EPOCH TIME: 1745816313.107727
[04/28 00:58:33    710s] DDP markSite nrRow 183 nrJob 183
[04/28 00:58:33    710s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.001, MEM:2578.8M, EPOCH TIME: 1745816313.108385
[04/28 00:58:33    710s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.001, MEM:2578.8M, EPOCH TIME: 1745816313.108435
[04/28 00:58:33    710s]   Spread Effort: high, pre-route mode, useDDP on.
[04/28 00:58:33    710s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=2582.3MB) @(0:11:50 - 0:11:50).
[04/28 00:58:33    710s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/28 00:58:33    710s] wireLenOptFixPriorityInst 2841 inst fixed
[04/28 00:58:33    710s] 
[04/28 00:58:33    710s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[04/28 00:58:34    711s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f2546d8e4b0.
[04/28 00:58:34    711s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[04/28 00:58:34    711s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[04/28 00:58:34    711s] [CPU] RefinePlace/Spiral (cpu=0:00:00.4, real=0:00:01.0)
[04/28 00:58:34    711s] [CPU] RefinePlace/Commit (cpu=0:00:00.5, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.5, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[04/28 00:58:34    711s] [CPU] RefinePlace/Legalization (cpu=0:00:01.0, real=0:00:01.0, mem=2558.3MB) @(0:11:50 - 0:11:51).
[04/28 00:58:34    711s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/28 00:58:34    711s] 	Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 2558.3MB
[04/28 00:58:34    711s] Statistics of distance of Instance movement in refine placement:
[04/28 00:58:34    711s]   maximum (X+Y) =         0.00 um
[04/28 00:58:34    711s]   mean    (X+Y) =         0.00 um
[04/28 00:58:34    711s] Total instances moved : 0
[04/28 00:58:34    711s] Summary Report:
[04/28 00:58:34    711s] Instances move: 0 (out of 25456 movable)
[04/28 00:58:34    711s] Instances flipped: 0
[04/28 00:58:34    711s] Mean displacement: 0.00 um
[04/28 00:58:34    711s] Max displacement: 0.00 um 
[04/28 00:58:34    711s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.070, REAL:1.069, MEM:2558.3M, EPOCH TIME: 1745816314.132307
[04/28 00:58:34    711s] Total net bbox length = 3.754e+05 (1.887e+05 1.867e+05) (ext = 1.874e+04)
[04/28 00:58:34    711s] Runtime: CPU: 0:00:01.1 REAL: 0:00:01.0 MEM: 2558.3MB
[04/28 00:58:34    711s] [CPU] RefinePlace/total (cpu=0:00:01.1, real=0:00:01.0, mem=2558.3MB) @(0:11:50 - 0:11:51).
[04/28 00:58:34    711s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.36387.12
[04/28 00:58:34    711s] *** Finished place_detail (0:11:51 mem=2558.3M) ***
[04/28 00:58:34    711s] OPERPROF: Finished RefinePlace at level 1, CPU:1.110, REAL:1.111, MEM:2558.3M, EPOCH TIME: 1745816314.143469
[04/28 00:58:34    711s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2558.3M, EPOCH TIME: 1745816314.143532
[04/28 00:58:34    711s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:25456).
[04/28 00:58:34    711s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:58:34    711s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:58:34    711s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:58:34    711s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.080, REAL:0.080, MEM:2554.3M, EPOCH TIME: 1745816314.223097
[04/28 00:58:34    711s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 0).
[04/28 00:58:34    711s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 2841).
[04/28 00:58:34    711s]   ClockRefiner summary
[04/28 00:58:34    711s]   Revert refine place priority changes on 0 instances.
[04/28 00:58:34    711s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 2841).
[04/28 00:58:34    711s]   Restoring place_status_cts on 0 clock instances.
[04/28 00:58:34    711s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:01.2 real=0:00:01.2)
[04/28 00:58:34    711s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:03.4 real=0:00:03.5)
[04/28 00:58:34    711s]   CCOpt::Phase::Routing...
[04/28 00:58:34    711s]   Clock implementation routing...
[04/28 00:58:34    711s]     Leaving CCOpt scope - Routing Tools...
[04/28 00:58:34    711s] Net route status summary:
[04/28 00:58:34    711s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[04/28 00:58:34    711s]   Non-clock: 29608 (unrouted=21, trialRouted=29210, noStatus=377, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=21, (crossesIlmBoundary AND tooFewTerms=0)])
[04/28 00:58:34    711s]     Routing using eGR in eGR->NR Step...
[04/28 00:58:34    711s]       Early Global Route - eGR->Nr High Frequency step...
[04/28 00:58:34    711s] (ccopt eGR): There are 1 nets to be routed. 0 nets have skip routing designation.
[04/28 00:58:34    711s] (ccopt eGR): There are 1 nets for routing of which 0 have one or more fixed wires.
[04/28 00:58:34    711s] (ccopt eGR): Start to route 1 all nets
[04/28 00:58:34    711s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2554.31 MB )
[04/28 00:58:34    711s] (I)      ==================== Layers =====================
[04/28 00:58:34    711s] (I)      +-----+----+---------+---------+--------+-------+
[04/28 00:58:34    711s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[04/28 00:58:34    711s] (I)      +-----+----+---------+---------+--------+-------+
[04/28 00:58:34    711s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[04/28 00:58:34    711s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[04/28 00:58:34    711s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[04/28 00:58:34    711s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[04/28 00:58:34    711s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[04/28 00:58:34    711s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[04/28 00:58:34    711s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[04/28 00:58:34    711s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[04/28 00:58:34    711s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[04/28 00:58:34    711s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[04/28 00:58:34    711s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[04/28 00:58:34    711s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[04/28 00:58:34    711s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[04/28 00:58:34    711s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[04/28 00:58:34    711s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[04/28 00:58:34    711s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[04/28 00:58:34    711s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[04/28 00:58:34    711s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[04/28 00:58:34    711s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[04/28 00:58:34    711s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[04/28 00:58:34    711s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[04/28 00:58:34    711s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[04/28 00:58:34    711s] (I)      +-----+----+---------+---------+--------+-------+
[04/28 00:58:34    711s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[04/28 00:58:34    711s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[04/28 00:58:34    711s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[04/28 00:58:34    711s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[04/28 00:58:34    711s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[04/28 00:58:34    711s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[04/28 00:58:34    711s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[04/28 00:58:34    711s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[04/28 00:58:34    711s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[04/28 00:58:34    711s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[04/28 00:58:34    711s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[04/28 00:58:34    711s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[04/28 00:58:34    711s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[04/28 00:58:34    711s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[04/28 00:58:34    711s] (I)      +-----+----+---------+---------+--------+-------+
[04/28 00:58:34    711s] (I)      Started Import and model ( Curr Mem: 2554.31 MB )
[04/28 00:58:34    711s] (I)      Default pattern map key = tpu_top_default.
[04/28 00:58:34    711s] (I)      == Non-default Options ==
[04/28 00:58:34    711s] (I)      Clean congestion better                            : true
[04/28 00:58:34    711s] (I)      Estimate vias on DPT layer                         : true
[04/28 00:58:34    711s] (I)      Clean congestion layer assignment rounds           : 3
[04/28 00:58:34    711s] (I)      Layer constraints as soft constraints              : true
[04/28 00:58:34    711s] (I)      Soft top layer                                     : true
[04/28 00:58:34    711s] (I)      Skip prospective layer relax nets                  : true
[04/28 00:58:34    711s] (I)      Better NDR handling                                : true
[04/28 00:58:34    711s] (I)      Improved NDR modeling in LA                        : true
[04/28 00:58:34    711s] (I)      Routing cost fix for NDR handling                  : true
[04/28 00:58:34    711s] (I)      Block tracks for preroutes                         : true
[04/28 00:58:34    711s] (I)      Assign IRoute by net group key                     : true
[04/28 00:58:34    711s] (I)      Block unroutable channels                          : true
[04/28 00:58:34    711s] (I)      Block unroutable channels 3D                       : true
[04/28 00:58:34    711s] (I)      Bound layer relaxed segment wl                     : true
[04/28 00:58:34    711s] (I)      Blocked pin reach length threshold                 : 2
[04/28 00:58:34    711s] (I)      Check blockage within NDR space in TA              : true
[04/28 00:58:34    711s] (I)      Skip must join for term with via pillar            : true
[04/28 00:58:34    711s] (I)      Model find APA for IO pin                          : true
[04/28 00:58:34    711s] (I)      On pin location for off pin term                   : true
[04/28 00:58:34    711s] (I)      Handle EOL spacing                                 : true
[04/28 00:58:34    711s] (I)      Merge PG vias by gap                               : true
[04/28 00:58:34    711s] (I)      Maximum routing layer                              : 11
[04/28 00:58:34    711s] (I)      Route selected nets only                           : true
[04/28 00:58:34    711s] (I)      Refine MST                                         : true
[04/28 00:58:34    711s] (I)      Honor PRL                                          : true
[04/28 00:58:34    711s] (I)      Strong congestion aware                            : true
[04/28 00:58:34    711s] (I)      Improved initial location for IRoutes              : true
[04/28 00:58:34    711s] (I)      Multi panel TA                                     : true
[04/28 00:58:34    711s] (I)      Penalize wire overlap                              : true
[04/28 00:58:34    711s] (I)      Expand small instance blockage                     : true
[04/28 00:58:34    711s] (I)      Reduce via in TA                                   : true
[04/28 00:58:34    711s] (I)      SS-aware routing                                   : true
[04/28 00:58:34    711s] (I)      Improve tree edge sharing                          : true
[04/28 00:58:34    711s] (I)      Improve 2D via estimation                          : true
[04/28 00:58:34    711s] (I)      Refine Steiner tree                                : true
[04/28 00:58:34    711s] (I)      Build spine tree                                   : true
[04/28 00:58:34    711s] (I)      Model pass through capacity                        : true
[04/28 00:58:34    711s] (I)      Extend blockages by a half GCell                   : true
[04/28 00:58:34    711s] (I)      Consider pin shapes                                : true
[04/28 00:58:34    711s] (I)      Consider pin shapes for all nodes                  : true
[04/28 00:58:34    711s] (I)      Consider NR APA                                    : true
[04/28 00:58:34    711s] (I)      Consider IO pin shape                              : true
[04/28 00:58:34    711s] (I)      Fix pin connection bug                             : true
[04/28 00:58:34    711s] (I)      Consider layer RC for local wires                  : true
[04/28 00:58:34    711s] (I)      Route to clock mesh pin                            : true
[04/28 00:58:34    711s] (I)      LA-aware pin escape length                         : 2
[04/28 00:58:34    711s] (I)      Connect multiple ports                             : true
[04/28 00:58:34    711s] (I)      Split for must join                                : true
[04/28 00:58:34    711s] (I)      Number of threads                                  : 1
[04/28 00:58:34    711s] (I)      Routing effort level                               : 10000
[04/28 00:58:34    711s] (I)      Prefer layer length threshold                      : 8
[04/28 00:58:34    711s] (I)      Overflow penalty cost                              : 10
[04/28 00:58:34    711s] (I)      A-star cost                                        : 0.300000
[04/28 00:58:34    711s] (I)      Misalignment cost                                  : 10.000000
[04/28 00:58:34    711s] (I)      Threshold for short IRoute                         : 6
[04/28 00:58:34    711s] (I)      Via cost during post routing                       : 1.000000
[04/28 00:58:34    711s] (I)      Layer congestion ratios                            : { { 1.0 } }
[04/28 00:58:34    711s] (I)      Source-to-sink ratio                               : 0.300000
[04/28 00:58:34    711s] (I)      Scenic ratio bound                                 : 3.000000
[04/28 00:58:34    711s] (I)      Segment layer relax scenic ratio                   : 1.250000
[04/28 00:58:34    711s] (I)      Source-sink aware LA ratio                         : 0.500000
[04/28 00:58:34    711s] (I)      PG-aware similar topology routing                  : true
[04/28 00:58:34    711s] (I)      Maze routing via cost fix                          : true
[04/28 00:58:34    711s] (I)      Apply PRL on PG terms                              : true
[04/28 00:58:34    711s] (I)      Apply PRL on obs objects                           : true
[04/28 00:58:34    711s] (I)      Handle range-type spacing rules                    : true
[04/28 00:58:34    711s] (I)      PG gap threshold multiplier                        : 10.000000
[04/28 00:58:34    711s] (I)      Parallel spacing query fix                         : true
[04/28 00:58:34    711s] (I)      Force source to root IR                            : true
[04/28 00:58:34    711s] (I)      Layer Weights                                      : L2:4 L3:2.5
[04/28 00:58:34    711s] (I)      Do not relax to DPT layer                          : true
[04/28 00:58:34    711s] (I)      No DPT in post routing                             : true
[04/28 00:58:34    711s] (I)      Modeling PG via merging fix                        : true
[04/28 00:58:34    711s] (I)      Shield aware TA                                    : true
[04/28 00:58:34    711s] (I)      Strong shield aware TA                             : true
[04/28 00:58:34    711s] (I)      Overflow calculation fix in LA                     : true
[04/28 00:58:34    711s] (I)      Post routing fix                                   : true
[04/28 00:58:34    711s] (I)      Strong post routing                                : true
[04/28 00:58:34    711s] (I)      NDR via pillar fix                                 : true
[04/28 00:58:34    711s] (I)      Violation on path threshold                        : 1
[04/28 00:58:34    711s] (I)      Pass through capacity modeling                     : true
[04/28 00:58:34    711s] (I)      Select the non-relaxed segments in post routing stage : true
[04/28 00:58:34    711s] (I)      Select term pin box for io pin                     : true
[04/28 00:58:34    711s] (I)      Penalize NDR sharing                               : true
[04/28 00:58:34    711s] (I)      Enable special modeling                            : false
[04/28 00:58:34    711s] (I)      Keep fixed segments                                : true
[04/28 00:58:34    711s] (I)      Reorder net groups by key                          : true
[04/28 00:58:34    711s] (I)      Increase net scenic ratio                          : true
[04/28 00:58:34    711s] (I)      Method to set GCell size                           : row
[04/28 00:58:34    711s] (I)      Connect multiple ports and must join fix           : true
[04/28 00:58:34    711s] (I)      Avoid high resistance layers                       : true
[04/28 00:58:34    711s] (I)      Model find APA for IO pin fix                      : true
[04/28 00:58:34    711s] (I)      Avoid connecting non-metal layers                  : true
[04/28 00:58:34    711s] (I)      Use track pitch for NDR                            : true
[04/28 00:58:34    711s] (I)      Enable layer relax to lower layer                  : true
[04/28 00:58:34    711s] (I)      Enable layer relax to upper layer                  : true
[04/28 00:58:34    711s] (I)      Top layer relaxation fix                           : true
[04/28 00:58:34    711s] (I)      Handle non-default track width                     : false
[04/28 00:58:34    711s] (I)      Counted 109417 PG shapes. We will not process PG shapes layer by layer.
[04/28 00:58:34    711s] (I)      Use row-based GCell size
[04/28 00:58:34    711s] (I)      Use row-based GCell align
[04/28 00:58:34    711s] (I)      layer 0 area = 80000
[04/28 00:58:34    711s] (I)      layer 1 area = 80000
[04/28 00:58:34    711s] (I)      layer 2 area = 80000
[04/28 00:58:34    711s] (I)      layer 3 area = 80000
[04/28 00:58:34    711s] (I)      layer 4 area = 80000
[04/28 00:58:34    711s] (I)      layer 5 area = 80000
[04/28 00:58:34    711s] (I)      layer 6 area = 80000
[04/28 00:58:34    711s] (I)      layer 7 area = 80000
[04/28 00:58:34    711s] (I)      layer 8 area = 80000
[04/28 00:58:34    711s] (I)      layer 9 area = 400000
[04/28 00:58:34    711s] (I)      layer 10 area = 400000
[04/28 00:58:34    711s] (I)      GCell unit size   : 3420
[04/28 00:58:34    711s] (I)      GCell multiplier  : 1
[04/28 00:58:34    711s] (I)      GCell row height  : 3420
[04/28 00:58:34    711s] (I)      Actual row height : 3420
[04/28 00:58:34    711s] (I)      GCell align ref   : 20000 20140
[04/28 00:58:34    711s] [NR-eGR] Track table information for default rule: 
[04/28 00:58:34    711s] [NR-eGR] Metal1 has single uniform track structure
[04/28 00:58:34    711s] [NR-eGR] Metal2 has single uniform track structure
[04/28 00:58:34    711s] [NR-eGR] Metal3 has single uniform track structure
[04/28 00:58:34    711s] [NR-eGR] Metal4 has single uniform track structure
[04/28 00:58:34    711s] [NR-eGR] Metal5 has single uniform track structure
[04/28 00:58:34    711s] [NR-eGR] Metal6 has single uniform track structure
[04/28 00:58:34    711s] [NR-eGR] Metal7 has single uniform track structure
[04/28 00:58:34    711s] [NR-eGR] Metal8 has single uniform track structure
[04/28 00:58:34    711s] [NR-eGR] Metal9 has single uniform track structure
[04/28 00:58:34    711s] [NR-eGR] Metal10 has single uniform track structure
[04/28 00:58:34    711s] [NR-eGR] Metal11 has single uniform track structure
[04/28 00:58:34    711s] (I)      ==================== Default via =====================
[04/28 00:58:34    711s] (I)      +----+------------------+----------------------------+
[04/28 00:58:34    711s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut            |
[04/28 00:58:34    711s] (I)      +----+------------------+----------------------------+
[04/28 00:58:34    711s] (I)      |  1 |    3  M2_M1_VH   |  100  M2_M1_1x2_VV_N       |
[04/28 00:58:34    711s] (I)      |  2 |   11  M3_M2_HV   |   16  M3_M2_2x1_VH_W       |
[04/28 00:58:34    711s] (I)      |  3 |   21  M4_M3_VH   |   26  M4_M3_2x1_HV_W       |
[04/28 00:58:34    711s] (I)      |  4 |   31  M5_M4_HV   |   37  M5_M4_1x2_VH_N       |
[04/28 00:58:34    711s] (I)      |  5 |   41  M6_M5_VH   |   46  M6_M5_2x1_HV_W       |
[04/28 00:58:34    711s] (I)      |  6 |   51  M7_M6_HV   |   56  M7_M6_2x1_VH_W       |
[04/28 00:58:34    711s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N       |
[04/28 00:58:34    711s] (I)      |  8 |   71  M9_M8_HV   |   76  M9_M8_2x1_VH_W       |
[04/28 00:58:34    711s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E      |
[04/28 00:58:34    711s] (I)      | 10 |   89  M11_M10_HV |  119  M11_M10_1x2_VH_S_NEW |
[04/28 00:58:34    711s] (I)      +----+------------------+----------------------------+
[04/28 00:58:34    711s] [NR-eGR] Read 6293 PG shapes
[04/28 00:58:34    711s] [NR-eGR] Read 0 clock shapes
[04/28 00:58:34    711s] [NR-eGR] Read 0 other shapes
[04/28 00:58:34    711s] [NR-eGR] #Routing Blockages  : 0
[04/28 00:58:34    711s] [NR-eGR] #Instance Blockages : 0
[04/28 00:58:34    711s] [NR-eGR] #PG Blockages       : 6293
[04/28 00:58:34    711s] [NR-eGR] #Halo Blockages     : 0
[04/28 00:58:34    711s] [NR-eGR] #Boundary Blockages : 0
[04/28 00:58:34    711s] [NR-eGR] #Clock Blockages    : 0
[04/28 00:58:34    711s] [NR-eGR] #Other Blockages    : 0
[04/28 00:58:34    711s] (I)      Design has 0 blackboxes considered as all layer blockages.
[04/28 00:58:34    711s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[04/28 00:58:34    711s] [NR-eGR] Read 29588 nets ( ignored 29587 )
[04/28 00:58:34    711s] [NR-eGR] Connected 0 must-join pins/ports
[04/28 00:58:34    711s] (I)      early_global_route_priority property id does not exist.
[04/28 00:58:34    711s] (I)      Read Num Blocks=113518  Num Prerouted Wires=0  Num CS=0
[04/28 00:58:34    711s] (I)      Layer 1 (V) : #blockages 12052 : #preroutes 0
[04/28 00:58:34    711s] (I)      Layer 2 (H) : #blockages 13248 : #preroutes 0
[04/28 00:58:34    711s] (I)      Layer 3 (V) : #blockages 12052 : #preroutes 0
[04/28 00:58:34    711s] (I)      Layer 4 (H) : #blockages 13248 : #preroutes 0
[04/28 00:58:34    711s] (I)      Layer 5 (V) : #blockages 12052 : #preroutes 0
[04/28 00:58:34    711s] (I)      Layer 6 (H) : #blockages 13248 : #preroutes 0
[04/28 00:58:34    711s] (I)      Layer 7 (V) : #blockages 12052 : #preroutes 0
[04/28 00:58:34    711s] (I)      Layer 8 (H) : #blockages 25024 : #preroutes 0
[04/28 00:58:34    711s] (I)      Layer 9 (V) : #blockages 524 : #preroutes 0
[04/28 00:58:34    711s] (I)      Layer 10 (H) : #blockages 18 : #preroutes 0
[04/28 00:58:34    711s] (I)      Moved 1 terms for better access 
[04/28 00:58:34    711s] (I)      Number of ignored nets                =      0
[04/28 00:58:34    711s] (I)      Number of connected nets              =      0
[04/28 00:58:34    711s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[04/28 00:58:34    711s] (I)      Number of clock nets                  =      1.  Ignored: No
[04/28 00:58:34    711s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[04/28 00:58:34    711s] (I)      Number of special nets                =      0.  Ignored: Yes
[04/28 00:58:34    711s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[04/28 00:58:34    711s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[04/28 00:58:34    711s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[04/28 00:58:34    711s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[04/28 00:58:34    711s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/28 00:58:34    711s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[04/28 00:58:34    711s] (I)      Ndr track 0 does not exist
[04/28 00:58:34    711s] (I)      ---------------------Grid Graph Info--------------------
[04/28 00:58:34    711s] (I)      Routing area        : (0, 0) - (672800, 666140)
[04/28 00:58:34    711s] (I)      Core area           : (20000, 20140) - (652800, 646000)
[04/28 00:58:34    711s] (I)      Site width          :   400  (dbu)
[04/28 00:58:34    711s] (I)      Row height          :  3420  (dbu)
[04/28 00:58:34    711s] (I)      GCell row height    :  3420  (dbu)
[04/28 00:58:34    711s] (I)      GCell width         :  3420  (dbu)
[04/28 00:58:34    711s] (I)      GCell height        :  3420  (dbu)
[04/28 00:58:34    711s] (I)      Grid                :   196   194    11
[04/28 00:58:34    711s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[04/28 00:58:34    711s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[04/28 00:58:34    711s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[04/28 00:58:34    711s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[04/28 00:58:34    711s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[04/28 00:58:34    711s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[04/28 00:58:34    711s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[04/28 00:58:34    711s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200  1330
[04/28 00:58:34    711s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[04/28 00:58:34    711s] (I)      Total num of tracks :  1753  1682  1753  1682  1753  1682  1753  1682  1753   672   700
[04/28 00:58:34    711s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[04/28 00:58:34    711s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[04/28 00:58:34    711s] (I)      --------------------------------------------------------
[04/28 00:58:34    711s] 
[04/28 00:58:34    711s] [NR-eGR] ============ Routing rule table ============
[04/28 00:58:34    711s] [NR-eGR] Rule id: 0  Nets: 1
[04/28 00:58:34    711s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[04/28 00:58:34    711s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[04/28 00:58:34    711s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[04/28 00:58:34    711s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[04/28 00:58:34    711s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[04/28 00:58:34    711s] [NR-eGR] ========================================
[04/28 00:58:34    711s] [NR-eGR] 
[04/28 00:58:34    711s] (I)      =============== Blocked Tracks ===============
[04/28 00:58:34    711s] (I)      +-------+---------+----------+---------------+
[04/28 00:58:34    711s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[04/28 00:58:34    711s] (I)      +-------+---------+----------+---------------+
[04/28 00:58:34    711s] (I)      |     1 |       0 |        0 |         0.00% |
[04/28 00:58:34    711s] (I)      |     2 |  326308 |    73784 |        22.61% |
[04/28 00:58:34    711s] (I)      |     3 |  343588 |    30360 |         8.84% |
[04/28 00:58:34    711s] (I)      |     4 |  326308 |    73784 |        22.61% |
[04/28 00:58:34    711s] (I)      |     5 |  343588 |    30360 |         8.84% |
[04/28 00:58:34    711s] (I)      |     6 |  326308 |    73784 |        22.61% |
[04/28 00:58:34    711s] (I)      |     7 |  343588 |    30360 |         8.84% |
[04/28 00:58:34    711s] (I)      |     8 |  326308 |    73784 |        22.61% |
[04/28 00:58:34    711s] (I)      |     9 |  343588 |    31280 |         9.10% |
[04/28 00:58:34    711s] (I)      |    10 |  130368 |    37453 |        28.73% |
[04/28 00:58:34    711s] (I)      |    11 |  137200 |     1880 |         1.37% |
[04/28 00:58:34    711s] (I)      +-------+---------+----------+---------------+
[04/28 00:58:34    711s] (I)      Finished Import and model ( CPU: 0.28 sec, Real: 0.26 sec, Curr Mem: 2567.18 MB )
[04/28 00:58:34    711s] (I)      Reset routing kernel
[04/28 00:58:34    711s] (I)      Started Global Routing ( Curr Mem: 2567.18 MB )
[04/28 00:58:34    711s] (I)      totalPins=2842  totalGlobalPin=2842 (100.00%)
[04/28 00:58:34    711s] (I)      total 2D Cap : 2758310 = (1454787 H, 1303523 V)
[04/28 00:58:34    711s] (I)      
[04/28 00:58:34    711s] (I)      ============  Phase 1a Route ============
[04/28 00:58:34    711s] [NR-eGR] Layer group 1: route 1 net(s) in layer range [2, 11]
[04/28 00:58:34    711s] (I)      Usage: 5826 = (2937 H, 2889 V) = (0.20% H, 0.22% V) = (5.022e+03um H, 4.940e+03um V)
[04/28 00:58:34    711s] (I)      
[04/28 00:58:34    711s] (I)      ============  Phase 1b Route ============
[04/28 00:58:34    711s] (I)      Usage: 5826 = (2937 H, 2889 V) = (0.20% H, 0.22% V) = (5.022e+03um H, 4.940e+03um V)
[04/28 00:58:34    711s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.962460e+03um
[04/28 00:58:34    711s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[04/28 00:58:34    711s] (I)      Congestion threshold : each 60.00, sum 90.00
[04/28 00:58:34    711s] (I)      
[04/28 00:58:34    711s] (I)      ============  Phase 1c Route ============
[04/28 00:58:34    711s] (I)      Usage: 5826 = (2937 H, 2889 V) = (0.20% H, 0.22% V) = (5.022e+03um H, 4.940e+03um V)
[04/28 00:58:34    711s] (I)      
[04/28 00:58:34    711s] (I)      ============  Phase 1d Route ============
[04/28 00:58:34    711s] (I)      Usage: 5826 = (2937 H, 2889 V) = (0.20% H, 0.22% V) = (5.022e+03um H, 4.940e+03um V)
[04/28 00:58:34    711s] (I)      
[04/28 00:58:34    711s] (I)      ============  Phase 1e Route ============
[04/28 00:58:34    711s] (I)      Usage: 5826 = (2937 H, 2889 V) = (0.20% H, 0.22% V) = (5.022e+03um H, 4.940e+03um V)
[04/28 00:58:34    711s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.962460e+03um
[04/28 00:58:34    711s] (I)      
[04/28 00:58:34    711s] (I)      ============  Phase 1f Route ============
[04/28 00:58:34    711s] (I)      Usage: 5826 = (2937 H, 2889 V) = (0.20% H, 0.22% V) = (5.022e+03um H, 4.940e+03um V)
[04/28 00:58:34    711s] (I)      
[04/28 00:58:34    711s] (I)      ============  Phase 1g Route ============
[04/28 00:58:34    711s] (I)      Usage: 5807 = (2930 H, 2877 V) = (0.20% H, 0.22% V) = (5.010e+03um H, 4.920e+03um V)
[04/28 00:58:34    711s] (I)      
[04/28 00:58:34    711s] (I)      ============  Phase 1h Route ============
[04/28 00:58:34    711s] (I)      Usage: 5806 = (2930 H, 2876 V) = (0.20% H, 0.22% V) = (5.010e+03um H, 4.918e+03um V)
[04/28 00:58:35    711s] (I)      
[04/28 00:58:35    711s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/28 00:58:35    711s] [NR-eGR]                        OverCon            
[04/28 00:58:35    711s] [NR-eGR]                         #Gcell     %Gcell
[04/28 00:58:35    711s] [NR-eGR]        Layer             (1-0)    OverCon
[04/28 00:58:35    711s] [NR-eGR] ----------------------------------------------
[04/28 00:58:35    711s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[04/28 00:58:35    711s] [NR-eGR]  Metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[04/28 00:58:35    711s] [NR-eGR]  Metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[04/28 00:58:35    711s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[04/28 00:58:35    711s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[04/28 00:58:35    711s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[04/28 00:58:35    711s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[04/28 00:58:35    711s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[04/28 00:58:35    711s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[04/28 00:58:35    711s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[04/28 00:58:35    711s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[04/28 00:58:35    711s] [NR-eGR] ----------------------------------------------
[04/28 00:58:35    711s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[04/28 00:58:35    711s] [NR-eGR] 
[04/28 00:58:35    711s] (I)      Finished Global Routing ( CPU: 0.46 sec, Real: 0.47 sec, Curr Mem: 2575.19 MB )
[04/28 00:58:35    711s] (I)      total 2D Cap : 2793952 = (1469589 H, 1324363 V)
[04/28 00:58:35    711s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[04/28 00:58:35    711s] (I)      ============= Track Assignment ============
[04/28 00:58:35    711s] (I)      Started Track Assignment (1T) ( Curr Mem: 2575.19 MB )
[04/28 00:58:35    711s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[04/28 00:58:35    711s] (I)      Run Multi-thread track assignment
[04/28 00:58:35    712s] (I)      Finished Track Assignment (1T) ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2575.19 MB )
[04/28 00:58:35    712s] (I)      Started Export ( Curr Mem: 2575.19 MB )
[04/28 00:58:35    712s] [NR-eGR]                  Length (um)    Vias 
[04/28 00:58:35    712s] [NR-eGR] -------------------------------------
[04/28 00:58:35    712s] [NR-eGR]  Metal1   (1H)             0   90840 
[04/28 00:58:35    712s] [NR-eGR]  Metal2   (2V)        129211  130796 
[04/28 00:58:35    712s] [NR-eGR]  Metal3   (3H)        167902   11482 
[04/28 00:58:35    712s] [NR-eGR]  Metal4   (4V)         87616    4121 
[04/28 00:58:35    712s] [NR-eGR]  Metal5   (5H)         45170     509 
[04/28 00:58:35    712s] [NR-eGR]  Metal6   (6V)          6357     321 
[04/28 00:58:35    712s] [NR-eGR]  Metal7   (7H)          4889      21 
[04/28 00:58:35    712s] [NR-eGR]  Metal8   (8V)            13      18 
[04/28 00:58:35    712s] [NR-eGR]  Metal9   (9H)           139       2 
[04/28 00:58:35    712s] [NR-eGR]  Metal10  (10V)            1       0 
[04/28 00:58:35    712s] [NR-eGR]  Metal11  (11H)            0       0 
[04/28 00:58:35    712s] [NR-eGR] -------------------------------------
[04/28 00:58:35    712s] [NR-eGR]           Total       441299  238110 
[04/28 00:58:35    712s] [NR-eGR] --------------------------------------------------------------------------
[04/28 00:58:35    712s] [NR-eGR] Total half perimeter of net bounding box: 375422um
[04/28 00:58:35    712s] [NR-eGR] Total length: 441299um, number of vias: 238110
[04/28 00:58:35    712s] [NR-eGR] --------------------------------------------------------------------------
[04/28 00:58:35    712s] [NR-eGR] Total eGR-routed clock nets wire length: 10452um, number of vias: 7199
[04/28 00:58:35    712s] [NR-eGR] --------------------------------------------------------------------------
[04/28 00:58:35    712s] [NR-eGR] Report for selected net(s) only.
[04/28 00:58:35    712s] [NR-eGR]                  Length (um)  Vias 
[04/28 00:58:35    712s] [NR-eGR] -----------------------------------
[04/28 00:58:35    712s] [NR-eGR]  Metal1   (1H)             0  2841 
[04/28 00:58:35    712s] [NR-eGR]  Metal2   (2V)          4935  4278 
[04/28 00:58:35    712s] [NR-eGR]  Metal3   (3H)          5273    80 
[04/28 00:58:35    712s] [NR-eGR]  Metal4   (4V)           245     0 
[04/28 00:58:35    712s] [NR-eGR]  Metal5   (5H)             0     0 
[04/28 00:58:35    712s] [NR-eGR]  Metal6   (6V)             0     0 
[04/28 00:58:35    712s] [NR-eGR]  Metal7   (7H)             0     0 
[04/28 00:58:35    712s] [NR-eGR]  Metal8   (8V)             0     0 
[04/28 00:58:35    712s] [NR-eGR]  Metal9   (9H)             0     0 
[04/28 00:58:35    712s] [NR-eGR]  Metal10  (10V)            0     0 
[04/28 00:58:35    712s] [NR-eGR]  Metal11  (11H)            0     0 
[04/28 00:58:35    712s] [NR-eGR] -----------------------------------
[04/28 00:58:35    712s] [NR-eGR]           Total        10452  7199 
[04/28 00:58:35    712s] [NR-eGR] --------------------------------------------------------------------------
[04/28 00:58:35    712s] [NR-eGR] Total half perimeter of net bounding box: 633um
[04/28 00:58:35    712s] [NR-eGR] Total length: 10452um, number of vias: 7199
[04/28 00:58:35    712s] [NR-eGR] --------------------------------------------------------------------------
[04/28 00:58:35    712s] [NR-eGR] Total routed clock nets wire length: 10452um, number of vias: 7199
[04/28 00:58:35    712s] [NR-eGR] --------------------------------------------------------------------------
[04/28 00:58:35    712s] (I)      Finished Export ( CPU: 0.12 sec, Real: 0.11 sec, Curr Mem: 2575.19 MB )
[04/28 00:58:35    712s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.92 sec, Real: 0.91 sec, Curr Mem: 2563.19 MB )
[04/28 00:58:35    712s] (I)      ===================================== Runtime Summary ======================================
[04/28 00:58:35    712s] (I)       Step                                         %       Start      Finish      Real       CPU 
[04/28 00:58:35    712s] (I)      --------------------------------------------------------------------------------------------
[04/28 00:58:35    712s] (I)       Early Global Route kernel              100.00%  657.73 sec  658.63 sec  0.91 sec  0.92 sec 
[04/28 00:58:35    712s] (I)       +-Import and model                      28.33%  657.73 sec  657.99 sec  0.26 sec  0.28 sec 
[04/28 00:58:35    712s] (I)       | +-Create place DB                      9.22%  657.73 sec  657.81 sec  0.08 sec  0.09 sec 
[04/28 00:58:35    712s] (I)       | | +-Import place data                  9.20%  657.73 sec  657.81 sec  0.08 sec  0.09 sec 
[04/28 00:58:35    712s] (I)       | | | +-Read instances and placement     2.32%  657.73 sec  657.75 sec  0.02 sec  0.03 sec 
[04/28 00:58:35    712s] (I)       | | | +-Read nets                        6.83%  657.75 sec  657.81 sec  0.06 sec  0.06 sec 
[04/28 00:58:35    712s] (I)       | +-Create route DB                     17.90%  657.81 sec  657.98 sec  0.16 sec  0.18 sec 
[04/28 00:58:35    712s] (I)       | | +-Import route data (1T)            17.78%  657.81 sec  657.98 sec  0.16 sec  0.18 sec 
[04/28 00:58:35    712s] (I)       | | | +-Read blockages ( Layer 2-11 )    7.52%  657.83 sec  657.90 sec  0.07 sec  0.07 sec 
[04/28 00:58:35    712s] (I)       | | | | +-Read routing blockages         0.00%  657.83 sec  657.83 sec  0.00 sec  0.00 sec 
[04/28 00:58:35    712s] (I)       | | | | +-Read instance blockages        0.44%  657.83 sec  657.83 sec  0.00 sec  0.00 sec 
[04/28 00:58:35    712s] (I)       | | | | +-Read PG blockages              4.99%  657.83 sec  657.88 sec  0.05 sec  0.05 sec 
[04/28 00:58:35    712s] (I)       | | | | +-Read clock blockages           0.05%  657.88 sec  657.88 sec  0.00 sec  0.00 sec 
[04/28 00:58:35    712s] (I)       | | | | +-Read other blockages           0.04%  657.89 sec  657.89 sec  0.00 sec  0.00 sec 
[04/28 00:58:35    712s] (I)       | | | | +-Read halo blockages            0.06%  657.89 sec  657.89 sec  0.00 sec  0.00 sec 
[04/28 00:58:35    712s] (I)       | | | | +-Read boundary cut boxes        0.00%  657.89 sec  657.89 sec  0.00 sec  0.00 sec 
[04/28 00:58:35    712s] (I)       | | | +-Read blackboxes                  0.00%  657.90 sec  657.90 sec  0.00 sec  0.00 sec 
[04/28 00:58:35    712s] (I)       | | | +-Read prerouted                   1.54%  657.90 sec  657.91 sec  0.01 sec  0.02 sec 
[04/28 00:58:35    712s] (I)       | | | +-Read unlegalized nets            0.48%  657.91 sec  657.92 sec  0.00 sec  0.00 sec 
[04/28 00:58:35    712s] (I)       | | | +-Read nets                        0.04%  657.92 sec  657.92 sec  0.00 sec  0.01 sec 
[04/28 00:58:35    712s] (I)       | | | +-Set up via pillars               0.00%  657.92 sec  657.92 sec  0.00 sec  0.00 sec 
[04/28 00:58:35    712s] (I)       | | | +-Initialize 3D grid graph         0.28%  657.92 sec  657.92 sec  0.00 sec  0.00 sec 
[04/28 00:58:35    712s] (I)       | | | +-Model blockage capacity          6.01%  657.92 sec  657.97 sec  0.05 sec  0.06 sec 
[04/28 00:58:35    712s] (I)       | | | | +-Initialize 3D capacity         5.72%  657.92 sec  657.97 sec  0.05 sec  0.06 sec 
[04/28 00:58:35    712s] (I)       | | | +-Move terms for access (1T)       0.26%  657.97 sec  657.98 sec  0.00 sec  0.00 sec 
[04/28 00:58:35    712s] (I)       | +-Read aux data                        0.00%  657.98 sec  657.98 sec  0.00 sec  0.00 sec 
[04/28 00:58:35    712s] (I)       | +-Others data preparation              0.01%  657.98 sec  657.98 sec  0.00 sec  0.00 sec 
[04/28 00:58:35    712s] (I)       | +-Create route kernel                  0.81%  657.98 sec  657.98 sec  0.01 sec  0.01 sec 
[04/28 00:58:35    712s] (I)       +-Global Routing                        51.83%  657.99 sec  658.46 sec  0.47 sec  0.46 sec 
[04/28 00:58:35    712s] (I)       | +-Initialization                       0.05%  657.99 sec  657.99 sec  0.00 sec  0.00 sec 
[04/28 00:58:35    712s] (I)       | +-Net group 1                         50.12%  657.99 sec  658.44 sec  0.45 sec  0.46 sec 
[04/28 00:58:35    712s] (I)       | | +-Generate topology                 46.01%  657.99 sec  658.41 sec  0.42 sec  0.41 sec 
[04/28 00:58:35    712s] (I)       | | +-Phase 1a                           0.22%  658.41 sec  658.41 sec  0.00 sec  0.00 sec 
[04/28 00:58:35    712s] (I)       | | | +-Pattern routing (1T)             0.07%  658.41 sec  658.41 sec  0.00 sec  0.00 sec 
[04/28 00:58:35    712s] (I)       | | | +-Add via demand to 2D             0.03%  658.41 sec  658.41 sec  0.00 sec  0.00 sec 
[04/28 00:58:35    712s] (I)       | | +-Phase 1b                           0.10%  658.41 sec  658.42 sec  0.00 sec  0.00 sec 
[04/28 00:58:35    712s] (I)       | | +-Phase 1c                           0.00%  658.42 sec  658.42 sec  0.00 sec  0.00 sec 
[04/28 00:58:35    712s] (I)       | | +-Phase 1d                           0.00%  658.42 sec  658.42 sec  0.00 sec  0.00 sec 
[04/28 00:58:35    712s] (I)       | | +-Phase 1e                           0.02%  658.42 sec  658.42 sec  0.00 sec  0.00 sec 
[04/28 00:58:35    712s] (I)       | | | +-Route legalization               0.00%  658.42 sec  658.42 sec  0.00 sec  0.00 sec 
[04/28 00:58:35    712s] (I)       | | +-Phase 1f                           0.00%  658.42 sec  658.42 sec  0.00 sec  0.00 sec 
[04/28 00:58:35    712s] (I)       | | +-Phase 1g                           0.47%  658.42 sec  658.42 sec  0.00 sec  0.01 sec 
[04/28 00:58:35    712s] (I)       | | | +-Post Routing                     0.45%  658.42 sec  658.42 sec  0.00 sec  0.01 sec 
[04/28 00:58:35    712s] (I)       | | +-Phase 1h                           0.49%  658.42 sec  658.42 sec  0.00 sec  0.00 sec 
[04/28 00:58:35    712s] (I)       | | | +-Post Routing                     0.47%  658.42 sec  658.42 sec  0.00 sec  0.00 sec 
[04/28 00:58:35    712s] (I)       | | +-Layer assignment (1T)              1.49%  658.43 sec  658.44 sec  0.01 sec  0.02 sec 
[04/28 00:58:35    712s] (I)       +-Export 3D cong map                     0.97%  658.46 sec  658.47 sec  0.01 sec  0.01 sec 
[04/28 00:58:35    712s] (I)       | +-Export 2D cong map                   0.08%  658.47 sec  658.47 sec  0.00 sec  0.00 sec 
[04/28 00:58:35    712s] (I)       +-Extract Global 3D Wires                0.01%  658.47 sec  658.47 sec  0.00 sec  0.00 sec 
[04/28 00:58:35    712s] (I)       +-Track Assignment (1T)                  5.44%  658.47 sec  658.52 sec  0.05 sec  0.05 sec 
[04/28 00:58:35    712s] (I)       | +-Initialization                       0.00%  658.47 sec  658.47 sec  0.00 sec  0.00 sec 
[04/28 00:58:35    712s] (I)       | +-Track Assignment Kernel              5.39%  658.47 sec  658.52 sec  0.05 sec  0.05 sec 
[04/28 00:58:35    712s] (I)       | +-Free Memory                          0.00%  658.52 sec  658.52 sec  0.00 sec  0.00 sec 
[04/28 00:58:35    712s] (I)       +-Export                                12.11%  658.52 sec  658.63 sec  0.11 sec  0.12 sec 
[04/28 00:58:35    712s] (I)       | +-Export DB wires                      0.43%  658.52 sec  658.52 sec  0.00 sec  0.00 sec 
[04/28 00:58:35    712s] (I)       | | +-Export all nets                    0.33%  658.52 sec  658.52 sec  0.00 sec  0.00 sec 
[04/28 00:58:35    712s] (I)       | | +-Set wire vias                      0.04%  658.52 sec  658.52 sec  0.00 sec  0.00 sec 
[04/28 00:58:35    712s] (I)       | +-Report wirelength                    5.13%  658.52 sec  658.57 sec  0.05 sec  0.05 sec 
[04/28 00:58:35    712s] (I)       | +-Update net boxes                     6.47%  658.57 sec  658.63 sec  0.06 sec  0.06 sec 
[04/28 00:58:35    712s] (I)       | +-Update timing                        0.00%  658.63 sec  658.63 sec  0.00 sec  0.00 sec 
[04/28 00:58:35    712s] (I)       +-Postprocess design                     0.69%  658.63 sec  658.63 sec  0.01 sec  0.00 sec 
[04/28 00:58:35    712s] (I)      ===================== Summary by functions =====================
[04/28 00:58:35    712s] (I)       Lv  Step                                 %      Real       CPU 
[04/28 00:58:35    712s] (I)      ----------------------------------------------------------------
[04/28 00:58:35    712s] (I)        0  Early Global Route kernel      100.00%  0.91 sec  0.92 sec 
[04/28 00:58:35    712s] (I)        1  Global Routing                  51.83%  0.47 sec  0.46 sec 
[04/28 00:58:35    712s] (I)        1  Import and model                28.33%  0.26 sec  0.28 sec 
[04/28 00:58:35    712s] (I)        1  Export                          12.11%  0.11 sec  0.12 sec 
[04/28 00:58:35    712s] (I)        1  Track Assignment (1T)            5.44%  0.05 sec  0.05 sec 
[04/28 00:58:35    712s] (I)        1  Export 3D cong map               0.97%  0.01 sec  0.01 sec 
[04/28 00:58:35    712s] (I)        1  Postprocess design               0.69%  0.01 sec  0.00 sec 
[04/28 00:58:35    712s] (I)        1  Extract Global 3D Wires          0.01%  0.00 sec  0.00 sec 
[04/28 00:58:35    712s] (I)        2  Net group 1                     50.12%  0.45 sec  0.46 sec 
[04/28 00:58:35    712s] (I)        2  Create route DB                 17.90%  0.16 sec  0.18 sec 
[04/28 00:58:35    712s] (I)        2  Create place DB                  9.22%  0.08 sec  0.09 sec 
[04/28 00:58:35    712s] (I)        2  Update net boxes                 6.47%  0.06 sec  0.06 sec 
[04/28 00:58:35    712s] (I)        2  Track Assignment Kernel          5.39%  0.05 sec  0.05 sec 
[04/28 00:58:35    712s] (I)        2  Report wirelength                5.13%  0.05 sec  0.05 sec 
[04/28 00:58:35    712s] (I)        2  Create route kernel              0.81%  0.01 sec  0.01 sec 
[04/28 00:58:35    712s] (I)        2  Export DB wires                  0.43%  0.00 sec  0.00 sec 
[04/28 00:58:35    712s] (I)        2  Export 2D cong map               0.08%  0.00 sec  0.00 sec 
[04/28 00:58:35    712s] (I)        2  Initialization                   0.05%  0.00 sec  0.00 sec 
[04/28 00:58:35    712s] (I)        2  Others data preparation          0.01%  0.00 sec  0.00 sec 
[04/28 00:58:35    712s] (I)        2  Update timing                    0.00%  0.00 sec  0.00 sec 
[04/28 00:58:35    712s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[04/28 00:58:35    712s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[04/28 00:58:35    712s] (I)        3  Generate topology               46.01%  0.42 sec  0.41 sec 
[04/28 00:58:35    712s] (I)        3  Import route data (1T)          17.78%  0.16 sec  0.18 sec 
[04/28 00:58:35    712s] (I)        3  Import place data                9.20%  0.08 sec  0.09 sec 
[04/28 00:58:35    712s] (I)        3  Layer assignment (1T)            1.49%  0.01 sec  0.02 sec 
[04/28 00:58:35    712s] (I)        3  Phase 1h                         0.49%  0.00 sec  0.00 sec 
[04/28 00:58:35    712s] (I)        3  Phase 1g                         0.47%  0.00 sec  0.01 sec 
[04/28 00:58:35    712s] (I)        3  Export all nets                  0.33%  0.00 sec  0.00 sec 
[04/28 00:58:35    712s] (I)        3  Phase 1a                         0.22%  0.00 sec  0.00 sec 
[04/28 00:58:35    712s] (I)        3  Phase 1b                         0.10%  0.00 sec  0.00 sec 
[04/28 00:58:35    712s] (I)        3  Set wire vias                    0.04%  0.00 sec  0.00 sec 
[04/28 00:58:35    712s] (I)        3  Phase 1e                         0.02%  0.00 sec  0.00 sec 
[04/28 00:58:35    712s] (I)        3  Phase 1c                         0.00%  0.00 sec  0.00 sec 
[04/28 00:58:35    712s] (I)        3  Phase 1f                         0.00%  0.00 sec  0.00 sec 
[04/28 00:58:35    712s] (I)        3  Phase 1d                         0.00%  0.00 sec  0.00 sec 
[04/28 00:58:35    712s] (I)        4  Read blockages ( Layer 2-11 )    7.52%  0.07 sec  0.07 sec 
[04/28 00:58:35    712s] (I)        4  Read nets                        6.87%  0.06 sec  0.07 sec 
[04/28 00:58:35    712s] (I)        4  Model blockage capacity          6.01%  0.05 sec  0.06 sec 
[04/28 00:58:35    712s] (I)        4  Read instances and placement     2.32%  0.02 sec  0.03 sec 
[04/28 00:58:35    712s] (I)        4  Read prerouted                   1.54%  0.01 sec  0.02 sec 
[04/28 00:58:35    712s] (I)        4  Post Routing                     0.93%  0.01 sec  0.01 sec 
[04/28 00:58:35    712s] (I)        4  Read unlegalized nets            0.48%  0.00 sec  0.00 sec 
[04/28 00:58:35    712s] (I)        4  Initialize 3D grid graph         0.28%  0.00 sec  0.00 sec 
[04/28 00:58:35    712s] (I)        4  Move terms for access (1T)       0.26%  0.00 sec  0.00 sec 
[04/28 00:58:35    712s] (I)        4  Pattern routing (1T)             0.07%  0.00 sec  0.00 sec 
[04/28 00:58:35    712s] (I)        4  Add via demand to 2D             0.03%  0.00 sec  0.00 sec 
[04/28 00:58:35    712s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[04/28 00:58:35    712s] (I)        4  Set up via pillars               0.00%  0.00 sec  0.00 sec 
[04/28 00:58:35    712s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[04/28 00:58:35    712s] (I)        5  Initialize 3D capacity           5.72%  0.05 sec  0.06 sec 
[04/28 00:58:35    712s] (I)        5  Read PG blockages                4.99%  0.05 sec  0.05 sec 
[04/28 00:58:35    712s] (I)        5  Read instance blockages          0.44%  0.00 sec  0.00 sec 
[04/28 00:58:35    712s] (I)        5  Read halo blockages              0.06%  0.00 sec  0.00 sec 
[04/28 00:58:35    712s] (I)        5  Read clock blockages             0.05%  0.00 sec  0.00 sec 
[04/28 00:58:35    712s] (I)        5  Read other blockages             0.04%  0.00 sec  0.00 sec 
[04/28 00:58:35    712s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[04/28 00:58:35    712s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[04/28 00:58:35    712s]       Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:01.0 real=0:00:01.0)
[04/28 00:58:35    712s]     Routing using eGR in eGR->NR Step done.
[04/28 00:58:35    712s]     Routing using NR in eGR->NR Step...
[04/28 00:58:35    712s] 
[04/28 00:58:35    712s] CCOPT: Preparing to route 1 clock nets with NanoRoute.
[04/28 00:58:35    712s]   All net are default rule.
[04/28 00:58:35    712s]   Preferred NanoRoute mode settings: Current
[04/28 00:58:35    712s] **WARN: (IMPTCM-77):	Option "-grouteExpUseNanoRoute2" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[04/28 00:58:35    712s] **WARN: (IMPDBTCL-321):	The attribute 'route_design_global_exp_use_nano_route2' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[04/28 00:58:35    712s] **WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[04/28 00:58:35    712s] **WARN: (IMPDBTCL-321):	The attribute 'route_design_exp_deterministic_multi_thread' still works but will be obsolete in a future major release. You should remove it from your script before the next major release to avoid errors.
[04/28 00:58:35    712s]       Clock detailed routing...
[04/28 00:58:35    712s]         NanoRoute...
[04/28 00:58:35    712s] 
[04/28 00:58:35    712s] route_global_detail
[04/28 00:58:35    712s] 
[04/28 00:58:35    712s] #Start route_global_detail on Mon Apr 28 00:58:35 2025
[04/28 00:58:35    712s] #
[04/28 00:58:35    712s] ### Time Record (route_global_detail) is installed.
[04/28 00:58:35    712s] ### Time Record (Pre Callback) is installed.
[04/28 00:58:35    712s] ### Time Record (Pre Callback) is uninstalled.
[04/28 00:58:35    712s] ### Time Record (DB Import) is installed.
[04/28 00:58:35    712s] ### Time Record (Timing Data Generation) is installed.
[04/28 00:58:35    712s] ### Time Record (Timing Data Generation) is uninstalled.
[04/28 00:58:35    712s] ### Net info: total nets: 29609
[04/28 00:58:35    712s] ### Net info: dirty nets: 0
[04/28 00:58:35    712s] ### Net info: marked as disconnected nets: 0
[04/28 00:58:35    712s] #num needed restored net=0
[04/28 00:58:35    712s] #need_extraction net=0 (total=29609)
[04/28 00:58:35    712s] ### Net info: fully routed nets: 1
[04/28 00:58:35    712s] ### Net info: trivial (< 2 pins) nets: 21
[04/28 00:58:35    712s] ### Net info: unrouted nets: 29587
[04/28 00:58:35    712s] ### Net info: re-extraction nets: 0
[04/28 00:58:35    712s] ### Net info: selected nets: 1
[04/28 00:58:35    712s] ### Net info: ignored nets: 0
[04/28 00:58:35    712s] ### Net info: skip routing nets: 0
[04/28 00:58:35    712s] ### import design signature (3): route=1669727832 fixed_route=59947815 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1970405559 dirty_area=0 del_dirty_area=0 cell=1366993478 placement=941759343 pin_access=1 inst_pattern=1 via=610195162 routing_via=1
[04/28 00:58:35    712s] ### Time Record (DB Import) is uninstalled.
[04/28 00:58:35    712s] #NanoRoute Version 21.17-s075_1 NR230308-2354/21_17-UB
[04/28 00:58:35    712s] #
[04/28 00:58:35    712s] #Wire/Via statistics before line assignment ...
[04/28 00:58:35    712s] #Total wire length = 10452 um.
[04/28 00:58:35    712s] #Total half perimeter of net bounding box = 634 um.
[04/28 00:58:35    712s] #Total wire length on LAYER Metal1 = 0 um.
[04/28 00:58:35    712s] #Total wire length on LAYER Metal2 = 4935 um.
[04/28 00:58:35    712s] #Total wire length on LAYER Metal3 = 5273 um.
[04/28 00:58:35    712s] #Total wire length on LAYER Metal4 = 245 um.
[04/28 00:58:35    712s] #Total wire length on LAYER Metal5 = 0 um.
[04/28 00:58:35    712s] #Total wire length on LAYER Metal6 = 0 um.
[04/28 00:58:35    712s] #Total wire length on LAYER Metal7 = 0 um.
[04/28 00:58:35    712s] #Total wire length on LAYER Metal8 = 0 um.
[04/28 00:58:35    712s] #Total wire length on LAYER Metal9 = 0 um.
[04/28 00:58:35    712s] #Total wire length on LAYER Metal10 = 0 um.
[04/28 00:58:35    712s] #Total wire length on LAYER Metal11 = 0 um.
[04/28 00:58:35    712s] #Total number of vias = 7199
[04/28 00:58:35    712s] #Up-Via Summary (total 7199):
[04/28 00:58:35    712s] #           
[04/28 00:58:35    712s] #-----------------------
[04/28 00:58:35    712s] # Metal1           2841
[04/28 00:58:35    712s] # Metal2           4278
[04/28 00:58:35    712s] # Metal3             80
[04/28 00:58:35    712s] #-----------------------
[04/28 00:58:35    712s] #                  7199 
[04/28 00:58:35    712s] #
[04/28 00:58:35    712s] ### Time Record (Data Preparation) is installed.
[04/28 00:58:35    712s] #Start routing data preparation on Mon Apr 28 00:58:35 2025
[04/28 00:58:35    712s] #
[04/28 00:58:35    712s] #Minimum voltage of a net in the design = 0.000.
[04/28 00:58:35    712s] #Maximum voltage of a net in the design = 1.100.
[04/28 00:58:35    712s] #Voltage range [0.000 - 1.100] has 29607 nets.
[04/28 00:58:35    712s] #Voltage range [0.900 - 1.100] has 1 net.
[04/28 00:58:35    712s] #Voltage range [0.000 - 0.000] has 1 net.
[04/28 00:58:36    712s] #Build and mark too close pins for the same net.
[04/28 00:58:36    712s] ### Time Record (Cell Pin Access) is installed.
[04/28 00:58:36    712s] #Initial pin access analysis.
[04/28 00:58:39    716s] #Detail pin access analysis.
[04/28 00:58:39    716s] ### Time Record (Cell Pin Access) is uninstalled.
[04/28 00:58:40    717s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[04/28 00:58:40    717s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[04/28 00:58:40    717s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[04/28 00:58:40    717s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[04/28 00:58:40    717s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[04/28 00:58:40    717s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[04/28 00:58:40    717s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[04/28 00:58:40    717s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[04/28 00:58:40    717s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[04/28 00:58:40    717s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[04/28 00:58:40    717s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[04/28 00:58:40    717s] #Bottom routing layer index=1(Metal1), bottom routing layer for shielding=1(Metal1), bottom shield layer=1(Metal1)
[04/28 00:58:40    717s] #shield_bottom_stripe_layer=1(Metal1), shield_top_stripe_layer=11(Metal11)
[04/28 00:58:40    717s] #pin_access_rlayer=2(Metal2)
[04/28 00:58:40    717s] #shield_top_dpt_rlayer=-1 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[04/28 00:58:40    717s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[04/28 00:58:40    717s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1798.46 (MB), peak = 2197.52 (MB)
[04/28 00:58:40    717s] #Regenerating Ggrids automatically.
[04/28 00:58:40    717s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[04/28 00:58:40    717s] #Using automatically generated G-grids.
[04/28 00:58:41    718s] #Done routing data preparation.
[04/28 00:58:41    718s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1803.58 (MB)[04/28 00:58:41    718s] ### Time Record (Data Preparation) is uninstalled.
, peak = 2197.52 (MB)
[04/28 00:58:41    718s] 
[04/28 00:58:41    718s] Trim Metal Layers:
[04/28 00:58:41    718s] LayerId::1 widthSet size::4
[04/28 00:58:41    718s] LayerId::2 widthSet size::4
[04/28 00:58:41    718s] LayerId::3 widthSet size::4
[04/28 00:58:41    718s] LayerId::4 widthSet size::4
[04/28 00:58:41    718s] LayerId::5 widthSet size::4
[04/28 00:58:41    718s] LayerId::6 widthSet size::4
[04/28 00:58:41    718s] LayerId::7 widthSet size::5
[04/28 00:58:41    718s] LayerId::8 widthSet size::5
[04/28 00:58:41    718s] LayerId::9 widthSet size::5
[04/28 00:58:41    718s] LayerId::10 widthSet size::4
[04/28 00:58:41    718s] LayerId::11 widthSet size::3
[04/28 00:58:41    718s] eee: pegSigSF::1.070000
[04/28 00:58:41    718s] Updating RC grid for preRoute extraction ...
[04/28 00:58:41    718s] Initializing multi-corner capacitance tables ... 
[04/28 00:58:41    718s] Initializing multi-corner resistance tables ...
[04/28 00:58:41    718s] Creating RPSQ from WeeR and WRes ...
[04/28 00:58:41    718s] eee: l::1 avDens::0.101212 usedTrk::3461.442719 availTrk::34200.000000 sigTrk::3461.442719
[04/28 00:58:41    718s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/28 00:58:41    718s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/28 00:58:41    718s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/28 00:58:41    718s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/28 00:58:41    718s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/28 00:58:41    718s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/28 00:58:41    718s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/28 00:58:41    718s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[04/28 00:58:41    718s] eee: l::10 avDens::0.182730 usedTrk::2499.750440 availTrk::13680.000000 sigTrk::2499.750440
[04/28 00:58:41    718s] eee: l::11 avDens::0.052558 usedTrk::113.525817 availTrk::2160.000000 sigTrk::113.525817
[04/28 00:58:41    718s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[04/28 00:58:41    718s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.217757 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.833400 pMod=82 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[04/28 00:58:41    718s] ### Successfully loaded pre-route RC model
[04/28 00:58:41    718s] ### Time Record (Line Assignment) is installed.
[04/28 00:58:41    718s] #
[04/28 00:58:41    718s] #Distribution of nets:
[04/28 00:58:41    718s] #Largest net has 2842 pins
[04/28 00:58:41    718s] #  
[04/28 00:58:41    718s] # #pin range           #net       %
[04/28 00:58:41    718s] #------------------------------------
[04/28 00:58:41    718s] #          2           22142 ( 74.8%)
[04/28 00:58:41    718s] #          3            3526 ( 11.9%)
[04/28 00:58:41    718s] #          4            1573 (  5.3%)
[04/28 00:58:41    718s] #          5             389 (  1.3%)
[04/28 00:58:41    718s] #          6             290 (  1.0%)
[04/28 00:58:41    718s] #          7             248 (  0.8%)
[04/28 00:58:41    718s] #          8             134 (  0.5%)
[04/28 00:58:41    718s] #          9             120 (  0.4%)
[04/28 00:58:41    718s] #  10  -  19             933 (  3.2%)
[04/28 00:58:41    718s] #  20  -  29              61 (  0.2%)
[04/28 00:58:41    718s] #  30  -  39              68 (  0.2%)
[04/28 00:58:41    718s] #  40  -  49              38 (  0.1%)
[04/28 00:58:41    718s] #  50  -  59              37 (  0.1%)
[04/28 00:58:41    718s] #  60  -  69              24 (  0.1%)
[04/28 00:58:41    718s] #  70  -  79               4 (  0.0%)
[04/28 00:58:41    718s] #     >=2000               1 (  0.0%)
[04/28 00:58:41    718s] #
[04/28 00:58:41    718s] #Total: 29609 nets, 29588 non-trivial nets
[04/28 00:58:41    718s] #                              #net       %
[04/28 00:58:41    718s] #-------------------------------------------
[04/28 00:58:41    718s] #  Fully global routed            1 ( 0.0%)
[04/28 00:58:41    718s] #  Clock                          1
[04/28 00:58:41    718s] #  Prefer layer range             1
[04/28 00:58:41    718s] #
[04/28 00:58:41    718s] #Nets in 1 layer range:
[04/28 00:58:41    718s] #  Bottom Pref.Layer    Top Pref.Layer       #net       %
[04/28 00:58:41    718s] #---------------------------------------------------------
[04/28 00:58:41    718s] #          *  Metal3          -------           1 (  0.0%)
[04/28 00:58:41    718s] #
[04/28 00:58:41    718s] #1 net selected.
[04/28 00:58:41    718s] #
[04/28 00:58:42    719s] ### 
[04/28 00:58:42    719s] ### Net length summary before Line Assignment:
[04/28 00:58:42    719s] ### Layer     H-Len   V-Len         Total       #Up-Via
[04/28 00:58:42    719s] ### ---------------------------------------------------
[04/28 00:58:42    719s] ### Metal1        0       0       0(  0%)    2841( 22%)
[04/28 00:58:42    719s] ### Metal2        0    4865    4865( 47%)    9939( 77%)
[04/28 00:58:42    719s] ### Metal3     5341       0    5341( 51%)      82(  1%)
[04/28 00:58:42    719s] ### Metal4        0     244     244(  2%)       0(  0%)
[04/28 00:58:42    719s] ### Metal5        0       0       0(  0%)       0(  0%)
[04/28 00:58:42    719s] ### Metal6        0       0       0(  0%)       0(  0%)
[04/28 00:58:42    719s] ### Metal7        0       0       0(  0%)       0(  0%)
[04/28 00:58:42    719s] ### Metal8        0       0       0(  0%)       0(  0%)
[04/28 00:58:42    719s] ### Metal9        0       0       0(  0%)       0(  0%)
[04/28 00:58:42    719s] ### Metal10       0       0       0(  0%)       0(  0%)
[04/28 00:58:42    719s] ### Metal11       0       0       0(  0%)       0(  0%)
[04/28 00:58:42    719s] ### ---------------------------------------------------
[04/28 00:58:42    719s] ###            5341    5110   10452         12862      
[04/28 00:58:43    720s] ### 
[04/28 00:58:43    720s] ### Net length and overlap summary after Line Assignment:
[04/28 00:58:43    720s] ### Layer     H-Len   V-Len         Total       #Up-Via   #Overlap   Overlap-Len
[04/28 00:58:43    720s] ### ----------------------------------------------------------------------------
[04/28 00:58:43    720s] ### Metal1        0       0       0(  0%)    2841( 37%)    0(  0%)     0(  0.0%)
[04/28 00:58:43    720s] ### Metal2        0    4936    4936( 48%)    4708( 62%)    0(  0%)     0(  0.0%)
[04/28 00:58:43    720s] ### Metal3     5195       0    5195( 50%)      77(  1%)    0(  0%)     0(  0.0%)
[04/28 00:58:43    720s] ### Metal4        0     242     242(  2%)       0(  0%)    0(  0%)     0(  0.0%)
[04/28 00:58:43    720s] ### Metal5        0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[04/28 00:58:43    720s] ### Metal6        0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[04/28 00:58:43    720s] ### Metal7        0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[04/28 00:58:43    720s] ### Metal8        0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[04/28 00:58:43    720s] ### Metal9        0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[04/28 00:58:43    720s] ### Metal10       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[04/28 00:58:43    720s] ### Metal11       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[04/28 00:58:43    720s] ### ----------------------------------------------------------------------------
[04/28 00:58:43    720s] ###            5195    5178   10373          7626          0           0        
[04/28 00:58:43    720s] #
[04/28 00:58:43    720s] #Line Assignment statistics:
[04/28 00:58:43    720s] #Cpu time = 00:00:01
[04/28 00:58:43    720s] #Elapsed time = 00:00:01
[04/28 00:58:43    720s] #Increased memory = 11.04 (MB)
[04/28 00:58:43    720s] #Total memory = 1916.06 (MB)
[04/28 00:58:43    720s] #Peak memory = 2197.52 (MB)
[04/28 00:58:43    720s] #End Line Assignment: cpu:00:00:01, real:00:00:01, mem:1.9 GB, peak:2.1 GB
[04/28 00:58:43    720s] ### Time Record (Line Assignment) is uninstalled.
[04/28 00:58:43    720s] #
[04/28 00:58:43    720s] #Wire/Via statistics after line assignment ...
[04/28 00:58:43    720s] #Total wire length = 10374 um.
[04/28 00:58:43    720s] #Total half perimeter of net bounding box = 634 um.
[04/28 00:58:43    720s] #Total wire length on LAYER Metal1 = 0 um.
[04/28 00:58:43    720s] #Total wire length on LAYER Metal2 = 4937 um.
[04/28 00:58:43    720s] #Total wire length on LAYER Metal3 = 5195 um.
[04/28 00:58:43    720s] #Total wire length on LAYER Metal4 = 242 um.
[04/28 00:58:43    720s] #Total wire length on LAYER Metal5 = 0 um.
[04/28 00:58:43    720s] #Total wire length on LAYER Metal6 = 0 um.
[04/28 00:58:43    720s] #Total wire length on LAYER Metal7 = 0 um.
[04/28 00:58:43    720s] #Total wire length on LAYER Metal8 = 0 um.
[04/28 00:58:43    720s] #Total wire length on LAYER Metal9 = 0 um.
[04/28 00:58:43    720s] #Total wire length on LAYER Metal10 = 0 um.
[04/28 00:58:43    720s] #Total wire length on LAYER Metal11 = 0 um.
[04/28 00:58:43    720s] #Total number of vias = 7626
[04/28 00:58:43    720s] #Up-Via Summary (total 7626):
[04/28 00:58:43    720s] #           
[04/28 00:58:43    720s] #-----------------------
[04/28 00:58:43    720s] # Metal1           2841
[04/28 00:58:43    720s] # Metal2           4708
[04/28 00:58:43    720s] # Metal3             77
[04/28 00:58:43    720s] #-----------------------
[04/28 00:58:43    720s] #                  7626 
[04/28 00:58:43    720s] #
[04/28 00:58:43    720s] #Routing data preparation, pin analysis, line assignment statistics:
[04/28 00:58:43    720s] #Cpu time = 00:00:08
[04/28 00:58:43    720s] #Elapsed time = 00:00:08
[04/28 00:58:43    720s] #Increased memory = 51.93 (MB)
[04/28 00:58:43    720s] #Total memory = 1839.60 (MB)
[04/28 00:58:43    720s] #Peak memory = 2197.52 (MB)
[04/28 00:58:43    720s] #RTESIG:78da9593b14ec330108699798a53da2148b4f8ec18bb030b122ba00aba56a175a308c746
[04/28 00:58:43    720s] #       b103f4edb902426a15c5c49b9d4fffdd7d8e27d3d5dd12328e7354b3c0945c23dc2fb960
[04/28 00:58:43    720s] #       82e91917b2b8e2b8a64fcfb7d9f964faf0f8c421833284ba72ebc66fcdcdc6facd2bc4ba
[04/28 00:58:43    720s] #       a95df5738219e421b6b4bf842e98168289917617bf010a62db19c85fbcb7bd84d2b02b6d
[04/28 00:58:43    720s] #       f843b67b5736f506b6665776369ed05814c7785f4db100ce20af5d3495697b19c1d898b2
[04/28 00:58:43    720s] #       8222137348ad208bfecd5b5fedc17a12f451b76658cfa2e0a3a66788c9f111c5f551b389
[04/28 00:58:43    720s] #       4c94380e1f97ae2569219e4418d735fd2d73f290f08b5249107aaed96141beb3be8cfda4
[04/28 00:58:43    720s] #       527415df9a86eda3a2e6500eff29348086ec5d24a2f4e1facd676c4d333caad614e7bc1b
[04/28 00:58:43    720s] #       a438729112c20f6a936f81eafd035aa834c44f9fcc3174f6052f8d5c86
[04/28 00:58:43    720s] #
[04/28 00:58:43    720s] #Skip comparing routing design signature in db-snapshot flow
[04/28 00:58:43    720s] ### Time Record (Detail Routing) is installed.
[04/28 00:58:43    720s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[04/28 00:58:43    720s] #
[04/28 00:58:43    720s] #Start Detail Routing..
[04/28 00:58:43    720s] #start initial detail routing ...
[04/28 00:58:43    720s] ### Design has 1 dirty net
[04/28 00:58:49    726s] ### Routing stats: routing = 89.32% drc-check-only = 3.03%
[04/28 00:58:49    726s] #   number of violations = 6
[04/28 00:58:49    726s] #
[04/28 00:58:49    726s] #    By Layer and Type :
[04/28 00:58:49    726s] #	          Short   CutSpc   Totals
[04/28 00:58:49    726s] #	Metal1        0        0        0
[04/28 00:58:49    726s] #	Metal2        1        2        3
[04/28 00:58:49    726s] #	Metal3        3        0        3
[04/28 00:58:49    726s] #	Totals        4        2        6
[04/28 00:58:49    726s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1841.48 (MB), peak = 2197.52 (MB)
[04/28 00:58:49    726s] #start 1st optimization iteration ...
[04/28 00:58:49    726s] ### Routing stats: routing = 89.32% drc-check-only = 3.03%
[04/28 00:58:49    726s] #   number of violations = 0
[04/28 00:58:49    726s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1849.25 (MB), peak = 2197.52 (MB)
[04/28 00:58:49    726s] #Complete Detail Routing.
[04/28 00:58:49    726s] #Total wire length = 10426 um.
[04/28 00:58:49    726s] #Total half perimeter of net bounding box = 634 um.
[04/28 00:58:49    726s] #Total wire length on LAYER Metal1 = 6 um.
[04/28 00:58:49    726s] #Total wire length on LAYER Metal2 = 4906 um.
[04/28 00:58:49    726s] #Total wire length on LAYER Metal3 = 5259 um.
[04/28 00:58:49    726s] #Total wire length on LAYER Metal4 = 256 um.
[04/28 00:58:49    726s] #Total wire length on LAYER Metal5 = 0 um.
[04/28 00:58:49    726s] #Total wire length on LAYER Metal6 = 0 um.
[04/28 00:58:49    726s] #Total wire length on LAYER Metal7 = 0 um.
[04/28 00:58:49    726s] #Total wire length on LAYER Metal8 = 0 um.
[04/28 00:58:49    726s] #Total wire length on LAYER Metal9 = 0 um.
[04/28 00:58:49    726s] #Total wire length on LAYER Metal10 = 0 um.
[04/28 00:58:49    726s] #Total wire length on LAYER Metal11 = 0 um.
[04/28 00:58:49    726s] #Total number of vias = 5784
[04/28 00:58:49    726s] #Up-Via Summary (total 5784):
[04/28 00:58:49    726s] #           
[04/28 00:58:49    726s] #-----------------------
[04/28 00:58:49    726s] # Metal1           2841
[04/28 00:58:49    726s] # Metal2           2863
[04/28 00:58:49    726s] # Metal3             80
[04/28 00:58:49    726s] #-----------------------
[04/28 00:58:49    726s] #                  5784 
[04/28 00:58:49    726s] #
[04/28 00:58:49    726s] #Total number of DRC violations = 0
[04/28 00:58:49    726s] ### Time Record (Detail Routing) is uninstalled.
[04/28 00:58:49    726s] #Cpu time = 00:00:06
[04/28 00:58:49    726s] #Elapsed time = 00:00:06
[04/28 00:58:49    726s] #Increased memory = 9.57 (MB)
[04/28 00:58:49    726s] #Total memory = 1849.26 (MB)
[04/28 00:58:49    726s] #Peak memory = 2197.52 (MB)
[04/28 00:58:49    726s] #Skip updating routing design signature in db-snapshot flow
[04/28 00:58:49    726s] #route_detail Statistics:
[04/28 00:58:49    726s] #Cpu time = 00:00:06
[04/28 00:58:49    726s] #Elapsed time = 00:00:06
[04/28 00:58:49    726s] #Increased memory = 9.66 (MB)
[04/28 00:58:49    726s] #Total memory = 1849.26 (MB)
[04/28 00:58:49    726s] #Peak memory = 2197.52 (MB)
[04/28 00:58:49    726s] ### Time Record (DB Export) is installed.
[04/28 00:58:49    726s] ### export design design signature (10): route=1286993851 fixed_route=59947815 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1745954788 dirty_area=0 del_dirty_area=0 cell=1366993478 placement=941759343 pin_access=1887414719 inst_pattern=1 via=610195162 routing_via=995836026
[04/28 00:58:49    726s] ### Time Record (DB Export) is uninstalled.
[04/28 00:58:49    726s] ### Time Record (Post Callback) is installed.
[04/28 00:58:49    726s] ### Time Record (Post Callback) is uninstalled.
[04/28 00:58:49    726s] #
[04/28 00:58:49    726s] #route_global_detail statistics:
[04/28 00:58:49    726s] #Cpu time = 00:00:15
[04/28 00:58:49    726s] #Elapsed time = 00:00:15
[04/28 00:58:49    726s] #Increased memory = 69.25 (MB)
[04/28 00:58:49    726s] #Total memory = 1858.05 (MB)
[04/28 00:58:49    726s] #Peak memory = 2197.52 (MB)
[04/28 00:58:49    726s] #Number of warnings = 0
[04/28 00:58:49    726s] #Total number of warnings = 0
[04/28 00:58:49    726s] #Number of fails = 0
[04/28 00:58:49    726s] #Total number of fails = 0
[04/28 00:58:49    726s] #Complete route_global_detail on Mon Apr 28 00:58:49 2025
[04/28 00:58:49    726s] #
[04/28 00:58:49    726s] ### Time Record (route_global_detail) is uninstalled.
[04/28 00:58:49    726s] ### 
[04/28 00:58:49    726s] ###   Scalability Statistics
[04/28 00:58:49    726s] ### 
[04/28 00:58:49    726s] ### --------------------------------+----------------+----------------+----------------+
[04/28 00:58:49    726s] ###   route_global_detail           |        cpu time|    elapsed time|     scalability|
[04/28 00:58:49    726s] ### --------------------------------+----------------+----------------+----------------+
[04/28 00:58:49    726s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[04/28 00:58:49    726s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[04/28 00:58:49    726s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[04/28 00:58:49    726s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[04/28 00:58:49    726s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[04/28 00:58:49    726s] ###   Cell Pin Access               |        00:00:04|        00:00:04|             1.0|
[04/28 00:58:49    726s] ###   Data Preparation              |        00:00:02|        00:00:02|             1.0|
[04/28 00:58:49    726s] ###   Detail Routing                |        00:00:06|        00:00:06|             1.0|
[04/28 00:58:49    726s] ###   Line Assignment               |        00:00:01|        00:00:01|             1.0|
[04/28 00:58:49    726s] ###   Entire Command                |        00:00:15|        00:00:15|             1.0|
[04/28 00:58:49    726s] ### --------------------------------+----------------+----------------+----------------+
[04/28 00:58:49    726s] ### 
[04/28 00:58:49    726s]         NanoRoute done. (took cpu=0:00:14.7 real=0:00:14.7)
[04/28 00:58:49    726s]       Clock detailed routing done.
[04/28 00:58:49    726s] Skipping check of guided vs. routed net lengths.
[04/28 00:58:50    726s] Set FIXED routing status on 1 net(s)
[04/28 00:58:50    726s]       Route Remaining Unrouted Nets...
[04/28 00:58:50    726s] Running route_early_global to complete any remaining unrouted nets.
[04/28 00:58:50    726s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2621.8M, EPOCH TIME: 1745816330.002005
[04/28 00:58:50    726s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:58:50    726s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:58:50    726s] All LLGs are deleted
[04/28 00:58:50    726s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:58:50    726s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:58:50    726s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2621.8M, EPOCH TIME: 1745816330.002182
[04/28 00:58:50    726s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2621.8M, EPOCH TIME: 1745816330.002270
[04/28 00:58:50    726s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:2621.8M, EPOCH TIME: 1745816330.002694
[04/28 00:58:50    726s] {MMLU 0 0 29588}
[04/28 00:58:50    726s] ### Creating LA Mngr. totSessionCpu=0:12:07 mem=2621.8M
[04/28 00:58:50    726s] ### Creating LA Mngr, finished. totSessionCpu=0:12:07 mem=2621.8M
[04/28 00:58:50    726s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2621.84 MB )
[04/28 00:58:50    726s] (I)      ==================== Layers =====================
[04/28 00:58:50    726s] (I)      +-----+----+---------+---------+--------+-------+
[04/28 00:58:50    726s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[04/28 00:58:50    726s] (I)      +-----+----+---------+---------+--------+-------+
[04/28 00:58:50    726s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[04/28 00:58:50    726s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[04/28 00:58:50    726s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[04/28 00:58:50    726s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[04/28 00:58:50    726s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[04/28 00:58:50    726s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[04/28 00:58:50    726s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[04/28 00:58:50    726s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[04/28 00:58:50    726s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[04/28 00:58:50    726s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[04/28 00:58:50    726s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[04/28 00:58:50    726s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[04/28 00:58:50    726s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[04/28 00:58:50    726s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[04/28 00:58:50    726s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[04/28 00:58:50    726s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[04/28 00:58:50    726s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[04/28 00:58:50    726s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[04/28 00:58:50    726s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[04/28 00:58:50    726s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[04/28 00:58:50    726s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[04/28 00:58:50    726s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[04/28 00:58:50    726s] (I)      +-----+----+---------+---------+--------+-------+
[04/28 00:58:50    726s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[04/28 00:58:50    726s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[04/28 00:58:50    726s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[04/28 00:58:50    726s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[04/28 00:58:50    726s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[04/28 00:58:50    726s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[04/28 00:58:50    726s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[04/28 00:58:50    726s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[04/28 00:58:50    726s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[04/28 00:58:50    726s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[04/28 00:58:50    726s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[04/28 00:58:50    726s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[04/28 00:58:50    726s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[04/28 00:58:50    726s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[04/28 00:58:50    726s] (I)      +-----+----+---------+---------+--------+-------+
[04/28 00:58:50    726s] (I)      Started Import and model ( Curr Mem: 2621.84 MB )
[04/28 00:58:50    726s] (I)      Default pattern map key = tpu_top_default.
[04/28 00:58:50    727s] (I)      == Non-default Options ==
[04/28 00:58:50    727s] (I)      Maximum routing layer                              : 11
[04/28 00:58:50    727s] (I)      Number of threads                                  : 1
[04/28 00:58:50    727s] (I)      Method to set GCell size                           : row
[04/28 00:58:50    727s] (I)      Counted 109417 PG shapes. We will not process PG shapes layer by layer.
[04/28 00:58:50    727s] (I)      Use row-based GCell size
[04/28 00:58:50    727s] (I)      Use row-based GCell align
[04/28 00:58:50    727s] (I)      layer 0 area = 80000
[04/28 00:58:50    727s] (I)      layer 1 area = 80000
[04/28 00:58:50    727s] (I)      layer 2 area = 80000
[04/28 00:58:50    727s] (I)      layer 3 area = 80000
[04/28 00:58:50    727s] (I)      layer 4 area = 80000
[04/28 00:58:50    727s] (I)      layer 5 area = 80000
[04/28 00:58:50    727s] (I)      layer 6 area = 80000
[04/28 00:58:50    727s] (I)      layer 7 area = 80000
[04/28 00:58:50    727s] (I)      layer 8 area = 80000
[04/28 00:58:50    727s] (I)      layer 9 area = 400000
[04/28 00:58:50    727s] (I)      layer 10 area = 400000
[04/28 00:58:50    727s] (I)      GCell unit size   : 3420
[04/28 00:58:50    727s] (I)      GCell multiplier  : 1
[04/28 00:58:50    727s] (I)      GCell row height  : 3420
[04/28 00:58:50    727s] (I)      Actual row height : 3420
[04/28 00:58:50    727s] (I)      GCell align ref   : 20000 20140
[04/28 00:58:50    727s] [NR-eGR] Track table information for default rule: 
[04/28 00:58:50    727s] [NR-eGR] Metal1 has single uniform track structure
[04/28 00:58:50    727s] [NR-eGR] Metal2 has single uniform track structure
[04/28 00:58:50    727s] [NR-eGR] Metal3 has single uniform track structure
[04/28 00:58:50    727s] [NR-eGR] Metal4 has single uniform track structure
[04/28 00:58:50    727s] [NR-eGR] Metal5 has single uniform track structure
[04/28 00:58:50    727s] [NR-eGR] Metal6 has single uniform track structure
[04/28 00:58:50    727s] [NR-eGR] Metal7 has single uniform track structure
[04/28 00:58:50    727s] [NR-eGR] Metal8 has single uniform track structure
[04/28 00:58:50    727s] [NR-eGR] Metal9 has single uniform track structure
[04/28 00:58:50    727s] [NR-eGR] Metal10 has single uniform track structure
[04/28 00:58:50    727s] [NR-eGR] Metal11 has single uniform track structure
[04/28 00:58:50    727s] (I)      ================== Default via ===================
[04/28 00:58:50    727s] (I)      +----+------------------+------------------------+
[04/28 00:58:50    727s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[04/28 00:58:50    727s] (I)      +----+------------------+------------------------+
[04/28 00:58:50    727s] (I)      |  1 |    3  M2_M1_VH   |    7  M2_M1_1x2_HV_N   |
[04/28 00:58:50    727s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[04/28 00:58:50    727s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[04/28 00:58:50    727s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[04/28 00:58:50    727s] (I)      |  5 |   41  M6_M5_VH   |   47  M6_M5_1x2_HV_N   |
[04/28 00:58:50    727s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[04/28 00:58:50    727s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N   |
[04/28 00:58:50    727s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[04/28 00:58:50    727s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[04/28 00:58:50    727s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[04/28 00:58:50    727s] (I)      +----+------------------+------------------------+
[04/28 00:58:50    727s] [NR-eGR] Read 205543 PG shapes
[04/28 00:58:50    727s] [NR-eGR] Read 0 clock shapes
[04/28 00:58:50    727s] [NR-eGR] Read 0 other shapes
[04/28 00:58:50    727s] [NR-eGR] #Routing Blockages  : 0
[04/28 00:58:50    727s] [NR-eGR] #Instance Blockages : 0
[04/28 00:58:50    727s] [NR-eGR] #PG Blockages       : 205543
[04/28 00:58:50    727s] [NR-eGR] #Halo Blockages     : 0
[04/28 00:58:50    727s] [NR-eGR] #Boundary Blockages : 0
[04/28 00:58:50    727s] [NR-eGR] #Clock Blockages    : 0
[04/28 00:58:50    727s] [NR-eGR] #Other Blockages    : 0
[04/28 00:58:50    727s] (I)      Design has 0 blackboxes considered as all layer blockages.
[04/28 00:58:50    727s] [NR-eGR] Num Prerouted Nets = 1  Num Prerouted Wires = 5782
[04/28 00:58:50    727s] [NR-eGR] Read 29588 nets ( ignored 1 )
[04/28 00:58:50    727s] (I)      early_global_route_priority property id does not exist.
[04/28 00:58:50    727s] (I)      Read Num Blocks=205543  Num Prerouted Wires=5782  Num CS=0
[04/28 00:58:50    727s] (I)      Layer 1 (V) : #blockages 24104 : #preroutes 4813
[04/28 00:58:50    727s] (I)      Layer 2 (H) : #blockages 24104 : #preroutes 942
[04/28 00:58:50    727s] (I)      Layer 3 (V) : #blockages 24104 : #preroutes 27
[04/28 00:58:50    727s] (I)      Layer 4 (H) : #blockages 24104 : #preroutes 0
[04/28 00:58:50    727s] (I)      Layer 5 (V) : #blockages 24104 : #preroutes 0
[04/28 00:58:50    727s] (I)      Layer 6 (H) : #blockages 24104 : #preroutes 0
[04/28 00:58:50    727s] (I)      Layer 7 (V) : #blockages 24104 : #preroutes 0
[04/28 00:58:50    727s] (I)      Layer 8 (H) : #blockages 24104 : #preroutes 0
[04/28 00:58:50    727s] (I)      Layer 9 (V) : #blockages 12445 : #preroutes 0
[04/28 00:58:50    727s] (I)      Layer 10 (H) : #blockages 266 : #preroutes 0
[04/28 00:58:50    727s] (I)      Number of ignored nets                =      1
[04/28 00:58:50    727s] (I)      Number of connected nets              =      0
[04/28 00:58:50    727s] (I)      Number of fixed nets                  =      1.  Ignored: Yes
[04/28 00:58:50    727s] (I)      Number of clock nets                  =      1.  Ignored: No
[04/28 00:58:50    727s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[04/28 00:58:50    727s] (I)      Number of special nets                =      0.  Ignored: Yes
[04/28 00:58:50    727s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[04/28 00:58:50    727s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[04/28 00:58:50    727s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[04/28 00:58:50    727s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[04/28 00:58:50    727s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/28 00:58:50    727s] (I)      Ndr track 0 does not exist
[04/28 00:58:50    727s] (I)      ---------------------Grid Graph Info--------------------
[04/28 00:58:50    727s] (I)      Routing area        : (0, 0) - (672800, 666140)
[04/28 00:58:50    727s] (I)      Core area           : (20000, 20140) - (652800, 646000)
[04/28 00:58:50    727s] (I)      Site width          :   400  (dbu)
[04/28 00:58:50    727s] (I)      Row height          :  3420  (dbu)
[04/28 00:58:50    727s] (I)      GCell row height    :  3420  (dbu)
[04/28 00:58:50    727s] (I)      GCell width         :  3420  (dbu)
[04/28 00:58:50    727s] (I)      GCell height        :  3420  (dbu)
[04/28 00:58:50    727s] (I)      Grid                :   196   194    11
[04/28 00:58:50    727s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[04/28 00:58:50    727s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[04/28 00:58:50    727s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[04/28 00:58:50    727s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[04/28 00:58:50    727s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[04/28 00:58:50    727s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[04/28 00:58:50    727s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[04/28 00:58:50    727s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200  1330
[04/28 00:58:50    727s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[04/28 00:58:50    727s] (I)      Total num of tracks :  1753  1682  1753  1682  1753  1682  1753  1682  1753   672   700
[04/28 00:58:50    727s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[04/28 00:58:50    727s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[04/28 00:58:50    727s] (I)      --------------------------------------------------------
[04/28 00:58:50    727s] 
[04/28 00:58:50    727s] [NR-eGR] ============ Routing rule table ============
[04/28 00:58:50    727s] [NR-eGR] Rule id: 0  Nets: 29587
[04/28 00:58:50    727s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[04/28 00:58:50    727s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[04/28 00:58:50    727s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[04/28 00:58:50    727s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[04/28 00:58:50    727s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[04/28 00:58:50    727s] [NR-eGR] ========================================
[04/28 00:58:50    727s] [NR-eGR] 
[04/28 00:58:50    727s] (I)      =============== Blocked Tracks ===============
[04/28 00:58:50    727s] (I)      +-------+---------+----------+---------------+
[04/28 00:58:50    727s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[04/28 00:58:50    727s] (I)      +-------+---------+----------+---------------+
[04/28 00:58:50    727s] (I)      |     1 |       0 |        0 |         0.00% |
[04/28 00:58:50    727s] (I)      |     2 |  326308 |    73784 |        22.61% |
[04/28 00:58:50    727s] (I)      |     3 |  343588 |    30360 |         8.84% |
[04/28 00:58:50    727s] (I)      |     4 |  326308 |    73784 |        22.61% |
[04/28 00:58:50    727s] (I)      |     5 |  343588 |    30360 |         8.84% |
[04/28 00:58:50    727s] (I)      |     6 |  326308 |    73784 |        22.61% |
[04/28 00:58:50    727s] (I)      |     7 |  343588 |    30360 |         8.84% |
[04/28 00:58:50    727s] (I)      |     8 |  326308 |    73784 |        22.61% |
[04/28 00:58:50    727s] (I)      |     9 |  343588 |    31464 |         9.16% |
[04/28 00:58:50    727s] (I)      |    10 |  130368 |    37453 |        28.73% |
[04/28 00:58:50    727s] (I)      |    11 |  137200 |     1880 |         1.37% |
[04/28 00:58:50    727s] (I)      +-------+---------+----------+---------------+
[04/28 00:58:50    727s] (I)      Finished Import and model ( CPU: 0.22 sec, Real: 0.23 sec, Curr Mem: 2641.94 MB )
[04/28 00:58:50    727s] (I)      Reset routing kernel
[04/28 00:58:50    727s] (I)      Started Global Routing ( Curr Mem: 2641.94 MB )
[04/28 00:58:50    727s] (I)      totalPins=88623  totalGlobalPin=83752 (94.50%)
[04/28 00:58:50    727s] (I)      total 2D Cap : 2742485 = (1438962 H, 1303523 V)
[04/28 00:58:50    727s] (I)      
[04/28 00:58:50    727s] (I)      [04/28 00:58:50    727s] [NR-eGR] Layer group 1: route 29587 net(s) in layer range [2, 11]
============  Phase 1a Route ============
[04/28 00:58:50    727s] (I)      Usage: 237147 = (119198 H, 117949 V) = (8.28% H, 9.05% V) = (2.038e+05um H, 2.017e+05um V)
[04/28 00:58:50    727s] (I)      
[04/28 00:58:50    727s] (I)      ============  Phase 1b Route ============
[04/28 00:58:50    727s] (I)      Usage: 237147 = (119198 H, 117949 V) = (8.28% H, 9.05% V) = (2.038e+05um H, 2.017e+05um V)
[04/28 00:58:50    727s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.055214e+05um
[04/28 00:58:50    727s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[04/28 00:58:50    727s] (I)      Congestion threshold : each 60.00, sum 90.00
[04/28 00:58:50    727s] (I)      
[04/28 00:58:50    727s] (I)      ============  Phase 1c Route ============
[04/28 00:58:50    727s] (I)      Usage: 237147 = (119198 H, 117949 V) = (8.28% H, 9.05% V) = (2.038e+05um H, 2.017e+05um V)
[04/28 00:58:50    727s] (I)      
[04/28 00:58:50    727s] (I)      ============  Phase 1d Route ============
[04/28 00:58:50    727s] (I)      Usage: 237147 = (119198 H, 117949 V) = (8.28% H, 9.05% V) = (2.038e+05um H, 2.017e+05um V)
[04/28 00:58:50    727s] (I)      
[04/28 00:58:50    727s] (I)      ============  Phase 1e Route ============
[04/28 00:58:50    727s] (I)      Usage: 237147 = (119198 H, 117949 V) = (8.28% H, 9.05% V) = (2.038e+05um H, 2.017e+05um V)
[04/28 00:58:50    727s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.055214e+05um
[04/28 00:58:50    727s] (I)      
[04/28 00:58:50    727s] (I)      ============  Phase 1l Route ============
[04/28 00:58:50    727s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[04/28 00:58:50    727s] (I)      Layer  2:     304704     99950        10           0      323429    ( 0.00%) 
[04/28 00:58:50    727s] (I)      Layer  3:     328081     95587         1           0      340470    ( 0.00%) 
[04/28 00:58:50    727s] (I)      Layer  4:     304704     53169         0           0      323429    ( 0.00%) 
[04/28 00:58:50    727s] (I)      Layer  5:     328081     27689         0           0      340470    ( 0.00%) 
[04/28 00:58:50    727s] (I)      Layer  6:     304704      4216         0           0      323429    ( 0.00%) 
[04/28 00:58:50    727s] (I)      Layer  7:     328081      2855         0           0      340470    ( 0.00%) 
[04/28 00:58:50    727s] (I)      Layer  8:     304704         8         0           0      323429    ( 0.00%) 
[04/28 00:58:50    727s] (I)      Layer  9:     327627        53         0           0      340470    ( 0.00%) 
[04/28 00:58:50    727s] (I)      Layer 10:      92243         0         0        6327      123045    ( 4.89%) 
[04/28 00:58:50    727s] (I)      Layer 11:     134620         0         0         673      135515    ( 0.49%) 
[04/28 00:58:50    727s] (I)      Total:       2757549    283527        11        7000     2914154    ( 0.24%) 
[04/28 00:58:50    727s] (I)      
[04/28 00:58:50    727s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/28 00:58:50    727s] [NR-eGR]                        OverCon            
[04/28 00:58:50    727s] [NR-eGR]                         #Gcell     %Gcell
[04/28 00:58:50    727s] [NR-eGR]        Layer             (1-2)    OverCon
[04/28 00:58:50    727s] [NR-eGR] ----------------------------------------------
[04/28 00:58:50    727s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[04/28 00:58:50    727s] [NR-eGR]  Metal2 ( 2)         9( 0.02%)   ( 0.02%) 
[04/28 00:58:50    727s] [NR-eGR]  Metal3 ( 3)         1( 0.00%)   ( 0.00%) 
[04/28 00:58:50    727s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[04/28 00:58:50    727s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[04/28 00:58:50    727s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[04/28 00:58:50    727s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[04/28 00:58:50    727s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[04/28 00:58:50    727s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[04/28 00:58:50    727s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[04/28 00:58:50    727s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[04/28 00:58:50    727s] [NR-eGR] ----------------------------------------------
[04/28 00:58:50    727s] [NR-eGR]        Total        10( 0.00%)   ( 0.00%) 
[04/28 00:58:50    727s] [NR-eGR] 
[04/28 00:58:50    727s] (I)      Finished Global Routing ( CPU: 0.37 sec, Real: 0.38 sec, Curr Mem: 2641.94 MB )
[04/28 00:58:50    727s] (I)      total 2D Cap : 2780310 = (1455947 H, 1324363 V)
[04/28 00:58:50    727s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[04/28 00:58:50    727s] (I)      ============= Track Assignment ============
[04/28 00:58:50    727s] (I)      Started Track Assignment (1T) ( Curr Mem: 2641.94 MB )
[04/28 00:58:50    727s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[04/28 00:58:50    727s] (I)      Run Multi-thread track assignment
[04/28 00:58:50    727s] (I)      Finished Track Assignment (1T) ( CPU: 0.27 sec, Real: 0.26 sec, Curr Mem: 2641.94 MB )
[04/28 00:58:50    727s] (I)      Started Export ( Curr Mem: 2641.94 MB )
[04/28 00:58:51    728s] [NR-eGR]                  Length (um)    Vias 
[04/28 00:58:51    728s] [NR-eGR] -------------------------------------
[04/28 00:58:51    728s] [NR-eGR]  Metal1   (1H)             6   90888 
[04/28 00:58:51    728s] [NR-eGR]  Metal2   (2V)        127014  129349 
[04/28 00:58:51    728s] [NR-eGR]  Metal3   (3H)        164890   11915 
[04/28 00:58:51    728s] [NR-eGR]  Metal4   (4V)         89271    4242 
[04/28 00:58:51    728s] [NR-eGR]  Metal5   (5H)         47169     560 
[04/28 00:58:51    728s] [NR-eGR]  Metal6   (6V)          7057     326 
[04/28 00:58:51    728s] [NR-eGR]  Metal7   (7H)          4904      14 
[04/28 00:58:51    728s] [NR-eGR]  Metal8   (8V)             8      13 
[04/28 00:58:51    728s] [NR-eGR]  Metal9   (9H)            92       0 
[04/28 00:58:51    728s] [NR-eGR]  Metal10  (10V)            0       0 
[04/28 00:58:51    728s] [NR-eGR]  Metal11  (11H)            0       0 
[04/28 00:58:51    728s] [NR-eGR] -------------------------------------
[04/28 00:58:51    728s] [NR-eGR]           Total       440411  237307 
[04/28 00:58:51    728s] [NR-eGR] --------------------------------------------------------------------------
[04/28 00:58:51    728s] [NR-eGR] Total half perimeter of net bounding box: 375422um
[04/28 00:58:51    728s] [NR-eGR] Total length: 440411um, number of vias: 237307
[04/28 00:58:51    728s] [NR-eGR] --------------------------------------------------------------------------
[04/28 00:58:51    728s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[04/28 00:58:51    728s] [NR-eGR] --------------------------------------------------------------------------
[04/28 00:58:51    728s] (I)      Finished Export ( CPU: 0.26 sec, Real: 0.27 sec, Curr Mem: 2641.94 MB )
[04/28 00:58:51    728s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.17 sec, Real: 1.18 sec, Curr Mem: 2635.94 MB )
[04/28 00:58:51    728s] (I)      ===================================== Runtime Summary ======================================
[04/28 00:58:51    728s] (I)       Step                                         %       Start      Finish      Real       CPU 
[04/28 00:58:51    728s] (I)      --------------------------------------------------------------------------------------------
[04/28 00:58:51    728s] (I)       Early Global Route kernel              100.00%  673.46 sec  674.63 sec  1.18 sec  1.17 sec 
[04/28 00:58:51    728s] (I)       +-Import and model                      19.35%  673.46 sec  673.69 sec  0.23 sec  0.22 sec 
[04/28 00:58:51    728s] (I)       | +-Create place DB                      7.32%  673.46 sec  673.55 sec  0.09 sec  0.08 sec 
[04/28 00:58:51    728s] (I)       | | +-Import place data                  7.31%  673.46 sec  673.55 sec  0.09 sec  0.08 sec 
[04/28 00:58:51    728s] (I)       | | | +-Read instances and placement     1.86%  673.46 sec  673.48 sec  0.02 sec  0.02 sec 
[04/28 00:58:51    728s] (I)       | | | +-Read nets                        5.41%  673.48 sec  673.55 sec  0.06 sec  0.06 sec 
[04/28 00:58:51    728s] (I)       | +-Create route DB                     10.79%  673.55 sec  673.67 sec  0.13 sec  0.13 sec 
[04/28 00:58:51    728s] (I)       | | +-Import route data (1T)            10.76%  673.55 sec  673.67 sec  0.13 sec  0.13 sec 
[04/28 00:58:51    728s] (I)       | | | +-Read blockages ( Layer 2-11 )    3.35%  673.56 sec  673.60 sec  0.04 sec  0.04 sec 
[04/28 00:58:51    728s] (I)       | | | | +-Read routing blockages         0.00%  673.56 sec  673.56 sec  0.00 sec  0.00 sec 
[04/28 00:58:51    728s] (I)       | | | | +-Read instance blockages        0.50%  673.56 sec  673.57 sec  0.01 sec  0.01 sec 
[04/28 00:58:51    728s] (I)       | | | | +-Read PG blockages              2.48%  673.57 sec  673.60 sec  0.03 sec  0.03 sec 
[04/28 00:58:51    728s] (I)       | | | | +-Read clock blockages           0.03%  673.60 sec  673.60 sec  0.00 sec  0.00 sec 
[04/28 00:58:51    728s] (I)       | | | | +-Read other blockages           0.03%  673.60 sec  673.60 sec  0.00 sec  0.00 sec 
[04/28 00:58:51    728s] (I)       | | | | +-Read halo blockages            0.05%  673.60 sec  673.60 sec  0.00 sec  0.00 sec 
[04/28 00:58:51    728s] (I)       | | | | +-Read boundary cut boxes        0.00%  673.60 sec  673.60 sec  0.00 sec  0.00 sec 
[04/28 00:58:51    728s] (I)       | | | +-Read blackboxes                  0.00%  673.60 sec  673.60 sec  0.00 sec  0.00 sec 
[04/28 00:58:51    728s] (I)       | | | +-Read prerouted                   0.39%  673.60 sec  673.60 sec  0.00 sec  0.00 sec 
[04/28 00:58:51    728s] (I)       | | | +-Read unlegalized nets            0.39%  673.60 sec  673.61 sec  0.00 sec  0.02 sec 
[04/28 00:58:51    728s] (I)       | | | +-Read nets                        0.70%  673.61 sec  673.62 sec  0.01 sec  0.00 sec 
[04/28 00:58:51    728s] (I)       | | | +-Set up via pillars               0.02%  673.62 sec  673.62 sec  0.00 sec  0.00 sec 
[04/28 00:58:51    728s] (I)       | | | +-Initialize 3D grid graph         0.06%  673.62 sec  673.62 sec  0.00 sec  0.00 sec 
[04/28 00:58:51    728s] (I)       | | | +-Model blockage capacity          3.99%  673.62 sec  673.67 sec  0.05 sec  0.04 sec 
[04/28 00:58:51    728s] (I)       | | | | +-Initialize 3D capacity         3.72%  673.62 sec  673.67 sec  0.04 sec  0.04 sec 
[04/28 00:58:51    728s] (I)       | +-Read aux data                        0.00%  673.67 sec  673.67 sec  0.00 sec  0.00 sec 
[04/28 00:58:51    728s] (I)       | +-Others data preparation              0.15%  673.67 sec  673.68 sec  0.00 sec  0.00 sec 
[04/28 00:58:51    728s] (I)       | +-Create route kernel                  0.76%  673.68 sec  673.68 sec  0.01 sec  0.01 sec 
[04/28 00:58:51    728s] (I)       +-Global Routing                        32.28%  673.69 sec  674.07 sec  0.38 sec  0.37 sec 
[04/28 00:58:51    728s] (I)       | +-Initialization                       1.02%  673.69 sec  673.70 sec  0.01 sec  0.01 sec 
[04/28 00:58:51    728s] (I)       | +-Net group 1                         29.51%  673.70 sec  674.05 sec  0.35 sec  0.35 sec 
[04/28 00:58:51    728s] (I)       | | +-Generate topology                  1.74%  673.70 sec  673.72 sec  0.02 sec  0.02 sec 
[04/28 00:58:51    728s] (I)       | | +-Phase 1a                           6.36%  673.73 sec  673.80 sec  0.07 sec  0.08 sec 
[04/28 00:58:51    728s] (I)       | | | +-Pattern routing (1T)             5.47%  673.73 sec  673.79 sec  0.06 sec  0.07 sec 
[04/28 00:58:51    728s] (I)       | | | +-Add via demand to 2D             0.79%  673.79 sec  673.80 sec  0.01 sec  0.01 sec 
[04/28 00:58:51    728s] (I)       | | +-Phase 1b                           0.03%  673.80 sec  673.80 sec  0.00 sec  0.00 sec 
[04/28 00:58:51    728s] (I)       | | +-Phase 1c                           0.00%  673.80 sec  673.80 sec  0.00 sec  0.00 sec 
[04/28 00:58:51    728s] (I)       | | +-Phase 1d                           0.00%  673.80 sec  673.80 sec  0.00 sec  0.00 sec 
[04/28 00:58:51    728s] (I)       | | +-Phase 1e                           0.02%  673.80 sec  673.80 sec  0.00 sec  0.00 sec 
[04/28 00:58:51    728s] (I)       | | | +-Route legalization               0.00%  673.80 sec  673.80 sec  0.00 sec  0.00 sec 
[04/28 00:58:51    728s] (I)       | | +-Phase 1l                          20.70%  673.80 sec  674.05 sec  0.24 sec  0.24 sec 
[04/28 00:58:51    728s] (I)       | | | +-Layer assignment (1T)           20.39%  673.81 sec  674.05 sec  0.24 sec  0.24 sec 
[04/28 00:58:51    728s] (I)       | +-Clean cong LA                        0.00%  674.05 sec  674.05 sec  0.00 sec  0.00 sec 
[04/28 00:58:51    728s] (I)       +-Export 3D cong map                     0.80%  674.07 sec  674.08 sec  0.01 sec  0.01 sec 
[04/28 00:58:51    728s] (I)       | +-Export 2D cong map                   0.06%  674.08 sec  674.08 sec  0.00 sec  0.00 sec 
[04/28 00:58:51    728s] (I)       +-Extract Global 3D Wires                0.46%  674.08 sec  674.08 sec  0.01 sec  0.01 sec 
[04/28 00:58:51    728s] (I)       +-Track Assignment (1T)                 22.27%  674.08 sec  674.35 sec  0.26 sec  0.27 sec 
[04/28 00:58:51    728s] (I)       | +-Initialization                       0.12%  674.08 sec  674.09 sec  0.00 sec  0.00 sec 
[04/28 00:58:51    728s] (I)       | +-Track Assignment Kernel             21.72%  674.09 sec  674.34 sec  0.26 sec  0.26 sec 
[04/28 00:58:51    728s] (I)       | +-Free Memory                          0.01%  674.35 sec  674.35 sec  0.00 sec  0.00 sec 
[04/28 00:58:51    728s] (I)       +-Export                                23.14%  674.35 sec  674.62 sec  0.27 sec  0.26 sec 
[04/28 00:58:51    728s] (I)       | +-Export DB wires                     13.19%  674.35 sec  674.50 sec  0.16 sec  0.15 sec 
[04/28 00:58:51    728s] (I)       | | +-Export all nets                    9.76%  674.36 sec  674.47 sec  0.11 sec  0.10 sec 
[04/28 00:58:51    728s] (I)       | | +-Set wire vias                      2.59%  674.47 sec  674.50 sec  0.03 sec  0.03 sec 
[04/28 00:58:51    728s] (I)       | +-Report wirelength                    4.12%  674.50 sec  674.55 sec  0.05 sec  0.04 sec 
[04/28 00:58:51    728s] (I)       | +-Update net boxes                     5.77%  674.55 sec  674.62 sec  0.07 sec  0.07 sec 
[04/28 00:58:51    728s] (I)       | +-Update timing                        0.00%  674.62 sec  674.62 sec  0.00 sec  0.00 sec 
[04/28 00:58:51    728s] (I)       +-Postprocess design                     0.71%  674.62 sec  674.63 sec  0.01 sec  0.01 sec 
[04/28 00:58:51    728s] (I)      ===================== Summary by functions =====================
[04/28 00:58:51    728s] (I)       Lv  Step                                 %      Real       CPU 
[04/28 00:58:51    728s] (I)      ----------------------------------------------------------------
[04/28 00:58:51    728s] (I)        0  Early Global Route kernel      100.00%  1.18 sec  1.17 sec 
[04/28 00:58:51    728s] (I)        1  Global Routing                  32.28%  0.38 sec  0.37 sec 
[04/28 00:58:51    728s] (I)        1  Export                          23.14%  0.27 sec  0.26 sec 
[04/28 00:58:51    728s] (I)        1  Track Assignment (1T)           22.27%  0.26 sec  0.27 sec 
[04/28 00:58:51    728s] (I)        1  Import and model                19.35%  0.23 sec  0.22 sec 
[04/28 00:58:51    728s] (I)        1  Export 3D cong map               0.80%  0.01 sec  0.01 sec 
[04/28 00:58:51    728s] (I)        1  Postprocess design               0.71%  0.01 sec  0.01 sec 
[04/28 00:58:51    728s] (I)        1  Extract Global 3D Wires          0.46%  0.01 sec  0.01 sec 
[04/28 00:58:51    728s] (I)        2  Net group 1                     29.51%  0.35 sec  0.35 sec 
[04/28 00:58:51    728s] (I)        2  Track Assignment Kernel         21.72%  0.26 sec  0.26 sec 
[04/28 00:58:51    728s] (I)        2  Export DB wires                 13.19%  0.16 sec  0.15 sec 
[04/28 00:58:51    728s] (I)        2  Create route DB                 10.79%  0.13 sec  0.13 sec 
[04/28 00:58:51    728s] (I)        2  Create place DB                  7.32%  0.09 sec  0.08 sec 
[04/28 00:58:51    728s] (I)        2  Update net boxes                 5.77%  0.07 sec  0.07 sec 
[04/28 00:58:51    728s] (I)        2  Report wirelength                4.12%  0.05 sec  0.04 sec 
[04/28 00:58:51    728s] (I)        2  Initialization                   1.15%  0.01 sec  0.01 sec 
[04/28 00:58:51    728s] (I)        2  Create route kernel              0.76%  0.01 sec  0.01 sec 
[04/28 00:58:51    728s] (I)        2  Others data preparation          0.15%  0.00 sec  0.00 sec 
[04/28 00:58:51    728s] (I)        2  Export 2D cong map               0.06%  0.00 sec  0.00 sec 
[04/28 00:58:51    728s] (I)        2  Free Memory                      0.01%  0.00 sec  0.00 sec 
[04/28 00:58:51    728s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[04/28 00:58:51    728s] (I)        2  Update timing                    0.00%  0.00 sec  0.00 sec 
[04/28 00:58:51    728s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[04/28 00:58:51    728s] (I)        3  Phase 1l                        20.70%  0.24 sec  0.24 sec 
[04/28 00:58:51    728s] (I)        3  Import route data (1T)          10.76%  0.13 sec  0.13 sec 
[04/28 00:58:51    728s] (I)        3  Export all nets                  9.76%  0.11 sec  0.10 sec 
[04/28 00:58:51    728s] (I)        3  Import place data                7.31%  0.09 sec  0.08 sec 
[04/28 00:58:51    728s] (I)        3  Phase 1a                         6.36%  0.07 sec  0.08 sec 
[04/28 00:58:51    728s] (I)        3  Set wire vias                    2.59%  0.03 sec  0.03 sec 
[04/28 00:58:51    728s] (I)        3  Generate topology                1.74%  0.02 sec  0.02 sec 
[04/28 00:58:51    728s] (I)        3  Phase 1b                         0.03%  0.00 sec  0.00 sec 
[04/28 00:58:51    728s] (I)        3  Phase 1e                         0.02%  0.00 sec  0.00 sec 
[04/28 00:58:51    728s] (I)        3  Phase 1c                         0.00%  0.00 sec  0.00 sec 
[04/28 00:58:51    728s] (I)        3  Phase 1d                         0.00%  0.00 sec  0.00 sec 
[04/28 00:58:51    728s] (I)        4  Layer assignment (1T)           20.39%  0.24 sec  0.24 sec 
[04/28 00:58:51    728s] (I)        4  Read nets                        6.11%  0.07 sec  0.06 sec 
[04/28 00:58:51    728s] (I)        4  Pattern routing (1T)             5.47%  0.06 sec  0.07 sec 
[04/28 00:58:51    728s] (I)        4  Model blockage capacity          3.99%  0.05 sec  0.04 sec 
[04/28 00:58:51    728s] (I)        4  Read blockages ( Layer 2-11 )    3.35%  0.04 sec  0.04 sec 
[04/28 00:58:51    728s] (I)        4  Read instances and placement     1.86%  0.02 sec  0.02 sec 
[04/28 00:58:51    728s] (I)        4  Add via demand to 2D             0.79%  0.01 sec  0.01 sec 
[04/28 00:58:51    728s] (I)        4  Read prerouted                   0.39%  0.00 sec  0.00 sec 
[04/28 00:58:51    728s] (I)        4  Read unlegalized nets            0.39%  0.00 sec  0.02 sec 
[04/28 00:58:51    728s] (I)        4  Initialize 3D grid graph         0.06%  0.00 sec  0.00 sec 
[04/28 00:58:51    728s] (I)        4  Set up via pillars               0.02%  0.00 sec  0.00 sec 
[04/28 00:58:51    728s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[04/28 00:58:51    728s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[04/28 00:58:51    728s] (I)        5  Initialize 3D capacity           3.72%  0.04 sec  0.04 sec 
[04/28 00:58:51    728s] (I)        5  Read PG blockages                2.48%  0.03 sec  0.03 sec 
[04/28 00:58:51    728s] (I)        5  Read instance blockages          0.50%  0.01 sec  0.01 sec 
[04/28 00:58:51    728s] (I)        5  Read halo blockages              0.05%  0.00 sec  0.00 sec 
[04/28 00:58:51    728s] (I)        5  Read other blockages             0.03%  0.00 sec  0.00 sec 
[04/28 00:58:51    728s] (I)        5  Read clock blockages             0.03%  0.00 sec  0.00 sec 
[04/28 00:58:51    728s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[04/28 00:58:51    728s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[04/28 00:58:51    728s] 
[04/28 00:58:51    728s] Creating Lib Analyzer ...
[04/28 00:58:51    728s] 
[04/28 00:58:51    728s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/28 00:58:51    728s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[04/28 00:58:51    728s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[04/28 00:58:51    728s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[04/28 00:58:51    728s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[04/28 00:58:51    728s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[04/28 00:58:51    728s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[04/28 00:58:51    728s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[04/28 00:58:51    728s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[04/28 00:58:51    728s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[04/28 00:58:51    728s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[04/28 00:58:51    728s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[04/28 00:58:51    728s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[04/28 00:58:51    728s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[04/28 00:58:51    728s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[04/28 00:58:51    728s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[04/28 00:58:51    728s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[04/28 00:58:51    728s] Summary for sequential cells identification: 
[04/28 00:58:51    728s]   Identified SBFF number: 104
[04/28 00:58:51    728s]   Identified MBFF number: 0
[04/28 00:58:51    728s]   Identified SB Latch number: 0
[04/28 00:58:51    728s]   Identified MB Latch number: 0
[04/28 00:58:51    728s]   Not identified SBFF number: 16
[04/28 00:58:51    728s]   Not identified MBFF number: 0
[04/28 00:58:51    728s]   Not identified SB Latch number: 0
[04/28 00:58:51    728s]   Not identified MB Latch number: 0
[04/28 00:58:51    728s]   Number of sequential cells which are not FFs: 32
[04/28 00:58:51    728s]  Visiting view : wc
[04/28 00:58:51    728s]    : PowerDomain = none : Weighted F : unweighted  = 38.80 (1.000) with rcCorner = 0
[04/28 00:58:51    728s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[04/28 00:58:51    728s]  Visiting view : bc
[04/28 00:58:51    728s]    : PowerDomain = none : Weighted F : unweighted  = 13.00 (1.000) with rcCorner = 0
[04/28 00:58:51    728s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[04/28 00:58:51    728s] TLC MultiMap info (StdDelay):
[04/28 00:58:51    728s]   : min_delay + min_timing + 1 + no RcCorner := 5.3ps
[04/28 00:58:51    728s]   : min_delay + min_timing + 1 + rccorners := 13ps
[04/28 00:58:51    728s]   : max_delay + max_timing + 1 + no RcCorner := 20.1ps
[04/28 00:58:51    728s]   : max_delay + max_timing + 1 + rccorners := 38.8ps
[04/28 00:58:51    728s]  Setting StdDelay to: 38.8ps
[04/28 00:58:51    728s] 
[04/28 00:58:51    728s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/28 00:58:51    728s] 
[04/28 00:58:51    728s] Trim Metal Layers:
[04/28 00:58:51    728s] LayerId::1 widthSet size::4
[04/28 00:58:51    728s] LayerId::2 widthSet size::4
[04/28 00:58:51    728s] LayerId::3 widthSet size::4
[04/28 00:58:51    728s] LayerId::4 widthSet size::4
[04/28 00:58:51    728s] LayerId::5 widthSet size::4
[04/28 00:58:51    728s] LayerId::6 widthSet size::4
[04/28 00:58:51    728s] LayerId::7 widthSet size::5
[04/28 00:58:51    728s] LayerId::8 widthSet size::5
[04/28 00:58:51    728s] LayerId::9 widthSet size::5
[04/28 00:58:51    728s] LayerId::10 widthSet size::4
[04/28 00:58:51    728s] LayerId::11 widthSet size::3
[04/28 00:58:51    728s] eee: pegSigSF::1.070000
[04/28 00:58:51    728s] Updating RC grid for preRoute extraction ...
[04/28 00:58:51    728s] Initializing multi-corner capacitance tables ... 
[04/28 00:58:51    728s] Initializing multi-corner resistance tables ...
[04/28 00:58:51    728s] Creating RPSQ from WeeR and WRes ...
[04/28 00:58:51    728s] eee: l::1 avDens::0.101222 usedTrk::3461.781315 availTrk::34200.000000 sigTrk::3461.781315
[04/28 00:58:51    728s] eee: l::2 avDens::0.224733 usedTrk::7474.506092 availTrk::33259.500000 sigTrk::7474.506092
[04/28 00:58:51    728s] eee: l::3 avDens::0.274387 usedTrk::9729.759152 availTrk::35460.000000 sigTrk::9729.759152
[04/28 00:58:51    728s] eee: l::4 avDens::0.156560 usedTrk::5287.407889 availTrk::33772.500000 sigTrk::5287.407889
[04/28 00:58:51    728s] eee: l::5 avDens::0.095619 usedTrk::2771.034004 availTrk::28980.000000 sigTrk::2771.034004
[04/28 00:58:51    728s] eee: l::6 avDens::0.024625 usedTrk::412.671055 availTrk::16758.000000 sigTrk::412.671055
[04/28 00:58:51    728s] eee: l::7 avDens::0.035803 usedTrk::286.784795 availTrk::8010.000000 sigTrk::286.784795
[04/28 00:58:51    728s] eee: l::8 avDens::0.001119 usedTrk::0.478363 availTrk::427.500000 sigTrk::0.478363
[04/28 00:58:51    728s] eee: l::9 avDens::0.009942 usedTrk::5.368421 availTrk::540.000000 sigTrk::5.368421
[04/28 00:58:51    728s] eee: l::10 avDens::0.182730 usedTrk::2499.750440 availTrk::13680.000000 sigTrk::2499.750440
[04/28 00:58:51    728s] eee: l::11 avDens::0.052558 usedTrk::113.525817 availTrk::2160.000000 sigTrk::113.525817
[04/28 00:58:51    728s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[04/28 00:58:51    728s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.251333 uaWl=1.000000 uaWlH=0.344768 aWlH=0.000000 lMod=0 pMax=0.835400 pMod=82 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[04/28 00:58:51    728s] Total number of usable buffers from Lib Analyzer: 11 ( CLKBUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 BUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX16 CLKBUFX20)
[04/28 00:58:51    728s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[04/28 00:58:51    728s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[04/28 00:58:51    728s] 
[04/28 00:58:51    728s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[04/28 00:58:52    729s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:12:09 mem=2649.0M
[04/28 00:58:52    729s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:12:09 mem=2649.0M
[04/28 00:58:52    729s] Creating Lib Analyzer, finished. 
[04/28 00:58:52    729s] Extraction called for design 'tpu_top' of instances=25456 and nets=29609 using extraction engine 'pre_route' .
[04/28 00:58:52    729s] pre_route RC Extraction called for design tpu_top.
[04/28 00:58:52    729s] RC Extraction called in multi-corner(1) mode.
[04/28 00:58:52    729s] RCMode: PreRoute
[04/28 00:58:52    729s]       RC Corner Indexes            0   
[04/28 00:58:52    729s] Capacitance Scaling Factor   : 1.00000 
[04/28 00:58:52    729s] Resistance Scaling Factor    : 1.00000 
[04/28 00:58:52    729s] Clock Cap. Scaling Factor    : 1.00000 
[04/28 00:58:52    729s] Clock Res. Scaling Factor    : 1.00000 
[04/28 00:58:52    729s] Shrink Factor                : 0.90000
[04/28 00:58:52    729s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/28 00:58:52    729s] Using capacitance table file ...
[04/28 00:58:52    729s] 
[04/28 00:58:52    729s] Trim Metal Layers:
[04/28 00:58:52    729s] LayerId::1 widthSet size::4
[04/28 00:58:52    729s] LayerId::2 widthSet size::4
[04/28 00:58:52    729s] LayerId::3 widthSet size::4
[04/28 00:58:52    729s] LayerId::4 widthSet size::4
[04/28 00:58:52    729s] LayerId::5 widthSet size::4
[04/28 00:58:52    729s] LayerId::6 widthSet size::4
[04/28 00:58:52    729s] LayerId::7 widthSet size::5
[04/28 00:58:52    729s] LayerId::8 widthSet size::5
[04/28 00:58:52    729s] LayerId::9 widthSet size::5
[04/28 00:58:52    729s] LayerId::10 widthSet size::4
[04/28 00:58:52    729s] LayerId::11 widthSet size::3
[04/28 00:58:52    729s] eee: pegSigSF::1.070000
[04/28 00:58:52    729s] Updating RC grid for preRoute extraction ...
[04/28 00:58:52    729s] Initializing multi-corner capacitance tables ... 
[04/28 00:58:52    729s] Initializing multi-corner resistance tables ...
[04/28 00:58:52    729s] Creating RPSQ from WeeR and WRes ...
[04/28 00:58:53    729s] eee: l::1 avDens::0.101222 usedTrk::3461.781315 availTrk::34200.000000 sigTrk::3461.781315
[04/28 00:58:53    729s] eee: l::2 avDens::0.224733 usedTrk::7474.506092 availTrk::33259.500000 sigTrk::7474.506092
[04/28 00:58:53    729s] eee: l::3 avDens::0.274387 usedTrk::9729.759152 availTrk::35460.000000 sigTrk::9729.759152
[04/28 00:58:53    729s] eee: l::4 avDens::0.156560 usedTrk::5287.407889 availTrk::33772.500000 sigTrk::5287.407889
[04/28 00:58:53    729s] eee: l::5 avDens::0.095619 usedTrk::2771.034004 availTrk::28980.000000 sigTrk::2771.034004
[04/28 00:58:53    729s] eee: l::6 avDens::0.024625 usedTrk::412.671055 availTrk::16758.000000 sigTrk::412.671055
[04/28 00:58:53    729s] eee: l::7 avDens::0.035803 usedTrk::286.784795 availTrk::8010.000000 sigTrk::286.784795
[04/28 00:58:53    729s] eee: l::8 avDens::0.001119 usedTrk::0.478363 availTrk::427.500000 sigTrk::0.478363
[04/28 00:58:53    729s] eee: l::9 avDens::0.009942 usedTrk::5.368421 availTrk::540.000000 sigTrk::5.368421
[04/28 00:58:53    729s] eee: l::10 avDens::0.182730 usedTrk::2499.750440 availTrk::13680.000000 sigTrk::2499.750440
[04/28 00:58:53    729s] eee: l::11 avDens::0.052558 usedTrk::113.525817 availTrk::2160.000000 sigTrk::113.525817
[04/28 00:58:53    729s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[04/28 00:58:53    729s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.251333 uaWl=1.000000 uaWlH=0.344768 aWlH=0.000000 lMod=0 pMax=0.835400 pMod=82 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[04/28 00:58:53    730s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 2646.969M)
[04/28 00:58:53    730s] Compute RC Scale Done ...
[04/28 00:58:53    730s]       Route Remaining Unrouted Nets done. (took cpu=0:00:03.8 real=0:00:03.8)
[04/28 00:58:53    730s]     Routing using NR in eGR->NR Step done.
[04/28 00:58:53    730s] Net route status summary:
[04/28 00:58:53    730s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[04/28 00:58:53    730s]   Non-clock: 29608 (unrouted=21, trialRouted=29587, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=21, (crossesIlmBoundary AND tooFewTerms=0)])
[04/28 00:58:53    730s] 
[04/28 00:58:53    730s] CCOPT: Done with clock implementation routing.
[04/28 00:58:53    730s] 
[04/28 00:58:53    730s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:19.6 real=0:00:19.6)
[04/28 00:58:53    730s]   Clock implementation routing done.
[04/28 00:58:53    730s]   Leaving CCOpt scope - extractRC...
[04/28 00:58:53    730s]   Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
[04/28 00:58:53    730s] Extraction called for design 'tpu_top' of instances=25456 and nets=29609 using extraction engine 'pre_route' .
[04/28 00:58:53    730s] pre_route RC Extraction called for design tpu_top.
[04/28 00:58:53    730s] RC Extraction called in multi-corner(1) mode.
[04/28 00:58:53    730s] RCMode: PreRoute
[04/28 00:58:53    730s]       RC Corner Indexes            0   
[04/28 00:58:53    730s] Capacitance Scaling Factor   : 1.00000 
[04/28 00:58:53    730s] Resistance Scaling Factor    : 1.00000 
[04/28 00:58:53    730s] Clock Cap. Scaling Factor    : 1.00000 
[04/28 00:58:53    730s] Clock Res. Scaling Factor    : 1.00000 
[04/28 00:58:53    730s] Shrink Factor                : 0.90000
[04/28 00:58:53    730s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/28 00:58:53    730s] Using capacitance table file ...
[04/28 00:58:53    730s] 
[04/28 00:58:53    730s] Trim Metal Layers:
[04/28 00:58:53    730s] LayerId::1 widthSet size::4
[04/28 00:58:53    730s] LayerId::2 widthSet size::4
[04/28 00:58:53    730s] LayerId::3 widthSet size::4
[04/28 00:58:53    730s] LayerId::4 widthSet size::4
[04/28 00:58:53    730s] LayerId::5 widthSet size::4
[04/28 00:58:53    730s] LayerId::6 widthSet size::4
[04/28 00:58:53    730s] LayerId::7 widthSet size::5
[04/28 00:58:53    730s] LayerId::8 widthSet size::5
[04/28 00:58:53    730s] LayerId::9 widthSet size::5
[04/28 00:58:53    730s] LayerId::10 widthSet size::4
[04/28 00:58:53    730s] LayerId::11 widthSet size::3
[04/28 00:58:53    730s] eee: pegSigSF::1.070000
[04/28 00:58:53    730s] Updating RC grid for preRoute extraction ...
[04/28 00:58:53    730s] Initializing multi-corner capacitance tables ... 
[04/28 00:58:54    731s] Initializing multi-corner resistance tables ...
[04/28 00:58:54    731s] Creating RPSQ from WeeR and WRes ...
[04/28 00:58:54    731s] eee: l::1 avDens::0.101222 usedTrk::3461.781315 availTrk::34200.000000 sigTrk::3461.781315
[04/28 00:58:54    731s] eee: l::2 avDens::0.224733 usedTrk::7474.506092 availTrk::33259.500000 sigTrk::7474.506092
[04/28 00:58:54    731s] eee: l::3 avDens::0.274387 usedTrk::9729.759152 availTrk::35460.000000 sigTrk::9729.759152
[04/28 00:58:54    731s] eee: l::4 avDens::0.156560 usedTrk::5287.407889 availTrk::33772.500000 sigTrk::5287.407889
[04/28 00:58:54    731s] eee: l::5 avDens::0.095619 usedTrk::2771.034004 availTrk::28980.000000 sigTrk::2771.034004
[04/28 00:58:54    731s] eee: l::6 avDens::0.024625 usedTrk::412.671055 availTrk::16758.000000 sigTrk::412.671055
[04/28 00:58:54    731s] eee: l::7 avDens::0.035803 usedTrk::286.784795 availTrk::8010.000000 sigTrk::286.784795
[04/28 00:58:54    731s] eee: l::8 avDens::0.001119 usedTrk::0.478363 availTrk::427.500000 sigTrk::0.478363
[04/28 00:58:54    731s] eee: l::9 avDens::0.009942 usedTrk::5.368421 availTrk::540.000000 sigTrk::5.368421
[04/28 00:58:54    731s] eee: l::10 avDens::0.182730 usedTrk::2499.750440 availTrk::13680.000000 sigTrk::2499.750440
[04/28 00:58:54    731s] eee: l::11 avDens::0.052558 usedTrk::113.525817 availTrk::2160.000000 sigTrk::113.525817
[04/28 00:58:54    731s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[04/28 00:58:54    731s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.251333 uaWl=1.000000 uaWlH=0.344768 aWlH=0.000000 lMod=0 pMax=0.835400 pMod=82 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[04/28 00:58:54    731s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 2647.047M)
[04/28 00:58:54    731s]   Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
[04/28 00:58:54    731s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.7 real=0:00:00.7)
[04/28 00:58:54    731s]   Clock tree timing engine global stage delay update for max_delay:setup.late...
[04/28 00:58:54    731s] End AAE Lib Interpolated Model. (MEM=2651.06 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/28 00:58:54    731s]   Clock tree timing engine global stage delay update for max_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/28 00:58:54    731s]   Clock DAG stats after routing clock trees:
[04/28 00:58:54    731s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/28 00:58:54    731s]     sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
[04/28 00:58:54    731s]     misc counts      : r=1, pp=4
[04/28 00:58:54    731s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/28 00:58:54    731s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/28 00:58:54    731s]     sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[04/28 00:58:54    731s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[04/28 00:58:54    731s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/28 00:58:54    731s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/28 00:58:54    731s]   Clock DAG net violations after routing clock trees:
[04/28 00:58:54    731s]     Fanout : {count=1, worst=[2741]} avg=2741 sd=0 sum=2741
[04/28 00:58:54    731s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[04/28 00:58:54    731s]     Leaf : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/28 00:58:54    731s]   Clock DAG hash after routing clock trees: 16477777472412650651 11189509537885228518
[04/28 00:58:54    731s]   CTS services accumulated run-time stats after routing clock trees:
[04/28 00:58:54    731s]     delay calculator: calls=9398, total_wall_time=0.192s, mean_wall_time=0.020ms
[04/28 00:58:54    731s]     legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/28 00:58:54    731s]     steiner router: calls=9386, total_wall_time=0.080s, mean_wall_time=0.008ms
[04/28 00:58:54    731s]   CCOpt::Phase::Routing done. (took cpu=0:00:20.4 real=0:00:20.4)
[04/28 00:58:54    731s]   CCOpt::Phase::PostConditioning...
[04/28 00:58:54    731s]   Leaving CCOpt scope - Initializing placement interface...
[04/28 00:58:54    731s] OPERPROF: Starting DPlace-Init at level 1, MEM:2698.8M, EPOCH TIME: 1745816334.642516
[04/28 00:58:54    731s] Processing tracks to init pin-track alignment.
[04/28 00:58:54    731s] z: 2, totalTracks: 1
[04/28 00:58:54    731s] z: 4, totalTracks: 1
[04/28 00:58:54    731s] z: 6, totalTracks: 1
[04/28 00:58:54    731s] z: 8, totalTracks: 1
[04/28 00:58:54    731s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/28 00:58:54    731s] All LLGs are deleted
[04/28 00:58:54    731s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:58:54    731s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:58:54    731s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2698.8M, EPOCH TIME: 1745816334.654824
[04/28 00:58:54    731s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2698.8M, EPOCH TIME: 1745816334.655160
[04/28 00:58:54    731s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2698.8M, EPOCH TIME: 1745816334.660959
[04/28 00:58:54    731s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:58:54    731s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:58:54    731s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2698.8M, EPOCH TIME: 1745816334.662896
[04/28 00:58:54    731s] Max number of tech site patterns supported in site array is 256.
[04/28 00:58:54    731s] Core basic site is CoreSite
[04/28 00:58:54    731s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2698.8M, EPOCH TIME: 1745816334.688940
[04/28 00:58:54    731s] After signature check, allow fast init is true, keep pre-filter is true.
[04/28 00:58:54    731s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/28 00:58:54    731s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.020, REAL:0.023, MEM:2698.8M, EPOCH TIME: 1745816334.711692
[04/28 00:58:54    731s] Fast DP-INIT is on for default
[04/28 00:58:54    731s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/28 00:58:54    731s] Atter site array init, number of instance map data is 0.
[04/28 00:58:54    731s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.060, REAL:0.057, MEM:2698.8M, EPOCH TIME: 1745816334.719998
[04/28 00:58:54    731s] 
[04/28 00:58:54    731s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/28 00:58:54    731s] 
[04/28 00:58:54    731s]  Skipping Bad Lib Cell Checking (CMU) !
[04/28 00:58:54    731s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.070, REAL:0.070, MEM:2698.8M, EPOCH TIME: 1745816334.730772
[04/28 00:58:54    731s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2698.8M, EPOCH TIME: 1745816334.730917
[04/28 00:58:54    731s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2698.8M, EPOCH TIME: 1745816334.731295
[04/28 00:58:54    731s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2698.8MB).
[04/28 00:58:54    731s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.090, REAL:0.092, MEM:2698.8M, EPOCH TIME: 1745816334.734449
[04/28 00:58:54    731s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/28 00:58:54    731s]   Removing CTS place status from clock tree and sinks.
[04/28 00:58:54    731s]   Removed CTS place status from 0 clock cells (out of 6 ) and 0 clock sinks (out of 0 ).
[04/28 00:58:54    731s]   Legalizer reserving space for clock trees
[04/28 00:58:54    731s]   PostConditioning...
[04/28 00:58:54    731s]     PostConditioning active optimizations:
[04/28 00:58:54    731s]      - DRV fixing with initial upsizing, sizing and buffering
[04/28 00:58:54    731s]     
[04/28 00:58:54    731s]     Detected clock skew data from CCOPT
[04/28 00:58:54    731s]     Reset bufferability constraints...
[04/28 00:58:54    731s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[04/28 00:58:54    731s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/28 00:58:54    731s]     PostConditioning Upsizing To Fix DRVs...
[04/28 00:58:54    731s]       Clock DAG hash before 'PostConditioning Upsizing To Fix DRVs': 16477777472412650651 11189509537885228518
[04/28 00:58:54    731s]       CTS services accumulated run-time stats before 'PostConditioning Upsizing To Fix DRVs':
[04/28 00:58:54    731s]         delay calculator: calls=9398, total_wall_time=0.192s, mean_wall_time=0.020ms
[04/28 00:58:54    731s]         legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/28 00:58:54    731s]         steiner router: calls=9386, total_wall_time=0.080s, mean_wall_time=0.008ms
[04/28 00:58:54    731s]       Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
[04/28 00:58:54    731s]       CCOpt-PostConditioning: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[04/28 00:58:54    731s]       
[04/28 00:58:54    731s]       Statistics: Fix DRVs (initial upsizing):
[04/28 00:58:54    731s]       ========================================
[04/28 00:58:54    731s]       
[04/28 00:58:54    731s]       Cell changes by Net Type:
[04/28 00:58:54    731s]       
[04/28 00:58:54    731s]       -------------------------------------------------------------------------------------------------
[04/28 00:58:54    731s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[04/28 00:58:54    731s]       -------------------------------------------------------------------------------------------------
[04/28 00:58:54    731s]       top                0            0           0            0                    0                0
[04/28 00:58:54    731s]       trunk              0            0           0            0                    0                0
[04/28 00:58:54    731s]       leaf               0            0           0            0                    0                0
[04/28 00:58:54    731s]       -------------------------------------------------------------------------------------------------
[04/28 00:58:54    731s]       Total              0            0           0            0                    0                0
[04/28 00:58:54    731s]       -------------------------------------------------------------------------------------------------
[04/28 00:58:54    731s]       
[04/28 00:58:54    731s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[04/28 00:58:54    731s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[04/28 00:58:54    731s]       
[04/28 00:58:54    731s]       Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
[04/28 00:58:54    731s]         cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/28 00:58:54    731s]         sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
[04/28 00:58:54    731s]         misc counts      : r=1, pp=4
[04/28 00:58:54    731s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/28 00:58:54    731s]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/28 00:58:54    731s]         sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[04/28 00:58:54    731s]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[04/28 00:58:54    731s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/28 00:58:54    731s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/28 00:58:54    731s]       Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs':
[04/28 00:58:54    731s]         Fanout : {count=1, worst=[2741]} avg=2741 sd=0 sum=2741
[04/28 00:58:54    731s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
[04/28 00:58:54    731s]         Leaf : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/28 00:58:54    731s]       Clock DAG hash after 'PostConditioning Upsizing To Fix DRVs': 16477777472412650651 11189509537885228518
[04/28 00:58:54    731s]       CTS services accumulated run-time stats after 'PostConditioning Upsizing To Fix DRVs':
[04/28 00:58:54    731s]         delay calculator: calls=9398, total_wall_time=0.192s, mean_wall_time=0.020ms
[04/28 00:58:54    731s]         legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/28 00:58:54    731s]         steiner router: calls=9386, total_wall_time=0.080s, mean_wall_time=0.008ms
[04/28 00:58:54    731s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/28 00:58:54    731s]     PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/28 00:58:54    731s]     PostConditioning Fixing DRVs...
[04/28 00:58:54    731s]       Clock DAG hash before 'PostConditioning Fixing DRVs': 16477777472412650651 11189509537885228518
[04/28 00:58:54    731s]       CTS services accumulated run-time stats before 'PostConditioning Fixing DRVs':
[04/28 00:58:54    731s]         delay calculator: calls=9398, total_wall_time=0.192s, mean_wall_time=0.020ms
[04/28 00:58:54    731s]         legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/28 00:58:54    731s]         steiner router: calls=9386, total_wall_time=0.080s, mean_wall_time=0.008ms
[04/28 00:58:54    731s]       Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[04/28 00:58:54    731s]       CCOpt-PostConditioning: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
[04/28 00:58:54    731s]       
[04/28 00:58:54    731s]       Statistics: Fix DRVs (cell sizing):
[04/28 00:58:54    731s]       ===================================
[04/28 00:58:54    731s]       
[04/28 00:58:54    731s]       Cell changes by Net Type:
[04/28 00:58:54    731s]       
[04/28 00:58:54    731s]       -------------------------------------------------------------------------------------------------
[04/28 00:58:54    731s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[04/28 00:58:54    731s]       -------------------------------------------------------------------------------------------------
[04/28 00:58:54    731s]       top                0            0           0            0                    0                0
[04/28 00:58:54    731s]       trunk              0            0           0            0                    0                0
[04/28 00:58:54    731s]       leaf               0            0           0            0                    0                0
[04/28 00:58:54    731s]       -------------------------------------------------------------------------------------------------
[04/28 00:58:54    731s]       Total              0            0           0            0                    0                0
[04/28 00:58:54    731s]       -------------------------------------------------------------------------------------------------
[04/28 00:58:54    731s]       
[04/28 00:58:54    731s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
[04/28 00:58:54    731s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[04/28 00:58:54    731s]       
[04/28 00:58:54    731s]       Clock DAG stats after 'PostConditioning Fixing DRVs':
[04/28 00:58:54    731s]         cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/28 00:58:54    731s]         sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
[04/28 00:58:54    731s]         misc counts      : r=1, pp=4
[04/28 00:58:54    731s]         cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/28 00:58:54    731s]         cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/28 00:58:54    731s]         sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[04/28 00:58:54    731s]         wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[04/28 00:58:54    731s]         wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/28 00:58:54    731s]         hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/28 00:58:54    731s]       Clock DAG net violations after 'PostConditioning Fixing DRVs':
[04/28 00:58:54    731s]         Fanout : {count=1, worst=[2741]} avg=2741 sd=0 sum=2741
[04/28 00:58:54    731s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
[04/28 00:58:54    731s]         Leaf : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/28 00:58:54    731s]       Clock DAG hash after 'PostConditioning Fixing DRVs': 16477777472412650651 11189509537885228518
[04/28 00:58:54    731s]       CTS services accumulated run-time stats after 'PostConditioning Fixing DRVs':
[04/28 00:58:54    731s]         delay calculator: calls=9398, total_wall_time=0.192s, mean_wall_time=0.020ms
[04/28 00:58:54    731s]         legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/28 00:58:54    731s]         steiner router: calls=9386, total_wall_time=0.080s, mean_wall_time=0.008ms
[04/28 00:58:54    731s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[04/28 00:58:54    731s]     PostConditioning Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/28 00:58:54    731s]     Buffering to fix DRVs...
[04/28 00:58:54    731s]     Fixing DRVs with route buffering pass 1. Quick buffering: enabled
[04/28 00:58:54    731s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[04/28 00:58:54    731s]     Inserted 0 buffers and inverters.
[04/28 00:58:54    731s]     success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
[04/28 00:58:54    731s]     CCOpt-PostConditioning: nets considered: 1, nets tested: 1, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
[04/28 00:58:54    731s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[04/28 00:58:54    731s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/28 00:58:54    731s]       sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
[04/28 00:58:54    731s]       misc counts      : r=1, pp=4
[04/28 00:58:54    731s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/28 00:58:54    731s]       cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/28 00:58:54    731s]       sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[04/28 00:58:54    731s]       wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[04/28 00:58:54    731s]       wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/28 00:58:54    731s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/28 00:58:54    731s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing:
[04/28 00:58:54    731s]       Fanout : {count=1, worst=[2741]} avg=2741 sd=0 sum=2741
[04/28 00:58:54    731s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[04/28 00:58:54    731s]       Leaf : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/28 00:58:54    731s]     Clock DAG hash PostConditioning after re-buffering DRV fixing: 16477777472412650651 11189509537885228518
[04/28 00:58:54    731s]     CTS services accumulated run-time stats PostConditioning after re-buffering DRV fixing:
[04/28 00:58:54    731s]       delay calculator: calls=9398, total_wall_time=0.192s, mean_wall_time=0.020ms
[04/28 00:58:54    731s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/28 00:58:54    731s]       steiner router: calls=9386, total_wall_time=0.080s, mean_wall_time=0.008ms
[04/28 00:58:54    731s]     Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/28 00:58:54    731s]     
[04/28 00:58:54    731s]     Slew Diagnostics: After DRV fixing
[04/28 00:58:54    731s]     ==================================
[04/28 00:58:54    731s]     
[04/28 00:58:54    731s]     Global Causes:
[04/28 00:58:54    731s]     
[04/28 00:58:54    731s]     -----
[04/28 00:58:54    731s]     Cause
[04/28 00:58:54    731s]     -----
[04/28 00:58:54    731s]       (empty table)
[04/28 00:58:54    731s]     -----
[04/28 00:58:54    731s]     
[04/28 00:58:54    731s]     Top 5 overslews:
[04/28 00:58:54    731s]     
[04/28 00:58:54    731s]     ---------------------------------
[04/28 00:58:54    731s]     Overslew    Causes    Driving Pin
[04/28 00:58:54    731s]     ---------------------------------
[04/28 00:58:54    731s]       (empty table)
[04/28 00:58:54    731s]     ---------------------------------
[04/28 00:58:54    731s]     
[04/28 00:58:54    731s]     Slew diagnostics counts from the 0 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[04/28 00:58:54    731s]     
[04/28 00:58:54    731s]     -------------------
[04/28 00:58:54    731s]     Cause    Occurences
[04/28 00:58:54    731s]     -------------------
[04/28 00:58:54    731s]       (empty table)
[04/28 00:58:54    731s]     -------------------
[04/28 00:58:54    731s]     
[04/28 00:58:54    731s]     Violation diagnostics counts from the 0 nodes that have violations:
[04/28 00:58:54    731s]     
[04/28 00:58:54    731s]     -------------------
[04/28 00:58:54    731s]     Cause    Occurences
[04/28 00:58:54    731s]     -------------------
[04/28 00:58:54    731s]       (empty table)
[04/28 00:58:54    731s]     -------------------
[04/28 00:58:54    731s]     
[04/28 00:58:54    731s]     Reconnecting optimized routes...
[04/28 00:58:54    731s]     Reset timing graph...
[04/28 00:58:54    731s] Ignoring AAE DB Resetting ...
[04/28 00:58:54    731s]     Reset timing graph done.
[04/28 00:58:55    731s]     Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/28 00:58:55    731s] Skipping place_detail: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
[04/28 00:58:55    731s]     Set dirty flag on 0 instances, 0 nets
[04/28 00:58:55    731s]   PostConditioning done.
[04/28 00:58:55    731s] Net route status summary:
[04/28 00:58:55    731s]   Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[04/28 00:58:55    731s]   Non-clock: 29608 (unrouted=21, trialRouted=29587, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=21, (crossesIlmBoundary AND tooFewTerms=0)])
[04/28 00:58:55    731s]   Update timing and DAG stats after post-conditioning...
[04/28 00:58:55    731s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/28 00:58:55    731s]   Clock tree timing engine global stage delay update for max_delay:setup.late...
[04/28 00:58:55    732s] End AAE Lib Interpolated Model. (MEM=2689.22 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/28 00:58:55    732s]   Clock tree timing engine global stage delay update for max_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/28 00:58:55    732s]   Clock DAG stats after post-conditioning:
[04/28 00:58:55    732s]     cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[04/28 00:58:55    732s]     sink counts      : regular=0, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=0
[04/28 00:58:55    732s]     misc counts      : r=1, pp=4
[04/28 00:58:55    732s]     cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[04/28 00:58:55    732s]     cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
[04/28 00:58:55    732s]     sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
[04/28 00:58:55    732s]     wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
[04/28 00:58:55    732s]     wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/28 00:58:55    732s]     hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[04/28 00:58:55    732s]   Clock DAG net violations after post-conditioning:
[04/28 00:58:55    732s]     Fanout : {count=1, worst=[2741]} avg=2741 sd=0 sum=2741
[04/28 00:58:55    732s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[04/28 00:58:55    732s]     Leaf : target=0.100ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}
[04/28 00:58:55    732s]   Clock DAG hash after post-conditioning: 16477777472412650651 11189509537885228518
[04/28 00:58:55    732s]   CTS services accumulated run-time stats after post-conditioning:
[04/28 00:58:55    732s]     delay calculator: calls=9399, total_wall_time=0.192s, mean_wall_time=0.020ms
[04/28 00:58:55    732s]     legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/28 00:58:55    732s]     steiner router: calls=9386, total_wall_time=0.080s, mean_wall_time=0.008ms
[04/28 00:58:55    732s]   Setting CTS place status to fixed for clock tree and sinks.
[04/28 00:58:55    732s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.5 real=0:00:00.5)
[04/28 00:58:55    732s]   numClockCells = 6, numClockCellsFixed = 6, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[04/28 00:58:55    732s]   Post-balance tidy up or trial balance steps...
[04/28 00:58:55    732s]   
[04/28 00:58:55    732s]   Clock DAG stats at end of CTS:
[04/28 00:58:55    732s]   ==============================
[04/28 00:58:55    732s]   
[04/28 00:58:55    732s]   -------------------------------------------------------
[04/28 00:58:55    732s]   Cell type                 Count    Area     Capacitance
[04/28 00:58:55    732s]   -------------------------------------------------------
[04/28 00:58:55    732s]   Buffers                     0      0.000       0.000
[04/28 00:58:55    732s]   Inverters                   0      0.000       0.000
[04/28 00:58:55    732s]   Integrated Clock Gates      0      0.000       0.000
[04/28 00:58:55    732s]   Discrete Clock Gates        0      0.000       0.000
[04/28 00:58:55    732s]   Clock Logic                 0      0.000       0.000
[04/28 00:58:55    732s]   All                         0      0.000       0.000
[04/28 00:58:55    732s]   -------------------------------------------------------
[04/28 00:58:55    732s]   
[04/28 00:58:55    732s]   
[04/28 00:58:55    732s]   Clock DAG sink counts at end of CTS:
[04/28 00:58:55    732s]   ====================================
[04/28 00:58:55    732s]   
[04/28 00:58:55    732s]   -------------------------
[04/28 00:58:55    732s]   Sink type           Count
[04/28 00:58:55    732s]   -------------------------
[04/28 00:58:55    732s]   Regular               0
[04/28 00:58:55    732s]   Enable Latch          0
[04/28 00:58:55    732s]   Load Capacitance      0
[04/28 00:58:55    732s]   Antenna Diode         0
[04/28 00:58:55    732s]   Node Sink             0
[04/28 00:58:55    732s]   Total                 0
[04/28 00:58:55    732s]   -------------------------
[04/28 00:58:55    732s]   
[04/28 00:58:55    732s]   
[04/28 00:58:55    732s]   Clock DAG wire lengths at end of CTS:
[04/28 00:58:55    732s]   =====================================
[04/28 00:58:55    732s]   
[04/28 00:58:55    732s]   --------------------
[04/28 00:58:55    732s]   Type     Wire Length
[04/28 00:58:55    732s]   --------------------
[04/28 00:58:55    732s]   Top         0.000
[04/28 00:58:55    732s]   Trunk       0.000
[04/28 00:58:55    732s]   Leaf        0.000
[04/28 00:58:55    732s]   Total       0.000
[04/28 00:58:55    732s]   --------------------
[04/28 00:58:55    732s]   
[04/28 00:58:55    732s]   
[04/28 00:58:55    732s]   Clock DAG hp wire lengths at end of CTS:
[04/28 00:58:55    732s]   ========================================
[04/28 00:58:55    732s]   
[04/28 00:58:55    732s]   -----------------------
[04/28 00:58:55    732s]   Type     hp Wire Length
[04/28 00:58:55    732s]   -----------------------
[04/28 00:58:55    732s]   Top          0.000
[04/28 00:58:55    732s]   Trunk        0.000
[04/28 00:58:55    732s]   Leaf         0.000
[04/28 00:58:55    732s]   Total        0.000
[04/28 00:58:55    732s]   -----------------------
[04/28 00:58:55    732s]   
[04/28 00:58:55    732s]   
[04/28 00:58:55    732s]   Clock DAG capacitances at end of CTS:
[04/28 00:58:55    732s]   =====================================
[04/28 00:58:55    732s]   
[04/28 00:58:55    732s]   --------------------------------
[04/28 00:58:55    732s]   Type     Gate     Wire     Total
[04/28 00:58:55    732s]   --------------------------------
[04/28 00:58:55    732s]   Top      0.000    0.000    0.000
[04/28 00:58:55    732s]   Trunk    0.000    0.000    0.000
[04/28 00:58:55    732s]   Leaf     0.000    0.000    0.000
[04/28 00:58:55    732s]   Total    0.000    0.000    0.000
[04/28 00:58:55    732s]   --------------------------------
[04/28 00:58:55    732s]   
[04/28 00:58:55    732s]   
[04/28 00:58:55    732s]   Clock DAG sink capacitances at end of CTS:
[04/28 00:58:55    732s]   ==========================================
[04/28 00:58:55    732s]   
[04/28 00:58:55    732s]   -----------------------------------------------
[04/28 00:58:55    732s]   Total    Average    Std. Dev.    Min      Max
[04/28 00:58:55    732s]   -----------------------------------------------
[04/28 00:58:55    732s]   0.000     0.000       0.000      0.000    0.000
[04/28 00:58:55    732s]   -----------------------------------------------
[04/28 00:58:55    732s]   
[04/28 00:58:55    732s]   
[04/28 00:58:55    732s]   Clock DAG net violations at end of CTS:
[04/28 00:58:55    732s]   =======================================
[04/28 00:58:55    732s]   
[04/28 00:58:55    732s]   -----------------------------------------------------------------------------
[04/28 00:58:55    732s]   Type      Units    Count    Average    Std. Dev.    Sum     Top 10 violations
[04/28 00:58:55    732s]   -----------------------------------------------------------------------------
[04/28 00:58:55    732s]   Fanout      -        1       2741          0        2741    [2741]
[04/28 00:58:55    732s]   -----------------------------------------------------------------------------
[04/28 00:58:55    732s]   
[04/28 00:58:55    732s]   
[04/28 00:58:55    732s]   Clock DAG primary half-corner transition distribution at end of CTS:
[04/28 00:58:55    732s]   ====================================================================
[04/28 00:58:55    732s]   
[04/28 00:58:55    732s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[04/28 00:58:55    732s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
[04/28 00:58:55    732s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[04/28 00:58:55    732s]   Leaf        0.100       1       0.000       0.000      0.000    0.000    {1 <= 0.060ns, 0 <= 0.080ns, 0 <= 0.090ns, 0 <= 0.095ns, 0 <= 0.100ns}         -
[04/28 00:58:55    732s]   --------------------------------------------------------------------------------------------------------------------------------------------------------------
[04/28 00:58:55    732s]   
[04/28 00:58:55    732s]   Clock DAG hash at end of CTS: 16477777472412650651 11189509537885228518
[04/28 00:58:55    732s]   CTS services accumulated run-time stats at end of CTS:
[04/28 00:58:55    732s]     delay calculator: calls=9399, total_wall_time=0.192s, mean_wall_time=0.020ms
[04/28 00:58:55    732s]     legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/28 00:58:55    732s]     steiner router: calls=9386, total_wall_time=0.080s, mean_wall_time=0.008ms
[04/28 00:58:55    732s]   
[04/28 00:58:55    732s]   Found a total of 0 clock tree pins with a slew violation.
[04/28 00:58:55    732s]   
[04/28 00:58:55    732s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/28 00:58:55    732s] Implementing clock schedule done.
[04/28 00:58:55    732s] 
[04/28 00:58:55    732s] Implementation violations summary
[04/28 00:58:55    732s] =================================
[04/28 00:58:55    732s] 
[04/28 00:58:55    732s] Potential slack lost in implementation : 0.000ns
[04/28 00:58:55    732s] 
[04/28 00:58:55    732s] 
[04/28 00:58:55    732s] Clock network insertion delays are now [0.000ns, 0.000ns] average 0.000ns std.dev 0.000ns
[04/28 00:58:55    732s] Ignoring AAE DB Resetting ...
[04/28 00:58:55    732s] Updating timing graph...
[04/28 00:58:55    732s]   
[04/28 00:58:55    732s]   Leaving CCOpt scope - BuildTimeGraph...
[04/28 00:58:55    732s] AAE_INFO: opIsDesignInPostRouteState() is 0
[04/28 00:58:55    732s] #################################################################################
[04/28 00:58:55    732s] # Design Stage: PreRoute
[04/28 00:58:55    732s] # Design Name: tpu_top
[04/28 00:58:55    732s] # Design Mode: 45nm
[04/28 00:58:55    732s] # Analysis Mode: MMMC Non-OCV 
[04/28 00:58:55    732s] # Parasitics Mode: No SPEF/RCDB 
[04/28 00:58:55    732s] # Signoff Settings: SI Off 
[04/28 00:58:55    732s] #################################################################################
[04/28 00:58:56    733s] Calculate delays in BcWc mode...
[04/28 00:58:56    733s] Topological Sorting (REAL = 0:00:00.0, MEM = 2710.3M, InitMEM = 2710.3M)
[04/28 00:58:56    733s] Start delay calculation (fullDC) (1 T). (MEM=2710.28)
[04/28 00:58:56    733s] *** Calculating scaling factor for max_timing libraries using the default operating condition of each library.
[04/28 00:58:56    733s] End AAE Lib Interpolated Model. (MEM=2710.28 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/28 00:59:01    738s] Total number of fetched objects 29588
[04/28 00:59:01    738s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[04/28 00:59:01    738s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[04/28 00:59:01    738s] End delay calculation. (MEM=2725.96 CPU=0:00:03.9 REAL=0:00:04.0)
[04/28 00:59:01    738s] End delay calculation (fullDC). (MEM=2725.96 CPU=0:00:04.7 REAL=0:00:05.0)
[04/28 00:59:01    738s] *** CDM Built up (cpu=0:00:05.7  real=0:00:06.0  mem= 2726.0M) ***
[04/28 00:59:01    738s]   Leaving CCOpt scope - BuildTimeGraph done. (took cpu=0:00:05.9 real=0:00:05.9)
[04/28 00:59:01    738s] Updating timing graph done.
[04/28 00:59:01    738s] Updating latch analysis...
[04/28 00:59:01    738s]   Leaving CCOpt scope - Updating latch analysis...
[04/28 00:59:01    738s]   Leaving CCOpt scope - Updating latch analysis done. (took cpu=0:00:00.5 real=0:00:00.5)
[04/28 00:59:01    738s] Updating latch analysis done.
[04/28 00:59:01    738s] CCOptDebug: After implementation: reg2reg* WNS -0.047ns TNS -0.146ns; HEPG WNS -0.047ns TNS -0.146ns; all paths WNS -0.047ns TNS -0.150ns; Real time 0:02:19
[04/28 00:59:01    738s] clean pInstBBox. size 0
[04/28 00:59:01    738s] register pInstBBox. size 2841
[04/28 00:59:01    738s] Leaving CCOpt scope - Cleaning up placement interface...
[04/28 00:59:01    738s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2716.4M, EPOCH TIME: 1745816341.789844
[04/28 00:59:01    738s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:2841).
[04/28 00:59:01    738s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:59:01    738s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:59:01    738s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:59:01    738s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.080, REAL:0.087, MEM:2631.4M, EPOCH TIME: 1745816341.877046
[04/28 00:59:01    738s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[04/28 00:59:01    738s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/28 00:59:01    738s] ### Creating PhyDesignMc. totSessionCpu=0:12:19 mem=2624.4M
[04/28 00:59:01    738s] OPERPROF: Starting DPlace-Init at level 1, MEM:2624.4M, EPOCH TIME: 1745816341.887048
[04/28 00:59:01    738s] Processing tracks to init pin-track alignment.
[04/28 00:59:01    738s] z: 2, totalTracks: 1
[04/28 00:59:01    738s] z: 4, totalTracks: 1
[04/28 00:59:01    738s] z: 6, totalTracks: 1
[04/28 00:59:01    738s] z: 8, totalTracks: 1
[04/28 00:59:01    738s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/28 00:59:01    738s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2624.4M, EPOCH TIME: 1745816341.904144
[04/28 00:59:01    738s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:59:01    738s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:59:01    738s] 
[04/28 00:59:01    738s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/28 00:59:01    738s] 
[04/28 00:59:01    738s]  Skipping Bad Lib Cell Checking (CMU) !
[04/28 00:59:01    738s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.038, MEM:2624.4M, EPOCH TIME: 1745816341.941784
[04/28 00:59:01    738s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2624.4M, EPOCH TIME: 1745816341.941945
[04/28 00:59:01    738s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:2640.4M, EPOCH TIME: 1745816341.942527
[04/28 00:59:01    738s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2640.4MB).
[04/28 00:59:01    738s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.059, MEM:2640.4M, EPOCH TIME: 1745816341.945891
[04/28 00:59:01    738s] TotalInstCnt at PhyDesignMc Initialization: 25456
[04/28 00:59:01    738s] ### Creating PhyDesignMc, finished. totSessionCpu=0:12:19 mem=2640.4M
[04/28 00:59:01    738s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2640.4M, EPOCH TIME: 1745816341.985608
[04/28 00:59:01    738s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:59:01    738s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:59:02    739s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:59:02    739s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:59:02    739s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.080, REAL:0.074, MEM:2640.4M, EPOCH TIME: 1745816342.059567
[04/28 00:59:02    739s] TotalInstCnt at PhyDesignMc Destruction: 25456
[04/28 00:59:02    739s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[04/28 00:59:02    739s] Type 'man IMPSP-9025' for more detail.
[04/28 00:59:02    739s] Info: Done creating the CCOpt slew target map.
[04/28 00:59:02    739s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 77.6
[04/28 00:59:02    739s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 77.6
[04/28 00:59:02    739s] Begin: GigaOpt Route Type Constraints Refinement
[04/28 00:59:02    739s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.36387.22
[04/28 00:59:02    739s] ### Creating RouteCongInterface, started
[04/28 00:59:02    739s] *** CongRefineRouteType #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:12:19.0/0:13:27.5 (0.9), mem = 2640.4M
[04/28 00:59:02    739s] 
[04/28 00:59:02    739s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[04/28 00:59:02    739s] 
[04/28 00:59:02    739s] #optDebug: {0, 1.000}
[04/28 00:59:02    739s] ### Creating RouteCongInterface, finished
[04/28 00:59:02    739s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.36387.22
[04/28 00:59:02    739s] Updated routing constraints on 0 nets.
[04/28 00:59:02    739s] Bottom Preferred Layer:
[04/28 00:59:02    739s]     None
[04/28 00:59:02    739s] Via Pillar Rule:
[04/28 00:59:02    739s]     None
[04/28 00:59:02    739s] Finished writing unified metrics of routing constraints.
[04/28 00:59:02    739s] *** CongRefineRouteType #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:12:19.2/0:13:27.7 (0.9), mem = 2640.4M
[04/28 00:59:02    739s] 
[04/28 00:59:02    739s] =============================================================================================
[04/28 00:59:02    739s]  Step TAT Report : CongRefineRouteType #1 / ccopt_design #1                     21.17-s075_1
[04/28 00:59:02    739s] =============================================================================================
[04/28 00:59:02    739s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/28 00:59:02    739s] ---------------------------------------------------------------------------------------------
[04/28 00:59:02    739s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  80.3 % )     0:00:00.1 /  0:00:00.1    1.0
[04/28 00:59:02    739s] [ MISC                   ]          0:00:00.0  (  19.7 % )     0:00:00.0 /  0:00:00.0    0.8
[04/28 00:59:02    739s] ---------------------------------------------------------------------------------------------
[04/28 00:59:02    739s]  CongRefineRouteType #1 TOTAL       0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    1.0
[04/28 00:59:02    739s] ---------------------------------------------------------------------------------------------
[04/28 00:59:02    739s] 
[04/28 00:59:02    739s] End: GigaOpt Route Type Constraints Refinement
[04/28 00:59:02    739s] Deleting Lib Analyzer.
[04/28 00:59:02    739s] Begin: GigaOpt Optimization in WNS mode
[04/28 00:59:02    739s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -postCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew -nonLegalPlaceEcoBumpRecoveryInWNSOpt
[04/28 00:59:02    739s] GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 1.0 -maxLocalDensityForHardenOpt 0.92 -numThreads 1 -postCTS -wtns -integratedAreaOpt -pgMode all -ipoTgtSlackCoef 1.5 -effTgtSlackCoef 1 -nativePathGroupFlow -NDROptEffortAuto -usefulSkew -nonLegalPlaceEcoBumpRecoveryInWNSOpt
[04/28 00:59:02    739s] Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
[04/28 00:59:02    739s] Info: 1 net with fixed/cover wires excluded.
[04/28 00:59:02    739s] Info: 1 ideal net excluded from IPO operation.
[04/28 00:59:02    739s] Info: 1 clock net  excluded from IPO operation.
[04/28 00:59:02    739s] *** WnsOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:12:19.3/0:13:27.8 (0.9), mem = 2640.4M
[04/28 00:59:02    739s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.36387.23
[04/28 00:59:02    739s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/28 00:59:02    739s] ### Creating PhyDesignMc. totSessionCpu=0:12:19 mem=2640.4M
[04/28 00:59:02    739s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/28 00:59:02    739s] OPERPROF: Starting DPlace-Init at level 1, MEM:2640.4M, EPOCH TIME: 1745816342.335665
[04/28 00:59:02    739s] Processing tracks to init pin-track alignment.
[04/28 00:59:02    739s] z: 2, totalTracks: 1
[04/28 00:59:02    739s] z: 4, totalTracks: 1
[04/28 00:59:02    739s] z: 6, totalTracks: 1
[04/28 00:59:02    739s] z: 8, totalTracks: 1
[04/28 00:59:02    739s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/28 00:59:02    739s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2640.4M, EPOCH TIME: 1745816342.353338
[04/28 00:59:02    739s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:59:02    739s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:59:02    739s] 
[04/28 00:59:02    739s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/28 00:59:02    739s] 
[04/28 00:59:02    739s]  Skipping Bad Lib Cell Checking (CMU) !
[04/28 00:59:02    739s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.035, MEM:2640.4M, EPOCH TIME: 1745816342.388020
[04/28 00:59:02    739s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2640.4M, EPOCH TIME: 1745816342.388173
[04/28 00:59:02    739s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2640.4M, EPOCH TIME: 1745816342.388496
[04/28 00:59:02    739s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2640.4MB).
[04/28 00:59:02    739s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.056, MEM:2640.4M, EPOCH TIME: 1745816342.391659
[04/28 00:59:02    739s] TotalInstCnt at PhyDesignMc Initialization: 25456
[04/28 00:59:02    739s] ### Creating PhyDesignMc, finished. totSessionCpu=0:12:20 mem=2640.4M
[04/28 00:59:02    739s] ### Creating RouteCongInterface, started
[04/28 00:59:02    739s] 
[04/28 00:59:02    739s] Creating Lib Analyzer ...
[04/28 00:59:02    739s] Total number of usable buffers from Lib Analyzer: 11 ( CLKBUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 BUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX16 CLKBUFX20)
[04/28 00:59:02    739s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[04/28 00:59:02    739s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[04/28 00:59:02    739s] 
[04/28 00:59:02    739s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[04/28 00:59:03    740s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:12:20 mem=2640.4M
[04/28 00:59:03    740s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:12:20 mem=2640.4M
[04/28 00:59:03    740s] Creating Lib Analyzer, finished. 
[04/28 00:59:03    740s] 
[04/28 00:59:03    740s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.8500} {9, 0.082, 0.8500} {10, 0.082, 0.8500} {11, 0.041, 0.8500} 
[04/28 00:59:03    740s] 
[04/28 00:59:03    740s] #optDebug: {0, 1.000}
[04/28 00:59:03    740s] ### Creating RouteCongInterface, finished
[04/28 00:59:03    740s] {MG  {7 0 3.9 0.100635}  {10 0 16.5 0.427446} }
[04/28 00:59:03    740s] ### Creating LA Mngr. totSessionCpu=0:12:20 mem=2640.4M
[04/28 00:59:03    740s] ### Creating LA Mngr, finished. totSessionCpu=0:12:20 mem=2640.4M
[04/28 00:59:03    740s] *info: 1 don't touch net excluded
[04/28 00:59:03    740s] *info: 1 clock net excluded
[04/28 00:59:03    740s] *info: 1 ideal net excluded from IPO operation.
[04/28 00:59:03    740s] *info: 19 no-driver nets excluded.
[04/28 00:59:03    740s] *info: 1 net with fixed/cover wires excluded.
[04/28 00:59:03    740s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.36387.4
[04/28 00:59:03    740s] PathGroup :  reg2reg  TargetSlack : 0.0388 
[04/28 00:59:04    741s] ** GigaOpt Optimizer WNS Slack -0.047 TNS Slack -0.150 Density 65.41
[04/28 00:59:04    741s] Optimizer WNS Pass 0
[04/28 00:59:04    741s] OptDebug: Start of Optimizer WNS Pass 0:
[04/28 00:59:04    741s] +----------+------+------+
[04/28 00:59:04    741s] |Path Group|   WNS|   TNS|
[04/28 00:59:04    741s] +----------+------+------+
[04/28 00:59:04    741s] |default   |-0.004|-0.004|
[04/28 00:59:04    741s] |reg2reg   |-0.047|-0.146|
[04/28 00:59:04    741s] |HEPG      |-0.047|-0.146|
[04/28 00:59:04    741s] |All Paths |-0.047|-0.150|
[04/28 00:59:04    741s] +----------+------+------+
[04/28 00:59:04    741s] 
[04/28 00:59:04    741s] CCOptDebug: Start of Optimizer WNS Pass 0: reg2reg* WNS -0.047ns TNS -0.146ns; HEPG WNS -0.047ns TNS -0.146ns; all paths WNS -0.047ns TNS -0.150ns; Real time 0:02:22
[04/28 00:59:04    741s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2713.7M, EPOCH TIME: 1745816344.503582
[04/28 00:59:04    741s] Found 0 hard placement blockage before merging.
[04/28 00:59:04    741s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.010, REAL:0.001, MEM:2713.7M, EPOCH TIME: 1745816344.504382
[04/28 00:59:04    741s] Active Path Group: reg2reg  
[04/28 00:59:04    741s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+--------------------------------------------+
[04/28 00:59:04    741s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                 End Point                  |
[04/28 00:59:04    741s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+--------------------------------------------+
[04/28 00:59:04    741s] |  -0.047|   -0.047|  -0.146|   -0.150|   65.41%|   0:00:00.0| 2713.7M|        wc|  reg2reg| systolic/matrix_mul_2D_reg[3][4][19]/D     |
[04/28 00:59:09    746s] |   0.010|   -0.004|   0.000|   -0.004|   65.44%|   0:00:05.0| 2761.8M|        wc|  reg2reg| systolic/matrix_mul_2D_reg[1][1][19]/D     |
[04/28 00:59:12    749s] |   0.030|   -0.004|   0.000|   -0.004|   65.47%|   0:00:03.0| 2761.8M|        wc|  reg2reg| systolic/matrix_mul_2D_reg[0][2][20]/D     |
[04/28 00:59:19    755s] |   0.047|   -0.004|   0.000|   -0.004|   65.50%|   0:00:07.0| 2761.8M|        wc|  reg2reg| systolic/matrix_mul_2D_reg[0][3][20]/D     |
[04/28 00:59:19    755s] |   0.046|   -0.004|   0.000|   -0.004|   65.50%|   0:00:00.0| 2761.8M|        wc|  reg2reg| systolic/matrix_mul_2D_reg[0][3][20]/D     |
[04/28 00:59:19    755s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+--------------------------------------------+
[04/28 00:59:19    755s] 
[04/28 00:59:19    755s] *** Finish Core Optimize Step (cpu=0:00:14.1 real=0:00:15.0 mem=2761.8M) ***
[04/28 00:59:19    755s] Active Path Group: default 
[04/28 00:59:19    755s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+--------------------------------------------+
[04/28 00:59:19    755s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                 End Point                  |
[04/28 00:59:19    755s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+--------------------------------------------+
[04/28 00:59:19    755s] |  -0.004|   -0.004|  -0.004|   -0.004|   65.50%|   0:00:00.0| 2761.8M|        wc|  default| write_out/sram_wdata_b_reg[112]/D          |
[04/28 00:59:19    756s] |   0.016|    0.016|   0.000|    0.000|   65.50%|   0:00:00.0| 2761.8M|        wc|  default| write_out/sram_wdata_b_reg[112]/D          |
[04/28 00:59:19    756s] |   0.058|    0.047|   0.000|    0.000|   65.50%|   0:00:00.0| 2780.9M|        NA|       NA| NA                                         |
[04/28 00:59:19    756s] |   0.058|    0.046|   0.000|    0.000|   65.50%|   0:00:00.0| 2780.9M|        wc|       NA| NA                                         |
[04/28 00:59:19    756s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+--------------------------------------------+
[04/28 00:59:19    756s] 
[04/28 00:59:19    756s] *** Finish Core Optimize Step (cpu=0:00:00.4 real=0:00:00.0 mem=2780.9M) ***
[04/28 00:59:19    756s] 
[04/28 00:59:19    756s] *** Finished Optimize Step Cumulative (cpu=0:00:14.6 real=0:00:15.0 mem=2780.9M) ***
[04/28 00:59:19    756s] Deleting 0 temporary hard placement blockage(s).
[04/28 00:59:19    756s] OptDebug: End of Optimizer WNS Pass 0:
[04/28 00:59:19    756s] +----------+-----+-----+
[04/28 00:59:19    756s] |Path Group|  WNS|  TNS|
[04/28 00:59:19    756s] +----------+-----+-----+
[04/28 00:59:19    756s] |default   |0.070|0.000|
[04/28 00:59:19    756s] |reg2reg   |0.046|0.000|
[04/28 00:59:19    756s] |HEPG      |0.046|0.000|
[04/28 00:59:19    756s] |All Paths |0.046|0.000|
[04/28 00:59:19    756s] +----------+-----+-----+
[04/28 00:59:19    756s] 
[04/28 00:59:19    756s] CCOptDebug: End of Optimizer WNS Pass 0: reg2reg* WNS 0.046ns TNS 0.000ns; HEPG WNS 0.046ns TNS 0.000ns; all paths WNS 0.046ns TNS 0.000ns; Real time 0:02:37
[04/28 00:59:19    756s] ** GigaOpt Optimizer WNS Slack 0.046 TNS Slack 0.000 Density 65.50
[04/28 00:59:19    756s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.36387.5
[04/28 00:59:19    756s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2780.9M, EPOCH TIME: 1745816359.710246
[04/28 00:59:19    756s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:25471).
[04/28 00:59:19    756s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:59:19    756s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:59:19    756s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:59:19    756s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.090, REAL:0.085, MEM:2761.9M, EPOCH TIME: 1745816359.795515
[04/28 00:59:19    756s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2761.9M, EPOCH TIME: 1745816359.799512
[04/28 00:59:19    756s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2761.9M, EPOCH TIME: 1745816359.799605
[04/28 00:59:19    756s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2761.9M, EPOCH TIME: 1745816359.818649
[04/28 00:59:19    756s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:59:19    756s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:59:19    756s] 
[04/28 00:59:19    756s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/28 00:59:19    756s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.037, MEM:2761.9M, EPOCH TIME: 1745816359.855742
[04/28 00:59:19    756s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2761.9M, EPOCH TIME: 1745816359.855890
[04/28 00:59:19    756s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2761.9M, EPOCH TIME: 1745816359.856215
[04/28 00:59:19    756s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.060, REAL:0.060, MEM:2761.9M, EPOCH TIME: 1745816359.859438
[04/28 00:59:19    756s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.060, REAL:0.060, MEM:2761.9M, EPOCH TIME: 1745816359.859486
[04/28 00:59:19    756s] TDRefine: refinePlace mode is spiral
[04/28 00:59:19    756s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.36387.13
[04/28 00:59:19    756s] OPERPROF: Starting RefinePlace at level 1, MEM:2761.9M, EPOCH TIME: 1745816359.859590
[04/28 00:59:19    756s] *** Starting place_detail (0:12:36 mem=2761.9M) ***
[04/28 00:59:19    756s] Total net bbox length = 3.755e+05 (1.888e+05 1.867e+05) (ext = 1.874e+04)
[04/28 00:59:19    756s] 
[04/28 00:59:19    756s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/28 00:59:19    756s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/28 00:59:19    756s] (I)      Default pattern map key = tpu_top_default.
[04/28 00:59:19    756s] (I)      Default pattern map key = tpu_top_default.
[04/28 00:59:19    756s] User Input Parameters:
[04/28 00:59:19    756s] - Congestion Driven    : Off
[04/28 00:59:19    756s] - Timing Driven        : Off
[04/28 00:59:19    756s] - Area-Violation Based : Off
[04/28 00:59:19    756s] - Start Rollback Level : -5
[04/28 00:59:19    756s] - Legalized            : On
[04/28 00:59:19    756s] - Window Based         : Off
[04/28 00:59:19    756s] - eDen incr mode       : Off
[04/28 00:59:19    756s] 
[04/28 00:59:19    756s] Starting Small incrNP...
[04/28 00:59:19    756s] - Small incr mode      : On
[04/28 00:59:19    756s] 
[04/28 00:59:19    756s] OPERPROF:   Starting spReportDensityMap (exclude fixed instaces) at level 2, MEM:2761.9M, EPOCH TIME: 1745816359.896752
[04/28 00:59:19    756s] OPERPROF:     Starting Cal-LLG-Density-Map at level 3, MEM:2761.9M, EPOCH TIME: 1745816359.900677
[04/28 00:59:19    756s] OPERPROF:     Finished Cal-LLG-Density-Map at level 3, CPU:0.000, REAL:0.006, MEM:2761.9M, EPOCH TIME: 1745816359.907071
[04/28 00:59:19    756s] default core: bins with density > 0.750 = 29.36 % ( 106 / 361 )
[04/28 00:59:19    756s] Density distribution unevenness ratio (U70) = 5.072%
[04/28 00:59:19    756s] Density distribution unevenness ratio (U80) = 0.034%
[04/28 00:59:19    756s] Density distribution unevenness ratio (U90) = 0.000%
[04/28 00:59:19    756s] Density distribution unevenness ratio = 10.288%
[04/28 00:59:19    756s] OPERPROF:   Finished spReportDensityMap (exclude fixed instaces) at level 2, CPU:0.010, REAL:0.010, MEM:2761.9M, EPOCH TIME: 1745816359.907189
[04/28 00:59:19    756s] cost 0.836047, thresh 1.000000
[04/28 00:59:19    756s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2761.9M)
[04/28 00:59:19    756s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[04/28 00:59:19    756s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2761.9M, EPOCH TIME: 1745816359.907917
[04/28 00:59:19    756s] Starting refinePlace ...
[04/28 00:59:19    756s] (I)      Default pattern map key = tpu_top_default.
[04/28 00:59:19    756s] One DDP V2 for no tweak run.
[04/28 00:59:19    756s] (I)      Default pattern map key = tpu_top_default.
[04/28 00:59:19    756s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2761.9M, EPOCH TIME: 1745816359.958780
[04/28 00:59:19    756s] DDP initSite1 nrRow 183 nrJob 183
[04/28 00:59:19    756s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2761.9M, EPOCH TIME: 1745816359.958994
[04/28 00:59:19    756s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.000, REAL:0.000, MEM:2761.9M, EPOCH TIME: 1745816359.959337
[04/28 00:59:19    756s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2761.9M, EPOCH TIME: 1745816359.959406
[04/28 00:59:19    756s] DDP markSite nrRow 183 nrJob 183
[04/28 00:59:19    756s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.000, REAL:0.001, MEM:2761.9M, EPOCH TIME: 1745816359.960075
[04/28 00:59:19    756s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.000, REAL:0.001, MEM:2761.9M, EPOCH TIME: 1745816359.960141
[04/28 00:59:19    756s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[04/28 00:59:19    756s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2765.4M, EPOCH TIME: 1745816359.984419
[04/28 00:59:19    756s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:2765.4M, EPOCH TIME: 1745816359.984492
[04/28 00:59:19    756s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.000, REAL:0.004, MEM:2765.4M, EPOCH TIME: 1745816359.988256
[04/28 00:59:19    756s] ** Cut row section cpu time 0:00:00.0.
[04/28 00:59:19    756s]  ** Cut row section real time 0:00:00.0.
[04/28 00:59:19    756s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.000, REAL:0.004, MEM:2765.4M, EPOCH TIME: 1745816359.988453
[04/28 00:59:20    756s]   Spread Effort: high, pre-route mode, useDDP on.
[04/28 00:59:20    756s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:01.0, mem=2765.4MB) @(0:12:36 - 0:12:37).
[04/28 00:59:20    756s] Move report: preRPlace moves 179 insts, mean move: 0.31 um, max move: 1.71 um 
[04/28 00:59:20    756s] 	Max move on inst (systolic/FE_RC_708_0): (195.80, 198.17) --> (195.80, 199.88)
[04/28 00:59:20    756s] 	Length: 4 sites, height: 1 rows, site name: CoreSite, cell type: OR2XL
[04/28 00:59:20    756s] wireLenOptFixPriorityInst 2841 inst fixed
[04/28 00:59:20    757s] 
[04/28 00:59:20    757s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[04/28 00:59:21    758s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f2546d8e4b0.
[04/28 00:59:21    758s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[04/28 00:59:21    758s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[04/28 00:59:21    758s] [CPU] RefinePlace/Spiral (cpu=0:00:00.5, real=0:00:00.0)
[04/28 00:59:21    758s] [CPU] RefinePlace/Commit (cpu=0:00:00.6, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.6, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[04/28 00:59:21    758s] [CPU] RefinePlace/Legalization (cpu=0:00:01.2, real=0:00:01.0, mem=2749.4MB) @(0:12:37 - 0:12:38).
[04/28 00:59:21    758s] Move report: Detail placement moves 179 insts, mean move: 0.31 um, max move: 1.71 um 
[04/28 00:59:21    758s] 	Max move on inst (systolic/FE_RC_708_0): (195.80, 198.17) --> (195.80, 199.88)
[04/28 00:59:21    758s] 	Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 2749.4MB
[04/28 00:59:21    758s] Statistics of distance of Instance movement in refine placement:
[04/28 00:59:21    758s]   maximum (X+Y) =         1.71 um
[04/28 00:59:21    758s]   inst (systolic/FE_RC_708_0) with max move: (195.8, 198.17) -> (195.8, 199.88)
[04/28 00:59:21    758s]   mean    (X+Y) =         0.31 um
[04/28 00:59:21    758s] Total instances moved : 179
[04/28 00:59:21    758s] Summary Report:
[04/28 00:59:21    758s] Instances move: 179 (out of 25471 movable)
[04/28 00:59:21    758s] Instances flipped: 0
[04/28 00:59:21    758s] Mean displacement: 0.31 um
[04/28 00:59:21    758s] Max displacement: 1.71 um (Instance: systolic/FE_RC_708_0) (195.8, 198.17) -> (195.8, 199.88)
[04/28 00:59:21    758s] 	Length: 4 sites, height: 1 rows, site name: CoreSite, cell type: OR2XL
[04/28 00:59:21    758s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.790, REAL:1.765, MEM:2749.4M, EPOCH TIME: 1745816361.673087
[04/28 00:59:21    758s] Total net bbox length = 3.756e+05 (1.888e+05 1.867e+05) (ext = 1.874e+04)
[04/28 00:59:21    758s] Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 2749.4MB
[04/28 00:59:21    758s] [CPU] RefinePlace/total (cpu=0:00:01.8, real=0:00:02.0, mem=2749.4MB) @(0:12:36 - 0:12:38).
[04/28 00:59:21    758s] *** Finished place_detail (0:12:38 mem=2749.4M) ***
[04/28 00:59:21    758s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.36387.13
[04/28 00:59:21    758s] OPERPROF: Finished RefinePlace at level 1, CPU:1.840, REAL:1.824, MEM:2749.4M, EPOCH TIME: 1745816361.683868
[04/28 00:59:21    758s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2749.4M, EPOCH TIME: 1745816361.799859
[04/28 00:59:21    758s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:25471).
[04/28 00:59:21    758s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:59:21    758s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:59:21    758s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:59:21    758s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.080, REAL:0.078, MEM:2745.4M, EPOCH TIME: 1745816361.877959
[04/28 00:59:21    758s] *** maximum move = 1.71 um ***
[04/28 00:59:21    758s] *** Finished re-routing un-routed nets (2745.4M) ***
[04/28 00:59:21    758s] OPERPROF: Starting DPlace-Init at level 1, MEM:2745.4M, EPOCH TIME: 1745816361.919419
[04/28 00:59:21    758s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2745.4M, EPOCH TIME: 1745816361.935153
[04/28 00:59:21    758s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:59:21    758s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:59:21    758s] 
[04/28 00:59:21    758s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/28 00:59:21    758s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.033, MEM:2745.4M, EPOCH TIME: 1745816361.968452
[04/28 00:59:21    758s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2745.4M, EPOCH TIME: 1745816361.968622
[04/28 00:59:21    758s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:2761.4M, EPOCH TIME: 1745816361.969131
[04/28 00:59:21    758s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.053, MEM:2761.4M, EPOCH TIME: 1745816361.972396
[04/28 00:59:22    758s] 
[04/28 00:59:22    758s] *** Finish Physical Update (cpu=0:00:02.4 real=0:00:03.0 mem=2761.4M) ***
[04/28 00:59:22    758s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.36387.5
[04/28 00:59:22    758s] ** GigaOpt Optimizer WNS Slack 0.046 TNS Slack 0.000 Density 65.50
[04/28 00:59:22    758s] OptDebug: End of Setup Fixing:
[04/28 00:59:22    758s] +----------+-----+-----+
[04/28 00:59:22    758s] |Path Group|  WNS|  TNS|
[04/28 00:59:22    758s] +----------+-----+-----+
[04/28 00:59:22    758s] |default   |0.070|0.000|
[04/28 00:59:22    758s] |reg2reg   |0.046|0.000|
[04/28 00:59:22    758s] |HEPG      |0.046|0.000|
[04/28 00:59:22    758s] |All Paths |0.046|0.000|
[04/28 00:59:22    758s] +----------+-----+-----+
[04/28 00:59:22    758s] 
[04/28 00:59:22    758s] Bottom Preferred Layer:
[04/28 00:59:22    758s]     None
[04/28 00:59:22    758s] Via Pillar Rule:
[04/28 00:59:22    758s]     None
[04/28 00:59:22    758s] Finished writing unified metrics of routing constraints.
[04/28 00:59:22    758s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.36387.4
[04/28 00:59:22    758s] 
[04/28 00:59:22    758s] *** Finish post-CTS Setup Fixing (cpu=0:00:18.1 real=0:00:19.0 mem=2761.4M) ***
[04/28 00:59:22    758s] 
[04/28 00:59:22    758s] Total-nets :: 29603, Stn-nets :: 93, ratio :: 0.314157 %, Total-len 440415, Stn-len 2559.03
[04/28 00:59:22    758s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2742.3M, EPOCH TIME: 1745816362.311676
[04/28 00:59:22    758s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:59:22    758s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:59:22    758s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:59:22    758s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:59:22    758s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.080, REAL:0.072, MEM:2664.3M, EPOCH TIME: 1745816362.383791
[04/28 00:59:22    758s] TotalInstCnt at PhyDesignMc Destruction: 25471
[04/28 00:59:22    758s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.36387.23
[04/28 00:59:22    758s] *** WnsOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:19.7/0:00:20.0 (1.0), totSession cpu/real = 0:12:39.0/0:13:47.8 (0.9), mem = 2664.3M
[04/28 00:59:22    758s] 
[04/28 00:59:22    758s] =============================================================================================
[04/28 00:59:22    758s]  Step TAT Report : WnsOpt #1 / ccopt_design #1                                  21.17-s075_1
[04/28 00:59:22    758s] =============================================================================================
[04/28 00:59:22    758s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/28 00:59:22    758s] ---------------------------------------------------------------------------------------------
[04/28 00:59:22    758s] [ SlackTraversorInit     ]      2   0:00:00.8  (   4.0 % )     0:00:00.8 /  0:00:00.8    1.0
[04/28 00:59:22    758s] [ LibAnalyzerInit        ]      1   0:00:00.7  (   3.4 % )     0:00:00.7 /  0:00:00.7    1.0
[04/28 00:59:22    758s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/28 00:59:22    758s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   1.1 % )     0:00:00.2 /  0:00:00.2    1.0
[04/28 00:59:22    758s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.1
[04/28 00:59:22    758s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.6 % )     0:00:00.8 /  0:00:00.8    1.0
[04/28 00:59:22    758s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/28 00:59:22    758s] [ TransformInit          ]      1   0:00:00.4  (   2.2 % )     0:00:00.4 /  0:00:00.4    1.0
[04/28 00:59:22    758s] [ OptimizationStep       ]      2   0:00:00.2  (   0.8 % )     0:00:15.0 /  0:00:14.6    1.0
[04/28 00:59:22    758s] [ OptSingleIteration     ]      8   0:00:00.0  (   0.1 % )     0:00:14.8 /  0:00:14.4    1.0
[04/28 00:59:22    758s] [ OptGetWeight           ]      8   0:00:00.2  (   1.0 % )     0:00:00.2 /  0:00:00.2    1.0
[04/28 00:59:22    758s] [ OptEval                ]      8   0:00:12.0  (  60.0 % )     0:00:12.0 /  0:00:11.6    1.0
[04/28 00:59:22    758s] [ OptCommit              ]      8   0:00:01.6  (   7.8 % )     0:00:01.6 /  0:00:01.6    1.0
[04/28 00:59:22    758s] [ PostCommitDelayUpdate  ]      8   0:00:00.0  (   0.2 % )     0:00:00.4 /  0:00:00.4    1.1
[04/28 00:59:22    758s] [ IncrDelayCalc          ]     39   0:00:00.4  (   1.9 % )     0:00:00.4 /  0:00:00.4    1.1
[04/28 00:59:22    758s] [ SetupOptGetWorkingSet  ]     24   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    0.9
[04/28 00:59:22    758s] [ SetupOptGetActiveNode  ]     24   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/28 00:59:22    758s] [ SetupOptSlackGraph     ]      8   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.1
[04/28 00:59:22    758s] [ RefinePlace            ]      1   0:00:02.4  (  11.9 % )     0:00:02.4 /  0:00:02.4    1.0
[04/28 00:59:22    758s] [ TimingUpdate           ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    1.0
[04/28 00:59:22    758s] [ IncrTimingUpdate       ]     14   0:00:00.4  (   2.2 % )     0:00:00.4 /  0:00:00.4    1.0
[04/28 00:59:22    758s] [ MISC                   ]          0:00:00.3  (   1.5 % )     0:00:00.3 /  0:00:00.3    1.1
[04/28 00:59:22    758s] ---------------------------------------------------------------------------------------------
[04/28 00:59:22    758s]  WnsOpt #1 TOTAL                    0:00:20.1  ( 100.0 % )     0:00:20.1 /  0:00:19.7    1.0
[04/28 00:59:22    758s] ---------------------------------------------------------------------------------------------
[04/28 00:59:22    758s] 
[04/28 00:59:22    758s] End: GigaOpt Optimization in WNS mode
[04/28 00:59:22    758s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[04/28 00:59:22    758s] Deleting Lib Analyzer.
[04/28 00:59:22    758s] **INFO: Flow update: Design timing is met.
[04/28 00:59:22    759s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[04/28 00:59:22    759s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[04/28 00:59:22    759s] Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
[04/28 00:59:22    759s] Info: 1 net with fixed/cover wires excluded.
[04/28 00:59:22    759s] Info: 1 ideal net excluded from IPO operation.
[04/28 00:59:22    759s] Info: 1 clock net  excluded from IPO operation.
[04/28 00:59:22    759s] ### Creating LA Mngr. totSessionCpu=0:12:39 mem=2660.3M
[04/28 00:59:22    759s] ### Creating LA Mngr, finished. totSessionCpu=0:12:39 mem=2660.3M
[04/28 00:59:22    759s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[04/28 00:59:22    759s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/28 00:59:22    759s] ### Creating PhyDesignMc. totSessionCpu=0:12:39 mem=2717.6M
[04/28 00:59:22    759s] OPERPROF: Starting DPlace-Init at level 1, MEM:2717.6M, EPOCH TIME: 1745816362.637865
[04/28 00:59:22    759s] Processing tracks to init pin-track alignment.
[04/28 00:59:22    759s] z: 2, totalTracks: 1
[04/28 00:59:22    759s] z: 4, totalTracks: 1
[04/28 00:59:22    759s] z: 6, totalTracks: 1
[04/28 00:59:22    759s] z: 8, totalTracks: 1
[04/28 00:59:22    759s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/28 00:59:22    759s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2717.6M, EPOCH TIME: 1745816362.654093
[04/28 00:59:22    759s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:59:22    759s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:59:22    759s] 
[04/28 00:59:22    759s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/28 00:59:22    759s] 
[04/28 00:59:22    759s]  Skipping Bad Lib Cell Checking (CMU) !
[04/28 00:59:22    759s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.033, MEM:2717.6M, EPOCH TIME: 1745816362.687201
[04/28 00:59:22    759s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2717.6M, EPOCH TIME: 1745816362.687367
[04/28 00:59:22    759s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2717.6M, EPOCH TIME: 1745816362.687657
[04/28 00:59:22    759s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2717.6MB).
[04/28 00:59:22    759s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.053, MEM:2717.6M, EPOCH TIME: 1745816362.691058
[04/28 00:59:22    759s] TotalInstCnt at PhyDesignMc Initialization: 25471
[04/28 00:59:22    759s] ### Creating PhyDesignMc, finished. totSessionCpu=0:12:39 mem=2717.6M
[04/28 00:59:22    759s] Begin: Area Reclaim Optimization
[04/28 00:59:22    759s] 
[04/28 00:59:22    759s] Creating Lib Analyzer ...
[04/28 00:59:22    759s] *** AreaOpt #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:12:39.4/0:13:48.3 (0.9), mem = 2717.6M
[04/28 00:59:22    759s] Total number of usable buffers from Lib Analyzer: 11 ( CLKBUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 BUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX16 CLKBUFX20)
[04/28 00:59:22    759s] Total number of usable inverters from Lib Analyzer: 12 ( INVXL INVX1 INVX2 CLKINVX1 INVX3 CLKINVX2 INVX4 CLKINVX4 INVX6 CLKINVX6 CLKINVX8 CLKINVX20)
[04/28 00:59:22    759s] Total number of usable delay cells from Lib Analyzer: 8 ( DLY1X1 DLY1X4 DLY2X1 DLY2X4 DLY3X1 DLY3X4 DLY4X1 DLY4X4)
[04/28 00:59:22    759s] 
[04/28 00:59:22    759s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[04/28 00:59:23    760s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:12:40 mem=2723.6M
[04/28 00:59:23    760s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:12:40 mem=2723.6M
[04/28 00:59:23    760s] Creating Lib Analyzer, finished. 
[04/28 00:59:23    760s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.36387.24
[04/28 00:59:23    760s] ### Creating RouteCongInterface, started
[04/28 00:59:23    760s] 
[04/28 00:59:23    760s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[04/28 00:59:23    760s] 
[04/28 00:59:23    760s] #optDebug: {0, 1.000}
[04/28 00:59:23    760s] ### Creating RouteCongInterface, finished
[04/28 00:59:23    760s] {MG  {7 0 3.9 0.100635}  {10 0 16.5 0.427446} }
[04/28 00:59:23    760s] ### Creating LA Mngr. totSessionCpu=0:12:40 mem=2723.6M
[04/28 00:59:23    760s] ### Creating LA Mngr, finished. totSessionCpu=0:12:40 mem=2723.6M
[04/28 00:59:23    760s] Usable buffer cells for single buffer setup transform:
[04/28 00:59:23    760s] CLKBUFX2 CLKBUFX3 BUFX3 CLKBUFX4 BUFX4 BUFX6 CLKBUFX8 CLKBUFX12 BUFX12 CLKBUFX16 CLKBUFX20 
[04/28 00:59:23    760s] Number of usable buffer cells above: 11
[04/28 00:59:23    760s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2723.6M, EPOCH TIME: 1745816363.680814
[04/28 00:59:23    760s] Found 0 hard placement blockage before merging.
[04/28 00:59:23    760s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2723.6M, EPOCH TIME: 1745816363.681192
[04/28 00:59:23    760s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 65.50
[04/28 00:59:23    760s] +---------+---------+--------+--------+------------+--------+
[04/28 00:59:23    760s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[04/28 00:59:23    760s] +---------+---------+--------+--------+------------+--------+
[04/28 00:59:23    760s] |   65.50%|        -|   0.000|   0.000|   0:00:00.0| 2723.6M|
[04/28 00:59:25    761s] |   65.50%|        0|   0.000|   0.000|   0:00:02.0| 2723.6M|
[04/28 00:59:25    761s] #optDebug: <stH: 1.7100 MiSeL: 33.0680>
[04/28 00:59:25    761s] |   65.50%|        0|   0.000|   0.000|   0:00:00.0| 2723.6M|
[04/28 00:59:28    764s] |   65.46%|       27|   0.000|   0.000|   0:00:03.0| 2742.7M|
[04/28 00:59:30    767s] |   65.37%|      144|   0.000|   0.000|   0:00:02.0| 2742.7M|
[04/28 00:59:30    767s] |   65.36%|       12|   0.000|   0.000|   0:00:00.0| 2742.7M|
[04/28 00:59:30    767s] |   65.36%|        0|   0.000|   0.000|   0:00:00.0| 2742.7M|
[04/28 00:59:30    767s] #optDebug: <stH: 1.7100 MiSeL: 33.0680>
[04/28 00:59:30    767s] #optDebug: RTR_SNLTF <10.0000 1.7100> <17.1000> 
[04/28 00:59:31    767s] |   65.36%|        0|   0.000|   0.000|   0:00:01.0| 2742.7M|
[04/28 00:59:31    767s] +---------+---------+--------+--------+------------+--------+
[04/28 00:59:31    767s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 65.36
[04/28 00:59:31    767s] 
[04/28 00:59:31    767s] ** Summary: Restruct = 0 Buffer Deletion = 27 Declone = 0 Resize = 154 **
[04/28 00:59:31    767s] --------------------------------------------------------------
[04/28 00:59:31    767s] |                                   | Total     | Sequential |
[04/28 00:59:31    767s] --------------------------------------------------------------
[04/28 00:59:31    767s] | Num insts resized                 |     142  |       6    |
[04/28 00:59:31    767s] | Num insts undone                  |       2  |       0    |
[04/28 00:59:31    767s] | Num insts Downsized               |     142  |       6    |
[04/28 00:59:31    767s] | Num insts Samesized               |       0  |       0    |
[04/28 00:59:31    767s] | Num insts Upsized                 |       0  |       0    |
[04/28 00:59:31    767s] | Num multiple commits+uncommits    |      12  |       -    |
[04/28 00:59:31    767s] --------------------------------------------------------------
[04/28 00:59:31    767s] Bottom Preferred Layer:
[04/28 00:59:31    767s]     None
[04/28 00:59:31    767s] Via Pillar Rule:
[04/28 00:59:31    767s]     None
[04/28 00:59:31    767s] Finished writing unified metrics of routing constraints.
[04/28 00:59:31    767s] 
[04/28 00:59:31    767s] Number of times islegalLocAvaiable called = 288 skipped = 0, called in commitmove = 156, skipped in commitmove = 0
[04/28 00:59:31    767s] End: Core Area Reclaim Optimization (cpu = 0:00:08.2) (real = 0:00:09.0) **
[04/28 00:59:31    767s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2742.7M, EPOCH TIME: 1745816371.061861
[04/28 00:59:31    767s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:25444).
[04/28 00:59:31    767s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:59:31    767s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:59:31    767s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:59:31    767s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.072, MEM:2742.7M, EPOCH TIME: 1745816371.134293
[04/28 00:59:31    767s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2742.7M, EPOCH TIME: 1745816371.139036
[04/28 00:59:31    767s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2742.7M, EPOCH TIME: 1745816371.139146
[04/28 00:59:31    767s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2742.7M, EPOCH TIME: 1745816371.155065
[04/28 00:59:31    767s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:59:31    767s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:59:31    767s] 
[04/28 00:59:31    767s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/28 00:59:31    767s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.030, REAL:0.033, MEM:2742.7M, EPOCH TIME: 1745816371.187900
[04/28 00:59:31    767s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2742.7M, EPOCH TIME: 1745816371.188041
[04/28 00:59:31    767s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2742.7M, EPOCH TIME: 1745816371.188405
[04/28 00:59:31    767s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2742.7M, EPOCH TIME: 1745816371.191464
[04/28 00:59:31    767s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2742.7M, EPOCH TIME: 1745816371.191757
[04/28 00:59:31    767s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.060, REAL:0.053, MEM:2742.7M, EPOCH TIME: 1745816371.191849
[04/28 00:59:31    767s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.060, REAL:0.053, MEM:2742.7M, EPOCH TIME: 1745816371.191894
[04/28 00:59:31    767s] TDRefine: refinePlace mode is spiral
[04/28 00:59:31    767s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.36387.14
[04/28 00:59:31    767s] OPERPROF: Starting RefinePlace at level 1, MEM:2742.7M, EPOCH TIME: 1745816371.191975
[04/28 00:59:31    767s] *** Starting place_detail (0:12:48 mem=2742.7M) ***
[04/28 00:59:31    767s] Total net bbox length = 3.755e+05 (1.888e+05 1.867e+05) (ext = 1.874e+04)
[04/28 00:59:31    767s] 
[04/28 00:59:31    767s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/28 00:59:31    767s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/28 00:59:31    767s] (I)      Default pattern map key = tpu_top_default.
[04/28 00:59:31    767s] (I)      Default pattern map key = tpu_top_default.
[04/28 00:59:31    767s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2742.7M, EPOCH TIME: 1745816371.220855
[04/28 00:59:31    767s] Starting refinePlace ...
[04/28 00:59:31    767s] (I)      Default pattern map key = tpu_top_default.
[04/28 00:59:31    767s] One DDP V2 for no tweak run.
[04/28 00:59:31    767s] 
[04/28 00:59:31    767s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[04/28 00:59:32    768s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f2546d8e4b0.
[04/28 00:59:32    768s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[04/28 00:59:32    768s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[04/28 00:59:32    768s] [CPU] RefinePlace/Spiral (cpu=0:00:00.3, real=0:00:00.0)
[04/28 00:59:32    768s] [CPU] RefinePlace/Commit (cpu=0:00:00.5, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.5, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[04/28 00:59:32    768s] [CPU] RefinePlace/Legalization (cpu=0:00:00.9, real=0:00:01.0, mem=2726.7MB) @(0:12:48 - 0:12:49).
[04/28 00:59:32    768s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/28 00:59:32    768s] 	Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 2726.7MB
[04/28 00:59:32    768s] Statistics of distance of Instance movement in refine placement:
[04/28 00:59:32    768s]   maximum (X+Y) =         0.00 um
[04/28 00:59:32    768s]   mean    (X+Y) =         0.00 um
[04/28 00:59:32    768s] Total instances moved : 0
[04/28 00:59:32    768s] Summary Report:
[04/28 00:59:32    768s] Instances move: 0 (out of 25444 movable)
[04/28 00:59:32    768s] Instances flipped: 0
[04/28 00:59:32    768s] Mean displacement: 0.00 um
[04/28 00:59:32    768s] Max displacement: 0.00 um 
[04/28 00:59:32    768s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.910, REAL:0.914, MEM:2726.7M, EPOCH TIME: 1745816372.135061
[04/28 00:59:32    768s] Total net bbox length = 3.755e+05 (1.888e+05 1.867e+05) (ext = 1.874e+04)
[04/28 00:59:32    768s] Runtime: CPU: 0:00:00.9 REAL: 0:00:01.0 MEM: 2726.7MB
[04/28 00:59:32    768s] [CPU] RefinePlace/total (cpu=0:00:00.9, real=0:00:01.0, mem=2726.7MB) @(0:12:48 - 0:12:49).
[04/28 00:59:32    768s] *** Finished place_detail (0:12:49 mem=2726.7M) ***
[04/28 00:59:32    768s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.36387.14
[04/28 00:59:32    768s] OPERPROF: Finished RefinePlace at level 1, CPU:0.950, REAL:0.952, MEM:2726.7M, EPOCH TIME: 1745816372.143519
[04/28 00:59:32    768s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2726.7M, EPOCH TIME: 1745816372.251792
[04/28 00:59:32    768s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:25444).
[04/28 00:59:32    768s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:59:32    768s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:59:32    768s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:59:32    768s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.073, MEM:2726.7M, EPOCH TIME: 1745816372.324497
[04/28 00:59:32    768s] *** maximum move = 0.00 um ***
[04/28 00:59:32    768s] *** Finished re-routing un-routed nets (2726.7M) ***
[04/28 00:59:32    768s] OPERPROF: Starting DPlace-Init at level 1, MEM:2726.7M, EPOCH TIME: 1745816372.364059
[04/28 00:59:32    768s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2726.7M, EPOCH TIME: 1745816372.379802
[04/28 00:59:32    768s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:59:32    768s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:59:32    768s] 
[04/28 00:59:32    768s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/28 00:59:32    768s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.033, MEM:2726.7M, EPOCH TIME: 1745816372.412628
[04/28 00:59:32    768s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2726.7M, EPOCH TIME: 1745816372.412764
[04/28 00:59:32    768s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2742.7M, EPOCH TIME: 1745816372.413231
[04/28 00:59:32    768s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2742.7M, EPOCH TIME: 1745816372.416415
[04/28 00:59:32    769s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.010, REAL:0.000, MEM:2742.7M, EPOCH TIME: 1745816372.416747
[04/28 00:59:32    769s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.053, MEM:2742.7M, EPOCH TIME: 1745816372.416853
[04/28 00:59:32    769s] 
[04/28 00:59:32    769s] *** Finish Physical Update (cpu=0:00:01.5 real=0:00:01.0 mem=2742.7M) ***
[04/28 00:59:32    769s] Deleting 0 temporary hard placement blockage(s).
[04/28 00:59:32    769s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.36387.24
[04/28 00:59:32    769s] *** AreaOpt #2 [finish] (ccopt_design #1) : cpu/real = 0:00:09.7/0:00:09.7 (1.0), totSession cpu/real = 0:12:49.1/0:13:58.0 (0.9), mem = 2742.7M
[04/28 00:59:32    769s] 
[04/28 00:59:32    769s] =============================================================================================
[04/28 00:59:32    769s]  Step TAT Report : AreaOpt #2 / ccopt_design #1                                 21.17-s075_1
[04/28 00:59:32    769s] =============================================================================================
[04/28 00:59:32    769s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/28 00:59:32    769s] ---------------------------------------------------------------------------------------------
[04/28 00:59:32    769s] [ SlackTraversorInit     ]      1   0:00:00.2  (   1.7 % )     0:00:00.2 /  0:00:00.2    1.0
[04/28 00:59:32    769s] [ LibAnalyzerInit        ]      1   0:00:00.6  (   6.2 % )     0:00:00.6 /  0:00:00.6    1.0
[04/28 00:59:32    769s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/28 00:59:32    769s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.1
[04/28 00:59:32    769s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    1.0
[04/28 00:59:32    769s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/28 00:59:32    769s] [ OptimizationStep       ]      1   0:00:00.5  (   5.5 % )     0:00:07.1 /  0:00:07.1    1.0
[04/28 00:59:32    769s] [ OptSingleIteration     ]      7   0:00:00.2  (   1.7 % )     0:00:06.6 /  0:00:06.6    1.0
[04/28 00:59:32    769s] [ OptGetWeight           ]    170   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[04/28 00:59:32    769s] [ OptEval                ]    170   0:00:05.1  (  52.5 % )     0:00:05.1 /  0:00:05.1    1.0
[04/28 00:59:32    769s] [ OptCommit              ]    170   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.4
[04/28 00:59:32    769s] [ PostCommitDelayUpdate  ]    172   0:00:00.1  (   0.8 % )     0:00:00.8 /  0:00:00.7    1.0
[04/28 00:59:32    769s] [ IncrDelayCalc          ]    125   0:00:00.7  (   6.9 % )     0:00:00.7 /  0:00:00.7    1.0
[04/28 00:59:32    769s] [ RefinePlace            ]      1   0:00:01.5  (  15.1 % )     0:00:01.5 /  0:00:01.5    1.0
[04/28 00:59:32    769s] [ TimingUpdate           ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    1.1
[04/28 00:59:32    769s] [ IncrTimingUpdate       ]     38   0:00:00.5  (   5.4 % )     0:00:00.5 /  0:00:00.5    0.9
[04/28 00:59:32    769s] [ MISC                   ]          0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.1    0.9
[04/28 00:59:32    769s] ---------------------------------------------------------------------------------------------
[04/28 00:59:32    769s]  AreaOpt #2 TOTAL                   0:00:09.7  ( 100.0 % )     0:00:09.7 /  0:00:09.7    1.0
[04/28 00:59:32    769s] ---------------------------------------------------------------------------------------------
[04/28 00:59:32    769s] 
[04/28 00:59:32    769s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2723.6M, EPOCH TIME: 1745816372.556826
[04/28 00:59:32    769s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:59:32    769s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:59:32    769s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:59:32    769s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:59:32    769s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.063, MEM:2666.6M, EPOCH TIME: 1745816372.620104
[04/28 00:59:32    769s] TotalInstCnt at PhyDesignMc Destruction: 25444
[04/28 00:59:32    769s] End: Area Reclaim Optimization (cpu=0:00:10, real=0:00:10, mem=2666.58M, totSessionCpu=0:12:49).
[04/28 00:59:32    769s] postCtsLateCongRepair #1 0
[04/28 00:59:32    769s] postCtsLateCongRepair #1 0
[04/28 00:59:32    769s] Starting local wire reclaim
[04/28 00:59:32    769s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2666.6M, EPOCH TIME: 1745816372.638384
[04/28 00:59:32    769s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2666.6M, EPOCH TIME: 1745816372.638469
[04/28 00:59:32    769s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2666.6M, EPOCH TIME: 1745816372.638551
[04/28 00:59:32    769s] Processing tracks to init pin-track alignment.
[04/28 00:59:32    769s] z: 2, totalTracks: 1
[04/28 00:59:32    769s] z: 4, totalTracks: 1
[04/28 00:59:32    769s] z: 6, totalTracks: 1
[04/28 00:59:32    769s] z: 8, totalTracks: 1
[04/28 00:59:32    769s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[04/28 00:59:32    769s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2666.6M, EPOCH TIME: 1745816372.654008
[04/28 00:59:32    769s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:59:32    769s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:59:32    769s] 
[04/28 00:59:32    769s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/28 00:59:32    769s] 
[04/28 00:59:32    769s]  Skipping Bad Lib Cell Checking (CMU) !
[04/28 00:59:32    769s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.030, REAL:0.032, MEM:2666.6M, EPOCH TIME: 1745816372.686448
[04/28 00:59:32    769s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2666.6M, EPOCH TIME: 1745816372.686572
[04/28 00:59:32    769s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2666.6M, EPOCH TIME: 1745816372.686903
[04/28 00:59:32    769s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=2666.6MB).
[04/28 00:59:32    769s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.040, REAL:0.052, MEM:2666.6M, EPOCH TIME: 1745816372.690279
[04/28 00:59:32    769s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.040, REAL:0.052, MEM:2666.6M, EPOCH TIME: 1745816372.690328
[04/28 00:59:32    769s] TDRefine: refinePlace mode is spiral
[04/28 00:59:32    769s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.36387.15
[04/28 00:59:32    769s] OPERPROF:   Starting RefinePlace at level 2, MEM:2666.6M, EPOCH TIME: 1745816372.690417
[04/28 00:59:32    769s] *** Starting place_detail (0:12:49 mem=2666.6M) ***
[04/28 00:59:32    769s] Total net bbox length = 3.755e+05 (1.888e+05 1.867e+05) (ext = 1.874e+04)
[04/28 00:59:32    769s] 
[04/28 00:59:32    769s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/28 00:59:32    769s] (I)      Default pattern map key = tpu_top_default.
[04/28 00:59:32    769s] (I)      Default pattern map key = tpu_top_default.
[04/28 00:59:32    769s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2666.6M, EPOCH TIME: 1745816372.721705
[04/28 00:59:32    769s] Starting refinePlace ...
[04/28 00:59:32    769s] (I)      Default pattern map key = tpu_top_default.
[04/28 00:59:32    769s] One DDP V2 for no tweak run.
[04/28 00:59:32    769s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:2666.6M, EPOCH TIME: 1745816372.730140
[04/28 00:59:32    769s] OPERPROF:         Starting spMPad at level 5, MEM:2685.2M, EPOCH TIME: 1745816372.776198
[04/28 00:59:32    769s] OPERPROF:           Starting spContextMPad at level 6, MEM:2685.2M, EPOCH TIME: 1745816372.777869
[04/28 00:59:32    769s] OPERPROF:           Finished spContextMPad at level 6, CPU:0.000, REAL:0.000, MEM:2685.2M, EPOCH TIME: 1745816372.777930
[04/28 00:59:32    769s] MP Top (25444): mp=1.050. U=0.654.
[04/28 00:59:32    769s] OPERPROF:         Finished spMPad at level 5, CPU:0.010, REAL:0.009, MEM:2685.2M, EPOCH TIME: 1745816372.785230
[04/28 00:59:32    769s] OPERPROF:         Starting spsTweakCongDB::buildTimingInfo at level 5, MEM:2685.2M, EPOCH TIME: 1745816372.789140
[04/28 00:59:32    769s] OPERPROF:           Starting initAAETimingInfo at level 6, MEM:2685.2M, EPOCH TIME: 1745816372.789227
[04/28 00:59:32    769s] OPERPROF:             Starting InitSKP at level 7, MEM:2685.2M, EPOCH TIME: 1745816372.789514
[04/28 00:59:32    769s] no activity file in design. spp won't run.
[04/28 00:59:32    769s] no activity file in design. spp won't run.
[04/28 00:59:34    770s] *** Finished SKP initialization (cpu=0:00:01.3, real=0:00:02.0)***
[04/28 00:59:34    770s] OPERPROF:             Finished InitSKP at level 7, CPU:1.330, REAL:1.320, MEM:2716.6M, EPOCH TIME: 1745816374.109039
[04/28 00:59:34    770s] Timing cost in AAE based: 161345.7293232579831965
[04/28 00:59:34    770s] OPERPROF:           Finished initAAETimingInfo at level 6, CPU:1.620, REAL:1.618, MEM:2737.0M, EPOCH TIME: 1745816374.406962
[04/28 00:59:34    770s] OPERPROF:         Finished spsTweakCongDB::buildTimingInfo at level 5, CPU:1.620, REAL:1.621, MEM:2737.0M, EPOCH TIME: 1745816374.409667
[04/28 00:59:34    770s] SKP cleared!
[04/28 00:59:34    770s] AAE Timing clean up.
[04/28 00:59:34    770s] Tweakage: fix icg 1, fix clk 0.
[04/28 00:59:34    770s] Tweakage: density cost 1, scale 0.4.
[04/28 00:59:34    770s] Tweakage: activity cost 0, scale 1.0.
[04/28 00:59:34    770s] Tweakage: timing cost on, scale 1.0.
[04/28 00:59:34    770s] OPERPROF:         Starting CoreOperation at level 5, MEM:2737.0M, EPOCH TIME: 1745816374.418275
[04/28 00:59:34    771s] OPERPROF:           Starting spsTweakCongEngine::runCongAwareTweak at level 6, MEM:2737.0M, EPOCH TIME: 1745816374.437576
[04/28 00:59:35    772s] Tweakage swap 1174 pairs.
[04/28 00:59:36    773s] Tweakage swap 501 pairs.
[04/28 00:59:37    774s] Tweakage swap 672 pairs.
[04/28 00:59:38    775s] Tweakage swap 291 pairs.
[04/28 00:59:39    776s] Tweakage swap 64 pairs.
[04/28 00:59:40    777s] Tweakage swap 39 pairs.
[04/28 00:59:41    778s] Tweakage swap 72 pairs.
[04/28 00:59:42    779s] Tweakage swap 38 pairs.
[04/28 00:59:43    780s] Tweakage swap 8 pairs.
[04/28 00:59:44    781s] Tweakage swap 5 pairs.
[04/28 00:59:45    782s] Tweakage swap 14 pairs.
[04/28 00:59:46    783s] Tweakage swap 4 pairs.
[04/28 00:59:47    784s] Tweakage swap 543 pairs.
[04/28 00:59:48    784s] Tweakage swap 250 pairs.
[04/28 00:59:48    785s] Tweakage swap 252 pairs.
[04/28 00:59:49    786s] Tweakage swap 135 pairs.
[04/28 00:59:50    786s] Tweakage swap 58 pairs.
[04/28 00:59:50    787s] Tweakage swap 35 pairs.
[04/28 00:59:51    787s] Tweakage swap 59 pairs.
[04/28 00:59:51    788s] Tweakage swap 33 pairs.
[04/28 00:59:52    789s] Tweakage swap 13 pairs.
[04/28 00:59:53    789s] Tweakage swap 0 pairs.
[04/28 00:59:53    790s] Tweakage swap 15 pairs.
[04/28 00:59:54    791s] Tweakage swap 6 pairs.
[04/28 00:59:54    791s] Tweakage move 931 insts.
[04/28 00:59:54    791s] Tweakage move 221 insts.
[04/28 00:59:54    791s] Tweakage move 53 insts.
[04/28 00:59:54    791s] Tweakage move 15 insts.
[04/28 00:59:54    791s] OPERPROF:           Finished spsTweakCongEngine::runCongAwareTweak at level 6, CPU:20.400, REAL:20.352, MEM:2737.0M, EPOCH TIME: 1745816394.790007
[04/28 00:59:54    791s] OPERPROF:         Finished CoreOperation at level 5, CPU:20.430, REAL:20.377, MEM:2737.0M, EPOCH TIME: 1745816394.794985
[04/28 00:59:54    791s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:22.130, REAL:22.075, MEM:2737.0M, EPOCH TIME: 1745816394.804876
[04/28 00:59:54    791s] Move report: Congestion aware Tweak moves 5738 insts, mean move: 2.96 um, max move: 34.13 um 
[04/28 00:59:54    791s] 	Max move on inst (systolic/FE_OFC5758_n_2516): (136.80, 288.80) --> (107.80, 293.93)
[04/28 00:59:54    791s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:22.1, real=0:00:22.0, mem=2737.0mb) @(0:12:49 - 0:13:11).
[04/28 00:59:54    791s] 
[04/28 00:59:54    791s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[04/28 00:59:55    792s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f2546d8e4b0.
[04/28 00:59:55    792s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[04/28 00:59:55    792s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[04/28 00:59:55    792s] [CPU] RefinePlace/Spiral (cpu=0:00:00.4, real=0:00:00.0)
[04/28 00:59:55    792s] [CPU] RefinePlace/Commit (cpu=0:00:00.5, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.5, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[04/28 00:59:55    792s] [CPU] RefinePlace/Legalization (cpu=0:00:00.9, real=0:00:01.0, mem=2705.0MB) @(0:13:11 - 0:13:12).
[04/28 00:59:55    792s] Move report: Detail placement moves 5738 insts, mean move: 2.96 um, max move: 34.13 um 
[04/28 00:59:55    792s] 	Max move on inst (systolic/FE_OFC5758_n_2516): (136.80, 288.80) --> (107.80, 293.93)
[04/28 00:59:55    792s] 	Runtime: CPU: 0:00:23.1 REAL: 0:00:23.0 MEM: 2705.0MB
[04/28 00:59:55    792s] Statistics of distance of Instance movement in refine placement:
[04/28 00:59:55    792s]   maximum (X+Y) =        34.13 um
[04/28 00:59:55    792s]   inst (systolic/FE_OFC5758_n_2516) with max move: (136.8, 288.8) -> (107.8, 293.93)
[04/28 00:59:55    792s]   mean    (X+Y) =         2.96 um
[04/28 00:59:55    792s] Summary Report:
[04/28 00:59:55    792s] Instances move: 5738 (out of 25444 movable)
[04/28 00:59:55    792s] Instances flipped: 0
[04/28 00:59:55    792s] Mean displacement: 2.96 um
[04/28 00:59:55    792s] Max displacement: 34.13 um (Instance: systolic/FE_OFC5758_n_2516) (136.8, 288.8) -> (107.8, 293.93)
[04/28 00:59:55    792s] Total instances moved : 5738
[04/28 00:59:55    792s] 	Length: 4 sites, height: 1 rows, site name: CoreSite, cell type: INVX3
[04/28 00:59:55    792s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:23.090, REAL:23.034, MEM:2705.0M, EPOCH TIME: 1745816395.755358
[04/28 00:59:55    792s] Total net bbox length = 3.740e+05 (1.876e+05 1.864e+05) (ext = 1.858e+04)
[04/28 00:59:55    792s] Runtime: CPU: 0:00:23.1 REAL: 0:00:23.0 MEM: 2705.0MB
[04/28 00:59:55    792s] [CPU] RefinePlace/total (cpu=0:00:23.1, real=0:00:23.0, mem=2705.0MB) @(0:12:49 - 0:13:12).
[04/28 00:59:55    792s] *** Finished place_detail (0:13:12 mem=2705.0M) ***
[04/28 00:59:55    792s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.36387.15
[04/28 00:59:55    792s] OPERPROF:   Finished RefinePlace at level 2, CPU:23.130, REAL:23.076, MEM:2705.0M, EPOCH TIME: 1745816395.766549
[04/28 00:59:55    792s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2705.0M, EPOCH TIME: 1745816395.766610
[04/28 00:59:55    792s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:25444).
[04/28 00:59:55    792s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:59:55    792s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:59:55    792s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 00:59:55    792s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.090, REAL:0.094, MEM:2643.0M, EPOCH TIME: 1745816395.860500
[04/28 00:59:55    792s] OPERPROF: Finished RefinePlace2 at level 1, CPU:23.270, REAL:23.222, MEM:2643.0M, EPOCH TIME: 1745816395.860698
[04/28 00:59:56    792s] AAE_INFO: opIsDesignInPostRouteState() is 0
[04/28 00:59:56    792s] #################################################################################
[04/28 00:59:56    792s] # Design Stage: PreRoute
[04/28 00:59:56    792s] # Design Name: tpu_top
[04/28 00:59:56    792s] # Design Mode: 45nm
[04/28 00:59:56    792s] # Analysis Mode: MMMC Non-OCV 
[04/28 00:59:56    792s] # Parasitics Mode: No SPEF/RCDB 
[04/28 00:59:56    792s] # Signoff Settings: SI Off 
[04/28 00:59:56    792s] #################################################################################
[04/28 00:59:57    793s] Calculate delays in BcWc mode...
[04/28 00:59:57    793s] Topological Sorting (REAL = 0:00:00.0, MEM = 2635.0M, InitMEM = 2635.0M)
[04/28 00:59:57    793s] Start delay calculation (fullDC) (1 T). (MEM=2634.96)
[04/28 00:59:57    793s] End AAE Lib Interpolated Model. (MEM=2634.96 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/28 01:00:01    798s] Total number of fetched objects 29576
[04/28 01:00:01    798s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[04/28 01:00:01    798s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[04/28 01:00:01    798s] End delay calculation. (MEM=2682.65 CPU=0:00:03.9 REAL=0:00:03.0)
[04/28 01:00:01    798s] End delay calculation (fullDC). (MEM=2682.65 CPU=0:00:04.9 REAL=0:00:04.0)
[04/28 01:00:01    798s] *** CDM Built up (cpu=0:00:05.8  real=0:00:05.0  mem= 2682.7M) ***
[04/28 01:00:03    799s] eGR doReRoute: optGuide
[04/28 01:00:03    799s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2682.7M, EPOCH TIME: 1745816403.210809
[04/28 01:00:03    799s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 01:00:03    799s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 01:00:03    799s] All LLGs are deleted
[04/28 01:00:03    799s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 01:00:03    799s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 01:00:03    799s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2682.7M, EPOCH TIME: 1745816403.210961
[04/28 01:00:03    799s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2682.7M, EPOCH TIME: 1745816403.211045
[04/28 01:00:03    799s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.002, MEM:2633.7M, EPOCH TIME: 1745816403.212348
[04/28 01:00:03    799s] {MMLU 0 0 29576}
[04/28 01:00:03    799s] ### Creating LA Mngr. totSessionCpu=0:13:20 mem=2633.7M
[04/28 01:00:03    799s] ### Creating LA Mngr, finished. totSessionCpu=0:13:20 mem=2633.7M
[04/28 01:00:03    799s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2633.65 MB )
[04/28 01:00:03    799s] (I)      ==================== Layers =====================
[04/28 01:00:03    799s] (I)      +-----+----+---------+---------+--------+-------+
[04/28 01:00:03    799s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[04/28 01:00:03    799s] (I)      +-----+----+---------+---------+--------+-------+
[04/28 01:00:03    799s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[04/28 01:00:03    799s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[04/28 01:00:03    799s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[04/28 01:00:03    799s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[04/28 01:00:03    799s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[04/28 01:00:03    799s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[04/28 01:00:03    799s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[04/28 01:00:03    799s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[04/28 01:00:03    799s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[04/28 01:00:03    799s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[04/28 01:00:03    799s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[04/28 01:00:03    799s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[04/28 01:00:03    799s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[04/28 01:00:03    799s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[04/28 01:00:03    799s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[04/28 01:00:03    799s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[04/28 01:00:03    799s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[04/28 01:00:03    799s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[04/28 01:00:03    799s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[04/28 01:00:03    799s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[04/28 01:00:03    799s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[04/28 01:00:03    799s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[04/28 01:00:03    799s] (I)      +-----+----+---------+---------+--------+-------+
[04/28 01:00:03    799s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[04/28 01:00:03    799s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[04/28 01:00:03    799s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[04/28 01:00:03    799s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[04/28 01:00:03    799s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[04/28 01:00:03    799s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[04/28 01:00:03    799s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[04/28 01:00:03    799s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[04/28 01:00:03    799s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[04/28 01:00:03    799s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[04/28 01:00:03    799s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[04/28 01:00:03    799s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[04/28 01:00:03    799s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[04/28 01:00:03    799s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[04/28 01:00:03    799s] (I)      +-----+----+---------+---------+--------+-------+
[04/28 01:00:03    799s] (I)      Started Import and model ( Curr Mem: 2633.65 MB )
[04/28 01:00:03    799s] (I)      Default pattern map key = tpu_top_default.
[04/28 01:00:03    800s] (I)      == Non-default Options ==
[04/28 01:00:03    800s] (I)      Maximum routing layer                              : 11
[04/28 01:00:03    800s] (I)      Number of threads                                  : 1
[04/28 01:00:03    800s] (I)      Method to set GCell size                           : row
[04/28 01:00:03    800s] (I)      Counted 109417 PG shapes. We will not process PG shapes layer by layer.
[04/28 01:00:03    800s] (I)      Use row-based GCell size
[04/28 01:00:03    800s] (I)      Use row-based GCell align
[04/28 01:00:03    800s] (I)      layer 0 area = 80000
[04/28 01:00:03    800s] (I)      layer 1 area = 80000
[04/28 01:00:03    800s] (I)      layer 2 area = 80000
[04/28 01:00:03    800s] (I)      layer 3 area = 80000
[04/28 01:00:03    800s] (I)      layer 4 area = 80000
[04/28 01:00:03    800s] (I)      layer 5 area = 80000
[04/28 01:00:03    800s] (I)      layer 6 area = 80000
[04/28 01:00:03    800s] (I)      layer 7 area = 80000
[04/28 01:00:03    800s] (I)      layer 8 area = 80000
[04/28 01:00:03    800s] (I)      layer 9 area = 400000
[04/28 01:00:03    800s] (I)      layer 10 area = 400000
[04/28 01:00:03    800s] (I)      GCell unit size   : 3420
[04/28 01:00:03    800s] (I)      GCell multiplier  : 1
[04/28 01:00:03    800s] (I)      GCell row height  : 3420
[04/28 01:00:03    800s] (I)      Actual row height : 3420
[04/28 01:00:03    800s] (I)      GCell align ref   : 20000 20140
[04/28 01:00:03    800s] [NR-eGR] Track table information for default rule: 
[04/28 01:00:03    800s] [NR-eGR] Metal1 has single uniform track structure
[04/28 01:00:03    800s] [NR-eGR] Metal2 has single uniform track structure
[04/28 01:00:03    800s] [NR-eGR] Metal3 has single uniform track structure
[04/28 01:00:03    800s] [NR-eGR] Metal4 has single uniform track structure
[04/28 01:00:03    800s] [NR-eGR] Metal5 has single uniform track structure
[04/28 01:00:03    800s] [NR-eGR] Metal6 has single uniform track structure
[04/28 01:00:03    800s] [NR-eGR] Metal7 has single uniform track structure
[04/28 01:00:03    800s] [NR-eGR] Metal8 has single uniform track structure
[04/28 01:00:03    800s] [NR-eGR] Metal9 has single uniform track structure
[04/28 01:00:03    800s] [NR-eGR] Metal10 has single uniform track structure
[04/28 01:00:03    800s] [NR-eGR] Metal11 has single uniform track structure
[04/28 01:00:03    800s] (I)      ================== Default via ===================
[04/28 01:00:03    800s] (I)      +----+------------------+------------------------+
[04/28 01:00:03    800s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[04/28 01:00:03    800s] (I)      +----+------------------+------------------------+
[04/28 01:00:03    800s] (I)      |  1 |    3  M2_M1_VH   |    7  M2_M1_1x2_HV_N   |
[04/28 01:00:03    800s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[04/28 01:00:03    800s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[04/28 01:00:03    800s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[04/28 01:00:03    800s] (I)      |  5 |   41  M6_M5_VH   |   47  M6_M5_1x2_HV_N   |
[04/28 01:00:03    800s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[04/28 01:00:03    800s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N   |
[04/28 01:00:03    800s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[04/28 01:00:03    800s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[04/28 01:00:03    800s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[04/28 01:00:03    800s] (I)      +----+------------------+------------------------+
[04/28 01:00:03    800s] [NR-eGR] Read 205543 PG shapes
[04/28 01:00:03    800s] [NR-eGR] Read 0 clock shapes
[04/28 01:00:03    800s] [NR-eGR] Read 0 other shapes
[04/28 01:00:03    800s] [NR-eGR] #Routing Blockages  : 0
[04/28 01:00:03    800s] [NR-eGR] #Instance Blockages : 0
[04/28 01:00:03    800s] [NR-eGR] #PG Blockages       : 205543
[04/28 01:00:03    800s] [NR-eGR] #Halo Blockages     : 0
[04/28 01:00:03    800s] [NR-eGR] #Boundary Blockages : 0
[04/28 01:00:03    800s] [NR-eGR] #Clock Blockages    : 0
[04/28 01:00:03    800s] [NR-eGR] #Other Blockages    : 0
[04/28 01:00:03    800s] (I)      Design has 0 blackboxes considered as all layer blockages.
[04/28 01:00:03    800s] [NR-eGR] Num Prerouted Nets = 1  Num Prerouted Wires = 5782
[04/28 01:00:03    800s] [NR-eGR] Read 29576 nets ( ignored 1 )
[04/28 01:00:03    800s] (I)      early_global_route_priority property id does not exist.
[04/28 01:00:03    800s] (I)      Read Num Blocks=205543  Num Prerouted Wires=5782  Num CS=0
[04/28 01:00:03    800s] (I)      Layer 1 (V) : #blockages 24104 : #preroutes 4813
[04/28 01:00:03    800s] (I)      Layer 2 (H) : #blockages 24104 : #preroutes 942
[04/28 01:00:03    800s] (I)      Layer 3 (V) : #blockages 24104 : #preroutes 27
[04/28 01:00:03    800s] (I)      Layer 4 (H) : #blockages 24104 : #preroutes 0
[04/28 01:00:03    800s] (I)      Layer 5 (V) : #blockages 24104 : #preroutes 0
[04/28 01:00:03    800s] (I)      Layer 6 (H) : #blockages 24104 : #preroutes 0
[04/28 01:00:03    800s] (I)      Layer 7 (V) : #blockages 24104 : #preroutes 0
[04/28 01:00:03    800s] (I)      Layer 8 (H) : #blockages 24104 : #preroutes 0
[04/28 01:00:03    800s] (I)      Layer 9 (V) : #blockages 12445 : #preroutes 0
[04/28 01:00:03    800s] (I)      Layer 10 (H) : #blockages 266 : #preroutes 0
[04/28 01:00:03    800s] (I)      Number of ignored nets                =      1
[04/28 01:00:03    800s] (I)      Number of connected nets              =      0
[04/28 01:00:03    800s] (I)      Number of fixed nets                  =      1.  Ignored: Yes
[04/28 01:00:03    800s] (I)      Number of clock nets                  =      1.  Ignored: No
[04/28 01:00:03    800s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[04/28 01:00:03    800s] (I)      Number of special nets                =      0.  Ignored: Yes
[04/28 01:00:03    800s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[04/28 01:00:03    800s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[04/28 01:00:03    800s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[04/28 01:00:03    800s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[04/28 01:00:03    800s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/28 01:00:03    800s] (I)      Ndr track 0 does not exist
[04/28 01:00:03    800s] (I)      ---------------------Grid Graph Info--------------------
[04/28 01:00:03    800s] (I)      Routing area        : (0, 0) - (672800, 666140)
[04/28 01:00:03    800s] (I)      Core area           : (20000, 20140) - (652800, 646000)
[04/28 01:00:03    800s] (I)      Site width          :   400  (dbu)
[04/28 01:00:03    800s] (I)      Row height          :  3420  (dbu)
[04/28 01:00:03    800s] (I)      GCell row height    :  3420  (dbu)
[04/28 01:00:03    800s] (I)      GCell width         :  3420  (dbu)
[04/28 01:00:03    800s] (I)      GCell height        :  3420  (dbu)
[04/28 01:00:03    800s] (I)      Grid                :   196   194    11
[04/28 01:00:03    800s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[04/28 01:00:03    800s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[04/28 01:00:03    800s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[04/28 01:00:03    800s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[04/28 01:00:03    800s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[04/28 01:00:03    800s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[04/28 01:00:03    800s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[04/28 01:00:03    800s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200  1330
[04/28 01:00:03    800s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[04/28 01:00:03    800s] (I)      Total num of tracks :  1753  1682  1753  1682  1753  1682  1753  1682  1753   672   700
[04/28 01:00:03    800s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[04/28 01:00:03    800s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[04/28 01:00:03    800s] (I)      --------------------------------------------------------
[04/28 01:00:03    800s] 
[04/28 01:00:03    800s] [NR-eGR] ============ Routing rule table ============
[04/28 01:00:03    800s] [NR-eGR] Rule id: 0  Nets: 29575
[04/28 01:00:03    800s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[04/28 01:00:03    800s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[04/28 01:00:03    800s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[04/28 01:00:03    800s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[04/28 01:00:03    800s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[04/28 01:00:03    800s] [NR-eGR] ========================================
[04/28 01:00:03    800s] [NR-eGR] 
[04/28 01:00:03    800s] (I)      =============== Blocked Tracks ===============
[04/28 01:00:03    800s] (I)      +-------+---------+----------+---------------+
[04/28 01:00:03    800s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[04/28 01:00:03    800s] (I)      +-------+---------+----------+---------------+
[04/28 01:00:03    800s] (I)      |     1 |       0 |        0 |         0.00% |
[04/28 01:00:03    800s] (I)      |     2 |  326308 |    73784 |        22.61% |
[04/28 01:00:03    800s] (I)      |     3 |  343588 |    30360 |         8.84% |
[04/28 01:00:03    800s] (I)      |     4 |  326308 |    73784 |        22.61% |
[04/28 01:00:03    800s] (I)      |     5 |  343588 |    30360 |         8.84% |
[04/28 01:00:03    800s] (I)      |     6 |  326308 |    73784 |        22.61% |
[04/28 01:00:03    800s] (I)      |     7 |  343588 |    30360 |         8.84% |
[04/28 01:00:03    800s] (I)      |     8 |  326308 |    73784 |        22.61% |
[04/28 01:00:03    800s] (I)      |     9 |  343588 |    31464 |         9.16% |
[04/28 01:00:03    800s] (I)      |    10 |  130368 |    37453 |        28.73% |
[04/28 01:00:03    800s] (I)      |    11 |  137200 |     1880 |         1.37% |
[04/28 01:00:03    800s] (I)      +-------+---------+----------+---------------+
[04/28 01:00:03    800s] (I)      Finished Import and model ( CPU: 0.25 sec, Real: 0.26 sec, Curr Mem: 2653.75 MB )
[04/28 01:00:03    800s] (I)      Reset routing kernel
[04/28 01:00:03    800s] (I)      Started Global Routing ( Curr Mem: 2653.75 MB )
[04/28 01:00:03    800s] (I)      totalPins=88602  totalGlobalPin=83431 (94.16%)
[04/28 01:00:03    800s] (I)      total 2D Cap : 2742485 = (1438962 H, 1303523 V)
[04/28 01:00:03    800s] (I)      
[04/28 01:00:03    800s] (I)      ============  Phase 1a Route ============
[04/28 01:00:03    800s] [NR-eGR] Layer group 1: route 29575 net(s) in layer range [2, 11]
[04/28 01:00:03    800s] (I)      Usage: 236315 = (118506 H, 117809 V) = (8.24% H, 9.04% V) = (2.026e+05um H, 2.015e+05um V)
[04/28 01:00:03    800s] (I)      
[04/28 01:00:03    800s] (I)      ============  Phase 1b Route ============
[04/28 01:00:03    800s] (I)      Usage: 236315 = (118506 H, 117809 V) = (8.24% H, 9.04% V) = (2.026e+05um H, 2.015e+05um V)
[04/28 01:00:03    800s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.040987e+05um
[04/28 01:00:03    800s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[04/28 01:00:03    800s] (I)      Congestion threshold : each 60.00, sum 90.00
[04/28 01:00:03    800s] (I)      
[04/28 01:00:03    800s] (I)      ============  Phase 1c Route ============
[04/28 01:00:03    800s] (I)      Usage: 236315 = (118506 H, 117809 V) = (8.24% H, 9.04% V) = (2.026e+05um H, 2.015e+05um V)
[04/28 01:00:03    800s] (I)      
[04/28 01:00:03    800s] (I)      ============  Phase 1d Route ============
[04/28 01:00:03    800s] (I)      Usage: 236315 = (118506 H, 117809 V) = (8.24% H, 9.04% V) = (2.026e+05um H, 2.015e+05um V)
[04/28 01:00:03    800s] (I)      
[04/28 01:00:03    800s] (I)      ============  Phase 1e Route ============
[04/28 01:00:03    800s] (I)      Usage: 236315 = (118506 H, 117809 V) = (8.24% H, 9.04% V) = (2.026e+05um H, 2.015e+05um V)
[04/28 01:00:03    800s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.040987e+05um
[04/28 01:00:03    800s] (I)      
[04/28 01:00:03    800s] (I)      ============  Phase 1l Route ============
[04/28 01:00:03    800s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[04/28 01:00:03    800s] (I)      Layer  2:     304704     99550        17           0      323429    ( 0.00%) 
[04/28 01:00:03    800s] (I)      Layer  3:     328081     95987         6           0      340470    ( 0.00%) 
[04/28 01:00:03    800s] (I)      Layer  4:     304704     53262         0           0      323429    ( 0.00%) 
[04/28 01:00:03    800s] (I)      Layer  5:     328081     26801         0           0      340470    ( 0.00%) 
[04/28 01:00:03    800s] (I)      Layer  6:     304704      4180         0           0      323429    ( 0.00%) 
[04/28 01:00:03    800s] (I)      Layer  7:     328081      2626         0           0      340470    ( 0.00%) 
[04/28 01:00:03    800s] (I)      Layer  8:     304704        29         0           0      323429    ( 0.00%) 
[04/28 01:00:03    800s] (I)      Layer  9:     327627       148         0           0      340470    ( 0.00%) 
[04/28 01:00:03    800s] (I)      Layer 10:      92243         0         0        6327      123045    ( 4.89%) 
[04/28 01:00:03    800s] (I)      Layer 11:     134620         0         0         673      135515    ( 0.49%) 
[04/28 01:00:03    800s] (I)      Total:       2757549    282583        23        7000     2914154    ( 0.24%) 
[04/28 01:00:03    800s] (I)      
[04/28 01:00:03    800s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/28 01:00:03    800s] [NR-eGR]                        OverCon            
[04/28 01:00:03    800s] [NR-eGR]                         #Gcell     %Gcell
[04/28 01:00:03    800s] [NR-eGR]        Layer             (1-2)    OverCon
[04/28 01:00:03    800s] [NR-eGR] ----------------------------------------------
[04/28 01:00:03    800s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[04/28 01:00:03    800s] [NR-eGR]  Metal2 ( 2)        16( 0.04%)   ( 0.04%) 
[04/28 01:00:03    800s] [NR-eGR]  Metal3 ( 3)         5( 0.01%)   ( 0.01%) 
[04/28 01:00:03    800s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[04/28 01:00:03    800s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[04/28 01:00:03    800s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[04/28 01:00:03    800s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[04/28 01:00:03    800s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[04/28 01:00:03    800s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[04/28 01:00:03    800s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[04/28 01:00:03    800s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[04/28 01:00:03    800s] [NR-eGR] ----------------------------------------------
[04/28 01:00:03    800s] [NR-eGR]        Total        21( 0.01%)   ( 0.01%) 
[04/28 01:00:03    800s] [NR-eGR] 
[04/28 01:00:03    800s] (I)      Finished Global Routing ( CPU: 0.37 sec, Real: 0.38 sec, Curr Mem: 2661.76 MB )
[04/28 01:00:03    800s] (I)      total 2D Cap : 2780310 = (1455947 H, 1324363 V)
[04/28 01:00:03    800s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[04/28 01:00:03    800s] (I)      ============= Track Assignment ============
[04/28 01:00:03    800s] (I)      Started Track Assignment (1T) ( Curr Mem: 2661.76 MB )
[04/28 01:00:03    800s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[04/28 01:00:03    800s] (I)      Run Multi-thread track assignment
[04/28 01:00:04    800s] (I)      Finished Track Assignment (1T) ( CPU: 0.33 sec, Real: 0.33 sec, Curr Mem: 2661.76 MB )
[04/28 01:00:04    800s] (I)      Started Export ( Curr Mem: 2661.76 MB )
[04/28 01:00:04    801s] [NR-eGR]                  Length (um)    Vias 
[04/28 01:00:04    801s] [NR-eGR] -------------------------------------
[04/28 01:00:04    801s] [NR-eGR]  Metal1   (1H)             6   90867 
[04/28 01:00:04    801s] [NR-eGR]  Metal2   (2V)        126430  128403 
[04/28 01:00:04    801s] [NR-eGR]  Metal3   (3H)        165435   11908 
[04/28 01:00:04    801s] [NR-eGR]  Metal4   (4V)         89457    4137 
[04/28 01:00:04    801s] [NR-eGR]  Metal5   (5H)         45673     549 
[04/28 01:00:04    801s] [NR-eGR]  Metal6   (6V)          7004     316 
[04/28 01:00:04    801s] [NR-eGR]  Metal7   (7H)          4510      18 
[04/28 01:00:04    801s] [NR-eGR]  Metal8   (8V)            43      14 
[04/28 01:00:04    801s] [NR-eGR]  Metal9   (9H)           256       0 
[04/28 01:00:04    801s] [NR-eGR]  Metal10  (10V)            0       0 
[04/28 01:00:04    801s] [NR-eGR]  Metal11  (11H)            0       0 
[04/28 01:00:04    801s] [NR-eGR] -------------------------------------
[04/28 01:00:04    801s] [NR-eGR]           Total       438813  236212 
[04/28 01:00:04    801s] [NR-eGR] --------------------------------------------------------------------------
[04/28 01:00:04    801s] [NR-eGR] Total half perimeter of net bounding box: 373992um
[04/28 01:00:04    801s] [NR-eGR] Total length: 438813um, number of vias: 236212
[04/28 01:00:04    801s] [NR-eGR] --------------------------------------------------------------------------
[04/28 01:00:04    801s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[04/28 01:00:04    801s] [NR-eGR] --------------------------------------------------------------------------
[04/28 01:00:04    801s] (I)      Finished Export ( CPU: 0.48 sec, Real: 0.44 sec, Curr Mem: 2652.24 MB )
[04/28 01:00:04    801s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.53 sec, Real: 1.49 sec, Curr Mem: 2640.24 MB )
[04/28 01:00:04    801s] (I)      ===================================== Runtime Summary ======================================
[04/28 01:00:04    801s] (I)       Step                                         %       Start      Finish      Real       CPU 
[04/28 01:00:04    801s] (I)      --------------------------------------------------------------------------------------------
[04/28 01:00:04    801s] (I)       Early Global Route kernel              100.00%  746.67 sec  748.16 sec  1.49 sec  1.53 sec 
[04/28 01:00:04    801s] (I)       +-Import and model                      17.51%  746.67 sec  746.93 sec  0.26 sec  0.25 sec 
[04/28 01:00:04    801s] (I)       | +-Create place DB                      7.21%  746.67 sec  746.78 sec  0.11 sec  0.10 sec 
[04/28 01:00:04    801s] (I)       | | +-Import place data                  7.21%  746.67 sec  746.78 sec  0.11 sec  0.10 sec 
[04/28 01:00:04    801s] (I)       | | | +-Read instances and placement     1.54%  746.67 sec  746.69 sec  0.02 sec  0.01 sec 
[04/28 01:00:04    801s] (I)       | | | +-Read nets                        5.63%  746.69 sec  746.78 sec  0.08 sec  0.09 sec 
[04/28 01:00:04    801s] (I)       | +-Create route DB                      9.43%  746.78 sec  746.92 sec  0.14 sec  0.14 sec 
[04/28 01:00:04    801s] (I)       | | +-Import route data (1T)             9.40%  746.78 sec  746.92 sec  0.14 sec  0.14 sec 
[04/28 01:00:04    801s] (I)       | | | +-Read blockages ( Layer 2-11 )    2.53%  746.79 sec  746.83 sec  0.04 sec  0.04 sec 
[04/28 01:00:04    801s] (I)       | | | | +-Read routing blockages         0.00%  746.79 sec  746.79 sec  0.00 sec  0.00 sec 
[04/28 01:00:04    801s] (I)       | | | | +-Read instance blockages        0.31%  746.79 sec  746.80 sec  0.00 sec  0.01 sec 
[04/28 01:00:04    801s] (I)       | | | | +-Read PG blockages              1.92%  746.80 sec  746.82 sec  0.03 sec  0.02 sec 
[04/28 01:00:04    801s] (I)       | | | | +-Read clock blockages           0.03%  746.82 sec  746.83 sec  0.00 sec  0.00 sec 
[04/28 01:00:04    801s] (I)       | | | | +-Read other blockages           0.03%  746.83 sec  746.83 sec  0.00 sec  0.00 sec 
[04/28 01:00:04    801s] (I)       | | | | +-Read halo blockages            0.04%  746.83 sec  746.83 sec  0.00 sec  0.00 sec 
[04/28 01:00:04    801s] (I)       | | | | +-Read boundary cut boxes        0.00%  746.83 sec  746.83 sec  0.00 sec  0.00 sec 
[04/28 01:00:04    801s] (I)       | | | +-Read blackboxes                  0.00%  746.83 sec  746.83 sec  0.00 sec  0.00 sec 
[04/28 01:00:04    801s] (I)       | | | +-Read prerouted                   1.39%  746.83 sec  746.85 sec  0.02 sec  0.01 sec 
[04/28 01:00:04    801s] (I)       | | | +-Read unlegalized nets            0.26%  746.85 sec  746.85 sec  0.00 sec  0.01 sec 
[04/28 01:00:04    801s] (I)       | | | +-Read nets                        0.57%  746.85 sec  746.86 sec  0.01 sec  0.01 sec 
[04/28 01:00:04    801s] (I)       | | | +-Set up via pillars               0.02%  746.86 sec  746.86 sec  0.00 sec  0.01 sec 
[04/28 01:00:04    801s] (I)       | | | +-Initialize 3D grid graph         0.03%  746.87 sec  746.87 sec  0.00 sec  0.00 sec 
[04/28 01:00:04    801s] (I)       | | | +-Model blockage capacity          3.18%  746.87 sec  746.92 sec  0.05 sec  0.05 sec 
[04/28 01:00:04    801s] (I)       | | | | +-Initialize 3D capacity         3.05%  746.87 sec  746.91 sec  0.05 sec  0.04 sec 
[04/28 01:00:04    801s] (I)       | +-Read aux data                        0.00%  746.92 sec  746.92 sec  0.00 sec  0.00 sec 
[04/28 01:00:04    801s] (I)       | +-Others data preparation              0.13%  746.92 sec  746.92 sec  0.00 sec  0.00 sec 
[04/28 01:00:04    801s] (I)       | +-Create route kernel                  0.51%  746.92 sec  746.93 sec  0.01 sec  0.01 sec 
[04/28 01:00:04    801s] (I)       +-Global Routing                        25.38%  746.93 sec  747.31 sec  0.38 sec  0.37 sec 
[04/28 01:00:04    801s] (I)       | +-Initialization                       0.83%  746.93 sec  746.94 sec  0.01 sec  0.01 sec 
[04/28 01:00:04    801s] (I)       | +-Net group 1                         23.15%  746.94 sec  747.29 sec  0.35 sec  0.34 sec 
[04/28 01:00:04    801s] (I)       | | +-Generate topology                  1.46%  746.94 sec  746.97 sec  0.02 sec  0.02 sec 
[04/28 01:00:04    801s] (I)       | | +-Phase 1a                           5.15%  746.97 sec  747.05 sec  0.08 sec  0.07 sec 
[04/28 01:00:04    801s] (I)       | | | +-Pattern routing (1T)             4.56%  746.97 sec  747.04 sec  0.07 sec  0.06 sec 
[04/28 01:00:04    801s] (I)       | | | +-Add via demand to 2D             0.49%  747.04 sec  747.05 sec  0.01 sec  0.01 sec 
[04/28 01:00:04    801s] (I)       | | +-Phase 1b                           0.02%  747.05 sec  747.05 sec  0.00 sec  0.01 sec 
[04/28 01:00:04    801s] (I)       | | +-Phase 1c                           0.00%  747.05 sec  747.05 sec  0.00 sec  0.00 sec 
[04/28 01:00:04    801s] (I)       | | +-Phase 1d                           0.00%  747.05 sec  747.05 sec  0.00 sec  0.00 sec 
[04/28 01:00:04    801s] (I)       | | +-Phase 1e                           0.02%  747.05 sec  747.05 sec  0.00 sec  0.00 sec 
[04/28 01:00:04    801s] (I)       | | | +-Route legalization               0.00%  747.05 sec  747.05 sec  0.00 sec  0.00 sec 
[04/28 01:00:04    801s] (I)       | | +-Phase 1l                          15.97%  747.05 sec  747.29 sec  0.24 sec  0.23 sec 
[04/28 01:00:04    801s] (I)       | | | +-Layer assignment (1T)           15.74%  747.05 sec  747.29 sec  0.23 sec  0.23 sec 
[04/28 01:00:04    801s] (I)       | +-Clean cong LA                        0.00%  747.29 sec  747.29 sec  0.00 sec  0.00 sec 
[04/28 01:00:04    801s] (I)       +-Export 3D cong map                     0.60%  747.31 sec  747.32 sec  0.01 sec  0.01 sec 
[04/28 01:00:04    801s] (I)       | +-Export 2D cong map                   0.05%  747.32 sec  747.32 sec  0.00 sec  0.00 sec 
[04/28 01:00:04    801s] (I)       +-Extract Global 3D Wires                0.41%  747.37 sec  747.37 sec  0.01 sec  0.00 sec 
[04/28 01:00:04    801s] (I)       +-Track Assignment (1T)                 21.97%  747.37 sec  747.70 sec  0.33 sec  0.33 sec 
[04/28 01:00:04    801s] (I)       | +-Initialization                       0.19%  747.37 sec  747.37 sec  0.00 sec  0.00 sec 
[04/28 01:00:04    801s] (I)       | +-Track Assignment Kernel             21.37%  747.37 sec  747.69 sec  0.32 sec  0.33 sec 
[04/28 01:00:04    801s] (I)       | +-Free Memory                          0.01%  747.70 sec  747.70 sec  0.00 sec  0.00 sec 
[04/28 01:00:04    801s] (I)       +-Export                                29.55%  747.70 sec  748.14 sec  0.44 sec  0.48 sec 
[04/28 01:00:04    801s] (I)       | +-Export DB wires                      9.91%  747.70 sec  747.85 sec  0.15 sec  0.15 sec 
[04/28 01:00:04    801s] (I)       | | +-Export all nets                    7.11%  747.71 sec  747.81 sec  0.11 sec  0.11 sec 
[04/28 01:00:04    801s] (I)       | | +-Set wire vias                      2.14%  747.82 sec  747.85 sec  0.03 sec  0.03 sec 
[04/28 01:00:04    801s] (I)       | +-Report wirelength                    3.87%  747.85 sec  747.91 sec  0.06 sec  0.06 sec 
[04/28 01:00:04    801s] (I)       | +-Update net boxes                     4.30%  747.91 sec  747.97 sec  0.06 sec  0.06 sec 
[04/28 01:00:04    801s] (I)       | +-Update timing                       11.41%  747.97 sec  748.14 sec  0.17 sec  0.21 sec 
[04/28 01:00:04    801s] (I)       +-Postprocess design                     0.75%  748.14 sec  748.15 sec  0.01 sec  0.01 sec 
[04/28 01:00:04    801s] (I)      ===================== Summary by functions =====================
[04/28 01:00:04    801s] (I)       Lv  Step                                 %      Real       CPU 
[04/28 01:00:04    801s] (I)      ----------------------------------------------------------------
[04/28 01:00:04    801s] (I)        0  Early Global Route kernel      100.00%  1.49 sec  1.53 sec 
[04/28 01:00:04    801s] (I)        1  Export                          29.55%  0.44 sec  0.48 sec 
[04/28 01:00:04    801s] (I)        1  Global Routing                  25.38%  0.38 sec  0.37 sec 
[04/28 01:00:04    801s] (I)        1  Track Assignment (1T)           21.97%  0.33 sec  0.33 sec 
[04/28 01:00:04    801s] (I)        1  Import and model                17.51%  0.26 sec  0.25 sec 
[04/28 01:00:04    801s] (I)        1  Postprocess design               0.75%  0.01 sec  0.01 sec 
[04/28 01:00:04    801s] (I)        1  Export 3D cong map               0.60%  0.01 sec  0.01 sec 
[04/28 01:00:04    801s] (I)        1  Extract Global 3D Wires          0.41%  0.01 sec  0.00 sec 
[04/28 01:00:04    801s] (I)        2  Net group 1                     23.15%  0.35 sec  0.34 sec 
[04/28 01:00:04    801s] (I)        2  Track Assignment Kernel         21.37%  0.32 sec  0.33 sec 
[04/28 01:00:04    801s] (I)        2  Update timing                   11.41%  0.17 sec  0.21 sec 
[04/28 01:00:04    801s] (I)        2  Export DB wires                  9.91%  0.15 sec  0.15 sec 
[04/28 01:00:04    801s] (I)        2  Create route DB                  9.43%  0.14 sec  0.14 sec 
[04/28 01:00:04    801s] (I)        2  Create place DB                  7.21%  0.11 sec  0.10 sec 
[04/28 01:00:04    801s] (I)        2  Update net boxes                 4.30%  0.06 sec  0.06 sec 
[04/28 01:00:04    801s] (I)        2  Report wirelength                3.87%  0.06 sec  0.06 sec 
[04/28 01:00:04    801s] (I)        2  Initialization                   1.02%  0.02 sec  0.01 sec 
[04/28 01:00:04    801s] (I)        2  Create route kernel              0.51%  0.01 sec  0.01 sec 
[04/28 01:00:04    801s] (I)        2  Others data preparation          0.13%  0.00 sec  0.00 sec 
[04/28 01:00:04    801s] (I)        2  Export 2D cong map               0.05%  0.00 sec  0.00 sec 
[04/28 01:00:04    801s] (I)        2  Free Memory                      0.01%  0.00 sec  0.00 sec 
[04/28 01:00:04    801s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[04/28 01:00:04    801s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[04/28 01:00:04    801s] (I)        3  Phase 1l                        15.97%  0.24 sec  0.23 sec 
[04/28 01:00:04    801s] (I)        3  Import route data (1T)           9.40%  0.14 sec  0.14 sec 
[04/28 01:00:04    801s] (I)        3  Import place data                7.21%  0.11 sec  0.10 sec 
[04/28 01:00:04    801s] (I)        3  Export all nets                  7.11%  0.11 sec  0.11 sec 
[04/28 01:00:04    801s] (I)        3  Phase 1a                         5.15%  0.08 sec  0.07 sec 
[04/28 01:00:04    801s] (I)        3  Set wire vias                    2.14%  0.03 sec  0.03 sec 
[04/28 01:00:04    801s] (I)        3  Generate topology                1.46%  0.02 sec  0.02 sec 
[04/28 01:00:04    801s] (I)        3  Phase 1b                         0.02%  0.00 sec  0.01 sec 
[04/28 01:00:04    801s] (I)        3  Phase 1e                         0.02%  0.00 sec  0.00 sec 
[04/28 01:00:04    801s] (I)        3  Phase 1c                         0.00%  0.00 sec  0.00 sec 
[04/28 01:00:04    801s] (I)        3  Phase 1d                         0.00%  0.00 sec  0.00 sec 
[04/28 01:00:04    801s] (I)        4  Layer assignment (1T)           15.74%  0.23 sec  0.23 sec 
[04/28 01:00:04    801s] (I)        4  Read nets                        6.20%  0.09 sec  0.10 sec 
[04/28 01:00:04    801s] (I)        4  Pattern routing (1T)             4.56%  0.07 sec  0.06 sec 
[04/28 01:00:04    801s] (I)        4  Model blockage capacity          3.18%  0.05 sec  0.05 sec 
[04/28 01:00:04    801s] (I)        4  Read blockages ( Layer 2-11 )    2.53%  0.04 sec  0.04 sec 
[04/28 01:00:04    801s] (I)        4  Read instances and placement     1.54%  0.02 sec  0.01 sec 
[04/28 01:00:04    801s] (I)        4  Read prerouted                   1.39%  0.02 sec  0.01 sec 
[04/28 01:00:04    801s] (I)        4  Add via demand to 2D             0.49%  0.01 sec  0.01 sec 
[04/28 01:00:04    801s] (I)        4  Read unlegalized nets            0.26%  0.00 sec  0.01 sec 
[04/28 01:00:04    801s] (I)        4  Initialize 3D grid graph         0.03%  0.00 sec  0.00 sec 
[04/28 01:00:04    801s] (I)        4  Set up via pillars               0.02%  0.00 sec  0.01 sec 
[04/28 01:00:04    801s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[04/28 01:00:04    801s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[04/28 01:00:04    801s] (I)        5  Initialize 3D capacity           3.05%  0.05 sec  0.04 sec 
[04/28 01:00:04    801s] (I)        5  Read PG blockages                1.92%  0.03 sec  0.02 sec 
[04/28 01:00:04    801s] (I)        5  Read instance blockages          0.31%  0.00 sec  0.01 sec 
[04/28 01:00:04    801s] (I)        5  Read halo blockages              0.04%  0.00 sec  0.00 sec 
[04/28 01:00:04    801s] (I)        5  Read other blockages             0.03%  0.00 sec  0.00 sec 
[04/28 01:00:04    801s] (I)        5  Read clock blockages             0.03%  0.00 sec  0.00 sec 
[04/28 01:00:04    801s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[04/28 01:00:04    801s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[04/28 01:00:04    801s] Extraction called for design 'tpu_top' of instances=25444 and nets=29597 using extraction engine 'pre_route' .
[04/28 01:00:04    801s] pre_route RC Extraction called for design tpu_top.
[04/28 01:00:04    801s] RC Extraction called in multi-corner(1) mode.
[04/28 01:00:04    801s] RCMode: PreRoute
[04/28 01:00:04    801s]       RC Corner Indexes            0   
[04/28 01:00:04    801s] Capacitance Scaling Factor   : 1.00000 
[04/28 01:00:04    801s] Resistance Scaling Factor    : 1.00000 
[04/28 01:00:04    801s] Clock Cap. Scaling Factor    : 1.00000 
[04/28 01:00:04    801s] Clock Res. Scaling Factor    : 1.00000 
[04/28 01:00:04    801s] Shrink Factor                : 0.90000
[04/28 01:00:04    801s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/28 01:00:04    801s] Using capacitance table file ...
[04/28 01:00:04    801s] 
[04/28 01:00:04    801s] Trim Metal Layers:
[04/28 01:00:04    801s] LayerId::1 widthSet size::4
[04/28 01:00:04    801s] LayerId::2 widthSet size::4
[04/28 01:00:04    801s] LayerId::3 widthSet size::4
[04/28 01:00:04    801s] LayerId::4 widthSet size::4
[04/28 01:00:04    801s] LayerId::5 widthSet size::4
[04/28 01:00:04    801s] LayerId::6 widthSet size::4
[04/28 01:00:04    801s] LayerId::7 widthSet size::5
[04/28 01:00:04    801s] LayerId::8 widthSet size::5
[04/28 01:00:04    801s] LayerId::9 widthSet size::5
[04/28 01:00:04    801s] LayerId::10 widthSet size::4
[04/28 01:00:04    801s] LayerId::11 widthSet size::3
[04/28 01:00:04    801s] eee: pegSigSF::1.070000
[04/28 01:00:04    801s] Updating RC grid for preRoute extraction ...
[04/28 01:00:04    801s] Initializing multi-corner capacitance tables ... 
[04/28 01:00:05    801s] Initializing multi-corner resistance tables ...
[04/28 01:00:05    801s] Creating RPSQ from WeeR and WRes ...
[04/28 01:00:05    801s] eee: l::1 avDens::0.101222 usedTrk::3461.781315 availTrk::34200.000000 sigTrk::3461.781315
[04/28 01:00:05    801s] eee: l::2 avDens::0.223659 usedTrk::7438.795678 availTrk::33259.500000 sigTrk::7438.795678
[04/28 01:00:05    801s] eee: l::3 avDens::0.275324 usedTrk::9762.987713 availTrk::35460.000000 sigTrk::9762.987713
[04/28 01:00:05    801s] eee: l::4 avDens::0.156900 usedTrk::5298.905546 availTrk::33772.500000 sigTrk::5298.905546
[04/28 01:00:05    801s] eee: l::5 avDens::0.094657 usedTrk::2683.518213 availTrk::28350.000000 sigTrk::2683.518213
[04/28 01:00:05    801s] eee: l::6 avDens::0.022703 usedTrk::409.566375 availTrk::18040.500000 sigTrk::409.566375
[04/28 01:00:05    801s] eee: l::7 avDens::0.048842 usedTrk::263.747368 availTrk::5400.000000 sigTrk::263.747368
[04/28 01:00:05    801s] eee: l::8 avDens::0.003269 usedTrk::2.515790 availTrk::769.500000 sigTrk::2.515790
[04/28 01:00:05    801s] eee: l::9 avDens::0.011072 usedTrk::14.947368 availTrk::1350.000000 sigTrk::14.947368
[04/28 01:00:05    801s] eee: l::10 avDens::0.182730 usedTrk::2499.750440 availTrk::13680.000000 sigTrk::2499.750440
[04/28 01:00:05    801s] eee: l::11 avDens::0.052558 usedTrk::113.525817 availTrk::2160.000000 sigTrk::113.525817
[04/28 01:00:05    801s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[04/28 01:00:05    801s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.252339 uaWl=1.000000 uaWlH=0.342416 aWlH=0.000000 lMod=0 pMax=0.834900 pMod=82 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[04/28 01:00:05    802s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 2626.242M)
[04/28 01:00:06    802s] Compute RC Scale Done ...
[04/28 01:00:06    802s] OPERPROF: Starting HotSpotCal at level 1, MEM:2645.3M, EPOCH TIME: 1745816406.033267
[04/28 01:00:06    802s] [hotspot] +------------+---------------+---------------+
[04/28 01:00:06    802s] [hotspot] |            |   max hotspot | total hotspot |
[04/28 01:00:06    802s] [hotspot] +------------+---------------+---------------+
[04/28 01:00:06    802s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/28 01:00:06    802s] [hotspot] | normalized |          0.00 |          0.00 |
[04/28 01:00:06    802s] [hotspot] +------------+---------------+---------------+
[04/28 01:00:06    802s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/28 01:00:06    802s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.004, MEM:2661.3M, EPOCH TIME: 1745816406.037162
[04/28 01:00:06    802s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -resetVeryShortNets -rescheduleForAdherence  
[04/28 01:00:06    802s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -resetVeryShortNets -rescheduleForAdherence  
[04/28 01:00:06    802s] Begin: GigaOpt Route Type Constraints Refinement
[04/28 01:00:06    802s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.36387.25
[04/28 01:00:06    802s] *** CongRefineRouteType #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:13:22.7/0:14:31.5 (0.9), mem = 2661.3M
[04/28 01:00:06    802s] ### Creating RouteCongInterface, started
[04/28 01:00:06    802s] 
[04/28 01:00:06    802s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.7654} {9, 0.082, 0.4854} {10, 0.082, 0.4854} {11, 0.041, 0.4418} 
[04/28 01:00:06    802s] 
[04/28 01:00:06    802s] #optDebug: {0, 1.000}
[04/28 01:00:06    802s] ### Creating RouteCongInterface, finished
[04/28 01:00:06    802s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.36387.25
[04/28 01:00:06    802s] Updated routing constraints on 0 nets.
[04/28 01:00:06    802s] Finished writing unified metrics of routing constraints.
[04/28 01:00:06    802s] Bottom Preferred Layer:
[04/28 01:00:06    802s]     None
[04/28 01:00:06    802s] Via Pillar Rule:
[04/28 01:00:06    802s]     None
[04/28 01:00:06    802s] *** CongRefineRouteType #2 [finish] (ccopt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (0.9), totSession cpu/real = 0:13:22.9/0:14:31.6 (0.9), mem = 2661.3M
[04/28 01:00:06    802s] 
[04/28 01:00:06    802s] =============================================================================================
[04/28 01:00:06    802s]  Step TAT Report : CongRefineRouteType #2 / ccopt_design #1                     21.17-s075_1
[04/28 01:00:06    802s] =============================================================================================
[04/28 01:00:06    802s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/28 01:00:06    802s] ---------------------------------------------------------------------------------------------
[04/28 01:00:06    802s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  81.2 % )     0:00:00.1 /  0:00:00.1    1.0
[04/28 01:00:06    802s] [ MISC                   ]          0:00:00.0  (  18.8 % )     0:00:00.0 /  0:00:00.0    0.8
[04/28 01:00:06    802s] ---------------------------------------------------------------------------------------------
[04/28 01:00:06    802s]  CongRefineRouteType #2 TOTAL       0:00:00.1  ( 100.0 % )     0:00:00.1 /  0:00:00.1    0.9
[04/28 01:00:06    802s] ---------------------------------------------------------------------------------------------
[04/28 01:00:06    802s] 
[04/28 01:00:06    802s] End: GigaOpt Route Type Constraints Refinement
[04/28 01:00:06    802s] skip EGR on cluster skew clock nets.
[04/28 01:00:06    802s] OPTC: user 20.0
[04/28 01:00:06    802s] AAE_INFO: opIsDesignInPostRouteState() is 0
[04/28 01:00:06    802s] #################################################################################
[04/28 01:00:06    802s] # Design Stage: PreRoute
[04/28 01:00:06    802s] # Design Name: tpu_top
[04/28 01:00:06    802s] # Design Mode: 45nm
[04/28 01:00:06    802s] # Analysis Mode: MMMC Non-OCV 
[04/28 01:00:06    802s] # Parasitics Mode: No SPEF/RCDB 
[04/28 01:00:06    802s] # Signoff Settings: SI Off 
[04/28 01:00:06    802s] #################################################################################
[04/28 01:00:07    803s] Calculate delays in BcWc mode...
[04/28 01:00:07    803s] Topological Sorting (REAL = 0:00:00.0, MEM = 2670.8M, InitMEM = 2670.8M)
[04/28 01:00:07    803s] Start delay calculation (fullDC) (1 T). (MEM=2670.84)
[04/28 01:00:07    804s] End AAE Lib Interpolated Model. (MEM=2670.84 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/28 01:00:12    808s] Total number of fetched objects 29576
[04/28 01:00:12    808s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[04/28 01:00:12    809s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[04/28 01:00:12    809s] End delay calculation. (MEM=2684.99 CPU=0:00:04.2 REAL=0:00:04.0)
[04/28 01:00:12    809s] End delay calculation (fullDC). (MEM=2684.99 CPU=0:00:05.2 REAL=0:00:05.0)
[04/28 01:00:12    809s] *** CDM Built up (cpu=0:00:06.1  real=0:00:06.0  mem= 2685.0M) ***
[04/28 01:00:12    809s] Begin: GigaOpt postEco DRV Optimization
[04/28 01:00:12    809s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS
[04/28 01:00:12    809s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS
[04/28 01:00:12    809s] *** DrvOpt #3 [begin] (ccopt_design #1) : totSession cpu/real = 0:13:29.7/0:14:38.4 (0.9), mem = 2685.0M
[04/28 01:00:12    809s] Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
[04/28 01:00:12    809s] Info: 1 net with fixed/cover wires excluded.
[04/28 01:00:13    809s] Info: 1 ideal net excluded from IPO operation.
[04/28 01:00:13    809s] Info: 1 clock net  excluded from IPO operation.
[04/28 01:00:13    809s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.36387.26
[04/28 01:00:13    809s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/28 01:00:13    809s] ### Creating PhyDesignMc. totSessionCpu=0:13:30 mem=2685.0M
[04/28 01:00:13    809s] OPERPROF: Starting DPlace-Init at level 1, MEM:2685.0M, EPOCH TIME: 1745816413.024366
[04/28 01:00:13    809s] Processing tracks to init pin-track alignment.
[04/28 01:00:13    809s] z: 2, totalTracks: 1
[04/28 01:00:13    809s] z: 4, totalTracks: 1
[04/28 01:00:13    809s] z: 6, totalTracks: 1
[04/28 01:00:13    809s] z: 8, totalTracks: 1
[04/28 01:00:13    809s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[04/28 01:00:13    809s] All LLGs are deleted
[04/28 01:00:13    809s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 01:00:13    809s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 01:00:13    809s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2685.0M, EPOCH TIME: 1745816413.038408
[04/28 01:00:13    809s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2685.0M, EPOCH TIME: 1745816413.038736
[04/28 01:00:13    809s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2685.0M, EPOCH TIME: 1745816413.044130
[04/28 01:00:13    809s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 01:00:13    809s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 01:00:13    809s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2685.0M, EPOCH TIME: 1745816413.046011
[04/28 01:00:13    809s] Max number of tech site patterns supported in site array is 256.
[04/28 01:00:13    809s] Core basic site is CoreSite
[04/28 01:00:13    809s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2685.0M, EPOCH TIME: 1745816413.073165
[04/28 01:00:13    809s] After signature check, allow fast init is true, keep pre-filter is true.
[04/28 01:00:13    809s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[04/28 01:00:13    809s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.010, REAL:0.018, MEM:2685.0M, EPOCH TIME: 1745816413.090862
[04/28 01:00:13    809s] Fast DP-INIT is on for default
[04/28 01:00:13    809s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[04/28 01:00:13    809s] Atter site array init, number of instance map data is 0.
[04/28 01:00:13    809s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.050, REAL:0.053, MEM:2685.0M, EPOCH TIME: 1745816413.098911
[04/28 01:00:13    809s] 
[04/28 01:00:13    809s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/28 01:00:13    809s] 
[04/28 01:00:13    809s]  Skipping Bad Lib Cell Checking (CMU) !
[04/28 01:00:13    809s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.060, REAL:0.060, MEM:2685.0M, EPOCH TIME: 1745816413.103897
[04/28 01:00:13    809s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2685.0M, EPOCH TIME: 1745816413.103969
[04/28 01:00:13    809s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:2701.0M, EPOCH TIME: 1745816413.104554
[04/28 01:00:13    809s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2701.0MB).
[04/28 01:00:13    809s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.090, REAL:0.083, MEM:2701.0M, EPOCH TIME: 1745816413.107687
[04/28 01:00:13    810s] TotalInstCnt at PhyDesignMc Initialization: 25444
[04/28 01:00:13    810s] ### Creating PhyDesignMc, finished. totSessionCpu=0:13:30 mem=2701.0M
[04/28 01:00:13    810s] ### Creating RouteCongInterface, started
[04/28 01:00:13    810s] 
[04/28 01:00:13    810s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.7452} {8, 0.311, 0.6124} {9, 0.082, 0.3883} {10, 0.082, 0.3883} {11, 0.041, 0.3535} 
[04/28 01:00:13    810s] 
[04/28 01:00:13    810s] #optDebug: {0, 1.000}
[04/28 01:00:13    810s] ### Creating RouteCongInterface, finished
[04/28 01:00:13    810s] {MG  {7 0 3.9 0.100635}  {10 0 16.5 0.427446} }
[04/28 01:00:13    810s] ### Creating LA Mngr. totSessionCpu=0:13:30 mem=2701.0M
[04/28 01:00:13    810s] ### Creating LA Mngr, finished. totSessionCpu=0:13:30 mem=2701.0M
[04/28 01:00:14    810s] [GPS-DRV] Optimizer parameters ============================= 
[04/28 01:00:14    810s] [GPS-DRV] maxDensity (design): 0.95
[04/28 01:00:14    810s] [GPS-DRV] maxLocalDensity: 0.98
[04/28 01:00:14    810s] [GPS-DRV] MaxBufDistForPlaceBlk: 129 Microns
[04/28 01:00:14    810s] [GPS-DRV] All active and enabled setup views
[04/28 01:00:14    810s] [GPS-DRV]     wc
[04/28 01:00:14    810s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[04/28 01:00:14    810s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[04/28 01:00:14    810s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[04/28 01:00:14    810s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[04/28 01:00:14    810s] [GPS-DRV] timing-driven DRV settings {0 0 0 0 0 0}
[04/28 01:00:14    810s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2720.1M, EPOCH TIME: 1745816414.121777
[04/28 01:00:14    810s] Found 0 hard placement blockage before merging.
[04/28 01:00:14    810s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2720.1M, EPOCH TIME: 1745816414.122126
[04/28 01:00:14    811s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/28 01:00:14    811s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[04/28 01:00:14    811s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/28 01:00:14    811s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[04/28 01:00:14    811s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/28 01:00:15    811s] Info: violation cost 113.799583 (cap = 0.000000, tran = 113.799583, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/28 01:00:15    811s] |   282|  1071|    -0.38|     0|     0|     0.00|     0|     0|     0|     0|    -0.26|    -2.29|       0|       0|       0| 65.36%|          |         |
[04/28 01:00:17    813s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/28 01:00:17    813s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.10|    -1.87|     218|       2|      83| 65.79%| 0:00:02.0|  2782.2M|
[04/28 01:00:17    813s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[04/28 01:00:17    813s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.10|    -1.87|       0|       0|       0| 65.79%| 0:00:00.0|  2782.2M|
[04/28 01:00:17    813s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[04/28 01:00:17    813s] Bottom Preferred Layer:
[04/28 01:00:17    813s]     None
[04/28 01:00:17    813s] Via Pillar Rule:
[04/28 01:00:17    813s]     None
[04/28 01:00:17    813s] Finished writing unified metrics of routing constraints.
[04/28 01:00:17    813s] 
[04/28 01:00:17    813s] *** Finish DRV Fixing (cpu=0:00:03.1 real=0:00:03.0 mem=2782.2M) ***
[04/28 01:00:17    813s] 
[04/28 01:00:17    813s] Deleting 0 temporary hard placement blockage(s).
[04/28 01:00:17    813s] Total-nets :: 29796, Stn-nets :: 8, ratio :: 0.0268492 %, Total-len 438954, Stn-len 632.765
[04/28 01:00:17    813s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2763.2M, EPOCH TIME: 1745816417.247010
[04/28 01:00:17    813s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:25664).
[04/28 01:00:17    813s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 01:00:17    814s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 01:00:17    814s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 01:00:17    814s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.090, REAL:0.088, MEM:2675.2M, EPOCH TIME: 1745816417.335360
[04/28 01:00:17    814s] TotalInstCnt at PhyDesignMc Destruction: 25664
[04/28 01:00:17    814s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.36387.26
[04/28 01:00:17    814s] *** DrvOpt #3 [finish] (ccopt_design #1) : cpu/real = 0:00:04.4/0:00:04.4 (1.0), totSession cpu/real = 0:13:34.1/0:14:42.8 (0.9), mem = 2675.2M
[04/28 01:00:17    814s] 
[04/28 01:00:17    814s] =============================================================================================
[04/28 01:00:17    814s]  Step TAT Report : DrvOpt #3 / ccopt_design #1                                  21.17-s075_1
[04/28 01:00:17    814s] =============================================================================================
[04/28 01:00:17    814s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/28 01:00:17    814s] ---------------------------------------------------------------------------------------------
[04/28 01:00:17    814s] [ SlackTraversorInit     ]      1   0:00:00.7  (  15.0 % )     0:00:00.7 /  0:00:00.7    1.0
[04/28 01:00:17    814s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/28 01:00:17    814s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   5.5 % )     0:00:00.2 /  0:00:00.3    1.0
[04/28 01:00:17    814s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.1    1.0
[04/28 01:00:17    814s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   2.5 % )     0:00:00.1 /  0:00:00.1    0.9
[04/28 01:00:17    814s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/28 01:00:17    814s] [ OptimizationStep       ]      1   0:00:00.0  (   0.1 % )     0:00:02.4 /  0:00:02.4    1.0
[04/28 01:00:17    814s] [ OptSingleIteration     ]      1   0:00:00.0  (   0.1 % )     0:00:02.0 /  0:00:02.0    1.0
[04/28 01:00:17    814s] [ OptGetWeight           ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/28 01:00:17    814s] [ OptEval                ]      4   0:00:01.1  (  26.0 % )     0:00:01.1 /  0:00:01.1    1.0
[04/28 01:00:17    814s] [ OptCommit              ]      4   0:00:00.1  (   2.3 % )     0:00:00.1 /  0:00:00.1    1.0
[04/28 01:00:17    814s] [ PostCommitDelayUpdate  ]      4   0:00:00.0  (   1.1 % )     0:00:00.4 /  0:00:00.5    1.0
[04/28 01:00:17    814s] [ IncrDelayCalc          ]     26   0:00:00.4  (   8.8 % )     0:00:00.4 /  0:00:00.4    1.0
[04/28 01:00:17    814s] [ DrvFindVioNets         ]      3   0:00:00.2  (   5.4 % )     0:00:00.2 /  0:00:00.2    1.1
[04/28 01:00:17    814s] [ DrvComputeSummary      ]      3   0:00:00.1  (   2.4 % )     0:00:00.1 /  0:00:00.1    0.9
[04/28 01:00:17    814s] [ IncrTimingUpdate       ]      4   0:00:00.3  (   7.7 % )     0:00:00.3 /  0:00:00.3    1.0
[04/28 01:00:17    814s] [ MISC                   ]          0:00:01.0  (  21.7 % )     0:00:01.0 /  0:00:00.9    1.0
[04/28 01:00:17    814s] ---------------------------------------------------------------------------------------------
[04/28 01:00:17    814s]  DrvOpt #3 TOTAL                    0:00:04.4  ( 100.0 % )     0:00:04.4 /  0:00:04.4    1.0
[04/28 01:00:17    814s] ---------------------------------------------------------------------------------------------
[04/28 01:00:17    814s] 
[04/28 01:00:17    814s] End: GigaOpt postEco DRV Optimization
[04/28 01:00:17    814s] GigaOpt: WNS changes after routing: 0.000 -> -0.064 (bump = 0.064)
[04/28 01:00:17    814s] GigaOpt: WNS bump threshold: -38.8
[04/28 01:00:17    814s] Begin: GigaOpt postEco optimization
[04/28 01:00:17    814s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -postEco -maxLocalDensity 1.0 -numThreads 1  -NDROptEffortAuto -nativePathGroupFlow -ipoTgtSlackCoef 0 -effTgtSlackCoef 0
[04/28 01:00:17    814s] GigaOpt Checkpoint: Internal optTiming -setupRecovery -postEco -maxLocalDensity 1.0 -numThreads 1  -NDROptEffortAuto -nativePathGroupFlow -ipoTgtSlackCoef 0 -effTgtSlackCoef 0
[04/28 01:00:17    814s] Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
[04/28 01:00:17    814s] Info: 1 net with fixed/cover wires excluded.
[04/28 01:00:17    814s] Info: 1 ideal net excluded from IPO operation.
[04/28 01:00:17    814s] Info: 1 clock net  excluded from IPO operation.
[04/28 01:00:17    814s] *** WnsOpt #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:13:34.5/0:14:43.3 (0.9), mem = 2675.2M
[04/28 01:00:17    814s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.36387.27
[04/28 01:00:17    814s] PhyDesignGrid: maxLocalDensity 1.00, TinyGridDensity 1000.00 TinyGridSize 10.0
[04/28 01:00:17    814s] ### Creating PhyDesignMc. totSessionCpu=0:13:35 mem=2675.2M
[04/28 01:00:17    814s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[04/28 01:00:17    814s] OPERPROF: Starting DPlace-Init at level 1, MEM:2675.2M, EPOCH TIME: 1745816417.818826
[04/28 01:00:17    814s] Processing tracks to init pin-track alignment.
[04/28 01:00:17    814s] z: 2, totalTracks: 1
[04/28 01:00:17    814s] z: 4, totalTracks: 1
[04/28 01:00:17    814s] z: 6, totalTracks: 1
[04/28 01:00:17    814s] z: 8, totalTracks: 1
[04/28 01:00:17    814s] #spOpts: N=45 mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[04/28 01:00:17    814s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2675.2M, EPOCH TIME: 1745816417.835345
[04/28 01:00:17    814s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 01:00:17    814s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 01:00:17    814s] 
[04/28 01:00:17    814s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/28 01:00:17    814s] 
[04/28 01:00:17    814s]  Skipping Bad Lib Cell Checking (CMU) !
[04/28 01:00:17    814s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.040, REAL:0.036, MEM:2675.2M, EPOCH TIME: 1745816417.871316
[04/28 01:00:17    814s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2675.2M, EPOCH TIME: 1745816417.871715
[04/28 01:00:17    814s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2675.2M, EPOCH TIME: 1745816417.872120
[04/28 01:00:17    814s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2675.2MB).
[04/28 01:00:17    814s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.050, REAL:0.057, MEM:2675.2M, EPOCH TIME: 1745816417.875406
[04/28 01:00:18    814s] TotalInstCnt at PhyDesignMc Initialization: 25664
[04/28 01:00:18    814s] ### Creating PhyDesignMc, finished. totSessionCpu=0:13:35 mem=2675.2M
[04/28 01:00:18    814s] ### Creating RouteCongInterface, started
[04/28 01:00:18    814s] 
[04/28 01:00:18    814s] #optDebug:  {2, 1.000, 0.8500} {3, 0.885, 0.8500} {4, 0.770, 0.8500} {5, 0.656, 0.8500} {6, 0.541, 0.8500} {7, 0.426, 0.8500} {8, 0.311, 0.8500} {9, 0.082, 0.8500} {10, 0.082, 0.8500} {11, 0.041, 0.8500} 
[04/28 01:00:18    814s] 
[04/28 01:00:18    814s] #optDebug: {0, 1.000}
[04/28 01:00:18    814s] ### Creating RouteCongInterface, finished
[04/28 01:00:18    814s] {MG  {7 0 3.9 0.100635}  {10 0 16.5 0.427446} }
[04/28 01:00:18    814s] ### Creating LA Mngr. totSessionCpu=0:13:35 mem=2675.2M
[04/28 01:00:18    814s] ### Creating LA Mngr, finished. totSessionCpu=0:13:35 mem=2675.2M
[04/28 01:00:18    815s] *info: 1 don't touch net excluded
[04/28 01:00:18    815s] *info: 1 clock net excluded
[04/28 01:00:18    815s] *info: 1 ideal net excluded from IPO operation.
[04/28 01:00:18    815s] *info: 19 no-driver nets excluded.
[04/28 01:00:18    815s] *info: 1 net with fixed/cover wires excluded.
[04/28 01:00:18    815s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeSetupOpt.36387.5
[04/28 01:00:18    815s] PathGroup :  reg2reg  TargetSlack : 0 
[04/28 01:00:18    815s] ** GigaOpt Optimizer WNS Slack -0.099 TNS Slack -1.875 Density 65.79
[04/28 01:00:18    815s] Optimizer WNS Pass 0
[04/28 01:00:18    815s] OptDebug: Start of Optimizer WNS Pass 0:
[04/28 01:00:18    815s] +----------+------+------+
[04/28 01:00:18    815s] |Path Group|   WNS|   TNS|
[04/28 01:00:18    815s] +----------+------+------+
[04/28 01:00:18    815s] |default   |-0.099|-1.609|
[04/28 01:00:18    815s] |reg2reg   |-0.060|-0.290|
[04/28 01:00:18    815s] |HEPG      |-0.060|-0.290|
[04/28 01:00:18    815s] |All Paths |-0.099|-1.875|
[04/28 01:00:18    815s] +----------+------+------+
[04/28 01:00:18    815s] 
[04/28 01:00:18    815s] CCOptDebug: Start of Optimizer WNS Pass 0: reg2reg* WNS -0.060ns TNS -0.290ns; HEPG WNS -0.060ns TNS -0.290ns; all paths WNS -0.099ns TNS -1.875ns; Real time 0:03:36
[04/28 01:00:18    815s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2732.4M, EPOCH TIME: 1745816418.732747
[04/28 01:00:18    815s] Found 0 hard placement blockage before merging.
[04/28 01:00:18    815s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2732.4M, EPOCH TIME: 1745816418.733084
[04/28 01:00:18    815s] Active Path Group: reg2reg  
[04/28 01:00:18    815s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+--------------------------------------------+
[04/28 01:00:18    815s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                 End Point                  |
[04/28 01:00:18    815s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+--------------------------------------------+
[04/28 01:00:18    815s] |  -0.060|   -0.099|  -0.290|   -1.875|   65.79%|   0:00:00.0| 2732.4M|        wc|  reg2reg| systolic/matrix_mul_2D_reg[6][5][19]/D     |
[04/28 01:00:19    816s] |   0.000|   -0.099|   0.000|   -1.609|   65.80%|   0:00:01.0| 2773.6M|        wc|       NA| NA                                         |
[04/28 01:00:19    816s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+--------------------------------------------+
[04/28 01:00:19    816s] 
[04/28 01:00:19    816s] *** Finish Core Optimize Step (cpu=0:00:01.0 real=0:00:01.0 mem=2773.6M) ***
[04/28 01:00:19    816s] Active Path Group: default 
[04/28 01:00:19    816s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+--------------------------------------------+
[04/28 01:00:19    816s] |  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |Worst View|Pathgroup|                 End Point                  |
[04/28 01:00:19    816s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+--------------------------------------------+
[04/28 01:00:19    816s] |  -0.099|   -0.099|  -1.609|   -1.609|   65.80%|   0:00:00.0| 2773.6M|        wc|  default| systolic/matrix_mul_2D_reg[5][3][20]/D     |
[04/28 01:00:20    816s] |  -0.039|   -0.039|  -0.105|   -0.105|   65.80%|   0:00:01.0| 2773.6M|        wc|  default| write_out/sram_wdata_b_reg[3]/D            |
[04/28 01:00:20    816s] INFO (IMPSP-237): Unable to unplace systolic/FE_OFC3725_n_2491 - no resize TGrid at inst's location.
[04/28 01:00:20    816s] INFO (IMPSP-237): Unable to unplace systolic/FE_OFC3725_n_2491 - no resize TGrid at inst's location.
[04/28 01:00:20    816s] |  -0.014|   -0.014|  -0.015|   -0.015|   65.81%|   0:00:00.0| 2773.6M|        wc|  default| write_out/sram_wdata_b_reg[112]/D          |
[04/28 01:00:20    817s] |   0.000|    0.000|   0.000|    0.000|   65.81%|   0:00:00.0| 2773.6M|        NA|       NA| NA                                         |
[04/28 01:00:20    817s] |   0.000|    0.000|   0.000|    0.000|   65.81%|   0:00:00.0| 2773.6M|        wc|       NA| NA                                         |
[04/28 01:00:20    817s] +--------+---------+--------+---------+---------+------------+--------+----------+---------+--------------------------------------------+
[04/28 01:00:20    817s] 
[04/28 01:00:20    817s] *** Finish Core Optimize Step (cpu=0:00:00.4 real=0:00:01.0 mem=2773.6M) ***
[04/28 01:00:20    817s] 
[04/28 01:00:20    817s] *** Finished Optimize Step Cumulative (cpu=0:00:01.5 real=0:00:02.0 mem=2773.6M) ***
[04/28 01:00:20    817s] Deleting 0 temporary hard placement blockage(s).
[04/28 01:00:20    817s] OptDebug: End of Optimizer WNS Pass 0:
[04/28 01:00:20    817s] +----------+-----+-----+
[04/28 01:00:20    817s] |Path Group|  WNS|  TNS|
[04/28 01:00:20    817s] +----------+-----+-----+
[04/28 01:00:20    817s] |default   |0.029|0.000|
[04/28 01:00:20    817s] |reg2reg   |0.000|0.000|
[04/28 01:00:20    817s] |HEPG      |0.000|0.000|
[04/28 01:00:20    817s] |All Paths |0.000|0.000|
[04/28 01:00:20    817s] +----------+-----+-----+
[04/28 01:00:20    817s] 
[04/28 01:00:20    817s] CCOptDebug: End of Optimizer WNS Pass 0: reg2reg* WNS 0.000ns TNS 0.000ns; HEPG WNS 0.000ns TNS 0.000ns; all paths WNS 0.000ns TNS 0.000ns; Real time 0:03:38
[04/28 01:00:20    817s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeUpdate.36387.6
[04/28 01:00:20    817s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 65.81
[04/28 01:00:20    817s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2773.6M, EPOCH TIME: 1745816420.365415
[04/28 01:00:20    817s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:25664).
[04/28 01:00:20    817s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 01:00:20    817s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 01:00:20    817s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 01:00:20    817s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.071, MEM:2773.6M, EPOCH TIME: 1745816420.436500
[04/28 01:00:20    817s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2773.6M, EPOCH TIME: 1745816420.441539
[04/28 01:00:20    817s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2773.6M, EPOCH TIME: 1745816420.441648
[04/28 01:00:20    817s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2773.6M, EPOCH TIME: 1745816420.458988
[04/28 01:00:20    817s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 01:00:20    817s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 01:00:20    817s] 
[04/28 01:00:20    817s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/28 01:00:20    817s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.040, REAL:0.033, MEM:2773.6M, EPOCH TIME: 1745816420.492071
[04/28 01:00:20    817s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2773.6M, EPOCH TIME: 1745816420.492215
[04/28 01:00:20    817s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2773.6M, EPOCH TIME: 1745816420.492476
[04/28 01:00:20    817s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.050, REAL:0.054, MEM:2773.6M, EPOCH TIME: 1745816420.495569
[04/28 01:00:20    817s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.050, REAL:0.054, MEM:2773.6M, EPOCH TIME: 1745816420.495616
[04/28 01:00:20    817s] TDRefine: refinePlace mode is spiral
[04/28 01:00:20    817s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.36387.16
[04/28 01:00:20    817s] OPERPROF: Starting RefinePlace at level 1, MEM:2773.6M, EPOCH TIME: 1745816420.495701
[04/28 01:00:20    817s] *** Starting place_detail (0:13:37 mem=2773.6M) ***
[04/28 01:00:20    817s] Total net bbox length = 3.745e+05 (1.879e+05 1.867e+05) (ext = 1.858e+04)
[04/28 01:00:20    817s] 
[04/28 01:00:20    817s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/28 01:00:20    817s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[04/28 01:00:20    817s] (I)      Default pattern map key = tpu_top_default.
[04/28 01:00:20    817s] (I)      Default pattern map key = tpu_top_default.
[04/28 01:00:20    817s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2773.6M, EPOCH TIME: 1745816420.527995
[04/28 01:00:20    817s] Starting refinePlace ...
[04/28 01:00:20    817s] (I)      Default pattern map key = tpu_top_default.
[04/28 01:00:20    817s] One DDP V2 for no tweak run.
[04/28 01:00:20    817s] 
[04/28 01:00:20    817s] Running Spiral with 1 thread in Normal Mode  fetchWidth=81 
[04/28 01:00:21    818s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f2546d8e4b0.
[04/28 01:00:21    818s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[04/28 01:00:21    818s] Move report: legalization moves 480 insts, mean move: 1.52 um, max move: 5.73 um spiral
[04/28 01:00:21    818s] 	Max move on inst (write_out/FE_OFC2419_n_162): (242.80, 163.97) --> (243.40, 158.84)
[04/28 01:00:21    818s] [CPU] RefinePlace/Spiral (cpu=0:00:00.4, real=0:00:01.0)
[04/28 01:00:21    818s] [CPU] RefinePlace/Commit (cpu=0:00:00.7, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.7, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[04/28 01:00:21    818s] [CPU] RefinePlace/Legalization (cpu=0:00:01.2, real=0:00:01.0, mem=2760.6MB) @(0:13:37 - 0:13:38).
[04/28 01:00:21    818s] Move report: Detail placement moves 480 insts, mean move: 1.52 um, max move: 5.73 um 
[04/28 01:00:21    818s] 	Max move on inst (write_out/FE_OFC2419_n_162): (242.80, 163.97) --> (243.40, 158.84)
[04/28 01:00:21    818s] 	Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 2760.6MB
[04/28 01:00:21    818s] Statistics of distance of Instance movement in refine placement:
[04/28 01:00:21    818s]   maximum (X+Y) =         5.73 um
[04/28 01:00:21    818s]   inst (write_out/FE_OFC2419_n_162) with max move: (242.8, 163.97) -> (243.4, 158.84)
[04/28 01:00:21    818s]   mean    (X+Y) =         1.52 um
[04/28 01:00:21    818s] Total instances moved : 480
[04/28 01:00:21    818s] Summary Report:
[04/28 01:00:21    818s] Instances move: 480 (out of 25664 movable)
[04/28 01:00:21    818s] Instances flipped: 0
[04/28 01:00:21    818s] Mean displacement: 1.52 um
[04/28 01:00:21    818s] Max displacement: 5.73 um (Instance: write_out/FE_OFC2419_n_162) (242.8, 163.97) -> (243.4, 158.84)
[04/28 01:00:21    818s] 	Length: 5 sites, height: 1 rows, site name: CoreSite, cell type: CLKBUFX2
[04/28 01:00:21    818s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:1.190, REAL:1.186, MEM:2760.6M, EPOCH TIME: 1745816421.713694
[04/28 01:00:21    818s] Total net bbox length = 3.753e+05 (1.882e+05 1.871e+05) (ext = 1.858e+04)
[04/28 01:00:21    818s] Runtime: CPU: 0:00:01.2 REAL: 0:00:01.0 MEM: 2760.6MB
[04/28 01:00:21    818s] [CPU] RefinePlace/total (cpu=0:00:01.2, real=0:00:01.0, mem=2760.6MB) @(0:13:37 - 0:13:38).
[04/28 01:00:21    818s] *** Finished place_detail (0:13:38 mem=2760.6M) ***
[04/28 01:00:21    818s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.36387.16
[04/28 01:00:21    818s] OPERPROF: Finished RefinePlace at level 1, CPU:1.230, REAL:1.231, MEM:2760.6M, EPOCH TIME: 1745816421.726546
[04/28 01:00:21    818s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2760.6M, EPOCH TIME: 1745816421.855332
[04/28 01:00:21    818s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:25664).
[04/28 01:00:21    818s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 01:00:21    818s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 01:00:21    818s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 01:00:21    818s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.070, REAL:0.074, MEM:2757.6M, EPOCH TIME: 1745816421.928970
[04/28 01:00:21    818s] *** maximum move = 5.73 um ***
[04/28 01:00:21    818s] *** Finished re-routing un-routed nets (2757.6M) ***
[04/28 01:00:21    818s] OPERPROF: Starting DPlace-Init at level 1, MEM:2757.6M, EPOCH TIME: 1745816421.969431
[04/28 01:00:21    818s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2757.6M, EPOCH TIME: 1745816421.985176
[04/28 01:00:21    818s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 01:00:21    818s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 01:00:22    818s] 
[04/28 01:00:22    818s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/28 01:00:22    818s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.032, MEM:2757.6M, EPOCH TIME: 1745816422.016838
[04/28 01:00:22    818s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2757.6M, EPOCH TIME: 1745816422.016996
[04/28 01:00:22    818s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.001, MEM:2773.7M, EPOCH TIME: 1745816422.017532
[04/28 01:00:22    818s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.060, REAL:0.051, MEM:2773.7M, EPOCH TIME: 1745816422.020897
[04/28 01:00:22    818s] 
[04/28 01:00:22    818s] *** Finish Physical Update (cpu=0:00:01.8 real=0:00:02.0 mem=2773.7M) ***
[04/28 01:00:22    818s] GigaOpt Checkpoint: Intermediate DB Saving Point afterUpdate.36387.6
[04/28 01:00:22    819s] ** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 65.81
[04/28 01:00:22    819s] OptDebug: End of Setup Fixing:
[04/28 01:00:22    819s] +----------+-----+-----+
[04/28 01:00:22    819s] |Path Group|  WNS|  TNS|
[04/28 01:00:22    819s] +----------+-----+-----+
[04/28 01:00:22    819s] |default   |0.029|0.000|
[04/28 01:00:22    819s] |reg2reg   |0.000|0.000|
[04/28 01:00:22    819s] |HEPG      |0.000|0.000|
[04/28 01:00:22    819s] |All Paths |0.000|0.000|
[04/28 01:00:22    819s] +----------+-----+-----+
[04/28 01:00:22    819s] 
[04/28 01:00:22    819s] Bottom Preferred Layer:
[04/28 01:00:22    819s]     None
[04/28 01:00:22    819s] Via Pillar Rule:
[04/28 01:00:22    819s]     None
[04/28 01:00:22    819s] Finished writing unified metrics of routing constraints.
[04/28 01:00:22    819s] GigaOpt Checkpoint: Intermediate DB Saving Point afterSetupOpt.36387.5
[04/28 01:00:22    819s] 
[04/28 01:00:22    819s] *** Finish post-CTS Setup Fixing (cpu=0:00:03.8 real=0:00:04.0 mem=2773.7M) ***
[04/28 01:00:22    819s] 
[04/28 01:00:22    819s] Total-nets :: 29796, Stn-nets :: 23, ratio :: 0.0771916 %, Total-len 438922, Stn-len 1611.62
[04/28 01:00:22    819s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2754.6M, EPOCH TIME: 1745816422.340265
[04/28 01:00:22    819s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 01:00:22    819s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 01:00:22    819s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 01:00:22    819s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 01:00:22    819s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.080, REAL:0.068, MEM:2673.6M, EPOCH TIME: 1745816422.407909
[04/28 01:00:22    819s] TotalInstCnt at PhyDesignMc Destruction: 25664
[04/28 01:00:22    819s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.36387.27
[04/28 01:00:22    819s] *** WnsOpt #2 [finish] (ccopt_design #1) : cpu/real = 0:00:04.6/0:00:04.6 (1.0), totSession cpu/real = 0:13:39.1/0:14:47.9 (0.9), mem = 2673.6M
[04/28 01:00:22    819s] 
[04/28 01:00:22    819s] =============================================================================================
[04/28 01:00:22    819s]  Step TAT Report : WnsOpt #2 / ccopt_design #1                                  21.17-s075_1
[04/28 01:00:22    819s] =============================================================================================
[04/28 01:00:22    819s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/28 01:00:22    819s] ---------------------------------------------------------------------------------------------
[04/28 01:00:22    819s] [ SlackTraversorInit     ]      2   0:00:00.3  (   6.5 % )     0:00:00.3 /  0:00:00.3    1.0
[04/28 01:00:22    819s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/28 01:00:22    819s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   4.7 % )     0:00:00.2 /  0:00:00.2    1.0
[04/28 01:00:22    819s] [ PlacerPlacementInit    ]      1   0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.0    0.9
[04/28 01:00:22    819s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   2.5 % )     0:00:00.1 /  0:00:00.1    0.9
[04/28 01:00:22    819s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/28 01:00:22    819s] [ TransformInit          ]      1   0:00:00.4  (   8.9 % )     0:00:00.4 /  0:00:00.4    1.0
[04/28 01:00:22    819s] [ OptimizationStep       ]      2   0:00:00.1  (   3.3 % )     0:00:01.5 /  0:00:01.5    1.0
[04/28 01:00:22    819s] [ OptSingleIteration     ]      8   0:00:00.0  (   0.2 % )     0:00:01.3 /  0:00:01.3    1.0
[04/28 01:00:22    819s] [ OptGetWeight           ]      8   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.1    1.7
[04/28 01:00:22    819s] [ OptEval                ]      8   0:00:00.8  (  18.1 % )     0:00:00.8 /  0:00:00.8    1.0
[04/28 01:00:22    819s] [ OptCommit              ]      8   0:00:00.2  (   3.7 % )     0:00:00.2 /  0:00:00.2    1.1
[04/28 01:00:22    819s] [ PostCommitDelayUpdate  ]      8   0:00:00.0  (   0.3 % )     0:00:00.1 /  0:00:00.1    0.9
[04/28 01:00:22    819s] [ IncrDelayCalc          ]     29   0:00:00.1  (   2.8 % )     0:00:00.1 /  0:00:00.1    0.9
[04/28 01:00:22    819s] [ SetupOptGetWorkingSet  ]     16   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.7
[04/28 01:00:22    819s] [ SetupOptGetActiveNode  ]     16   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/28 01:00:22    819s] [ SetupOptSlackGraph     ]      8   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.7
[04/28 01:00:22    819s] [ RefinePlace            ]      1   0:00:01.8  (  38.5 % )     0:00:01.8 /  0:00:01.8    1.0
[04/28 01:00:22    819s] [ TimingUpdate           ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    1.0
[04/28 01:00:22    819s] [ IncrTimingUpdate       ]     13   0:00:00.1  (   2.2 % )     0:00:00.1 /  0:00:00.1    1.1
[04/28 01:00:22    819s] [ MISC                   ]          0:00:00.2  (   5.3 % )     0:00:00.2 /  0:00:00.3    1.0
[04/28 01:00:22    819s] ---------------------------------------------------------------------------------------------
[04/28 01:00:22    819s]  WnsOpt #2 TOTAL                    0:00:04.6  ( 100.0 % )     0:00:04.6 /  0:00:04.6    1.0
[04/28 01:00:22    819s] ---------------------------------------------------------------------------------------------
[04/28 01:00:22    819s] 
[04/28 01:00:22    819s] End: GigaOpt postEco optimization
[04/28 01:00:22    819s] **INFO: Flow update: Design timing is met.
[04/28 01:00:22    819s] **INFO: Flow update: Design timing is met.
[04/28 01:00:22    819s] *** Steiner Routed Nets: 0.077%; Threshold: 100; Threshold for Hold: 100
[04/28 01:00:22    819s] ### Creating LA Mngr. totSessionCpu=0:13:39 mem=2673.6M
[04/28 01:00:22    819s] ### Creating LA Mngr, finished. totSessionCpu=0:13:39 mem=2673.6M
[04/28 01:00:22    819s] Re-routed 0 nets
[04/28 01:00:22    819s] **INFO: Flow update: Design timing is met.
[04/28 01:00:22    819s] 
[04/28 01:00:22    819s] GigaOpt + CCOpt summary information
[04/28 01:00:22    819s] ===================================
[04/28 01:00:22    819s] 
[04/28 01:00:22    819s] ------------------------------------------------------------------------------------------------------------------------
[04/28 01:00:22    819s] Label                            reg2reg WNS    reg2reg TNS    HEPG WNS    HEPG TNS    All WNS     All TNS     Real time
[04/28 01:00:22    819s] ------------------------------------------------------------------------------------------------------------------------
[04/28 01:00:22    819s] After initial cluster                 -              -            -           -           -           -        0:00:46.0
[04/28 01:00:22    819s] Before implementation              0.001ns        0.000ns       0.001ns     0.000ns     0.001ns     0.000ns    0:01:37
[04/28 01:00:22    819s] After implementation              -0.047ns       -0.146ns      -0.047ns    -0.146ns    -0.047ns    -0.150ns    0:02:19
[04/28 01:00:22    819s] Start of Optimizer WNS Pass 0     -0.047ns       -0.146ns      -0.047ns    -0.146ns    -0.047ns    -0.150ns    0:02:22
[04/28 01:00:22    819s] End of Optimizer WNS Pass 0        0.046ns        0.000ns       0.046ns     0.000ns     0.046ns     0.000ns    0:02:37
[04/28 01:00:22    819s] Start of Optimizer WNS Pass 0     -0.060ns       -0.290ns      -0.060ns    -0.290ns    -0.099ns    -1.875ns    0:03:36
[04/28 01:00:22    819s] End of Optimizer WNS Pass 0        0.000ns        0.000ns       0.000ns     0.000ns     0.000ns     0.000ns    0:03:38
[04/28 01:00:22    819s] ------------------------------------------------------------------------------------------------------------------------
[04/28 01:00:22    819s] 
[04/28 01:00:22    819s] #optDebug: fT-D <X 1 0 0 0>
[04/28 01:00:22    819s] #optDebug: fT-D <X 1 0 0 0>
[04/28 01:00:22    819s] Register exp ratio and priority group on 0 nets on 29796 nets : 
[04/28 01:00:22    819s] 
[04/28 01:00:22    819s] Active setup views:
[04/28 01:00:22    819s]  wc
[04/28 01:00:22    819s]   Dominating endpoints: 0
[04/28 01:00:22    819s]   Dominating TNS: -0.000
[04/28 01:00:22    819s] 
[04/28 01:00:22    819s] Extraction called for design 'tpu_top' of instances=25664 and nets=29817 using extraction engine 'pre_route' .
[04/28 01:00:22    819s] pre_route RC Extraction called for design tpu_top.
[04/28 01:00:22    819s] RC Extraction called in multi-corner(1) mode.
[04/28 01:00:22    819s] RCMode: PreRoute
[04/28 01:00:22    819s]       RC Corner Indexes            0   
[04/28 01:00:22    819s] Capacitance Scaling Factor   : 1.00000 
[04/28 01:00:22    819s] Resistance Scaling Factor    : 1.00000 
[04/28 01:00:22    819s] Clock Cap. Scaling Factor    : 1.00000 
[04/28 01:00:22    819s] Clock Res. Scaling Factor    : 1.00000 
[04/28 01:00:22    819s] Shrink Factor                : 0.90000
[04/28 01:00:22    819s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/28 01:00:22    819s] Using capacitance table file ...
[04/28 01:00:22    819s] RC Grid backup saved.
[04/28 01:00:22    819s] 
[04/28 01:00:22    819s] Trim Metal Layers:
[04/28 01:00:22    819s] LayerId::1 widthSet size::4
[04/28 01:00:22    819s] LayerId::2 widthSet size::4
[04/28 01:00:22    819s] LayerId::3 widthSet size::4
[04/28 01:00:22    819s] LayerId::4 widthSet size::4
[04/28 01:00:22    819s] LayerId::5 widthSet size::4
[04/28 01:00:22    819s] LayerId::6 widthSet size::4
[04/28 01:00:22    819s] LayerId::7 widthSet size::5
[04/28 01:00:22    819s] LayerId::8 widthSet size::5
[04/28 01:00:22    819s] LayerId::9 widthSet size::5
[04/28 01:00:22    819s] LayerId::10 widthSet size::4
[04/28 01:00:22    819s] LayerId::11 widthSet size::3
[04/28 01:00:22    819s] eee: pegSigSF::1.070000
[04/28 01:00:22    819s] Skipped RC grid update for preRoute extraction.
[04/28 01:00:22    819s] Initializing multi-corner capacitance tables ... 
[04/28 01:00:23    820s] Initializing multi-corner resistance tables ...
[04/28 01:00:23    820s] Creating RPSQ from WeeR and WRes ...
[04/28 01:00:23    820s] eee: l::1 avDens::0.101222 usedTrk::3461.781315 availTrk::34200.000000 sigTrk::3461.781315
[04/28 01:00:23    820s] eee: l::2 avDens::0.223659 usedTrk::7438.795678 availTrk::33259.500000 sigTrk::7438.795678
[04/28 01:00:23    820s] eee: l::3 avDens::0.275324 usedTrk::9762.987713 availTrk::35460.000000 sigTrk::9762.987713
[04/28 01:00:23    820s] eee: l::4 avDens::0.156900 usedTrk::5298.905546 availTrk::33772.500000 sigTrk::5298.905546
[04/28 01:00:23    820s] eee: l::5 avDens::0.094657 usedTrk::2683.518213 availTrk::28350.000000 sigTrk::2683.518213
[04/28 01:00:23    820s] eee: l::6 avDens::0.022703 usedTrk::409.566375 availTrk::18040.500000 sigTrk::409.566375
[04/28 01:00:23    820s] eee: l::7 avDens::0.048842 usedTrk::263.747368 availTrk::5400.000000 sigTrk::263.747368
[04/28 01:00:23    820s] eee: l::8 avDens::0.003269 usedTrk::2.515790 availTrk::769.500000 sigTrk::2.515790
[04/28 01:00:23    820s] eee: l::9 avDens::0.011072 usedTrk::14.947368 availTrk::1350.000000 sigTrk::14.947368
[04/28 01:00:23    820s] eee: l::10 avDens::0.182730 usedTrk::2499.750440 availTrk::13680.000000 sigTrk::2499.750440
[04/28 01:00:23    820s] eee: l::11 avDens::0.052558 usedTrk::113.525817 availTrk::2160.000000 sigTrk::113.525817
[04/28 01:00:23    820s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[04/28 01:00:23    820s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.252339 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.834900 pMod=82 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[04/28 01:00:23    820s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.7  Real Time: 0:00:01.0  MEM: 2658.215M)
[04/28 01:00:23    820s] Starting delay calculation for Setup views
[04/28 01:00:23    820s] AAE_INFO: opIsDesignInPostRouteState() is 0
[04/28 01:00:23    820s] #################################################################################
[04/28 01:00:23    820s] # Design Stage: PreRoute
[04/28 01:00:23    820s] # Design Name: tpu_top
[04/28 01:00:23    820s] # Design Mode: 45nm
[04/28 01:00:23    820s] # Analysis Mode: MMMC Non-OCV 
[04/28 01:00:23    820s] # Parasitics Mode: No SPEF/RCDB 
[04/28 01:00:23    820s] # Signoff Settings: SI Off 
[04/28 01:00:23    820s] #################################################################################
[04/28 01:00:24    821s] Calculate delays in BcWc mode...
[04/28 01:00:24    821s] Topological Sorting (REAL = 0:00:00.0, MEM = 2665.8M, InitMEM = 2665.8M)
[04/28 01:00:24    821s] Start delay calculation (fullDC) (1 T). (MEM=2665.75)
[04/28 01:00:24    821s] End AAE Lib Interpolated Model. (MEM=2665.75 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/28 01:00:29    826s] Total number of fetched objects 29796
[04/28 01:00:29    826s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[04/28 01:00:29    826s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[04/28 01:00:29    826s] End delay calculation. (MEM=2681.44 CPU=0:00:04.2 REAL=0:00:04.0)
[04/28 01:00:29    826s] End delay calculation (fullDC). (MEM=2681.44 CPU=0:00:05.2 REAL=0:00:05.0)
[04/28 01:00:29    826s] *** CDM Built up (cpu=0:00:06.1  real=0:00:06.0  mem= 2681.4M) ***
[04/28 01:00:30    827s] *** Done Building Timing Graph (cpu=0:00:06.8 real=0:00:07.0 totSessionCpu=0:13:47 mem=2681.4M)
[04/28 01:00:30    827s] OPTC: user 20.0
[04/28 01:00:30    827s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2681.44 MB )
[04/28 01:00:30    827s] (I)      ==================== Layers =====================
[04/28 01:00:30    827s] (I)      +-----+----+---------+---------+--------+-------+
[04/28 01:00:30    827s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[04/28 01:00:30    827s] (I)      +-----+----+---------+---------+--------+-------+
[04/28 01:00:30    827s] (I)      |  33 |  0 |    Cont |     cut |      1 |       |
[04/28 01:00:30    827s] (I)      |   1 |  1 |  Metal1 |    wire |      1 |       |
[04/28 01:00:30    827s] (I)      |  34 |  1 |    Via1 |     cut |      1 |       |
[04/28 01:00:30    827s] (I)      |   2 |  2 |  Metal2 |    wire |      1 |       |
[04/28 01:00:30    827s] (I)      |  35 |  2 |    Via2 |     cut |      1 |       |
[04/28 01:00:30    827s] (I)      |   3 |  3 |  Metal3 |    wire |      1 |       |
[04/28 01:00:30    827s] (I)      |  36 |  3 |    Via3 |     cut |      1 |       |
[04/28 01:00:30    827s] (I)      |   4 |  4 |  Metal4 |    wire |      1 |       |
[04/28 01:00:30    827s] (I)      |  37 |  4 |    Via4 |     cut |      1 |       |
[04/28 01:00:30    827s] (I)      |   5 |  5 |  Metal5 |    wire |      1 |       |
[04/28 01:00:30    827s] (I)      |  38 |  5 |    Via5 |     cut |      1 |       |
[04/28 01:00:30    827s] (I)      |   6 |  6 |  Metal6 |    wire |      1 |       |
[04/28 01:00:30    827s] (I)      |  39 |  6 |    Via6 |     cut |      1 |       |
[04/28 01:00:30    827s] (I)      |   7 |  7 |  Metal7 |    wire |      1 |       |
[04/28 01:00:30    827s] (I)      |  40 |  7 |    Via7 |     cut |      1 |       |
[04/28 01:00:30    827s] (I)      |   8 |  8 |  Metal8 |    wire |      1 |       |
[04/28 01:00:30    827s] (I)      |  41 |  8 |    Via8 |     cut |      1 |       |
[04/28 01:00:30    827s] (I)      |   9 |  9 |  Metal9 |    wire |      1 |       |
[04/28 01:00:30    827s] (I)      |  42 |  9 |    Via9 |     cut |      1 |       |
[04/28 01:00:30    827s] (I)      |  10 | 10 | Metal10 |    wire |      1 |       |
[04/28 01:00:30    827s] (I)      |  43 | 10 |   Via10 |     cut |      1 |       |
[04/28 01:00:30    827s] (I)      |  11 | 11 | Metal11 |    wire |      1 |       |
[04/28 01:00:30    827s] (I)      +-----+----+---------+---------+--------+-------+
[04/28 01:00:30    827s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[04/28 01:00:30    827s] (I)      |  65 | 65 | PWdummy |   other |        |    MS |
[04/28 01:00:30    827s] (I)      |  66 | 66 |   Nwell |   other |        |    MS |
[04/28 01:00:30    827s] (I)      |  67 | 67 |   Oxide |   other |        |    MS |
[04/28 01:00:30    827s] (I)      |  68 | 68 |    Nhvt | implant |        |       |
[04/28 01:00:30    827s] (I)      |  69 | 69 |    Nimp | implant |        |       |
[04/28 01:00:30    827s] (I)      |  70 | 70 |    Phvt | implant |        |       |
[04/28 01:00:30    827s] (I)      |  71 | 71 |    Pimp | implant |        |       |
[04/28 01:00:30    827s] (I)      |  72 | 72 |    Nzvt | implant |        |       |
[04/28 01:00:30    827s] (I)      |  73 | 73 |    Nlvt | implant |        |       |
[04/28 01:00:30    827s] (I)      |  74 | 74 |    Plvt | implant |        |       |
[04/28 01:00:30    827s] (I)      |  75 | 75 |  SiProt | implant |        |       |
[04/28 01:00:30    827s] (I)      |   0 |  0 |    Poly |   other |        |    MS |
[04/28 01:00:30    827s] (I)      |  44 | 44 | Bondpad |   other |        |       |
[04/28 01:00:30    827s] (I)      +-----+----+---------+---------+--------+-------+
[04/28 01:00:30    827s] (I)      Started Import and model ( Curr Mem: 2681.44 MB )
[04/28 01:00:30    827s] (I)      Default pattern map key = tpu_top_default.
[04/28 01:00:30    827s] (I)      == Non-default Options ==
[04/28 01:00:30    827s] (I)      Build term to term wires                           : false
[04/28 01:00:30    827s] (I)      Maximum routing layer                              : 11
[04/28 01:00:30    827s] (I)      Number of threads                                  : 1
[04/28 01:00:30    827s] (I)      Method to set GCell size                           : row
[04/28 01:00:30    827s] (I)      Counted 109417 PG shapes. We will not process PG shapes layer by layer.
[04/28 01:00:30    827s] (I)      Use row-based GCell size
[04/28 01:00:30    827s] (I)      Use row-based GCell align
[04/28 01:00:30    827s] (I)      layer 0 area = 80000
[04/28 01:00:30    827s] (I)      layer 1 area = 80000
[04/28 01:00:30    827s] (I)      layer 2 area = 80000
[04/28 01:00:30    827s] (I)      layer 3 area = 80000
[04/28 01:00:30    827s] (I)      layer 4 area = 80000
[04/28 01:00:30    827s] (I)      layer 5 area = 80000
[04/28 01:00:30    827s] (I)      layer 6 area = 80000
[04/28 01:00:30    827s] (I)      layer 7 area = 80000
[04/28 01:00:30    827s] (I)      layer 8 area = 80000
[04/28 01:00:30    827s] (I)      layer 9 area = 400000
[04/28 01:00:30    827s] (I)      layer 10 area = 400000
[04/28 01:00:30    827s] (I)      GCell unit size   : 3420
[04/28 01:00:30    827s] (I)      GCell multiplier  : 1
[04/28 01:00:30    827s] (I)      GCell row height  : 3420
[04/28 01:00:30    827s] (I)      Actual row height : 3420
[04/28 01:00:30    827s] (I)      GCell align ref   : 20000 20140
[04/28 01:00:30    827s] [NR-eGR] Track table information for default rule: 
[04/28 01:00:30    827s] [NR-eGR] Metal1 has single uniform track structure
[04/28 01:00:30    827s] [NR-eGR] Metal2 has single uniform track structure
[04/28 01:00:30    827s] [NR-eGR] Metal3 has single uniform track structure
[04/28 01:00:30    827s] [NR-eGR] Metal4 has single uniform track structure
[04/28 01:00:30    827s] [NR-eGR] Metal5 has single uniform track structure
[04/28 01:00:30    827s] [NR-eGR] Metal6 has single uniform track structure
[04/28 01:00:30    827s] [NR-eGR] Metal7 has single uniform track structure
[04/28 01:00:30    827s] [NR-eGR] Metal8 has single uniform track structure
[04/28 01:00:30    827s] [NR-eGR] Metal9 has single uniform track structure
[04/28 01:00:30    827s] [NR-eGR] Metal10 has single uniform track structure
[04/28 01:00:30    827s] [NR-eGR] Metal11 has single uniform track structure
[04/28 01:00:30    827s] (I)      ================== Default via ===================
[04/28 01:00:30    827s] (I)      +----+------------------+------------------------+
[04/28 01:00:30    827s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut        |
[04/28 01:00:30    827s] (I)      +----+------------------+------------------------+
[04/28 01:00:30    827s] (I)      |  1 |    3  M2_M1_VH   |    7  M2_M1_1x2_HV_N   |
[04/28 01:00:30    827s] (I)      |  2 |   11  M3_M2_HV   |   15  M3_M2_2x1_VH_E   |
[04/28 01:00:30    827s] (I)      |  3 |   21  M4_M3_VH   |   25  M4_M3_2x1_HV_E   |
[04/28 01:00:30    827s] (I)      |  4 |   31  M5_M4_HV   |   35  M5_M4_2x1_VH_E   |
[04/28 01:00:30    827s] (I)      |  5 |   41  M6_M5_VH   |   47  M6_M5_1x2_HV_N   |
[04/28 01:00:30    827s] (I)      |  6 |   51  M7_M6_HV   |   55  M7_M6_2x1_VH_E   |
[04/28 01:00:30    827s] (I)      |  7 |   61  M8_M7_VH   |   67  M8_M7_1x2_HV_N   |
[04/28 01:00:30    827s] (I)      |  8 |   71  M9_M8_HV   |   75  M9_M8_2x1_VH_E   |
[04/28 01:00:30    827s] (I)      |  9 |   81  M10_M9_VH  |   83  M10_M9_2x1_HV_E  |
[04/28 01:00:30    827s] (I)      | 10 |   89  M11_M10_HV |   93  M11_M10_2x1_VH_E |
[04/28 01:00:30    827s] (I)      +----+------------------+------------------------+
[04/28 01:00:30    827s] [NR-eGR] Read 205543 PG shapes
[04/28 01:00:30    827s] [NR-eGR] Read 0 clock shapes
[04/28 01:00:30    827s] [NR-eGR] Read 0 other shapes
[04/28 01:00:30    827s] [NR-eGR] #Routing Blockages  : 0
[04/28 01:00:30    827s] [NR-eGR] #Instance Blockages : 0
[04/28 01:00:30    827s] [NR-eGR] #PG Blockages       : 205543
[04/28 01:00:30    827s] [NR-eGR] #Halo Blockages     : 0
[04/28 01:00:30    827s] [NR-eGR] #Boundary Blockages : 0
[04/28 01:00:30    827s] [NR-eGR] #Clock Blockages    : 0
[04/28 01:00:30    827s] [NR-eGR] #Other Blockages    : 0
[04/28 01:00:30    827s] (I)      Design has 0 blackboxes considered as all layer blockages.
[04/28 01:00:30    827s] [NR-eGR] Num Prerouted Nets = 1  Num Prerouted Wires = 5782
[04/28 01:00:30    827s] [NR-eGR] Read 29796 nets ( ignored 1 )
[04/28 01:00:30    827s] (I)      early_global_route_priority property id does not exist.
[04/28 01:00:30    827s] (I)      Read Num Blocks=205543  Num Prerouted Wires=5782  Num CS=0
[04/28 01:00:30    827s] (I)      Layer 1 (V) : #blockages 24104 : #preroutes 4813
[04/28 01:00:30    827s] (I)      Layer 2 (H) : #blockages 24104 : #preroutes 942
[04/28 01:00:30    827s] (I)      Layer 3 (V) : #blockages 24104 : #preroutes 27
[04/28 01:00:30    827s] (I)      Layer 4 (H) : #blockages 24104 : #preroutes 0
[04/28 01:00:30    827s] (I)      Layer 5 (V) : #blockages 24104 : #preroutes 0
[04/28 01:00:30    827s] (I)      Layer 6 (H) : #blockages 24104 : #preroutes 0
[04/28 01:00:30    827s] (I)      Layer 7 (V) : #blockages 24104 : #preroutes 0
[04/28 01:00:30    827s] (I)      Layer 8 (H) : #blockages 24104 : #preroutes 0
[04/28 01:00:30    827s] (I)      Layer 9 (V) : #blockages 12445 : #preroutes 0
[04/28 01:00:30    827s] (I)      Layer 10 (H) : #blockages 266 : #preroutes 0
[04/28 01:00:30    827s] (I)      Number of ignored nets                =      1
[04/28 01:00:30    827s] (I)      Number of connected nets              =      0
[04/28 01:00:30    827s] (I)      Number of fixed nets                  =      1.  Ignored: Yes
[04/28 01:00:30    827s] (I)      Number of clock nets                  =      1.  Ignored: No
[04/28 01:00:30    827s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[04/28 01:00:30    827s] (I)      Number of special nets                =      0.  Ignored: Yes
[04/28 01:00:30    827s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[04/28 01:00:30    827s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[04/28 01:00:30    827s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[04/28 01:00:30    827s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[04/28 01:00:30    827s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[04/28 01:00:30    827s] (I)      Ndr track 0 does not exist
[04/28 01:00:30    827s] (I)      ---------------------Grid Graph Info--------------------
[04/28 01:00:30    827s] (I)      Routing area        : (0, 0) - (672800, 666140)
[04/28 01:00:30    827s] (I)      Core area           : (20000, 20140) - (652800, 646000)
[04/28 01:00:30    827s] (I)      Site width          :   400  (dbu)
[04/28 01:00:30    827s] (I)      Row height          :  3420  (dbu)
[04/28 01:00:30    827s] (I)      GCell row height    :  3420  (dbu)
[04/28 01:00:30    827s] (I)      GCell width         :  3420  (dbu)
[04/28 01:00:30    827s] (I)      GCell height        :  3420  (dbu)
[04/28 01:00:30    827s] (I)      Grid                :   196   194    11
[04/28 01:00:30    827s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[04/28 01:00:30    827s] (I)      Vertical capacity   :     0  3420     0  3420     0  3420     0  3420     0  3420     0
[04/28 01:00:30    827s] (I)      Horizontal capacity :     0     0  3420     0  3420     0  3420     0  3420     0  3420
[04/28 01:00:30    827s] (I)      Default wire width  :   120   160   160   160   160   160   160   160   160   440   440
[04/28 01:00:30    827s] (I)      Default wire space  :   120   140   140   140   140   140   140   140   140   400   400
[04/28 01:00:30    827s] (I)      Default wire pitch  :   240   300   300   300   300   300   300   300   300   840   840
[04/28 01:00:30    827s] (I)      Default pitch size  :   240   400   380   400   380   400   380   400   380  1000   950
[04/28 01:00:30    827s] (I)      First track coord   :   190   200   190   200   190   200   190   200   190  1200  1330
[04/28 01:00:30    827s] (I)      Num tracks per GCell: 14.25  8.55  9.00  8.55  9.00  8.55  9.00  8.55  9.00  3.42  3.60
[04/28 01:00:30    827s] (I)      Total num of tracks :  1753  1682  1753  1682  1753  1682  1753  1682  1753   672   700
[04/28 01:00:30    827s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1     1
[04/28 01:00:30    827s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[04/28 01:00:30    827s] (I)      --------------------------------------------------------
[04/28 01:00:30    827s] 
[04/28 01:00:30    827s] [NR-eGR] ============ Routing rule table ============
[04/28 01:00:30    827s] [NR-eGR] Rule id: 0  Nets: 29795
[04/28 01:00:30    827s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[04/28 01:00:30    827s] (I)                    Layer    2    3    4    5    6    7    8    9    10   11 
[04/28 01:00:30    827s] (I)                    Pitch  400  380  400  380  400  380  400  380  1000  950 
[04/28 01:00:30    827s] (I)             #Used tracks    1    1    1    1    1    1    1    1     1    1 
[04/28 01:00:30    827s] (I)       #Fully used tracks    1    1    1    1    1    1    1    1     1    1 
[04/28 01:00:30    827s] [NR-eGR] ========================================
[04/28 01:00:30    827s] [NR-eGR] 
[04/28 01:00:30    827s] (I)      =============== Blocked Tracks ===============
[04/28 01:00:30    827s] (I)      +-------+---------+----------+---------------+
[04/28 01:00:30    827s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[04/28 01:00:30    827s] (I)      +-------+---------+----------+---------------+
[04/28 01:00:30    827s] (I)      |     1 |       0 |        0 |         0.00% |
[04/28 01:00:30    827s] (I)      |     2 |  326308 |    73784 |        22.61% |
[04/28 01:00:30    827s] (I)      |     3 |  343588 |    30360 |         8.84% |
[04/28 01:00:30    827s] (I)      |     4 |  326308 |    73784 |        22.61% |
[04/28 01:00:30    827s] (I)      |     5 |  343588 |    30360 |         8.84% |
[04/28 01:00:30    827s] (I)      |     6 |  326308 |    73784 |        22.61% |
[04/28 01:00:30    827s] (I)      |     7 |  343588 |    30360 |         8.84% |
[04/28 01:00:30    827s] (I)      |     8 |  326308 |    73784 |        22.61% |
[04/28 01:00:30    827s] (I)      |     9 |  343588 |    31464 |         9.16% |
[04/28 01:00:30    827s] (I)      |    10 |  130368 |    37453 |        28.73% |
[04/28 01:00:30    827s] (I)      |    11 |  137200 |     1880 |         1.37% |
[04/28 01:00:30    827s] (I)      +-------+---------+----------+---------------+
[04/28 01:00:30    827s] (I)      Finished Import and model ( CPU: 0.24 sec, Real: 0.25 sec, Curr Mem: 2681.44 MB )
[04/28 01:00:30    827s] (I)      Reset routing kernel
[04/28 01:00:30    827s] (I)      Started Global Routing ( Curr Mem: 2681.44 MB )
[04/28 01:00:30    827s] (I)      totalPins=89042  totalGlobalPin=83809 (94.12%)
[04/28 01:00:30    827s] (I)      total 2D Cap : 2742485 = (1438962 H, 1303523 V)
[04/28 01:00:30    827s] (I)      
[04/28 01:00:30    827s] (I)      ============  Phase 1a Route ============
[04/28 01:00:30    827s] [NR-eGR] Layer group 1: route 29795 net(s) in layer range [2, 11]
[04/28 01:00:30    827s] (I)      Usage: 236960 = (118882 H, 118078 V) = (8.26% H, 9.06% V) = (2.033e+05um H, 2.019e+05um V)
[04/28 01:00:30    827s] (I)      
[04/28 01:00:30    827s] (I)      ============  Phase 1b Route ============
[04/28 01:00:30    827s] (I)      Usage: 236960 = (118882 H, 118078 V) = (8.26% H, 9.06% V) = (2.033e+05um H, 2.019e+05um V)
[04/28 01:00:30    827s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.052016e+05um
[04/28 01:00:30    827s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[04/28 01:00:30    827s] (I)      Congestion threshold : each 60.00, sum 90.00
[04/28 01:00:30    827s] (I)      
[04/28 01:00:30    827s] (I)      ============  Phase 1c Route ============
[04/28 01:00:30    827s] (I)      Usage: 236960 = (118882 H, 118078 V) = (8.26% H, 9.06% V) = (2.033e+05um H, 2.019e+05um V)
[04/28 01:00:30    827s] (I)      
[04/28 01:00:30    827s] (I)      ============  Phase 1d Route ============
[04/28 01:00:30    827s] (I)      Usage: 236960 = (118882 H, 118078 V) = (8.26% H, 9.06% V) = (2.033e+05um H, 2.019e+05um V)
[04/28 01:00:30    827s] (I)      
[04/28 01:00:30    827s] (I)      ============  Phase 1e Route ============
[04/28 01:00:30    827s] (I)      Usage: 236960 = (118882 H, 118078 V) = (8.26% H, 9.06% V) = (2.033e+05um H, 2.019e+05um V)
[04/28 01:00:30    827s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.052016e+05um
[04/28 01:00:30    827s] (I)      
[04/28 01:00:30    827s] (I)      ============  Phase 1l Route ============
[04/28 01:00:30    827s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[04/28 01:00:30    827s] (I)      Layer  2:     304704     99792        17           0      323429    ( 0.00%) 
[04/28 01:00:30    827s] (I)      Layer  3:     328081     96092         4           0      340470    ( 0.00%) 
[04/28 01:00:30    827s] (I)      Layer  4:     304704     53732         0           0      323429    ( 0.00%) 
[04/28 01:00:30    827s] (I)      Layer  5:     328081     27002         0           0      340470    ( 0.00%) 
[04/28 01:00:30    827s] (I)      Layer  6:     304704      3998         0           0      323429    ( 0.00%) 
[04/28 01:00:30    827s] (I)      Layer  7:     328081      2716         0           0      340470    ( 0.00%) 
[04/28 01:00:30    827s] (I)      Layer  8:     304704        30         0           0      323429    ( 0.00%) 
[04/28 01:00:30    827s] (I)      Layer  9:     327627       172         0           0      340470    ( 0.00%) 
[04/28 01:00:30    827s] (I)      Layer 10:      92243         0         0        6327      123045    ( 4.89%) 
[04/28 01:00:30    827s] (I)      Layer 11:     134620         0         0         673      135515    ( 0.49%) 
[04/28 01:00:30    827s] (I)      Total:       2757549    283534        21        7000     2914154    ( 0.24%) 
[04/28 01:00:30    827s] (I)      
[04/28 01:00:30    827s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[04/28 01:00:30    827s] [NR-eGR]                        OverCon            
[04/28 01:00:30    827s] [NR-eGR]                         #Gcell     %Gcell
[04/28 01:00:30    827s] [NR-eGR]        Layer             (1-2)    OverCon
[04/28 01:00:30    827s] [NR-eGR] ----------------------------------------------
[04/28 01:00:30    827s] [NR-eGR]  Metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[04/28 01:00:30    827s] [NR-eGR]  Metal2 ( 2)        15( 0.04%)   ( 0.04%) 
[04/28 01:00:30    827s] [NR-eGR]  Metal3 ( 3)         4( 0.01%)   ( 0.01%) 
[04/28 01:00:30    827s] [NR-eGR]  Metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[04/28 01:00:30    827s] [NR-eGR]  Metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[04/28 01:00:30    827s] [NR-eGR]  Metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[04/28 01:00:30    827s] [NR-eGR]  Metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[04/28 01:00:30    827s] [NR-eGR]  Metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[04/28 01:00:30    827s] [NR-eGR]  Metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[04/28 01:00:30    827s] [NR-eGR] Metal10 (10)         0( 0.00%)   ( 0.00%) 
[04/28 01:00:30    827s] [NR-eGR] Metal11 (11)         0( 0.00%)   ( 0.00%) 
[04/28 01:00:30    827s] [NR-eGR] ----------------------------------------------
[04/28 01:00:30    827s] [NR-eGR]        Total        19( 0.01%)   ( 0.01%) 
[04/28 01:00:30    827s] [NR-eGR] 
[04/28 01:00:30    827s] (I)      Finished Global Routing ( CPU: 0.33 sec, Real: 0.34 sec, Curr Mem: 2689.45 MB )
[04/28 01:00:30    827s] (I)      total 2D Cap : 2780310 = (1455947 H, 1324363 V)
[04/28 01:00:30    827s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[04/28 01:00:30    827s] [NR-eGR] Finished Early Global Route kernel ( CPU: 0.59 sec, Real: 0.60 sec, Curr Mem: 2689.45 MB )
[04/28 01:00:30    827s] (I)      ===================================== Runtime Summary ======================================
[04/28 01:00:30    827s] (I)       Step                                         %       Start      Finish      Real       CPU 
[04/28 01:00:30    827s] (I)      --------------------------------------------------------------------------------------------
[04/28 01:00:30    827s] (I)       Early Global Route kernel              100.00%  773.76 sec  774.36 sec  0.60 sec  0.59 sec 
[04/28 01:00:30    827s] (I)       +-Import and model                      40.72%  773.76 sec  774.01 sec  0.25 sec  0.24 sec 
[04/28 01:00:30    827s] (I)       | +-Create place DB                     15.25%  773.76 sec  773.86 sec  0.09 sec  0.09 sec 
[04/28 01:00:30    827s] (I)       | | +-Import place data                 15.23%  773.76 sec  773.86 sec  0.09 sec  0.09 sec 
[04/28 01:00:30    827s] (I)       | | | +-Read instances and placement     3.81%  773.76 sec  773.79 sec  0.02 sec  0.02 sec 
[04/28 01:00:30    827s] (I)       | | | +-Read nets                       11.34%  773.79 sec  773.86 sec  0.07 sec  0.07 sec 
[04/28 01:00:30    827s] (I)       | +-Create route DB                     23.33%  773.86 sec  774.00 sec  0.14 sec  0.14 sec 
[04/28 01:00:30    827s] (I)       | | +-Import route data (1T)            23.26%  773.86 sec  774.00 sec  0.14 sec  0.14 sec 
[04/28 01:00:30    827s] (I)       | | | +-Read blockages ( Layer 2-11 )    6.04%  773.87 sec  773.91 sec  0.04 sec  0.03 sec 
[04/28 01:00:30    827s] (I)       | | | | +-Read routing blockages         0.00%  773.87 sec  773.87 sec  0.00 sec  0.00 sec 
[04/28 01:00:30    827s] (I)       | | | | +-Read instance blockages        0.75%  773.87 sec  773.87 sec  0.00 sec  0.00 sec 
[04/28 01:00:30    827s] (I)       | | | | +-Read PG blockages              4.55%  773.87 sec  773.90 sec  0.03 sec  0.03 sec 
[04/28 01:00:30    827s] (I)       | | | | +-Read clock blockages           0.06%  773.90 sec  773.90 sec  0.00 sec  0.00 sec 
[04/28 01:00:30    827s] (I)       | | | | +-Read other blockages           0.05%  773.90 sec  773.90 sec  0.00 sec  0.00 sec 
[04/28 01:00:30    827s] (I)       | | | | +-Read halo blockages            0.13%  773.90 sec  773.90 sec  0.00 sec  0.00 sec 
[04/28 01:00:30    827s] (I)       | | | | +-Read boundary cut boxes        0.00%  773.90 sec  773.90 sec  0.00 sec  0.00 sec 
[04/28 01:00:30    827s] (I)       | | | +-Read blackboxes                  0.00%  773.91 sec  773.91 sec  0.00 sec  0.00 sec 
[04/28 01:00:30    827s] (I)       | | | +-Read prerouted                   3.41%  773.91 sec  773.93 sec  0.02 sec  0.02 sec 
[04/28 01:00:30    827s] (I)       | | | +-Read unlegalized nets            0.95%  773.93 sec  773.93 sec  0.01 sec  0.00 sec 
[04/28 01:00:30    827s] (I)       | | | +-Read nets                        1.57%  773.93 sec  773.94 sec  0.01 sec  0.01 sec 
[04/28 01:00:30    827s] (I)       | | | +-Set up via pillars               0.03%  773.94 sec  773.94 sec  0.00 sec  0.00 sec 
[04/28 01:00:30    827s] (I)       | | | +-Initialize 3D grid graph         0.12%  773.95 sec  773.95 sec  0.00 sec  0.00 sec 
[04/28 01:00:30    827s] (I)       | | | +-Model blockage capacity          7.68%  773.95 sec  773.99 sec  0.05 sec  0.05 sec 
[04/28 01:00:30    827s] (I)       | | | | +-Initialize 3D capacity         7.38%  773.95 sec  773.99 sec  0.04 sec  0.05 sec 
[04/28 01:00:30    827s] (I)       | +-Read aux data                        0.00%  774.00 sec  774.00 sec  0.00 sec  0.00 sec 
[04/28 01:00:30    827s] (I)       | +-Others data preparation              0.29%  774.00 sec  774.00 sec  0.00 sec  0.00 sec 
[04/28 01:00:30    827s] (I)       | +-Create route kernel                  1.26%  774.00 sec  774.01 sec  0.01 sec  0.01 sec 
[04/28 01:00:30    827s] (I)       +-Global Routing                        56.63%  774.01 sec  774.35 sec  0.34 sec  0.33 sec 
[04/28 01:00:30    827s] (I)       | +-Initialization                       1.91%  774.01 sec  774.02 sec  0.01 sec  0.01 sec 
[04/28 01:00:30    827s] (I)       | +-Net group 1                         51.29%  774.02 sec  774.33 sec  0.31 sec  0.31 sec 
[04/28 01:00:30    827s] (I)       | | +-Generate topology                  3.55%  774.02 sec  774.04 sec  0.02 sec  0.02 sec 
[04/28 01:00:30    827s] (I)       | | +-Phase 1a                          12.06%  774.05 sec  774.12 sec  0.07 sec  0.07 sec 
[04/28 01:00:30    827s] (I)       | | | +-Pattern routing (1T)             9.79%  774.05 sec  774.11 sec  0.06 sec  0.05 sec 
[04/28 01:00:30    827s] (I)       | | | +-Add via demand to 2D             2.03%  774.11 sec  774.12 sec  0.01 sec  0.02 sec 
[04/28 01:00:30    827s] (I)       | | +-Phase 1b                           0.07%  774.12 sec  774.12 sec  0.00 sec  0.00 sec 
[04/28 01:00:30    827s] (I)       | | +-Phase 1c                           0.00%  774.12 sec  774.12 sec  0.00 sec  0.00 sec 
[04/28 01:00:30    827s] (I)       | | +-Phase 1d                           0.00%  774.12 sec  774.12 sec  0.00 sec  0.00 sec 
[04/28 01:00:30    827s] (I)       | | +-Phase 1e                           0.04%  774.12 sec  774.12 sec  0.00 sec  0.00 sec 
[04/28 01:00:30    827s] (I)       | | | +-Route legalization               0.00%  774.12 sec  774.12 sec  0.00 sec  0.00 sec 
[04/28 01:00:30    827s] (I)       | | +-Phase 1l                          34.41%  774.12 sec  774.33 sec  0.21 sec  0.20 sec 
[04/28 01:00:30    827s] (I)       | | | +-Layer assignment (1T)           33.83%  774.13 sec  774.33 sec  0.20 sec  0.20 sec 
[04/28 01:00:30    827s] (I)       | +-Clean cong LA                        0.00%  774.33 sec  774.33 sec  0.00 sec  0.00 sec 
[04/28 01:00:30    827s] (I)       +-Export 3D cong map                     1.50%  774.35 sec  774.36 sec  0.01 sec  0.01 sec 
[04/28 01:00:30    827s] (I)       | +-Export 2D cong map                   0.12%  774.36 sec  774.36 sec  0.00 sec  0.00 sec 
[04/28 01:00:30    827s] (I)      ===================== Summary by functions =====================
[04/28 01:00:30    827s] (I)       Lv  Step                                 %      Real       CPU 
[04/28 01:00:30    827s] (I)      ----------------------------------------------------------------
[04/28 01:00:30    827s] (I)        0  Early Global Route kernel      100.00%  0.60 sec  0.59 sec 
[04/28 01:00:30    827s] (I)        1  Global Routing                  56.63%  0.34 sec  0.33 sec 
[04/28 01:00:30    827s] (I)        1  Import and model                40.72%  0.25 sec  0.24 sec 
[04/28 01:00:30    827s] (I)        1  Export 3D cong map               1.50%  0.01 sec  0.01 sec 
[04/28 01:00:30    827s] (I)        2  Net group 1                     51.29%  0.31 sec  0.31 sec 
[04/28 01:00:30    827s] (I)        2  Create route DB                 23.33%  0.14 sec  0.14 sec 
[04/28 01:00:30    827s] (I)        2  Create place DB                 15.25%  0.09 sec  0.09 sec 
[04/28 01:00:30    827s] (I)        2  Initialization                   1.91%  0.01 sec  0.01 sec 
[04/28 01:00:30    827s] (I)        2  Create route kernel              1.26%  0.01 sec  0.01 sec 
[04/28 01:00:30    827s] (I)        2  Others data preparation          0.29%  0.00 sec  0.00 sec 
[04/28 01:00:30    827s] (I)        2  Export 2D cong map               0.12%  0.00 sec  0.00 sec 
[04/28 01:00:30    827s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[04/28 01:00:30    827s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[04/28 01:00:30    827s] (I)        3  Phase 1l                        34.41%  0.21 sec  0.20 sec 
[04/28 01:00:30    827s] (I)        3  Import route data (1T)          23.26%  0.14 sec  0.14 sec 
[04/28 01:00:30    827s] (I)        3  Import place data               15.23%  0.09 sec  0.09 sec 
[04/28 01:00:30    827s] (I)        3  Phase 1a                        12.06%  0.07 sec  0.07 sec 
[04/28 01:00:30    827s] (I)        3  Generate topology                3.55%  0.02 sec  0.02 sec 
[04/28 01:00:30    827s] (I)        3  Phase 1b                         0.07%  0.00 sec  0.00 sec 
[04/28 01:00:30    827s] (I)        3  Phase 1e                         0.04%  0.00 sec  0.00 sec 
[04/28 01:00:30    827s] (I)        3  Phase 1c                         0.00%  0.00 sec  0.00 sec 
[04/28 01:00:30    827s] (I)        3  Phase 1d                         0.00%  0.00 sec  0.00 sec 
[04/28 01:00:30    827s] (I)        4  Layer assignment (1T)           33.83%  0.20 sec  0.20 sec 
[04/28 01:00:30    827s] (I)        4  Read nets                       12.92%  0.08 sec  0.08 sec 
[04/28 01:00:30    827s] (I)        4  Pattern routing (1T)             9.79%  0.06 sec  0.05 sec 
[04/28 01:00:30    827s] (I)        4  Model blockage capacity          7.68%  0.05 sec  0.05 sec 
[04/28 01:00:30    827s] (I)        4  Read blockages ( Layer 2-11 )    6.04%  0.04 sec  0.03 sec 
[04/28 01:00:30    827s] (I)        4  Read instances and placement     3.81%  0.02 sec  0.02 sec 
[04/28 01:00:30    827s] (I)        4  Read prerouted                   3.41%  0.02 sec  0.02 sec 
[04/28 01:00:30    827s] (I)        4  Add via demand to 2D             2.03%  0.01 sec  0.02 sec 
[04/28 01:00:30    827s] (I)        4  Read unlegalized nets            0.95%  0.01 sec  0.00 sec 
[04/28 01:00:30    827s] (I)        4  Initialize 3D grid graph         0.12%  0.00 sec  0.00 sec 
[04/28 01:00:30    827s] (I)        4  Set up via pillars               0.03%  0.00 sec  0.00 sec 
[04/28 01:00:30    827s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[04/28 01:00:30    827s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[04/28 01:00:30    827s] (I)        5  Initialize 3D capacity           7.38%  0.04 sec  0.05 sec 
[04/28 01:00:30    827s] (I)        5  Read PG blockages                4.55%  0.03 sec  0.03 sec 
[04/28 01:00:30    827s] (I)        5  Read instance blockages          0.75%  0.00 sec  0.00 sec 
[04/28 01:00:30    827s] (I)        5  Read halo blockages              0.13%  0.00 sec  0.00 sec 
[04/28 01:00:30    827s] (I)        5  Read clock blockages             0.06%  0.00 sec  0.00 sec 
[04/28 01:00:30    827s] (I)        5  Read other blockages             0.05%  0.00 sec  0.00 sec 
[04/28 01:00:30    827s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[04/28 01:00:30    827s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[04/28 01:00:30    827s] OPERPROF: Starting HotSpotCal at level 1, MEM:2689.4M, EPOCH TIME: 1745816430.926405
[04/28 01:00:30    827s] [hotspot] +------------+---------------+---------------+
[04/28 01:00:30    827s] [hotspot] |            |   max hotspot | total hotspot |
[04/28 01:00:30    827s] [hotspot] +------------+---------------+---------------+
[04/28 01:00:30    827s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/28 01:00:30    827s] [hotspot] | normalized |          0.00 |          0.00 |
[04/28 01:00:30    827s] [hotspot] +------------+---------------+---------------+
[04/28 01:00:30    827s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/28 01:00:30    827s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.000, REAL:0.004, MEM:2705.4M, EPOCH TIME: 1745816430.930600
[04/28 01:00:30    827s] [hotspot] Hotspot report including placement blocked areas
[04/28 01:00:30    827s] OPERPROF: Starting HotSpotCal at level 1, MEM:2705.4M, EPOCH TIME: 1745816430.930766
[04/28 01:00:30    827s] [hotspot] +------------+---------------+---------------+
[04/28 01:00:30    827s] [hotspot] |            |   max hotspot | total hotspot |
[04/28 01:00:30    827s] [hotspot] +------------+---------------+---------------+
[04/28 01:00:30    827s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/28 01:00:30    827s] [hotspot] | normalized |          0.00 |          0.00 |
[04/28 01:00:30    827s] [hotspot] +------------+---------------+---------------+
[04/28 01:00:30    827s] Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/28 01:00:30    827s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.010, REAL:0.003, MEM:2705.4M, EPOCH TIME: 1745816430.933864
[04/28 01:00:30    827s] Reported timing to dir ./timingReports
[04/28 01:00:30    827s] **opt_design ... cpu = 0:03:25, real = 0:03:39, mem = 1899.0M, totSessionCpu=0:13:48 **
[04/28 01:00:30    827s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2655.5M, EPOCH TIME: 1745816430.957906
[04/28 01:00:30    827s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 01:00:30    827s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 01:00:30    827s] 
[04/28 01:00:30    827s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/28 01:00:30    827s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.030, REAL:0.033, MEM:2655.5M, EPOCH TIME: 1745816430.990697
[04/28 01:00:31    827s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 01:00:31    827s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 01:00:33    829s] 
[04/28 01:00:33    829s] ------------------------------------------------------------------
[04/28 01:00:33    829s]      opt_design Final Summary
[04/28 01:00:33    829s] ------------------------------------------------------------------
[04/28 01:00:33    829s] 
[04/28 01:00:33    829s] Setup views included:
[04/28 01:00:33    829s]  wc 
[04/28 01:00:33    829s] 
[04/28 01:00:33    829s] +--------------------+---------+---------+---------+
[04/28 01:00:33    829s] |     Setup mode     |   all   | reg2reg | default |
[04/28 01:00:33    829s] +--------------------+---------+---------+---------+
[04/28 01:00:33    829s] |           WNS (ns):|  0.001  |  0.001  |  0.028  |
[04/28 01:00:33    829s] |           TNS (ns):|  0.000  |  0.000  |  0.000  |
[04/28 01:00:33    829s] |    Violating Paths:|    0    |    0    |    0    |
[04/28 01:00:33    829s] |          All Paths:|  3274   |  2828   |  3246   |
[04/28 01:00:33    829s] +--------------------+---------+---------+---------+
[04/28 01:00:33    829s] 
[04/28 01:00:33    829s] +----------------+-------------------------------+------------------+
[04/28 01:00:33    829s] |                |              Real             |       Total      |
[04/28 01:00:33    829s] |    DRVs        +------------------+------------+------------------|
[04/28 01:00:33    829s] |                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
[04/28 01:00:33    829s] +----------------+------------------+------------+------------------+
[04/28 01:00:33    829s] |   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
[04/28 01:00:33    829s] |   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
[04/28 01:00:33    829s] |   max_fanout   |      0 (0)       |     0      |      0 (0)       |
[04/28 01:00:33    829s] |   max_length   |      0 (0)       |     0      |      0 (0)       |
[04/28 01:00:33    829s] +----------------+------------------+------------+------------------+
[04/28 01:00:33    829s] 
[04/28 01:00:33    829s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2655.6M, EPOCH TIME: 1745816433.584340
[04/28 01:00:33    829s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 01:00:33    829s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 01:00:33    829s] 
[04/28 01:00:33    829s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/28 01:00:33    829s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.042, MEM:2655.6M, EPOCH TIME: 1745816433.625850
[04/28 01:00:33    829s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 01:00:33    829s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 01:00:33    829s] 
[04/28 01:00:33    829s] Density: 65.807%
[04/28 01:00:33    829s] Routing Overflow: 0.00% H and 0.00% V
[04/28 01:00:33    829s] ------------------------------------------------------------------
[04/28 01:00:33    829s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2655.6M, EPOCH TIME: 1745816433.660132
[04/28 01:00:33    829s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 01:00:33    829s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 01:00:33    829s] 
[04/28 01:00:33    829s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/28 01:00:33    829s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.039, MEM:2655.6M, EPOCH TIME: 1745816433.698873
[04/28 01:00:33    829s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 01:00:33    829s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 01:00:33    829s] **opt_design ... cpu = 0:03:26, real = 0:03:42, mem = 1899.9M, totSessionCpu=0:13:49 **
[04/28 01:00:33    829s] 
[04/28 01:00:33    829s] TimeStamp Deleting Cell Server Begin ...
[04/28 01:00:33    829s] Deleting Lib Analyzer.
[04/28 01:00:33    829s] 
[04/28 01:00:33    829s] TimeStamp Deleting Cell Server End ...
[04/28 01:00:33    829s] **WARN: (IMPOPT-3195):	Analysis mode has changed.
[04/28 01:00:33    829s] Type 'man IMPOPT-3195' for more detail.
[04/28 01:00:33    829s] *** Finished opt_design ***
[04/28 01:00:33    829s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[04/28 01:00:33    829s] UM:*                                       0.000 ns          0.001 ns  final
[04/28 01:00:33    829s] UM: Running design category ...
[04/28 01:00:33    829s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2655.6M, EPOCH TIME: 1745816433.818428
[04/28 01:00:33    829s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 01:00:33    829s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 01:00:33    829s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.040, REAL:0.032, MEM:2655.6M, EPOCH TIME: 1745816433.850910
[04/28 01:00:33    829s] All LLGs are deleted
[04/28 01:00:33    829s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 01:00:33    829s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 01:00:33    829s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2655.6M, EPOCH TIME: 1745816433.866530
[04/28 01:00:33    829s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2655.6M, EPOCH TIME: 1745816433.866772
[04/28 01:00:33    829s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 01:00:33    829s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 01:00:34    830s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[04/28 01:00:34    830s] 
[04/28 01:00:34    830s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/28 01:00:34    830s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[04/28 01:00:34    830s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[04/28 01:00:34    830s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[04/28 01:00:34    830s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[04/28 01:00:34    830s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[04/28 01:00:34    830s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[04/28 01:00:34    830s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[04/28 01:00:34    830s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[04/28 01:00:34    830s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[04/28 01:00:34    830s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[04/28 01:00:34    830s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[04/28 01:00:34    830s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[04/28 01:00:34    830s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[04/28 01:00:34    830s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[04/28 01:00:34    830s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[04/28 01:00:34    830s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[04/28 01:00:34    830s] Summary for sequential cells identification: 
[04/28 01:00:34    830s]   Identified SBFF number: 104
[04/28 01:00:34    830s]   Identified MBFF number: 0
[04/28 01:00:34    830s]   Identified SB Latch number: 0
[04/28 01:00:34    830s]   Identified MB Latch number: 0
[04/28 01:00:34    830s]   Not identified SBFF number: 16
[04/28 01:00:34    830s]   Not identified MBFF number: 0
[04/28 01:00:34    830s]   Not identified SB Latch number: 0
[04/28 01:00:34    830s]   Not identified MB Latch number: 0
[04/28 01:00:34    830s]   Number of sequential cells which are not FFs: 32
[04/28 01:00:34    830s]  Visiting view : wc
[04/28 01:00:34    830s]    : PowerDomain = none : Weighted F : unweighted  = 36.80 (1.000) with rcCorner = 0
[04/28 01:00:34    830s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[04/28 01:00:34    830s]  Visiting view : bc
[04/28 01:00:34    830s]    : PowerDomain = none : Weighted F : unweighted  = 11.90 (1.000) with rcCorner = 0
[04/28 01:00:34    830s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[04/28 01:00:34    830s] TLC MultiMap info (StdDelay):
[04/28 01:00:34    830s]   : min_delay + min_timing + 1 + no RcCorner := 5.3ps
[04/28 01:00:34    830s]   : min_delay + min_timing + 1 + rccorners := 11.9ps
[04/28 01:00:34    830s]   : max_delay + max_timing + 1 + no RcCorner := 20.1ps
[04/28 01:00:34    830s]   : max_delay + max_timing + 1 + rccorners := 36.8ps
[04/28 01:00:34    830s]  Setting StdDelay to: 36.8ps
[04/28 01:00:34    830s] 
[04/28 01:00:34    830s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/28 01:00:34    830s] ------------------------------------------------------------
[04/28 01:00:34    830s] 	Current design flip-flop statistics
[04/28 01:00:34    830s] 
[04/28 01:00:34    830s] Single-Bit FF Count          :         2841
[04/28 01:00:34    830s] Multi-Bit FF Count           :            0
[04/28 01:00:34    830s] Total Bit Count              :         2841
[04/28 01:00:34    830s] Total FF Count               :         2841
[04/28 01:00:34    830s] Bits Per Flop                :        1.000
[04/28 01:00:34    830s] Total Clock Pin Cap(FF)      :      590.518
[04/28 01:00:34    830s] Multibit Conversion Ratio(%) :         0.00
[04/28 01:00:34    830s] ------------------------------------------------------------
[04/28 01:00:34    830s] ------------------------------------------------------------
[04/28 01:00:34    830s]             Multi-bit cell usage statistics
[04/28 01:00:34    830s] 
[04/28 01:00:34    830s] ------------------------------------------------------------
[04/28 01:00:34    830s] ============================================================
[04/28 01:00:34    830s] Sequential Multibit cells usage statistics
[04/28 01:00:34    830s] ------------------------------------------------------------
[04/28 01:00:34    830s]             Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
[04/28 01:00:34    830s] ------------------------------------------------------------
[04/28 01:00:34    830s] -FlipFlops             2841                    0        0.00                    1.00
[04/28 01:00:34    830s] ------------------------------------------------------------
[04/28 01:00:34    830s] 
[04/28 01:00:34    830s] ------------------------------------------------------------
[04/28 01:00:34    830s] Seq_Mbit libcell              Bitwidth        Count
[04/28 01:00:34    830s] ------------------------------------------------------------
[04/28 01:00:34    830s] Total 0
[04/28 01:00:34    830s] ============================================================
[04/28 01:00:34    830s] ------------------------------------------------------------
[04/28 01:00:34    830s] Category            Num of Insts Rejected     Reasons
[04/28 01:00:34    830s] ------------------------------------------------------------
[04/28 01:00:34    830s] ------------------------------------------------------------
[04/28 01:00:34    830s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[04/28 01:00:34    830s] UM:         207.28            223          0.000 ns          0.001 ns  opt_design_postcts
[04/28 01:00:34    830s] Info: final physical memory for 2 CRR processes is 572.05MB.
[04/28 01:00:36    830s] Info: Summary of CRR changes:
[04/28 01:00:36    830s]       - Timing transform commits:       1
[04/28 01:00:36    830s] 
[04/28 01:00:36    830s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:03:40 real=  0:04:06)
[04/28 01:00:36    830s] 	OPT_RUNTIME:            rePlace (count =  1): (cpu=0:00:01.3 real=0:00:01.3)
[04/28 01:00:36    830s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:04.5 real=0:00:10.1)
[04/28 01:00:36    830s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:27.4 real=0:00:27.4)
[04/28 01:00:36    830s] 	OPT_RUNTIME:                wns (count =  1): (cpu=0:00:19.7 real=0:00:20.1)
[04/28 01:00:36    830s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:16.3 real=0:00:16.3)
[04/28 01:00:36    830s] Info: Destroy the CCOpt slew target map.
[04/28 01:00:36    830s] clean pInstBBox. size 0
[04/28 01:00:36    830s] 
[04/28 01:00:36    830s] TimeStamp Deleting Cell Server Begin ...
[04/28 01:00:36    830s] 
[04/28 01:00:36    830s] TimeStamp Deleting Cell Server End ...
[04/28 01:00:36    830s] External - opt_design -ccopt done. (took cpu=0:03:44 real=0:03:45)
[04/28 01:00:36    830s] Running CCOpt done.
[04/28 01:00:36    830s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[04/28 01:00:36    830s] UM:*                                                                   final
[04/28 01:00:36    830s] Set place::cacheFPlanSiteMark to 0
[04/28 01:00:36    830s] All LLGs are deleted
[04/28 01:00:36    830s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 01:00:36    830s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 01:00:36    830s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2655.6M, EPOCH TIME: 1745816436.673276
[04/28 01:00:36    830s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2655.6M, EPOCH TIME: 1745816436.673360
[04/28 01:00:36    830s] Info: pop threads available for lower-level modules during optimization.
[04/28 01:00:36    830s] (ccopt_design): dumping clock statistics to metric
[04/28 01:00:36    830s] Clock tree timing engine global stage delay update for max_delay:setup.early...
[04/28 01:00:36    830s] End AAE Lib Interpolated Model. (MEM=2655.63 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/28 01:00:36    830s] Clock tree timing engine global stage delay update for max_delay:setup.early done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/28 01:00:36    830s] Clock tree timing engine global stage delay update for max_delay:setup.late...
[04/28 01:00:36    830s] Clock tree timing engine global stage delay update for max_delay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/28 01:00:36    830s] Clock tree timing engine global stage delay update for min_delay:hold.early...
[04/28 01:00:36    830s] Clock tree timing engine global stage delay update for min_delay:hold.early done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/28 01:00:36    830s] Clock tree timing engine global stage delay update for min_delay:hold.late...
[04/28 01:00:36    830s] Clock tree timing engine global stage delay update for min_delay:hold.late done. (took cpu=0:00:00.0 real=0:00:00.0)
[04/28 01:00:36    830s] Clock DAG hash : 12903932134921246227 4066680302354243254
[04/28 01:00:36    830s] CTS services accumulated run-time stats :
[04/28 01:00:36    830s]   delay calculator: calls=9403, total_wall_time=0.192s, mean_wall_time=0.020ms
[04/28 01:00:36    830s]   legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[04/28 01:00:36    830s]   steiner router: calls=9386, total_wall_time=0.080s, mean_wall_time=0.008ms
[04/28 01:00:36    830s] UM: Running design category ...
[04/28 01:00:36    830s] All LLGs are deleted
[04/28 01:00:36    830s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 01:00:36    830s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 01:00:36    830s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2693.8M, EPOCH TIME: 1745816436.817032
[04/28 01:00:36    830s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2693.8M, EPOCH TIME: 1745816436.817404
[04/28 01:00:36    830s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2693.8M, EPOCH TIME: 1745816436.818041
[04/28 01:00:36    830s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 01:00:36    830s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 01:00:36    830s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2693.8M, EPOCH TIME: 1745816436.819851
[04/28 01:00:36    830s] Max number of tech site patterns supported in site array is 256.
[04/28 01:00:36    830s] Core basic site is CoreSite
[04/28 01:00:36    830s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2693.8M, EPOCH TIME: 1745816436.846695
[04/28 01:00:36    830s] After signature check, allow fast init is false, keep pre-filter is true.
[04/28 01:00:36    830s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[04/28 01:00:36    830s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.020, REAL:0.014, MEM:2693.8M, EPOCH TIME: 1745816436.861172
[04/28 01:00:36    830s] SiteArray: non-trimmed site array dimensions = 183 x 1582
[04/28 01:00:36    830s] SiteArray: use 1,642,496 bytes
[04/28 01:00:36    830s] SiteArray: current memory after site array memory allocation 2693.8M
[04/28 01:00:36    830s] SiteArray: FP blocked sites are writable
[04/28 01:00:36    830s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2693.8M, EPOCH TIME: 1745816436.868558
[04/28 01:00:37    831s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.180, REAL:0.181, MEM:2693.8M, EPOCH TIME: 1745816437.049113
[04/28 01:00:37    831s] SiteArray: number of non floorplan blocked sites for llg default is 289506
[04/28 01:00:37    831s] Atter site array init, number of instance map data is 0.
[04/28 01:00:37    831s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.220, REAL:0.233, MEM:2693.8M, EPOCH TIME: 1745816437.052599
[04/28 01:00:37    831s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.240, REAL:0.236, MEM:2693.8M, EPOCH TIME: 1745816437.054108
[04/28 01:00:37    831s] All LLGs are deleted
[04/28 01:00:37    831s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 01:00:37    831s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 01:00:37    831s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2693.8M, EPOCH TIME: 1745816437.070006
[04/28 01:00:37    831s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2693.8M, EPOCH TIME: 1745816437.070263
[04/28 01:00:37    831s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 01:00:37    831s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 01:00:37    831s] 
[04/28 01:00:37    831s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[04/28 01:00:37    831s] SBFF Setting to complicate: SMDFFHQX8 complicate code: 30.1
[04/28 01:00:37    831s] SBFF Setting to complicate: SMDFFHQX4 complicate code: 30.1
[04/28 01:00:37    831s] SBFF Setting to complicate: SMDFFHQX2 complicate code: 30.1
[04/28 01:00:37    831s] SBFF Setting to complicate: SMDFFHQX1 complicate code: 30.1
[04/28 01:00:37    831s] SBFF Setting to complicate: SEDFFTRXL complicate code: 30.05
[04/28 01:00:37    831s] SBFF Setting to complicate: SEDFFTRX4 complicate code: 30.05
[04/28 01:00:37    831s] SBFF Setting to complicate: SEDFFTRX2 complicate code: 30.05
[04/28 01:00:37    831s] SBFF Setting to complicate: SEDFFTRX1 complicate code: 30.05
[04/28 01:00:37    831s] SBFF Setting to complicate: SEDFFHQX8 complicate code: 30.05
[04/28 01:00:37    831s] SBFF Setting to complicate: SEDFFHQX4 complicate code: 30.05
[04/28 01:00:37    831s] SBFF Setting to complicate: SEDFFHQX2 complicate code: 30.05
[04/28 01:00:37    831s] SBFF Setting to complicate: SEDFFHQX1 complicate code: 30.05
[04/28 01:00:37    831s] SBFF Setting to complicate: EDFFTRXL complicate code: 30.05
[04/28 01:00:37    831s] SBFF Setting to complicate: EDFFTRX4 complicate code: 30.05
[04/28 01:00:37    831s] SBFF Setting to complicate: EDFFTRX2 complicate code: 30.05
[04/28 01:00:37    831s] SBFF Setting to complicate: EDFFTRX1 complicate code: 30.05
[04/28 01:00:37    831s] Summary for sequential cells identification: 
[04/28 01:00:37    831s]   Identified SBFF number: 104
[04/28 01:00:37    831s]   Identified MBFF number: 0
[04/28 01:00:37    831s]   Identified SB Latch number: 0
[04/28 01:00:37    831s]   Identified MB Latch number: 0
[04/28 01:00:37    831s]   Not identified SBFF number: 16
[04/28 01:00:37    831s]   Not identified MBFF number: 0
[04/28 01:00:37    831s]   Not identified SB Latch number: 0
[04/28 01:00:37    831s]   Not identified MB Latch number: 0
[04/28 01:00:37    831s]   Number of sequential cells which are not FFs: 32
[04/28 01:00:37    831s]  Visiting view : wc
[04/28 01:00:37    831s]    : PowerDomain = none : Weighted F : unweighted  = 36.80 (1.000) with rcCorner = 0
[04/28 01:00:37    831s]    : PowerDomain = none : Weighted F : unweighted  = 20.10 (1.000) with rcCorner = -1
[04/28 01:00:37    831s]  Visiting view : bc
[04/28 01:00:37    831s]    : PowerDomain = none : Weighted F : unweighted  = 11.90 (1.000) with rcCorner = 0
[04/28 01:00:37    831s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[04/28 01:00:37    831s] TLC MultiMap info (StdDelay):
[04/28 01:00:37    831s]   : min_delay + min_timing + 1 + no RcCorner := 5.3ps
[04/28 01:00:37    831s]   : min_delay + min_timing + 1 + rccorners := 11.9ps
[04/28 01:00:37    831s]   : max_delay + max_timing + 1 + no RcCorner := 20.1ps
[04/28 01:00:37    831s]   : max_delay + max_timing + 1 + rccorners := 36.8ps
[04/28 01:00:37    831s]  Setting StdDelay to: 36.8ps
[04/28 01:00:37    831s] 
[04/28 01:00:37    831s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[04/28 01:00:37    831s] ------------------------------------------------------------
[04/28 01:00:37    831s] 	Current design flip-flop statistics
[04/28 01:00:37    831s] 
[04/28 01:00:37    831s] Single-Bit FF Count          :         2841
[04/28 01:00:37    831s] Multi-Bit FF Count           :            0
[04/28 01:00:37    831s] Total Bit Count              :         2841
[04/28 01:00:37    831s] Total FF Count               :         2841
[04/28 01:00:37    831s] Bits Per Flop                :        1.000
[04/28 01:00:37    831s] Total Clock Pin Cap(FF)      :      590.518
[04/28 01:00:37    831s] Multibit Conversion Ratio(%) :         0.00
[04/28 01:00:37    831s] ------------------------------------------------------------
[04/28 01:00:37    831s] ------------------------------------------------------------
[04/28 01:00:37    831s]             Multi-bit cell usage statistics
[04/28 01:00:37    831s] 
[04/28 01:00:37    831s] ------------------------------------------------------------
[04/28 01:00:37    831s] ============================================================
[04/28 01:00:37    831s] Sequential Multibit cells usage statistics
[04/28 01:00:37    831s] ------------------------------------------------------------
[04/28 01:00:37    831s]             Not Merged-bits         Merged-bits     Multibit Conversion %     Bits Per Flop
[04/28 01:00:37    831s] ------------------------------------------------------------
[04/28 01:00:37    831s] -FlipFlops             2841                    0        0.00                    1.00
[04/28 01:00:37    831s] ------------------------------------------------------------
[04/28 01:00:37    831s] 
[04/28 01:00:37    831s] ------------------------------------------------------------
[04/28 01:00:37    831s] Seq_Mbit libcell              Bitwidth        Count
[04/28 01:00:37    831s] ------------------------------------------------------------
[04/28 01:00:37    831s] Total 0
[04/28 01:00:37    831s] ============================================================
[04/28 01:00:37    831s] ------------------------------------------------------------
[04/28 01:00:37    831s] Category            Num of Insts Rejected     Reasons
[04/28 01:00:37    831s] ------------------------------------------------------------
[04/28 01:00:37    831s] ------------------------------------------------------------
[04/28 01:00:38    832s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[04/28 01:00:38    832s] UM:            209            227          0.000 ns          0.001 ns  ccopt_design
[04/28 01:00:38    832s] Runtime done. (took cpu=0:03:55 real=0:03:55)
[04/28 01:00:38    832s] 
[04/28 01:00:38    832s] *** Summary of all messages that are not suppressed in this session:
[04/28 01:00:38    832s] Severity  ID               Count  Summary                                  
[04/28 01:00:38    832s] WARNING   IMPDBTCL-321         8  The attribute '%s' still works but will ...
[04/28 01:00:38    832s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[04/28 01:00:38    832s] WARNING   IMPOPT-3195          2  Analysis mode has changed.               
[04/28 01:00:38    832s] WARNING   IMPCCOPT-2314        4  CCOpt found %u clock tree nets marked as...
[04/28 01:00:38    832s] WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
[04/28 01:00:38    832s] WARNING   TCLCMD-513          94  The software could not find a matching o...
[04/28 01:00:38    832s] *** Message Summary: 111 warning(s), 0 error(s)
[04/28 01:00:38    832s] 
[04/28 01:00:38    832s] *** ccopt_design #1 [finish] : cpu/real = 0:03:38.2/0:03:55.4 (0.9), totSession cpu/real = 0:13:52.1/0:15:03.5 (0.9), mem = 2693.8M
[04/28 01:00:38    832s] 
[04/28 01:00:38    832s] =============================================================================================
[04/28 01:00:38    832s]  Final TAT Report : ccopt_design #1                                             21.17-s075_1
[04/28 01:00:38    832s] =============================================================================================
[04/28 01:00:38    832s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[04/28 01:00:38    832s] ---------------------------------------------------------------------------------------------
[04/28 01:00:38    832s] [ InitOpt                ]      1   0:00:11.4  (   4.9 % )     0:00:18.5 /  0:00:09.6    0.5
[04/28 01:00:38    832s] [ WnsOpt                 ]      2   0:00:20.4  (   8.7 % )     0:00:24.6 /  0:00:24.3    1.0
[04/28 01:00:38    832s] [ GlobalOpt              ]      1   0:00:10.0  (   4.3 % )     0:00:10.0 /  0:00:04.4    0.4
[04/28 01:00:38    832s] [ DrvOpt                 ]      3   0:00:08.6  (   3.7 % )     0:00:10.5 /  0:00:10.5    1.0
[04/28 01:00:38    832s] [ SimplifyNetlist        ]      1   0:00:01.5  (   0.6 % )     0:00:01.5 /  0:00:01.5    1.0
[04/28 01:00:38    832s] [ AreaOpt                ]      2   0:00:22.4  (   9.5 % )     0:00:23.9 /  0:00:23.9    1.0
[04/28 01:00:38    832s] [ ViewPruning            ]     13   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[04/28 01:00:38    832s] [ OptSummaryReport       ]      3   0:00:00.5  (   0.2 % )     0:00:10.5 /  0:00:09.3    0.9
[04/28 01:00:38    832s] [ DrvReport              ]      3   0:00:03.1  (   1.3 % )     0:00:03.1 /  0:00:02.0    0.6
[04/28 01:00:38    832s] [ CongRefineRouteType    ]      2   0:00:00.3  (   0.1 % )     0:00:00.3 /  0:00:00.3    1.0
[04/28 01:00:38    832s] [ SlackTraversorInit     ]      5   0:00:01.6  (   0.7 % )     0:00:01.6 /  0:00:01.6    1.0
[04/28 01:00:38    832s] [ CellServerInit         ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.0
[04/28 01:00:38    832s] [ LibAnalyzerInit        ]      1   0:00:01.3  (   0.5 % )     0:00:01.3 /  0:00:01.3    1.0
[04/28 01:00:38    832s] [ PowerInterfaceInit     ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/28 01:00:38    832s] [ PlacerInterfaceInit    ]      2   0:00:00.4  (   0.2 % )     0:00:00.4 /  0:00:00.4    1.0
[04/28 01:00:38    832s] [ SteinerInterfaceInit   ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[04/28 01:00:38    832s] [ ReportTranViolation    ]      1   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[04/28 01:00:38    832s] [ ReportCapViolation     ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[04/28 01:00:38    832s] [ IncrReplace            ]      1   0:00:01.3  (   0.5 % )     0:00:01.3 /  0:00:01.3    1.0
[04/28 01:00:38    832s] [ RefinePlace            ]      4   0:00:07.4  (   3.2 % )     0:00:07.6 /  0:00:07.6    1.0
[04/28 01:00:38    832s] [ ClockClustering        ]      1   0:00:09.4  (   4.0 % )     0:00:24.0 /  0:00:24.1    1.0
[04/28 01:00:38    832s] [ EarlyGlobalRoute       ]      7   0:00:07.2  (   3.1 % )     0:00:07.2 /  0:00:07.2    1.0
[04/28 01:00:38    832s] [ DetailRoute            ]      1   0:00:06.5  (   2.7 % )     0:00:06.5 /  0:00:06.5    1.0
[04/28 01:00:38    832s] [ ExtractRC              ]      8   0:00:05.7  (   2.4 % )     0:00:05.7 /  0:00:05.7    1.0
[04/28 01:00:38    832s] [ TimingUpdate           ]     33   0:00:04.2  (   1.8 % )     0:00:16.0 /  0:00:16.1    1.0
[04/28 01:00:38    832s] [ FullDelayCalc          ]      9   0:00:49.1  (  20.8 % )     0:00:49.8 /  0:00:50.2    1.0
[04/28 01:00:38    832s] [ TimingReport           ]      3   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[04/28 01:00:38    832s] [ GenerateReports        ]      1   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[04/28 01:00:38    832s] [ MISC                   ]          0:01:02.1  (  26.4 % )     0:01:02.1 /  0:01:00.7    1.0
[04/28 01:00:38    832s] ---------------------------------------------------------------------------------------------
[04/28 01:00:38    832s]  ccopt_design #1 TOTAL              0:03:55.4  ( 100.0 % )     0:03:55.4 /  0:03:38.2    0.9
[04/28 01:00:38    832s] ---------------------------------------------------------------------------------------------
[04/28 01:00:38    832s] 
[04/28 01:00:38    832s] #% End ccopt_design (date=04/28 01:00:38, total cpu=0:03:38, real=0:03:56, peak res=1996.5M, current mem=1794.1M)
[04/28 01:00:38    832s] @@file 54: write_db postCTSopt  ;
[04/28 01:00:38    832s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[04/28 01:00:38    832s] #% Begin save design ... (date=04/28 01:00:38, mem=1794.1M)
[04/28 01:00:38    832s] % Begin Save ccopt configuration ... (date=04/28 01:00:38, mem=1794.1M)
[04/28 01:00:38    832s] % End Save ccopt configuration ... (date=04/28 01:00:38, total cpu=0:00:00.3, real=0:00:00.0, peak res=1794.5M, current mem=1794.5M)
[04/28 01:00:38    832s] % Begin Save netlist data ... (date=04/28 01:00:38, mem=1794.5M)
[04/28 01:00:38    832s] Writing Binary DB to postCTSopt/tpu_top.v.bin in single-threaded mode...
[04/28 01:00:38    832s] % End Save netlist data ... (date=04/28 01:00:38, total cpu=0:00:00.1, real=0:00:00.0, peak res=1794.5M, current mem=1794.5M)
[04/28 01:00:38    832s] Saving symbol-table file ...
[04/28 01:00:38    832s] Saving congestion map file postCTSopt/tpu_top.route.congmap.gz ...
[04/28 01:00:39    832s] % Begin Save AAE data ... (date=04/28 01:00:39, mem=1794.9M)
[04/28 01:00:39    832s] Saving AAE Data ...
[04/28 01:00:39    832s] % End Save AAE data ... (date=04/28 01:00:39, total cpu=0:00:00.0, real=0:00:00.0, peak res=1794.9M, current mem=1794.9M)
[04/28 01:00:39    833s] Saving preference file postCTSopt/gui.pref.tcl ...
[04/28 01:00:39    833s] Saving mode setting ...
[04/28 01:00:39    833s] Saving root attributes to be loaded post write_db ...
[04/28 01:00:40    833s] Saving global file ...
[04/28 01:00:40    833s] Saving root attributes to be loaded previous write_db ...
[04/28 01:00:41    834s] % Begin Save floorplan data ... (date=04/28 01:00:41, mem=1798.4M)
[04/28 01:00:41    834s] Saving floorplan file ...
[04/28 01:00:41    834s] % End Save floorplan data ... (date=04/28 01:00:41, total cpu=0:00:00.1, real=0:00:00.0, peak res=1798.4M, current mem=1798.4M)
[04/28 01:00:41    834s] Saving PG file postCTSopt/tpu_top.pg.gz, version#2, (Created by Innovus v21.17-s075_1 on Mon Apr 28 01:00:41 2025)
[04/28 01:00:41    834s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2567.3M) ***
[04/28 01:00:41    834s] Saving Drc markers ...
[04/28 01:00:41    834s] ... No Drc file written since there is no markers found.
[04/28 01:00:41    834s] % Begin Save placement data ... (date=04/28 01:00:41, mem=1798.4M)
[04/28 01:00:41    834s] ** Saving stdCellPlacement_binary (version# 2) ...
[04/28 01:00:41    834s] Save Adaptive View Pruning View Names to Binary file
[04/28 01:00:41    834s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=2570.3M) ***
[04/28 01:00:41    834s] % End Save placement data ... (date=04/28 01:00:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=1798.4M, current mem=1798.4M)
[04/28 01:00:41    834s] % Begin Save routing data ... (date=04/28 01:00:41, mem=1798.4M)
[04/28 01:00:41    834s] Saving route file ...
[04/28 01:00:42    834s] *** Completed saveRoute (cpu=0:00:00.2 real=0:00:01.0 mem=2567.3M) ***
[04/28 01:00:42    834s] % End Save routing data ... (date=04/28 01:00:42, total cpu=0:00:00.3, real=0:00:01.0, peak res=1798.5M, current mem=1798.5M)
[04/28 01:00:42    834s] Saving property file postCTSopt/tpu_top.prop
[04/28 01:00:42    834s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2570.3M) ***
[04/28 01:00:42    835s] #Saving pin access data to file postCTSopt/tpu_top.apa ...
[04/28 01:00:42    835s] #
[04/28 01:00:42    835s] Saving rc congestion map postCTSopt/tpu_top.congmap.gz ...
[04/28 01:00:43    835s] % Begin Save power constraints data ... (date=04/28 01:00:43, mem=1798.5M)
[04/28 01:00:43    835s] % End Save power constraints data ... (date=04/28 01:00:43, total cpu=0:00:00.1, real=0:00:00.0, peak res=1798.5M, current mem=1798.5M)
[04/28 01:00:43    835s] Generated self-contained design postCTSopt
[04/28 01:00:43    835s] #% End save design ... (date=04/28 01:00:43, total cpu=0:00:03.5, real=0:00:05.0, peak res=1799.4M, current mem=1799.4M)
[04/28 01:00:43    835s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[04/28 01:00:43    835s] *** Message Summary: 0 warning(s), 0 error(s)
[04/28 01:00:43    835s] 
[04/28 01:00:43    835s] @file 54: # Save post-CTS database
[04/28 01:00:43    835s] @file 55:
[04/28 01:00:43    835s] @file 56: # --- Detailed Routing and RC Extraction ---
[04/28 01:00:43    835s] @file 57: #set_db route_design_with_timing_driven 1
[04/28 01:00:43    835s] @file 58: #set_db route_design_with_si_driven 1
[04/28 01:00:43    835s] @file 59: #set_db design_top_routing_layer Metal11
[04/28 01:00:43    835s] @file 60: #set_db design_bottom_routing_layer Metal1
[04/28 01:00:43    835s] @file 61: #set_db route_design_detail_end_iteration 0
[04/28 01:00:43    835s] @file 62: #set_db route_design_with_timing_driven true
[04/28 01:00:43    835s] @file 63: #set_db route_design_with_si_driven true
[04/28 01:00:43    835s] @@file 64: route_design -global_detail
[04/28 01:00:43    835s] #% Begin route_design (date=04/28 01:00:43, mem=1799.4M)
[04/28 01:00:43    835s] ### Time Record (route_design) is installed.
[04/28 01:00:43    835s] #route_design: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1799.38 (MB), peak = 2197.52 (MB)
[04/28 01:00:43    835s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[04/28 01:00:43    835s] #**INFO: setDesignMode -flowEffort extreme
[04/28 01:00:43    835s] #**INFO: setDesignMode -powerEffort none
[04/28 01:00:43    835s] #WARNING (NRIG-96) Selected single pass global detail route "-global_detail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[04/28 01:00:43    835s] **INFO: User settings:
[04/28 01:00:50    842s] delaycal_enable_high_fanout                                  true
[04/28 01:00:50    842s] delaycal_ignore_net_load                                     false
[04/28 01:00:50    842s] delaycal_socv_accuracy_mode                                  low
[04/28 01:00:50    842s] setAnalysisMode -cts                                         postCTS
[04/28 01:00:50    842s] setDelayCalMode -engine                                      aae
[04/28 01:00:50    842s] design_flow_effort                                           extreme
[04/28 01:00:50    842s] design_process_node                                          45
[04/28 01:00:50    842s] extract_rc_coupling_cap_threshold                            0.1
[04/28 01:00:50    842s] extract_rc_engine                                            pre_route
[04/28 01:00:50    842s] extract_rc_relative_cap_threshold                            1.0
[04/28 01:00:50    842s] extract_rc_shrink_factor                                     0.9
[04/28 01:00:50    842s] extract_rc_total_cap_threshold                               0.0
[04/28 01:00:50    842s] route_design_extract_third_party_compatible                  false
[04/28 01:00:50    842s] route_design_global_exp_timing_driven_std_delay              38.8
[04/28 01:00:50    842s] getAnalysisMode -cts                                         postCTS
[04/28 01:00:50    842s] getDelayCalMode -engine                                      aae
[04/28 01:00:50    842s] getIlmMode -keepHighFanoutCriticalInsts                      false
[04/28 01:00:50    842s] get_power_analysis_mode -report_power_quiet                  false
[04/28 01:00:50    842s] getAnalysisMode -cts                                         postCTS
[04/28 01:00:50    842s] #Failed to read tech file ../QRC_tech/gpdk045.tch. Timing related functionality might be disabled.
[04/28 01:00:50    842s] #No active RC corner or QRC tech file is missing.
[04/28 01:00:50    842s] #**INFO: multi-cut via swapping will not be performed after routing.
[04/28 01:00:50    842s] #**INFO: All auto set options tuned by route_design will be restored to their original settings on command completion.
[04/28 01:00:50    842s] OPERPROF: Starting checkPlace at level 1, MEM:2568.3M, EPOCH TIME: 1745816450.614651
[04/28 01:00:50    842s] Processing tracks to init pin-track alignment.
[04/28 01:00:50    842s] z: 2, totalTracks: 1
[04/28 01:00:50    842s] z: 4, totalTracks: 1
[04/28 01:00:50    842s] z: 6, totalTracks: 1
[04/28 01:00:50    842s] z: 8, totalTracks: 1
[04/28 01:00:50    842s] #spOpts: N=45 hrOri=1 hrSnap=1 rpCkHalo=4 
[04/28 01:00:50    842s] All LLGs are deleted
[04/28 01:00:50    842s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 01:00:50    842s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 01:00:50    842s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2568.3M, EPOCH TIME: 1745816450.633657
[04/28 01:00:50    842s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2568.3M, EPOCH TIME: 1745816450.634038
[04/28 01:00:50    842s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2568.3M, EPOCH TIME: 1745816450.634681
[04/28 01:00:50    842s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 01:00:50    842s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 01:00:50    842s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2568.3M, EPOCH TIME: 1745816450.636603
[04/28 01:00:50    842s] Max number of tech site patterns supported in site array is 256.
[04/28 01:00:50    842s] Core basic site is CoreSite
[04/28 01:00:50    842s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2568.3M, EPOCH TIME: 1745816450.637593
[04/28 01:00:50    842s] After signature check, allow fast init is false, keep pre-filter is true.
[04/28 01:00:50    842s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[04/28 01:00:50    842s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.020, REAL:0.017, MEM:2568.3M, EPOCH TIME: 1745816450.654364
[04/28 01:00:50    842s] SiteArray: non-trimmed site array dimensions = 183 x 1582
[04/28 01:00:50    842s] SiteArray: use 1,642,496 bytes
[04/28 01:00:50    842s] SiteArray: current memory after site array memory allocation 2568.3M
[04/28 01:00:50    842s] SiteArray: FP blocked sites are writable
[04/28 01:00:50    842s] SiteArray: number of non floorplan blocked sites for llg default is 289506
[04/28 01:00:50    842s] Atter site array init, number of instance map data is 0.
[04/28 01:00:50    842s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.030, REAL:0.027, MEM:2568.3M, EPOCH TIME: 1745816450.663864
[04/28 01:00:50    842s] 
[04/28 01:00:50    842s]  Pre_CCE_Colorizing is not ON! (0:0:574:0)
[04/28 01:00:50    842s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.030, REAL:0.031, MEM:2568.3M, EPOCH TIME: 1745816450.666033
[04/28 01:00:50    842s] Begin checking placement ... (start mem=2568.3M, init mem=2568.3M)
[04/28 01:00:50    842s] Begin checking exclusive groups violation ...
[04/28 01:00:50    842s] There are 0 groups to check, max #box is 0, total #box is 0
[04/28 01:00:50    842s] Finished checking exclusive groups violations. Found 0 Vio.
[04/28 01:00:50    842s] 
[04/28 01:00:50    842s] Running CheckPlace using 1 thread in normal mode...
[04/28 01:00:50    843s] 
[04/28 01:00:50    843s] ...checkPlace normal is done!
[04/28 01:00:50    843s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2568.3M, EPOCH TIME: 1745816450.902102
[04/28 01:00:50    843s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.020, REAL:0.017, MEM:2568.3M, EPOCH TIME: 1745816450.919284
[04/28 01:00:50    843s] *info: Placed = 25664         
[04/28 01:00:50    843s] *info: Unplaced = 0           
[04/28 01:00:50    843s] Placement Density:65.81%(65156/99011)
[04/28 01:00:50    843s] Placement Density (including fixed std cells):65.81%(65156/99011)
[04/28 01:00:50    843s] All LLGs are deleted
[04/28 01:00:50    843s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:25664).
[04/28 01:00:50    843s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 01:00:50    843s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2568.3M, EPOCH TIME: 1745816450.928137
[04/28 01:00:50    843s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2568.3M, EPOCH TIME: 1745816450.928422
[04/28 01:00:50    843s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 01:00:50    843s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[04/28 01:00:50    843s] Finished check_place (total: cpu=0:00:00.3, real=0:00:00.0; vio checks: cpu=0:00:00.3, real=0:00:00.0; mem=2568.3M)
[04/28 01:00:50    843s] OPERPROF: Finished checkPlace at level 1, CPU:0.320, REAL:0.315, MEM:2568.3M, EPOCH TIME: 1745816450.929827
[04/28 01:00:50    843s] 
[04/28 01:00:50    843s] changeUseClockNetStatus Option :  -noFixedNetWires 
[04/28 01:00:50    843s] *** Changed status on (1) nets in Clock.
[04/28 01:00:50    843s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2568.3M) ***
[04/28 01:00:50    843s] 
[04/28 01:00:50    843s] route_global_detail
[04/28 01:00:50    843s] 
[04/28 01:00:50    843s] #Start route_global_detail on Mon Apr 28 01:00:50 2025
[04/28 01:00:50    843s] #
[04/28 01:00:50    843s] ### Time Record (route_global_detail) is installed.
[04/28 01:00:50    843s] ### Time Record (Pre Callback) is installed.
[04/28 01:00:50    843s] ### Time Record (Pre Callback) is uninstalled.
[04/28 01:00:50    843s] ### Time Record (DB Import) is installed.
[04/28 01:00:50    843s] ### Time Record (Timing Data Generation) is installed.
[04/28 01:00:50    843s] #Generating timing data, please wait...
[04/28 01:00:51    843s] #29796 total nets, 29796 already routed, 29796 will ignore in trialRoute
[04/28 01:00:51    843s] ### run_trial_route starts on Mon Apr 28 01:00:51 2025 with memory = 1778.85 (MB), peak = 2197.52 (MB)
[04/28 01:00:51    843s] ### run_trial_route cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.1 GB
[04/28 01:00:51    843s] ### dump_timing_file starts on Mon Apr 28 01:00:51 2025 with memory = 1752.40 (MB), peak = 2197.52 (MB)
[04/28 01:00:51    843s] ### extractRC starts on Mon Apr 28 01:00:51 2025 with memory = 1752.40 (MB), peak = 2197.52 (MB)
[04/28 01:00:52    844s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[04/28 01:00:52    844s] ### extractRC cpu:00:00:01, real:00:00:01, mem:1.7 GB, peak:2.1 GB
[04/28 01:00:52    844s] #Dump tif for version 2.1
[04/28 01:00:53    845s] End AAE Lib Interpolated Model. (MEM=2567.62 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[04/28 01:00:58    850s] Total number of fetched objects 29796
[04/28 01:00:58    850s] AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
[04/28 01:00:58    850s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[04/28 01:00:58    850s] End delay calculation. (MEM=2591.31 CPU=0:00:04.1 REAL=0:00:04.0)
[04/28 01:01:01    853s] 
[04/28 01:01:01    854s] #Generating timing data took: cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1753.04 (MB), peak = 2197.52 (MB)
[04/28 01:01:01    854s] ### dump_timing_file cpu:00:00:10, real:00:00:10, mem:1.7 GB, peak:2.1 GB
[04/28 01:01:01    854s] #Done generating timing data.
[04/28 01:01:01    854s] ### Time Record (Timing Data Generation) is uninstalled.
[04/28 01:01:01    854s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
[04/28 01:01:02    854s] ### Net info: total nets: 29817
[04/28 01:01:02    854s] ### Net info: dirty nets: 23
[04/28 01:01:02    854s] ### Net info: marked as disconnected nets: 0
[04/28 01:01:02    854s] #num needed restored net=0
[04/28 01:01:02    854s] #need_extraction net=0 (total=29817)
[04/28 01:01:02    854s] ### Net info: fully routed nets: 1
[04/28 01:01:02    854s] ### Net info: trivial (< 2 pins) nets: 21
[04/28 01:01:02    854s] ### Net info: unrouted nets: 29795
[04/28 01:01:02    854s] ### Net info: re-extraction nets: 0
[04/28 01:01:02    854s] ### Net info: ignored nets: 0
[04/28 01:01:02    854s] ### Net info: skip routing nets: 0
[04/28 01:01:02    854s] #Start reading timing information from file .timing_file_36387.tif.gz ...
[04/28 01:01:02    854s] #Read in timing information for 577 ports, 25664 instances from timing file .timing_file_36387.tif.gz.
[04/28 01:01:02    854s] ### import design signature (11): route=1968380351 fixed_route=936671549 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1759339519 dirty_area=0 del_dirty_area=0 cell=551011768 placement=1099982415 pin_access=1887414719 inst_pattern=1 via=610195162 routing_via=995836026
[04/28 01:01:02    854s] ### Time Record (DB Import) is uninstalled.
[04/28 01:01:02    854s] #NanoRoute Version 21.17-s075_1 NR230308-2354/21_17-UB
[04/28 01:01:02    854s] #RTESIG:78da95d0414f833014c071cffb142fdd0e986cf3bd96d2725de255cda25e17260f460225
[04/28 01:01:02    854s] #       8136d16f2fc6d30c03e9f5fdf2ef6bd79bf7c72308497b32bb1e8d3e113c1da542857627
[04/28 01:01:02    854s] #       958e1f249d86d1db41acd69be7975763a1c8ea9e213ab76dbd85fccb654df501391759a8
[04/28 01:01:02    854s] #       3df4ec7de5cafb5fad1097f03891801055ce73c9dd1642cfdd1f92c672499190e8da8f34
[04/28 01:01:02    854s] #       895402be0bff6d92a6657c515d1b0dcaee2dfe1c888abacdfcf8da09caf9b7256841349c
[04/28 01:01:02    854s] #       57a11110f5be1b6637a449e77326d5202e55799989596b40f0a7efb8e181b20bcd2d38ec
[04/28 01:01:02    854s] #       e75a37a92449bcfac351932620a6d71a8c99ed489cbaebee1b220dfcb7
[04/28 01:01:02    854s] #
[04/28 01:01:02    854s] ### Time Record (Data Preparation) is installed.
[04/28 01:01:02    854s] #RTESIG:78da9590c14e834010863df72926db1e3069ebcc2ccbee5e4d7a55d3a8d70665a124b024
[04/28 01:01:02    854s] #       b024faf6a29e6a28c85cff2fdffc33ebcdebe10882694f7ad7a156278287234b9468762c
[04/28 01:01:02    854s] #       557cc7741aa2977bb15a6f1e9f9eb5813cad3a07d15bd3545bc83e7d5a97ef90b93cedab
[04/28 01:01:02    854s] #       009d0ba1f4c5ed2f2d1197e071c28010953eb8c2b55be83bd7fe416ccc4b8c844497fc88
[04/28 01:01:02    854s] #       93482610dafebf4e52b40c5f64575a81347b83df03515e356918af9d20cfdf96a00151bb
[04/28 01:01:02    854s] #       acec6b015117da21bb426a3bafd356813897c57946668c06e13e42eb6a37a0cef7f53570
[04/28 01:01:02    854s] #       e8e71b3f4d59c9207eca4def6562bc78f628631310731eab673d8c53bb6ebe00af4c0979
[04/28 01:01:02    854s] #
[04/28 01:01:02    854s] ### Time Record (Data Preparation) is uninstalled.
[04/28 01:01:02    854s] ### Time Record (Global Routing) is installed.
[04/28 01:01:02    854s] ### Time Record (Global Routing) is uninstalled.
[04/28 01:01:02    855s] #Total number of trivial nets (e.g. < 2 pins) = 21 (skipped).
[04/28 01:01:02    855s] #Total number of routable nets = 29796.
[04/28 01:01:02    855s] #Total number of nets in the design = 29817.
[04/28 01:01:02    855s] #29796 routable nets do not have any wires.
[04/28 01:01:02    855s] #29796 nets will be global routed.
[04/28 01:01:02    855s] ### Time Record (Data Preparation) is installed.
[04/28 01:01:02    855s] #Start routing data preparation on Mon Apr 28 01:01:02 2025
[04/28 01:01:02    855s] #
[04/28 01:01:02    855s] #Minimum voltage of a net in the design = 0.000.
[04/28 01:01:02    855s] #Maximum voltage of a net in the design = 1.100.
[04/28 01:01:02    855s] #Voltage range [0.000 - 1.100] has 29815 nets.
[04/28 01:01:02    855s] #Voltage range [0.900 - 1.100] has 1 net.
[04/28 01:01:02    855s] #Voltage range [0.000 - 0.000] has 1 net.
[04/28 01:01:02    855s] #Build and mark too close pins for the same net.
[04/28 01:01:02    855s] ### Time Record (Cell Pin Access) is installed.
[04/28 01:01:02    855s] #Rebuild pin access data for design.
[04/28 01:01:02    855s] #Initial pin access analysis.
[04/28 01:01:07    859s] #Detail pin access analysis.
[04/28 01:01:07    859s] ### Time Record (Cell Pin Access) is uninstalled.
[04/28 01:01:07    859s] # Metal1       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.13000
[04/28 01:01:07    859s] # Metal2       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[04/28 01:01:07    859s] # Metal3       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[04/28 01:01:07    859s] # Metal4       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[04/28 01:01:07    859s] # Metal5       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[04/28 01:01:07    859s] # Metal6       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[04/28 01:01:07    859s] # Metal7       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[04/28 01:01:07    859s] # Metal8       V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.15000
[04/28 01:01:07    859s] # Metal9       H   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.15000
[04/28 01:01:07    859s] # Metal10      V   Track-Pitch = 0.50000    Line-2-Via Pitch = 0.42000
[04/28 01:01:07    859s] # Metal11      H   Track-Pitch = 0.47500    Line-2-Via Pitch = 0.43000
[04/28 01:01:07    859s] #Bottom routing layer index=1(Metal1), bottom routing layer for shielding=1(Metal1), bottom shield layer=1(Metal1)
[04/28 01:01:07    859s] #shield_bottom_stripe_layer=1(Metal1), shield_top_stripe_layer=11(Metal11)
[04/28 01:01:07    859s] #pin_access_rlayer=2(Metal2)
[04/28 01:01:07    859s] #shield_top_dpt_rlayer=-1 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[04/28 01:01:07    859s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[04/28 01:01:07    860s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1759.54 (MB), peak = 2197.52 (MB)
[04/28 01:01:08    860s] #Regenerating Ggrids automatically.
[04/28 01:01:08    860s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.19000.
[04/28 01:01:08    860s] #Using automatically generated G-grids.
[04/28 01:01:09    861s] #Done routing data preparation.
[04/28 01:01:09    861s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 1764.11 (MB), peak = 2197.52 (MB)
[04/28 01:01:09    861s] #
[04/28 01:01:09    861s] #Finished routing data preparation on Mon Apr 28 01:01:09 2025
[04/28 01:01:09    861s] #
[04/28 01:01:09    861s] #Cpu time = 00:00:06
[04/28 01:01:09    861s] #Elapsed time = 00:00:06
[04/28 01:01:09    861s] #Increased memory = 9.35 (MB)
[04/28 01:01:09    861s] #Total memory = 1764.15 (MB)
[04/28 01:01:09    861s] #Peak memory = 2197.52 (MB)
[04/28 01:01:09    861s] #
[04/28 01:01:09    861s] ### Time Record (Data Preparation) is uninstalled.
[04/28 01:01:09    861s] ### Time Record (Global Routing) is installed.
[04/28 01:01:09    861s] #
[04/28 01:01:09    861s] #Start global routing on Mon Apr 28 01:01:09 2025
[04/28 01:01:09    861s] #
[04/28 01:01:09    861s] #
[04/28 01:01:09    861s] #Start global routing initialization on Mon Apr 28 01:01:09 2025
[04/28 01:01:09    861s] #
[04/28 01:01:09    861s] #WARNING (NRGR-269) Net clk has fanout > 1000, this may cause long routing runtime.
[04/28 01:01:09    861s] #WARNING (NRGR-270) There are 1 nets with fanout > 1000. Please consider reducing the fanouts for these nets for faster routing runtime.
[04/28 01:01:09    861s] #Number of eco nets is 1
[04/28 01:01:09    861s] #
[04/28 01:01:09    861s] #Start global routing data preparation on Mon Apr 28 01:01:09 2025
[04/28 01:01:09    861s] #
[04/28 01:01:09    861s] ### build_merged_routing_blockage_rect_list starts on Mon Apr 28 01:01:09 2025 with memory = 1764.29 (MB), peak = 2197.52 (MB)
[04/28 01:01:09    861s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.1 GB
[04/28 01:01:09    861s] #Start routing resource analysis on Mon Apr 28 01:01:09 2025
[04/28 01:01:09    861s] #
[04/28 01:01:09    861s] ### init_is_bin_blocked starts on Mon Apr 28 01:01:09 2025 with memory = 1764.30 (MB), peak = 2197.52 (MB)
[04/28 01:01:09    861s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.1 GB
[04/28 01:01:09    861s] ### PDHT_Row_Thread::compute_flow_cap starts on Mon Apr 28 01:01:09 2025 with memory = 1766.55 (MB), peak = 2197.52 (MB)
[04/28 01:01:09    861s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.1 GB
[04/28 01:01:09    861s] ### adjust_flow_cap starts on Mon Apr 28 01:01:09 2025 with memory = 1766.64 (MB), peak = 2197.52 (MB)
[04/28 01:01:09    861s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.1 GB
[04/28 01:01:09    861s] ### adjust_flow_per_partial_route_obs starts on Mon Apr 28 01:01:09 2025 with memory = 1766.64 (MB), peak = 2197.52 (MB)
[04/28 01:01:09    861s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.1 GB
[04/28 01:01:09    861s] ### set_via_blocked starts on Mon Apr 28 01:01:09 2025 with memory = 1766.64 (MB), peak = 2197.52 (MB)
[04/28 01:01:09    861s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.1 GB
[04/28 01:01:09    861s] ### copy_flow starts on Mon Apr 28 01:01:09 2025 with memory = 1766.64 (MB), peak = 2197.52 (MB)
[04/28 01:01:09    861s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.1 GB
[04/28 01:01:09    861s] #Routing resource analysis is done on Mon Apr 28 01:01:09 2025
[04/28 01:01:09    861s] #
[04/28 01:01:09    861s] ### report_flow_cap starts on Mon Apr 28 01:01:09 2025 with memory = 1766.65 (MB), peak = 2197.52 (MB)
[04/28 01:01:09    861s] #  Resource Analysis:
[04/28 01:01:09    861s] #
[04/28 01:01:09    861s] #               Routing  #Avail      #Track     #Total     %Gcell
[04/28 01:01:09    861s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[04/28 01:01:09    861s] #  --------------------------------------------------------------
[04/28 01:01:09    861s] #  Metal1         H         327        1426       13806    71.49%
[04/28 01:01:09    861s] #  Metal2         V        1366         316       13806     0.00%
[04/28 01:01:09    861s] #  Metal3         H        1524         229       13806     0.00%
[04/28 01:01:09    861s] #  Metal4         V        1366         316       13806     0.00%
[04/28 01:01:09    861s] #  Metal5         H        1531         222       13806     0.00%
[04/28 01:01:09    861s] #  Metal6         V        1366         316       13806     0.00%
[04/28 01:01:09    861s] #  Metal7         H        1531         222       13806     0.00%
[04/28 01:01:09    861s] #  Metal8         V        1366         316       13806     0.00%
[04/28 01:01:09    861s] #  Metal9         H        1525         228       13806     0.00%
[04/28 01:01:09    861s] #  Metal10        V         479         193       13806     0.00%
[04/28 01:01:09    861s] #  Metal11        H         690          10       13806     0.00%
[04/28 01:01:09    861s] #  --------------------------------------------------------------
[04/28 01:01:09    861s] #  Total                  13075      21.62%      151866     6.50%
[04/28 01:01:09    861s] #
[04/28 01:01:09    861s] #
[04/28 01:01:09    861s] #
[04/28 01:01:09    861s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.1 GB
[04/28 01:01:09    861s] ### analyze_m2_tracks starts on Mon Apr 28 01:01:09 2025 with memory = 1766.66 (MB), peak = 2197.52 (MB)
[04/28 01:01:09    861s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.1 GB
[04/28 01:01:09    861s] ### report_initial_resource starts on Mon Apr 28 01:01:09 2025 with memory = 1766.66 (MB), peak = 2197.52 (MB)
[04/28 01:01:09    861s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.1 GB
[04/28 01:01:09    861s] ### mark_pg_pins_accessibility starts on Mon Apr 28 01:01:09 2025 with memory = 1766.66 (MB), peak = 2197.52 (MB)
[04/28 01:01:09    861s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.1 GB
[04/28 01:01:09    861s] ### set_net_region starts on Mon Apr 28 01:01:09 2025 with memory = 1766.66 (MB), peak = 2197.52 (MB)
[04/28 01:01:09    861s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.1 GB
[04/28 01:01:09    861s] #
[04/28 01:01:09    861s] #Global routing data preparation is done on Mon Apr 28 01:01:09 2025
[04/28 01:01:09    861s] #
[04/28 01:01:09    861s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1766.67 (MB), peak = 2197.52 (MB)
[04/28 01:01:09    861s] #
[04/28 01:01:09    861s] ### prepare_level starts on Mon Apr 28 01:01:09 2025 with memory = 1766.68 (MB), peak = 2197.52 (MB)
[04/28 01:01:09    861s] ### init level 1 starts on Mon Apr 28 01:01:09 2025 with memory = 1766.69 (MB), peak = 2197.52 (MB)
[04/28 01:01:09    861s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.1 GB
[04/28 01:01:09    861s] ### Level 1 hgrid = 118 X 117
[04/28 01:01:09    861s] ### init level 2 starts on Mon Apr 28 01:01:09 2025 with memory = 1766.73 (MB), peak = 2197.52 (MB)
[04/28 01:01:09    861s] ### init level 2 cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.1 GB
[04/28 01:01:09    861s] ### Level 2 hgrid = 30 X 30  (large_net only)
[04/28 01:01:09    861s] ### prepare_level_flow starts on Mon Apr 28 01:01:09 2025 with memory = 1767.12 (MB), peak = 2197.52 (MB)
[04/28 01:01:09    861s] ### init_flow_edge starts on Mon Apr 28 01:01:09 2025 with memory = 1767.13 (MB), peak = 2197.52 (MB)
[04/28 01:01:09    861s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.1 GB
[04/28 01:01:09    861s] ### init_flow_edge starts on Mon Apr 28 01:01:09 2025 with memory = 1767.78 (MB), peak = 2197.52 (MB)
[04/28 01:01:09    861s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.1 GB
[04/28 01:01:09    861s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.1 GB
[04/28 01:01:09    861s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.1 GB
[04/28 01:01:09    861s] #
[04/28 01:01:09    861s] #Global routing initialization is done on Mon Apr 28 01:01:09 2025
[04/28 01:01:09    861s] #
[04/28 01:01:09    861s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1767.80 (MB), peak = 2197.52 (MB)
[04/28 01:01:09    861s] #
[04/28 01:01:09    861s] ### routing large nets 
[04/28 01:01:09    861s] #start global routing iteration 1...
[04/28 01:01:09    861s] ### init_flow_edge starts on Mon Apr 28 01:01:09 2025 with memory = 1767.82 (MB), peak = 2197.52 (MB)
[04/28 01:01:09    861s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.1 GB
[04/28 01:01:09    862s] ### routing at level 2 (topmost level) iter 0
[04/28 01:01:09    862s] ### Uniform Hboxes (7x7)
[04/28 01:01:09    862s] ### routing at level 1 iter 0 for 0 hboxes
[04/28 01:01:10    862s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1776.33 (MB), peak = 2197.52 (MB)
[04/28 01:01:10    862s] #
[04/28 01:01:10    862s] #start global routing iteration 2...
[04/28 01:01:10    862s] ### init_flow_edge starts on Mon Apr 28 01:01:10 2025 with memory = 1776.35 (MB), peak = 2197.52 (MB)
[04/28 01:01:10    862s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.1 GB
[04/28 01:01:10    862s] ### cal_flow starts on Mon Apr 28 01:01:10 2025 with memory = 1776.35 (MB), peak = 2197.52 (MB)
[04/28 01:01:10    862s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.7 GB, peak:2.1 GB
[04/28 01:01:10    862s] ### routing at level 1 (topmost level) iter 0
[04/28 01:01:33    885s] ### measure_qor starts on Mon Apr 28 01:01:33 2025 with memory = 1860.08 (MB), peak = 2197.52 (MB)
[04/28 01:01:33    885s] ### measure_congestion starts on Mon Apr 28 01:01:33 2025 with memory = 1860.09 (MB), peak = 2197.52 (MB)
[04/28 01:01:33    885s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB
[04/28 01:01:33    885s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB
[04/28 01:01:33    885s] #cpu time = 00:00:23, elapsed time = 00:00:23, memory = 1824.59 (MB), peak = 2197.52 (MB)
[04/28 01:01:33    885s] #
[04/28 01:01:33    885s] #start global routing iteration 3...
[04/28 01:01:33    885s] ### routing at level 1 (topmost level) iter 1
[04/28 01:01:37    889s] ### measure_qor starts on Mon Apr 28 01:01:37 2025 with memory = 1853.14 (MB), peak = 2197.52 (MB)
[04/28 01:01:37    889s] ### measure_congestion starts on Mon Apr 28 01:01:37 2025 with memory = 1853.14 (MB), peak = 2197.52 (MB)
[04/28 01:01:37    889s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB
[04/28 01:01:37    889s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB
[04/28 01:01:37    889s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1841.76 (MB), peak = 2197.52 (MB)
[04/28 01:01:37    889s] #
[04/28 01:01:37    889s] ### route_end starts on Mon Apr 28 01:01:37 2025 with memory = 1841.77 (MB), peak = 2197.52 (MB)
[04/28 01:01:37    889s] #
[04/28 01:01:37    889s] #Total number of trivial nets (e.g. < 2 pins) = 21 (skipped).
[04/28 01:01:37    889s] #Total number of routable nets = 29796.
[04/28 01:01:37    889s] #Total number of nets in the design = 29817.
[04/28 01:01:37    889s] #
[04/28 01:01:37    889s] #29796 routable nets have routed wires.
[04/28 01:01:37    889s] #
[04/28 01:01:37    889s] #Routed nets constraints summary:
[04/28 01:01:37    889s] #-----------------------------
[04/28 01:01:37    889s] #        Rules   Unconstrained  
[04/28 01:01:37    889s] #-----------------------------
[04/28 01:01:37    889s] #      Default           29796  
[04/28 01:01:37    889s] #-----------------------------
[04/28 01:01:37    889s] #        Total           29796  
[04/28 01:01:37    889s] #-----------------------------
[04/28 01:01:37    889s] #
[04/28 01:01:37    889s] #Routing constraints summary of the whole design:
[04/28 01:01:37    889s] #-----------------------------
[04/28 01:01:37    889s] #        Rules   Unconstrained  
[04/28 01:01:37    889s] #-----------------------------
[04/28 01:01:37    889s] #      Default           29796  
[04/28 01:01:37    889s] #-----------------------------
[04/28 01:01:37    889s] #        Total           29796  
[04/28 01:01:37    889s] #-----------------------------
[04/28 01:01:37    889s] #
[04/28 01:01:37    889s] ### adjust_flow_per_partial_route_obs starts on Mon Apr 28 01:01:37 2025 with memory = 1841.79 (MB), peak = 2197.52 (MB)
[04/28 01:01:37    889s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB
[04/28 01:01:37    889s] ### cal_base_flow starts on Mon Apr 28 01:01:37 2025 with memory = 1841.79 (MB), peak = 2197.52 (MB)
[04/28 01:01:37    889s] ### init_flow_edge starts on Mon Apr 28 01:01:37 2025 with memory = 1841.79 (MB), peak = 2197.52 (MB)
[04/28 01:01:37    889s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB
[04/28 01:01:37    889s] ### cal_flow starts on Mon Apr 28 01:01:37 2025 with memory = 1841.79 (MB), peak = 2197.52 (MB)
[04/28 01:01:37    889s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB
[04/28 01:01:37    889s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB
[04/28 01:01:37    889s] ### report_overcon starts on Mon Apr 28 01:01:37 2025 with memory = 1841.79 (MB), peak = 2197.52 (MB)
[04/28 01:01:37    889s]   Flow/Cap[04/28 01:01:37    889s] #
[04/28 01:01:37    889s] #  Congestion Analysis: (blocked Gcells are excluded)
[04/28 01:01:37    889s] #
[04/28 01:01:37    889s] #                 OverCon       OverCon       OverCon--------------     0.65            
[04/28 01:01:37    889s] #                  #Gcell        #Gcell        #Gcell    %Gcell
[04/28 01:01:37    889s] #     Layer         (1-2)         (3-4)           (5)   OverCon
[04/28 01:01:37    889s] #  ------------------------------------------------------------
[04/28 01:01:37    889s] #  Metal1        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[04/28 01:01:37    889s] #  Metal2      101(0.73%)     0.58       11(0.08%)      2(0.01%)   (0.83%)
[04/28 01:01:37    889s] #  Metal3       67(0.49%)     0.53        5(0.04%)      0(0.00%)   (0.52%)
[04/28 01:01:37    889s] #  Metal4        1(0.01%)     0.40        0(0.00%)      0(0.00%)   (0.01%)
[04/28 01:01:37    889s] #  Metal5        0(0.00%)     0.27        0(0.00%)      0(0.00%)   (0.00%)
[04/28 01:01:37    889s] #  Metal6        0(0.00%)     0.26        0(0.00%)      0(0.00%)   (0.00%)
[04/28 01:01:37    889s] #  Metal7        0(0.00%)     0.15        0(0.00%)      0(0.00%)   (0.00%)
[04/28 01:01:37    889s] #  Metal8        0(0.00%)     0.19        0(0.00%)      0(0.00%)   (0.00%)
[04/28 01:01:37    889s] #  Metal9        0(0.00%)     0.13        0(0.00%)      0(0.00%)   (0.00%)
[04/28 01:01:37    889s] #  Metal10       0(0.00%)     0.28        0(0.00%)      0(0.00%)   (0.00%)
[04/28 01:01:37    889s] #  Metal11       0(0.00%)     0.01        0(0.00%)      0(0.00%)   (0.00%)
--------------[04/28 01:01:37    889s] #  ------------------------------------------------------------
[04/28 01:01:37    889s] #     Total    169(0.12%)     16(0.01%)      2(0.00%)   (0.13%)
[04/28 01:01:37    889s] #
[04/28 01:01:37    889s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 5
[04/28 01:01:37    889s] #  Overflow after GR: 0.05% H + 0.08% V
[04/28 01:01:37    889s] #
### report_overcon cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB
[04/28 01:01:37    889s] ### cal_base_flow starts on Mon Apr 28 01:01:37 2025 with memory = 1841.80 (MB), peak = 2197.52 (MB)
[04/28 01:01:37    889s] ### init_flow_edge starts on Mon Apr 28 01:01:37 2025 with memory = 1841.80 (MB), peak = 2197.52 (MB)
[04/28 01:01:37    889s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB
[04/28 01:01:37    889s] ### cal_flow starts on Mon Apr 28 01:01:37 2025 with memory = 1841.80 (MB), peak = 2197.52 (MB)
[04/28 01:01:37    889s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB
[04/28 01:01:37    889s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB
[04/28 01:01:37    889s] ### generate_cong_map_content starts on Mon Apr 28 01:01:37 2025 with memory = 1841.80 (MB), peak = 2197.52 (MB)
[04/28 01:01:37    889s] ### Sync with Inovus CongMap starts on Mon Apr 28 01:01:37 2025 with memory = 1842.15 (MB), peak = 2197.52 (MB)
[04/28 01:01:37    889s] #Hotspot report including placement blocked areas
[04/28 01:01:37    889s] OPERPROF: Starting HotSpotCal at level 1, MEM:2576.5M, EPOCH TIME: 1745816497.497573
[04/28 01:01:37    889s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[04/28 01:01:37    889s] [hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[04/28 01:01:37    889s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[04/28 01:01:37    889s] [hotspot] |   Metal1(H)    |              1.00 |              7.00 |    75.23    41.04    82.08    47.88 |
[04/28 01:01:37    889s] [hotspot] |   Metal2(V)    |              3.00 |              6.00 |   225.72   150.47   246.24   157.31 |
[04/28 01:01:37    889s] [hotspot] |   Metal3(H)    |              4.00 |             12.00 |   239.40   150.47   253.08   164.16 |
[04/28 01:01:37    889s] [hotspot] |   Metal4(V)    |              0.00 |              0.00 |   (none)                            |
[04/28 01:01:37    889s] [hotspot] |   Metal5(H)    |              0.00 |              0.00 |   (none)                            |
[04/28 01:01:37    889s] [hotspot] |   Metal6(V)    |              0.00 |              0.00 |   (none)                            |
[04/28 01:01:37    889s] [hotspot] |   Metal7(H)    |              0.00 |              0.00 |   (none)                            |
[04/28 01:01:37    889s] [hotspot] |   Metal8(V)    |              0.00 |              0.00 |   (none)                            |
[04/28 01:01:37    889s] [hotspot] |   Metal9(H)    |              0.00 |              0.00 |   (none)                            |
[04/28 01:01:37    889s] [hotspot] |  Metal10(V)    |              0.00 |              0.00 |   (none)                            |
[04/28 01:01:37    889s] [hotspot] |  Metal11(H)    |              0.00 |              0.00 |   (none)                            |
[04/28 01:01:37    889s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[04/28 01:01:37    889s] [hotspot] |      worst     | (Metal3)     4.00 | (Metal3)    12.00 |                                     |
[04/28 01:01:37    889s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[04/28 01:01:37    889s] Local HotSpot Analysis (blockage included) (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[04/28 01:01:37    889s] [hotspot] |   all layers   |              0.00 |              0.00 |                                     |
[04/28 01:01:37    889s] [hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[04/28 01:01:37    889s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[04/28 01:01:37    889s] Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[04/28 01:01:37    889s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.030, REAL:0.035, MEM:2592.5M, EPOCH TIME: 1745816497.532815
[04/28 01:01:37    889s] ### Sync with Inovus CongMap cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB
[04/28 01:01:37    889s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB
[04/28 01:01:37    889s] ### update starts on Mon Apr 28 01:01:37 2025 with memory = 1841.67 (MB), peak = 2197.52 (MB)
[04/28 01:01:37    889s] #Complete Global Routing.
[04/28 01:01:37    889s] #Total wire length = 411774 um.
[04/28 01:01:37    889s] #Total half perimeter of net bounding box = 407102 um.
[04/28 01:01:37    889s] #Total wire length on LAYER Metal1 = 1192 um.
[04/28 01:01:37    889s] #Total wire length on LAYER Metal2 = 83429 um.
[04/28 01:01:37    889s] #Total wire length on LAYER Metal3 = 121880 um.
[04/28 01:01:37    889s] #Total wire length on LAYER Metal4 = 84578 um.
[04/28 01:01:37    889s] #Total wire length on LAYER Metal5 = 72467 um.
[04/28 01:01:37    889s] #Total wire length on LAYER Metal6 = 34542 um.
[04/28 01:01:37    889s] #Total wire length on LAYER Metal7 = 10511 um.
[04/28 01:01:37    889s] #Total wire length on LAYER Metal8 = 2460 um.
[04/28 01:01:37    889s] #Total wire length on LAYER Metal9 = 715 um.
[04/28 01:01:37    889s] #Total wire length on LAYER Metal10 = 0 um.
[04/28 01:01:37    889s] #Total wire length on LAYER Metal11 = 0 um.
[04/28 01:01:37    889s] #Total number of vias = 168191
[04/28 01:01:37    889s] #Up-Via Summary (total 168191):
[04/28 01:01:37    889s] #           
[04/28 01:01:37    889s] #-----------------------
[04/28 01:01:37    889s] # Metal1          85267
[04/28 01:01:37    889s] # Metal2          57040
[04/28 01:01:37    889s] # Metal3          15847
[04/28 01:01:37    889s] # Metal4           6798
[04/28 01:01:37    889s] # Metal5           2187
[04/28 01:01:37    889s] # Metal6            807
[04/28 01:01:37    889s] # Metal7            201
[04/28 01:01:37    889s] # Metal8             44
[04/28 01:01:37    889s] #-----------------------
[04/28 01:01:37    889s] #                168191 
[04/28 01:01:37    889s] #
[04/28 01:01:37    889s] ### update cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB
[04/28 01:01:37    889s] ### report_overcon starts on Mon Apr 28 01:01:37 2025 with memory = 1841.67 (MB), peak = 2197.52 (MB)
[04/28 01:01:37    889s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB
[04/28 01:01:37    889s] ### report_overcon starts on Mon Apr 28 01:01:37 2025 with memory = 1841.67 (MB), peak = 2197.52 (MB)
[04/28 01:01:37    889s] #Max overcon = 5 tracks.
[04/28 01:01:37    889s] #Total overcon = 0.13%.
[04/28 01:01:37    889s] #Worst layer Gcell overcon rate = 0.52%.
[04/28 01:01:37    889s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB
[04/28 01:01:37    889s] ### route_end cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB
[04/28 01:01:37    890s] ### global_route design signature (14): route=517175131 net_attr=1167607595
[04/28 01:01:37    890s] #
[04/28 01:01:37    890s] #Global routing statistics:
[04/28 01:01:37    890s] #Cpu time = 00:00:29
[04/28 01:01:37    890s] #Elapsed time = 00:00:29
[04/28 01:01:37    890s] #Increased memory = 77.52 (MB)
[04/28 01:01:37    890s] #Total memory = 1841.68 (MB)
[04/28 01:01:37    890s] #Peak memory = 2197.52 (MB)
[04/28 01:01:37    890s] #
[04/28 01:01:37    890s] #Finished global routing on [04/28 01:01:37    890s] ### Time Record (Global Routing) is uninstalled.
[04/28 01:01:37    890s] ### Time Record (Data Preparation) is installed.
Mon Apr 28 01:01:37 2025
[04/28 01:01:37    890s] #
[04/28 01:01:37    890s] #
[04/28 01:01:37    890s] ### Time Record (Data Preparation) is uninstalled.
[04/28 01:01:37    890s] ### track-assign external-init starts on Mon Apr 28 01:01:37 2025 with memory = 1839.45 (MB), peak = 2197.52 (MB)
[04/28 01:01:37    890s] ### Time Record (Track Assignment) is installed.
[04/28 01:01:37    890s] ### Time Record (Track Assignment) is uninstalled.
[04/28 01:01:37    890s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB
[04/28 01:01:37    890s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1839.45 (MB), peak = 2197.52 (MB)
[04/28 01:01:37    890s] ### track-assign engine-init starts on Mon Apr 28 01:01:37 2025 with memory = 1839.45 (MB), peak = 2197.52 (MB)
[04/28 01:01:37    890s] ### Time Record (Track Assignment) is installed.
[04/28 01:01:38    890s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB
[04/28 01:01:38    890s] ### track-assign core-engine starts on Mon Apr 28 01:01:38 2025 with memory = 1839.51 (MB), peak = 2197.52 (MB)
[04/28 01:01:38    890s] #Start Track Assignment.
[04/28 01:01:40    893s] #Done with 37512 horizontal wires in 4 hboxes and 33376 vertical wires in 4 hboxes.
[04/28 01:01:43    895s] #Done with 8038 horizontal wires in 4 hboxes and 7535 vertical wires in 4 hboxes.
[04/28 01:01:44    896s] #Done with 4 horizontal wires in 4 hboxes and 4 vertical wires in 4 hboxes.
[04/28 01:01:44    896s] #
[04/28 01:01:44    896s] #Track assignment summary:
[04/28 01:01:44    896s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[04/28 01:01:44    896s] #------------------------------------------------------------------------
[04/28 01:01:44    896s] # Metal1      1155.75 	  0.22%  	  0.00% 	  0.22%
[04/28 01:01:44    896s] # Metal2     76887.03 	  0.13%  	  0.00% 	  0.01%
[04/28 01:01:44    896s] # Metal3    114447.04 	  0.23%  	  0.00% 	  0.00%
[04/28 01:01:44    896s] # Metal4     83441.48 	  0.04%  	  0.00% 	  0.00%
[04/28 01:01:44    896s] # Metal5     72330.35 	  0.02%  	  0.00% 	  0.00%
[04/28 01:01:44    896s] # Metal6     34504.57 	  0.01%  	  0.00% 	  0.00%
[04/28 01:01:44    896s] # Metal7     10499.59 	  0.01%  	  0.00% 	  0.00%
[04/28 01:01:44    896s] # Metal8      2444.34 	  0.00%  	  0.00% 	  0.00%
[04/28 01:01:44    896s] # Metal9       720.37 	  0.00%  	  0.00% 	  0.00%
[04/28 01:01:44    896s] # Metal10        0.00 	  0.00%  	  0.00% 	  0.00%
[04/28 01:01:44    896s] # Metal11        0.00 	  0.00%  	  0.00% 	  0.00%
[04/28 01:01:44    896s] #------------------------------------------------------------------------
[04/28 01:01:44    896s] # All      396430.52  	  0.11% 	  0.00% 	  0.00%
[04/28 01:01:44    896s] #Complete Track Assignment.
[04/28 01:01:44    896s] #Total wire length = 404428 um.
[04/28 01:01:44    896s] #Total half perimeter of net bounding box = 407102 um.
[04/28 01:01:44    896s] #Total wire length on LAYER Metal1 = 1155 um.
[04/28 01:01:44    896s] #Total wire length on LAYER Metal2 = 80594 um.
[04/28 01:01:44    896s] #Total wire length on LAYER Metal3 = 118884 um.
[04/28 01:01:44    896s] #Total wire length on LAYER Metal4 = 83430 um.
[04/28 01:01:44    896s] #Total wire length on LAYER Metal5 = 72255 um.
[04/28 01:01:44    896s] #Total wire length on LAYER Metal6 = 34434 um.
[04/28 01:01:44    896s] #Total wire length on LAYER Metal7 = 10520 um.
[04/28 01:01:44    896s] #Total wire length on LAYER Metal8 = 2436 um.
[04/28 01:01:44    896s] #Total wire length on LAYER Metal9 = 718 um.
[04/28 01:01:44    896s] #Total wire length on LAYER Metal10 = 0 um.
[04/28 01:01:44    896s] #Total wire length on LAYER Metal11 = 0 um.
[04/28 01:01:44    896s] #Total number of vias = 168191
[04/28 01:01:44    896s] #Up-Via Summary (total 168191):
[04/28 01:01:44    896s] #           
[04/28 01:01:44    896s] #-----------------------
[04/28 01:01:44    896s] # Metal1          85267
[04/28 01:01:44    896s] # Metal2          57040
[04/28 01:01:44    896s] # Metal3          15847
[04/28 01:01:44    896s] # Metal4           6798
[04/28 01:01:44    896s] # Metal5           2187
[04/28 01:01:44    896s] # Metal6            807
[04/28 01:01:44    896s] # Metal7            201
[04/28 01:01:44    896s] # Metal8             44
[04/28 01:01:44    896s] #-----------------------
[04/28 01:01:44    896s] #                168191 
[04/28 01:01:44    896s] #
[04/28 01:01:44    896s] ### track_assign design signature (17): route=1418564687
[04/28 01:01:44    896s] ### track-assign core-engine cpu:00:00:06, real:00:00:06, mem:1.8 GB, peak:2.1 GB
[04/28 01:01:44    896s] ### Time Record (Track Assignment) is uninstalled.
[04/28 01:01:44    896s] #cpu time = 00:00:07, elapsed time = 00:00:07, memory = 1839.54 (MB), peak = 2197.52 (MB)
[04/28 01:01:44    896s] #
[04/28 01:01:44    896s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[04/28 01:01:44    896s] #Cpu time = 00:00:42
[04/28 01:01:44    896s] #Elapsed time = 00:00:42
[04/28 01:01:44    896s] #Increased memory = 84.76 (MB)
[04/28 01:01:44    896s] #Total memory = 1839.54 (MB)
[04/28 01:01:44    896s] #Peak memory = 2197.52 (MB)
[04/28 01:01:44    897s] ### Time Record (Detail Routing) is installed.
[04/28 01:01:44    897s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[04/28 01:01:45    897s] #
[04/28 01:01:45    897s] #Start Detail Routing..
[04/28 01:01:45    897s] #start initial detail routing ...
[04/28 01:01:45    897s] ### Design has 0 dirty nets, 26904 dirty-areas)
[04/28 01:03:45   1018s] #   number of violations = 200
[04/28 01:03:45   1018s] #
[04/28 01:03:45   1018s] #    By Layer and Type :
[04/28 01:03:45   1018s] #	         MetSpc   EOLSpc    Short     Loop   CutSpc      Mar   Totals
[04/28 01:03:45   1018s] #	Metal1       10        9       28        1        1        0       49
[04/28 01:03:45   1018s] #	Metal2        0        0      149        0        0        1      150
[04/28 01:03:45   1018s] #	Metal3        0        0        1        0        0        0        1
[04/28 01:03:45   1018s] #	Totals       10        9      178        1        1        1      200
[04/28 01:03:45   1018s] #6896 out of 25664 instances (26.9%) need to be verified(marked ipoed), dirty area = 11.6%.
[04/28 01:03:55   1028s] ### Routing stats: routing = 99.52% drc-check-only = 0.13% dirty-area = 94.71%
[04/28 01:03:55   1028s] #   number of violations = 200
[04/28 01:03:55   1028s] #
[04/28 01:03:55   1028s] #    By Layer and Type :
[04/28 01:03:55   1028s] #	         MetSpc   EOLSpc    Short     Loop   CutSpc      Mar   Totals
[04/28 01:03:55   1028s] #	Metal1       10        9       28        1        1        0       49
[04/28 01:03:55   1028s] #	Metal2        0        0      149        0        0        1      150
[04/28 01:03:55   1028s] #	Metal3        0        0        1        0        0        0        1
[04/28 01:03:55   1028s] #	Totals       10        9      178        1        1        1      200
[04/28 01:03:55   1028s] #cpu time = 00:02:11, elapsed time = 00:02:11, memory = 1832.12 (MB), peak = 2197.52 (MB)
[04/28 01:03:57   1030s] #start 1st optimization iteration ...
[04/28 01:04:03   1035s] ### Routing stats: routing = 99.52% drc-check-only = 0.13% dirty-area = 94.71%
[04/28 01:04:03   1035s] #   number of violations = 102
[04/28 01:04:03   1035s] #
[04/28 01:04:03   1035s] #    By Layer and Type :
[04/28 01:04:03   1035s] #	         MetSpc   EOLSpc    Short      Mar   Totals
[04/28 01:04:03   1035s] #	Metal1        9        3       15        0       27
[04/28 01:04:03   1035s] #	Metal2       31        0       41        3       75
[04/28 01:04:03   1035s] #	Totals       40        3       56        3      102
[04/28 01:04:03   1035s] #    number of process antenna violations = 8
[04/28 01:04:03   1035s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 1833.87 (MB), peak = 2197.52 (MB)
[04/28 01:04:03   1035s] #start 2nd optimization iteration ...
[04/28 01:04:06   1038s] ### Routing stats: routing = 99.52% drc-check-only = 0.13% dirty-area = 94.71%
[04/28 01:04:06   1038s] #   number of violations = 93
[04/28 01:04:06   1038s] #
[04/28 01:04:06   1038s] #    By Layer and Type :
[04/28 01:04:06   1038s] #	         MetSpc   EOLSpc    Short      Mar   Totals
[04/28 01:04:06   1038s] #	Metal1        6        2       15        0       23
[04/28 01:04:06   1038s] #	Metal2       39        0       28        3       70
[04/28 01:04:06   1038s] #	Totals       45        2       43        3       93
[04/28 01:04:06   1038s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1831.86 (MB), peak = 2197.52 (MB)
[04/28 01:04:06   1038s] #start 3rd optimization iteration ...
[04/28 01:04:09   1042s] ### Routing stats: routing = 99.52% drc-check-only = 0.13% dirty-area = 94.71%
[04/28 01:04:09   1042s] #   number of violations = 12
[04/28 01:04:09   1042s] #
[04/28 01:04:09   1042s] #    By Layer and Type :
[04/28 01:04:09   1042s] #	         MetSpc   Totals
[04/28 01:04:09   1042s] #	Metal1        0        0
[04/28 01:04:09   1042s] #	Metal2       12       12
[04/28 01:04:09   1042s] #	Totals       12       12
[04/28 01:04:09   1042s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 1833.58 (MB), peak = 2197.52 (MB)
[04/28 01:04:09   1042s] #start 4th optimization iteration ...
[04/28 01:04:11   1043s] ### Routing stats: routing = 99.52% drc-check-only = 0.13% dirty-area = 94.71%
[04/28 01:04:11   1043s] #   number of violations = 6
[04/28 01:04:11   1043s] #
[04/28 01:04:11   1043s] #    By Layer and Type :
[04/28 01:04:11   1043s] #	         MetSpc   EOLSpc   Totals
[04/28 01:04:11   1043s] #	Metal1        0        1        1
[04/28 01:04:11   1043s] #	Metal2        5        0        5
[04/28 01:04:11   1043s] #	Totals        5        1        6
[04/28 01:04:11   1043s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1832.80 (MB), peak = 2197.52 (MB)
[04/28 01:04:11   1043s] #start 5th optimization iteration ...
[04/28 01:04:11   1044s] ### Routing stats: routing = 99.52% drc-check-only = 0.13% dirty-area = 94.71%
[04/28 01:04:11   1044s] #   number of violations = 2
[04/28 01:04:11   1044s] #
[04/28 01:04:11   1044s] #    By Layer and Type :
[04/28 01:04:11   1044s] #	         MetSpc   Totals
[04/28 01:04:11   1044s] #	Metal1        0        0
[04/28 01:04:11   1044s] #	Metal2        2        2
[04/28 01:04:11   1044s] #	Totals        2        2
[04/28 01:04:11   1044s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1832.71 (MB), peak = 2197.52 (MB)
[04/28 01:04:11   1044s] #start 6th optimization iteration ...
[04/28 01:04:12   1044s] ### Routing stats: routing = 99.52% drc-check-only = 0.13% dirty-area = 94.71%
[04/28 01:04:12   1044s] #   number of violations = 0
[04/28 01:04:12   1044s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1832.68 (MB), peak = 2197.52 (MB)
[04/28 01:04:12   1044s] #Complete Detail Routing.
[04/28 01:04:12   1044s] #Total wire length = 435371 um.
[04/28 01:04:12   1044s] #Total half perimeter of net bounding box = 407102 um.
[04/28 01:04:12   1044s] #Total wire length on LAYER Metal1 = 9320 um.
[04/28 01:04:12   1044s] #Total wire length on LAYER Metal2 = 109122 um.
[04/28 01:04:12   1044s] #Total wire length on LAYER Metal3 = 121349 um.
[04/28 01:04:12   1044s] #Total wire length on LAYER Metal4 = 82940 um.
[04/28 01:04:12   1044s] #Total wire length on LAYER Metal5 = 67048 um.
[04/28 01:04:12   1044s] #Total wire length on LAYER Metal6 = 33408 um.
[04/28 01:04:12   1044s] #Total wire length on LAYER Metal7 = 9137 um.
[04/28 01:04:12   1044s] #Total wire length on LAYER Metal8 = 2404 um.
[04/28 01:04:12   1044s] #Total wire length on LAYER Metal9 = 643 um.
[04/28 01:04:12   1044s] #Total wire length on LAYER Metal10 = 0 um.
[04/28 01:04:12   1044s] #Total wire length on LAYER Metal11 = 0 um.
[04/28 01:04:12   1044s] #Total number of vias = 176380
[04/28 01:04:12   1044s] #Up-Via Summary (total 176380):
[04/28 01:04:12   1044s] #           
[04/28 01:04:12   1044s] #-----------------------
[04/28 01:04:12   1044s] # Metal1          90792
[04/28 01:04:12   1044s] # Metal2          61423
[04/28 01:04:12   1044s] # Metal3          15590
[04/28 01:04:12   1044s] # Metal4           5810
[04/28 01:04:12   1044s] # Metal5           1846
[04/28 01:04:12   1044s] # Metal6            686
[04/28 01:04:12   1044s] # Metal7            191
[04/28 01:04:12   1044s] # Metal8             42
[04/28 01:04:12   1044s] #-----------------------
[04/28 01:04:12   1044s] #                176380 
[04/28 01:04:12   1044s] #
[04/28 01:04:12   1044s] #Total number of DRC violations = 0
[04/28 01:04:12   1045s] ### Time Record (Detail Routing) is uninstalled.
[04/28 01:04:12   1045s] #Cpu time = 00:02:28
[04/28 01:04:12   1045s] #Elapsed time = 00:02:28
[04/28 01:04:12   1045s] #Increased memory = -6.86 (MB)
[04/28 01:04:12   1045s] #Total memory = 1832.68 (MB)
[04/28 01:04:12   1045s] #Peak memory = 2197.52 (MB)
[04/28 01:04:12   1045s] ### Time Record (Antenna Fixing) is installed.
[04/28 01:04:12   1045s] #
[04/28 01:04:12   1045s] #start routing for process antenna violation fix ...
[04/28 01:04:12   1045s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[04/28 01:04:15   1047s] #cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1831.40 (MB), peak = 2197.52 (MB)
[04/28 01:04:15   1047s] #
[04/28 01:04:15   1047s] #Total wire length = 435371 um.
[04/28 01:04:15   1047s] #Total half perimeter of net bounding box = 407102 um.
[04/28 01:04:15   1047s] #Total wire length on LAYER Metal1 = 9320 um.
[04/28 01:04:15   1047s] #Total wire length on LAYER Metal2 = 109122 um.
[04/28 01:04:15   1047s] #Total wire length on LAYER Metal3 = 121349 um.
[04/28 01:04:15   1047s] #Total wire length on LAYER Metal4 = 82935 um.
[04/28 01:04:15   1047s] #Total wire length on LAYER Metal5 = 67043 um.
[04/28 01:04:15   1047s] #Total wire length on LAYER Metal6 = 33402 um.
[04/28 01:04:15   1047s] #Total wire length on LAYER Metal7 = 9142 um.
[04/28 01:04:15   1047s] #Total wire length on LAYER Metal8 = 2415 um.
[04/28 01:04:15   1047s] #Total wire length on LAYER Metal9 = 643 um.
[04/28 01:04:15   1047s] #Total wire length on LAYER Metal10 = 0 um.
[04/28 01:04:15   1047s] #Total wire length on LAYER Metal11 = 0 um.
[04/28 01:04:15   1047s] #Total number of vias = 176396
[04/28 01:04:15   1047s] #Up-Via Summary (total 176396):
[04/28 01:04:15   1047s] #           
[04/28 01:04:15   1047s] #-----------------------
[04/28 01:04:15   1047s] # Metal1          90792
[04/28 01:04:15   1047s] # Metal2          61423
[04/28 01:04:15   1047s] # Metal3          15590
[04/28 01:04:15   1047s] # Metal4           5812
[04/28 01:04:15   1047s] # Metal5           1850
[04/28 01:04:15   1047s] # Metal6            692
[04/28 01:04:15   1047s] # Metal7            195
[04/28 01:04:15   1047s] # Metal8             42
[04/28 01:04:15   1047s] #-----------------------
[04/28 01:04:15   1047s] #                176396 
[04/28 01:04:15   1047s] #
[04/28 01:04:15   1047s] #Total number of DRC violations = 0
[04/28 01:04:15   1047s] #Total number of process antenna violations = 0
[04/28 01:04:15   1047s] #Total number of net violated process antenna rule = 0
[04/28 01:04:15   1047s] #
[04/28 01:04:17   1050s] #
[04/28 01:04:17   1050s] #Total wire length = 435371 um.
[04/28 01:04:17   1050s] #Total half perimeter of net bounding box = 407102 um.
[04/28 01:04:17   1050s] #Total wire length on LAYER Metal1 = 9320 um.
[04/28 01:04:17   1050s] #Total wire length on LAYER Metal2 = 109122 um.
[04/28 01:04:17   1050s] #Total wire length on LAYER Metal3 = 121349 um.
[04/28 01:04:17   1050s] #Total wire length on LAYER Metal4 = 82935 um.
[04/28 01:04:17   1050s] #Total wire length on LAYER Metal5 = 67043 um.
[04/28 01:04:17   1050s] #Total wire length on LAYER Metal6 = 33402 um.
[04/28 01:04:17   1050s] #Total wire length on LAYER Metal7 = 9142 um.
[04/28 01:04:17   1050s] #Total wire length on LAYER Metal8 = 2415 um.
[04/28 01:04:17   1050s] #Total wire length on LAYER Metal9 = 643 um.
[04/28 01:04:17   1050s] #Total wire length on LAYER Metal10 = 0 um.
[04/28 01:04:17   1050s] #Total wire length on LAYER Metal11 = 0 um.
[04/28 01:04:17   1050s] #Total number of vias = 176396
[04/28 01:04:17   1050s] #Up-Via Summary (total 176396):
[04/28 01:04:17   1050s] #           
[04/28 01:04:17   1050s] #-----------------------
[04/28 01:04:17   1050s] # Metal1          90792
[04/28 01:04:17   1050s] # Metal2          61423
[04/28 01:04:17   1050s] # Metal3          15590
[04/28 01:04:17   1050s] # Metal4           5812
[04/28 01:04:17   1050s] # Metal5           1850
[04/28 01:04:17   1050s] # Metal6            692
[04/28 01:04:17   1050s] # Metal7            195
[04/28 01:04:17   1050s] # Metal8             42
[04/28 01:04:17   1050s] #-----------------------
[04/28 01:04:17   1050s] #                176396 
[04/28 01:04:17   1050s] #
[04/28 01:04:17   1050s] #Total number of DRC violations = 0
[04/28 01:04:17   1050s] #Total number of process antenna violations = 0
[04/28 01:04:17   1050s] #Total number of net violated process antenna rule = 0
[04/28 01:04:17   1050s] #
[04/28 01:04:17   1050s] ### Time Record (Antenna Fixing) is uninstalled.
[04/28 01:04:17   1050s] ### Time Record (Post Route Wire Spreading) is installed.
[04/28 01:04:17   1050s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[04/28 01:04:17   1050s] #
[04/28 01:04:17   1050s] #Start Post Route wire spreading..
[04/28 01:04:17   1050s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[04/28 01:04:18   1050s] #
[04/28 01:04:18   1050s] #Start DRC checking..
[04/28 01:04:27   1060s] #   number of violations = 0
[04/28 01:04:27   1060s] #cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1830.89 (MB), peak = 2197.52 (MB)
[04/28 01:04:27   1060s] #CELL_VIEW tpu_top,init has no DRC violation.
[04/28 01:04:27   1060s] #Total number of DRC violations = 0
[04/28 01:04:27   1060s] #Total number of process antenna violations = 0
[04/28 01:04:27   1060s] #Total number of net violated process antenna rule = 0
[04/28 01:04:28   1060s] #
[04/28 01:04:28   1060s] #Start data preparation for wire spreading...
[04/28 01:04:28   1060s] #
[04/28 01:04:28   1060s] #Data preparation is done on Mon Apr 28 01:04:28 2025
[04/28 01:04:28   1060s] #
[04/28 01:04:28   1060s] ### track-assign engine-init starts on Mon Apr 28 01:04:28 2025 with memory = 1830.89 (MB), peak = 2197.52 (MB)
[04/28 01:04:28   1060s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:1.8 GB, peak:2.1 GB
[04/28 01:04:28   1060s] #
[04/28 01:04:28   1060s] #Start Post Route Wire Spread.
[04/28 01:04:31   1064s] #Done with 6032 horizontal wires in 7 hboxes and 4302 vertical wires in 8 hboxes.
[04/28 01:04:31   1064s] #Complete Post Route Wire Spread.
[04/28 01:04:31   1064s] #
[04/28 01:04:31   1064s] #Total wire length = 439922 um.
[04/28 01:04:31   1064s] #Total half perimeter of net bounding box = 407102 um.
[04/28 01:04:31   1064s] #Total wire length on LAYER Metal1 = 9376 um.
[04/28 01:04:31   1064s] #Total wire length on LAYER Metal2 = 109557 um.
[04/28 01:04:31   1064s] #Total wire length on LAYER Metal3 = 123021 um.
[04/28 01:04:31   1064s] #Total wire length on LAYER Metal4 = 84414 um.
[04/28 01:04:31   1064s] #Total wire length on LAYER Metal5 = 67730 um.
[04/28 01:04:31   1064s] #Total wire length on LAYER Metal6 = 33543 um.
[04/28 01:04:31   1064s] #Total wire length on LAYER Metal7 = 9213 um.
[04/28 01:04:31   1064s] #Total wire length on LAYER Metal8 = 2424 um.
[04/28 01:04:31   1064s] #Total wire length on LAYER Metal9 = 643 um.
[04/28 01:04:31   1064s] #Total wire length on LAYER Metal10 = 0 um.
[04/28 01:04:31   1064s] #Total wire length on LAYER Metal11 = 0 um.
[04/28 01:04:31   1064s] #Total number of vias = 176396
[04/28 01:04:31   1064s] #Up-Via Summary (total 176396):
[04/28 01:04:31   1064s] #           
[04/28 01:04:31   1064s] #-----------------------
[04/28 01:04:31   1064s] # Metal1          90792
[04/28 01:04:31   1064s] # Metal2          61423
[04/28 01:04:31   1064s] # Metal3          15590
[04/28 01:04:31   1064s] # Metal4           5812
[04/28 01:04:31   1064s] # Metal5           1850
[04/28 01:04:31   1064s] # Metal6            692
[04/28 01:04:31   1064s] # Metal7            195
[04/28 01:04:31   1064s] # Metal8             42
[04/28 01:04:31   1064s] #-----------------------
[04/28 01:04:31   1064s] #                176396 
[04/28 01:04:31   1064s] #
[04/28 01:04:32   1064s] ### drc_pitch = 4500 ( 2.25000 um) drc_range = 3500 ( 1.75000 um) route_pitch = 2400 ( 1.20000 um) patch_pitch = 6800 ( 3.40000 um) top_route_layer = 11 top_pin_layer = 11
[04/28 01:04:32   1064s] #
[04/28 01:04:32   1064s] #Start DRC checking..
[04/28 01:04:42   1075s] #   number of violations = 0
[04/28 01:04:42   1075s] #cpu time = 00:00:10, elapsed time = 00:00:10, memory = 1830.91 (MB), peak = 2197.52 (MB)
[04/28 01:04:42   1075s] #CELL_VIEW tpu_top,init has no DRC violation.
[04/28 01:04:42   1075s] #Total number of DRC violations = 0
[04/28 01:04:42   1075s] #Total number of process antenna violations = 0
[04/28 01:04:42   1075s] #Total number of net violated process antenna rule = 0
[04/28 01:04:44   1077s] #   number of violations = 0
[04/28 01:04:44   1077s] #cpu time = 00:00:17, elapsed time = 00:00:17, memory = 1830.67 (MB), peak = 2197.52 (MB)
[04/28 01:04:44   1077s] #CELL_VIEW tpu_top,init has no DRC violation.
[04/28 01:04:44   1077s] #Total number of DRC violations = 0
[04/28 01:04:44   1077s] #Total number of process antenna violations = 0
[04/28 01:04:44   1077s] #Total number of net violated process antenna rule = 0
[04/28 01:04:44   1077s] #Post Route wire spread is done.
[04/28 01:04:44   1077s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[04/28 01:04:44   1077s] #Total wire length = 439922 um.
[04/28 01:04:44   1077s] #Total half perimeter of net bounding box = 407102 um.
[04/28 01:04:44   1077s] #Total wire length on LAYER Metal1 = 9376 um.
[04/28 01:04:44   1077s] #Total wire length on LAYER Metal2 = 109557 um.
[04/28 01:04:44   1077s] #Total wire length on LAYER Metal3 = 123021 um.
[04/28 01:04:44   1077s] #Total wire length on LAYER Metal4 = 84414 um.
[04/28 01:04:44   1077s] #Total wire length on LAYER Metal5 = 67730 um.
[04/28 01:04:44   1077s] #Total wire length on LAYER Metal6 = 33543 um.
[04/28 01:04:44   1077s] #Total wire length on LAYER Metal7 = 9213 um.
[04/28 01:04:44   1077s] #Total wire length on LAYER Metal8 = 2424 um.
[04/28 01:04:44   1077s] #Total wire length on LAYER Metal9 = 643 um.
[04/28 01:04:44   1077s] #Total wire length on LAYER Metal10 = 0 um.
[04/28 01:04:44   1077s] #Total wire length on LAYER Metal11 = 0 um.
[04/28 01:04:44   1077s] #Total number of vias = 176396
[04/28 01:04:44   1077s] #Up-Via Summary (total 176396):
[04/28 01:04:44   1077s] #           
[04/28 01:04:44   1077s] #-----------------------
[04/28 01:04:44   1077s] # Metal1          90792
[04/28 01:04:44   1077s] # Metal2          61423
[04/28 01:04:44   1077s] # Metal3          15590
[04/28 01:04:44   1077s] # Metal4           5812
[04/28 01:04:44   1077s] # Metal5           1850
[04/28 01:04:44   1077s] # Metal6            692
[04/28 01:04:44   1077s] # Metal7            195
[04/28 01:04:44   1077s] # Metal8             42
[04/28 01:04:44   1077s] #-----------------------
[04/28 01:04:44   1077s] #                176396 
[04/28 01:04:44   1077s] #
[04/28 01:04:45   1077s] #route_detail Statistics:
[04/28 01:04:45   1077s] #Cpu time = 00:03:01
[04/28 01:04:45   1077s] #Elapsed time = 00:03:00
[04/28 01:04:45   1077s] #Increased memory = -8.88 (MB)
[04/28 01:04:45   1077s] #Total memory = 1830.67 (MB)
[04/28 01:04:45   1077s] #Peak memory = 2197.52 (MB)
[04/28 01:04:45   1077s] ### global_detail_route design signature (52): route=84761825 flt_obj=0 vio=1905142130 shield_wire=1
[04/28 01:04:45   1077s] ### Time Record (DB Export) is installed.
[04/28 01:04:45   1077s] ### export design design signature (53): route=84761825 fixed_route=936671549 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1220202743 dirty_area=0 del_dirty_area=0 cell=551011768 placement=1099982415 pin_access=1280055220 inst_pattern=1 via=610195162 routing_via=995836026
[04/28 01:04:45   1078s] ### Time Record (DB Export) is uninstalled.
[04/28 01:04:45   1078s] ### Time Record (Post Callback) is installed.
[04/28 01:04:45   1078s] ### Time Record (Post Callback) is uninstalled.
[04/28 01:04:45   1078s] #
[04/28 01:04:45   1078s] #route_global_detail statistics:
[04/28 01:04:45   1078s] #Cpu time = 00:03:55
[04/28 01:04:45   1078s] #Elapsed time = 00:03:55
[04/28 01:04:45   1078s] #Increased memory = 16.37 (MB)
[04/28 01:04:45   1078s] #Total memory = 1816.20 (MB)
[04/28 01:04:45   1078s] #Peak memory = 2197.52 (MB)
[04/28 01:04:45   1078s] #Number of warnings = 3
[04/28 01:04:45   1078s] #Total number of warnings = 4
[04/28 01:04:45   1078s] #Number of fails = 0
[04/28 01:04:45   1078s] #Total number of fails = 0
[04/28 01:04:45   1078s] #Complete route_global_detail on Mon Apr 28 01:04:45 2025
[04/28 01:04:45   1078s] #
[04/28 01:04:45   1078s] ### Time Record (route_global_detail) is uninstalled.
[04/28 01:04:46   1078s] #Default setup view is reset to wc.
[04/28 01:04:46   1078s] #Default setup view is reset to wc.
[04/28 01:04:46   1078s] AAE_INFO: Post Route call back at the end of routeDesign
[04/28 01:04:46   1078s] #route_design: cpu time = 00:04:03, elapsed time = 00:04:02, memory = 1795.47 (MB), peak = 2197.52 (MB)
[04/28 01:04:46   1078s] ### Time Record (route_design) is uninstalled.
[04/28 01:04:46   1078s] ### 
[04/28 01:04:46   1078s] ###   Scalability Statistics
[04/28 01:04:46   1078s] ### 
[04/28 01:04:46   1078s] ### --------------------------------+----------------+----------------+----------------+
[04/28 01:04:46   1078s] ###   route_design                  |        cpu time|    elapsed time|     scalability|
[04/28 01:04:46   1078s] ### --------------------------------+----------------+----------------+----------------+
[04/28 01:04:46   1078s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[04/28 01:04:46   1078s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[04/28 01:04:46   1078s] ###   Timing Data Generation        |        00:00:11|        00:00:11|             1.0|
[04/28 01:04:46   1078s] ###   DB Import                     |        00:00:01|        00:00:01|             1.0|
[04/28 01:04:46   1078s] ###   DB Export                     |        00:00:01|        00:00:01|             1.0|
[04/28 01:04:46   1078s] ###   Cell Pin Access               |        00:00:04|        00:00:04|             1.0|
[04/28 01:04:46   1078s] ###   Data Preparation              |        00:00:02|        00:00:02|             1.0|
[04/28 01:04:46   1078s] ###   Global Routing                |        00:00:29|        00:00:29|             1.0|
[04/28 01:04:46   1078s] ###   Track Assignment              |        00:00:07|        00:00:07|             1.0|
[04/28 01:04:46   1078s] ###   Detail Routing                |        00:02:28|        00:02:28|             1.0|
[04/28 01:04:46   1078s] ###   Antenna Fixing                |        00:00:05|        00:00:05|             1.0|
[04/28 01:04:46   1078s] ###   Post Route Wire Spreading     |        00:00:27|        00:00:27|             1.0|
[04/28 01:04:46   1078s] ###   Entire Command                |        00:04:03|        00:04:02|             1.0|
[04/28 01:04:46   1078s] ### --------------------------------+----------------+----------------+----------------+
[04/28 01:04:46   1078s] ### 
[04/28 01:04:46   1078s] #% End route_design (date=04/28 01:04:46, total cpu=0:04:03, real=0:04:03, peak res=1924.0M, current mem=1795.5M)
[04/28 01:04:46   1078s] @@file 65: reset_parasitics
[04/28 01:04:46   1078s] Reset Parastics called with the command reset_parasitics[04/28 01:04:46   1078s] @@file 66: extract_rc
[04/28 01:04:46   1078s] Extraction called for design 'tpu_top' of instances=25664 and nets=29817 using extraction engine 'pre_route' .
[04/28 01:04:46   1078s] pre_route RC Extraction called for design tpu_top.
[04/28 01:04:46   1078s] RC Extraction called in multi-corner(1) mode.
[04/28 01:04:46   1078s] RCMode: PreRoute
[04/28 01:04:46   1078s]       RC Corner Indexes            0   
[04/28 01:04:46   1078s] Capacitance Scaling Factor   : 1.00000 
[04/28 01:04:46   1078s] Resistance Scaling Factor    : 1.00000 
[04/28 01:04:46   1078s] Clock Cap. Scaling Factor    : 1.00000 
[04/28 01:04:46   1078s] Clock Res. Scaling Factor    : 1.00000 
[04/28 01:04:46   1078s] Shrink Factor                : 0.90000
[04/28 01:04:46   1078s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[04/28 01:04:46   1078s] Using capacitance table file ...

[04/28 01:04:46   1078s] Trim Metal Layers:
[04/28 01:04:46   1078s] LayerId::1 widthSet size::4
[04/28 01:04:46   1078s] LayerId::2 widthSet size::4
[04/28 01:04:46   1078s] LayerId::3 widthSet size::4
[04/28 01:04:46   1078s] LayerId::4 widthSet size::4
[04/28 01:04:46   1078s] LayerId::5 widthSet size::4
[04/28 01:04:46   1078s] LayerId::6 widthSet size::4
[04/28 01:04:46   1078s] LayerId::7 widthSet size::5
[04/28 01:04:46   1078s] LayerId::8 widthSet size::5
[04/28 01:04:46   1078s] LayerId::9 widthSet size::5
[04/28 01:04:46   1078s] LayerId::10 widthSet size::4
[04/28 01:04:46   1078s] LayerId::11 widthSet size::3
[04/28 01:04:46   1078s] eee: pegSigSF::1.070000
[04/28 01:04:46   1078s] Updating RC grid for preRoute extraction ...
[04/28 01:04:46   1078s] Initializing multi-corner capacitance tables ... 
[04/28 01:04:46   1079s] Initializing multi-corner resistance tables ...
[04/28 01:04:46   1079s] Creating RPSQ from WeeR and WRes ...
[04/28 01:04:46   1079s] eee: l::1 avDens::0.114802 usedTrk::4050.201337 availTrk::35280.000000 sigTrk::4050.201337
[04/28 01:04:46   1079s] eee: l::2 avDens::0.193693 usedTrk::6524.932245 availTrk::33687.000000 sigTrk::6524.932245
[04/28 01:04:46   1079s] eee: l::3 avDens::0.205510 usedTrk::7305.867063 availTrk::35550.000000 sigTrk::7305.867063
[04/28 01:04:46   1079s] eee: l::4 avDens::0.156740 usedTrk::4971.881226 availTrk::31720.500000 sigTrk::4971.881226
[04/28 01:04:46   1079s] eee: l::5 avDens::0.140604 usedTrk::3960.828184 availTrk::28170.000000 sigTrk::3960.828184
[04/28 01:04:46   1079s] eee: l::6 avDens::0.084972 usedTrk::1961.569589 availTrk::23085.000000 sigTrk::1961.569589
[04/28 01:04:46   1079s] eee: l::7 avDens::0.077745 usedTrk::538.769586 availTrk::6930.000000 sigTrk::538.769586
[04/28 01:04:46   1079s] eee: l::8 avDens::0.063777 usedTrk::141.776023 availTrk::2223.000000 sigTrk::141.776023
[04/28 01:04:46   1079s] eee: l::9 avDens::0.021988 usedTrk::37.600000 availTrk::1710.000000 sigTrk::37.600000
[04/28 01:04:46   1079s] eee: l::10 avDens::0.182730 usedTrk::2499.750440 availTrk::13680.000000 sigTrk::2499.750440
[04/28 01:04:46   1079s] eee: l::11 avDens::0.052558 usedTrk::113.525817 availTrk::2160.000000 sigTrk::113.525817
[04/28 01:04:46   1079s] {RT rccorners 0 11 11 {7 0} {10 0} 2}
[04/28 01:04:46   1079s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.232601 uaWl=1.000000 uaWlH=0.456162 aWlH=0.000000 lMod=0 pMax=0.860300 pMod=80 wcR=0.772700 newSi=0.001600 wHLS=1.931750 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[04/28 01:04:46   1079s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:00.0  MEM: 2586.094M)
[04/28 01:04:46   1079s] @file 67:
[04/28 01:04:46   1079s] #@ End verbose source: runPnR.tcl
[04/28 01:04:46   1079s] 0
[04/28 01:04:46   1079s] @innovus 2> set_db check_drc_disable_rules {} ; set_db check_drc_ndr_spacing auto ; set_db check_drc_check_only default ; set_db check_drc_inside_via_def true ; set_db check_drc_exclude_pg_net false ; set_db check_drc_ignore_trial_route false ; set_db check_drc_ignore_cell_blockage false ; set_db check_drc_use_min_spacing_on_block_obs auto ; set_db check_drc_report tpu_top.drc.rpt ; set_db check_drc_limit 1000
[04/28 01:06:01   1085s] @innovus 3> check_drc 
[04/28 01:06:01   1085s] #-check_ndr_spacing auto                 # enums={true false auto}, default=auto,  user setting
[04/28 01:06:01   1085s] #-check_same_via_cell true               # bool, default=false, user setting
[04/28 01:06:01   1085s] #-report tpu_top.drc.rpt                 # string, default="", user setting
[04/28 01:06:01   1085s]  *** Starting Verify DRC (MEM: 3493.7) ***
[04/28 01:06:01   1085s] 
[04/28 01:06:01   1085s] ### import design signature (54): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1280055220 inst_pattern=1 via=610195162 routing_via=995836026
[04/28 01:06:01   1085s]   VERIFY DRC ...... Starting Verification
[04/28 01:06:01   1085s]   VERIFY DRC ...... Initializing
[04/28 01:06:01   1085s]   VERIFY DRC ...... Deleting Existing Violations
[04/28 01:06:01   1085s]   VERIFY DRC ...... Creating Sub-Areas
[04/28 01:06:01   1085s]   VERIFY DRC ...... Using new threading
[04/28 01:06:01   1085s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 84.480 83.520} 1 of 16
[04/28 01:06:01   1085s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[04/28 01:06:01   1085s]   VERIFY DRC ...... Sub-Area: {84.480 0.000 168.960 83.520} 2 of 16
[04/28 01:06:02   1085s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[04/28 01:06:02   1085s]   VERIFY DRC ...... Sub-Area: {168.960 0.000 253.440 83.520} 3 of 16
[04/28 01:06:02   1086s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[04/28 01:06:02   1086s]   VERIFY DRC ...... Sub-Area: {253.440 0.000 336.400 83.520} 4 of 16
[04/28 01:06:02   1086s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[04/28 01:06:02   1086s]   VERIFY DRC ...... Sub-Area: {0.000 83.520 84.480 167.040} 5 of 16
[04/28 01:06:03   1087s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[04/28 01:06:03   1087s]   VERIFY DRC ...... Sub-Area: {84.480 83.520 168.960 167.040} 6 of 16
[04/28 01:06:03   1087s]   VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
[04/28 01:06:03   1087s]   VERIFY DRC ...... Sub-Area: {168.960 83.520 253.440 167.040} 7 of 16
[04/28 01:06:04   1088s]   VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
[04/28 01:06:04   1088s]   VERIFY DRC ...... Sub-Area: {253.440 83.520 336.400 167.040} 8 of 16
[04/28 01:06:04   1088s]   VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
[04/28 01:06:04   1088s]   VERIFY DRC ...... Sub-Area: {0.000 167.040 84.480 250.560} 9 of 16
[04/28 01:06:05   1089s]   VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
[04/28 01:06:05   1089s]   VERIFY DRC ...... Sub-Area: {84.480 167.040 168.960 250.560} 10 of 16
[04/28 01:06:06   1089s]   VERIFY DRC ...... Sub-Area : 10 complete 0 Viols.
[04/28 01:06:06   1089s]   VERIFY DRC ...... Sub-Area: {168.960 167.040 253.440 250.560} 11 of 16
[04/28 01:06:06   1090s]   VERIFY DRC ...... Sub-Area : 11 complete 0 Viols.
[04/28 01:06:06   1090s]   VERIFY DRC ...... Sub-Area: {253.440 167.040 336.400 250.560} 12 of 16
[04/28 01:06:07   1090s]   VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
[04/28 01:06:07   1090s]   VERIFY DRC ...... Sub-Area: {0.000 250.560 84.480 333.070} 13 of 16
[04/28 01:06:07   1091s]   VERIFY DRC ...... Sub-Area : 13 complete 0 Viols.
[04/28 01:06:07   1091s]   VERIFY DRC ...... Sub-Area: {84.480 250.560 168.960 333.070} 14 of 16
[04/28 01:06:07   1091s]   VERIFY DRC ...... Sub-Area : 14 complete 0 Viols.
[04/28 01:06:07   1091s]   VERIFY DRC ...... Sub-Area: {168.960 250.560 253.440 333.070} 15 of 16
[04/28 01:06:08   1092s]   VERIFY DRC ...... Sub-Area : 15 complete 0 Viols.
[04/28 01:06:08   1092s]   VERIFY DRC ...... Sub-Area: {253.440 250.560 336.400 333.070} 16 of 16
[04/28 01:06:08   1092s]   VERIFY DRC ...... Sub-Area : 16 complete 0 Viols.
[04/28 01:06:08   1092s] 
[04/28 01:06:08   1092s]   Verification Complete : 0 Viols.
[04/28 01:06:08   1092s] 
[04/28 01:06:08   1092s]  *** End Verify DRC (CPU: 0:00:07.5  ELAPSED TIME: 7.00  MEM: 264.1M) ***
[04/28 01:06:08   1092s] 
[04/28 01:06:08   1092s] @innovus 4> set_db check_drc_area {0 0 0 0}
[04/28 01:06:08   1092s] @innovus 5> check_connectivity -type all -error 1000 -warning 50
[04/28 01:06:22   1094s] VERIFY_CONNECTIVITY use new engine.
[04/28 01:06:22   1094s] 
[04/28 01:06:22   1094s] ******** Start: VERIFY CONNECTIVITY ********
[04/28 01:06:22   1094s] Start Time: Mon Apr 28 01:06:22 2025
[04/28 01:06:22   1094s] 
[04/28 01:06:22   1094s] Design Name: tpu_top
[04/28 01:06:22   1094s] Database Units: 2000
[04/28 01:06:22   1094s] Design Boundary: (0.0000, 0.0000) (336.4000, 333.0700)
[04/28 01:06:22   1094s] Error Limit = 1000; Warning Limit = 50
[04/28 01:06:22   1094s] Check all nets
[04/28 01:06:23   1094s] **** 01:06:23 **** Processed 5000 nets.
[04/28 01:06:23   1094s] **** 01:06:23 **** Processed 10000 nets.
[04/28 01:06:23   1094s] **** 01:06:23 **** Processed 15000 nets.
[04/28 01:06:23   1094s] **** 01:06:23 **** Processed 20000 nets.
[04/28 01:06:23   1095s] **** 01:06:23 **** Processed 25000 nets.
[04/28 01:06:24   1095s] 
[04/28 01:06:24   1095s] Begin Summary 
[04/28 01:06:24   1095s]   Found no problems or warnings.
[04/28 01:06:24   1095s] End Summary
[04/28 01:06:24   1095s] 
[04/28 01:06:24   1095s] End Time: Mon Apr 28 01:06:24 2025
[04/28 01:06:24   1095s] Time Elapsed: 0:00:02.0
[04/28 01:06:24   1095s] 
[04/28 01:06:24   1095s] ******** End: VERIFY CONNECTIVITY ********
[04/28 01:06:24   1095s]   Verification Complete : 0 Viols.  0 Wrngs.
[04/28 01:06:24   1095s]   (CPU Time: 0:00:01.6  MEM: -0.742M)
[04/28 01:06:24   1095s] 
[04/28 01:06:24   1095s] @innovus 6> write_db saved_design
[04/28 01:06:51   1098s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
#% Begin save design ... (date=04/28 01:06:51, mem=2255.7M)
[04/28 01:06:52   1098s] % Begin Save ccopt configuration ... (date=04/28 01:06:51, mem=2255.7M)
[04/28 01:06:52   1098s] % End Save ccopt configuration ... (date=04/28 01:06:52, total cpu=0:00:00.3, real=0:00:00.0, peak res=2256.5M, current mem=2256.5M)
[04/28 01:06:52   1098s] % Begin Save netlist data ... (date=04/28 01:06:52, mem=2256.5M)
[04/28 01:06:52   1098s] Writing Binary DB to saved_design/tpu_top.v.bin in single-threaded mode...
[04/28 01:06:52   1098s] % End Save netlist data ... (date=04/28 01:06:52, total cpu=0:00:00.1, real=0:00:00.0, peak res=2256.5M, current mem=2256.5M)
[04/28 01:06:52   1098s] Saving symbol-table file ...
[04/28 01:06:52   1098s] Saving congestion map file saved_design/tpu_top.route.congmap.gz ...
[04/28 01:06:52   1099s] % Begin Save AAE data ... (date=04/28 01:06:52, mem=2257.0M)
[04/28 01:06:52   1099s] Saving AAE Data ...
[04/28 01:06:52   1099s] AAE DB initialization (MEM=3506.28 CPU=0:00:00.0 REAL=0:00:00.0) 
[04/28 01:06:53   1099s] % End Save AAE data ... (date=04/28 01:06:52, total cpu=0:00:00.1, real=0:00:01.0, peak res=2262.4M, current mem=2262.4M)
[04/28 01:06:53   1099s] Saving preference file saved_design/gui.pref.tcl ...
[04/28 01:06:53   1099s] Saving mode setting ...
[04/28 01:06:53   1099s] Saving root attributes to be loaded post write_db ...
[04/28 01:06:54   1100s] Saving global file ...
[04/28 01:06:54   1100s] Saving root attributes to be loaded previous write_db ...
[04/28 01:06:54   1100s] % Begin Save floorplan data ... (date=04/28 01:06:54, mem=2264.4M)
[04/28 01:06:54   1100s] Saving floorplan file ...
[04/28 01:06:55   1100s] % End Save floorplan data ... (date=04/28 01:06:55, total cpu=0:00:00.1, real=0:00:01.0, peak res=2264.4M, current mem=2264.4M)
[04/28 01:06:55   1100s] Saving PG file saved_design/tpu_top.pg.gz, version#2, (Created by Innovus v21.17-s075_1 on Mon Apr 28 01:06:55 2025)
[04/28 01:06:55   1100s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=3506.8M) ***
[04/28 01:06:55   1100s] Saving Drc markers ...
[04/28 01:06:55   1100s] ... No Drc file written since there is no markers found.
[04/28 01:06:55   1100s] % Begin Save placement data ... (date=04/28 01:06:55, mem=2264.4M)
[04/28 01:06:55   1100s] ** Saving stdCellPlacement_binary (version# 2) ...
[04/28 01:06:55   1100s] Save Adaptive View Pruning View Names to Binary file
[04/28 01:06:55   1100s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=3509.8M) ***
[04/28 01:06:55   1101s] % End Save placement data ... (date=04/28 01:06:55, total cpu=0:00:00.1, real=0:00:00.0, peak res=2264.4M, current mem=2264.4M)
[04/28 01:06:55   1101s] % Begin Save routing data ... (date=04/28 01:06:55, mem=2264.4M)
[04/28 01:06:55   1101s] Saving route file ...
[04/28 01:06:55   1101s] *** Completed saveRoute (cpu=0:00:00.3 real=0:00:00.0 mem=3506.8M) ***
[04/28 01:06:55   1101s] % End Save routing data ... (date=04/28 01:06:55, total cpu=0:00:00.3, real=0:00:00.0, peak res=2264.6M, current mem=2264.6M)
[04/28 01:06:55   1101s] Saving property file saved_design/tpu_top.prop
[04/28 01:06:55   1101s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3509.8M) ***
[04/28 01:06:56   1101s] #Saving pin access data to file saved_design/tpu_top.apa ...
[04/28 01:06:56   1101s] #
[04/28 01:06:56   1101s] % Begin Save power constraints data ... (date=04/28 01:06:56, mem=2264.6M)
[04/28 01:06:56   1101s] % End Save power constraints data ... (date=04/28 01:06:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=2264.6M, current mem=2264.6M)
[04/28 01:06:57   1102s] Generated self-contained design saved_design
[04/28 01:06:57   1102s] #% End save design ... (date=04/28 01:06:57, total cpu=0:00:03.7, real=0:00:06.0, peak res=2297.0M, current mem=2265.2M)
[04/28 01:06:57   1102s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[04/28 01:06:57   1102s] 
[04/28 01:06:57   1102s] *** Summary of all messages that are not suppressed in this session:
[04/28 01:06:57   1102s] Severity  ID               Count  Summary                                  
[04/28 01:06:57   1102s] WARNING   NRGR-269             3  Net %s has fanout > %d, this may cause l...
[04/28 01:06:57   1102s] WARNING   NRGR-270             3  There are %d nets with fanout > %d. Plea...
[04/28 01:06:57   1102s] WARNING   NRIG-1303            3  The congestion map does not match the GC...
[04/28 01:06:57   1102s] *** Message Summary: 6 warning(s), 0 error(s)
[04/28 01:06:57   1102s] 
[04/28 01:06:57   1102s] 0
[04/28 01:06:57   1102s] @innovus 7> 
[04/28 01:07:04   1102s] --------------------------------------------------------------------------------
[04/28 01:07:04   1102s] Exiting Innovus on Mon Apr 28 01:07:04 2025
[04/28 01:07:04   1102s]   Total CPU time:     0:19:08
[04/28 01:07:04   1102s]   Total real time:    0:21:32
[04/28 01:07:04   1102s]   Peak memory (main): 2276.28MB
[04/28 01:07:04   1102s] 
[04/28 01:07:04   1102s] 
[04/28 01:07:04   1102s] *** Memory Usage v#1 (Current mem = 3513.734M, initial mem = 487.016M) ***
[04/28 01:07:04   1102s] 
[04/28 01:07:04   1102s] *** Summary of all messages that are not suppressed in this session:
[04/28 01:07:04   1102s] Severity  ID               Count  Summary                                  
[04/28 01:07:04   1102s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[04/28 01:07:04   1102s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[04/28 01:07:04   1102s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[04/28 01:07:04   1102s] WARNING   IMPDBTCL-321         8  The attribute '%s' still works but will ...
[04/28 01:07:04   1102s] WARNING   IMPEXT-6202          1  In addition to the technology file, the ...
[04/28 01:07:04   1102s] WARNING   IMPPP-354            1  The power planner did not generate the %...
[04/28 01:07:04   1102s] WARNING   IMPSR-4302           1  Cap-table/qrcTechFile is found in the de...
[04/28 01:07:04   1102s] WARNING   IMPSR-4058           1  Route_special option: %s should be used ...
[04/28 01:07:04   1102s] WARNING   IMPSP-9025           3  No scan chain specified/traced.          
[04/28 01:07:04   1102s] WARNING   IMPOPT-3195          4  Analysis mode has changed.               
[04/28 01:07:04   1102s] WARNING   IMPCCOPT-2314        4  CCOpt found %u clock tree nets marked as...
[04/28 01:07:04   1102s] WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
[04/28 01:07:04   1102s] WARNING   IMPPSP-2001          2  There are %d pins inside GCell located a...
[04/28 01:07:04   1102s] WARNING   TCLCMD-513         188  The software could not find a matching o...
[04/28 01:07:04   1102s] WARNING   TCLCMD-1461          2  Skipped unsupported command: %s          
[04/28 01:07:04   1102s] WARNING   TECHLIB-302          2  No function defined for cell '%s'. The c...
[04/28 01:07:04   1102s] *** Message Summary: 225 warning(s), 0 error(s)
[04/28 01:07:04   1102s] 
[04/28 01:07:04   1102s] --- Ending "Innovus" (totcpu=0:18:23, real=0:21:31, mem=3513.7M) ---
