
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.7.1
// timestamp : Fri Jun 17 14:18:09 2022 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /scratch/pawan/work/normalised/RV32F/fnmadd.s.cgf \
 \
//                  -- xlen 32  \
//                  --randomize \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fnmadd.s instruction of the RISC-V RV32F_Zicsr,RV32FD_Zicsr,RV64F_Zicsr,RV64FD_Zicsr extension for the fnmadd_b15 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32IF_Zicsr,RV32IFD_Zicsr,RV64IF_Zicsr,RV64IFD_Zicsr,RV32EF_Zicsr,RV32EFD_Zicsr,RV64EF_Zicsr,RV64EFD_Zicsr")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fnmadd_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fnmadd_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_26240:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x06e773 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3cb980 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f06e773; op2val:0x3cb980;
op3val:0x3effc000; valaddr_reg:x3; val_offset:78720*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 78720*0 + 3*205*FLEN/8, x4, x1, x2)

inst_26241:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x06e773 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3cb980 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f06e773; op2val:0x3cb980;
op3val:0x3effe000; valaddr_reg:x3; val_offset:78723*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 78723*0 + 3*205*FLEN/8, x4, x1, x2)

inst_26242:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x06e773 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3cb980 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f06e773; op2val:0x3cb980;
op3val:0x3efff000; valaddr_reg:x3; val_offset:78726*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 78726*0 + 3*205*FLEN/8, x4, x1, x2)

inst_26243:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x06e773 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3cb980 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f06e773; op2val:0x3cb980;
op3val:0x3efff800; valaddr_reg:x3; val_offset:78729*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 78729*0 + 3*205*FLEN/8, x4, x1, x2)

inst_26244:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x06e773 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3cb980 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f06e773; op2val:0x3cb980;
op3val:0x3efffc00; valaddr_reg:x3; val_offset:78732*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 78732*0 + 3*205*FLEN/8, x4, x1, x2)

inst_26245:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x06e773 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3cb980 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f06e773; op2val:0x3cb980;
op3val:0x3efffe00; valaddr_reg:x3; val_offset:78735*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 78735*0 + 3*205*FLEN/8, x4, x1, x2)

inst_26246:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x06e773 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3cb980 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f06e773; op2val:0x3cb980;
op3val:0x3effff00; valaddr_reg:x3; val_offset:78738*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 78738*0 + 3*205*FLEN/8, x4, x1, x2)

inst_26247:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x06e773 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3cb980 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f06e773; op2val:0x3cb980;
op3val:0x3effff80; valaddr_reg:x3; val_offset:78741*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 78741*0 + 3*205*FLEN/8, x4, x1, x2)

inst_26248:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x06e773 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3cb980 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f06e773; op2val:0x3cb980;
op3val:0x3effffc0; valaddr_reg:x3; val_offset:78744*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 78744*0 + 3*205*FLEN/8, x4, x1, x2)

inst_26249:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x06e773 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3cb980 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f06e773; op2val:0x3cb980;
op3val:0x3effffe0; valaddr_reg:x3; val_offset:78747*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 78747*0 + 3*205*FLEN/8, x4, x1, x2)

inst_26250:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x06e773 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3cb980 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f06e773; op2val:0x3cb980;
op3val:0x3efffff0; valaddr_reg:x3; val_offset:78750*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 78750*0 + 3*205*FLEN/8, x4, x1, x2)

inst_26251:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x06e773 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3cb980 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f06e773; op2val:0x3cb980;
op3val:0x3efffff8; valaddr_reg:x3; val_offset:78753*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 78753*0 + 3*205*FLEN/8, x4, x1, x2)

inst_26252:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x06e773 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3cb980 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f06e773; op2val:0x3cb980;
op3val:0x3efffffc; valaddr_reg:x3; val_offset:78756*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 78756*0 + 3*205*FLEN/8, x4, x1, x2)

inst_26253:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x06e773 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3cb980 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f06e773; op2val:0x3cb980;
op3val:0x3efffffe; valaddr_reg:x3; val_offset:78759*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 78759*0 + 3*205*FLEN/8, x4, x1, x2)

inst_26254:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x06e773 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3cb980 and fs3 == 0 and fe3 == 0x7d and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f06e773; op2val:0x3cb980;
op3val:0x3effffff; valaddr_reg:x3; val_offset:78762*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 78762*0 + 3*205*FLEN/8, x4, x1, x2)

inst_26255:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x06e773 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3cb980 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f06e773; op2val:0x3cb980;
op3val:0x3f800001; valaddr_reg:x3; val_offset:78765*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 78765*0 + 3*205*FLEN/8, x4, x1, x2)

inst_26256:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x06e773 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3cb980 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f06e773; op2val:0x3cb980;
op3val:0x3f800003; valaddr_reg:x3; val_offset:78768*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 78768*0 + 3*205*FLEN/8, x4, x1, x2)

inst_26257:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x06e773 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3cb980 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f06e773; op2val:0x3cb980;
op3val:0x3f800007; valaddr_reg:x3; val_offset:78771*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 78771*0 + 3*205*FLEN/8, x4, x1, x2)

inst_26258:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x06e773 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3cb980 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f06e773; op2val:0x3cb980;
op3val:0x3f999999; valaddr_reg:x3; val_offset:78774*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 78774*0 + 3*205*FLEN/8, x4, x1, x2)

inst_26259:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x06e773 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3cb980 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f06e773; op2val:0x3cb980;
op3val:0x3fa49249; valaddr_reg:x3; val_offset:78777*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 78777*0 + 3*205*FLEN/8, x4, x1, x2)

inst_26260:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x06e773 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3cb980 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f06e773; op2val:0x3cb980;
op3val:0x3fb33333; valaddr_reg:x3; val_offset:78780*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 78780*0 + 3*205*FLEN/8, x4, x1, x2)

inst_26261:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x06e773 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3cb980 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f06e773; op2val:0x3cb980;
op3val:0x3fb6db6d; valaddr_reg:x3; val_offset:78783*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 78783*0 + 3*205*FLEN/8, x4, x1, x2)

inst_26262:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x06e773 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3cb980 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f06e773; op2val:0x3cb980;
op3val:0x3fbbbbbb; valaddr_reg:x3; val_offset:78786*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 78786*0 + 3*205*FLEN/8, x4, x1, x2)

inst_26263:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x06e773 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3cb980 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f06e773; op2val:0x3cb980;
op3val:0x3fc44444; valaddr_reg:x3; val_offset:78789*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 78789*0 + 3*205*FLEN/8, x4, x1, x2)

inst_26264:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x06e773 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3cb980 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f06e773; op2val:0x3cb980;
op3val:0x3fcccccc; valaddr_reg:x3; val_offset:78792*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 78792*0 + 3*205*FLEN/8, x4, x1, x2)

inst_26265:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x06e773 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3cb980 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f06e773; op2val:0x3cb980;
op3val:0x3fdb6db6; valaddr_reg:x3; val_offset:78795*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 78795*0 + 3*205*FLEN/8, x4, x1, x2)

inst_26266:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x06e773 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3cb980 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f06e773; op2val:0x3cb980;
op3val:0x3fe66666; valaddr_reg:x3; val_offset:78798*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 78798*0 + 3*205*FLEN/8, x4, x1, x2)

inst_26267:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x06e773 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3cb980 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f06e773; op2val:0x3cb980;
op3val:0x3fedb6db; valaddr_reg:x3; val_offset:78801*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 78801*0 + 3*205*FLEN/8, x4, x1, x2)

inst_26268:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x06e773 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3cb980 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f06e773; op2val:0x3cb980;
op3val:0x3ffffff8; valaddr_reg:x3; val_offset:78804*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 78804*0 + 3*205*FLEN/8, x4, x1, x2)

inst_26269:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x06e773 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3cb980 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f06e773; op2val:0x3cb980;
op3val:0x3ffffffc; valaddr_reg:x3; val_offset:78807*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 78807*0 + 3*205*FLEN/8, x4, x1, x2)

inst_26270:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x06e773 and fs2 == 0 and fe2 == 0x00 and fm2 == 0x3cb980 and fs3 == 0 and fe3 == 0x7f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f06e773; op2val:0x3cb980;
op3val:0x3ffffffe; valaddr_reg:x3; val_offset:78810*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 78810*0 + 3*205*FLEN/8, x4, x1, x2)

inst_26271:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07f099 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x710c3c and fs3 == 0 and fe3 == 0xfd and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07f099; op2val:0x3ff10c3c;
op3val:0x7e800000; valaddr_reg:x3; val_offset:78813*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 78813*0 + 3*205*FLEN/8, x4, x1, x2)

inst_26272:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07f099 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x710c3c and fs3 == 0 and fe3 == 0xfd and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07f099; op2val:0x3ff10c3c;
op3val:0x7e800001; valaddr_reg:x3; val_offset:78816*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 78816*0 + 3*205*FLEN/8, x4, x1, x2)

inst_26273:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07f099 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x710c3c and fs3 == 0 and fe3 == 0xfd and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07f099; op2val:0x3ff10c3c;
op3val:0x7e800003; valaddr_reg:x3; val_offset:78819*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 78819*0 + 3*205*FLEN/8, x4, x1, x2)

inst_26274:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07f099 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x710c3c and fs3 == 0 and fe3 == 0xfd and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07f099; op2val:0x3ff10c3c;
op3val:0x7e800007; valaddr_reg:x3; val_offset:78822*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 78822*0 + 3*205*FLEN/8, x4, x1, x2)

inst_26275:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07f099 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x710c3c and fs3 == 0 and fe3 == 0xfd and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07f099; op2val:0x3ff10c3c;
op3val:0x7e80000f; valaddr_reg:x3; val_offset:78825*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 78825*0 + 3*205*FLEN/8, x4, x1, x2)

inst_26276:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07f099 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x710c3c and fs3 == 0 and fe3 == 0xfd and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07f099; op2val:0x3ff10c3c;
op3val:0x7e80001f; valaddr_reg:x3; val_offset:78828*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 78828*0 + 3*205*FLEN/8, x4, x1, x2)

inst_26277:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07f099 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x710c3c and fs3 == 0 and fe3 == 0xfd and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07f099; op2val:0x3ff10c3c;
op3val:0x7e80003f; valaddr_reg:x3; val_offset:78831*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 78831*0 + 3*205*FLEN/8, x4, x1, x2)

inst_26278:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07f099 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x710c3c and fs3 == 0 and fe3 == 0xfd and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07f099; op2val:0x3ff10c3c;
op3val:0x7e80007f; valaddr_reg:x3; val_offset:78834*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 78834*0 + 3*205*FLEN/8, x4, x1, x2)

inst_26279:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07f099 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x710c3c and fs3 == 0 and fe3 == 0xfd and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07f099; op2val:0x3ff10c3c;
op3val:0x7e8000ff; valaddr_reg:x3; val_offset:78837*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 78837*0 + 3*205*FLEN/8, x4, x1, x2)

inst_26280:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07f099 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x710c3c and fs3 == 0 and fe3 == 0xfd and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07f099; op2val:0x3ff10c3c;
op3val:0x7e8001ff; valaddr_reg:x3; val_offset:78840*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 78840*0 + 3*205*FLEN/8, x4, x1, x2)

inst_26281:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07f099 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x710c3c and fs3 == 0 and fe3 == 0xfd and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07f099; op2val:0x3ff10c3c;
op3val:0x7e8003ff; valaddr_reg:x3; val_offset:78843*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 78843*0 + 3*205*FLEN/8, x4, x1, x2)

inst_26282:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07f099 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x710c3c and fs3 == 0 and fe3 == 0xfd and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07f099; op2val:0x3ff10c3c;
op3val:0x7e8007ff; valaddr_reg:x3; val_offset:78846*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 78846*0 + 3*205*FLEN/8, x4, x1, x2)

inst_26283:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07f099 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x710c3c and fs3 == 0 and fe3 == 0xfd and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07f099; op2val:0x3ff10c3c;
op3val:0x7e800fff; valaddr_reg:x3; val_offset:78849*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 78849*0 + 3*205*FLEN/8, x4, x1, x2)

inst_26284:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07f099 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x710c3c and fs3 == 0 and fe3 == 0xfd and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07f099; op2val:0x3ff10c3c;
op3val:0x7e801fff; valaddr_reg:x3; val_offset:78852*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 78852*0 + 3*205*FLEN/8, x4, x1, x2)

inst_26285:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07f099 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x710c3c and fs3 == 0 and fe3 == 0xfd and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07f099; op2val:0x3ff10c3c;
op3val:0x7e803fff; valaddr_reg:x3; val_offset:78855*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 78855*0 + 3*205*FLEN/8, x4, x1, x2)

inst_26286:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07f099 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x710c3c and fs3 == 0 and fe3 == 0xfd and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07f099; op2val:0x3ff10c3c;
op3val:0x7e807fff; valaddr_reg:x3; val_offset:78858*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 78858*0 + 3*205*FLEN/8, x4, x1, x2)

inst_26287:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07f099 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x710c3c and fs3 == 0 and fe3 == 0xfd and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07f099; op2val:0x3ff10c3c;
op3val:0x7e80ffff; valaddr_reg:x3; val_offset:78861*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 78861*0 + 3*205*FLEN/8, x4, x1, x2)

inst_26288:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07f099 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x710c3c and fs3 == 0 and fe3 == 0xfd and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07f099; op2val:0x3ff10c3c;
op3val:0x7e81ffff; valaddr_reg:x3; val_offset:78864*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 78864*0 + 3*205*FLEN/8, x4, x1, x2)

inst_26289:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07f099 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x710c3c and fs3 == 0 and fe3 == 0xfd and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07f099; op2val:0x3ff10c3c;
op3val:0x7e83ffff; valaddr_reg:x3; val_offset:78867*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 78867*0 + 3*205*FLEN/8, x4, x1, x2)

inst_26290:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07f099 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x710c3c and fs3 == 0 and fe3 == 0xfd and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07f099; op2val:0x3ff10c3c;
op3val:0x7e87ffff; valaddr_reg:x3; val_offset:78870*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 78870*0 + 3*205*FLEN/8, x4, x1, x2)

inst_26291:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07f099 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x710c3c and fs3 == 0 and fe3 == 0xfd and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07f099; op2val:0x3ff10c3c;
op3val:0x7e8fffff; valaddr_reg:x3; val_offset:78873*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 78873*0 + 3*205*FLEN/8, x4, x1, x2)

inst_26292:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07f099 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x710c3c and fs3 == 0 and fe3 == 0xfd and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07f099; op2val:0x3ff10c3c;
op3val:0x7e9fffff; valaddr_reg:x3; val_offset:78876*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 78876*0 + 3*205*FLEN/8, x4, x1, x2)

inst_26293:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07f099 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x710c3c and fs3 == 0 and fe3 == 0xfd and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07f099; op2val:0x3ff10c3c;
op3val:0x7ebfffff; valaddr_reg:x3; val_offset:78879*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 78879*0 + 3*205*FLEN/8, x4, x1, x2)

inst_26294:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07f099 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x710c3c and fs3 == 0 and fe3 == 0xfd and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07f099; op2val:0x3ff10c3c;
op3val:0x7ec00000; valaddr_reg:x3; val_offset:78882*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 78882*0 + 3*205*FLEN/8, x4, x1, x2)

inst_26295:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07f099 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x710c3c and fs3 == 0 and fe3 == 0xfd and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07f099; op2val:0x3ff10c3c;
op3val:0x7ee00000; valaddr_reg:x3; val_offset:78885*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 78885*0 + 3*205*FLEN/8, x4, x1, x2)

inst_26296:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07f099 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x710c3c and fs3 == 0 and fe3 == 0xfd and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07f099; op2val:0x3ff10c3c;
op3val:0x7ef00000; valaddr_reg:x3; val_offset:78888*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 78888*0 + 3*205*FLEN/8, x4, x1, x2)

inst_26297:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07f099 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x710c3c and fs3 == 0 and fe3 == 0xfd and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07f099; op2val:0x3ff10c3c;
op3val:0x7ef80000; valaddr_reg:x3; val_offset:78891*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 78891*0 + 3*205*FLEN/8, x4, x1, x2)

inst_26298:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07f099 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x710c3c and fs3 == 0 and fe3 == 0xfd and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07f099; op2val:0x3ff10c3c;
op3val:0x7efc0000; valaddr_reg:x3; val_offset:78894*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 78894*0 + 3*205*FLEN/8, x4, x1, x2)

inst_26299:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07f099 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x710c3c and fs3 == 0 and fe3 == 0xfd and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07f099; op2val:0x3ff10c3c;
op3val:0x7efe0000; valaddr_reg:x3; val_offset:78897*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 78897*0 + 3*205*FLEN/8, x4, x1, x2)

inst_26300:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07f099 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x710c3c and fs3 == 0 and fe3 == 0xfd and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07f099; op2val:0x3ff10c3c;
op3val:0x7eff0000; valaddr_reg:x3; val_offset:78900*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 78900*0 + 3*205*FLEN/8, x4, x1, x2)

inst_26301:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07f099 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x710c3c and fs3 == 0 and fe3 == 0xfd and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07f099; op2val:0x3ff10c3c;
op3val:0x7eff8000; valaddr_reg:x3; val_offset:78903*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 78903*0 + 3*205*FLEN/8, x4, x1, x2)

inst_26302:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07f099 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x710c3c and fs3 == 0 and fe3 == 0xfd and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07f099; op2val:0x3ff10c3c;
op3val:0x7effc000; valaddr_reg:x3; val_offset:78906*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 78906*0 + 3*205*FLEN/8, x4, x1, x2)

inst_26303:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07f099 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x710c3c and fs3 == 0 and fe3 == 0xfd and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07f099; op2val:0x3ff10c3c;
op3val:0x7effe000; valaddr_reg:x3; val_offset:78909*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 78909*0 + 3*205*FLEN/8, x4, x1, x2)

inst_26304:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07f099 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x710c3c and fs3 == 0 and fe3 == 0xfd and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07f099; op2val:0x3ff10c3c;
op3val:0x7efff000; valaddr_reg:x3; val_offset:78912*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 78912*0 + 3*205*FLEN/8, x4, x1, x2)

inst_26305:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07f099 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x710c3c and fs3 == 0 and fe3 == 0xfd and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07f099; op2val:0x3ff10c3c;
op3val:0x7efff800; valaddr_reg:x3; val_offset:78915*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 78915*0 + 3*205*FLEN/8, x4, x1, x2)

inst_26306:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07f099 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x710c3c and fs3 == 0 and fe3 == 0xfd and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07f099; op2val:0x3ff10c3c;
op3val:0x7efffc00; valaddr_reg:x3; val_offset:78918*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 78918*0 + 3*205*FLEN/8, x4, x1, x2)

inst_26307:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07f099 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x710c3c and fs3 == 0 and fe3 == 0xfd and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07f099; op2val:0x3ff10c3c;
op3val:0x7efffe00; valaddr_reg:x3; val_offset:78921*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 78921*0 + 3*205*FLEN/8, x4, x1, x2)

inst_26308:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07f099 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x710c3c and fs3 == 0 and fe3 == 0xfd and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07f099; op2val:0x3ff10c3c;
op3val:0x7effff00; valaddr_reg:x3; val_offset:78924*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 78924*0 + 3*205*FLEN/8, x4, x1, x2)

inst_26309:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07f099 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x710c3c and fs3 == 0 and fe3 == 0xfd and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07f099; op2val:0x3ff10c3c;
op3val:0x7effff80; valaddr_reg:x3; val_offset:78927*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 78927*0 + 3*205*FLEN/8, x4, x1, x2)

inst_26310:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07f099 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x710c3c and fs3 == 0 and fe3 == 0xfd and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07f099; op2val:0x3ff10c3c;
op3val:0x7effffc0; valaddr_reg:x3; val_offset:78930*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 78930*0 + 3*205*FLEN/8, x4, x1, x2)

inst_26311:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07f099 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x710c3c and fs3 == 0 and fe3 == 0xfd and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07f099; op2val:0x3ff10c3c;
op3val:0x7effffe0; valaddr_reg:x3; val_offset:78933*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 78933*0 + 3*205*FLEN/8, x4, x1, x2)

inst_26312:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07f099 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x710c3c and fs3 == 0 and fe3 == 0xfd and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07f099; op2val:0x3ff10c3c;
op3val:0x7efffff0; valaddr_reg:x3; val_offset:78936*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 78936*0 + 3*205*FLEN/8, x4, x1, x2)

inst_26313:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07f099 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x710c3c and fs3 == 0 and fe3 == 0xfd and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07f099; op2val:0x3ff10c3c;
op3val:0x7efffff8; valaddr_reg:x3; val_offset:78939*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 78939*0 + 3*205*FLEN/8, x4, x1, x2)

inst_26314:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07f099 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x710c3c and fs3 == 0 and fe3 == 0xfd and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07f099; op2val:0x3ff10c3c;
op3val:0x7efffffc; valaddr_reg:x3; val_offset:78942*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 78942*0 + 3*205*FLEN/8, x4, x1, x2)

inst_26315:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07f099 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x710c3c and fs3 == 0 and fe3 == 0xfd and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07f099; op2val:0x3ff10c3c;
op3val:0x7efffffe; valaddr_reg:x3; val_offset:78945*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 78945*0 + 3*205*FLEN/8, x4, x1, x2)

inst_26316:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07f099 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x710c3c and fs3 == 0 and fe3 == 0xfd and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07f099; op2val:0x3ff10c3c;
op3val:0x7effffff; valaddr_reg:x3; val_offset:78948*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 78948*0 + 3*205*FLEN/8, x4, x1, x2)

inst_26317:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07f099 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x710c3c and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07f099; op2val:0x3ff10c3c;
op3val:0x7f000001; valaddr_reg:x3; val_offset:78951*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 78951*0 + 3*205*FLEN/8, x4, x1, x2)

inst_26318:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07f099 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x710c3c and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07f099; op2val:0x3ff10c3c;
op3val:0x7f000003; valaddr_reg:x3; val_offset:78954*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 78954*0 + 3*205*FLEN/8, x4, x1, x2)

inst_26319:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07f099 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x710c3c and fs3 == 0 and fe3 == 0xfe and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07f099; op2val:0x3ff10c3c;
op3val:0x7f000007; valaddr_reg:x3; val_offset:78957*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 78957*0 + 3*205*FLEN/8, x4, x1, x2)

inst_26320:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07f099 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x710c3c and fs3 == 0 and fe3 == 0xfe and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07f099; op2val:0x3ff10c3c;
op3val:0x7f199999; valaddr_reg:x3; val_offset:78960*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 78960*0 + 3*205*FLEN/8, x4, x1, x2)

inst_26321:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07f099 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x710c3c and fs3 == 0 and fe3 == 0xfe and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07f099; op2val:0x3ff10c3c;
op3val:0x7f249249; valaddr_reg:x3; val_offset:78963*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 78963*0 + 3*205*FLEN/8, x4, x1, x2)

inst_26322:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07f099 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x710c3c and fs3 == 0 and fe3 == 0xfe and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07f099; op2val:0x3ff10c3c;
op3val:0x7f333333; valaddr_reg:x3; val_offset:78966*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 78966*0 + 3*205*FLEN/8, x4, x1, x2)

inst_26323:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07f099 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x710c3c and fs3 == 0 and fe3 == 0xfe and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07f099; op2val:0x3ff10c3c;
op3val:0x7f36db6d; valaddr_reg:x3; val_offset:78969*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 78969*0 + 3*205*FLEN/8, x4, x1, x2)

inst_26324:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07f099 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x710c3c and fs3 == 0 and fe3 == 0xfe and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07f099; op2val:0x3ff10c3c;
op3val:0x7f3bbbbb; valaddr_reg:x3; val_offset:78972*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 78972*0 + 3*205*FLEN/8, x4, x1, x2)

inst_26325:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07f099 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x710c3c and fs3 == 0 and fe3 == 0xfe and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07f099; op2val:0x3ff10c3c;
op3val:0x7f444444; valaddr_reg:x3; val_offset:78975*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 78975*0 + 3*205*FLEN/8, x4, x1, x2)

inst_26326:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07f099 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x710c3c and fs3 == 0 and fe3 == 0xfe and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07f099; op2val:0x3ff10c3c;
op3val:0x7f4ccccc; valaddr_reg:x3; val_offset:78978*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 78978*0 + 3*205*FLEN/8, x4, x1, x2)

inst_26327:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07f099 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x710c3c and fs3 == 0 and fe3 == 0xfe and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07f099; op2val:0x3ff10c3c;
op3val:0x7f5b6db6; valaddr_reg:x3; val_offset:78981*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 78981*0 + 3*205*FLEN/8, x4, x1, x2)

inst_26328:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07f099 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x710c3c and fs3 == 0 and fe3 == 0xfe and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07f099; op2val:0x3ff10c3c;
op3val:0x7f666666; valaddr_reg:x3; val_offset:78984*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 78984*0 + 3*205*FLEN/8, x4, x1, x2)

inst_26329:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07f099 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x710c3c and fs3 == 0 and fe3 == 0xfe and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07f099; op2val:0x3ff10c3c;
op3val:0x7f6db6db; valaddr_reg:x3; val_offset:78987*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 78987*0 + 3*205*FLEN/8, x4, x1, x2)

inst_26330:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07f099 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x710c3c and fs3 == 0 and fe3 == 0xfe and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07f099; op2val:0x3ff10c3c;
op3val:0x7f7ffff8; valaddr_reg:x3; val_offset:78990*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 78990*0 + 3*205*FLEN/8, x4, x1, x2)

inst_26331:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07f099 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x710c3c and fs3 == 0 and fe3 == 0xfe and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07f099; op2val:0x3ff10c3c;
op3val:0x7f7ffffc; valaddr_reg:x3; val_offset:78993*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 78993*0 + 3*205*FLEN/8, x4, x1, x2)

inst_26332:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x07f099 and fs2 == 0 and fe2 == 0x7f and fm2 == 0x710c3c and fs3 == 0 and fe3 == 0xfe and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f07f099; op2val:0x3ff10c3c;
op3val:0x7f7ffffe; valaddr_reg:x3; val_offset:78996*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 78996*0 + 3*205*FLEN/8, x4, x1, x2)

inst_26333:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0830b1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0830b1; op2val:0x80000000;
op3val:0x80000001; valaddr_reg:x3; val_offset:78999*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 78999*0 + 3*205*FLEN/8, x4, x1, x2)

inst_26334:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0830b1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0830b1; op2val:0x80000000;
op3val:0x80000003; valaddr_reg:x3; val_offset:79002*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 79002*0 + 3*205*FLEN/8, x4, x1, x2)

inst_26335:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0830b1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0830b1; op2val:0x80000000;
op3val:0x80000007; valaddr_reg:x3; val_offset:79005*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 79005*0 + 3*205*FLEN/8, x4, x1, x2)

inst_26336:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0830b1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0830b1; op2val:0x80000000;
op3val:0x80199999; valaddr_reg:x3; val_offset:79008*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 79008*0 + 3*205*FLEN/8, x4, x1, x2)

inst_26337:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0830b1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0830b1; op2val:0x80000000;
op3val:0x80249249; valaddr_reg:x3; val_offset:79011*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 79011*0 + 3*205*FLEN/8, x4, x1, x2)

inst_26338:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0830b1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0830b1; op2val:0x80000000;
op3val:0x80333333; valaddr_reg:x3; val_offset:79014*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 79014*0 + 3*205*FLEN/8, x4, x1, x2)

inst_26339:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0830b1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0830b1; op2val:0x80000000;
op3val:0x8036db6d; valaddr_reg:x3; val_offset:79017*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 79017*0 + 3*205*FLEN/8, x4, x1, x2)

inst_26340:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0830b1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0830b1; op2val:0x80000000;
op3val:0x803bbbbb; valaddr_reg:x3; val_offset:79020*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 79020*0 + 3*205*FLEN/8, x4, x1, x2)

inst_26341:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0830b1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0830b1; op2val:0x80000000;
op3val:0x80444444; valaddr_reg:x3; val_offset:79023*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 79023*0 + 3*205*FLEN/8, x4, x1, x2)

inst_26342:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0830b1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0830b1; op2val:0x80000000;
op3val:0x804ccccc; valaddr_reg:x3; val_offset:79026*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 79026*0 + 3*205*FLEN/8, x4, x1, x2)

inst_26343:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0830b1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0830b1; op2val:0x80000000;
op3val:0x805b6db6; valaddr_reg:x3; val_offset:79029*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 79029*0 + 3*205*FLEN/8, x4, x1, x2)

inst_26344:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0830b1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0830b1; op2val:0x80000000;
op3val:0x80666666; valaddr_reg:x3; val_offset:79032*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 79032*0 + 3*205*FLEN/8, x4, x1, x2)

inst_26345:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0830b1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0830b1; op2val:0x80000000;
op3val:0x806db6db; valaddr_reg:x3; val_offset:79035*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 79035*0 + 3*205*FLEN/8, x4, x1, x2)

inst_26346:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0830b1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0830b1; op2val:0x80000000;
op3val:0x807ffff8; valaddr_reg:x3; val_offset:79038*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 79038*0 + 3*205*FLEN/8, x4, x1, x2)

inst_26347:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0830b1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0830b1; op2val:0x80000000;
op3val:0x807ffffc; valaddr_reg:x3; val_offset:79041*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 79041*0 + 3*205*FLEN/8, x4, x1, x2)

inst_26348:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0830b1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x00 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0830b1; op2val:0x80000000;
op3val:0x807ffffe; valaddr_reg:x3; val_offset:79044*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 79044*0 + 3*205*FLEN/8, x4, x1, x2)

inst_26349:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0830b1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1f and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0830b1; op2val:0x80000000;
op3val:0x8f800000; valaddr_reg:x3; val_offset:79047*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 79047*0 + 3*205*FLEN/8, x4, x1, x2)

inst_26350:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0830b1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0830b1; op2val:0x80000000;
op3val:0x8f800001; valaddr_reg:x3; val_offset:79050*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 79050*0 + 3*205*FLEN/8, x4, x1, x2)

inst_26351:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0830b1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0830b1; op2val:0x80000000;
op3val:0x8f800003; valaddr_reg:x3; val_offset:79053*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 79053*0 + 3*205*FLEN/8, x4, x1, x2)

inst_26352:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0830b1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0830b1; op2val:0x80000000;
op3val:0x8f800007; valaddr_reg:x3; val_offset:79056*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 79056*0 + 3*205*FLEN/8, x4, x1, x2)

inst_26353:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0830b1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1f and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0830b1; op2val:0x80000000;
op3val:0x8f80000f; valaddr_reg:x3; val_offset:79059*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 79059*0 + 3*205*FLEN/8, x4, x1, x2)

inst_26354:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0830b1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1f and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0830b1; op2val:0x80000000;
op3val:0x8f80001f; valaddr_reg:x3; val_offset:79062*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 79062*0 + 3*205*FLEN/8, x4, x1, x2)

inst_26355:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0830b1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1f and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0830b1; op2val:0x80000000;
op3val:0x8f80003f; valaddr_reg:x3; val_offset:79065*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 79065*0 + 3*205*FLEN/8, x4, x1, x2)

inst_26356:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0830b1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1f and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0830b1; op2val:0x80000000;
op3val:0x8f80007f; valaddr_reg:x3; val_offset:79068*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 79068*0 + 3*205*FLEN/8, x4, x1, x2)

inst_26357:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0830b1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1f and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0830b1; op2val:0x80000000;
op3val:0x8f8000ff; valaddr_reg:x3; val_offset:79071*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 79071*0 + 3*205*FLEN/8, x4, x1, x2)

inst_26358:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0830b1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1f and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0830b1; op2val:0x80000000;
op3val:0x8f8001ff; valaddr_reg:x3; val_offset:79074*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 79074*0 + 3*205*FLEN/8, x4, x1, x2)

inst_26359:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0830b1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1f and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0830b1; op2val:0x80000000;
op3val:0x8f8003ff; valaddr_reg:x3; val_offset:79077*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 79077*0 + 3*205*FLEN/8, x4, x1, x2)

inst_26360:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0830b1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1f and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0830b1; op2val:0x80000000;
op3val:0x8f8007ff; valaddr_reg:x3; val_offset:79080*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 79080*0 + 3*205*FLEN/8, x4, x1, x2)

inst_26361:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0830b1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1f and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0830b1; op2val:0x80000000;
op3val:0x8f800fff; valaddr_reg:x3; val_offset:79083*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 79083*0 + 3*205*FLEN/8, x4, x1, x2)

inst_26362:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0830b1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1f and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0830b1; op2val:0x80000000;
op3val:0x8f801fff; valaddr_reg:x3; val_offset:79086*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 79086*0 + 3*205*FLEN/8, x4, x1, x2)

inst_26363:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0830b1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1f and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0830b1; op2val:0x80000000;
op3val:0x8f803fff; valaddr_reg:x3; val_offset:79089*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 79089*0 + 3*205*FLEN/8, x4, x1, x2)

inst_26364:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0830b1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1f and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0830b1; op2val:0x80000000;
op3val:0x8f807fff; valaddr_reg:x3; val_offset:79092*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 79092*0 + 3*205*FLEN/8, x4, x1, x2)

inst_26365:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0830b1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1f and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0830b1; op2val:0x80000000;
op3val:0x8f80ffff; valaddr_reg:x3; val_offset:79095*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 79095*0 + 3*205*FLEN/8, x4, x1, x2)

inst_26366:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0830b1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1f and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0830b1; op2val:0x80000000;
op3val:0x8f81ffff; valaddr_reg:x3; val_offset:79098*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 79098*0 + 3*205*FLEN/8, x4, x1, x2)

inst_26367:
// fs1 == 0 and fe1 == 0xfe and fm1 == 0x0830b1 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 1 and fe3 == 0x1f and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7f0830b1; op2val:0x80000000;
op3val:0x8f83ffff; valaddr_reg:x3; val_offset:79101*0 + 3*205*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 79101*0 + 3*205*FLEN/8, x4, x1, x2)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(2131158899,32,FLEN)
NAN_BOXED(3979648,32,FLEN)
NAN_BOXED(1056948224,32,FLEN)
NAN_BOXED(2131158899,32,FLEN)
NAN_BOXED(3979648,32,FLEN)
NAN_BOXED(1056956416,32,FLEN)
NAN_BOXED(2131158899,32,FLEN)
NAN_BOXED(3979648,32,FLEN)
NAN_BOXED(1056960512,32,FLEN)
NAN_BOXED(2131158899,32,FLEN)
NAN_BOXED(3979648,32,FLEN)
NAN_BOXED(1056962560,32,FLEN)
NAN_BOXED(2131158899,32,FLEN)
NAN_BOXED(3979648,32,FLEN)
NAN_BOXED(1056963584,32,FLEN)
NAN_BOXED(2131158899,32,FLEN)
NAN_BOXED(3979648,32,FLEN)
NAN_BOXED(1056964096,32,FLEN)
NAN_BOXED(2131158899,32,FLEN)
NAN_BOXED(3979648,32,FLEN)
NAN_BOXED(1056964352,32,FLEN)
NAN_BOXED(2131158899,32,FLEN)
NAN_BOXED(3979648,32,FLEN)
NAN_BOXED(1056964480,32,FLEN)
NAN_BOXED(2131158899,32,FLEN)
NAN_BOXED(3979648,32,FLEN)
NAN_BOXED(1056964544,32,FLEN)
NAN_BOXED(2131158899,32,FLEN)
NAN_BOXED(3979648,32,FLEN)
NAN_BOXED(1056964576,32,FLEN)
NAN_BOXED(2131158899,32,FLEN)
NAN_BOXED(3979648,32,FLEN)
NAN_BOXED(1056964592,32,FLEN)
NAN_BOXED(2131158899,32,FLEN)
NAN_BOXED(3979648,32,FLEN)
NAN_BOXED(1056964600,32,FLEN)
NAN_BOXED(2131158899,32,FLEN)
NAN_BOXED(3979648,32,FLEN)
NAN_BOXED(1056964604,32,FLEN)
NAN_BOXED(2131158899,32,FLEN)
NAN_BOXED(3979648,32,FLEN)
NAN_BOXED(1056964606,32,FLEN)
NAN_BOXED(2131158899,32,FLEN)
NAN_BOXED(3979648,32,FLEN)
NAN_BOXED(1056964607,32,FLEN)
NAN_BOXED(2131158899,32,FLEN)
NAN_BOXED(3979648,32,FLEN)
NAN_BOXED(1065353217,32,FLEN)
NAN_BOXED(2131158899,32,FLEN)
NAN_BOXED(3979648,32,FLEN)
NAN_BOXED(1065353219,32,FLEN)
NAN_BOXED(2131158899,32,FLEN)
NAN_BOXED(3979648,32,FLEN)
NAN_BOXED(1065353223,32,FLEN)
NAN_BOXED(2131158899,32,FLEN)
NAN_BOXED(3979648,32,FLEN)
NAN_BOXED(1067030937,32,FLEN)
NAN_BOXED(2131158899,32,FLEN)
NAN_BOXED(3979648,32,FLEN)
NAN_BOXED(1067749961,32,FLEN)
NAN_BOXED(2131158899,32,FLEN)
NAN_BOXED(3979648,32,FLEN)
NAN_BOXED(1068708659,32,FLEN)
NAN_BOXED(2131158899,32,FLEN)
NAN_BOXED(3979648,32,FLEN)
NAN_BOXED(1068948333,32,FLEN)
NAN_BOXED(2131158899,32,FLEN)
NAN_BOXED(3979648,32,FLEN)
NAN_BOXED(1069267899,32,FLEN)
NAN_BOXED(2131158899,32,FLEN)
NAN_BOXED(3979648,32,FLEN)
NAN_BOXED(1069827140,32,FLEN)
NAN_BOXED(2131158899,32,FLEN)
NAN_BOXED(3979648,32,FLEN)
NAN_BOXED(1070386380,32,FLEN)
NAN_BOXED(2131158899,32,FLEN)
NAN_BOXED(3979648,32,FLEN)
NAN_BOXED(1071345078,32,FLEN)
NAN_BOXED(2131158899,32,FLEN)
NAN_BOXED(3979648,32,FLEN)
NAN_BOXED(1072064102,32,FLEN)
NAN_BOXED(2131158899,32,FLEN)
NAN_BOXED(3979648,32,FLEN)
NAN_BOXED(1072543451,32,FLEN)
NAN_BOXED(2131158899,32,FLEN)
NAN_BOXED(3979648,32,FLEN)
NAN_BOXED(1073741816,32,FLEN)
NAN_BOXED(2131158899,32,FLEN)
NAN_BOXED(3979648,32,FLEN)
NAN_BOXED(1073741820,32,FLEN)
NAN_BOXED(2131158899,32,FLEN)
NAN_BOXED(3979648,32,FLEN)
NAN_BOXED(1073741822,32,FLEN)
NAN_BOXED(2131226777,32,FLEN)
NAN_BOXED(1072761916,32,FLEN)
NAN_BOXED(2122317824,32,FLEN)
NAN_BOXED(2131226777,32,FLEN)
NAN_BOXED(1072761916,32,FLEN)
NAN_BOXED(2122317825,32,FLEN)
NAN_BOXED(2131226777,32,FLEN)
NAN_BOXED(1072761916,32,FLEN)
NAN_BOXED(2122317827,32,FLEN)
NAN_BOXED(2131226777,32,FLEN)
NAN_BOXED(1072761916,32,FLEN)
NAN_BOXED(2122317831,32,FLEN)
NAN_BOXED(2131226777,32,FLEN)
NAN_BOXED(1072761916,32,FLEN)
NAN_BOXED(2122317839,32,FLEN)
NAN_BOXED(2131226777,32,FLEN)
NAN_BOXED(1072761916,32,FLEN)
NAN_BOXED(2122317855,32,FLEN)
NAN_BOXED(2131226777,32,FLEN)
NAN_BOXED(1072761916,32,FLEN)
NAN_BOXED(2122317887,32,FLEN)
NAN_BOXED(2131226777,32,FLEN)
NAN_BOXED(1072761916,32,FLEN)
NAN_BOXED(2122317951,32,FLEN)
NAN_BOXED(2131226777,32,FLEN)
NAN_BOXED(1072761916,32,FLEN)
NAN_BOXED(2122318079,32,FLEN)
NAN_BOXED(2131226777,32,FLEN)
NAN_BOXED(1072761916,32,FLEN)
NAN_BOXED(2122318335,32,FLEN)
NAN_BOXED(2131226777,32,FLEN)
NAN_BOXED(1072761916,32,FLEN)
NAN_BOXED(2122318847,32,FLEN)
NAN_BOXED(2131226777,32,FLEN)
NAN_BOXED(1072761916,32,FLEN)
NAN_BOXED(2122319871,32,FLEN)
NAN_BOXED(2131226777,32,FLEN)
NAN_BOXED(1072761916,32,FLEN)
NAN_BOXED(2122321919,32,FLEN)
NAN_BOXED(2131226777,32,FLEN)
NAN_BOXED(1072761916,32,FLEN)
NAN_BOXED(2122326015,32,FLEN)
NAN_BOXED(2131226777,32,FLEN)
NAN_BOXED(1072761916,32,FLEN)
NAN_BOXED(2122334207,32,FLEN)
NAN_BOXED(2131226777,32,FLEN)
NAN_BOXED(1072761916,32,FLEN)
NAN_BOXED(2122350591,32,FLEN)
NAN_BOXED(2131226777,32,FLEN)
NAN_BOXED(1072761916,32,FLEN)
NAN_BOXED(2122383359,32,FLEN)
NAN_BOXED(2131226777,32,FLEN)
NAN_BOXED(1072761916,32,FLEN)
NAN_BOXED(2122448895,32,FLEN)
NAN_BOXED(2131226777,32,FLEN)
NAN_BOXED(1072761916,32,FLEN)
NAN_BOXED(2122579967,32,FLEN)
NAN_BOXED(2131226777,32,FLEN)
NAN_BOXED(1072761916,32,FLEN)
NAN_BOXED(2122842111,32,FLEN)
NAN_BOXED(2131226777,32,FLEN)
NAN_BOXED(1072761916,32,FLEN)
NAN_BOXED(2123366399,32,FLEN)
NAN_BOXED(2131226777,32,FLEN)
NAN_BOXED(1072761916,32,FLEN)
NAN_BOXED(2124414975,32,FLEN)
NAN_BOXED(2131226777,32,FLEN)
NAN_BOXED(1072761916,32,FLEN)
NAN_BOXED(2126512127,32,FLEN)
NAN_BOXED(2131226777,32,FLEN)
NAN_BOXED(1072761916,32,FLEN)
NAN_BOXED(2126512128,32,FLEN)
NAN_BOXED(2131226777,32,FLEN)
NAN_BOXED(1072761916,32,FLEN)
NAN_BOXED(2128609280,32,FLEN)
NAN_BOXED(2131226777,32,FLEN)
NAN_BOXED(1072761916,32,FLEN)
NAN_BOXED(2129657856,32,FLEN)
NAN_BOXED(2131226777,32,FLEN)
NAN_BOXED(1072761916,32,FLEN)
NAN_BOXED(2130182144,32,FLEN)
NAN_BOXED(2131226777,32,FLEN)
NAN_BOXED(1072761916,32,FLEN)
NAN_BOXED(2130444288,32,FLEN)
NAN_BOXED(2131226777,32,FLEN)
NAN_BOXED(1072761916,32,FLEN)
NAN_BOXED(2130575360,32,FLEN)
NAN_BOXED(2131226777,32,FLEN)
NAN_BOXED(1072761916,32,FLEN)
NAN_BOXED(2130640896,32,FLEN)
NAN_BOXED(2131226777,32,FLEN)
NAN_BOXED(1072761916,32,FLEN)
NAN_BOXED(2130673664,32,FLEN)
NAN_BOXED(2131226777,32,FLEN)
NAN_BOXED(1072761916,32,FLEN)
NAN_BOXED(2130690048,32,FLEN)
NAN_BOXED(2131226777,32,FLEN)
NAN_BOXED(1072761916,32,FLEN)
NAN_BOXED(2130698240,32,FLEN)
NAN_BOXED(2131226777,32,FLEN)
NAN_BOXED(1072761916,32,FLEN)
NAN_BOXED(2130702336,32,FLEN)
NAN_BOXED(2131226777,32,FLEN)
NAN_BOXED(1072761916,32,FLEN)
NAN_BOXED(2130704384,32,FLEN)
NAN_BOXED(2131226777,32,FLEN)
NAN_BOXED(1072761916,32,FLEN)
NAN_BOXED(2130705408,32,FLEN)
NAN_BOXED(2131226777,32,FLEN)
NAN_BOXED(1072761916,32,FLEN)
NAN_BOXED(2130705920,32,FLEN)
NAN_BOXED(2131226777,32,FLEN)
NAN_BOXED(1072761916,32,FLEN)
NAN_BOXED(2130706176,32,FLEN)
NAN_BOXED(2131226777,32,FLEN)
NAN_BOXED(1072761916,32,FLEN)
NAN_BOXED(2130706304,32,FLEN)
NAN_BOXED(2131226777,32,FLEN)
NAN_BOXED(1072761916,32,FLEN)
NAN_BOXED(2130706368,32,FLEN)
NAN_BOXED(2131226777,32,FLEN)
NAN_BOXED(1072761916,32,FLEN)
NAN_BOXED(2130706400,32,FLEN)
NAN_BOXED(2131226777,32,FLEN)
NAN_BOXED(1072761916,32,FLEN)
NAN_BOXED(2130706416,32,FLEN)
NAN_BOXED(2131226777,32,FLEN)
NAN_BOXED(1072761916,32,FLEN)
NAN_BOXED(2130706424,32,FLEN)
NAN_BOXED(2131226777,32,FLEN)
NAN_BOXED(1072761916,32,FLEN)
NAN_BOXED(2130706428,32,FLEN)
NAN_BOXED(2131226777,32,FLEN)
NAN_BOXED(1072761916,32,FLEN)
NAN_BOXED(2130706430,32,FLEN)
NAN_BOXED(2131226777,32,FLEN)
NAN_BOXED(1072761916,32,FLEN)
NAN_BOXED(2130706431,32,FLEN)
NAN_BOXED(2131226777,32,FLEN)
NAN_BOXED(1072761916,32,FLEN)
NAN_BOXED(2130706433,32,FLEN)
NAN_BOXED(2131226777,32,FLEN)
NAN_BOXED(1072761916,32,FLEN)
NAN_BOXED(2130706435,32,FLEN)
NAN_BOXED(2131226777,32,FLEN)
NAN_BOXED(1072761916,32,FLEN)
NAN_BOXED(2130706439,32,FLEN)
NAN_BOXED(2131226777,32,FLEN)
NAN_BOXED(1072761916,32,FLEN)
NAN_BOXED(2132384153,32,FLEN)
NAN_BOXED(2131226777,32,FLEN)
NAN_BOXED(1072761916,32,FLEN)
NAN_BOXED(2133103177,32,FLEN)
NAN_BOXED(2131226777,32,FLEN)
NAN_BOXED(1072761916,32,FLEN)
NAN_BOXED(2134061875,32,FLEN)
NAN_BOXED(2131226777,32,FLEN)
NAN_BOXED(1072761916,32,FLEN)
NAN_BOXED(2134301549,32,FLEN)
NAN_BOXED(2131226777,32,FLEN)
NAN_BOXED(1072761916,32,FLEN)
NAN_BOXED(2134621115,32,FLEN)
NAN_BOXED(2131226777,32,FLEN)
NAN_BOXED(1072761916,32,FLEN)
NAN_BOXED(2135180356,32,FLEN)
NAN_BOXED(2131226777,32,FLEN)
NAN_BOXED(1072761916,32,FLEN)
NAN_BOXED(2135739596,32,FLEN)
NAN_BOXED(2131226777,32,FLEN)
NAN_BOXED(1072761916,32,FLEN)
NAN_BOXED(2136698294,32,FLEN)
NAN_BOXED(2131226777,32,FLEN)
NAN_BOXED(1072761916,32,FLEN)
NAN_BOXED(2137417318,32,FLEN)
NAN_BOXED(2131226777,32,FLEN)
NAN_BOXED(1072761916,32,FLEN)
NAN_BOXED(2137896667,32,FLEN)
NAN_BOXED(2131226777,32,FLEN)
NAN_BOXED(1072761916,32,FLEN)
NAN_BOXED(2139095032,32,FLEN)
NAN_BOXED(2131226777,32,FLEN)
NAN_BOXED(1072761916,32,FLEN)
NAN_BOXED(2139095036,32,FLEN)
NAN_BOXED(2131226777,32,FLEN)
NAN_BOXED(1072761916,32,FLEN)
NAN_BOXED(2139095038,32,FLEN)
NAN_BOXED(2131243185,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483649,32,FLEN)
NAN_BOXED(2131243185,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483651,32,FLEN)
NAN_BOXED(2131243185,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2147483655,32,FLEN)
NAN_BOXED(2131243185,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2149161369,32,FLEN)
NAN_BOXED(2131243185,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2149880393,32,FLEN)
NAN_BOXED(2131243185,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2150839091,32,FLEN)
NAN_BOXED(2131243185,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151078765,32,FLEN)
NAN_BOXED(2131243185,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151398331,32,FLEN)
NAN_BOXED(2131243185,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2151957572,32,FLEN)
NAN_BOXED(2131243185,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2152516812,32,FLEN)
NAN_BOXED(2131243185,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2153475510,32,FLEN)
NAN_BOXED(2131243185,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154194534,32,FLEN)
NAN_BOXED(2131243185,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2154673883,32,FLEN)
NAN_BOXED(2131243185,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872248,32,FLEN)
NAN_BOXED(2131243185,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872252,32,FLEN)
NAN_BOXED(2131243185,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2155872254,32,FLEN)
NAN_BOXED(2131243185,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2407530496,32,FLEN)
NAN_BOXED(2131243185,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2407530497,32,FLEN)
NAN_BOXED(2131243185,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2407530499,32,FLEN)
NAN_BOXED(2131243185,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2407530503,32,FLEN)
NAN_BOXED(2131243185,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2407530511,32,FLEN)
NAN_BOXED(2131243185,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2407530527,32,FLEN)
NAN_BOXED(2131243185,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2407530559,32,FLEN)
NAN_BOXED(2131243185,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2407530623,32,FLEN)
NAN_BOXED(2131243185,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2407530751,32,FLEN)
NAN_BOXED(2131243185,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2407531007,32,FLEN)
NAN_BOXED(2131243185,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2407531519,32,FLEN)
NAN_BOXED(2131243185,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2407532543,32,FLEN)
NAN_BOXED(2131243185,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2407534591,32,FLEN)
NAN_BOXED(2131243185,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2407538687,32,FLEN)
NAN_BOXED(2131243185,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2407546879,32,FLEN)
NAN_BOXED(2131243185,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2407563263,32,FLEN)
NAN_BOXED(2131243185,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2407596031,32,FLEN)
NAN_BOXED(2131243185,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2407661567,32,FLEN)
NAN_BOXED(2131243185,32,FLEN)
NAN_BOXED(2147483648,32,FLEN)
NAN_BOXED(2407792639,32,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;


signature_x1_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


#ifdef rvtest_mtrap_routine

tsig_begin_canary:
CANARY;
tsig_begin_canary:
CANARY;
mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef
tsig_end_canary:
CANARY;
tsig_end_canary:
CANARY;

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif

sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
