Info: Generated by version: 24.3 build 212
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\11755\Downloads\PAC_CHMU\Intel\hardware_test_design\common\chmu\ip\port_2_ram.ip --block-symbol-file --output-directory=C:\Users\11755\Downloads\PAC_CHMU\Intel\hardware_test_design\common\chmu\ip\port_2_ram --family="Agilex 7" --part=AGIB027R29A1E2VR3
Warning: ram_2port_0: Used ram_2port 20.5.0 (instead of 20.4.1)
: port_2_ram.ram_2port_0: Targeting device family: Agilex 7.
: port_2_ram.ram_2port_0: In 'Widths/Blk Type' tab, field for 'q_a' output bus will be ignored while using one read port and one write port mode.
: port_2_ram.ram_2port_0: 'Same Port Read-During-Write' tab is unavailable while using one read port and one write port.
: port_2_ram.ram_2port_0: In 'Performance Optimization' tab, 'Timing/Power Optimization' feature is only supported for M20K ram block type.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\11755\Downloads\PAC_CHMU\Intel\hardware_test_design\common\chmu\ip\port_2_ram.ip --synthesis=VERILOG --output-directory=C:\Users\11755\Downloads\PAC_CHMU\Intel\hardware_test_design\common\chmu\ip\port_2_ram --family="Agilex 7" --part=AGIB027R29A1E2VR3
Warning: ram_2port_0: Used ram_2port 20.5.0 (instead of 20.4.1)
: port_2_ram.ram_2port_0: Targeting device family: Agilex 7.
: port_2_ram.ram_2port_0: In 'Widths/Blk Type' tab, field for 'q_a' output bus will be ignored while using one read port and one write port mode.
: port_2_ram.ram_2port_0: 'Same Port Read-During-Write' tab is unavailable while using one read port and one write port.
: port_2_ram.ram_2port_0: In 'Performance Optimization' tab, 'Timing/Power Optimization' feature is only supported for M20K ram block type.
Info: port_2_ram: "Transforming system: port_2_ram"
Info: port_2_ram: "Naming system components in system: port_2_ram"
Info: port_2_ram: "Processing generation queue"
Info: port_2_ram: "Generating: port_2_ram"
Info: port_2_ram: "Generating: port_2_ram_ram_2port_2050_twye5qi"
Info: port_2_ram: Done "port_2_ram" with 2 modules, 2 files
Info: Finished: Create HDL design files for synthesis
