{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1575884075285 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1575884075286 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 09 17:34:35 2019 " "Processing started: Mon Dec 09 17:34:35 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1575884075286 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1575884075286 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sdram_w9825g6kh -c sdram_w9825g6kh " "Command: quartus_map --read_settings_files=on --write_settings_files=off sdram_w9825g6kh -c sdram_w9825g6kh" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1575884075286 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1575884075721 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INIT_200US init_200us sdram_w9825g6kh.v(41) " "Verilog HDL Declaration information at sdram_w9825g6kh.v(41): object \"INIT_200US\" differs only in case from object \"init_200us\" in the same scope" {  } { { "../rtl/sdram_w9825g6kh.v" "" { Text "D:/gitwork/FPFA_EXC/my_sdram/rtl/sdram_w9825g6kh.v" 41 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1575884075781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/gitwork/fpfa_exc/my_sdram/rtl/sdram_w9825g6kh.v 1 1 " "Found 1 design units, including 1 entities, in source file /gitwork/fpfa_exc/my_sdram/rtl/sdram_w9825g6kh.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_w9825g6kh " "Found entity 1: sdram_w9825g6kh" {  } { { "../rtl/sdram_w9825g6kh.v" "" { Text "D:/gitwork/FPFA_EXC/my_sdram/rtl/sdram_w9825g6kh.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575884075950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575884075950 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "BS sdram_w9825g6kh.v(197) " "Verilog HDL Procedural Assignment error at sdram_w9825g6kh.v(197): object \"BS\" on left-hand side of assignment must have a variable data type" {  } { { "../rtl/sdram_w9825g6kh.v" "" { Text "D:/gitwork/FPFA_EXC/my_sdram/rtl/sdram_w9825g6kh.v" 197 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1575884075962 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "A sdram_w9825g6kh.v(198) " "Verilog HDL Procedural Assignment error at sdram_w9825g6kh.v(198): object \"A\" on left-hand side of assignment must have a variable data type" {  } { { "../rtl/sdram_w9825g6kh.v" "" { Text "D:/gitwork/FPFA_EXC/my_sdram/rtl/sdram_w9825g6kh.v" 198 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1575884075962 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "BS sdram_w9825g6kh.v(203) " "Verilog HDL Procedural Assignment error at sdram_w9825g6kh.v(203): object \"BS\" on left-hand side of assignment must have a variable data type" {  } { { "../rtl/sdram_w9825g6kh.v" "" { Text "D:/gitwork/FPFA_EXC/my_sdram/rtl/sdram_w9825g6kh.v" 203 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1575884075963 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "A sdram_w9825g6kh.v(204) " "Verilog HDL Procedural Assignment error at sdram_w9825g6kh.v(204): object \"A\" on left-hand side of assignment must have a variable data type" {  } { { "../rtl/sdram_w9825g6kh.v" "" { Text "D:/gitwork/FPFA_EXC/my_sdram/rtl/sdram_w9825g6kh.v" 204 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1575884075963 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "BS sdram_w9825g6kh.v(208) " "Verilog HDL Procedural Assignment error at sdram_w9825g6kh.v(208): object \"BS\" on left-hand side of assignment must have a variable data type" {  } { { "../rtl/sdram_w9825g6kh.v" "" { Text "D:/gitwork/FPFA_EXC/my_sdram/rtl/sdram_w9825g6kh.v" 208 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1575884075963 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "A sdram_w9825g6kh.v(209) " "Verilog HDL Procedural Assignment error at sdram_w9825g6kh.v(209): object \"A\" on left-hand side of assignment must have a variable data type" {  } { { "../rtl/sdram_w9825g6kh.v" "" { Text "D:/gitwork/FPFA_EXC/my_sdram/rtl/sdram_w9825g6kh.v" 209 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1575884075963 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "BS sdram_w9825g6kh.v(213) " "Verilog HDL Procedural Assignment error at sdram_w9825g6kh.v(213): object \"BS\" on left-hand side of assignment must have a variable data type" {  } { { "../rtl/sdram_w9825g6kh.v" "" { Text "D:/gitwork/FPFA_EXC/my_sdram/rtl/sdram_w9825g6kh.v" 213 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1575884075963 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "A sdram_w9825g6kh.v(214) " "Verilog HDL Procedural Assignment error at sdram_w9825g6kh.v(214): object \"A\" on left-hand side of assignment must have a variable data type" {  } { { "../rtl/sdram_w9825g6kh.v" "" { Text "D:/gitwork/FPFA_EXC/my_sdram/rtl/sdram_w9825g6kh.v" 214 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1575884075963 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "BS sdram_w9825g6kh.v(225) " "Verilog HDL Procedural Assignment error at sdram_w9825g6kh.v(225): object \"BS\" on left-hand side of assignment must have a variable data type" {  } { { "../rtl/sdram_w9825g6kh.v" "" { Text "D:/gitwork/FPFA_EXC/my_sdram/rtl/sdram_w9825g6kh.v" 225 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1575884075963 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "A sdram_w9825g6kh.v(226) " "Verilog HDL Procedural Assignment error at sdram_w9825g6kh.v(226): object \"A\" on left-hand side of assignment must have a variable data type" {  } { { "../rtl/sdram_w9825g6kh.v" "" { Text "D:/gitwork/FPFA_EXC/my_sdram/rtl/sdram_w9825g6kh.v" 226 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1575884075963 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/gitwork/FPFA_EXC/my_sdram/prj/output_files/sdram_w9825g6kh.map.smsg " "Generated suppressed messages file D:/gitwork/FPFA_EXC/my_sdram/prj/output_files/sdram_w9825g6kh.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1575884075988 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 10 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 10 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "457 " "Peak virtual memory: 457 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1575884076035 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Dec 09 17:34:36 2019 " "Processing ended: Mon Dec 09 17:34:36 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1575884076035 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1575884076035 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1575884076035 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1575884076035 ""}
