/*
 * To change this template, choose Tools | Templates
 * and open the template in the editor.
 */
package org.cellocad.Test;

import java.util.ArrayList;
import java.util.List;
import org.cellocad.BU.netsynth.NetSynth;
import org.cellocad.BU.precomputation.PreCompute;


/**
 *
 * @author prashantvaidyanathan
 */
public class TestMain {
    public static void main(String[] args)
    {
        
            //TestSynthesis.testNORConversion(DGateType.XNOR);
            //TestSynthesis.testReducedFanin(DGateType.OR,3);
            //parseCaseStatements.parseStructural("");
            // NetSynth.parseStructuralVtoNORNOT("");
            //TestSynthesis.testprintNetsynth();
            //TestSynthesis.testGetTT();
            //TestSynthesis.testespressotoabc();
            //TestSynthesis.testParseVerilogFileFunctions();
            
            //TestSynthesis.testconvertFindORbeforeAND();
            //TestSynthesis.testconvertToNOR3();
            //TestSynthesis.testVerilogrunNetSynth();
            //TestSynthesis.testSpecInputVerilog(3,158);
            //TestSynthesis.testVerilogrunNetSynth();
            //TestSynthesis.testAssignLogic();
        
            //TestSynthesis.testEqualLogic();
            //TestSynthesis.testconvertORbeforeAND();
            //TestSynthesis.testOR3out();
            
            //NetSynthSwitches[] switches = {NetSynthSwitches.abc,NetSynthSwitches.nooutputOR,NetSynthSwitches.precompute};
            //TestSynthesis.testMain("filepath\\filefolder", NetSynthModes.cello, switches);
            
        
            //TestEqSolver eq = new TestEqSolver();
            //eq.printASTtest();
            //eq.eqParserTest("f=(((d+(b'.c))+a));");
            //eq.eqParserTest("f=a!+b;");
            //eq.eqParserTest("f=(a'+b)''';");
            //eq.eqParserTest("f=(e.a'+b)'''+a+b+(c+d);");
            
            //TestVerilogGenerator.testVerilogFromEq();
            
            //TestSynthesis.testANDConversion();
        
            
        
            //TestSynthesis.testVerilogrunNetSynth();
            
            TestSubcircuit.testGraphAndSubcircuit();
            //TestSynthesis.testAllnInputVerilog(3);
        
        
        
            //TestSubcircuit.testGetSubcircuit();
            //TestSubcircuit.testTTisomorphism();
            //TestSubcircuit.testStringPermutation("01234567",3);
            
            //TestSubcircuit.testRenameWires();
            
            //TestSubcircuit.testInsertSubCircuit();
            //TestSubcircuit.testSubcircuitSwap();
            
            //PreCompute.getCircuitLibrary("netlist_in3out1.json");
            
            //TestSubcircuit.testgetSubcircuitDetails();
            
            //TestSynthesis.testNewgetNetlist(4, 150);
            //NetSynth.runNetSynthCode(null, null);


            //NetSynth.initializeSubLibrary();


            //TestSynthesis.testMultDaGW();
            //TestSynthesis.test3norconversion();
            //TestSynthesis.testSpecInputVerilog(3,25);
            
        /*try {
            ClothoSocket.connect();
        } catch (DeploymentException ex) {
            Logger.getLogger(TestMain.class.getName()).log(Level.SEVERE, null, ex);
        } catch (IOException ex) {
            Logger.getLogger(TestMain.class.getName()).log(Level.SEVERE, null, ex);
        }
        */
    }
}
