Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date         : Sun Oct  3 14:27:49 2021
| Host         : idev running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_control_sets -verbose -file clrx_axis_v1_0_control_sets_placed.rpt
| Design       : clrx_axis_v1_0
| Device       : xc7z045
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    35 |
|    Minimum number of control sets                        |    35 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    67 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    35 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |    16 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             121 |           39 |
| No           | No                    | Yes                    |              39 |           18 |
| No           | Yes                   | No                     |              24 |            7 |
| Yes          | No                    | No                     |               7 |            3 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             182 |           46 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------+--------------------------------------------------------+---------------------------------------------------------+------------------+----------------+--------------+
|                 Clock Signal                 |                      Enable Signal                     |                     Set/Reset Signal                    | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------------+--------------------------------------------------------+---------------------------------------------------------+------------------+----------------+--------------+
|  clrx_inst/node1_inst/clkgn_inst/CLK         |                                                        | clrx_inst/node1_inst/clkgn_inst/px_rdy_sync[0]_i_1_n_0  |                1 |              1 |         1.00 |
|  m00_axis_aclk_IBUF_BUFG                     |                                                        | clrx_axis_v1_0_M00_AXIS_inst/axis_tvalid_delay_i_1_n_0  |                1 |              2 |         2.00 |
|  s00_axi_aclk_IBUF_BUFG                      | clrx_axis_v1_0_S00_AXI_inst/axi_arready0               | clrx_axis_v1_0_S00_AXI_inst/axi_wready_i_1_n_0          |                1 |              2 |         2.00 |
|  s00_axi_aclk_IBUF_BUFG                      | clrx_axis_v1_0_S00_AXI_inst/axi_awready0               | clrx_axis_v1_0_S00_AXI_inst/axi_wready_i_1_n_0          |                1 |              2 |         2.00 |
|  m00_axis_aclk_IBUF_BUFG                     |                                                        |                                                         |                1 |              3 |         3.00 |
|  clrx_inst/node1_inst/clkgn_inst/BUFR_inst_0 |                                                        | clrx_inst/node1_inst/clkgn_inst/rx_rst_sync[3]_i_1_n_0  |                2 |              4 |         2.00 |
|  clrx_inst/node1_inst/clkgn_inst/CLK         |                                                        | clrx_inst/node1_inst/clkgn_inst/rx_rst_sync_reg[0]_0[0] |                1 |              4 |         4.00 |
|  m00_axis_aclk_IBUF_BUFG                     | clrx_axis_v1_0_M00_AXIS_inst/read_pointer[3]_i_1_n_0   | clrx_axis_v1_0_M00_AXIS_inst/axis_tvalid_delay_i_1_n_0  |                1 |              4 |         4.00 |
|  m00_axis_aclk_IBUF_BUFG                     | clrx_axis_v1_0_M00_AXIS_inst/tx_en                     | clrx_axis_v1_0_M00_AXIS_inst/axis_tvalid_delay_i_1_n_0  |                1 |              4 |         4.00 |
|  clrx_inst/node1_inst/clkgn_inst/BUFR_inst_0 |                                                        | clrx_inst/node1_inst/clkgn_inst/rx_rst_sync_reg[0]_0[0] |                1 |              5 |         5.00 |
|  m00_axis_aclk_IBUF_BUFG                     | clrx_axis_v1_0_M00_AXIS_inst/count                     | clrx_axis_v1_0_M00_AXIS_inst/axis_tvalid_delay_i_1_n_0  |                1 |              5 |         5.00 |
|  clrx_inst/node1_inst/clkgn_inst/CLK         | clrx_inst/node1_inst/clkgn_inst/sel                    | clrx_inst/node1_inst/clkgn_inst/px_rst                  |                2 |              5 |         2.50 |
|  s00_axi_aclk_IBUF_BUFG                      |                                                        | clrx_axis_v1_0_S00_AXI_inst/axi_wready_i_1_n_0          |                2 |              6 |         3.00 |
|  clrx_inst/node1_inst/clkgn_inst/CLK         | clrx_inst/node1_inst/clkgn_inst/px_rdy_sync[0]_i_1_n_0 |                                                         |                3 |              7 |         2.33 |
|  s00_axi_aclk_IBUF_BUFG                      | clrx_axis_v1_0_S00_AXI_inst/p_1_in[23]                 | clrx_axis_v1_0_S00_AXI_inst/axi_wready_i_1_n_0          |                2 |              8 |         4.00 |
|  s00_axi_aclk_IBUF_BUFG                      | clrx_axis_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0       | clrx_axis_v1_0_S00_AXI_inst/axi_wready_i_1_n_0          |                1 |              8 |         8.00 |
|  s00_axi_aclk_IBUF_BUFG                      | clrx_axis_v1_0_S00_AXI_inst/p_1_in[31]                 | clrx_axis_v1_0_S00_AXI_inst/axi_wready_i_1_n_0          |                2 |              8 |         4.00 |
|  s00_axi_aclk_IBUF_BUFG                      | clrx_axis_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0       | clrx_axis_v1_0_S00_AXI_inst/axi_wready_i_1_n_0          |                2 |              8 |         4.00 |
|  s00_axi_aclk_IBUF_BUFG                      | clrx_axis_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0       | clrx_axis_v1_0_S00_AXI_inst/axi_wready_i_1_n_0          |                2 |              8 |         4.00 |
|  s00_axi_aclk_IBUF_BUFG                      | clrx_axis_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0       | clrx_axis_v1_0_S00_AXI_inst/axi_wready_i_1_n_0          |                2 |              8 |         4.00 |
|  s00_axi_aclk_IBUF_BUFG                      | clrx_axis_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0       | clrx_axis_v1_0_S00_AXI_inst/axi_wready_i_1_n_0          |                2 |              8 |         4.00 |
|  s00_axi_aclk_IBUF_BUFG                      | clrx_axis_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0       | clrx_axis_v1_0_S00_AXI_inst/axi_wready_i_1_n_0          |                2 |              8 |         4.00 |
|  s00_axi_aclk_IBUF_BUFG                      | clrx_axis_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0        | clrx_axis_v1_0_S00_AXI_inst/axi_wready_i_1_n_0          |                3 |              8 |         2.67 |
|  s00_axi_aclk_IBUF_BUFG                      | clrx_axis_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0       | clrx_axis_v1_0_S00_AXI_inst/axi_wready_i_1_n_0          |                2 |              8 |         4.00 |
|  s00_axi_aclk_IBUF_BUFG                      | clrx_axis_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0       | clrx_axis_v1_0_S00_AXI_inst/axi_wready_i_1_n_0          |                1 |              8 |         8.00 |
|  s00_axi_aclk_IBUF_BUFG                      | clrx_axis_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0        | clrx_axis_v1_0_S00_AXI_inst/axi_wready_i_1_n_0          |                1 |              8 |         8.00 |
|  s00_axi_aclk_IBUF_BUFG                      | clrx_axis_v1_0_S00_AXI_inst/p_1_in[15]                 | clrx_axis_v1_0_S00_AXI_inst/axi_wready_i_1_n_0          |                1 |              8 |         8.00 |
|  s00_axi_aclk_IBUF_BUFG                      | clrx_axis_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0        | clrx_axis_v1_0_S00_AXI_inst/axi_wready_i_1_n_0          |                3 |              8 |         2.67 |
|  s00_axi_aclk_IBUF_BUFG                      | clrx_axis_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0       | clrx_axis_v1_0_S00_AXI_inst/axi_wready_i_1_n_0          |                1 |              8 |         8.00 |
|  s00_axi_aclk_IBUF_BUFG                      | clrx_axis_v1_0_S00_AXI_inst/p_1_in[7]                  | clrx_axis_v1_0_S00_AXI_inst/axi_wready_i_1_n_0          |                1 |              8 |         8.00 |
|  clrx_inst/node1_inst/clkgn_inst/CLK         |                                                        | clrx_inst/node1_inst/clkgn_inst/px_rst                  |                5 |             13 |         2.60 |
|  clrx_inst/node1_inst/clkgn_inst/CLK         |                                                        | clrx_inst/node1_inst/clkgn_inst/px_rdy_reg_0            |               12 |             28 |         2.33 |
|  s00_axi_aclk_IBUF_BUFG                      | clrx_axis_v1_0_S00_AXI_inst/slv_reg_rden__0            | clrx_axis_v1_0_S00_AXI_inst/axi_wready_i_1_n_0          |               11 |             32 |         2.91 |
|  clrx_inst/node1_inst/clkgn_inst/CLK         |                                                        |                                                         |               23 |             63 |         2.74 |
|  clrx_inst/node1_inst/clkgn_inst/BUFR_inst_0 |                                                        |                                                         |               25 |            135 |         5.40 |
+----------------------------------------------+--------------------------------------------------------+---------------------------------------------------------+------------------+----------------+--------------+


