m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/home/sriram/Documents/Verilog/andOrNotDataFlowLevelImplementation
vHalfAdderGateLevel
!s110 1597128625
!i10b 1
!s100 g^Sn8]Bde[>zIH3kN:cF_3
I=GSdmBg?jHV;D4:QWBn7n0
VDg1SIo80bB@j0V0VzS_@n1
d/home/sriram/Documents/Verilog/HalfAdderGateLevel
w1597128617
8/home/sriram/Documents/Verilog/HalfAdderGateLevel/HalfAdderGateLevel.v
F/home/sriram/Documents/Verilog/HalfAdderGateLevel/HalfAdderGateLevel.v
L0 3
OV;L;10.5b;63
r1
!s85 0
31
!s108 1597128625.000000
!s107 /home/sriram/Documents/Verilog/HalfAdderGateLevel/HalfAdderGateLevel.v|
!s90 -reportprogress|300|-work|work|-stats=none|/home/sriram/Documents/Verilog/HalfAdderGateLevel/HalfAdderGateLevel.v|
!i113 1
o-work work
tCvgOpt 0
n@half@adder@gate@level
