strict digraph "" {
	node [label="\N"];
	"338:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f79bdf600d0>",
		fillcolor=turquoise,
		label="338:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"339:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f79bdf60b10>",
		fillcolor=springgreen,
		label="339:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"338:BL" -> "339:IF"	 [cond="[]",
		lineno=None];
	"Leaf_337:AL"	 [def_var="['t_cnt']",
		label="Leaf_337:AL"];
	"340:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f79df516310>",
		fillcolor=springgreen,
		label="340:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"340:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f79df516410>",
		fillcolor=firebrick,
		label="340:NS
t_cnt <= t_cnt + 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f79df516410>]",
		style=filled,
		typ=NonblockingSubstitution];
	"340:IF" -> "340:NS"	 [cond="['clk_en_i']",
		label=clk_en_i,
		lineno=340];
	"337:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f79df516850>",
		clk_sens=True,
		fillcolor=gold,
		label="337:AL",
		sens="['clk_i']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['rising_edge', 'clk_en_i', 'rst_i', 't_cnt']"];
	"337:AL" -> "338:BL"	 [cond="[]",
		lineno=None];
	"339:IF" -> "340:IF"	 [cond="['rst_i', 'rising_edge']",
		label="!((rst_i || rising_edge))",
		lineno=339];
	"339:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f79df516650>",
		fillcolor=firebrick,
		label="339:NS
t_cnt <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f79df516650>]",
		style=filled,
		typ=NonblockingSubstitution];
	"339:IF" -> "339:NS"	 [cond="['rst_i', 'rising_edge']",
		label="(rst_i || rising_edge)",
		lineno=339];
	"339:NS" -> "Leaf_337:AL"	 [cond="[]",
		lineno=None];
	"340:NS" -> "Leaf_337:AL"	 [cond="[]",
		lineno=None];
}
