
003pin_read.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000184  08000194  08000194  00001194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000318  08000320  00001320  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000318  08000318  00001320  2**0
                  CONTENTS
  4 .ARM          00000000  08000318  08000318  00001320  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000318  08000320  00001320  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000318  08000318  00001318  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800031c  0800031c  0000131c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000000  20000000  20000000  00001320  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000000  08000320  00002000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000001c  08000320  0000201c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00001320  2**0
                  CONTENTS, READONLY
 12 .debug_info   00000142  00000000  00000000  00001350  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000000a0  00000000  00000000  00001492  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000048  00000000  00000000  00001538  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000002d  00000000  00000000  00001580  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00000f70  00000000  00000000  000015ad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00000409  00000000  00000000  0000251d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00003c83  00000000  00000000  00002926  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000065a9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000058  00000000  00000000  000065ec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000008b  00000000  00000000  00006644  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	@ (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	@ (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	20000000 	.word	0x20000000
 80001b0:	00000000 	.word	0x00000000
 80001b4:	08000300 	.word	0x08000300

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	@ (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	@ (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	@ (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000004 	.word	0x20000004
 80001d0:	08000300 	.word	0x08000300

080001d4 <main>:
#if !defined(__SOFT_FP__) && defined(__ARM_FP)
  #warning "FPU is not initialized, but the project is compiling for an FPU. Please initialize the FPU before use."
#endif

int main(void)
{
 80001d4:	b480      	push	{r7}
 80001d6:	b087      	sub	sp, #28
 80001d8:	af00      	add	r7, sp, #0
	uint32_t * pClkCtrlReg = (uint32_t*)0x40023830; // base + offset (0x30)
 80001da:	4b1e      	ldr	r3, [pc, #120]	@ (8000254 <main+0x80>)
 80001dc:	617b      	str	r3, [r7, #20]

	uint32_t * pPortAModeReg  = (uint32_t*)0x40020000;
 80001de:	4b1e      	ldr	r3, [pc, #120]	@ (8000258 <main+0x84>)
 80001e0:	613b      	str	r3, [r7, #16]
	uint32_t * pPortAOutReg = (uint32_t*)0x40020014;
 80001e2:	4b1e      	ldr	r3, [pc, #120]	@ (800025c <main+0x88>)
 80001e4:	60fb      	str	r3, [r7, #12]
	uint32_t * pPortAInReg = (uint32_t*) 0x40020010;
 80001e6:	4b1e      	ldr	r3, [pc, #120]	@ (8000260 <main+0x8c>)
 80001e8:	60bb      	str	r3, [r7, #8]

	//  1. Enable the peripheral clock enable register for GPIOA (0th bit) peripheral in the RCC_AHB1ENR
	// PA0 and PA5 are in same port no extra clock enable register is required
	*pClkCtrlReg |= 1 << 0;
 80001ea:	697b      	ldr	r3, [r7, #20]
 80001ec:	681b      	ldr	r3, [r3, #0]
 80001ee:	f043 0201 	orr.w	r2, r3, #1
 80001f2:	697b      	ldr	r3, [r7, #20]
 80001f4:	601a      	str	r2, [r3, #0]

	// 2. Configure the GPIO port mode register, after configuring clock enable register

	// a. Clear the MODER5 -> LED, to remove existing data
	*pPortAModeReg &= ~(3 << 10); // 3 - 0b11
 80001f6:	693b      	ldr	r3, [r7, #16]
 80001f8:	681b      	ldr	r3, [r3, #0]
 80001fa:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80001fe:	693b      	ldr	r3, [r7, #16]
 8000200:	601a      	str	r2, [r3, #0]
	// clear MODER0 -> INPUT
	*pPortAModeReg &= ~(3 << 0);
 8000202:	693b      	ldr	r3, [r7, #16]
 8000204:	681b      	ldr	r3, [r3, #0]
 8000206:	f023 0203 	bic.w	r2, r3, #3
 800020a:	693b      	ldr	r3, [r7, #16]
 800020c:	601a      	str	r2, [r3, #0]
		10: Alternate function mode
		11: Analog mode
	 */

	// b. 	set the MODER5 in output (here PA5)- 1 0
	*pPortAModeReg |= (1 << 10);
 800020e:	693b      	ldr	r3, [r7, #16]
 8000210:	681b      	ldr	r3, [r3, #0]
 8000212:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8000216:	693b      	ldr	r3, [r7, #16]
 8000218:	601a      	str	r2, [r3, #0]
	// 		set MODER0 in input () here PA0
	*pPortAModeReg &= ~(3 << 0); // NOT REQUIRED THO :)
 800021a:	693b      	ldr	r3, [r7, #16]
 800021c:	681b      	ldr	r3, [r3, #0]
 800021e:	f023 0203 	bic.w	r2, r3, #3
 8000222:	693b      	ldr	r3, [r7, #16]
 8000224:	601a      	str	r2, [r3, #0]

	// 3. Set 5th bit of the output data register to make I/O pin-5 as HIGH

	while(1){
		// Read pin status of pin PA0 (GPIO INPUT DATA REGISTER)
		uint8_t pinStatus = (uint8_t)(*pPortAInReg & 0x1); // masking for 0th bit to get data from 32 bit data
 8000226:	68bb      	ldr	r3, [r7, #8]
 8000228:	681b      	ldr	r3, [r3, #0]
 800022a:	b2db      	uxtb	r3, r3
 800022c:	f003 0301 	and.w	r3, r3, #1
 8000230:	71fb      	strb	r3, [r7, #7]

		if (pinStatus){
 8000232:	79fb      	ldrb	r3, [r7, #7]
 8000234:	2b00      	cmp	r3, #0
 8000236:	d006      	beq.n	8000246 <main+0x72>
			*pPortAOutReg |= (1 << 5); // set
 8000238:	68fb      	ldr	r3, [r7, #12]
 800023a:	681b      	ldr	r3, [r3, #0]
 800023c:	f043 0220 	orr.w	r2, r3, #32
 8000240:	68fb      	ldr	r3, [r7, #12]
 8000242:	601a      	str	r2, [r3, #0]
 8000244:	e7ef      	b.n	8000226 <main+0x52>
		}else{
			*pPortAOutReg &= ~(1 << 5); // reset
 8000246:	68fb      	ldr	r3, [r7, #12]
 8000248:	681b      	ldr	r3, [r3, #0]
 800024a:	f023 0220 	bic.w	r2, r3, #32
 800024e:	68fb      	ldr	r3, [r7, #12]
 8000250:	601a      	str	r2, [r3, #0]
	while(1){
 8000252:	e7e8      	b.n	8000226 <main+0x52>
 8000254:	40023830 	.word	0x40023830
 8000258:	40020000 	.word	0x40020000
 800025c:	40020014 	.word	0x40020014
 8000260:	40020010 	.word	0x40020010

08000264 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000264:	480d      	ldr	r0, [pc, #52]	@ (800029c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000266:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000268:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800026c:	480c      	ldr	r0, [pc, #48]	@ (80002a0 <LoopForever+0x6>)
  ldr r1, =_edata
 800026e:	490d      	ldr	r1, [pc, #52]	@ (80002a4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000270:	4a0d      	ldr	r2, [pc, #52]	@ (80002a8 <LoopForever+0xe>)
  movs r3, #0
 8000272:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000274:	e002      	b.n	800027c <LoopCopyDataInit>

08000276 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000276:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000278:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800027a:	3304      	adds	r3, #4

0800027c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800027c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800027e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000280:	d3f9      	bcc.n	8000276 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000282:	4a0a      	ldr	r2, [pc, #40]	@ (80002ac <LoopForever+0x12>)
  ldr r4, =_ebss
 8000284:	4c0a      	ldr	r4, [pc, #40]	@ (80002b0 <LoopForever+0x16>)
  movs r3, #0
 8000286:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000288:	e001      	b.n	800028e <LoopFillZerobss>

0800028a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800028a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800028c:	3204      	adds	r2, #4

0800028e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800028e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000290:	d3fb      	bcc.n	800028a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000292:	f000 f811 	bl	80002b8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000296:	f7ff ff9d 	bl	80001d4 <main>

0800029a <LoopForever>:

LoopForever:
  b LoopForever
 800029a:	e7fe      	b.n	800029a <LoopForever>
  ldr   r0, =_estack
 800029c:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80002a0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80002a4:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 80002a8:	08000320 	.word	0x08000320
  ldr r2, =_sbss
 80002ac:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 80002b0:	2000001c 	.word	0x2000001c

080002b4 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80002b4:	e7fe      	b.n	80002b4 <ADC_IRQHandler>
	...

080002b8 <__libc_init_array>:
 80002b8:	b570      	push	{r4, r5, r6, lr}
 80002ba:	4d0d      	ldr	r5, [pc, #52]	@ (80002f0 <__libc_init_array+0x38>)
 80002bc:	4c0d      	ldr	r4, [pc, #52]	@ (80002f4 <__libc_init_array+0x3c>)
 80002be:	1b64      	subs	r4, r4, r5
 80002c0:	10a4      	asrs	r4, r4, #2
 80002c2:	2600      	movs	r6, #0
 80002c4:	42a6      	cmp	r6, r4
 80002c6:	d109      	bne.n	80002dc <__libc_init_array+0x24>
 80002c8:	4d0b      	ldr	r5, [pc, #44]	@ (80002f8 <__libc_init_array+0x40>)
 80002ca:	4c0c      	ldr	r4, [pc, #48]	@ (80002fc <__libc_init_array+0x44>)
 80002cc:	f000 f818 	bl	8000300 <_init>
 80002d0:	1b64      	subs	r4, r4, r5
 80002d2:	10a4      	asrs	r4, r4, #2
 80002d4:	2600      	movs	r6, #0
 80002d6:	42a6      	cmp	r6, r4
 80002d8:	d105      	bne.n	80002e6 <__libc_init_array+0x2e>
 80002da:	bd70      	pop	{r4, r5, r6, pc}
 80002dc:	f855 3b04 	ldr.w	r3, [r5], #4
 80002e0:	4798      	blx	r3
 80002e2:	3601      	adds	r6, #1
 80002e4:	e7ee      	b.n	80002c4 <__libc_init_array+0xc>
 80002e6:	f855 3b04 	ldr.w	r3, [r5], #4
 80002ea:	4798      	blx	r3
 80002ec:	3601      	adds	r6, #1
 80002ee:	e7f2      	b.n	80002d6 <__libc_init_array+0x1e>
 80002f0:	08000318 	.word	0x08000318
 80002f4:	08000318 	.word	0x08000318
 80002f8:	08000318 	.word	0x08000318
 80002fc:	0800031c 	.word	0x0800031c

08000300 <_init>:
 8000300:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000302:	bf00      	nop
 8000304:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000306:	bc08      	pop	{r3}
 8000308:	469e      	mov	lr, r3
 800030a:	4770      	bx	lr

0800030c <_fini>:
 800030c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800030e:	bf00      	nop
 8000310:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000312:	bc08      	pop	{r3}
 8000314:	469e      	mov	lr, r3
 8000316:	4770      	bx	lr
