IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.02   1.13   0.01    0.66     117 K    726 K    0.84    0.19    0.00    0.00     1792        3        2     70
   1    1     0.05   0.04   1.20    1.20      42 M     53 M    0.22    0.25    0.08    0.11     2688     5513       10     55
   2    0     0.01   0.51   0.01    0.60     226 K   1645 K    0.86    0.09    0.00    0.02      672        3        3     69
   3    1     0.13   0.11   1.20    1.20      36 M     49 M    0.26    0.34    0.03    0.04     2408     4382       90     55
   4    0     0.00   0.49   0.01    0.60      93 K    818 K    0.89    0.09    0.00    0.02      560        2        0     70
   5    1     0.07   0.06   1.19    1.20      42 M     53 M    0.22    0.26    0.06    0.08     3080     5642       17     55
   6    0     0.01   0.81   0.01    0.62     115 K    910 K    0.87    0.12    0.00    0.01     1568       13        1     70
   7    1     0.10   0.08   1.19    1.20      31 M     47 M    0.33    0.44    0.03    0.05     3696     4032      253     54
   8    0     0.02   1.37   0.01    0.68      89 K    644 K    0.86    0.26    0.00    0.00     1400        4        3     68
   9    1     0.10   0.39   0.25    0.68    2399 K   4402 K    0.46    0.49    0.00    0.00      224      206       25     56
  10    0     0.02   1.60   0.01    0.65      53 K    360 K    0.85    0.33    0.00    0.00      784        4        2     68
  11    1     0.11   0.09   1.20    1.20      33 M     46 M    0.28    0.38    0.03    0.04     2464     3724        9     54
  12    0     0.00   0.69   0.01    0.60      52 K    349 K    0.85    0.25    0.00    0.01     1456        1        1     70
  13    1     0.06   0.07   0.89    1.20      28 M     36 M    0.21    0.26    0.05    0.06     1288     3309       16     54
  14    0     0.01   1.63   0.01    0.73      28 K    178 K    0.84    0.40    0.00    0.00     1344        3        0     70
  15    1     0.11   0.09   1.20    1.20      36 M     49 M    0.26    0.39    0.03    0.04     3360     4518       34     54
  16    0     0.00   0.37   0.00    0.60      16 K    161 K    0.90    0.18    0.00    0.02      672        2        0     70
  17    1     0.05   0.06   0.84    1.20      28 M     36 M    0.21    0.21    0.06    0.08     2296     3286       34     55
  18    0     0.00   0.44   0.00    0.60      69 K    244 K    0.71    0.22    0.00    0.01     3640        7        3     71
  19    1     0.06   0.07   0.84    1.20      27 M     34 M    0.21    0.26    0.05    0.06     1960     3757       22     56
  20    0     0.01   1.16   0.01    0.95      26 K    309 K    0.91    0.54    0.00    0.00     3304        6        0     70
  21    1     0.14   0.12   1.20    1.20      36 M     49 M    0.25    0.36    0.03    0.03     2912     4125       33     56
  22    0     0.02   1.15   0.02    0.97      44 K    498 K    0.91    0.58    0.00    0.00     7560       13        0     70
  23    1     0.06   0.07   0.87    1.20      28 M     35 M    0.21    0.26    0.05    0.06     3024     4094       24     56
  24    0     0.02   1.38   0.01    0.92      39 K    370 K    0.89    0.54    0.00    0.00     3864        6        1     71
  25    1     0.11   0.09   1.20    1.20      32 M     55 M    0.41    0.46    0.03    0.05     3528     4122       11     55
  26    0     0.00   0.48   0.00    0.60      14 K    146 K    0.90    0.29    0.00    0.01     1064        2        0     70
  27    1     0.09   0.08   1.20    1.20      32 M     55 M    0.42    0.45    0.03    0.06     3304     4025       12     56
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.04   0.01    0.71     988 K   7366 K    0.87    0.28    0.00    0.01    29680       69       15     62
 SKT    1     0.09   0.09   1.03    1.18     440 M    608 M    0.28    0.35    0.04    0.05    36232    54735      590     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.05   0.09   0.52    1.18     441 M    616 M    0.28    0.35    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   13 G ; Active cycles:  147 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 44.35 %

 C1 core residency: 8.42 %; C3 core residency: 0.45 %; C6 core residency: 46.79 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.09 => corresponds to 2.35 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.05 => corresponds to 1.23 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     7531 M   7451 M   |    7%     7%   
 SKT    1       27 G     27 G   |   27%    27%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   69 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.73     0.32     211.10       9.17         225.07
 SKT   1    61.29    24.26     378.02      22.60         516.36
---------------------------------------------------------------------------------------------------------------
       *    62.02    24.57     589.12      31.77         515.78
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.01   0.36   0.02    0.77     220 K    965 K    0.77    0.11    0.00    0.01     4424        5        4     70
   1    1     0.11   0.09   1.20    1.20      35 M     52 M    0.32    0.43    0.03    0.05     4200     5772       18     55
   2    0     0.01   1.45   0.01    0.78      70 K    413 K    0.83    0.23    0.00    0.00      784        2        1     69
   3    1     0.12   0.10   1.19    1.20      40 M     54 M    0.25    0.31    0.03    0.04     2072     5216       78     55
   4    0     0.03   1.61   0.02    1.00      41 K    436 K    0.90    0.52    0.00    0.00     6272        6        2     70
   5    1     0.10   0.09   1.20    1.20      34 M     53 M    0.35    0.45    0.03    0.05     3528     6126        4     55
   6    0     0.03   1.60   0.02    1.01      37 K    417 K    0.91    0.54    0.00    0.00     3808       13        1     70
   7    1     0.10   0.11   0.91    1.20      28 M     37 M    0.24    0.28    0.03    0.04     1008     3585      146     55
   8    0     0.00   0.79   0.01    0.60      36 K    276 K    0.87    0.36    0.00    0.01      448        3        0     69
   9    1     0.07   0.45   0.16    0.60    1516 K   3544 K    0.57    0.29    0.00    0.00       56      244       70     56
  10    0     0.03   1.62   0.02    0.89      43 K    463 K    0.91    0.53    0.00    0.00     4536       12        1     68
  11    1     0.04   0.06   0.75    1.18      26 M     33 M    0.22    0.22    0.06    0.08      504     3001       14     55
  12    0     0.02   1.26   0.01    0.92      39 K    378 K    0.90    0.53    0.00    0.00     4592       11        0     70
  13    1     0.12   0.10   1.20    1.20      29 M     44 M    0.33    0.49    0.02    0.04     3416     5287       14     54
  14    0     0.00   0.72   0.00    0.60      25 K    204 K    0.88    0.36    0.00    0.01      504        2        0     70
  15    1     0.05   0.06   0.76    1.18      26 M     33 M    0.21    0.23    0.05    0.07     3248     4251       52     54
  16    0     0.00   0.61   0.00    0.60      23 K    175 K    0.87    0.33    0.00    0.01      616        0        0     70
  17    1     0.14   0.11   1.20    1.20      37 M     52 M    0.29    0.40    0.03    0.04     2912     4637       33     55
  18    0     0.00   0.51   0.00    0.60      13 K    141 K    0.90    0.28    0.00    0.01      448        0        0     71
  19    1     0.13   0.11   1.20    1.20      34 M     51 M    0.33    0.42    0.03    0.04     4032     5093       16     56
  20    0     0.00   0.49   0.01    0.60      94 K    815 K    0.88    0.10    0.00    0.02      336        3        0     71
  21    1     0.08   0.09   0.83    1.20      26 M     34 M    0.23    0.27    0.03    0.05     3080     3876       66     55
  22    0     0.00   0.56   0.01    0.60     100 K    853 K    0.88    0.10    0.00    0.02      952        3        1     71
  23    1     0.12   0.10   1.19    1.20      29 M     49 M    0.40    0.48    0.02    0.04     4872     5579       11     55
  24    0     0.00   0.48   0.00    0.60      49 K    420 K    0.88    0.11    0.00    0.02      392        2        0     71
  25    1     0.10   0.11   0.93    1.20      28 M     38 M    0.25    0.30    0.03    0.04     2408     3864       20     55
  26    0     0.00   0.40   0.00    0.60      26 K    253 K    0.90    0.11    0.00    0.02      952        2        0     70
  27    1     0.09   0.10   0.90    1.20      27 M     37 M    0.25    0.28    0.03    0.04     1344     3445       24     56
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.09   0.01    0.78     824 K   6216 K    0.87    0.31    0.00    0.00    29064       64        9     61
 SKT    1     0.10   0.10   0.97    1.18     408 M    576 M    0.29    0.38    0.03    0.04    36680    59976      566     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.05   0.11   0.49    1.18     409 M    582 M    0.30    0.38    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   15 G ; Active cycles:  139 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 41.73 %

 C1 core residency: 11.23 %; C3 core residency: 0.21 %; C6 core residency: 46.83 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.11 => corresponds to 2.78 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.05 => corresponds to 1.37 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     5358 M   5313 M   |    5%     5%   
 SKT    1       15 G     15 G   |   15%    15%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   41 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.60     0.25     208.27       9.07         275.37
 SKT   1    58.66    26.06     374.81      22.53         596.31
---------------------------------------------------------------------------------------------------------------
       *    59.26    26.30     583.09      31.60         595.59
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.01   0.42   0.01    0.60     169 K   1061 K    0.84    0.09    0.00    0.02     1680        3        1     70
   1    1     0.05   0.04   1.20    1.20      42 M     53 M    0.21    0.24    0.09    0.12     3304     5917       15     55
   2    0     0.00   0.48   0.01    0.60     144 K   1131 K    0.87    0.09    0.00    0.02      896        2        0     69
   3    1     0.10   0.08   1.20    1.20      38 M     50 M    0.25    0.35    0.04    0.05     2576     4754      130     55
   4    0     0.00   0.50   0.01    0.60      72 K    599 K    0.88    0.12    0.00    0.02      896        3        0     70
   5    1     0.06   0.05   1.20    1.20      40 M     52 M    0.22    0.24    0.07    0.09     2968     5672        9     55
   6    0     0.00   0.47   0.00    0.60     105 K    491 K    0.79    0.11    0.00    0.02     6048       10        5     69
   7    1     0.11   0.09   1.19    1.20      29 M     46 M    0.36    0.45    0.03    0.04     2800     4197      339     54
   8    0     0.05   1.63   0.03    1.06      56 K    630 K    0.91    0.58    0.00    0.00     7112       12        1     69
   9    1     0.11   0.40   0.27    0.70    2546 K   4459 K    0.43    0.57    0.00    0.00      112      155       32     56
  10    0     0.03   1.62   0.02    0.96      46 K    410 K    0.89    0.54    0.00    0.00     3696        9        2     68
  11    1     0.10   0.09   1.15    1.20      26 M     41 M    0.37    0.48    0.03    0.04     4704     4759       12     54
  12    0     0.00   0.65   0.00    0.60      46 K    377 K    0.88    0.24    0.00    0.01     1904        3        1     70
  13    1     0.10   0.09   1.01    1.20      30 M     39 M    0.23    0.28    0.03    0.04     1736     3464      112     54
  14    0     0.03   1.63   0.02    0.92      41 K    443 K    0.91    0.54    0.00    0.00     4592        9        1     70
  15    1     0.12   0.10   1.20    1.20      36 M     47 M    0.24    0.37    0.03    0.04     2968     4930       26     54
  16    0     0.00   0.84   0.00    0.61      29 K    238 K    0.87    0.40    0.00    0.01      952        3        1     70
  17    1     0.03   0.04   0.76    1.20      27 M     33 M    0.19    0.20    0.09    0.12     2856     3305       63     55
  18    0     0.00   0.69   0.00    0.60      17 K    160 K    0.89    0.33    0.00    0.01      504        3        0     71
  19    1     0.08   0.09   0.97    1.20      29 M     37 M    0.22    0.30    0.03    0.04     2576     3854       48     56
  20    0     0.01   1.75   0.01    0.79      30 K    230 K    0.87    0.40    0.00    0.00      672        4        1     70
  21    1     0.13   0.11   1.20    1.20      36 M     48 M    0.25    0.34    0.03    0.04     3584     4154       34     55
  22    0     0.00   0.88   0.00    0.60      28 K    194 K    0.85    0.31    0.00    0.01     1008        4        0     71
  23    1     0.05   0.06   0.86    1.20      27 M     34 M    0.21    0.24    0.05    0.07     1736     4197       32     56
  24    0     0.00   0.47   0.00    0.60      12 K    112 K    0.89    0.22    0.00    0.01      224        3        0     71
  25    1     0.12   0.10   1.20    1.20      37 M     50 M    0.25    0.33    0.03    0.04     2800     4088        9     55
  26    0     0.00   0.45   0.01    0.60     114 K    991 K    0.88    0.09    0.00    0.02      672       47        0     70
  27    1     0.11   0.09   1.20    1.20      33 M     47 M    0.30    0.39    0.03    0.04     2632     3874       12     56
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.14   0.01    0.76     916 K   7075 K    0.87    0.30    0.00    0.00    30856      115       12     61
 SKT    1     0.09   0.09   1.04    1.18     437 M    588 M    0.26    0.34    0.03    0.05    37352    57320      873     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.05   0.10   0.53    1.18     438 M    595 M    0.26    0.34    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   14 G ; Active cycles:  148 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 44.68 %

 C1 core residency: 6.94 %; C3 core residency: 0.16 %; C6 core residency: 48.22 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.10 => corresponds to 2.39 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.05 => corresponds to 1.26 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     7530 M   7461 M   |    7%     7%   
 SKT    1       27 G     27 G   |   27%    27%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   69 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.78     0.33     209.11       9.08         241.57
 SKT   1    61.19    23.79     375.32      22.42         516.16
---------------------------------------------------------------------------------------------------------------
       *    61.97    24.12     584.44      31.51         516.88
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.42   0.01    0.60     146 K    819 K    0.82    0.09    0.00    0.02     3696        3        1     70
   1    1     0.06   0.05   1.20    1.20      41 M     53 M    0.23    0.26    0.06    0.08     2296     5850       29     55
   2    0     0.00   0.45   0.00    0.60      32 K    243 K    0.87    0.15    0.00    0.02      560        0        0     69
   3    1     0.12   0.10   1.20    1.20      38 M     51 M    0.25    0.34    0.03    0.04     2968     4791      101     54
   4    0     0.01   1.20   0.01    1.04      25 K    305 K    0.92    0.54    0.00    0.00     3416        6        0     70
   5    1     0.07   0.05   1.20    1.20      40 M     52 M    0.22    0.25    0.06    0.08     2464     5594        9     55
   6    0     0.00   0.67   0.00    0.60      16 K    154 K    0.89    0.28    0.00    0.01      392        6        0     69
   7    1     0.11   0.10   1.20    1.20      35 M     49 M    0.28    0.39    0.03    0.04     2912     4370      218     55
   8    0     0.04   1.55   0.03    1.07      51 K    630 K    0.92    0.55    0.00    0.00     9184       12        1     69
   9    1     0.07   0.40   0.18    0.61    1610 K   3165 K    0.49    0.43    0.00    0.00      112      227       25     56
  10    0     0.00   0.56   0.01    0.60     106 K    927 K    0.89    0.13    0.00    0.02     2464        3        4     68
  11    1     0.11   0.09   1.20    1.20      32 M     46 M    0.29    0.40    0.03    0.04     2744     4378        8     54
  12    0     0.03   1.49   0.02    0.85      90 K    913 K    0.90    0.38    0.00    0.00     3808        8        1     70
  13    1     0.06   0.07   0.92    1.20      29 M     37 M    0.22    0.26    0.05    0.06     2352     3745       17     54
  14    0     0.01   1.08   0.01    0.63     146 K   1158 K    0.87    0.17    0.00    0.01     1904        4        2     70
  15    1     0.11   0.09   1.20    1.20      32 M     47 M    0.31    0.42    0.03    0.04     4704     4880       17     54
  16    0     0.00   0.63   0.00    0.60      48 K    464 K    0.90    0.16    0.00    0.02      560        1        1     70
  17    1     0.06   0.07   0.91    1.20      30 M     38 M    0.21    0.25    0.05    0.06      784     3720       19     55
  18    0     0.00   0.74   0.01    0.60      63 K    508 K    0.87    0.21    0.00    0.01      336        1        0     71
  19    1     0.06   0.07   0.89    1.20      28 M     36 M    0.21    0.27    0.05    0.06     2800     4054       47     56
  20    0     0.02   1.67   0.01    0.70      54 K    328 K    0.83    0.39    0.00    0.00     1624        2        2     70
  21    1     0.11   0.09   1.20    1.20      35 M     48 M    0.26    0.37    0.03    0.04     3136     4299       25     55
  22    0     0.01   1.44   0.01    0.72      31 K    240 K    0.87    0.29    0.00    0.00      224        0        2     70
  23    1     0.05   0.06   0.85    1.20      27 M     35 M    0.21    0.26    0.05    0.06     3640     4434       27     55
  24    0     0.00   0.57   0.00    0.60      10 K    122 K    0.91    0.23    0.00    0.01      336        1        0     71
  25    1     0.11   0.09   1.20    1.20      33 M     45 M    0.28    0.40    0.03    0.04     3304     4167       53     55
  26    0     0.00   0.87   0.00    0.60      23 K    169 K    0.86    0.24    0.00    0.01     1288        2        1     70
  27    1     0.11   0.09   1.20    1.20      36 M     48 M    0.24    0.35    0.03    0.04     2744     3875        9     56
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.16   0.01    0.75     847 K   6986 K    0.88    0.29    0.00    0.00    29792       49       15     61
 SKT    1     0.09   0.08   1.04    1.19     444 M    593 M    0.25    0.34    0.04    0.05    36960    58384      604     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.05   0.09   0.52    1.18     445 M    600 M    0.26    0.34    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   13 G ; Active cycles:  147 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 44.37 %

 C1 core residency: 8.49 %; C3 core residency: 0.31 %; C6 core residency: 46.83 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.09 => corresponds to 2.34 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.05 => corresponds to 1.22 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     7502 M   7426 M   |    7%     7%   
 SKT    1       26 G     26 G   |   27%    27%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   68 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.73     0.30     210.05       9.16         197.86
 SKT   1    61.24    23.46     375.71      22.30         513.80
---------------------------------------------------------------------------------------------------------------
       *    61.97    23.76     585.76      31.46         512.09
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.02   1.07   0.02    0.65     162 K    869 K    0.81    0.16    0.00    0.01     3976        4        1     71
   1    1     0.11   0.09   1.20    1.20      36 M     52 M    0.32    0.42    0.03    0.05     3192     5540       14     55
   2    0     0.03   1.32   0.02    0.88     104 K    713 K    0.85    0.41    0.00    0.00     4368        7        2     69
   3    1     0.10   0.09   1.18    1.20      42 M     55 M    0.24    0.30    0.04    0.05     1960     5394       73     55
   4    0     0.02   1.17   0.02    0.89      54 K    493 K    0.89    0.54    0.00    0.00     6216        9        1     67
   5    1     0.12   0.10   1.20    1.20      36 M     53 M    0.31    0.41    0.03    0.04     3416     5419        7     55
   6    0     0.01   0.63   0.01    0.60     138 K   1085 K    0.87    0.11    0.00    0.02     1344        8        1     70
   7    1     0.06   0.08   0.78    1.19      26 M     34 M    0.22    0.24    0.04    0.05     2184     3296       88     55
   8    0     0.00   0.48   0.01    0.60      85 K    712 K    0.88    0.12    0.00    0.02      336        2        0     69
   9    1     0.09   0.42   0.22    0.69    1912 K   3846 K    0.50    0.41    0.00    0.00      112      184       21     56
  10    0     0.00   0.49   0.00    0.60      36 K    316 K    0.88    0.19    0.00    0.01     1960        4        0     68
  11    1     0.10   0.11   0.88    1.20      28 M     37 M    0.24    0.28    0.03    0.04     1848     2763       16     54
  12    0     0.02   1.65   0.01    0.73      71 K    584 K    0.88    0.27    0.00    0.00     1232        2        2     70
  13    1     0.12   0.10   1.20    1.20      30 M     47 M    0.36    0.49    0.03    0.04     4032     5094        7     54
  14    0     0.01   0.91   0.01    0.85      62 K    580 K    0.89    0.42    0.00    0.00     2576        7        0     70
  15    1     0.07   0.09   0.79    1.19      27 M     35 M    0.23    0.25    0.04    0.05     3360     4171       61     54
  16    0     0.00   0.71   0.01    0.61      37 K    274 K    0.86    0.28    0.00    0.01     1736        2        1     70
  17    1     0.12   0.10   1.20    1.20      31 M     47 M    0.32    0.45    0.03    0.04     3360     5140       58     55
  18    0     0.01   1.77   0.01    0.83      28 K    199 K    0.86    0.33    0.00    0.00     1008        1        1     71
  19    1     0.13   0.11   1.20    1.20      29 M     45 M    0.37    0.46    0.02    0.04     3696     5052       22     56
  20    0     0.00   0.46   0.01    0.60      81 K    655 K    0.88    0.12    0.00    0.02      280        1        1     70
  21    1     0.10   0.12   0.87    1.20      26 M     35 M    0.24    0.30    0.03    0.03     1792     3686       79     56
  22    0     0.01   0.98   0.01    0.65      82 K    696 K    0.88    0.13    0.00    0.01      896        3        1     70
  23    1     0.13   0.11   1.19    1.20      28 M     43 M    0.35    0.46    0.02    0.03     3528     5320       96     55
  24    0     0.00   0.54   0.00    0.60      36 K    299 K    0.88    0.21    0.00    0.01      784        2        0     71
  25    1     0.09   0.11   0.84    1.20      26 M     35 M    0.24    0.26    0.03    0.04     1736     3708       14     55
  26    0     0.01   0.94   0.01    0.90      55 K    391 K    0.86    0.48    0.00    0.00     5376        6        3     70
  27    1     0.08   0.09   0.83    1.20      26 M     35 M    0.23    0.27    0.03    0.04      616     3591       12     56
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.04   0.01    0.73    1038 K   7873 K    0.87    0.28    0.00    0.01    32088       58       11     62
 SKT    1     0.10   0.11   0.97    1.18     399 M    563 M    0.29    0.38    0.03    0.04    34832    58358      568     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.12   0.49    1.18     400 M    570 M    0.30    0.38    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   15 G ; Active cycles:  137 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 41.64 %

 C1 core residency: 12.13 %; C3 core residency: 0.25 %; C6 core residency: 45.97 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.12 => corresponds to 2.90 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.42 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     5330 M   5283 M   |    5%     5%   
 SKT    1       15 G     15 G   |   15%    15%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   40 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.64     0.28     206.62       9.04         279.61
 SKT   1    58.12    25.65     372.15      22.30         597.87
---------------------------------------------------------------------------------------------------------------
       *    58.76    25.92     578.77      31.34         597.32
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.02   0.65   0.02    0.72     278 K   1880 K    0.85    0.20    0.00    0.01     5264       10        3     71
   1    1     0.13   0.11   1.20    1.20      40 M     56 M    0.28    0.36    0.03    0.04     2856     5582        2     55
   2    0     0.00   0.48   0.01    0.60     151 K   1101 K    0.86    0.10    0.00    0.02     1008        4        1     69
   3    1     0.11   0.10   1.16    1.20      40 M     53 M    0.25    0.30    0.04    0.05     2128     5085       60     55
   4    0     0.01   1.43   0.01    0.78      72 K    490 K    0.85    0.21    0.00    0.00     2128        6        1     70
   5    1     0.11   0.09   1.20    1.20      33 M     51 M    0.36    0.47    0.03    0.05     4984     6174       15     55
   6    0     0.01   1.24   0.01    0.72      65 K    285 K    0.77    0.34    0.00    0.00     2632       11        3     69
   7    1     0.05   0.06   0.75    1.18      25 M     32 M    0.21    0.23    0.05    0.07     3024     3354       86     55
   8    0     0.02   1.45   0.02    0.91      43 K    380 K    0.89    0.52    0.00    0.00     4704        8        1     69
   9    1     0.10   0.45   0.23    0.67    2467 K   4535 K    0.46    0.44    0.00    0.00      224      121       48     56
  10    0     0.00   0.60   0.00    0.60      29 K    195 K    0.85    0.28    0.00    0.01     1064        4        1     68
  11    1     0.04   0.06   0.69    1.17      25 M     32 M    0.20    0.21    0.07    0.08     1008     2894      127     55
  12    0     0.05   1.62   0.03    1.00      63 K    654 K    0.90    0.57    0.00    0.00     8736       12        1     70
  13    1     0.13   0.11   1.20    1.20      28 M     48 M    0.41    0.53    0.02    0.04     3416     5175       11     54
  14    0     0.00   0.69   0.00    0.60      30 K    242 K    0.87    0.33    0.00    0.01      896        1        0     70
  15    1     0.06   0.08   0.76    1.19      26 M     33 M    0.21    0.23    0.04    0.06     1176     3904       91     55
  16    0     0.00   0.70   0.00    0.60      24 K    214 K    0.89    0.33    0.00    0.01      728        1        0     70
  17    1     0.13   0.10   1.19    1.20      29 M     46 M    0.36    0.49    0.02    0.04     2632     5422       24     55
  18    0     0.00   0.62   0.00    0.60      21 K    188 K    0.89    0.31    0.00    0.01      672        2        0     71
  19    1     0.16   0.14   1.20    1.20      36 M     51 M    0.29    0.38    0.02    0.03     2912     4802       54     55
  20    0     0.00   0.57   0.00    0.60      22 K    197 K    0.89    0.28    0.00    0.01      448        1        0     70
  21    1     0.11   0.12   0.87    1.20      24 M     33 M    0.26    0.30    0.02    0.03     3192     2997      124     55
  22    0     0.00   0.53   0.00    0.60      20 K    145 K    0.86    0.24    0.00    0.01      672        1        1     70
  23    1     0.12   0.11   1.17    1.20      26 M     60 M    0.56    0.57    0.02    0.05     4760     5580       18     56
  24    0     0.00   0.38   0.00    0.60    9458       96 K    0.90    0.21    0.00    0.01      280        1        0     71
  25    1     0.09   0.10   0.87    1.20      27 M     36 M    0.24    0.28    0.03    0.04     2856     3758       55     55
  26    0     0.01   0.46   0.02    0.60     268 K   2131 K    0.87    0.08    0.00    0.03     1120        6        3     70
  27    1     0.07   0.08   0.90    1.20      30 M     39 M    0.24    0.27    0.04    0.05     2408     3649       78     56
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   0.99   0.01    0.73    1103 K   8202 K    0.87    0.26    0.00    0.01    30352       68       15     61
 SKT    1     0.10   0.11   0.96    1.18     399 M    582 M    0.31    0.40    0.03    0.04    37576    58497      793     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.11   0.48    1.17     400 M    590 M    0.32    0.40    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   15 G ; Active cycles:  136 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 41.20 %

 C1 core residency: 12.10 %; C3 core residency: 0.30 %; C6 core residency: 46.40 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.11 => corresponds to 2.85 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.38 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     5334 M   5286 M   |    5%     5%   
 SKT    1       15 G     15 G   |   15%    15%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   40 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.66     0.27     207.00       9.07         283.06
 SKT   1    58.22    25.78     370.99      22.32         599.35
---------------------------------------------------------------------------------------------------------------
       *    58.88    26.05     577.98      31.38         598.68
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.03   1.35   0.02    0.69     176 K    954 K    0.81    0.20    0.00    0.00     3528        4        3     70
   1    1     0.12   0.10   1.20    1.20      39 M     56 M    0.30    0.38    0.03    0.05     4088     5432       86     55
   2    0     0.00   0.51   0.01    0.60      75 K    442 K    0.83    0.15    0.00    0.01      840        2        1     69
   3    1     0.12   0.10   1.18    1.20      41 M     54 M    0.25    0.31    0.03    0.04     2520     4878       75     54
   4    0     0.00   0.55   0.00    0.60      19 K    164 K    0.88    0.24    0.00    0.01      728        1        1     70
   5    1     0.11   0.09   1.20    1.20      36 M     53 M    0.32    0.43    0.03    0.05     3584     5636       12     55
   6    0     0.00   0.64   0.00    0.60      18 K    157 K    0.88    0.25    0.00    0.01      224       11        0     70
   7    1     0.06   0.08   0.81    1.20      27 M     34 M    0.22    0.24    0.04    0.06     2464     3305       89     55
   8    0     0.01   1.74   0.01    0.73      25 K    216 K    0.88    0.34    0.00    0.00     1624        4        2     69
   9    1     0.07   0.45   0.16    0.65    1329 K   2534 K    0.48    0.29    0.00    0.00      112      211       14     56
  10    0     0.05   1.39   0.03    1.03      64 K    722 K    0.91    0.60    0.00    0.00    13272       19        1     68
  11    1     0.06   0.08   0.78    1.18      26 M     33 M    0.22    0.25    0.04    0.05     1344     2788       18     54
  12    0     0.01   1.11   0.01    0.91      45 K    409 K    0.89    0.51    0.00    0.00     4144        9        0     69
  13    1     0.13   0.11   1.20    1.20      32 M     48 M    0.33    0.47    0.03    0.04     3360     4963       33     54
  14    0     0.00   0.58   0.00    0.60      37 K    314 K    0.88    0.23    0.00    0.01     1512        3        1     70
  15    1     0.05   0.06   0.75    1.18      26 M     33 M    0.21    0.23    0.06    0.07     2464     3720       61     54
  16    0     0.00   0.64   0.00    0.60      25 K    255 K    0.90    0.27    0.00    0.01      560        1        0     70
  17    1     0.14   0.11   1.20    1.20      35 M     52 M    0.32    0.44    0.03    0.04     2744     4797        9     54
  18    0     0.00   0.53   0.00    0.60      16 K    157 K    0.89    0.25    0.00    0.01      504        1        0     70
  19    1     0.12   0.11   1.18    1.20      27 M     46 M    0.40    0.49    0.02    0.04     4032     5624       20     56
  20    0     0.02   1.10   0.02    0.66     216 K   1759 K    0.88    0.13    0.00    0.01      616        5        4     70
  21    1     0.09   0.10   0.84    1.20      26 M     34 M    0.23    0.29    0.03    0.04     3472     3253       99     55
  22    0     0.00   0.49   0.01    0.60     127 K   1140 K    0.89    0.08    0.00    0.02      504        3        0     70
  23    1     0.12   0.10   1.18    1.20      27 M     46 M    0.41    0.49    0.02    0.04     2968     5561       17     56
  24    0     0.01   0.52   0.01    0.60     123 K   1066 K    0.88    0.10    0.00    0.02      336        1        0     71
  25    1     0.06   0.07   0.78    1.20      26 M     34 M    0.23    0.26    0.05    0.06     1176     3487       10     55
  26    0     0.00   0.69   0.01    0.60      50 K    329 K    0.85    0.19    0.00    0.01     1904        3        0     70
  27    1     0.14   0.14   1.02    1.20      29 M     39 M    0.26    0.33    0.02    0.03     2240     3722       32     56
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.05   0.01    0.72    1022 K   8088 K    0.87    0.26    0.00    0.01    30296       67       12     62
 SKT    1     0.10   0.10   0.96    1.19     404 M    571 M    0.29    0.38    0.03    0.04    36568    57377      575     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.11   0.49    1.18     405 M    580 M    0.30    0.38    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   15 G ; Active cycles:  137 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 41.31 %

 C1 core residency: 12.37 %; C3 core residency: 0.31 %; C6 core residency: 46.01 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.11 => corresponds to 2.83 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.38 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     5385 M   5345 M   |    5%     5%   
 SKT    1       15 G     15 G   |   15%    15%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   41 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.64     0.26     206.83       9.00         263.69
 SKT   1    57.85    25.84     370.67      22.34         599.24
---------------------------------------------------------------------------------------------------------------
       *    58.48    26.09     577.50      31.34         598.76
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.01   0.48   0.02    0.60     242 K   1452 K    0.83    0.11    0.00    0.02     2184        2        2     70
   1    1     0.12   0.10   1.20    1.20      34 M     53 M    0.35    0.45    0.03    0.04     4200     6047       19     55
   2    0     0.01   0.96   0.01    0.63      79 K    511 K    0.84    0.19    0.00    0.01      392        2        1     69
   3    1     0.09   0.08   1.17    1.20      44 M     57 M    0.23    0.29    0.05    0.06     3528     5987       85     55
   4    0     0.01   1.77   0.01    0.73      47 K    261 K    0.82    0.34    0.00    0.00     1288        2        1     70
   5    1     0.13   0.11   1.20    1.20      39 M     55 M    0.30    0.38    0.03    0.04     5040     5764       14     56
   6    0     0.01   1.73   0.01    0.72      34 K    202 K    0.83    0.38    0.00    0.00      896       10        1     70
   7    1     0.05   0.07   0.65    1.13      24 M     30 M    0.21    0.22    0.05    0.07      952     3084       61     56
   8    0     0.00   0.48   0.00    0.60      11 K    105 K    0.89    0.19    0.00    0.01      336        1        0     69
   9    1     0.11   0.45   0.25    0.69    2140 K   4361 K    0.51    0.43    0.00    0.00       56      230       14     56
  10    0     0.00   0.46   0.00    0.60      16 K    138 K    0.88    0.22    0.00    0.01      560        2        0     68
  11    1     0.05   0.07   0.76    1.19      27 M     34 M    0.21    0.23    0.05    0.07      448     3098       16     55
  12    0     0.02   1.42   0.01    0.99      32 K    353 K    0.91    0.54    0.00    0.00     5936        7        2     70
  13    1     0.14   0.12   1.20    1.20      30 M     48 M    0.36    0.49    0.02    0.03     4592     5210       14     54
  14    0     0.00   0.65   0.00    0.60      24 K    178 K    0.86    0.32    0.00    0.01     3136        6        1     70
  15    1     0.06   0.08   0.69    1.14      24 M     31 M    0.21    0.24    0.04    0.06     1960     3620       44     55
  16    0     0.02   1.22   0.02    1.05      54 K    485 K    0.89    0.58    0.00    0.00     8176       22        1     70
  17    1     0.13   0.11   1.18    1.20      30 M     47 M    0.35    0.49    0.02    0.04     3864     5847       19     55
  18    0     0.03   1.61   0.02    0.93      46 K    438 K    0.89    0.53    0.00    0.00     4928        8        2     70
  19    1     0.16   0.13   1.20    1.20      36 M     53 M    0.32    0.40    0.02    0.03     2856     4900       22     56
  20    0     0.02   1.84   0.01    0.80      44 K    278 K    0.84    0.42    0.00    0.00     1456        2        2     68
  21    1     0.10   0.12   0.89    1.20      27 M     35 M    0.24    0.30    0.03    0.03      672     3793       65     56
  22    0     0.00   0.55   0.01    0.60     103 K    829 K    0.87    0.12    0.00    0.02      392        2        1     71
  23    1     0.14   0.12   1.19    1.20      25 M     43 M    0.41    0.51    0.02    0.03     5040     5947       17     55
  24    0     0.01   0.55   0.01    0.60     113 K    997 K    0.89    0.12    0.00    0.02      280        2        1     71
  25    1     0.11   0.12   0.90    1.20      27 M     36 M    0.25    0.30    0.03    0.03     1456     3945       13     55
  26    0     0.01   0.49   0.02    0.60     241 K   1816 K    0.87    0.08    0.00    0.02     1232        6        2     70
  27    1     0.07   0.09   0.79    1.19      26 M     35 M    0.23    0.26    0.04    0.05     2800     3929       17     56
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.11   0.01    0.74    1091 K   8051 K    0.86    0.27    0.00    0.01    31192       74       17     62
 SKT    1     0.10   0.11   0.95    1.18     401 M    568 M    0.29    0.38    0.03    0.04    37464    61401      420     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.12   0.48    1.17     402 M    576 M    0.30    0.38    0.02    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   16 G ; Active cycles:  135 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 40.97 %

 C1 core residency: 12.42 %; C3 core residency: 0.32 %; C6 core residency: 46.29 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.12 => corresponds to 2.98 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.43 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     5324 M   5284 M   |    5%     5%   
 SKT    1       15 G     15 G   |   15%    15%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   41 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.59     0.24     208.34       9.04         284.31
 SKT   1    58.38    25.98     372.01      22.40         592.21
---------------------------------------------------------------------------------------------------------------
       *    58.97    26.22     580.35      31.43         591.88
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.01   0.75   0.02    0.64     218 K   1130 K    0.81    0.12    0.00    0.01     2968        3        3     71
   1    1     0.12   0.10   1.20    1.20      38 M     55 M    0.32    0.41    0.03    0.05     2968     5626       64     55
   2    0     0.02   1.26   0.01    0.73     120 K    705 K    0.83    0.17    0.00    0.00     1008        2        1     69
   3    1     0.11   0.09   1.17    1.20      42 M     56 M    0.24    0.30    0.04    0.05     2128     5125       96     55
   4    0     0.05   1.61   0.03    1.03      56 K    622 K    0.91    0.58    0.00    0.00     6888       11        2     70
   5    1     0.12   0.10   1.20    1.20      39 M     56 M    0.30    0.39    0.03    0.05     2016     5508        8     55
   6    0     0.01   0.93   0.01    0.60      33 K    267 K    0.88    0.31    0.00    0.01     1512       19        0     70
   7    1     0.07   0.09   0.75    1.18      25 M     33 M    0.22    0.25    0.04    0.05     1960     3257      128     55
   8    0     0.00   0.70   0.00    0.60      23 K    204 K    0.88    0.35    0.00    0.01      896        2        0     69
   9    1     0.12   0.43   0.28    0.72    2911 K   5564 K    0.48    0.45    0.00    0.00      168      145       16     56
  10    0     0.02   1.38   0.02    0.96      38 K    394 K    0.90    0.52    0.00    0.00     5656       12        1     68
  11    1     0.05   0.06   0.74    1.18      26 M     33 M    0.22    0.23    0.06    0.07     2128     2811       15     54
  12    0     0.01   1.09   0.01    0.89      36 K    368 K    0.90    0.53    0.00    0.00     3864        6        0     70
  13    1     0.13   0.11   1.19    1.20      27 M     47 M    0.41    0.52    0.02    0.04     2856     5218       19     54
  14    0     0.00   0.50   0.00    0.60      15 K    147 K    0.90    0.30    0.00    0.01      448        1        0     70
  15    1     0.09   0.11   0.84    1.19      27 M     35 M    0.23    0.27    0.03    0.04     3192     3663       47     54
  16    0     0.00   0.54   0.00    0.60      16 K    139 K    0.88    0.28    0.00    0.01      952        1        0     70
  17    1     0.12   0.10   1.17    1.20      28 M     46 M    0.39    0.52    0.02    0.04     3584     5800        5     55
  18    0     0.00   0.54   0.00    0.60      19 K    124 K    0.85    0.25    0.00    0.01      616        1        1     71
  19    1     0.13   0.11   1.20    1.20      33 M     50 M    0.34    0.43    0.02    0.04     2856     4677       23     56
  20    0     0.01   1.58   0.01    0.74      45 K    314 K    0.86    0.27    0.00    0.00     1680        3        2     71
  21    1     0.08   0.10   0.79    1.20      25 M     33 M    0.23    0.27    0.03    0.04     2240     3623      122     55
  22    0     0.01   0.48   0.01    0.60     192 K   1511 K    0.87    0.08    0.00    0.02      840        4        2     70
  23    1     0.14   0.12   1.20    1.20      33 M     49 M    0.33    0.44    0.02    0.04     3528     4861      104     55
  24    0     0.01   0.47   0.01    0.60     136 K   1090 K    0.88    0.10    0.00    0.02      896        4        1     71
  25    1     0.09   0.11   0.86    1.20      26 M     35 M    0.24    0.29    0.03    0.04     2800     3827       12     56
  26    0     0.00   0.51   0.01    0.60      97 K    667 K    0.85    0.16    0.00    0.02     2016        7        0     70
  27    1     0.08   0.10   0.81    1.20      27 M     35 M    0.23    0.27    0.03    0.05     2744     3805       17     56
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.05   0.01    0.74    1050 K   7689 K    0.86    0.27    0.00    0.01    30240       76       11     62
 SKT    1     0.10   0.11   0.96    1.18     407 M    576 M    0.29    0.38    0.03    0.04    35168    57946      676     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.12   0.48    1.17     408 M    584 M    0.30    0.38    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   16 G ; Active cycles:  135 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 41.24 %

 C1 core residency: 12.52 %; C3 core residency: 0.31 %; C6 core residency: 45.93 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.12 => corresponds to 2.95 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.42 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     5361 M   5316 M   |    5%     5%   
 SKT    1       15 G     15 G   |   15%    15%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   41 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.67     0.28     207.37       9.08         268.20
 SKT   1    58.26    25.80     371.39      22.34         590.87
---------------------------------------------------------------------------------------------------------------
       *    58.93    26.08     578.76      31.42         590.16
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.01   0.79   0.01    0.62     168 K    908 K    0.81    0.17    0.00    0.01     3080        2        3     71
   1    1     0.13   0.11   1.20    1.20      40 M     57 M    0.30    0.38    0.03    0.04     2744     5478       11     55
   2    0     0.01   0.57   0.01    0.60     183 K   1275 K    0.86    0.13    0.00    0.02      840        1        0     69
   3    1     0.09   0.08   1.15    1.20      43 M     56 M    0.23    0.29    0.05    0.06     2016     5793       76     55
   4    0     0.01   0.78   0.02    0.76     147 K   1217 K    0.88    0.26    0.00    0.01     3640        7        2     70
   5    1     0.12   0.10   1.20    1.20      33 M     52 M    0.36    0.47    0.03    0.04     5264     6144        8     55
   6    0     0.00   0.46   0.01    0.60     136 K   1041 K    0.87    0.08    0.00    0.02      168        2        1     70
   7    1     0.07   0.09   0.77    1.19      26 M     33 M    0.22    0.25    0.04    0.05     1792     3214       88     55
   8    0     0.00   0.45   0.01    0.60     100 K    805 K    0.87    0.09    0.00    0.02      616        2        0     69
   9    1     0.12   0.44   0.26    0.71    2856 K   5325 K    0.46    0.48    0.00    0.00       56      145       20     56
  10    0     0.00   0.59   0.01    0.60      52 K    434 K    0.88    0.20    0.00    0.01     1008        5        1     68
  11    1     0.08   0.09   0.83    1.19      27 M     36 M    0.23    0.25    0.04    0.05      952     2621       19     55
  12    0     0.00   0.73   0.00    0.60      28 K    189 K    0.85    0.29    0.00    0.01     1736        1        1     70
  13    1     0.14   0.12   1.20    1.20      33 M     49 M    0.33    0.47    0.02    0.04     3472     4496       31     54
  14    0     0.02   1.94   0.01    0.81      46 K    247 K    0.81    0.39    0.00    0.00     1456        2        2     70
  15    1     0.05   0.07   0.71    1.17      25 M     32 M    0.21    0.23    0.05    0.07     2240     3613       55     55
  16    0     0.00   0.58   0.00    0.60      18 K    140 K    0.87    0.27    0.00    0.01     1064        1        0     70
  17    1     0.13   0.11   1.20    1.20      30 M     48 M    0.37    0.49    0.02    0.04     3528     5247       16     55
  18    0     0.01   1.74   0.01    0.83      25 K    222 K    0.88    0.36    0.00    0.00      952        2        1     71
  19    1     0.14   0.12   1.20    1.20      32 M     49 M    0.35    0.44    0.02    0.04     3192     4477       19     56
  20    0     0.00   0.62   0.00    0.60      25 K    197 K    0.87    0.30    0.00    0.01     1120        2        1     71
  21    1     0.12   0.13   0.91    1.20      26 M     35 M    0.25    0.31    0.02    0.03     1792     3235       68     55
  22    0     0.00   0.55   0.00    0.60      47 K    209 K    0.78    0.28    0.00    0.01     2464        4        2     71
  23    1     0.14   0.11   1.19    1.20      28 M     53 M    0.46    0.52    0.02    0.04     4984     5486       16     56
  24    0     0.01   1.00   0.01    0.95      31 K    313 K    0.90    0.53    0.00    0.00     3192        7        0     71
  25    1     0.07   0.08   0.77    1.19      26 M     33 M    0.23    0.26    0.04    0.05     2408     3584       41     56
  26    0     0.05   1.70   0.03    0.99      53 K    630 K    0.92    0.58    0.00    0.00     8064       11        2     70
  27    1     0.09   0.11   0.85    1.20      27 M     35 M    0.24    0.28    0.03    0.04     1848     3546       44     57
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.06   0.01    0.73    1067 K   7834 K    0.86    0.27    0.00    0.01    29400       49       16     62
 SKT    1     0.10   0.11   0.96    1.18     403 M    579 M    0.30    0.39    0.03    0.04    36288    57079      512     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.06   0.12   0.49    1.17     404 M    587 M    0.31    0.39    0.03    0.04     N/A     N/A     N/A      N/A

 Instructions retired:   16 G ; Active cycles:  136 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 41.34 %

 C1 core residency: 12.27 %; C3 core residency: 0.27 %; C6 core residency: 46.12 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.12 => corresponds to 2.96 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.06 => corresponds to 1.44 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     5294 M   5257 M   |    5%     5%   
 SKT    1       15 G     15 G   |   15%    15%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   40 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.61     0.25     207.01       8.99         297.99
 SKT   1    58.10    25.80     371.94      22.26         593.56
---------------------------------------------------------------------------------------------------------------
       *    58.71    26.05     578.95      31.26         592.98
