Timing Analyzer report for MyClock
Thu Apr 18 10:11:16 2013
Version 5.1 Build 176 10/26/2005 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'scan_clk'
  6. Clock Setup: 'clk'
  7. tco
  8. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2005 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                      ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------------+-----------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                  ; To                    ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------------+-----------------------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 9.110 ns                                       ; selector:inst4|num[1] ; led[7]                ; scan_clk   ; --       ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; 361.53 MHz ( period = 2.766 ns )               ; clock:inst|count[2]   ; clock:inst|count[1]   ; clk        ; clk      ; 0            ;
; Clock Setup: 'scan_clk'      ; N/A   ; None          ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; selector:inst4|n[0]   ; selector:inst4|num[0] ; scan_clk   ; scan_clk ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                       ;                       ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+-----------------------+-----------------------+------------+----------+--------------+


+------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                             ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                ; Setting            ; From ; To ; Entity Name ;
+-------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                           ; EP1S10F484C5       ;      ;    ;             ;
; Timing Models                                         ; Final              ;      ;    ;             ;
; Number of source nodes to report per destination node ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                 ; 10                 ;      ;    ;             ;
; Number of paths to report                             ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                          ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                ; Off                ;      ;    ;             ;
; Report IO Paths Separately                            ; Off                ;      ;    ;             ;
; Default hold multicycle                               ; Same As Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains             ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                        ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                      ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                 ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements               ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                      ; Off                ;      ;    ;             ;
; Enable Clock Latency                                  ; Off                ;      ;    ;             ;
+-------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; scan_clk        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'scan_clk'                                                                                                                                                                                          ;
+-------+------------------------------------------------+---------------------+-----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                ; To                    ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------------+-----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; selector:inst4|n[0] ; selector:inst4|num[0] ; scan_clk   ; scan_clk ; None                        ; None                      ; 1.782 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; selector:inst4|n[0] ; selector:inst4|num[2] ; scan_clk   ; scan_clk ; None                        ; None                      ; 1.753 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; selector:inst4|n[2] ; selector:inst4|num[2] ; scan_clk   ; scan_clk ; None                        ; None                      ; 1.656 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; selector:inst4|n[0] ; selector:inst4|num[3] ; scan_clk   ; scan_clk ; None                        ; None                      ; 1.606 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; selector:inst4|n[2] ; selector:inst4|sel[4] ; scan_clk   ; scan_clk ; None                        ; None                      ; 1.551 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; selector:inst4|n[2] ; selector:inst4|sel[1] ; scan_clk   ; scan_clk ; None                        ; None                      ; 1.550 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; selector:inst4|n[2] ; selector:inst4|sel[0] ; scan_clk   ; scan_clk ; None                        ; None                      ; 1.549 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; selector:inst4|n[2] ; selector:inst4|num[0] ; scan_clk   ; scan_clk ; None                        ; None                      ; 1.569 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; selector:inst4|n[1] ; selector:inst4|num[2] ; scan_clk   ; scan_clk ; None                        ; None                      ; 1.537 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; selector:inst4|n[2] ; selector:inst4|num[3] ; scan_clk   ; scan_clk ; None                        ; None                      ; 1.509 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; selector:inst4|n[0] ; selector:inst4|sel[4] ; scan_clk   ; scan_clk ; None                        ; None                      ; 1.442 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; selector:inst4|n[0] ; selector:inst4|sel[1] ; scan_clk   ; scan_clk ; None                        ; None                      ; 1.441 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; selector:inst4|n[0] ; selector:inst4|sel[0] ; scan_clk   ; scan_clk ; None                        ; None                      ; 1.437 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; selector:inst4|n[0] ; selector:inst4|sel[3] ; scan_clk   ; scan_clk ; None                        ; None                      ; 1.437 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; selector:inst4|n[0] ; selector:inst4|sel[2] ; scan_clk   ; scan_clk ; None                        ; None                      ; 1.436 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; selector:inst4|n[1] ; selector:inst4|num[3] ; scan_clk   ; scan_clk ; None                        ; None                      ; 1.390 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; selector:inst4|n[2] ; selector:inst4|sel[5] ; scan_clk   ; scan_clk ; None                        ; None                      ; 1.373 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; selector:inst4|n[1] ; selector:inst4|sel[2] ; scan_clk   ; scan_clk ; None                        ; None                      ; 1.262 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; selector:inst4|n[1] ; selector:inst4|sel[3] ; scan_clk   ; scan_clk ; None                        ; None                      ; 1.261 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; selector:inst4|n[1] ; selector:inst4|sel[4] ; scan_clk   ; scan_clk ; None                        ; None                      ; 1.261 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; selector:inst4|n[1] ; selector:inst4|num[0] ; scan_clk   ; scan_clk ; None                        ; None                      ; 1.280 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; selector:inst4|n[0] ; selector:inst4|num[1] ; scan_clk   ; scan_clk ; None                        ; None                      ; 1.280 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; selector:inst4|n[0] ; selector:inst4|sel[5] ; scan_clk   ; scan_clk ; None                        ; None                      ; 1.194 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; selector:inst4|n[1] ; selector:inst4|sel[5] ; scan_clk   ; scan_clk ; None                        ; None                      ; 1.090 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; selector:inst4|n[2] ; selector:inst4|num[1] ; scan_clk   ; scan_clk ; None                        ; None                      ; 0.978 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; selector:inst4|n[2] ; selector:inst4|n[1]   ; scan_clk   ; scan_clk ; None                        ; None                      ; 0.976 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; selector:inst4|n[2] ; selector:inst4|n[2]   ; scan_clk   ; scan_clk ; None                        ; None                      ; 0.974 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; selector:inst4|n[1] ; selector:inst4|num[1] ; scan_clk   ; scan_clk ; None                        ; None                      ; 0.894 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; selector:inst4|n[0] ; selector:inst4|n[2]   ; scan_clk   ; scan_clk ; None                        ; None                      ; 0.760 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; selector:inst4|n[0] ; selector:inst4|n[0]   ; scan_clk   ; scan_clk ; None                        ; None                      ; 0.757 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; selector:inst4|n[0] ; selector:inst4|n[1]   ; scan_clk   ; scan_clk ; None                        ; None                      ; 0.756 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; selector:inst4|n[1] ; selector:inst4|n[2]   ; scan_clk   ; scan_clk ; None                        ; None                      ; 0.666 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; selector:inst4|n[1] ; selector:inst4|n[1]   ; scan_clk   ; scan_clk ; None                        ; None                      ; 0.662 ns                ;
+-------+------------------------------------------------+---------------------+-----------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                             ;
+-------+------------------------------------------------+---------------------+---------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                ; To                  ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------------+---------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 361.53 MHz ( period = 2.766 ns )               ; clock:inst|count[2] ; clock:inst|count[1] ; clk        ; clk      ; None                        ; None                      ; 2.600 ns                ;
; N/A   ; 364.43 MHz ( period = 2.744 ns )               ; clock:inst|count[0] ; clock:inst|count[1] ; clk        ; clk      ; None                        ; None                      ; 2.578 ns                ;
; N/A   ; 365.63 MHz ( period = 2.735 ns )               ; clock:inst|count[2] ; clock:inst|count[2] ; clk        ; clk      ; None                        ; None                      ; 2.569 ns                ;
; N/A   ; 365.63 MHz ( period = 2.735 ns )               ; clock:inst|count[2] ; clock:inst|count[5] ; clk        ; clk      ; None                        ; None                      ; 2.569 ns                ;
; N/A   ; 365.76 MHz ( period = 2.734 ns )               ; clock:inst|count[2] ; clock:inst|count[4] ; clk        ; clk      ; None                        ; None                      ; 2.568 ns                ;
; N/A   ; 368.60 MHz ( period = 2.713 ns )               ; clock:inst|count[0] ; clock:inst|count[2] ; clk        ; clk      ; None                        ; None                      ; 2.547 ns                ;
; N/A   ; 368.60 MHz ( period = 2.713 ns )               ; clock:inst|count[0] ; clock:inst|count[5] ; clk        ; clk      ; None                        ; None                      ; 2.547 ns                ;
; N/A   ; 368.73 MHz ( period = 2.712 ns )               ; clock:inst|count[0] ; clock:inst|count[4] ; clk        ; clk      ; None                        ; None                      ; 2.546 ns                ;
; N/A   ; 372.58 MHz ( period = 2.684 ns )               ; clock:inst|count[1] ; clock:inst|count[1] ; clk        ; clk      ; None                        ; None                      ; 2.518 ns                ;
; N/A   ; 372.72 MHz ( period = 2.683 ns )               ; clock:inst|count[3] ; clock:inst|count[1] ; clk        ; clk      ; None                        ; None                      ; 2.517 ns                ;
; N/A   ; 376.93 MHz ( period = 2.653 ns )               ; clock:inst|count[1] ; clock:inst|count[2] ; clk        ; clk      ; None                        ; None                      ; 2.487 ns                ;
; N/A   ; 376.93 MHz ( period = 2.653 ns )               ; clock:inst|count[1] ; clock:inst|count[5] ; clk        ; clk      ; None                        ; None                      ; 2.487 ns                ;
; N/A   ; 377.07 MHz ( period = 2.652 ns )               ; clock:inst|count[3] ; clock:inst|count[2] ; clk        ; clk      ; None                        ; None                      ; 2.486 ns                ;
; N/A   ; 377.07 MHz ( period = 2.652 ns )               ; clock:inst|count[1] ; clock:inst|count[4] ; clk        ; clk      ; None                        ; None                      ; 2.486 ns                ;
; N/A   ; 377.07 MHz ( period = 2.652 ns )               ; clock:inst|count[3] ; clock:inst|count[5] ; clk        ; clk      ; None                        ; None                      ; 2.486 ns                ;
; N/A   ; 377.22 MHz ( period = 2.651 ns )               ; clock:inst|count[3] ; clock:inst|count[4] ; clk        ; clk      ; None                        ; None                      ; 2.485 ns                ;
; N/A   ; 388.95 MHz ( period = 2.571 ns )               ; clock:inst|count[2] ; clock:inst|count[0] ; clk        ; clk      ; None                        ; None                      ; 2.405 ns                ;
; N/A   ; 392.31 MHz ( period = 2.549 ns )               ; clock:inst|count[0] ; clock:inst|count[0] ; clk        ; clk      ; None                        ; None                      ; 2.383 ns                ;
; N/A   ; 397.61 MHz ( period = 2.515 ns )               ; clock:inst|count[4] ; clock:inst|count[2] ; clk        ; clk      ; None                        ; None                      ; 2.349 ns                ;
; N/A   ; 397.61 MHz ( period = 2.515 ns )               ; clock:inst|count[4] ; clock:inst|count[4] ; clk        ; clk      ; None                        ; None                      ; 2.349 ns                ;
; N/A   ; 397.77 MHz ( period = 2.514 ns )               ; clock:inst|count[4] ; clock:inst|count[5] ; clk        ; clk      ; None                        ; None                      ; 2.348 ns                ;
; N/A   ; 401.77 MHz ( period = 2.489 ns )               ; clock:inst|count[1] ; clock:inst|count[0] ; clk        ; clk      ; None                        ; None                      ; 2.323 ns                ;
; N/A   ; 401.93 MHz ( period = 2.488 ns )               ; clock:inst|count[3] ; clock:inst|count[0] ; clk        ; clk      ; None                        ; None                      ; 2.322 ns                ;
; N/A   ; 413.56 MHz ( period = 2.418 ns )               ; clock:inst|count[2] ; clock:inst|count[3] ; clk        ; clk      ; None                        ; None                      ; 2.252 ns                ;
; N/A   ; 417.36 MHz ( period = 2.396 ns )               ; clock:inst|count[0] ; clock:inst|count[3] ; clk        ; clk      ; None                        ; None                      ; 2.230 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; clock:inst|count[4] ; clock:inst|count[1] ; clk        ; clk      ; None                        ; None                      ; 2.193 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; clock:inst|count[4] ; clock:inst|count[0] ; clk        ; clk      ; None                        ; None                      ; 2.188 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; clock:inst|count[4] ; clock:inst|count[3] ; clk        ; clk      ; None                        ; None                      ; 2.184 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; clock:inst|count[1] ; clock:inst|count[3] ; clk        ; clk      ; None                        ; None                      ; 2.170 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; clock:inst|count[3] ; clock:inst|count[3] ; clk        ; clk      ; None                        ; None                      ; 2.169 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; clock:inst|count[5] ; clock:inst|count[2] ; clk        ; clk      ; None                        ; None                      ; 1.797 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; clock:inst|count[5] ; clock:inst|count[4] ; clk        ; clk      ; None                        ; None                      ; 1.797 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; clock:inst|count[5] ; clock:inst|count[5] ; clk        ; clk      ; None                        ; None                      ; 1.796 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; clock:inst|count[5] ; clock:inst|count[1] ; clk        ; clk      ; None                        ; None                      ; 1.641 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; clock:inst|count[5] ; clock:inst|count[0] ; clk        ; clk      ; None                        ; None                      ; 1.636 ns                ;
; N/A   ; Restricted to 422.12 MHz ( period = 2.369 ns ) ; clock:inst|count[5] ; clock:inst|count[3] ; clk        ; clk      ; None                        ; None                      ; 1.632 ns                ;
+-------+------------------------------------------------+---------------------+---------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------+
; tco                                                                             ;
+-------+--------------+------------+-----------------------+--------+------------+
; Slack ; Required tco ; Actual tco ; From                  ; To     ; From Clock ;
+-------+--------------+------------+-----------------------+--------+------------+
; N/A   ; None         ; 9.110 ns   ; selector:inst4|num[1] ; led[7] ; scan_clk   ;
; N/A   ; None         ; 8.899 ns   ; selector:inst4|num[1] ; led[4] ; scan_clk   ;
; N/A   ; None         ; 8.893 ns   ; selector:inst4|num[1] ; led[2] ; scan_clk   ;
; N/A   ; None         ; 8.844 ns   ; selector:inst4|num[2] ; led[7] ; scan_clk   ;
; N/A   ; None         ; 8.843 ns   ; selector:inst4|num[1] ; led[5] ; scan_clk   ;
; N/A   ; None         ; 8.841 ns   ; selector:inst4|num[1] ; led[6] ; scan_clk   ;
; N/A   ; None         ; 8.839 ns   ; selector:inst4|num[1] ; led[0] ; scan_clk   ;
; N/A   ; None         ; 8.743 ns   ; selector:inst4|num[3] ; led[7] ; scan_clk   ;
; N/A   ; None         ; 8.696 ns   ; selector:inst4|num[1] ; led[1] ; scan_clk   ;
; N/A   ; None         ; 8.689 ns   ; selector:inst4|num[1] ; led[3] ; scan_clk   ;
; N/A   ; None         ; 8.633 ns   ; selector:inst4|num[2] ; led[4] ; scan_clk   ;
; N/A   ; None         ; 8.627 ns   ; selector:inst4|num[2] ; led[2] ; scan_clk   ;
; N/A   ; None         ; 8.578 ns   ; selector:inst4|num[2] ; led[5] ; scan_clk   ;
; N/A   ; None         ; 8.576 ns   ; selector:inst4|num[2] ; led[6] ; scan_clk   ;
; N/A   ; None         ; 8.574 ns   ; selector:inst4|num[2] ; led[0] ; scan_clk   ;
; N/A   ; None         ; 8.528 ns   ; selector:inst4|num[3] ; led[4] ; scan_clk   ;
; N/A   ; None         ; 8.519 ns   ; selector:inst4|num[3] ; led[2] ; scan_clk   ;
; N/A   ; None         ; 8.486 ns   ; selector:inst4|num[3] ; led[0] ; scan_clk   ;
; N/A   ; None         ; 8.481 ns   ; selector:inst4|num[3] ; led[6] ; scan_clk   ;
; N/A   ; None         ; 8.470 ns   ; selector:inst4|num[3] ; led[5] ; scan_clk   ;
; N/A   ; None         ; 8.430 ns   ; selector:inst4|num[2] ; led[1] ; scan_clk   ;
; N/A   ; None         ; 8.424 ns   ; selector:inst4|num[2] ; led[3] ; scan_clk   ;
; N/A   ; None         ; 8.333 ns   ; selector:inst4|num[3] ; led[3] ; scan_clk   ;
; N/A   ; None         ; 8.333 ns   ; selector:inst4|num[0] ; led[4] ; scan_clk   ;
; N/A   ; None         ; 8.332 ns   ; selector:inst4|num[3] ; led[1] ; scan_clk   ;
; N/A   ; None         ; 8.323 ns   ; selector:inst4|num[0] ; led[2] ; scan_clk   ;
; N/A   ; None         ; 8.290 ns   ; selector:inst4|num[0] ; led[0] ; scan_clk   ;
; N/A   ; None         ; 8.285 ns   ; selector:inst4|num[0] ; led[6] ; scan_clk   ;
; N/A   ; None         ; 8.271 ns   ; selector:inst4|num[0] ; led[5] ; scan_clk   ;
; N/A   ; None         ; 8.137 ns   ; selector:inst4|num[0] ; led[3] ; scan_clk   ;
; N/A   ; None         ; 8.135 ns   ; selector:inst4|num[0] ; led[1] ; scan_clk   ;
; N/A   ; None         ; 7.362 ns   ; selector:inst4|sel[3] ; sel[3] ; scan_clk   ;
; N/A   ; None         ; 7.239 ns   ; selector:inst4|sel[2] ; sel[2] ; scan_clk   ;
; N/A   ; None         ; 6.905 ns   ; selector:inst4|sel[5] ; sel[5] ; scan_clk   ;
; N/A   ; None         ; 6.854 ns   ; selector:inst4|sel[1] ; sel[1] ; scan_clk   ;
; N/A   ; None         ; 6.430 ns   ; selector:inst4|sel[4] ; sel[4] ; scan_clk   ;
; N/A   ; None         ; 6.419 ns   ; selector:inst4|sel[0] ; sel[0] ; scan_clk   ;
+-------+--------------+------------+-----------------------+--------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Timing Analyzer
    Info: Version 5.1 Build 176 10/26/2005 SJ Full Version
    Info: Processing started: Thu Apr 18 10:11:16 2013
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off MyClock -c MyClock --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "scan_clk" is an undefined clock
    Info: Assuming node "clk" is an undefined clock
Info: Clock "scan_clk" Internal fmax is restricted to 422.12 MHz between source register "selector:inst4|n[0]" and destination register "selector:inst4|num[0]"
    Info: fmax restricted to clock pin edge rate 2.369 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.782 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X47_Y14_N7; Fanout = 13; REG Node = 'selector:inst4|n[0]'
            Info: 2: + IC(0.590 ns) + CELL(0.366 ns) = 0.956 ns; Loc. = LC_X48_Y14_N0; Fanout = 1; COMB Node = 'selector:inst4|Mux~2875'
            Info: 3: + IC(0.507 ns) + CELL(0.319 ns) = 1.782 ns; Loc. = LC_X47_Y14_N9; Fanout = 7; REG Node = 'selector:inst4|num[0]'
            Info: Total cell delay = 0.685 ns ( 38.44 % )
            Info: Total interconnect delay = 1.097 ns ( 61.56 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "scan_clk" to destination register is 2.888 ns
                Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_L2; Fanout = 13; CLK Node = 'scan_clk'
                Info: 2: + IC(1.621 ns) + CELL(0.542 ns) = 2.888 ns; Loc. = LC_X47_Y14_N9; Fanout = 7; REG Node = 'selector:inst4|num[0]'
                Info: Total cell delay = 1.267 ns ( 43.87 % )
                Info: Total interconnect delay = 1.621 ns ( 56.13 % )
            Info: - Longest clock path from clock "scan_clk" to source register is 2.888 ns
                Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_L2; Fanout = 13; CLK Node = 'scan_clk'
                Info: 2: + IC(1.621 ns) + CELL(0.542 ns) = 2.888 ns; Loc. = LC_X47_Y14_N7; Fanout = 13; REG Node = 'selector:inst4|n[0]'
                Info: Total cell delay = 1.267 ns ( 43.87 % )
                Info: Total interconnect delay = 1.621 ns ( 56.13 % )
        Info: + Micro clock to output delay of source is 0.156 ns
        Info: + Micro setup delay of destination is 0.010 ns
Info: Clock "clk" has Internal fmax of 361.53 MHz between source register "clock:inst|count[2]" and destination register "clock:inst|count[1]" (period= 2.766 ns)
    Info: + Longest register to register delay is 2.600 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X46_Y14_N6; Fanout = 14; REG Node = 'clock:inst|count[2]'
        Info: 2: + IC(0.538 ns) + CELL(0.344 ns) = 0.882 ns; Loc. = LC_X45_Y14_N3; Fanout = 2; COMB Node = 'clock:inst|add~446'
        Info: 3: + IC(0.000 ns) + CELL(0.130 ns) = 1.012 ns; Loc. = LC_X45_Y14_N4; Fanout = 2; COMB Node = 'clock:inst|add~441'
        Info: 4: + IC(0.000 ns) + CELL(0.449 ns) = 1.461 ns; Loc. = LC_X45_Y14_N5; Fanout = 5; COMB Node = 'clock:inst|add~429'
        Info: 5: + IC(0.307 ns) + CELL(0.280 ns) = 2.048 ns; Loc. = LC_X45_Y14_N8; Fanout = 2; COMB Node = 'clock:inst|LessThan~545'
        Info: 6: + IC(0.329 ns) + CELL(0.223 ns) = 2.600 ns; Loc. = LC_X45_Y14_N0; Fanout = 12; REG Node = 'clock:inst|count[1]'
        Info: Total cell delay = 1.426 ns ( 54.85 % )
        Info: Total interconnect delay = 1.174 ns ( 45.15 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "clk" to destination register is 3.001 ns
            Info: 1: + IC(0.000 ns) + CELL(0.828 ns) = 0.828 ns; Loc. = PIN_L3; Fanout = 6; CLK Node = 'clk'
            Info: 2: + IC(1.631 ns) + CELL(0.542 ns) = 3.001 ns; Loc. = LC_X45_Y14_N0; Fanout = 12; REG Node = 'clock:inst|count[1]'
            Info: Total cell delay = 1.370 ns ( 45.65 % )
            Info: Total interconnect delay = 1.631 ns ( 54.35 % )
        Info: - Longest clock path from clock "clk" to source register is 3.001 ns
            Info: 1: + IC(0.000 ns) + CELL(0.828 ns) = 0.828 ns; Loc. = PIN_L3; Fanout = 6; CLK Node = 'clk'
            Info: 2: + IC(1.631 ns) + CELL(0.542 ns) = 3.001 ns; Loc. = LC_X46_Y14_N6; Fanout = 14; REG Node = 'clock:inst|count[2]'
            Info: Total cell delay = 1.370 ns ( 45.65 % )
            Info: Total interconnect delay = 1.631 ns ( 54.35 % )
    Info: + Micro clock to output delay of source is 0.156 ns
    Info: + Micro setup delay of destination is 0.010 ns
Info: tco from clock "scan_clk" to destination pin "led[7]" through register "selector:inst4|num[1]" is 9.110 ns
    Info: + Longest clock path from clock "scan_clk" to source register is 2.888 ns
        Info: 1: + IC(0.000 ns) + CELL(0.725 ns) = 0.725 ns; Loc. = PIN_L2; Fanout = 13; CLK Node = 'scan_clk'
        Info: 2: + IC(1.621 ns) + CELL(0.542 ns) = 2.888 ns; Loc. = LC_X47_Y14_N3; Fanout = 8; REG Node = 'selector:inst4|num[1]'
        Info: Total cell delay = 1.267 ns ( 43.87 % )
        Info: Total interconnect delay = 1.621 ns ( 56.13 % )
    Info: + Micro clock to output delay of source is 0.156 ns
    Info: + Longest register to pin delay is 6.066 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X47_Y14_N3; Fanout = 8; REG Node = 'selector:inst4|num[1]'
        Info: 2: + IC(2.012 ns) + CELL(0.280 ns) = 2.292 ns; Loc. = LC_X48_Y2_N8; Fanout = 1; COMB Node = 'selector:inst4|LED[7]~153'
        Info: 3: + IC(1.370 ns) + CELL(2.404 ns) = 6.066 ns; Loc. = PIN_AB4; Fanout = 0; PIN Node = 'led[7]'
        Info: Total cell delay = 2.684 ns ( 44.25 % )
        Info: Total interconnect delay = 3.382 ns ( 55.75 % )
Info: Quartus II Timing Analyzer was successful. 0 errors, 1 warning
    Info: Processing ended: Thu Apr 18 10:11:16 2013
    Info: Elapsed time: 00:00:02


