$date
	Mon Jul  7 18:32:21 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_counter_gidc $end
$var wire 3 ! count [2:0] $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var reg 3 $ count [2:0] $end
$var reg 1 % ctrl $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0%
b0 $
0#
0"
b0 !
$end
#5
1"
#10
0"
#12
1#
#15
b1 !
b1 $
1"
#20
0"
#25
b10 !
b10 $
1"
#30
0"
#35
1%
b11 !
b11 $
1"
#40
0"
#45
b10 !
b10 $
1"
#50
0"
#55
b1 !
b1 $
1"
#60
0"
#65
0%
b0 !
b0 $
1"
#70
0"
#75
b1 !
b1 $
1"
#80
0"
#85
b10 !
b10 $
1"
#90
0"
#95
1%
b11 !
b11 $
1"
#100
0"
#105
b10 !
b10 $
1"
#110
0"
#115
b1 !
b1 $
1"
#120
0"
#125
0%
b0 !
b0 $
1"
#130
0"
#135
b1 !
b1 $
1"
#140
0"
#145
b10 !
b10 $
1"
#150
0"
#155
1%
b11 !
b11 $
1"
#160
0"
#165
b10 !
b10 $
1"
#170
0"
#175
b1 !
b1 $
1"
#180
0"
#185
0%
b0 !
b0 $
1"
#190
0"
#195
b1 !
b1 $
1"
#200
0"
#205
b10 !
b10 $
1"
#210
0"
#215
1%
b11 !
b11 $
1"
#220
0"
#225
b10 !
b10 $
1"
#230
0"
#235
b1 !
b1 $
1"
#240
0"
#245
0%
b0 !
b0 $
1"
#250
0"
#255
b1 !
b1 $
1"
#260
0"
#265
b10 !
b10 $
1"
#270
0"
#275
1%
b11 !
b11 $
1"
#280
0"
#285
b10 !
b10 $
1"
#290
0"
#295
b1 !
b1 $
1"
#300
0"
#305
0%
b0 !
b0 $
1"
#310
0"
#315
b1 !
b1 $
1"
#320
0"
#325
b10 !
b10 $
1"
#330
0"
#335
1%
b11 !
b11 $
1"
#340
0"
#345
b10 !
b10 $
1"
#350
0"
#355
b1 !
b1 $
1"
#360
0"
#365
0%
b0 !
b0 $
1"
#370
0"
#375
b1 !
b1 $
1"
#380
0"
#385
b10 !
b10 $
1"
#390
0"
#395
1%
b11 !
b11 $
1"
#400
0"
#405
b10 !
b10 $
1"
#410
0"
#415
b1 !
b1 $
1"
#420
0"
#425
0%
b0 !
b0 $
1"
#430
0"
#435
b1 !
b1 $
1"
#440
0"
#445
b10 !
b10 $
1"
#450
0"
#455
1%
b11 !
b11 $
1"
#460
0"
#465
b10 !
b10 $
1"
#470
0"
#475
b1 !
b1 $
1"
#480
0"
#485
0%
b0 !
b0 $
1"
#490
0"
#495
b1 !
b1 $
1"
#500
0"
#505
b10 !
b10 $
1"
#510
0"
#512
