/// Auto-generated bit field definitions for TRNG
/// Device: ATSAM3X8E
/// Vendor: Atmel
///
/// DO NOT EDIT - Generated by Alloy Code Generator from CMSIS-SVD

#pragma once

#include <cstdint>
#include "hal/utils/bitfield.hpp"

namespace alloy::hal::atmel::atsam3x8e::atsam3x8e::trng {

using namespace alloy::hal::bitfields;

// ============================================================================
// TRNG Bit Field Definitions
// ============================================================================

/// CR - Control Register
namespace cr {
    /// Enables the TRNG to provide random values
    /// Position: 0, Width: 1
    /// Access: write-only
    using ENABLE = BitField<0, 1>;
    constexpr uint32_t ENABLE_Pos = 0;
    constexpr uint32_t ENABLE_Msk = ENABLE::mask;

    /// Security Key
    /// Position: 8, Width: 24
    /// Access: write-only
    using KEY = BitField<8, 24>;
    constexpr uint32_t KEY_Pos = 8;
    constexpr uint32_t KEY_Msk = KEY::mask;

}  // namespace cr

/// IER - Interrupt Enable Register
namespace ier {
    /// Data Ready Interrupt Enable
    /// Position: 0, Width: 1
    /// Access: write-only
    using DATRDY = BitField<0, 1>;
    constexpr uint32_t DATRDY_Pos = 0;
    constexpr uint32_t DATRDY_Msk = DATRDY::mask;

}  // namespace ier

/// IDR - Interrupt Disable Register
namespace idr {
    /// Data Ready Interrupt Disable
    /// Position: 0, Width: 1
    /// Access: write-only
    using DATRDY = BitField<0, 1>;
    constexpr uint32_t DATRDY_Pos = 0;
    constexpr uint32_t DATRDY_Msk = DATRDY::mask;

}  // namespace idr

/// IMR - Interrupt Mask Register
namespace imr {
    /// Data Ready Interrupt Mask
    /// Position: 0, Width: 1
    /// Access: read-only
    using DATRDY = BitField<0, 1>;
    constexpr uint32_t DATRDY_Pos = 0;
    constexpr uint32_t DATRDY_Msk = DATRDY::mask;

}  // namespace imr

/// ISR - Interrupt Status Register
namespace isr {
    /// Data Ready
    /// Position: 0, Width: 1
    /// Access: read-only
    using DATRDY = BitField<0, 1>;
    constexpr uint32_t DATRDY_Pos = 0;
    constexpr uint32_t DATRDY_Msk = DATRDY::mask;

}  // namespace isr

/// ODATA - Output Data Register
namespace odata {
    /// Output Data
    /// Position: 0, Width: 32
    /// Access: read-only
    using ODATA = BitField<0, 32>;
    constexpr uint32_t ODATA_Pos = 0;
    constexpr uint32_t ODATA_Msk = ODATA::mask;

}  // namespace odata

}  // namespace alloy::hal::atmel::atsam3x8e::atsam3x8e::trng
