{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543203521036 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543203521041 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 25 22:38:40 2018 " "Processing started: Sun Nov 25 22:38:40 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543203521041 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543203521041 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EscapeTheMazeGame -c EscapeTheMazeGame " "Command: quartus_map --read_settings_files=on --write_settings_files=off EscapeTheMazeGame -c EscapeTheMazeGame" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543203521041 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "Display Modules/startRam.qip " "Tcl Script File Display Modules/startRam.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE \"Display Modules/startRam.qip\" " "set_global_assignment -name QIP_FILE \"Display Modules/startRam.qip\"" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1543203521244 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1543203521244 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "Display Modules/gameoverRam.qip " "Tcl Script File Display Modules/gameoverRam.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE \"Display Modules/gameoverRam.qip\" " "set_global_assignment -name QIP_FILE \"Display Modules/gameoverRam.qip\"" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1543203521244 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1543203521244 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "Display Modules/winnerRam.qip " "Tcl Script File Display Modules/winnerRam.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE \"Display Modules/winnerRam.qip\" " "set_global_assignment -name QIP_FILE \"Display Modules/winnerRam.qip\"" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1543203521244 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1543203521244 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543203521857 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543203521858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display modules/winnerram.v 1 1 " "Found 1 design units, including 1 entities, in source file display modules/winnerram.v" { { "Info" "ISGN_ENTITY_NAME" "1 winnerRam " "Found entity 1: winnerRam" {  } { { "Display Modules/winnerRam.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/Display Modules/winnerRam.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543203535721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543203535721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display modules/startram.v 1 1 " "Found 1 design units, including 1 entities, in source file display modules/startram.v" { { "Info" "ISGN_ENTITY_NAME" "1 startRam " "Found entity 1: startRam" {  } { { "Display Modules/startRam.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/Display Modules/startRam.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543203535727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543203535727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display modules/outputspecialbox.v 1 1 " "Found 1 design units, including 1 entities, in source file display modules/outputspecialbox.v" { { "Info" "ISGN_ENTITY_NAME" "1 outputSpecialBox " "Found entity 1: outputSpecialBox" {  } { { "Display Modules/outputSpecialBox.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/Display Modules/outputSpecialBox.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543203535733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543203535733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display modules/outputscreen.v 1 1 " "Found 1 design units, including 1 entities, in source file display modules/outputscreen.v" { { "Info" "ISGN_ENTITY_NAME" "1 outputScreen " "Found entity 1: outputScreen" {  } { { "Display Modules/outputScreen.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/Display Modules/outputScreen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543203535739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543203535739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display modules/gameoverram.v 1 1 " "Found 1 design units, including 1 entities, in source file display modules/gameoverram.v" { { "Info" "ISGN_ENTITY_NAME" "1 gameoverRam " "Found entity 1: gameoverRam" {  } { { "Display Modules/gameoverRam.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/Display Modules/gameoverRam.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543203535745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543203535745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2 keyboard modules/ps2_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2 keyboard modules/ps2_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Controller " "Found entity 1: PS2_Controller" {  } { { "PS2 Keyboard Modules/PS2_Controller.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/PS2 Keyboard Modules/PS2_Controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543203535751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543203535751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2 keyboard modules/hexadecimal_to_seven_segment.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2 keyboard modules/hexadecimal_to_seven_segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 Hexadecimal_To_Seven_Segment " "Found entity 1: Hexadecimal_To_Seven_Segment" {  } { { "PS2 Keyboard Modules/Hexadecimal_To_Seven_Segment.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/PS2 Keyboard Modules/Hexadecimal_To_Seven_Segment.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543203535756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543203535756 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "Altera_UP_PS2_Data_In Altera_UP_PS2_Data_In.v(27) " "Verilog Module Declaration warning at Altera_UP_PS2_Data_In.v(27): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"Altera_UP_PS2_Data_In\"" {  } { { "PS2 Keyboard Modules/Altera_UP_PS2_Data_In.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/PS2 Keyboard Modules/Altera_UP_PS2_Data_In.v" 27 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543203535760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2 keyboard modules/altera_up_ps2_data_in.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2 keyboard modules/altera_up_ps2_data_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Data_In " "Found entity 1: Altera_UP_PS2_Data_In" {  } { { "PS2 Keyboard Modules/Altera_UP_PS2_Data_In.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/PS2 Keyboard Modules/Altera_UP_PS2_Data_In.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543203535762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543203535762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ps2 keyboard modules/altera_up_ps2_command_out.v 1 1 " "Found 1 design units, including 1 entities, in source file ps2 keyboard modules/altera_up_ps2_command_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Command_Out " "Found entity 1: Altera_UP_PS2_Command_Out" {  } { { "PS2 Keyboard Modules/Altera_UP_PS2_Command_Out.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/PS2 Keyboard Modules/Altera_UP_PS2_Command_Out.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543203535768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543203535768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game logic modules/positiondatapath.v 1 1 " "Found 1 design units, including 1 entities, in source file game logic modules/positiondatapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 positionDatapath " "Found entity 1: positionDatapath" {  } { { "Game Logic Modules/positionDatapath.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/Game Logic Modules/positionDatapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543203535774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543203535774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game logic modules/positioncontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file game logic modules/positioncontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 positionControl " "Found entity 1: positionControl" {  } { { "Game Logic Modules/positionControl.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/Game Logic Modules/positionControl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543203535780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543203535780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game logic modules/movescounter.v 1 1 " "Found 1 design units, including 1 entities, in source file game logic modules/movescounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 movesCounter " "Found entity 1: movesCounter" {  } { { "Game Logic Modules/movesCounter.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/Game Logic Modules/movesCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543203535786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543203535786 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "legalControl.v(102) " "Verilog HDL information at legalControl.v(102): always construct contains both blocking and non-blocking assignments" {  } { { "Game Logic Modules/legalControl.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/Game Logic Modules/legalControl.v" 102 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1543203535791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game logic modules/legalcontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file game logic modules/legalcontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 legalControl " "Found entity 1: legalControl" {  } { { "Game Logic Modules/legalControl.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/Game Logic Modules/legalControl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543203535793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543203535793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game logic modules/handshake.v 1 1 " "Found 1 design units, including 1 entities, in source file game logic modules/handshake.v" { { "Info" "ISGN_ENTITY_NAME" "1 handshake " "Found entity 1: handshake" {  } { { "Game Logic Modules/handshake.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/Game Logic Modules/handshake.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543203535799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543203535799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game logic modules/gameduration.v 3 3 " "Found 3 design units, including 3 entities, in source file game logic modules/gameduration.v" { { "Info" "ISGN_ENTITY_NAME" "1 countTime " "Found entity 1: countTime" {  } { { "Game Logic Modules/gameDuration.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/Game Logic Modules/gameDuration.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543203535807 ""} { "Info" "ISGN_ENTITY_NAME" "2 delay1Hz " "Found entity 2: delay1Hz" {  } { { "Game Logic Modules/gameDuration.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/Game Logic Modules/gameDuration.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543203535807 ""} { "Info" "ISGN_ENTITY_NAME" "3 gameDuration " "Found entity 3: gameDuration" {  } { { "Game Logic Modules/gameDuration.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/Game Logic Modules/gameDuration.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543203535807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543203535807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game logic modules/gamedifficulty.v 1 1 " "Found 1 design units, including 1 entities, in source file game logic modules/gamedifficulty.v" { { "Info" "ISGN_ENTITY_NAME" "1 gameDifficulty " "Found entity 1: gameDifficulty" {  } { { "Game Logic Modules/gameDifficulty.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/Game Logic Modules/gameDifficulty.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543203535813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543203535813 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Game Logic Modules/delay1Hz.v " "Can't analyze file -- file Game Logic Modules/delay1Hz.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1543203535818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display modules/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file display modules/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "Display Modules/vga_pll.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/Display Modules/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543203535824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543203535824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display modules/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file display modules/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "Display Modules/vga_controller.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/Display Modules/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543203535830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543203535830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display modules/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file display modules/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "Display Modules/vga_address_translator.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/Display Modules/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543203535835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543203535835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display modules/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file display modules/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "Display Modules/vga_adapter.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/Display Modules/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543203535842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543203535842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display modules/user1ram.v 1 1 " "Found 1 design units, including 1 entities, in source file display modules/user1ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 user1Ram " "Found entity 1: user1Ram" {  } { { "Display Modules/user1Ram.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/Display Modules/user1Ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543203535851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543203535851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display modules/maze3ram.v 1 1 " "Found 1 design units, including 1 entities, in source file display modules/maze3ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 maze3Ram " "Found entity 1: maze3Ram" {  } { { "Display Modules/maze3Ram.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/Display Modules/maze3Ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543203535857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543203535857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display modules/maze2ram.v 1 1 " "Found 1 design units, including 1 entities, in source file display modules/maze2ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 maze2Ram " "Found entity 1: maze2Ram" {  } { { "Display Modules/maze2Ram.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/Display Modules/maze2Ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543203535867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543203535867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display modules/maze1ram.v 1 1 " "Found 1 design units, including 1 entities, in source file display modules/maze1ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 maze1Ram " "Found entity 1: maze1Ram" {  } { { "Display Modules/maze1Ram.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/Display Modules/maze1Ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543203535874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543203535874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display modules/maze_position_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file display modules/maze_position_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 maze_position_counter " "Found entity 1: maze_position_counter" {  } { { "Display Modules/maze_position_counter.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/Display Modules/maze_position_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543203535881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543203535881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display modules/exittileram.v 1 1 " "Found 1 design units, including 1 entities, in source file display modules/exittileram.v" { { "Info" "ISGN_ENTITY_NAME" "1 exitTileRam " "Found entity 1: exitTileRam" {  } { { "Display Modules/exitTileRam.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/Display Modules/exitTileRam.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543203535888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543203535888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display modules/eraseoldbox.v 1 1 " "Found 1 design units, including 1 entities, in source file display modules/eraseoldbox.v" { { "Info" "ISGN_ENTITY_NAME" "1 eraseOldBox " "Found entity 1: eraseOldBox" {  } { { "Display Modules/eraseOldBox.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/Display Modules/eraseOldBox.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543203535894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543203535894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "escapethemazegame.v 1 1 " "Found 1 design units, including 1 entities, in source file escapethemazegame.v" { { "Info" "ISGN_ENTITY_NAME" "1 EscapeTheMazeGame " "Found entity 1: EscapeTheMazeGame" {  } { { "EscapeTheMazeGame.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/EscapeTheMazeGame.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543203535901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543203535901 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "externalReset EscapeTheMazeGame.v(335) " "Verilog HDL Implicit Net warning at EscapeTheMazeGame.v(335): created implicit net for \"externalReset\"" {  } { { "EscapeTheMazeGame.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/EscapeTheMazeGame.v" 335 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543203535902 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "EscapeTheMazeGame " "Elaborating entity \"EscapeTheMazeGame\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543203536145 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "gameWon EscapeTheMazeGame.v(68) " "Verilog HDL warning at EscapeTheMazeGame.v(68): object gameWon used but never assigned" {  } { { "EscapeTheMazeGame.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/EscapeTheMazeGame.v" 68 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1543203536146 "|EscapeTheMazeGame"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "gameOver EscapeTheMazeGame.v(68) " "Verilog HDL warning at EscapeTheMazeGame.v(68): object gameOver used but never assigned" {  } { { "EscapeTheMazeGame.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/EscapeTheMazeGame.v" 68 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1543203536146 "|EscapeTheMazeGame"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "last_data_received EscapeTheMazeGame.v(73) " "Verilog HDL or VHDL warning at EscapeTheMazeGame.v(73): object \"last_data_received\" assigned a value but never read" {  } { { "EscapeTheMazeGame.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/EscapeTheMazeGame.v" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1543203536146 "|EscapeTheMazeGame"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "itemType EscapeTheMazeGame.v(143) " "Verilog HDL Always Construct warning at EscapeTheMazeGame.v(143): inferring latch(es) for variable \"itemType\", which holds its previous value in one or more paths through the always construct" {  } { { "EscapeTheMazeGame.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/EscapeTheMazeGame.v" 143 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1543203536147 "|EscapeTheMazeGame"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x EscapeTheMazeGame.v(231) " "Verilog HDL Always Construct warning at EscapeTheMazeGame.v(231): inferring latch(es) for variable \"x\", which holds its previous value in one or more paths through the always construct" {  } { { "EscapeTheMazeGame.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/EscapeTheMazeGame.v" 231 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1543203536148 "|EscapeTheMazeGame"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "y EscapeTheMazeGame.v(231) " "Verilog HDL Always Construct warning at EscapeTheMazeGame.v(231): inferring latch(es) for variable \"y\", which holds its previous value in one or more paths through the always construct" {  } { { "EscapeTheMazeGame.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/EscapeTheMazeGame.v" 231 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1543203536148 "|EscapeTheMazeGame"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "colour EscapeTheMazeGame.v(256) " "Verilog HDL Always Construct warning at EscapeTheMazeGame.v(256): inferring latch(es) for variable \"colour\", which holds its previous value in one or more paths through the always construct" {  } { { "EscapeTheMazeGame.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/EscapeTheMazeGame.v" 256 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1543203536149 "|EscapeTheMazeGame"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "gameWon 0 EscapeTheMazeGame.v(68) " "Net \"gameWon\" at EscapeTheMazeGame.v(68) has no driver or initial value, using a default initial value '0'" {  } { { "EscapeTheMazeGame.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/EscapeTheMazeGame.v" 68 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1543203536151 "|EscapeTheMazeGame"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "gameOver 0 EscapeTheMazeGame.v(68) " "Net \"gameOver\" at EscapeTheMazeGame.v(68) has no driver or initial value, using a default initial value '0'" {  } { { "EscapeTheMazeGame.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/EscapeTheMazeGame.v" 68 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1543203536151 "|EscapeTheMazeGame"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour\[0\] EscapeTheMazeGame.v(256) " "Inferred latch for \"colour\[0\]\" at EscapeTheMazeGame.v(256)" {  } { { "EscapeTheMazeGame.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/EscapeTheMazeGame.v" 256 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543203536151 "|EscapeTheMazeGame"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour\[1\] EscapeTheMazeGame.v(256) " "Inferred latch for \"colour\[1\]\" at EscapeTheMazeGame.v(256)" {  } { { "EscapeTheMazeGame.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/EscapeTheMazeGame.v" 256 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543203536151 "|EscapeTheMazeGame"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour\[2\] EscapeTheMazeGame.v(256) " "Inferred latch for \"colour\[2\]\" at EscapeTheMazeGame.v(256)" {  } { { "EscapeTheMazeGame.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/EscapeTheMazeGame.v" 256 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543203536151 "|EscapeTheMazeGame"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[0\] EscapeTheMazeGame.v(231) " "Inferred latch for \"y\[0\]\" at EscapeTheMazeGame.v(231)" {  } { { "EscapeTheMazeGame.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/EscapeTheMazeGame.v" 231 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543203536151 "|EscapeTheMazeGame"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[1\] EscapeTheMazeGame.v(231) " "Inferred latch for \"y\[1\]\" at EscapeTheMazeGame.v(231)" {  } { { "EscapeTheMazeGame.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/EscapeTheMazeGame.v" 231 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543203536152 "|EscapeTheMazeGame"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[2\] EscapeTheMazeGame.v(231) " "Inferred latch for \"y\[2\]\" at EscapeTheMazeGame.v(231)" {  } { { "EscapeTheMazeGame.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/EscapeTheMazeGame.v" 231 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543203536152 "|EscapeTheMazeGame"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[3\] EscapeTheMazeGame.v(231) " "Inferred latch for \"y\[3\]\" at EscapeTheMazeGame.v(231)" {  } { { "EscapeTheMazeGame.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/EscapeTheMazeGame.v" 231 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543203536152 "|EscapeTheMazeGame"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[4\] EscapeTheMazeGame.v(231) " "Inferred latch for \"y\[4\]\" at EscapeTheMazeGame.v(231)" {  } { { "EscapeTheMazeGame.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/EscapeTheMazeGame.v" 231 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543203536152 "|EscapeTheMazeGame"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[5\] EscapeTheMazeGame.v(231) " "Inferred latch for \"y\[5\]\" at EscapeTheMazeGame.v(231)" {  } { { "EscapeTheMazeGame.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/EscapeTheMazeGame.v" 231 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543203536152 "|EscapeTheMazeGame"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[6\] EscapeTheMazeGame.v(231) " "Inferred latch for \"y\[6\]\" at EscapeTheMazeGame.v(231)" {  } { { "EscapeTheMazeGame.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/EscapeTheMazeGame.v" 231 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543203536152 "|EscapeTheMazeGame"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[7\] EscapeTheMazeGame.v(231) " "Inferred latch for \"y\[7\]\" at EscapeTheMazeGame.v(231)" {  } { { "EscapeTheMazeGame.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/EscapeTheMazeGame.v" 231 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543203536152 "|EscapeTheMazeGame"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "y\[8\] EscapeTheMazeGame.v(231) " "Inferred latch for \"y\[8\]\" at EscapeTheMazeGame.v(231)" {  } { { "EscapeTheMazeGame.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/EscapeTheMazeGame.v" 231 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543203536152 "|EscapeTheMazeGame"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[0\] EscapeTheMazeGame.v(231) " "Inferred latch for \"x\[0\]\" at EscapeTheMazeGame.v(231)" {  } { { "EscapeTheMazeGame.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/EscapeTheMazeGame.v" 231 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543203536152 "|EscapeTheMazeGame"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[1\] EscapeTheMazeGame.v(231) " "Inferred latch for \"x\[1\]\" at EscapeTheMazeGame.v(231)" {  } { { "EscapeTheMazeGame.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/EscapeTheMazeGame.v" 231 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543203536152 "|EscapeTheMazeGame"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[2\] EscapeTheMazeGame.v(231) " "Inferred latch for \"x\[2\]\" at EscapeTheMazeGame.v(231)" {  } { { "EscapeTheMazeGame.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/EscapeTheMazeGame.v" 231 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543203536152 "|EscapeTheMazeGame"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[3\] EscapeTheMazeGame.v(231) " "Inferred latch for \"x\[3\]\" at EscapeTheMazeGame.v(231)" {  } { { "EscapeTheMazeGame.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/EscapeTheMazeGame.v" 231 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543203536152 "|EscapeTheMazeGame"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[4\] EscapeTheMazeGame.v(231) " "Inferred latch for \"x\[4\]\" at EscapeTheMazeGame.v(231)" {  } { { "EscapeTheMazeGame.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/EscapeTheMazeGame.v" 231 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543203536153 "|EscapeTheMazeGame"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[5\] EscapeTheMazeGame.v(231) " "Inferred latch for \"x\[5\]\" at EscapeTheMazeGame.v(231)" {  } { { "EscapeTheMazeGame.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/EscapeTheMazeGame.v" 231 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543203536153 "|EscapeTheMazeGame"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[6\] EscapeTheMazeGame.v(231) " "Inferred latch for \"x\[6\]\" at EscapeTheMazeGame.v(231)" {  } { { "EscapeTheMazeGame.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/EscapeTheMazeGame.v" 231 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543203536153 "|EscapeTheMazeGame"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[7\] EscapeTheMazeGame.v(231) " "Inferred latch for \"x\[7\]\" at EscapeTheMazeGame.v(231)" {  } { { "EscapeTheMazeGame.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/EscapeTheMazeGame.v" 231 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543203536153 "|EscapeTheMazeGame"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x\[8\] EscapeTheMazeGame.v(231) " "Inferred latch for \"x\[8\]\" at EscapeTheMazeGame.v(231)" {  } { { "EscapeTheMazeGame.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/EscapeTheMazeGame.v" 231 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543203536153 "|EscapeTheMazeGame"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "itemType\[0\] EscapeTheMazeGame.v(143) " "Inferred latch for \"itemType\[0\]\" at EscapeTheMazeGame.v(143)" {  } { { "EscapeTheMazeGame.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/EscapeTheMazeGame.v" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543203536153 "|EscapeTheMazeGame"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "itemType\[1\] EscapeTheMazeGame.v(143) " "Inferred latch for \"itemType\[1\]\" at EscapeTheMazeGame.v(143)" {  } { { "EscapeTheMazeGame.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/EscapeTheMazeGame.v" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543203536153 "|EscapeTheMazeGame"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "itemType\[2\] EscapeTheMazeGame.v(143) " "Inferred latch for \"itemType\[2\]\" at EscapeTheMazeGame.v(143)" {  } { { "EscapeTheMazeGame.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/EscapeTheMazeGame.v" 143 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543203536153 "|EscapeTheMazeGame"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:VGA " "Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:VGA\"" {  } { { "EscapeTheMazeGame.v" "VGA" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/EscapeTheMazeGame.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543203536187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga_adapter:VGA\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "Display Modules/vga_adapter.v" "user_input_translator" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/Display Modules/vga_adapter.v" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543203536190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "Display Modules/vga_adapter.v" "VideoMemory" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/Display Modules/vga_adapter.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543203536265 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "Display Modules/vga_adapter.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/Display Modules/vga_adapter.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543203536266 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|altsyncram:VideoMemory " "Instantiated megafunction \"vga_adapter:VGA\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203536266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 3 " "Parameter \"WIDTH_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203536266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203536266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203536266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 17 " "Parameter \"WIDTHAD_A\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203536266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 76800 " "Parameter \"NUMWORDS_A\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203536266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 17 " "Parameter \"WIDTHAD_B\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203536266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 76800 " "Parameter \"NUMWORDS_B\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203536266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203536266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203536266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203536266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203536266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203536266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203536266 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE background.mif " "Parameter \"INIT_FILE\" = \"background.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203536266 ""}  } { { "Display Modules/vga_adapter.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/Display Modules/vga_adapter.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543203536266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fom1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fom1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fom1 " "Found entity 1: altsyncram_fom1" {  } { { "db/altsyncram_fom1.tdf" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/db/altsyncram_fom1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543203536339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543203536339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fom1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_fom1:auto_generated " "Elaborating entity \"altsyncram_fom1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_fom1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543203536341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_nma.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_nma.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_nma " "Found entity 1: decode_nma" {  } { { "db/decode_nma.tdf" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/db/decode_nma.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543203536404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543203536404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_nma vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_fom1:auto_generated\|decode_nma:decode2 " "Elaborating entity \"decode_nma\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_fom1:auto_generated\|decode_nma:decode2\"" {  } { { "db/altsyncram_fom1.tdf" "decode2" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/db/altsyncram_fom1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543203536407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_g2a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_g2a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_g2a " "Found entity 1: decode_g2a" {  } { { "db/decode_g2a.tdf" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/db/decode_g2a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543203536461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543203536461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_g2a vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_fom1:auto_generated\|decode_g2a:rden_decode_b " "Elaborating entity \"decode_g2a\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_fom1:auto_generated\|decode_g2a:rden_decode_b\"" {  } { { "db/altsyncram_fom1.tdf" "rden_decode_b" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/db/altsyncram_fom1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543203536464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_2hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_2hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2hb " "Found entity 1: mux_2hb" {  } { { "db/mux_2hb.tdf" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/db/mux_2hb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543203536528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543203536528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2hb vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_fom1:auto_generated\|mux_2hb:mux3 " "Elaborating entity \"mux_2hb\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_fom1:auto_generated\|mux_2hb:mux3\"" {  } { { "db/altsyncram_fom1.tdf" "mux3" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/db/altsyncram_fom1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543203536531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_adapter:VGA\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "Display Modules/vga_adapter.v" "mypll" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/Display Modules/vga_adapter.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543203536561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "Display Modules/vga_pll.v" "altpll_component" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/Display Modules/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543203536619 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "Display Modules/vga_pll.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/Display Modules/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543203536621 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203536621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203536621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203536621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203536621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203536621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203536621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203536621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203536621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203536621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203536621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203536621 ""}  } { { "Display Modules/vga_pll.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/Display Modules/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543203536621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_80u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_80u " "Found entity 1: altpll_80u" {  } { { "db/altpll_80u.tdf" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/db/altpll_80u.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543203536682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543203536682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_80u vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated " "Elaborating entity \"altpll_80u\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543203536684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_adapter:VGA\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"vga_adapter:VGA\|vga_controller:controller\"" {  } { { "Display Modules/vga_adapter.v" "controller" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/Display Modules/vga_adapter.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543203536695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maze_position_counter maze_position_counter:maze_run_thru " "Elaborating entity \"maze_position_counter\" for hierarchy \"maze_position_counter:maze_run_thru\"" {  } { { "EscapeTheMazeGame.v" "maze_run_thru" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/EscapeTheMazeGame.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543203536701 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 maze_position_counter.v(29) " "Verilog HDL assignment warning at maze_position_counter.v(29): truncated value with size 32 to match size of target (5)" {  } { { "Display Modules/maze_position_counter.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/Display Modules/maze_position_counter.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543203536702 "|EscapeTheMazeGame|maze_position_counter:maze_run_thru"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 maze_position_counter.v(33) " "Verilog HDL assignment warning at maze_position_counter.v(33): truncated value with size 32 to match size of target (5)" {  } { { "Display Modules/maze_position_counter.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/Display Modules/maze_position_counter.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543203536702 "|EscapeTheMazeGame|maze_position_counter:maze_run_thru"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 maze_position_counter.v(57) " "Verilog HDL assignment warning at maze_position_counter.v(57): truncated value with size 32 to match size of target (10)" {  } { { "Display Modules/maze_position_counter.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/Display Modules/maze_position_counter.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543203536702 "|EscapeTheMazeGame|maze_position_counter:maze_run_thru"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 maze_position_counter.v(65) " "Verilog HDL assignment warning at maze_position_counter.v(65): truncated value with size 5 to match size of target (4)" {  } { { "Display Modules/maze_position_counter.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/Display Modules/maze_position_counter.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543203536702 "|EscapeTheMazeGame|maze_position_counter:maze_run_thru"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 maze_position_counter.v(66) " "Verilog HDL assignment warning at maze_position_counter.v(66): truncated value with size 5 to match size of target (4)" {  } { { "Display Modules/maze_position_counter.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/Display Modules/maze_position_counter.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543203536702 "|EscapeTheMazeGame|maze_position_counter:maze_run_thru"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 maze_position_counter.v(76) " "Verilog HDL assignment warning at maze_position_counter.v(76): truncated value with size 5 to match size of target (4)" {  } { { "Display Modules/maze_position_counter.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/Display Modules/maze_position_counter.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543203536703 "|EscapeTheMazeGame|maze_position_counter:maze_run_thru"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 maze_position_counter.v(77) " "Verilog HDL assignment warning at maze_position_counter.v(77): truncated value with size 32 to match size of target (4)" {  } { { "Display Modules/maze_position_counter.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/Display Modules/maze_position_counter.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543203536703 "|EscapeTheMazeGame|maze_position_counter:maze_run_thru"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 maze_position_counter.v(81) " "Verilog HDL assignment warning at maze_position_counter.v(81): truncated value with size 32 to match size of target (4)" {  } { { "Display Modules/maze_position_counter.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/Display Modules/maze_position_counter.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543203536703 "|EscapeTheMazeGame|maze_position_counter:maze_run_thru"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 maze_position_counter.v(86) " "Verilog HDL assignment warning at maze_position_counter.v(86): truncated value with size 5 to match size of target (4)" {  } { { "Display Modules/maze_position_counter.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/Display Modules/maze_position_counter.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543203536703 "|EscapeTheMazeGame|maze_position_counter:maze_run_thru"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 maze_position_counter.v(98) " "Verilog HDL assignment warning at maze_position_counter.v(98): truncated value with size 32 to match size of target (9)" {  } { { "Display Modules/maze_position_counter.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/Display Modules/maze_position_counter.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543203536703 "|EscapeTheMazeGame|maze_position_counter:maze_run_thru"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 maze_position_counter.v(99) " "Verilog HDL assignment warning at maze_position_counter.v(99): truncated value with size 32 to match size of target (9)" {  } { { "Display Modules/maze_position_counter.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/Display Modules/maze_position_counter.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543203536703 "|EscapeTheMazeGame|maze_position_counter:maze_run_thru"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maze1Ram maze1Ram:mazeHard " "Elaborating entity \"maze1Ram\" for hierarchy \"maze1Ram:mazeHard\"" {  } { { "EscapeTheMazeGame.v" "mazeHard" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/EscapeTheMazeGame.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543203536705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram maze1Ram:mazeHard\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"maze1Ram:mazeHard\|altsyncram:altsyncram_component\"" {  } { { "Display Modules/maze1Ram.v" "altsyncram_component" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/Display Modules/maze1Ram.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543203536721 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "maze1Ram:mazeHard\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"maze1Ram:mazeHard\|altsyncram:altsyncram_component\"" {  } { { "Display Modules/maze1Ram.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/Display Modules/maze1Ram.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543203536722 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "maze1Ram:mazeHard\|altsyncram:altsyncram_component " "Instantiated megafunction \"maze1Ram:mazeHard\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203536722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203536722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file maze1.mif " "Parameter \"init_file\" = \"maze1.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203536722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203536722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203536722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203536722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203536722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203536722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203536722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203536722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203536722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203536722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203536722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 3 " "Parameter \"width_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203536722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203536722 ""}  } { { "Display Modules/maze1Ram.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/Display Modules/maze1Ram.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543203536722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1bo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1bo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1bo1 " "Found entity 1: altsyncram_1bo1" {  } { { "db/altsyncram_1bo1.tdf" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/db/altsyncram_1bo1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543203536784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543203536784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1bo1 maze1Ram:mazeHard\|altsyncram:altsyncram_component\|altsyncram_1bo1:auto_generated " "Elaborating entity \"altsyncram_1bo1\" for hierarchy \"maze1Ram:mazeHard\|altsyncram:altsyncram_component\|altsyncram_1bo1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543203536786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maze2Ram maze2Ram:mazeCrazy " "Elaborating entity \"maze2Ram\" for hierarchy \"maze2Ram:mazeCrazy\"" {  } { { "EscapeTheMazeGame.v" "mazeCrazy" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/EscapeTheMazeGame.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543203536802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram maze2Ram:mazeCrazy\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"maze2Ram:mazeCrazy\|altsyncram:altsyncram_component\"" {  } { { "Display Modules/maze2Ram.v" "altsyncram_component" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/Display Modules/maze2Ram.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543203536814 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "maze2Ram:mazeCrazy\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"maze2Ram:mazeCrazy\|altsyncram:altsyncram_component\"" {  } { { "Display Modules/maze2Ram.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/Display Modules/maze2Ram.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543203536816 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "maze2Ram:mazeCrazy\|altsyncram:altsyncram_component " "Instantiated megafunction \"maze2Ram:mazeCrazy\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203536816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203536816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../maze2.mif " "Parameter \"init_file\" = \"../maze2.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203536816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203536816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203536816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203536816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203536816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203536816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203536816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203536816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203536816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203536816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203536816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 3 " "Parameter \"width_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203536816 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203536816 ""}  } { { "Display Modules/maze2Ram.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/Display Modules/maze2Ram.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543203536816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dfo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dfo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dfo1 " "Found entity 1: altsyncram_dfo1" {  } { { "db/altsyncram_dfo1.tdf" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/db/altsyncram_dfo1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543203536876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543203536876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dfo1 maze2Ram:mazeCrazy\|altsyncram:altsyncram_component\|altsyncram_dfo1:auto_generated " "Elaborating entity \"altsyncram_dfo1\" for hierarchy \"maze2Ram:mazeCrazy\|altsyncram:altsyncram_component\|altsyncram_dfo1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543203536878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maze3Ram maze3Ram:mazeEasy " "Elaborating entity \"maze3Ram\" for hierarchy \"maze3Ram:mazeEasy\"" {  } { { "EscapeTheMazeGame.v" "mazeEasy" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/EscapeTheMazeGame.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543203536892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram maze3Ram:mazeEasy\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"maze3Ram:mazeEasy\|altsyncram:altsyncram_component\"" {  } { { "Display Modules/maze3Ram.v" "altsyncram_component" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/Display Modules/maze3Ram.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543203536906 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "maze3Ram:mazeEasy\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"maze3Ram:mazeEasy\|altsyncram:altsyncram_component\"" {  } { { "Display Modules/maze3Ram.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/Display Modules/maze3Ram.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543203536907 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "maze3Ram:mazeEasy\|altsyncram:altsyncram_component " "Instantiated megafunction \"maze3Ram:mazeEasy\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203536908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203536908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../maze3.mif " "Parameter \"init_file\" = \"../maze3.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203536908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203536908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203536908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203536908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203536908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203536908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203536908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203536908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203536908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203536908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203536908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 3 " "Parameter \"width_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203536908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203536908 ""}  } { { "Display Modules/maze3Ram.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/Display Modules/maze3Ram.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543203536908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_efo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_efo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_efo1 " "Found entity 1: altsyncram_efo1" {  } { { "db/altsyncram_efo1.tdf" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/db/altsyncram_efo1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543203536970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543203536970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_efo1 maze3Ram:mazeEasy\|altsyncram:altsyncram_component\|altsyncram_efo1:auto_generated " "Elaborating entity \"altsyncram_efo1\" for hierarchy \"maze3Ram:mazeEasy\|altsyncram:altsyncram_component\|altsyncram_efo1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543203536972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "eraseOldBox eraseOldBox:erase1 " "Elaborating entity \"eraseOldBox\" for hierarchy \"eraseOldBox:erase1\"" {  } { { "EscapeTheMazeGame.v" "erase1" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/EscapeTheMazeGame.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543203536985 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 eraseOldBox.v(21) " "Verilog HDL assignment warning at eraseOldBox.v(21): truncated value with size 32 to match size of target (7)" {  } { { "Display Modules/eraseOldBox.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/Display Modules/eraseOldBox.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543203536986 "|EscapeTheMazeGame|eraseOldBox:erase1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 eraseOldBox.v(48) " "Verilog HDL assignment warning at eraseOldBox.v(48): truncated value with size 32 to match size of target (4)" {  } { { "Display Modules/eraseOldBox.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/Display Modules/eraseOldBox.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543203536986 "|EscapeTheMazeGame|eraseOldBox:erase1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 eraseOldBox.v(52) " "Verilog HDL assignment warning at eraseOldBox.v(52): truncated value with size 32 to match size of target (4)" {  } { { "Display Modules/eraseOldBox.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/Display Modules/eraseOldBox.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543203536986 "|EscapeTheMazeGame|eraseOldBox:erase1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 eraseOldBox.v(69) " "Verilog HDL assignment warning at eraseOldBox.v(69): truncated value with size 32 to match size of target (9)" {  } { { "Display Modules/eraseOldBox.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/Display Modules/eraseOldBox.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543203536987 "|EscapeTheMazeGame|eraseOldBox:erase1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 eraseOldBox.v(70) " "Verilog HDL assignment warning at eraseOldBox.v(70): truncated value with size 32 to match size of target (9)" {  } { { "Display Modules/eraseOldBox.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/Display Modules/eraseOldBox.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543203536987 "|EscapeTheMazeGame|eraseOldBox:erase1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "user1Ram eraseOldBox:erase1\|user1Ram:player " "Elaborating entity \"user1Ram\" for hierarchy \"eraseOldBox:erase1\|user1Ram:player\"" {  } { { "Display Modules/eraseOldBox.v" "player" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/Display Modules/eraseOldBox.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543203536989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram eraseOldBox:erase1\|user1Ram:player\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"eraseOldBox:erase1\|user1Ram:player\|altsyncram:altsyncram_component\"" {  } { { "Display Modules/user1Ram.v" "altsyncram_component" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/Display Modules/user1Ram.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543203537001 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "eraseOldBox:erase1\|user1Ram:player\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"eraseOldBox:erase1\|user1Ram:player\|altsyncram:altsyncram_component\"" {  } { { "Display Modules/user1Ram.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/Display Modules/user1Ram.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543203537002 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "eraseOldBox:erase1\|user1Ram:player\|altsyncram:altsyncram_component " "Instantiated megafunction \"eraseOldBox:erase1\|user1Ram:player\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203537002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203537002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file player1.mif " "Parameter \"init_file\" = \"player1.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203537002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203537002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203537002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203537002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203537002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203537002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203537002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203537002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203537002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203537002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203537002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 3 " "Parameter \"width_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203537002 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203537002 ""}  } { { "Display Modules/user1Ram.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/Display Modules/user1Ram.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543203537002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bfo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bfo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bfo1 " "Found entity 1: altsyncram_bfo1" {  } { { "db/altsyncram_bfo1.tdf" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/db/altsyncram_bfo1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543203537070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543203537070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bfo1 eraseOldBox:erase1\|user1Ram:player\|altsyncram:altsyncram_component\|altsyncram_bfo1:auto_generated " "Elaborating entity \"altsyncram_bfo1\" for hierarchy \"eraseOldBox:erase1\|user1Ram:player\|altsyncram:altsyncram_component\|altsyncram_bfo1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543203537073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "outputScreen outputScreen:draw2 " "Elaborating entity \"outputScreen\" for hierarchy \"outputScreen:draw2\"" {  } { { "EscapeTheMazeGame.v" "draw2" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/EscapeTheMazeGame.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543203537117 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 outputScreen.v(20) " "Verilog HDL assignment warning at outputScreen.v(20): truncated value with size 32 to match size of target (16)" {  } { { "Display Modules/outputScreen.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/Display Modules/outputScreen.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543203537119 "|EscapeTheMazeGame|outputScreen:draw2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "colour outputScreen.v(48) " "Verilog HDL Always Construct warning at outputScreen.v(48): inferring latch(es) for variable \"colour\", which holds its previous value in one or more paths through the always construct" {  } { { "Display Modules/outputScreen.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/Display Modules/outputScreen.v" 48 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1543203537119 "|EscapeTheMazeGame|outputScreen:draw2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 outputScreen.v(72) " "Verilog HDL assignment warning at outputScreen.v(72): truncated value with size 32 to match size of target (8)" {  } { { "Display Modules/outputScreen.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/Display Modules/outputScreen.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543203537119 "|EscapeTheMazeGame|outputScreen:draw2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 outputScreen.v(76) " "Verilog HDL assignment warning at outputScreen.v(76): truncated value with size 32 to match size of target (8)" {  } { { "Display Modules/outputScreen.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/Display Modules/outputScreen.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543203537119 "|EscapeTheMazeGame|outputScreen:draw2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour\[0\] outputScreen.v(48) " "Inferred latch for \"colour\[0\]\" at outputScreen.v(48)" {  } { { "Display Modules/outputScreen.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/Display Modules/outputScreen.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543203537119 "|EscapeTheMazeGame|outputScreen:draw2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour\[1\] outputScreen.v(48) " "Inferred latch for \"colour\[1\]\" at outputScreen.v(48)" {  } { { "Display Modules/outputScreen.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/Display Modules/outputScreen.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543203537119 "|EscapeTheMazeGame|outputScreen:draw2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "colour\[2\] outputScreen.v(48) " "Inferred latch for \"colour\[2\]\" at outputScreen.v(48)" {  } { { "Display Modules/outputScreen.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/Display Modules/outputScreen.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543203537119 "|EscapeTheMazeGame|outputScreen:draw2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "startRam outputScreen:draw2\|startRam:player " "Elaborating entity \"startRam\" for hierarchy \"outputScreen:draw2\|startRam:player\"" {  } { { "Display Modules/outputScreen.v" "player" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/Display Modules/outputScreen.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543203537120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram outputScreen:draw2\|startRam:player\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"outputScreen:draw2\|startRam:player\|altsyncram:altsyncram_component\"" {  } { { "Display Modules/startRam.v" "altsyncram_component" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/Display Modules/startRam.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543203537131 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "outputScreen:draw2\|startRam:player\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"outputScreen:draw2\|startRam:player\|altsyncram:altsyncram_component\"" {  } { { "Display Modules/startRam.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/Display Modules/startRam.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543203537133 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "outputScreen:draw2\|startRam:player\|altsyncram:altsyncram_component " "Instantiated megafunction \"outputScreen:draw2\|startRam:player\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203537133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203537133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../Display Modules/startscreen.mif " "Parameter \"init_file\" = \"../Display Modules/startscreen.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203537133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203537133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203537133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203537133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203537133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203537133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203537133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203537133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203537133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203537133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203537133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 3 " "Parameter \"width_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203537133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203537133 ""}  } { { "Display Modules/startRam.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/Display Modules/startRam.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543203537133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2qq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2qq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2qq1 " "Found entity 1: altsyncram_2qq1" {  } { { "db/altsyncram_2qq1.tdf" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/db/altsyncram_2qq1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543203537208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543203537208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2qq1 outputScreen:draw2\|startRam:player\|altsyncram:altsyncram_component\|altsyncram_2qq1:auto_generated " "Elaborating entity \"altsyncram_2qq1\" for hierarchy \"outputScreen:draw2\|startRam:player\|altsyncram:altsyncram_component\|altsyncram_2qq1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543203537211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dla " "Found entity 1: decode_dla" {  } { { "db/decode_dla.tdf" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/db/decode_dla.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543203537278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543203537278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_dla outputScreen:draw2\|startRam:player\|altsyncram:altsyncram_component\|altsyncram_2qq1:auto_generated\|decode_dla:decode3 " "Elaborating entity \"decode_dla\" for hierarchy \"outputScreen:draw2\|startRam:player\|altsyncram:altsyncram_component\|altsyncram_2qq1:auto_generated\|decode_dla:decode3\"" {  } { { "db/altsyncram_2qq1.tdf" "decode3" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/db/altsyncram_2qq1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543203537281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_61a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_61a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_61a " "Found entity 1: decode_61a" {  } { { "db/decode_61a.tdf" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/db/decode_61a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543203537340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543203537340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_61a outputScreen:draw2\|startRam:player\|altsyncram:altsyncram_component\|altsyncram_2qq1:auto_generated\|decode_61a:rden_decode " "Elaborating entity \"decode_61a\" for hierarchy \"outputScreen:draw2\|startRam:player\|altsyncram:altsyncram_component\|altsyncram_2qq1:auto_generated\|decode_61a:rden_decode\"" {  } { { "db/altsyncram_2qq1.tdf" "rden_decode" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/db/altsyncram_2qq1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543203537343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ofb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ofb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ofb " "Found entity 1: mux_ofb" {  } { { "db/mux_ofb.tdf" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/db/mux_ofb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543203537403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543203537403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ofb outputScreen:draw2\|startRam:player\|altsyncram:altsyncram_component\|altsyncram_2qq1:auto_generated\|mux_ofb:mux2 " "Elaborating entity \"mux_ofb\" for hierarchy \"outputScreen:draw2\|startRam:player\|altsyncram:altsyncram_component\|altsyncram_2qq1:auto_generated\|mux_ofb:mux2\"" {  } { { "db/altsyncram_2qq1.tdf" "mux2" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/db/altsyncram_2qq1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543203537406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gameoverRam outputScreen:draw2\|gameoverRam:gg " "Elaborating entity \"gameoverRam\" for hierarchy \"outputScreen:draw2\|gameoverRam:gg\"" {  } { { "Display Modules/outputScreen.v" "gg" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/Display Modules/outputScreen.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543203537451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram outputScreen:draw2\|gameoverRam:gg\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"outputScreen:draw2\|gameoverRam:gg\|altsyncram:altsyncram_component\"" {  } { { "Display Modules/gameoverRam.v" "altsyncram_component" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/Display Modules/gameoverRam.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543203537462 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "outputScreen:draw2\|gameoverRam:gg\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"outputScreen:draw2\|gameoverRam:gg\|altsyncram:altsyncram_component\"" {  } { { "Display Modules/gameoverRam.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/Display Modules/gameoverRam.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543203537464 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "outputScreen:draw2\|gameoverRam:gg\|altsyncram:altsyncram_component " "Instantiated megafunction \"outputScreen:draw2\|gameoverRam:gg\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203537464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203537464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../Display Modules/gameoverscreen.mif " "Parameter \"init_file\" = \"../Display Modules/gameoverscreen.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203537464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203537464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203537464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203537464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203537464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203537464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203537464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203537464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203537464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203537464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203537464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 3 " "Parameter \"width_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203537464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203537464 ""}  } { { "Display Modules/gameoverRam.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/Display Modules/gameoverRam.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543203537464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a3r1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a3r1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a3r1 " "Found entity 1: altsyncram_a3r1" {  } { { "db/altsyncram_a3r1.tdf" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/db/altsyncram_a3r1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543203537540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543203537540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_a3r1 outputScreen:draw2\|gameoverRam:gg\|altsyncram:altsyncram_component\|altsyncram_a3r1:auto_generated " "Elaborating entity \"altsyncram_a3r1\" for hierarchy \"outputScreen:draw2\|gameoverRam:gg\|altsyncram:altsyncram_component\|altsyncram_a3r1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543203537542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "winnerRam outputScreen:draw2\|winnerRam:win " "Elaborating entity \"winnerRam\" for hierarchy \"outputScreen:draw2\|winnerRam:win\"" {  } { { "Display Modules/outputScreen.v" "win" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/Display Modules/outputScreen.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543203537614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram outputScreen:draw2\|winnerRam:win\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"outputScreen:draw2\|winnerRam:win\|altsyncram:altsyncram_component\"" {  } { { "Display Modules/winnerRam.v" "altsyncram_component" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/Display Modules/winnerRam.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543203537626 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "outputScreen:draw2\|winnerRam:win\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"outputScreen:draw2\|winnerRam:win\|altsyncram:altsyncram_component\"" {  } { { "Display Modules/winnerRam.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/Display Modules/winnerRam.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543203537628 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "outputScreen:draw2\|winnerRam:win\|altsyncram:altsyncram_component " "Instantiated megafunction \"outputScreen:draw2\|winnerRam:win\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203537628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203537628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../Display Modules/winnerscreen.mif " "Parameter \"init_file\" = \"../Display Modules/winnerscreen.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203537628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203537628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203537628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203537628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203537628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203537628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203537628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203537628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203537628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203537628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203537628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 3 " "Parameter \"width_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203537628 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203537628 ""}  } { { "Display Modules/winnerRam.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/Display Modules/winnerRam.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543203537628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7tq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7tq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7tq1 " "Found entity 1: altsyncram_7tq1" {  } { { "db/altsyncram_7tq1.tdf" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/db/altsyncram_7tq1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543203537692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543203537692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7tq1 outputScreen:draw2\|winnerRam:win\|altsyncram:altsyncram_component\|altsyncram_7tq1:auto_generated " "Elaborating entity \"altsyncram_7tq1\" for hierarchy \"outputScreen:draw2\|winnerRam:win\|altsyncram:altsyncram_component\|altsyncram_7tq1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543203537694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "outputSpecialBox outputSpecialBox:draw3 " "Elaborating entity \"outputSpecialBox\" for hierarchy \"outputSpecialBox:draw3\"" {  } { { "EscapeTheMazeGame.v" "draw3" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/EscapeTheMazeGame.v" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543203537769 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 outputSpecialBox.v(54) " "Verilog HDL assignment warning at outputSpecialBox.v(54): truncated value with size 32 to match size of target (4)" {  } { { "Display Modules/outputSpecialBox.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/Display Modules/outputSpecialBox.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543203537771 "|EscapeTheMazeGame|outputSpecialBox:draw3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 outputSpecialBox.v(58) " "Verilog HDL assignment warning at outputSpecialBox.v(58): truncated value with size 32 to match size of target (4)" {  } { { "Display Modules/outputSpecialBox.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/Display Modules/outputSpecialBox.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543203537771 "|EscapeTheMazeGame|outputSpecialBox:draw3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 outputSpecialBox.v(81) " "Verilog HDL assignment warning at outputSpecialBox.v(81): truncated value with size 32 to match size of target (9)" {  } { { "Display Modules/outputSpecialBox.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/Display Modules/outputSpecialBox.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543203537771 "|EscapeTheMazeGame|outputSpecialBox:draw3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 outputSpecialBox.v(82) " "Verilog HDL assignment warning at outputSpecialBox.v(82): truncated value with size 32 to match size of target (9)" {  } { { "Display Modules/outputSpecialBox.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/Display Modules/outputSpecialBox.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543203537771 "|EscapeTheMazeGame|outputSpecialBox:draw3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 outputSpecialBox.v(85) " "Verilog HDL assignment warning at outputSpecialBox.v(85): truncated value with size 32 to match size of target (9)" {  } { { "Display Modules/outputSpecialBox.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/Display Modules/outputSpecialBox.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543203537771 "|EscapeTheMazeGame|outputSpecialBox:draw3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 outputSpecialBox.v(86) " "Verilog HDL assignment warning at outputSpecialBox.v(86): truncated value with size 32 to match size of target (9)" {  } { { "Display Modules/outputSpecialBox.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/Display Modules/outputSpecialBox.v" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1543203537771 "|EscapeTheMazeGame|outputSpecialBox:draw3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2_Controller PS2_Controller:PS2 " "Elaborating entity \"PS2_Controller\" for hierarchy \"PS2_Controller:PS2\"" {  } { { "EscapeTheMazeGame.v" "PS2" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/EscapeTheMazeGame.v" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543203537773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Data_In PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In " "Elaborating entity \"Altera_UP_PS2_Data_In\" for hierarchy \"PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In\"" {  } { { "PS2 Keyboard Modules/PS2_Controller.v" "PS2_Data_In" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/PS2 Keyboard Modules/PS2_Controller.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543203537775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Command_Out PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out " "Elaborating entity \"Altera_UP_PS2_Command_Out\" for hierarchy \"PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\"" {  } { { "PS2 Keyboard Modules/PS2_Controller.v" "PS2_Command_Out" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/PS2 Keyboard Modules/PS2_Controller.v" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543203537778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "handshake handshake:FSM " "Elaborating entity \"handshake\" for hierarchy \"handshake:FSM\"" {  } { { "EscapeTheMazeGame.v" "FSM" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/EscapeTheMazeGame.v" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543203537782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gameDifficulty handshake:FSM\|gameDifficulty:DIFFICULTY " "Elaborating entity \"gameDifficulty\" for hierarchy \"handshake:FSM\|gameDifficulty:DIFFICULTY\"" {  } { { "Game Logic Modules/handshake.v" "DIFFICULTY" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/Game Logic Modules/handshake.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543203537785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "positionControl handshake:FSM\|positionControl:POSCTRL " "Elaborating entity \"positionControl\" for hierarchy \"handshake:FSM\|positionControl:POSCTRL\"" {  } { { "Game Logic Modules/handshake.v" "POSCTRL" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/Game Logic Modules/handshake.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543203537807 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "positionControl.v(74) " "Verilog HDL Case Statement information at positionControl.v(74): all case item expressions in this case statement are onehot" {  } { { "Game Logic Modules/positionControl.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/Game Logic Modules/positionControl.v" 74 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1543203537809 "|EscapeTheMazeGame|handshake:FSM|positionControl:POSCTRL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "positionDatapath handshake:FSM\|positionDatapath:POSDATA " "Elaborating entity \"positionDatapath\" for hierarchy \"handshake:FSM\|positionDatapath:POSDATA\"" {  } { { "Game Logic Modules/handshake.v" "POSDATA" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/Game Logic Modules/handshake.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543203537812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "legalControl handshake:FSM\|legalControl:LEGALCTRL " "Elaborating entity \"legalControl\" for hierarchy \"handshake:FSM\|legalControl:LEGALCTRL\"" {  } { { "Game Logic Modules/handshake.v" "LEGALCTRL" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/Game Logic Modules/handshake.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543203537817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "movesCounter handshake:FSM\|movesCounter:COUNTMOVES " "Elaborating entity \"movesCounter\" for hierarchy \"handshake:FSM\|movesCounter:COUNTMOVES\"" {  } { { "Game Logic Modules/handshake.v" "COUNTMOVES" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/Game Logic Modules/handshake.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543203537822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Hexadecimal_To_Seven_Segment Hexadecimal_To_Seven_Segment:Segment0 " "Elaborating entity \"Hexadecimal_To_Seven_Segment\" for hierarchy \"Hexadecimal_To_Seven_Segment:Segment0\"" {  } { { "EscapeTheMazeGame.v" "Segment0" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/EscapeTheMazeGame.v" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543203537826 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "eraseOldBox:erase1\|user1Ram:player\|altsyncram:altsyncram_component\|altsyncram_bfo1:auto_generated\|q_a\[0\] " "Synthesized away node \"eraseOldBox:erase1\|user1Ram:player\|altsyncram:altsyncram_component\|altsyncram_bfo1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_bfo1.tdf" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/db/altsyncram_bfo1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Display Modules/user1Ram.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/Display Modules/user1Ram.v" 85 0 0 } } { "Display Modules/eraseOldBox.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/Display Modules/eraseOldBox.v" 34 0 0 } } { "EscapeTheMazeGame.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/EscapeTheMazeGame.v" 187 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543203538102 "|EscapeTheMazeGame|eraseOldBox:erase1|user1Ram:player|altsyncram:altsyncram_component|altsyncram_bfo1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "eraseOldBox:erase1\|user1Ram:player\|altsyncram:altsyncram_component\|altsyncram_bfo1:auto_generated\|q_a\[1\] " "Synthesized away node \"eraseOldBox:erase1\|user1Ram:player\|altsyncram:altsyncram_component\|altsyncram_bfo1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_bfo1.tdf" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/db/altsyncram_bfo1.tdf" 60 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Display Modules/user1Ram.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/Display Modules/user1Ram.v" 85 0 0 } } { "Display Modules/eraseOldBox.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/Display Modules/eraseOldBox.v" 34 0 0 } } { "EscapeTheMazeGame.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/EscapeTheMazeGame.v" 187 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543203538102 "|EscapeTheMazeGame|eraseOldBox:erase1|user1Ram:player|altsyncram:altsyncram_component|altsyncram_bfo1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "eraseOldBox:erase1\|user1Ram:player\|altsyncram:altsyncram_component\|altsyncram_bfo1:auto_generated\|q_a\[2\] " "Synthesized away node \"eraseOldBox:erase1\|user1Ram:player\|altsyncram:altsyncram_component\|altsyncram_bfo1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_bfo1.tdf" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/db/altsyncram_bfo1.tdf" 84 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "Display Modules/user1Ram.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/Display Modules/user1Ram.v" 85 0 0 } } { "Display Modules/eraseOldBox.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/Display Modules/eraseOldBox.v" 34 0 0 } } { "EscapeTheMazeGame.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/EscapeTheMazeGame.v" 187 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543203538102 "|EscapeTheMazeGame|eraseOldBox:erase1|user1Ram:player|altsyncram:altsyncram_component|altsyncram_bfo1:auto_generated|ram_block1a2"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1543203538102 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1543203538102 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "EscapeTheMazeGame.v" "Mod0" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/EscapeTheMazeGame.v" 339 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1543203538813 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "EscapeTheMazeGame.v" "Div0" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/EscapeTheMazeGame.v" 344 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1543203538813 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "EscapeTheMazeGame.v" "Mod1" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/EscapeTheMazeGame.v" 344 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1543203538813 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "EscapeTheMazeGame.v" "Div1" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/EscapeTheMazeGame.v" 349 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1543203538813 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1543203538813 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "EscapeTheMazeGame.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/EscapeTheMazeGame.v" 339 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543203538888 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203538888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203538888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203538888 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203538888 ""}  } { { "EscapeTheMazeGame.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/EscapeTheMazeGame.v" 339 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543203538888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_h3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_h3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_h3m " "Found entity 1: lpm_divide_h3m" {  } { { "db/lpm_divide_h3m.tdf" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/db/lpm_divide_h3m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543203538952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543203538952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_klh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_klh " "Found entity 1: sign_div_unsign_klh" {  } { { "db/sign_div_unsign_klh.tdf" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/db/sign_div_unsign_klh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543203538979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543203538979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_eve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_eve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_eve " "Found entity 1: alt_u_div_eve" {  } { { "db/alt_u_div_eve.tdf" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/db/alt_u_div_eve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543203539014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543203539014 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "EscapeTheMazeGame.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/EscapeTheMazeGame.v" 344 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543203539039 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203539039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203539039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203539039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203539039 ""}  } { { "EscapeTheMazeGame.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/EscapeTheMazeGame.v" 344 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543203539039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ebm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ebm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ebm " "Found entity 1: lpm_divide_ebm" {  } { { "db/lpm_divide_ebm.tdf" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/db/lpm_divide_ebm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543203539096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543203539096 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod1 " "Elaborated megafunction instantiation \"lpm_divide:Mod1\"" {  } { { "EscapeTheMazeGame.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/EscapeTheMazeGame.v" 344 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543203539127 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod1 " "Instantiated megafunction \"lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203539127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203539127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203539127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203539127 ""}  } { { "EscapeTheMazeGame.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/EscapeTheMazeGame.v" 344 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543203539127 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div1 " "Elaborated megafunction instantiation \"lpm_divide:Div1\"" {  } { { "EscapeTheMazeGame.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/EscapeTheMazeGame.v" 349 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543203539161 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div1 " "Instantiated megafunction \"lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203539162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203539162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203539162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543203539162 ""}  } { { "EscapeTheMazeGame.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/EscapeTheMazeGame.v" 349 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543203539162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hbm " "Found entity 1: lpm_divide_hbm" {  } { { "db/lpm_divide_hbm.tdf" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/db/lpm_divide_hbm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543203539220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543203539220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/db/sign_div_unsign_nlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543203539249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543203539249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_kve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_kve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_kve " "Found entity 1: alt_u_div_kve" {  } { { "db/alt_u_div_kve.tdf" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/db/alt_u_div_kve.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543203539284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543203539284 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "10 " "10 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1543203539547 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x\[8\] " "Latch x\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_MAZE " "Ports D and ENA on the latch are fed by the same signal handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_MAZE" {  } { { "Game Logic Modules/positionControl.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/Game Logic Modules/positionControl.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543203539596 ""}  } { { "EscapeTheMazeGame.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/EscapeTheMazeGame.v" 231 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543203539596 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x\[6\] " "Latch x\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_MAZE " "Ports D and ENA on the latch are fed by the same signal handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_MAZE" {  } { { "Game Logic Modules/positionControl.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/Game Logic Modules/positionControl.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543203539596 ""}  } { { "EscapeTheMazeGame.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/EscapeTheMazeGame.v" 231 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543203539596 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x\[7\] " "Latch x\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_MAZE " "Ports D and ENA on the latch are fed by the same signal handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_MAZE" {  } { { "Game Logic Modules/positionControl.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/Game Logic Modules/positionControl.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543203539596 ""}  } { { "EscapeTheMazeGame.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/EscapeTheMazeGame.v" 231 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543203539596 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y\[4\] " "Latch y\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_MAZE " "Ports D and ENA on the latch are fed by the same signal handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_MAZE" {  } { { "Game Logic Modules/positionControl.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/Game Logic Modules/positionControl.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543203539596 ""}  } { { "EscapeTheMazeGame.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/EscapeTheMazeGame.v" 231 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543203539596 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y\[5\] " "Latch y\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_MAZE " "Ports D and ENA on the latch are fed by the same signal handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_MAZE" {  } { { "Game Logic Modules/positionControl.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/Game Logic Modules/positionControl.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543203539596 ""}  } { { "EscapeTheMazeGame.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/EscapeTheMazeGame.v" 231 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543203539596 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y\[6\] " "Latch y\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_MAZE " "Ports D and ENA on the latch are fed by the same signal handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_MAZE" {  } { { "Game Logic Modules/positionControl.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/Game Logic Modules/positionControl.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543203539596 ""}  } { { "EscapeTheMazeGame.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/EscapeTheMazeGame.v" 231 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543203539596 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y\[7\] " "Latch y\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_MAZE " "Ports D and ENA on the latch are fed by the same signal handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_MAZE" {  } { { "Game Logic Modules/positionControl.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/Game Logic Modules/positionControl.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543203539596 ""}  } { { "EscapeTheMazeGame.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/EscapeTheMazeGame.v" 231 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543203539596 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "colour\[2\] " "Latch colour\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_MAZE " "Ports D and ENA on the latch are fed by the same signal handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_MAZE" {  } { { "Game Logic Modules/positionControl.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/Game Logic Modules/positionControl.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543203539596 ""}  } { { "EscapeTheMazeGame.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/EscapeTheMazeGame.v" 256 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543203539596 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x\[0\] " "Latch x\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_MAZE " "Ports D and ENA on the latch are fed by the same signal handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_MAZE" {  } { { "Game Logic Modules/positionControl.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/Game Logic Modules/positionControl.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543203539597 ""}  } { { "EscapeTheMazeGame.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/EscapeTheMazeGame.v" 231 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543203539597 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x\[1\] " "Latch x\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_MAZE " "Ports D and ENA on the latch are fed by the same signal handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_MAZE" {  } { { "Game Logic Modules/positionControl.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/Game Logic Modules/positionControl.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543203539597 ""}  } { { "EscapeTheMazeGame.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/EscapeTheMazeGame.v" 231 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543203539597 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x\[2\] " "Latch x\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_MAZE " "Ports D and ENA on the latch are fed by the same signal handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_MAZE" {  } { { "Game Logic Modules/positionControl.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/Game Logic Modules/positionControl.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543203539597 ""}  } { { "EscapeTheMazeGame.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/EscapeTheMazeGame.v" 231 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543203539597 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x\[3\] " "Latch x\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_MAZE " "Ports D and ENA on the latch are fed by the same signal handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_MAZE" {  } { { "Game Logic Modules/positionControl.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/Game Logic Modules/positionControl.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543203539597 ""}  } { { "EscapeTheMazeGame.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/EscapeTheMazeGame.v" 231 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543203539597 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x\[4\] " "Latch x\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_MAZE " "Ports D and ENA on the latch are fed by the same signal handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_MAZE" {  } { { "Game Logic Modules/positionControl.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/Game Logic Modules/positionControl.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543203539597 ""}  } { { "EscapeTheMazeGame.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/EscapeTheMazeGame.v" 231 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543203539597 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "x\[5\] " "Latch x\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_MAZE " "Ports D and ENA on the latch are fed by the same signal handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_MAZE" {  } { { "Game Logic Modules/positionControl.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/Game Logic Modules/positionControl.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543203539597 ""}  } { { "EscapeTheMazeGame.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/EscapeTheMazeGame.v" 231 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543203539597 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "colour\[1\] " "Latch colour\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA itemType\[2\] " "Ports D and ENA on the latch are fed by the same signal itemType\[2\]" {  } { { "EscapeTheMazeGame.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/EscapeTheMazeGame.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543203539597 ""}  } { { "EscapeTheMazeGame.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/EscapeTheMazeGame.v" 256 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543203539597 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "colour\[0\] " "Latch colour\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA itemType\[2\] " "Ports D and ENA on the latch are fed by the same signal itemType\[2\]" {  } { { "EscapeTheMazeGame.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/EscapeTheMazeGame.v" 143 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543203539597 ""}  } { { "EscapeTheMazeGame.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/EscapeTheMazeGame.v" 256 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543203539597 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "itemType\[1\] " "Latch itemType\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[7\] " "Ports D and ENA on the latch are fed by the same signal SW\[7\]" {  } { { "EscapeTheMazeGame.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/EscapeTheMazeGame.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543203539597 ""}  } { { "EscapeTheMazeGame.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/EscapeTheMazeGame.v" 143 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543203539597 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "itemType\[2\] " "Latch itemType\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[7\] " "Ports D and ENA on the latch are fed by the same signal SW\[7\]" {  } { { "EscapeTheMazeGame.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/EscapeTheMazeGame.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543203539597 ""}  } { { "EscapeTheMazeGame.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/EscapeTheMazeGame.v" 143 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543203539597 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y\[0\] " "Latch y\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_MAZE " "Ports D and ENA on the latch are fed by the same signal handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_MAZE" {  } { { "Game Logic Modules/positionControl.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/Game Logic Modules/positionControl.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543203539597 ""}  } { { "EscapeTheMazeGame.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/EscapeTheMazeGame.v" 231 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543203539597 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y\[1\] " "Latch y\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_MAZE " "Ports D and ENA on the latch are fed by the same signal handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_MAZE" {  } { { "Game Logic Modules/positionControl.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/Game Logic Modules/positionControl.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543203539598 ""}  } { { "EscapeTheMazeGame.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/EscapeTheMazeGame.v" 231 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543203539598 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y\[2\] " "Latch y\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_MAZE " "Ports D and ENA on the latch are fed by the same signal handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_MAZE" {  } { { "Game Logic Modules/positionControl.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/Game Logic Modules/positionControl.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543203539598 ""}  } { { "EscapeTheMazeGame.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/EscapeTheMazeGame.v" 231 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543203539598 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "y\[3\] " "Latch y\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_MAZE " "Ports D and ENA on the latch are fed by the same signal handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_MAZE" {  } { { "Game Logic Modules/positionControl.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/Game Logic Modules/positionControl.v" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543203539598 ""}  } { { "EscapeTheMazeGame.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/EscapeTheMazeGame.v" 231 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543203539598 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "itemType\[0\] " "Latch itemType\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SW\[7\] " "Ports D and ENA on the latch are fed by the same signal SW\[7\]" {  } { { "EscapeTheMazeGame.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/EscapeTheMazeGame.v" 20 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1543203539598 ""}  } { { "EscapeTheMazeGame.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/EscapeTheMazeGame.v" 143 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1543203539598 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "EscapeTheMazeGame.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/EscapeTheMazeGame.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543203540300 "|EscapeTheMazeGame|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "EscapeTheMazeGame.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/EscapeTheMazeGame.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543203540300 "|EscapeTheMazeGame|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "EscapeTheMazeGame.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/EscapeTheMazeGame.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543203540300 "|EscapeTheMazeGame|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "EscapeTheMazeGame.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/EscapeTheMazeGame.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543203540300 "|EscapeTheMazeGame|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N VCC " "Pin \"VGA_SYNC_N\" is stuck at VCC" {  } { { "EscapeTheMazeGame.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/EscapeTheMazeGame.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543203540300 "|EscapeTheMazeGame|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1543203540300 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1543203540449 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "52 " "52 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543203541221 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/output_files/EscapeTheMazeGame.map.smsg " "Generated suppressed messages file C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/output_files/EscapeTheMazeGame.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543203541347 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "5 0 1 0 0 " "Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1543203541786 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543203541786 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1543203541936 ""}  } { { "db/altpll_80u.tdf" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/db/altpll_80u.tdf" 33 2 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1543203541936 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "EscapeTheMazeGame.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/EscapeTheMazeGame.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543203542093 "|EscapeTheMazeGame|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "EscapeTheMazeGame.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/EscapeTheMazeGame.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543203542093 "|EscapeTheMazeGame|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "EscapeTheMazeGame.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/EscapeTheMazeGame.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543203542093 "|EscapeTheMazeGame|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "EscapeTheMazeGame.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/EscapeTheMazeGame.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543203542093 "|EscapeTheMazeGame|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "EscapeTheMazeGame.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/EscapeTheMazeGame.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543203542093 "|EscapeTheMazeGame|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "EscapeTheMazeGame.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/EscapeTheMazeGame.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543203542093 "|EscapeTheMazeGame|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "EscapeTheMazeGame.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/EscapeTheMazeGame.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543203542093 "|EscapeTheMazeGame|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "EscapeTheMazeGame.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/EscapeTheMazeGame.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543203542093 "|EscapeTheMazeGame|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "EscapeTheMazeGame.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/EscapeTheMazeGame.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543203542093 "|EscapeTheMazeGame|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "EscapeTheMazeGame.v" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/EscapeTheMazeGame.v" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543203542093 "|EscapeTheMazeGame|SW[6]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1543203542093 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1219 " "Implemented 1219 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1543203542097 ""} { "Info" "ICUT_CUT_TM_OPINS" "81 " "Implemented 81 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1543203542097 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1543203542097 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1006 " "Implemented 1006 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1543203542097 ""} { "Info" "ICUT_CUT_TM_RAMS" "114 " "Implemented 114 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1543203542097 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1543203542097 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1543203542097 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 112 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 112 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4879 " "Peak virtual memory: 4879 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543203542186 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 25 22:39:02 2018 " "Processing ended: Sun Nov 25 22:39:02 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543203542186 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543203542186 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543203542186 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543203542186 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "Display Modules/startRam.qip " "Tcl Script File Display Modules/startRam.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE \"Display Modules/startRam.qip\" " "set_global_assignment -name QIP_FILE \"Display Modules/startRam.qip\"" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1543203543651 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1543203543651 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "Display Modules/gameoverRam.qip " "Tcl Script File Display Modules/gameoverRam.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE \"Display Modules/gameoverRam.qip\" " "set_global_assignment -name QIP_FILE \"Display Modules/gameoverRam.qip\"" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1543203543651 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1543203543651 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "Display Modules/winnerRam.qip " "Tcl Script File Display Modules/winnerRam.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE \"Display Modules/winnerRam.qip\" " "set_global_assignment -name QIP_FILE \"Display Modules/winnerRam.qip\"" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1543203543651 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1543203543651 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1543203543679 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543203543680 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 25 22:39:03 2018 " "Processing started: Sun Nov 25 22:39:03 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543203543680 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1543203543680 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off EscapeTheMazeGame -c EscapeTheMazeGame " "Command: quartus_fit --read_settings_files=off --write_settings_files=off EscapeTheMazeGame -c EscapeTheMazeGame" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1543203543680 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1543203543851 ""}
{ "Info" "0" "" "Project  = EscapeTheMazeGame" {  } {  } 0 0 "Project  = EscapeTheMazeGame" 0 0 "Fitter" 0 0 1543203543852 ""}
{ "Info" "0" "" "Revision = EscapeTheMazeGame" {  } {  } 0 0 "Revision = EscapeTheMazeGame" 0 0 "Fitter" 0 0 1543203543852 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1543203544063 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1543203544064 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "EscapeTheMazeGame 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"EscapeTheMazeGame\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1543203544088 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1543203544144 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1543203544144 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1543203544274 ""}  } { { "db/altpll_80u.tdf" "" { Text "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/db/altpll_80u.tdf" 33 2 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1543203544274 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1 " "LOCKED port on the PLL is not properly connected on instance \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1543203544297 ""}
{ "Warning" "WMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "outputScreen:draw2\|startRam:player\|altsyncram:altsyncram_component\|altsyncram_2qq1:auto_generated\|ram_block1a14 " "Atom \"outputScreen:draw2\|startRam:player\|altsyncram:altsyncram_component\|altsyncram_2qq1:auto_generated\|ram_block1a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Design Software" 0 -1 1543203544332 "|EscapeTheMazeGame|outputScreen:draw2|startRam:player|altsyncram:altsyncram_component|altsyncram_2qq1:auto_generated|ram_block1a14"}  } {  } 0 18550 "Found RAM instances implemented as ROM because the write logic is disabled. One instance is listed below as an example." 0 0 "Fitter" 0 -1 1543203544332 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1543203544797 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1543203544833 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1543203545214 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1543203545243 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1543203557841 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X0_Y15_N0 " "PLL(s) placed in location FRACTIONALPLL_X0_Y15_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1~FRACTIONAL_PLL " "PLL vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Design Software" 0 -1 1543203558005 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1543203558005 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|clk\[0\]~CLKENA0 65 global CLKCTRL_G6 " "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|clk\[0\]~CLKENA0 with 65 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1543203558141 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1543203558141 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 428 global CLKCTRL_G5 " "CLOCK_50~inputCLKENA0 with 428 fanout uses global clock CLKCTRL_G5" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1543203558141 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1543203558141 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543203558143 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "23 " "The Timing Analyzer is analyzing 23 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1543203559634 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "EscapeTheMazeGame.sdc " "Synopsys Design Constraints File file not found: 'EscapeTheMazeGame.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1543203559636 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1543203559636 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1543203559642 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543203559651 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543203559651 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543203559651 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: itemType\[0\]~1  from: datab  to: combout " "Cell: itemType\[0\]~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543203559651 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1543203559651 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1543203559663 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1543203559665 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1543203559666 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1543203559746 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1543203559748 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1543203559751 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1543203559753 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1543203559753 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1543203559754 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1543203559961 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1543203559962 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1543203559962 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CS_N " "Node \"ADC_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DIN " "Node \"ADC_DIN\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DOUT " "Node \"ADC_DOUT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SCLK " "Node \"ADC_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK4_50 " "Node \"CLOCK4_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK4_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FAN_CTRL " "Node \"FAN_CTRL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FAN_CTRL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_I2C_SCLK " "Node \"FPGA_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_I2C_SDAT " "Node \"FPGA_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[0\] " "Node \"GPIO_0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[10\] " "Node \"GPIO_0\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[11\] " "Node \"GPIO_0\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[12\] " "Node \"GPIO_0\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[13\] " "Node \"GPIO_0\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[14\] " "Node \"GPIO_0\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[15\] " "Node \"GPIO_0\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[16\] " "Node \"GPIO_0\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[17\] " "Node \"GPIO_0\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[18\] " "Node \"GPIO_0\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[19\] " "Node \"GPIO_0\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[1\] " "Node \"GPIO_0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[20\] " "Node \"GPIO_0\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[21\] " "Node \"GPIO_0\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[22\] " "Node \"GPIO_0\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[23\] " "Node \"GPIO_0\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[24\] " "Node \"GPIO_0\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[25\] " "Node \"GPIO_0\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[26\] " "Node \"GPIO_0\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[27\] " "Node \"GPIO_0\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[28\] " "Node \"GPIO_0\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[29\] " "Node \"GPIO_0\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[2\] " "Node \"GPIO_0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[30\] " "Node \"GPIO_0\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[31\] " "Node \"GPIO_0\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[32\] " "Node \"GPIO_0\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[33\] " "Node \"GPIO_0\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[34\] " "Node \"GPIO_0\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[35\] " "Node \"GPIO_0\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[3\] " "Node \"GPIO_0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[4\] " "Node \"GPIO_0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[5\] " "Node \"GPIO_0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[6\] " "Node \"GPIO_0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[7\] " "Node \"GPIO_0\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[8\] " "Node \"GPIO_0\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[9\] " "Node \"GPIO_0\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[0\] " "Node \"GPIO_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[10\] " "Node \"GPIO_1\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[11\] " "Node \"GPIO_1\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[12\] " "Node \"GPIO_1\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[13\] " "Node \"GPIO_1\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[14\] " "Node \"GPIO_1\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[15\] " "Node \"GPIO_1\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[16\] " "Node \"GPIO_1\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[17\] " "Node \"GPIO_1\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[18\] " "Node \"GPIO_1\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[19\] " "Node \"GPIO_1\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[1\] " "Node \"GPIO_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[20\] " "Node \"GPIO_1\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[21\] " "Node \"GPIO_1\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[22\] " "Node \"GPIO_1\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[23\] " "Node \"GPIO_1\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[24\] " "Node \"GPIO_1\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[25\] " "Node \"GPIO_1\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[26\] " "Node \"GPIO_1\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[27\] " "Node \"GPIO_1\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[28\] " "Node \"GPIO_1\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[29\] " "Node \"GPIO_1\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[2\] " "Node \"GPIO_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[30\] " "Node \"GPIO_1\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[31\] " "Node \"GPIO_1\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[32\] " "Node \"GPIO_1\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[33\] " "Node \"GPIO_1\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[34\] " "Node \"GPIO_1\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[35\] " "Node \"GPIO_1\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[3\] " "Node \"GPIO_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[4\] " "Node \"GPIO_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[5\] " "Node \"GPIO_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[6\] " "Node \"GPIO_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[7\] " "Node \"GPIO_1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[8\] " "Node \"GPIO_1\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[9\] " "Node \"GPIO_1\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_CLK " "Node \"USB_B2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[0\] " "Node \"USB_B2_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[1\] " "Node \"USB_B2_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[2\] " "Node \"USB_B2_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[3\] " "Node \"USB_B2_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[4\] " "Node \"USB_B2_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[5\] " "Node \"USB_B2_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[6\] " "Node \"USB_B2_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[7\] " "Node \"USB_B2_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_EMPTY " "Node \"USB_EMPTY\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_EMPTY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_FULL " "Node \"USB_FULL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_FULL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_OE_N " "Node \"USB_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RD_N " "Node \"USB_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RESET_N " "Node \"USB_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SCL " "Node \"USB_SCL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SDA " "Node \"USB_SDA\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_WR_N " "Node \"USB_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1543203560145 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1543203560145 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:15 " "Fitter preparation operations ending: elapsed time is 00:00:15" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543203560151 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1543203569581 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1543203570278 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:12 " "Fitter placement preparation operations ending: elapsed time is 00:00:12" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543203581840 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1543203595794 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1543203600346 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543203600347 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1543203602584 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "3e+03 ns 1.6% " "3e+03 ns of routing delay (approximately 1.6% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1543203612486 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "16 X11_Y0 X21_Y10 " "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10" {  } { { "loc" "" { Generic "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/" { { 1 { 0 "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X11_Y0 to location X21_Y10"} { { 12 { 0 ""} 11 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1543203617582 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1543203617582 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1543203676229 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1543203676229 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:06 " "Fitter routing operations ending: elapsed time is 00:01:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543203676235 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 6.00 " "Total time spent on timing analysis during the Fitter is 6.00 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1543203679667 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1543203679754 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1543203681950 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1543203681951 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1543203684073 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:12 " "Fitter post-fit operations ending: elapsed time is 00:00:12" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543203691084 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1543203691483 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/output_files/EscapeTheMazeGame.fit.smsg " "Generated suppressed messages file C:/Users/AndrewLaptop/Documents/GitHub/Escape the Maze/Final Maze Game/output_files/EscapeTheMazeGame.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1543203691668 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 174 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 174 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6318 " "Peak virtual memory: 6318 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543203692998 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 25 22:41:32 2018 " "Processing ended: Sun Nov 25 22:41:32 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543203692998 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:29 " "Elapsed time: 00:02:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543203692998 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:41 " "Total CPU time (on all processors): 00:03:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543203692998 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1543203692998 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1543203694376 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543203694381 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 25 22:41:34 2018 " "Processing started: Sun Nov 25 22:41:34 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543203694381 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1543203694381 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off EscapeTheMazeGame -c EscapeTheMazeGame " "Command: quartus_asm --read_settings_files=off --write_settings_files=off EscapeTheMazeGame -c EscapeTheMazeGame" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1543203694381 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "Display Modules/startRam.qip " "Tcl Script File Display Modules/startRam.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE \"Display Modules/startRam.qip\" " "set_global_assignment -name QIP_FILE \"Display Modules/startRam.qip\"" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1543203694583 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1543203694583 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "Display Modules/gameoverRam.qip " "Tcl Script File Display Modules/gameoverRam.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE \"Display Modules/gameoverRam.qip\" " "set_global_assignment -name QIP_FILE \"Display Modules/gameoverRam.qip\"" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1543203694583 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1543203694583 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "Display Modules/winnerRam.qip " "Tcl Script File Display Modules/winnerRam.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE \"Display Modules/winnerRam.qip\" " "set_global_assignment -name QIP_FILE \"Display Modules/winnerRam.qip\"" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1543203694583 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1543203694583 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1543203695544 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1543203702861 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 4 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4884 " "Peak virtual memory: 4884 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543203703445 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 25 22:41:43 2018 " "Processing ended: Sun Nov 25 22:41:43 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543203703445 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543203703445 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543203703445 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1543203703445 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1543203704212 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "Display Modules/startRam.qip " "Tcl Script File Display Modules/startRam.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE \"Display Modules/startRam.qip\" " "set_global_assignment -name QIP_FILE \"Display Modules/startRam.qip\"" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1543203704895 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1543203704895 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "Display Modules/gameoverRam.qip " "Tcl Script File Display Modules/gameoverRam.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE \"Display Modules/gameoverRam.qip\" " "set_global_assignment -name QIP_FILE \"Display Modules/gameoverRam.qip\"" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1543203704896 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1543203704896 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "Display Modules/winnerRam.qip " "Tcl Script File Display Modules/winnerRam.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE \"Display Modules/winnerRam.qip\" " "set_global_assignment -name QIP_FILE \"Display Modules/winnerRam.qip\"" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1543203704896 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1543203704896 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1543203704921 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543203704922 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 25 22:41:44 2018 " "Processing started: Sun Nov 25 22:41:44 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543203704922 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1543203704922 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta EscapeTheMazeGame -c EscapeTheMazeGame " "Command: quartus_sta EscapeTheMazeGame -c EscapeTheMazeGame" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1543203704922 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1543203705103 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1543203706363 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1543203706363 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543203706418 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543203706418 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "23 " "The Timing Analyzer is analyzing 23 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1543203707091 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "EscapeTheMazeGame.sdc " "Synopsys Design Constraints File file not found: 'EscapeTheMazeGame.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1543203707184 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1543203707184 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50 " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLOCK_50 CLOCK_50" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1543203707198 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\} \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1543203707198 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\} \{VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1543203707198 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1543203707198 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1543203707198 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name SW\[7\] SW\[7\] " "create_clock -period 1.000 -name SW\[7\] SW\[7\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1543203707200 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name handshake:FSM\|legalControl:LEGALCTRL\|gameOver handshake:FSM\|legalControl:LEGALCTRL\|gameOver " "create_clock -period 1.000 -name handshake:FSM\|legalControl:LEGALCTRL\|gameOver handshake:FSM\|legalControl:LEGALCTRL\|gameOver" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1543203707200 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name handshake:FSM\|positionControl:POSCTRL\|currentState.DELETE_OLD handshake:FSM\|positionControl:POSCTRL\|currentState.DELETE_OLD " "create_clock -period 1.000 -name handshake:FSM\|positionControl:POSCTRL\|currentState.DELETE_OLD handshake:FSM\|positionControl:POSCTRL\|currentState.DELETE_OLD" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1543203707200 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_NEW handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_NEW " "create_clock -period 1.000 -name handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_NEW handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_NEW" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1543203707200 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_MAZE handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_MAZE " "create_clock -period 1.000 -name handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_MAZE handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_MAZE" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1543203707200 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1543203707200 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543203707213 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543203707213 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543203707213 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: itemType\[0\]~1  from: dataf  to: combout " "Cell: itemType\[0\]~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543203707213 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1543203707213 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1543203707219 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1543203707223 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1543203707225 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1543203707258 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1543203707425 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1543203707425 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.723 " "Worst-case setup slack is -9.723" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543203707437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543203707437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.723            -153.848 handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_MAZE  " "   -9.723            -153.848 handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_MAZE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543203707437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.151            -114.498 handshake:FSM\|legalControl:LEGALCTRL\|gameOver  " "   -7.151            -114.498 handshake:FSM\|legalControl:LEGALCTRL\|gameOver " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543203707437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.063            -142.115 handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_NEW  " "   -7.063            -142.115 handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_NEW " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543203707437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.976            -139.206 handshake:FSM\|positionControl:POSCTRL\|currentState.DELETE_OLD  " "   -6.976            -139.206 handshake:FSM\|positionControl:POSCTRL\|currentState.DELETE_OLD " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543203707437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.980           -4669.000 CLOCK_50  " "   -5.980           -4669.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543203707437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.626             -16.358 SW\[7\]  " "   -5.626             -16.358 SW\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543203707437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   31.885               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   31.885               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543203707437 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543203707437 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.217 " "Worst-case hold slack is 0.217" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543203707464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543203707464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.217               0.000 CLOCK_50  " "    0.217               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543203707464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 handshake:FSM\|positionControl:POSCTRL\|currentState.DELETE_OLD  " "    0.340               0.000 handshake:FSM\|positionControl:POSCTRL\|currentState.DELETE_OLD " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543203707464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.348               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.348               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543203707464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.503               0.000 handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_NEW  " "    0.503               0.000 handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_NEW " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543203707464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.945               0.000 handshake:FSM\|legalControl:LEGALCTRL\|gameOver  " "    0.945               0.000 handshake:FSM\|legalControl:LEGALCTRL\|gameOver " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543203707464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.999               0.000 handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_MAZE  " "    0.999               0.000 handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_MAZE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543203707464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.545               0.000 SW\[7\]  " "    1.545               0.000 SW\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543203707464 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543203707464 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543203707481 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543203707491 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543203707507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543203707507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -6.141 handshake:FSM\|positionControl:POSCTRL\|currentState.DELETE_OLD  " "   -0.394              -6.141 handshake:FSM\|positionControl:POSCTRL\|currentState.DELETE_OLD " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543203707507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -5.580 handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_NEW  " "   -0.394              -5.580 handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_NEW " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543203707507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.106              -0.649 handshake:FSM\|legalControl:LEGALCTRL\|gameOver  " "   -0.106              -0.649 handshake:FSM\|legalControl:LEGALCTRL\|gameOver " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543203707507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.111               0.000 handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_MAZE  " "    0.111               0.000 handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_MAZE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543203707507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.206               0.000 SW\[7\]  " "    0.206               0.000 SW\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543203707507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543203707507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.861               0.000 CLOCK_50  " "    8.861               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543203707507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.773               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   18.773               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543203707507 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543203707507 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1543203707586 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1543203707640 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1543203710995 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543203711210 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543203711210 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543203711210 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: itemType\[0\]~1  from: dataf  to: combout " "Cell: itemType\[0\]~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543203711210 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1543203711210 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1543203711217 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1543203711273 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1543203711273 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.819 " "Worst-case setup slack is -9.819" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543203711281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543203711281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.819            -153.888 handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_MAZE  " "   -9.819            -153.888 handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_MAZE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543203711281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.186            -115.443 handshake:FSM\|legalControl:LEGALCTRL\|gameOver  " "   -7.186            -115.443 handshake:FSM\|legalControl:LEGALCTRL\|gameOver " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543203711281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.052            -143.605 handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_NEW  " "   -7.052            -143.605 handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_NEW " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543203711281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.981            -141.040 handshake:FSM\|positionControl:POSCTRL\|currentState.DELETE_OLD  " "   -6.981            -141.040 handshake:FSM\|positionControl:POSCTRL\|currentState.DELETE_OLD " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543203711281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.820             -17.002 SW\[7\]  " "   -5.820             -17.002 SW\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543203711281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.507           -4242.495 CLOCK_50  " "   -5.507           -4242.495 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543203711281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   32.260               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   32.260               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543203711281 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543203711281 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.106 " "Worst-case hold slack is 0.106" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543203711304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543203711304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.106               0.000 CLOCK_50  " "    0.106               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543203711304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.290               0.000 handshake:FSM\|positionControl:POSCTRL\|currentState.DELETE_OLD  " "    0.290               0.000 handshake:FSM\|positionControl:POSCTRL\|currentState.DELETE_OLD " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543203711304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.314               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.314               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543203711304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.440               0.000 handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_NEW  " "    0.440               0.000 handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_NEW " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543203711304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.914               0.000 handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_MAZE  " "    0.914               0.000 handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_MAZE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543203711304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.932               0.000 handshake:FSM\|legalControl:LEGALCTRL\|gameOver  " "    0.932               0.000 handshake:FSM\|legalControl:LEGALCTRL\|gameOver " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543203711304 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.449               0.000 SW\[7\]  " "    1.449               0.000 SW\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543203711304 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543203711304 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543203711315 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543203711324 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543203711334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543203711334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -6.480 handshake:FSM\|positionControl:POSCTRL\|currentState.DELETE_OLD  " "   -0.394              -6.480 handshake:FSM\|positionControl:POSCTRL\|currentState.DELETE_OLD " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543203711334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -5.428 handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_NEW  " "   -0.394              -5.428 handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_NEW " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543203711334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.071              -0.249 handshake:FSM\|legalControl:LEGALCTRL\|gameOver  " "   -0.071              -0.249 handshake:FSM\|legalControl:LEGALCTRL\|gameOver " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543203711334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.139               0.000 handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_MAZE  " "    0.139               0.000 handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_MAZE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543203711334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.221               0.000 SW\[7\]  " "    0.221               0.000 SW\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543203711334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543203711334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.817               0.000 CLOCK_50  " "    8.817               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543203711334 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.754               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   18.754               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543203711334 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543203711334 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1543203711421 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1543203711634 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1543203714728 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543203714936 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543203714936 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543203714936 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: itemType\[0\]~1  from: dataf  to: combout " "Cell: itemType\[0\]~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543203714936 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1543203714936 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1543203714939 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1543203714959 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1543203714959 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.367 " "Worst-case setup slack is -5.367" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543203714969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543203714969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.367             -86.522 handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_MAZE  " "   -5.367             -86.522 handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_MAZE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543203714969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.524           -3337.327 CLOCK_50  " "   -4.524           -3337.327 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543203714969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.060             -77.659 handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_NEW  " "   -4.060             -77.659 handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_NEW " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543203714969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.970             -75.341 handshake:FSM\|positionControl:POSCTRL\|currentState.DELETE_OLD  " "   -3.970             -75.341 handshake:FSM\|positionControl:POSCTRL\|currentState.DELETE_OLD " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543203714969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.961             -62.419 handshake:FSM\|legalControl:LEGALCTRL\|gameOver  " "   -3.961             -62.419 handshake:FSM\|legalControl:LEGALCTRL\|gameOver " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543203714969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.913              -8.355 SW\[7\]  " "   -2.913              -8.355 SW\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543203714969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   34.075               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   34.075               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543203714969 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543203714969 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.119 " "Worst-case hold slack is -0.119" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543203715046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543203715046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.119              -0.226 handshake:FSM\|positionControl:POSCTRL\|currentState.DELETE_OLD  " "   -0.119              -0.226 handshake:FSM\|positionControl:POSCTRL\|currentState.DELETE_OLD " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543203715046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.017               0.000 handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_NEW  " "    0.017               0.000 handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_NEW " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543203715046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.142               0.000 CLOCK_50  " "    0.142               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543203715046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.239               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.239               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543203715046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.259               0.000 handshake:FSM\|legalControl:LEGALCTRL\|gameOver  " "    0.259               0.000 handshake:FSM\|legalControl:LEGALCTRL\|gameOver " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543203715046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.491               0.000 handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_MAZE  " "    0.491               0.000 handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_MAZE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543203715046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.933               0.000 SW\[7\]  " "    0.933               0.000 SW\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543203715046 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543203715046 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543203715072 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543203715082 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.107 " "Worst-case minimum pulse width slack is -0.107" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543203715092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543203715092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.107              -1.717 handshake:FSM\|positionControl:POSCTRL\|currentState.DELETE_OLD  " "   -0.107              -1.717 handshake:FSM\|positionControl:POSCTRL\|currentState.DELETE_OLD " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543203715092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.104              -1.651 handshake:FSM\|legalControl:LEGALCTRL\|gameOver  " "   -0.104              -1.651 handshake:FSM\|legalControl:LEGALCTRL\|gameOver " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543203715092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.046              -0.176 SW\[7\]  " "   -0.046              -0.176 SW\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543203715092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.030              -0.194 handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_NEW  " "   -0.030              -0.194 handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_NEW " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543203715092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.107               0.000 handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_MAZE  " "    0.107               0.000 handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_MAZE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543203715092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543203715092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.807               0.000 CLOCK_50  " "    8.807               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543203715092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.891               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   18.891               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543203715092 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543203715092 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1543203715175 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543203715461 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543203715461 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543203715461 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: itemType\[0\]~1  from: dataf  to: combout " "Cell: itemType\[0\]~1  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543203715461 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1543203715461 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1543203715465 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1543203715486 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1543203715486 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.000 " "Worst-case setup slack is -5.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543203715497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543203715497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.000             -80.310 handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_MAZE  " "   -5.000             -80.310 handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_MAZE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543203715497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.770             -73.383 handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_NEW  " "   -3.770             -73.383 handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_NEW " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543203715497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.722           -2648.817 CLOCK_50  " "   -3.722           -2648.817 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543203715497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.698             -71.453 handshake:FSM\|positionControl:POSCTRL\|currentState.DELETE_OLD  " "   -3.698             -71.453 handshake:FSM\|positionControl:POSCTRL\|currentState.DELETE_OLD " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543203715497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.688             -58.477 handshake:FSM\|legalControl:LEGALCTRL\|gameOver  " "   -3.688             -58.477 handshake:FSM\|legalControl:LEGALCTRL\|gameOver " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543203715497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.743              -7.889 SW\[7\]  " "   -2.743              -7.889 SW\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543203715497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   34.845               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   34.845               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543203715497 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543203715497 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.077 " "Worst-case hold slack is -0.077" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543203715523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543203715523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.077              -0.150 handshake:FSM\|positionControl:POSCTRL\|currentState.DELETE_OLD  " "   -0.077              -0.150 handshake:FSM\|positionControl:POSCTRL\|currentState.DELETE_OLD " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543203715523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.013              -0.029 CLOCK_50  " "   -0.013              -0.029 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543203715523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.038               0.000 handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_NEW  " "    0.038               0.000 handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_NEW " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543203715523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.222               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "    0.222               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543203715523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.302               0.000 handshake:FSM\|legalControl:LEGALCTRL\|gameOver  " "    0.302               0.000 handshake:FSM\|legalControl:LEGALCTRL\|gameOver " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543203715523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.427               0.000 handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_MAZE  " "    0.427               0.000 handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_MAZE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543203715523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.775               0.000 SW\[7\]  " "    0.775               0.000 SW\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543203715523 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543203715523 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543203715533 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543203715541 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.041 " "Worst-case minimum pulse width slack is -0.041" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543203715551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543203715551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.041              -0.197 SW\[7\]  " "   -0.041              -0.197 SW\[7\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543203715551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.020              -0.081 handshake:FSM\|positionControl:POSCTRL\|currentState.DELETE_OLD  " "   -0.020              -0.081 handshake:FSM\|positionControl:POSCTRL\|currentState.DELETE_OLD " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543203715551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.012               0.000 handshake:FSM\|legalControl:LEGALCTRL\|gameOver  " "    0.012               0.000 handshake:FSM\|legalControl:LEGALCTRL\|gameOver " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543203715551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.049               0.000 handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_NEW  " "    0.049               0.000 handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_NEW " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543203715551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_MAZE  " "    0.181               0.000 handshake:FSM\|positionControl:POSCTRL\|currentState.DRAW_MAZE " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543203715551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543203715551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.801               0.000 CLOCK_50  " "    8.801               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543203715551 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.888               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk  " "   18.888               0.000 VGA\|mypll\|altpll_component\|auto_generated\|generic_pll1~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543203715551 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543203715551 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1543203717992 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1543203717996 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 10 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5204 " "Peak virtual memory: 5204 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543203718177 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 25 22:41:58 2018 " "Processing ended: Sun Nov 25 22:41:58 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543203718177 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543203718177 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543203718177 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1543203718177 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 300 s " "Quartus Prime Full Compilation was successful. 0 errors, 300 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1543203719048 ""}
