;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-30
	MOV -7, <-20
	DJN -1, @-20
	CMP 210, 0
	JMP 12, #113
	MOV -6, <-20
	MOV -41, -20
	MOV -1, <-20
	SUB @0, 2
	SUB 1, @-300
	MOV -1, <-30
	SUB #72, @200
	MOV -1, @-20
	ADD 3, 20
	JMN @-892, #600
	DJN 210, 60
	DJN 210, 60
	SUB 0, @0
	SUB 1, <-1
	JMN 0, #2
	SUB @3, 2
	MOV -1, <-30
	ADD 210, 60
	SUB #12, @200
	SUB #12, @200
	ADD <121, 106
	SUB @0, 2
	ADD <121, 106
	SUB 12, 113
	SUB 121, 0
	SUB 12, 113
	SLT 121, 0
	SUB #72, @240
	SUB #72, @240
	SLT 20, @12
	SUB #72, @240
	SUB #72, @240
	CMP <121, 106
	MOV -1, <-30
	ADD #270, <1
	CMP -207, <-120
	SUB -207, <-120
	SUB -207, <-120
	SUB #72, @200
	SPL -0, 991
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
	MOV -1, <-30
	MOV -7, <-20
	DJN -1, @-20
