
*** Running vivado
    with args -log rgb2ycbcr_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source rgb2ycbcr_0.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source rgb2ycbcr_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/programowanie/verilog/lab6_kolor/vivado-library'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/programowanie/verilog/lab6_kolor/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: rgb2ycbcr_0
Command: synth_design -top rgb2ycbcr_0 -part xc7z010clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8992
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Vivado/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1221.375 ; gain = 408.797
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'rgb2ycbcr_0' [d:/programowanie/verilog/lab6_kolor/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.gen/sources_1/ip/rgb2ycbcr_0/synth/rgb2ycbcr_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'rgb2ycbcr' [d:/programowanie/verilog/lab6_kolor/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.gen/sources_1/ip/rgb2ycbcr_0/src/rgb2ycbcr.v:23]
INFO: [Synth 8-638] synthesizing module 'mult_gen_0' [d:/programowanie/verilog/lab6_kolor/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.gen/sources_1/ip/rgb2ycbcr_0/src/mult_gen_0/synth/mult_gen_0.vhd:68]
WARNING: [Synth 8-5640] Port 'zero_detect' is missing in component declaration [d:/programowanie/verilog/lab6_kolor/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.gen/sources_1/ip/rgb2ycbcr_0/src/mult_gen_0/synth/mult_gen_0.vhd:71]
WARNING: [Synth 8-5640] Port 'pcasc' is missing in component declaration [d:/programowanie/verilog/lab6_kolor/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.gen/sources_1/ip/rgb2ycbcr_0/src/mult_gen_0/synth/mult_gen_0.vhd:71]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_MODEL_TYPE bound to: 0 - type: integer 
	Parameter C_OPTIMIZE_GOAL bound to: 1 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_HAS_CE bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 3 - type: integer 
	Parameter C_A_WIDTH bound to: 18 - type: integer 
	Parameter C_A_TYPE bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 18 - type: integer 
	Parameter C_B_TYPE bound to: 0 - type: integer 
	Parameter C_OUT_HIGH bound to: 35 - type: integer 
	Parameter C_OUT_LOW bound to: 0 - type: integer 
	Parameter C_MULT_TYPE bound to: 1 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_CCM_IMP bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 10000001 - type: string 
	Parameter C_HAS_ZERO_DETECT bound to: 0 - type: integer 
	Parameter C_ROUND_OUTPUT bound to: 0 - type: integer 
	Parameter C_ROUND_PT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mult_gen_v12_0_18' declared at 'd:/programowanie/verilog/lab6_kolor/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.gen/sources_1/ip/rgb2ycbcr_0/src/mult_gen_0/hdl/mult_gen_v12_0_vh_rfs.vhd:21010' bound to instance 'U0' of component 'mult_gen_v12_0_18' [d:/programowanie/verilog/lab6_kolor/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.gen/sources_1/ip/rgb2ycbcr_0/src/mult_gen_0/synth/mult_gen_0.vhd:120]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-256] done synthesizing module 'mult_gen_0' (0#1) [d:/programowanie/verilog/lab6_kolor/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.gen/sources_1/ip/rgb2ycbcr_0/src/mult_gen_0/synth/mult_gen_0.vhd:68]
INFO: [Synth 8-638] synthesizing module 'c_addsub_0' [d:/programowanie/verilog/lab6_kolor/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.gen/sources_1/ip/rgb2ycbcr_0/src/c_addsub_0/synth/c_addsub_0.vhd:68]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynq - type: string 
	Parameter C_IMPLEMENTATION bound to: 1 - type: integer 
	Parameter C_A_WIDTH bound to: 9 - type: integer 
	Parameter C_B_WIDTH bound to: 9 - type: integer 
	Parameter C_OUT_WIDTH bound to: 9 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_A_TYPE bound to: 0 - type: integer 
	Parameter C_B_TYPE bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 2 - type: integer 
	Parameter C_ADD_MODE bound to: 0 - type: integer 
	Parameter C_B_CONSTANT bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 000000000 - type: string 
	Parameter C_AINIT_VAL bound to: 0 - type: string 
	Parameter C_SINIT_VAL bound to: 0 - type: string 
	Parameter C_CE_OVERRIDES_BYPASS bound to: 1 - type: integer 
	Parameter C_BYPASS_LOW bound to: 0 - type: integer 
	Parameter C_SCLR_OVERRIDES_SSET bound to: 1 - type: integer 
	Parameter C_HAS_C_IN bound to: 0 - type: integer 
	Parameter C_HAS_C_OUT bound to: 0 - type: integer 
	Parameter C_BORROW_LOW bound to: 1 - type: integer 
	Parameter C_HAS_CE bound to: 0 - type: integer 
	Parameter C_HAS_BYPASS bound to: 0 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_HAS_SSET bound to: 0 - type: integer 
	Parameter C_HAS_SINIT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'c_addsub_v12_0_14' declared at 'd:/programowanie/verilog/lab6_kolor/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.gen/sources_1/ip/rgb2ycbcr_0/src/c_addsub_0/hdl/c_addsub_v12_0_vh_rfs.vhd:7026' bound to instance 'U0' of component 'c_addsub_v12_0_14' [d:/programowanie/verilog/lab6_kolor/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.gen/sources_1/ip/rgb2ycbcr_0/src/c_addsub_0/synth/c_addsub_0.vhd:133]
INFO: [Synth 8-256] done synthesizing module 'c_addsub_0' (0#1) [d:/programowanie/verilog/lab6_kolor/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.gen/sources_1/ip/rgb2ycbcr_0/src/c_addsub_0/synth/c_addsub_0.vhd:68]
INFO: [Synth 8-6157] synthesizing module 'xil_internal_svlib_delay_line' [d:/programowanie/verilog/lab6_kolor/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.gen/sources_1/ip/rgb2ycbcr_0/src/delay_line.v:22]
INFO: [Synth 8-6157] synthesizing module 'register' [d:/programowanie/verilog/lab6_kolor/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.gen/sources_1/ip/rgb2ycbcr_0/src/register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'register' (0#1) [d:/programowanie/verilog/lab6_kolor/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.gen/sources_1/ip/rgb2ycbcr_0/src/register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xil_internal_svlib_delay_line' (0#1) [d:/programowanie/verilog/lab6_kolor/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.gen/sources_1/ip/rgb2ycbcr_0/src/delay_line.v:22]
INFO: [Synth 8-6157] synthesizing module 'xil_internal_svlib_delay_line__parameterized0' [d:/programowanie/verilog/lab6_kolor/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.gen/sources_1/ip/rgb2ycbcr_0/src/delay_line.v:22]
INFO: [Synth 8-6157] synthesizing module 'register__parameterized0' [d:/programowanie/verilog/lab6_kolor/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.gen/sources_1/ip/rgb2ycbcr_0/src/register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'register__parameterized0' (0#1) [d:/programowanie/verilog/lab6_kolor/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.gen/sources_1/ip/rgb2ycbcr_0/src/register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xil_internal_svlib_delay_line__parameterized0' (0#1) [d:/programowanie/verilog/lab6_kolor/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.gen/sources_1/ip/rgb2ycbcr_0/src/delay_line.v:22]
INFO: [Synth 8-6157] synthesizing module 'xil_internal_svlib_delay_line__parameterized1' [d:/programowanie/verilog/lab6_kolor/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.gen/sources_1/ip/rgb2ycbcr_0/src/delay_line.v:22]
INFO: [Synth 8-6157] synthesizing module 'register__parameterized1' [d:/programowanie/verilog/lab6_kolor/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.gen/sources_1/ip/rgb2ycbcr_0/src/register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'register__parameterized1' (0#1) [d:/programowanie/verilog/lab6_kolor/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.gen/sources_1/ip/rgb2ycbcr_0/src/register.v:23]
INFO: [Synth 8-6155] done synthesizing module 'xil_internal_svlib_delay_line__parameterized1' (0#1) [d:/programowanie/verilog/lab6_kolor/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.gen/sources_1/ip/rgb2ycbcr_0/src/delay_line.v:22]
INFO: [Synth 8-6155] done synthesizing module 'rgb2ycbcr' (0#1) [d:/programowanie/verilog/lab6_kolor/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.gen/sources_1/ip/rgb2ycbcr_0/src/rgb2ycbcr.v:23]
INFO: [Synth 8-6155] done synthesizing module 'rgb2ycbcr_0' (0#1) [d:/programowanie/verilog/lab6_kolor/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.gen/sources_1/ip/rgb2ycbcr_0/synth/rgb2ycbcr_0.v:53]
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port CEA1 in module xbip_dsp48e1_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CEA2 in module xbip_dsp48e1_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CEB1 in module xbip_dsp48e1_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CEB2 in module xbip_dsp48e1_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CEAD in module xbip_dsp48e1_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CED in module xbip_dsp48e1_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CEC in module xbip_dsp48e1_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CECARRYIN in module xbip_dsp48e1_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CECTRL in module xbip_dsp48e1_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CEALUMODE in module xbip_dsp48e1_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CEINMODE in module xbip_dsp48e1_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CEM in module xbip_dsp48e1_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CEP in module xbip_dsp48e1_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLRA in module xbip_dsp48e1_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLRB in module xbip_dsp48e1_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLRC in module xbip_dsp48e1_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLRD in module xbip_dsp48e1_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLRALLCARRYIN in module xbip_dsp48e1_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLRCTRL in module xbip_dsp48e1_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLRALUMODE in module xbip_dsp48e1_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLRINMODE in module xbip_dsp48e1_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLRM in module xbip_dsp48e1_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLRP in module xbip_dsp48e1_wrapper_v3_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_IN in module c_addsub_v12_0_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module c_addsub_v12_0_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port BYPASS in module c_addsub_v12_0_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module c_addsub_v12_0_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module c_addsub_v12_0_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module c_addsub_v12_0_14_viv is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module mult_gen_v12_0_18_delay_line is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module mult_gen_v12_0_18_delay_line is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module mult_gen_v12_0_18_delay_line is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[47] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[46] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[45] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[44] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[43] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[42] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[41] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[40] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[39] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[38] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[37] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[36] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[35] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[34] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[33] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[32] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[31] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[30] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[29] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[28] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[27] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[26] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[25] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[24] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[23] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[22] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[21] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[20] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[19] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[18] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[17] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[16] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[15] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[14] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[13] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[12] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[11] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[10] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[9] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[8] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[7] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[6] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[5] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[4] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[3] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[2] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[1] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port C_PORT[0] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[24] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[23] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[22] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[21] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[20] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[19] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[18] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[17] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[16] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[15] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[14] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[13] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[12] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[11] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[10] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[9] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[8] in module dsp is either unconnected or has no load
WARNING: [Synth 8-7129] Port D_PORT[7] in module dsp is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1422.402 ; gain = 609.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1422.402 ; gain = 609.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1422.402 ; gain = 609.824
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.150 . Memory (MB): peak = 1422.402 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/programowanie/verilog/lab6_kolor/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.runs/rgb2ycbcr_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/programowanie/verilog/lab6_kolor/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.runs/rgb2ycbcr_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1444.969 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.085 . Memory (MB): peak = 1445.145 ; gain = 0.176
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Vivado/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1445.145 ; gain = 632.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1445.145 ; gain = 632.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst/add_11. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/add_12. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/add_21. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/add_22. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/add_23. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/add_31. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/add_32. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/add_33. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/mul_11. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/mul_12. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/mul_13. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/mul_21. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/mul_22. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/mul_23. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/mul_31. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/mul_32. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/mul_33. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1445.145 ; gain = 632.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1445.145 ; gain = 632.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3936] Found unconnected internal register 'inst/delayed_in/genblk1[1].one_reg/val_reg' and it is trimmed from '36' to '26' bits. [d:/programowanie/verilog/lab6_kolor/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.gen/sources_1/ip/rgb2ycbcr_0/src/register.v:37]
INFO: [Synth 8-3936] Found unconnected internal register 'inst/delayed_in/genblk1[0].one_reg/val_reg' and it is trimmed from '36' to '26' bits. [d:/programowanie/verilog/lab6_kolor/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.gen/sources_1/ip/rgb2ycbcr_0/src/register.v:37]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1445.145 ; gain = 632.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1445.145 ; gain = 632.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1445.145 ; gain = 632.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1445.145 ; gain = 632.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1445.145 ; gain = 632.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1445.145 ; gain = 632.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1445.145 ; gain = 632.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1445.145 ; gain = 632.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1445.145 ; gain = 632.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1445.145 ; gain = 632.566
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                  | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dsp                          | ((A'*B)')'  | 8      | 16     | -      | -      | 36     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|dsp                          | ((A'*B)')'  | 8      | 17     | -      | -      | 36     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|dsp                          | ((A'*B)')'  | 8      | 14     | -      | -      | 36     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|dsp                          | ((A'*B)')'  | 8      | 18     | -      | -      | 36     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|dsp                          | ((A'*B)')'  | 8      | 18     | -      | -      | 36     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|dsp                          | ((A'*B)')'  | 8      | 17     | -      | -      | 36     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|dsp                          | ((A'*B)')'  | 8      | 17     | -      | -      | 36     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|dsp                          | ((A'*B)')'  | 8      | 18     | -      | -      | 36     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|dsp                          | ((A'*B)')'  | 8      | 18     | -      | -      | 36     | 1    | 0    | -    | -    | -     | 1    | 1    | 
|xbip_dsp48e1_wrapper_v3_0_38 | (C'+A':B')' | 30     | 18     | 48     | -      | 48     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|xbip_dsp48e1_wrapper_v3_0_33 | (C'+A':B')' | 30     | 18     | 48     | -      | 48     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|xbip_dsp48e1_wrapper_v3_0_28 | (C'+A':B')' | 30     | 18     | 48     | -      | 48     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|xbip_dsp48e1_wrapper_v3_0_23 | (C'+A':B')' | 0      | 8      | 48     | -      | 48     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|xbip_dsp48e1_wrapper_v3_0_18 | (C'+A':B')' | 30     | 18     | 48     | -      | 48     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|xbip_dsp48e1_wrapper_v3_0_13 | (C'+A':B')' | 30     | 18     | 48     | -      | 48     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|xbip_dsp48e1_wrapper_v3_0_8  | (C'+A':B')' | 0      | 8      | 48     | -      | 48     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
|xbip_dsp48e1_wrapper_v3_0    | (C'+A':B')' | 30     | 18     | 48     | -      | 48     | 1    | 1    | 1    | -    | -     | 0    | 1    | 
+-----------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |DSP48E1 |    17|
|3     |SRL16E  |     4|
|4     |FDRE    |    33|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1445.145 ; gain = 632.566
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:42 . Memory (MB): peak = 1445.145 ; gain = 609.824
Synthesis Optimization Complete : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 1445.145 ; gain = 632.566
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1445.145 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1445.145 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 1d5ce4ba
INFO: [Common 17-83] Releasing license: Synthesis
49 Infos, 104 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 1445.145 ; gain = 1010.195
INFO: [Common 17-1381] The checkpoint 'D:/programowanie/verilog/lab6_kolor/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.runs/rgb2ycbcr_0_synth_1/rgb2ycbcr_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP rgb2ycbcr_0, cache-ID = ed97b0a1e5543516
INFO: [Coretcl 2-1174] Renamed 111 cell refs.
INFO: [Common 17-1381] The checkpoint 'D:/programowanie/verilog/lab6_kolor/hdmi_vga_zybo_LN/hdmi_vga_zybo_LN.runs/rgb2ycbcr_0_synth_1/rgb2ycbcr_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file rgb2ycbcr_0_utilization_synth.rpt -pb rgb2ycbcr_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Apr 10 13:59:51 2024...
