# Note
```
guid: F3<|Rm-:ty
notetype: Basic
```

### Tags
```
```

## Front
Rules of Synchronous Sequential Design

## Back
- Every element is either combinational or a register
- At least one register
- Same CLK for all Registers
- Every cyclic path contains at least 1 register
