transcript on
if {[file exists rtl_work]} {
	vdel -lib rtl_work -all
}
vlib rtl_work
vmap work rtl_work

vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog {C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/top.v}
vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog {C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/clock_divider.v}
vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog {C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/chatter.v}
vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog {C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/REGISTERS.v}
vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog {C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/PC.v}
vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog {C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/MEMORY.v}
vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog {C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/SP.v}
vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog {C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/INSTRUCTION_DECODER.v}
vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog {C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ALU.v}
vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog {C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/REGISTER_A.v}
vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog {C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/REGISTER_B.v}
vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic {C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/SRM2B256SLMX.v}
vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic {C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/4030.v}
vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic {C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/4053.v}
vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic {C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/74HC08.v}
vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic {C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/74HC32.v}
vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic {C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/74HC138.v}
vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic {C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/74HC125.v}
vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic {C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/74HC161.v}
vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic {C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/74HC191.v}
vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic {C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/74HC221.v}
vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic {C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/74HC245.v}
vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic {C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/74HC259.v}
vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic {C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/74HC283.v}
vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic {C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/logic/74HC373.v}
vlog -vlog01compat -work work +incdir+C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip {C:/intelFPGA_lite/18.1/projects/Cyclone10_dev/TTM4Emulator/src/verilog/ip/SRAM.v}

