TimeQuest Timing Analyzer report for LP100
Tue May 14 10:48:11 2019
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'clk'
 14. Slow 1200mV 85C Model Hold: 'clk'
 15. Slow 1200mV 85C Model Minimum Pulse Width: 'clk'
 16. Setup Times
 17. Hold Times
 18. Clock to Output Times
 19. Minimum Clock to Output Times
 20. Slow 1200mV 85C Model Metastability Report
 21. Slow 1200mV 0C Model Fmax Summary
 22. Slow 1200mV 0C Model Setup Summary
 23. Slow 1200mV 0C Model Hold Summary
 24. Slow 1200mV 0C Model Recovery Summary
 25. Slow 1200mV 0C Model Removal Summary
 26. Slow 1200mV 0C Model Minimum Pulse Width Summary
 27. Slow 1200mV 0C Model Setup: 'clk'
 28. Slow 1200mV 0C Model Hold: 'clk'
 29. Slow 1200mV 0C Model Minimum Pulse Width: 'clk'
 30. Setup Times
 31. Hold Times
 32. Clock to Output Times
 33. Minimum Clock to Output Times
 34. Slow 1200mV 0C Model Metastability Report
 35. Fast 1200mV 0C Model Setup Summary
 36. Fast 1200mV 0C Model Hold Summary
 37. Fast 1200mV 0C Model Recovery Summary
 38. Fast 1200mV 0C Model Removal Summary
 39. Fast 1200mV 0C Model Minimum Pulse Width Summary
 40. Fast 1200mV 0C Model Setup: 'clk'
 41. Fast 1200mV 0C Model Hold: 'clk'
 42. Fast 1200mV 0C Model Minimum Pulse Width: 'clk'
 43. Setup Times
 44. Hold Times
 45. Clock to Output Times
 46. Minimum Clock to Output Times
 47. Fast 1200mV 0C Model Metastability Report
 48. Multicorner Timing Analysis Summary
 49. Setup Times
 50. Hold Times
 51. Clock to Output Times
 52. Minimum Clock to Output Times
 53. Board Trace Model Assignments
 54. Input Transition Times
 55. Slow Corner Signal Integrity Metrics
 56. Fast Corner Signal Integrity Metrics
 57. Setup Transfers
 58. Hold Transfers
 59. Report TCCS
 60. Report RSKM
 61. Unconstrained Paths
 62. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name      ; LP100                                              ;
; Device Family      ; Cyclone III                                        ;
; Device Name        ; EP3C16F484C6                                       ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------+
; SDC File List                                            ;
+----------------------+--------+--------------------------+
; SDC File Path        ; Status ; Read at                  ;
+----------------------+--------+--------------------------+
; LP100/LP100_0002.sdc ; OK     ; Tue May 14 10:48:10 2019 ;
+----------------------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; clk        ; Base ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk } ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 178.32 MHz ; 178.32 MHz      ; clk        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; clk   ; 14.392 ; 0.000              ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clk   ; 0.304 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+-------+-----------------------------------+
; Clock ; Slack ; End Point TNS                     ;
+-------+-------+-----------------------------------+
; clk   ; 9.499 ; 0.000                             ;
+-------+-------+-----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                      ; To Node                                                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.392 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[8]  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[15] ; clk          ; clk         ; 20.000       ; -0.465     ; 4.966      ;
; 14.392 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[8]  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[0]  ; clk          ; clk         ; 20.000       ; -0.465     ; 4.966      ;
; 14.392 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[8]  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[1]  ; clk          ; clk         ; 20.000       ; -0.465     ; 4.966      ;
; 14.392 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[8]  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[2]  ; clk          ; clk         ; 20.000       ; -0.465     ; 4.966      ;
; 14.392 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[8]  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[3]  ; clk          ; clk         ; 20.000       ; -0.465     ; 4.966      ;
; 14.392 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[8]  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[4]  ; clk          ; clk         ; 20.000       ; -0.465     ; 4.966      ;
; 14.392 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[8]  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[5]  ; clk          ; clk         ; 20.000       ; -0.465     ; 4.966      ;
; 14.392 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[8]  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[6]  ; clk          ; clk         ; 20.000       ; -0.465     ; 4.966      ;
; 14.392 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[8]  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[7]  ; clk          ; clk         ; 20.000       ; -0.465     ; 4.966      ;
; 14.392 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[8]  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[8]  ; clk          ; clk         ; 20.000       ; -0.465     ; 4.966      ;
; 14.392 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[8]  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[9]  ; clk          ; clk         ; 20.000       ; -0.465     ; 4.966      ;
; 14.392 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[8]  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[10] ; clk          ; clk         ; 20.000       ; -0.465     ; 4.966      ;
; 14.392 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[8]  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[11] ; clk          ; clk         ; 20.000       ; -0.465     ; 4.966      ;
; 14.392 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[8]  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[12] ; clk          ; clk         ; 20.000       ; -0.465     ; 4.966      ;
; 14.392 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[8]  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[13] ; clk          ; clk         ; 20.000       ; -0.465     ; 4.966      ;
; 14.392 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[8]  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[14] ; clk          ; clk         ; 20.000       ; -0.465     ; 4.966      ;
; 14.392 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[8]  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[16] ; clk          ; clk         ; 20.000       ; -0.465     ; 4.966      ;
; 14.392 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[8]  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[17] ; clk          ; clk         ; 20.000       ; -0.465     ; 4.966      ;
; 14.392 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[8]  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[18] ; clk          ; clk         ; 20.000       ; -0.465     ; 4.966      ;
; 14.392 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[8]  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[19] ; clk          ; clk         ; 20.000       ; -0.465     ; 4.966      ;
; 14.392 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[8]  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[20] ; clk          ; clk         ; 20.000       ; -0.465     ; 4.966      ;
; 14.392 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[8]  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[21] ; clk          ; clk         ; 20.000       ; -0.465     ; 4.966      ;
; 14.392 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[8]  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[22] ; clk          ; clk         ; 20.000       ; -0.465     ; 4.966      ;
; 14.392 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[8]  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[23] ; clk          ; clk         ; 20.000       ; -0.465     ; 4.966      ;
; 14.392 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[8]  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[24] ; clk          ; clk         ; 20.000       ; -0.465     ; 4.966      ;
; 14.668 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[15] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[15] ; clk          ; clk         ; 20.000       ; -0.465     ; 4.690      ;
; 14.668 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[15] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[0]  ; clk          ; clk         ; 20.000       ; -0.465     ; 4.690      ;
; 14.668 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[15] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[1]  ; clk          ; clk         ; 20.000       ; -0.465     ; 4.690      ;
; 14.668 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[15] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[2]  ; clk          ; clk         ; 20.000       ; -0.465     ; 4.690      ;
; 14.668 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[15] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[3]  ; clk          ; clk         ; 20.000       ; -0.465     ; 4.690      ;
; 14.668 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[15] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[4]  ; clk          ; clk         ; 20.000       ; -0.465     ; 4.690      ;
; 14.668 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[15] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[5]  ; clk          ; clk         ; 20.000       ; -0.465     ; 4.690      ;
; 14.668 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[15] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[6]  ; clk          ; clk         ; 20.000       ; -0.465     ; 4.690      ;
; 14.668 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[15] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[7]  ; clk          ; clk         ; 20.000       ; -0.465     ; 4.690      ;
; 14.668 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[15] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[8]  ; clk          ; clk         ; 20.000       ; -0.465     ; 4.690      ;
; 14.668 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[15] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[9]  ; clk          ; clk         ; 20.000       ; -0.465     ; 4.690      ;
; 14.668 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[15] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[10] ; clk          ; clk         ; 20.000       ; -0.465     ; 4.690      ;
; 14.668 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[15] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[11] ; clk          ; clk         ; 20.000       ; -0.465     ; 4.690      ;
; 14.668 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[15] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[12] ; clk          ; clk         ; 20.000       ; -0.465     ; 4.690      ;
; 14.668 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[15] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[13] ; clk          ; clk         ; 20.000       ; -0.465     ; 4.690      ;
; 14.668 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[15] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[14] ; clk          ; clk         ; 20.000       ; -0.465     ; 4.690      ;
; 14.668 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[15] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[16] ; clk          ; clk         ; 20.000       ; -0.465     ; 4.690      ;
; 14.668 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[15] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[17] ; clk          ; clk         ; 20.000       ; -0.465     ; 4.690      ;
; 14.668 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[15] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[18] ; clk          ; clk         ; 20.000       ; -0.465     ; 4.690      ;
; 14.668 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[15] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[19] ; clk          ; clk         ; 20.000       ; -0.465     ; 4.690      ;
; 14.668 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[15] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[20] ; clk          ; clk         ; 20.000       ; -0.465     ; 4.690      ;
; 14.668 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[15] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[21] ; clk          ; clk         ; 20.000       ; -0.465     ; 4.690      ;
; 14.668 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[15] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[22] ; clk          ; clk         ; 20.000       ; -0.465     ; 4.690      ;
; 14.668 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[15] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[23] ; clk          ; clk         ; 20.000       ; -0.465     ; 4.690      ;
; 14.668 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[15] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[24] ; clk          ; clk         ; 20.000       ; -0.465     ; 4.690      ;
; 14.725 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[16] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[15] ; clk          ; clk         ; 20.000       ; -0.465     ; 4.633      ;
; 14.725 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[16] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[0]  ; clk          ; clk         ; 20.000       ; -0.465     ; 4.633      ;
; 14.725 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[16] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[1]  ; clk          ; clk         ; 20.000       ; -0.465     ; 4.633      ;
; 14.725 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[16] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[2]  ; clk          ; clk         ; 20.000       ; -0.465     ; 4.633      ;
; 14.725 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[16] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[3]  ; clk          ; clk         ; 20.000       ; -0.465     ; 4.633      ;
; 14.725 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[16] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[4]  ; clk          ; clk         ; 20.000       ; -0.465     ; 4.633      ;
; 14.725 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[16] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[5]  ; clk          ; clk         ; 20.000       ; -0.465     ; 4.633      ;
; 14.725 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[16] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[6]  ; clk          ; clk         ; 20.000       ; -0.465     ; 4.633      ;
; 14.725 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[16] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[7]  ; clk          ; clk         ; 20.000       ; -0.465     ; 4.633      ;
; 14.725 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[16] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[8]  ; clk          ; clk         ; 20.000       ; -0.465     ; 4.633      ;
; 14.725 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[16] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[9]  ; clk          ; clk         ; 20.000       ; -0.465     ; 4.633      ;
; 14.725 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[16] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[10] ; clk          ; clk         ; 20.000       ; -0.465     ; 4.633      ;
; 14.725 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[16] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[11] ; clk          ; clk         ; 20.000       ; -0.465     ; 4.633      ;
; 14.725 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[16] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[12] ; clk          ; clk         ; 20.000       ; -0.465     ; 4.633      ;
; 14.725 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[16] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[13] ; clk          ; clk         ; 20.000       ; -0.465     ; 4.633      ;
; 14.725 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[16] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[14] ; clk          ; clk         ; 20.000       ; -0.465     ; 4.633      ;
; 14.725 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[16] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[16] ; clk          ; clk         ; 20.000       ; -0.465     ; 4.633      ;
; 14.725 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[16] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[17] ; clk          ; clk         ; 20.000       ; -0.465     ; 4.633      ;
; 14.725 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[16] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[18] ; clk          ; clk         ; 20.000       ; -0.465     ; 4.633      ;
; 14.725 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[16] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[19] ; clk          ; clk         ; 20.000       ; -0.465     ; 4.633      ;
; 14.725 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[16] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[20] ; clk          ; clk         ; 20.000       ; -0.465     ; 4.633      ;
; 14.725 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[16] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[21] ; clk          ; clk         ; 20.000       ; -0.465     ; 4.633      ;
; 14.725 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[16] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[22] ; clk          ; clk         ; 20.000       ; -0.465     ; 4.633      ;
; 14.725 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[16] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[23] ; clk          ; clk         ; 20.000       ; -0.465     ; 4.633      ;
; 14.725 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[16] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[24] ; clk          ; clk         ; 20.000       ; -0.465     ; 4.633      ;
; 14.727 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[12] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[15] ; clk          ; clk         ; 20.000       ; -0.465     ; 4.631      ;
; 14.727 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[12] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[0]  ; clk          ; clk         ; 20.000       ; -0.465     ; 4.631      ;
; 14.727 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[12] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[1]  ; clk          ; clk         ; 20.000       ; -0.465     ; 4.631      ;
; 14.727 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[12] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[2]  ; clk          ; clk         ; 20.000       ; -0.465     ; 4.631      ;
; 14.727 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[12] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[3]  ; clk          ; clk         ; 20.000       ; -0.465     ; 4.631      ;
; 14.727 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[12] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[4]  ; clk          ; clk         ; 20.000       ; -0.465     ; 4.631      ;
; 14.727 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[12] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[5]  ; clk          ; clk         ; 20.000       ; -0.465     ; 4.631      ;
; 14.727 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[12] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[6]  ; clk          ; clk         ; 20.000       ; -0.465     ; 4.631      ;
; 14.727 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[12] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[7]  ; clk          ; clk         ; 20.000       ; -0.465     ; 4.631      ;
; 14.727 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[12] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[8]  ; clk          ; clk         ; 20.000       ; -0.465     ; 4.631      ;
; 14.727 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[12] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[9]  ; clk          ; clk         ; 20.000       ; -0.465     ; 4.631      ;
; 14.727 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[12] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[10] ; clk          ; clk         ; 20.000       ; -0.465     ; 4.631      ;
; 14.727 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[12] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[11] ; clk          ; clk         ; 20.000       ; -0.465     ; 4.631      ;
; 14.727 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[12] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[12] ; clk          ; clk         ; 20.000       ; -0.465     ; 4.631      ;
; 14.727 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[12] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[13] ; clk          ; clk         ; 20.000       ; -0.465     ; 4.631      ;
; 14.727 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[12] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[14] ; clk          ; clk         ; 20.000       ; -0.465     ; 4.631      ;
; 14.727 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[12] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[16] ; clk          ; clk         ; 20.000       ; -0.465     ; 4.631      ;
; 14.727 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[12] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[17] ; clk          ; clk         ; 20.000       ; -0.465     ; 4.631      ;
; 14.727 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[12] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[18] ; clk          ; clk         ; 20.000       ; -0.465     ; 4.631      ;
; 14.727 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[12] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[19] ; clk          ; clk         ; 20.000       ; -0.465     ; 4.631      ;
; 14.727 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[12] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[20] ; clk          ; clk         ; 20.000       ; -0.465     ; 4.631      ;
; 14.727 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[12] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[21] ; clk          ; clk         ; 20.000       ; -0.465     ; 4.631      ;
; 14.727 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[12] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[22] ; clk          ; clk         ; 20.000       ; -0.465     ; 4.631      ;
; 14.727 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[12] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[23] ; clk          ; clk         ; 20.000       ; -0.465     ; 4.631      ;
; 14.727 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[12] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[24] ; clk          ; clk         ; 20.000       ; -0.465     ; 4.631      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                          ; To Node                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.304 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][14]                      ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.381      ; 0.872      ;
; 0.314 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[4]                                   ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.377      ; 0.878      ;
; 0.315 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][11]                      ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.381      ; 0.883      ;
; 0.322 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[5]                                   ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.377      ; 0.886      ;
; 0.325 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][8]                       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.377      ; 0.889      ;
; 0.326 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][10]                      ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.381      ; 0.894      ;
; 0.332 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][19]                      ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.377      ; 0.896      ;
; 0.344 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][7]                       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.377      ; 0.908      ;
; 0.350 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_wa0_i[5]                                           ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.374      ; 0.911      ;
; 0.358 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[7]                         ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[7]                                                             ; clk          ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_run_count[0]                                           ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_run_count[0]                                                                               ; clk          ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_run_count[1]                                           ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_run_count[1]                                                                               ; clk          ; clk         ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_ca0_eq                                                 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_ca0_eq                                                                                     ; clk          ; clk         ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_wa0_i[0]                                           ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_wa0_i[0]                                                                               ; clk          ; clk         ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_i[2]                                    ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_i[2]                                                                        ; clk          ; clk         ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count1_i[0]                                    ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count1_i[0]                                                                        ; clk          ; clk         ; 0.000        ; 0.061      ; 0.577      ;
; 0.361 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[1]                                   ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.377      ; 0.925      ;
; 0.362 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|\u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[0]                              ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|\u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[0]                                                                  ; clk          ; clk         ; 0.000        ; 0.061      ; 0.580      ;
; 0.362 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[0]                                   ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[0]                                                                       ; clk          ; clk         ; 0.000        ; 0.061      ; 0.580      ;
; 0.362 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_ca0_i[0]                                               ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_ca0_i[0]                                                                                   ; clk          ; clk         ; 0.000        ; 0.061      ; 0.580      ;
; 0.362 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[0]                         ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[0]                                                             ; clk          ; clk         ; 0.000        ; 0.061      ; 0.580      ;
; 0.362 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|\u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0]                              ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|\u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0]                                                                  ; clk          ; clk         ; 0.000        ; 0.061      ; 0.580      ;
; 0.372 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[5]                      ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[5]                                                             ; clk          ; clk         ; 0.000        ; 0.062      ; 0.591      ;
; 0.372 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][4]                       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][4]                                                           ; clk          ; clk         ; 0.000        ; 0.062      ; 0.591      ;
; 0.372 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][14]                      ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][14]                                                          ; clk          ; clk         ; 0.000        ; 0.062      ; 0.591      ;
; 0.372 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][22]                      ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][22]                                                          ; clk          ; clk         ; 0.000        ; 0.062      ; 0.591      ;
; 0.372 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][22]                      ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][22]                                                          ; clk          ; clk         ; 0.000        ; 0.062      ; 0.591      ;
; 0.373 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[3]                      ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[3]                                                             ; clk          ; clk         ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_15|delay_signals[2][0]         ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_15|delay_signals[1][0]                                             ; clk          ; clk         ; 0.000        ; 0.061      ; 0.591      ;
; 0.373 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[9]                      ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[9]                                                             ; clk          ; clk         ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[2]                      ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[2]                                                             ; clk          ; clk         ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][0]                       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][0]                                                           ; clk          ; clk         ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][1]                       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][1]                                                           ; clk          ; clk         ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][7]                       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][7]                                                           ; clk          ; clk         ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][7]                       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][7]                                                           ; clk          ; clk         ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][8]                       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][8]                                                           ; clk          ; clk         ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][10]                      ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][10]                                                          ; clk          ; clk         ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][10]                      ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][10]                                                          ; clk          ; clk         ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][17]                      ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][17]                                                          ; clk          ; clk         ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][17]                      ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][17]                                                          ; clk          ; clk         ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][18]                      ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][18]                                                          ; clk          ; clk         ; 0.000        ; 0.061      ; 0.591      ;
; 0.373 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][21]                      ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][21]                                                          ; clk          ; clk         ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][23]                      ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][23]                                                          ; clk          ; clk         ; 0.000        ; 0.061      ; 0.591      ;
; 0.374 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|packet_error_s[0]                              ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|at_source_error_s[0]                                                           ; clk          ; clk         ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[12]                     ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[12]                                                            ; clk          ; clk         ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[1]                      ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[1]                                                             ; clk          ; clk         ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][0]                       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][0]                                                           ; clk          ; clk         ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[2][0] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[1][0]                                     ; clk          ; clk         ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][5]                       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][5]                                                           ; clk          ; clk         ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][9]                       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][9]                                                           ; clk          ; clk         ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][16]                      ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][16]                                                          ; clk          ; clk         ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][20]                      ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][20]                                                          ; clk          ; clk         ; 0.000        ; 0.061      ; 0.592      ;
; 0.374 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][20]                      ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][20]                                                          ; clk          ; clk         ; 0.000        ; 0.061      ; 0.592      ;
; 0.375 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[14]                     ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[14]                                                            ; clk          ; clk         ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[13]                     ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[13]                                                            ; clk          ; clk         ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[11]                     ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[11]                                                            ; clk          ; clk         ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[15]                     ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[15]                                                            ; clk          ; clk         ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[10]                     ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[10]                                                            ; clk          ; clk         ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[8]                      ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[8]                                                             ; clk          ; clk         ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[6]                      ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[6]                                                             ; clk          ; clk         ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[1][0] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[0][0]                                     ; clk          ; clk         ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][2]                       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][2]                                                           ; clk          ; clk         ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][3]                       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][3]                                                           ; clk          ; clk         ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][5]                       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][5]                                                           ; clk          ; clk         ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][6]                       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][6]                                                           ; clk          ; clk         ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][11]                      ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][11]                                                          ; clk          ; clk         ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][12]                      ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][12]                                                          ; clk          ; clk         ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][13]                      ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][13]                                                          ; clk          ; clk         ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][14]                      ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][14]                                                          ; clk          ; clk         ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][15]                      ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][15]                                                          ; clk          ; clk         ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][16]                      ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][16]                                                          ; clk          ; clk         ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][18]                      ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][18]                                                          ; clk          ; clk         ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][19]                      ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][19]                                                          ; clk          ; clk         ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][19]                      ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][19]                                                          ; clk          ; clk         ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][23]                      ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][23]                                                          ; clk          ; clk         ; 0.000        ; 0.061      ; 0.593      ;
; 0.376 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_oseq_gated_reg_q[0]                                    ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_valid                                                                     ; clk          ; clk         ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][2]                       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][2]                                                           ; clk          ; clk         ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][4]                       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][4]                                                           ; clk          ; clk         ; 0.000        ; 0.062      ; 0.595      ;
; 0.376 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][9]                       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][9]                                                           ; clk          ; clk         ; 0.000        ; 0.061      ; 0.594      ;
; 0.376 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][13]                      ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][13]                                                          ; clk          ; clk         ; 0.000        ; 0.061      ; 0.594      ;
; 0.377 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_wa0_i[6]                                           ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_wa0_i[6]                                                                               ; clk          ; clk         ; 0.000        ; 0.061      ; 0.595      ;
; 0.379 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count1_i[6]                                    ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count1_i[6]                                                                        ; clk          ; clk         ; 0.000        ; 0.061      ; 0.597      ;
; 0.383 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_accum_o[28]                                            ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[13]                                                                   ; clk          ; clk         ; 0.000        ; 0.062      ; 0.602      ;
; 0.391 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_i[6]                                    ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_i[6]                                                                        ; clk          ; clk         ; 0.000        ; 0.061      ; 0.609      ;
; 0.396 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_wa0_i[4]                                           ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.374      ; 0.957      ;
; 0.399 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|\u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[8]                              ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|\u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[8]                                                                  ; clk          ; clk         ; 0.000        ; 0.061      ; 0.617      ;
; 0.402 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_wa0_i[2]                                           ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.374      ; 0.963      ;
; 0.403 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|\u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[6]                              ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_oseq_eq                                                                                    ; clk          ; clk         ; 0.000        ; 0.061      ; 0.621      ;
; 0.406 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|\u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[8]                              ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|\u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[8]                                                                  ; clk          ; clk         ; 0.000        ; 0.061      ; 0.624      ;
; 0.409 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|\u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[8]                              ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_oseq_gated_reg_q[0]                                                                        ; clk          ; clk         ; 0.000        ; 0.061      ; 0.627      ;
; 0.416 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_ca0_i[6]                                               ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_ca0_i[6]                                                                                   ; clk          ; clk         ; 0.000        ; 0.061      ; 0.634      ;
; 0.419 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[7]                         ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[5]                                                             ; clk          ; clk         ; 0.000        ; 0.062      ; 0.638      ;
; 0.422 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[7]                         ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[4]                                                             ; clk          ; clk         ; 0.000        ; 0.062      ; 0.641      ;
; 0.423 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[7]                         ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[2]                                                             ; clk          ; clk         ; 0.000        ; 0.062      ; 0.642      ;
; 0.447 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][18]                      ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.379      ; 1.013      ;
; 0.473 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][2]                       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.379      ; 1.039      ;
; 0.480 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][3]                       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.379      ; 1.046      ;
; 0.481 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][1]                       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.371      ; 1.039      ;
; 0.487 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_accum_o[34]                                            ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[19]                                                                   ; clk          ; clk         ; 0.000        ; 0.062      ; 0.706      ;
; 0.487 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_accum_o[31]                                            ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[16]                                                                   ; clk          ; clk         ; 0.000        ; 0.062      ; 0.706      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk'                                                                                                                                                                                                                      ;
+-------+--------------+----------------+-----------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                                                                                                                                                                 ;
+-------+--------------+----------------+-----------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.499 ; 9.793        ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated|result[0]          ;
; 9.499 ; 9.793        ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated|result[10]         ;
; 9.499 ; 9.793        ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated|result[11]         ;
; 9.499 ; 9.793        ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated|result[12]         ;
; 9.499 ; 9.793        ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated|result[13]         ;
; 9.499 ; 9.793        ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated|result[14]         ;
; 9.499 ; 9.793        ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated|result[1]          ;
; 9.499 ; 9.793        ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated|result[2]          ;
; 9.499 ; 9.793        ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated|result[3]          ;
; 9.499 ; 9.793        ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated|result[4]          ;
; 9.499 ; 9.793        ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated|result[5]          ;
; 9.499 ; 9.793        ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated|result[6]          ;
; 9.499 ; 9.793        ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated|result[7]          ;
; 9.499 ; 9.793        ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated|result[8]          ;
; 9.499 ; 9.793        ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated|result[9]          ;
; 9.499 ; 9.793        ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[0]          ;
; 9.499 ; 9.793        ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[10]         ;
; 9.499 ; 9.793        ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[11]         ;
; 9.499 ; 9.793        ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[12]         ;
; 9.499 ; 9.793        ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[13]         ;
; 9.499 ; 9.793        ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[14]         ;
; 9.499 ; 9.793        ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[15]         ;
; 9.499 ; 9.793        ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[16]         ;
; 9.499 ; 9.793        ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[17]         ;
; 9.499 ; 9.793        ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[18]         ;
; 9.499 ; 9.793        ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[19]         ;
; 9.499 ; 9.793        ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[1]          ;
; 9.499 ; 9.793        ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[20]         ;
; 9.499 ; 9.793        ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[21]         ;
; 9.499 ; 9.793        ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[22]         ;
; 9.499 ; 9.793        ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[23]         ;
; 9.499 ; 9.793        ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[24]         ;
; 9.499 ; 9.793        ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[2]          ;
; 9.499 ; 9.793        ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[3]          ;
; 9.499 ; 9.793        ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[4]          ;
; 9.499 ; 9.793        ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[5]          ;
; 9.499 ; 9.793        ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[6]          ;
; 9.499 ; 9.793        ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[7]          ;
; 9.499 ; 9.793        ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[8]          ;
; 9.499 ; 9.793        ; 0.294          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[9]          ;
; 9.573 ; 9.803        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|ram_block1a0~portb_address_reg0 ;
; 9.575 ; 9.805        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.575 ; 9.805        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 9.575 ; 9.805        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|ram_block1a0~porta_we_reg       ;
; 9.579 ; 9.809        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[0]                          ;
; 9.579 ; 9.809        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[10]                         ;
; 9.579 ; 9.809        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[11]                         ;
; 9.579 ; 9.809        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[12]                         ;
; 9.579 ; 9.809        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[13]                         ;
; 9.579 ; 9.809        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[14]                         ;
; 9.579 ; 9.809        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[15]                         ;
; 9.579 ; 9.809        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[16]                         ;
; 9.579 ; 9.809        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[17]                         ;
; 9.579 ; 9.809        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[18]                         ;
; 9.579 ; 9.809        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[19]                         ;
; 9.579 ; 9.809        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[1]                          ;
; 9.579 ; 9.809        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[20]                         ;
; 9.579 ; 9.809        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[21]                         ;
; 9.579 ; 9.809        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[22]                         ;
; 9.579 ; 9.809        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[23]                         ;
; 9.579 ; 9.809        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[2]                          ;
; 9.579 ; 9.809        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[3]                          ;
; 9.579 ; 9.809        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[4]                          ;
; 9.579 ; 9.809        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[5]                          ;
; 9.579 ; 9.809        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[6]                          ;
; 9.579 ; 9.809        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[7]                          ;
; 9.579 ; 9.809        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[8]                          ;
; 9.579 ; 9.809        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[9]                          ;
; 9.681 ; 9.865        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_i[2]                                                                        ;
; 9.681 ; 9.865        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_i[3]                                                                        ;
; 9.681 ; 9.865        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_i[4]                                                                        ;
; 9.681 ; 9.865        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_i[5]                                                                        ;
; 9.681 ; 9.865        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_i[6]                                                                        ;
; 9.682 ; 9.866        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[0][0]                                     ;
; 9.682 ; 9.866        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[1][0]                                     ;
; 9.682 ; 9.866        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[2][0]                                     ;
; 9.682 ; 9.866        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][10]                                                          ;
; 9.682 ; 9.866        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][11]                                                          ;
; 9.682 ; 9.866        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][14]                                                          ;
; 9.682 ; 9.866        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][19]                                                          ;
; 9.682 ; 9.866        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][5]                                                           ;
; 9.682 ; 9.866        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][6]                                                           ;
; 9.682 ; 9.866        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][7]                                                           ;
; 9.682 ; 9.866        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][8]                                                           ;
; 9.682 ; 9.866        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][9]                                                           ;
; 9.682 ; 9.866        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][10]                                                          ;
; 9.682 ; 9.866        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][11]                                                          ;
; 9.682 ; 9.866        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][14]                                                          ;
; 9.682 ; 9.866        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][19]                                                          ;
; 9.682 ; 9.866        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][5]                                                           ;
; 9.682 ; 9.866        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][6]                                                           ;
; 9.682 ; 9.866        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][7]                                                           ;
; 9.682 ; 9.866        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][8]                                                           ;
; 9.682 ; 9.866        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][9]                                                           ;
; 9.682 ; 9.866        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][10]                                                          ;
; 9.682 ; 9.866        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][11]                                                          ;
; 9.682 ; 9.866        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][14]                                                          ;
; 9.682 ; 9.866        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][19]                                                          ;
; 9.682 ; 9.866        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][5]                                                           ;
; 9.682 ; 9.866        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][6]                                                           ;
+-------+--------------+----------------+-----------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Setup Times                                                                    ;
+--------------------+------------+-------+-------+------------+-----------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------------+------------+-------+-------+------------+-----------------+
; ast_sink_data[*]   ; clk        ; 1.667 ; 2.099 ; Rise       ; clk             ;
;  ast_sink_data[0]  ; clk        ; 1.273 ; 1.689 ; Rise       ; clk             ;
;  ast_sink_data[1]  ; clk        ; 1.440 ; 1.850 ; Rise       ; clk             ;
;  ast_sink_data[2]  ; clk        ; 1.339 ; 1.754 ; Rise       ; clk             ;
;  ast_sink_data[3]  ; clk        ; 1.464 ; 1.875 ; Rise       ; clk             ;
;  ast_sink_data[4]  ; clk        ; 1.647 ; 2.062 ; Rise       ; clk             ;
;  ast_sink_data[5]  ; clk        ; 1.071 ; 1.477 ; Rise       ; clk             ;
;  ast_sink_data[6]  ; clk        ; 1.080 ; 1.484 ; Rise       ; clk             ;
;  ast_sink_data[7]  ; clk        ; 1.626 ; 2.076 ; Rise       ; clk             ;
;  ast_sink_data[8]  ; clk        ; 1.447 ; 1.827 ; Rise       ; clk             ;
;  ast_sink_data[9]  ; clk        ; 1.053 ; 1.458 ; Rise       ; clk             ;
;  ast_sink_data[10] ; clk        ; 1.667 ; 2.099 ; Rise       ; clk             ;
;  ast_sink_data[11] ; clk        ; 1.477 ; 1.922 ; Rise       ; clk             ;
;  ast_sink_data[12] ; clk        ; 1.434 ; 1.843 ; Rise       ; clk             ;
;  ast_sink_data[13] ; clk        ; 1.437 ; 1.854 ; Rise       ; clk             ;
;  ast_sink_data[14] ; clk        ; 1.481 ; 1.906 ; Rise       ; clk             ;
;  ast_sink_data[15] ; clk        ; 1.449 ; 1.867 ; Rise       ; clk             ;
;  ast_sink_data[16] ; clk        ; 1.291 ; 1.705 ; Rise       ; clk             ;
;  ast_sink_data[17] ; clk        ; 1.304 ; 1.716 ; Rise       ; clk             ;
;  ast_sink_data[18] ; clk        ; 1.657 ; 2.084 ; Rise       ; clk             ;
;  ast_sink_data[19] ; clk        ; 1.502 ; 1.947 ; Rise       ; clk             ;
;  ast_sink_data[20] ; clk        ; 1.444 ; 1.853 ; Rise       ; clk             ;
;  ast_sink_data[21] ; clk        ; 1.257 ; 1.672 ; Rise       ; clk             ;
;  ast_sink_data[22] ; clk        ; 1.651 ; 2.078 ; Rise       ; clk             ;
;  ast_sink_data[23] ; clk        ; 1.282 ; 1.688 ; Rise       ; clk             ;
; ast_sink_error[*]  ; clk        ; 1.411 ; 1.834 ; Rise       ; clk             ;
;  ast_sink_error[0] ; clk        ; 1.411 ; 1.834 ; Rise       ; clk             ;
; ast_sink_valid     ; clk        ; 0.241 ; 0.334 ; Rise       ; clk             ;
+--------------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Hold Times                                                                       ;
+--------------------+------------+--------+--------+------------+-----------------+
; Data Port          ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------------+------------+--------+--------+------------+-----------------+
; ast_sink_data[*]   ; clk        ; -0.704 ; -1.088 ; Rise       ; clk             ;
;  ast_sink_data[0]  ; clk        ; -0.908 ; -1.306 ; Rise       ; clk             ;
;  ast_sink_data[1]  ; clk        ; -1.082 ; -1.482 ; Rise       ; clk             ;
;  ast_sink_data[2]  ; clk        ; -0.975 ; -1.370 ; Rise       ; clk             ;
;  ast_sink_data[3]  ; clk        ; -1.107 ; -1.509 ; Rise       ; clk             ;
;  ast_sink_data[4]  ; clk        ; -1.279 ; -1.685 ; Rise       ; clk             ;
;  ast_sink_data[5]  ; clk        ; -0.721 ; -1.106 ; Rise       ; clk             ;
;  ast_sink_data[6]  ; clk        ; -0.730 ; -1.113 ; Rise       ; clk             ;
;  ast_sink_data[7]  ; clk        ; -1.260 ; -1.699 ; Rise       ; clk             ;
;  ast_sink_data[8]  ; clk        ; -1.081 ; -1.441 ; Rise       ; clk             ;
;  ast_sink_data[9]  ; clk        ; -0.704 ; -1.088 ; Rise       ; clk             ;
;  ast_sink_data[10] ; clk        ; -1.299 ; -1.721 ; Rise       ; clk             ;
;  ast_sink_data[11] ; clk        ; -1.106 ; -1.530 ; Rise       ; clk             ;
;  ast_sink_data[12] ; clk        ; -1.076 ; -1.477 ; Rise       ; clk             ;
;  ast_sink_data[13] ; clk        ; -1.079 ; -1.488 ; Rise       ; clk             ;
;  ast_sink_data[14] ; clk        ; -1.110 ; -1.516 ; Rise       ; clk             ;
;  ast_sink_data[15] ; clk        ; -1.090 ; -1.499 ; Rise       ; clk             ;
;  ast_sink_data[16] ; clk        ; -0.928 ; -1.323 ; Rise       ; clk             ;
;  ast_sink_data[17] ; clk        ; -0.939 ; -1.332 ; Rise       ; clk             ;
;  ast_sink_data[18] ; clk        ; -1.289 ; -1.706 ; Rise       ; clk             ;
;  ast_sink_data[19] ; clk        ; -1.129 ; -1.553 ; Rise       ; clk             ;
;  ast_sink_data[20] ; clk        ; -1.087 ; -1.487 ; Rise       ; clk             ;
;  ast_sink_data[21] ; clk        ; -0.894 ; -1.290 ; Rise       ; clk             ;
;  ast_sink_data[22] ; clk        ; -1.283 ; -1.701 ; Rise       ; clk             ;
;  ast_sink_data[23] ; clk        ; -0.920 ; -1.306 ; Rise       ; clk             ;
; ast_sink_error[*]  ; clk        ; -1.047 ; -1.449 ; Rise       ; clk             ;
;  ast_sink_error[0] ; clk        ; -1.047 ; -1.449 ; Rise       ; clk             ;
; ast_sink_valid     ; clk        ; 0.493  ; 0.350  ; Rise       ; clk             ;
+--------------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Clock to Output Times                                                            ;
+----------------------+------------+-------+-------+------------+-----------------+
; Data Port            ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------------+------------+-------+-------+------------+-----------------+
; ast_source_data[*]   ; clk        ; 7.586 ; 7.713 ; Rise       ; clk             ;
;  ast_source_data[0]  ; clk        ; 6.348 ; 6.399 ; Rise       ; clk             ;
;  ast_source_data[1]  ; clk        ; 5.781 ; 5.796 ; Rise       ; clk             ;
;  ast_source_data[2]  ; clk        ; 5.745 ; 5.797 ; Rise       ; clk             ;
;  ast_source_data[3]  ; clk        ; 5.873 ; 5.874 ; Rise       ; clk             ;
;  ast_source_data[4]  ; clk        ; 5.593 ; 5.586 ; Rise       ; clk             ;
;  ast_source_data[5]  ; clk        ; 5.789 ; 5.812 ; Rise       ; clk             ;
;  ast_source_data[6]  ; clk        ; 5.940 ; 5.966 ; Rise       ; clk             ;
;  ast_source_data[7]  ; clk        ; 5.788 ; 5.790 ; Rise       ; clk             ;
;  ast_source_data[8]  ; clk        ; 6.276 ; 6.262 ; Rise       ; clk             ;
;  ast_source_data[9]  ; clk        ; 5.822 ; 5.841 ; Rise       ; clk             ;
;  ast_source_data[10] ; clk        ; 6.303 ; 6.357 ; Rise       ; clk             ;
;  ast_source_data[11] ; clk        ; 5.821 ; 5.846 ; Rise       ; clk             ;
;  ast_source_data[12] ; clk        ; 5.749 ; 5.802 ; Rise       ; clk             ;
;  ast_source_data[13] ; clk        ; 7.036 ; 7.185 ; Rise       ; clk             ;
;  ast_source_data[14] ; clk        ; 7.586 ; 7.713 ; Rise       ; clk             ;
;  ast_source_data[15] ; clk        ; 6.106 ; 6.153 ; Rise       ; clk             ;
;  ast_source_data[16] ; clk        ; 7.013 ; 7.161 ; Rise       ; clk             ;
;  ast_source_data[17] ; clk        ; 6.094 ; 6.097 ; Rise       ; clk             ;
;  ast_source_data[18] ; clk        ; 5.836 ; 5.837 ; Rise       ; clk             ;
;  ast_source_data[19] ; clk        ; 6.388 ; 6.506 ; Rise       ; clk             ;
;  ast_source_data[20] ; clk        ; 5.840 ; 5.867 ; Rise       ; clk             ;
;  ast_source_data[21] ; clk        ; 5.799 ; 5.804 ; Rise       ; clk             ;
;  ast_source_data[22] ; clk        ; 5.843 ; 5.890 ; Rise       ; clk             ;
;  ast_source_data[23] ; clk        ; 6.554 ; 6.571 ; Rise       ; clk             ;
; ast_source_error[*]  ; clk        ; 5.365 ; 5.373 ; Rise       ; clk             ;
;  ast_source_error[0] ; clk        ; 5.365 ; 5.373 ; Rise       ; clk             ;
; ast_source_valid     ; clk        ; 5.308 ; 5.303 ; Rise       ; clk             ;
+----------------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                    ;
+----------------------+------------+-------+-------+------------+-----------------+
; Data Port            ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------------+------------+-------+-------+------------+-----------------+
; ast_source_data[*]   ; clk        ; 5.473 ; 5.464 ; Rise       ; clk             ;
;  ast_source_data[0]  ; clk        ; 6.198 ; 6.245 ; Rise       ; clk             ;
;  ast_source_data[1]  ; clk        ; 5.652 ; 5.665 ; Rise       ; clk             ;
;  ast_source_data[2]  ; clk        ; 5.625 ; 5.675 ; Rise       ; clk             ;
;  ast_source_data[3]  ; clk        ; 5.745 ; 5.743 ; Rise       ; clk             ;
;  ast_source_data[4]  ; clk        ; 5.473 ; 5.464 ; Rise       ; clk             ;
;  ast_source_data[5]  ; clk        ; 5.662 ; 5.681 ; Rise       ; clk             ;
;  ast_source_data[6]  ; clk        ; 5.807 ; 5.829 ; Rise       ; clk             ;
;  ast_source_data[7]  ; clk        ; 5.660 ; 5.659 ; Rise       ; clk             ;
;  ast_source_data[8]  ; clk        ; 6.129 ; 6.114 ; Rise       ; clk             ;
;  ast_source_data[9]  ; clk        ; 5.693 ; 5.709 ; Rise       ; clk             ;
;  ast_source_data[10] ; clk        ; 6.155 ; 6.205 ; Rise       ; clk             ;
;  ast_source_data[11] ; clk        ; 5.692 ; 5.713 ; Rise       ; clk             ;
;  ast_source_data[12] ; clk        ; 5.629 ; 5.679 ; Rise       ; clk             ;
;  ast_source_data[13] ; clk        ; 6.858 ; 7.000 ; Rise       ; clk             ;
;  ast_source_data[14] ; clk        ; 7.441 ; 7.566 ; Rise       ; clk             ;
;  ast_source_data[15] ; clk        ; 5.966 ; 6.009 ; Rise       ; clk             ;
;  ast_source_data[16] ; clk        ; 6.835 ; 6.976 ; Rise       ; clk             ;
;  ast_source_data[17] ; clk        ; 5.960 ; 5.962 ; Rise       ; clk             ;
;  ast_source_data[18] ; clk        ; 5.707 ; 5.706 ; Rise       ; clk             ;
;  ast_source_data[19] ; clk        ; 6.236 ; 6.347 ; Rise       ; clk             ;
;  ast_source_data[20] ; clk        ; 5.710 ; 5.735 ; Rise       ; clk             ;
;  ast_source_data[21] ; clk        ; 5.670 ; 5.672 ; Rise       ; clk             ;
;  ast_source_data[22] ; clk        ; 5.713 ; 5.756 ; Rise       ; clk             ;
;  ast_source_data[23] ; clk        ; 6.401 ; 6.417 ; Rise       ; clk             ;
; ast_source_error[*]  ; clk        ; 5.259 ; 5.267 ; Rise       ; clk             ;
;  ast_source_error[0] ; clk        ; 5.259 ; 5.267 ; Rise       ; clk             ;
; ast_source_valid     ; clk        ; 5.201 ; 5.194 ; Rise       ; clk             ;
+----------------------+------------+-------+-------+------------+-----------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 200.04 MHz ; 200.04 MHz      ; clk        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk   ; 15.001 ; 0.000             ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.303 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+-------+----------------------------------+
; Clock ; Slack ; End Point TNS                    ;
+-------+-------+----------------------------------+
; clk   ; 9.516 ; 0.000                            ;
+-------+-------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                      ; To Node                                                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.001 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[8]  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[15] ; clk          ; clk         ; 20.000       ; -0.429     ; 4.409      ;
; 15.001 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[8]  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[0]  ; clk          ; clk         ; 20.000       ; -0.429     ; 4.409      ;
; 15.001 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[8]  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[1]  ; clk          ; clk         ; 20.000       ; -0.429     ; 4.409      ;
; 15.001 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[8]  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[2]  ; clk          ; clk         ; 20.000       ; -0.429     ; 4.409      ;
; 15.001 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[8]  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[3]  ; clk          ; clk         ; 20.000       ; -0.429     ; 4.409      ;
; 15.001 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[8]  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[4]  ; clk          ; clk         ; 20.000       ; -0.429     ; 4.409      ;
; 15.001 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[8]  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[5]  ; clk          ; clk         ; 20.000       ; -0.429     ; 4.409      ;
; 15.001 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[8]  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[6]  ; clk          ; clk         ; 20.000       ; -0.429     ; 4.409      ;
; 15.001 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[8]  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[7]  ; clk          ; clk         ; 20.000       ; -0.429     ; 4.409      ;
; 15.001 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[8]  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[8]  ; clk          ; clk         ; 20.000       ; -0.429     ; 4.409      ;
; 15.001 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[8]  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[9]  ; clk          ; clk         ; 20.000       ; -0.429     ; 4.409      ;
; 15.001 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[8]  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[10] ; clk          ; clk         ; 20.000       ; -0.429     ; 4.409      ;
; 15.001 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[8]  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[11] ; clk          ; clk         ; 20.000       ; -0.429     ; 4.409      ;
; 15.001 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[8]  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[12] ; clk          ; clk         ; 20.000       ; -0.429     ; 4.409      ;
; 15.001 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[8]  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[13] ; clk          ; clk         ; 20.000       ; -0.429     ; 4.409      ;
; 15.001 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[8]  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[14] ; clk          ; clk         ; 20.000       ; -0.429     ; 4.409      ;
; 15.001 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[8]  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[16] ; clk          ; clk         ; 20.000       ; -0.429     ; 4.409      ;
; 15.001 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[8]  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[17] ; clk          ; clk         ; 20.000       ; -0.429     ; 4.409      ;
; 15.001 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[8]  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[18] ; clk          ; clk         ; 20.000       ; -0.429     ; 4.409      ;
; 15.001 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[8]  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[19] ; clk          ; clk         ; 20.000       ; -0.429     ; 4.409      ;
; 15.001 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[8]  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[20] ; clk          ; clk         ; 20.000       ; -0.429     ; 4.409      ;
; 15.001 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[8]  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[21] ; clk          ; clk         ; 20.000       ; -0.429     ; 4.409      ;
; 15.001 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[8]  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[22] ; clk          ; clk         ; 20.000       ; -0.429     ; 4.409      ;
; 15.001 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[8]  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[23] ; clk          ; clk         ; 20.000       ; -0.429     ; 4.409      ;
; 15.001 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[8]  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[24] ; clk          ; clk         ; 20.000       ; -0.429     ; 4.409      ;
; 15.233 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[15] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[15] ; clk          ; clk         ; 20.000       ; -0.429     ; 4.177      ;
; 15.233 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[15] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[0]  ; clk          ; clk         ; 20.000       ; -0.429     ; 4.177      ;
; 15.233 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[15] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[1]  ; clk          ; clk         ; 20.000       ; -0.429     ; 4.177      ;
; 15.233 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[15] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[2]  ; clk          ; clk         ; 20.000       ; -0.429     ; 4.177      ;
; 15.233 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[15] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[3]  ; clk          ; clk         ; 20.000       ; -0.429     ; 4.177      ;
; 15.233 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[15] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[4]  ; clk          ; clk         ; 20.000       ; -0.429     ; 4.177      ;
; 15.233 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[15] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[5]  ; clk          ; clk         ; 20.000       ; -0.429     ; 4.177      ;
; 15.233 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[15] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[6]  ; clk          ; clk         ; 20.000       ; -0.429     ; 4.177      ;
; 15.233 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[15] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[7]  ; clk          ; clk         ; 20.000       ; -0.429     ; 4.177      ;
; 15.233 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[15] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[8]  ; clk          ; clk         ; 20.000       ; -0.429     ; 4.177      ;
; 15.233 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[15] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[9]  ; clk          ; clk         ; 20.000       ; -0.429     ; 4.177      ;
; 15.233 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[15] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[10] ; clk          ; clk         ; 20.000       ; -0.429     ; 4.177      ;
; 15.233 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[15] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[11] ; clk          ; clk         ; 20.000       ; -0.429     ; 4.177      ;
; 15.233 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[15] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[12] ; clk          ; clk         ; 20.000       ; -0.429     ; 4.177      ;
; 15.233 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[15] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[13] ; clk          ; clk         ; 20.000       ; -0.429     ; 4.177      ;
; 15.233 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[15] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[14] ; clk          ; clk         ; 20.000       ; -0.429     ; 4.177      ;
; 15.233 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[15] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[16] ; clk          ; clk         ; 20.000       ; -0.429     ; 4.177      ;
; 15.233 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[15] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[17] ; clk          ; clk         ; 20.000       ; -0.429     ; 4.177      ;
; 15.233 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[15] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[18] ; clk          ; clk         ; 20.000       ; -0.429     ; 4.177      ;
; 15.233 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[15] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[19] ; clk          ; clk         ; 20.000       ; -0.429     ; 4.177      ;
; 15.233 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[15] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[20] ; clk          ; clk         ; 20.000       ; -0.429     ; 4.177      ;
; 15.233 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[15] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[21] ; clk          ; clk         ; 20.000       ; -0.429     ; 4.177      ;
; 15.233 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[15] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[22] ; clk          ; clk         ; 20.000       ; -0.429     ; 4.177      ;
; 15.233 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[15] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[23] ; clk          ; clk         ; 20.000       ; -0.429     ; 4.177      ;
; 15.233 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[15] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[24] ; clk          ; clk         ; 20.000       ; -0.429     ; 4.177      ;
; 15.267 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[16] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[15] ; clk          ; clk         ; 20.000       ; -0.429     ; 4.143      ;
; 15.267 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[16] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[0]  ; clk          ; clk         ; 20.000       ; -0.429     ; 4.143      ;
; 15.267 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[16] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[1]  ; clk          ; clk         ; 20.000       ; -0.429     ; 4.143      ;
; 15.267 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[16] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[2]  ; clk          ; clk         ; 20.000       ; -0.429     ; 4.143      ;
; 15.267 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[16] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[3]  ; clk          ; clk         ; 20.000       ; -0.429     ; 4.143      ;
; 15.267 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[16] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[4]  ; clk          ; clk         ; 20.000       ; -0.429     ; 4.143      ;
; 15.267 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[16] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[5]  ; clk          ; clk         ; 20.000       ; -0.429     ; 4.143      ;
; 15.267 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[16] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[6]  ; clk          ; clk         ; 20.000       ; -0.429     ; 4.143      ;
; 15.267 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[16] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[7]  ; clk          ; clk         ; 20.000       ; -0.429     ; 4.143      ;
; 15.267 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[16] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[8]  ; clk          ; clk         ; 20.000       ; -0.429     ; 4.143      ;
; 15.267 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[16] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[9]  ; clk          ; clk         ; 20.000       ; -0.429     ; 4.143      ;
; 15.267 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[16] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[10] ; clk          ; clk         ; 20.000       ; -0.429     ; 4.143      ;
; 15.267 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[16] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[11] ; clk          ; clk         ; 20.000       ; -0.429     ; 4.143      ;
; 15.267 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[16] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[12] ; clk          ; clk         ; 20.000       ; -0.429     ; 4.143      ;
; 15.267 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[16] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[13] ; clk          ; clk         ; 20.000       ; -0.429     ; 4.143      ;
; 15.267 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[16] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[14] ; clk          ; clk         ; 20.000       ; -0.429     ; 4.143      ;
; 15.267 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[16] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[16] ; clk          ; clk         ; 20.000       ; -0.429     ; 4.143      ;
; 15.267 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[16] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[17] ; clk          ; clk         ; 20.000       ; -0.429     ; 4.143      ;
; 15.267 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[16] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[18] ; clk          ; clk         ; 20.000       ; -0.429     ; 4.143      ;
; 15.267 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[16] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[19] ; clk          ; clk         ; 20.000       ; -0.429     ; 4.143      ;
; 15.267 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[16] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[20] ; clk          ; clk         ; 20.000       ; -0.429     ; 4.143      ;
; 15.267 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[16] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[21] ; clk          ; clk         ; 20.000       ; -0.429     ; 4.143      ;
; 15.267 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[16] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[22] ; clk          ; clk         ; 20.000       ; -0.429     ; 4.143      ;
; 15.267 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[16] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[23] ; clk          ; clk         ; 20.000       ; -0.429     ; 4.143      ;
; 15.267 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[16] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[24] ; clk          ; clk         ; 20.000       ; -0.429     ; 4.143      ;
; 15.284 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[9]  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[15] ; clk          ; clk         ; 20.000       ; -0.429     ; 4.126      ;
; 15.284 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[9]  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[0]  ; clk          ; clk         ; 20.000       ; -0.429     ; 4.126      ;
; 15.284 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[9]  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[1]  ; clk          ; clk         ; 20.000       ; -0.429     ; 4.126      ;
; 15.284 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[9]  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[2]  ; clk          ; clk         ; 20.000       ; -0.429     ; 4.126      ;
; 15.284 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[9]  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[3]  ; clk          ; clk         ; 20.000       ; -0.429     ; 4.126      ;
; 15.284 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[9]  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[4]  ; clk          ; clk         ; 20.000       ; -0.429     ; 4.126      ;
; 15.284 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[9]  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[5]  ; clk          ; clk         ; 20.000       ; -0.429     ; 4.126      ;
; 15.284 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[9]  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[6]  ; clk          ; clk         ; 20.000       ; -0.429     ; 4.126      ;
; 15.284 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[9]  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[7]  ; clk          ; clk         ; 20.000       ; -0.429     ; 4.126      ;
; 15.284 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[9]  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[8]  ; clk          ; clk         ; 20.000       ; -0.429     ; 4.126      ;
; 15.284 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[9]  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[9]  ; clk          ; clk         ; 20.000       ; -0.429     ; 4.126      ;
; 15.284 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[9]  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[10] ; clk          ; clk         ; 20.000       ; -0.429     ; 4.126      ;
; 15.284 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[9]  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[11] ; clk          ; clk         ; 20.000       ; -0.429     ; 4.126      ;
; 15.284 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[9]  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[12] ; clk          ; clk         ; 20.000       ; -0.429     ; 4.126      ;
; 15.284 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[9]  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[13] ; clk          ; clk         ; 20.000       ; -0.429     ; 4.126      ;
; 15.284 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[9]  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[14] ; clk          ; clk         ; 20.000       ; -0.429     ; 4.126      ;
; 15.284 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[9]  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[16] ; clk          ; clk         ; 20.000       ; -0.429     ; 4.126      ;
; 15.284 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[9]  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[17] ; clk          ; clk         ; 20.000       ; -0.429     ; 4.126      ;
; 15.284 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[9]  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[18] ; clk          ; clk         ; 20.000       ; -0.429     ; 4.126      ;
; 15.284 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[9]  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[19] ; clk          ; clk         ; 20.000       ; -0.429     ; 4.126      ;
; 15.284 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[9]  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[20] ; clk          ; clk         ; 20.000       ; -0.429     ; 4.126      ;
; 15.284 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[9]  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[21] ; clk          ; clk         ; 20.000       ; -0.429     ; 4.126      ;
; 15.284 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[9]  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[22] ; clk          ; clk         ; 20.000       ; -0.429     ; 4.126      ;
; 15.284 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[9]  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[23] ; clk          ; clk         ; 20.000       ; -0.429     ; 4.126      ;
; 15.284 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[9]  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[24] ; clk          ; clk         ; 20.000       ; -0.429     ; 4.126      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                      ; To Node                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.303 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][14]                                                  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.341      ; 0.813      ;
; 0.312 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_wa0_i[0]                                                                       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_wa0_i[0]                                                                               ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_i[2]                                                                ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_i[2]                                                                        ; clk          ; clk         ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_ca0_eq                                                                             ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_ca0_eq                                                                                     ; clk          ; clk         ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[7]                                                     ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[7]                                                             ; clk          ; clk         ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_run_count[0]                                                                       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_run_count[0]                                                                               ; clk          ; clk         ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_run_count[1]                                                                       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_run_count[1]                                                                               ; clk          ; clk         ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][11]                                                  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.341      ; 0.823      ;
; 0.313 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[4]                                                               ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.337      ; 0.819      ;
; 0.313 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count1_i[0]                                                                ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count1_i[0]                                                                        ; clk          ; clk         ; 0.000        ; 0.054      ; 0.511      ;
; 0.317 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][8]                                                   ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.337      ; 0.823      ;
; 0.320 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[0]                                                     ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[0]                                                             ; clk          ; clk         ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][19]                                                  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.337      ; 0.826      ;
; 0.320 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[5]                                                               ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.337      ; 0.826      ;
; 0.321 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|\u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[0]                                                          ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|\u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[0]                                                                  ; clk          ; clk         ; 0.000        ; 0.054      ; 0.519      ;
; 0.321 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[0]                                                               ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[0]                                                                       ; clk          ; clk         ; 0.000        ; 0.054      ; 0.519      ;
; 0.321 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_ca0_i[0]                                                                           ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_ca0_i[0]                                                                                   ; clk          ; clk         ; 0.000        ; 0.054      ; 0.519      ;
; 0.321 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|\u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0]                                                          ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|\u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0]                                                                  ; clk          ; clk         ; 0.000        ; 0.054      ; 0.519      ;
; 0.323 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][10]                                                  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.341      ; 0.833      ;
; 0.332 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][7]                                                   ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.337      ; 0.838      ;
; 0.335 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_wa0_i[6]                                                                       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_wa0_i[6]                                                                               ; clk          ; clk         ; 0.000        ; 0.055      ; 0.534      ;
; 0.336 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_wa0_i[5]                                                                       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.335      ; 0.840      ;
; 0.337 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][4]                                                   ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][4]                                                           ; clk          ; clk         ; 0.000        ; 0.055      ; 0.536      ;
; 0.337 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][18]                                                  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][18]                                                          ; clk          ; clk         ; 0.000        ; 0.055      ; 0.536      ;
; 0.337 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][22]                                                  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][22]                                                          ; clk          ; clk         ; 0.000        ; 0.055      ; 0.536      ;
; 0.338 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[5]                                                  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[5]                                                             ; clk          ; clk         ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[3]                                                  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[3]                                                             ; clk          ; clk         ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count1_i[6]                                                                ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count1_i[6]                                                                        ; clk          ; clk         ; 0.000        ; 0.054      ; 0.536      ;
; 0.338 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][14]                                                  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][14]                                                          ; clk          ; clk         ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][20]                                                  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][20]                                                          ; clk          ; clk         ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][21]                                                  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][21]                                                          ; clk          ; clk         ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][22]                                                  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][22]                                                          ; clk          ; clk         ; 0.000        ; 0.055      ; 0.537      ;
; 0.339 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[12]                                                 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[12]                                                            ; clk          ; clk         ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_15|delay_signals[2][0]                                     ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_15|delay_signals[1][0]                                             ; clk          ; clk         ; 0.000        ; 0.054      ; 0.537      ;
; 0.339 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][0]                                                   ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][0]                                                           ; clk          ; clk         ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[1][0]                             ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[0][0]                                     ; clk          ; clk         ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[2][0]                             ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[1][0]                                     ; clk          ; clk         ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][1]                                                   ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][1]                                                           ; clk          ; clk         ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][3]                                                   ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][3]                                                           ; clk          ; clk         ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][5]                                                   ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][5]                                                           ; clk          ; clk         ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][7]                                                   ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][7]                                                           ; clk          ; clk         ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][7]                                                   ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][7]                                                           ; clk          ; clk         ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][8]                                                   ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][8]                                                           ; clk          ; clk         ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][9]                                                   ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][9]                                                           ; clk          ; clk         ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][10]                                                  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][10]                                                          ; clk          ; clk         ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][10]                                                  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][10]                                                          ; clk          ; clk         ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][16]                                                  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][16]                                                          ; clk          ; clk         ; 0.000        ; 0.054      ; 0.537      ;
; 0.339 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][17]                                                  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][17]                                                          ; clk          ; clk         ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][17]                                                  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][17]                                                          ; clk          ; clk         ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][18]                                                  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][18]                                                          ; clk          ; clk         ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][20]                                                  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][20]                                                          ; clk          ; clk         ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][23]                                                  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][23]                                                          ; clk          ; clk         ; 0.000        ; 0.054      ; 0.537      ;
; 0.340 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[13]                                                 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[13]                                                            ; clk          ; clk         ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[11]                                                 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[11]                                                            ; clk          ; clk         ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[9]                                                  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[9]                                                             ; clk          ; clk         ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[2]                                                  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[2]                                                             ; clk          ; clk         ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[1]                                                  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[1]                                                             ; clk          ; clk         ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][0]                                                   ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][0]                                                           ; clk          ; clk         ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][2]                                                   ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][2]                                                           ; clk          ; clk         ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][2]                                                   ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][2]                                                           ; clk          ; clk         ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][5]                                                   ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][5]                                                           ; clk          ; clk         ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][6]                                                   ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][6]                                                           ; clk          ; clk         ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][9]                                                   ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][9]                                                           ; clk          ; clk         ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][12]                                                  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][12]                                                          ; clk          ; clk         ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][13]                                                  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][13]                                                          ; clk          ; clk         ; 0.000        ; 0.055      ; 0.539      ;
; 0.341 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|packet_error_s[0]                                                          ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|at_source_error_s[0]                                                           ; clk          ; clk         ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_oseq_gated_reg_q[0]                                                                ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_valid                                                                     ; clk          ; clk         ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[14]                                                 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[14]                                                            ; clk          ; clk         ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[15]                                                 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[15]                                                            ; clk          ; clk         ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[10]                                                 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[10]                                                            ; clk          ; clk         ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[8]                                                  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[8]                                                             ; clk          ; clk         ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[6]                                                  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[6]                                                             ; clk          ; clk         ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][4]                                                   ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][4]                                                           ; clk          ; clk         ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][11]                                                  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][11]                                                          ; clk          ; clk         ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][13]                                                  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][13]                                                          ; clk          ; clk         ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][14]                                                  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][14]                                                          ; clk          ; clk         ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][15]                                                  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][15]                                                          ; clk          ; clk         ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][16]                                                  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][16]                                                          ; clk          ; clk         ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][19]                                                  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][19]                                                          ; clk          ; clk         ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][19]                                                  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][19]                                                          ; clk          ; clk         ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][23]                                                  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][23]                                                          ; clk          ; clk         ; 0.000        ; 0.054      ; 0.539      ;
; 0.346 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_accum_o[28]                                                                        ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[13]                                                                   ; clk          ; clk         ; 0.000        ; 0.055      ; 0.545      ;
; 0.347 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_i[6]                                                                ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_i[6]                                                                        ; clk          ; clk         ; 0.000        ; 0.055      ; 0.546      ;
; 0.355 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|\u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[8]                                                          ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|\u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[8]                                                                  ; clk          ; clk         ; 0.000        ; 0.054      ; 0.553      ;
; 0.356 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[1]                                                               ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.337      ; 0.862      ;
; 0.362 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|\u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[8]                                                          ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|\u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[8]                                                                  ; clk          ; clk         ; 0.000        ; 0.054      ; 0.560      ;
; 0.366 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|\u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[6]                                                          ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_oseq_eq                                                                                    ; clk          ; clk         ; 0.000        ; 0.054      ; 0.564      ;
; 0.371 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|\u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[8]                                                          ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_oseq_gated_reg_q[0]                                                                        ; clk          ; clk         ; 0.000        ; 0.054      ; 0.569      ;
; 0.371 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_ca0_i[6]                                                                           ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_ca0_i[6]                                                                                   ; clk          ; clk         ; 0.000        ; 0.054      ; 0.569      ;
; 0.372 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[7]                                                     ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[5]                                                             ; clk          ; clk         ; 0.000        ; 0.054      ; 0.570      ;
; 0.375 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[7]                                                     ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[4]                                                             ; clk          ; clk         ; 0.000        ; 0.054      ; 0.573      ;
; 0.376 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[7]                                                     ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[2]                                                             ; clk          ; clk         ; 0.000        ; 0.054      ; 0.574      ;
; 0.379 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_wa0_i[4]                                                                       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.335      ; 0.883      ;
; 0.387 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_wa0_i[2]                                                                       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.335      ; 0.891      ;
; 0.424 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][18]                                                  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.342      ; 0.935      ;
; 0.437 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count1_i[0]                                                                ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[0]                                                                       ; clk          ; clk         ; 0.000        ; 0.054      ; 0.635      ;
; 0.438 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_accum_o[34]                                                                        ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[19]                                                                   ; clk          ; clk         ; 0.000        ; 0.055      ; 0.637      ;
; 0.438 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_accum_o[31]                                                                        ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[16]                                                                   ; clk          ; clk         ; 0.000        ; 0.055      ; 0.637      ;
; 0.446 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated|result[12] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multhi_q[12]                                                         ; clk          ; clk         ; 0.000        ; 0.170      ; 0.760      ;
; 0.448 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][2]                                                   ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.342      ; 0.959      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                                                                                                                                       ;
+-------+--------------+----------------+-----------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                                                                                                                                                                 ;
+-------+--------------+----------------+-----------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.516 ; 9.787        ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[0]          ;
; 9.516 ; 9.787        ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[10]         ;
; 9.516 ; 9.787        ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[11]         ;
; 9.516 ; 9.787        ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[12]         ;
; 9.516 ; 9.787        ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[13]         ;
; 9.516 ; 9.787        ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[14]         ;
; 9.516 ; 9.787        ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[15]         ;
; 9.516 ; 9.787        ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[16]         ;
; 9.516 ; 9.787        ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[17]         ;
; 9.516 ; 9.787        ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[18]         ;
; 9.516 ; 9.787        ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[19]         ;
; 9.516 ; 9.787        ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[1]          ;
; 9.516 ; 9.787        ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[20]         ;
; 9.516 ; 9.787        ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[21]         ;
; 9.516 ; 9.787        ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[22]         ;
; 9.516 ; 9.787        ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[23]         ;
; 9.516 ; 9.787        ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[24]         ;
; 9.516 ; 9.787        ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[2]          ;
; 9.516 ; 9.787        ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[3]          ;
; 9.516 ; 9.787        ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[4]          ;
; 9.516 ; 9.787        ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[5]          ;
; 9.516 ; 9.787        ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[6]          ;
; 9.516 ; 9.787        ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[7]          ;
; 9.516 ; 9.787        ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[8]          ;
; 9.516 ; 9.787        ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[9]          ;
; 9.517 ; 9.788        ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated|result[0]          ;
; 9.517 ; 9.788        ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated|result[10]         ;
; 9.517 ; 9.788        ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated|result[11]         ;
; 9.517 ; 9.788        ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated|result[12]         ;
; 9.517 ; 9.788        ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated|result[13]         ;
; 9.517 ; 9.788        ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated|result[14]         ;
; 9.517 ; 9.788        ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated|result[1]          ;
; 9.517 ; 9.788        ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated|result[2]          ;
; 9.517 ; 9.788        ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated|result[3]          ;
; 9.517 ; 9.788        ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated|result[4]          ;
; 9.517 ; 9.788        ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated|result[5]          ;
; 9.517 ; 9.788        ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated|result[6]          ;
; 9.517 ; 9.788        ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated|result[7]          ;
; 9.517 ; 9.788        ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated|result[8]          ;
; 9.517 ; 9.788        ; 0.271          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated|result[9]          ;
; 9.573 ; 9.803        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|ram_block1a0~portb_address_reg0 ;
; 9.574 ; 9.804        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.574 ; 9.804        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|ram_block1a0~porta_we_reg       ;
; 9.576 ; 9.806        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 9.578 ; 9.808        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[0]                          ;
; 9.578 ; 9.808        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[10]                         ;
; 9.578 ; 9.808        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[11]                         ;
; 9.578 ; 9.808        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[12]                         ;
; 9.578 ; 9.808        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[13]                         ;
; 9.578 ; 9.808        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[14]                         ;
; 9.578 ; 9.808        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[15]                         ;
; 9.578 ; 9.808        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[16]                         ;
; 9.578 ; 9.808        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[17]                         ;
; 9.578 ; 9.808        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[18]                         ;
; 9.578 ; 9.808        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[19]                         ;
; 9.578 ; 9.808        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[1]                          ;
; 9.578 ; 9.808        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[20]                         ;
; 9.578 ; 9.808        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[21]                         ;
; 9.578 ; 9.808        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[22]                         ;
; 9.578 ; 9.808        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[23]                         ;
; 9.578 ; 9.808        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[2]                          ;
; 9.578 ; 9.808        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[3]                          ;
; 9.578 ; 9.808        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[4]                          ;
; 9.578 ; 9.808        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[5]                          ;
; 9.578 ; 9.808        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[6]                          ;
; 9.578 ; 9.808        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[7]                          ;
; 9.578 ; 9.808        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[8]                          ;
; 9.578 ; 9.808        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[9]                          ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|\u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[0]                                                                  ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|\u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[1]                                                                  ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_15|delay_signals[0][0]                                             ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_15|delay_signals[1][0]                                             ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_15|delay_signals[2][0]                                             ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][15]                                                          ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][16]                                                          ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][17]                                                          ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][21]                                                          ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][22]                                                          ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][23]                                                          ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][15]                                                          ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][16]                                                          ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][17]                                                          ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][21]                                                          ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][22]                                                          ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][23]                                                          ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][15]                                                          ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][16]                                                          ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][17]                                                          ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][21]                                                          ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][22]                                                          ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][23]                                                          ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:u0_m0_wo0_compute|delay_signals[0][0]                                                    ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_ca0_eq                                                                                     ;
; 9.681 ; 9.865        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|\u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[2]                                                                  ;
; 9.681 ; 9.865        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|\u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[3]                                                                  ;
; 9.681 ; 9.865        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|\u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[4]                                                                  ;
; 9.681 ; 9.865        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|\u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[5]                                                                  ;
; 9.681 ; 9.865        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|\u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[6]                                                                  ;
; 9.681 ; 9.865        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|\u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[7]                                                                  ;
; 9.681 ; 9.865        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|\u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[8]                                                                  ;
+-------+--------------+----------------+-----------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Setup Times                                                                    ;
+--------------------+------------+-------+-------+------------+-----------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------------+------------+-------+-------+------------+-----------------+
; ast_sink_data[*]   ; clk        ; 1.411 ; 1.767 ; Rise       ; clk             ;
;  ast_sink_data[0]  ; clk        ; 1.046 ; 1.392 ; Rise       ; clk             ;
;  ast_sink_data[1]  ; clk        ; 1.196 ; 1.548 ; Rise       ; clk             ;
;  ast_sink_data[2]  ; clk        ; 1.108 ; 1.457 ; Rise       ; clk             ;
;  ast_sink_data[3]  ; clk        ; 1.222 ; 1.577 ; Rise       ; clk             ;
;  ast_sink_data[4]  ; clk        ; 1.390 ; 1.734 ; Rise       ; clk             ;
;  ast_sink_data[5]  ; clk        ; 0.865 ; 1.209 ; Rise       ; clk             ;
;  ast_sink_data[6]  ; clk        ; 0.875 ; 1.216 ; Rise       ; clk             ;
;  ast_sink_data[7]  ; clk        ; 1.374 ; 1.743 ; Rise       ; clk             ;
;  ast_sink_data[8]  ; clk        ; 1.220 ; 1.514 ; Rise       ; clk             ;
;  ast_sink_data[9]  ; clk        ; 0.850 ; 1.192 ; Rise       ; clk             ;
;  ast_sink_data[10] ; clk        ; 1.411 ; 1.767 ; Rise       ; clk             ;
;  ast_sink_data[11] ; clk        ; 1.244 ; 1.593 ; Rise       ; clk             ;
;  ast_sink_data[12] ; clk        ; 1.192 ; 1.544 ; Rise       ; clk             ;
;  ast_sink_data[13] ; clk        ; 1.198 ; 1.553 ; Rise       ; clk             ;
;  ast_sink_data[14] ; clk        ; 1.241 ; 1.599 ; Rise       ; clk             ;
;  ast_sink_data[15] ; clk        ; 1.206 ; 1.562 ; Rise       ; clk             ;
;  ast_sink_data[16] ; clk        ; 1.065 ; 1.410 ; Rise       ; clk             ;
;  ast_sink_data[17] ; clk        ; 1.077 ; 1.422 ; Rise       ; clk             ;
;  ast_sink_data[18] ; clk        ; 1.407 ; 1.766 ; Rise       ; clk             ;
;  ast_sink_data[19] ; clk        ; 1.254 ; 1.613 ; Rise       ; clk             ;
;  ast_sink_data[20] ; clk        ; 1.202 ; 1.554 ; Rise       ; clk             ;
;  ast_sink_data[21] ; clk        ; 1.040 ; 1.377 ; Rise       ; clk             ;
;  ast_sink_data[22] ; clk        ; 1.392 ; 1.745 ; Rise       ; clk             ;
;  ast_sink_data[23] ; clk        ; 1.062 ; 1.394 ; Rise       ; clk             ;
; ast_sink_error[*]  ; clk        ; 1.192 ; 1.534 ; Rise       ; clk             ;
;  ast_sink_error[0] ; clk        ; 1.192 ; 1.534 ; Rise       ; clk             ;
; ast_sink_valid     ; clk        ; 0.239 ; 0.367 ; Rise       ; clk             ;
+--------------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Hold Times                                                                       ;
+--------------------+------------+--------+--------+------------+-----------------+
; Data Port          ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------------+------------+--------+--------+------------+-----------------+
; ast_sink_data[*]   ; clk        ; -0.542 ; -0.869 ; Rise       ; clk             ;
;  ast_sink_data[0]  ; clk        ; -0.725 ; -1.058 ; Rise       ; clk             ;
;  ast_sink_data[1]  ; clk        ; -0.881 ; -1.225 ; Rise       ; clk             ;
;  ast_sink_data[2]  ; clk        ; -0.787 ; -1.122 ; Rise       ; clk             ;
;  ast_sink_data[3]  ; clk        ; -0.908 ; -1.254 ; Rise       ; clk             ;
;  ast_sink_data[4]  ; clk        ; -1.066 ; -1.403 ; Rise       ; clk             ;
;  ast_sink_data[5]  ; clk        ; -0.556 ; -0.885 ; Rise       ; clk             ;
;  ast_sink_data[6]  ; clk        ; -0.565 ; -0.892 ; Rise       ; clk             ;
;  ast_sink_data[7]  ; clk        ; -1.051 ; -1.412 ; Rise       ; clk             ;
;  ast_sink_data[8]  ; clk        ; -0.896 ; -1.178 ; Rise       ; clk             ;
;  ast_sink_data[9]  ; clk        ; -0.542 ; -0.869 ; Rise       ; clk             ;
;  ast_sink_data[10] ; clk        ; -1.088 ; -1.435 ; Rise       ; clk             ;
;  ast_sink_data[11] ; clk        ; -0.916 ; -1.252 ; Rise       ; clk             ;
;  ast_sink_data[12] ; clk        ; -0.877 ; -1.221 ; Rise       ; clk             ;
;  ast_sink_data[13] ; clk        ; -0.883 ; -1.230 ; Rise       ; clk             ;
;  ast_sink_data[14] ; clk        ; -0.914 ; -1.257 ; Rise       ; clk             ;
;  ast_sink_data[15] ; clk        ; -0.891 ; -1.239 ; Rise       ; clk             ;
;  ast_sink_data[16] ; clk        ; -0.745 ; -1.078 ; Rise       ; clk             ;
;  ast_sink_data[17] ; clk        ; -0.757 ; -1.088 ; Rise       ; clk             ;
;  ast_sink_data[18] ; clk        ; -1.082 ; -1.433 ; Rise       ; clk             ;
;  ast_sink_data[19] ; clk        ; -0.926 ; -1.270 ; Rise       ; clk             ;
;  ast_sink_data[20] ; clk        ; -0.888 ; -1.232 ; Rise       ; clk             ;
;  ast_sink_data[21] ; clk        ; -0.720 ; -1.045 ; Rise       ; clk             ;
;  ast_sink_data[22] ; clk        ; -1.069 ; -1.413 ; Rise       ; clk             ;
;  ast_sink_data[23] ; clk        ; -0.742 ; -1.062 ; Rise       ; clk             ;
; ast_sink_error[*]  ; clk        ; -0.871 ; -1.199 ; Rise       ; clk             ;
;  ast_sink_error[0] ; clk        ; -0.871 ; -1.199 ; Rise       ; clk             ;
; ast_sink_valid     ; clk        ; 0.420  ; 0.252  ; Rise       ; clk             ;
+--------------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Clock to Output Times                                                            ;
+----------------------+------------+-------+-------+------------+-----------------+
; Data Port            ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------------+------------+-------+-------+------------+-----------------+
; ast_source_data[*]   ; clk        ; 7.265 ; 7.318 ; Rise       ; clk             ;
;  ast_source_data[0]  ; clk        ; 6.013 ; 5.981 ; Rise       ; clk             ;
;  ast_source_data[1]  ; clk        ; 5.487 ; 5.451 ; Rise       ; clk             ;
;  ast_source_data[2]  ; clk        ; 5.468 ; 5.472 ; Rise       ; clk             ;
;  ast_source_data[3]  ; clk        ; 5.576 ; 5.522 ; Rise       ; clk             ;
;  ast_source_data[4]  ; clk        ; 5.309 ; 5.266 ; Rise       ; clk             ;
;  ast_source_data[5]  ; clk        ; 5.497 ; 5.473 ; Rise       ; clk             ;
;  ast_source_data[6]  ; clk        ; 5.633 ; 5.627 ; Rise       ; clk             ;
;  ast_source_data[7]  ; clk        ; 5.488 ; 5.473 ; Rise       ; clk             ;
;  ast_source_data[8]  ; clk        ; 5.944 ; 5.889 ; Rise       ; clk             ;
;  ast_source_data[9]  ; clk        ; 5.526 ; 5.503 ; Rise       ; clk             ;
;  ast_source_data[10] ; clk        ; 5.966 ; 5.935 ; Rise       ; clk             ;
;  ast_source_data[11] ; clk        ; 5.520 ; 5.503 ; Rise       ; clk             ;
;  ast_source_data[12] ; clk        ; 5.472 ; 5.476 ; Rise       ; clk             ;
;  ast_source_data[13] ; clk        ; 6.629 ; 6.741 ; Rise       ; clk             ;
;  ast_source_data[14] ; clk        ; 7.265 ; 7.318 ; Rise       ; clk             ;
;  ast_source_data[15] ; clk        ; 5.786 ; 5.756 ; Rise       ; clk             ;
;  ast_source_data[16] ; clk        ; 6.608 ; 6.717 ; Rise       ; clk             ;
;  ast_source_data[17] ; clk        ; 5.793 ; 5.748 ; Rise       ; clk             ;
;  ast_source_data[18] ; clk        ; 5.534 ; 5.495 ; Rise       ; clk             ;
;  ast_source_data[19] ; clk        ; 6.037 ; 6.122 ; Rise       ; clk             ;
;  ast_source_data[20] ; clk        ; 5.537 ; 5.530 ; Rise       ; clk             ;
;  ast_source_data[21] ; clk        ; 5.501 ; 5.481 ; Rise       ; clk             ;
;  ast_source_data[22] ; clk        ; 5.542 ; 5.524 ; Rise       ; clk             ;
;  ast_source_data[23] ; clk        ; 6.217 ; 6.174 ; Rise       ; clk             ;
; ast_source_error[*]  ; clk        ; 5.116 ; 5.100 ; Rise       ; clk             ;
;  ast_source_error[0] ; clk        ; 5.116 ; 5.100 ; Rise       ; clk             ;
; ast_source_valid     ; clk        ; 5.046 ; 5.031 ; Rise       ; clk             ;
+----------------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                    ;
+----------------------+------------+-------+-------+------------+-----------------+
; Data Port            ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------------+------------+-------+-------+------------+-----------------+
; ast_source_data[*]   ; clk        ; 5.201 ; 5.158 ; Rise       ; clk             ;
;  ast_source_data[0]  ; clk        ; 5.878 ; 5.845 ; Rise       ; clk             ;
;  ast_source_data[1]  ; clk        ; 5.372 ; 5.335 ; Rise       ; clk             ;
;  ast_source_data[2]  ; clk        ; 5.361 ; 5.364 ; Rise       ; clk             ;
;  ast_source_data[3]  ; clk        ; 5.461 ; 5.407 ; Rise       ; clk             ;
;  ast_source_data[4]  ; clk        ; 5.201 ; 5.158 ; Rise       ; clk             ;
;  ast_source_data[5]  ; clk        ; 5.382 ; 5.357 ; Rise       ; clk             ;
;  ast_source_data[6]  ; clk        ; 5.513 ; 5.506 ; Rise       ; clk             ;
;  ast_source_data[7]  ; clk        ; 5.373 ; 5.356 ; Rise       ; clk             ;
;  ast_source_data[8]  ; clk        ; 5.811 ; 5.757 ; Rise       ; clk             ;
;  ast_source_data[9]  ; clk        ; 5.411 ; 5.386 ; Rise       ; clk             ;
;  ast_source_data[10] ; clk        ; 5.833 ; 5.801 ; Rise       ; clk             ;
;  ast_source_data[11] ; clk        ; 5.404 ; 5.385 ; Rise       ; clk             ;
;  ast_source_data[12] ; clk        ; 5.365 ; 5.368 ; Rise       ; clk             ;
;  ast_source_data[13] ; clk        ; 6.469 ; 6.574 ; Rise       ; clk             ;
;  ast_source_data[14] ; clk        ; 7.134 ; 7.188 ; Rise       ; clk             ;
;  ast_source_data[15] ; clk        ; 5.660 ; 5.629 ; Rise       ; clk             ;
;  ast_source_data[16] ; clk        ; 6.449 ; 6.551 ; Rise       ; clk             ;
;  ast_source_data[17] ; clk        ; 5.673 ; 5.629 ; Rise       ; clk             ;
;  ast_source_data[18] ; clk        ; 5.419 ; 5.379 ; Rise       ; clk             ;
;  ast_source_data[19] ; clk        ; 5.901 ; 5.980 ; Rise       ; clk             ;
;  ast_source_data[20] ; clk        ; 5.421 ; 5.413 ; Rise       ; clk             ;
;  ast_source_data[21] ; clk        ; 5.385 ; 5.364 ; Rise       ; clk             ;
;  ast_source_data[22] ; clk        ; 5.426 ; 5.407 ; Rise       ; clk             ;
;  ast_source_data[23] ; clk        ; 6.080 ; 6.038 ; Rise       ; clk             ;
; ast_source_error[*]  ; clk        ; 5.023 ; 5.007 ; Rise       ; clk             ;
;  ast_source_error[0] ; clk        ; 5.023 ; 5.007 ; Rise       ; clk             ;
; ast_source_valid     ; clk        ; 4.951 ; 4.935 ; Rise       ; clk             ;
+----------------------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; clk   ; 16.733 ; 0.000             ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.149 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+-------+----------------------------------+
; Clock ; Slack ; End Point TNS                    ;
+-------+-------+----------------------------------+
; clk   ; 9.376 ; 0.000                            ;
+-------+-------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                      ; To Node                                                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.733 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[8]  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[15] ; clk          ; clk         ; 20.000       ; -0.259     ; 2.900      ;
; 16.733 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[8]  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[0]  ; clk          ; clk         ; 20.000       ; -0.259     ; 2.900      ;
; 16.733 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[8]  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[1]  ; clk          ; clk         ; 20.000       ; -0.259     ; 2.900      ;
; 16.733 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[8]  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[2]  ; clk          ; clk         ; 20.000       ; -0.259     ; 2.900      ;
; 16.733 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[8]  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[3]  ; clk          ; clk         ; 20.000       ; -0.259     ; 2.900      ;
; 16.733 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[8]  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[4]  ; clk          ; clk         ; 20.000       ; -0.259     ; 2.900      ;
; 16.733 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[8]  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[5]  ; clk          ; clk         ; 20.000       ; -0.259     ; 2.900      ;
; 16.733 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[8]  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[6]  ; clk          ; clk         ; 20.000       ; -0.259     ; 2.900      ;
; 16.733 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[8]  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[7]  ; clk          ; clk         ; 20.000       ; -0.259     ; 2.900      ;
; 16.733 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[8]  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[8]  ; clk          ; clk         ; 20.000       ; -0.259     ; 2.900      ;
; 16.733 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[8]  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[9]  ; clk          ; clk         ; 20.000       ; -0.259     ; 2.900      ;
; 16.733 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[8]  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[10] ; clk          ; clk         ; 20.000       ; -0.259     ; 2.900      ;
; 16.733 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[8]  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[11] ; clk          ; clk         ; 20.000       ; -0.259     ; 2.900      ;
; 16.733 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[8]  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[12] ; clk          ; clk         ; 20.000       ; -0.259     ; 2.900      ;
; 16.733 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[8]  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[13] ; clk          ; clk         ; 20.000       ; -0.259     ; 2.900      ;
; 16.733 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[8]  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[14] ; clk          ; clk         ; 20.000       ; -0.259     ; 2.900      ;
; 16.733 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[8]  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[16] ; clk          ; clk         ; 20.000       ; -0.259     ; 2.900      ;
; 16.733 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[8]  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[17] ; clk          ; clk         ; 20.000       ; -0.259     ; 2.900      ;
; 16.733 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[8]  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[18] ; clk          ; clk         ; 20.000       ; -0.259     ; 2.900      ;
; 16.733 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[8]  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[19] ; clk          ; clk         ; 20.000       ; -0.259     ; 2.900      ;
; 16.733 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[8]  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[20] ; clk          ; clk         ; 20.000       ; -0.259     ; 2.900      ;
; 16.733 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[8]  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[21] ; clk          ; clk         ; 20.000       ; -0.259     ; 2.900      ;
; 16.733 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[8]  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[22] ; clk          ; clk         ; 20.000       ; -0.259     ; 2.900      ;
; 16.733 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[8]  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[23] ; clk          ; clk         ; 20.000       ; -0.259     ; 2.900      ;
; 16.733 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[8]  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[24] ; clk          ; clk         ; 20.000       ; -0.259     ; 2.900      ;
; 16.915 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[15] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[15] ; clk          ; clk         ; 20.000       ; -0.259     ; 2.718      ;
; 16.915 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[15] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[0]  ; clk          ; clk         ; 20.000       ; -0.259     ; 2.718      ;
; 16.915 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[15] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[1]  ; clk          ; clk         ; 20.000       ; -0.259     ; 2.718      ;
; 16.915 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[15] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[2]  ; clk          ; clk         ; 20.000       ; -0.259     ; 2.718      ;
; 16.915 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[15] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[3]  ; clk          ; clk         ; 20.000       ; -0.259     ; 2.718      ;
; 16.915 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[15] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[4]  ; clk          ; clk         ; 20.000       ; -0.259     ; 2.718      ;
; 16.915 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[15] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[5]  ; clk          ; clk         ; 20.000       ; -0.259     ; 2.718      ;
; 16.915 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[15] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[6]  ; clk          ; clk         ; 20.000       ; -0.259     ; 2.718      ;
; 16.915 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[15] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[7]  ; clk          ; clk         ; 20.000       ; -0.259     ; 2.718      ;
; 16.915 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[15] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[8]  ; clk          ; clk         ; 20.000       ; -0.259     ; 2.718      ;
; 16.915 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[15] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[9]  ; clk          ; clk         ; 20.000       ; -0.259     ; 2.718      ;
; 16.915 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[15] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[10] ; clk          ; clk         ; 20.000       ; -0.259     ; 2.718      ;
; 16.915 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[15] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[11] ; clk          ; clk         ; 20.000       ; -0.259     ; 2.718      ;
; 16.915 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[15] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[12] ; clk          ; clk         ; 20.000       ; -0.259     ; 2.718      ;
; 16.915 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[15] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[13] ; clk          ; clk         ; 20.000       ; -0.259     ; 2.718      ;
; 16.915 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[15] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[14] ; clk          ; clk         ; 20.000       ; -0.259     ; 2.718      ;
; 16.915 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[15] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[16] ; clk          ; clk         ; 20.000       ; -0.259     ; 2.718      ;
; 16.915 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[15] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[17] ; clk          ; clk         ; 20.000       ; -0.259     ; 2.718      ;
; 16.915 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[15] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[18] ; clk          ; clk         ; 20.000       ; -0.259     ; 2.718      ;
; 16.915 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[15] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[19] ; clk          ; clk         ; 20.000       ; -0.259     ; 2.718      ;
; 16.915 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[15] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[20] ; clk          ; clk         ; 20.000       ; -0.259     ; 2.718      ;
; 16.915 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[15] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[21] ; clk          ; clk         ; 20.000       ; -0.259     ; 2.718      ;
; 16.915 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[15] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[22] ; clk          ; clk         ; 20.000       ; -0.259     ; 2.718      ;
; 16.915 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[15] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[23] ; clk          ; clk         ; 20.000       ; -0.259     ; 2.718      ;
; 16.915 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[15] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[24] ; clk          ; clk         ; 20.000       ; -0.259     ; 2.718      ;
; 16.952 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[9]  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[15] ; clk          ; clk         ; 20.000       ; -0.259     ; 2.681      ;
; 16.952 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[9]  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[0]  ; clk          ; clk         ; 20.000       ; -0.259     ; 2.681      ;
; 16.952 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[9]  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[1]  ; clk          ; clk         ; 20.000       ; -0.259     ; 2.681      ;
; 16.952 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[9]  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[2]  ; clk          ; clk         ; 20.000       ; -0.259     ; 2.681      ;
; 16.952 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[9]  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[3]  ; clk          ; clk         ; 20.000       ; -0.259     ; 2.681      ;
; 16.952 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[9]  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[4]  ; clk          ; clk         ; 20.000       ; -0.259     ; 2.681      ;
; 16.952 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[9]  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[5]  ; clk          ; clk         ; 20.000       ; -0.259     ; 2.681      ;
; 16.952 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[9]  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[6]  ; clk          ; clk         ; 20.000       ; -0.259     ; 2.681      ;
; 16.952 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[9]  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[7]  ; clk          ; clk         ; 20.000       ; -0.259     ; 2.681      ;
; 16.952 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[9]  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[8]  ; clk          ; clk         ; 20.000       ; -0.259     ; 2.681      ;
; 16.952 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[9]  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[9]  ; clk          ; clk         ; 20.000       ; -0.259     ; 2.681      ;
; 16.952 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[9]  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[10] ; clk          ; clk         ; 20.000       ; -0.259     ; 2.681      ;
; 16.952 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[9]  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[11] ; clk          ; clk         ; 20.000       ; -0.259     ; 2.681      ;
; 16.952 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[9]  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[12] ; clk          ; clk         ; 20.000       ; -0.259     ; 2.681      ;
; 16.952 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[9]  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[13] ; clk          ; clk         ; 20.000       ; -0.259     ; 2.681      ;
; 16.952 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[9]  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[14] ; clk          ; clk         ; 20.000       ; -0.259     ; 2.681      ;
; 16.952 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[9]  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[16] ; clk          ; clk         ; 20.000       ; -0.259     ; 2.681      ;
; 16.952 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[9]  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[17] ; clk          ; clk         ; 20.000       ; -0.259     ; 2.681      ;
; 16.952 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[9]  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[18] ; clk          ; clk         ; 20.000       ; -0.259     ; 2.681      ;
; 16.952 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[9]  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[19] ; clk          ; clk         ; 20.000       ; -0.259     ; 2.681      ;
; 16.952 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[9]  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[20] ; clk          ; clk         ; 20.000       ; -0.259     ; 2.681      ;
; 16.952 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[9]  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[21] ; clk          ; clk         ; 20.000       ; -0.259     ; 2.681      ;
; 16.952 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[9]  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[22] ; clk          ; clk         ; 20.000       ; -0.259     ; 2.681      ;
; 16.952 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[9]  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[23] ; clk          ; clk         ; 20.000       ; -0.259     ; 2.681      ;
; 16.952 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[9]  ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[24] ; clk          ; clk         ; 20.000       ; -0.259     ; 2.681      ;
; 16.961 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[12] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[15] ; clk          ; clk         ; 20.000       ; -0.259     ; 2.672      ;
; 16.961 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[12] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[0]  ; clk          ; clk         ; 20.000       ; -0.259     ; 2.672      ;
; 16.961 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[12] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[1]  ; clk          ; clk         ; 20.000       ; -0.259     ; 2.672      ;
; 16.961 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[12] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[2]  ; clk          ; clk         ; 20.000       ; -0.259     ; 2.672      ;
; 16.961 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[12] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[3]  ; clk          ; clk         ; 20.000       ; -0.259     ; 2.672      ;
; 16.961 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[12] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[4]  ; clk          ; clk         ; 20.000       ; -0.259     ; 2.672      ;
; 16.961 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[12] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[5]  ; clk          ; clk         ; 20.000       ; -0.259     ; 2.672      ;
; 16.961 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[12] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[6]  ; clk          ; clk         ; 20.000       ; -0.259     ; 2.672      ;
; 16.961 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[12] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[7]  ; clk          ; clk         ; 20.000       ; -0.259     ; 2.672      ;
; 16.961 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[12] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[8]  ; clk          ; clk         ; 20.000       ; -0.259     ; 2.672      ;
; 16.961 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[12] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[9]  ; clk          ; clk         ; 20.000       ; -0.259     ; 2.672      ;
; 16.961 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[12] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[10] ; clk          ; clk         ; 20.000       ; -0.259     ; 2.672      ;
; 16.961 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[12] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[11] ; clk          ; clk         ; 20.000       ; -0.259     ; 2.672      ;
; 16.961 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[12] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[12] ; clk          ; clk         ; 20.000       ; -0.259     ; 2.672      ;
; 16.961 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[12] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[13] ; clk          ; clk         ; 20.000       ; -0.259     ; 2.672      ;
; 16.961 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[12] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[14] ; clk          ; clk         ; 20.000       ; -0.259     ; 2.672      ;
; 16.961 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[12] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[16] ; clk          ; clk         ; 20.000       ; -0.259     ; 2.672      ;
; 16.961 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[12] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[17] ; clk          ; clk         ; 20.000       ; -0.259     ; 2.672      ;
; 16.961 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[12] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[18] ; clk          ; clk         ; 20.000       ; -0.259     ; 2.672      ;
; 16.961 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[12] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[19] ; clk          ; clk         ; 20.000       ; -0.259     ; 2.672      ;
; 16.961 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[12] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[20] ; clk          ; clk         ; 20.000       ; -0.259     ; 2.672      ;
; 16.961 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[12] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[21] ; clk          ; clk         ; 20.000       ; -0.259     ; 2.672      ;
; 16.961 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[12] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[22] ; clk          ; clk         ; 20.000       ; -0.259     ; 2.672      ;
; 16.961 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[12] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[23] ; clk          ; clk         ; 20.000       ; -0.259     ; 2.672      ;
; 16.961 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[12] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[24] ; clk          ; clk         ; 20.000       ; -0.259     ; 2.672      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                          ; To Node                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.149 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][14]                      ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.220      ; 0.473      ;
; 0.155 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][11]                      ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.220      ; 0.479      ;
; 0.156 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[4]                                   ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.220      ; 0.480      ;
; 0.158 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][10]                      ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.220      ; 0.482      ;
; 0.161 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[5]                                   ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.220      ; 0.485      ;
; 0.162 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][8]                       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.218      ; 0.484      ;
; 0.166 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][19]                      ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.218      ; 0.488      ;
; 0.174 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][7]                       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.218      ; 0.496      ;
; 0.182 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[1]                                   ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.220      ; 0.506      ;
; 0.184 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_wa0_i[5]                                           ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.217      ; 0.505      ;
; 0.188 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_ca0_eq                                                 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_ca0_eq                                                                                     ; clk          ; clk         ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[7]                         ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[7]                                                             ; clk          ; clk         ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_run_count[0]                                           ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_run_count[0]                                                                               ; clk          ; clk         ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_run_count[1]                                           ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_run_count[1]                                                                               ; clk          ; clk         ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_wa0_i[0]                                           ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_wa0_i[0]                                                                               ; clk          ; clk         ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_i[2]                                    ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_i[2]                                                                        ; clk          ; clk         ; 0.000        ; 0.035      ; 0.307      ;
; 0.188 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count1_i[0]                                    ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count1_i[0]                                                                        ; clk          ; clk         ; 0.000        ; 0.035      ; 0.307      ;
; 0.193 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][1]                       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][1]                                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][4]                       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][4]                                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][14]                      ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][14]                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][16]                      ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][16]                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][18]                      ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][18]                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][21]                      ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][21]                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][22]                      ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][22]                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][22]                      ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][22]                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][23]                      ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][23]                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.313      ;
; 0.194 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|auk_dspip_avalon_streaming_sink_hpfir:sink|packet_error_s[0]                              ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|at_source_error_s[0]                                                           ; clk          ; clk         ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[5]                      ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[5]                                                             ; clk          ; clk         ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[3]                      ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[3]                                                             ; clk          ; clk         ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[0]                                   ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_sc[0]                                                                       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_15|delay_signals[2][0]         ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_u0_m0_wo0_compute_q_15|delay_signals[1][0]                                             ; clk          ; clk         ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][0]                       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][0]                                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][0]                       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][0]                                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][3]                       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][3]                                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][5]                       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][5]                                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][9]                       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][9]                                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][9]                       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][9]                                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][10]                      ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][10]                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][10]                      ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][10]                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][17]                      ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][17]                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][17]                      ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][17]                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][18]                      ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][18]                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][20]                      ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][20]                                                          ; clk          ; clk         ; 0.000        ; 0.035      ; 0.313      ;
; 0.194 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|\u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0]                              ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|\u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[0]                                                                  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|\u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[0]                              ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|\u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[0]                                                                  ; clk          ; clk         ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[12]                     ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[12]                                                            ; clk          ; clk         ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_ca0_i[0]                                               ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_ca0_i[0]                                                                                   ; clk          ; clk         ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[0]                         ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[0]                                                             ; clk          ; clk         ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[9]                      ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[9]                                                             ; clk          ; clk         ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[2]                      ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[2]                                                             ; clk          ; clk         ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[1][0] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[0][0]                                     ; clk          ; clk         ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[2][0] ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[1][0]                                     ; clk          ; clk         ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][6]                       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][6]                                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][7]                       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][7]                                                           ; clk          ; clk         ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][7]                       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][7]                                                           ; clk          ; clk         ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][8]                       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][8]                                                           ; clk          ; clk         ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][15]                      ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][15]                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][20]                      ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][20]                                                          ; clk          ; clk         ; 0.000        ; 0.035      ; 0.314      ;
; 0.195 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][23]                      ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][23]                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_oseq_gated_reg_q[0]                                    ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_valid                                                                     ; clk          ; clk         ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[13]                     ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[13]                                                            ; clk          ; clk         ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[10]                     ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[10]                                                            ; clk          ; clk         ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[8]                      ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[8]                                                             ; clk          ; clk         ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[6]                      ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[6]                                                             ; clk          ; clk         ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[1]                      ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[1]                                                             ; clk          ; clk         ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][2]                       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][2]                                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][2]                       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][2]                                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][4]                       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][4]                                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][5]                       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][5]                                                           ; clk          ; clk         ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][11]                      ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][11]                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][12]                      ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][12]                                                          ; clk          ; clk         ; 0.000        ; 0.035      ; 0.315      ;
; 0.196 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][14]                      ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][14]                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][16]                      ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][16]                                                          ; clk          ; clk         ; 0.000        ; 0.036      ; 0.316      ;
; 0.197 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[14]                     ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[14]                                                            ; clk          ; clk         ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[11]                     ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[11]                                                            ; clk          ; clk         ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_multlo_q[15]                     ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_mtree_mult1_0_replace_add_o[15]                                                            ; clk          ; clk         ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_wa0_i[6]                                           ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_wa0_i[6]                                                                               ; clk          ; clk         ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][13]                      ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][13]                                                          ; clk          ; clk         ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][13]                      ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][13]                                                          ; clk          ; clk         ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][19]                      ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][19]                                                          ; clk          ; clk         ; 0.000        ; 0.035      ; 0.316      ;
; 0.197 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][19]                      ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][19]                                                          ; clk          ; clk         ; 0.000        ; 0.035      ; 0.316      ;
; 0.199 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count1_i[6]                                    ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count1_i[6]                                                                        ; clk          ; clk         ; 0.000        ; 0.035      ; 0.318      ;
; 0.202 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_accum_o[28]                                            ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[13]                                                                   ; clk          ; clk         ; 0.000        ; 0.035      ; 0.321      ;
; 0.206 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_wa0_i[4]                                           ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.217      ; 0.527      ;
; 0.206 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_i[6]                                    ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_i[6]                                                                        ; clk          ; clk         ; 0.000        ; 0.035      ; 0.325      ;
; 0.210 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|\u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[8]                              ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|\u0_m0_wo0_aseq:u0_m0_wo0_aseq_c[8]                                                                  ; clk          ; clk         ; 0.000        ; 0.035      ; 0.329      ;
; 0.212 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|\u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[6]                              ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_oseq_eq                                                                                    ; clk          ; clk         ; 0.000        ; 0.035      ; 0.331      ;
; 0.212 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_wa0_i[2]                                           ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|ram_block1a0~porta_address_reg0 ; clk          ; clk         ; 0.000        ; 0.217      ; 0.533      ;
; 0.214 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|\u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[8]                              ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_oseq_gated_reg_q[0]                                                                        ; clk          ; clk         ; 0.000        ; 0.035      ; 0.333      ;
; 0.214 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|\u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[8]                              ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|\u0_m0_wo0_oseq:u0_m0_wo0_oseq_c[8]                                                                  ; clk          ; clk         ; 0.000        ; 0.035      ; 0.333      ;
; 0.221 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_ca0_i[6]                                               ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_ca0_i[6]                                                                                   ; clk          ; clk         ; 0.000        ; 0.035      ; 0.340      ;
; 0.224 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[7]                         ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[5]                                                             ; clk          ; clk         ; 0.000        ; 0.035      ; 0.343      ;
; 0.227 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[7]                         ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[4]                                                             ; clk          ; clk         ; 0.000        ; 0.035      ; 0.346      ;
; 0.228 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[7]                         ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|\u0_m0_wo0_run:u0_m0_wo0_run_enable_c[2]                                                             ; clk          ; clk         ; 0.000        ; 0.035      ; 0.347      ;
; 0.258 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][18]                      ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|ram_block1a0~porta_datain_reg0  ; clk          ; clk         ; 0.000        ; 0.218      ; 0.580      ;
; 0.259 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_accum_o[34]                                            ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[19]                                                                   ; clk          ; clk         ; 0.000        ; 0.035      ; 0.378      ;
; 0.261 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_accum_o[31]                                            ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[16]                                                                   ; clk          ; clk         ; 0.000        ; 0.035      ; 0.380      ;
; 0.261 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[0]                                   ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|ram_block1a0~portb_address_reg0 ; clk          ; clk         ; 0.000        ; 0.220      ; 0.585      ;
; 0.263 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count1_i[0]                                    ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[0]                                                                       ; clk          ; clk         ; 0.000        ; 0.035      ; 0.382      ;
; 0.264 ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_accum_o[20]                                            ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|auk_dspip_avalon_streaming_source_hpfir:source|data_out[5]                                                                    ; clk          ; clk         ; 0.000        ; 0.035      ; 0.383      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk'                                                                                                                                                                                                                       ;
+-------+--------------+----------------+-----------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                                                                                                                                                                 ;
+-------+--------------+----------------+-----------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.376 ; 9.606        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.376 ; 9.606        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|ram_block1a0~porta_we_reg       ;
; 9.377 ; 9.607        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[0]                          ;
; 9.377 ; 9.607        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[10]                         ;
; 9.377 ; 9.607        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[11]                         ;
; 9.377 ; 9.607        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[12]                         ;
; 9.377 ; 9.607        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[13]                         ;
; 9.377 ; 9.607        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[14]                         ;
; 9.377 ; 9.607        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[15]                         ;
; 9.377 ; 9.607        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[16]                         ;
; 9.377 ; 9.607        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[17]                         ;
; 9.377 ; 9.607        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[18]                         ;
; 9.377 ; 9.607        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[19]                         ;
; 9.377 ; 9.607        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[1]                          ;
; 9.377 ; 9.607        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[20]                         ;
; 9.377 ; 9.607        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[21]                         ;
; 9.377 ; 9.607        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[22]                         ;
; 9.377 ; 9.607        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[23]                         ;
; 9.377 ; 9.607        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[2]                          ;
; 9.377 ; 9.607        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[3]                          ;
; 9.377 ; 9.607        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[4]                          ;
; 9.377 ; 9.607        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[5]                          ;
; 9.377 ; 9.607        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[6]                          ;
; 9.377 ; 9.607        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[7]                          ;
; 9.377 ; 9.607        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[8]                          ;
; 9.377 ; 9.607        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|q_b[9]                          ;
; 9.377 ; 9.607        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|ram_block1a0~portb_address_reg0 ;
; 9.378 ; 9.608        ; 0.230          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|altsyncram:u0_m0_wo0_wi0_delayr0_dmem|altsyncram_r7o3:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 9.419 ; 9.598        ; 0.179          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated|result[0]          ;
; 9.419 ; 9.598        ; 0.179          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated|result[10]         ;
; 9.419 ; 9.598        ; 0.179          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated|result[11]         ;
; 9.419 ; 9.598        ; 0.179          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated|result[12]         ;
; 9.419 ; 9.598        ; 0.179          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated|result[13]         ;
; 9.419 ; 9.598        ; 0.179          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated|result[14]         ;
; 9.419 ; 9.598        ; 0.179          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated|result[1]          ;
; 9.419 ; 9.598        ; 0.179          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated|result[2]          ;
; 9.419 ; 9.598        ; 0.179          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated|result[3]          ;
; 9.419 ; 9.598        ; 0.179          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated|result[4]          ;
; 9.419 ; 9.598        ; 0.179          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated|result[5]          ;
; 9.419 ; 9.598        ; 0.179          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated|result[6]          ;
; 9.419 ; 9.598        ; 0.179          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated|result[7]          ;
; 9.419 ; 9.598        ; 0.179          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated|result[8]          ;
; 9.419 ; 9.598        ; 0.179          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multhi_component|mult_t9u:auto_generated|result[9]          ;
; 9.419 ; 9.598        ; 0.179          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[0]          ;
; 9.419 ; 9.598        ; 0.179          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[10]         ;
; 9.419 ; 9.598        ; 0.179          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[11]         ;
; 9.419 ; 9.598        ; 0.179          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[12]         ;
; 9.419 ; 9.598        ; 0.179          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[13]         ;
; 9.419 ; 9.598        ; 0.179          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[14]         ;
; 9.419 ; 9.598        ; 0.179          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[15]         ;
; 9.419 ; 9.598        ; 0.179          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[16]         ;
; 9.419 ; 9.598        ; 0.179          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[17]         ;
; 9.419 ; 9.598        ; 0.179          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[18]         ;
; 9.419 ; 9.598        ; 0.179          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[19]         ;
; 9.419 ; 9.598        ; 0.179          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[1]          ;
; 9.419 ; 9.598        ; 0.179          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[20]         ;
; 9.419 ; 9.598        ; 0.179          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[21]         ;
; 9.419 ; 9.598        ; 0.179          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[22]         ;
; 9.419 ; 9.598        ; 0.179          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[23]         ;
; 9.419 ; 9.598        ; 0.179          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[24]         ;
; 9.419 ; 9.598        ; 0.179          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[2]          ;
; 9.419 ; 9.598        ; 0.179          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[3]          ;
; 9.419 ; 9.598        ; 0.179          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[4]          ;
; 9.419 ; 9.598        ; 0.179          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[5]          ;
; 9.419 ; 9.598        ; 0.179          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[6]          ;
; 9.419 ; 9.598        ; 0.179          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[7]          ;
; 9.419 ; 9.598        ; 0.179          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[8]          ;
; 9.419 ; 9.598        ; 0.179          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|lpm_mult:u0_m0_wo0_mtree_mult1_0_replace_multlo_component|mult_hbu:auto_generated|result[9]          ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[0][0]                                     ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[1][0]                                     ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_in0_m0_wi0_wo0_assign_sel_q_13|delay_signals[2][0]                                     ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][19]                                                          ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][7]                                                           ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[0][8]                                                           ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][19]                                                          ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][7]                                                           ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[1][8]                                                           ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][19]                                                          ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][7]                                                           ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|dspba_delay:d_xIn_0_13|delay_signals[2][8]                                                           ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[0]                                                                       ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[1]                                                                       ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[2]                                                                       ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[3]                                                                       ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[4]                                                                       ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[5]                                                                       ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_add_0_0_o[6]                                                                       ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_i[2]                                                                        ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_i[3]                                                                        ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_i[4]                                                                        ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_i[5]                                                                        ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count0_i[6]                                                                        ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count1_i[0]                                                                        ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count1_i[1]                                                                        ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count1_i[2]                                                                        ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count1_i[3]                                                                        ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count1_i[4]                                                                        ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count1_i[5]                                                                        ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_ra0_count1_i[6]                                                                        ;
; 9.441 ; 9.625        ; 0.184          ; Low Pulse Width ; clk   ; Rise       ; LP100_0002:lp100_inst|LP100_0002_ast:LP100_0002_ast_inst|LP100_0002_rtl:hpfircore|u0_m0_wo0_wi0_wa0_i[0]                                                                               ;
+-------+--------------+----------------+-----------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Setup Times                                                                    ;
+--------------------+------------+-------+-------+------------+-----------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------------+------------+-------+-------+------------+-----------------+
; ast_sink_data[*]   ; clk        ; 0.916 ; 1.512 ; Rise       ; clk             ;
;  ast_sink_data[0]  ; clk        ; 0.698 ; 1.271 ; Rise       ; clk             ;
;  ast_sink_data[1]  ; clk        ; 0.793 ; 1.351 ; Rise       ; clk             ;
;  ast_sink_data[2]  ; clk        ; 0.746 ; 1.321 ; Rise       ; clk             ;
;  ast_sink_data[3]  ; clk        ; 0.816 ; 1.376 ; Rise       ; clk             ;
;  ast_sink_data[4]  ; clk        ; 0.904 ; 1.466 ; Rise       ; clk             ;
;  ast_sink_data[5]  ; clk        ; 0.576 ; 1.127 ; Rise       ; clk             ;
;  ast_sink_data[6]  ; clk        ; 0.585 ; 1.135 ; Rise       ; clk             ;
;  ast_sink_data[7]  ; clk        ; 0.904 ; 1.490 ; Rise       ; clk             ;
;  ast_sink_data[8]  ; clk        ; 0.774 ; 1.333 ; Rise       ; clk             ;
;  ast_sink_data[9]  ; clk        ; 0.569 ; 1.117 ; Rise       ; clk             ;
;  ast_sink_data[10] ; clk        ; 0.913 ; 1.512 ; Rise       ; clk             ;
;  ast_sink_data[11] ; clk        ; 0.826 ; 1.417 ; Rise       ; clk             ;
;  ast_sink_data[12] ; clk        ; 0.784 ; 1.342 ; Rise       ; clk             ;
;  ast_sink_data[13] ; clk        ; 0.788 ; 1.356 ; Rise       ; clk             ;
;  ast_sink_data[14] ; clk        ; 0.828 ; 1.420 ; Rise       ; clk             ;
;  ast_sink_data[15] ; clk        ; 0.784 ; 1.355 ; Rise       ; clk             ;
;  ast_sink_data[16] ; clk        ; 0.717 ; 1.290 ; Rise       ; clk             ;
;  ast_sink_data[17] ; clk        ; 0.719 ; 1.292 ; Rise       ; clk             ;
;  ast_sink_data[18] ; clk        ; 0.916 ; 1.493 ; Rise       ; clk             ;
;  ast_sink_data[19] ; clk        ; 0.827 ; 1.420 ; Rise       ; clk             ;
;  ast_sink_data[20] ; clk        ; 0.797 ; 1.355 ; Rise       ; clk             ;
;  ast_sink_data[21] ; clk        ; 0.695 ; 1.265 ; Rise       ; clk             ;
;  ast_sink_data[22] ; clk        ; 0.899 ; 1.473 ; Rise       ; clk             ;
;  ast_sink_data[23] ; clk        ; 0.715 ; 1.277 ; Rise       ; clk             ;
; ast_sink_error[*]  ; clk        ; 0.780 ; 1.347 ; Rise       ; clk             ;
;  ast_sink_error[0] ; clk        ; 0.780 ; 1.347 ; Rise       ; clk             ;
; ast_sink_valid     ; clk        ; 0.175 ; 0.450 ; Rise       ; clk             ;
+--------------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Hold Times                                                                       ;
+--------------------+------------+--------+--------+------------+-----------------+
; Data Port          ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------------+------------+--------+--------+------------+-----------------+
; ast_sink_data[*]   ; clk        ; -0.370 ; -0.906 ; Rise       ; clk             ;
;  ast_sink_data[0]  ; clk        ; -0.495 ; -1.053 ; Rise       ; clk             ;
;  ast_sink_data[1]  ; clk        ; -0.592 ; -1.142 ; Rise       ; clk             ;
;  ast_sink_data[2]  ; clk        ; -0.542 ; -1.102 ; Rise       ; clk             ;
;  ast_sink_data[3]  ; clk        ; -0.615 ; -1.167 ; Rise       ; clk             ;
;  ast_sink_data[4]  ; clk        ; -0.698 ; -1.252 ; Rise       ; clk             ;
;  ast_sink_data[5]  ; clk        ; -0.377 ; -0.916 ; Rise       ; clk             ;
;  ast_sink_data[6]  ; clk        ; -0.386 ; -0.924 ; Rise       ; clk             ;
;  ast_sink_data[7]  ; clk        ; -0.698 ; -1.276 ; Rise       ; clk             ;
;  ast_sink_data[8]  ; clk        ; -0.568 ; -1.115 ; Rise       ; clk             ;
;  ast_sink_data[9]  ; clk        ; -0.370 ; -0.906 ; Rise       ; clk             ;
;  ast_sink_data[10] ; clk        ; -0.707 ; -1.296 ; Rise       ; clk             ;
;  ast_sink_data[11] ; clk        ; -0.619 ; -1.194 ; Rise       ; clk             ;
;  ast_sink_data[12] ; clk        ; -0.583 ; -1.134 ; Rise       ; clk             ;
;  ast_sink_data[13] ; clk        ; -0.588 ; -1.147 ; Rise       ; clk             ;
;  ast_sink_data[14] ; clk        ; -0.621 ; -1.197 ; Rise       ; clk             ;
;  ast_sink_data[15] ; clk        ; -0.582 ; -1.145 ; Rise       ; clk             ;
;  ast_sink_data[16] ; clk        ; -0.513 ; -1.072 ; Rise       ; clk             ;
;  ast_sink_data[17] ; clk        ; -0.516 ; -1.074 ; Rise       ; clk             ;
;  ast_sink_data[18] ; clk        ; -0.708 ; -1.277 ; Rise       ; clk             ;
;  ast_sink_data[19] ; clk        ; -0.620 ; -1.198 ; Rise       ; clk             ;
;  ast_sink_data[20] ; clk        ; -0.597 ; -1.148 ; Rise       ; clk             ;
;  ast_sink_data[21] ; clk        ; -0.492 ; -1.048 ; Rise       ; clk             ;
;  ast_sink_data[22] ; clk        ; -0.693 ; -1.259 ; Rise       ; clk             ;
;  ast_sink_data[23] ; clk        ; -0.512 ; -1.060 ; Rise       ; clk             ;
; ast_sink_error[*]  ; clk        ; -0.576 ; -1.130 ; Rise       ; clk             ;
;  ast_sink_error[0] ; clk        ; -0.576 ; -1.130 ; Rise       ; clk             ;
; ast_sink_valid     ; clk        ; 0.269  ; -0.035 ; Rise       ; clk             ;
+--------------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Clock to Output Times                                                            ;
+----------------------+------------+-------+-------+------------+-----------------+
; Data Port            ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------------+------------+-------+-------+------------+-----------------+
; ast_source_data[*]   ; clk        ; 4.631 ; 4.862 ; Rise       ; clk             ;
;  ast_source_data[0]  ; clk        ; 3.794 ; 3.906 ; Rise       ; clk             ;
;  ast_source_data[1]  ; clk        ; 3.418 ; 3.502 ; Rise       ; clk             ;
;  ast_source_data[2]  ; clk        ; 3.476 ; 3.536 ; Rise       ; clk             ;
;  ast_source_data[3]  ; clk        ; 3.466 ; 3.568 ; Rise       ; clk             ;
;  ast_source_data[4]  ; clk        ; 3.309 ; 3.382 ; Rise       ; clk             ;
;  ast_source_data[5]  ; clk        ; 3.458 ; 3.537 ; Rise       ; clk             ;
;  ast_source_data[6]  ; clk        ; 3.521 ; 3.629 ; Rise       ; clk             ;
;  ast_source_data[7]  ; clk        ; 3.443 ; 3.533 ; Rise       ; clk             ;
;  ast_source_data[8]  ; clk        ; 3.710 ; 3.821 ; Rise       ; clk             ;
;  ast_source_data[9]  ; clk        ; 3.477 ; 3.562 ; Rise       ; clk             ;
;  ast_source_data[10] ; clk        ; 3.769 ; 3.874 ; Rise       ; clk             ;
;  ast_source_data[11] ; clk        ; 3.470 ; 3.559 ; Rise       ; clk             ;
;  ast_source_data[12] ; clk        ; 3.479 ; 3.539 ; Rise       ; clk             ;
;  ast_source_data[13] ; clk        ; 4.286 ; 4.485 ; Rise       ; clk             ;
;  ast_source_data[14] ; clk        ; 4.631 ; 4.862 ; Rise       ; clk             ;
;  ast_source_data[15] ; clk        ; 3.649 ; 3.742 ; Rise       ; clk             ;
;  ast_source_data[16] ; clk        ; 4.267 ; 4.465 ; Rise       ; clk             ;
;  ast_source_data[17] ; clk        ; 3.659 ; 3.724 ; Rise       ; clk             ;
;  ast_source_data[18] ; clk        ; 3.457 ; 3.534 ; Rise       ; clk             ;
;  ast_source_data[19] ; clk        ; 3.880 ; 4.030 ; Rise       ; clk             ;
;  ast_source_data[20] ; clk        ; 3.490 ; 3.583 ; Rise       ; clk             ;
;  ast_source_data[21] ; clk        ; 3.429 ; 3.505 ; Rise       ; clk             ;
;  ast_source_data[22] ; clk        ; 3.501 ; 3.580 ; Rise       ; clk             ;
;  ast_source_data[23] ; clk        ; 3.924 ; 4.021 ; Rise       ; clk             ;
; ast_source_error[*]  ; clk        ; 3.240 ; 3.262 ; Rise       ; clk             ;
;  ast_source_error[0] ; clk        ; 3.240 ; 3.262 ; Rise       ; clk             ;
; ast_source_valid     ; clk        ; 3.170 ; 3.223 ; Rise       ; clk             ;
+----------------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                    ;
+----------------------+------------+-------+-------+------------+-----------------+
; Data Port            ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------------+------------+-------+-------+------------+-----------------+
; ast_source_data[*]   ; clk        ; 3.240 ; 3.310 ; Rise       ; clk             ;
;  ast_source_data[0]  ; clk        ; 3.706 ; 3.813 ; Rise       ; clk             ;
;  ast_source_data[1]  ; clk        ; 3.343 ; 3.423 ; Rise       ; clk             ;
;  ast_source_data[2]  ; clk        ; 3.407 ; 3.463 ; Rise       ; clk             ;
;  ast_source_data[3]  ; clk        ; 3.392 ; 3.491 ; Rise       ; clk             ;
;  ast_source_data[4]  ; clk        ; 3.240 ; 3.310 ; Rise       ; clk             ;
;  ast_source_data[5]  ; clk        ; 3.384 ; 3.459 ; Rise       ; clk             ;
;  ast_source_data[6]  ; clk        ; 3.444 ; 3.547 ; Rise       ; clk             ;
;  ast_source_data[7]  ; clk        ; 3.368 ; 3.454 ; Rise       ; clk             ;
;  ast_source_data[8]  ; clk        ; 3.624 ; 3.731 ; Rise       ; clk             ;
;  ast_source_data[9]  ; clk        ; 3.402 ; 3.482 ; Rise       ; clk             ;
;  ast_source_data[10] ; clk        ; 3.682 ; 3.782 ; Rise       ; clk             ;
;  ast_source_data[11] ; clk        ; 3.394 ; 3.479 ; Rise       ; clk             ;
;  ast_source_data[12] ; clk        ; 3.410 ; 3.466 ; Rise       ; clk             ;
;  ast_source_data[13] ; clk        ; 4.179 ; 4.370 ; Rise       ; clk             ;
;  ast_source_data[14] ; clk        ; 4.548 ; 4.775 ; Rise       ; clk             ;
;  ast_source_data[15] ; clk        ; 3.567 ; 3.656 ; Rise       ; clk             ;
;  ast_source_data[16] ; clk        ; 4.160 ; 4.350 ; Rise       ; clk             ;
;  ast_source_data[17] ; clk        ; 3.582 ; 3.643 ; Rise       ; clk             ;
;  ast_source_data[18] ; clk        ; 3.382 ; 3.455 ; Rise       ; clk             ;
;  ast_source_data[19] ; clk        ; 3.788 ; 3.932 ; Rise       ; clk             ;
;  ast_source_data[20] ; clk        ; 3.414 ; 3.503 ; Rise       ; clk             ;
;  ast_source_data[21] ; clk        ; 3.355 ; 3.427 ; Rise       ; clk             ;
;  ast_source_data[22] ; clk        ; 3.425 ; 3.500 ; Rise       ; clk             ;
;  ast_source_data[23] ; clk        ; 3.837 ; 3.930 ; Rise       ; clk             ;
; ast_source_error[*]  ; clk        ; 3.180 ; 3.200 ; Rise       ; clk             ;
;  ast_source_error[0] ; clk        ; 3.180 ; 3.200 ; Rise       ; clk             ;
; ast_source_valid     ; clk        ; 3.108 ; 3.159 ; Rise       ; clk             ;
+----------------------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                          ;
+------------------+--------+-------+----------+---------+---------------------+
; Clock            ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack ; 14.392 ; 0.149 ; N/A      ; N/A     ; 9.376               ;
;  clk             ; 14.392 ; 0.149 ; N/A      ; N/A     ; 9.376               ;
; Design-wide TNS  ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk             ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+------------------+--------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------------+
; Setup Times                                                                    ;
+--------------------+------------+-------+-------+------------+-----------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------------+------------+-------+-------+------------+-----------------+
; ast_sink_data[*]   ; clk        ; 1.667 ; 2.099 ; Rise       ; clk             ;
;  ast_sink_data[0]  ; clk        ; 1.273 ; 1.689 ; Rise       ; clk             ;
;  ast_sink_data[1]  ; clk        ; 1.440 ; 1.850 ; Rise       ; clk             ;
;  ast_sink_data[2]  ; clk        ; 1.339 ; 1.754 ; Rise       ; clk             ;
;  ast_sink_data[3]  ; clk        ; 1.464 ; 1.875 ; Rise       ; clk             ;
;  ast_sink_data[4]  ; clk        ; 1.647 ; 2.062 ; Rise       ; clk             ;
;  ast_sink_data[5]  ; clk        ; 1.071 ; 1.477 ; Rise       ; clk             ;
;  ast_sink_data[6]  ; clk        ; 1.080 ; 1.484 ; Rise       ; clk             ;
;  ast_sink_data[7]  ; clk        ; 1.626 ; 2.076 ; Rise       ; clk             ;
;  ast_sink_data[8]  ; clk        ; 1.447 ; 1.827 ; Rise       ; clk             ;
;  ast_sink_data[9]  ; clk        ; 1.053 ; 1.458 ; Rise       ; clk             ;
;  ast_sink_data[10] ; clk        ; 1.667 ; 2.099 ; Rise       ; clk             ;
;  ast_sink_data[11] ; clk        ; 1.477 ; 1.922 ; Rise       ; clk             ;
;  ast_sink_data[12] ; clk        ; 1.434 ; 1.843 ; Rise       ; clk             ;
;  ast_sink_data[13] ; clk        ; 1.437 ; 1.854 ; Rise       ; clk             ;
;  ast_sink_data[14] ; clk        ; 1.481 ; 1.906 ; Rise       ; clk             ;
;  ast_sink_data[15] ; clk        ; 1.449 ; 1.867 ; Rise       ; clk             ;
;  ast_sink_data[16] ; clk        ; 1.291 ; 1.705 ; Rise       ; clk             ;
;  ast_sink_data[17] ; clk        ; 1.304 ; 1.716 ; Rise       ; clk             ;
;  ast_sink_data[18] ; clk        ; 1.657 ; 2.084 ; Rise       ; clk             ;
;  ast_sink_data[19] ; clk        ; 1.502 ; 1.947 ; Rise       ; clk             ;
;  ast_sink_data[20] ; clk        ; 1.444 ; 1.853 ; Rise       ; clk             ;
;  ast_sink_data[21] ; clk        ; 1.257 ; 1.672 ; Rise       ; clk             ;
;  ast_sink_data[22] ; clk        ; 1.651 ; 2.078 ; Rise       ; clk             ;
;  ast_sink_data[23] ; clk        ; 1.282 ; 1.688 ; Rise       ; clk             ;
; ast_sink_error[*]  ; clk        ; 1.411 ; 1.834 ; Rise       ; clk             ;
;  ast_sink_error[0] ; clk        ; 1.411 ; 1.834 ; Rise       ; clk             ;
; ast_sink_valid     ; clk        ; 0.241 ; 0.450 ; Rise       ; clk             ;
+--------------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Hold Times                                                                       ;
+--------------------+------------+--------+--------+------------+-----------------+
; Data Port          ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------------+------------+--------+--------+------------+-----------------+
; ast_sink_data[*]   ; clk        ; -0.370 ; -0.869 ; Rise       ; clk             ;
;  ast_sink_data[0]  ; clk        ; -0.495 ; -1.053 ; Rise       ; clk             ;
;  ast_sink_data[1]  ; clk        ; -0.592 ; -1.142 ; Rise       ; clk             ;
;  ast_sink_data[2]  ; clk        ; -0.542 ; -1.102 ; Rise       ; clk             ;
;  ast_sink_data[3]  ; clk        ; -0.615 ; -1.167 ; Rise       ; clk             ;
;  ast_sink_data[4]  ; clk        ; -0.698 ; -1.252 ; Rise       ; clk             ;
;  ast_sink_data[5]  ; clk        ; -0.377 ; -0.885 ; Rise       ; clk             ;
;  ast_sink_data[6]  ; clk        ; -0.386 ; -0.892 ; Rise       ; clk             ;
;  ast_sink_data[7]  ; clk        ; -0.698 ; -1.276 ; Rise       ; clk             ;
;  ast_sink_data[8]  ; clk        ; -0.568 ; -1.115 ; Rise       ; clk             ;
;  ast_sink_data[9]  ; clk        ; -0.370 ; -0.869 ; Rise       ; clk             ;
;  ast_sink_data[10] ; clk        ; -0.707 ; -1.296 ; Rise       ; clk             ;
;  ast_sink_data[11] ; clk        ; -0.619 ; -1.194 ; Rise       ; clk             ;
;  ast_sink_data[12] ; clk        ; -0.583 ; -1.134 ; Rise       ; clk             ;
;  ast_sink_data[13] ; clk        ; -0.588 ; -1.147 ; Rise       ; clk             ;
;  ast_sink_data[14] ; clk        ; -0.621 ; -1.197 ; Rise       ; clk             ;
;  ast_sink_data[15] ; clk        ; -0.582 ; -1.145 ; Rise       ; clk             ;
;  ast_sink_data[16] ; clk        ; -0.513 ; -1.072 ; Rise       ; clk             ;
;  ast_sink_data[17] ; clk        ; -0.516 ; -1.074 ; Rise       ; clk             ;
;  ast_sink_data[18] ; clk        ; -0.708 ; -1.277 ; Rise       ; clk             ;
;  ast_sink_data[19] ; clk        ; -0.620 ; -1.198 ; Rise       ; clk             ;
;  ast_sink_data[20] ; clk        ; -0.597 ; -1.148 ; Rise       ; clk             ;
;  ast_sink_data[21] ; clk        ; -0.492 ; -1.045 ; Rise       ; clk             ;
;  ast_sink_data[22] ; clk        ; -0.693 ; -1.259 ; Rise       ; clk             ;
;  ast_sink_data[23] ; clk        ; -0.512 ; -1.060 ; Rise       ; clk             ;
; ast_sink_error[*]  ; clk        ; -0.576 ; -1.130 ; Rise       ; clk             ;
;  ast_sink_error[0] ; clk        ; -0.576 ; -1.130 ; Rise       ; clk             ;
; ast_sink_valid     ; clk        ; 0.493  ; 0.350  ; Rise       ; clk             ;
+--------------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Clock to Output Times                                                            ;
+----------------------+------------+-------+-------+------------+-----------------+
; Data Port            ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------------+------------+-------+-------+------------+-----------------+
; ast_source_data[*]   ; clk        ; 7.586 ; 7.713 ; Rise       ; clk             ;
;  ast_source_data[0]  ; clk        ; 6.348 ; 6.399 ; Rise       ; clk             ;
;  ast_source_data[1]  ; clk        ; 5.781 ; 5.796 ; Rise       ; clk             ;
;  ast_source_data[2]  ; clk        ; 5.745 ; 5.797 ; Rise       ; clk             ;
;  ast_source_data[3]  ; clk        ; 5.873 ; 5.874 ; Rise       ; clk             ;
;  ast_source_data[4]  ; clk        ; 5.593 ; 5.586 ; Rise       ; clk             ;
;  ast_source_data[5]  ; clk        ; 5.789 ; 5.812 ; Rise       ; clk             ;
;  ast_source_data[6]  ; clk        ; 5.940 ; 5.966 ; Rise       ; clk             ;
;  ast_source_data[7]  ; clk        ; 5.788 ; 5.790 ; Rise       ; clk             ;
;  ast_source_data[8]  ; clk        ; 6.276 ; 6.262 ; Rise       ; clk             ;
;  ast_source_data[9]  ; clk        ; 5.822 ; 5.841 ; Rise       ; clk             ;
;  ast_source_data[10] ; clk        ; 6.303 ; 6.357 ; Rise       ; clk             ;
;  ast_source_data[11] ; clk        ; 5.821 ; 5.846 ; Rise       ; clk             ;
;  ast_source_data[12] ; clk        ; 5.749 ; 5.802 ; Rise       ; clk             ;
;  ast_source_data[13] ; clk        ; 7.036 ; 7.185 ; Rise       ; clk             ;
;  ast_source_data[14] ; clk        ; 7.586 ; 7.713 ; Rise       ; clk             ;
;  ast_source_data[15] ; clk        ; 6.106 ; 6.153 ; Rise       ; clk             ;
;  ast_source_data[16] ; clk        ; 7.013 ; 7.161 ; Rise       ; clk             ;
;  ast_source_data[17] ; clk        ; 6.094 ; 6.097 ; Rise       ; clk             ;
;  ast_source_data[18] ; clk        ; 5.836 ; 5.837 ; Rise       ; clk             ;
;  ast_source_data[19] ; clk        ; 6.388 ; 6.506 ; Rise       ; clk             ;
;  ast_source_data[20] ; clk        ; 5.840 ; 5.867 ; Rise       ; clk             ;
;  ast_source_data[21] ; clk        ; 5.799 ; 5.804 ; Rise       ; clk             ;
;  ast_source_data[22] ; clk        ; 5.843 ; 5.890 ; Rise       ; clk             ;
;  ast_source_data[23] ; clk        ; 6.554 ; 6.571 ; Rise       ; clk             ;
; ast_source_error[*]  ; clk        ; 5.365 ; 5.373 ; Rise       ; clk             ;
;  ast_source_error[0] ; clk        ; 5.365 ; 5.373 ; Rise       ; clk             ;
; ast_source_valid     ; clk        ; 5.308 ; 5.303 ; Rise       ; clk             ;
+----------------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                    ;
+----------------------+------------+-------+-------+------------+-----------------+
; Data Port            ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------------+------------+-------+-------+------------+-----------------+
; ast_source_data[*]   ; clk        ; 3.240 ; 3.310 ; Rise       ; clk             ;
;  ast_source_data[0]  ; clk        ; 3.706 ; 3.813 ; Rise       ; clk             ;
;  ast_source_data[1]  ; clk        ; 3.343 ; 3.423 ; Rise       ; clk             ;
;  ast_source_data[2]  ; clk        ; 3.407 ; 3.463 ; Rise       ; clk             ;
;  ast_source_data[3]  ; clk        ; 3.392 ; 3.491 ; Rise       ; clk             ;
;  ast_source_data[4]  ; clk        ; 3.240 ; 3.310 ; Rise       ; clk             ;
;  ast_source_data[5]  ; clk        ; 3.384 ; 3.459 ; Rise       ; clk             ;
;  ast_source_data[6]  ; clk        ; 3.444 ; 3.547 ; Rise       ; clk             ;
;  ast_source_data[7]  ; clk        ; 3.368 ; 3.454 ; Rise       ; clk             ;
;  ast_source_data[8]  ; clk        ; 3.624 ; 3.731 ; Rise       ; clk             ;
;  ast_source_data[9]  ; clk        ; 3.402 ; 3.482 ; Rise       ; clk             ;
;  ast_source_data[10] ; clk        ; 3.682 ; 3.782 ; Rise       ; clk             ;
;  ast_source_data[11] ; clk        ; 3.394 ; 3.479 ; Rise       ; clk             ;
;  ast_source_data[12] ; clk        ; 3.410 ; 3.466 ; Rise       ; clk             ;
;  ast_source_data[13] ; clk        ; 4.179 ; 4.370 ; Rise       ; clk             ;
;  ast_source_data[14] ; clk        ; 4.548 ; 4.775 ; Rise       ; clk             ;
;  ast_source_data[15] ; clk        ; 3.567 ; 3.656 ; Rise       ; clk             ;
;  ast_source_data[16] ; clk        ; 4.160 ; 4.350 ; Rise       ; clk             ;
;  ast_source_data[17] ; clk        ; 3.582 ; 3.643 ; Rise       ; clk             ;
;  ast_source_data[18] ; clk        ; 3.382 ; 3.455 ; Rise       ; clk             ;
;  ast_source_data[19] ; clk        ; 3.788 ; 3.932 ; Rise       ; clk             ;
;  ast_source_data[20] ; clk        ; 3.414 ; 3.503 ; Rise       ; clk             ;
;  ast_source_data[21] ; clk        ; 3.355 ; 3.427 ; Rise       ; clk             ;
;  ast_source_data[22] ; clk        ; 3.425 ; 3.500 ; Rise       ; clk             ;
;  ast_source_data[23] ; clk        ; 3.837 ; 3.930 ; Rise       ; clk             ;
; ast_source_error[*]  ; clk        ; 3.180 ; 3.200 ; Rise       ; clk             ;
;  ast_source_error[0] ; clk        ; 3.180 ; 3.200 ; Rise       ; clk             ;
; ast_source_valid     ; clk        ; 3.108 ; 3.159 ; Rise       ; clk             ;
+----------------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; ast_source_data[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ast_source_data[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ast_source_data[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ast_source_data[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ast_source_data[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ast_source_data[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ast_source_data[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ast_source_data[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ast_source_data[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ast_source_data[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ast_source_data[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ast_source_data[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ast_source_data[12] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ast_source_data[13] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ast_source_data[14] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ast_source_data[15] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ast_source_data[16] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ast_source_data[17] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ast_source_data[18] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ast_source_data[19] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ast_source_data[20] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ast_source_data[21] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ast_source_data[22] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ast_source_data[23] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ast_source_valid    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ast_source_error[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ast_source_error[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; ast_sink_error[1]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; reset_n                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ast_sink_valid          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ast_sink_error[0]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ast_sink_data[0]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ast_sink_data[1]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ast_sink_data[2]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ast_sink_data[3]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ast_sink_data[4]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ast_sink_data[5]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ast_sink_data[6]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ast_sink_data[7]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ast_sink_data[8]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ast_sink_data[9]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ast_sink_data[10]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ast_sink_data[11]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ast_sink_data[12]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ast_sink_data[13]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ast_sink_data[14]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ast_sink_data[15]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ast_sink_data[16]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ast_sink_data[17]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ast_sink_data[18]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ast_sink_data[19]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ast_sink_data[20]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ast_sink_data[21]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ast_sink_data[22]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ast_sink_data[23]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ast_source_data[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ast_source_data[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ast_source_data[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; ast_source_data[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.36 V              ; -0.00946 V          ; 0.111 V                              ; 0.027 V                              ; 6.46e-10 s                  ; 6.2e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.36 V             ; -0.00946 V         ; 0.111 V                             ; 0.027 V                             ; 6.46e-10 s                 ; 6.2e-10 s                  ; Yes                       ; Yes                       ;
; ast_source_data[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ast_source_data[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ast_source_data[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ast_source_data[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ast_source_data[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ast_source_data[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ast_source_data[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ast_source_data[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ast_source_data[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; ast_source_data[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ast_source_data[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.33 V              ; -0.00317 V          ; 0.162 V                              ; 0.063 V                              ; 3.54e-09 s                  ; 3.41e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.33 V             ; -0.00317 V         ; 0.162 V                             ; 0.063 V                             ; 3.54e-09 s                 ; 3.41e-09 s                 ; Yes                       ; Yes                       ;
; ast_source_data[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ast_source_data[16] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ast_source_data[17] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; ast_source_data[18] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ast_source_data[19] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ast_source_data[20] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ast_source_data[21] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ast_source_data[22] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ast_source_data[23] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; ast_source_valid    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ast_source_error[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; ast_source_error[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.25e-07 V                   ; 2.35 V              ; -0.0111 V           ; 0.113 V                              ; 0.035 V                              ; 7.76e-10 s                  ; 8.04e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.25e-07 V                  ; 2.35 V             ; -0.0111 V          ; 0.113 V                             ; 0.035 V                             ; 7.76e-10 s                 ; 8.04e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-07 V                   ; 2.35 V              ; -0.0132 V           ; 0.2 V                                ; 0.027 V                              ; 5.26e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-07 V                  ; 2.35 V             ; -0.0132 V          ; 0.2 V                               ; 0.027 V                             ; 5.26e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.36e-07 V                   ; 2.35 V              ; -0.00444 V          ; 0.18 V                               ; 0.019 V                              ; 7.23e-10 s                  ; 9.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.36e-07 V                  ; 2.35 V             ; -0.00444 V         ; 0.18 V                              ; 0.019 V                             ; 7.23e-10 s                 ; 9.82e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ast_source_data[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ast_source_data[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ast_source_data[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; ast_source_data[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.72 V              ; -0.0408 V           ; 0.163 V                              ; 0.075 V                              ; 4.51e-10 s                  ; 4.33e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.72 V             ; -0.0408 V          ; 0.163 V                             ; 0.075 V                             ; 4.51e-10 s                 ; 4.33e-10 s                 ; No                        ; Yes                       ;
; ast_source_data[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ast_source_data[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ast_source_data[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ast_source_data[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ast_source_data[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ast_source_data[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ast_source_data[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ast_source_data[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ast_source_data[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; ast_source_data[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ast_source_data[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.64 V              ; -0.0109 V           ; 0.244 V                              ; 0.16 V                               ; 2.42e-09 s                  ; 2.37e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.64 V             ; -0.0109 V          ; 0.244 V                             ; 0.16 V                              ; 2.42e-09 s                 ; 2.37e-09 s                 ; No                        ; Yes                       ;
; ast_source_data[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ast_source_data[16] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ast_source_data[17] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; ast_source_data[18] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ast_source_data[19] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ast_source_data[20] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ast_source_data[21] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ast_source_data[22] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ast_source_data[23] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; ast_source_valid    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ast_source_error[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; ast_source_error[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-08 V                   ; 2.71 V              ; -0.0349 V           ; 0.253 V                              ; 0.069 V                              ; 4.96e-10 s                  ; 5.19e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-08 V                  ; 2.71 V             ; -0.0349 V          ; 0.253 V                             ; 0.069 V                             ; 4.96e-10 s                 ; 5.19e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.72 V              ; -0.0747 V           ; 0.28 V                               ; 0.169 V                              ; 3.1e-10 s                   ; 3.01e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.72 V             ; -0.0747 V          ; 0.28 V                              ; 0.169 V                             ; 3.1e-10 s                  ; 3.01e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.53e-08 V                   ; 2.7 V               ; -0.0212 V           ; 0.204 V                              ; 0.049 V                              ; 4.85e-10 s                  ; 6.73e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.53e-08 V                  ; 2.7 V              ; -0.0212 V          ; 0.204 V                             ; 0.049 V                             ; 4.85e-10 s                 ; 6.73e-10 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 3711     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 3711     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 27    ; 27   ;
; Unconstrained Input Port Paths  ; 395   ; 395  ;
; Unconstrained Output Ports      ; 26    ; 26   ;
; Unconstrained Output Port Paths ; 26    ; 26   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Tue May 14 10:48:09 2019
Info: Command: quartus_sta LP100 -c LP100
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'LP100/LP100_0002.sdc'
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From clk (Rise) to clk (Rise) (setup and hold)
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 14.392
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    14.392               0.000 clk 
Info (332146): Worst-case hold slack is 0.304
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.304               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.499
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.499               0.000 clk 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From clk (Rise) to clk (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 15.001
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    15.001               0.000 clk 
Info (332146): Worst-case hold slack is 0.303
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.303               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.516
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.516               0.000 clk 
Info: Analyzing Fast 1200mV 0C Model
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From clk (Rise) to clk (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 16.733
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    16.733               0.000 clk 
Info (332146): Worst-case hold slack is 0.149
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.149               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.376
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.376               0.000 clk 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 4625 megabytes
    Info: Processing ended: Tue May 14 10:48:11 2019
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


