        LD_BLOCKS_DATA_UNKNOWN,
        LD_BLOCKS_STORE_FORWARD,
        LD_BLOCKS_NO_SR,
        LD_BLOCKS_ALL_BLOCK,
        MISALIGN_MEM_REF_LOADS,
        MISALIGN_MEM_REF_STORES,
        LD_BLOCKS_PARTIAL_ADDRESS_ALIAS,
        LD_BLOCKS_PARTIAL_ALL_STA_BLCOK,
        DTLB_LOAD_MISSES_MISS_CAUSES_A_WALK,
        DTLB_LOAD_MISSES_MISS_WALK_COMPLETED,
        DTLB_LOAD_MISSES_MISS_WALK_DURATION,
        DTLB_LOAD_MISSES_MISS_STLB_HIT,
        INT_MISC_RECOVERY_CYCLES, // set edge to count occurences
        INT_MISC_RAT_STALL_CYCLES,
        UOPS_ISSUED_ANY, //set cmmask = 1, inv = 1 to count stalled cycles
        FP_COMP_OPS_EXE_X87,
        FP_COMP_OPS_EXE_SSE_FP_PACKED_DOUBLE,
        FP_COMP_OPS_EXE_SSE_FP_SCALAR_SINGLE,
        FP_COMP_OPS_EXE_SSE_PACKED_SINGLE,
        FP_COMP_OPS_EXE_SSE_SCALAR_DOUBLE,
        SIMD_FP_256_PACKED_SINGLE,
        SIMD_FP_256_PACKED_DOUBLE,
        ARITH_FPU_DIV_ACTIVE,
        INSTS_WRITTEN_TO_IQ_INSTS,
        L2_RQSTS_DEMAND_DATA_RD_HIT,
        L2_RQSTS_ALL_DEMAND_DATA_RD,
        L2_RQSTS_RFO_HITS,
        L2_RQSTS_RFO_MISS,
        L2_RQSTS_ALL_RFO,
        L2_RQSTS_CODE_RD_HIT,
        L2_RQSTS_CODE_RD_MISS,
        L2_RQSTS_ALL_CODE_RD,
        L2_RQSTS_PF_HIT,
        L2_RQSTS_PF_MISS,
        L2_RQSTS_ALL_PF,
        L2_STORE_LOCK_RQSTS_MISS,
        L2_STORE_LOCK_RQSTS_HIT_E,
        L2_STORE_LOCK_RQSTS_HIT_M,
        L2_STORE_LOCK_RQSTS_ALL,
        L2_L1D_WB_RQSTS_HIT_E,
        L2_L1D_WB_RQSTS_HIT_M,
        LONGEST_LAT_CACHE_REFERENCE, //table 19-1 architectural event
        LONGEST_LAT_CACHE_MISS, //table 19-1 architectural event
        CPU_CLK_UNHALTED_THREAD_P, //table 19-1 architectural event
        CPU_CLK_THREAD_UNHALTED_REF_XCLK, //table 1901 architectural event
        L1D_PEND_MISS_PENDING, //counter 2 only - set cmask = 1 to count cycles
        DTLB_STORE_MISSES_MISS_CAUSES_A_WALK,
        DTLB_STORE_MISSES_WALK_COMPLETED,
        DTLB_STORE_MISSES_WALK_DURATION,
        DTLB_STORE_MISSES_TLB_HIT,
        LOAD_HIT_PRE_SW_PF,
        LOAD_HIT_PREHW_PF,
        HW_PRE_REQ_DL1_MISS,
        L1D_REPLACEMENT,
        L1D_ALLOCATED_IN_M,
        L1D_EVICTION,
        L1D_ALL_M_REPLACEMENT,
        PARTIAL_RAT_STALLS_FLAGS_MERGE_UOP,
        PARTIAL_RAT_STALLS_SLOW_LEA_WINDOW,
        PARTIAL_RAT_STALLS_MUL_SINGLE_UOP,
        RESOURCE_STALLS2_ALL_FL_EMPTY,
        RESOURCE_STALLS2_ALL_PRF_CONTROL,
        RESOURCE_STALLS2_BOB_FULL,
        RESOURCE_STALLS2_OOO_RSRC,
        CPL_CYCLES_RING0, //use edge to count transition
        CPL_CYCLES_RING123,
        RS_EVENTS_EMPTY_CYCLES,
        OFFCORE_REQUESTS_OUTSTANDING_DEMAND_DATA_RD,
        OFFCORE_REQUESTS_OUTSTANDING_DEMAND_RFO,
        OFFCORE_REQUESTS_OUTSTANDING_ALL_DATA_RD,
        LOCK_CYCLES_SPLIT_LOCK_UC_LOCK_DURATION,
        LOCK_CYCLES_CACHE_LOCK_DURATION,
        IDQ_EMPTY,
        IDQ_MITE_UOPS,
        IDQ_DSB_UOPS,
        IDQ_MS_DSB_UOPS,
        IDQ_MS_MITE_UOPS,
        IDQ_MS_UOPS,
        ICACHE_MISSES,
        ITLB_MISSES_MISS_CAUSES_A_WALK,
        ITLB_MISSES_WALK_COMPLETED,
        ITLB_MISSES_WALK_DURATION,
        ITLB_MISSES_STLB_HIT,
        ILD_STALL_LCP,
        ILD_STALL_IQ_FULL,
        BR_INST_EXEC_COND,
        BR_INST_EXEC_DIRECT_JMP,
        BR_INST_EXEC_INDIRECT_JMP_NON_CALL_RET,
        BR_INST_EXEC_RETURN_NEAR,
        BR_INST_EXEC_DIRECT_NEAR_CALL,
        BR_INST_EXEC_INDIRECT_NEAR_CALL,
        BR_INST_EXEC_NON_TAKEN,
        BR_INST_EXEC_TAKEN,
        BR_INST_EXEC_ALL_BRANCHES,
        BR_MISP_EXEC_COND,
        BR_MISP_EXEC_INDIRECT_JMP_NON_CALL_RET,
        BR_MISP_EXEC_RETURN_NEAR,
        BR_MISP_EXEC_DIRECT_NEAR_CALL,
        BR_MISP_EXEC_INDIRECT_NEAR_CALL,
        BR_MISP_EXEC_NON_TAKEN,
        BR_MISP_EXEC_TAKEN,
        BR_MISP_EXEC_ALL_BRANCHES,
        IDQ_UOPS_NOT_DELIVERED_CORE,
        UOPS_DISPATCHED_PORT_PORT_0,
        UOPS_DISPATCHED_PORT_PORT_1,
        UOPS_DISPATCHED_PORT_PORT_2_LD,
        UOPS_DISPATCHED_PORT_PORT_2_STA,
        UOPS_DISPATCHED_PORT_PORT_2,
        UOPS_DISPATCHED_PORT_PORT_3_LD,
        UOPS_DISPATCHED_PORT_PORT_3_STA,
        UOPS_DISPATCHED_PORT_PORT_3,
        UOPS_DISPATCHED_PORT_PORT_4,
        UOPS_DISPATCHED_PORT_PORT_5,
        RESOURCE_STALLS_ANY,
        RESOURCE_STALLS_LB,
        RESOURCE_STALLS_RS,
        RESOURCE_STALLS_SB,
        RESOURCE_STALLS_ROB,
        RESOURCE_STALLS_FCSW,
        RESOURCE_STALLS_MXCSR,
        RESOURCE_STALLS_OTHER,
        DSB2MITE_SWITCHES_COUNT,
        DSB2MITE_SWITCHES_PENALTY_CYCLES,
        DSB_FILL_OTHER_CANCEL,
        DSB_FILL_EXCEED_DSB_LINES,
        DSB_FILL_ALL_CANCEL,
        ITLB_ITLB_FLUSH,
        OFFCORE_REQUESTS_DEMAND_DATA_RD,
        OFFCORE_REQUESTS_DEMAND_RFO,
        OFFCORE_REQUESTS_ALL_DATA_RD,
        UOPS_DISPATCHED_THREAD,
        UOPS_DISPATCHED_CORE,
        OFFCORE_REQUESTS_BUFFER_SQ_FULL,
        AGU_BYPASS_CANCEL_COUNT,
        OFF_CORE_RESPONSE_0,
        OFF_CORE_RESPONSE_1,
        TLB_FLUSH_DTLB_THREAD,
        TLB_FLUSH_STLB_ANY,
        L1D_BLOCKS_BANK_CONFLICT_CYCLES,
        INST_RETIRED_ANY_P, //table 19-1 architectural event
        INST_RETIRED_PREC_DIST, //PMC1 only; must quiesce other PMCs
        OTHER_ASSISTS_ITLB_MISS_RETIRED,
        OTHER_ASSISTS_AVX_STORE,
        OTHER_ASSISTS_AVX_TO_SSE,
        OTHER_ASSISTS_SSE_TO_AVX,
        UOPS_RETIRED_ALL,
        UOPS_RETIRED_RETIRE_SLOTS,
        MACHINE_CLEARS_MEMORY_ORDERING,
        MACHINE_CLEARS_SMC,
        MACHINE_CLEARS_MASKMOV,
        BR_INST_RETIRED_ALL_BRANCHES_ARCH, //table 19-1
        BR_INST_RETIRED_CONDITIONAL,
        BR_INST_RETIRED_NEAR_CALL,
        BR_INST_RETIRED_ALL_BRANCHES,
        BR_INST_RETIRED_NEAR_RETURN,
        BR_INST_RETIRED_NOT_TAKEN,
        BR_INST_RETIRED_NEAR_TAKEN,
        BR_INST_RETIRED_FAR_BRANCH,
        BR_MISP_RETIRED_ALL_BRANCHES_ARCH, //table 19-1
        BR_MISP_RETIRED_CONDITIONAL,
        BR_MISP_RETIRED_NEAR_CALL,
        BR_MISP_RETIRED_ALL_BRANCHES,
        BR_MISP_RETIRED_NOT_TAKEN,
        BR_MISP_RETIRED_TAKEN,
        FP_ASSIST_X87_OUTPUT,
        FP_ASSIST_X87_INPUT,
        FP_ASSIST_SIMD_OUTPUT,
        FP_ASSIST_SIMD_INPUT,
        FP_ASSIST_ANY,
        ROB_MISC_EVENTS_LBR_INSERTS,
        MEM_TRANS_RETIRED_LOAD_LATENCY, //specify threshold in MSR 0x3F6
        MEM_TRANS_RETIRED_PRECISE_STORE, //see section 18.8.4.3
        MEM_UOP_RETIRED_LOADS,
        MEM_UOP_RETIRED_STORES,
        MEM_UOP_RETIRED_STLB_MISS,
        MEM_UOP_RETIRED_LOCK,
        MEM_UOP_RETIRED_SPLIT,
        MEM_UOP_RETIRED_ALL,
        MEM_UOPS_RETIRED_ALL_LOADS, // Supports PEBS. PMC0-3 only regardless HTT.
        MEM_LOAD_UOPS_RETIRED_L1_HIT,
        MEM_LOAD_UOPS_RETIRED_L2_HIT,
        MEM_LOAD_UOPS_RETIRED_L3_HIT,
        MEM_LOAD_UOPS_RETIRED_HIT_LFB,
        XSNP_MISS,
        XSNP_HIT,
        XSNP_HITM,
        XSNP_NONE,
        MEM_LOAD_UOPS_MISC_RETIRED_LLC_MISS,
        L2_TRANS_DEMAND_DATA_RD,
        L2_TRANS_RFO,
        L2_TRANS_CODE_RD,
        L2_TRANS_ALL_PF,
        L2_TRANS_L1D_WB,
        L2_TRANS_L2_FILL,
        L2_TRANS_L2_WB,
        L2_TRANS_ALL_REQ_UESTS,
        L2_LINES_IN_I,
        L2_LINES_IN_S,
        L2_LINES_IN_E,
        L2_LINES_IN_ALL,
        L2_LINES_OUT_DEMAND_CLEAN,
        L2_LINES_OUT_DEMAND_DIRTY,
        L2_LINES_OUT_DEMAND_PF_CLEAN,
        L2_LINES_OUT_DEMAND_PF_DIRTY,
        L2_LINES_OUT_DEMAND_DIRTY_ALL,
        SQ_MISC_SPLIT_LOCK