###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad45.sjsuad.sjsu.edu)
#  Generated on:      Sun Nov 20 20:08:09 2016
#  Command:           timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix eth_core_postRouteHold -outDir timingReports
###############################################################
Path 1: VIOLATED Hold Check with Pin tx_core/axi_master/\link_datain_0_d_
reg[10] /CLK 
Endpoint:   tx_core/axi_master/\link_datain_0_d_reg[10] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RDATA [10]                            (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.598
+ Hold                          0.057
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.904
  Arrival Time                  0.773
  Slack Time                   -1.131
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |          Arc          |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                             |                       |        |       |       |  Time   |   Time   | 
     |---------------------------------------------+-----------------------+--------+-------+-------+---------+----------| 
     |                                             | \m_r_dch.RDATA [10] v |        | 0.000 |       |   0.600 |    1.731 | 
     | tx_core/axi_master/U1978                    | A v -> Y ^            | MUX2X1 | 0.083 | 0.117 |   0.717 |    1.849 | 
     | tx_core/axi_master/U1979                    | A ^ -> Y v            | INVX2  | 0.050 | 0.056 |   0.773 |    1.904 | 
     | tx_core/axi_master/\link_datain_0_d_reg[10] | D v                   | DFFSR  | 0.050 | 0.000 |   0.773 |    1.904 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |              |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.131 | 
     | FECTS_clks_clk___L1_I0                      | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |   -0.905 | 
     | FECTS_clks_clk___L2_I2                      | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.238 |   0.464 |   -0.667 | 
     | FECTS_clks_clk___L3_I8                      | A ^ -> Y ^   | CLKBUF1 | 0.056 | 0.163 |   0.627 |   -0.504 | 
     | FECTS_clks_clk___L4_I20                     | A ^ -> Y ^   | CLKBUF1 | 0.196 | 0.243 |   0.870 |   -0.261 | 
     | FECTS_clks_clk___L5_I31                     | A ^ -> Y ^   | CLKBUF1 | 0.093 | 0.206 |   1.077 |   -0.055 | 
     | tx_core/axi_master/U246                     | A ^ -> Y ^   | BUFX2   | 0.216 | 0.231 |   1.307 |    0.176 | 
     | tx_core/axi_master/n202__L1_I1              | A ^ -> Y ^   | CLKBUF1 | 0.220 | 0.278 |   1.585 |    0.454 | 
     | tx_core/axi_master/\link_datain_0_d_reg[10] | CLK ^        | DFFSR   | 0.221 | 0.013 |   1.598 |    0.466 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Hold Check with Pin tx_core/axi_master/\link_datain_0_d_reg[8] 
/CLK 
Endpoint:   tx_core/axi_master/\link_datain_0_d_reg[8] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RDATA [8]                            (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.598
+ Hold                          0.056
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.904
  Arrival Time                  0.776
  Slack Time                   -1.128
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |         Arc          |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                      |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------------+--------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RDATA [8] v |        | 0.000 |       |   0.600 |    1.727 | 
     | tx_core/axi_master/U1982                   | A v -> Y ^           | MUX2X1 | 0.087 | 0.118 |   0.718 |    1.846 | 
     | tx_core/axi_master/U1983                   | A ^ -> Y v           | INVX2  | 0.052 | 0.058 |   0.776 |    1.904 | 
     | tx_core/axi_master/\link_datain_0_d_reg[8] | D v                  | DFFSR  | 0.052 | 0.000 |   0.776 |    1.904 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.128 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |   -0.901 | 
     | FECTS_clks_clk___L2_I2                     | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.238 |   0.464 |   -0.664 | 
     | FECTS_clks_clk___L3_I8                     | A ^ -> Y ^   | CLKBUF1 | 0.056 | 0.163 |   0.627 |   -0.500 | 
     | FECTS_clks_clk___L4_I20                    | A ^ -> Y ^   | CLKBUF1 | 0.196 | 0.243 |   0.870 |   -0.258 | 
     | FECTS_clks_clk___L5_I31                    | A ^ -> Y ^   | CLKBUF1 | 0.093 | 0.206 |   1.077 |   -0.051 | 
     | tx_core/axi_master/U246                    | A ^ -> Y ^   | BUFX2   | 0.216 | 0.231 |   1.307 |    0.180 | 
     | tx_core/axi_master/n202__L1_I1             | A ^ -> Y ^   | CLKBUF1 | 0.220 | 0.278 |   1.585 |    0.458 | 
     | tx_core/axi_master/\link_datain_0_d_reg[8] | CLK ^        | DFFSR   | 0.221 | 0.013 |   1.598 |    0.470 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Hold Check with Pin tx_core/axi_master/\link_datain_0_d_reg[1] 
/CLK 
Endpoint:   tx_core/axi_master/\link_datain_0_d_reg[1] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RDATA [1]                            (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.599
+ Hold                          0.056
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.905
  Arrival Time                  0.779
  Slack Time                   -1.126
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |         Arc          |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                      |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------------+--------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RDATA [1] v |        | 0.000 |       |   0.600 |    1.726 | 
     | tx_core/axi_master/U1996                   | A v -> Y ^           | MUX2X1 | 0.088 | 0.121 |   0.721 |    1.847 | 
     | tx_core/axi_master/U1997                   | A ^ -> Y v           | INVX2  | 0.052 | 0.058 |   0.779 |    1.905 | 
     | tx_core/axi_master/\link_datain_0_d_reg[1] | D v                  | DFFSR  | 0.052 | 0.000 |   0.779 |    1.905 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.126 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |   -0.900 | 
     | FECTS_clks_clk___L2_I2                     | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.238 |   0.464 |   -0.662 | 
     | FECTS_clks_clk___L3_I8                     | A ^ -> Y ^   | CLKBUF1 | 0.056 | 0.163 |   0.627 |   -0.499 | 
     | FECTS_clks_clk___L4_I20                    | A ^ -> Y ^   | CLKBUF1 | 0.196 | 0.243 |   0.870 |   -0.256 | 
     | FECTS_clks_clk___L5_I31                    | A ^ -> Y ^   | CLKBUF1 | 0.093 | 0.206 |   1.077 |   -0.049 | 
     | tx_core/axi_master/U246                    | A ^ -> Y ^   | BUFX2   | 0.216 | 0.231 |   1.307 |    0.181 | 
     | tx_core/axi_master/n202__L1_I1             | A ^ -> Y ^   | CLKBUF1 | 0.220 | 0.278 |   1.585 |    0.459 | 
     | tx_core/axi_master/\link_datain_0_d_reg[1] | CLK ^        | DFFSR   | 0.222 | 0.013 |   1.599 |    0.473 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Hold Check with Pin tx_core/axi_master/\link_datain_0_d_reg[0] 
/CLK 
Endpoint:   tx_core/axi_master/\link_datain_0_d_reg[0] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RDATA [0]                            (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.599
+ Hold                          0.056
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.905
  Arrival Time                  0.782
  Slack Time                   -1.123
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |         Arc          |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                      |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------------+--------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RDATA [0] v |        | 0.000 |       |   0.600 |    1.723 | 
     | tx_core/axi_master/U1998                   | A v -> Y ^           | MUX2X1 | 0.085 | 0.122 |   0.722 |    1.845 | 
     | tx_core/axi_master/U1999                   | A ^ -> Y v           | INVX2  | 0.054 | 0.059 |   0.781 |    1.904 | 
     | tx_core/axi_master/\link_datain_0_d_reg[0] | D v                  | DFFSR  | 0.054 | 0.000 |   0.782 |    1.905 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.123 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |   -0.897 | 
     | FECTS_clks_clk___L2_I2                     | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.238 |   0.464 |   -0.659 | 
     | FECTS_clks_clk___L3_I8                     | A ^ -> Y ^   | CLKBUF1 | 0.056 | 0.163 |   0.627 |   -0.496 | 
     | FECTS_clks_clk___L4_I20                    | A ^ -> Y ^   | CLKBUF1 | 0.196 | 0.243 |   0.870 |   -0.253 | 
     | FECTS_clks_clk___L5_I31                    | A ^ -> Y ^   | CLKBUF1 | 0.093 | 0.206 |   1.077 |   -0.046 | 
     | tx_core/axi_master/U246                    | A ^ -> Y ^   | BUFX2   | 0.216 | 0.231 |   1.307 |    0.184 | 
     | tx_core/axi_master/n202__L1_I1             | A ^ -> Y ^   | CLKBUF1 | 0.220 | 0.278 |   1.585 |    0.462 | 
     | tx_core/axi_master/\link_datain_0_d_reg[0] | CLK ^        | DFFSR   | 0.222 | 0.013 |   1.599 |    0.476 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Hold Check with Pin tx_core/axi_master/\link_datain_0_d_reg[6] 
/CLK 
Endpoint:   tx_core/axi_master/\link_datain_0_d_reg[6] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RDATA [6]                            (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.606
+ Hold                          0.054
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.910
  Arrival Time                  0.791
  Slack Time                   -1.119
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |         Arc          |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                      |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------------+--------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RDATA [6] v |        | 0.000 |       |   0.600 |    1.719 | 
     | tx_core/axi_master/U1986                   | A v -> Y ^           | MUX2X1 | 0.084 | 0.123 |   0.723 |    1.843 | 
     | tx_core/axi_master/U1987                   | A ^ -> Y v           | INVX2  | 0.062 | 0.067 |   0.790 |    1.910 | 
     | tx_core/axi_master/\link_datain_0_d_reg[6] | D v                  | DFFSR  | 0.062 | 0.000 |   0.791 |    1.910 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.119 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |   -0.893 | 
     | FECTS_clks_clk___L2_I2                     | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.238 |   0.464 |   -0.655 | 
     | FECTS_clks_clk___L3_I8                     | A ^ -> Y ^   | CLKBUF1 | 0.056 | 0.163 |   0.627 |   -0.492 | 
     | FECTS_clks_clk___L4_I20                    | A ^ -> Y ^   | CLKBUF1 | 0.196 | 0.243 |   0.870 |   -0.249 | 
     | FECTS_clks_clk___L5_I31                    | A ^ -> Y ^   | CLKBUF1 | 0.093 | 0.206 |   1.077 |   -0.043 | 
     | tx_core/axi_master/U246                    | A ^ -> Y ^   | BUFX2   | 0.216 | 0.231 |   1.307 |    0.188 | 
     | tx_core/axi_master/n202__L1_I1             | A ^ -> Y ^   | CLKBUF1 | 0.220 | 0.278 |   1.585 |    0.466 | 
     | tx_core/axi_master/\link_datain_0_d_reg[6] | CLK ^        | DFFSR   | 0.221 | 0.020 |   1.606 |    0.486 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Hold Check with Pin tx_core/axi_master/\link_datain_0_d_reg[9] 
/CLK 
Endpoint:   tx_core/axi_master/\link_datain_0_d_reg[9] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RDATA [9]                            (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.596
+ Hold                          0.055
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.901
  Arrival Time                  0.789
  Slack Time                   -1.113
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |         Arc          |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                      |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------------+--------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RDATA [9] v |        | 0.000 |       |   0.600 |    1.713 | 
     | tx_core/axi_master/U1980                   | A v -> Y ^           | MUX2X1 | 0.086 | 0.125 |   0.725 |    1.837 | 
     | tx_core/axi_master/U1981                   | A ^ -> Y v           | INVX2  | 0.058 | 0.063 |   0.788 |    1.901 | 
     | tx_core/axi_master/\link_datain_0_d_reg[9] | D v                  | DFFSR  | 0.058 | 0.001 |   0.789 |    1.901 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.113 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |   -0.886 | 
     | FECTS_clks_clk___L2_I2                     | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.238 |   0.464 |   -0.649 | 
     | FECTS_clks_clk___L3_I8                     | A ^ -> Y ^   | CLKBUF1 | 0.056 | 0.163 |   0.627 |   -0.485 | 
     | FECTS_clks_clk___L4_I20                    | A ^ -> Y ^   | CLKBUF1 | 0.196 | 0.243 |   0.870 |   -0.243 | 
     | FECTS_clks_clk___L5_I31                    | A ^ -> Y ^   | CLKBUF1 | 0.093 | 0.206 |   1.077 |   -0.036 | 
     | tx_core/axi_master/U246                    | A ^ -> Y ^   | BUFX2   | 0.216 | 0.231 |   1.307 |    0.195 | 
     | tx_core/axi_master/n202__L1_I1             | A ^ -> Y ^   | CLKBUF1 | 0.220 | 0.278 |   1.585 |    0.473 | 
     | tx_core/axi_master/\link_datain_0_d_reg[9] | CLK ^        | DFFSR   | 0.221 | 0.011 |   1.596 |    0.484 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Hold Check with Pin tx_core/axi_master/\link_datain_0_d_reg[5] 
/CLK 
Endpoint:   tx_core/axi_master/\link_datain_0_d_reg[5] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RDATA [5]                            (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.602
+ Hold                          0.056
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.908
  Arrival Time                  0.797
  Slack Time                   -1.111
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |         Arc          |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                      |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------------+--------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RDATA [5] v |        | 0.000 |       |   0.600 |    1.711 | 
     | tx_core/axi_master/U1988                   | A v -> Y ^           | MUX2X1 | 0.090 | 0.136 |   0.736 |    1.847 | 
     | tx_core/axi_master/U1989                   | A ^ -> Y v           | INVX2  | 0.055 | 0.060 |   0.796 |    1.907 | 
     | tx_core/axi_master/\link_datain_0_d_reg[5] | D v                  | DFFSR  | 0.055 | 0.000 |   0.797 |    1.908 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.111 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |   -0.885 | 
     | FECTS_clks_clk___L2_I2                     | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.238 |   0.464 |   -0.647 | 
     | FECTS_clks_clk___L3_I8                     | A ^ -> Y ^   | CLKBUF1 | 0.056 | 0.163 |   0.627 |   -0.484 | 
     | FECTS_clks_clk___L4_I20                    | A ^ -> Y ^   | CLKBUF1 | 0.196 | 0.243 |   0.870 |   -0.241 | 
     | FECTS_clks_clk___L5_I31                    | A ^ -> Y ^   | CLKBUF1 | 0.093 | 0.206 |   1.077 |   -0.034 | 
     | tx_core/axi_master/U246                    | A ^ -> Y ^   | BUFX2   | 0.216 | 0.231 |   1.307 |    0.196 | 
     | tx_core/axi_master/n202__L1_I1             | A ^ -> Y ^   | CLKBUF1 | 0.220 | 0.278 |   1.585 |    0.475 | 
     | tx_core/axi_master/\link_datain_0_d_reg[5] | CLK ^        | DFFSR   | 0.221 | 0.017 |   1.602 |    0.491 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Hold Check with Pin tx_core/axi_master/\link_datain_0_d_reg[4] 
/CLK 
Endpoint:   tx_core/axi_master/\link_datain_0_d_reg[4] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RDATA [4]                            (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.604
+ Hold                          0.055
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.908
  Arrival Time                  0.799
  Slack Time                   -1.110
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |         Arc          |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                      |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------------+--------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RDATA [4] v |        | 0.000 |       |   0.600 |    1.710 | 
     | tx_core/axi_master/U1990                   | A v -> Y ^           | MUX2X1 | 0.085 | 0.133 |   0.733 |    1.843 | 
     | tx_core/axi_master/U1991                   | A ^ -> Y v           | INVX2  | 0.060 | 0.065 |   0.798 |    1.908 | 
     | tx_core/axi_master/\link_datain_0_d_reg[4] | D v                  | DFFSR  | 0.060 | 0.000 |   0.799 |    1.908 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.110 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |   -0.884 | 
     | FECTS_clks_clk___L2_I2                     | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.238 |   0.464 |   -0.646 | 
     | FECTS_clks_clk___L3_I8                     | A ^ -> Y ^   | CLKBUF1 | 0.056 | 0.163 |   0.627 |   -0.482 | 
     | FECTS_clks_clk___L4_I20                    | A ^ -> Y ^   | CLKBUF1 | 0.196 | 0.243 |   0.870 |   -0.240 | 
     | FECTS_clks_clk___L5_I31                    | A ^ -> Y ^   | CLKBUF1 | 0.093 | 0.206 |   1.077 |   -0.033 | 
     | tx_core/axi_master/U246                    | A ^ -> Y ^   | BUFX2   | 0.216 | 0.231 |   1.307 |    0.198 | 
     | tx_core/axi_master/n202__L1_I1             | A ^ -> Y ^   | CLKBUF1 | 0.220 | 0.278 |   1.585 |    0.476 | 
     | tx_core/axi_master/\link_datain_0_d_reg[4] | CLK ^        | DFFSR   | 0.221 | 0.018 |   1.604 |    0.494 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Hold Check with Pin tx_core/axi_master/\link_datain_0_d_reg[2] 
/CLK 
Endpoint:   tx_core/axi_master/\link_datain_0_d_reg[2] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RDATA [2]                            (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.603
+ Hold                          0.054
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.907
  Arrival Time                  0.799
  Slack Time                   -1.108
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |         Arc          |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                      |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------------+--------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RDATA [2] v |        | 0.000 |       |   0.600 |    1.708 | 
     | tx_core/axi_master/U1994                   | A v -> Y ^           | MUX2X1 | 0.083 | 0.129 |   0.729 |    1.837 | 
     | tx_core/axi_master/U1995                   | A ^ -> Y v           | INVX2  | 0.064 | 0.069 |   0.799 |    1.906 | 
     | tx_core/axi_master/\link_datain_0_d_reg[2] | D v                  | DFFSR  | 0.064 | 0.001 |   0.799 |    1.907 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.108 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |   -0.882 | 
     | FECTS_clks_clk___L2_I2                     | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.238 |   0.464 |   -0.644 | 
     | FECTS_clks_clk___L3_I8                     | A ^ -> Y ^   | CLKBUF1 | 0.056 | 0.163 |   0.627 |   -0.480 | 
     | FECTS_clks_clk___L4_I20                    | A ^ -> Y ^   | CLKBUF1 | 0.196 | 0.243 |   0.870 |   -0.238 | 
     | FECTS_clks_clk___L5_I31                    | A ^ -> Y ^   | CLKBUF1 | 0.093 | 0.206 |   1.077 |   -0.031 | 
     | tx_core/axi_master/U246                    | A ^ -> Y ^   | BUFX2   | 0.216 | 0.231 |   1.307 |    0.200 | 
     | tx_core/axi_master/n202__L1_I1             | A ^ -> Y ^   | CLKBUF1 | 0.220 | 0.278 |   1.585 |    0.478 | 
     | tx_core/axi_master/\link_datain_0_d_reg[2] | CLK ^        | DFFSR   | 0.221 | 0.018 |   1.603 |    0.496 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Hold Check with Pin tx_core/axi_master/\link_datain_0_d_
reg[3] /CLK 
Endpoint:   tx_core/axi_master/\link_datain_0_d_reg[3] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RDATA [3]                            (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.603
+ Hold                          0.055
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.908
  Arrival Time                  0.801
  Slack Time                   -1.107
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |         Arc          |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                      |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------------+--------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RDATA [3] v |        | 0.000 |       |   0.600 |    1.707 | 
     | tx_core/axi_master/U1992                   | A v -> Y ^           | MUX2X1 | 0.086 | 0.136 |   0.736 |    1.843 | 
     | tx_core/axi_master/U1993                   | A ^ -> Y v           | INVX2  | 0.059 | 0.065 |   0.800 |    1.908 | 
     | tx_core/axi_master/\link_datain_0_d_reg[3] | D v                  | DFFSR  | 0.059 | 0.000 |   0.801 |    1.908 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.107 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |   -0.881 | 
     | FECTS_clks_clk___L2_I2                     | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.238 |   0.464 |   -0.643 | 
     | FECTS_clks_clk___L3_I8                     | A ^ -> Y ^   | CLKBUF1 | 0.056 | 0.163 |   0.627 |   -0.480 | 
     | FECTS_clks_clk___L4_I20                    | A ^ -> Y ^   | CLKBUF1 | 0.196 | 0.243 |   0.870 |   -0.237 | 
     | FECTS_clks_clk___L5_I31                    | A ^ -> Y ^   | CLKBUF1 | 0.093 | 0.206 |   1.077 |   -0.031 | 
     | tx_core/axi_master/U246                    | A ^ -> Y ^   | BUFX2   | 0.216 | 0.231 |   1.307 |    0.200 | 
     | tx_core/axi_master/n202__L1_I1             | A ^ -> Y ^   | CLKBUF1 | 0.220 | 0.278 |   1.585 |    0.478 | 
     | tx_core/axi_master/\link_datain_0_d_reg[3] | CLK ^        | DFFSR   | 0.221 | 0.018 |   1.603 |    0.496 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Hold Check with Pin tx_core/axi_master/\link_datain_0_d_
reg[7] /CLK 
Endpoint:   tx_core/axi_master/\link_datain_0_d_reg[7] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RDATA [7]                            (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.604
+ Hold                          0.055
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.910
  Arrival Time                  0.803
  Slack Time                   -1.107
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |         Arc          |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                      |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------------+--------+-------+-------+---------+----------| 
     |                                            | \m_r_dch.RDATA [7] v |        | 0.000 |       |   0.600 |    1.707 | 
     | tx_core/axi_master/U1984                   | A v -> Y ^           | MUX2X1 | 0.084 | 0.140 |   0.740 |    1.847 | 
     | tx_core/axi_master/U1985                   | A ^ -> Y v           | INVX2  | 0.057 | 0.063 |   0.802 |    1.909 | 
     | tx_core/axi_master/\link_datain_0_d_reg[7] | D v                  | DFFSR  | 0.057 | 0.000 |   0.803 |    1.910 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |              |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                            | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.107 | 
     | FECTS_clks_clk___L1_I0                     | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |   -0.881 | 
     | FECTS_clks_clk___L2_I2                     | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.238 |   0.464 |   -0.643 | 
     | FECTS_clks_clk___L3_I8                     | A ^ -> Y ^   | CLKBUF1 | 0.056 | 0.163 |   0.627 |   -0.480 | 
     | FECTS_clks_clk___L4_I20                    | A ^ -> Y ^   | CLKBUF1 | 0.196 | 0.243 |   0.870 |   -0.237 | 
     | FECTS_clks_clk___L5_I31                    | A ^ -> Y ^   | CLKBUF1 | 0.093 | 0.206 |   1.077 |   -0.030 | 
     | tx_core/axi_master/U246                    | A ^ -> Y ^   | BUFX2   | 0.216 | 0.231 |   1.307 |    0.200 | 
     | tx_core/axi_master/n202__L1_I1             | A ^ -> Y ^   | CLKBUF1 | 0.220 | 0.278 |   1.585 |    0.478 | 
     | tx_core/axi_master/\link_datain_0_d_reg[7] | CLK ^        | DFFSR   | 0.221 | 0.019 |   1.604 |    0.497 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Removal Check with Pin tx_core/tx_crc/crcpkt2/\data56_d_
reg[28] /CLK 
Endpoint:   tx_core/tx_crc/crcpkt2/\data56_d_reg[28] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                   (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.611
+ Removal                       0.243
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.105
  Arrival Time                  1.000
  Slack Time                   -1.105
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |              |       |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                          | \clks.rst  ^ |       | 0.000 |       |   0.000 |    1.105 | 
     | tx_core/tx_crc/crcpkt2/\data56_d_reg[28] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    2.105 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |              |         |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                          | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.105 | 
     | FECTS_clks_clk___L1_I0                   | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |   -0.879 | 
     | FECTS_clks_clk___L2_I2                   | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.238 |   0.464 |   -0.641 | 
     | FECTS_clks_clk___L3_I8                   | A ^ -> Y ^   | CLKBUF1 | 0.056 | 0.163 |   0.627 |   -0.478 | 
     | FECTS_clks_clk___L4_I20                  | A ^ -> Y ^   | CLKBUF1 | 0.196 | 0.243 |   0.870 |   -0.235 | 
     | FECTS_clks_clk___L5_I30                  | A ^ -> Y ^   | CLKBUF1 | 0.103 | 0.213 |   1.083 |   -0.021 | 
     | tx_core/tx_crc/crcpkt2/U385              | A ^ -> Y ^   | BUFX2   | 0.212 | 0.219 |   1.302 |    0.198 | 
     | tx_core/tx_crc/crcpkt2/n320__L1_I1       | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.286 |   1.589 |    0.484 | 
     | tx_core/tx_crc/crcpkt2/\data56_d_reg[28] | CLK ^        | DFFSR   | 0.219 | 0.023 |   1.611 |    0.507 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Removal Check with Pin tx_core/tx_crc/crcpkt2/\data56_d_
reg[30] /CLK 
Endpoint:   tx_core/tx_crc/crcpkt2/\data56_d_reg[30] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                   (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.611
+ Removal                       0.243
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.105
  Arrival Time                  1.000
  Slack Time                   -1.105
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |              |       |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                          | \clks.rst  ^ |       | 0.000 |       |   0.000 |    1.105 | 
     | tx_core/tx_crc/crcpkt2/\data56_d_reg[30] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    2.105 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |              |         |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                          | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.105 | 
     | FECTS_clks_clk___L1_I0                   | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |   -0.878 | 
     | FECTS_clks_clk___L2_I2                   | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.238 |   0.464 |   -0.641 | 
     | FECTS_clks_clk___L3_I8                   | A ^ -> Y ^   | CLKBUF1 | 0.056 | 0.163 |   0.627 |   -0.477 | 
     | FECTS_clks_clk___L4_I20                  | A ^ -> Y ^   | CLKBUF1 | 0.196 | 0.243 |   0.870 |   -0.235 | 
     | FECTS_clks_clk___L5_I30                  | A ^ -> Y ^   | CLKBUF1 | 0.103 | 0.213 |   1.083 |   -0.021 | 
     | tx_core/tx_crc/crcpkt2/U385              | A ^ -> Y ^   | BUFX2   | 0.212 | 0.219 |   1.302 |    0.198 | 
     | tx_core/tx_crc/crcpkt2/n320__L1_I1       | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.286 |   1.589 |    0.484 | 
     | tx_core/tx_crc/crcpkt2/\data56_d_reg[30] | CLK ^        | DFFSR   | 0.219 | 0.022 |   1.611 |    0.507 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Removal Check with Pin tx_core/tx_crc/crcpkt2/\data56_d_
reg[24] /CLK 
Endpoint:   tx_core/tx_crc/crcpkt2/\data56_d_reg[24] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                   (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.611
+ Removal                       0.243
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.104
  Arrival Time                  1.000
  Slack Time                   -1.104
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |              |       |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                          | \clks.rst  ^ |       | 0.000 |       |   0.000 |    1.104 | 
     | tx_core/tx_crc/crcpkt2/\data56_d_reg[24] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    2.104 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |              |         |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                          | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.104 | 
     | FECTS_clks_clk___L1_I0                   | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |   -0.878 | 
     | FECTS_clks_clk___L2_I2                   | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.238 |   0.464 |   -0.640 | 
     | FECTS_clks_clk___L3_I8                   | A ^ -> Y ^   | CLKBUF1 | 0.056 | 0.163 |   0.627 |   -0.477 | 
     | FECTS_clks_clk___L4_I20                  | A ^ -> Y ^   | CLKBUF1 | 0.196 | 0.243 |   0.870 |   -0.234 | 
     | FECTS_clks_clk___L5_I30                  | A ^ -> Y ^   | CLKBUF1 | 0.103 | 0.213 |   1.083 |   -0.021 | 
     | tx_core/tx_crc/crcpkt2/U385              | A ^ -> Y ^   | BUFX2   | 0.212 | 0.219 |   1.302 |    0.198 | 
     | tx_core/tx_crc/crcpkt2/n320__L1_I1       | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.286 |   1.589 |    0.485 | 
     | tx_core/tx_crc/crcpkt2/\data56_d_reg[24] | CLK ^        | DFFSR   | 0.219 | 0.022 |   1.611 |    0.507 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Removal Check with Pin tx_core/tx_crc/crcpkt2/\data56_d_
reg[32] /CLK 
Endpoint:   tx_core/tx_crc/crcpkt2/\data56_d_reg[32] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                   (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.610
+ Removal                       0.243
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.103
  Arrival Time                  1.000
  Slack Time                   -1.103
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |              |       |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                          | \clks.rst  ^ |       | 0.000 |       |   0.000 |    1.103 | 
     | tx_core/tx_crc/crcpkt2/\data56_d_reg[32] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    2.103 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |              |         |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                          | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.103 | 
     | FECTS_clks_clk___L1_I0                   | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |   -0.877 | 
     | FECTS_clks_clk___L2_I2                   | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.238 |   0.464 |   -0.639 | 
     | FECTS_clks_clk___L3_I8                   | A ^ -> Y ^   | CLKBUF1 | 0.056 | 0.163 |   0.627 |   -0.476 | 
     | FECTS_clks_clk___L4_I20                  | A ^ -> Y ^   | CLKBUF1 | 0.196 | 0.243 |   0.870 |   -0.233 | 
     | FECTS_clks_clk___L5_I30                  | A ^ -> Y ^   | CLKBUF1 | 0.103 | 0.213 |   1.083 |   -0.020 | 
     | tx_core/tx_crc/crcpkt2/U385              | A ^ -> Y ^   | BUFX2   | 0.212 | 0.219 |   1.302 |    0.199 | 
     | tx_core/tx_crc/crcpkt2/n320__L1_I1       | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.286 |   1.589 |    0.486 | 
     | tx_core/tx_crc/crcpkt2/\data56_d_reg[32] | CLK ^        | DFFSR   | 0.219 | 0.021 |   1.610 |    0.507 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Removal Check with Pin tx_core/tx_crc/crcpkt2/\crcin56_d_
reg[24] /CLK 
Endpoint:   tx_core/tx_crc/crcpkt2/\crcin56_d_reg[24] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                    (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.609
+ Removal                       0.243
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.103
  Arrival Time                  1.000
  Slack Time                   -1.103
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                           |              |       |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                           | \clks.rst  ^ |       | 0.000 |       |   0.000 |    1.103 | 
     | tx_core/tx_crc/crcpkt2/\crcin56_d_reg[24] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    2.103 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                           | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.103 | 
     | FECTS_clks_clk___L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |   -0.877 | 
     | FECTS_clks_clk___L2_I2                    | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.238 |   0.464 |   -0.639 | 
     | FECTS_clks_clk___L3_I8                    | A ^ -> Y ^   | CLKBUF1 | 0.056 | 0.163 |   0.627 |   -0.475 | 
     | FECTS_clks_clk___L4_I20                   | A ^ -> Y ^   | CLKBUF1 | 0.196 | 0.243 |   0.870 |   -0.233 | 
     | FECTS_clks_clk___L5_I30                   | A ^ -> Y ^   | CLKBUF1 | 0.103 | 0.213 |   1.083 |   -0.019 | 
     | tx_core/tx_crc/crcpkt2/U385               | A ^ -> Y ^   | BUFX2   | 0.212 | 0.219 |   1.302 |    0.200 | 
     | tx_core/tx_crc/crcpkt2/n320__L1_I1        | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.286 |   1.589 |    0.486 | 
     | tx_core/tx_crc/crcpkt2/\crcin56_d_reg[24] | CLK ^        | DFFSR   | 0.219 | 0.021 |   1.609 |    0.507 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Removal Check with Pin tx_core/tx_crc/crcpkt2/\data56_d_
reg[29] /CLK 
Endpoint:   tx_core/tx_crc/crcpkt2/\data56_d_reg[29] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                   (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.609
+ Removal                       0.243
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.103
  Arrival Time                  1.000
  Slack Time                   -1.103
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |              |       |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                          | \clks.rst  ^ |       | 0.000 |       |   0.000 |    1.103 | 
     | tx_core/tx_crc/crcpkt2/\data56_d_reg[29] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    2.103 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |              |         |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                          | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.103 | 
     | FECTS_clks_clk___L1_I0                   | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |   -0.877 | 
     | FECTS_clks_clk___L2_I2                   | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.238 |   0.464 |   -0.639 | 
     | FECTS_clks_clk___L3_I8                   | A ^ -> Y ^   | CLKBUF1 | 0.056 | 0.163 |   0.627 |   -0.475 | 
     | FECTS_clks_clk___L4_I20                  | A ^ -> Y ^   | CLKBUF1 | 0.196 | 0.243 |   0.870 |   -0.233 | 
     | FECTS_clks_clk___L5_I30                  | A ^ -> Y ^   | CLKBUF1 | 0.103 | 0.213 |   1.083 |   -0.019 | 
     | tx_core/tx_crc/crcpkt2/U385              | A ^ -> Y ^   | BUFX2   | 0.212 | 0.219 |   1.302 |    0.200 | 
     | tx_core/tx_crc/crcpkt2/n320__L1_I1       | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.286 |   1.589 |    0.486 | 
     | tx_core/tx_crc/crcpkt2/\data56_d_reg[29] | CLK ^        | DFFSR   | 0.219 | 0.021 |   1.609 |    0.507 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Hold Check with Pin tx_core/axi_slave/\w_dch_cur_state_reg[0] 
/CLK 
Endpoint:   tx_core/axi_slave/\w_dch_cur_state_reg[0] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \w_dch.WLAST                                 (^) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.561
+ Hold                          0.028
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.839
  Arrival Time                  0.738
  Slack Time                   -1.101
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |       Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |                 |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+-----------------+---------+-------+-------+---------+----------| 
     |                                           | \w_dch.WLAST  ^ |         | 0.000 |       |   0.600 |    1.701 | 
     | tx_core/axi_slave/U87                     | B ^ -> Y v      | OAI21X1 | 0.037 | 0.056 |   0.656 |    1.758 | 
     | tx_core/axi_slave/U171                    | A v -> Y ^      | INVX2   | 0.030 | 0.038 |   0.695 |    1.796 | 
     | tx_core/axi_slave/U85                     | C ^ -> Y v      | OAI21X1 | 0.035 | 0.043 |   0.738 |    1.839 | 
     | tx_core/axi_slave/\w_dch_cur_state_reg[0] | D v             | DFFSR   | 0.035 | 0.000 |   0.738 |    1.839 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                           | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.101 | 
     | FECTS_clks_clk___L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |   -0.875 | 
     | FECTS_clks_clk___L2_I2                    | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.238 |   0.464 |   -0.637 | 
     | FECTS_clks_clk___L3_I6                    | A ^ -> Y ^   | CLKBUF1 | 0.218 | 0.252 |   0.716 |   -0.385 | 
     | FECTS_clks_clk___L4_I16                   | A ^ -> Y ^   | CLKBUF1 | 0.112 | 0.222 |   0.938 |   -0.164 | 
     | FECTS_clks_clk___L5_I22                   | A ^ -> Y ^   | CLKBUF1 | 0.089 | 0.178 |   1.116 |    0.015 | 
     | FECTS_clks_clk___L6_I10                   | A ^ -> Y ^   | CLKBUF1 | 0.143 | 0.222 |   1.339 |    0.237 | 
     | FECTS_clks_clk___L7_I16                   | A ^ -> Y ^   | CLKBUF1 | 0.127 | 0.215 |   1.554 |    0.453 | 
     | tx_core/axi_slave/\w_dch_cur_state_reg[0] | CLK ^        | DFFSR   | 0.127 | 0.007 |   1.561 |    0.460 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Hold Check with Pin tx_core/axi_slave/\w_dch_cur_state_reg[1] 
/CLK 
Endpoint:   tx_core/axi_slave/\w_dch_cur_state_reg[1] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \w_dch.WLAST                                 (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.561
+ Hold                          0.026
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.837
  Arrival Time                  0.737
  Slack Time                   -1.101
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |       Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |                 |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+-----------------+---------+-------+-------+---------+----------| 
     |                                           | \w_dch.WLAST  v |         | 0.000 |       |   0.600 |    1.701 | 
     | tx_core/axi_slave/U83                     | A v -> Y ^      | AOI22X1 | 0.073 | 0.087 |   0.687 |    1.788 | 
     | tx_core/axi_slave/U82                     | C ^ -> Y v      | OAI21X1 | 0.043 | 0.049 |   0.736 |    1.837 | 
     | tx_core/axi_slave/\w_dch_cur_state_reg[1] | D v             | DFFSR   | 0.043 | 0.000 |   0.737 |    1.837 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                           | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.101 | 
     | FECTS_clks_clk___L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |   -0.875 | 
     | FECTS_clks_clk___L2_I2                    | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.238 |   0.464 |   -0.637 | 
     | FECTS_clks_clk___L3_I6                    | A ^ -> Y ^   | CLKBUF1 | 0.218 | 0.252 |   0.716 |   -0.385 | 
     | FECTS_clks_clk___L4_I16                   | A ^ -> Y ^   | CLKBUF1 | 0.112 | 0.222 |   0.938 |   -0.163 | 
     | FECTS_clks_clk___L5_I22                   | A ^ -> Y ^   | CLKBUF1 | 0.089 | 0.178 |   1.116 |    0.015 | 
     | FECTS_clks_clk___L6_I10                   | A ^ -> Y ^   | CLKBUF1 | 0.143 | 0.222 |   1.339 |    0.238 | 
     | FECTS_clks_clk___L7_I16                   | A ^ -> Y ^   | CLKBUF1 | 0.127 | 0.215 |   1.554 |    0.453 | 
     | tx_core/axi_slave/\w_dch_cur_state_reg[1] | CLK ^        | DFFSR   | 0.127 | 0.007 |   1.561 |    0.460 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Removal Check with Pin tx_core/tx_crc/crcpkt2/\crcin24_d_
reg[26] /CLK 
Endpoint:   tx_core/tx_crc/crcpkt2/\crcin24_d_reg[26] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                    (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.607
+ Removal                       0.244
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.100
  Arrival Time                  1.000
  Slack Time                   -1.100
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                           |              |       |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                           | \clks.rst  ^ |       | 0.000 |       |   0.000 |    1.100 | 
     | tx_core/tx_crc/crcpkt2/\crcin24_d_reg[26] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    2.100 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                           | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.100 | 
     | FECTS_clks_clk___L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |   -0.874 | 
     | FECTS_clks_clk___L2_I2                    | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.238 |   0.464 |   -0.636 | 
     | FECTS_clks_clk___L3_I8                    | A ^ -> Y ^   | CLKBUF1 | 0.056 | 0.163 |   0.627 |   -0.473 | 
     | FECTS_clks_clk___L4_I20                   | A ^ -> Y ^   | CLKBUF1 | 0.196 | 0.243 |   0.870 |   -0.230 | 
     | FECTS_clks_clk___L5_I30                   | A ^ -> Y ^   | CLKBUF1 | 0.103 | 0.213 |   1.083 |   -0.017 | 
     | tx_core/tx_crc/crcpkt2/U385               | A ^ -> Y ^   | BUFX2   | 0.212 | 0.219 |   1.302 |    0.202 | 
     | tx_core/tx_crc/crcpkt2/n320__L1_I0        | A ^ -> Y ^   | CLKBUF1 | 0.219 | 0.282 |   1.585 |    0.484 | 
     | tx_core/tx_crc/crcpkt2/\crcin24_d_reg[26] | CLK ^        | DFFSR   | 0.220 | 0.022 |   1.607 |    0.506 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Removal Check with Pin tx_core/tx_crc/crcpkt2/\data56_d_
reg[26] /CLK 
Endpoint:   tx_core/tx_crc/crcpkt2/\data56_d_reg[26] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                   (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.607
+ Removal                       0.243
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.100
  Arrival Time                  1.000
  Slack Time                   -1.100
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |              |       |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                          | \clks.rst  ^ |       | 0.000 |       |   0.000 |    1.100 | 
     | tx_core/tx_crc/crcpkt2/\data56_d_reg[26] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    2.100 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |              |         |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                          | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.100 | 
     | FECTS_clks_clk___L1_I0                   | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |   -0.874 | 
     | FECTS_clks_clk___L2_I2                   | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.238 |   0.464 |   -0.636 | 
     | FECTS_clks_clk___L3_I8                   | A ^ -> Y ^   | CLKBUF1 | 0.056 | 0.163 |   0.627 |   -0.473 | 
     | FECTS_clks_clk___L4_I20                  | A ^ -> Y ^   | CLKBUF1 | 0.196 | 0.243 |   0.870 |   -0.230 | 
     | FECTS_clks_clk___L5_I30                  | A ^ -> Y ^   | CLKBUF1 | 0.103 | 0.213 |   1.083 |   -0.017 | 
     | tx_core/tx_crc/crcpkt2/U385              | A ^ -> Y ^   | BUFX2   | 0.212 | 0.219 |   1.302 |    0.202 | 
     | tx_core/tx_crc/crcpkt2/n320__L1_I1       | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.286 |   1.589 |    0.489 | 
     | tx_core/tx_crc/crcpkt2/\data56_d_reg[26] | CLK ^        | DFFSR   | 0.218 | 0.019 |   1.607 |    0.507 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Removal Check with Pin tx_core/tx_crc/crcpkt2/\data56_d_
reg[31] /CLK 
Endpoint:   tx_core/tx_crc/crcpkt2/\data56_d_reg[31] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                   (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.607
+ Removal                       0.243
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.100
  Arrival Time                  1.000
  Slack Time                   -1.100
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |              |       |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                          | \clks.rst  ^ |       | 0.000 |       |   0.000 |    1.100 | 
     | tx_core/tx_crc/crcpkt2/\data56_d_reg[31] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    2.100 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |              |         |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                          | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.100 | 
     | FECTS_clks_clk___L1_I0                   | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |   -0.874 | 
     | FECTS_clks_clk___L2_I2                   | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.238 |   0.464 |   -0.636 | 
     | FECTS_clks_clk___L3_I8                   | A ^ -> Y ^   | CLKBUF1 | 0.056 | 0.163 |   0.627 |   -0.473 | 
     | FECTS_clks_clk___L4_I20                  | A ^ -> Y ^   | CLKBUF1 | 0.196 | 0.243 |   0.870 |   -0.230 | 
     | FECTS_clks_clk___L5_I30                  | A ^ -> Y ^   | CLKBUF1 | 0.103 | 0.213 |   1.083 |   -0.017 | 
     | tx_core/tx_crc/crcpkt2/U385              | A ^ -> Y ^   | BUFX2   | 0.212 | 0.219 |   1.302 |    0.202 | 
     | tx_core/tx_crc/crcpkt2/n320__L1_I1       | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.286 |   1.589 |    0.489 | 
     | tx_core/tx_crc/crcpkt2/\data56_d_reg[31] | CLK ^        | DFFSR   | 0.218 | 0.019 |   1.607 |    0.507 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Removal Check with Pin tx_core/tx_crc/crcpkt2/\data56_d_
reg[27] /CLK 
Endpoint:   tx_core/tx_crc/crcpkt2/\data56_d_reg[27] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                   (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.607
+ Removal                       0.243
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.100
  Arrival Time                  1.000
  Slack Time                   -1.100
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |              |       |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                          | \clks.rst  ^ |       | 0.000 |       |   0.000 |    1.100 | 
     | tx_core/tx_crc/crcpkt2/\data56_d_reg[27] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    2.100 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |              |         |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                          | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.100 | 
     | FECTS_clks_clk___L1_I0                   | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |   -0.874 | 
     | FECTS_clks_clk___L2_I2                   | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.238 |   0.464 |   -0.636 | 
     | FECTS_clks_clk___L3_I8                   | A ^ -> Y ^   | CLKBUF1 | 0.056 | 0.163 |   0.627 |   -0.473 | 
     | FECTS_clks_clk___L4_I20                  | A ^ -> Y ^   | CLKBUF1 | 0.196 | 0.243 |   0.870 |   -0.230 | 
     | FECTS_clks_clk___L5_I30                  | A ^ -> Y ^   | CLKBUF1 | 0.103 | 0.213 |   1.083 |   -0.017 | 
     | tx_core/tx_crc/crcpkt2/U385              | A ^ -> Y ^   | BUFX2   | 0.212 | 0.219 |   1.302 |    0.202 | 
     | tx_core/tx_crc/crcpkt2/n320__L1_I1       | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.286 |   1.589 |    0.489 | 
     | tx_core/tx_crc/crcpkt2/\data56_d_reg[27] | CLK ^        | DFFSR   | 0.218 | 0.019 |   1.607 |    0.507 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Removal Check with Pin tx_core/tx_crc/crcpkt0/\crcin24_d_
reg[0] /CLK 
Endpoint:   tx_core/tx_crc/crcpkt0/\crcin24_d_reg[0] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                   (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.605
+ Removal                       0.245
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.100
  Arrival Time                  1.000
  Slack Time                   -1.100
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |              |       |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                          | \clks.rst  ^ |       | 0.000 |       |   0.000 |    1.100 | 
     | tx_core/tx_crc/crcpkt0/\crcin24_d_reg[0] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    2.100 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |              |         |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                          | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.100 | 
     | FECTS_clks_clk___L1_I0                   | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |   -0.874 | 
     | FECTS_clks_clk___L2_I1                   | A ^ -> Y ^   | CLKBUF1 | 0.208 | 0.294 |   0.520 |   -0.580 | 
     | FECTS_clks_clk___L3_I1                   | A ^ -> Y ^   | CLKBUF1 | 0.152 | 0.239 |   0.758 |   -0.341 | 
     | FECTS_clks_clk___L4_I2                   | A ^ -> Y ^   | CLKBUF1 | 0.132 | 0.228 |   0.986 |   -0.114 | 
     | FECTS_clks_clk___L5_I4                   | A ^ -> Y ^   | CLKBUF1 | 0.054 | 0.163 |   1.149 |    0.049 | 
     | tx_core/tx_crc/crcpkt0/U385              | A ^ -> Y ^   | BUFX2   | 0.125 | 0.160 |   1.309 |    0.209 | 
     | tx_core/tx_crc/crcpkt0/n325__L1_I0       | A ^ -> Y ^   | CLKBUF1 | 0.215 | 0.259 |   1.569 |    0.469 | 
     | tx_core/tx_crc/crcpkt0/\crcin24_d_reg[0] | CLK ^        | DFFSR   | 0.223 | 0.036 |   1.605 |    0.505 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Removal Check with Pin tx_core/tx_crc/crcpkt0/\crcin24_d_
reg[4] /CLK 
Endpoint:   tx_core/tx_crc/crcpkt0/\crcin24_d_reg[4] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                   (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.604
+ Removal                       0.245
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.100
  Arrival Time                  1.000
  Slack Time                   -1.100
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |              |       |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                          | \clks.rst  ^ |       | 0.000 |       |   0.000 |    1.100 | 
     | tx_core/tx_crc/crcpkt0/\crcin24_d_reg[4] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    2.100 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |              |         |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                          | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.100 | 
     | FECTS_clks_clk___L1_I0                   | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |   -0.874 | 
     | FECTS_clks_clk___L2_I1                   | A ^ -> Y ^   | CLKBUF1 | 0.208 | 0.294 |   0.520 |   -0.580 | 
     | FECTS_clks_clk___L3_I1                   | A ^ -> Y ^   | CLKBUF1 | 0.152 | 0.239 |   0.758 |   -0.341 | 
     | FECTS_clks_clk___L4_I2                   | A ^ -> Y ^   | CLKBUF1 | 0.132 | 0.228 |   0.986 |   -0.114 | 
     | FECTS_clks_clk___L5_I4                   | A ^ -> Y ^   | CLKBUF1 | 0.054 | 0.163 |   1.149 |    0.049 | 
     | tx_core/tx_crc/crcpkt0/U385              | A ^ -> Y ^   | BUFX2   | 0.125 | 0.160 |   1.309 |    0.210 | 
     | tx_core/tx_crc/crcpkt0/n325__L1_I0       | A ^ -> Y ^   | CLKBUF1 | 0.215 | 0.259 |   1.569 |    0.469 | 
     | tx_core/tx_crc/crcpkt0/\crcin24_d_reg[4] | CLK ^        | DFFSR   | 0.223 | 0.036 |   1.604 |    0.505 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Removal Check with Pin tx_core/tx_crc/crcpkt2/\crcin24_d_
reg[28] /CLK 
Endpoint:   tx_core/tx_crc/crcpkt2/\crcin24_d_reg[28] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                    (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.606
+ Removal                       0.244
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.100
  Arrival Time                  1.000
  Slack Time                   -1.100
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                           |              |       |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                           | \clks.rst  ^ |       | 0.000 |       |   0.000 |    1.100 | 
     | tx_core/tx_crc/crcpkt2/\crcin24_d_reg[28] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    2.100 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                           | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.100 | 
     | FECTS_clks_clk___L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |   -0.873 | 
     | FECTS_clks_clk___L2_I2                    | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.238 |   0.464 |   -0.636 | 
     | FECTS_clks_clk___L3_I8                    | A ^ -> Y ^   | CLKBUF1 | 0.056 | 0.163 |   0.627 |   -0.472 | 
     | FECTS_clks_clk___L4_I20                   | A ^ -> Y ^   | CLKBUF1 | 0.196 | 0.243 |   0.870 |   -0.230 | 
     | FECTS_clks_clk___L5_I30                   | A ^ -> Y ^   | CLKBUF1 | 0.103 | 0.213 |   1.083 |   -0.016 | 
     | tx_core/tx_crc/crcpkt2/U385               | A ^ -> Y ^   | BUFX2   | 0.212 | 0.219 |   1.302 |    0.203 | 
     | tx_core/tx_crc/crcpkt2/n320__L1_I0        | A ^ -> Y ^   | CLKBUF1 | 0.219 | 0.282 |   1.585 |    0.485 | 
     | tx_core/tx_crc/crcpkt2/\crcin24_d_reg[28] | CLK ^        | DFFSR   | 0.220 | 0.021 |   1.606 |    0.506 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Removal Check with Pin tx_core/tx_crc/crcpkt0/\crcin24_d_
reg[3] /CLK 
Endpoint:   tx_core/tx_crc/crcpkt0/\crcin24_d_reg[3] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                   (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.604
+ Removal                       0.245
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.100
  Arrival Time                  1.000
  Slack Time                   -1.100
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |              |       |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                          | \clks.rst  ^ |       | 0.000 |       |   0.000 |    1.100 | 
     | tx_core/tx_crc/crcpkt0/\crcin24_d_reg[3] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    2.100 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |              |         |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                          | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.100 | 
     | FECTS_clks_clk___L1_I0                   | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |   -0.873 | 
     | FECTS_clks_clk___L2_I1                   | A ^ -> Y ^   | CLKBUF1 | 0.208 | 0.294 |   0.520 |   -0.580 | 
     | FECTS_clks_clk___L3_I1                   | A ^ -> Y ^   | CLKBUF1 | 0.152 | 0.239 |   0.758 |   -0.341 | 
     | FECTS_clks_clk___L4_I2                   | A ^ -> Y ^   | CLKBUF1 | 0.132 | 0.228 |   0.986 |   -0.113 | 
     | FECTS_clks_clk___L5_I4                   | A ^ -> Y ^   | CLKBUF1 | 0.054 | 0.163 |   1.149 |    0.050 | 
     | tx_core/tx_crc/crcpkt0/U385              | A ^ -> Y ^   | BUFX2   | 0.125 | 0.160 |   1.309 |    0.210 | 
     | tx_core/tx_crc/crcpkt0/n325__L1_I0       | A ^ -> Y ^   | CLKBUF1 | 0.215 | 0.259 |   1.569 |    0.469 | 
     | tx_core/tx_crc/crcpkt0/\crcin24_d_reg[3] | CLK ^        | DFFSR   | 0.223 | 0.036 |   1.604 |    0.505 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Removal Check with Pin tx_core/tx_crc/crcpkt0/\crcin16_d_
reg[0] /CLK 
Endpoint:   tx_core/tx_crc/crcpkt0/\crcin16_d_reg[0] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                   (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.604
+ Removal                       0.245
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.099
  Arrival Time                  1.000
  Slack Time                   -1.099
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |              |       |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                          | \clks.rst  ^ |       | 0.000 |       |   0.000 |    1.099 | 
     | tx_core/tx_crc/crcpkt0/\crcin16_d_reg[0] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    2.099 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |              |         |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                          | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.099 | 
     | FECTS_clks_clk___L1_I0                   | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |   -0.873 | 
     | FECTS_clks_clk___L2_I1                   | A ^ -> Y ^   | CLKBUF1 | 0.208 | 0.294 |   0.520 |   -0.579 | 
     | FECTS_clks_clk___L3_I1                   | A ^ -> Y ^   | CLKBUF1 | 0.152 | 0.239 |   0.758 |   -0.341 | 
     | FECTS_clks_clk___L4_I2                   | A ^ -> Y ^   | CLKBUF1 | 0.132 | 0.228 |   0.986 |   -0.113 | 
     | FECTS_clks_clk___L5_I4                   | A ^ -> Y ^   | CLKBUF1 | 0.054 | 0.163 |   1.149 |    0.050 | 
     | tx_core/tx_crc/crcpkt0/U385              | A ^ -> Y ^   | BUFX2   | 0.125 | 0.160 |   1.309 |    0.210 | 
     | tx_core/tx_crc/crcpkt0/n325__L1_I0       | A ^ -> Y ^   | CLKBUF1 | 0.215 | 0.259 |   1.569 |    0.469 | 
     | tx_core/tx_crc/crcpkt0/\crcin16_d_reg[0] | CLK ^        | DFFSR   | 0.223 | 0.035 |   1.604 |    0.505 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Removal Check with Pin tx_core/tx_crc/crcpkt2/\crcin24_d_
reg[29] /CLK 
Endpoint:   tx_core/tx_crc/crcpkt2/\crcin24_d_reg[29] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                    (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.605
+ Removal                       0.244
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.099
  Arrival Time                  1.000
  Slack Time                   -1.099
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                           |              |       |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                           | \clks.rst  ^ |       | 0.000 |       |   0.000 |    1.099 | 
     | tx_core/tx_crc/crcpkt2/\crcin24_d_reg[29] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    2.099 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                           | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.099 | 
     | FECTS_clks_clk___L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |   -0.873 | 
     | FECTS_clks_clk___L2_I2                    | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.238 |   0.464 |   -0.635 | 
     | FECTS_clks_clk___L3_I8                    | A ^ -> Y ^   | CLKBUF1 | 0.056 | 0.163 |   0.627 |   -0.472 | 
     | FECTS_clks_clk___L4_I20                   | A ^ -> Y ^   | CLKBUF1 | 0.196 | 0.243 |   0.870 |   -0.229 | 
     | FECTS_clks_clk___L5_I30                   | A ^ -> Y ^   | CLKBUF1 | 0.103 | 0.213 |   1.083 |   -0.015 | 
     | tx_core/tx_crc/crcpkt2/U385               | A ^ -> Y ^   | BUFX2   | 0.212 | 0.219 |   1.302 |    0.204 | 
     | tx_core/tx_crc/crcpkt2/n320__L1_I0        | A ^ -> Y ^   | CLKBUF1 | 0.219 | 0.282 |   1.585 |    0.486 | 
     | tx_core/tx_crc/crcpkt2/\crcin24_d_reg[29] | CLK ^        | DFFSR   | 0.220 | 0.020 |   1.605 |    0.506 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Removal Check with Pin tx_core/tx_crc/crcpkt2/\crcin24_d_
reg[24] /CLK 
Endpoint:   tx_core/tx_crc/crcpkt2/\crcin24_d_reg[24] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                    (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.605
+ Removal                       0.244
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.099
  Arrival Time                  1.000
  Slack Time                   -1.099
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                           |              |       |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                           | \clks.rst  ^ |       | 0.000 |       |   0.000 |    1.099 | 
     | tx_core/tx_crc/crcpkt2/\crcin24_d_reg[24] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    2.099 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                           | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.099 | 
     | FECTS_clks_clk___L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |   -0.873 | 
     | FECTS_clks_clk___L2_I2                    | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.238 |   0.464 |   -0.635 | 
     | FECTS_clks_clk___L3_I8                    | A ^ -> Y ^   | CLKBUF1 | 0.056 | 0.163 |   0.627 |   -0.472 | 
     | FECTS_clks_clk___L4_I20                   | A ^ -> Y ^   | CLKBUF1 | 0.196 | 0.243 |   0.870 |   -0.229 | 
     | FECTS_clks_clk___L5_I30                   | A ^ -> Y ^   | CLKBUF1 | 0.103 | 0.213 |   1.083 |   -0.015 | 
     | tx_core/tx_crc/crcpkt2/U385               | A ^ -> Y ^   | BUFX2   | 0.212 | 0.219 |   1.302 |    0.204 | 
     | tx_core/tx_crc/crcpkt2/n320__L1_I0        | A ^ -> Y ^   | CLKBUF1 | 0.219 | 0.282 |   1.585 |    0.486 | 
     | tx_core/tx_crc/crcpkt2/\crcin24_d_reg[24] | CLK ^        | DFFSR   | 0.220 | 0.020 |   1.605 |    0.506 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Removal Check with Pin tx_core/tx_crc/crcpkt2/\data56_d_
reg[25] /CLK 
Endpoint:   tx_core/tx_crc/crcpkt2/\data56_d_reg[25] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                   (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.606
+ Removal                       0.243
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.099
  Arrival Time                  1.000
  Slack Time                   -1.099
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |              |       |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                          | \clks.rst  ^ |       | 0.000 |       |   0.000 |    1.099 | 
     | tx_core/tx_crc/crcpkt2/\data56_d_reg[25] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    2.099 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |              |         |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                          | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.099 | 
     | FECTS_clks_clk___L1_I0                   | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |   -0.872 | 
     | FECTS_clks_clk___L2_I2                   | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.238 |   0.464 |   -0.635 | 
     | FECTS_clks_clk___L3_I8                   | A ^ -> Y ^   | CLKBUF1 | 0.056 | 0.163 |   0.627 |   -0.471 | 
     | FECTS_clks_clk___L4_I20                  | A ^ -> Y ^   | CLKBUF1 | 0.196 | 0.243 |   0.870 |   -0.229 | 
     | FECTS_clks_clk___L5_I30                  | A ^ -> Y ^   | CLKBUF1 | 0.103 | 0.213 |   1.083 |   -0.015 | 
     | tx_core/tx_crc/crcpkt2/U385              | A ^ -> Y ^   | BUFX2   | 0.212 | 0.219 |   1.302 |    0.204 | 
     | tx_core/tx_crc/crcpkt2/n320__L1_I1       | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.286 |   1.589 |    0.490 | 
     | tx_core/tx_crc/crcpkt2/\data56_d_reg[25] | CLK ^        | DFFSR   | 0.218 | 0.017 |   1.606 |    0.507 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Removal Check with Pin tx_core/tx_crc/crcpkt2/\crcin24_d_
reg[27] /CLK 
Endpoint:   tx_core/tx_crc/crcpkt2/\crcin24_d_reg[27] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                    (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.604
+ Removal                       0.244
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.098
  Arrival Time                  1.000
  Slack Time                   -1.098
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                           |              |       |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                           | \clks.rst  ^ |       | 0.000 |       |   0.000 |    1.098 | 
     | tx_core/tx_crc/crcpkt2/\crcin24_d_reg[27] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    2.098 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                           | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.098 | 
     | FECTS_clks_clk___L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |   -0.872 | 
     | FECTS_clks_clk___L2_I2                    | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.238 |   0.464 |   -0.634 | 
     | FECTS_clks_clk___L3_I8                    | A ^ -> Y ^   | CLKBUF1 | 0.056 | 0.163 |   0.627 |   -0.471 | 
     | FECTS_clks_clk___L4_I20                   | A ^ -> Y ^   | CLKBUF1 | 0.196 | 0.243 |   0.870 |   -0.228 | 
     | FECTS_clks_clk___L5_I30                   | A ^ -> Y ^   | CLKBUF1 | 0.103 | 0.213 |   1.083 |   -0.014 | 
     | tx_core/tx_crc/crcpkt2/U385               | A ^ -> Y ^   | BUFX2   | 0.212 | 0.219 |   1.302 |    0.205 | 
     | tx_core/tx_crc/crcpkt2/n320__L1_I0        | A ^ -> Y ^   | CLKBUF1 | 0.219 | 0.282 |   1.585 |    0.487 | 
     | tx_core/tx_crc/crcpkt2/\crcin24_d_reg[27] | CLK ^        | DFFSR   | 0.220 | 0.020 |   1.604 |    0.506 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Removal Check with Pin tx_core/tx_crc/crcpkt0/\crcin24_d_
reg[2] /CLK 
Endpoint:   tx_core/tx_crc/crcpkt0/\crcin24_d_reg[2] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                   (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.602
+ Removal                       0.245
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.097
  Arrival Time                  1.000
  Slack Time                   -1.097
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |              |       |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                          | \clks.rst  ^ |       | 0.000 |       |   0.000 |    1.097 | 
     | tx_core/tx_crc/crcpkt0/\crcin24_d_reg[2] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    2.097 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |              |         |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                          | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.097 | 
     | FECTS_clks_clk___L1_I0                   | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |   -0.871 | 
     | FECTS_clks_clk___L2_I1                   | A ^ -> Y ^   | CLKBUF1 | 0.208 | 0.294 |   0.520 |   -0.578 | 
     | FECTS_clks_clk___L3_I1                   | A ^ -> Y ^   | CLKBUF1 | 0.152 | 0.239 |   0.758 |   -0.339 | 
     | FECTS_clks_clk___L4_I2                   | A ^ -> Y ^   | CLKBUF1 | 0.132 | 0.228 |   0.986 |   -0.111 | 
     | FECTS_clks_clk___L5_I4                   | A ^ -> Y ^   | CLKBUF1 | 0.054 | 0.163 |   1.149 |    0.052 | 
     | tx_core/tx_crc/crcpkt0/U385              | A ^ -> Y ^   | BUFX2   | 0.125 | 0.160 |   1.309 |    0.212 | 
     | tx_core/tx_crc/crcpkt0/n325__L1_I0       | A ^ -> Y ^   | CLKBUF1 | 0.215 | 0.259 |   1.569 |    0.471 | 
     | tx_core/tx_crc/crcpkt0/\crcin24_d_reg[2] | CLK ^        | DFFSR   | 0.223 | 0.034 |   1.602 |    0.505 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Hold Check with Pin tx_core/axi_master/\pfifo_datain_0_d_
reg[55] /CLK 
Endpoint:   tx_core/axi_master/\pfifo_datain_0_d_reg[55] /D (v) checked with  
leading edge of 'clk'
Beginpoint: \m_r_dch.RDATA [55]                             (v) triggered by  
leading edge of 'clk'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.602
+ Hold                          0.054
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 1.906
  Arrival Time                  0.809
  Slack Time                   -1.097
     Clock Rise Edge                      0.000
     + Input Delay                        0.600
     = Beginpoint Arrival Time            0.600
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |          Arc          |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                              |                       |        |       |       |  Time   |   Time   | 
     |----------------------------------------------+-----------------------+--------+-------+-------+---------+----------| 
     |                                              | \m_r_dch.RDATA [55] v |        | 0.000 |       |   0.600 |    1.697 | 
     | tx_core/axi_master/U651                      | A v -> Y ^            | MUX2X1 | 0.082 | 0.098 |   0.698 |    1.796 | 
     | tx_core/axi_master/U652                      | A ^ -> Y v            | INVX2  | 0.114 | 0.109 |   0.808 |    1.905 | 
     | tx_core/axi_master/\pfifo_datain_0_d_reg[55] | D v                   | DFFSR  | 0.114 | 0.001 |   0.809 |    1.906 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.097 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |   -0.871 | 
     | FECTS_clks_clk___L2_I2                       | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.238 |   0.464 |   -0.633 | 
     | FECTS_clks_clk___L3_I8                       | A ^ -> Y ^   | CLKBUF1 | 0.056 | 0.163 |   0.627 |   -0.470 | 
     | FECTS_clks_clk___L4_I20                      | A ^ -> Y ^   | CLKBUF1 | 0.196 | 0.243 |   0.870 |   -0.227 | 
     | FECTS_clks_clk___L5_I31                      | A ^ -> Y ^   | CLKBUF1 | 0.093 | 0.206 |   1.077 |   -0.021 | 
     | tx_core/axi_master/U246                      | A ^ -> Y ^   | BUFX2   | 0.216 | 0.231 |   1.307 |    0.210 | 
     | tx_core/axi_master/n202__L1_I0               | A ^ -> Y ^   | CLKBUF1 | 0.244 | 0.283 |   1.590 |    0.493 | 
     | tx_core/axi_master/\pfifo_datain_0_d_reg[55] | CLK ^        | DFFSR   | 0.252 | 0.012 |   1.602 |    0.505 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Removal Check with Pin tx_core/tx_crc/crcpkt2/\crcin56_d_
reg[25] /CLK 
Endpoint:   tx_core/tx_crc/crcpkt2/\crcin56_d_reg[25] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                    (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.604
+ Removal                       0.243
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.097
  Arrival Time                  1.000
  Slack Time                   -1.097
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                           |              |       |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                           | \clks.rst  ^ |       | 0.000 |       |   0.000 |    1.097 | 
     | tx_core/tx_crc/crcpkt2/\crcin56_d_reg[25] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    2.097 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                           | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.097 | 
     | FECTS_clks_clk___L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |   -0.871 | 
     | FECTS_clks_clk___L2_I2                    | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.238 |   0.464 |   -0.633 | 
     | FECTS_clks_clk___L3_I8                    | A ^ -> Y ^   | CLKBUF1 | 0.056 | 0.163 |   0.627 |   -0.470 | 
     | FECTS_clks_clk___L4_I20                   | A ^ -> Y ^   | CLKBUF1 | 0.196 | 0.243 |   0.870 |   -0.227 | 
     | FECTS_clks_clk___L5_I30                   | A ^ -> Y ^   | CLKBUF1 | 0.103 | 0.213 |   1.083 |   -0.013 | 
     | tx_core/tx_crc/crcpkt2/U385               | A ^ -> Y ^   | BUFX2   | 0.212 | 0.219 |   1.302 |    0.206 | 
     | tx_core/tx_crc/crcpkt2/n320__L1_I1        | A ^ -> Y ^   | CLKBUF1 | 0.214 | 0.286 |   1.589 |    0.492 | 
     | tx_core/tx_crc/crcpkt2/\crcin56_d_reg[25] | CLK ^        | DFFSR   | 0.218 | 0.015 |   1.604 |    0.507 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Removal Check with Pin tx_core/tx_crc/crcpkt0/\crcin24_d_
reg[1] /CLK 
Endpoint:   tx_core/tx_crc/crcpkt0/\crcin24_d_reg[1] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                   (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.602
+ Removal                       0.245
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.097
  Arrival Time                  1.000
  Slack Time                   -1.097
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |              |       |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                          | \clks.rst  ^ |       | 0.000 |       |   0.000 |    1.097 | 
     | tx_core/tx_crc/crcpkt0/\crcin24_d_reg[1] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    2.097 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |              |         |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                          | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.097 | 
     | FECTS_clks_clk___L1_I0                   | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |   -0.871 | 
     | FECTS_clks_clk___L2_I1                   | A ^ -> Y ^   | CLKBUF1 | 0.208 | 0.294 |   0.520 |   -0.577 | 
     | FECTS_clks_clk___L3_I1                   | A ^ -> Y ^   | CLKBUF1 | 0.152 | 0.239 |   0.758 |   -0.338 | 
     | FECTS_clks_clk___L4_I2                   | A ^ -> Y ^   | CLKBUF1 | 0.132 | 0.228 |   0.986 |   -0.111 | 
     | FECTS_clks_clk___L5_I4                   | A ^ -> Y ^   | CLKBUF1 | 0.054 | 0.163 |   1.149 |    0.052 | 
     | tx_core/tx_crc/crcpkt0/U385              | A ^ -> Y ^   | BUFX2   | 0.125 | 0.160 |   1.309 |    0.212 | 
     | tx_core/tx_crc/crcpkt0/n325__L1_I0       | A ^ -> Y ^   | CLKBUF1 | 0.215 | 0.259 |   1.569 |    0.472 | 
     | tx_core/tx_crc/crcpkt0/\crcin24_d_reg[1] | CLK ^        | DFFSR   | 0.223 | 0.033 |   1.602 |    0.505 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Removal Check with Pin tx_core/tx_crc/crcpkt2/\crcin16_d_
reg[26] /CLK 
Endpoint:   tx_core/tx_crc/crcpkt2/\crcin16_d_reg[26] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                    (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.603
+ Removal                       0.244
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.097
  Arrival Time                  1.000
  Slack Time                   -1.097
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                           |              |       |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                           | \clks.rst  ^ |       | 0.000 |       |   0.000 |    1.097 | 
     | tx_core/tx_crc/crcpkt2/\crcin16_d_reg[26] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    2.097 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                           | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.097 | 
     | FECTS_clks_clk___L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |   -0.871 | 
     | FECTS_clks_clk___L2_I2                    | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.238 |   0.464 |   -0.633 | 
     | FECTS_clks_clk___L3_I8                    | A ^ -> Y ^   | CLKBUF1 | 0.056 | 0.163 |   0.627 |   -0.469 | 
     | FECTS_clks_clk___L4_I20                   | A ^ -> Y ^   | CLKBUF1 | 0.196 | 0.243 |   0.870 |   -0.227 | 
     | FECTS_clks_clk___L5_I30                   | A ^ -> Y ^   | CLKBUF1 | 0.103 | 0.213 |   1.083 |   -0.013 | 
     | tx_core/tx_crc/crcpkt2/U385               | A ^ -> Y ^   | BUFX2   | 0.212 | 0.219 |   1.302 |    0.206 | 
     | tx_core/tx_crc/crcpkt2/n320__L1_I0        | A ^ -> Y ^   | CLKBUF1 | 0.219 | 0.282 |   1.585 |    0.488 | 
     | tx_core/tx_crc/crcpkt2/\crcin16_d_reg[26] | CLK ^        | DFFSR   | 0.220 | 0.018 |   1.603 |    0.506 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Removal Check with Pin tx_core/tx_crc/crcpkt2/\crcin32_d_
reg[28] /CLK 
Endpoint:   tx_core/tx_crc/crcpkt2/\crcin32_d_reg[28] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                    (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.603
+ Removal                       0.244
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.096
  Arrival Time                  1.000
  Slack Time                   -1.096
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                           |              |       |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                           | \clks.rst  ^ |       | 0.000 |       |   0.000 |    1.096 | 
     | tx_core/tx_crc/crcpkt2/\crcin32_d_reg[28] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    2.096 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                           | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.096 | 
     | FECTS_clks_clk___L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |   -0.870 | 
     | FECTS_clks_clk___L2_I2                    | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.238 |   0.464 |   -0.632 | 
     | FECTS_clks_clk___L3_I8                    | A ^ -> Y ^   | CLKBUF1 | 0.056 | 0.163 |   0.627 |   -0.469 | 
     | FECTS_clks_clk___L4_I20                   | A ^ -> Y ^   | CLKBUF1 | 0.196 | 0.243 |   0.870 |   -0.226 | 
     | FECTS_clks_clk___L5_I30                   | A ^ -> Y ^   | CLKBUF1 | 0.103 | 0.213 |   1.083 |   -0.013 | 
     | tx_core/tx_crc/crcpkt2/U385               | A ^ -> Y ^   | BUFX2   | 0.212 | 0.219 |   1.302 |    0.206 | 
     | tx_core/tx_crc/crcpkt2/n320__L1_I0        | A ^ -> Y ^   | CLKBUF1 | 0.219 | 0.282 |   1.585 |    0.488 | 
     | tx_core/tx_crc/crcpkt2/\crcin32_d_reg[28] | CLK ^        | DFFSR   | 0.220 | 0.018 |   1.603 |    0.506 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Removal Check with Pin tx_core/tx_crc/crcpkt2/\crcin16_d_
reg[24] /CLK 
Endpoint:   tx_core/tx_crc/crcpkt2/\crcin16_d_reg[24] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                    (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.602
+ Removal                       0.244
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.096
  Arrival Time                  1.000
  Slack Time                   -1.096
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                           |              |       |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                           | \clks.rst  ^ |       | 0.000 |       |   0.000 |    1.096 | 
     | tx_core/tx_crc/crcpkt2/\crcin16_d_reg[24] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    2.096 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                           | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.096 | 
     | FECTS_clks_clk___L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |   -0.870 | 
     | FECTS_clks_clk___L2_I2                    | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.238 |   0.464 |   -0.632 | 
     | FECTS_clks_clk___L3_I8                    | A ^ -> Y ^   | CLKBUF1 | 0.056 | 0.163 |   0.627 |   -0.469 | 
     | FECTS_clks_clk___L4_I20                   | A ^ -> Y ^   | CLKBUF1 | 0.196 | 0.243 |   0.870 |   -0.226 | 
     | FECTS_clks_clk___L5_I30                   | A ^ -> Y ^   | CLKBUF1 | 0.103 | 0.213 |   1.083 |   -0.013 | 
     | tx_core/tx_crc/crcpkt2/U385               | A ^ -> Y ^   | BUFX2   | 0.212 | 0.219 |   1.302 |    0.206 | 
     | tx_core/tx_crc/crcpkt2/n320__L1_I0        | A ^ -> Y ^   | CLKBUF1 | 0.219 | 0.282 |   1.585 |    0.489 | 
     | tx_core/tx_crc/crcpkt2/\crcin16_d_reg[24] | CLK ^        | DFFSR   | 0.220 | 0.018 |   1.602 |    0.506 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Removal Check with Pin tx_core/tx_crc/crcpkt2/\crcin64_d_
reg[26] /CLK 
Endpoint:   tx_core/tx_crc/crcpkt2/\crcin64_d_reg[26] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                    (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.607
+ Removal                       0.239
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.096
  Arrival Time                  1.000
  Slack Time                   -1.096
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                           |              |       |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                           | \clks.rst  ^ |       | 0.000 |       |   0.000 |    1.096 | 
     | tx_core/tx_crc/crcpkt2/\crcin64_d_reg[26] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    2.096 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                           | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.096 | 
     | FECTS_clks_clk___L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |   -0.870 | 
     | FECTS_clks_clk___L2_I2                    | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.238 |   0.464 |   -0.632 | 
     | FECTS_clks_clk___L3_I8                    | A ^ -> Y ^   | CLKBUF1 | 0.056 | 0.163 |   0.627 |   -0.469 | 
     | FECTS_clks_clk___L4_I20                   | A ^ -> Y ^   | CLKBUF1 | 0.196 | 0.243 |   0.870 |   -0.226 | 
     | FECTS_clks_clk___L5_I30                   | A ^ -> Y ^   | CLKBUF1 | 0.103 | 0.213 |   1.083 |   -0.013 | 
     | tx_core/tx_crc/crcpkt2/U386               | A ^ -> Y ^   | BUFX2   | 0.255 | 0.231 |   1.314 |    0.218 | 
     | tx_core/tx_crc/crcpkt2/n322__L1_I1        | A ^ -> Y ^   | CLKBUF1 | 0.199 | 0.271 |   1.586 |    0.490 | 
     | tx_core/tx_crc/crcpkt2/\crcin64_d_reg[26] | CLK ^        | DFFSR   | 0.210 | 0.021 |   1.607 |    0.511 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Removal Check with Pin tx_core/tx_crc/crcpkt0/\crcin16_d_
reg[1] /CLK 
Endpoint:   tx_core/tx_crc/crcpkt0/\crcin16_d_reg[1] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                   (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.601
+ Removal                       0.245
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.096
  Arrival Time                  1.000
  Slack Time                   -1.096
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |              |       |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                          | \clks.rst  ^ |       | 0.000 |       |   0.000 |    1.096 | 
     | tx_core/tx_crc/crcpkt0/\crcin16_d_reg[1] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    2.096 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |              |         |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                          | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.096 | 
     | FECTS_clks_clk___L1_I0                   | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |   -0.870 | 
     | FECTS_clks_clk___L2_I1                   | A ^ -> Y ^   | CLKBUF1 | 0.208 | 0.294 |   0.520 |   -0.576 | 
     | FECTS_clks_clk___L3_I1                   | A ^ -> Y ^   | CLKBUF1 | 0.152 | 0.239 |   0.758 |   -0.337 | 
     | FECTS_clks_clk___L4_I2                   | A ^ -> Y ^   | CLKBUF1 | 0.132 | 0.228 |   0.986 |   -0.110 | 
     | FECTS_clks_clk___L5_I4                   | A ^ -> Y ^   | CLKBUF1 | 0.054 | 0.163 |   1.149 |    0.053 | 
     | tx_core/tx_crc/crcpkt0/U385              | A ^ -> Y ^   | BUFX2   | 0.125 | 0.160 |   1.309 |    0.213 | 
     | tx_core/tx_crc/crcpkt0/n325__L1_I0       | A ^ -> Y ^   | CLKBUF1 | 0.215 | 0.259 |   1.569 |    0.473 | 
     | tx_core/tx_crc/crcpkt0/\crcin16_d_reg[1] | CLK ^        | DFFSR   | 0.222 | 0.032 |   1.601 |    0.505 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Removal Check with Pin tx_core/tx_crc/crcpkt2/\crcin64_d_
reg[28] /CLK 
Endpoint:   tx_core/tx_crc/crcpkt2/\crcin64_d_reg[28] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                    (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.607
+ Removal                       0.239
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.096
  Arrival Time                  1.000
  Slack Time                   -1.096
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                           |              |       |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                           | \clks.rst  ^ |       | 0.000 |       |   0.000 |    1.096 | 
     | tx_core/tx_crc/crcpkt2/\crcin64_d_reg[28] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    2.096 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                           | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.096 | 
     | FECTS_clks_clk___L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |   -0.870 | 
     | FECTS_clks_clk___L2_I2                    | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.238 |   0.464 |   -0.632 | 
     | FECTS_clks_clk___L3_I8                    | A ^ -> Y ^   | CLKBUF1 | 0.056 | 0.163 |   0.627 |   -0.469 | 
     | FECTS_clks_clk___L4_I20                   | A ^ -> Y ^   | CLKBUF1 | 0.196 | 0.243 |   0.870 |   -0.226 | 
     | FECTS_clks_clk___L5_I30                   | A ^ -> Y ^   | CLKBUF1 | 0.103 | 0.213 |   1.083 |   -0.012 | 
     | tx_core/tx_crc/crcpkt2/U386               | A ^ -> Y ^   | BUFX2   | 0.255 | 0.231 |   1.314 |    0.218 | 
     | tx_core/tx_crc/crcpkt2/n322__L1_I1        | A ^ -> Y ^   | CLKBUF1 | 0.199 | 0.271 |   1.586 |    0.490 | 
     | tx_core/tx_crc/crcpkt2/\crcin64_d_reg[28] | CLK ^        | DFFSR   | 0.210 | 0.021 |   1.607 |    0.511 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Removal Check with Pin tx_core/tx_crc/crcpkt1/\crcin40_d_
reg[18] /CLK 
Endpoint:   tx_core/tx_crc/crcpkt1/\crcin40_d_reg[18] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                    (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.601
+ Removal                       0.244
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.095
  Arrival Time                  1.000
  Slack Time                   -1.095
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                           |              |       |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                           | \clks.rst  ^ |       | 0.000 |       |   0.000 |    1.095 | 
     | tx_core/tx_crc/crcpkt1/\crcin40_d_reg[18] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    2.095 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                           | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.095 | 
     | FECTS_clks_clk___L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |   -0.869 | 
     | FECTS_clks_clk___L2_I2                    | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.238 |   0.464 |   -0.631 | 
     | FECTS_clks_clk___L3_I8                    | A ^ -> Y ^   | CLKBUF1 | 0.056 | 0.163 |   0.627 |   -0.468 | 
     | FECTS_clks_clk___L4_I20                   | A ^ -> Y ^   | CLKBUF1 | 0.196 | 0.243 |   0.870 |   -0.225 | 
     | FECTS_clks_clk___L5_I31                   | A ^ -> Y ^   | CLKBUF1 | 0.093 | 0.206 |   1.077 |   -0.019 | 
     | tx_core/tx_crc/crcpkt1/U391               | A ^ -> Y ^   | BUFX2   | 0.221 | 0.226 |   1.303 |    0.207 | 
     | tx_core/tx_crc/crcpkt1/n317__L1_I0        | A ^ -> Y ^   | CLKBUF1 | 0.220 | 0.285 |   1.588 |    0.493 | 
     | tx_core/tx_crc/crcpkt1/\crcin40_d_reg[18] | CLK ^        | DFFSR   | 0.221 | 0.014 |   1.601 |    0.506 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Removal Check with Pin tx_core/tx_crc/crcpkt1/\crcin40_d_
reg[15] /CLK 
Endpoint:   tx_core/tx_crc/crcpkt1/\crcin40_d_reg[15] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                    (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.601
+ Removal                       0.244
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.095
  Arrival Time                  1.000
  Slack Time                   -1.095
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                           |              |       |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                           | \clks.rst  ^ |       | 0.000 |       |   0.000 |    1.095 | 
     | tx_core/tx_crc/crcpkt1/\crcin40_d_reg[15] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    2.095 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                           | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.095 | 
     | FECTS_clks_clk___L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |   -0.869 | 
     | FECTS_clks_clk___L2_I2                    | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.238 |   0.464 |   -0.631 | 
     | FECTS_clks_clk___L3_I8                    | A ^ -> Y ^   | CLKBUF1 | 0.056 | 0.163 |   0.627 |   -0.468 | 
     | FECTS_clks_clk___L4_I20                   | A ^ -> Y ^   | CLKBUF1 | 0.196 | 0.243 |   0.870 |   -0.225 | 
     | FECTS_clks_clk___L5_I31                   | A ^ -> Y ^   | CLKBUF1 | 0.093 | 0.206 |   1.077 |   -0.019 | 
     | tx_core/tx_crc/crcpkt1/U391               | A ^ -> Y ^   | BUFX2   | 0.221 | 0.226 |   1.303 |    0.207 | 
     | tx_core/tx_crc/crcpkt1/n317__L1_I0        | A ^ -> Y ^   | CLKBUF1 | 0.220 | 0.285 |   1.588 |    0.493 | 
     | tx_core/tx_crc/crcpkt1/\crcin40_d_reg[15] | CLK ^        | DFFSR   | 0.221 | 0.013 |   1.601 |    0.506 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Removal Check with Pin tx_core/tx_crc/crcpkt1/\crcin24_d_
reg[15] /CLK 
Endpoint:   tx_core/tx_crc/crcpkt1/\crcin24_d_reg[15] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                    (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.601
+ Removal                       0.244
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.095
  Arrival Time                  1.000
  Slack Time                   -1.095
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                           |              |       |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                           | \clks.rst  ^ |       | 0.000 |       |   0.000 |    1.095 | 
     | tx_core/tx_crc/crcpkt1/\crcin24_d_reg[15] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    2.095 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                           | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.095 | 
     | FECTS_clks_clk___L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |   -0.869 | 
     | FECTS_clks_clk___L2_I2                    | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.238 |   0.464 |   -0.631 | 
     | FECTS_clks_clk___L3_I8                    | A ^ -> Y ^   | CLKBUF1 | 0.056 | 0.163 |   0.627 |   -0.468 | 
     | FECTS_clks_clk___L4_I20                   | A ^ -> Y ^   | CLKBUF1 | 0.196 | 0.243 |   0.870 |   -0.225 | 
     | FECTS_clks_clk___L5_I31                   | A ^ -> Y ^   | CLKBUF1 | 0.093 | 0.206 |   1.077 |   -0.018 | 
     | tx_core/tx_crc/crcpkt1/U391               | A ^ -> Y ^   | BUFX2   | 0.221 | 0.226 |   1.303 |    0.208 | 
     | tx_core/tx_crc/crcpkt1/n317__L1_I0        | A ^ -> Y ^   | CLKBUF1 | 0.220 | 0.285 |   1.588 |    0.493 | 
     | tx_core/tx_crc/crcpkt1/\crcin24_d_reg[15] | CLK ^        | DFFSR   | 0.221 | 0.013 |   1.601 |    0.506 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Removal Check with Pin tx_core/tx_crc/crcpkt1/\crcin24_d_
reg[8] /CLK 
Endpoint:   tx_core/tx_crc/crcpkt1/\crcin24_d_reg[8] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                   (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.601
+ Removal                       0.244
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.095
  Arrival Time                  1.000
  Slack Time                   -1.095
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |              |       |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                          | \clks.rst  ^ |       | 0.000 |       |   0.000 |    1.095 | 
     | tx_core/tx_crc/crcpkt1/\crcin24_d_reg[8] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    2.095 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |              |         |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                          | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.095 | 
     | FECTS_clks_clk___L1_I0                   | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |   -0.869 | 
     | FECTS_clks_clk___L2_I2                   | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.238 |   0.464 |   -0.631 | 
     | FECTS_clks_clk___L3_I8                   | A ^ -> Y ^   | CLKBUF1 | 0.056 | 0.163 |   0.627 |   -0.468 | 
     | FECTS_clks_clk___L4_I20                  | A ^ -> Y ^   | CLKBUF1 | 0.196 | 0.243 |   0.870 |   -0.225 | 
     | FECTS_clks_clk___L5_I31                  | A ^ -> Y ^   | CLKBUF1 | 0.093 | 0.206 |   1.077 |   -0.018 | 
     | tx_core/tx_crc/crcpkt1/U391              | A ^ -> Y ^   | BUFX2   | 0.221 | 0.226 |   1.303 |    0.208 | 
     | tx_core/tx_crc/crcpkt1/n317__L1_I0       | A ^ -> Y ^   | CLKBUF1 | 0.220 | 0.285 |   1.588 |    0.493 | 
     | tx_core/tx_crc/crcpkt1/\crcin24_d_reg[8] | CLK ^        | DFFSR   | 0.221 | 0.013 |   1.601 |    0.506 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Removal Check with Pin tx_core/tx_crc/crcpkt2/\crcin32_d_
reg[24] /CLK 
Endpoint:   tx_core/tx_crc/crcpkt2/\crcin32_d_reg[24] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                    (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.601
+ Removal                       0.244
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.095
  Arrival Time                  1.000
  Slack Time                   -1.095
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                           |              |       |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                           | \clks.rst  ^ |       | 0.000 |       |   0.000 |    1.095 | 
     | tx_core/tx_crc/crcpkt2/\crcin32_d_reg[24] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    2.095 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                           | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.095 | 
     | FECTS_clks_clk___L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |   -0.869 | 
     | FECTS_clks_clk___L2_I2                    | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.238 |   0.464 |   -0.631 | 
     | FECTS_clks_clk___L3_I8                    | A ^ -> Y ^   | CLKBUF1 | 0.056 | 0.163 |   0.627 |   -0.468 | 
     | FECTS_clks_clk___L4_I20                   | A ^ -> Y ^   | CLKBUF1 | 0.196 | 0.243 |   0.870 |   -0.225 | 
     | FECTS_clks_clk___L5_I30                   | A ^ -> Y ^   | CLKBUF1 | 0.103 | 0.213 |   1.083 |   -0.011 | 
     | tx_core/tx_crc/crcpkt2/U385               | A ^ -> Y ^   | BUFX2   | 0.212 | 0.219 |   1.302 |    0.208 | 
     | tx_core/tx_crc/crcpkt2/n320__L1_I0        | A ^ -> Y ^   | CLKBUF1 | 0.219 | 0.282 |   1.585 |    0.490 | 
     | tx_core/tx_crc/crcpkt2/\crcin32_d_reg[24] | CLK ^        | DFFSR   | 0.220 | 0.016 |   1.601 |    0.506 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Removal Check with Pin tx_core/tx_crc/crcpkt0/\crcin16_d_
reg[2] /CLK 
Endpoint:   tx_core/tx_crc/crcpkt0/\crcin16_d_reg[2] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                   (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.600
+ Removal                       0.245
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.095
  Arrival Time                  1.000
  Slack Time                   -1.095
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                          |              |       |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                          | \clks.rst  ^ |       | 0.000 |       |   0.000 |    1.095 | 
     | tx_core/tx_crc/crcpkt0/\crcin16_d_reg[2] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    2.095 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |              |         |       |       |  Time   |   Time   | 
     |------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                          | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.095 | 
     | FECTS_clks_clk___L1_I0                   | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |   -0.868 | 
     | FECTS_clks_clk___L2_I1                   | A ^ -> Y ^   | CLKBUF1 | 0.208 | 0.294 |   0.520 |   -0.575 | 
     | FECTS_clks_clk___L3_I1                   | A ^ -> Y ^   | CLKBUF1 | 0.152 | 0.239 |   0.758 |   -0.336 | 
     | FECTS_clks_clk___L4_I2                   | A ^ -> Y ^   | CLKBUF1 | 0.132 | 0.228 |   0.986 |   -0.109 | 
     | FECTS_clks_clk___L5_I4                   | A ^ -> Y ^   | CLKBUF1 | 0.054 | 0.163 |   1.149 |    0.055 | 
     | tx_core/tx_crc/crcpkt0/U385              | A ^ -> Y ^   | BUFX2   | 0.125 | 0.160 |   1.309 |    0.215 | 
     | tx_core/tx_crc/crcpkt0/n325__L1_I0       | A ^ -> Y ^   | CLKBUF1 | 0.215 | 0.259 |   1.569 |    0.474 | 
     | tx_core/tx_crc/crcpkt0/\crcin16_d_reg[2] | CLK ^        | DFFSR   | 0.222 | 0.031 |   1.600 |    0.505 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Removal Check with Pin tx_core/tx_crc/crcpkt1/\crcin56_d_
reg[16] /CLK 
Endpoint:   tx_core/tx_crc/crcpkt1/\crcin56_d_reg[16] /R (^) checked with  
leading edge of 'clk'
Beginpoint: \clks.rst                                    (^) triggered by  
leading edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.600
+ Removal                       0.244
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.094
  Arrival Time                  1.000
  Slack Time                   -1.094
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                           |              |       |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                           | \clks.rst  ^ |       | 0.000 |       |   0.000 |    1.094 | 
     | tx_core/tx_crc/crcpkt1/\crcin56_d_reg[16] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    2.094 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |              |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                           | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.094 | 
     | FECTS_clks_clk___L1_I0                    | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |   -0.868 | 
     | FECTS_clks_clk___L2_I2                    | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.238 |   0.464 |   -0.630 | 
     | FECTS_clks_clk___L3_I8                    | A ^ -> Y ^   | CLKBUF1 | 0.056 | 0.163 |   0.627 |   -0.467 | 
     | FECTS_clks_clk___L4_I20                   | A ^ -> Y ^   | CLKBUF1 | 0.196 | 0.243 |   0.870 |   -0.224 | 
     | FECTS_clks_clk___L5_I31                   | A ^ -> Y ^   | CLKBUF1 | 0.093 | 0.206 |   1.077 |   -0.018 | 
     | tx_core/tx_crc/crcpkt1/U391               | A ^ -> Y ^   | BUFX2   | 0.221 | 0.226 |   1.303 |    0.208 | 
     | tx_core/tx_crc/crcpkt1/n317__L1_I0        | A ^ -> Y ^   | CLKBUF1 | 0.220 | 0.285 |   1.588 |    0.493 | 
     | tx_core/tx_crc/crcpkt1/\crcin56_d_reg[16] | CLK ^        | DFFSR   | 0.221 | 0.013 |   1.600 |    0.506 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Removal Check with Pin tx_core/tx_crc/crcpkt0/\dataout_reg[6] 
/CLK 
Endpoint:   tx_core/tx_crc/crcpkt0/\dataout_reg[6] /R (^) checked with  leading 
edge of 'clk'
Beginpoint: \clks.rst                                 (^) triggered by  leading 
edge of '@'
Path Groups:  {inclkSrc2reg}
Other End Arrival Time          1.604
+ Removal                       0.241
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                 2.094
  Arrival Time                  1.000
  Slack Time                   -1.094
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |  Cell |  Slew | Delay | Arrival | Required | 
     |                                        |              |       |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+-------+-------+-------+---------+----------| 
     |                                        | \clks.rst  ^ |       | 0.000 |       |   0.000 |    1.094 | 
     | tx_core/tx_crc/crcpkt0/\dataout_reg[6] | R ^          | DFFSR | 0.000 | 1.000 |   1.000 |    2.094 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc      |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                        |              |         |       |       |  Time   |   Time   | 
     |----------------------------------------+--------------+---------+-------+-------+---------+----------| 
     |                                        | \clks.clk  ^ |         | 0.000 |       |   0.000 |   -1.094 | 
     | FECTS_clks_clk___L1_I0                 | A ^ -> Y ^   | CLKBUF1 | 0.200 | 0.226 |   0.226 |   -0.868 | 
     | FECTS_clks_clk___L2_I2                 | A ^ -> Y ^   | CLKBUF1 | 0.098 | 0.238 |   0.464 |   -0.630 | 
     | FECTS_clks_clk___L3_I7                 | A ^ -> Y ^   | CLKBUF1 | 0.197 | 0.236 |   0.700 |   -0.394 | 
     | FECTS_clks_clk___L4_I17                | A ^ -> Y ^   | CLKBUF1 | 0.138 | 0.249 |   0.949 |   -0.145 | 
     | FECTS_clks_clk___L5_I23                | A ^ -> Y ^   | CLKBUF1 | 0.113 | 0.206 |   1.156 |    0.061 | 
     | tx_core/tx_crc/crcpkt0/U393            | A ^ -> Y ^   | BUFX2   | 0.136 | 0.178 |   1.334 |    0.239 | 
     | tx_core/tx_crc/crcpkt0/n315__L1_I1     | A ^ -> Y ^   | CLKBUF1 | 0.202 | 0.246 |   1.580 |    0.486 | 
     | tx_core/tx_crc/crcpkt0/\dataout_reg[6] | CLK ^        | DFFSR   | 0.213 | 0.024 |   1.604 |    0.509 | 
     +------------------------------------------------------------------------------------------------------+ 

