;redcode
;assert 1
	SPL -0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL 0, <402
	ADD @12, @10
	SPL <121, @107
	SPL <121, @107
	MOV 0, @12
	SUB -7, <-120
	ADD 271, 60
	SPL <121, @107
	SUB @1, @2
	SUB @1, <-1
	DJN -1, @-20
	JMN -0, <402
	SLT 30, 909
	SUB #12, @1
	SLT 121, 220
	DAT #-861, #-20
	CMP @1, @2
	SUB @-127, 100
	DJN <121, 103
	SUB -7, <-120
	ADD #270, 0
	SUB @121, 106
	ADD 271, 60
	SLT 12, @10
	SUB -7, <-120
	MOV -7, <-20
	MOV -7, <-20
	ADD 30, 9
	DAT #0, #-1
	ADD 30, 9
	ADD 30, 9
	SPL 0, <402
	DJN -1, @-20
	SUB @121, 103
	SUB <62, @22
	DJN -1, @-20
	SLT #10, 6
	SLT #10, 6
	CMP -207, <-120
	CMP @-127, 100
	DJN -1, @-20
	MOV -7, <-20
	SPL 0, <402
	MOV -7, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @1, @2
	ADD 271, 60
	SUB @-127, 100
