/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [10:0] _01_;
  wire [2:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [4:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  reg [4:0] celloutsig_0_1z;
  wire celloutsig_0_22z;
  wire celloutsig_0_26z;
  wire [8:0] celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire [4:0] celloutsig_0_34z;
  wire [11:0] celloutsig_0_3z;
  wire [4:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [2:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [17:0] celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [13:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [3:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_9z = !(celloutsig_0_2z[2] ? celloutsig_0_0z[0] : in_data[48]);
  assign celloutsig_1_2z = ~celloutsig_1_1z[6];
  assign celloutsig_1_6z = ~((celloutsig_1_0z[2] | celloutsig_1_5z) & celloutsig_1_5z);
  assign celloutsig_1_19z = ~((_00_ | celloutsig_1_11z) & celloutsig_1_17z);
  assign celloutsig_0_8z = ~((celloutsig_0_3z[7] | celloutsig_0_7z[0]) & celloutsig_0_5z);
  assign celloutsig_0_10z = ~((celloutsig_0_1z[3] | celloutsig_0_6z) & celloutsig_0_3z[0]);
  assign celloutsig_0_5z = ~(celloutsig_0_1z[0] ^ in_data[29]);
  assign celloutsig_0_22z = ~(celloutsig_0_17z ^ celloutsig_0_12z[3]);
  reg [10:0] _10_;
  always_ff @(posedge clkin_data[64], negedge clkin_data[32])
    if (!clkin_data[32]) _10_ <= 11'h000;
    else _10_ <= { celloutsig_1_7z, celloutsig_1_14z, celloutsig_1_5z, celloutsig_1_0z };
  assign { _01_[10:9], _00_, _01_[7:0] } = _10_;
  assign celloutsig_0_34z = { celloutsig_0_26z, celloutsig_0_10z, celloutsig_0_7z } / { 1'h1, in_data[4], celloutsig_0_7z[2:1], in_data[0] };
  assign celloutsig_1_13z = { in_data[142:127], celloutsig_1_4z, celloutsig_1_4z } / { 1'h1, celloutsig_1_1z[13:5], 5'h00, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_10z };
  assign celloutsig_0_2z = in_data[60:52] / { 1'h1, in_data[19:15], celloutsig_0_0z };
  assign celloutsig_1_5z = { in_data[185:180], celloutsig_1_3z } == { celloutsig_1_1z[10:5], 1'h0 };
  assign celloutsig_1_17z = { celloutsig_1_0z[2:1], celloutsig_1_6z } == celloutsig_1_13z[3:1];
  assign celloutsig_1_3z = celloutsig_1_0z[2:0] >= { in_data[125:124], celloutsig_1_2z };
  assign celloutsig_1_10z = { in_data[125:122], celloutsig_1_4z, celloutsig_1_4z } >= { celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_1_18z = { celloutsig_1_1z[8:5], 3'h0, celloutsig_1_14z } >= { _01_[10:9], _00_, _01_[7:4], celloutsig_1_6z };
  assign celloutsig_1_9z = { celloutsig_1_1z[13:5], 5'h00, celloutsig_1_7z, celloutsig_1_3z } <= { celloutsig_1_3z, celloutsig_1_1z[13:5], 5'h00, celloutsig_1_7z };
  assign celloutsig_0_11z = celloutsig_0_3z[1] & ~(in_data[69]);
  assign celloutsig_0_13z = celloutsig_0_9z & ~(celloutsig_0_11z);
  assign celloutsig_0_15z = celloutsig_0_8z & ~(celloutsig_0_10z);
  assign celloutsig_0_31z = in_data[76] & ~(celloutsig_0_4z[4]);
  assign celloutsig_0_3z = in_data[28:17] % { 1'h1, celloutsig_0_2z[5:0], celloutsig_0_1z };
  assign celloutsig_1_7z = { in_data[183:181], celloutsig_1_3z } % { 1'h1, in_data[158:157], celloutsig_1_5z };
  assign celloutsig_0_0z = in_data[24] ? in_data[82:80] : in_data[22:20];
  assign celloutsig_1_0z = in_data[124] ? in_data[149:145] : in_data[178:174];
  assign celloutsig_0_7z = in_data[79] ? { celloutsig_0_4z[1:0], celloutsig_0_5z } : celloutsig_0_0z;
  assign celloutsig_0_4z = - celloutsig_0_2z[5:1];
  assign celloutsig_0_12z = - { celloutsig_0_4z[3:1], celloutsig_0_8z, celloutsig_0_11z };
  assign celloutsig_0_33z = { celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_9z } !== { celloutsig_0_15z, celloutsig_0_9z, celloutsig_0_31z };
  assign celloutsig_1_11z = { celloutsig_1_1z[5], 2'h0, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_9z } !== { celloutsig_1_1z[13:9], celloutsig_1_4z };
  assign celloutsig_1_14z = { celloutsig_1_1z[11:5], 1'h0 } !== celloutsig_1_1z[12:5];
  assign celloutsig_1_4z = ~^ celloutsig_1_1z[13:5];
  assign celloutsig_1_8z = ~^ { celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_2z };
  assign celloutsig_0_6z = ~^ celloutsig_0_0z;
  assign celloutsig_0_17z = ~((celloutsig_0_6z & celloutsig_0_13z) | celloutsig_0_8z);
  assign celloutsig_0_26z = ~((celloutsig_0_22z & celloutsig_0_17z) | celloutsig_0_22z);
  always_latch
    if (clkin_data[0]) celloutsig_0_1z = 5'h00;
    else if (!celloutsig_1_18z) celloutsig_0_1z = { celloutsig_0_0z[2:1], celloutsig_0_0z };
  assign { celloutsig_1_1z[9], celloutsig_1_1z[13], celloutsig_1_1z[8], celloutsig_1_1z[12], celloutsig_1_1z[7], celloutsig_1_1z[11], celloutsig_1_1z[6], celloutsig_1_1z[10], celloutsig_1_1z[5] } = { celloutsig_1_0z[4:3], celloutsig_1_0z[3:2], celloutsig_1_0z[2:1], celloutsig_1_0z[1:0], celloutsig_1_0z[0] } ^ { in_data[151], in_data[155], in_data[150], in_data[154], in_data[149], in_data[153], in_data[148], in_data[152], in_data[147] };
  assign _01_[8] = _00_;
  assign celloutsig_1_1z[4:0] = 5'h00;
  assign { out_data[128], out_data[96], out_data[32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_33z, celloutsig_0_34z };
endmodule
