http://scholar.google.com/scholar?q=Proceedings+of+the+23rd+Annual+Workshop+and+Symposium+on+Microprogramming+and+Microarchitecture%2C+1990%2C+Orlando%2C+Florida%2C+USA%2C+November+27-29%2C+1990
http://scholar.google.com/scholar?q=Instruction+sets+and+their+implementations.
http://scholar.google.com/scholar?q=VLIW-in-the-large%3A+a+model+for+fine+grain+parallelism+exploitation+on+distributed+memory+multiprocessors.
http://scholar.google.com/scholar?q=A+software+pipelining+based+VLIW+architecture+and+optimizing+compiler.
http://scholar.google.com/scholar?q=A+fine-grained+MIMD+architecture+based+upon+register+channels.
http://scholar.google.com/scholar?q=Hardware+implementation+of+a+general+multi-way+jump+mechanism.
http://scholar.google.com/scholar?q=Software+pipelining%3A+a+comparison+and+improvement.
http://scholar.google.com/scholar?q=Using+a+lookahead+window+in+a+compaction-based+parallelizing+compiler.
http://scholar.google.com/scholar?q=Realistic+scheduling%3A+compaction+for+pipelined+architectures.
http://scholar.google.com/scholar?q=An+evaluation+system+for+application+specific+architectures.
http://scholar.google.com/scholar?q=A+framework+for+high-speed+controller+design.
http://scholar.google.com/scholar?q=High-level+microprogramming%3A+an+optimizing+C+compiler+for+a+processing+element+of+a+CAD+accelerator.
http://scholar.google.com/scholar?q=Post-compaction+register+assignment+in+a+retargetable+compiler.
http://scholar.google.com/scholar?q=Motivation+and+framework+for+using+genetic+algorithms+for+microcode+compaction.
http://scholar.google.com/scholar?q=Ideograph%2FIdeogram%3A+framework%2Fhardware+for+eager+evaluation.
http://scholar.google.com/scholar?q=An+instruction+reoderer+for+pipelined+computers.
http://scholar.google.com/scholar?q=Optimization+on+instruction+reorganization.
http://scholar.google.com/scholar?q=Automatic+synthesis+of+a+dual-PLA+controller+with+a+counter.
http://scholar.google.com/scholar?q=Interconnection+synthesis+with+geometric+constraints.
http://scholar.google.com/scholar?q=An+application+of+L+systems+to+local+microcode+synthesis.
http://scholar.google.com/scholar?q=The+selection+of+optimal+cache+lines+for+microprocessor-based+controllers.
http://scholar.google.com/scholar?q=Address+compression+through+base+register+caching.
http://scholar.google.com/scholar?q=A+memory+management+unit+and+cache+controller+for+the+MARS+system.
http://scholar.google.com/scholar?q=An+evaluation+of+functional+unit+lengths+for+single-chip+processors.
http://scholar.google.com/scholar?q=A+multiple+floating+point+coprocessor+architecture.
http://scholar.google.com/scholar?q=A+barrel+shift+microsystem+for+parallel+processing.
http://scholar.google.com/scholar?q=PRISM+architecture%3A+parallel+and+pipeline+features.
http://scholar.google.com/scholar?q=Topologies+for+the+parallel+backtracking+Prolog+engine.
http://scholar.google.com/scholar?q=A+high-level+microprogrammed+processor.
http://scholar.google.com/scholar?q=SMDSS+-+a+structured+microcode+development+and+simulation+system.
http://scholar.google.com/scholar?q=On+the+testing+of+microprogrammed+processor.
http://scholar.google.com/scholar?q=A+weighted+technique+for+programmable+logic+devices+minimization.
http://scholar.google.com/scholar?q=Microprogramming+heritage+of+RISC+design.
http://scholar.google.com/scholar?q=A+survey+on+bit+dimension+optimization+strategies+of+microprograms.
http://scholar.google.com/scholar?q=A+model+of+a+microprogrammed+functional-oriented+computing+unit.
