$date
	Fri Sep 26 10:29:48 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module top_module_tb $end
$var wire 1 ! out $end
$var reg 32 " in [31:0] $end
$var reg 5 # sel [4:0] $end
$scope module uut $end
$var wire 32 $ in [31:0] $end
$var wire 5 % sel [4:0] $end
$var wire 1 ! out $end
$var wire 4 & MUX_results [3:0] $end
$scope module f1 $end
$var wire 8 ' in [7:0] $end
$var wire 3 ( sel [2:0] $end
$var reg 1 ) out $end
$upscope $end
$scope module f2 $end
$var wire 8 * in [7:0] $end
$var wire 3 + sel [2:0] $end
$var reg 1 , out $end
$upscope $end
$scope module f3 $end
$var wire 8 - in [7:0] $end
$var wire 3 . sel [2:0] $end
$var reg 1 / out $end
$upscope $end
$scope module f4 $end
$var wire 8 0 in [7:0] $end
$var wire 3 1 sel [2:0] $end
$var reg 1 2 out $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
02
b11 1
b0 0
0/
b11 .
b0 -
0,
b11 +
b0 *
1)
b11 (
b1000 '
b1 &
b11 %
b1000 $
b11 #
b1000 "
1!
$end
#10
0!
0)
b10 &
1,
b1 (
b1 +
b1 .
b1 1
b100000 '
b11 *
b1 #
b1 %
b1100100000 "
b1100100000 $
#20
0!
1)
b1 &
0,
b11 '
b1000 *
b1001 #
b1001 %
b100000000011 "
b100000000011 $
#30
1!
0)
b10 &
1,
b100 (
b100 +
b100 .
b100 1
b10000101 '
b1011110 *
b10000001 -
b1100 #
b1100 %
b100000010101111010000101 "
b100000010101111010000101 $
#40
0!
0,
b100 &
1/
b111 (
b111 +
b111 .
b111 1
b1110111 '
b1001111 *
b10011100 -
b11000 0
b1111 #
b1111 %
b11000100111000100111101110111 "
b11000100111000100111101110111 $
#50
