5 b 1 * 0
8 /Users/trevorw/projects/branch/covered/diags/verilog -t main -vcd task2.2.vcd -o task2.2.cdd -v task2.2.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" task2.2.v 1 40 1
2 1 5 8000c 1 3d 121002 0 0 1 34 2 $u0
2 2 11 8000c 1 3d 121002 0 0 1 34 2 $u1
1 a 3 830004 1 0 0 0 1 33 2
1 c 3 830007 1 0 0 0 1 33 102
4 1 0 0
4 2 0 0
3 1 main.$u0 "main.$u0" task2.2.v 0 9 1
2 3 6 10011 1 3b 131002 0 0 1 34 2 delay_for_awhile
2 4 7 50008 0 0 20010 0 0 1 36 0
2 5 7 10001 0 1 400 0 0 a
2 6 7 10008 0 37 22 4 5
2 7 8 20003 0 0 20010 0 0 32 96 44 0 0 0 0 0 0 0
2 8 8 10003 0 2c 220022 7 0 32 34 aa aa aa aa aa aa aa aa
2 9 8 40004 0 4e 20002 0 0 1 34 2
4 9 0 0
4 8 9 0
4 6 8 8
4 3 6 0
3 1 main.$u1 "main.$u1" task2.2.v 0 15 1
2 10 12 50008 1 0 20004 0 0 1 36 0
2 11 12 10001 0 1 400 0 0 c
2 12 12 10008 1 37 11006 10 11
2 13 13 20003 1 0 20008 0 0 32 96 44 0 0 0 0 0 0 0
2 14 13 10003 2 2c 22000a 13 0 32 34 aa aa aa aa aa aa aa aa
2 15 13 40004 1 4e 20002 0 0 1 34 2
2 16 14 50008 1 0 20008 0 0 1 36 1
2 17 14 10001 0 1 400 0 0 c
2 18 14 10008 1 37 a 16 17
4 18 0 0
4 15 18 18
4 14 15 0
4 12 14 14
3 1 main.$u2 "main.$u2" task2.2.v 0 24 1
3 3 main.delay_for_awhile "main.delay_for_awhile" task2.2.v 26 38 1
2 19 30 4 1 3d 131002 0 0 1 34 2 $u3
1 b 28 830004 1 0 0 0 1 33 102
4 19 0 0
3 1 main.delay_for_awhile.$u3 "main.delay_for_awhile.$u3" task2.2.v 0 36 1
2 20 31 60009 1 0 20004 0 0 1 36 0
2 21 31 20002 0 1 400 0 0 b
2 22 31 20009 1 37 11006 20 21
2 23 32 c000c 2 1 c 0 0 c
2 24 32 4000a 0 2a 20000 0 0 1 34 2
2 25 32 4000c 3 27 2000a 23 24 1 34 2
2 26 32 e000e 1 4e 20002 0 0 1 34 2
2 27 33 60009 1 0 20008 0 0 1 36 1
2 28 33 20002 0 1 400 0 0 b
2 29 33 20009 1 37 a 27 28
2 30 34 c000c 1 1 8 0 0 c
2 31 34 4000a 0 2a 20000 0 0 1 34 2
2 32 34 4000c 1 27 20002 30 31 1 34 2
2 33 34 e000e 0 4e 20002 0 0 1 34 2
2 34 35 60009 0 0 20010 0 0 1 36 0
2 35 35 20002 0 1 400 0 0 b
2 36 35 20009 0 37 22 34 35
4 36 0 0
4 33 36 36
4 32 33 0
4 29 32 32
4 26 29 29
4 25 26 0
4 22 25 25
