===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.2048 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.2361 ( 15.8%)    0.2361 ( 19.6%)  FIR Parser
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse annotations
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse OMIR
    0.1879 ( 12.6%)    0.1879 ( 15.6%)    Parse modules
    0.0448 (  3.0%)    0.0448 (  3.7%)    Verify circuit
    1.1349 ( 75.9%)    0.8437 ( 70.0%)  'firrtl.circuit' Pipeline
    0.0373 (  2.5%)    0.0373 (  3.1%)    LowerFIRRTLAnnotations
    0.2076 ( 13.9%)    0.1064 (  8.8%)    'firrtl.module' Pipeline
    0.0742 (  5.0%)    0.0426 (  3.5%)      DropName
    0.1333 (  8.9%)    0.0748 (  6.2%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0000 (  0.0%)    0.0000 (  0.0%)    InjectDUTHierarchy
    0.0138 (  0.9%)    0.0084 (  0.7%)    'firrtl.module' Pipeline
    0.0138 (  0.9%)    0.0084 (  0.7%)      LowerCHIRRTLPass
    0.0128 (  0.9%)    0.0128 (  1.1%)    InferWidths
    0.0352 (  2.4%)    0.0352 (  2.9%)    MemToRegOfVec
    0.0600 (  4.0%)    0.0600 (  5.0%)    InferResets
    0.0046 (  0.3%)    0.0046 (  0.4%)      (A) circt::firrtl::InstanceGraph
    0.0102 (  0.7%)    0.0102 (  0.8%)    WireDFT
    0.0633 (  4.2%)    0.0633 (  5.3%)    LowerFIRRTLTypes
    0.0698 (  4.7%)    0.0383 (  3.2%)    'firrtl.module' Pipeline
    0.0681 (  4.5%)    0.0373 (  3.1%)      ExpandWhens
    0.0017 (  0.1%)    0.0010 (  0.1%)      SFCCompat
    0.0304 (  2.0%)    0.0304 (  2.5%)    Inliner
    0.0365 (  2.4%)    0.0365 (  3.0%)    'firrtl.module' Pipeline
    0.0365 (  2.4%)    0.0365 (  3.0%)      RandomizeRegisterInit
    0.0126 (  0.8%)    0.0126 (  1.0%)    CheckCombCycles
    0.0013 (  0.1%)    0.0013 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.1690 ( 11.3%)    0.1690 ( 14.0%)    'firrtl.module' Pipeline
    0.1598 ( 10.7%)    0.1598 ( 13.3%)      Canonicalizer
    0.0093 (  0.6%)    0.0093 (  0.8%)      InferReadWrite
    0.0042 (  0.3%)    0.0042 (  0.3%)    PrefixModules
    0.0011 (  0.1%)    0.0011 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0275 (  1.8%)    0.0275 (  2.3%)    IMConstProp
    0.0010 (  0.1%)    0.0010 (  0.1%)    AddSeqMemPorts
    0.0010 (  0.1%)    0.0010 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0105 (  0.7%)    0.0105 (  0.9%)    CreateSiFiveMetadata
    0.0004 (  0.0%)    0.0004 (  0.0%)    ExtractInstances
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    0.1238 (  8.3%)    0.1238 ( 10.3%)    'firrtl.module' Pipeline
    0.0086 (  0.6%)    0.0086 (  0.7%)      DropName
    0.1152 (  7.7%)    0.1152 (  9.6%)      Canonicalizer
    0.0144 (  1.0%)    0.0144 (  1.2%)    IMDeadCodeElim
    0.0010 (  0.1%)    0.0010 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    EmitOMIR
    0.0390 (  2.6%)    0.0390 (  3.2%)  LowerFIRRTLToHW
    0.0006 (  0.0%)    0.0006 (  0.0%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    (A) circt::firrtl::NLATable
    0.0157 (  1.1%)    0.0157 (  1.3%)  LowerSeqToSV
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.0368 (  2.5%)    0.0368 (  3.1%)  'hw.module' Pipeline
    0.0105 (  0.7%)    0.0105 (  0.9%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0170 (  1.1%)    0.0170 (  1.4%)    Canonicalizer
    0.0068 (  0.5%)    0.0068 (  0.6%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0024 (  0.2%)    0.0024 (  0.2%)    HWCleanup
    0.0041 (  0.3%)    0.0041 (  0.3%)  'hw.module' Pipeline
    0.0001 (  0.0%)    0.0001 (  0.0%)    HWLegalizeModules
    0.0040 (  0.3%)    0.0040 (  0.3%)    PrettifyVerilog
    0.0039 (  0.3%)    0.0039 (  0.3%)  StripDebugInfoWithPred
    0.0234 (  1.6%)    0.0234 (  1.9%)  ExportVerilog
    0.0012 (  0.1%)    0.0012 (  0.1%)  Rest
    1.4960 (100.0%)    1.2048 (100.0%)  Total

{
  totalTime: 1.217,
  maxMemory: 68284416
}
