

================================================================
== Vivado HLS Report for 'conv1x1_DSPopt'
================================================================
* Date:           Tue May 10 21:16:37 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        ultra_core
* Solution:       ultracore_125
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 3.500 ns |   0.50 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?| dataflow |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +----------------------+-------------------+---------+---------+----------+----------+-----+-----+---------+
        |                      |                   |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |       Instance       |       Module      |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------+-------------------+---------+---------+----------+----------+-----+-----+---------+
        |conv1x1DSP2_U0        |conv1x1DSP2        |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
        |conv1x1convert718_U0  |conv1x1convert718  |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
        +----------------------+-------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|      6|    -|
|FIFO             |        0|      -|      10|     72|    -|
|Instance         |        4|      3|    1611|   2273|    0|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|      9|    -|
|Register         |        -|      -|       1|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        4|      3|    1622|   2360|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |   ~0  |       1|      3|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------+-------------------+---------+-------+------+------+-----+
    |       Instance       |       Module      | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +----------------------+-------------------+---------+-------+------+------+-----+
    |conv1x1DSP2_U0        |conv1x1DSP2        |        2|      3|  1318|  1241|    0|
    |conv1x1convert718_U0  |conv1x1convert718  |        2|      0|   293|  1032|    0|
    +----------------------+-------------------+---------+-------+------+------+-----+
    |Total                 |                   |        4|      3|  1611|  2273|    0|
    +----------------------+-------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +---------------+---------+---+----+-----+------+-----+---------+
    |      Name     | BRAM_18K| FF| LUT| URAM| Depth| Bits| Size:D*B|
    +---------------+---------+---+----+-----+------+-----+---------+
    |conv1in_V_V_U  |        0|  5|   0|    -|     2|   16|       32|
    |reps_c_i_U     |        0|  5|   0|    -|     2|   32|       64|
    +---------------+---------+---+----+-----+------+-----+---------+
    |Total          |        0| 10|   0|    0|     4|   48|       96|
    +---------------+---------+---+----+-----+------+-----+---------+

    * Expression: 
    +------------------+----------+-------+---+----+------------+------------+
    |   Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------+----------+-------+---+----+------------+------------+
    |ap_idle           |    and   |      0|  0|   2|           1|           1|
    |ap_sync_continue  |    and   |      0|  0|   2|           1|           1|
    |ap_sync_done      |    and   |      0|  0|   2|           1|           1|
    +------------------+----------+-------+---+----+------------+------------+
    |Total             |          |      0|  0|   6|           3|           3|
    +------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |real_start  |   9|          2|    1|          2|
    +------------+----+-----------+-----+-----------+
    |Total       |   9|          2|    1|          2|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +----------------+---+----+-----+-----------+
    |      Name      | FF| LUT| Bits| Const Bits|
    +----------------+---+----+-----+-----------+
    |start_once_reg  |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+
    |Total           |  1|   0|    1|          0|
    +----------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+----------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-----------------+-----+-----+------------+----------------+--------------+
|ap_start         |  in |    1| ap_ctrl_hs | conv1x1_DSPopt | return value |
|start_full_n     |  in |    1| ap_ctrl_hs | conv1x1_DSPopt | return value |
|start_out        | out |    1| ap_ctrl_hs | conv1x1_DSPopt | return value |
|start_write      | out |    1| ap_ctrl_hs | conv1x1_DSPopt | return value |
|ap_clk           |  in |    1| ap_ctrl_hs | conv1x1_DSPopt | return value |
|ap_rst           |  in |    1| ap_ctrl_hs | conv1x1_DSPopt | return value |
|ap_done          | out |    1| ap_ctrl_hs | conv1x1_DSPopt | return value |
|ap_ready         | out |    1| ap_ctrl_hs | conv1x1_DSPopt | return value |
|ap_idle          | out |    1| ap_ctrl_hs | conv1x1_DSPopt | return value |
|ap_continue      |  in |    1| ap_ctrl_hs | conv1x1_DSPopt | return value |
|in_V_V_dout      |  in |   16|   ap_fifo  |     in_V_V     |    pointer   |
|in_V_V_empty_n   |  in |    1|   ap_fifo  |     in_V_V     |    pointer   |
|in_V_V_read      | out |    1|   ap_fifo  |     in_V_V     |    pointer   |
|out_V_V_din      | out |   64|   ap_fifo  |     out_V_V    |    pointer   |
|out_V_V_full_n   |  in |    1|   ap_fifo  |     out_V_V    |    pointer   |
|out_V_V_write    | out |    1|   ap_fifo  |     out_V_V    |    pointer   |
|reps_dout        |  in |   32|   ap_fifo  |      reps      |    pointer   |
|reps_empty_n     |  in |    1|   ap_fifo  |      reps      |    pointer   |
|reps_read        | out |    1|   ap_fifo  |      reps      |    pointer   |
|reps_out_din     | out |   32|   ap_fifo  |    reps_out    |    pointer   |
|reps_out_full_n  |  in |    1|   ap_fifo  |    reps_out    |    pointer   |
|reps_out_write   | out |    1|   ap_fifo  |    reps_out    |    pointer   |
+-----------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 4, States = { 1 2 3 4 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%reps_c_i = alloca i32, align 4" [./src/conv1x1DSP2.hpp:263->./src/ultranet.cpp:90]   --->   Operation 5 'alloca' 'reps_c_i' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%conv1in_V_V = alloca i16, align 2" [./src/conv1x1DSP2.hpp:265->./src/ultranet.cpp:90]   --->   Operation 6 'alloca' 'conv1in_V_V' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 7 [2/2] (0.00ns)   --->   "call void @conv1x1convert718(i32* %reps, i32* %reps_out, i16* %in_V_V, i16* %conv1in_V_V, i32* %reps_c_i)" [./src/conv1x1DSP2.hpp:263->./src/ultranet.cpp:90]   --->   Operation 7 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 8 [1/2] (0.00ns)   --->   "call void @conv1x1convert718(i32* %reps, i32* %reps_out, i16* %in_V_V, i16* %conv1in_V_V, i32* %reps_c_i)" [./src/conv1x1DSP2.hpp:263->./src/ultranet.cpp:90]   --->   Operation 8 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 9 [2/2] (0.00ns)   --->   "call fastcc void @conv1x1DSP2(i16* %conv1in_V_V, i64* %out_V_V, i32* nocapture %reps_c_i)" [./src/conv1x1DSP2.hpp:273->./src/ultranet.cpp:90]   --->   Operation 9 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %reps, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %reps_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str49942) nounwind" [./src/conv1x1DSP2.hpp:264->./src/ultranet.cpp:90]   --->   Operation 14 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 15 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecChannel([12 x i8]* @conv1in_OC_V_OC_V_st, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* %conv1in_V_V, i16* %conv1in_V_V)"   --->   Operation 15 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %conv1in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 17 [1/1] (0.00ns)   --->   "%empty_144 = call i32 (...)* @_ssdm_op_SpecChannel([7 x i8]* @reps_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i32* %reps_c_i, i32* %reps_c_i)" [./src/conv1x1DSP2.hpp:263->./src/ultranet.cpp:90]   --->   Operation 17 'specchannel' 'empty_144' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %reps_c_i, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)" [./src/conv1x1DSP2.hpp:263->./src/ultranet.cpp:90]   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 19 [1/2] (0.00ns)   --->   "call fastcc void @conv1x1DSP2(i16* %conv1in_V_V, i64* %out_V_V, i32* nocapture %reps_c_i)" [./src/conv1x1DSP2.hpp:273->./src/ultranet.cpp:90]   --->   Operation 19 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "ret void" [./src/ultranet.cpp:90]   --->   Operation 20 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ reps]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ reps_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ conv_8_bias_new_V_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ conv_8_bias_new_V_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ conv_8_w_new_V_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_8_w_new_V_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
reps_c_i                   (alloca              ) [ 01111]
conv1in_V_V                (alloca              ) [ 01111]
call_ln263                 (call                ) [ 00000]
specinterface_ln0          (specinterface       ) [ 00000]
specinterface_ln0          (specinterface       ) [ 00000]
specinterface_ln0          (specinterface       ) [ 00000]
specinterface_ln0          (specinterface       ) [ 00000]
specdataflowpipeline_ln264 (specdataflowpipeline) [ 00000]
empty                      (specchannel         ) [ 00000]
specinterface_ln0          (specinterface       ) [ 00000]
empty_144                  (specchannel         ) [ 00000]
specinterface_ln263        (specinterface       ) [ 00000]
call_ln273                 (call                ) [ 00000]
ret_ln90                   (ret                 ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="reps">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reps"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="reps_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reps_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="conv_8_bias_new_V_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_8_bias_new_V_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="conv_8_bias_new_V_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_8_bias_new_V_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="conv_8_w_new_V_0">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_8_w_new_V_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="conv_8_w_new_V_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_8_w_new_V_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1x1convert718"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1x1DSP2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str49942"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1in_OC_V_OC_V_st"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="reps_c_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="reps_c_i_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="reps_c_i/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="conv1in_V_V_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="conv1in_V_V/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="grp_conv1x1DSP2_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="0" slack="0"/>
<pin id="60" dir="0" index="1" bw="16" slack="2"/>
<pin id="61" dir="0" index="2" bw="64" slack="0"/>
<pin id="62" dir="0" index="3" bw="32" slack="2"/>
<pin id="63" dir="0" index="4" bw="13" slack="0"/>
<pin id="64" dir="0" index="5" bw="10" slack="0"/>
<pin id="65" dir="0" index="6" bw="32" slack="0"/>
<pin id="66" dir="0" index="7" bw="32" slack="0"/>
<pin id="67" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln273/3 "/>
</bind>
</comp>

<comp id="74" class="1004" name="grp_conv1x1convert718_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="0" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="0" index="2" bw="32" slack="0"/>
<pin id="78" dir="0" index="3" bw="16" slack="0"/>
<pin id="79" dir="0" index="4" bw="16" slack="0"/>
<pin id="80" dir="0" index="5" bw="32" slack="0"/>
<pin id="81" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln263/1 "/>
</bind>
</comp>

<comp id="86" class="1005" name="reps_c_i_reg_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="32" slack="0"/>
<pin id="88" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="reps_c_i "/>
</bind>
</comp>

<comp id="92" class="1005" name="conv1in_V_V_reg_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="16" slack="0"/>
<pin id="94" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="conv1in_V_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="16" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="16" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="68"><net_src comp="20" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="58" pin=2"/></net>

<net id="70"><net_src comp="8" pin="0"/><net_sink comp="58" pin=4"/></net>

<net id="71"><net_src comp="10" pin="0"/><net_sink comp="58" pin=5"/></net>

<net id="72"><net_src comp="12" pin="0"/><net_sink comp="58" pin=6"/></net>

<net id="73"><net_src comp="14" pin="0"/><net_sink comp="58" pin=7"/></net>

<net id="82"><net_src comp="18" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="83"><net_src comp="4" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="6" pin="0"/><net_sink comp="74" pin=2"/></net>

<net id="85"><net_src comp="0" pin="0"/><net_sink comp="74" pin=3"/></net>

<net id="89"><net_src comp="50" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="90"><net_src comp="86" pin="1"/><net_sink comp="74" pin=5"/></net>

<net id="91"><net_src comp="86" pin="1"/><net_sink comp="58" pin=3"/></net>

<net id="95"><net_src comp="54" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="96"><net_src comp="92" pin="1"/><net_sink comp="74" pin=4"/></net>

<net id="97"><net_src comp="92" pin="1"/><net_sink comp="58" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V_V | {3 4 }
	Port: reps_out | {1 2 }
	Port: conv_8_bias_new_V_0 | {}
	Port: conv_8_bias_new_V_1 | {}
	Port: conv_8_w_new_V_0 | {}
	Port: conv_8_w_new_V_1 | {}
 - Input state : 
	Port: conv1x1_DSPopt : in_V_V | {1 2 }
	Port: conv1x1_DSPopt : reps | {1 2 }
	Port: conv1x1_DSPopt : conv_8_bias_new_V_0 | {3 4 }
	Port: conv1x1_DSPopt : conv_8_bias_new_V_1 | {3 4 }
	Port: conv1x1_DSPopt : conv_8_w_new_V_0 | {3 4 }
	Port: conv1x1_DSPopt : conv_8_w_new_V_1 | {3 4 }
  - Chain level:
	State 1
		call_ln263 : 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|---------|---------|---------|
| Operation|       Functional Unit       |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |   URAM  |
|----------|-----------------------------|---------|---------|---------|---------|---------|---------|
|   call   |    grp_conv1x1DSP2_fu_58    |    0    |    3    |   15.1  |   1109  |   1104  |    0    |
|          | grp_conv1x1convert718_fu_74 |    2    |    0    |   7.55  |   338   |   619   |    0    |
|----------|-----------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                             |    2    |    3    |  22.65  |   1447  |   1723  |    0    |
|----------|-----------------------------|---------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|conv1in_V_V_reg_92|   16   |
|  reps_c_i_reg_86 |   32   |
+------------------+--------+
|       Total      |   48   |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    2   |    3   |   22   |  1447  |  1723  |    0   |
|   Memory  |    -   |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |   48   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    2   |    3   |   22   |  1495  |  1723  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
