Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Mon Nov 20 22:36:19 2017
| Host         : Berna running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Main_timing_summary_routed.rpt -rpx Main_timing_summary_routed.rpx
| Design       : Main
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 12 register/latch pins with no clock driven by root clock pin: bram_wenable_reg[3]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: kcpsm6_reset_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 12 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.502        0.000                      0                  600        0.074        0.000                      0                  600        2.750        0.000                       0                   189  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.502        0.000                      0                  600        0.074        0.000                      0                  600        2.750        0.000                       0                   189  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.502ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.074ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.502ns  (required time - arrival time)
  Source:                 program_rom1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            proccesor/data_path_loop[1].small_spm.spm_flop/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.315ns  (logic 3.285ns (44.906%)  route 4.030ns (55.094%))
  Logic Levels:           3  (LUT5=1 RAMD32=1 RAMD64E=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.884ns = ( 12.884 - 8.000 ) 
    Source Clock Delay      (SCD):    5.376ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.707     5.376    program_rom1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y6          RAMB36E1                                     r  program_rom1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     7.830 r  program_rom1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=14, routed)          1.235     9.065    proccesor/lower_reg_banks/ADDRA1
    SLICE_X30Y30         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     9.211 r  proccesor/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.008    10.218    proccesor/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X29Y30         LUT5 (Prop_lut5_I0_O)        0.358    10.576 r  proccesor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=19, routed)          1.180    11.756    proccesor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/ADDRB0
    SLICE_X28Y31         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.327    12.083 r  proccesor/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMB/O
                         net (fo=1, routed)           0.608    12.691    proccesor/spm_ram_data_1
    SLICE_X29Y31         FDRE                                         r  proccesor/data_path_loop[1].small_spm.spm_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.492    12.884    proccesor/CLK
    SLICE_X29Y31         FDRE                                         r  proccesor/data_path_loop[1].small_spm.spm_flop/C
                         clock pessimism              0.391    13.275    
                         clock uncertainty           -0.035    13.240    
    SLICE_X29Y31         FDRE (Setup_fdre_C_D)       -0.047    13.193    proccesor/data_path_loop[1].small_spm.spm_flop
  -------------------------------------------------------------------
                         required time                         13.193    
                         arrival time                         -12.691    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.532ns  (required time - arrival time)
  Source:                 program_rom1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            proccesor/data_path_loop[6].small_spm.spm_flop/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.276ns  (logic 3.285ns (45.146%)  route 3.991ns (54.854%))
  Logic Levels:           3  (LUT5=1 RAMD32=1 RAMD64E=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 12.886 - 8.000 ) 
    Source Clock Delay      (SCD):    5.376ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.707     5.376    program_rom1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y6          RAMB36E1                                     r  program_rom1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     7.830 r  program_rom1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=14, routed)          1.235     9.065    proccesor/lower_reg_banks/ADDRA1
    SLICE_X30Y30         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     9.211 r  proccesor/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.008    10.218    proccesor/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X29Y30         LUT5 (Prop_lut5_I0_O)        0.358    10.576 r  proccesor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=19, routed)          1.120    11.696    proccesor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/ADDRC0
    SLICE_X28Y30         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.327    12.023 r  proccesor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMC/O
                         net (fo=1, routed)           0.629    12.652    proccesor/spm_ram_data_6
    SLICE_X29Y32         FDRE                                         r  proccesor/data_path_loop[6].small_spm.spm_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.494    12.886    proccesor/CLK
    SLICE_X29Y32         FDRE                                         r  proccesor/data_path_loop[6].small_spm.spm_flop/C
                         clock pessimism              0.391    13.277    
                         clock uncertainty           -0.035    13.242    
    SLICE_X29Y32         FDRE (Setup_fdre_C_D)       -0.058    13.184    proccesor/data_path_loop[6].small_spm.spm_flop
  -------------------------------------------------------------------
                         required time                         13.184    
                         arrival time                         -12.652    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.565ns  (required time - arrival time)
  Source:                 program_rom1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            proccesor/internal_reset_flop/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.400ns  (logic 4.253ns (57.471%)  route 3.147ns (42.529%))
  Logic Levels:           6  (CARRY4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 12.960 - 8.000 ) 
    Source Clock Delay      (SCD):    5.383ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.714     5.383    program_rom1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y7          RAMB36E1                                     r  program_rom1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     7.837 f  program_rom1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=11, routed)          1.165     9.001    proccesor/doutb[17]
    SLICE_X36Y30         LUT6 (Prop_lut6_I5_O)        0.124     9.125 f  proccesor/pc_move_is_valid_lut/O
                         net (fo=4, routed)           0.763     9.889    proccesor/push_pop_lut/I3
    SLICE_X37Y31         LUT5 (Prop_lut5_I3_O)        0.149    10.038 f  proccesor/push_pop_lut/LUT5/O
                         net (fo=5, routed)           0.588    10.626    proccesor/pop_stack
    SLICE_X37Y30         LUT6 (Prop_lut6_I1_O)        0.332    10.958 r  proccesor/stack_loop[1].upper_stack.stack_pointer_lut/O
                         net (fo=1, routed)           0.000    10.958    proccesor/half_pointer_value_1
    SLICE_X37Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.508 r  proccesor/stack_loop[0].lsb_stack.stack_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.508    proccesor/stack_pointer_carry_3
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.779 r  proccesor/stack_loop[4].upper_stack.stack_muxcy_CARRY4/CO[0]
                         net (fo=2, routed)           0.631    12.410    proccesor/reset_lut/I2
    SLICE_X39Y31         LUT6 (Prop_lut6_I2_O)        0.373    12.783 r  proccesor/reset_lut/LUT6/O
                         net (fo=1, routed)           0.000    12.783    proccesor/internal_reset_value
    SLICE_X39Y31         FDRE                                         r  proccesor/internal_reset_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.568    12.960    proccesor/CLK
    SLICE_X39Y31         FDRE                                         r  proccesor/internal_reset_flop/C
                         clock pessimism              0.391    13.351    
                         clock uncertainty           -0.035    13.316    
    SLICE_X39Y31         FDRE (Setup_fdre_C_D)        0.032    13.348    proccesor/internal_reset_flop
  -------------------------------------------------------------------
                         required time                         13.348    
                         arrival time                         -12.783    
  -------------------------------------------------------------------
                         slack                                  0.565    

Slack (MET) :             0.573ns  (required time - arrival time)
  Source:                 program_rom1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            proccesor/arith_carry_flop/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.405ns  (logic 4.134ns (55.830%)  route 3.271ns (44.170%))
  Logic Levels:           6  (CARRY4=3 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns = ( 12.888 - 8.000 ) 
    Source Clock Delay      (SCD):    5.376ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.707     5.376    program_rom1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y6          RAMB36E1                                     r  program_rom1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     7.830 r  program_rom1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=14, routed)          1.235     9.065    proccesor/lower_reg_banks/ADDRA1
    SLICE_X30Y30         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     9.211 r  proccesor/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.008    10.218    proccesor/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X29Y30         LUT5 (Prop_lut5_I0_O)        0.358    10.576 r  proccesor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=19, routed)          1.028    11.604    proccesor/data_path_loop[0].arith_logical_lut/I0
    SLICE_X28Y32         LUT6 (Prop_lut6_I0_O)        0.327    11.931 r  proccesor/data_path_loop[0].arith_logical_lut/LUT6/O
                         net (fo=1, routed)           0.000    11.931    proccesor/half_arith_logical_0
    SLICE_X28Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.444 r  proccesor/data_path_loop[0].lsb_arith_logical.arith_logical_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.444    proccesor/carry_arith_logical_3
    SLICE_X28Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.561 r  proccesor/data_path_loop[4].upper_arith_logical.arith_logical_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.561    proccesor/CI
    SLICE_X28Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.780 r  proccesor/arith_carry_xorcy_CARRY4/O[0]
                         net (fo=1, routed)           0.000    12.780    proccesor/arith_carry_value
    SLICE_X28Y34         FDRE                                         r  proccesor/arith_carry_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.496    12.888    proccesor/CLK
    SLICE_X28Y34         FDRE                                         r  proccesor/arith_carry_flop/C
                         clock pessimism              0.391    13.279    
                         clock uncertainty           -0.035    13.244    
    SLICE_X28Y34         FDRE (Setup_fdre_C_D)        0.109    13.353    proccesor/arith_carry_flop
  -------------------------------------------------------------------
                         required time                         13.353    
                         arrival time                         -12.780    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.582ns  (required time - arrival time)
  Source:                 program_rom1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            proccesor/address_loop[9].pc_flop/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.345ns  (logic 4.275ns (58.200%)  route 3.070ns (41.800%))
  Logic Levels:           6  (CARRY4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 12.886 - 8.000 ) 
    Source Clock Delay      (SCD):    5.377ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.708     5.377    program_rom1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y6          RAMB36E1                                     r  program_rom1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      2.454     7.831 f  program_rom1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[4]
                         net (fo=30, routed)          1.285     9.115    proccesor/move_type_lut/I0
    SLICE_X36Y31         LUT5 (Prop_lut5_I0_O)        0.149     9.264 f  proccesor/move_type_lut/LUT5/O
                         net (fo=2, routed)           0.806    10.070    proccesor/pc_mode1_lut/I1
    SLICE_X36Y30         LUT5 (Prop_lut5_I1_O)        0.360    10.430 r  proccesor/pc_mode1_lut/LUT5/O
                         net (fo=13, routed)          0.980    11.410    proccesor/pc_mode_0
    SLICE_X31Y30         LUT6 (Prop_lut6_I3_O)        0.332    11.742 r  proccesor/address_loop[0].lsb_pc.high_int_vector.pc_lut/O
                         net (fo=1, routed)           0.000    11.742    proccesor/half_pc_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.274 r  proccesor/address_loop[0].lsb_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.274    proccesor/carry_pc_3
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.388 r  proccesor/address_loop[4].upper_pc.mid_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.388    proccesor/carry_pc_7
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.722 r  proccesor/address_loop[8].upper_pc.mid_pc.pc_muxcy_CARRY4/O[1]
                         net (fo=1, routed)           0.000    12.722    proccesor/pc_value_9
    SLICE_X31Y32         FDRE                                         r  proccesor/address_loop[9].pc_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.494    12.886    proccesor/CLK
    SLICE_X31Y32         FDRE                                         r  proccesor/address_loop[9].pc_flop/C
                         clock pessimism              0.391    13.277    
                         clock uncertainty           -0.035    13.242    
    SLICE_X31Y32         FDRE (Setup_fdre_C_D)        0.062    13.304    proccesor/address_loop[9].pc_flop
  -------------------------------------------------------------------
                         required time                         13.304    
                         arrival time                         -12.722    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.583ns  (required time - arrival time)
  Source:                 program_rom1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            proccesor/run_flop/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.425ns  (logic 4.278ns (57.614%)  route 3.147ns (42.386%))
  Logic Levels:           6  (CARRY4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.960ns = ( 12.960 - 8.000 ) 
    Source Clock Delay      (SCD):    5.383ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.714     5.383    program_rom1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y7          RAMB36E1                                     r  program_rom1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     7.837 f  program_rom1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[1]
                         net (fo=11, routed)          1.165     9.001    proccesor/doutb[17]
    SLICE_X36Y30         LUT6 (Prop_lut6_I5_O)        0.124     9.125 f  proccesor/pc_move_is_valid_lut/O
                         net (fo=4, routed)           0.763     9.889    proccesor/push_pop_lut/I3
    SLICE_X37Y31         LUT5 (Prop_lut5_I3_O)        0.149    10.038 f  proccesor/push_pop_lut/LUT5/O
                         net (fo=5, routed)           0.588    10.626    proccesor/pop_stack
    SLICE_X37Y30         LUT6 (Prop_lut6_I1_O)        0.332    10.958 r  proccesor/stack_loop[1].upper_stack.stack_pointer_lut/O
                         net (fo=1, routed)           0.000    10.958    proccesor/half_pointer_value_1
    SLICE_X37Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.508 r  proccesor/stack_loop[0].lsb_stack.stack_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    11.508    proccesor/stack_pointer_carry_3
    SLICE_X37Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    11.779 f  proccesor/stack_loop[4].upper_stack.stack_muxcy_CARRY4/CO[0]
                         net (fo=2, routed)           0.631    12.410    proccesor/reset_lut/I2
    SLICE_X39Y31         LUT5 (Prop_lut5_I2_O)        0.398    12.808 r  proccesor/reset_lut/LUT5/O
                         net (fo=1, routed)           0.000    12.808    proccesor/run_value
    SLICE_X39Y31         FDRE                                         r  proccesor/run_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.568    12.960    proccesor/CLK
    SLICE_X39Y31         FDRE                                         r  proccesor/run_flop/C
                         clock pessimism              0.391    13.351    
                         clock uncertainty           -0.035    13.316    
    SLICE_X39Y31         FDRE (Setup_fdre_C_D)        0.075    13.391    proccesor/run_flop
  -------------------------------------------------------------------
                         required time                         13.391    
                         arrival time                         -12.808    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.585ns  (required time - arrival time)
  Source:                 program_rom1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            proccesor/data_path_loop[5].arith_logical_flop/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.392ns  (logic 4.121ns (55.753%)  route 3.271ns (44.247%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 12.887 - 8.000 ) 
    Source Clock Delay      (SCD):    5.376ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.707     5.376    program_rom1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y6          RAMB36E1                                     r  program_rom1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     7.830 r  program_rom1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=14, routed)          1.235     9.065    proccesor/lower_reg_banks/ADDRA1
    SLICE_X30Y30         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     9.211 r  proccesor/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.008    10.218    proccesor/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X29Y30         LUT5 (Prop_lut5_I0_O)        0.358    10.576 r  proccesor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=19, routed)          1.028    11.604    proccesor/data_path_loop[0].arith_logical_lut/I0
    SLICE_X28Y32         LUT6 (Prop_lut6_I0_O)        0.327    11.931 r  proccesor/data_path_loop[0].arith_logical_lut/LUT6/O
                         net (fo=1, routed)           0.000    11.931    proccesor/half_arith_logical_0
    SLICE_X28Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.444 r  proccesor/data_path_loop[0].lsb_arith_logical.arith_logical_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.444    proccesor/carry_arith_logical_3
    SLICE_X28Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.767 r  proccesor/data_path_loop[4].upper_arith_logical.arith_logical_muxcy_CARRY4/O[1]
                         net (fo=1, routed)           0.000    12.767    proccesor/arith_logical_value_5
    SLICE_X28Y33         FDRE                                         r  proccesor/data_path_loop[5].arith_logical_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.495    12.887    proccesor/CLK
    SLICE_X28Y33         FDRE                                         r  proccesor/data_path_loop[5].arith_logical_flop/C
                         clock pessimism              0.391    13.278    
                         clock uncertainty           -0.035    13.243    
    SLICE_X28Y33         FDRE (Setup_fdre_C_D)        0.109    13.352    proccesor/data_path_loop[5].arith_logical_flop
  -------------------------------------------------------------------
                         required time                         13.352    
                         arrival time                         -12.767    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.593ns  (required time - arrival time)
  Source:                 program_rom1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            proccesor/data_path_loop[7].arith_logical_flop/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.384ns  (logic 4.113ns (55.705%)  route 3.271ns (44.295%))
  Logic Levels:           5  (CARRY4=2 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.887ns = ( 12.887 - 8.000 ) 
    Source Clock Delay      (SCD):    5.376ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.707     5.376    program_rom1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y6          RAMB36E1                                     r  program_rom1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     7.830 r  program_rom1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=14, routed)          1.235     9.065    proccesor/lower_reg_banks/ADDRA1
    SLICE_X30Y30         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     9.211 r  proccesor/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.008    10.218    proccesor/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X29Y30         LUT5 (Prop_lut5_I0_O)        0.358    10.576 r  proccesor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=19, routed)          1.028    11.604    proccesor/data_path_loop[0].arith_logical_lut/I0
    SLICE_X28Y32         LUT6 (Prop_lut6_I0_O)        0.327    11.931 r  proccesor/data_path_loop[0].arith_logical_lut/LUT6/O
                         net (fo=1, routed)           0.000    11.931    proccesor/half_arith_logical_0
    SLICE_X28Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.444 r  proccesor/data_path_loop[0].lsb_arith_logical.arith_logical_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.444    proccesor/carry_arith_logical_3
    SLICE_X28Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.759 r  proccesor/data_path_loop[4].upper_arith_logical.arith_logical_muxcy_CARRY4/O[3]
                         net (fo=1, routed)           0.000    12.759    proccesor/arith_logical_value_7
    SLICE_X28Y33         FDRE                                         r  proccesor/data_path_loop[7].arith_logical_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.495    12.887    proccesor/CLK
    SLICE_X28Y33         FDRE                                         r  proccesor/data_path_loop[7].arith_logical_flop/C
                         clock pessimism              0.391    13.278    
                         clock uncertainty           -0.035    13.243    
    SLICE_X28Y33         FDRE (Setup_fdre_C_D)        0.109    13.352    proccesor/data_path_loop[7].arith_logical_flop
  -------------------------------------------------------------------
                         required time                         13.352    
                         arrival time                         -12.759    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.603ns  (required time - arrival time)
  Source:                 program_rom1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            proccesor/address_loop[11].pc_flop/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.324ns  (logic 4.254ns (58.080%)  route 3.070ns (41.920%))
  Logic Levels:           6  (CARRY4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 12.886 - 8.000 ) 
    Source Clock Delay      (SCD):    5.377ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.708     5.377    program_rom1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y6          RAMB36E1                                     r  program_rom1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      2.454     7.831 f  program_rom1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[4]
                         net (fo=30, routed)          1.285     9.115    proccesor/move_type_lut/I0
    SLICE_X36Y31         LUT5 (Prop_lut5_I0_O)        0.149     9.264 f  proccesor/move_type_lut/LUT5/O
                         net (fo=2, routed)           0.806    10.070    proccesor/pc_mode1_lut/I1
    SLICE_X36Y30         LUT5 (Prop_lut5_I1_O)        0.360    10.430 r  proccesor/pc_mode1_lut/LUT5/O
                         net (fo=13, routed)          0.980    11.410    proccesor/pc_mode_0
    SLICE_X31Y30         LUT6 (Prop_lut6_I3_O)        0.332    11.742 r  proccesor/address_loop[0].lsb_pc.high_int_vector.pc_lut/O
                         net (fo=1, routed)           0.000    11.742    proccesor/half_pc_0
    SLICE_X31Y30         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.274 r  proccesor/address_loop[0].lsb_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.274    proccesor/carry_pc_3
    SLICE_X31Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.388 r  proccesor/address_loop[4].upper_pc.mid_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.388    proccesor/carry_pc_7
    SLICE_X31Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.701 r  proccesor/address_loop[8].upper_pc.mid_pc.pc_muxcy_CARRY4/O[3]
                         net (fo=1, routed)           0.000    12.701    proccesor/pc_value_11
    SLICE_X31Y32         FDRE                                         r  proccesor/address_loop[11].pc_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.494    12.886    proccesor/CLK
    SLICE_X31Y32         FDRE                                         r  proccesor/address_loop[11].pc_flop/C
                         clock pessimism              0.391    13.277    
                         clock uncertainty           -0.035    13.242    
    SLICE_X31Y32         FDRE (Setup_fdre_C_D)        0.062    13.304    proccesor/address_loop[11].pc_flop
  -------------------------------------------------------------------
                         required time                         13.304    
                         arrival time                         -12.701    
  -------------------------------------------------------------------
                         slack                                  0.603    

Slack (MET) :             0.612ns  (required time - arrival time)
  Source:                 program_rom1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            proccesor/data_path_loop[4].small_spm.spm_flop/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.224ns  (logic 3.285ns (45.475%)  route 3.939ns (54.525%))
  Logic Levels:           3  (LUT5=1 RAMD32=1 RAMD64E=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns = ( 12.886 - 8.000 ) 
    Source Clock Delay      (SCD):    5.376ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.707     5.376    program_rom1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y6          RAMB36E1                                     r  program_rom1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y6          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      2.454     7.830 r  program_rom1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[5]
                         net (fo=14, routed)          1.235     9.065    proccesor/lower_reg_banks/ADDRA1
    SLICE_X30Y30         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     9.211 r  proccesor/lower_reg_banks/RAMA/O
                         net (fo=3, routed)           1.008    10.218    proccesor/data_path_loop[0].output_data.sy_kk_mux_lut/I0
    SLICE_X29Y30         LUT5 (Prop_lut5_I0_O)        0.358    10.576 r  proccesor/data_path_loop[0].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=19, routed)          1.062    11.638    proccesor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/ADDRA0
    SLICE_X28Y30         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.327    11.965 r  proccesor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMA/O
                         net (fo=1, routed)           0.635    12.600    proccesor/spm_ram_data_4
    SLICE_X28Y32         FDRE                                         r  proccesor/data_path_loop[4].small_spm.spm_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.494    12.886    proccesor/CLK
    SLICE_X28Y32         FDRE                                         r  proccesor/data_path_loop[4].small_spm.spm_flop/C
                         clock pessimism              0.391    13.277    
                         clock uncertainty           -0.035    13.242    
    SLICE_X28Y32         FDRE (Setup_fdre_C_D)       -0.030    13.212    proccesor/data_path_loop[4].small_spm.spm_flop
  -------------------------------------------------------------------
                         required time                         13.212    
                         arrival time                         -12.600    
  -------------------------------------------------------------------
                         slack                                  0.612    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 Reg_address_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            program_rom1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.175%)  route 0.171ns (54.825%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.561     1.473    clk_IBUF_BUFG
    SLICE_X26Y34         FDRE                                         r  Reg_address_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y34         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  Reg_address_reg[11]/Q
                         net (fo=5, routed)           0.171     1.785    program_rom1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X1Y6          RAMB36E1                                     r  program_rom1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.868     2.027    program_rom1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  program_rom1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.499     1.528    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     1.711    program_rom1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.711    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 Reg_address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            program_rom1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.847%)  route 0.196ns (58.153%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.560     1.472    clk_IBUF_BUFG
    SLICE_X26Y33         FDRE                                         r  Reg_address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y33         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  Reg_address_reg[2]/Q
                         net (fo=12, routed)          0.196     1.809    program_rom1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[2]
    RAMB36_X1Y6          RAMB36E1                                     r  program_rom1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.868     2.027    program_rom1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  program_rom1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.499     1.528    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.711    program_rom1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.711    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 program_rom/Instruction_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            program_rom1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.148ns (36.268%)  route 0.260ns (63.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.560     1.472    program_rom/CLK
    SLICE_X34Y33         FDRE                                         r  program_rom/Instruction_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDRE (Prop_fdre_C_Q)         0.148     1.620 r  program_rom/Instruction_reg[8]/Q
                         net (fo=1, routed)           0.260     1.880    program_rom1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X2Y6          RAMB36E1                                     r  program_rom1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.869     2.028    program_rom1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  program_rom1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.500     1.528    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.243     1.771    program_rom1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 Reg_address_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            program_rom1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.365%)  route 0.208ns (59.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.561     1.473    clk_IBUF_BUFG
    SLICE_X26Y34         FDRE                                         r  Reg_address_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y34         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  Reg_address_reg[0]/Q
                         net (fo=10, routed)          0.208     1.822    program_rom1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[0]
    RAMB36_X1Y6          RAMB36E1                                     r  program_rom1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.868     2.027    program_rom1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  program_rom1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.499     1.528    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     1.711    program_rom1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.711    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 proccesor/address_loop[5].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            program_rom1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.690%)  route 0.243ns (63.310%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.558     1.470    proccesor/CLK
    SLICE_X31Y31         FDRE                                         r  proccesor/address_loop[5].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y31         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  proccesor/address_loop[5].pc_flop/Q
                         net (fo=5, routed)           0.243     1.854    program_rom1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[5]
    RAMB36_X1Y6          RAMB36E1                                     r  program_rom1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.866     2.025    program_rom1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y6          RAMB36E1                                     r  program_rom1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism             -0.480     1.545    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     1.728    program_rom1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.728    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 program_rom/Instruction_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            program_rom1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.164ns (32.800%)  route 0.336ns (67.200%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.560     1.472    program_rom/CLK
    SLICE_X34Y33         FDRE                                         r  program_rom/Instruction_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y33         FDRE (Prop_fdre_C_Q)         0.164     1.636 r  program_rom/Instruction_reg[14]/Q
                         net (fo=1, routed)           0.336     1.972    program_rom1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X2Y6          RAMB36E1                                     r  program_rom1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.869     2.028    program_rom1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  program_rom1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.500     1.528    
    RAMB36_X2Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.296     1.824    program_rom1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 proccesor/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            proccesor/lower_reg_banks/RAMA/WADR4
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.164ns (42.357%)  route 0.223ns (57.643%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.557     1.469    proccesor/CLK
    SLICE_X32Y30         FDRE                                         r  proccesor/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  proccesor/sx_addr4_flop/Q
                         net (fo=20, routed)          0.223     1.856    proccesor/lower_reg_banks/ADDRD4
    SLICE_X30Y30         RAMD32                                       r  proccesor/lower_reg_banks/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.823     1.982    proccesor/lower_reg_banks/WCLK
    SLICE_X30Y30         RAMD32                                       r  proccesor/lower_reg_banks/RAMA/CLK
                         clock pessimism             -0.480     1.502    
    SLICE_X30Y30         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.702    proccesor/lower_reg_banks/RAMA
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 proccesor/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            proccesor/lower_reg_banks/RAMA_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.164ns (42.357%)  route 0.223ns (57.643%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.557     1.469    proccesor/CLK
    SLICE_X32Y30         FDRE                                         r  proccesor/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  proccesor/sx_addr4_flop/Q
                         net (fo=20, routed)          0.223     1.856    proccesor/lower_reg_banks/ADDRD4
    SLICE_X30Y30         RAMD32                                       r  proccesor/lower_reg_banks/RAMA_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.823     1.982    proccesor/lower_reg_banks/WCLK
    SLICE_X30Y30         RAMD32                                       r  proccesor/lower_reg_banks/RAMA_D1/CLK
                         clock pessimism             -0.480     1.502    
    SLICE_X30Y30         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.702    proccesor/lower_reg_banks/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 proccesor/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            proccesor/lower_reg_banks/RAMB/WADR4
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.164ns (42.357%)  route 0.223ns (57.643%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.557     1.469    proccesor/CLK
    SLICE_X32Y30         FDRE                                         r  proccesor/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  proccesor/sx_addr4_flop/Q
                         net (fo=20, routed)          0.223     1.856    proccesor/lower_reg_banks/ADDRD4
    SLICE_X30Y30         RAMD32                                       r  proccesor/lower_reg_banks/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.823     1.982    proccesor/lower_reg_banks/WCLK
    SLICE_X30Y30         RAMD32                                       r  proccesor/lower_reg_banks/RAMB/CLK
                         clock pessimism             -0.480     1.502    
    SLICE_X30Y30         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.702    proccesor/lower_reg_banks/RAMB
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 proccesor/sx_addr4_flop/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            proccesor/lower_reg_banks/RAMB_D1/WADR4
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.164ns (42.357%)  route 0.223ns (57.643%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.557     1.469    proccesor/CLK
    SLICE_X32Y30         FDRE                                         r  proccesor/sx_addr4_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y30         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  proccesor/sx_addr4_flop/Q
                         net (fo=20, routed)          0.223     1.856    proccesor/lower_reg_banks/ADDRD4
    SLICE_X30Y30         RAMD32                                       r  proccesor/lower_reg_banks/RAMB_D1/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.823     1.982    proccesor/lower_reg_banks/WCLK
    SLICE_X30Y30         RAMD32                                       r  proccesor/lower_reg_banks/RAMB_D1/CLK
                         clock pessimism             -0.480     1.502    
    SLICE_X30Y30         RAMD32 (Hold_ramd32_CLK_WADR4)
                                                      0.200     1.702    proccesor/lower_reg_banks/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.154    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y6     program_rom1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y6     program_rom1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y7     program_rom1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y7     program_rom1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y6     program_rom1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y6     program_rom1/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X26Y34    Reg_address_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X26Y34    Reg_address_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X26Y34    Reg_address_reg[11]/C
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X28Y30    proccesor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X28Y30    proccesor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X28Y30    proccesor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X28Y30    proccesor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMD/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y29    proccesor/stack_ram_high/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y29    proccesor/stack_ram_high/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y29    proccesor/stack_ram_high/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y29    proccesor/stack_ram_high/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y29    proccesor/stack_ram_high/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y29    proccesor/stack_ram_high/RAMC_D1/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X28Y30    proccesor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X28Y30    proccesor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X28Y30    proccesor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X28Y30    proccesor/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMD/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y29    proccesor/stack_ram_high/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y29    proccesor/stack_ram_high/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y29    proccesor/stack_ram_high/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y29    proccesor/stack_ram_high/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y29    proccesor/stack_ram_high/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X34Y29    proccesor/stack_ram_high/RAMC_D1/CLK



