;redcode
;assert 1
	SPL 0, @-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	SUB @0, @2
	CMP @124, 106
	CMP @124, 106
	SUB @121, 103
	CMP @124, 106
	ADD 240, 460
	SUB #-16, <0
	SUB @0, @2
	SUB @121, 103
	SUB @121, 103
	ADD 210, 20
	CMP 26, @910
	DAT #210, #20
	DAT #210, #20
	DAT #210, #20
	SUB @0, @2
	SUB 261, 100
	JMZ -4, @-20
	DAT #0, #-42
	DJN 0, @-2
	SUB @121, 103
	ADD #210, 220
	SPL <0, #2
	JMP <0, #2
	SUB #0, @2
	SUB @-127, 100
	SPL 12, #10
	SPL <-127, 100
	SUB 26, @910
	SLT 210, 410
	SPL <0, #2
	ADD -1, <-20
	JMP -207, @-120
	SUB @0, @2
	CMP @-127, 100
	SPL <-127, 100
	CMP -207, <-120
	ADD 210, 20
	SUB @0, @2
	ADD -1, <-20
	JMN 0, 0
	SUB @0, @2
	MOV -4, <-20
	DJN -1, @-20
	MOV -4, <-20
	DJN -1, @-20
