module Encoder8_3(out, in);

input [7:0] in;
output [3:0] out;

reg out [3:0] r_out;

assign r_out = out;

always @(*) begin
r_out = 3'b000;
if(in[0])       out = 3'b000;
else if (in[1]) out = 3'b001;
else if (in[2]) out = 3'b010;
else if (in[3]) out = 3'b011;
else if (in[4]) out = 3'b101;
else if (in[5]) out = 3'b101;
else if (in[6]) out = 3'b110;
else if (in[7]) out = 3'b111;
end

endmodule