v 20100214 1
C 1800 300 1 0 0 in_port.sym  
{
T 1800 300 5 10 1 1 0 6 1 1 
refdes=update_dr
}
C 1800 700 1 0 0 in_port.sym  
{
T 1800 700 5 10 1 1 0 6 1 1 
refdes=test_logic_reset
}
C 1800 1100 1 0 0 in_port.sym  
{
T 1800 1100 5 10 1 1 0 6 1 1 
refdes=tdi
}
C 1800 1500 1 0 0 in_port.sym  
{
T 1800 1500 5 10 1 1 0 6 1 1 
refdes=syn_tdo
}
C 1800 1900 1 0 0 in_port.sym  
{
T 1800 1900 5 10 1 1 0 6 1 1 
refdes=shift_dr
}
C 1800 2300 1 0 0 in_port.sym  
{
T 1800 2300 5 10 1 1 0 6 1 1 
refdes=select
}
C 1800 2700 1 0 0 in_port.sym  
{
T 1800 2700 5 10 1 1 0 6 1 1 
refdes=jtag_clk
}
C 1800 3100 1 0 0 in_port.sym  
{
T 1800 3100 5 10 1 1 0 6 1 1 
refdes=clk
}
C 1800 3500 1 0 0 in_port.sym  
{
T 1800 3500 5 10 1 1 0 6 1 1 
refdes=capture_dr
}
C 4500 300  1 0 0 out_port.sym
{
T 5500 300 5  10 1 1 0 0 1 1
refdes=tdo
}
C 4500 700  1 0 0 out_port.sym
{
T 5500 700 5  10 1 1 0 0 1 1
refdes=syn_update_dr
}
C 4500 1100  1 0 0 out_port.sym
{
T 5500 1100 5  10 1 1 0 0 1 1
refdes=syn_tdi
}
C 4500 1500  1 0 0 out_port.sym
{
T 5500 1500 5  10 1 1 0 0 1 1
refdes=syn_shift_dr
}
C 4500 1900  1 0 0 out_port.sym
{
T 5500 1900 5  10 1 1 0 0 1 1
refdes=syn_select
}
C 4500 2300  1 0 0 out_port.sym
{
T 5500 2300 5  10 1 1 0 0 1 1
refdes=syn_clk
}
C 4500 2700  1 0 0 out_port.sym
{
T 5500 2700 5  10 1 1 0 0 1 1
refdes=syn_capture_dr
}
