

================================================================
== Vitis HLS Report for 'StereoBM_15_128_16_0_2_600_800_1_false_2_2_2_s'
================================================================
* Date:           Tue Jun 24 19:15:40 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        stereolbm_axis_cambm.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.570 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  3998426|  3998426|  39.984 ms|  39.984 ms|  3998426|  3998426|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------+---------------------------------+---------+---------+-----------+-----------+---------+---------+----------+
        |                                           |                                 |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline |
        |                  Instance                 |              Module             |   min   |   max   |    min    |    max    |   min   |   max   |   Type   |
        +-------------------------------------------+---------------------------------+---------+---------+-----------+-----------+---------+---------+----------+
        |grp_xFFindStereoCorrespondenceLBMNO_fu_76  |xFFindStereoCorrespondenceLBMNO  |  3998425|  3998425|  39.984 ms|  39.984 ms|  3998415|  3998415|  dataflow|
        +-------------------------------------------+---------------------------------+---------+---------+-----------+-----------+---------+---------+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      6|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |       49|   16|   32522|  51171|    0|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     59|    -|
|Register         |        -|    -|      71|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       49|   16|   32593|  51236|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       17|    7|      30|     96|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------+---------------------------------+---------+----+-------+-------+-----+
    |                  Instance                 |              Module             | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +-------------------------------------------+---------------------------------+---------+----+-------+-------+-----+
    |grp_xFFindStereoCorrespondenceLBMNO_fu_76  |xFFindStereoCorrespondenceLBMNO  |       49|  16|  32522|  51171|    0|
    +-------------------------------------------+---------------------------------+---------+----+-------+-------+-----+
    |Total                                      |                                 |       49|  16|  32522|  51171|    0|
    +-------------------------------------------+---------------------------------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                        Variable Name                       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state1                                             |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_xFFindStereoCorrespondenceLBMNO_fu_76_ap_done   |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_xFFindStereoCorrespondenceLBMNO_fu_76_ap_ready  |        or|   0|  0|   2|           1|           1|
    +------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                       |          |   0|  0|   6|           3|           3|
    +------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                   |  14|          3|    1|          3|
    |ap_done                     |   9|          2|    1|          2|
    |img_disp16u_data_write      |   9|          2|    1|          2|
    |leftRemappedMat_data_read   |   9|          2|    1|          2|
    |real_start                  |   9|          2|    1|          2|
    |rightRemappedMat_data_read  |   9|          2|    1|          2|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  59|         13|    6|         13|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------+----+----+-----+-----------+
    |                              Name                              | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                       |   2|   0|    2|          0|
    |ap_done_reg                                                     |   1|   0|    1|          0|
    |ap_sync_reg_grp_xFFindStereoCorrespondenceLBMNO_fu_76_ap_done   |   1|   0|    1|          0|
    |ap_sync_reg_grp_xFFindStereoCorrespondenceLBMNO_fu_76_ap_ready  |   1|   0|    1|          0|
    |empty_329_reg_140                                               |  16|   0|   16|          0|
    |empty_reg_135                                                   |  16|   0|   16|          0|
    |grp_xFFindStereoCorrespondenceLBMNO_fu_76_ap_start_reg          |   1|   0|    1|          0|
    |height_reg_151                                                  |  16|   0|   16|          0|
    |start_once_reg                                                  |   1|   0|    1|          0|
    |width_reg_145                                                   |  16|   0|   16|          0|
    +----------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                           |  71|   0|   71|          0|
    +----------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------+-----+-----+------------+----------------------------------------------------------+--------------+
|               RTL Ports              | Dir | Bits|  Protocol  |                       Source Object                      |    C Type    |
+--------------------------------------+-----+-----+------------+----------------------------------------------------------+--------------+
|ap_clk                                |   in|    1|  ap_ctrl_hs|  StereoBM<15, 128, 16, 0, 2, 600, 800, 1, false, 2, 2, 2>|  return value|
|ap_rst                                |   in|    1|  ap_ctrl_hs|  StereoBM<15, 128, 16, 0, 2, 600, 800, 1, false, 2, 2, 2>|  return value|
|ap_start                              |   in|    1|  ap_ctrl_hs|  StereoBM<15, 128, 16, 0, 2, 600, 800, 1, false, 2, 2, 2>|  return value|
|start_full_n                          |   in|    1|  ap_ctrl_hs|  StereoBM<15, 128, 16, 0, 2, 600, 800, 1, false, 2, 2, 2>|  return value|
|ap_done                               |  out|    1|  ap_ctrl_hs|  StereoBM<15, 128, 16, 0, 2, 600, 800, 1, false, 2, 2, 2>|  return value|
|ap_continue                           |   in|    1|  ap_ctrl_hs|  StereoBM<15, 128, 16, 0, 2, 600, 800, 1, false, 2, 2, 2>|  return value|
|ap_idle                               |  out|    1|  ap_ctrl_hs|  StereoBM<15, 128, 16, 0, 2, 600, 800, 1, false, 2, 2, 2>|  return value|
|ap_ready                              |  out|    1|  ap_ctrl_hs|  StereoBM<15, 128, 16, 0, 2, 600, 800, 1, false, 2, 2, 2>|  return value|
|start_out                             |  out|    1|  ap_ctrl_hs|  StereoBM<15, 128, 16, 0, 2, 600, 800, 1, false, 2, 2, 2>|  return value|
|start_write                           |  out|    1|  ap_ctrl_hs|  StereoBM<15, 128, 16, 0, 2, 600, 800, 1, false, 2, 2, 2>|  return value|
|p_read                                |   in|   32|     ap_none|                                                    p_read|        scalar|
|p_read1                               |   in|   32|     ap_none|                                                   p_read1|        scalar|
|leftRemappedMat_data_dout             |   in|    8|     ap_fifo|                                      leftRemappedMat_data|       pointer|
|leftRemappedMat_data_num_data_valid   |   in|    2|     ap_fifo|                                      leftRemappedMat_data|       pointer|
|leftRemappedMat_data_fifo_cap         |   in|    2|     ap_fifo|                                      leftRemappedMat_data|       pointer|
|leftRemappedMat_data_empty_n          |   in|    1|     ap_fifo|                                      leftRemappedMat_data|       pointer|
|leftRemappedMat_data_read             |  out|    1|     ap_fifo|                                      leftRemappedMat_data|       pointer|
|p_read2                               |   in|   32|     ap_none|                                                   p_read2|        scalar|
|p_read3                               |   in|   32|     ap_none|                                                   p_read3|        scalar|
|rightRemappedMat_data_dout            |   in|    8|     ap_fifo|                                     rightRemappedMat_data|       pointer|
|rightRemappedMat_data_num_data_valid  |   in|    2|     ap_fifo|                                     rightRemappedMat_data|       pointer|
|rightRemappedMat_data_fifo_cap        |   in|    2|     ap_fifo|                                     rightRemappedMat_data|       pointer|
|rightRemappedMat_data_empty_n         |   in|    1|     ap_fifo|                                     rightRemappedMat_data|       pointer|
|rightRemappedMat_data_read            |  out|    1|     ap_fifo|                                     rightRemappedMat_data|       pointer|
|img_disp16u_data_din                  |  out|   16|     ap_fifo|                                          img_disp16u_data|       pointer|
|img_disp16u_data_num_data_valid       |   in|    2|     ap_fifo|                                          img_disp16u_data|       pointer|
|img_disp16u_data_fifo_cap             |   in|    2|     ap_fifo|                                          img_disp16u_data|       pointer|
|img_disp16u_data_full_n               |   in|    1|     ap_fifo|                                          img_disp16u_data|       pointer|
|img_disp16u_data_write                |  out|    1|     ap_fifo|                                          img_disp16u_data|       pointer|
|p_read4                               |   in|   32|     ap_none|                                                   p_read4|        scalar|
|p_read5                               |   in|   32|     ap_none|                                                   p_read5|        scalar|
|p_read6                               |   in|   32|     ap_none|                                                   p_read6|        scalar|
+--------------------------------------+-----+-----+------------+----------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.63>
ST_1 : Operation 3 [1/1] (3.63ns)   --->   "%p_read613 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read6"   --->   Operation 3 'read' 'p_read613' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 4 [1/1] (3.63ns)   --->   "%p_read512 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read5"   --->   Operation 4 'read' 'p_read512' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 5 [1/1] (3.63ns)   --->   "%p_read411 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read4"   --->   Operation 5 'read' 'p_read411' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 6 [1/1] (3.63ns)   --->   "%p_read310 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read3"   --->   Operation 6 'read' 'p_read310' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 7 [1/1] (3.63ns)   --->   "%p_read29 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read2"   --->   Operation 7 'read' 'p_read29' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 8 [1/1] (3.63ns)   --->   "%p_read18 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read1"   --->   Operation 8 'read' 'p_read18' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 9 [1/1] (3.63ns)   --->   "%p_read_15 = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_read"   --->   Operation 9 'read' 'p_read_15' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%empty = trunc i32 %p_read310"   --->   Operation 10 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%empty_329 = trunc i32 %p_read29"   --->   Operation 11 'trunc' 'empty_329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%width = trunc i32 %p_read18"   --->   Operation 12 'trunc' 'width' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%height = trunc i32 %p_read_15"   --->   Operation 13 'trunc' 'height' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [2/2] (0.00ns)   --->   "%call_ln889 = call void @xFFindStereoCorrespondenceLBMNO, i16 %height, i16 %width, i8 %leftRemappedMat_data, i16 %empty_329, i16 %empty, i8 %rightRemappedMat_data, i16 %img_disp16u_data, i32 %p_read411, i32 %p_read512, i32 %p_read613, i16 %height, i16 %width" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:889->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:914]   --->   Operation 14 'call' 'call_ln889' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %img_disp16u_data, void @empty_7, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %rightRemappedMat_data, void @empty_7, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %leftRemappedMat_data, void @empty_7, i32 0, i32 0, void @empty_84, i32 0, i32 0, void @empty_84, void @empty_84, void @empty_84, i32 0, i32 0, i32 0, i32 0, void @empty_84, void @empty_84, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/2] (0.00ns)   --->   "%call_ln889 = call void @xFFindStereoCorrespondenceLBMNO, i16 %height, i16 %width, i8 %leftRemappedMat_data, i16 %empty_329, i16 %empty, i8 %rightRemappedMat_data, i16 %img_disp16u_data, i32 %p_read411, i32 %p_read512, i32 %p_read613, i16 %height, i16 %width" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:889->C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:914]   --->   Operation 18 'call' 'call_ln889' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%ret_ln917 = ret" [C:/Xilinx/Vitis_Libraries/vision/L1/include\imgproc/xf_stereolbm.hpp:917]   --->   Operation 19 'ret' 'ret_ln917' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ leftRemappedMat_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rightRemappedMat_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ img_disp16u_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_read4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read613         (read         ) [ 001]
p_read512         (read         ) [ 001]
p_read411         (read         ) [ 001]
p_read310         (read         ) [ 000]
p_read29          (read         ) [ 000]
p_read18          (read         ) [ 000]
p_read_15         (read         ) [ 000]
empty             (trunc        ) [ 001]
empty_329         (trunc        ) [ 001]
width             (trunc        ) [ 001]
height            (trunc        ) [ 001]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
call_ln889        (call         ) [ 000]
ret_ln917         (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="leftRemappedMat_data">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="leftRemappedMat_data"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="rightRemappedMat_data">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rightRemappedMat_data"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="img_disp16u_data">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img_disp16u_data"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_read4">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read4"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_read5">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read5"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_read6">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read6"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xFFindStereoCorrespondenceLBMNO"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_84"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="p_read613_read_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="32" slack="0"/>
<pin id="36" dir="0" index="1" bw="32" slack="0"/>
<pin id="37" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read613/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="p_read512_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="32" slack="0"/>
<pin id="42" dir="0" index="1" bw="32" slack="0"/>
<pin id="43" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read512/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="p_read411_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="32" slack="0"/>
<pin id="48" dir="0" index="1" bw="32" slack="0"/>
<pin id="49" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read411/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="p_read310_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="32" slack="0"/>
<pin id="55" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read310/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="p_read29_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="0"/>
<pin id="60" dir="0" index="1" bw="32" slack="0"/>
<pin id="61" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read29/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="p_read18_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="32" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read18/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="p_read_15_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_15/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="grp_xFFindStereoCorrespondenceLBMNO_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="0" slack="0"/>
<pin id="78" dir="0" index="1" bw="16" slack="0"/>
<pin id="79" dir="0" index="2" bw="16" slack="0"/>
<pin id="80" dir="0" index="3" bw="8" slack="0"/>
<pin id="81" dir="0" index="4" bw="16" slack="0"/>
<pin id="82" dir="0" index="5" bw="16" slack="0"/>
<pin id="83" dir="0" index="6" bw="8" slack="0"/>
<pin id="84" dir="0" index="7" bw="16" slack="0"/>
<pin id="85" dir="0" index="8" bw="32" slack="0"/>
<pin id="86" dir="0" index="9" bw="32" slack="0"/>
<pin id="87" dir="0" index="10" bw="32" slack="0"/>
<pin id="88" dir="0" index="11" bw="16" slack="0"/>
<pin id="89" dir="0" index="12" bw="16" slack="0"/>
<pin id="90" dir="1" index="13" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln889/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="empty_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="empty_329_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="32" slack="0"/>
<pin id="105" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_329/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="width_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="0"/>
<pin id="110" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="width/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="height_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="height/1 "/>
</bind>
</comp>

<comp id="120" class="1005" name="p_read613_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="1"/>
<pin id="122" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read613 "/>
</bind>
</comp>

<comp id="125" class="1005" name="p_read512_reg_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="32" slack="1"/>
<pin id="127" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read512 "/>
</bind>
</comp>

<comp id="130" class="1005" name="p_read411_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="1"/>
<pin id="132" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_read411 "/>
</bind>
</comp>

<comp id="135" class="1005" name="empty_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="16" slack="1"/>
<pin id="137" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="140" class="1005" name="empty_329_reg_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="16" slack="1"/>
<pin id="142" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="empty_329 "/>
</bind>
</comp>

<comp id="145" class="1005" name="width_reg_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="16" slack="1"/>
<pin id="147" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="width "/>
</bind>
</comp>

<comp id="151" class="1005" name="height_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="16" slack="1"/>
<pin id="153" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="height "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="38"><net_src comp="20" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="39"><net_src comp="18" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="44"><net_src comp="20" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="16" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="50"><net_src comp="20" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="14" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="20" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="8" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="20" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="6" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="20" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="20" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="0" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="91"><net_src comp="22" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="92"><net_src comp="4" pin="0"/><net_sink comp="76" pin=3"/></net>

<net id="93"><net_src comp="10" pin="0"/><net_sink comp="76" pin=6"/></net>

<net id="94"><net_src comp="12" pin="0"/><net_sink comp="76" pin=7"/></net>

<net id="95"><net_src comp="46" pin="2"/><net_sink comp="76" pin=8"/></net>

<net id="96"><net_src comp="40" pin="2"/><net_sink comp="76" pin=9"/></net>

<net id="97"><net_src comp="34" pin="2"/><net_sink comp="76" pin=10"/></net>

<net id="101"><net_src comp="52" pin="2"/><net_sink comp="98" pin=0"/></net>

<net id="102"><net_src comp="98" pin="1"/><net_sink comp="76" pin=5"/></net>

<net id="106"><net_src comp="58" pin="2"/><net_sink comp="103" pin=0"/></net>

<net id="107"><net_src comp="103" pin="1"/><net_sink comp="76" pin=4"/></net>

<net id="111"><net_src comp="64" pin="2"/><net_sink comp="108" pin=0"/></net>

<net id="112"><net_src comp="108" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="113"><net_src comp="108" pin="1"/><net_sink comp="76" pin=12"/></net>

<net id="117"><net_src comp="70" pin="2"/><net_sink comp="114" pin=0"/></net>

<net id="118"><net_src comp="114" pin="1"/><net_sink comp="76" pin=1"/></net>

<net id="119"><net_src comp="114" pin="1"/><net_sink comp="76" pin=11"/></net>

<net id="123"><net_src comp="34" pin="2"/><net_sink comp="120" pin=0"/></net>

<net id="124"><net_src comp="120" pin="1"/><net_sink comp="76" pin=10"/></net>

<net id="128"><net_src comp="40" pin="2"/><net_sink comp="125" pin=0"/></net>

<net id="129"><net_src comp="125" pin="1"/><net_sink comp="76" pin=9"/></net>

<net id="133"><net_src comp="46" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="134"><net_src comp="130" pin="1"/><net_sink comp="76" pin=8"/></net>

<net id="138"><net_src comp="98" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="139"><net_src comp="135" pin="1"/><net_sink comp="76" pin=5"/></net>

<net id="143"><net_src comp="103" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="144"><net_src comp="140" pin="1"/><net_sink comp="76" pin=4"/></net>

<net id="148"><net_src comp="108" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="149"><net_src comp="145" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="150"><net_src comp="145" pin="1"/><net_sink comp="76" pin=12"/></net>

<net id="154"><net_src comp="114" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="155"><net_src comp="151" pin="1"/><net_sink comp="76" pin=1"/></net>

<net id="156"><net_src comp="151" pin="1"/><net_sink comp="76" pin=11"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: img_disp16u_data | {1 2 }
 - Input state : 
	Port: StereoBM<15, 128, 16, 0, 2, 600, 800, 1, false, 2, 2, 2> : p_read | {1 }
	Port: StereoBM<15, 128, 16, 0, 2, 600, 800, 1, false, 2, 2, 2> : p_read1 | {1 }
	Port: StereoBM<15, 128, 16, 0, 2, 600, 800, 1, false, 2, 2, 2> : leftRemappedMat_data | {1 2 }
	Port: StereoBM<15, 128, 16, 0, 2, 600, 800, 1, false, 2, 2, 2> : p_read2 | {1 }
	Port: StereoBM<15, 128, 16, 0, 2, 600, 800, 1, false, 2, 2, 2> : p_read3 | {1 }
	Port: StereoBM<15, 128, 16, 0, 2, 600, 800, 1, false, 2, 2, 2> : rightRemappedMat_data | {1 2 }
	Port: StereoBM<15, 128, 16, 0, 2, 600, 800, 1, false, 2, 2, 2> : p_read4 | {1 }
	Port: StereoBM<15, 128, 16, 0, 2, 600, 800, 1, false, 2, 2, 2> : p_read5 | {1 }
	Port: StereoBM<15, 128, 16, 0, 2, 600, 800, 1, false, 2, 2, 2> : p_read6 | {1 }
  - Chain level:
	State 1
		call_ln889 : 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|              Functional Unit              |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |   URAM  |
|----------|-------------------------------------------|---------|---------|---------|---------|---------|---------|
|   call   | grp_xFFindStereoCorrespondenceLBMNO_fu_76 |    49   |    16   | 166.941 |  19490  |  40249  |    0    |
|----------|-------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |            p_read613_read_fu_34           |    0    |    0    |    0    |    0    |    0    |    0    |
|          |            p_read512_read_fu_40           |    0    |    0    |    0    |    0    |    0    |    0    |
|          |            p_read411_read_fu_46           |    0    |    0    |    0    |    0    |    0    |    0    |
|   read   |            p_read310_read_fu_52           |    0    |    0    |    0    |    0    |    0    |    0    |
|          |            p_read29_read_fu_58            |    0    |    0    |    0    |    0    |    0    |    0    |
|          |            p_read18_read_fu_64            |    0    |    0    |    0    |    0    |    0    |    0    |
|          |            p_read_15_read_fu_70           |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                empty_fu_98                |    0    |    0    |    0    |    0    |    0    |    0    |
|   trunc  |              empty_329_fu_103             |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                width_fu_108               |    0    |    0    |    0    |    0    |    0    |    0    |
|          |               height_fu_114               |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                           |    49   |    16   | 166.941 |  19490  |  40249  |    0    |
|----------|-------------------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|empty_329_reg_140|   16   |
|  empty_reg_135  |   16   |
|  height_reg_151 |   16   |
|p_read411_reg_130|   32   |
|p_read512_reg_125|   32   |
|p_read613_reg_120|   32   |
|  width_reg_145  |   16   |
+-----------------+--------+
|      Total      |   160  |
+-----------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------------------|------|------|------|--------||---------||---------|
|                    Comp                   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------------------------|------|------|------|--------||---------||---------|
| grp_xFFindStereoCorrespondenceLBMNO_fu_76 |  p1  |   2  |  16  |   32   ||    9    |
| grp_xFFindStereoCorrespondenceLBMNO_fu_76 |  p2  |   2  |  16  |   32   ||    9    |
| grp_xFFindStereoCorrespondenceLBMNO_fu_76 |  p4  |   2  |  16  |   32   ||    9    |
| grp_xFFindStereoCorrespondenceLBMNO_fu_76 |  p5  |   2  |  16  |   32   ||    9    |
| grp_xFFindStereoCorrespondenceLBMNO_fu_76 |  p8  |   2  |  32  |   64   ||    9    |
| grp_xFFindStereoCorrespondenceLBMNO_fu_76 |  p9  |   2  |  32  |   64   ||    9    |
| grp_xFFindStereoCorrespondenceLBMNO_fu_76 |  p10 |   2  |  32  |   64   ||    9    |
| grp_xFFindStereoCorrespondenceLBMNO_fu_76 |  p11 |   2  |  16  |   32   ||    9    |
| grp_xFFindStereoCorrespondenceLBMNO_fu_76 |  p12 |   2  |  16  |   32   ||    9    |
|-------------------------------------------|------|------|------|--------||---------||---------|
|                   Total                   |      |      |      |   384  ||  14.292 ||    81   |
|-------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |   49   |   16   |   166  |  19490 |  40249 |    0   |
|   Memory  |    -   |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |   14   |    -   |   81   |    -   |
|  Register |    -   |    -   |    -   |   160  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   49   |   16   |   181  |  19650 |  40330 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
