<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Shield Code: sdramc.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">Shield Code<span id="projectnumber">&#160;6.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('sdramc_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">sdramc.h</div></div>
</div><!--header-->
<div class="contents">
<a href="sdramc_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/* ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment">/*                  Atmel Microcontroller Software Support                      */</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment">/*                       SAM Software Package License                           */</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment">/* ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment">/* Copyright (c) 2015, Atmel Corporation                                        */</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment">/*                                                                              */</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment">/* All rights reserved.                                                         */</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">/*                                                                              */</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">/* Redistribution and use in source and binary forms, with or without           */</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">/* modification, are permitted provided that the following condition is met:    */</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment">/*                                                                              */</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment">/* - Redistributions of source code must retain the above copyright notice,     */</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="comment">/* this list of conditions and the disclaimer below.                            */</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="comment">/*                                                                              */</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="comment">/* Atmel&#39;s name may not be used to endorse or promote products derived from     */</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="comment">/* this software without specific prior written permission.                     */</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="comment">/*                                                                              */</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="comment">/* DISCLAIMER:  THIS SOFTWARE IS PROVIDED BY ATMEL &quot;AS IS&quot; AND ANY EXPRESS OR   */</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="comment">/* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF */</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="comment">/* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE   */</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="comment">/* DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT,      */</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="comment">/* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT */</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="comment">/* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,  */</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="comment">/* OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF    */</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="comment">/* LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING         */</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="comment">/* NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, */</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="comment">/* EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.                           */</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="comment">/* ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span> </div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="preprocessor">#ifndef _SAM3XA_SDRAMC_COMPONENT_</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="preprocessor">#define _SAM3XA_SDRAMC_COMPONENT_</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span> </div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="comment">/* ============================================================================= */</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="comment">/* ============================================================================= */</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span> </div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno"><a class="line" href="structSdramc.html">   41</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno"><a class="line" href="structSdramc.html#af2d458a78e4c77f355f21cab77f9f1a6">   42</a></span>  __IO uint32_t <a class="code hl_variable" href="structSdramc.html#af2d458a78e4c77f355f21cab77f9f1a6">SDRAMC_MR</a>;    </div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno"><a class="line" href="structSdramc.html#a03181151411a263f647c5a9c5cfeb5a7">   43</a></span>  __IO uint32_t <a class="code hl_variable" href="structSdramc.html#a03181151411a263f647c5a9c5cfeb5a7">SDRAMC_TR</a>;    </div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno"><a class="line" href="structSdramc.html#ad5289b590d79aa35b2fc67f8dd541472">   44</a></span>  __IO uint32_t <a class="code hl_variable" href="structSdramc.html#ad5289b590d79aa35b2fc67f8dd541472">SDRAMC_CR</a>;    </div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno"><a class="line" href="structSdramc.html#a1ae9f30dbdfa03d487e1f9d2b32b0c5c">   45</a></span>  __I  uint32_t Reserved1[1];</div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno"><a class="line" href="structSdramc.html#a6c382174343ce3cf18c75b9964da720a">   46</a></span>  __IO uint32_t <a class="code hl_variable" href="structSdramc.html#a6c382174343ce3cf18c75b9964da720a">SDRAMC_LPR</a>;   </div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno"><a class="line" href="structSdramc.html#a3e48c0937021fe6485922f6348007dc9">   47</a></span>  __O  uint32_t <a class="code hl_variable" href="structSdramc.html#a3e48c0937021fe6485922f6348007dc9">SDRAMC_IER</a>;   </div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno"><a class="line" href="structSdramc.html#a796da8a069bc630a89205f92e12f795a">   48</a></span>  __O  uint32_t <a class="code hl_variable" href="structSdramc.html#a796da8a069bc630a89205f92e12f795a">SDRAMC_IDR</a>;   </div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno"><a class="line" href="structSdramc.html#ad8aa8e0309c7fce327dd9b13194e551d">   49</a></span>  __I  uint32_t <a class="code hl_variable" href="structSdramc.html#ad8aa8e0309c7fce327dd9b13194e551d">SDRAMC_IMR</a>;   </div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno"><a class="line" href="structSdramc.html#a9ecf92e99d63d1d15fc8bf1386116e14">   50</a></span>  __I  uint32_t <a class="code hl_variable" href="structSdramc.html#a9ecf92e99d63d1d15fc8bf1386116e14">SDRAMC_ISR</a>;   </div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno"><a class="line" href="structSdramc.html#a87688d89689397e2bdbec196177c08c9">   51</a></span>  __IO uint32_t <a class="code hl_variable" href="structSdramc.html#a87688d89689397e2bdbec196177c08c9">SDRAMC_MDR</a>;   </div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno"><a class="line" href="structSdramc.html#a8df2ea778d213519085bcbd858233a1c">   52</a></span>  __IO uint32_t <a class="code hl_variable" href="structSdramc.html#a8df2ea778d213519085bcbd858233a1c">SDRAMC_CR1</a>;   </div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno"><a class="line" href="structSdramc.html#a962d50372bb8acc1d7038967d1611e92">   53</a></span>  __IO uint32_t <a class="code hl_variable" href="structSdramc.html#a962d50372bb8acc1d7038967d1611e92">SDRAMC_OCMS</a>;  </div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span>} <a class="code hl_struct" href="structSdramc.html">Sdramc</a>;</div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span><span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="comment">/* -------- SDRAMC_MR : (SDRAMC Offset: 0x00) SDRAMC Mode Register -------- */</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno"><a class="line" href="sdramc_8h.html#a7b83413d76755c787d191f8d7932aae5">   57</a></span><span class="preprocessor">#define SDRAMC_MR_MODE_Pos 0</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno"><a class="line" href="sdramc_8h.html#acdaa60492ad3d7bd04418bc59565bae0">   58</a></span><span class="preprocessor">#define SDRAMC_MR_MODE_Msk (0x7u &lt;&lt; SDRAMC_MR_MODE_Pos) </span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno"><a class="line" href="sdramc_8h.html#a1473c82ad59ab1ed88fb9574495f6a3a">   59</a></span><span class="preprocessor">#define SDRAMC_MR_MODE(value) ((SDRAMC_MR_MODE_Msk &amp; ((value) &lt;&lt; SDRAMC_MR_MODE_Pos)))</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno"><a class="line" href="sdramc_8h.html#a0c4706f6a74025d5616e1571c4714f48">   60</a></span><span class="preprocessor">#define   SDRAMC_MR_MODE_NORMAL (0x0u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno"><a class="line" href="sdramc_8h.html#a82e6fe3eaee26b352b8a8315c6204ae9">   61</a></span><span class="preprocessor">#define   SDRAMC_MR_MODE_NOP (0x1u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno"><a class="line" href="sdramc_8h.html#aba1d17ced40da09fb053ffdc01ba3371">   62</a></span><span class="preprocessor">#define   SDRAMC_MR_MODE_ALLBANKS_PRECHARGE (0x2u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno"><a class="line" href="sdramc_8h.html#a6160e388cd7337dba8671ed252fdacb0">   63</a></span><span class="preprocessor">#define   SDRAMC_MR_MODE_LOAD_MODEREG (0x3u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno"><a class="line" href="sdramc_8h.html#a41dfbb10fec9b1a9904dd3fce69713df">   64</a></span><span class="preprocessor">#define   SDRAMC_MR_MODE_AUTO_REFRESH (0x4u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno"><a class="line" href="sdramc_8h.html#a1ca10930eee15e668c7f807a234ad296">   65</a></span><span class="preprocessor">#define   SDRAMC_MR_MODE_EXT_LOAD_MODEREG (0x5u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno"><a class="line" href="sdramc_8h.html#a6872fc258eb413ae1d9224577c0f943f">   66</a></span><span class="preprocessor">#define   SDRAMC_MR_MODE_DEEP_POWERDOWN (0x6u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span><span class="comment">/* -------- SDRAMC_TR : (SDRAMC Offset: 0x04) SDRAMC Refresh Timer Register -------- */</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno"><a class="line" href="sdramc_8h.html#a2beca5089dcffd6ba940bd1bdb676bc6">   68</a></span><span class="preprocessor">#define SDRAMC_TR_COUNT_Pos 0</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno"><a class="line" href="sdramc_8h.html#aca4fbaaa50b44ea9388e2020a879870c">   69</a></span><span class="preprocessor">#define SDRAMC_TR_COUNT_Msk (0xfffu &lt;&lt; SDRAMC_TR_COUNT_Pos) </span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno"><a class="line" href="sdramc_8h.html#afc355de6cddf48f11461c56d1cb46c97">   70</a></span><span class="preprocessor">#define SDRAMC_TR_COUNT(value) ((SDRAMC_TR_COUNT_Msk &amp; ((value) &lt;&lt; SDRAMC_TR_COUNT_Pos)))</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span><span class="comment">/* -------- SDRAMC_CR : (SDRAMC Offset: 0x08) SDRAMC Configuration Register -------- */</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno"><a class="line" href="sdramc_8h.html#a41dc93e46bc0cf2fb176ef88a48b3d27">   72</a></span><span class="preprocessor">#define SDRAMC_CR_NC_Pos 0</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno"><a class="line" href="sdramc_8h.html#a1797ab12602a16425aa7673061022f49">   73</a></span><span class="preprocessor">#define SDRAMC_CR_NC_Msk (0x3u &lt;&lt; SDRAMC_CR_NC_Pos) </span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno"><a class="line" href="sdramc_8h.html#a31b2a81761c85b0456fabe0dd17c28bc">   74</a></span><span class="preprocessor">#define SDRAMC_CR_NC(value) ((SDRAMC_CR_NC_Msk &amp; ((value) &lt;&lt; SDRAMC_CR_NC_Pos)))</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno"><a class="line" href="sdramc_8h.html#a6a42732fa0a63d5107af0df282b0b991">   75</a></span><span class="preprocessor">#define   SDRAMC_CR_NC_COL8 (0x0u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno"><a class="line" href="sdramc_8h.html#af7a435ff523a39fef93816ea28f59a77">   76</a></span><span class="preprocessor">#define   SDRAMC_CR_NC_COL9 (0x1u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno"><a class="line" href="sdramc_8h.html#a5147593b19e8e0b404ffabc5bd626cb8">   77</a></span><span class="preprocessor">#define   SDRAMC_CR_NC_COL10 (0x2u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno"><a class="line" href="sdramc_8h.html#a3c75bffcfadcd9979e72cec01fa1957b">   78</a></span><span class="preprocessor">#define   SDRAMC_CR_NC_COL11 (0x3u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno"><a class="line" href="sdramc_8h.html#a1778147fa08d5e7184bcace07008b30b">   79</a></span><span class="preprocessor">#define SDRAMC_CR_NR_Pos 2</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno"><a class="line" href="sdramc_8h.html#a3534444ef11950673112c0ca84da1607">   80</a></span><span class="preprocessor">#define SDRAMC_CR_NR_Msk (0x3u &lt;&lt; SDRAMC_CR_NR_Pos) </span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno"><a class="line" href="sdramc_8h.html#aff3c51cd62458e6e25e809ca22ba929b">   81</a></span><span class="preprocessor">#define SDRAMC_CR_NR(value) ((SDRAMC_CR_NR_Msk &amp; ((value) &lt;&lt; SDRAMC_CR_NR_Pos)))</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno"><a class="line" href="sdramc_8h.html#a00df4e255ec24d32ee007d94abeff9d4">   82</a></span><span class="preprocessor">#define   SDRAMC_CR_NR_ROW11 (0x0u &lt;&lt; 2) </span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno"><a class="line" href="sdramc_8h.html#a4922349dfc2b0d71b5205c260039c0d9">   83</a></span><span class="preprocessor">#define   SDRAMC_CR_NR_ROW12 (0x1u &lt;&lt; 2) </span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno"><a class="line" href="sdramc_8h.html#aba863b1112fe45c0845e1b5f7ea0e971">   84</a></span><span class="preprocessor">#define   SDRAMC_CR_NR_ROW13 (0x2u &lt;&lt; 2) </span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno"><a class="line" href="sdramc_8h.html#aa83f9d512592a007f4177d8b21aceeb9">   85</a></span><span class="preprocessor">#define SDRAMC_CR_NB (0x1u &lt;&lt; 4) </span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno"><a class="line" href="sdramc_8h.html#a09c966d636598efa8ace4332cdbcea30">   86</a></span><span class="preprocessor">#define   SDRAMC_CR_NB_BANK2 (0x0u &lt;&lt; 4) </span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno"><a class="line" href="sdramc_8h.html#a09e41a7ce39344dc1935953089d10a21">   87</a></span><span class="preprocessor">#define   SDRAMC_CR_NB_BANK4 (0x1u &lt;&lt; 4) </span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno"><a class="line" href="sdramc_8h.html#a037d40cbb2c2ecb7f37a12f510dc7295">   88</a></span><span class="preprocessor">#define SDRAMC_CR_CAS_Pos 5</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno"><a class="line" href="sdramc_8h.html#a3e368b10da60b3485eee4abc3dd4037a">   89</a></span><span class="preprocessor">#define SDRAMC_CR_CAS_Msk (0x3u &lt;&lt; SDRAMC_CR_CAS_Pos) </span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno"><a class="line" href="sdramc_8h.html#a461f85846c604ec051beff5e76c76668">   90</a></span><span class="preprocessor">#define SDRAMC_CR_CAS(value) ((SDRAMC_CR_CAS_Msk &amp; ((value) &lt;&lt; SDRAMC_CR_CAS_Pos)))</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno"><a class="line" href="sdramc_8h.html#a512aa52caf5e6b321cecb9e30094b5d2">   91</a></span><span class="preprocessor">#define   SDRAMC_CR_CAS_LATENCY1 (0x1u &lt;&lt; 5) </span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno"><a class="line" href="sdramc_8h.html#a85b63ae30dbc3d2139e4958f76f2ebaf">   92</a></span><span class="preprocessor">#define   SDRAMC_CR_CAS_LATENCY2 (0x2u &lt;&lt; 5) </span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno"><a class="line" href="sdramc_8h.html#a7cc4aaf33734f3fe0f86f512d2170e19">   93</a></span><span class="preprocessor">#define   SDRAMC_CR_CAS_LATENCY3 (0x3u &lt;&lt; 5) </span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno"><a class="line" href="sdramc_8h.html#a9bc861e1465dd27311ec35978f066d51">   94</a></span><span class="preprocessor">#define SDRAMC_CR_DBW (0x1u &lt;&lt; 7) </span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno"><a class="line" href="sdramc_8h.html#ab11cbeeadb10a5ea0e812940afc6a525">   95</a></span><span class="preprocessor">#define SDRAMC_CR_TWR_Pos 8</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno"><a class="line" href="sdramc_8h.html#a0029b715093ee8046f1ed2d5d8fda9f3">   96</a></span><span class="preprocessor">#define SDRAMC_CR_TWR_Msk (0xfu &lt;&lt; SDRAMC_CR_TWR_Pos) </span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno"><a class="line" href="sdramc_8h.html#a8f3147e76e93a2925737fd1a3cc26c3f">   97</a></span><span class="preprocessor">#define SDRAMC_CR_TWR(value) ((SDRAMC_CR_TWR_Msk &amp; ((value) &lt;&lt; SDRAMC_CR_TWR_Pos)))</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno"><a class="line" href="sdramc_8h.html#aa7d7a95f3b81570c423b2f2f1ac9cf1f">   98</a></span><span class="preprocessor">#define SDRAMC_CR_TRC_TRFC_Pos 12</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno"><a class="line" href="sdramc_8h.html#a182e47239305c61c0c43aa8895ca8317">   99</a></span><span class="preprocessor">#define SDRAMC_CR_TRC_TRFC_Msk (0xfu &lt;&lt; SDRAMC_CR_TRC_TRFC_Pos) </span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno"><a class="line" href="sdramc_8h.html#a623cac6db29b9321ff334c1b70f14991">  100</a></span><span class="preprocessor">#define SDRAMC_CR_TRC_TRFC(value) ((SDRAMC_CR_TRC_TRFC_Msk &amp; ((value) &lt;&lt; SDRAMC_CR_TRC_TRFC_Pos)))</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno"><a class="line" href="sdramc_8h.html#acf1c97a4c91fac76bf280afd5125529a">  101</a></span><span class="preprocessor">#define SDRAMC_CR_TRP_Pos 16</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno"><a class="line" href="sdramc_8h.html#a337da762fbb5777b101154a98952b6cd">  102</a></span><span class="preprocessor">#define SDRAMC_CR_TRP_Msk (0xfu &lt;&lt; SDRAMC_CR_TRP_Pos) </span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno"><a class="line" href="sdramc_8h.html#a170e2cc431a2c063a4b246776ca32bbd">  103</a></span><span class="preprocessor">#define SDRAMC_CR_TRP(value) ((SDRAMC_CR_TRP_Msk &amp; ((value) &lt;&lt; SDRAMC_CR_TRP_Pos)))</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno"><a class="line" href="sdramc_8h.html#ac5fedc099b6e629b8dfe27e314d882c7">  104</a></span><span class="preprocessor">#define SDRAMC_CR_TRCD_Pos 20</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno"><a class="line" href="sdramc_8h.html#a01695ba0657dcbeed2cee9e0663cd5f0">  105</a></span><span class="preprocessor">#define SDRAMC_CR_TRCD_Msk (0xfu &lt;&lt; SDRAMC_CR_TRCD_Pos) </span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno"><a class="line" href="sdramc_8h.html#abf45282965293172dbedf9217d953896">  106</a></span><span class="preprocessor">#define SDRAMC_CR_TRCD(value) ((SDRAMC_CR_TRCD_Msk &amp; ((value) &lt;&lt; SDRAMC_CR_TRCD_Pos)))</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno"><a class="line" href="sdramc_8h.html#a07627a9a4e4e505cd66d023db19f3c7f">  107</a></span><span class="preprocessor">#define SDRAMC_CR_TRAS_Pos 24</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno"><a class="line" href="sdramc_8h.html#af1558efc1f40cdb97cc34153533fbbc9">  108</a></span><span class="preprocessor">#define SDRAMC_CR_TRAS_Msk (0xfu &lt;&lt; SDRAMC_CR_TRAS_Pos) </span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno"><a class="line" href="sdramc_8h.html#acaaf5de0223bd513b2eb4c4a319cea51">  109</a></span><span class="preprocessor">#define SDRAMC_CR_TRAS(value) ((SDRAMC_CR_TRAS_Msk &amp; ((value) &lt;&lt; SDRAMC_CR_TRAS_Pos)))</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno"><a class="line" href="sdramc_8h.html#a880f8043085c6f8dfbd8ca05786363d1">  110</a></span><span class="preprocessor">#define SDRAMC_CR_TXSR_Pos 28</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno"><a class="line" href="sdramc_8h.html#a469741668aba998eb63aa667c2de9aed">  111</a></span><span class="preprocessor">#define SDRAMC_CR_TXSR_Msk (0xfu &lt;&lt; SDRAMC_CR_TXSR_Pos) </span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno"><a class="line" href="sdramc_8h.html#aee765eb27a4049e7f5c3fa90baae82ad">  112</a></span><span class="preprocessor">#define SDRAMC_CR_TXSR(value) ((SDRAMC_CR_TXSR_Msk &amp; ((value) &lt;&lt; SDRAMC_CR_TXSR_Pos)))</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span><span class="comment">/* -------- SDRAMC_LPR : (SDRAMC Offset: 0x10) SDRAMC Low Power Register -------- */</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno"><a class="line" href="sdramc_8h.html#abe23a3739fdd74adf804a3f7a43e7263">  114</a></span><span class="preprocessor">#define SDRAMC_LPR_LPCB_Pos 0</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno"><a class="line" href="sdramc_8h.html#a21d4922790f46dc0a371e4d8991b1dc9">  115</a></span><span class="preprocessor">#define SDRAMC_LPR_LPCB_Msk (0x3u &lt;&lt; SDRAMC_LPR_LPCB_Pos) </span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno"><a class="line" href="sdramc_8h.html#ab161bbb5374a78c81f9c239ed1a6f47f">  116</a></span><span class="preprocessor">#define SDRAMC_LPR_LPCB(value) ((SDRAMC_LPR_LPCB_Msk &amp; ((value) &lt;&lt; SDRAMC_LPR_LPCB_Pos)))</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno"><a class="line" href="sdramc_8h.html#a0840e1b152c569774398b869920fecac">  117</a></span><span class="preprocessor">#define   SDRAMC_LPR_LPCB_DISABLED (0x0u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno"><a class="line" href="sdramc_8h.html#aefe4b0dcfa1de94c0143c7ae9aba43a3">  118</a></span><span class="preprocessor">#define   SDRAMC_LPR_LPCB_SELF_REFRESH (0x1u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno"><a class="line" href="sdramc_8h.html#a195f584a9ef10e6387ceb2d9a0352b38">  119</a></span><span class="preprocessor">#define   SDRAMC_LPR_LPCB_POWER_DOWN (0x2u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno"><a class="line" href="sdramc_8h.html#a9b4b932aa543dec35ca71ff76ce03824">  120</a></span><span class="preprocessor">#define   SDRAMC_LPR_LPCB_DEEP_POWER_DOWN (0x3u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno"><a class="line" href="sdramc_8h.html#ac31cf4e4d17818890f8274ec215da7b7">  121</a></span><span class="preprocessor">#define SDRAMC_LPR_PASR_Pos 4</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno"><a class="line" href="sdramc_8h.html#a1f3aac4b835376d593c61425a27da95b">  122</a></span><span class="preprocessor">#define SDRAMC_LPR_PASR_Msk (0x7u &lt;&lt; SDRAMC_LPR_PASR_Pos) </span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno"><a class="line" href="sdramc_8h.html#a3905957755600b268afb832312271df5">  123</a></span><span class="preprocessor">#define SDRAMC_LPR_PASR(value) ((SDRAMC_LPR_PASR_Msk &amp; ((value) &lt;&lt; SDRAMC_LPR_PASR_Pos)))</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno"><a class="line" href="sdramc_8h.html#af6bc3953b7dba97bb2bb9e1b8c004a66">  124</a></span><span class="preprocessor">#define SDRAMC_LPR_TCSR_Pos 8</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno"><a class="line" href="sdramc_8h.html#a3cf0b78ace9992594db5b246c8d106c5">  125</a></span><span class="preprocessor">#define SDRAMC_LPR_TCSR_Msk (0x3u &lt;&lt; SDRAMC_LPR_TCSR_Pos) </span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno"><a class="line" href="sdramc_8h.html#a714cc5a0920f1c7203ecdaa9215ac382">  126</a></span><span class="preprocessor">#define SDRAMC_LPR_TCSR(value) ((SDRAMC_LPR_TCSR_Msk &amp; ((value) &lt;&lt; SDRAMC_LPR_TCSR_Pos)))</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno"><a class="line" href="sdramc_8h.html#a72c9423094e3267d46c7897a3fa4c46f">  127</a></span><span class="preprocessor">#define SDRAMC_LPR_DS_Pos 10</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno"><a class="line" href="sdramc_8h.html#a038da98987038f17dcd8df3004cb3c21">  128</a></span><span class="preprocessor">#define SDRAMC_LPR_DS_Msk (0x3u &lt;&lt; SDRAMC_LPR_DS_Pos) </span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno"><a class="line" href="sdramc_8h.html#a1433c3d39d5adffc4a00155c53699eef">  129</a></span><span class="preprocessor">#define SDRAMC_LPR_DS(value) ((SDRAMC_LPR_DS_Msk &amp; ((value) &lt;&lt; SDRAMC_LPR_DS_Pos)))</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno"><a class="line" href="sdramc_8h.html#af4ada37630164d82555b416fcc33d479">  130</a></span><span class="preprocessor">#define SDRAMC_LPR_TIMEOUT_Pos 12</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno"><a class="line" href="sdramc_8h.html#ab7e41d5e31cab5b5f8cd04a0b97623f8">  131</a></span><span class="preprocessor">#define SDRAMC_LPR_TIMEOUT_Msk (0x3u &lt;&lt; SDRAMC_LPR_TIMEOUT_Pos) </span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno"><a class="line" href="sdramc_8h.html#af2c996cb9777ac00a7c90e4e2994c771">  132</a></span><span class="preprocessor">#define SDRAMC_LPR_TIMEOUT(value) ((SDRAMC_LPR_TIMEOUT_Msk &amp; ((value) &lt;&lt; SDRAMC_LPR_TIMEOUT_Pos)))</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno"><a class="line" href="sdramc_8h.html#a4b18dad66faaaf3f984388eb566f4204">  133</a></span><span class="preprocessor">#define   SDRAMC_LPR_TIMEOUT_LP_LAST_XFER (0x0u &lt;&lt; 12) </span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno"><a class="line" href="sdramc_8h.html#a76d90280c269cf4bd0f4a3b449eb316e">  134</a></span><span class="preprocessor">#define   SDRAMC_LPR_TIMEOUT_LP_LAST_XFER_64 (0x1u &lt;&lt; 12) </span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno"><a class="line" href="sdramc_8h.html#a737b584db7f97ea868c1699ae04d128f">  135</a></span><span class="preprocessor">#define   SDRAMC_LPR_TIMEOUT_LP_LAST_XFER_128 (0x2u &lt;&lt; 12) </span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span><span class="comment">/* -------- SDRAMC_IER : (SDRAMC Offset: 0x14) SDRAMC Interrupt Enable Register -------- */</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno"><a class="line" href="sdramc_8h.html#aa950bc615ad0d78364e3fd8b18f4d1b9">  137</a></span><span class="preprocessor">#define SDRAMC_IER_RES (0x1u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span><span class="comment">/* -------- SDRAMC_IDR : (SDRAMC Offset: 0x18) SDRAMC Interrupt Disable Register -------- */</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno"><a class="line" href="sdramc_8h.html#ae7b9934547fab4d9c3a2b9472962c58e">  139</a></span><span class="preprocessor">#define SDRAMC_IDR_RES (0x1u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="comment">/* -------- SDRAMC_IMR : (SDRAMC Offset: 0x1C) SDRAMC Interrupt Mask Register -------- */</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno"><a class="line" href="sdramc_8h.html#a9ccd95650afa502e07e683effd55cef5">  141</a></span><span class="preprocessor">#define SDRAMC_IMR_RES (0x1u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span><span class="comment">/* -------- SDRAMC_ISR : (SDRAMC Offset: 0x20) SDRAMC Interrupt Status Register -------- */</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno"><a class="line" href="sdramc_8h.html#abd76cff3fff4cd78071707f2d4be8c8d">  143</a></span><span class="preprocessor">#define SDRAMC_ISR_RES (0x1u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span><span class="comment">/* -------- SDRAMC_MDR : (SDRAMC Offset: 0x24) SDRAMC Memory Device Register -------- */</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno"><a class="line" href="sdramc_8h.html#ad588404946ce7c78ff1feb2bf3d83e78">  145</a></span><span class="preprocessor">#define SDRAMC_MDR_MD_Pos 0</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno"><a class="line" href="sdramc_8h.html#a3eddb1a81ffe147a091d483357b585b5">  146</a></span><span class="preprocessor">#define SDRAMC_MDR_MD_Msk (0x3u &lt;&lt; SDRAMC_MDR_MD_Pos) </span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno"><a class="line" href="sdramc_8h.html#a3b4754cfaa95548205d9995424233148">  147</a></span><span class="preprocessor">#define SDRAMC_MDR_MD(value) ((SDRAMC_MDR_MD_Msk &amp; ((value) &lt;&lt; SDRAMC_MDR_MD_Pos)))</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno"><a class="line" href="sdramc_8h.html#ad8e5871eb2d51b6b76b578d6ee9fac5a">  148</a></span><span class="preprocessor">#define   SDRAMC_MDR_MD_SDRAM (0x0u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno"><a class="line" href="sdramc_8h.html#a54634e004f87edf843872afabd377f99">  149</a></span><span class="preprocessor">#define   SDRAMC_MDR_MD_LPSDRAM (0x1u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span><span class="comment">/* -------- SDRAMC_CR1 : (SDRAMC Offset: 0x28) SDRAMC Configuration Register 1 -------- */</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno"><a class="line" href="sdramc_8h.html#a5ae24d44442433edd80da6ba1f6eb479">  151</a></span><span class="preprocessor">#define SDRAMC_CR1_NC_Pos 0</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno"><a class="line" href="sdramc_8h.html#aa28cf991d3f9b354925f1662aba96888">  152</a></span><span class="preprocessor">#define SDRAMC_CR1_NC_Msk (0x3u &lt;&lt; SDRAMC_CR1_NC_Pos) </span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno"><a class="line" href="sdramc_8h.html#a5aa9cc1f357167f59a72d4007e25d911">  153</a></span><span class="preprocessor">#define SDRAMC_CR1_NC(value) ((SDRAMC_CR1_NC_Msk &amp; ((value) &lt;&lt; SDRAMC_CR1_NC_Pos)))</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno"><a class="line" href="sdramc_8h.html#a0264499d21f3e6561a4342a65dd84949">  154</a></span><span class="preprocessor">#define   SDRAMC_CR1_NC_COL8 (0x0u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno"><a class="line" href="sdramc_8h.html#a315db28821fc85efe9afeaacd9ec07c4">  155</a></span><span class="preprocessor">#define   SDRAMC_CR1_NC_COL9 (0x1u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno"><a class="line" href="sdramc_8h.html#ad41e2b65b37c64ce326ae12b68b8a068">  156</a></span><span class="preprocessor">#define   SDRAMC_CR1_NC_COL10 (0x2u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno"><a class="line" href="sdramc_8h.html#a1fdc8431c5c4f748aa523d1c71acf293">  157</a></span><span class="preprocessor">#define   SDRAMC_CR1_NC_COL11 (0x3u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno"><a class="line" href="sdramc_8h.html#ab0666dbe6fa9e44c174fc111a0f17480">  158</a></span><span class="preprocessor">#define SDRAMC_CR1_NR_Pos 2</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno"><a class="line" href="sdramc_8h.html#a9b8adb4ef4b7ab182ad01fc072e93afb">  159</a></span><span class="preprocessor">#define SDRAMC_CR1_NR_Msk (0x3u &lt;&lt; SDRAMC_CR1_NR_Pos) </span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno"><a class="line" href="sdramc_8h.html#aa55dfc0b9280d7a4ddb063442087d57e">  160</a></span><span class="preprocessor">#define SDRAMC_CR1_NR(value) ((SDRAMC_CR1_NR_Msk &amp; ((value) &lt;&lt; SDRAMC_CR1_NR_Pos)))</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno"><a class="line" href="sdramc_8h.html#a39e93cf07cf1a3b5c1e0c03a1647b588">  161</a></span><span class="preprocessor">#define   SDRAMC_CR1_NR_ROW11 (0x0u &lt;&lt; 2) </span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno"><a class="line" href="sdramc_8h.html#a9346bf04eeae50c868741a2004da7844">  162</a></span><span class="preprocessor">#define   SDRAMC_CR1_NR_ROW12 (0x1u &lt;&lt; 2) </span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno"><a class="line" href="sdramc_8h.html#a3c1730916f7a472be18dd0e75c752e9b">  163</a></span><span class="preprocessor">#define   SDRAMC_CR1_NR_ROW13 (0x2u &lt;&lt; 2) </span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno"><a class="line" href="sdramc_8h.html#a553f9dcacc0b0c76acb70ececaf9369a">  164</a></span><span class="preprocessor">#define SDRAMC_CR1_NB (0x1u &lt;&lt; 4) </span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno"><a class="line" href="sdramc_8h.html#a3a1338df4e8c6b28659b3acf34208ce7">  165</a></span><span class="preprocessor">#define   SDRAMC_CR1_NB_BANK2 (0x0u &lt;&lt; 4) </span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno"><a class="line" href="sdramc_8h.html#a2d68e1324763892a031864cfb1da506f">  166</a></span><span class="preprocessor">#define   SDRAMC_CR1_NB_BANK4 (0x1u &lt;&lt; 4) </span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno"><a class="line" href="sdramc_8h.html#a1b2556e5040229fb7fa8c298e58538b1">  167</a></span><span class="preprocessor">#define SDRAMC_CR1_CAS_Pos 5</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno"><a class="line" href="sdramc_8h.html#abf3f93490b9d79d645168a8944904e95">  168</a></span><span class="preprocessor">#define SDRAMC_CR1_CAS_Msk (0x3u &lt;&lt; SDRAMC_CR1_CAS_Pos) </span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno"><a class="line" href="sdramc_8h.html#a5de254a8bedf7105e0e69a65e07ec6a7">  169</a></span><span class="preprocessor">#define SDRAMC_CR1_CAS(value) ((SDRAMC_CR1_CAS_Msk &amp; ((value) &lt;&lt; SDRAMC_CR1_CAS_Pos)))</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno"><a class="line" href="sdramc_8h.html#acde600f907871d7ba385bd7578947e34">  170</a></span><span class="preprocessor">#define   SDRAMC_CR1_CAS_LATENCY1 (0x1u &lt;&lt; 5) </span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno"><a class="line" href="sdramc_8h.html#a62a1a5258120f3a1a0bda43ab0e03b6f">  171</a></span><span class="preprocessor">#define   SDRAMC_CR1_CAS_LATENCY2 (0x2u &lt;&lt; 5) </span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno"><a class="line" href="sdramc_8h.html#a932ff8e76d95f85cfe7419006974dc99">  172</a></span><span class="preprocessor">#define   SDRAMC_CR1_CAS_LATENCY3 (0x3u &lt;&lt; 5) </span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno"><a class="line" href="sdramc_8h.html#a01a9eb79af88366ff3f7162495f73fc8">  173</a></span><span class="preprocessor">#define SDRAMC_CR1_DBW (0x1u &lt;&lt; 7) </span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno"><a class="line" href="sdramc_8h.html#a71a0e5f2f4ac887ca3449ea6bce97533">  174</a></span><span class="preprocessor">#define SDRAMC_CR1_TWR_Pos 8</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno"><a class="line" href="sdramc_8h.html#a198d93305050127b009809552ef67e12">  175</a></span><span class="preprocessor">#define SDRAMC_CR1_TWR_Msk (0xfu &lt;&lt; SDRAMC_CR1_TWR_Pos) </span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno"><a class="line" href="sdramc_8h.html#af7f825ae6c4cf063e1d10b79f28fad40">  176</a></span><span class="preprocessor">#define SDRAMC_CR1_TWR(value) ((SDRAMC_CR1_TWR_Msk &amp; ((value) &lt;&lt; SDRAMC_CR1_TWR_Pos)))</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno"><a class="line" href="sdramc_8h.html#a839beb94a49cac42fe685c708f55f62b">  177</a></span><span class="preprocessor">#define SDRAMC_CR1_TRC_TRFC_Pos 12</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno"><a class="line" href="sdramc_8h.html#aee3e04118b1d9d1e7f7b804b49230e52">  178</a></span><span class="preprocessor">#define SDRAMC_CR1_TRC_TRFC_Msk (0xfu &lt;&lt; SDRAMC_CR1_TRC_TRFC_Pos) </span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno"><a class="line" href="sdramc_8h.html#af8bb79f39ce465b1e9d2684c6a9bd4a1">  179</a></span><span class="preprocessor">#define SDRAMC_CR1_TRC_TRFC(value) ((SDRAMC_CR1_TRC_TRFC_Msk &amp; ((value) &lt;&lt; SDRAMC_CR1_TRC_TRFC_Pos)))</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno"><a class="line" href="sdramc_8h.html#ae98c575e61f71443bed3b960047ae0ba">  180</a></span><span class="preprocessor">#define SDRAMC_CR1_TRP_Pos 16</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno"><a class="line" href="sdramc_8h.html#aeebddde793950f191f7611ab3b2efd59">  181</a></span><span class="preprocessor">#define SDRAMC_CR1_TRP_Msk (0xfu &lt;&lt; SDRAMC_CR1_TRP_Pos) </span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno"><a class="line" href="sdramc_8h.html#a0b9b7c36257cfc72627504d23d1bab02">  182</a></span><span class="preprocessor">#define SDRAMC_CR1_TRP(value) ((SDRAMC_CR1_TRP_Msk &amp; ((value) &lt;&lt; SDRAMC_CR1_TRP_Pos)))</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno"><a class="line" href="sdramc_8h.html#a5284f3dd8d054019436cbe7b18b4e341">  183</a></span><span class="preprocessor">#define SDRAMC_CR1_TRCD_Pos 20</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno"><a class="line" href="sdramc_8h.html#a8a63d37bee39fba59959ab09e7173857">  184</a></span><span class="preprocessor">#define SDRAMC_CR1_TRCD_Msk (0xfu &lt;&lt; SDRAMC_CR1_TRCD_Pos) </span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno"><a class="line" href="sdramc_8h.html#ac090413278d12355b97a6026521b02a4">  185</a></span><span class="preprocessor">#define SDRAMC_CR1_TRCD(value) ((SDRAMC_CR1_TRCD_Msk &amp; ((value) &lt;&lt; SDRAMC_CR1_TRCD_Pos)))</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno"><a class="line" href="sdramc_8h.html#a5aff4ae88f2d950a94819beb39553ea3">  186</a></span><span class="preprocessor">#define SDRAMC_CR1_TRAS_Pos 24</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno"><a class="line" href="sdramc_8h.html#a4e238d6286031ca4b293d5abf54ddeeb">  187</a></span><span class="preprocessor">#define SDRAMC_CR1_TRAS_Msk (0xfu &lt;&lt; SDRAMC_CR1_TRAS_Pos) </span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno"><a class="line" href="sdramc_8h.html#acf39b635b18892079bdef98ca8917076">  188</a></span><span class="preprocessor">#define SDRAMC_CR1_TRAS(value) ((SDRAMC_CR1_TRAS_Msk &amp; ((value) &lt;&lt; SDRAMC_CR1_TRAS_Pos)))</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno"><a class="line" href="sdramc_8h.html#a73bc1408102093bf333aa7994d278cd7">  189</a></span><span class="preprocessor">#define SDRAMC_CR1_TXSR_Pos 28</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno"><a class="line" href="sdramc_8h.html#a2e1289fa05938a0310dbee2257d7008d">  190</a></span><span class="preprocessor">#define SDRAMC_CR1_TXSR_Msk (0xfu &lt;&lt; SDRAMC_CR1_TXSR_Pos) </span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno"><a class="line" href="sdramc_8h.html#a920e71254afa31db8e87d6a9f520d450">  191</a></span><span class="preprocessor">#define SDRAMC_CR1_TXSR(value) ((SDRAMC_CR1_TXSR_Msk &amp; ((value) &lt;&lt; SDRAMC_CR1_TXSR_Pos)))</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span><span class="comment">/* -------- SDRAMC_OCMS : (SDRAMC Offset: 0x2C) SDRAMC OCMS Register 1 -------- */</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno"><a class="line" href="sdramc_8h.html#a665c2b909e7ffd6918ba820562db84f5">  193</a></span><span class="preprocessor">#define SDRAMC_OCMS_SDR_SE (0x1u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span> </div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span> </div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span><span class="preprocessor">#endif </span><span class="comment">/* _SAM3XA_SDRAMC_COMPONENT_ */</span><span class="preprocessor"></span></div>
<div class="ttc" id="astructSdramc_html"><div class="ttname"><a href="structSdramc.html">Sdramc</a></div><div class="ttdoc">Sdramc hardware registers.</div><div class="ttdef"><b>Definition:</b> <a href="sdramc_8h_source.html#l00041">sdramc.h:41</a></div></div>
<div class="ttc" id="astructSdramc_html_a03181151411a263f647c5a9c5cfeb5a7"><div class="ttname"><a href="structSdramc.html#a03181151411a263f647c5a9c5cfeb5a7">Sdramc::SDRAMC_TR</a></div><div class="ttdeci">__IO uint32_t SDRAMC_TR</div><div class="ttdoc">(Sdramc Offset: 0x04) SDRAMC Refresh Timer Register</div><div class="ttdef"><b>Definition:</b> <a href="sdramc_8h_source.html#l00043">sdramc.h:43</a></div></div>
<div class="ttc" id="astructSdramc_html_a3e48c0937021fe6485922f6348007dc9"><div class="ttname"><a href="structSdramc.html#a3e48c0937021fe6485922f6348007dc9">Sdramc::SDRAMC_IER</a></div><div class="ttdeci">__O uint32_t SDRAMC_IER</div><div class="ttdoc">(Sdramc Offset: 0x14) SDRAMC Interrupt Enable Register</div><div class="ttdef"><b>Definition:</b> <a href="sdramc_8h_source.html#l00047">sdramc.h:47</a></div></div>
<div class="ttc" id="astructSdramc_html_a6c382174343ce3cf18c75b9964da720a"><div class="ttname"><a href="structSdramc.html#a6c382174343ce3cf18c75b9964da720a">Sdramc::SDRAMC_LPR</a></div><div class="ttdeci">__IO uint32_t SDRAMC_LPR</div><div class="ttdoc">(Sdramc Offset: 0x10) SDRAMC Low Power Register</div><div class="ttdef"><b>Definition:</b> <a href="sdramc_8h_source.html#l00046">sdramc.h:46</a></div></div>
<div class="ttc" id="astructSdramc_html_a796da8a069bc630a89205f92e12f795a"><div class="ttname"><a href="structSdramc.html#a796da8a069bc630a89205f92e12f795a">Sdramc::SDRAMC_IDR</a></div><div class="ttdeci">__O uint32_t SDRAMC_IDR</div><div class="ttdoc">(Sdramc Offset: 0x18) SDRAMC Interrupt Disable Register</div><div class="ttdef"><b>Definition:</b> <a href="sdramc_8h_source.html#l00048">sdramc.h:48</a></div></div>
<div class="ttc" id="astructSdramc_html_a87688d89689397e2bdbec196177c08c9"><div class="ttname"><a href="structSdramc.html#a87688d89689397e2bdbec196177c08c9">Sdramc::SDRAMC_MDR</a></div><div class="ttdeci">__IO uint32_t SDRAMC_MDR</div><div class="ttdoc">(Sdramc Offset: 0x24) SDRAMC Memory Device Register</div><div class="ttdef"><b>Definition:</b> <a href="sdramc_8h_source.html#l00051">sdramc.h:51</a></div></div>
<div class="ttc" id="astructSdramc_html_a8df2ea778d213519085bcbd858233a1c"><div class="ttname"><a href="structSdramc.html#a8df2ea778d213519085bcbd858233a1c">Sdramc::SDRAMC_CR1</a></div><div class="ttdeci">__IO uint32_t SDRAMC_CR1</div><div class="ttdoc">(Sdramc Offset: 0x28) SDRAMC Configuration Register 1</div><div class="ttdef"><b>Definition:</b> <a href="sdramc_8h_source.html#l00052">sdramc.h:52</a></div></div>
<div class="ttc" id="astructSdramc_html_a962d50372bb8acc1d7038967d1611e92"><div class="ttname"><a href="structSdramc.html#a962d50372bb8acc1d7038967d1611e92">Sdramc::SDRAMC_OCMS</a></div><div class="ttdeci">__IO uint32_t SDRAMC_OCMS</div><div class="ttdoc">(Sdramc Offset: 0x2C) SDRAMC OCMS Register 1</div><div class="ttdef"><b>Definition:</b> <a href="sdramc_8h_source.html#l00053">sdramc.h:53</a></div></div>
<div class="ttc" id="astructSdramc_html_a9ecf92e99d63d1d15fc8bf1386116e14"><div class="ttname"><a href="structSdramc.html#a9ecf92e99d63d1d15fc8bf1386116e14">Sdramc::SDRAMC_ISR</a></div><div class="ttdeci">__I uint32_t SDRAMC_ISR</div><div class="ttdoc">(Sdramc Offset: 0x20) SDRAMC Interrupt Status Register</div><div class="ttdef"><b>Definition:</b> <a href="sdramc_8h_source.html#l00050">sdramc.h:50</a></div></div>
<div class="ttc" id="astructSdramc_html_ad5289b590d79aa35b2fc67f8dd541472"><div class="ttname"><a href="structSdramc.html#ad5289b590d79aa35b2fc67f8dd541472">Sdramc::SDRAMC_CR</a></div><div class="ttdeci">__IO uint32_t SDRAMC_CR</div><div class="ttdoc">(Sdramc Offset: 0x08) SDRAMC Configuration Register</div><div class="ttdef"><b>Definition:</b> <a href="sdramc_8h_source.html#l00044">sdramc.h:44</a></div></div>
<div class="ttc" id="astructSdramc_html_ad8aa8e0309c7fce327dd9b13194e551d"><div class="ttname"><a href="structSdramc.html#ad8aa8e0309c7fce327dd9b13194e551d">Sdramc::SDRAMC_IMR</a></div><div class="ttdeci">__I uint32_t SDRAMC_IMR</div><div class="ttdoc">(Sdramc Offset: 0x1C) SDRAMC Interrupt Mask Register</div><div class="ttdef"><b>Definition:</b> <a href="sdramc_8h_source.html#l00049">sdramc.h:49</a></div></div>
<div class="ttc" id="astructSdramc_html_af2d458a78e4c77f355f21cab77f9f1a6"><div class="ttname"><a href="structSdramc.html#af2d458a78e4c77f355f21cab77f9f1a6">Sdramc::SDRAMC_MR</a></div><div class="ttdeci">__IO uint32_t SDRAMC_MR</div><div class="ttdoc">(Sdramc Offset: 0x00) SDRAMC Mode Register</div><div class="ttdef"><b>Definition:</b> <a href="sdramc_8h_source.html#l00042">sdramc.h:42</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_c30fbef3e6b4ec2d2ec786d2dc2f590e.html">cmsis_include</a></li><li class="navelem"><a class="el" href="dir_cf3f98327ed32b37c04c90509765bc66.html">component</a></li><li class="navelem"><a class="el" href="sdramc_8h.html">sdramc.h</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6 </li>
  </ul>
</div>
</body>
</html>
