<?xml version="1.0" encoding="UTF-8"?>
<BaliMessageLog>
    <Task name="Translate">
        <Message>
            <ID>1166052</ID>
            <Severity>Warning</Severity>
            <Dynamic>logical</Dynamic>
            <Dynamic>Ro00/D00/OSCInst0_SEDSTDBY</Dynamic>
            <Navigation>Ro00/D00/OSCInst0_SEDSTDBY</Navigation>
        </Message>
        <Message>
            <ID>1163101</ID>
            <Severity>Warning</Severity>
            <Dynamic>1</Dynamic>
        </Message>
    </Task>
    <Task name="Synplify_Synthesis">
        <Message>
            <ID>2011000</ID>
            <Severity>Info</Severity>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CD326 :&quot;C:\Users\Valery Garibay\Documents\6_semestre\arqui\rom00\rom0\source\osc00.vhdl&quot;:21:0:21:7|Port sedstdby of entity work.osch is unconnected. If a port needs to remain unconnected, use the keyword open.</Dynamic>
            <Navigation>CD326</Navigation>
            <Navigation>C:\Users\Valery Garibay\Documents\6_semestre\arqui\rom00\rom0\source\osc00.vhdl</Navigation>
            <Navigation>21</Navigation>
            <Navigation>0</Navigation>
            <Navigation>21</Navigation>
            <Navigation>7</Navigation>
            <Navigation>Port sedstdby of entity work.osch is unconnected. If a port needs to remain unconnected, use the keyword open.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>CL260 :&quot;C:\Users\Valery Garibay\Documents\6_semestre\arqui\rom00\contRead00.vhdl&quot;:20:2:20:3|Pruning register bit 4 of outcontrd(4 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Dynamic>
            <Navigation>CL260</Navigation>
            <Navigation>C:\Users\Valery Garibay\Documents\6_semestre\arqui\rom00\contRead00.vhdl</Navigation>
            <Navigation>20</Navigation>
            <Navigation>2</Navigation>
            <Navigation>20</Navigation>
            <Navigation>3</Navigation>
            <Navigation>Pruning register bit 4 of outcontrd(4 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT529 :&quot;c:\users\valery garibay\documents\6_semestre\arqui\rom00\rom0\source\div00.vhdl&quot;:19:1:19:2|Found inferred clock osc00|osc_int_inferred_clock which controls 22 sequential elements including Ro00.D01.sdiv[20:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance.</Dynamic>
            <Navigation>MT529</Navigation>
            <Navigation>c:\users\valery garibay\documents\6_semestre\arqui\rom00\rom0\source\div00.vhdl</Navigation>
            <Navigation>19</Navigation>
            <Navigation>1</Navigation>
            <Navigation>19</Navigation>
            <Navigation>2</Navigation>
            <Navigation>Found inferred clock osc00|osc_int_inferred_clock which controls 22 sequential elements including Ro00.D01.sdiv[20:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>FA239 :&quot;c:\users\valery garibay\documents\6_semestre\arqui\rom00\rom00.vhdl&quot;:45:18:45:24|ROM prom\.outwordro_2[6:0] (in view: work.rom00(rom0)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</Dynamic>
            <Navigation>FA239</Navigation>
            <Navigation>c:\users\valery garibay\documents\6_semestre\arqui\rom00\rom00.vhdl</Navigation>
            <Navigation>45</Navigation>
            <Navigation>18</Navigation>
            <Navigation>45</Navigation>
            <Navigation>24</Navigation>
            <Navigation>ROM prom\.outwordro_2[6:0] (in view: work.rom00(rom0)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</Navigation>
        </Message>
        <Message>
            <ID>2019991</ID>
            <Severity>Warning</Severity>
            <Dynamic>FA239 :&quot;c:\users\valery garibay\documents\6_semestre\arqui\rom00\rom00.vhdl&quot;:45:18:45:24|ROM prom\.outwordro_2[6:0] (in view: work.rom00(rom0)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</Dynamic>
            <Navigation>FA239</Navigation>
            <Navigation>c:\users\valery garibay\documents\6_semestre\arqui\rom00\rom00.vhdl</Navigation>
            <Navigation>45</Navigation>
            <Navigation>18</Navigation>
            <Navigation>45</Navigation>
            <Navigation>24</Navigation>
            <Navigation>ROM prom\.outwordro_2[6:0] (in view: work.rom00(rom0)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.</Navigation>
        </Message>
        <Message>
            <ID>2019993</ID>
            <Severity>Warning</Severity>
            <Dynamic>MT420 |Found inferred clock osc00|osc_int_inferred_clock with period 480.77ns. Please declare a user-defined clock on object &quot;n:Ro00.D00.osc_int&quot;</Dynamic>
            <Navigation>MT420</Navigation>
            <Navigation>Found inferred clock osc00|osc_int_inferred_clock with period 480.77ns. Please declare a user-defined clock on object &quot;n:Ro00.D00.osc_int&quot;</Navigation>
        </Message>
    </Task>
</BaliMessageLog>