$date
  Thu Apr 25 15:37:45 2013
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$var reg 1 ! sclk $end
$var reg 8 " sinput[7:0] $end
$var reg 1 # sload $end
$var reg 1 $ sreset $end
$var reg 1 % sstall $end
$var reg 8 & soutput[7:0] $end
$scope module dut $end
$var reg 1 ' clk $end
$var reg 8 ( input[7:0] $end
$var reg 1 ) load $end
$var reg 1 * stall $end
$var reg 1 + reset $end
$var reg 8 , output[7:0] $end
$var reg 8 - save[7:0] $end
$upscope $end
$enddefinitions $end
#0
1!
b00000100 "
1#
0$
1%
b00000000 &
1'
b00000100 (
1)
1*
0+
b00000000 ,
b00000000 -
#50000000
0!
b00000001 "
0#
1$
0'
b00000001 (
0)
1+
b00000001 -
#100000000
1!
b00000001 &
1'
b00000001 ,
#150000000
0!
0'
b00000010 -
#200000000
1!
b00011111 "
1#
0%
b00000010 &
1'
b00011111 (
1)
0*
b00000010 ,
#250000000
0!
0'
b00000011 -
#300000000
1!
b00000011 &
1'
b00000011 ,
#350000000
0!
0'
b00000100 -
#400000000
1!
b00000100 &
1'
b00000100 ,
#450000000
0!
0'
b00000101 -
#500000000
1!
b00000101 &
1'
b00000101 ,
#550000000
0!
0'
b00000110 -
#600000000
1!
b00000110 &
1'
b00000110 ,
#650000000
0!
0'
b00000111 -
#700000000
1!
b00000111 &
1'
b00000111 ,
#750000000
0!
0'
b00001000 -
#800000000
1!
b00001000 &
1'
b00001000 ,
#850000000
0!
0'
b00001001 -
#900000000
1!
b00001001 &
1'
b00001001 ,
#950000000
0!
0'
b00001010 -
#1000000000
1!
b00001010 &
1'
b00001010 ,
#1050000000
0!
0'
b00001011 -
#1100000000
