0.6
2019.2
Nov  6 2019
21:57:16
D:/data/func_test/soc_sram_func/rtl/BRIDGE/bridge_1x2.v,1635263278,verilog,,D:/data/func_test/soc_sram_func/rtl/CONFREG/confreg.v,,bridge_1x2,,,../../../../mycpu.srcs/sources_1/ip/clk_pll,,,,,
D:/data/func_test/soc_sram_func/rtl/CONFREG/confreg.v,1635768638,verilog,,D:/data/func_test/soc_sram_func/rtl/myCPU/cp0_reg.v,,confreg,,,../../../../mycpu.srcs/sources_1/ip/clk_pll,,,,,
D:/data/func_test/soc_sram_func/rtl/myCPU/MiniMIPS32.v,1640234915,verilog,,D:/data/func_test/soc_sram_func/rtl/BRIDGE/bridge_1x2.v,D:/data/func_test/soc_sram_func/rtl/myCPU/defines.v,MiniMIPS32,,,../../../../mycpu.srcs/sources_1/ip/clk_pll,,,,,
D:/data/func_test/soc_sram_func/rtl/myCPU/cp0_reg.v,1640234915,verilog,,D:/data/func_test/soc_sram_func/rtl/myCPU/exe_stage.v,D:/data/func_test/soc_sram_func/rtl/myCPU/defines.v,cp0_reg,,,../../../../mycpu.srcs/sources_1/ip/clk_pll,,,,,
D:/data/func_test/soc_sram_func/rtl/myCPU/defines.v,1640234915,verilog,,,,,,,,,,,,
D:/data/func_test/soc_sram_func/rtl/myCPU/exe_stage.v,1640234915,verilog,,D:/data/func_test/soc_sram_func/rtl/myCPU/exemem_reg.v,D:/data/func_test/soc_sram_func/rtl/myCPU/defines.v,exe_stage,,,../../../../mycpu.srcs/sources_1/ip/clk_pll,,,,,
D:/data/func_test/soc_sram_func/rtl/myCPU/exemem_reg.v,1640234915,verilog,,D:/data/func_test/soc_sram_func/rtl/myCPU/hilo.v,D:/data/func_test/soc_sram_func/rtl/myCPU/defines.v,exemem_reg,,,../../../../mycpu.srcs/sources_1/ip/clk_pll,,,,,
D:/data/func_test/soc_sram_func/rtl/myCPU/hilo.v,1640234915,verilog,,D:/data/func_test/soc_sram_func/rtl/myCPU/id_stage.v,D:/data/func_test/soc_sram_func/rtl/myCPU/defines.v,hilo,,,../../../../mycpu.srcs/sources_1/ip/clk_pll,,,,,
D:/data/func_test/soc_sram_func/rtl/myCPU/id_stage.v,1670951094,verilog,,D:/data/func_test/soc_sram_func/rtl/myCPU/idexe_reg.v,D:/data/func_test/soc_sram_func/rtl/myCPU/defines.v,id_stage,,,../../../../mycpu.srcs/sources_1/ip/clk_pll,,,,,
D:/data/func_test/soc_sram_func/rtl/myCPU/idexe_reg.v,1640234915,verilog,,D:/data/func_test/soc_sram_func/rtl/myCPU/if_stage.v,D:/data/func_test/soc_sram_func/rtl/myCPU/defines.v,idexe_reg,,,../../../../mycpu.srcs/sources_1/ip/clk_pll,,,,,
D:/data/func_test/soc_sram_func/rtl/myCPU/if_stage.v,1669704726,verilog,,D:/data/func_test/soc_sram_func/rtl/myCPU/ifid_reg.v,D:/data/func_test/soc_sram_func/rtl/myCPU/defines.v,if_stage,,,../../../../mycpu.srcs/sources_1/ip/clk_pll,,,,,
D:/data/func_test/soc_sram_func/rtl/myCPU/ifid_reg.v,1640234915,verilog,,D:/data/func_test/soc_sram_func/rtl/myCPU/mem_stage.v,D:/data/func_test/soc_sram_func/rtl/myCPU/defines.v,ifid_reg,,,../../../../mycpu.srcs/sources_1/ip/clk_pll,,,,,
D:/data/func_test/soc_sram_func/rtl/myCPU/mem_stage.v,1640234915,verilog,,D:/data/func_test/soc_sram_func/rtl/myCPU/memwb_reg.v,D:/data/func_test/soc_sram_func/rtl/myCPU/defines.v,mem_stage,,,../../../../mycpu.srcs/sources_1/ip/clk_pll,,,,,
D:/data/func_test/soc_sram_func/rtl/myCPU/memwb_reg.v,1640234915,verilog,,D:/data/func_test/soc_sram_func/rtl/myCPU/mycpu.v,D:/data/func_test/soc_sram_func/rtl/myCPU/defines.v,memwb_reg,,,../../../../mycpu.srcs/sources_1/ip/clk_pll,,,,,
D:/data/func_test/soc_sram_func/rtl/myCPU/mycpu.v,1669700659,verilog,,D:/data/func_test/soc_sram_func/rtl/myCPU/regfile.v,,mycpu,,,../../../../mycpu.srcs/sources_1/ip/clk_pll,,,,,
D:/data/func_test/soc_sram_func/rtl/myCPU/regfile.v,1640234915,verilog,,D:/data/func_test/soc_sram_func/rtl/myCPU/scu.v,D:/data/func_test/soc_sram_func/rtl/myCPU/defines.v,regfile,,,../../../../mycpu.srcs/sources_1/ip/clk_pll,,,,,
D:/data/func_test/soc_sram_func/rtl/myCPU/scu.v,1640234915,verilog,,D:/data/func_test/soc_sram_func/rtl/soc_lite_top.v,D:/data/func_test/soc_sram_func/rtl/myCPU/defines.v,scu,,,../../../../mycpu.srcs/sources_1/ip/clk_pll,,,,,
D:/data/func_test/soc_sram_func/rtl/myCPU/wb_stage.v,1670950520,verilog,,D:/data/func_test/soc_sram_func/testbench/mycpu_tb.v,D:/data/func_test/soc_sram_func/rtl/myCPU/defines.v,wb_stage,,,../../../../mycpu.srcs/sources_1/ip/clk_pll,,,,,
D:/data/func_test/soc_sram_func/rtl/soc_lite_top.v,1670946966,verilog,,D:/data/func_test/soc_sram_func/rtl/myCPU/wb_stage.v,,soc_lite_top,,,../../../../mycpu.srcs/sources_1/ip/clk_pll,,,,,
D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/ip/clk_pll/clk_pll.v,1670300062,verilog,,D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/ip/data_ram/sim/data_ram.v,,clk_pll,,,../../../../mycpu.srcs/sources_1/ip/clk_pll,,,,,
D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/ip/clk_pll/clk_pll_clk_wiz.v,1670300062,verilog,,D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/ip/clk_pll/clk_pll.v,,clk_pll_clk_wiz,,,../../../../mycpu.srcs/sources_1/ip/clk_pll,,,,,
D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/ip/data_ram/sim/data_ram.v,1670951590,verilog,,D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/ip/inst_ram/sim/inst_ram.v,,data_ram,,,../../../../mycpu.srcs/sources_1/ip/clk_pll,,,,,
D:/data/func_test/soc_sram_func/run_vivado/mycpu_prj1/mycpu.srcs/sources_1/ip/inst_ram/sim/inst_ram.v,1670951576,verilog,,D:/data/func_test/soc_sram_func/rtl/myCPU/MiniMIPS32.v,,inst_ram,,,../../../../mycpu.srcs/sources_1/ip/clk_pll,,,,,
D:/data/func_test/soc_sram_func/testbench/mycpu_tb.v,1670937767,verilog,,,,tb_top,,,../../../../mycpu.srcs/sources_1/ip/clk_pll,,,,,
