vendor_name = ModelSim
source_file = 1, D:/Users/eapvo/Desktop/projetoFINFIN-20240605T131447Z-001/projetoFINFIN/Display_Dezenas_4bits.bdf
source_file = 1, D:/Users/eapvo/Desktop/projetoFINFIN-20240605T131447Z-001/projetoFINFIN/Display_Unidades_4bits.bdf
source_file = 1, D:/Users/eapvo/Desktop/projetoFINFIN-20240605T131447Z-001/projetoFINFIN/Subtrator_Palavra.bdf
source_file = 1, D:/Users/eapvo/Desktop/projetoFINFIN-20240605T131447Z-001/projetoFINFIN/Somador_Palavra.bdf
source_file = 1, D:/Users/eapvo/Desktop/projetoFINFIN-20240605T131447Z-001/projetoFINFIN/Somador_bit.bdf
source_file = 1, D:/Users/eapvo/Desktop/projetoFINFIN-20240605T131447Z-001/projetoFINFIN/Seletor.bdf
source_file = 1, D:/Users/eapvo/Desktop/projetoFINFIN-20240605T131447Z-001/projetoFINFIN/GU.bdf
source_file = 1, D:/Users/eapvo/Desktop/projetoFINFIN-20240605T131447Z-001/projetoFINFIN/Display_Unidades.bdf
source_file = 1, D:/Users/eapvo/Desktop/projetoFINFIN-20240605T131447Z-001/projetoFINFIN/Display_Dezenas.bdf
source_file = 1, D:/Users/eapvo/Desktop/projetoFINFIN-20240605T131447Z-001/projetoFINFIN/Complemento_de_2.bdf
source_file = 1, D:/Users/eapvo/Desktop/projetoFINFIN-20240605T131447Z-001/projetoFINFIN/Comparador_Palavra.bdf
source_file = 1, D:/Users/eapvo/Desktop/projetoFINFIN-20240605T131447Z-001/projetoFINFIN/Circuitao.bdf
source_file = 1, D:/Users/eapvo/Desktop/projetoFINFIN-20240605T131447Z-001/projetoFINFIN/CD.bdf
source_file = 1, D:/Users/eapvo/Desktop/projetoFINFIN-20240605T131447Z-001/projetoFINFIN/AxorB.bdf
source_file = 1, D:/Users/eapvo/Desktop/projetoFINFIN-20240605T131447Z-001/projetoFINFIN/AMenorQueB.bdf
source_file = 1, D:/Users/eapvo/Desktop/projetoFINFIN-20240605T131447Z-001/projetoFINFIN/AMaiorQueB.bdf
source_file = 1, D:/Users/eapvo/Desktop/projetoFINFIN-20240605T131447Z-001/projetoFINFIN/AigualB.bdf
source_file = 1, D:/Users/eapvo/Desktop/projetoFINFIN-20240605T131447Z-001/projetoFINFIN/AandB.bdf
source_file = 1, D:/Users/eapvo/Desktop/projetoFINFIN-20240605T131447Z-001/projetoFINFIN/Somador_Final.bdf
source_file = 1, D:/Users/eapvo/Desktop/projetoFINFIN-20240605T131447Z-001/projetoFINFIN/Subtracao_Final.bdf
source_file = 1, D:/Users/eapvo/Desktop/projetoFINFIN-20240605T131447Z-001/projetoFINFIN/output_files/Waveform.vwf
source_file = 1, D:/Users/eapvo/Desktop/projetoFINFIN-20240605T131447Z-001/projetoFINFIN/output_files/Waveform1.vwf
source_file = 1, D:/Users/eapvo/Desktop/projetoFINFIN-20240605T131447Z-001/projetoFINFIN/output_files/Waveform2.vwf
source_file = 1, D:/Users/eapvo/Desktop/projetoFINFIN-20240605T131447Z-001/projetoFINFIN/complemento_de_2_6bits.bdf
source_file = 1, D:/Users/eapvo/Desktop/projetoFINFIN-20240605T131447Z-001/projetoFINFIN/soma1_6bits.bdf
source_file = 1, D:/Users/eapvo/Desktop/projetoFINFIN-20240605T131447Z-001/projetoFINFIN/soma1_5bits.bdf
source_file = 1, D:/Users/eapvo/Desktop/projetoFINFIN-20240605T131447Z-001/projetoFINFIN/soma_palavra_5_5.bdf
source_file = 1, D:/Users/eapvo/Desktop/projetoFINFIN-20240605T131447Z-001/projetoFINFIN/adiciona_1bit.bdf
source_file = 1, D:/Users/eapvo/Desktop/projetoFINFIN-20240605T131447Z-001/projetoFINFIN/remove_1bit.bdf
source_file = 1, D:/Users/eapvo/Desktop/projetoFINFIN-20240605T131447Z-001/projetoFINFIN/Waveform16.vwf
source_file = 1, D:/Users/eapvo/Desktop/projetoFINFIN-20240605T131447Z-001/projetoFINFIN/Waveform17.vwf
source_file = 1, D:/Users/eapvo/Desktop/projetoFINFIN-20240605T131447Z-001/projetoFINFIN/Waveform18.vwf
source_file = 1, D:/Users/eapvo/Desktop/projetoFINFIN-20240605T131447Z-001/projetoFINFIN/Waveform19.vwf
source_file = 1, D:/Users/eapvo/Desktop/projetoFINFIN-20240605T131447Z-001/projetoFINFIN/Waveform20.vwf
source_file = 1, D:/Users/eapvo/Desktop/projetoFINFIN-20240605T131447Z-001/projetoFINFIN/output_files/Waveform3.vwf
source_file = 1, D:/Users/eapvo/Desktop/projetoFINFIN-20240605T131447Z-001/projetoFINFIN/Waveform3.vwf
source_file = 1, D:/Users/eapvo/Desktop/projetoFINFIN-20240605T131447Z-001/projetoFINFIN/db/Projeto.cbx.xml
design_name = Circuitao
instance = comp, \a1_uni_num~output , a1_uni_num~output, Circuitao, 1
instance = comp, \led_sinal_soma~output , led_sinal_soma~output, Circuitao, 1
instance = comp, \a_uni~output , a_uni~output, Circuitao, 1
instance = comp, \b_uni~output , b_uni~output, Circuitao, 1
instance = comp, \c_uni~output , c_uni~output, Circuitao, 1
instance = comp, \d_uni~output , d_uni~output, Circuitao, 1
instance = comp, \e_uni~output , e_uni~output, Circuitao, 1
instance = comp, \f_uni~output , f_uni~output, Circuitao, 1
instance = comp, \g_uni~output , g_uni~output, Circuitao, 1
instance = comp, \a_dez~output , a_dez~output, Circuitao, 1
instance = comp, \b_dez~output , b_dez~output, Circuitao, 1
instance = comp, \d_dez~output , d_dez~output, Circuitao, 1
instance = comp, \e_dez~output , e_dez~output, Circuitao, 1
instance = comp, \f_dez~output , f_dez~output, Circuitao, 1
instance = comp, \g_dez~output , g_dez~output, Circuitao, 1
instance = comp, \c_dez~output , c_dez~output, Circuitao, 1
instance = comp, \led_status~output , led_status~output, Circuitao, 1
instance = comp, \a_uni_num~output , a_uni_num~output, Circuitao, 1
instance = comp, \b_uni_num~output , b_uni_num~output, Circuitao, 1
instance = comp, \c_uni_num~output , c_uni_num~output, Circuitao, 1
instance = comp, \d_uni_num~output , d_uni_num~output, Circuitao, 1
instance = comp, \e_uni_num~output , e_uni_num~output, Circuitao, 1
instance = comp, \f_uni_num~output , f_uni_num~output, Circuitao, 1
instance = comp, \g_uni_num~output , g_uni_num~output, Circuitao, 1
instance = comp, \a_dez_num~output , a_dez_num~output, Circuitao, 1
instance = comp, \b_dez_num~output , b_dez_num~output, Circuitao, 1
instance = comp, \c_dez_num~output , c_dez_num~output, Circuitao, 1
instance = comp, \d_dez_num~output , d_dez_num~output, Circuitao, 1
instance = comp, \e_dez_num~output , e_dez_num~output, Circuitao, 1
instance = comp, \f_dez_num~output , f_dez_num~output, Circuitao, 1
instance = comp, \g_dez_num~output , g_dez_num~output, Circuitao, 1
instance = comp, \a1_dez_num~output , a1_dez_num~output, Circuitao, 1
instance = comp, \g1_dez_num~output , g1_dez_num~output, Circuitao, 1
instance = comp, \f1_dez_num~output , f1_dez_num~output, Circuitao, 1
instance = comp, \e1_dez_num~output , e1_dez_num~output, Circuitao, 1
instance = comp, \d1_dez_num~output , d1_dez_num~output, Circuitao, 1
instance = comp, \c1_dez_num~output , c1_dez_num~output, Circuitao, 1
instance = comp, \b1_dez_num~output , b1_dez_num~output, Circuitao, 1
instance = comp, \b1_uni_num~output , b1_uni_num~output, Circuitao, 1
instance = comp, \c1_uni_num~output , c1_uni_num~output, Circuitao, 1
instance = comp, \d1_uni_num~output , d1_uni_num~output, Circuitao, 1
instance = comp, \e1_uni_num~output , e1_uni_num~output, Circuitao, 1
instance = comp, \f1_uni_num~output , f1_uni_num~output, Circuitao, 1
instance = comp, \g1_uni_num~output , g1_uni_num~output, Circuitao, 1
instance = comp, \F[4]~output , F[4]~output, Circuitao, 1
instance = comp, \F[3]~output , F[3]~output, Circuitao, 1
instance = comp, \F[2]~output , F[2]~output, Circuitao, 1
instance = comp, \F[1]~output , F[1]~output, Circuitao, 1
instance = comp, \F[0]~output , F[0]~output, Circuitao, 1
instance = comp, \B[0]~input , B[0]~input, Circuitao, 1
instance = comp, \B[1]~input , B[1]~input, Circuitao, 1
instance = comp, \B[2]~input , B[2]~input, Circuitao, 1
instance = comp, \B[3]~input , B[3]~input, Circuitao, 1
instance = comp, \inst22|inst8~2 , inst22|inst8~2, Circuitao, 1
instance = comp, \A[3]~input , A[3]~input, Circuitao, 1
instance = comp, \A[2]~input , A[2]~input, Circuitao, 1
instance = comp, \A[0]~input , A[0]~input, Circuitao, 1
instance = comp, \A[1]~input , A[1]~input, Circuitao, 1
instance = comp, \inst8|inst12|inst91|inst4|inst16|inst4 , inst8|inst12|inst91|inst4|inst16|inst4, Circuitao, 1
instance = comp, \B[4]~input , B[4]~input, Circuitao, 1
instance = comp, \A[4]~input , A[4]~input, Circuitao, 1
instance = comp, \inst12|inst7[3]~5 , inst12|inst7[3]~5, Circuitao, 1
instance = comp, \inst12|inst101[2]~0 , inst12|inst101[2]~0, Circuitao, 1
instance = comp, \inst8|inst12|inst91|inst4|inst14|inst1 , inst8|inst12|inst91|inst4|inst14|inst1, Circuitao, 1
instance = comp, \inst12|inst7[2]~6 , inst12|inst7[2]~6, Circuitao, 1
instance = comp, \inst12|inst8[1]~0 , inst12|inst8[1]~0, Circuitao, 1
instance = comp, \inst12|inst7[1]~4 , inst12|inst7[1]~4, Circuitao, 1
instance = comp, \inst12|inst89|inst14|inst2~0 , inst12|inst89|inst14|inst2~0, Circuitao, 1
instance = comp, \inst8|inst12|inst99|inst4|inst13|inst4 , inst8|inst12|inst99|inst4|inst13|inst4, Circuitao, 1
instance = comp, \inst12|inst99|inst18 , inst12|inst99|inst18, Circuitao, 1
instance = comp, \inst12|inst89|inst13|inst2~0 , inst12|inst89|inst13|inst2~0, Circuitao, 1
instance = comp, \inst12|inst101[3] , inst12|inst101[3], Circuitao, 1
instance = comp, \inst8|inst12|inst99|inst4|inst16|inst4 , inst8|inst12|inst99|inst4|inst16|inst4, Circuitao, 1
instance = comp, \inst12|inst99|inst17 , inst12|inst99|inst17, Circuitao, 1
instance = comp, \inst12|inst89|inst16|inst2~0 , inst12|inst89|inst16|inst2~0, Circuitao, 1
instance = comp, \S[1]~input , S[1]~input, Circuitao, 1
instance = comp, \S[0]~input , S[0]~input, Circuitao, 1
instance = comp, \S[2]~input , S[2]~input, Circuitao, 1
instance = comp, \inst|inst4~0 , inst|inst4~0, Circuitao, 1
instance = comp, \inst|inst4~1 , inst|inst4~1, Circuitao, 1
instance = comp, \inst14~0 , inst14~0, Circuitao, 1
instance = comp, \inst14~1 , inst14~1, Circuitao, 1
instance = comp, \inst8|inst12|inst99|inst17 , inst8|inst12|inst99|inst17, Circuitao, 1
instance = comp, \inst8|inst12|inst7[2]~6 , inst8|inst12|inst7[2]~6, Circuitao, 1
instance = comp, \inst8|inst12|inst101[2]~0 , inst8|inst12|inst101[2]~0, Circuitao, 1
instance = comp, \inst8|inst12|inst99|inst18 , inst8|inst12|inst99|inst18, Circuitao, 1
instance = comp, \inst8|inst12|inst8[1]~0 , inst8|inst12|inst8[1]~0, Circuitao, 1
instance = comp, \inst8|inst12|inst7[1]~4 , inst8|inst12|inst7[1]~4, Circuitao, 1
instance = comp, \inst8|inst12|inst89|inst14|inst2~0 , inst8|inst12|inst89|inst14|inst2~0, Circuitao, 1
instance = comp, \inst8|inst12|inst89|inst13|inst2~0 , inst8|inst12|inst89|inst13|inst2~0, Circuitao, 1
instance = comp, \inst8|inst12|inst101[3] , inst8|inst12|inst101[3], Circuitao, 1
instance = comp, \inst8|inst12|inst7[3]~5 , inst8|inst12|inst7[3]~5, Circuitao, 1
instance = comp, \inst8|inst12|inst89|inst16|inst2~0 , inst8|inst12|inst89|inst16|inst2~0, Circuitao, 1
instance = comp, \inst14~2 , inst14~2, Circuitao, 1
instance = comp, \inst12|inst4|inst10~2 , inst12|inst4|inst10~2, Circuitao, 1
instance = comp, \inst12|inst4|inst14|inst4~0 , inst12|inst4|inst14|inst4~0, Circuitao, 1
instance = comp, \inst12|inst104[0]~1 , inst12|inst104[0]~1, Circuitao, 1
instance = comp, \inst12|inst104[1]~3 , inst12|inst104[1]~3, Circuitao, 1
instance = comp, \inst15[1]~16 , inst15[1]~16, Circuitao, 1
instance = comp, \inst8|inst12|inst4|inst14|inst4~0 , inst8|inst12|inst4|inst14|inst4~0, Circuitao, 1
instance = comp, \inst8|inst12|inst89|inst15|inst3~0 , inst8|inst12|inst89|inst15|inst3~0, Circuitao, 1
instance = comp, \inst15[1]~8 , inst15[1]~8, Circuitao, 1
instance = comp, \inst15[1]~9 , inst15[1]~9, Circuitao, 1
instance = comp, \inst15[1]~10 , inst15[1]~10, Circuitao, 1
instance = comp, \inst8|inst11[1]~4 , inst8|inst11[1]~4, Circuitao, 1
instance = comp, \inst8|inst11[1]~5 , inst8|inst11[1]~5, Circuitao, 1
instance = comp, \inst15[1]~11 , inst15[1]~11, Circuitao, 1
instance = comp, \inst12|inst4|inst16|inst4 , inst12|inst4|inst16|inst4, Circuitao, 1
instance = comp, \inst12|inst104[3]~0 , inst12|inst104[3]~0, Circuitao, 1
instance = comp, \inst8|inst12|inst4|inst16|inst4 , inst8|inst12|inst4|inst16|inst4, Circuitao, 1
instance = comp, \inst8|inst12|inst4|inst13|inst4 , inst8|inst12|inst4|inst13|inst4, Circuitao, 1
instance = comp, \inst8|inst12|inst6|inst4|inst16|inst4 , inst8|inst12|inst6|inst4|inst16|inst4, Circuitao, 1
instance = comp, \inst12|inst4|inst13|inst4 , inst12|inst4|inst13|inst4, Circuitao, 1
instance = comp, \inst12|inst104[3]~2 , inst12|inst104[3]~2, Circuitao, 1
instance = comp, \inst15[3]~5 , inst15[3]~5, Circuitao, 1
instance = comp, \inst15[3]~6 , inst15[3]~6, Circuitao, 1
instance = comp, \inst15[3]~7 , inst15[3]~7, Circuitao, 1
instance = comp, \inst3|inst66~1 , inst3|inst66~1, Circuitao, 1
instance = comp, \inst12|inst6|inst4|inst13|inst1~0 , inst12|inst6|inst4|inst13|inst1~0, Circuitao, 1
instance = comp, \inst15[2]~12 , inst15[2]~12, Circuitao, 1
instance = comp, \inst8|inst12|inst6|inst4|inst13|inst1~0 , inst8|inst12|inst6|inst4|inst13|inst1~0, Circuitao, 1
instance = comp, \inst15[2]~13 , inst15[2]~13, Circuitao, 1
instance = comp, \inst15[2]~14 , inst15[2]~14, Circuitao, 1
instance = comp, \inst15[2]~15 , inst15[2]~15, Circuitao, 1
instance = comp, \inst15[0]~4 , inst15[0]~4, Circuitao, 1
instance = comp, \inst8|inst11[4] , inst8|inst11[4], Circuitao, 1
instance = comp, \inst15[4] , inst15[4], Circuitao, 1
instance = comp, \inst3|inst66~0 , inst3|inst66~0, Circuitao, 1
instance = comp, \inst3|inst66~2 , inst3|inst66~2, Circuitao, 1
instance = comp, \inst3|inst26~1 , inst3|inst26~1, Circuitao, 1
instance = comp, \inst3|inst26~0 , inst3|inst26~0, Circuitao, 1
instance = comp, \inst3|inst26~2 , inst3|inst26~2, Circuitao, 1
instance = comp, \inst3|inst30~0 , inst3|inst30~0, Circuitao, 1
instance = comp, \inst10|inst6|inst2~0 , inst10|inst6|inst2~0, Circuitao, 1
instance = comp, \inst3|inst30~1 , inst3|inst30~1, Circuitao, 1
instance = comp, \inst3|inst30~2 , inst3|inst30~2, Circuitao, 1
instance = comp, \inst3|inst40~0 , inst3|inst40~0, Circuitao, 1
instance = comp, \inst3|inst40~1 , inst3|inst40~1, Circuitao, 1
instance = comp, \inst3|inst40~2 , inst3|inst40~2, Circuitao, 1
instance = comp, \inst3|inst40~3 , inst3|inst40~3, Circuitao, 1
instance = comp, \inst3|inst40~4 , inst3|inst40~4, Circuitao, 1
instance = comp, \inst3|inst43~0 , inst3|inst43~0, Circuitao, 1
instance = comp, \inst3|inst43~1 , inst3|inst43~1, Circuitao, 1
instance = comp, \inst3|inst37~0 , inst3|inst37~0, Circuitao, 1
instance = comp, \inst3|inst37~1 , inst3|inst37~1, Circuitao, 1
instance = comp, \inst3|inst54|inst24~2 , inst3|inst54|inst24~2, Circuitao, 1
instance = comp, \inst3|inst54|inst24~1 , inst3|inst54|inst24~1, Circuitao, 1
instance = comp, \inst3|inst54|inst24~0 , inst3|inst54|inst24~0, Circuitao, 1
instance = comp, \inst3|inst54|inst24~3 , inst3|inst54|inst24~3, Circuitao, 1
instance = comp, \inst10|inst4~0 , inst10|inst4~0, Circuitao, 1
instance = comp, \inst10|inst17~0 , inst10|inst17~0, Circuitao, 1
instance = comp, \inst10|inst20~0 , inst10|inst20~0, Circuitao, 1
instance = comp, \inst10|inst6|inst1~2 , inst10|inst6|inst1~2, Circuitao, 1
instance = comp, \inst10|inst6|inst1 , inst10|inst6|inst1, Circuitao, 1
instance = comp, \inst16~7 , inst16~7, Circuitao, 1
instance = comp, \inst16~1 , inst16~1, Circuitao, 1
instance = comp, \inst16~0 , inst16~0, Circuitao, 1
instance = comp, \inst16~4 , inst16~4, Circuitao, 1
instance = comp, \inst16~5 , inst16~5, Circuitao, 1
instance = comp, \inst16~3 , inst16~3, Circuitao, 1
instance = comp, \inst16~6 , inst16~6, Circuitao, 1
instance = comp, \inst16~8 , inst16~8, Circuitao, 1
instance = comp, \inst16~2 , inst16~2, Circuitao, 1
instance = comp, \inst16~9 , inst16~9, Circuitao, 1
instance = comp, \inst21|inst8~2 , inst21|inst8~2, Circuitao, 1
instance = comp, \inst21|inst12~0 , inst21|inst12~0, Circuitao, 1
instance = comp, \inst21|inst15~0 , inst21|inst15~0, Circuitao, 1
instance = comp, \inst21|inst21~0 , inst21|inst21~0, Circuitao, 1
instance = comp, \inst21|inst25~0 , inst21|inst25~0, Circuitao, 1
instance = comp, \inst21|inst31~2 , inst21|inst31~2, Circuitao, 1
instance = comp, \inst21|inst35~0 , inst21|inst35~0, Circuitao, 1
instance = comp, \inst20|inst20~0 , inst20|inst20~0, Circuitao, 1
instance = comp, \inst23|inst20~0 , inst23|inst20~0, Circuitao, 1
instance = comp, \inst22|inst12~0 , inst22|inst12~0, Circuitao, 1
instance = comp, \inst22|inst15~0 , inst22|inst15~0, Circuitao, 1
instance = comp, \inst22|inst21~0 , inst22|inst21~0, Circuitao, 1
instance = comp, \inst22|inst25~0 , inst22|inst25~0, Circuitao, 1
instance = comp, \inst22|inst31~2 , inst22|inst31~2, Circuitao, 1
instance = comp, \inst22|inst35~0 , inst22|inst35~0, Circuitao, 1
instance = comp, \inst|inst4~2 , inst|inst4~2, Circuitao, 1
instance = comp, \inst18[4]~4 , inst18[4]~4, Circuitao, 1
instance = comp, \inst18[4]~10 , inst18[4]~10, Circuitao, 1
instance = comp, \inst|inst4~4 , inst|inst4~4, Circuitao, 1
instance = comp, \inst|inst4~3 , inst|inst4~3, Circuitao, 1
instance = comp, \inst18[3]~5 , inst18[3]~5, Circuitao, 1
instance = comp, \inst18[3] , inst18[3], Circuitao, 1
instance = comp, \inst18[2]~6 , inst18[2]~6, Circuitao, 1
instance = comp, \inst18[2] , inst18[2], Circuitao, 1
instance = comp, \inst18[1]~7 , inst18[1]~7, Circuitao, 1
instance = comp, \inst18[1]~8 , inst18[1]~8, Circuitao, 1
instance = comp, \inst18[0]~9 , inst18[0]~9, Circuitao, 1
instance = comp, \inst18[0]~11 , inst18[0]~11, Circuitao, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
