Determining the location of the ModelSim executable...

Using: c:/intelfpga/16.1/modelsim_ase/win32aloem/

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both ModelSim-Altera and ModelSim executables are available, ModelSim-Altera will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off lab2_2 -c lab2_2 --vector_source="C:/Intel_trn/Verilog_SV/labs411/lab2_2/Waveform.vwf" --testbench_file="C:/Intel_trn/Verilog_SV/labs411/lab2_2/simulation/qsim/Waveform.vwf.vt"

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition
    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Intel and sold by Intel or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Fri Mar 01 15:09:21 2019
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off lab2_2 -c lab2_2 --vector_source=C:/Intel_trn/Verilog_SV/labs411/lab2_2/Waveform.vwf --testbench_file=C:/Intel_trn/Verilog_SV/labs411/lab2_2/simulation/qsim/Waveform.vwf.vt
Info (119006): Selected device 5CSEMA5F31C6 for design "lab2_2"
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.

Completed successfully. 

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="C:/Intel_trn/Verilog_SV/labs411/lab2_2/simulation/qsim/" lab2_2 -c lab2_2

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 16.1.2 Build 203 01/18/2017 SJ Standard Edition
    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Intel and sold by Intel or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Fri Mar 01 15:09:28 2019
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=C:/Intel_trn/Verilog_SV/labs411/lab2_2/simulation/qsim/ lab2_2 -c lab2_2
Info (119006): Selected device 5CSEMA5F31C6 for design "lab2_2"
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204019): Generated file lab2_2.vo in folder "C:/Intel_trn/Verilog_SV/labs411/lab2_2/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 583 megabytes
    Info: Processing ended: Fri Mar 01 15:09:36 2019
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:01

Completed successfully. 

**** Generating the ModelSim .do script ****

C:/Intel_trn/Verilog_SV/labs411/lab2_2/simulation/qsim/lab2_2.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

c:/intelfpga/16.1/modelsim_ase/win32aloem//vsim -c -do lab2_2.do

Reading C:/intelFPGA/16.1/modelsim_ase/tcl/vsim/pref.tcl

# 10.5b

# do lab2_2.do

# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:09:37 on Mar 01,2019
# vlog -work work lab2_2.vo 
# -- Compiling module lab2_2
# 
# Top level modules:
# 	lab2_2
# End time: 15:09:37 on Mar 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:09:37 on Mar 01,2019
# vlog -work work Waveform.vwf.vt 
# -- Compiling module lab2_2_vlg_vec_tst
# 
# Top level modules:
# 	lab2_2_vlg_vec_tst
# End time: 15:09:37 on Mar 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# vsim -novopt -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.lab2_2_vlg_vec_tst 
# Start time: 15:09:37 on Mar 01,2019
# Loading work.lab2_2_vlg_vec_tst
# Loading work.lab2_2
# ** Warning: (vsim-3015) lab2_2.vo(429): [PCDPC] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /lab2_2_vlg_vec_tst/i1/\Mult0~8  File: nofile
# ** Warning: (vsim-3015) lab2_2.vo(429): [PCDPC] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /lab2_2_vlg_vec_tst/i1/\Mult0~8  File: nofile
# ** Warning: (vsim-3015) lab2_2.vo(429): [PCDPC] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /lab2_2_vlg_vec_tst/i1/\Mult0~8  File: nofile
# ** Warning: (vsim-3015) lab2_2.vo(429): [PCDPC] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /lab2_2_vlg_vec_tst/i1/\Mult0~8  File: nofile
# ** Warning: (vsim-3015) lab2_2.vo(429): [PCDPC] - Port size (4) does not match connection size (27) for port 'scanin'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /lab2_2_vlg_vec_tst/i1/\Mult0~8  File: nofile
# ** Warning: (vsim-3015) lab2_2.vo(429): [PCDPC] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: nofile(38).
#    Time: 0 ps  Iteration: 0  Instance: /lab2_2_vlg_vec_tst/i1/\Mult0~8  File: nofile
# ** Warning: (vsim-3015) (): [PCDPC] - Port size () does not match connection size () for .
#    Time: 0 ps  Iteration: 0  Protected: /lab2_2_vlg_vec_tst/i1/\Mult0~8 // File: nofile
# ** Warning: (vsim-3015) (): [PCDPC] - Port size () does not match connection size () for .
#    Time: 0 ps  Iteration: 0  Protected: /lab2_2_vlg_vec_tst/i1/\Mult0~8 // File: nofile
# after#23
# ** Note: $finish    : Waveform.vwf.vt(49)
#    Time: 1 us  Iteration: 0  Instance: /lab2_2_vlg_vec_tst
# End time: 15:09:37 on Mar 01,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 8

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading C:/Intel_trn/Verilog_SV/labs411/lab2_2/Waveform.vwf...

Reading C:/Intel_trn/Verilog_SV/labs411/lab2_2/simulation/qsim/lab2_2.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to C:/Intel_trn/Verilog_SV/labs411/lab2_2/simulation/qsim/lab2_2_20190301150937.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.