
UART_1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000314  080001c4  080001c4  000011c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  080004d8  080004d8  00002004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  080004d8  080004d8  00002004  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  080004d8  080004d8  00002004  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  080004d8  080004d8  00002004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080004d8  080004d8  000014d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080004dc  080004dc  000014dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000004  20000000  080004e0  00002000  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  20000004  080004e4  00002004  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000024  080004e4  00002024  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00002004  2**0
                  CONTENTS, READONLY
 12 .debug_info   000015dd  00000000  00000000  00002034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000004e6  00000000  00000000  00003611  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000001e0  00000000  00000000  00003af8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000150  00000000  00000000  00003cd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001f6f9  00000000  00000000  00003e28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000021ba  00000000  00000000  00023521  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c3340  00000000  00000000  000256db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e8a1b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000005a8  00000000  00000000  000e8a60  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005d  00000000  00000000  000e9008  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	@ (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	@ (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	20000004 	.word	0x20000004
 80001e0:	00000000 	.word	0x00000000
 80001e4:	080004c0 	.word	0x080004c0

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	@ (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	@ (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	@ (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	20000008 	.word	0x20000008
 8000200:	080004c0 	.word	0x080004c0

08000204 <main>:
static void uart_config(void);
static void timer_config(void);
static void nvic_config(void);

int main(void)
{
 8000204:	b580      	push	{r7, lr}
 8000206:	af00      	add	r7, sp, #0
	uart_config();
 8000208:	f000 f806 	bl	8000218 <uart_config>
	timer_config();
 800020c:	f000 f82e 	bl	800026c <timer_config>
	nvic_config();
 8000210:	f000 f860 	bl	80002d4 <nvic_config>
	while(1);
 8000214:	bf00      	nop
 8000216:	e7fd      	b.n	8000214 <main+0x10>

08000218 <uart_config>:
}

static void uart_config(void)
{
 8000218:	b480      	push	{r7}
 800021a:	af00      	add	r7, sp, #0
	//clock for UART2
	RCC->APB1ENR |= (1U << 13);
 800021c:	4b11      	ldr	r3, [pc, #68]	@ (8000264 <uart_config+0x4c>)
 800021e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000220:	4a10      	ldr	r2, [pc, #64]	@ (8000264 <uart_config+0x4c>)
 8000222:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000226:	6413      	str	r3, [r2, #64]	@ 0x40
	(void)RCC->APB1ENR;
 8000228:	4b0e      	ldr	r3, [pc, #56]	@ (8000264 <uart_config+0x4c>)
 800022a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40

	USART2->CR1 &= ~(1U << 13);  //disabled uart to configure
 800022c:	4b0e      	ldr	r3, [pc, #56]	@ (8000268 <uart_config+0x50>)
 800022e:	68db      	ldr	r3, [r3, #12]
 8000230:	4a0d      	ldr	r2, [pc, #52]	@ (8000268 <uart_config+0x50>)
 8000232:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8000236:	60d3      	str	r3, [r2, #12]
	USART2->CR1 |= (1U << 6);     //Enabling the interrput when transmission complete
 8000238:	4b0b      	ldr	r3, [pc, #44]	@ (8000268 <uart_config+0x50>)
 800023a:	68db      	ldr	r3, [r3, #12]
 800023c:	4a0a      	ldr	r2, [pc, #40]	@ (8000268 <uart_config+0x50>)
 800023e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000242:	60d3      	str	r3, [r2, #12]

	USART2->BRR = 833.3125;      //configuring Buadrate
 8000244:	4b08      	ldr	r3, [pc, #32]	@ (8000268 <uart_config+0x50>)
 8000246:	f240 3241 	movw	r2, #833	@ 0x341
 800024a:	609a      	str	r2, [r3, #8]

	USART2->CR1 |= (1U <<13);    //Enable the UART2
 800024c:	4b06      	ldr	r3, [pc, #24]	@ (8000268 <uart_config+0x50>)
 800024e:	68db      	ldr	r3, [r3, #12]
 8000250:	4a05      	ldr	r2, [pc, #20]	@ (8000268 <uart_config+0x50>)
 8000252:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000256:	60d3      	str	r3, [r2, #12]
}
 8000258:	bf00      	nop
 800025a:	46bd      	mov	sp, r7
 800025c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000260:	4770      	bx	lr
 8000262:	bf00      	nop
 8000264:	40023800 	.word	0x40023800
 8000268:	40004400 	.word	0x40004400

0800026c <timer_config>:

static void timer_config(void)
{
 800026c:	b480      	push	{r7}
 800026e:	af00      	add	r7, sp, #0
	//  is on AHB1 bus
	RCC->APB1ENR |=RCC_APB1ENR_TIM2EN ;      //Enableing the clock for TIMER2
 8000270:	4b17      	ldr	r3, [pc, #92]	@ (80002d0 <timer_config+0x64>)
 8000272:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000274:	4a16      	ldr	r2, [pc, #88]	@ (80002d0 <timer_config+0x64>)
 8000276:	f043 0301 	orr.w	r3, r3, #1
 800027a:	6413      	str	r3, [r2, #64]	@ 0x40
	(void)RCC->APB1ENR;                       // read-back to ensure clock is active
 800027c:	4b14      	ldr	r3, [pc, #80]	@ (80002d0 <timer_config+0x64>)
 800027e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40

	TIM2->CR1 &= ~(TIM_CR1_CEN);               //Disableing the TIM2
 8000280:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000284:	681b      	ldr	r3, [r3, #0]
 8000286:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800028a:	f023 0301 	bic.w	r3, r3, #1
 800028e:	6013      	str	r3, [r2, #0]

	TIM2->PSC = 15999;                       //setting prescaler value (for 16MHz clk freq) , at this value the tick period 1000Hz (1msec)
 8000290:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000294:	f643 627f 	movw	r2, #15999	@ 0x3e7f
 8000298:	629a      	str	r2, [r3, #40]	@ 0x28
	TIM2->ARR = 1000;                        //setting ARR to 1000 (0-1000) , at this value the overflow time 1000 x 1mHz = 1sec
 800029a:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800029e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80002a2:	62da      	str	r2, [r3, #44]	@ 0x2c

	TIM2->SR &= ~TIM_SR_UIF;                       //clearing UIF flag
 80002a4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80002a8:	691b      	ldr	r3, [r3, #16]
 80002aa:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80002ae:	f023 0301 	bic.w	r3, r3, #1
 80002b2:	6113      	str	r3, [r2, #16]

	TIM2->CR1 |= TIM_CR1_CEN;               //Enableing the TIM2
 80002b4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80002b8:	681b      	ldr	r3, [r3, #0]
 80002ba:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80002be:	f043 0301 	orr.w	r3, r3, #1
 80002c2:	6013      	str	r3, [r2, #0]
}
 80002c4:	bf00      	nop
 80002c6:	46bd      	mov	sp, r7
 80002c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop
 80002d0:	40023800 	.word	0x40023800

080002d4 <nvic_config>:
static void nvic_config(void)
{
 80002d4:	b480      	push	{r7}
 80002d6:	af00      	add	r7, sp, #0
	NVIC->ISER[0] |= (1U << 28);              //setting the ISER register 28th position or 28th interrupt (TIM2 Interrupt)
 80002d8:	4b0d      	ldr	r3, [pc, #52]	@ (8000310 <nvic_config+0x3c>)
 80002da:	681b      	ldr	r3, [r3, #0]
 80002dc:	4a0c      	ldr	r2, [pc, #48]	@ (8000310 <nvic_config+0x3c>)
 80002de:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80002e2:	6013      	str	r3, [r2, #0]

	NVIC->IP[28] &= ~(16U << 4);             //clearing the IPR[28] register of offset 0
 80002e4:	4a0a      	ldr	r2, [pc, #40]	@ (8000310 <nvic_config+0x3c>)
 80002e6:	4b0a      	ldr	r3, [pc, #40]	@ (8000310 <nvic_config+0x3c>)
 80002e8:	f892 231c 	ldrb.w	r2, [r2, #796]	@ 0x31c
 80002ec:	b2d2      	uxtb	r2, r2
 80002ee:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
	NVIC->IP[28] |= (1 << 4);              //setting the IPR[28] register of offset 0
 80002f2:	4b07      	ldr	r3, [pc, #28]	@ (8000310 <nvic_config+0x3c>)
 80002f4:	f893 331c 	ldrb.w	r3, [r3, #796]	@ 0x31c
 80002f8:	b2db      	uxtb	r3, r3
 80002fa:	4a05      	ldr	r2, [pc, #20]	@ (8000310 <nvic_config+0x3c>)
 80002fc:	f043 0310 	orr.w	r3, r3, #16
 8000300:	b2db      	uxtb	r3, r3
 8000302:	f882 331c 	strb.w	r3, [r2, #796]	@ 0x31c
}
 8000306:	bf00      	nop
 8000308:	46bd      	mov	sp, r7
 800030a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800030e:	4770      	bx	lr
 8000310:	e000e100 	.word	0xe000e100

08000314 <TIM2_IRQHandler>:

void TIM2_IRQHandler(void)
{
 8000314:	b480      	push	{r7}
 8000316:	af00      	add	r7, sp, #0
	TIM2->SR &= ~(TIM_SR_UIF);                       //clearing UIF flag (without touching other bits)
 8000318:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800031c:	691b      	ldr	r3, [r3, #16]
 800031e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000322:	f023 0301 	bic.w	r3, r3, #1
 8000326:	6113      	str	r3, [r2, #16]
	if(USART2->SR & (1U << 7))
 8000328:	4b12      	ldr	r3, [pc, #72]	@ (8000374 <TIM2_IRQHandler+0x60>)
 800032a:	681b      	ldr	r3, [r3, #0]
 800032c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000330:	2b00      	cmp	r3, #0
 8000332:	d014      	beq.n	800035e <TIM2_IRQHandler+0x4a>
	{
	   USART2->CR1 &= ~(1U << 3);
 8000334:	4b0f      	ldr	r3, [pc, #60]	@ (8000374 <TIM2_IRQHandler+0x60>)
 8000336:	68db      	ldr	r3, [r3, #12]
 8000338:	4a0e      	ldr	r2, [pc, #56]	@ (8000374 <TIM2_IRQHandler+0x60>)
 800033a:	f023 0308 	bic.w	r3, r3, #8
 800033e:	60d3      	str	r3, [r2, #12]
	   USART2->DR = 101;
 8000340:	4b0c      	ldr	r3, [pc, #48]	@ (8000374 <TIM2_IRQHandler+0x60>)
 8000342:	2265      	movs	r2, #101	@ 0x65
 8000344:	605a      	str	r2, [r3, #4]
	   if(!(USART2->CR1 & (1U << 2) ))
 8000346:	4b0b      	ldr	r3, [pc, #44]	@ (8000374 <TIM2_IRQHandler+0x60>)
 8000348:	68db      	ldr	r3, [r3, #12]
 800034a:	f003 0304 	and.w	r3, r3, #4
 800034e:	2b00      	cmp	r3, #0
 8000350:	d105      	bne.n	800035e <TIM2_IRQHandler+0x4a>
	   {
		   USART2->CR1 |= (1U << 3);
 8000352:	4b08      	ldr	r3, [pc, #32]	@ (8000374 <TIM2_IRQHandler+0x60>)
 8000354:	68db      	ldr	r3, [r3, #12]
 8000356:	4a07      	ldr	r2, [pc, #28]	@ (8000374 <TIM2_IRQHandler+0x60>)
 8000358:	f043 0308 	orr.w	r3, r3, #8
 800035c:	60d3      	str	r3, [r2, #12]
	   }
	}
	USART2->SR &= ~(1U << 7);
 800035e:	4b05      	ldr	r3, [pc, #20]	@ (8000374 <TIM2_IRQHandler+0x60>)
 8000360:	681b      	ldr	r3, [r3, #0]
 8000362:	4a04      	ldr	r2, [pc, #16]	@ (8000374 <TIM2_IRQHandler+0x60>)
 8000364:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8000368:	6013      	str	r3, [r2, #0]
}
 800036a:	bf00      	nop
 800036c:	46bd      	mov	sp, r7
 800036e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000372:	4770      	bx	lr
 8000374:	40004400 	.word	0x40004400

08000378 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000378:	b480      	push	{r7}
 800037a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800037c:	bf00      	nop
 800037e:	e7fd      	b.n	800037c <NMI_Handler+0x4>

08000380 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000380:	b480      	push	{r7}
 8000382:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000384:	bf00      	nop
 8000386:	e7fd      	b.n	8000384 <HardFault_Handler+0x4>

08000388 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000388:	b480      	push	{r7}
 800038a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800038c:	bf00      	nop
 800038e:	e7fd      	b.n	800038c <MemManage_Handler+0x4>

08000390 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000390:	b480      	push	{r7}
 8000392:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000394:	bf00      	nop
 8000396:	e7fd      	b.n	8000394 <BusFault_Handler+0x4>

08000398 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000398:	b480      	push	{r7}
 800039a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800039c:	bf00      	nop
 800039e:	e7fd      	b.n	800039c <UsageFault_Handler+0x4>

080003a0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80003a0:	b480      	push	{r7}
 80003a2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80003a4:	bf00      	nop
 80003a6:	46bd      	mov	sp, r7
 80003a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003ac:	4770      	bx	lr

080003ae <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80003ae:	b480      	push	{r7}
 80003b0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80003b2:	bf00      	nop
 80003b4:	46bd      	mov	sp, r7
 80003b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003ba:	4770      	bx	lr

080003bc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80003bc:	b480      	push	{r7}
 80003be:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80003c0:	bf00      	nop
 80003c2:	46bd      	mov	sp, r7
 80003c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003c8:	4770      	bx	lr

080003ca <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80003ca:	b580      	push	{r7, lr}
 80003cc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80003ce:	f000 f83f 	bl	8000450 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80003d2:	bf00      	nop
 80003d4:	bd80      	pop	{r7, pc}
	...

080003d8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80003d8:	b480      	push	{r7}
 80003da:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80003dc:	4b06      	ldr	r3, [pc, #24]	@ (80003f8 <SystemInit+0x20>)
 80003de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80003e2:	4a05      	ldr	r2, [pc, #20]	@ (80003f8 <SystemInit+0x20>)
 80003e4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80003e8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80003ec:	bf00      	nop
 80003ee:	46bd      	mov	sp, r7
 80003f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003f4:	4770      	bx	lr
 80003f6:	bf00      	nop
 80003f8:	e000ed00 	.word	0xe000ed00

080003fc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80003fc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000434 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000400:	f7ff ffea 	bl	80003d8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000404:	480c      	ldr	r0, [pc, #48]	@ (8000438 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000406:	490d      	ldr	r1, [pc, #52]	@ (800043c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000408:	4a0d      	ldr	r2, [pc, #52]	@ (8000440 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800040a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800040c:	e002      	b.n	8000414 <LoopCopyDataInit>

0800040e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800040e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000410:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000412:	3304      	adds	r3, #4

08000414 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000414:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000416:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000418:	d3f9      	bcc.n	800040e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800041a:	4a0a      	ldr	r2, [pc, #40]	@ (8000444 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800041c:	4c0a      	ldr	r4, [pc, #40]	@ (8000448 <LoopFillZerobss+0x22>)
  movs r3, #0
 800041e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000420:	e001      	b.n	8000426 <LoopFillZerobss>

08000422 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000422:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000424:	3204      	adds	r2, #4

08000426 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000426:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000428:	d3fb      	bcc.n	8000422 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800042a:	f000 f825 	bl	8000478 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800042e:	f7ff fee9 	bl	8000204 <main>
  bx  lr    
 8000432:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000434:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000438:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800043c:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 8000440:	080004e0 	.word	0x080004e0
  ldr r2, =_sbss
 8000444:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 8000448:	20000024 	.word	0x20000024

0800044c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800044c:	e7fe      	b.n	800044c <ADC_IRQHandler>
	...

08000450 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000450:	b480      	push	{r7}
 8000452:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000454:	4b06      	ldr	r3, [pc, #24]	@ (8000470 <HAL_IncTick+0x20>)
 8000456:	781b      	ldrb	r3, [r3, #0]
 8000458:	461a      	mov	r2, r3
 800045a:	4b06      	ldr	r3, [pc, #24]	@ (8000474 <HAL_IncTick+0x24>)
 800045c:	681b      	ldr	r3, [r3, #0]
 800045e:	4413      	add	r3, r2
 8000460:	4a04      	ldr	r2, [pc, #16]	@ (8000474 <HAL_IncTick+0x24>)
 8000462:	6013      	str	r3, [r2, #0]
}
 8000464:	bf00      	nop
 8000466:	46bd      	mov	sp, r7
 8000468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800046c:	4770      	bx	lr
 800046e:	bf00      	nop
 8000470:	20000000 	.word	0x20000000
 8000474:	20000020 	.word	0x20000020

08000478 <__libc_init_array>:
 8000478:	b570      	push	{r4, r5, r6, lr}
 800047a:	4d0d      	ldr	r5, [pc, #52]	@ (80004b0 <__libc_init_array+0x38>)
 800047c:	4c0d      	ldr	r4, [pc, #52]	@ (80004b4 <__libc_init_array+0x3c>)
 800047e:	1b64      	subs	r4, r4, r5
 8000480:	10a4      	asrs	r4, r4, #2
 8000482:	2600      	movs	r6, #0
 8000484:	42a6      	cmp	r6, r4
 8000486:	d109      	bne.n	800049c <__libc_init_array+0x24>
 8000488:	4d0b      	ldr	r5, [pc, #44]	@ (80004b8 <__libc_init_array+0x40>)
 800048a:	4c0c      	ldr	r4, [pc, #48]	@ (80004bc <__libc_init_array+0x44>)
 800048c:	f000 f818 	bl	80004c0 <_init>
 8000490:	1b64      	subs	r4, r4, r5
 8000492:	10a4      	asrs	r4, r4, #2
 8000494:	2600      	movs	r6, #0
 8000496:	42a6      	cmp	r6, r4
 8000498:	d105      	bne.n	80004a6 <__libc_init_array+0x2e>
 800049a:	bd70      	pop	{r4, r5, r6, pc}
 800049c:	f855 3b04 	ldr.w	r3, [r5], #4
 80004a0:	4798      	blx	r3
 80004a2:	3601      	adds	r6, #1
 80004a4:	e7ee      	b.n	8000484 <__libc_init_array+0xc>
 80004a6:	f855 3b04 	ldr.w	r3, [r5], #4
 80004aa:	4798      	blx	r3
 80004ac:	3601      	adds	r6, #1
 80004ae:	e7f2      	b.n	8000496 <__libc_init_array+0x1e>
 80004b0:	080004d8 	.word	0x080004d8
 80004b4:	080004d8 	.word	0x080004d8
 80004b8:	080004d8 	.word	0x080004d8
 80004bc:	080004dc 	.word	0x080004dc

080004c0 <_init>:
 80004c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80004c2:	bf00      	nop
 80004c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80004c6:	bc08      	pop	{r3}
 80004c8:	469e      	mov	lr, r3
 80004ca:	4770      	bx	lr

080004cc <_fini>:
 80004cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80004ce:	bf00      	nop
 80004d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80004d2:	bc08      	pop	{r3}
 80004d4:	469e      	mov	lr, r3
 80004d6:	4770      	bx	lr
