Clock Regions-Block Scope:
+--------------------------------------------------------------------------+
| (X0,Y*): (Xmin,Xmax,Ymin,Ymax)     | (X1,Y*): (Xmin,Xmax,Ymin,Ymax)     
+--------------------------------------------------------------------------+
| (X0,Y2): (0,79,61,91)              | (X1,Y2): (80,165,61,91)            
| (X0,Y1): (0,79,31,60)              | (X1,Y1): (80,165,31,60)            
| (X0,Y0): (0,79,0,30)               | (X1,Y0): (80,165,0,30)             
+--------------------------------------------------------------------------+

Clock Regions-Clock Primitives:
+--------------------------------------------------------------------------------------------------------------------------------------+
| Clock Region Name     | CLK PAD     | PLL PAD     | RCKB     | IOCKGATE     | IOCKDIV     | CLMA     | CLMS     | DRM     | APM     
+--------------------------------------------------------------------------------------------------------------------------------------+
| (X0,Y0)               | 2           | 2           | 4        | 4            | 4           | 1120     | 714      | 24      | 10      
| (X0,Y1)               | 8           | 8           | 4        | 2            | 2           | 1040     | 680      | 21      | 10      
| (X0,Y2)               | 0           | 0           | 4        | 4            | 4           | 817      | 561      | 19      | 7       
| (X1,Y0)               | 6           | 6           | 4        | 4            | 4           | 1189     | 783      | 24      | 20      
| (X1,Y1)               | 8           | 8           | 4        | 2            | 2           | 1230     | 810      | 24      | 20      
| (X1,Y2)               | 8           | 8           | 4        | 4            | 4           | 1054     | 702      | 22      | 17      
+--------------------------------------------------------------------------------------------------------------------------------------+

Global Clock Buffer Constraint Details:
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source  Name                                                       | Source Pin     | Source-Buffer Net                                | Buffer Input Pin     | Buffer  Name                                            | Buffer Output Pin     | Buffer-Load Net                              | Clock Region Of Buffer Site     | Buffer Site     | IO Load Clock Region     | Non-IO Load Clock Region     | Clock Loads     | Non-Clock Loads     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| pixclk_in_ibuf/opit_1                                              | INCK           | _N20                                             | CLK                  | clkbufg_1/gopclkbufg                                    | CLKOUT                | ntclkbufg_1                                  |  ---                            |  ---            |  ---                     |  ---                         | 770             | 0                   
| pll_top_inst/u_pll_e3/goppll                                       | CLKOUT1        | nt_pixclk_out                                    | CLK                  | clkbufg_2/gopclkbufg                                    | CLKOUT                | ntclkbufg_2                                  |  ---                            |  ---            |  ---                     |  ---                         | 324             | 0                   
| pll_top_inst/u_pll_e3/goppll                                       | CLKOUT0        | clk_10M                                          | CLK                  | clkbufg_3/gopclkbufg                                    | CLKOUT                | ntclkbufg_3                                  |  ---                            |  ---            |  ---                     |  ---                         | 244             | 0                   
| sys_clk_ibuf/opit_1                                                | INCK           | _N19                                             | CLK                  | axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg          | CLKOUT                | axi_ctrl_inst/HMIC_S_inst/pll_clkin          |  ---                            |  ---            |  ---                     | (79,79,43,47)                | 68              | 0                   
| axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll     | CLKOUT1        | axi_ctrl_inst/HMIC_S_inst/ioclk_gate_clk_pll     | CLK                  | axi_ctrl_inst/HMIC_S_inst/u_clkbufg_gate/gopclkbufg     | CLKOUT                | axi_ctrl_inst/HMIC_S_inst/ioclk_gate_clk     |  ---                            |  ---            |  ---                     |  ---                         | 1               | 0                   
| axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv                   | CLKDIV         | ddr_clk_100M                                     | CLK                  | clkbufg_0/gopclkbufg                                    | CLKOUT                | ntclkbufg_0                                  |  ---                            |  ---            | (0,4,4,89)               | (4,4,7,84)                   | 4981            | 0                   
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Global Clock Source Constraint Details:
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Name                                                        | Source Pin     | Source-Load Net                                  | Clock Region Of Source Site     | Source Site     | Clock Buffer Loads     | Non-Clock Buffer Loads     
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| pixclk_in_ibuf/opit_1                                              | INCK           | _N20                                             | (X1,Y0)                         | IOL_163_6       | 1                      | 0                          
| pll_top_inst/u_pll_e3/goppll                                       | CLKOUT1        | nt_pixclk_out                                    | (X0,Y0)                         | PLL_158_55      | 1                      | 1                          
| pll_top_inst/u_pll_e3/goppll                                       | CLKOUT0        | clk_10M                                          | (X0,Y0)                         | PLL_158_55      | 1                      | 0                          
| sys_clk_ibuf/opit_1                                                | INCK           | _N19                                             | (X1,Y1)                         | IOL_327_210     | 1                      | 0                          
| axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll     | CLKOUT1        | axi_ctrl_inst/HMIC_S_inst/ioclk_gate_clk_pll     | (X0,Y1)                         | PLL_158_199     | 1                      | 0                          
| axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv                   | CLKDIV         | ddr_clk_100M                                     |  ---                            |  ---            | 1                      | 0                          
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

IO Clock Buffer Constraint Details:
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source  Name                                                       | Source Pin     | Source-Buffer Net     | Buffer Input Pin     | Buffer  Name                                              | Buffer Output Pin     | Buffer-Load Net                         | Clock Region Of Buffer Site     | Buffer Site     | IO Load Clock Region     | Non-IO Load Clock Region     | Clock Loads     | Non-Clock Loads     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll     | CLKOUT0_WL     | clkout0_wl_0          | CLK                  | axi_ctrl_inst/HMIC_S_inst/I_GTP_IOCLKBUF_1/gopclkgate     | OUT                   | axi_ctrl_inst/HMIC_S_inst/ioclk [1]     |  ---                            |  ---            | (0,4,32,59)              | (4,4,37,54)                  | 28              | 0                   
| axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll     | CLKOUT0_WL     | clkout0_wl_0          | CLK                  | axi_ctrl_inst/HMIC_S_inst/I_GTP_IOCLKBUF_0/gopclkgate     | OUT                   | axi_ctrl_inst/HMIC_S_inst/ioclk [0]     |  ---                            |  ---            | (0,4,62,84)              | (4,4,67,84)                  | 11              | 0                   
| axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_1/u_pll_e3/goppll     | CLKOUT0_WL     | clkout0_wl_1          | CLK                  | axi_ctrl_inst/HMIC_S_inst/I_GTP_IOCLKBUF_2/gopclkgate     | OUT                   | axi_ctrl_inst/HMIC_S_inst/ioclk [2]     |  ---                            |  ---            | (4,4,7,24)               | (4,4,7,24)                   | 2               | 0                   
| axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll     | CLKOUT0_WL     | clkout0_wl_0          | CLK                  | clkgate_4/gopclkgate                                      | OUT                   | ntclkgate_0                             |  ---                            |  ---            |  ---                     |  ---                         | 0               | 1                   
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

IO Clock Source Constraint Details:
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Name                                                        | Source Pin     | Source-Load Net     | Clock Region Of Source Site     | Source Site     | Clock Buffer Loads     | Non-Clock Buffer Loads     
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll     | CLKOUT0_WL     | clkout0_wl_0        | (X0,Y1)                         | PLL_158_199     | 3                      | 0                          
| axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_1/u_pll_e3/goppll     | CLKOUT0_WL     | clkout0_wl_1        | (X0,Y1)                         | PLL_158_179     | 1                      | 0                          
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Device Cell Placement Summary for Global Clock Buffer:
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source  Name                                                       | Source  Pin     | Source-Buffer Net                                | Buffer Input Pin     | Buffer  Name                                            | Buffer Output Pin     | Buffer-Load Net                              | Buffer Site     | IO Load Clock Region     | Non-IO Load Clock Region     | Clock Loads     | Non-Clock Loads     
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| sys_clk_ibuf/opit_1                                                | INCK            | _N19                                             | CLK                  | axi_ctrl_inst/HMIC_S_inst/u_clkbufg/gopclkbufg          | CLKOUT                | axi_ctrl_inst/HMIC_S_inst/pll_clkin          | USCM_84_111     |  ---                     | (9,79,43,60)                 | 68              | 0                   
| axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll     | CLKOUT1         | axi_ctrl_inst/HMIC_S_inst/ioclk_gate_clk_pll     | CLK                  | axi_ctrl_inst/HMIC_S_inst/u_clkbufg_gate/gopclkbufg     | CLKOUT                | axi_ctrl_inst/HMIC_S_inst/ioclk_gate_clk     | USCM_84_112     |  ---                     | (37,37,49,49)                | 1               | 0                   
| axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv                   | CLKDIV          | ddr_clk_100M                                     | CLK                  | clkbufg_0/gopclkbufg                                    | CLKOUT                | ntclkbufg_0                                  | USCM_84_113     | (0,2,4,89)               | (4,64,5,86)                  | 4981            | 0                   
| pixclk_in_ibuf/opit_1                                              | INCK            | _N20                                             | CLK                  | clkbufg_1/gopclkbufg                                    | CLKOUT                | ntclkbufg_1                                  | USCM_84_108     |  ---                     | (24,47,18,57)                | 770             | 0                   
| pll_top_inst/u_pll_e3/goppll                                       | CLKOUT1         | nt_pixclk_out                                    | CLK                  | clkbufg_2/gopclkbufg                                    | CLKOUT                | ntclkbufg_2                                  | USCM_84_109     |  ---                     | (24,45,45,61)                | 324             | 0                   
| pll_top_inst/u_pll_e3/goppll                                       | CLKOUT0         | clk_10M                                          | CLK                  | clkbufg_3/gopclkbufg                                    | CLKOUT                | ntclkbufg_3                                  | USCM_84_110     |  ---                     | (33,122,29,55)               | 244             | 0                   
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Device Cell Placement Summary for Global Clock Source:
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Name                                                        | Source  Pin     | Source-Load Net                                  | Source Site       | Clock Buffer Loads     | Non-Clock Buffer Loads     
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| sys_clk_ibuf/opit_1                                                | INCK            | _N19                                             | IOL_327_210       | 1                      | 1                          
| axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll     | CLKOUT1         | axi_ctrl_inst/HMIC_S_inst/ioclk_gate_clk_pll     | PLL_158_199       | 1                      | 0                          
| axi_ctrl_inst/HMIC_S_inst/I_GTP_CLKDIV/gopclkdiv                   | CLKDIV          | ddr_clk_100M                                     | IOCKDIV_6_323     | 1                      | 0                          
| pixclk_in_ibuf/opit_1                                              | INCK            | _N20                                             | IOL_163_6         | 1                      | 0                          
| pll_top_inst/u_pll_e3/goppll                                       | CLKOUT1         | nt_pixclk_out                                    | PLL_158_55        | 1                      | 1                          
| pll_top_inst/u_pll_e3/goppll                                       | CLKOUT0         | clk_10M                                          | PLL_158_55        | 1                      | 0                          
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Device Cell Placement Summary for IO Clock Buffer:
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source  Name                                                       | Source  Pin     | Source-Buffer Net     | Buffer Input Pin     | Buffer  Name                                              | Buffer Output Pin     | Buffer-Load Net                         | Buffer Site        | IO Load Clock Region     | Non-IO Load Clock Region     | Clock Loads     | Non-Clock Loads     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll     | CLKOUT0_WL      | clkout0_wl_0          | CLK                  | axi_ctrl_inst/HMIC_S_inst/I_GTP_IOCLKBUF_0/gopclkgate     | OUT                   | axi_ctrl_inst/HMIC_S_inst/ioclk [0]     | IOCKGATE_6_312     | (0,2,62,70)              | (4,4,67,84)                  | 11              | 0                   
| axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll     | CLKOUT0_WL      | clkout0_wl_0          | CLK                  | axi_ctrl_inst/HMIC_S_inst/I_GTP_IOCLKBUF_1/gopclkgate     | OUT                   | axi_ctrl_inst/HMIC_S_inst/ioclk [1]     | IOCKGATE_6_188     | (0,2,32,59)              | (4,5,37,54)                  | 28              | 0                   
| axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_1/u_pll_e3/goppll     | CLKOUT0_WL      | clkout0_wl_1          | CLK                  | axi_ctrl_inst/HMIC_S_inst/I_GTP_IOCLKBUF_2/gopclkgate     | OUT                   | axi_ctrl_inst/HMIC_S_inst/ioclk [2]     | IOCKGATE_6_64      |  ---                     | (4,4,7,24)                   | 2               | 0                   
| axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll     | CLKOUT0_WL      | clkout0_wl_0          | CLK                  | clkgate_4/gopclkgate                                      | OUT                   | ntclkgate_0                             | IOCKGATE_6_322     |  ---                     | (5,5,77,77)                  | 0               | 1                   
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

Device Cell Placement Summary for IO Clock Source:
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Name                                                        | Source  Pin     | Source-Load Net     | Source Site     | Clock Buffer Loads     | Non-Clock Buffer Loads     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_0/u_pll_e3/goppll     | CLKOUT0_WL      | clkout0_wl_0        | PLL_158_199     | 3                      | 0                          
| axi_ctrl_inst/HMIC_S_inst/u_ipsxb_ddrphy_pll_1/u_pll_e3/goppll     | CLKOUT0_WL      | clkout0_wl_1        | PLL_158_179     | 1                      | 0                          
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

