
C:\Users\sohaenglee\Desktop\HAL_Project\c8t6_lora_test\Debug\c8t6_lora_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006408  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002d8  08006518  08006518  00016518  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080067f0  080067f0  000167f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  080067f8  080067f8  000167f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  080067fc  080067fc  000167fc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000674  20000000  08006800  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          0000027c  20000674  08006e74  00020674  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  200008f0  08006e74  000208f0  2**0
                  ALLOC
  9 .ARM.attributes 00000029  00000000  00000000  00020674  2**0
                  CONTENTS, READONLY
 10 .debug_info   00018174  00000000  00000000  0002069d  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00002cd7  00000000  00000000  00038811  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000098c1  00000000  00000000  0003b4e8  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00000b58  00000000  00000000  00044db0  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00001108  00000000  00000000  00045908  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   00007631  00000000  00000000  00046a10  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00004459  00000000  00000000  0004e041  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  0005249a  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00002da0  00000000  00000000  00052518  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000674 	.word	0x20000674
 800012c:	00000000 	.word	0x00000000
 8000130:	08006500 	.word	0x08006500

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000678 	.word	0x20000678
 800014c:	08006500 	.word	0x08006500

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800029e:	f1a4 0401 	sub.w	r4, r4, #1
 80002a2:	d1e9      	bne.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f092 0f00 	teq	r2, #0
 800044a:	bf14      	ite	ne
 800044c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000450:	4770      	bxeq	lr
 8000452:	b530      	push	{r4, r5, lr}
 8000454:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000458:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800045c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000460:	e720      	b.n	80002a4 <__adddf3+0x138>
 8000462:	bf00      	nop

08000464 <__aeabi_ul2d>:
 8000464:	ea50 0201 	orrs.w	r2, r0, r1
 8000468:	bf08      	it	eq
 800046a:	4770      	bxeq	lr
 800046c:	b530      	push	{r4, r5, lr}
 800046e:	f04f 0500 	mov.w	r5, #0
 8000472:	e00a      	b.n	800048a <__aeabi_l2d+0x16>

08000474 <__aeabi_l2d>:
 8000474:	ea50 0201 	orrs.w	r2, r0, r1
 8000478:	bf08      	it	eq
 800047a:	4770      	bxeq	lr
 800047c:	b530      	push	{r4, r5, lr}
 800047e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000482:	d502      	bpl.n	800048a <__aeabi_l2d+0x16>
 8000484:	4240      	negs	r0, r0
 8000486:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800048a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800048e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000492:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000496:	f43f aedc 	beq.w	8000252 <__adddf3+0xe6>
 800049a:	f04f 0203 	mov.w	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004b2:	f1c2 0320 	rsb	r3, r2, #32
 80004b6:	fa00 fc03 	lsl.w	ip, r0, r3
 80004ba:	fa20 f002 	lsr.w	r0, r0, r2
 80004be:	fa01 fe03 	lsl.w	lr, r1, r3
 80004c2:	ea40 000e 	orr.w	r0, r0, lr
 80004c6:	fa21 f102 	lsr.w	r1, r1, r2
 80004ca:	4414      	add	r4, r2
 80004cc:	e6c1      	b.n	8000252 <__adddf3+0xe6>
 80004ce:	bf00      	nop

080004d0 <__aeabi_dmul>:
 80004d0:	b570      	push	{r4, r5, r6, lr}
 80004d2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004d6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004da:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004de:	bf1d      	ittte	ne
 80004e0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004e4:	ea94 0f0c 	teqne	r4, ip
 80004e8:	ea95 0f0c 	teqne	r5, ip
 80004ec:	f000 f8de 	bleq	80006ac <__aeabi_dmul+0x1dc>
 80004f0:	442c      	add	r4, r5
 80004f2:	ea81 0603 	eor.w	r6, r1, r3
 80004f6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004fa:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004fe:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000502:	bf18      	it	ne
 8000504:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000508:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800050c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000510:	d038      	beq.n	8000584 <__aeabi_dmul+0xb4>
 8000512:	fba0 ce02 	umull	ip, lr, r0, r2
 8000516:	f04f 0500 	mov.w	r5, #0
 800051a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800051e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000522:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000526:	f04f 0600 	mov.w	r6, #0
 800052a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800052e:	f09c 0f00 	teq	ip, #0
 8000532:	bf18      	it	ne
 8000534:	f04e 0e01 	orrne.w	lr, lr, #1
 8000538:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800053c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000540:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000544:	d204      	bcs.n	8000550 <__aeabi_dmul+0x80>
 8000546:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800054a:	416d      	adcs	r5, r5
 800054c:	eb46 0606 	adc.w	r6, r6, r6
 8000550:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000554:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000558:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800055c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000560:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000564:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000568:	bf88      	it	hi
 800056a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800056e:	d81e      	bhi.n	80005ae <__aeabi_dmul+0xde>
 8000570:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000574:	bf08      	it	eq
 8000576:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800057a:	f150 0000 	adcs.w	r0, r0, #0
 800057e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000582:	bd70      	pop	{r4, r5, r6, pc}
 8000584:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000588:	ea46 0101 	orr.w	r1, r6, r1
 800058c:	ea40 0002 	orr.w	r0, r0, r2
 8000590:	ea81 0103 	eor.w	r1, r1, r3
 8000594:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000598:	bfc2      	ittt	gt
 800059a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800059e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005a2:	bd70      	popgt	{r4, r5, r6, pc}
 80005a4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005a8:	f04f 0e00 	mov.w	lr, #0
 80005ac:	3c01      	subs	r4, #1
 80005ae:	f300 80ab 	bgt.w	8000708 <__aeabi_dmul+0x238>
 80005b2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005b6:	bfde      	ittt	le
 80005b8:	2000      	movle	r0, #0
 80005ba:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005be:	bd70      	pople	{r4, r5, r6, pc}
 80005c0:	f1c4 0400 	rsb	r4, r4, #0
 80005c4:	3c20      	subs	r4, #32
 80005c6:	da35      	bge.n	8000634 <__aeabi_dmul+0x164>
 80005c8:	340c      	adds	r4, #12
 80005ca:	dc1b      	bgt.n	8000604 <__aeabi_dmul+0x134>
 80005cc:	f104 0414 	add.w	r4, r4, #20
 80005d0:	f1c4 0520 	rsb	r5, r4, #32
 80005d4:	fa00 f305 	lsl.w	r3, r0, r5
 80005d8:	fa20 f004 	lsr.w	r0, r0, r4
 80005dc:	fa01 f205 	lsl.w	r2, r1, r5
 80005e0:	ea40 0002 	orr.w	r0, r0, r2
 80005e4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005e8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005ec:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f0:	fa21 f604 	lsr.w	r6, r1, r4
 80005f4:	eb42 0106 	adc.w	r1, r2, r6
 80005f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005fc:	bf08      	it	eq
 80005fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f1c4 040c 	rsb	r4, r4, #12
 8000608:	f1c4 0520 	rsb	r5, r4, #32
 800060c:	fa00 f304 	lsl.w	r3, r0, r4
 8000610:	fa20 f005 	lsr.w	r0, r0, r5
 8000614:	fa01 f204 	lsl.w	r2, r1, r4
 8000618:	ea40 0002 	orr.w	r0, r0, r2
 800061c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000620:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000624:	f141 0100 	adc.w	r1, r1, #0
 8000628:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800062c:	bf08      	it	eq
 800062e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000632:	bd70      	pop	{r4, r5, r6, pc}
 8000634:	f1c4 0520 	rsb	r5, r4, #32
 8000638:	fa00 f205 	lsl.w	r2, r0, r5
 800063c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000640:	fa20 f304 	lsr.w	r3, r0, r4
 8000644:	fa01 f205 	lsl.w	r2, r1, r5
 8000648:	ea43 0302 	orr.w	r3, r3, r2
 800064c:	fa21 f004 	lsr.w	r0, r1, r4
 8000650:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000654:	fa21 f204 	lsr.w	r2, r1, r4
 8000658:	ea20 0002 	bic.w	r0, r0, r2
 800065c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000660:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000664:	bf08      	it	eq
 8000666:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800066a:	bd70      	pop	{r4, r5, r6, pc}
 800066c:	f094 0f00 	teq	r4, #0
 8000670:	d10f      	bne.n	8000692 <__aeabi_dmul+0x1c2>
 8000672:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000676:	0040      	lsls	r0, r0, #1
 8000678:	eb41 0101 	adc.w	r1, r1, r1
 800067c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000680:	bf08      	it	eq
 8000682:	3c01      	subeq	r4, #1
 8000684:	d0f7      	beq.n	8000676 <__aeabi_dmul+0x1a6>
 8000686:	ea41 0106 	orr.w	r1, r1, r6
 800068a:	f095 0f00 	teq	r5, #0
 800068e:	bf18      	it	ne
 8000690:	4770      	bxne	lr
 8000692:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000696:	0052      	lsls	r2, r2, #1
 8000698:	eb43 0303 	adc.w	r3, r3, r3
 800069c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a0:	bf08      	it	eq
 80006a2:	3d01      	subeq	r5, #1
 80006a4:	d0f7      	beq.n	8000696 <__aeabi_dmul+0x1c6>
 80006a6:	ea43 0306 	orr.w	r3, r3, r6
 80006aa:	4770      	bx	lr
 80006ac:	ea94 0f0c 	teq	r4, ip
 80006b0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006b4:	bf18      	it	ne
 80006b6:	ea95 0f0c 	teqne	r5, ip
 80006ba:	d00c      	beq.n	80006d6 <__aeabi_dmul+0x206>
 80006bc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c0:	bf18      	it	ne
 80006c2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006c6:	d1d1      	bne.n	800066c <__aeabi_dmul+0x19c>
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d0:	f04f 0000 	mov.w	r0, #0
 80006d4:	bd70      	pop	{r4, r5, r6, pc}
 80006d6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006da:	bf06      	itte	eq
 80006dc:	4610      	moveq	r0, r2
 80006de:	4619      	moveq	r1, r3
 80006e0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006e4:	d019      	beq.n	800071a <__aeabi_dmul+0x24a>
 80006e6:	ea94 0f0c 	teq	r4, ip
 80006ea:	d102      	bne.n	80006f2 <__aeabi_dmul+0x222>
 80006ec:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f0:	d113      	bne.n	800071a <__aeabi_dmul+0x24a>
 80006f2:	ea95 0f0c 	teq	r5, ip
 80006f6:	d105      	bne.n	8000704 <__aeabi_dmul+0x234>
 80006f8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006fc:	bf1c      	itt	ne
 80006fe:	4610      	movne	r0, r2
 8000700:	4619      	movne	r1, r3
 8000702:	d10a      	bne.n	800071a <__aeabi_dmul+0x24a>
 8000704:	ea81 0103 	eor.w	r1, r1, r3
 8000708:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800070c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000710:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000714:	f04f 0000 	mov.w	r0, #0
 8000718:	bd70      	pop	{r4, r5, r6, pc}
 800071a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800071e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000722:	bd70      	pop	{r4, r5, r6, pc}

08000724 <__aeabi_ddiv>:
 8000724:	b570      	push	{r4, r5, r6, lr}
 8000726:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800072a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800072e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000732:	bf1d      	ittte	ne
 8000734:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000738:	ea94 0f0c 	teqne	r4, ip
 800073c:	ea95 0f0c 	teqne	r5, ip
 8000740:	f000 f8a7 	bleq	8000892 <__aeabi_ddiv+0x16e>
 8000744:	eba4 0405 	sub.w	r4, r4, r5
 8000748:	ea81 0e03 	eor.w	lr, r1, r3
 800074c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000750:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000754:	f000 8088 	beq.w	8000868 <__aeabi_ddiv+0x144>
 8000758:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800075c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000760:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000764:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000768:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800076c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000770:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000774:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000778:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800077c:	429d      	cmp	r5, r3
 800077e:	bf08      	it	eq
 8000780:	4296      	cmpeq	r6, r2
 8000782:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000786:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800078a:	d202      	bcs.n	8000792 <__aeabi_ddiv+0x6e>
 800078c:	085b      	lsrs	r3, r3, #1
 800078e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000792:	1ab6      	subs	r6, r6, r2
 8000794:	eb65 0503 	sbc.w	r5, r5, r3
 8000798:	085b      	lsrs	r3, r3, #1
 800079a:	ea4f 0232 	mov.w	r2, r2, rrx
 800079e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007a2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007a6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007aa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ae:	bf22      	ittt	cs
 80007b0:	1ab6      	subcs	r6, r6, r2
 80007b2:	4675      	movcs	r5, lr
 80007b4:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b8:	085b      	lsrs	r3, r3, #1
 80007ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80007be:	ebb6 0e02 	subs.w	lr, r6, r2
 80007c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007c6:	bf22      	ittt	cs
 80007c8:	1ab6      	subcs	r6, r6, r2
 80007ca:	4675      	movcs	r5, lr
 80007cc:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d0:	085b      	lsrs	r3, r3, #1
 80007d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007de:	bf22      	ittt	cs
 80007e0:	1ab6      	subcs	r6, r6, r2
 80007e2:	4675      	movcs	r5, lr
 80007e4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e8:	085b      	lsrs	r3, r3, #1
 80007ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80007f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007f6:	bf22      	ittt	cs
 80007f8:	1ab6      	subcs	r6, r6, r2
 80007fa:	4675      	movcs	r5, lr
 80007fc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000800:	ea55 0e06 	orrs.w	lr, r5, r6
 8000804:	d018      	beq.n	8000838 <__aeabi_ddiv+0x114>
 8000806:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800080a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800080e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000812:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000816:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800081a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800081e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000822:	d1c0      	bne.n	80007a6 <__aeabi_ddiv+0x82>
 8000824:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000828:	d10b      	bne.n	8000842 <__aeabi_ddiv+0x11e>
 800082a:	ea41 0100 	orr.w	r1, r1, r0
 800082e:	f04f 0000 	mov.w	r0, #0
 8000832:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000836:	e7b6      	b.n	80007a6 <__aeabi_ddiv+0x82>
 8000838:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800083c:	bf04      	itt	eq
 800083e:	4301      	orreq	r1, r0
 8000840:	2000      	moveq	r0, #0
 8000842:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000846:	bf88      	it	hi
 8000848:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800084c:	f63f aeaf 	bhi.w	80005ae <__aeabi_dmul+0xde>
 8000850:	ebb5 0c03 	subs.w	ip, r5, r3
 8000854:	bf04      	itt	eq
 8000856:	ebb6 0c02 	subseq.w	ip, r6, r2
 800085a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800085e:	f150 0000 	adcs.w	r0, r0, #0
 8000862:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000866:	bd70      	pop	{r4, r5, r6, pc}
 8000868:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800086c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000870:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000874:	bfc2      	ittt	gt
 8000876:	ebd4 050c 	rsbsgt	r5, r4, ip
 800087a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800087e:	bd70      	popgt	{r4, r5, r6, pc}
 8000880:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000884:	f04f 0e00 	mov.w	lr, #0
 8000888:	3c01      	subs	r4, #1
 800088a:	e690      	b.n	80005ae <__aeabi_dmul+0xde>
 800088c:	ea45 0e06 	orr.w	lr, r5, r6
 8000890:	e68d      	b.n	80005ae <__aeabi_dmul+0xde>
 8000892:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000896:	ea94 0f0c 	teq	r4, ip
 800089a:	bf08      	it	eq
 800089c:	ea95 0f0c 	teqeq	r5, ip
 80008a0:	f43f af3b 	beq.w	800071a <__aeabi_dmul+0x24a>
 80008a4:	ea94 0f0c 	teq	r4, ip
 80008a8:	d10a      	bne.n	80008c0 <__aeabi_ddiv+0x19c>
 80008aa:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008ae:	f47f af34 	bne.w	800071a <__aeabi_dmul+0x24a>
 80008b2:	ea95 0f0c 	teq	r5, ip
 80008b6:	f47f af25 	bne.w	8000704 <__aeabi_dmul+0x234>
 80008ba:	4610      	mov	r0, r2
 80008bc:	4619      	mov	r1, r3
 80008be:	e72c      	b.n	800071a <__aeabi_dmul+0x24a>
 80008c0:	ea95 0f0c 	teq	r5, ip
 80008c4:	d106      	bne.n	80008d4 <__aeabi_ddiv+0x1b0>
 80008c6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008ca:	f43f aefd 	beq.w	80006c8 <__aeabi_dmul+0x1f8>
 80008ce:	4610      	mov	r0, r2
 80008d0:	4619      	mov	r1, r3
 80008d2:	e722      	b.n	800071a <__aeabi_dmul+0x24a>
 80008d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d8:	bf18      	it	ne
 80008da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008de:	f47f aec5 	bne.w	800066c <__aeabi_dmul+0x19c>
 80008e2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008e6:	f47f af0d 	bne.w	8000704 <__aeabi_dmul+0x234>
 80008ea:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008ee:	f47f aeeb 	bne.w	80006c8 <__aeabi_dmul+0x1f8>
 80008f2:	e712      	b.n	800071a <__aeabi_dmul+0x24a>

080008f4 <__gedf2>:
 80008f4:	f04f 3cff 	mov.w	ip, #4294967295
 80008f8:	e006      	b.n	8000908 <__cmpdf2+0x4>
 80008fa:	bf00      	nop

080008fc <__ledf2>:
 80008fc:	f04f 0c01 	mov.w	ip, #1
 8000900:	e002      	b.n	8000908 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__cmpdf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	f84d cd04 	str.w	ip, [sp, #-4]!
 800090c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000910:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000914:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000918:	bf18      	it	ne
 800091a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800091e:	d01b      	beq.n	8000958 <__cmpdf2+0x54>
 8000920:	b001      	add	sp, #4
 8000922:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000926:	bf0c      	ite	eq
 8000928:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800092c:	ea91 0f03 	teqne	r1, r3
 8000930:	bf02      	ittt	eq
 8000932:	ea90 0f02 	teqeq	r0, r2
 8000936:	2000      	moveq	r0, #0
 8000938:	4770      	bxeq	lr
 800093a:	f110 0f00 	cmn.w	r0, #0
 800093e:	ea91 0f03 	teq	r1, r3
 8000942:	bf58      	it	pl
 8000944:	4299      	cmppl	r1, r3
 8000946:	bf08      	it	eq
 8000948:	4290      	cmpeq	r0, r2
 800094a:	bf2c      	ite	cs
 800094c:	17d8      	asrcs	r0, r3, #31
 800094e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000952:	f040 0001 	orr.w	r0, r0, #1
 8000956:	4770      	bx	lr
 8000958:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800095c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000960:	d102      	bne.n	8000968 <__cmpdf2+0x64>
 8000962:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000966:	d107      	bne.n	8000978 <__cmpdf2+0x74>
 8000968:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800096c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000970:	d1d6      	bne.n	8000920 <__cmpdf2+0x1c>
 8000972:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000976:	d0d3      	beq.n	8000920 <__cmpdf2+0x1c>
 8000978:	f85d 0b04 	ldr.w	r0, [sp], #4
 800097c:	4770      	bx	lr
 800097e:	bf00      	nop

08000980 <__aeabi_cdrcmple>:
 8000980:	4684      	mov	ip, r0
 8000982:	4610      	mov	r0, r2
 8000984:	4662      	mov	r2, ip
 8000986:	468c      	mov	ip, r1
 8000988:	4619      	mov	r1, r3
 800098a:	4663      	mov	r3, ip
 800098c:	e000      	b.n	8000990 <__aeabi_cdcmpeq>
 800098e:	bf00      	nop

08000990 <__aeabi_cdcmpeq>:
 8000990:	b501      	push	{r0, lr}
 8000992:	f7ff ffb7 	bl	8000904 <__cmpdf2>
 8000996:	2800      	cmp	r0, #0
 8000998:	bf48      	it	mi
 800099a:	f110 0f00 	cmnmi.w	r0, #0
 800099e:	bd01      	pop	{r0, pc}

080009a0 <__aeabi_dcmpeq>:
 80009a0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009a4:	f7ff fff4 	bl	8000990 <__aeabi_cdcmpeq>
 80009a8:	bf0c      	ite	eq
 80009aa:	2001      	moveq	r0, #1
 80009ac:	2000      	movne	r0, #0
 80009ae:	f85d fb08 	ldr.w	pc, [sp], #8
 80009b2:	bf00      	nop

080009b4 <__aeabi_dcmplt>:
 80009b4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009b8:	f7ff ffea 	bl	8000990 <__aeabi_cdcmpeq>
 80009bc:	bf34      	ite	cc
 80009be:	2001      	movcc	r0, #1
 80009c0:	2000      	movcs	r0, #0
 80009c2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009c6:	bf00      	nop

080009c8 <__aeabi_dcmple>:
 80009c8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009cc:	f7ff ffe0 	bl	8000990 <__aeabi_cdcmpeq>
 80009d0:	bf94      	ite	ls
 80009d2:	2001      	movls	r0, #1
 80009d4:	2000      	movhi	r0, #0
 80009d6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009da:	bf00      	nop

080009dc <__aeabi_dcmpge>:
 80009dc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e0:	f7ff ffce 	bl	8000980 <__aeabi_cdrcmple>
 80009e4:	bf94      	ite	ls
 80009e6:	2001      	movls	r0, #1
 80009e8:	2000      	movhi	r0, #0
 80009ea:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ee:	bf00      	nop

080009f0 <__aeabi_dcmpgt>:
 80009f0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009f4:	f7ff ffc4 	bl	8000980 <__aeabi_cdrcmple>
 80009f8:	bf34      	ite	cc
 80009fa:	2001      	movcc	r0, #1
 80009fc:	2000      	movcs	r0, #0
 80009fe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a02:	bf00      	nop

08000a04 <__aeabi_dcmpun>:
 8000a04:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a08:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a0c:	d102      	bne.n	8000a14 <__aeabi_dcmpun+0x10>
 8000a0e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a12:	d10a      	bne.n	8000a2a <__aeabi_dcmpun+0x26>
 8000a14:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a18:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a1c:	d102      	bne.n	8000a24 <__aeabi_dcmpun+0x20>
 8000a1e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a22:	d102      	bne.n	8000a2a <__aeabi_dcmpun+0x26>
 8000a24:	f04f 0000 	mov.w	r0, #0
 8000a28:	4770      	bx	lr
 8000a2a:	f04f 0001 	mov.w	r0, #1
 8000a2e:	4770      	bx	lr

08000a30 <__aeabi_d2iz>:
 8000a30:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a34:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a38:	d215      	bcs.n	8000a66 <__aeabi_d2iz+0x36>
 8000a3a:	d511      	bpl.n	8000a60 <__aeabi_d2iz+0x30>
 8000a3c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a40:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a44:	d912      	bls.n	8000a6c <__aeabi_d2iz+0x3c>
 8000a46:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a4a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a4e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a52:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a56:	fa23 f002 	lsr.w	r0, r3, r2
 8000a5a:	bf18      	it	ne
 8000a5c:	4240      	negne	r0, r0
 8000a5e:	4770      	bx	lr
 8000a60:	f04f 0000 	mov.w	r0, #0
 8000a64:	4770      	bx	lr
 8000a66:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a6a:	d105      	bne.n	8000a78 <__aeabi_d2iz+0x48>
 8000a6c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a70:	bf08      	it	eq
 8000a72:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a76:	4770      	bx	lr
 8000a78:	f04f 0000 	mov.w	r0, #0
 8000a7c:	4770      	bx	lr
 8000a7e:	bf00      	nop

08000a80 <__aeabi_uldivmod>:
 8000a80:	b953      	cbnz	r3, 8000a98 <__aeabi_uldivmod+0x18>
 8000a82:	b94a      	cbnz	r2, 8000a98 <__aeabi_uldivmod+0x18>
 8000a84:	2900      	cmp	r1, #0
 8000a86:	bf08      	it	eq
 8000a88:	2800      	cmpeq	r0, #0
 8000a8a:	bf1c      	itt	ne
 8000a8c:	f04f 31ff 	movne.w	r1, #4294967295
 8000a90:	f04f 30ff 	movne.w	r0, #4294967295
 8000a94:	f000 b97a 	b.w	8000d8c <__aeabi_idiv0>
 8000a98:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a9c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000aa0:	f000 f806 	bl	8000ab0 <__udivmoddi4>
 8000aa4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000aa8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000aac:	b004      	add	sp, #16
 8000aae:	4770      	bx	lr

08000ab0 <__udivmoddi4>:
 8000ab0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ab4:	468c      	mov	ip, r1
 8000ab6:	460e      	mov	r6, r1
 8000ab8:	4604      	mov	r4, r0
 8000aba:	9d08      	ldr	r5, [sp, #32]
 8000abc:	2b00      	cmp	r3, #0
 8000abe:	d150      	bne.n	8000b62 <__udivmoddi4+0xb2>
 8000ac0:	428a      	cmp	r2, r1
 8000ac2:	4617      	mov	r7, r2
 8000ac4:	d96c      	bls.n	8000ba0 <__udivmoddi4+0xf0>
 8000ac6:	fab2 fe82 	clz	lr, r2
 8000aca:	f1be 0f00 	cmp.w	lr, #0
 8000ace:	d00b      	beq.n	8000ae8 <__udivmoddi4+0x38>
 8000ad0:	f1ce 0c20 	rsb	ip, lr, #32
 8000ad4:	fa01 f60e 	lsl.w	r6, r1, lr
 8000ad8:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000adc:	fa02 f70e 	lsl.w	r7, r2, lr
 8000ae0:	ea4c 0c06 	orr.w	ip, ip, r6
 8000ae4:	fa00 f40e 	lsl.w	r4, r0, lr
 8000ae8:	0c3a      	lsrs	r2, r7, #16
 8000aea:	fbbc f9f2 	udiv	r9, ip, r2
 8000aee:	b2bb      	uxth	r3, r7
 8000af0:	fb02 cc19 	mls	ip, r2, r9, ip
 8000af4:	fb09 fa03 	mul.w	sl, r9, r3
 8000af8:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8000afc:	ea48 460c 	orr.w	r6, r8, ip, lsl #16
 8000b00:	45b2      	cmp	sl, r6
 8000b02:	d90a      	bls.n	8000b1a <__udivmoddi4+0x6a>
 8000b04:	19f6      	adds	r6, r6, r7
 8000b06:	f109 31ff 	add.w	r1, r9, #4294967295
 8000b0a:	f080 8125 	bcs.w	8000d58 <__udivmoddi4+0x2a8>
 8000b0e:	45b2      	cmp	sl, r6
 8000b10:	f240 8122 	bls.w	8000d58 <__udivmoddi4+0x2a8>
 8000b14:	f1a9 0902 	sub.w	r9, r9, #2
 8000b18:	443e      	add	r6, r7
 8000b1a:	eba6 060a 	sub.w	r6, r6, sl
 8000b1e:	fbb6 f0f2 	udiv	r0, r6, r2
 8000b22:	fb02 6610 	mls	r6, r2, r0, r6
 8000b26:	fb00 f303 	mul.w	r3, r0, r3
 8000b2a:	b2a4      	uxth	r4, r4
 8000b2c:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
 8000b30:	42a3      	cmp	r3, r4
 8000b32:	d909      	bls.n	8000b48 <__udivmoddi4+0x98>
 8000b34:	19e4      	adds	r4, r4, r7
 8000b36:	f100 32ff 	add.w	r2, r0, #4294967295
 8000b3a:	f080 810b 	bcs.w	8000d54 <__udivmoddi4+0x2a4>
 8000b3e:	42a3      	cmp	r3, r4
 8000b40:	f240 8108 	bls.w	8000d54 <__udivmoddi4+0x2a4>
 8000b44:	3802      	subs	r0, #2
 8000b46:	443c      	add	r4, r7
 8000b48:	2100      	movs	r1, #0
 8000b4a:	1ae4      	subs	r4, r4, r3
 8000b4c:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000b50:	2d00      	cmp	r5, #0
 8000b52:	d062      	beq.n	8000c1a <__udivmoddi4+0x16a>
 8000b54:	2300      	movs	r3, #0
 8000b56:	fa24 f40e 	lsr.w	r4, r4, lr
 8000b5a:	602c      	str	r4, [r5, #0]
 8000b5c:	606b      	str	r3, [r5, #4]
 8000b5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b62:	428b      	cmp	r3, r1
 8000b64:	d907      	bls.n	8000b76 <__udivmoddi4+0xc6>
 8000b66:	2d00      	cmp	r5, #0
 8000b68:	d055      	beq.n	8000c16 <__udivmoddi4+0x166>
 8000b6a:	2100      	movs	r1, #0
 8000b6c:	e885 0041 	stmia.w	r5, {r0, r6}
 8000b70:	4608      	mov	r0, r1
 8000b72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b76:	fab3 f183 	clz	r1, r3
 8000b7a:	2900      	cmp	r1, #0
 8000b7c:	f040 808f 	bne.w	8000c9e <__udivmoddi4+0x1ee>
 8000b80:	42b3      	cmp	r3, r6
 8000b82:	d302      	bcc.n	8000b8a <__udivmoddi4+0xda>
 8000b84:	4282      	cmp	r2, r0
 8000b86:	f200 80fc 	bhi.w	8000d82 <__udivmoddi4+0x2d2>
 8000b8a:	1a84      	subs	r4, r0, r2
 8000b8c:	eb66 0603 	sbc.w	r6, r6, r3
 8000b90:	2001      	movs	r0, #1
 8000b92:	46b4      	mov	ip, r6
 8000b94:	2d00      	cmp	r5, #0
 8000b96:	d040      	beq.n	8000c1a <__udivmoddi4+0x16a>
 8000b98:	e885 1010 	stmia.w	r5, {r4, ip}
 8000b9c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ba0:	b912      	cbnz	r2, 8000ba8 <__udivmoddi4+0xf8>
 8000ba2:	2701      	movs	r7, #1
 8000ba4:	fbb7 f7f2 	udiv	r7, r7, r2
 8000ba8:	fab7 fe87 	clz	lr, r7
 8000bac:	f1be 0f00 	cmp.w	lr, #0
 8000bb0:	d135      	bne.n	8000c1e <__udivmoddi4+0x16e>
 8000bb2:	2101      	movs	r1, #1
 8000bb4:	1bf6      	subs	r6, r6, r7
 8000bb6:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8000bba:	fa1f f887 	uxth.w	r8, r7
 8000bbe:	fbb6 f2fc 	udiv	r2, r6, ip
 8000bc2:	fb0c 6612 	mls	r6, ip, r2, r6
 8000bc6:	fb08 f002 	mul.w	r0, r8, r2
 8000bca:	0c23      	lsrs	r3, r4, #16
 8000bcc:	ea43 4606 	orr.w	r6, r3, r6, lsl #16
 8000bd0:	42b0      	cmp	r0, r6
 8000bd2:	d907      	bls.n	8000be4 <__udivmoddi4+0x134>
 8000bd4:	19f6      	adds	r6, r6, r7
 8000bd6:	f102 33ff 	add.w	r3, r2, #4294967295
 8000bda:	d202      	bcs.n	8000be2 <__udivmoddi4+0x132>
 8000bdc:	42b0      	cmp	r0, r6
 8000bde:	f200 80d2 	bhi.w	8000d86 <__udivmoddi4+0x2d6>
 8000be2:	461a      	mov	r2, r3
 8000be4:	1a36      	subs	r6, r6, r0
 8000be6:	fbb6 f0fc 	udiv	r0, r6, ip
 8000bea:	fb0c 6610 	mls	r6, ip, r0, r6
 8000bee:	fb08 f800 	mul.w	r8, r8, r0
 8000bf2:	b2a3      	uxth	r3, r4
 8000bf4:	ea43 4406 	orr.w	r4, r3, r6, lsl #16
 8000bf8:	45a0      	cmp	r8, r4
 8000bfa:	d907      	bls.n	8000c0c <__udivmoddi4+0x15c>
 8000bfc:	19e4      	adds	r4, r4, r7
 8000bfe:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c02:	d202      	bcs.n	8000c0a <__udivmoddi4+0x15a>
 8000c04:	45a0      	cmp	r8, r4
 8000c06:	f200 80b9 	bhi.w	8000d7c <__udivmoddi4+0x2cc>
 8000c0a:	4618      	mov	r0, r3
 8000c0c:	eba4 0408 	sub.w	r4, r4, r8
 8000c10:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 8000c14:	e79c      	b.n	8000b50 <__udivmoddi4+0xa0>
 8000c16:	4629      	mov	r1, r5
 8000c18:	4628      	mov	r0, r5
 8000c1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c1e:	fa07 f70e 	lsl.w	r7, r7, lr
 8000c22:	f1ce 0320 	rsb	r3, lr, #32
 8000c26:	fa26 f203 	lsr.w	r2, r6, r3
 8000c2a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8000c2e:	fbb2 f1fc 	udiv	r1, r2, ip
 8000c32:	fa1f f887 	uxth.w	r8, r7
 8000c36:	fb0c 2211 	mls	r2, ip, r1, r2
 8000c3a:	fa06 f60e 	lsl.w	r6, r6, lr
 8000c3e:	fa20 f303 	lsr.w	r3, r0, r3
 8000c42:	fb01 f908 	mul.w	r9, r1, r8
 8000c46:	4333      	orrs	r3, r6
 8000c48:	0c1e      	lsrs	r6, r3, #16
 8000c4a:	ea46 4602 	orr.w	r6, r6, r2, lsl #16
 8000c4e:	45b1      	cmp	r9, r6
 8000c50:	fa00 f40e 	lsl.w	r4, r0, lr
 8000c54:	d909      	bls.n	8000c6a <__udivmoddi4+0x1ba>
 8000c56:	19f6      	adds	r6, r6, r7
 8000c58:	f101 32ff 	add.w	r2, r1, #4294967295
 8000c5c:	f080 808c 	bcs.w	8000d78 <__udivmoddi4+0x2c8>
 8000c60:	45b1      	cmp	r9, r6
 8000c62:	f240 8089 	bls.w	8000d78 <__udivmoddi4+0x2c8>
 8000c66:	3902      	subs	r1, #2
 8000c68:	443e      	add	r6, r7
 8000c6a:	eba6 0609 	sub.w	r6, r6, r9
 8000c6e:	fbb6 f0fc 	udiv	r0, r6, ip
 8000c72:	fb0c 6210 	mls	r2, ip, r0, r6
 8000c76:	fb00 f908 	mul.w	r9, r0, r8
 8000c7a:	b29e      	uxth	r6, r3
 8000c7c:	ea46 4602 	orr.w	r6, r6, r2, lsl #16
 8000c80:	45b1      	cmp	r9, r6
 8000c82:	d907      	bls.n	8000c94 <__udivmoddi4+0x1e4>
 8000c84:	19f6      	adds	r6, r6, r7
 8000c86:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c8a:	d271      	bcs.n	8000d70 <__udivmoddi4+0x2c0>
 8000c8c:	45b1      	cmp	r9, r6
 8000c8e:	d96f      	bls.n	8000d70 <__udivmoddi4+0x2c0>
 8000c90:	3802      	subs	r0, #2
 8000c92:	443e      	add	r6, r7
 8000c94:	eba6 0609 	sub.w	r6, r6, r9
 8000c98:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000c9c:	e78f      	b.n	8000bbe <__udivmoddi4+0x10e>
 8000c9e:	f1c1 0720 	rsb	r7, r1, #32
 8000ca2:	fa22 f807 	lsr.w	r8, r2, r7
 8000ca6:	408b      	lsls	r3, r1
 8000ca8:	ea48 0303 	orr.w	r3, r8, r3
 8000cac:	fa26 f407 	lsr.w	r4, r6, r7
 8000cb0:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8000cb4:	fbb4 f9fe 	udiv	r9, r4, lr
 8000cb8:	fa1f fc83 	uxth.w	ip, r3
 8000cbc:	fb0e 4419 	mls	r4, lr, r9, r4
 8000cc0:	408e      	lsls	r6, r1
 8000cc2:	fa20 f807 	lsr.w	r8, r0, r7
 8000cc6:	fb09 fa0c 	mul.w	sl, r9, ip
 8000cca:	ea48 0806 	orr.w	r8, r8, r6
 8000cce:	ea4f 4618 	mov.w	r6, r8, lsr #16
 8000cd2:	ea46 4404 	orr.w	r4, r6, r4, lsl #16
 8000cd6:	45a2      	cmp	sl, r4
 8000cd8:	fa02 f201 	lsl.w	r2, r2, r1
 8000cdc:	fa00 f601 	lsl.w	r6, r0, r1
 8000ce0:	d908      	bls.n	8000cf4 <__udivmoddi4+0x244>
 8000ce2:	18e4      	adds	r4, r4, r3
 8000ce4:	f109 30ff 	add.w	r0, r9, #4294967295
 8000ce8:	d244      	bcs.n	8000d74 <__udivmoddi4+0x2c4>
 8000cea:	45a2      	cmp	sl, r4
 8000cec:	d942      	bls.n	8000d74 <__udivmoddi4+0x2c4>
 8000cee:	f1a9 0902 	sub.w	r9, r9, #2
 8000cf2:	441c      	add	r4, r3
 8000cf4:	eba4 040a 	sub.w	r4, r4, sl
 8000cf8:	fbb4 f0fe 	udiv	r0, r4, lr
 8000cfc:	fb0e 4410 	mls	r4, lr, r0, r4
 8000d00:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d04:	fa1f f888 	uxth.w	r8, r8
 8000d08:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
 8000d0c:	45a4      	cmp	ip, r4
 8000d0e:	d907      	bls.n	8000d20 <__udivmoddi4+0x270>
 8000d10:	18e4      	adds	r4, r4, r3
 8000d12:	f100 3eff 	add.w	lr, r0, #4294967295
 8000d16:	d229      	bcs.n	8000d6c <__udivmoddi4+0x2bc>
 8000d18:	45a4      	cmp	ip, r4
 8000d1a:	d927      	bls.n	8000d6c <__udivmoddi4+0x2bc>
 8000d1c:	3802      	subs	r0, #2
 8000d1e:	441c      	add	r4, r3
 8000d20:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000d24:	fba0 8902 	umull	r8, r9, r0, r2
 8000d28:	eba4 0c0c 	sub.w	ip, r4, ip
 8000d2c:	45cc      	cmp	ip, r9
 8000d2e:	46c2      	mov	sl, r8
 8000d30:	46ce      	mov	lr, r9
 8000d32:	d315      	bcc.n	8000d60 <__udivmoddi4+0x2b0>
 8000d34:	d012      	beq.n	8000d5c <__udivmoddi4+0x2ac>
 8000d36:	b155      	cbz	r5, 8000d4e <__udivmoddi4+0x29e>
 8000d38:	ebb6 030a 	subs.w	r3, r6, sl
 8000d3c:	eb6c 060e 	sbc.w	r6, ip, lr
 8000d40:	fa06 f707 	lsl.w	r7, r6, r7
 8000d44:	40cb      	lsrs	r3, r1
 8000d46:	431f      	orrs	r7, r3
 8000d48:	40ce      	lsrs	r6, r1
 8000d4a:	602f      	str	r7, [r5, #0]
 8000d4c:	606e      	str	r6, [r5, #4]
 8000d4e:	2100      	movs	r1, #0
 8000d50:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d54:	4610      	mov	r0, r2
 8000d56:	e6f7      	b.n	8000b48 <__udivmoddi4+0x98>
 8000d58:	4689      	mov	r9, r1
 8000d5a:	e6de      	b.n	8000b1a <__udivmoddi4+0x6a>
 8000d5c:	4546      	cmp	r6, r8
 8000d5e:	d2ea      	bcs.n	8000d36 <__udivmoddi4+0x286>
 8000d60:	ebb8 0a02 	subs.w	sl, r8, r2
 8000d64:	eb69 0e03 	sbc.w	lr, r9, r3
 8000d68:	3801      	subs	r0, #1
 8000d6a:	e7e4      	b.n	8000d36 <__udivmoddi4+0x286>
 8000d6c:	4670      	mov	r0, lr
 8000d6e:	e7d7      	b.n	8000d20 <__udivmoddi4+0x270>
 8000d70:	4618      	mov	r0, r3
 8000d72:	e78f      	b.n	8000c94 <__udivmoddi4+0x1e4>
 8000d74:	4681      	mov	r9, r0
 8000d76:	e7bd      	b.n	8000cf4 <__udivmoddi4+0x244>
 8000d78:	4611      	mov	r1, r2
 8000d7a:	e776      	b.n	8000c6a <__udivmoddi4+0x1ba>
 8000d7c:	3802      	subs	r0, #2
 8000d7e:	443c      	add	r4, r7
 8000d80:	e744      	b.n	8000c0c <__udivmoddi4+0x15c>
 8000d82:	4608      	mov	r0, r1
 8000d84:	e706      	b.n	8000b94 <__udivmoddi4+0xe4>
 8000d86:	3a02      	subs	r2, #2
 8000d88:	443e      	add	r6, r7
 8000d8a:	e72b      	b.n	8000be4 <__udivmoddi4+0x134>

08000d8c <__aeabi_idiv0>:
 8000d8c:	4770      	bx	lr
 8000d8e:	bf00      	nop

08000d90 <HAL_InitTick>:
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(SystemCoreClock/1000U);
 8000d90:	4b08      	ldr	r3, [pc, #32]	; (8000db4 <HAL_InitTick+0x24>)
{
 8000d92:	b510      	push	{r4, lr}
 8000d94:	4604      	mov	r4, r0
  HAL_SYSTICK_Config(SystemCoreClock/1000U);
 8000d96:	6818      	ldr	r0, [r3, #0]
 8000d98:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000d9c:	fbb0 f0f3 	udiv	r0, r0, r3
 8000da0:	f000 fab4 	bl	800130c <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0U);
 8000da4:	2200      	movs	r2, #0
 8000da6:	4621      	mov	r1, r4
 8000da8:	f04f 30ff 	mov.w	r0, #4294967295
 8000dac:	f000 fa6e 	bl	800128c <HAL_NVIC_SetPriority>

  /* Return function status */
  return HAL_OK;
}
 8000db0:	2000      	movs	r0, #0
 8000db2:	bd10      	pop	{r4, pc}
 8000db4:	20000000 	.word	0x20000000

08000db8 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000db8:	4a07      	ldr	r2, [pc, #28]	; (8000dd8 <HAL_Init+0x20>)
{
 8000dba:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000dbc:	6813      	ldr	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000dbe:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000dc0:	f043 0310 	orr.w	r3, r3, #16
 8000dc4:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000dc6:	f000 fa4f 	bl	8001268 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000dca:	2000      	movs	r0, #0
 8000dcc:	f7ff ffe0 	bl	8000d90 <HAL_InitTick>
  HAL_MspInit();
 8000dd0:	f002 faa6 	bl	8003320 <HAL_MspInit>
}
 8000dd4:	2000      	movs	r0, #0
 8000dd6:	bd08      	pop	{r3, pc}
 8000dd8:	40022000 	.word	0x40022000

08000ddc <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 8000ddc:	4a02      	ldr	r2, [pc, #8]	; (8000de8 <HAL_IncTick+0xc>)
 8000dde:	6813      	ldr	r3, [r2, #0]
 8000de0:	3301      	adds	r3, #1
 8000de2:	6013      	str	r3, [r2, #0]
 8000de4:	4770      	bx	lr
 8000de6:	bf00      	nop
 8000de8:	200006cc 	.word	0x200006cc

08000dec <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000dec:	4b01      	ldr	r3, [pc, #4]	; (8000df4 <HAL_GetTick+0x8>)
 8000dee:	6818      	ldr	r0, [r3, #0]
}
 8000df0:	4770      	bx	lr
 8000df2:	bf00      	nop
 8000df4:	200006cc 	.word	0x200006cc

08000df8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay: specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 8000df8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8000dfa:	9001      	str	r0, [sp, #4]
  uint32_t tickstart = HAL_GetTick();
 8000dfc:	f7ff fff6 	bl	8000dec <HAL_GetTick>
 8000e00:	4605      	mov	r5, r0
  uint32_t wait = Delay;
 8000e02:	9c01      	ldr	r4, [sp, #4]
  
  /* Add a period to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000e04:	1c63      	adds	r3, r4, #1
  {
     wait++;
 8000e06:	bf18      	it	ne
 8000e08:	3401      	addne	r4, #1
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8000e0a:	f7ff ffef 	bl	8000dec <HAL_GetTick>
 8000e0e:	1b40      	subs	r0, r0, r5
 8000e10:	42a0      	cmp	r0, r4
 8000e12:	d3fa      	bcc.n	8000e0a <HAL_Delay+0x12>
  {
  }
}
 8000e14:	b003      	add	sp, #12
 8000e16:	bd30      	pop	{r4, r5, pc}

08000e18 <HAL_ADC_ConvCpltCallback>:
 8000e18:	4770      	bx	lr

08000e1a <ADC_DMAConvCplt>:
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8000e1a:	6a43      	ldr	r3, [r0, #36]	; 0x24
{
 8000e1c:	b510      	push	{r4, lr}
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8000e1e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000e20:	f012 0f50 	tst.w	r2, #80	; 0x50
 8000e24:	d11b      	bne.n	8000e5e <ADC_DMAConvCplt+0x44>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8000e26:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000e28:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000e2c:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8000e2e:	681a      	ldr	r2, [r3, #0]
 8000e30:	6892      	ldr	r2, [r2, #8]
 8000e32:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
 8000e36:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
 8000e3a:	d10c      	bne.n	8000e56 <ADC_DMAConvCplt+0x3c>
 8000e3c:	68da      	ldr	r2, [r3, #12]
 8000e3e:	b952      	cbnz	r2, 8000e56 <ADC_DMAConvCplt+0x3c>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8000e40:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000e42:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8000e46:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000e48:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000e4a:	04d2      	lsls	r2, r2, #19
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8000e4c:	bf5e      	ittt	pl
 8000e4e:	6a9a      	ldrpl	r2, [r3, #40]	; 0x28
 8000e50:	f042 0201 	orrpl.w	r2, r2, #1
 8000e54:	629a      	strpl	r2, [r3, #40]	; 0x28
      }
    }
    
    /* Conversion complete callback */
    HAL_ADC_ConvCpltCallback(hadc); 
 8000e56:	4618      	mov	r0, r3
 8000e58:	f7ff ffde 	bl	8000e18 <HAL_ADC_ConvCpltCallback>
 8000e5c:	bd10      	pop	{r4, pc}
  }
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8000e5e:	6a1b      	ldr	r3, [r3, #32]
  }
}
 8000e60:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8000e64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e66:	4718      	bx	r3

08000e68 <HAL_ADC_ConvHalfCpltCallback>:
 8000e68:	4770      	bx	lr

08000e6a <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8000e6a:	b508      	push	{r3, lr}
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
  
  /* Half conversion callback */
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 8000e6c:	6a40      	ldr	r0, [r0, #36]	; 0x24
 8000e6e:	f7ff fffb 	bl	8000e68 <HAL_ADC_ConvHalfCpltCallback>
 8000e72:	bd08      	pop	{r3, pc}

08000e74 <HAL_ADC_ErrorCallback>:
{
 8000e74:	4770      	bx	lr

08000e76 <ADC_DMAError>:
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8000e76:	6a40      	ldr	r0, [r0, #36]	; 0x24
{
 8000e78:	b508      	push	{r3, lr}
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8000e7a:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8000e7c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000e80:	6283      	str	r3, [r0, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8000e82:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8000e84:	f043 0304 	orr.w	r3, r3, #4
 8000e88:	62c3      	str	r3, [r0, #44]	; 0x2c
  
  /* Error callback */
  HAL_ADC_ErrorCallback(hadc); 
 8000e8a:	f7ff fff3 	bl	8000e74 <HAL_ADC_ErrorCallback>
 8000e8e:	bd08      	pop	{r3, pc}

08000e90 <HAL_ADC_ConfigChannel>:
  __IO uint32_t wait_loop_index = 0U;
 8000e90:	2300      	movs	r3, #0
{ 
 8000e92:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0U;
 8000e94:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 8000e96:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
 8000e9a:	2b01      	cmp	r3, #1
 8000e9c:	d074      	beq.n	8000f88 <HAL_ADC_ConfigChannel+0xf8>
 8000e9e:	2301      	movs	r3, #1
  if (sConfig->Rank < 7U)
 8000ea0:	684d      	ldr	r5, [r1, #4]
  __HAL_LOCK(hadc);
 8000ea2:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  if (sConfig->Rank < 7U)
 8000ea6:	2d06      	cmp	r5, #6
 8000ea8:	6802      	ldr	r2, [r0, #0]
 8000eaa:	ea4f 0385 	mov.w	r3, r5, lsl #2
 8000eae:	680c      	ldr	r4, [r1, #0]
 8000eb0:	d825      	bhi.n	8000efe <HAL_ADC_ConfigChannel+0x6e>
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8000eb2:	442b      	add	r3, r5
 8000eb4:	251f      	movs	r5, #31
 8000eb6:	6b56      	ldr	r6, [r2, #52]	; 0x34
 8000eb8:	3b05      	subs	r3, #5
 8000eba:	409d      	lsls	r5, r3
 8000ebc:	ea26 0505 	bic.w	r5, r6, r5
 8000ec0:	fa04 f303 	lsl.w	r3, r4, r3
 8000ec4:	432b      	orrs	r3, r5
 8000ec6:	6353      	str	r3, [r2, #52]	; 0x34
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8000ec8:	2c09      	cmp	r4, #9
 8000eca:	ea4f 0344 	mov.w	r3, r4, lsl #1
 8000ece:	688d      	ldr	r5, [r1, #8]
 8000ed0:	d92f      	bls.n	8000f32 <HAL_ADC_ConfigChannel+0xa2>
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8000ed2:	2607      	movs	r6, #7
 8000ed4:	4423      	add	r3, r4
 8000ed6:	68d1      	ldr	r1, [r2, #12]
 8000ed8:	3b1e      	subs	r3, #30
 8000eda:	409e      	lsls	r6, r3
 8000edc:	ea21 0106 	bic.w	r1, r1, r6
 8000ee0:	fa05 f303 	lsl.w	r3, r5, r3
 8000ee4:	430b      	orrs	r3, r1
 8000ee6:	60d3      	str	r3, [r2, #12]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8000ee8:	f1a4 0310 	sub.w	r3, r4, #16
 8000eec:	2b01      	cmp	r3, #1
 8000eee:	d92b      	bls.n	8000f48 <HAL_ADC_ConfigChannel+0xb8>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000ef0:	2300      	movs	r3, #0
  __HAL_UNLOCK(hadc);
 8000ef2:	2200      	movs	r2, #0
 8000ef4:	f880 2024 	strb.w	r2, [r0, #36]	; 0x24
}
 8000ef8:	4618      	mov	r0, r3
 8000efa:	b002      	add	sp, #8
 8000efc:	bd70      	pop	{r4, r5, r6, pc}
  else if (sConfig->Rank < 13U)
 8000efe:	2d0c      	cmp	r5, #12
 8000f00:	d80b      	bhi.n	8000f1a <HAL_ADC_ConfigChannel+0x8a>
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8000f02:	442b      	add	r3, r5
 8000f04:	251f      	movs	r5, #31
 8000f06:	6b16      	ldr	r6, [r2, #48]	; 0x30
 8000f08:	3b23      	subs	r3, #35	; 0x23
 8000f0a:	409d      	lsls	r5, r3
 8000f0c:	ea26 0505 	bic.w	r5, r6, r5
 8000f10:	fa04 f303 	lsl.w	r3, r4, r3
 8000f14:	432b      	orrs	r3, r5
 8000f16:	6313      	str	r3, [r2, #48]	; 0x30
 8000f18:	e7d6      	b.n	8000ec8 <HAL_ADC_ConfigChannel+0x38>
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8000f1a:	442b      	add	r3, r5
 8000f1c:	251f      	movs	r5, #31
 8000f1e:	6ad6      	ldr	r6, [r2, #44]	; 0x2c
 8000f20:	3b41      	subs	r3, #65	; 0x41
 8000f22:	409d      	lsls	r5, r3
 8000f24:	ea26 0505 	bic.w	r5, r6, r5
 8000f28:	fa04 f303 	lsl.w	r3, r4, r3
 8000f2c:	432b      	orrs	r3, r5
 8000f2e:	62d3      	str	r3, [r2, #44]	; 0x2c
 8000f30:	e7ca      	b.n	8000ec8 <HAL_ADC_ConfigChannel+0x38>
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8000f32:	2607      	movs	r6, #7
 8000f34:	6911      	ldr	r1, [r2, #16]
 8000f36:	4423      	add	r3, r4
 8000f38:	409e      	lsls	r6, r3
 8000f3a:	ea21 0106 	bic.w	r1, r1, r6
 8000f3e:	fa05 f303 	lsl.w	r3, r5, r3
 8000f42:	430b      	orrs	r3, r1
 8000f44:	6113      	str	r3, [r2, #16]
 8000f46:	e7cf      	b.n	8000ee8 <HAL_ADC_ConfigChannel+0x58>
    if (hadc->Instance == ADC1)
 8000f48:	4b10      	ldr	r3, [pc, #64]	; (8000f8c <HAL_ADC_ConfigChannel+0xfc>)
 8000f4a:	429a      	cmp	r2, r3
 8000f4c:	d116      	bne.n	8000f7c <HAL_ADC_ConfigChannel+0xec>
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8000f4e:	6893      	ldr	r3, [r2, #8]
 8000f50:	021b      	lsls	r3, r3, #8
 8000f52:	d4cd      	bmi.n	8000ef0 <HAL_ADC_ConfigChannel+0x60>
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8000f54:	6893      	ldr	r3, [r2, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8000f56:	2c10      	cmp	r4, #16
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8000f58:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8000f5c:	6093      	str	r3, [r2, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8000f5e:	d1c7      	bne.n	8000ef0 <HAL_ADC_ConfigChannel+0x60>
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8000f60:	4b0b      	ldr	r3, [pc, #44]	; (8000f90 <HAL_ADC_ConfigChannel+0x100>)
 8000f62:	4a0c      	ldr	r2, [pc, #48]	; (8000f94 <HAL_ADC_ConfigChannel+0x104>)
 8000f64:	681b      	ldr	r3, [r3, #0]
 8000f66:	fbb3 f2f2 	udiv	r2, r3, r2
 8000f6a:	230a      	movs	r3, #10
 8000f6c:	4353      	muls	r3, r2
            wait_loop_index--;
 8000f6e:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 8000f70:	9b01      	ldr	r3, [sp, #4]
 8000f72:	2b00      	cmp	r3, #0
 8000f74:	d0bc      	beq.n	8000ef0 <HAL_ADC_ConfigChannel+0x60>
            wait_loop_index--;
 8000f76:	9b01      	ldr	r3, [sp, #4]
 8000f78:	3b01      	subs	r3, #1
 8000f7a:	e7f8      	b.n	8000f6e <HAL_ADC_ConfigChannel+0xde>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000f7c:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8000f7e:	f043 0320 	orr.w	r3, r3, #32
 8000f82:	6283      	str	r3, [r0, #40]	; 0x28
      tmp_hal_status = HAL_ERROR;
 8000f84:	2301      	movs	r3, #1
 8000f86:	e7b4      	b.n	8000ef2 <HAL_ADC_ConfigChannel+0x62>
  __HAL_LOCK(hadc);
 8000f88:	2302      	movs	r3, #2
 8000f8a:	e7b5      	b.n	8000ef8 <HAL_ADC_ConfigChannel+0x68>
 8000f8c:	40012400 	.word	0x40012400
 8000f90:	20000000 	.word	0x20000000
 8000f94:	000f4240 	.word	0x000f4240

08000f98 <ADC_Enable>:
  __IO uint32_t wait_loop_index = 0U;
 8000f98:	2300      	movs	r3, #0
{
 8000f9a:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0U;
 8000f9c:	9301      	str	r3, [sp, #4]
  if (ADC_IS_ENABLE(hadc) == RESET)
 8000f9e:	6803      	ldr	r3, [r0, #0]
{
 8000fa0:	4604      	mov	r4, r0
  if (ADC_IS_ENABLE(hadc) == RESET)
 8000fa2:	689a      	ldr	r2, [r3, #8]
 8000fa4:	07d2      	lsls	r2, r2, #31
 8000fa6:	d502      	bpl.n	8000fae <ADC_Enable+0x16>
  return HAL_OK;
 8000fa8:	2000      	movs	r0, #0
}
 8000faa:	b002      	add	sp, #8
 8000fac:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_ADC_ENABLE(hadc);
 8000fae:	689a      	ldr	r2, [r3, #8]
 8000fb0:	f042 0201 	orr.w	r2, r2, #1
 8000fb4:	609a      	str	r2, [r3, #8]
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8000fb6:	4b12      	ldr	r3, [pc, #72]	; (8001000 <ADC_Enable+0x68>)
 8000fb8:	4a12      	ldr	r2, [pc, #72]	; (8001004 <ADC_Enable+0x6c>)
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	fbb3 f3f2 	udiv	r3, r3, r2
      wait_loop_index--;
 8000fc0:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0U)
 8000fc2:	9b01      	ldr	r3, [sp, #4]
 8000fc4:	b9c3      	cbnz	r3, 8000ff8 <ADC_Enable+0x60>
    tickstart = HAL_GetTick();
 8000fc6:	f7ff ff11 	bl	8000dec <HAL_GetTick>
 8000fca:	4606      	mov	r6, r0
    while(ADC_IS_ENABLE(hadc) == RESET)
 8000fcc:	6823      	ldr	r3, [r4, #0]
 8000fce:	689d      	ldr	r5, [r3, #8]
 8000fd0:	f015 0501 	ands.w	r5, r5, #1
 8000fd4:	d1e8      	bne.n	8000fa8 <ADC_Enable+0x10>
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8000fd6:	f7ff ff09 	bl	8000dec <HAL_GetTick>
 8000fda:	1b80      	subs	r0, r0, r6
 8000fdc:	2802      	cmp	r0, #2
 8000fde:	d9f5      	bls.n	8000fcc <ADC_Enable+0x34>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000fe0:	6aa3      	ldr	r3, [r4, #40]	; 0x28
        __HAL_UNLOCK(hadc);
 8000fe2:	f884 5024 	strb.w	r5, [r4, #36]	; 0x24
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000fe6:	f043 0310 	orr.w	r3, r3, #16
 8000fea:	62a3      	str	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000fec:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
        __HAL_UNLOCK(hadc);
 8000fee:	2001      	movs	r0, #1
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000ff0:	f043 0301 	orr.w	r3, r3, #1
 8000ff4:	62e3      	str	r3, [r4, #44]	; 0x2c
 8000ff6:	e7d8      	b.n	8000faa <ADC_Enable+0x12>
      wait_loop_index--;
 8000ff8:	9b01      	ldr	r3, [sp, #4]
 8000ffa:	3b01      	subs	r3, #1
 8000ffc:	e7e0      	b.n	8000fc0 <ADC_Enable+0x28>
 8000ffe:	bf00      	nop
 8001000:	20000000 	.word	0x20000000
 8001004:	000f4240 	.word	0x000f4240

08001008 <HAL_ADC_Start_DMA>:
{
 8001008:	e92d 41d8 	stmdb	sp!, {r3, r4, r6, r7, r8, lr}
 800100c:	4690      	mov	r8, r2
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 800100e:	4b40      	ldr	r3, [pc, #256]	; (8001110 <HAL_ADC_Start_DMA+0x108>)
 8001010:	6802      	ldr	r2, [r0, #0]
{
 8001012:	4604      	mov	r4, r0
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8001014:	429a      	cmp	r2, r3
{
 8001016:	460f      	mov	r7, r1
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8001018:	d002      	beq.n	8001020 <HAL_ADC_Start_DMA+0x18>
 800101a:	493e      	ldr	r1, [pc, #248]	; (8001114 <HAL_ADC_Start_DMA+0x10c>)
 800101c:	428a      	cmp	r2, r1
 800101e:	d103      	bne.n	8001028 <HAL_ADC_Start_DMA+0x20>
 8001020:	685b      	ldr	r3, [r3, #4]
 8001022:	f413 2f70 	tst.w	r3, #983040	; 0xf0000
 8001026:	d16e      	bne.n	8001106 <HAL_ADC_Start_DMA+0xfe>
    __HAL_LOCK(hadc);
 8001028:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 800102c:	2b01      	cmp	r3, #1
 800102e:	d06c      	beq.n	800110a <HAL_ADC_Start_DMA+0x102>
 8001030:	2301      	movs	r3, #1
    tmp_hal_status = ADC_Enable(hadc);
 8001032:	4620      	mov	r0, r4
    __HAL_LOCK(hadc);
 8001034:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
    tmp_hal_status = ADC_Enable(hadc);
 8001038:	f7ff ffae 	bl	8000f98 <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 800103c:	4606      	mov	r6, r0
 800103e:	2800      	cmp	r0, #0
 8001040:	d15d      	bne.n	80010fe <HAL_ADC_Start_DMA+0xf6>
      ADC_STATE_CLR_SET(hadc->State,
 8001042:	6aa0      	ldr	r0, [r4, #40]	; 0x28
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001044:	6821      	ldr	r1, [r4, #0]
      ADC_STATE_CLR_SET(hadc->State,
 8001046:	f420 6070 	bic.w	r0, r0, #3840	; 0xf00
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 800104a:	4b32      	ldr	r3, [pc, #200]	; (8001114 <HAL_ADC_Start_DMA+0x10c>)
      ADC_STATE_CLR_SET(hadc->State,
 800104c:	f020 0001 	bic.w	r0, r0, #1
 8001050:	f440 7080 	orr.w	r0, r0, #256	; 0x100
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001054:	4299      	cmp	r1, r3
      ADC_STATE_CLR_SET(hadc->State,
 8001056:	62a0      	str	r0, [r4, #40]	; 0x28
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001058:	d104      	bne.n	8001064 <HAL_ADC_Start_DMA+0x5c>
 800105a:	4a2d      	ldr	r2, [pc, #180]	; (8001110 <HAL_ADC_Start_DMA+0x108>)
 800105c:	6853      	ldr	r3, [r2, #4]
 800105e:	f413 2f70 	tst.w	r3, #983040	; 0xf0000
 8001062:	d13e      	bne.n	80010e2 <HAL_ADC_Start_DMA+0xda>
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001064:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001066:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800106a:	62a3      	str	r3, [r4, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800106c:	684b      	ldr	r3, [r1, #4]
 800106e:	055a      	lsls	r2, r3, #21
 8001070:	d505      	bpl.n	800107e <HAL_ADC_Start_DMA+0x76>
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001072:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001074:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001078:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800107c:	62a3      	str	r3, [r4, #40]	; 0x28
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800107e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001080:	6a20      	ldr	r0, [r4, #32]
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001082:	f413 5380 	ands.w	r3, r3, #4096	; 0x1000
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001086:	bf18      	it	ne
 8001088:	6ae3      	ldrne	r3, [r4, #44]	; 0x2c
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800108a:	463a      	mov	r2, r7
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800108c:	bf18      	it	ne
 800108e:	f023 0306 	bicne.w	r3, r3, #6
        ADC_CLEAR_ERRORCODE(hadc);
 8001092:	62e3      	str	r3, [r4, #44]	; 0x2c
      __HAL_UNLOCK(hadc);
 8001094:	2300      	movs	r3, #0
 8001096:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800109a:	4b1f      	ldr	r3, [pc, #124]	; (8001118 <HAL_ADC_Start_DMA+0x110>)
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800109c:	314c      	adds	r1, #76	; 0x4c
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800109e:	6283      	str	r3, [r0, #40]	; 0x28
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80010a0:	4b1e      	ldr	r3, [pc, #120]	; (800111c <HAL_ADC_Start_DMA+0x114>)
 80010a2:	62c3      	str	r3, [r0, #44]	; 0x2c
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80010a4:	4b1e      	ldr	r3, [pc, #120]	; (8001120 <HAL_ADC_Start_DMA+0x118>)
 80010a6:	6303      	str	r3, [r0, #48]	; 0x30
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80010a8:	f06f 0302 	mvn.w	r3, #2
 80010ac:	f841 3c4c 	str.w	r3, [r1, #-76]
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80010b0:	f851 3c44 	ldr.w	r3, [r1, #-68]
 80010b4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80010b8:	f841 3c44 	str.w	r3, [r1, #-68]
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80010bc:	4643      	mov	r3, r8
 80010be:	f000 f981 	bl	80013c4 <HAL_DMA_Start_IT>
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 80010c2:	6823      	ldr	r3, [r4, #0]
 80010c4:	689a      	ldr	r2, [r3, #8]
 80010c6:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
 80010ca:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80010ce:	689a      	ldr	r2, [r3, #8]
 80010d0:	bf0c      	ite	eq
 80010d2:	f442 02a0 	orreq.w	r2, r2, #5242880	; 0x500000
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80010d6:	f442 1280 	orrne.w	r2, r2, #1048576	; 0x100000
 80010da:	609a      	str	r2, [r3, #8]
}
 80010dc:	4630      	mov	r0, r6
 80010de:	e8bd 81d8 	ldmia.w	sp!, {r3, r4, r6, r7, r8, pc}
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80010e2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80010e4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80010e8:	62a3      	str	r3, [r4, #40]	; 0x28
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80010ea:	6853      	ldr	r3, [r2, #4]
 80010ec:	055b      	lsls	r3, r3, #21
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80010ee:	bf41      	itttt	mi
 80010f0:	6aa0      	ldrmi	r0, [r4, #40]	; 0x28
 80010f2:	f420 5040 	bicmi.w	r0, r0, #12288	; 0x3000
 80010f6:	f440 5080 	orrmi.w	r0, r0, #4096	; 0x1000
 80010fa:	62a0      	strmi	r0, [r4, #40]	; 0x28
 80010fc:	e7bf      	b.n	800107e <HAL_ADC_Start_DMA+0x76>
      __HAL_UNLOCK(hadc);
 80010fe:	2300      	movs	r3, #0
 8001100:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
 8001104:	e7ea      	b.n	80010dc <HAL_ADC_Start_DMA+0xd4>
    tmp_hal_status = HAL_ERROR;
 8001106:	2601      	movs	r6, #1
 8001108:	e7e8      	b.n	80010dc <HAL_ADC_Start_DMA+0xd4>
    __HAL_LOCK(hadc);
 800110a:	2602      	movs	r6, #2
 800110c:	e7e6      	b.n	80010dc <HAL_ADC_Start_DMA+0xd4>
 800110e:	bf00      	nop
 8001110:	40012400 	.word	0x40012400
 8001114:	40012800 	.word	0x40012800
 8001118:	08000e1b 	.word	0x08000e1b
 800111c:	08000e6b 	.word	0x08000e6b
 8001120:	08000e77 	.word	0x08000e77

08001124 <ADC_ConversionStop_Disable>:
{
 8001124:	b538      	push	{r3, r4, r5, lr}
  if (ADC_IS_ENABLE(hadc) != RESET)
 8001126:	6803      	ldr	r3, [r0, #0]
{
 8001128:	4604      	mov	r4, r0
  if (ADC_IS_ENABLE(hadc) != RESET)
 800112a:	689a      	ldr	r2, [r3, #8]
 800112c:	07d2      	lsls	r2, r2, #31
 800112e:	d401      	bmi.n	8001134 <ADC_ConversionStop_Disable+0x10>
  return HAL_OK;
 8001130:	2000      	movs	r0, #0
 8001132:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_ADC_DISABLE(hadc);
 8001134:	689a      	ldr	r2, [r3, #8]
 8001136:	f022 0201 	bic.w	r2, r2, #1
 800113a:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 800113c:	f7ff fe56 	bl	8000dec <HAL_GetTick>
 8001140:	4605      	mov	r5, r0
    while(ADC_IS_ENABLE(hadc) != RESET)
 8001142:	6823      	ldr	r3, [r4, #0]
 8001144:	689b      	ldr	r3, [r3, #8]
 8001146:	07db      	lsls	r3, r3, #31
 8001148:	d5f2      	bpl.n	8001130 <ADC_ConversionStop_Disable+0xc>
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800114a:	f7ff fe4f 	bl	8000dec <HAL_GetTick>
 800114e:	1b40      	subs	r0, r0, r5
 8001150:	2802      	cmp	r0, #2
 8001152:	d9f6      	bls.n	8001142 <ADC_ConversionStop_Disable+0x1e>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001154:	6aa3      	ldr	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001156:	2001      	movs	r0, #1
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001158:	f043 0310 	orr.w	r3, r3, #16
 800115c:	62a3      	str	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800115e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001160:	f043 0301 	orr.w	r3, r3, #1
 8001164:	62e3      	str	r3, [r4, #44]	; 0x2c
 8001166:	bd38      	pop	{r3, r4, r5, pc}

08001168 <HAL_ADC_Init>:
{
 8001168:	b570      	push	{r4, r5, r6, lr}
  if(hadc == NULL)
 800116a:	4604      	mov	r4, r0
 800116c:	2800      	cmp	r0, #0
 800116e:	d071      	beq.n	8001254 <HAL_ADC_Init+0xec>
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001170:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8001172:	b923      	cbnz	r3, 800117e <HAL_ADC_Init+0x16>
    ADC_CLEAR_ERRORCODE(hadc);
 8001174:	62c3      	str	r3, [r0, #44]	; 0x2c
    hadc->Lock = HAL_UNLOCKED;
 8001176:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    HAL_ADC_MspInit(hadc);
 800117a:	f002 f919 	bl	80033b0 <HAL_ADC_MspInit>
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 800117e:	4620      	mov	r0, r4
 8001180:	f7ff ffd0 	bl	8001124 <ADC_ConversionStop_Disable>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001184:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001186:	f013 0f10 	tst.w	r3, #16
    ADC_STATE_CLR_SET(hadc->State,
 800118a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800118c:	d164      	bne.n	8001258 <HAL_ADC_Init+0xf0>
 800118e:	2800      	cmp	r0, #0
 8001190:	d162      	bne.n	8001258 <HAL_ADC_Init+0xf0>
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 8001192:	69e1      	ldr	r1, [r4, #28]
    ADC_STATE_CLR_SET(hadc->State,
 8001194:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 8001198:	6862      	ldr	r2, [r4, #4]
    ADC_STATE_CLR_SET(hadc->State,
 800119a:	f023 0302 	bic.w	r3, r3, #2
 800119e:	f043 0302 	orr.w	r3, r3, #2
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 80011a2:	430a      	orrs	r2, r1
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80011a4:	68a1      	ldr	r1, [r4, #8]
    ADC_STATE_CLR_SET(hadc->State,
 80011a6:	62a3      	str	r3, [r4, #40]	; 0x28
                ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode)   );
 80011a8:	68e3      	ldr	r3, [r4, #12]
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80011aa:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv) |
 80011ae:	ea42 0243 	orr.w	r2, r2, r3, lsl #1
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80011b2:	d038      	beq.n	8001226 <HAL_ADC_Init+0xbe>
 80011b4:	2901      	cmp	r1, #1
 80011b6:	bf14      	ite	ne
 80011b8:	4606      	movne	r6, r0
 80011ba:	f44f 7680 	moveq.w	r6, #256	; 0x100
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80011be:	6965      	ldr	r5, [r4, #20]
 80011c0:	2d01      	cmp	r5, #1
 80011c2:	d107      	bne.n	80011d4 <HAL_ADC_Init+0x6c>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80011c4:	2b00      	cmp	r3, #0
 80011c6:	d130      	bne.n	800122a <HAL_ADC_Init+0xc2>
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80011c8:	69a3      	ldr	r3, [r4, #24]
 80011ca:	3b01      	subs	r3, #1
 80011cc:	ea46 3543 	orr.w	r5, r6, r3, lsl #13
 80011d0:	f445 6600 	orr.w	r6, r5, #2048	; 0x800
      MODIFY_REG(hadc->Instance->CR1,
 80011d4:	6823      	ldr	r3, [r4, #0]
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80011d6:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
      MODIFY_REG(hadc->Instance->CR1,
 80011da:	685d      	ldr	r5, [r3, #4]
 80011dc:	f425 4569 	bic.w	r5, r5, #59648	; 0xe900
 80011e0:	ea45 0506 	orr.w	r5, r5, r6
 80011e4:	605d      	str	r5, [r3, #4]
      MODIFY_REG(hadc->Instance->CR2,
 80011e6:	689e      	ldr	r6, [r3, #8]
 80011e8:	4d1d      	ldr	r5, [pc, #116]	; (8001260 <HAL_ADC_Init+0xf8>)
 80011ea:	ea05 0506 	and.w	r5, r5, r6
 80011ee:	ea45 0502 	orr.w	r5, r5, r2
 80011f2:	609d      	str	r5, [r3, #8]
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80011f4:	d001      	beq.n	80011fa <HAL_ADC_Init+0x92>
 80011f6:	2901      	cmp	r1, #1
 80011f8:	d120      	bne.n	800123c <HAL_ADC_Init+0xd4>
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80011fa:	6921      	ldr	r1, [r4, #16]
 80011fc:	3901      	subs	r1, #1
 80011fe:	0509      	lsls	r1, r1, #20
    MODIFY_REG(hadc->Instance->SQR1,
 8001200:	6add      	ldr	r5, [r3, #44]	; 0x2c
 8001202:	f425 0570 	bic.w	r5, r5, #15728640	; 0xf00000
 8001206:	4329      	orrs	r1, r5
 8001208:	62d9      	str	r1, [r3, #44]	; 0x2c
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800120a:	6899      	ldr	r1, [r3, #8]
 800120c:	4b15      	ldr	r3, [pc, #84]	; (8001264 <HAL_ADC_Init+0xfc>)
 800120e:	400b      	ands	r3, r1
 8001210:	429a      	cmp	r2, r3
 8001212:	d115      	bne.n	8001240 <HAL_ADC_Init+0xd8>
      ADC_CLEAR_ERRORCODE(hadc);
 8001214:	2300      	movs	r3, #0
 8001216:	62e3      	str	r3, [r4, #44]	; 0x2c
      ADC_STATE_CLR_SET(hadc->State,
 8001218:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800121a:	f023 0303 	bic.w	r3, r3, #3
 800121e:	f043 0301 	orr.w	r3, r3, #1
 8001222:	62a3      	str	r3, [r4, #40]	; 0x28
 8001224:	bd70      	pop	{r4, r5, r6, pc}
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001226:	460e      	mov	r6, r1
 8001228:	e7c9      	b.n	80011be <HAL_ADC_Init+0x56>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800122a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800122c:	f043 0320 	orr.w	r3, r3, #32
 8001230:	62a3      	str	r3, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001232:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001234:	f043 0301 	orr.w	r3, r3, #1
 8001238:	62e3      	str	r3, [r4, #44]	; 0x2c
 800123a:	e7cb      	b.n	80011d4 <HAL_ADC_Init+0x6c>
  uint32_t tmp_sqr1 = 0U;
 800123c:	2100      	movs	r1, #0
 800123e:	e7df      	b.n	8001200 <HAL_ADC_Init+0x98>
      ADC_STATE_CLR_SET(hadc->State,
 8001240:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001242:	f023 0312 	bic.w	r3, r3, #18
 8001246:	f043 0310 	orr.w	r3, r3, #16
 800124a:	62a3      	str	r3, [r4, #40]	; 0x28
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800124c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800124e:	f043 0301 	orr.w	r3, r3, #1
 8001252:	62e3      	str	r3, [r4, #44]	; 0x2c
    return HAL_ERROR;
 8001254:	2001      	movs	r0, #1
}
 8001256:	bd70      	pop	{r4, r5, r6, pc}
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001258:	f043 0310 	orr.w	r3, r3, #16
 800125c:	62a3      	str	r3, [r4, #40]	; 0x28
 800125e:	e7f9      	b.n	8001254 <HAL_ADC_Init+0xec>
 8001260:	ffe1f7fd 	.word	0xffe1f7fd
 8001264:	ff1f0efe 	.word	0xff1f0efe

08001268 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001268:	4a07      	ldr	r2, [pc, #28]	; (8001288 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 800126a:	0200      	lsls	r0, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800126c:	68d3      	ldr	r3, [r2, #12]
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 800126e:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001272:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001276:	041b      	lsls	r3, r3, #16
 8001278:	0c1b      	lsrs	r3, r3, #16
 800127a:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800127e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 8001282:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8001284:	60d3      	str	r3, [r2, #12]
 8001286:	4770      	bx	lr
 8001288:	e000ed00 	.word	0xe000ed00

0800128c <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800128c:	4b17      	ldr	r3, [pc, #92]	; (80012ec <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800128e:	b530      	push	{r4, r5, lr}
 8001290:	68dc      	ldr	r4, [r3, #12]
 8001292:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001296:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800129a:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800129c:	2b04      	cmp	r3, #4
 800129e:	bf28      	it	cs
 80012a0:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80012a2:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012a4:	f04f 0501 	mov.w	r5, #1
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80012a8:	bf98      	it	ls
 80012aa:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012ac:	fa05 f303 	lsl.w	r3, r5, r3
 80012b0:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80012b4:	bf88      	it	hi
 80012b6:	3c03      	subhi	r4, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012b8:	4019      	ands	r1, r3
 80012ba:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80012bc:	fa05 f404 	lsl.w	r4, r5, r4
 80012c0:	3c01      	subs	r4, #1
 80012c2:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 80012c4:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012c6:	ea42 0201 	orr.w	r2, r2, r1
 80012ca:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012ce:	bfaf      	iteee	ge
 80012d0:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012d4:	4b06      	ldrlt	r3, [pc, #24]	; (80012f0 <HAL_NVIC_SetPriority+0x64>)
 80012d6:	f000 000f 	andlt.w	r0, r0, #15
 80012da:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012dc:	bfa5      	ittet	ge
 80012de:	b2d2      	uxtbge	r2, r2
 80012e0:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012e4:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80012e6:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 80012ea:	bd30      	pop	{r4, r5, pc}
 80012ec:	e000ed00 	.word	0xe000ed00
 80012f0:	e000ed14 	.word	0xe000ed14

080012f4 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 80012f4:	2301      	movs	r3, #1
 80012f6:	0942      	lsrs	r2, r0, #5
 80012f8:	f000 001f 	and.w	r0, r0, #31
 80012fc:	fa03 f000 	lsl.w	r0, r3, r0
 8001300:	4b01      	ldr	r3, [pc, #4]	; (8001308 <HAL_NVIC_EnableIRQ+0x14>)
 8001302:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8001306:	4770      	bx	lr
 8001308:	e000e100 	.word	0xe000e100

0800130c <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800130c:	3801      	subs	r0, #1
 800130e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8001312:	d20a      	bcs.n	800132a <HAL_SYSTICK_Config+0x1e>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001314:	21f0      	movs	r1, #240	; 0xf0
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001316:	4b06      	ldr	r3, [pc, #24]	; (8001330 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001318:	4a06      	ldr	r2, [pc, #24]	; (8001334 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800131a:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800131c:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001320:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001322:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001324:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001326:	601a      	str	r2, [r3, #0]
 8001328:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 800132a:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 800132c:	4770      	bx	lr
 800132e:	bf00      	nop
 8001330:	e000e010 	.word	0xe000e010
 8001334:	e000ed00 	.word	0xe000ed00

08001338 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8001338:	4b04      	ldr	r3, [pc, #16]	; (800134c <HAL_SYSTICK_CLKSourceConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 800133a:	2804      	cmp	r0, #4
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 800133c:	681a      	ldr	r2, [r3, #0]
 800133e:	bf0c      	ite	eq
 8001340:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8001344:	f022 0204 	bicne.w	r2, r2, #4
 8001348:	601a      	str	r2, [r3, #0]
 800134a:	4770      	bx	lr
 800134c:	e000e010 	.word	0xe000e010

08001350 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8001350:	4770      	bx	lr

08001352 <HAL_SYSTICK_IRQHandler>:
{
 8001352:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 8001354:	f7ff fffc 	bl	8001350 <HAL_SYSTICK_Callback>
 8001358:	bd08      	pop	{r3, pc}
	...

0800135c <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800135c:	b510      	push	{r4, lr}
  uint32_t tmp = 0U;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 800135e:	b350      	cbz	r0, 80013b6 <HAL_DMA_Init+0x5a>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001360:	2214      	movs	r2, #20
 8001362:	6801      	ldr	r1, [r0, #0]
 8001364:	4b15      	ldr	r3, [pc, #84]	; (80013bc <HAL_DMA_Init+0x60>)
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001366:	6884      	ldr	r4, [r0, #8]
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8001368:	440b      	add	r3, r1
 800136a:	fbb3 f3f2 	udiv	r3, r3, r2
 800136e:	009b      	lsls	r3, r3, #2
 8001370:	6403      	str	r3, [r0, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8001372:	4b13      	ldr	r3, [pc, #76]	; (80013c0 <HAL_DMA_Init+0x64>)
  tmp = hdma->Instance->CCR;
 8001374:	680a      	ldr	r2, [r1, #0]
  hdma->DmaBaseAddress = DMA1;
 8001376:	63c3      	str	r3, [r0, #60]	; 0x3c
  tmp |=  hdma->Init.Direction        |
 8001378:	6843      	ldr	r3, [r0, #4]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800137a:	f422 527f 	bic.w	r2, r2, #16320	; 0x3fc0
  tmp |=  hdma->Init.Direction        |
 800137e:	4323      	orrs	r3, r4
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001380:	68c4      	ldr	r4, [r0, #12]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001382:	f022 0230 	bic.w	r2, r2, #48	; 0x30
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001386:	4323      	orrs	r3, r4
 8001388:	6904      	ldr	r4, [r0, #16]
 800138a:	4323      	orrs	r3, r4
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800138c:	6944      	ldr	r4, [r0, #20]
 800138e:	4323      	orrs	r3, r4
 8001390:	6984      	ldr	r4, [r0, #24]
 8001392:	4323      	orrs	r3, r4
          hdma->Init.Mode                | hdma->Init.Priority;
 8001394:	69c4      	ldr	r4, [r0, #28]
 8001396:	4323      	orrs	r3, r4
  tmp |=  hdma->Init.Direction        |
 8001398:	4313      	orrs	r3, r2

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800139a:	600b      	str	r3, [r1, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800139c:	2201      	movs	r2, #1
  hdma->XferCpltCallback = NULL;
 800139e:	2300      	movs	r3, #0
  hdma->State = HAL_DMA_STATE_READY;
 80013a0:	f880 2021 	strb.w	r2, [r0, #33]	; 0x21
  hdma->XferCpltCallback = NULL;
 80013a4:	6283      	str	r3, [r0, #40]	; 0x28
  hdma->XferHalfCpltCallback = NULL;
 80013a6:	62c3      	str	r3, [r0, #44]	; 0x2c
  hdma->XferErrorCallback = NULL;
 80013a8:	6303      	str	r3, [r0, #48]	; 0x30
  hdma->XferAbortCallback = NULL;
 80013aa:	6343      	str	r3, [r0, #52]	; 0x34
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80013ac:	6383      	str	r3, [r0, #56]	; 0x38
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80013ae:	f880 3020 	strb.w	r3, [r0, #32]
  
  return HAL_OK;
 80013b2:	4618      	mov	r0, r3
 80013b4:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80013b6:	2001      	movs	r0, #1
}
 80013b8:	bd10      	pop	{r4, pc}
 80013ba:	bf00      	nop
 80013bc:	bffdfff8 	.word	0xbffdfff8
 80013c0:	40020000 	.word	0x40020000

080013c4 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80013c4:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80013c6:	f890 4020 	ldrb.w	r4, [r0, #32]
 80013ca:	2c01      	cmp	r4, #1
 80013cc:	d035      	beq.n	800143a <HAL_DMA_Start_IT+0x76>
 80013ce:	2401      	movs	r4, #1
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80013d0:	f890 5021 	ldrb.w	r5, [r0, #33]	; 0x21
  __HAL_LOCK(hdma);
 80013d4:	f880 4020 	strb.w	r4, [r0, #32]
  if(HAL_DMA_STATE_READY == hdma->State)
 80013d8:	42a5      	cmp	r5, r4
 80013da:	f04f 0600 	mov.w	r6, #0
 80013de:	f04f 0402 	mov.w	r4, #2
 80013e2:	d128      	bne.n	8001436 <HAL_DMA_Start_IT+0x72>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80013e4:	f880 4021 	strb.w	r4, [r0, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80013e8:	6804      	ldr	r4, [r0, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80013ea:	6386      	str	r6, [r0, #56]	; 0x38
    __HAL_DMA_DISABLE(hdma);
 80013ec:	6826      	ldr	r6, [r4, #0]
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80013ee:	6c07      	ldr	r7, [r0, #64]	; 0x40
    __HAL_DMA_DISABLE(hdma);
 80013f0:	f026 0601 	bic.w	r6, r6, #1
 80013f4:	6026      	str	r6, [r4, #0]
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80013f6:	6bc6      	ldr	r6, [r0, #60]	; 0x3c
 80013f8:	40bd      	lsls	r5, r7
 80013fa:	6075      	str	r5, [r6, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80013fc:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80013fe:	6843      	ldr	r3, [r0, #4]
 8001400:	6805      	ldr	r5, [r0, #0]
 8001402:	2b10      	cmp	r3, #16
    if(NULL != hdma->XferHalfCpltCallback)
 8001404:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001406:	bf0b      	itete	eq
 8001408:	60a2      	streq	r2, [r4, #8]
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 800140a:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 800140c:	60e1      	streq	r1, [r4, #12]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 800140e:	60e2      	strne	r2, [r4, #12]
    if(NULL != hdma->XferHalfCpltCallback)
 8001410:	b14b      	cbz	r3, 8001426 <HAL_DMA_Start_IT+0x62>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001412:	6823      	ldr	r3, [r4, #0]
 8001414:	f043 030e 	orr.w	r3, r3, #14
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8001418:	6023      	str	r3, [r4, #0]
    __HAL_DMA_ENABLE(hdma);
 800141a:	682b      	ldr	r3, [r5, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800141c:	2000      	movs	r0, #0
    __HAL_DMA_ENABLE(hdma);
 800141e:	f043 0301 	orr.w	r3, r3, #1
 8001422:	602b      	str	r3, [r5, #0]
 8001424:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001426:	6823      	ldr	r3, [r4, #0]
 8001428:	f023 0304 	bic.w	r3, r3, #4
 800142c:	6023      	str	r3, [r4, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800142e:	6823      	ldr	r3, [r4, #0]
 8001430:	f043 030a 	orr.w	r3, r3, #10
 8001434:	e7f0      	b.n	8001418 <HAL_DMA_Start_IT+0x54>
    __HAL_UNLOCK(hdma); 
 8001436:	f880 6020 	strb.w	r6, [r0, #32]
  __HAL_LOCK(hdma);
 800143a:	2002      	movs	r0, #2
}
 800143c:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08001440 <HAL_DMA_Abort_IT>:
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001440:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
{  
 8001444:	b510      	push	{r4, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001446:	2b02      	cmp	r3, #2
 8001448:	d003      	beq.n	8001452 <HAL_DMA_Abort_IT+0x12>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800144a:	2304      	movs	r3, #4
 800144c:	6383      	str	r3, [r0, #56]	; 0x38
    status = HAL_ERROR;
 800144e:	2001      	movs	r0, #1
 8001450:	bd10      	pop	{r4, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001452:	6803      	ldr	r3, [r0, #0]
 8001454:	681a      	ldr	r2, [r3, #0]
 8001456:	f022 020e 	bic.w	r2, r2, #14
 800145a:	601a      	str	r2, [r3, #0]
    __HAL_DMA_DISABLE(hdma);
 800145c:	681a      	ldr	r2, [r3, #0]
 800145e:	f022 0201 	bic.w	r2, r2, #1
 8001462:	601a      	str	r2, [r3, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001464:	4a18      	ldr	r2, [pc, #96]	; (80014c8 <HAL_DMA_Abort_IT+0x88>)
 8001466:	4293      	cmp	r3, r2
 8001468:	d01f      	beq.n	80014aa <HAL_DMA_Abort_IT+0x6a>
 800146a:	3214      	adds	r2, #20
 800146c:	4293      	cmp	r3, r2
 800146e:	d01e      	beq.n	80014ae <HAL_DMA_Abort_IT+0x6e>
 8001470:	3214      	adds	r2, #20
 8001472:	4293      	cmp	r3, r2
 8001474:	d01d      	beq.n	80014b2 <HAL_DMA_Abort_IT+0x72>
 8001476:	3214      	adds	r2, #20
 8001478:	4293      	cmp	r3, r2
 800147a:	d01d      	beq.n	80014b8 <HAL_DMA_Abort_IT+0x78>
 800147c:	3214      	adds	r2, #20
 800147e:	4293      	cmp	r3, r2
 8001480:	d01d      	beq.n	80014be <HAL_DMA_Abort_IT+0x7e>
 8001482:	3214      	adds	r2, #20
 8001484:	4293      	cmp	r3, r2
 8001486:	bf0c      	ite	eq
 8001488:	f44f 1380 	moveq.w	r3, #1048576	; 0x100000
 800148c:	f04f 7380 	movne.w	r3, #16777216	; 0x1000000
 8001490:	4a0e      	ldr	r2, [pc, #56]	; (80014cc <HAL_DMA_Abort_IT+0x8c>)
    __HAL_UNLOCK(hdma);
 8001492:	2400      	movs	r4, #0
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8001494:	6053      	str	r3, [r2, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8001496:	2301      	movs	r3, #1
 8001498:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
    if(hdma->XferAbortCallback != NULL)
 800149c:	6b43      	ldr	r3, [r0, #52]	; 0x34
    __HAL_UNLOCK(hdma);
 800149e:	f880 4020 	strb.w	r4, [r0, #32]
    if(hdma->XferAbortCallback != NULL)
 80014a2:	b17b      	cbz	r3, 80014c4 <HAL_DMA_Abort_IT+0x84>
      hdma->XferAbortCallback(hdma);
 80014a4:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 80014a6:	4620      	mov	r0, r4
 80014a8:	bd10      	pop	{r4, pc}
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80014aa:	2301      	movs	r3, #1
 80014ac:	e7f0      	b.n	8001490 <HAL_DMA_Abort_IT+0x50>
 80014ae:	2310      	movs	r3, #16
 80014b0:	e7ee      	b.n	8001490 <HAL_DMA_Abort_IT+0x50>
 80014b2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80014b6:	e7eb      	b.n	8001490 <HAL_DMA_Abort_IT+0x50>
 80014b8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80014bc:	e7e8      	b.n	8001490 <HAL_DMA_Abort_IT+0x50>
 80014be:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80014c2:	e7e5      	b.n	8001490 <HAL_DMA_Abort_IT+0x50>
  HAL_StatusTypeDef status = HAL_OK;
 80014c4:	4618      	mov	r0, r3
}
 80014c6:	bd10      	pop	{r4, pc}
 80014c8:	40020008 	.word	0x40020008
 80014cc:	40020000 	.word	0x40020000

080014d0 <HAL_DMA_IRQHandler>:
{
 80014d0:	b470      	push	{r4, r5, r6}
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80014d2:	2504      	movs	r5, #4
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80014d4:	6bc6      	ldr	r6, [r0, #60]	; 0x3c
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80014d6:	6c02      	ldr	r2, [r0, #64]	; 0x40
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80014d8:	6834      	ldr	r4, [r6, #0]
  uint32_t source_it = hdma->Instance->CCR;
 80014da:	6803      	ldr	r3, [r0, #0]
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80014dc:	4095      	lsls	r5, r2
 80014de:	4225      	tst	r5, r4
  uint32_t source_it = hdma->Instance->CCR;
 80014e0:	6819      	ldr	r1, [r3, #0]
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80014e2:	d032      	beq.n	800154a <HAL_DMA_IRQHandler+0x7a>
 80014e4:	074d      	lsls	r5, r1, #29
 80014e6:	d530      	bpl.n	800154a <HAL_DMA_IRQHandler+0x7a>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80014e8:	681a      	ldr	r2, [r3, #0]
 80014ea:	0696      	lsls	r6, r2, #26
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80014ec:	bf5e      	ittt	pl
 80014ee:	681a      	ldrpl	r2, [r3, #0]
 80014f0:	f022 0204 	bicpl.w	r2, r2, #4
 80014f4:	601a      	strpl	r2, [r3, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 80014f6:	4a3e      	ldr	r2, [pc, #248]	; (80015f0 <HAL_DMA_IRQHandler+0x120>)
 80014f8:	4293      	cmp	r3, r2
 80014fa:	d019      	beq.n	8001530 <HAL_DMA_IRQHandler+0x60>
 80014fc:	3214      	adds	r2, #20
 80014fe:	4293      	cmp	r3, r2
 8001500:	d018      	beq.n	8001534 <HAL_DMA_IRQHandler+0x64>
 8001502:	3214      	adds	r2, #20
 8001504:	4293      	cmp	r3, r2
 8001506:	d017      	beq.n	8001538 <HAL_DMA_IRQHandler+0x68>
 8001508:	3214      	adds	r2, #20
 800150a:	4293      	cmp	r3, r2
 800150c:	d017      	beq.n	800153e <HAL_DMA_IRQHandler+0x6e>
 800150e:	3214      	adds	r2, #20
 8001510:	4293      	cmp	r3, r2
 8001512:	d017      	beq.n	8001544 <HAL_DMA_IRQHandler+0x74>
 8001514:	3214      	adds	r2, #20
 8001516:	4293      	cmp	r3, r2
 8001518:	bf0c      	ite	eq
 800151a:	f44f 0380 	moveq.w	r3, #4194304	; 0x400000
 800151e:	f04f 6380 	movne.w	r3, #67108864	; 0x4000000
 8001522:	4a34      	ldr	r2, [pc, #208]	; (80015f4 <HAL_DMA_IRQHandler+0x124>)
 8001524:	6053      	str	r3, [r2, #4]
    if(hdma->XferHalfCpltCallback != NULL)
 8001526:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    if (hdma->XferErrorCallback != NULL)
 8001528:	2b00      	cmp	r3, #0
 800152a:	d05e      	beq.n	80015ea <HAL_DMA_IRQHandler+0x11a>
}
 800152c:	bc70      	pop	{r4, r5, r6}
      hdma->XferErrorCallback(hdma);
 800152e:	4718      	bx	r3
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001530:	2304      	movs	r3, #4
 8001532:	e7f6      	b.n	8001522 <HAL_DMA_IRQHandler+0x52>
 8001534:	2340      	movs	r3, #64	; 0x40
 8001536:	e7f4      	b.n	8001522 <HAL_DMA_IRQHandler+0x52>
 8001538:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800153c:	e7f1      	b.n	8001522 <HAL_DMA_IRQHandler+0x52>
 800153e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001542:	e7ee      	b.n	8001522 <HAL_DMA_IRQHandler+0x52>
 8001544:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8001548:	e7eb      	b.n	8001522 <HAL_DMA_IRQHandler+0x52>
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 800154a:	2502      	movs	r5, #2
 800154c:	4095      	lsls	r5, r2
 800154e:	4225      	tst	r5, r4
 8001550:	d035      	beq.n	80015be <HAL_DMA_IRQHandler+0xee>
 8001552:	078d      	lsls	r5, r1, #30
 8001554:	d533      	bpl.n	80015be <HAL_DMA_IRQHandler+0xee>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001556:	681a      	ldr	r2, [r3, #0]
 8001558:	0694      	lsls	r4, r2, #26
 800155a:	d406      	bmi.n	800156a <HAL_DMA_IRQHandler+0x9a>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 800155c:	681a      	ldr	r2, [r3, #0]
 800155e:	f022 020a 	bic.w	r2, r2, #10
 8001562:	601a      	str	r2, [r3, #0]
      hdma->State = HAL_DMA_STATE_READY;
 8001564:	2201      	movs	r2, #1
 8001566:	f880 2021 	strb.w	r2, [r0, #33]	; 0x21
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 800156a:	4a21      	ldr	r2, [pc, #132]	; (80015f0 <HAL_DMA_IRQHandler+0x120>)
 800156c:	4293      	cmp	r3, r2
 800156e:	d019      	beq.n	80015a4 <HAL_DMA_IRQHandler+0xd4>
 8001570:	3214      	adds	r2, #20
 8001572:	4293      	cmp	r3, r2
 8001574:	d018      	beq.n	80015a8 <HAL_DMA_IRQHandler+0xd8>
 8001576:	3214      	adds	r2, #20
 8001578:	4293      	cmp	r3, r2
 800157a:	d017      	beq.n	80015ac <HAL_DMA_IRQHandler+0xdc>
 800157c:	3214      	adds	r2, #20
 800157e:	4293      	cmp	r3, r2
 8001580:	d017      	beq.n	80015b2 <HAL_DMA_IRQHandler+0xe2>
 8001582:	3214      	adds	r2, #20
 8001584:	4293      	cmp	r3, r2
 8001586:	d017      	beq.n	80015b8 <HAL_DMA_IRQHandler+0xe8>
 8001588:	3214      	adds	r2, #20
 800158a:	4293      	cmp	r3, r2
 800158c:	bf0c      	ite	eq
 800158e:	f44f 1300 	moveq.w	r3, #2097152	; 0x200000
 8001592:	f04f 7300 	movne.w	r3, #33554432	; 0x2000000
 8001596:	4a17      	ldr	r2, [pc, #92]	; (80015f4 <HAL_DMA_IRQHandler+0x124>)
 8001598:	6053      	str	r3, [r2, #4]
    __HAL_UNLOCK(hdma);
 800159a:	2300      	movs	r3, #0
 800159c:	f880 3020 	strb.w	r3, [r0, #32]
    if(hdma->XferCpltCallback != NULL)
 80015a0:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80015a2:	e7c1      	b.n	8001528 <HAL_DMA_IRQHandler+0x58>
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80015a4:	2302      	movs	r3, #2
 80015a6:	e7f6      	b.n	8001596 <HAL_DMA_IRQHandler+0xc6>
 80015a8:	2320      	movs	r3, #32
 80015aa:	e7f4      	b.n	8001596 <HAL_DMA_IRQHandler+0xc6>
 80015ac:	f44f 7300 	mov.w	r3, #512	; 0x200
 80015b0:	e7f1      	b.n	8001596 <HAL_DMA_IRQHandler+0xc6>
 80015b2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80015b6:	e7ee      	b.n	8001596 <HAL_DMA_IRQHandler+0xc6>
 80015b8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80015bc:	e7eb      	b.n	8001596 <HAL_DMA_IRQHandler+0xc6>
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80015be:	2508      	movs	r5, #8
 80015c0:	4095      	lsls	r5, r2
 80015c2:	4225      	tst	r5, r4
 80015c4:	d011      	beq.n	80015ea <HAL_DMA_IRQHandler+0x11a>
 80015c6:	0709      	lsls	r1, r1, #28
 80015c8:	d50f      	bpl.n	80015ea <HAL_DMA_IRQHandler+0x11a>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80015ca:	6819      	ldr	r1, [r3, #0]
 80015cc:	f021 010e 	bic.w	r1, r1, #14
 80015d0:	6019      	str	r1, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80015d2:	2301      	movs	r3, #1
 80015d4:	fa03 f202 	lsl.w	r2, r3, r2
 80015d8:	6072      	str	r2, [r6, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80015da:	6383      	str	r3, [r0, #56]	; 0x38
    hdma->State = HAL_DMA_STATE_READY;
 80015dc:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
    __HAL_UNLOCK(hdma);
 80015e0:	2300      	movs	r3, #0
 80015e2:	f880 3020 	strb.w	r3, [r0, #32]
    if (hdma->XferErrorCallback != NULL)
 80015e6:	6b03      	ldr	r3, [r0, #48]	; 0x30
 80015e8:	e79e      	b.n	8001528 <HAL_DMA_IRQHandler+0x58>
}
 80015ea:	bc70      	pop	{r4, r5, r6}
 80015ec:	4770      	bx	lr
 80015ee:	bf00      	nop
 80015f0:	40020008 	.word	0x40020008
 80015f4:	40020000 	.word	0x40020000

080015f8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80015f8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position;
  uint32_t ioposition = 0x00U;
  uint32_t iocurrent = 0x00U;
  uint32_t temp = 0x00U;
  uint32_t config = 0x00U;
 80015fc:	2200      	movs	r2, #0
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0U; position < GPIO_NUMBER; position++)
 80015fe:	4616      	mov	r6, r2
 8001600:	4b65      	ldr	r3, [pc, #404]	; (8001798 <HAL_GPIO_Init+0x1a0>)
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001602:	f8df e1a4 	ldr.w	lr, [pc, #420]	; 80017a8 <HAL_GPIO_Init+0x1b0>
 8001606:	f8df c1a4 	ldr.w	ip, [pc, #420]	; 80017ac <HAL_GPIO_Init+0x1b4>
    ioposition = (0x01U << position);
 800160a:	f04f 0801 	mov.w	r8, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800160e:	680c      	ldr	r4, [r1, #0]
    ioposition = (0x01U << position);
 8001610:	fa08 f806 	lsl.w	r8, r8, r6
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001614:	ea08 0404 	and.w	r4, r8, r4
    if (iocurrent == ioposition)
 8001618:	45a0      	cmp	r8, r4
 800161a:	d17f      	bne.n	800171c <HAL_GPIO_Init+0x124>
      switch (GPIO_Init->Mode)
 800161c:	684d      	ldr	r5, [r1, #4]
 800161e:	2d12      	cmp	r5, #18
 8001620:	f000 80af 	beq.w	8001782 <HAL_GPIO_Init+0x18a>
 8001624:	f200 8088 	bhi.w	8001738 <HAL_GPIO_Init+0x140>
 8001628:	2d02      	cmp	r5, #2
 800162a:	f000 80a7 	beq.w	800177c <HAL_GPIO_Init+0x184>
 800162e:	d87c      	bhi.n	800172a <HAL_GPIO_Init+0x132>
 8001630:	2d00      	cmp	r5, #0
 8001632:	f000 808e 	beq.w	8001752 <HAL_GPIO_Init+0x15a>
 8001636:	2d01      	cmp	r5, #1
 8001638:	f000 809e 	beq.w	8001778 <HAL_GPIO_Init+0x180>
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2U) : ((position - 8U) << 2U);
      
      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset ), (config << registeroffset));
 800163c:	f04f 090f 	mov.w	r9, #15
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001640:	2cff      	cmp	r4, #255	; 0xff
 8001642:	bf93      	iteet	ls
 8001644:	4682      	movls	sl, r0
 8001646:	f106 4580 	addhi.w	r5, r6, #1073741824	; 0x40000000
 800164a:	3d08      	subhi	r5, #8
 800164c:	f8d0 b000 	ldrls.w	fp, [r0]
 8001650:	bf92      	itee	ls
 8001652:	00b5      	lslls	r5, r6, #2
 8001654:	f8d0 b004 	ldrhi.w	fp, [r0, #4]
 8001658:	00ad      	lslhi	r5, r5, #2
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset ), (config << registeroffset));
 800165a:	fa09 f805 	lsl.w	r8, r9, r5
 800165e:	ea2b 0808 	bic.w	r8, fp, r8
 8001662:	fa02 f505 	lsl.w	r5, r2, r5
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001666:	bf88      	it	hi
 8001668:	f100 0a04 	addhi.w	sl, r0, #4
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset ), (config << registeroffset));
 800166c:	ea48 0505 	orr.w	r5, r8, r5
 8001670:	f8ca 5000 	str.w	r5, [sl]
      
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 8001674:	f8d1 a004 	ldr.w	sl, [r1, #4]
 8001678:	f01a 5f80 	tst.w	sl, #268435456	; 0x10000000
 800167c:	d04e      	beq.n	800171c <HAL_GPIO_Init+0x124>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800167e:	4d47      	ldr	r5, [pc, #284]	; (800179c <HAL_GPIO_Init+0x1a4>)
 8001680:	4f46      	ldr	r7, [pc, #280]	; (800179c <HAL_GPIO_Init+0x1a4>)
 8001682:	69ad      	ldr	r5, [r5, #24]
 8001684:	f026 0803 	bic.w	r8, r6, #3
 8001688:	f045 0501 	orr.w	r5, r5, #1
 800168c:	61bd      	str	r5, [r7, #24]
 800168e:	69bd      	ldr	r5, [r7, #24]
 8001690:	f108 4880 	add.w	r8, r8, #1073741824	; 0x40000000
 8001694:	f005 0501 	and.w	r5, r5, #1
 8001698:	9501      	str	r5, [sp, #4]
 800169a:	f508 3880 	add.w	r8, r8, #65536	; 0x10000
        temp = AFIO->EXTICR[position >> 2U];
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 800169e:	f006 0b03 	and.w	fp, r6, #3
        __HAL_RCC_AFIO_CLK_ENABLE();
 80016a2:	9d01      	ldr	r5, [sp, #4]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 80016a4:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
        temp = AFIO->EXTICR[position >> 2U];
 80016a8:	f8d8 5008 	ldr.w	r5, [r8, #8]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 80016ac:	fa09 f90b 	lsl.w	r9, r9, fp
 80016b0:	ea25 0909 	bic.w	r9, r5, r9
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80016b4:	4d3a      	ldr	r5, [pc, #232]	; (80017a0 <HAL_GPIO_Init+0x1a8>)
 80016b6:	42a8      	cmp	r0, r5
 80016b8:	d068      	beq.n	800178c <HAL_GPIO_Init+0x194>
 80016ba:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80016be:	42a8      	cmp	r0, r5
 80016c0:	d066      	beq.n	8001790 <HAL_GPIO_Init+0x198>
 80016c2:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80016c6:	42a8      	cmp	r0, r5
 80016c8:	d064      	beq.n	8001794 <HAL_GPIO_Init+0x19c>
 80016ca:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80016ce:	42a8      	cmp	r0, r5
 80016d0:	bf0c      	ite	eq
 80016d2:	2503      	moveq	r5, #3
 80016d4:	2504      	movne	r5, #4
 80016d6:	fa05 f50b 	lsl.w	r5, r5, fp
 80016da:	ea45 0509 	orr.w	r5, r5, r9
        AFIO->EXTICR[position >> 2U] = temp;
 80016de:	f8c8 5008 	str.w	r5, [r8, #8]
        

        /* Configure the interrupt mask */
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
        {
          SET_BIT(EXTI->IMR, iocurrent); 
 80016e2:	681d      	ldr	r5, [r3, #0]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80016e4:	f41a 3f80 	tst.w	sl, #65536	; 0x10000
          SET_BIT(EXTI->IMR, iocurrent); 
 80016e8:	bf14      	ite	ne
 80016ea:	4325      	orrne	r5, r4
        } 
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent); 
 80016ec:	43a5      	biceq	r5, r4
 80016ee:	601d      	str	r5, [r3, #0]
        } 
        
        /* Configure the event mask */
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
        {
          SET_BIT(EXTI->EMR, iocurrent); 
 80016f0:	685d      	ldr	r5, [r3, #4]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80016f2:	f41a 3f00 	tst.w	sl, #131072	; 0x20000
          SET_BIT(EXTI->EMR, iocurrent); 
 80016f6:	bf14      	ite	ne
 80016f8:	4325      	orrne	r5, r4
        } 
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent); 
 80016fa:	43a5      	biceq	r5, r4
 80016fc:	605d      	str	r5, [r3, #4]
        }
        
        /* Enable or disable the rising trigger */
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
        {
          SET_BIT(EXTI->RTSR, iocurrent); 
 80016fe:	689d      	ldr	r5, [r3, #8]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001700:	f41a 1f80 	tst.w	sl, #1048576	; 0x100000
          SET_BIT(EXTI->RTSR, iocurrent); 
 8001704:	bf14      	ite	ne
 8001706:	4325      	orrne	r5, r4
        } 
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent); 
 8001708:	43a5      	biceq	r5, r4
 800170a:	609d      	str	r5, [r3, #8]
        }
        
        /* Enable or disable the falling trigger */
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
        {
          SET_BIT(EXTI->FTSR, iocurrent); 
 800170c:	68dd      	ldr	r5, [r3, #12]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800170e:	f41a 1f00 	tst.w	sl, #2097152	; 0x200000
          SET_BIT(EXTI->FTSR, iocurrent); 
 8001712:	bf14      	ite	ne
 8001714:	432c      	orrne	r4, r5
        } 
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent); 
 8001716:	ea25 0404 	biceq.w	r4, r5, r4
 800171a:	60dc      	str	r4, [r3, #12]
  for (position = 0U; position < GPIO_NUMBER; position++)
 800171c:	3601      	adds	r6, #1
 800171e:	2e10      	cmp	r6, #16
 8001720:	f47f af73 	bne.w	800160a <HAL_GPIO_Init+0x12>
        }
      }
    }
  }
}
 8001724:	b003      	add	sp, #12
 8001726:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      switch (GPIO_Init->Mode)
 800172a:	2d03      	cmp	r5, #3
 800172c:	d022      	beq.n	8001774 <HAL_GPIO_Init+0x17c>
 800172e:	2d11      	cmp	r5, #17
 8001730:	d184      	bne.n	800163c <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001732:	68ca      	ldr	r2, [r1, #12]
 8001734:	3204      	adds	r2, #4
          break;
 8001736:	e781      	b.n	800163c <HAL_GPIO_Init+0x44>
      switch (GPIO_Init->Mode)
 8001738:	4f1a      	ldr	r7, [pc, #104]	; (80017a4 <HAL_GPIO_Init+0x1ac>)
 800173a:	42bd      	cmp	r5, r7
 800173c:	d009      	beq.n	8001752 <HAL_GPIO_Init+0x15a>
 800173e:	d812      	bhi.n	8001766 <HAL_GPIO_Init+0x16e>
 8001740:	f8df 906c 	ldr.w	r9, [pc, #108]	; 80017b0 <HAL_GPIO_Init+0x1b8>
 8001744:	454d      	cmp	r5, r9
 8001746:	d004      	beq.n	8001752 <HAL_GPIO_Init+0x15a>
 8001748:	f509 3980 	add.w	r9, r9, #65536	; 0x10000
 800174c:	454d      	cmp	r5, r9
 800174e:	f47f af75 	bne.w	800163c <HAL_GPIO_Init+0x44>
          if(GPIO_Init->Pull == GPIO_NOPULL)
 8001752:	688a      	ldr	r2, [r1, #8]
 8001754:	b1c2      	cbz	r2, 8001788 <HAL_GPIO_Init+0x190>
          else if(GPIO_Init->Pull == GPIO_PULLUP)
 8001756:	2a01      	cmp	r2, #1
            GPIOx->BSRR = ioposition;
 8001758:	bf0c      	ite	eq
 800175a:	f8c0 8010 	streq.w	r8, [r0, #16]
            GPIOx->BRR = ioposition;
 800175e:	f8c0 8014 	strne.w	r8, [r0, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001762:	2208      	movs	r2, #8
 8001764:	e76a      	b.n	800163c <HAL_GPIO_Init+0x44>
      switch (GPIO_Init->Mode)
 8001766:	4575      	cmp	r5, lr
 8001768:	d0f3      	beq.n	8001752 <HAL_GPIO_Init+0x15a>
 800176a:	4565      	cmp	r5, ip
 800176c:	d0f1      	beq.n	8001752 <HAL_GPIO_Init+0x15a>
 800176e:	f8df 9044 	ldr.w	r9, [pc, #68]	; 80017b4 <HAL_GPIO_Init+0x1bc>
 8001772:	e7eb      	b.n	800174c <HAL_GPIO_Init+0x154>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001774:	2200      	movs	r2, #0
 8001776:	e761      	b.n	800163c <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001778:	68ca      	ldr	r2, [r1, #12]
          break;
 800177a:	e75f      	b.n	800163c <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 800177c:	68ca      	ldr	r2, [r1, #12]
 800177e:	3208      	adds	r2, #8
          break;
 8001780:	e75c      	b.n	800163c <HAL_GPIO_Init+0x44>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001782:	68ca      	ldr	r2, [r1, #12]
 8001784:	320c      	adds	r2, #12
          break;
 8001786:	e759      	b.n	800163c <HAL_GPIO_Init+0x44>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001788:	2204      	movs	r2, #4
 800178a:	e757      	b.n	800163c <HAL_GPIO_Init+0x44>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800178c:	2500      	movs	r5, #0
 800178e:	e7a2      	b.n	80016d6 <HAL_GPIO_Init+0xde>
 8001790:	2501      	movs	r5, #1
 8001792:	e7a0      	b.n	80016d6 <HAL_GPIO_Init+0xde>
 8001794:	2502      	movs	r5, #2
 8001796:	e79e      	b.n	80016d6 <HAL_GPIO_Init+0xde>
 8001798:	40010400 	.word	0x40010400
 800179c:	40021000 	.word	0x40021000
 80017a0:	40010800 	.word	0x40010800
 80017a4:	10210000 	.word	0x10210000
 80017a8:	10310000 	.word	0x10310000
 80017ac:	10320000 	.word	0x10320000
 80017b0:	10110000 	.word	0x10110000
 80017b4:	10220000 	.word	0x10220000

080017b8 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80017b8:	b10a      	cbz	r2, 80017be <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80017ba:	6101      	str	r1, [r0, #16]
 80017bc:	4770      	bx	lr
 80017be:	0409      	lsls	r1, r1, #16
 80017c0:	e7fb      	b.n	80017ba <HAL_GPIO_WritePin+0x2>

080017c2 <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 80017c2:	68c3      	ldr	r3, [r0, #12]
 80017c4:	4059      	eors	r1, r3
 80017c6:	60c1      	str	r1, [r0, #12]
 80017c8:	4770      	bx	lr

080017ca <I2C_IsAcknowledgeFailed>:
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80017ca:	6802      	ldr	r2, [r0, #0]
 80017cc:	6953      	ldr	r3, [r2, #20]
 80017ce:	f413 6380 	ands.w	r3, r3, #1024	; 0x400
 80017d2:	d00d      	beq.n	80017f0 <I2C_IsAcknowledgeFailed+0x26>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80017d4:	f46f 6380 	mvn.w	r3, #1024	; 0x400
 80017d8:	6153      	str	r3, [r2, #20]

    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 80017da:	2304      	movs	r3, #4
    hi2c->PreviousState = I2C_STATE_NONE;
    hi2c->State= HAL_I2C_STATE_READY;
 80017dc:	2220      	movs	r2, #32
    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 80017de:	6403      	str	r3, [r0, #64]	; 0x40
    hi2c->PreviousState = I2C_STATE_NONE;
 80017e0:	2300      	movs	r3, #0
 80017e2:	6303      	str	r3, [r0, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80017e4:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
    hi2c->State= HAL_I2C_STATE_READY;
 80017e8:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d

    return HAL_ERROR;
 80017ec:	2001      	movs	r0, #1
 80017ee:	4770      	bx	lr
  }
  return HAL_OK;
 80017f0:	4618      	mov	r0, r3
}
 80017f2:	4770      	bx	lr

080017f4 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
{
 80017f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80017f8:	4604      	mov	r4, r0
 80017fa:	4617      	mov	r7, r2
 80017fc:	4699      	mov	r9, r3
  while(__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80017fe:	f3c1 4807 	ubfx	r8, r1, #16, #8
 8001802:	b28e      	uxth	r6, r1
 8001804:	6825      	ldr	r5, [r4, #0]
 8001806:	f1b8 0f01 	cmp.w	r8, #1
 800180a:	bf0c      	ite	eq
 800180c:	696b      	ldreq	r3, [r5, #20]
 800180e:	69ab      	ldrne	r3, [r5, #24]
 8001810:	ea36 0303 	bics.w	r3, r6, r3
 8001814:	bf14      	ite	ne
 8001816:	2001      	movne	r0, #1
 8001818:	2000      	moveq	r0, #0
 800181a:	b908      	cbnz	r0, 8001820 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x2c>
}
 800181c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001820:	696b      	ldr	r3, [r5, #20]
 8001822:	055a      	lsls	r2, r3, #21
 8001824:	d512      	bpl.n	800184c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x58>
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8001826:	682b      	ldr	r3, [r5, #0]
      hi2c->State= HAL_I2C_STATE_READY;
 8001828:	2220      	movs	r2, #32
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 800182a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800182e:	602b      	str	r3, [r5, #0]
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001830:	f46f 6380 	mvn.w	r3, #1024	; 0x400
 8001834:	616b      	str	r3, [r5, #20]
      hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8001836:	2304      	movs	r3, #4
 8001838:	6423      	str	r3, [r4, #64]	; 0x40
      hi2c->PreviousState = I2C_STATE_NONE;
 800183a:	2300      	movs	r3, #0
      return HAL_ERROR;
 800183c:	2001      	movs	r0, #1
      hi2c->PreviousState = I2C_STATE_NONE;
 800183e:	6323      	str	r3, [r4, #48]	; 0x30
      __HAL_UNLOCK(hi2c);
 8001840:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
      hi2c->State= HAL_I2C_STATE_READY;
 8001844:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
      return HAL_ERROR;
 8001848:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    if(Timeout != HAL_MAX_DELAY)
 800184c:	1c7b      	adds	r3, r7, #1
 800184e:	d0d9      	beq.n	8001804 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8001850:	b94f      	cbnz	r7, 8001866 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x72>
        hi2c->PreviousState = I2C_STATE_NONE;
 8001852:	2300      	movs	r3, #0
        hi2c->State= HAL_I2C_STATE_READY;
 8001854:	2220      	movs	r2, #32
        hi2c->PreviousState = I2C_STATE_NONE;
 8001856:	6323      	str	r3, [r4, #48]	; 0x30
        __HAL_UNLOCK(hi2c);
 8001858:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        hi2c->State= HAL_I2C_STATE_READY;
 800185c:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        return HAL_TIMEOUT;
 8001860:	2003      	movs	r0, #3
 8001862:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8001866:	f7ff fac1 	bl	8000dec <HAL_GetTick>
 800186a:	eba0 0009 	sub.w	r0, r0, r9
 800186e:	4287      	cmp	r7, r0
 8001870:	d2c8      	bcs.n	8001804 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
 8001872:	e7ee      	b.n	8001852 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x5e>

08001874 <I2C_WaitOnFlagUntilTimeout>:
{
 8001874:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001878:	4604      	mov	r4, r0
 800187a:	4690      	mov	r8, r2
 800187c:	461f      	mov	r7, r3
 800187e:	9e08      	ldr	r6, [sp, #32]
  while((__HAL_I2C_GET_FLAG(hi2c, Flag) ? SET : RESET) == Status) 
 8001880:	f3c1 4907 	ubfx	r9, r1, #16, #8
 8001884:	b28d      	uxth	r5, r1
 8001886:	6823      	ldr	r3, [r4, #0]
 8001888:	f1b9 0f01 	cmp.w	r9, #1
 800188c:	bf0c      	ite	eq
 800188e:	695b      	ldreq	r3, [r3, #20]
 8001890:	699b      	ldrne	r3, [r3, #24]
 8001892:	ea35 0303 	bics.w	r3, r5, r3
 8001896:	bf0c      	ite	eq
 8001898:	2301      	moveq	r3, #1
 800189a:	2300      	movne	r3, #0
 800189c:	4543      	cmp	r3, r8
 800189e:	d002      	beq.n	80018a6 <I2C_WaitOnFlagUntilTimeout+0x32>
  return HAL_OK;
 80018a0:	2000      	movs	r0, #0
}
 80018a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    if(Timeout != HAL_MAX_DELAY)
 80018a6:	1c7b      	adds	r3, r7, #1
 80018a8:	d0ed      	beq.n	8001886 <I2C_WaitOnFlagUntilTimeout+0x12>
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 80018aa:	b95f      	cbnz	r7, 80018c4 <I2C_WaitOnFlagUntilTimeout+0x50>
        hi2c->PreviousState = I2C_STATE_NONE;
 80018ac:	2300      	movs	r3, #0
        hi2c->State= HAL_I2C_STATE_READY;
 80018ae:	2220      	movs	r2, #32
        hi2c->PreviousState = I2C_STATE_NONE;
 80018b0:	6323      	str	r3, [r4, #48]	; 0x30
        __HAL_UNLOCK(hi2c);
 80018b2:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        hi2c->State= HAL_I2C_STATE_READY;
 80018b6:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
        __HAL_UNLOCK(hi2c);
 80018ba:	2003      	movs	r0, #3
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80018bc:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 80018c0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 80018c4:	f7ff fa92 	bl	8000dec <HAL_GetTick>
 80018c8:	1b80      	subs	r0, r0, r6
 80018ca:	4287      	cmp	r7, r0
 80018cc:	d2db      	bcs.n	8001886 <I2C_WaitOnFlagUntilTimeout+0x12>
 80018ce:	e7ed      	b.n	80018ac <I2C_WaitOnFlagUntilTimeout+0x38>

080018d0 <I2C_WaitOnTXEFlagUntilTimeout>:
{    
 80018d0:	b570      	push	{r4, r5, r6, lr}
 80018d2:	4604      	mov	r4, r0
 80018d4:	460d      	mov	r5, r1
 80018d6:	4616      	mov	r6, r2
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80018d8:	6823      	ldr	r3, [r4, #0]
 80018da:	695b      	ldr	r3, [r3, #20]
 80018dc:	061b      	lsls	r3, r3, #24
 80018de:	d501      	bpl.n	80018e4 <I2C_WaitOnTXEFlagUntilTimeout+0x14>
  return HAL_OK;      
 80018e0:	2000      	movs	r0, #0
 80018e2:	bd70      	pop	{r4, r5, r6, pc}
    if(I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80018e4:	4620      	mov	r0, r4
 80018e6:	f7ff ff70 	bl	80017ca <I2C_IsAcknowledgeFailed>
 80018ea:	b9a8      	cbnz	r0, 8001918 <I2C_WaitOnTXEFlagUntilTimeout+0x48>
    if(Timeout != HAL_MAX_DELAY)
 80018ec:	1c6a      	adds	r2, r5, #1
 80018ee:	d0f3      	beq.n	80018d8 <I2C_WaitOnTXEFlagUntilTimeout+0x8>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 80018f0:	b965      	cbnz	r5, 800190c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80018f2:	6c23      	ldr	r3, [r4, #64]	; 0x40
        hi2c->State= HAL_I2C_STATE_READY;
 80018f4:	2220      	movs	r2, #32
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80018f6:	f043 0320 	orr.w	r3, r3, #32
 80018fa:	6423      	str	r3, [r4, #64]	; 0x40
        hi2c->PreviousState = I2C_STATE_NONE;
 80018fc:	2300      	movs	r3, #0
        __HAL_UNLOCK(hi2c);
 80018fe:	2003      	movs	r0, #3
        hi2c->PreviousState = I2C_STATE_NONE;
 8001900:	6323      	str	r3, [r4, #48]	; 0x30
        __HAL_UNLOCK(hi2c);
 8001902:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        hi2c->State= HAL_I2C_STATE_READY;
 8001906:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
 800190a:	bd70      	pop	{r4, r5, r6, pc}
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 800190c:	f7ff fa6e 	bl	8000dec <HAL_GetTick>
 8001910:	1b80      	subs	r0, r0, r6
 8001912:	4285      	cmp	r5, r0
 8001914:	d2e0      	bcs.n	80018d8 <I2C_WaitOnTXEFlagUntilTimeout+0x8>
 8001916:	e7ec      	b.n	80018f2 <I2C_WaitOnTXEFlagUntilTimeout+0x22>
      return HAL_ERROR;
 8001918:	2001      	movs	r0, #1
}
 800191a:	bd70      	pop	{r4, r5, r6, pc}

0800191c <I2C_WaitOnRXNEFlagUntilTimeout>:
{  
 800191c:	b570      	push	{r4, r5, r6, lr}
 800191e:	4604      	mov	r4, r0
 8001920:	460d      	mov	r5, r1
 8001922:	4616      	mov	r6, r2
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8001924:	6820      	ldr	r0, [r4, #0]
 8001926:	6943      	ldr	r3, [r0, #20]
 8001928:	f013 0340 	ands.w	r3, r3, #64	; 0x40
 800192c:	d001      	beq.n	8001932 <I2C_WaitOnRXNEFlagUntilTimeout+0x16>
  return HAL_OK;
 800192e:	2000      	movs	r0, #0
}
 8001930:	bd70      	pop	{r4, r5, r6, pc}
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8001932:	6942      	ldr	r2, [r0, #20]
 8001934:	06d2      	lsls	r2, r2, #27
 8001936:	d50b      	bpl.n	8001950 <I2C_WaitOnRXNEFlagUntilTimeout+0x34>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8001938:	f06f 0210 	mvn.w	r2, #16
 800193c:	6142      	str	r2, [r0, #20]
      hi2c->State= HAL_I2C_STATE_READY;
 800193e:	2220      	movs	r2, #32
      hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001940:	6423      	str	r3, [r4, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 8001942:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
      hi2c->PreviousState = I2C_STATE_NONE;
 8001946:	6323      	str	r3, [r4, #48]	; 0x30
      return HAL_ERROR;
 8001948:	2001      	movs	r0, #1
      hi2c->State= HAL_I2C_STATE_READY;
 800194a:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
      return HAL_ERROR;
 800194e:	bd70      	pop	{r4, r5, r6, pc}
    if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8001950:	b95d      	cbnz	r5, 800196a <I2C_WaitOnRXNEFlagUntilTimeout+0x4e>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001952:	6c23      	ldr	r3, [r4, #64]	; 0x40
      __HAL_UNLOCK(hi2c);
 8001954:	2003      	movs	r0, #3
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001956:	f043 0320 	orr.w	r3, r3, #32
 800195a:	6423      	str	r3, [r4, #64]	; 0x40
      hi2c->State= HAL_I2C_STATE_READY;
 800195c:	2320      	movs	r3, #32
 800195e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
      __HAL_UNLOCK(hi2c);
 8001962:	2300      	movs	r3, #0
 8001964:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
 8001968:	bd70      	pop	{r4, r5, r6, pc}
    if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 800196a:	f7ff fa3f 	bl	8000dec <HAL_GetTick>
 800196e:	1b80      	subs	r0, r0, r6
 8001970:	4285      	cmp	r5, r0
 8001972:	d2d7      	bcs.n	8001924 <I2C_WaitOnRXNEFlagUntilTimeout+0x8>
 8001974:	e7ed      	b.n	8001952 <I2C_WaitOnRXNEFlagUntilTimeout+0x36>

08001976 <I2C_WaitOnBTFFlagUntilTimeout>:
{  
 8001976:	b570      	push	{r4, r5, r6, lr}
 8001978:	4604      	mov	r4, r0
 800197a:	460d      	mov	r5, r1
 800197c:	4616      	mov	r6, r2
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800197e:	6823      	ldr	r3, [r4, #0]
 8001980:	695b      	ldr	r3, [r3, #20]
 8001982:	075b      	lsls	r3, r3, #29
 8001984:	d501      	bpl.n	800198a <I2C_WaitOnBTFFlagUntilTimeout+0x14>
  return HAL_OK;
 8001986:	2000      	movs	r0, #0
 8001988:	bd70      	pop	{r4, r5, r6, pc}
    if(I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800198a:	4620      	mov	r0, r4
 800198c:	f7ff ff1d 	bl	80017ca <I2C_IsAcknowledgeFailed>
 8001990:	b9a8      	cbnz	r0, 80019be <I2C_WaitOnBTFFlagUntilTimeout+0x48>
    if(Timeout != HAL_MAX_DELAY)
 8001992:	1c6a      	adds	r2, r5, #1
 8001994:	d0f3      	beq.n	800197e <I2C_WaitOnBTFFlagUntilTimeout+0x8>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8001996:	b965      	cbnz	r5, 80019b2 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001998:	6c23      	ldr	r3, [r4, #64]	; 0x40
        hi2c->State= HAL_I2C_STATE_READY;
 800199a:	2220      	movs	r2, #32
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800199c:	f043 0320 	orr.w	r3, r3, #32
 80019a0:	6423      	str	r3, [r4, #64]	; 0x40
        hi2c->PreviousState = I2C_STATE_NONE;
 80019a2:	2300      	movs	r3, #0
        __HAL_UNLOCK(hi2c);
 80019a4:	2003      	movs	r0, #3
        hi2c->PreviousState = I2C_STATE_NONE;
 80019a6:	6323      	str	r3, [r4, #48]	; 0x30
        __HAL_UNLOCK(hi2c);
 80019a8:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
        hi2c->State= HAL_I2C_STATE_READY;
 80019ac:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
 80019b0:	bd70      	pop	{r4, r5, r6, pc}
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 80019b2:	f7ff fa1b 	bl	8000dec <HAL_GetTick>
 80019b6:	1b80      	subs	r0, r0, r6
 80019b8:	4285      	cmp	r5, r0
 80019ba:	d2e0      	bcs.n	800197e <I2C_WaitOnBTFFlagUntilTimeout+0x8>
 80019bc:	e7ec      	b.n	8001998 <I2C_WaitOnBTFFlagUntilTimeout+0x22>
      return HAL_ERROR;
 80019be:	2001      	movs	r0, #1
}
 80019c0:	bd70      	pop	{r4, r5, r6, pc}
	...

080019c4 <HAL_I2C_Init>:
{
 80019c4:	b570      	push	{r4, r5, r6, lr}
  if(hi2c == NULL)
 80019c6:	4604      	mov	r4, r0
 80019c8:	2800      	cmp	r0, #0
 80019ca:	d063      	beq.n	8001a94 <HAL_I2C_Init+0xd0>
  if(hi2c->State == HAL_I2C_STATE_RESET)
 80019cc:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80019d0:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80019d4:	b91b      	cbnz	r3, 80019de <HAL_I2C_Init+0x1a>
    hi2c->Lock = HAL_UNLOCKED;
 80019d6:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_I2C_MspInit(hi2c);
 80019da:	f001 fd2b 	bl	8003434 <HAL_I2C_MspInit>
  hi2c->State = HAL_I2C_STATE_BUSY;
 80019de:	2324      	movs	r3, #36	; 0x24
  __HAL_I2C_DISABLE(hi2c);
 80019e0:	6822      	ldr	r2, [r4, #0]
  hi2c->State = HAL_I2C_STATE_BUSY;
 80019e2:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_I2C_DISABLE(hi2c);
 80019e6:	6813      	ldr	r3, [r2, #0]
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 80019e8:	4e2b      	ldr	r6, [pc, #172]	; (8001a98 <HAL_I2C_Init+0xd4>)
  __HAL_I2C_DISABLE(hi2c);
 80019ea:	f023 0301 	bic.w	r3, r3, #1
 80019ee:	6013      	str	r3, [r2, #0]
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80019f0:	f000 fd22 	bl	8002438 <HAL_RCC_GetPCLK1Freq>
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 80019f4:	6863      	ldr	r3, [r4, #4]
  freqrange = I2C_FREQRANGE(pclk1);
 80019f6:	4d29      	ldr	r5, [pc, #164]	; (8001a9c <HAL_I2C_Init+0xd8>)
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 80019f8:	42b3      	cmp	r3, r6
  freqrange = I2C_FREQRANGE(pclk1);
 80019fa:	fbb0 f5f5 	udiv	r5, r0, r5
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 80019fe:	bf88      	it	hi
 8001a00:	f44f 7196 	movhi.w	r1, #300	; 0x12c
  hi2c->Instance->CR2 = freqrange;
 8001a04:	6822      	ldr	r2, [r4, #0]
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8001a06:	bf88      	it	hi
 8001a08:	4369      	mulhi	r1, r5
  hi2c->Instance->CR2 = freqrange;
 8001a0a:	6055      	str	r5, [r2, #4]
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8001a0c:	bf85      	ittet	hi
 8001a0e:	f44f 757a 	movhi.w	r5, #1000	; 0x3e8
 8001a12:	fbb1 f1f5 	udivhi	r1, r1, r5
 8001a16:	1c69      	addls	r1, r5, #1
 8001a18:	3101      	addhi	r1, #1
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 8001a1a:	42b3      	cmp	r3, r6
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8001a1c:	6211      	str	r1, [r2, #32]
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 8001a1e:	d821      	bhi.n	8001a64 <HAL_I2C_Init+0xa0>
 8001a20:	005b      	lsls	r3, r3, #1
 8001a22:	fbb0 f0f3 	udiv	r0, r0, r3
 8001a26:	f3c0 030b 	ubfx	r3, r0, #0, #12
 8001a2a:	2b03      	cmp	r3, #3
 8001a2c:	bf98      	it	ls
 8001a2e:	2004      	movls	r0, #4
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001a30:	6a21      	ldr	r1, [r4, #32]
 8001a32:	69e3      	ldr	r3, [r4, #28]
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 8001a34:	61d0      	str	r0, [r2, #28]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001a36:	430b      	orrs	r3, r1
 8001a38:	6013      	str	r3, [r2, #0]
  hi2c->Instance->OAR1 = (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1);
 8001a3a:	68e1      	ldr	r1, [r4, #12]
 8001a3c:	6923      	ldr	r3, [r4, #16]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001a3e:	2000      	movs	r0, #0
  hi2c->Instance->OAR1 = (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1);
 8001a40:	430b      	orrs	r3, r1
 8001a42:	6093      	str	r3, [r2, #8]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2);
 8001a44:	69a1      	ldr	r1, [r4, #24]
 8001a46:	6963      	ldr	r3, [r4, #20]
 8001a48:	430b      	orrs	r3, r1
 8001a4a:	60d3      	str	r3, [r2, #12]
  __HAL_I2C_ENABLE(hi2c);
 8001a4c:	6813      	ldr	r3, [r2, #0]
 8001a4e:	f043 0301 	orr.w	r3, r3, #1
 8001a52:	6013      	str	r3, [r2, #0]
  hi2c->State = HAL_I2C_STATE_READY;
 8001a54:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001a56:	6420      	str	r0, [r4, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001a58:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001a5c:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001a5e:	f884 003e 	strb.w	r0, [r4, #62]	; 0x3e
  return HAL_OK;
 8001a62:	bd70      	pop	{r4, r5, r6, pc}
  hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle);
 8001a64:	68a1      	ldr	r1, [r4, #8]
 8001a66:	b949      	cbnz	r1, 8001a7c <HAL_I2C_Init+0xb8>
 8001a68:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8001a6c:	fbb0 f0f3 	udiv	r0, r0, r3
 8001a70:	f3c0 030b 	ubfx	r3, r0, #0, #12
 8001a74:	b163      	cbz	r3, 8001a90 <HAL_I2C_Init+0xcc>
 8001a76:	f440 4000 	orr.w	r0, r0, #32768	; 0x8000
 8001a7a:	e7d9      	b.n	8001a30 <HAL_I2C_Init+0x6c>
 8001a7c:	2119      	movs	r1, #25
 8001a7e:	434b      	muls	r3, r1
 8001a80:	fbb0 f0f3 	udiv	r0, r0, r3
 8001a84:	f3c0 030b 	ubfx	r3, r0, #0, #12
 8001a88:	b113      	cbz	r3, 8001a90 <HAL_I2C_Init+0xcc>
 8001a8a:	f440 4040 	orr.w	r0, r0, #49152	; 0xc000
 8001a8e:	e7cf      	b.n	8001a30 <HAL_I2C_Init+0x6c>
 8001a90:	2001      	movs	r0, #1
 8001a92:	e7cd      	b.n	8001a30 <HAL_I2C_Init+0x6c>
    return HAL_ERROR;
 8001a94:	2001      	movs	r0, #1
}
 8001a96:	bd70      	pop	{r4, r5, r6, pc}
 8001a98:	000186a0 	.word	0x000186a0
 8001a9c:	000f4240 	.word	0x000f4240

08001aa0 <HAL_I2C_Master_Transmit>:
{
 8001aa0:	e92d 41ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, lr}
 8001aa4:	4604      	mov	r4, r0
 8001aa6:	461f      	mov	r7, r3
 8001aa8:	460d      	mov	r5, r1
 8001aaa:	4690      	mov	r8, r2
  tickstart = HAL_GetTick();
 8001aac:	f7ff f99e 	bl	8000dec <HAL_GetTick>
  if(hi2c->State == HAL_I2C_STATE_READY)
 8001ab0:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
  tickstart = HAL_GetTick();
 8001ab4:	4606      	mov	r6, r0
  if(hi2c->State == HAL_I2C_STATE_READY)
 8001ab6:	2b20      	cmp	r3, #32
 8001ab8:	d004      	beq.n	8001ac4 <HAL_I2C_Master_Transmit+0x24>
    return HAL_BUSY;
 8001aba:	2502      	movs	r5, #2
}
 8001abc:	4628      	mov	r0, r5
 8001abe:	b004      	add	sp, #16
 8001ac0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001ac4:	9000      	str	r0, [sp, #0]
 8001ac6:	2319      	movs	r3, #25
 8001ac8:	2201      	movs	r2, #1
 8001aca:	495d      	ldr	r1, [pc, #372]	; (8001c40 <HAL_I2C_Master_Transmit+0x1a0>)
 8001acc:	4620      	mov	r0, r4
 8001ace:	f7ff fed1 	bl	8001874 <I2C_WaitOnFlagUntilTimeout>
 8001ad2:	2800      	cmp	r0, #0
 8001ad4:	d1f1      	bne.n	8001aba <HAL_I2C_Master_Transmit+0x1a>
    __HAL_LOCK(hi2c);
 8001ad6:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 8001ada:	2b01      	cmp	r3, #1
 8001adc:	d0ed      	beq.n	8001aba <HAL_I2C_Master_Transmit+0x1a>
 8001ade:	2301      	movs	r3, #1
 8001ae0:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    if((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001ae4:	6823      	ldr	r3, [r4, #0]
 8001ae6:	681a      	ldr	r2, [r3, #0]
 8001ae8:	07d2      	lsls	r2, r2, #31
      __HAL_I2C_ENABLE(hi2c);
 8001aea:	bf5e      	ittt	pl
 8001aec:	681a      	ldrpl	r2, [r3, #0]
 8001aee:	f042 0201 	orrpl.w	r2, r2, #1
 8001af2:	601a      	strpl	r2, [r3, #0]
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8001af4:	681a      	ldr	r2, [r3, #0]
 8001af6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001afa:	601a      	str	r2, [r3, #0]
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8001afc:	2221      	movs	r2, #33	; 0x21
 8001afe:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8001b02:	2210      	movs	r2, #16
 8001b04:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001b08:	2200      	movs	r2, #0
 8001b0a:	6422      	str	r2, [r4, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001b0c:	f5a2 3280 	sub.w	r2, r2, #65536	; 0x10000
    hi2c->XferCount   = Size;
 8001b10:	8567      	strh	r7, [r4, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001b12:	62e2      	str	r2, [r4, #44]	; 0x2c
    hi2c->XferSize    = hi2c->XferCount;
 8001b14:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
    hi2c->pBuffPtr    = pData;
 8001b16:	f8c4 8024 	str.w	r8, [r4, #36]	; 0x24
    hi2c->XferSize    = hi2c->XferCount;
 8001b1a:	8522      	strh	r2, [r4, #40]	; 0x28
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8001b1c:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  if((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8001b1e:	2a04      	cmp	r2, #4
 8001b20:	d004      	beq.n	8001b2c <HAL_I2C_Master_Transmit+0x8c>
 8001b22:	2a01      	cmp	r2, #1
 8001b24:	d002      	beq.n	8001b2c <HAL_I2C_Master_Transmit+0x8c>
 8001b26:	f512 3f80 	cmn.w	r2, #65536	; 0x10000
 8001b2a:	d104      	bne.n	8001b36 <HAL_I2C_Master_Transmit+0x96>
    hi2c->Instance->CR1 |= I2C_CR1_START;
 8001b2c:	681a      	ldr	r2, [r3, #0]
 8001b2e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001b32:	601a      	str	r2, [r3, #0]
 8001b34:	e002      	b.n	8001b3c <HAL_I2C_Master_Transmit+0x9c>
  else if(hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8001b36:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8001b38:	2a12      	cmp	r2, #18
 8001b3a:	d0f7      	beq.n	8001b2c <HAL_I2C_Master_Transmit+0x8c>
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001b3c:	9600      	str	r6, [sp, #0]
 8001b3e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8001b40:	2200      	movs	r2, #0
 8001b42:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8001b46:	4620      	mov	r0, r4
 8001b48:	f7ff fe94 	bl	8001874 <I2C_WaitOnFlagUntilTimeout>
 8001b4c:	bb28      	cbnz	r0, 8001b9a <HAL_I2C_Master_Transmit+0xfa>
  if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001b4e:	6923      	ldr	r3, [r4, #16]
 8001b50:	6822      	ldr	r2, [r4, #0]
 8001b52:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001b56:	d112      	bne.n	8001b7e <HAL_I2C_Master_Transmit+0xde>
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8001b58:	f005 05fe 	and.w	r5, r5, #254	; 0xfe
 8001b5c:	6115      	str	r5, [r2, #16]
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001b5e:	4633      	mov	r3, r6
 8001b60:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8001b62:	4938      	ldr	r1, [pc, #224]	; (8001c44 <HAL_I2C_Master_Transmit+0x1a4>)
 8001b64:	4620      	mov	r0, r4
 8001b66:	f7ff fe45 	bl	80017f4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001b6a:	4605      	mov	r5, r0
 8001b6c:	b9a0      	cbnz	r0, 8001b98 <HAL_I2C_Master_Transmit+0xf8>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001b6e:	6823      	ldr	r3, [r4, #0]
 8001b70:	9003      	str	r0, [sp, #12]
 8001b72:	695a      	ldr	r2, [r3, #20]
 8001b74:	9203      	str	r2, [sp, #12]
 8001b76:	699b      	ldr	r3, [r3, #24]
 8001b78:	9303      	str	r3, [sp, #12]
 8001b7a:	9b03      	ldr	r3, [sp, #12]
    while(hi2c->XferSize > 0U)
 8001b7c:	e050      	b.n	8001c20 <HAL_I2C_Master_Transmit+0x180>
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8001b7e:	11eb      	asrs	r3, r5, #7
 8001b80:	f003 0306 	and.w	r3, r3, #6
 8001b84:	f043 03f0 	orr.w	r3, r3, #240	; 0xf0
 8001b88:	6113      	str	r3, [r2, #16]
    if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8001b8a:	492f      	ldr	r1, [pc, #188]	; (8001c48 <HAL_I2C_Master_Transmit+0x1a8>)
 8001b8c:	4633      	mov	r3, r6
 8001b8e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8001b90:	4620      	mov	r0, r4
 8001b92:	f7ff fe2f 	bl	80017f4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001b96:	b148      	cbz	r0, 8001bac <HAL_I2C_Master_Transmit+0x10c>
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001b98:	6c23      	ldr	r3, [r4, #64]	; 0x40
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001b9a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001b9c:	2b04      	cmp	r3, #4
 8001b9e:	f04f 0300 	mov.w	r3, #0
 8001ba2:	d107      	bne.n	8001bb4 <HAL_I2C_Master_Transmit+0x114>
        __HAL_UNLOCK(hi2c);
 8001ba4:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
          return HAL_ERROR;
 8001ba8:	2501      	movs	r5, #1
 8001baa:	e787      	b.n	8001abc <HAL_I2C_Master_Transmit+0x1c>
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8001bac:	6823      	ldr	r3, [r4, #0]
 8001bae:	b2ed      	uxtb	r5, r5
 8001bb0:	611d      	str	r5, [r3, #16]
 8001bb2:	e7d4      	b.n	8001b5e <HAL_I2C_Master_Transmit+0xbe>
        __HAL_UNLOCK(hi2c);
 8001bb4:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
          return HAL_TIMEOUT;
 8001bb8:	2503      	movs	r5, #3
 8001bba:	e77f      	b.n	8001abc <HAL_I2C_Master_Transmit+0x1c>
      if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001bbc:	4632      	mov	r2, r6
 8001bbe:	990a      	ldr	r1, [sp, #40]	; 0x28
 8001bc0:	4620      	mov	r0, r4
 8001bc2:	f7ff fe85 	bl	80018d0 <I2C_WaitOnTXEFlagUntilTimeout>
 8001bc6:	b140      	cbz	r0, 8001bda <HAL_I2C_Master_Transmit+0x13a>
        if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001bc8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001bca:	2b04      	cmp	r3, #4
 8001bcc:	d1f4      	bne.n	8001bb8 <HAL_I2C_Master_Transmit+0x118>
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8001bce:	6822      	ldr	r2, [r4, #0]
 8001bd0:	6813      	ldr	r3, [r2, #0]
 8001bd2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001bd6:	6013      	str	r3, [r2, #0]
 8001bd8:	e7e6      	b.n	8001ba8 <HAL_I2C_Master_Transmit+0x108>
      hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 8001bda:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8001bdc:	6820      	ldr	r0, [r4, #0]
 8001bde:	1c4b      	adds	r3, r1, #1
 8001be0:	6263      	str	r3, [r4, #36]	; 0x24
 8001be2:	780b      	ldrb	r3, [r1, #0]
      hi2c->XferSize--;
 8001be4:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 8001be6:	6103      	str	r3, [r0, #16]
      hi2c->XferCount--;
 8001be8:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001bea:	3b01      	subs	r3, #1
 8001bec:	b29b      	uxth	r3, r3
 8001bee:	8563      	strh	r3, [r4, #42]	; 0x2a
      if((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8001bf0:	6947      	ldr	r7, [r0, #20]
      hi2c->XferSize--;
 8001bf2:	1e53      	subs	r3, r2, #1
 8001bf4:	b29b      	uxth	r3, r3
      if((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8001bf6:	077f      	lsls	r7, r7, #29
      hi2c->XferSize--;
 8001bf8:	8523      	strh	r3, [r4, #40]	; 0x28
      if((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8001bfa:	d50a      	bpl.n	8001c12 <HAL_I2C_Master_Transmit+0x172>
 8001bfc:	b14b      	cbz	r3, 8001c12 <HAL_I2C_Master_Transmit+0x172>
        hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 8001bfe:	1c8b      	adds	r3, r1, #2
 8001c00:	6263      	str	r3, [r4, #36]	; 0x24
 8001c02:	784b      	ldrb	r3, [r1, #1]
        hi2c->XferSize--;
 8001c04:	3a02      	subs	r2, #2
        hi2c->Instance->DR = (*hi2c->pBuffPtr++);
 8001c06:	6103      	str	r3, [r0, #16]
        hi2c->XferCount--;
 8001c08:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
        hi2c->XferSize--;
 8001c0a:	8522      	strh	r2, [r4, #40]	; 0x28
        hi2c->XferCount--;
 8001c0c:	3b01      	subs	r3, #1
 8001c0e:	b29b      	uxth	r3, r3
 8001c10:	8563      	strh	r3, [r4, #42]	; 0x2a
      if(I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001c12:	4632      	mov	r2, r6
 8001c14:	990a      	ldr	r1, [sp, #40]	; 0x28
 8001c16:	4620      	mov	r0, r4
 8001c18:	f7ff fead 	bl	8001976 <I2C_WaitOnBTFFlagUntilTimeout>
 8001c1c:	2800      	cmp	r0, #0
 8001c1e:	d1d3      	bne.n	8001bc8 <HAL_I2C_Master_Transmit+0x128>
    while(hi2c->XferSize > 0U)
 8001c20:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d1ca      	bne.n	8001bbc <HAL_I2C_Master_Transmit+0x11c>
    hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8001c26:	6821      	ldr	r1, [r4, #0]
 8001c28:	680a      	ldr	r2, [r1, #0]
 8001c2a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001c2e:	600a      	str	r2, [r1, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 8001c30:	2220      	movs	r2, #32
    __HAL_UNLOCK(hi2c);
 8001c32:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    hi2c->State = HAL_I2C_STATE_READY;
 8001c36:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001c3a:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    return HAL_OK;
 8001c3e:	e73d      	b.n	8001abc <HAL_I2C_Master_Transmit+0x1c>
 8001c40:	00100002 	.word	0x00100002
 8001c44:	00010002 	.word	0x00010002
 8001c48:	00010008 	.word	0x00010008

08001c4c <HAL_I2C_Master_Receive>:
{
 8001c4c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001c50:	4604      	mov	r4, r0
 8001c52:	b089      	sub	sp, #36	; 0x24
 8001c54:	4698      	mov	r8, r3
 8001c56:	460d      	mov	r5, r1
 8001c58:	4691      	mov	r9, r2
 8001c5a:	9f10      	ldr	r7, [sp, #64]	; 0x40
  tickstart = HAL_GetTick();
 8001c5c:	f7ff f8c6 	bl	8000dec <HAL_GetTick>
  if(hi2c->State == HAL_I2C_STATE_READY)
 8001c60:	f894 303d 	ldrb.w	r3, [r4, #61]	; 0x3d
  tickstart = HAL_GetTick();
 8001c64:	4606      	mov	r6, r0
  if(hi2c->State == HAL_I2C_STATE_READY)
 8001c66:	2b20      	cmp	r3, #32
 8001c68:	d004      	beq.n	8001c74 <HAL_I2C_Master_Receive+0x28>
    return HAL_BUSY;
 8001c6a:	2502      	movs	r5, #2
}
 8001c6c:	4628      	mov	r0, r5
 8001c6e:	b009      	add	sp, #36	; 0x24
 8001c70:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001c74:	9000      	str	r0, [sp, #0]
 8001c76:	2319      	movs	r3, #25
 8001c78:	2201      	movs	r2, #1
 8001c7a:	49a2      	ldr	r1, [pc, #648]	; (8001f04 <HAL_I2C_Master_Receive+0x2b8>)
 8001c7c:	4620      	mov	r0, r4
 8001c7e:	f7ff fdf9 	bl	8001874 <I2C_WaitOnFlagUntilTimeout>
 8001c82:	2800      	cmp	r0, #0
 8001c84:	d1f1      	bne.n	8001c6a <HAL_I2C_Master_Receive+0x1e>
    __HAL_LOCK(hi2c);
 8001c86:	f894 303c 	ldrb.w	r3, [r4, #60]	; 0x3c
 8001c8a:	2b01      	cmp	r3, #1
 8001c8c:	d0ed      	beq.n	8001c6a <HAL_I2C_Master_Receive+0x1e>
 8001c8e:	2301      	movs	r3, #1
 8001c90:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    if((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001c94:	6823      	ldr	r3, [r4, #0]
 8001c96:	681a      	ldr	r2, [r3, #0]
 8001c98:	07d2      	lsls	r2, r2, #31
      __HAL_I2C_ENABLE(hi2c);
 8001c9a:	bf5e      	ittt	pl
 8001c9c:	681a      	ldrpl	r2, [r3, #0]
 8001c9e:	f042 0201 	orrpl.w	r2, r2, #1
 8001ca2:	601a      	strpl	r2, [r3, #0]
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8001ca4:	681a      	ldr	r2, [r3, #0]
 8001ca6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001caa:	601a      	str	r2, [r3, #0]
    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8001cac:	2222      	movs	r2, #34	; 0x22
 8001cae:	f884 203d 	strb.w	r2, [r4, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8001cb2:	2210      	movs	r2, #16
 8001cb4:	f884 203e 	strb.w	r2, [r4, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8001cb8:	2200      	movs	r2, #0
 8001cba:	6422      	str	r2, [r4, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001cbc:	f5a2 3280 	sub.w	r2, r2, #65536	; 0x10000
    hi2c->XferCount   = Size;
 8001cc0:	f8a4 802a 	strh.w	r8, [r4, #42]	; 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001cc4:	62e2      	str	r2, [r4, #44]	; 0x2c
    hi2c->XferSize    = hi2c->XferCount;
 8001cc6:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
    hi2c->pBuffPtr    = pData;
 8001cc8:	f8c4 9024 	str.w	r9, [r4, #36]	; 0x24
    hi2c->XferSize    = hi2c->XferCount;
 8001ccc:	8522      	strh	r2, [r4, #40]	; 0x28
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8001cce:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8001cd0:	6819      	ldr	r1, [r3, #0]
  if((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8001cd2:	2a04      	cmp	r2, #4
  hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8001cd4:	f441 6180 	orr.w	r1, r1, #1024	; 0x400
 8001cd8:	6019      	str	r1, [r3, #0]
  if((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8001cda:	d004      	beq.n	8001ce6 <HAL_I2C_Master_Receive+0x9a>
 8001cdc:	2a01      	cmp	r2, #1
 8001cde:	d002      	beq.n	8001ce6 <HAL_I2C_Master_Receive+0x9a>
 8001ce0:	f512 3f80 	cmn.w	r2, #65536	; 0x10000
 8001ce4:	d104      	bne.n	8001cf0 <HAL_I2C_Master_Receive+0xa4>
    hi2c->Instance->CR1 |= I2C_CR1_START;
 8001ce6:	681a      	ldr	r2, [r3, #0]
 8001ce8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001cec:	601a      	str	r2, [r3, #0]
 8001cee:	e002      	b.n	8001cf6 <HAL_I2C_Master_Receive+0xaa>
  else if(hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8001cf0:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8001cf2:	2a11      	cmp	r2, #17
 8001cf4:	d0f7      	beq.n	8001ce6 <HAL_I2C_Master_Receive+0x9a>
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001cf6:	9600      	str	r6, [sp, #0]
 8001cf8:	463b      	mov	r3, r7
 8001cfa:	2200      	movs	r2, #0
 8001cfc:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8001d00:	4620      	mov	r0, r4
 8001d02:	f7ff fdb7 	bl	8001874 <I2C_WaitOnFlagUntilTimeout>
 8001d06:	2800      	cmp	r0, #0
 8001d08:	d14d      	bne.n	8001da6 <HAL_I2C_Master_Receive+0x15a>
  if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001d0a:	6923      	ldr	r3, [r4, #16]
 8001d0c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001d10:	6823      	ldr	r3, [r4, #0]
 8001d12:	d139      	bne.n	8001d88 <HAL_I2C_Master_Receive+0x13c>
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8001d14:	f045 0501 	orr.w	r5, r5, #1
 8001d18:	b2ed      	uxtb	r5, r5
 8001d1a:	611d      	str	r5, [r3, #16]
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001d1c:	4633      	mov	r3, r6
 8001d1e:	463a      	mov	r2, r7
 8001d20:	4979      	ldr	r1, [pc, #484]	; (8001f08 <HAL_I2C_Master_Receive+0x2bc>)
 8001d22:	4620      	mov	r0, r4
 8001d24:	f7ff fd66 	bl	80017f4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001d28:	4605      	mov	r5, r0
 8001d2a:	2800      	cmp	r0, #0
 8001d2c:	d13a      	bne.n	8001da4 <HAL_I2C_Master_Receive+0x158>
    if(hi2c->XferSize == 0U)
 8001d2e:	8d22      	ldrh	r2, [r4, #40]	; 0x28
 8001d30:	6823      	ldr	r3, [r4, #0]
 8001d32:	2a00      	cmp	r2, #0
 8001d34:	d069      	beq.n	8001e0a <HAL_I2C_Master_Receive+0x1be>
    else if(hi2c->XferSize == 1U)
 8001d36:	2a01      	cmp	r2, #1
 8001d38:	d17a      	bne.n	8001e30 <HAL_I2C_Master_Receive+0x1e4>
      hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8001d3a:	681a      	ldr	r2, [r3, #0]
 8001d3c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001d40:	601a      	str	r2, [r3, #0]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001d42:	b672      	cpsid	i
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001d44:	6823      	ldr	r3, [r4, #0]
 8001d46:	9504      	str	r5, [sp, #16]
 8001d48:	695a      	ldr	r2, [r3, #20]
 8001d4a:	9204      	str	r2, [sp, #16]
 8001d4c:	699a      	ldr	r2, [r3, #24]
 8001d4e:	9204      	str	r2, [sp, #16]
 8001d50:	9a04      	ldr	r2, [sp, #16]
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8001d52:	681a      	ldr	r2, [r3, #0]
 8001d54:	f442 7200 	orr.w	r2, r2, #512	; 0x200
      hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8001d58:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8001d5a:	b662      	cpsie	i
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001d5c:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 8001f10 <HAL_I2C_Master_Receive+0x2c4>
    while(hi2c->XferSize > 0U)
 8001d60:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d05b      	beq.n	8001e1e <HAL_I2C_Master_Receive+0x1d2>
      if(hi2c->XferSize <= 3U)
 8001d66:	2b03      	cmp	r3, #3
 8001d68:	f200 80d4 	bhi.w	8001f14 <HAL_I2C_Master_Receive+0x2c8>
        if(hi2c->XferSize == 1U)
 8001d6c:	2b01      	cmp	r3, #1
 8001d6e:	d17b      	bne.n	8001e68 <HAL_I2C_Master_Receive+0x21c>
          if(I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)      
 8001d70:	4632      	mov	r2, r6
 8001d72:	4639      	mov	r1, r7
 8001d74:	4620      	mov	r0, r4
 8001d76:	f7ff fdd1 	bl	800191c <I2C_WaitOnRXNEFlagUntilTimeout>
 8001d7a:	2800      	cmp	r0, #0
 8001d7c:	f000 8093 	beq.w	8001ea6 <HAL_I2C_Master_Receive+0x25a>
            if(hi2c->ErrorCode == HAL_I2C_ERROR_TIMEOUT)
 8001d80:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001d82:	2b20      	cmp	r3, #32
 8001d84:	d116      	bne.n	8001db4 <HAL_I2C_Master_Receive+0x168>
 8001d86:	e03e      	b.n	8001e06 <HAL_I2C_Master_Receive+0x1ba>
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8001d88:	ea4f 18e5 	mov.w	r8, r5, asr #7
 8001d8c:	f008 0806 	and.w	r8, r8, #6
 8001d90:	f048 02f0 	orr.w	r2, r8, #240	; 0xf0
 8001d94:	611a      	str	r2, [r3, #16]
    if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8001d96:	495d      	ldr	r1, [pc, #372]	; (8001f0c <HAL_I2C_Master_Receive+0x2c0>)
 8001d98:	4633      	mov	r3, r6
 8001d9a:	463a      	mov	r2, r7
 8001d9c:	4620      	mov	r0, r4
 8001d9e:	f7ff fd29 	bl	80017f4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001da2:	b148      	cbz	r0, 8001db8 <HAL_I2C_Master_Receive+0x16c>
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001da4:	6c23      	ldr	r3, [r4, #64]	; 0x40
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001da6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8001da8:	2b04      	cmp	r3, #4
 8001daa:	f04f 0300 	mov.w	r3, #0
 8001dae:	d128      	bne.n	8001e02 <HAL_I2C_Master_Receive+0x1b6>
        __HAL_UNLOCK(hi2c);
 8001db0:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
              return HAL_ERROR;
 8001db4:	2501      	movs	r5, #1
 8001db6:	e759      	b.n	8001c6c <HAL_I2C_Master_Receive+0x20>
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8001db8:	6823      	ldr	r3, [r4, #0]
 8001dba:	b2ed      	uxtb	r5, r5
 8001dbc:	611d      	str	r5, [r3, #16]
    if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8001dbe:	463a      	mov	r2, r7
 8001dc0:	4633      	mov	r3, r6
 8001dc2:	4951      	ldr	r1, [pc, #324]	; (8001f08 <HAL_I2C_Master_Receive+0x2bc>)
 8001dc4:	4620      	mov	r0, r4
 8001dc6:	f7ff fd15 	bl	80017f4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001dca:	4602      	mov	r2, r0
 8001dcc:	2800      	cmp	r0, #0
 8001dce:	d1e9      	bne.n	8001da4 <HAL_I2C_Master_Receive+0x158>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001dd0:	6823      	ldr	r3, [r4, #0]
 8001dd2:	9007      	str	r0, [sp, #28]
 8001dd4:	6959      	ldr	r1, [r3, #20]
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001dd6:	4620      	mov	r0, r4
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001dd8:	9107      	str	r1, [sp, #28]
 8001dda:	6999      	ldr	r1, [r3, #24]
 8001ddc:	9107      	str	r1, [sp, #28]
 8001dde:	9907      	ldr	r1, [sp, #28]
    hi2c->Instance->CR1 |= I2C_CR1_START;
 8001de0:	6819      	ldr	r1, [r3, #0]
 8001de2:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 8001de6:	6019      	str	r1, [r3, #0]
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001de8:	9600      	str	r6, [sp, #0]
 8001dea:	463b      	mov	r3, r7
 8001dec:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8001df0:	f7ff fd40 	bl	8001874 <I2C_WaitOnFlagUntilTimeout>
 8001df4:	2800      	cmp	r0, #0
 8001df6:	d1d6      	bne.n	8001da6 <HAL_I2C_Master_Receive+0x15a>
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8001df8:	6822      	ldr	r2, [r4, #0]
 8001dfa:	f048 03f1 	orr.w	r3, r8, #241	; 0xf1
 8001dfe:	6113      	str	r3, [r2, #16]
 8001e00:	e78c      	b.n	8001d1c <HAL_I2C_Master_Receive+0xd0>
        __HAL_UNLOCK(hi2c);
 8001e02:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
              return HAL_TIMEOUT;
 8001e06:	2503      	movs	r5, #3
 8001e08:	e730      	b.n	8001c6c <HAL_I2C_Master_Receive+0x20>
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001e0a:	9503      	str	r5, [sp, #12]
 8001e0c:	695a      	ldr	r2, [r3, #20]
 8001e0e:	9203      	str	r2, [sp, #12]
 8001e10:	699a      	ldr	r2, [r3, #24]
 8001e12:	9203      	str	r2, [sp, #12]
 8001e14:	9a03      	ldr	r2, [sp, #12]
      hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8001e16:	681a      	ldr	r2, [r3, #0]
 8001e18:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001e1c:	601a      	str	r2, [r3, #0]
    hi2c->State = HAL_I2C_STATE_READY;
 8001e1e:	2320      	movs	r3, #32
 8001e20:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001e24:	2300      	movs	r3, #0
 8001e26:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
    __HAL_UNLOCK(hi2c);
 8001e2a:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
    return HAL_OK;
 8001e2e:	e71d      	b.n	8001c6c <HAL_I2C_Master_Receive+0x20>
    else if(hi2c->XferSize == 2U)
 8001e30:	2a02      	cmp	r2, #2
      hi2c->Instance->CR1 |= I2C_CR1_POS;
 8001e32:	681a      	ldr	r2, [r3, #0]
    else if(hi2c->XferSize == 2U)
 8001e34:	d10e      	bne.n	8001e54 <HAL_I2C_Master_Receive+0x208>
      hi2c->Instance->CR1 |= I2C_CR1_POS;
 8001e36:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001e3a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8001e3c:	b672      	cpsid	i
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001e3e:	6823      	ldr	r3, [r4, #0]
 8001e40:	9505      	str	r5, [sp, #20]
 8001e42:	695a      	ldr	r2, [r3, #20]
 8001e44:	9205      	str	r2, [sp, #20]
 8001e46:	699a      	ldr	r2, [r3, #24]
 8001e48:	9205      	str	r2, [sp, #20]
 8001e4a:	9a05      	ldr	r2, [sp, #20]
      hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8001e4c:	681a      	ldr	r2, [r3, #0]
 8001e4e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001e52:	e781      	b.n	8001d58 <HAL_I2C_Master_Receive+0x10c>
      hi2c->Instance->CR1 |= I2C_CR1_ACK;
 8001e54:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8001e58:	601a      	str	r2, [r3, #0]
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001e5a:	9506      	str	r5, [sp, #24]
 8001e5c:	695a      	ldr	r2, [r3, #20]
 8001e5e:	9206      	str	r2, [sp, #24]
 8001e60:	699b      	ldr	r3, [r3, #24]
 8001e62:	9306      	str	r3, [sp, #24]
 8001e64:	9b06      	ldr	r3, [sp, #24]
 8001e66:	e779      	b.n	8001d5c <HAL_I2C_Master_Receive+0x110>
        else if(hi2c->XferSize == 2U)
 8001e68:	2b02      	cmp	r3, #2
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001e6a:	9600      	str	r6, [sp, #0]
 8001e6c:	463b      	mov	r3, r7
 8001e6e:	f04f 0200 	mov.w	r2, #0
 8001e72:	4641      	mov	r1, r8
 8001e74:	4620      	mov	r0, r4
        else if(hi2c->XferSize == 2U)
 8001e76:	d124      	bne.n	8001ec2 <HAL_I2C_Master_Receive+0x276>
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001e78:	f7ff fcfc 	bl	8001874 <I2C_WaitOnFlagUntilTimeout>
 8001e7c:	2800      	cmp	r0, #0
 8001e7e:	d1c2      	bne.n	8001e06 <HAL_I2C_Master_Receive+0x1ba>
 8001e80:	b672      	cpsid	i
          hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8001e82:	6823      	ldr	r3, [r4, #0]
 8001e84:	681a      	ldr	r2, [r3, #0]
 8001e86:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001e8a:	601a      	str	r2, [r3, #0]
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8001e8c:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8001e8e:	691b      	ldr	r3, [r3, #16]
 8001e90:	1c51      	adds	r1, r2, #1
 8001e92:	6261      	str	r1, [r4, #36]	; 0x24
 8001e94:	7013      	strb	r3, [r2, #0]
          hi2c->XferSize--;
 8001e96:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8001e98:	3b01      	subs	r3, #1
 8001e9a:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 8001e9c:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001e9e:	3b01      	subs	r3, #1
 8001ea0:	b29b      	uxth	r3, r3
 8001ea2:	8563      	strh	r3, [r4, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8001ea4:	b662      	cpsie	i
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8001ea6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001ea8:	1c5a      	adds	r2, r3, #1
 8001eaa:	6262      	str	r2, [r4, #36]	; 0x24
 8001eac:	6822      	ldr	r2, [r4, #0]
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8001eae:	6912      	ldr	r2, [r2, #16]
 8001eb0:	701a      	strb	r2, [r3, #0]
          hi2c->XferSize--;
 8001eb2:	8d23      	ldrh	r3, [r4, #40]	; 0x28
 8001eb4:	3b01      	subs	r3, #1
 8001eb6:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 8001eb8:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001eba:	3b01      	subs	r3, #1
 8001ebc:	b29b      	uxth	r3, r3
 8001ebe:	8563      	strh	r3, [r4, #42]	; 0x2a
 8001ec0:	e74e      	b.n	8001d60 <HAL_I2C_Master_Receive+0x114>
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001ec2:	f7ff fcd7 	bl	8001874 <I2C_WaitOnFlagUntilTimeout>
 8001ec6:	4602      	mov	r2, r0
 8001ec8:	2800      	cmp	r0, #0
 8001eca:	d19c      	bne.n	8001e06 <HAL_I2C_Master_Receive+0x1ba>
          hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 8001ecc:	6821      	ldr	r1, [r4, #0]
 8001ece:	680b      	ldr	r3, [r1, #0]
 8001ed0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001ed4:	600b      	str	r3, [r1, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8001ed6:	b672      	cpsid	i
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8001ed8:	6a63      	ldr	r3, [r4, #36]	; 0x24
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001eda:	4620      	mov	r0, r4
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8001edc:	1c59      	adds	r1, r3, #1
 8001ede:	6261      	str	r1, [r4, #36]	; 0x24
 8001ee0:	6821      	ldr	r1, [r4, #0]
 8001ee2:	6909      	ldr	r1, [r1, #16]
 8001ee4:	7019      	strb	r1, [r3, #0]
          hi2c->XferSize--;
 8001ee6:	8d23      	ldrh	r3, [r4, #40]	; 0x28
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001ee8:	9600      	str	r6, [sp, #0]
          hi2c->XferSize--;
 8001eea:	3b01      	subs	r3, #1
 8001eec:	8523      	strh	r3, [r4, #40]	; 0x28
          hi2c->XferCount--;
 8001eee:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001ef0:	4641      	mov	r1, r8
          hi2c->XferCount--;
 8001ef2:	3b01      	subs	r3, #1
 8001ef4:	b29b      	uxth	r3, r3
 8001ef6:	8563      	strh	r3, [r4, #42]	; 0x2a
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001ef8:	463b      	mov	r3, r7
 8001efa:	f7ff fcbb 	bl	8001874 <I2C_WaitOnFlagUntilTimeout>
 8001efe:	2800      	cmp	r0, #0
 8001f00:	d0bf      	beq.n	8001e82 <HAL_I2C_Master_Receive+0x236>
 8001f02:	e780      	b.n	8001e06 <HAL_I2C_Master_Receive+0x1ba>
 8001f04:	00100002 	.word	0x00100002
 8001f08:	00010002 	.word	0x00010002
 8001f0c:	00010008 	.word	0x00010008
 8001f10:	00010004 	.word	0x00010004
        if(I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)      
 8001f14:	4632      	mov	r2, r6
 8001f16:	4639      	mov	r1, r7
 8001f18:	4620      	mov	r0, r4
 8001f1a:	f7ff fcff 	bl	800191c <I2C_WaitOnRXNEFlagUntilTimeout>
 8001f1e:	2800      	cmp	r0, #0
 8001f20:	f47f af2e 	bne.w	8001d80 <HAL_I2C_Master_Receive+0x134>
        (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8001f24:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001f26:	1c5a      	adds	r2, r3, #1
 8001f28:	6262      	str	r2, [r4, #36]	; 0x24
 8001f2a:	6822      	ldr	r2, [r4, #0]
 8001f2c:	6912      	ldr	r2, [r2, #16]
 8001f2e:	701a      	strb	r2, [r3, #0]
        hi2c->XferSize--;
 8001f30:	8d23      	ldrh	r3, [r4, #40]	; 0x28
        if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8001f32:	6822      	ldr	r2, [r4, #0]
        hi2c->XferSize--;
 8001f34:	3b01      	subs	r3, #1
 8001f36:	8523      	strh	r3, [r4, #40]	; 0x28
        hi2c->XferCount--;
 8001f38:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8001f3a:	3b01      	subs	r3, #1
 8001f3c:	b29b      	uxth	r3, r3
 8001f3e:	8563      	strh	r3, [r4, #42]	; 0x2a
        if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8001f40:	6953      	ldr	r3, [r2, #20]
 8001f42:	075b      	lsls	r3, r3, #29
 8001f44:	f57f af0c 	bpl.w	8001d60 <HAL_I2C_Master_Receive+0x114>
          (*hi2c->pBuffPtr++) = hi2c->Instance->DR;
 8001f48:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001f4a:	1c59      	adds	r1, r3, #1
 8001f4c:	6261      	str	r1, [r4, #36]	; 0x24
 8001f4e:	e7ae      	b.n	8001eae <HAL_I2C_Master_Receive+0x262>

08001f50 <HAL_RCC_OscConfig>:
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001f50:	6803      	ldr	r3, [r0, #0]
{
 8001f52:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001f56:	07db      	lsls	r3, r3, #31
{
 8001f58:	4605      	mov	r5, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001f5a:	d410      	bmi.n	8001f7e <HAL_RCC_OscConfig+0x2e>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001f5c:	682b      	ldr	r3, [r5, #0]
 8001f5e:	079f      	lsls	r7, r3, #30
 8001f60:	d45e      	bmi.n	8002020 <HAL_RCC_OscConfig+0xd0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001f62:	682b      	ldr	r3, [r5, #0]
 8001f64:	0719      	lsls	r1, r3, #28
 8001f66:	f100 8095 	bmi.w	8002094 <HAL_RCC_OscConfig+0x144>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001f6a:	682b      	ldr	r3, [r5, #0]
 8001f6c:	075a      	lsls	r2, r3, #29
 8001f6e:	f100 80bf 	bmi.w	80020f0 <HAL_RCC_OscConfig+0x1a0>

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001f72:	69ea      	ldr	r2, [r5, #28]
 8001f74:	2a00      	cmp	r2, #0
 8001f76:	f040 812d 	bne.w	80021d4 <HAL_RCC_OscConfig+0x284>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 8001f7a:	2000      	movs	r0, #0
 8001f7c:	e014      	b.n	8001fa8 <HAL_RCC_OscConfig+0x58>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001f7e:	4c90      	ldr	r4, [pc, #576]	; (80021c0 <HAL_RCC_OscConfig+0x270>)
 8001f80:	6863      	ldr	r3, [r4, #4]
 8001f82:	f003 030c 	and.w	r3, r3, #12
 8001f86:	2b04      	cmp	r3, #4
 8001f88:	d007      	beq.n	8001f9a <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001f8a:	6863      	ldr	r3, [r4, #4]
 8001f8c:	f003 030c 	and.w	r3, r3, #12
 8001f90:	2b08      	cmp	r3, #8
 8001f92:	d10c      	bne.n	8001fae <HAL_RCC_OscConfig+0x5e>
 8001f94:	6863      	ldr	r3, [r4, #4]
 8001f96:	03de      	lsls	r6, r3, #15
 8001f98:	d509      	bpl.n	8001fae <HAL_RCC_OscConfig+0x5e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f9a:	6823      	ldr	r3, [r4, #0]
 8001f9c:	039c      	lsls	r4, r3, #14
 8001f9e:	d5dd      	bpl.n	8001f5c <HAL_RCC_OscConfig+0xc>
 8001fa0:	686b      	ldr	r3, [r5, #4]
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d1da      	bne.n	8001f5c <HAL_RCC_OscConfig+0xc>
        return HAL_ERROR;
 8001fa6:	2001      	movs	r0, #1
}
 8001fa8:	b002      	add	sp, #8
 8001faa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001fae:	686b      	ldr	r3, [r5, #4]
 8001fb0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001fb4:	d110      	bne.n	8001fd8 <HAL_RCC_OscConfig+0x88>
 8001fb6:	6823      	ldr	r3, [r4, #0]
 8001fb8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001fbc:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001fbe:	f7fe ff15 	bl	8000dec <HAL_GetTick>
 8001fc2:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001fc4:	6823      	ldr	r3, [r4, #0]
 8001fc6:	0398      	lsls	r0, r3, #14
 8001fc8:	d4c8      	bmi.n	8001f5c <HAL_RCC_OscConfig+0xc>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001fca:	f7fe ff0f 	bl	8000dec <HAL_GetTick>
 8001fce:	1b80      	subs	r0, r0, r6
 8001fd0:	2864      	cmp	r0, #100	; 0x64
 8001fd2:	d9f7      	bls.n	8001fc4 <HAL_RCC_OscConfig+0x74>
            return HAL_TIMEOUT;
 8001fd4:	2003      	movs	r0, #3
 8001fd6:	e7e7      	b.n	8001fa8 <HAL_RCC_OscConfig+0x58>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001fd8:	b99b      	cbnz	r3, 8002002 <HAL_RCC_OscConfig+0xb2>
 8001fda:	6823      	ldr	r3, [r4, #0]
 8001fdc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001fe0:	6023      	str	r3, [r4, #0]
 8001fe2:	6823      	ldr	r3, [r4, #0]
 8001fe4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001fe8:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001fea:	f7fe feff 	bl	8000dec <HAL_GetTick>
 8001fee:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001ff0:	6823      	ldr	r3, [r4, #0]
 8001ff2:	0399      	lsls	r1, r3, #14
 8001ff4:	d5b2      	bpl.n	8001f5c <HAL_RCC_OscConfig+0xc>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001ff6:	f7fe fef9 	bl	8000dec <HAL_GetTick>
 8001ffa:	1b80      	subs	r0, r0, r6
 8001ffc:	2864      	cmp	r0, #100	; 0x64
 8001ffe:	d9f7      	bls.n	8001ff0 <HAL_RCC_OscConfig+0xa0>
 8002000:	e7e8      	b.n	8001fd4 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002002:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002006:	6823      	ldr	r3, [r4, #0]
 8002008:	d103      	bne.n	8002012 <HAL_RCC_OscConfig+0xc2>
 800200a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800200e:	6023      	str	r3, [r4, #0]
 8002010:	e7d1      	b.n	8001fb6 <HAL_RCC_OscConfig+0x66>
 8002012:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002016:	6023      	str	r3, [r4, #0]
 8002018:	6823      	ldr	r3, [r4, #0]
 800201a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800201e:	e7cd      	b.n	8001fbc <HAL_RCC_OscConfig+0x6c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8002020:	4c67      	ldr	r4, [pc, #412]	; (80021c0 <HAL_RCC_OscConfig+0x270>)
 8002022:	6863      	ldr	r3, [r4, #4]
 8002024:	f013 0f0c 	tst.w	r3, #12
 8002028:	d007      	beq.n	800203a <HAL_RCC_OscConfig+0xea>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800202a:	6863      	ldr	r3, [r4, #4]
 800202c:	f003 030c 	and.w	r3, r3, #12
 8002030:	2b08      	cmp	r3, #8
 8002032:	d110      	bne.n	8002056 <HAL_RCC_OscConfig+0x106>
 8002034:	6863      	ldr	r3, [r4, #4]
 8002036:	03da      	lsls	r2, r3, #15
 8002038:	d40d      	bmi.n	8002056 <HAL_RCC_OscConfig+0x106>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800203a:	6823      	ldr	r3, [r4, #0]
 800203c:	079b      	lsls	r3, r3, #30
 800203e:	d502      	bpl.n	8002046 <HAL_RCC_OscConfig+0xf6>
 8002040:	692b      	ldr	r3, [r5, #16]
 8002042:	2b01      	cmp	r3, #1
 8002044:	d1af      	bne.n	8001fa6 <HAL_RCC_OscConfig+0x56>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002046:	6823      	ldr	r3, [r4, #0]
 8002048:	696a      	ldr	r2, [r5, #20]
 800204a:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 800204e:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8002052:	6023      	str	r3, [r4, #0]
 8002054:	e785      	b.n	8001f62 <HAL_RCC_OscConfig+0x12>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002056:	692a      	ldr	r2, [r5, #16]
 8002058:	4b5a      	ldr	r3, [pc, #360]	; (80021c4 <HAL_RCC_OscConfig+0x274>)
 800205a:	b16a      	cbz	r2, 8002078 <HAL_RCC_OscConfig+0x128>
        __HAL_RCC_HSI_ENABLE();
 800205c:	2201      	movs	r2, #1
 800205e:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8002060:	f7fe fec4 	bl	8000dec <HAL_GetTick>
 8002064:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002066:	6823      	ldr	r3, [r4, #0]
 8002068:	079f      	lsls	r7, r3, #30
 800206a:	d4ec      	bmi.n	8002046 <HAL_RCC_OscConfig+0xf6>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800206c:	f7fe febe 	bl	8000dec <HAL_GetTick>
 8002070:	1b80      	subs	r0, r0, r6
 8002072:	2802      	cmp	r0, #2
 8002074:	d9f7      	bls.n	8002066 <HAL_RCC_OscConfig+0x116>
 8002076:	e7ad      	b.n	8001fd4 <HAL_RCC_OscConfig+0x84>
        __HAL_RCC_HSI_DISABLE();
 8002078:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800207a:	f7fe feb7 	bl	8000dec <HAL_GetTick>
 800207e:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002080:	6823      	ldr	r3, [r4, #0]
 8002082:	0798      	lsls	r0, r3, #30
 8002084:	f57f af6d 	bpl.w	8001f62 <HAL_RCC_OscConfig+0x12>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002088:	f7fe feb0 	bl	8000dec <HAL_GetTick>
 800208c:	1b80      	subs	r0, r0, r6
 800208e:	2802      	cmp	r0, #2
 8002090:	d9f6      	bls.n	8002080 <HAL_RCC_OscConfig+0x130>
 8002092:	e79f      	b.n	8001fd4 <HAL_RCC_OscConfig+0x84>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002094:	69aa      	ldr	r2, [r5, #24]
 8002096:	4c4a      	ldr	r4, [pc, #296]	; (80021c0 <HAL_RCC_OscConfig+0x270>)
 8002098:	4b4b      	ldr	r3, [pc, #300]	; (80021c8 <HAL_RCC_OscConfig+0x278>)
 800209a:	b1da      	cbz	r2, 80020d4 <HAL_RCC_OscConfig+0x184>
      __HAL_RCC_LSI_ENABLE();
 800209c:	2201      	movs	r2, #1
 800209e:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 80020a0:	f7fe fea4 	bl	8000dec <HAL_GetTick>
 80020a4:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80020a6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80020a8:	079b      	lsls	r3, r3, #30
 80020aa:	d50d      	bpl.n	80020c8 <HAL_RCC_OscConfig+0x178>
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80020ac:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 80020b0:	4b46      	ldr	r3, [pc, #280]	; (80021cc <HAL_RCC_OscConfig+0x27c>)
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	fbb3 f3f2 	udiv	r3, r3, r2
 80020b8:	9301      	str	r3, [sp, #4]
  \brief   No Operation
  \details No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 80020ba:	bf00      	nop
  do 
  {
    __NOP();
  } 
  while (Delay --);
 80020bc:	9b01      	ldr	r3, [sp, #4]
 80020be:	1e5a      	subs	r2, r3, #1
 80020c0:	9201      	str	r2, [sp, #4]
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d1f9      	bne.n	80020ba <HAL_RCC_OscConfig+0x16a>
 80020c6:	e750      	b.n	8001f6a <HAL_RCC_OscConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80020c8:	f7fe fe90 	bl	8000dec <HAL_GetTick>
 80020cc:	1b80      	subs	r0, r0, r6
 80020ce:	2802      	cmp	r0, #2
 80020d0:	d9e9      	bls.n	80020a6 <HAL_RCC_OscConfig+0x156>
 80020d2:	e77f      	b.n	8001fd4 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_LSI_DISABLE();
 80020d4:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 80020d6:	f7fe fe89 	bl	8000dec <HAL_GetTick>
 80020da:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80020dc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80020de:	079f      	lsls	r7, r3, #30
 80020e0:	f57f af43 	bpl.w	8001f6a <HAL_RCC_OscConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80020e4:	f7fe fe82 	bl	8000dec <HAL_GetTick>
 80020e8:	1b80      	subs	r0, r0, r6
 80020ea:	2802      	cmp	r0, #2
 80020ec:	d9f6      	bls.n	80020dc <HAL_RCC_OscConfig+0x18c>
 80020ee:	e771      	b.n	8001fd4 <HAL_RCC_OscConfig+0x84>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80020f0:	4c33      	ldr	r4, [pc, #204]	; (80021c0 <HAL_RCC_OscConfig+0x270>)
 80020f2:	69e3      	ldr	r3, [r4, #28]
 80020f4:	00d8      	lsls	r0, r3, #3
 80020f6:	d424      	bmi.n	8002142 <HAL_RCC_OscConfig+0x1f2>
      pwrclkchanged = SET;
 80020f8:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 80020fa:	69e3      	ldr	r3, [r4, #28]
 80020fc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002100:	61e3      	str	r3, [r4, #28]
 8002102:	69e3      	ldr	r3, [r4, #28]
 8002104:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002108:	9300      	str	r3, [sp, #0]
 800210a:	9b00      	ldr	r3, [sp, #0]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800210c:	4e30      	ldr	r6, [pc, #192]	; (80021d0 <HAL_RCC_OscConfig+0x280>)
 800210e:	6833      	ldr	r3, [r6, #0]
 8002110:	05d9      	lsls	r1, r3, #23
 8002112:	d518      	bpl.n	8002146 <HAL_RCC_OscConfig+0x1f6>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002114:	68eb      	ldr	r3, [r5, #12]
 8002116:	2b01      	cmp	r3, #1
 8002118:	d126      	bne.n	8002168 <HAL_RCC_OscConfig+0x218>
 800211a:	6a23      	ldr	r3, [r4, #32]
 800211c:	f043 0301 	orr.w	r3, r3, #1
 8002120:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8002122:	f7fe fe63 	bl	8000dec <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002126:	f241 3688 	movw	r6, #5000	; 0x1388
      tickstart = HAL_GetTick();
 800212a:	4680      	mov	r8, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800212c:	6a23      	ldr	r3, [r4, #32]
 800212e:	079b      	lsls	r3, r3, #30
 8002130:	d53f      	bpl.n	80021b2 <HAL_RCC_OscConfig+0x262>
    if(pwrclkchanged == SET)
 8002132:	2f00      	cmp	r7, #0
 8002134:	f43f af1d 	beq.w	8001f72 <HAL_RCC_OscConfig+0x22>
      __HAL_RCC_PWR_CLK_DISABLE();
 8002138:	69e3      	ldr	r3, [r4, #28]
 800213a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800213e:	61e3      	str	r3, [r4, #28]
 8002140:	e717      	b.n	8001f72 <HAL_RCC_OscConfig+0x22>
    FlagStatus       pwrclkchanged = RESET;
 8002142:	2700      	movs	r7, #0
 8002144:	e7e2      	b.n	800210c <HAL_RCC_OscConfig+0x1bc>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002146:	6833      	ldr	r3, [r6, #0]
 8002148:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800214c:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 800214e:	f7fe fe4d 	bl	8000dec <HAL_GetTick>
 8002152:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002154:	6833      	ldr	r3, [r6, #0]
 8002156:	05da      	lsls	r2, r3, #23
 8002158:	d4dc      	bmi.n	8002114 <HAL_RCC_OscConfig+0x1c4>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800215a:	f7fe fe47 	bl	8000dec <HAL_GetTick>
 800215e:	eba0 0008 	sub.w	r0, r0, r8
 8002162:	2864      	cmp	r0, #100	; 0x64
 8002164:	d9f6      	bls.n	8002154 <HAL_RCC_OscConfig+0x204>
 8002166:	e735      	b.n	8001fd4 <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002168:	b9ab      	cbnz	r3, 8002196 <HAL_RCC_OscConfig+0x246>
 800216a:	6a23      	ldr	r3, [r4, #32]
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800216c:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002170:	f023 0301 	bic.w	r3, r3, #1
 8002174:	6223      	str	r3, [r4, #32]
 8002176:	6a23      	ldr	r3, [r4, #32]
 8002178:	f023 0304 	bic.w	r3, r3, #4
 800217c:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 800217e:	f7fe fe35 	bl	8000dec <HAL_GetTick>
 8002182:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002184:	6a23      	ldr	r3, [r4, #32]
 8002186:	0798      	lsls	r0, r3, #30
 8002188:	d5d3      	bpl.n	8002132 <HAL_RCC_OscConfig+0x1e2>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800218a:	f7fe fe2f 	bl	8000dec <HAL_GetTick>
 800218e:	1b80      	subs	r0, r0, r6
 8002190:	4540      	cmp	r0, r8
 8002192:	d9f7      	bls.n	8002184 <HAL_RCC_OscConfig+0x234>
 8002194:	e71e      	b.n	8001fd4 <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002196:	2b05      	cmp	r3, #5
 8002198:	6a23      	ldr	r3, [r4, #32]
 800219a:	d103      	bne.n	80021a4 <HAL_RCC_OscConfig+0x254>
 800219c:	f043 0304 	orr.w	r3, r3, #4
 80021a0:	6223      	str	r3, [r4, #32]
 80021a2:	e7ba      	b.n	800211a <HAL_RCC_OscConfig+0x1ca>
 80021a4:	f023 0301 	bic.w	r3, r3, #1
 80021a8:	6223      	str	r3, [r4, #32]
 80021aa:	6a23      	ldr	r3, [r4, #32]
 80021ac:	f023 0304 	bic.w	r3, r3, #4
 80021b0:	e7b6      	b.n	8002120 <HAL_RCC_OscConfig+0x1d0>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80021b2:	f7fe fe1b 	bl	8000dec <HAL_GetTick>
 80021b6:	eba0 0008 	sub.w	r0, r0, r8
 80021ba:	42b0      	cmp	r0, r6
 80021bc:	d9b6      	bls.n	800212c <HAL_RCC_OscConfig+0x1dc>
 80021be:	e709      	b.n	8001fd4 <HAL_RCC_OscConfig+0x84>
 80021c0:	40021000 	.word	0x40021000
 80021c4:	42420000 	.word	0x42420000
 80021c8:	42420480 	.word	0x42420480
 80021cc:	20000000 	.word	0x20000000
 80021d0:	40007000 	.word	0x40007000
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80021d4:	4c22      	ldr	r4, [pc, #136]	; (8002260 <HAL_RCC_OscConfig+0x310>)
 80021d6:	6863      	ldr	r3, [r4, #4]
 80021d8:	f003 030c 	and.w	r3, r3, #12
 80021dc:	2b08      	cmp	r3, #8
 80021de:	f43f aee2 	beq.w	8001fa6 <HAL_RCC_OscConfig+0x56>
 80021e2:	2300      	movs	r3, #0
 80021e4:	4e1f      	ldr	r6, [pc, #124]	; (8002264 <HAL_RCC_OscConfig+0x314>)
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80021e6:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 80021e8:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80021ea:	d12b      	bne.n	8002244 <HAL_RCC_OscConfig+0x2f4>
        tickstart = HAL_GetTick();
 80021ec:	f7fe fdfe 	bl	8000dec <HAL_GetTick>
 80021f0:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80021f2:	6823      	ldr	r3, [r4, #0]
 80021f4:	0199      	lsls	r1, r3, #6
 80021f6:	d41f      	bmi.n	8002238 <HAL_RCC_OscConfig+0x2e8>
        if(RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80021f8:	6a2b      	ldr	r3, [r5, #32]
 80021fa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80021fe:	d105      	bne.n	800220c <HAL_RCC_OscConfig+0x2bc>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002200:	6862      	ldr	r2, [r4, #4]
 8002202:	68a9      	ldr	r1, [r5, #8]
 8002204:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8002208:	430a      	orrs	r2, r1
 800220a:	6062      	str	r2, [r4, #4]
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800220c:	6a69      	ldr	r1, [r5, #36]	; 0x24
 800220e:	6862      	ldr	r2, [r4, #4]
 8002210:	430b      	orrs	r3, r1
 8002212:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 8002216:	4313      	orrs	r3, r2
 8002218:	6063      	str	r3, [r4, #4]
        __HAL_RCC_PLL_ENABLE();
 800221a:	2301      	movs	r3, #1
 800221c:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 800221e:	f7fe fde5 	bl	8000dec <HAL_GetTick>
 8002222:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002224:	6823      	ldr	r3, [r4, #0]
 8002226:	019a      	lsls	r2, r3, #6
 8002228:	f53f aea7 	bmi.w	8001f7a <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800222c:	f7fe fdde 	bl	8000dec <HAL_GetTick>
 8002230:	1b40      	subs	r0, r0, r5
 8002232:	2802      	cmp	r0, #2
 8002234:	d9f6      	bls.n	8002224 <HAL_RCC_OscConfig+0x2d4>
 8002236:	e6cd      	b.n	8001fd4 <HAL_RCC_OscConfig+0x84>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002238:	f7fe fdd8 	bl	8000dec <HAL_GetTick>
 800223c:	1bc0      	subs	r0, r0, r7
 800223e:	2802      	cmp	r0, #2
 8002240:	d9d7      	bls.n	80021f2 <HAL_RCC_OscConfig+0x2a2>
 8002242:	e6c7      	b.n	8001fd4 <HAL_RCC_OscConfig+0x84>
        tickstart = HAL_GetTick();
 8002244:	f7fe fdd2 	bl	8000dec <HAL_GetTick>
 8002248:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800224a:	6823      	ldr	r3, [r4, #0]
 800224c:	019b      	lsls	r3, r3, #6
 800224e:	f57f ae94 	bpl.w	8001f7a <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002252:	f7fe fdcb 	bl	8000dec <HAL_GetTick>
 8002256:	1b40      	subs	r0, r0, r5
 8002258:	2802      	cmp	r0, #2
 800225a:	d9f6      	bls.n	800224a <HAL_RCC_OscConfig+0x2fa>
 800225c:	e6ba      	b.n	8001fd4 <HAL_RCC_OscConfig+0x84>
 800225e:	bf00      	nop
 8002260:	40021000 	.word	0x40021000
 8002264:	42420060 	.word	0x42420060

08002268 <HAL_RCC_GetSysClockFreq>:
{
 8002268:	b530      	push	{r4, r5, lr}
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800226a:	4b1a      	ldr	r3, [pc, #104]	; (80022d4 <HAL_RCC_GetSysClockFreq+0x6c>)
{
 800226c:	b087      	sub	sp, #28
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800226e:	ac02      	add	r4, sp, #8
 8002270:	f103 0510 	add.w	r5, r3, #16
 8002274:	4622      	mov	r2, r4
 8002276:	6818      	ldr	r0, [r3, #0]
 8002278:	6859      	ldr	r1, [r3, #4]
 800227a:	3308      	adds	r3, #8
 800227c:	c203      	stmia	r2!, {r0, r1}
 800227e:	42ab      	cmp	r3, r5
 8002280:	4614      	mov	r4, r2
 8002282:	d1f7      	bne.n	8002274 <HAL_RCC_GetSysClockFreq+0xc>
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8002284:	2301      	movs	r3, #1
 8002286:	f88d 3004 	strb.w	r3, [sp, #4]
 800228a:	2302      	movs	r3, #2
  tmpreg = RCC->CFGR;
 800228c:	4912      	ldr	r1, [pc, #72]	; (80022d8 <HAL_RCC_GetSysClockFreq+0x70>)
  const uint8_t aPredivFactorTable[2] = {1, 2};
 800228e:	f88d 3005 	strb.w	r3, [sp, #5]
  tmpreg = RCC->CFGR;
 8002292:	684b      	ldr	r3, [r1, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8002294:	f003 020c 	and.w	r2, r3, #12
 8002298:	2a08      	cmp	r2, #8
 800229a:	d118      	bne.n	80022ce <HAL_RCC_GetSysClockFreq+0x66>
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800229c:	f3c3 4283 	ubfx	r2, r3, #18, #4
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80022a0:	03db      	lsls	r3, r3, #15
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80022a2:	bf48      	it	mi
 80022a4:	684b      	ldrmi	r3, [r1, #4]
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80022a6:	a806      	add	r0, sp, #24
 80022a8:	4402      	add	r2, r0
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80022aa:	bf48      	it	mi
 80022ac:	f3c3 4340 	ubfxmi	r3, r3, #17, #1
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80022b0:	f812 0c10 	ldrb.w	r0, [r2, #-16]
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80022b4:	bf41      	itttt	mi
 80022b6:	aa06      	addmi	r2, sp, #24
 80022b8:	189b      	addmi	r3, r3, r2
 80022ba:	f813 2c14 	ldrbmi.w	r2, [r3, #-20]
        pllclk = (uint32_t)((HSE_VALUE / prediv) * pllmul);
 80022be:	4b07      	ldrmi	r3, [pc, #28]	; (80022dc <HAL_RCC_GetSysClockFreq+0x74>)
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80022c0:	bf54      	ite	pl
 80022c2:	4b07      	ldrpl	r3, [pc, #28]	; (80022e0 <HAL_RCC_GetSysClockFreq+0x78>)
        pllclk = (uint32_t)((HSE_VALUE / prediv) * pllmul);
 80022c4:	fbb3 f3f2 	udivmi	r3, r3, r2
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80022c8:	4358      	muls	r0, r3
}
 80022ca:	b007      	add	sp, #28
 80022cc:	bd30      	pop	{r4, r5, pc}
      sysclockfreq = HSE_VALUE;
 80022ce:	4803      	ldr	r0, [pc, #12]	; (80022dc <HAL_RCC_GetSysClockFreq+0x74>)
  return sysclockfreq;
 80022d0:	e7fb      	b.n	80022ca <HAL_RCC_GetSysClockFreq+0x62>
 80022d2:	bf00      	nop
 80022d4:	08006518 	.word	0x08006518
 80022d8:	40021000 	.word	0x40021000
 80022dc:	007a1200 	.word	0x007a1200
 80022e0:	003d0900 	.word	0x003d0900

080022e4 <HAL_RCC_ClockConfig>:
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80022e4:	4a4d      	ldr	r2, [pc, #308]	; (800241c <HAL_RCC_ClockConfig+0x138>)
{
 80022e6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80022ea:	6813      	ldr	r3, [r2, #0]
{
 80022ec:	4605      	mov	r5, r0
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80022ee:	f003 0307 	and.w	r3, r3, #7
 80022f2:	428b      	cmp	r3, r1
{
 80022f4:	460e      	mov	r6, r1
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80022f6:	d328      	bcc.n	800234a <HAL_RCC_ClockConfig+0x66>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80022f8:	682a      	ldr	r2, [r5, #0]
 80022fa:	0791      	lsls	r1, r2, #30
 80022fc:	d432      	bmi.n	8002364 <HAL_RCC_ClockConfig+0x80>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80022fe:	07d2      	lsls	r2, r2, #31
 8002300:	d438      	bmi.n	8002374 <HAL_RCC_ClockConfig+0x90>
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8002302:	4a46      	ldr	r2, [pc, #280]	; (800241c <HAL_RCC_ClockConfig+0x138>)
 8002304:	6813      	ldr	r3, [r2, #0]
 8002306:	f003 0307 	and.w	r3, r3, #7
 800230a:	429e      	cmp	r6, r3
 800230c:	d373      	bcc.n	80023f6 <HAL_RCC_ClockConfig+0x112>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800230e:	682a      	ldr	r2, [r5, #0]
 8002310:	4c43      	ldr	r4, [pc, #268]	; (8002420 <HAL_RCC_ClockConfig+0x13c>)
 8002312:	f012 0f04 	tst.w	r2, #4
 8002316:	d179      	bne.n	800240c <HAL_RCC_ClockConfig+0x128>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002318:	0713      	lsls	r3, r2, #28
 800231a:	d506      	bpl.n	800232a <HAL_RCC_ClockConfig+0x46>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800231c:	6863      	ldr	r3, [r4, #4]
 800231e:	692a      	ldr	r2, [r5, #16]
 8002320:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8002324:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8002328:	6063      	str	r3, [r4, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800232a:	f7ff ff9d 	bl	8002268 <HAL_RCC_GetSysClockFreq>
 800232e:	6863      	ldr	r3, [r4, #4]
 8002330:	4a3c      	ldr	r2, [pc, #240]	; (8002424 <HAL_RCC_ClockConfig+0x140>)
 8002332:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8002336:	5cd3      	ldrb	r3, [r2, r3]
 8002338:	40d8      	lsrs	r0, r3
 800233a:	4b3b      	ldr	r3, [pc, #236]	; (8002428 <HAL_RCC_ClockConfig+0x144>)
 800233c:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 800233e:	2000      	movs	r0, #0
 8002340:	f7fe fd26 	bl	8000d90 <HAL_InitTick>
  return HAL_OK;
 8002344:	2000      	movs	r0, #0
}
 8002346:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 800234a:	6813      	ldr	r3, [r2, #0]
 800234c:	f023 0307 	bic.w	r3, r3, #7
 8002350:	430b      	orrs	r3, r1
 8002352:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002354:	6813      	ldr	r3, [r2, #0]
 8002356:	f003 0307 	and.w	r3, r3, #7
 800235a:	4299      	cmp	r1, r3
 800235c:	d0cc      	beq.n	80022f8 <HAL_RCC_ClockConfig+0x14>
      return HAL_ERROR;
 800235e:	2001      	movs	r0, #1
 8002360:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002364:	492e      	ldr	r1, [pc, #184]	; (8002420 <HAL_RCC_ClockConfig+0x13c>)
 8002366:	68a8      	ldr	r0, [r5, #8]
 8002368:	684b      	ldr	r3, [r1, #4]
 800236a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800236e:	4303      	orrs	r3, r0
 8002370:	604b      	str	r3, [r1, #4]
 8002372:	e7c4      	b.n	80022fe <HAL_RCC_ClockConfig+0x1a>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002374:	686a      	ldr	r2, [r5, #4]
 8002376:	4c2a      	ldr	r4, [pc, #168]	; (8002420 <HAL_RCC_ClockConfig+0x13c>)
 8002378:	2a01      	cmp	r2, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800237a:	6823      	ldr	r3, [r4, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800237c:	d11c      	bne.n	80023b8 <HAL_RCC_ClockConfig+0xd4>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800237e:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002382:	d0ec      	beq.n	800235e <HAL_RCC_ClockConfig+0x7a>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002384:	6863      	ldr	r3, [r4, #4]
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002386:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800238a:	f023 0303 	bic.w	r3, r3, #3
 800238e:	4313      	orrs	r3, r2
 8002390:	6063      	str	r3, [r4, #4]
    tickstart = HAL_GetTick();
 8002392:	f7fe fd2b 	bl	8000dec <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002396:	686b      	ldr	r3, [r5, #4]
    tickstart = HAL_GetTick();
 8002398:	4607      	mov	r7, r0
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800239a:	2b01      	cmp	r3, #1
 800239c:	d114      	bne.n	80023c8 <HAL_RCC_ClockConfig+0xe4>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 800239e:	6863      	ldr	r3, [r4, #4]
 80023a0:	f003 030c 	and.w	r3, r3, #12
 80023a4:	2b04      	cmp	r3, #4
 80023a6:	d0ac      	beq.n	8002302 <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80023a8:	f7fe fd20 	bl	8000dec <HAL_GetTick>
 80023ac:	1bc0      	subs	r0, r0, r7
 80023ae:	4540      	cmp	r0, r8
 80023b0:	d9f5      	bls.n	800239e <HAL_RCC_ClockConfig+0xba>
          return HAL_TIMEOUT;
 80023b2:	2003      	movs	r0, #3
 80023b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80023b8:	2a02      	cmp	r2, #2
 80023ba:	d102      	bne.n	80023c2 <HAL_RCC_ClockConfig+0xde>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80023bc:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 80023c0:	e7df      	b.n	8002382 <HAL_RCC_ClockConfig+0x9e>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80023c2:	f013 0f02 	tst.w	r3, #2
 80023c6:	e7dc      	b.n	8002382 <HAL_RCC_ClockConfig+0x9e>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80023c8:	2b02      	cmp	r3, #2
 80023ca:	d10f      	bne.n	80023ec <HAL_RCC_ClockConfig+0x108>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80023cc:	6863      	ldr	r3, [r4, #4]
 80023ce:	f003 030c 	and.w	r3, r3, #12
 80023d2:	2b08      	cmp	r3, #8
 80023d4:	d095      	beq.n	8002302 <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80023d6:	f7fe fd09 	bl	8000dec <HAL_GetTick>
 80023da:	1bc0      	subs	r0, r0, r7
 80023dc:	4540      	cmp	r0, r8
 80023de:	d9f5      	bls.n	80023cc <HAL_RCC_ClockConfig+0xe8>
 80023e0:	e7e7      	b.n	80023b2 <HAL_RCC_ClockConfig+0xce>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80023e2:	f7fe fd03 	bl	8000dec <HAL_GetTick>
 80023e6:	1bc0      	subs	r0, r0, r7
 80023e8:	4540      	cmp	r0, r8
 80023ea:	d8e2      	bhi.n	80023b2 <HAL_RCC_ClockConfig+0xce>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80023ec:	6863      	ldr	r3, [r4, #4]
 80023ee:	f013 0f0c 	tst.w	r3, #12
 80023f2:	d1f6      	bne.n	80023e2 <HAL_RCC_ClockConfig+0xfe>
 80023f4:	e785      	b.n	8002302 <HAL_RCC_ClockConfig+0x1e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80023f6:	6813      	ldr	r3, [r2, #0]
 80023f8:	f023 0307 	bic.w	r3, r3, #7
 80023fc:	4333      	orrs	r3, r6
 80023fe:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002400:	6813      	ldr	r3, [r2, #0]
 8002402:	f003 0307 	and.w	r3, r3, #7
 8002406:	429e      	cmp	r6, r3
 8002408:	d1a9      	bne.n	800235e <HAL_RCC_ClockConfig+0x7a>
 800240a:	e780      	b.n	800230e <HAL_RCC_ClockConfig+0x2a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800240c:	6863      	ldr	r3, [r4, #4]
 800240e:	68e9      	ldr	r1, [r5, #12]
 8002410:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002414:	430b      	orrs	r3, r1
 8002416:	6063      	str	r3, [r4, #4]
 8002418:	e77e      	b.n	8002318 <HAL_RCC_ClockConfig+0x34>
 800241a:	bf00      	nop
 800241c:	40022000 	.word	0x40022000
 8002420:	40021000 	.word	0x40021000
 8002424:	0800656e 	.word	0x0800656e
 8002428:	20000000 	.word	0x20000000

0800242c <HAL_RCC_GetHCLKFreq>:
}
 800242c:	4b01      	ldr	r3, [pc, #4]	; (8002434 <HAL_RCC_GetHCLKFreq+0x8>)
 800242e:	6818      	ldr	r0, [r3, #0]
 8002430:	4770      	bx	lr
 8002432:	bf00      	nop
 8002434:	20000000 	.word	0x20000000

08002438 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002438:	4b04      	ldr	r3, [pc, #16]	; (800244c <HAL_RCC_GetPCLK1Freq+0x14>)
 800243a:	4a05      	ldr	r2, [pc, #20]	; (8002450 <HAL_RCC_GetPCLK1Freq+0x18>)
 800243c:	685b      	ldr	r3, [r3, #4]
 800243e:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8002442:	5cd3      	ldrb	r3, [r2, r3]
 8002444:	4a03      	ldr	r2, [pc, #12]	; (8002454 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8002446:	6810      	ldr	r0, [r2, #0]
}    
 8002448:	40d8      	lsrs	r0, r3
 800244a:	4770      	bx	lr
 800244c:	40021000 	.word	0x40021000
 8002450:	0800657e 	.word	0x0800657e
 8002454:	20000000 	.word	0x20000000

08002458 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002458:	4b04      	ldr	r3, [pc, #16]	; (800246c <HAL_RCC_GetPCLK2Freq+0x14>)
 800245a:	4a05      	ldr	r2, [pc, #20]	; (8002470 <HAL_RCC_GetPCLK2Freq+0x18>)
 800245c:	685b      	ldr	r3, [r3, #4]
 800245e:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8002462:	5cd3      	ldrb	r3, [r2, r3]
 8002464:	4a03      	ldr	r2, [pc, #12]	; (8002474 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8002466:	6810      	ldr	r0, [r2, #0]
} 
 8002468:	40d8      	lsrs	r0, r3
 800246a:	4770      	bx	lr
 800246c:	40021000 	.word	0x40021000
 8002470:	0800657e 	.word	0x0800657e
 8002474:	20000000 	.word	0x20000000

08002478 <HAL_RCCEx_PeriphCLKConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*------------------------------- RTC/LCD Configuration ------------------------*/ 
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002478:	6803      	ldr	r3, [r0, #0]
{
 800247a:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 800247e:	07d9      	lsls	r1, r3, #31
{
 8002480:	4605      	mov	r5, r0
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002482:	d520      	bpl.n	80024c6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    FlagStatus       pwrclkchanged = RESET;

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002484:	4c35      	ldr	r4, [pc, #212]	; (800255c <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 8002486:	69e3      	ldr	r3, [r4, #28]
 8002488:	00da      	lsls	r2, r3, #3
 800248a:	d432      	bmi.n	80024f2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
 800248c:	2701      	movs	r7, #1
    __HAL_RCC_PWR_CLK_ENABLE();
 800248e:	69e3      	ldr	r3, [r4, #28]
 8002490:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002494:	61e3      	str	r3, [r4, #28]
 8002496:	69e3      	ldr	r3, [r4, #28]
 8002498:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800249c:	9301      	str	r3, [sp, #4]
 800249e:	9b01      	ldr	r3, [sp, #4]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80024a0:	4e2f      	ldr	r6, [pc, #188]	; (8002560 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 80024a2:	6833      	ldr	r3, [r6, #0]
 80024a4:	05db      	lsls	r3, r3, #23
 80024a6:	d526      	bpl.n	80024f6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
        }
      }
    }
      
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80024a8:	6a23      	ldr	r3, [r4, #32]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80024aa:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 80024ae:	d136      	bne.n	800251e <HAL_RCCEx_PeriphCLKConfig+0xa6>
            return HAL_TIMEOUT;
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 80024b0:	6a23      	ldr	r3, [r4, #32]
 80024b2:	686a      	ldr	r2, [r5, #4]
 80024b4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80024b8:	4313      	orrs	r3, r2
 80024ba:	6223      	str	r3, [r4, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80024bc:	b11f      	cbz	r7, 80024c6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80024be:	69e3      	ldr	r3, [r4, #28]
 80024c0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80024c4:	61e3      	str	r3, [r4, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80024c6:	6828      	ldr	r0, [r5, #0]
 80024c8:	0783      	lsls	r3, r0, #30
 80024ca:	d506      	bpl.n	80024da <HAL_RCCEx_PeriphCLKConfig+0x62>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));
    
    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80024cc:	4a23      	ldr	r2, [pc, #140]	; (800255c <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 80024ce:	68a9      	ldr	r1, [r5, #8]
 80024d0:	6853      	ldr	r3, [r2, #4]
 80024d2:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80024d6:	430b      	orrs	r3, r1
 80024d8:	6053      	str	r3, [r2, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80024da:	f010 0010 	ands.w	r0, r0, #16
 80024de:	d01b      	beq.n	8002518 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80024e0:	4a1e      	ldr	r2, [pc, #120]	; (800255c <HAL_RCCEx_PeriphCLKConfig+0xe4>)
 80024e2:	68e9      	ldr	r1, [r5, #12]
 80024e4:	6853      	ldr	r3, [r2, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80024e6:	2000      	movs	r0, #0
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80024e8:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 80024ec:	430b      	orrs	r3, r1
 80024ee:	6053      	str	r3, [r2, #4]
 80024f0:	e012      	b.n	8002518 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    FlagStatus       pwrclkchanged = RESET;
 80024f2:	2700      	movs	r7, #0
 80024f4:	e7d4      	b.n	80024a0 <HAL_RCCEx_PeriphCLKConfig+0x28>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80024f6:	6833      	ldr	r3, [r6, #0]
 80024f8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80024fc:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 80024fe:	f7fe fc75 	bl	8000dec <HAL_GetTick>
 8002502:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002504:	6833      	ldr	r3, [r6, #0]
 8002506:	05d8      	lsls	r0, r3, #23
 8002508:	d4ce      	bmi.n	80024a8 <HAL_RCCEx_PeriphCLKConfig+0x30>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800250a:	f7fe fc6f 	bl	8000dec <HAL_GetTick>
 800250e:	eba0 0008 	sub.w	r0, r0, r8
 8002512:	2864      	cmp	r0, #100	; 0x64
 8002514:	d9f6      	bls.n	8002504 <HAL_RCCEx_PeriphCLKConfig+0x8c>
          return HAL_TIMEOUT;
 8002516:	2003      	movs	r0, #3
}
 8002518:	b002      	add	sp, #8
 800251a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800251e:	686a      	ldr	r2, [r5, #4]
 8002520:	f402 7240 	and.w	r2, r2, #768	; 0x300
 8002524:	4293      	cmp	r3, r2
 8002526:	d0c3      	beq.n	80024b0 <HAL_RCCEx_PeriphCLKConfig+0x38>
      __HAL_RCC_BACKUPRESET_FORCE();
 8002528:	2001      	movs	r0, #1
 800252a:	4a0e      	ldr	r2, [pc, #56]	; (8002564 <HAL_RCCEx_PeriphCLKConfig+0xec>)
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800252c:	6a23      	ldr	r3, [r4, #32]
      __HAL_RCC_BACKUPRESET_FORCE();
 800252e:	6010      	str	r0, [r2, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002530:	2000      	movs	r0, #0
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002532:	f423 7140 	bic.w	r1, r3, #768	; 0x300
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002536:	6010      	str	r0, [r2, #0]
      RCC->BDCR = temp_reg;
 8002538:	6221      	str	r1, [r4, #32]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 800253a:	07d9      	lsls	r1, r3, #31
 800253c:	d5b8      	bpl.n	80024b0 <HAL_RCCEx_PeriphCLKConfig+0x38>
        tickstart = HAL_GetTick();
 800253e:	f7fe fc55 	bl	8000dec <HAL_GetTick>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002542:	f241 3888 	movw	r8, #5000	; 0x1388
        tickstart = HAL_GetTick();
 8002546:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002548:	6a23      	ldr	r3, [r4, #32]
 800254a:	079a      	lsls	r2, r3, #30
 800254c:	d4b0      	bmi.n	80024b0 <HAL_RCCEx_PeriphCLKConfig+0x38>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800254e:	f7fe fc4d 	bl	8000dec <HAL_GetTick>
 8002552:	1b80      	subs	r0, r0, r6
 8002554:	4540      	cmp	r0, r8
 8002556:	d9f7      	bls.n	8002548 <HAL_RCCEx_PeriphCLKConfig+0xd0>
 8002558:	e7dd      	b.n	8002516 <HAL_RCCEx_PeriphCLKConfig+0x9e>
 800255a:	bf00      	nop
 800255c:	40021000 	.word	0x40021000
 8002560:	40007000 	.word	0x40007000
 8002564:	42420440 	.word	0x42420440

08002568 <HAL_TIM_Base_Start_IT>:
{
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

   /* Enable the TIM Update interrupt */
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002568:	6803      	ldr	r3, [r0, #0]
   /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);

  /* Return function status */
  return HAL_OK;
}
 800256a:	2000      	movs	r0, #0
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800256c:	68da      	ldr	r2, [r3, #12]
 800256e:	f042 0201 	orr.w	r2, r2, #1
 8002572:	60da      	str	r2, [r3, #12]
  __HAL_TIM_ENABLE(htim);
 8002574:	681a      	ldr	r2, [r3, #0]
 8002576:	f042 0201 	orr.w	r2, r2, #1
 800257a:	601a      	str	r2, [r3, #0]
}
 800257c:	4770      	bx	lr

0800257e <HAL_TIM_ConfigClockSource>:
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig)
{
  uint32_t tmpsmcr = 0U;

  /* Process Locked */
  __HAL_LOCK(htim);
 800257e:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 8002582:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(htim);
 8002584:	2b01      	cmp	r3, #1
 8002586:	f04f 0302 	mov.w	r3, #2
 800258a:	d01c      	beq.n	80025c6 <HAL_TIM_ConfigClockSource+0x48>
 800258c:	2201      	movs	r2, #1

  htim->State = HAL_TIM_STATE_BUSY;
 800258e:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002592:	6803      	ldr	r3, [r0, #0]
  __HAL_LOCK(htim);
 8002594:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
  tmpsmcr = htim->Instance->SMCR;
 8002598:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800259a:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 800259e:	f022 0277 	bic.w	r2, r2, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 80025a2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80025a4:	680a      	ldr	r2, [r1, #0]
 80025a6:	2a40      	cmp	r2, #64	; 0x40
 80025a8:	d079      	beq.n	800269e <HAL_TIM_ConfigClockSource+0x120>
 80025aa:	d819      	bhi.n	80025e0 <HAL_TIM_ConfigClockSource+0x62>
 80025ac:	2a10      	cmp	r2, #16
 80025ae:	f000 8093 	beq.w	80026d8 <HAL_TIM_ConfigClockSource+0x15a>
 80025b2:	d80a      	bhi.n	80025ca <HAL_TIM_ConfigClockSource+0x4c>
 80025b4:	2a00      	cmp	r2, #0
 80025b6:	f000 8089 	beq.w	80026cc <HAL_TIM_ConfigClockSource+0x14e>
    break;

  default:
    break;
  }
  htim->State = HAL_TIM_STATE_READY;
 80025ba:	2301      	movs	r3, #1
 80025bc:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80025c0:	2300      	movs	r3, #0
 80025c2:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 80025c6:	4618      	mov	r0, r3

  return HAL_OK;
}
 80025c8:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 80025ca:	2a20      	cmp	r2, #32
 80025cc:	f000 808a 	beq.w	80026e4 <HAL_TIM_ConfigClockSource+0x166>
 80025d0:	2a30      	cmp	r2, #48	; 0x30
 80025d2:	d1f2      	bne.n	80025ba <HAL_TIM_ConfigClockSource+0x3c>
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t InputTriggerSource)
{
  uint32_t tmpsmcr = 0U;

   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 80025d4:	689a      	ldr	r2, [r3, #8]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 80025d6:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 80025da:	f042 0237 	orr.w	r2, r2, #55	; 0x37
 80025de:	e036      	b.n	800264e <HAL_TIM_ConfigClockSource+0xd0>
  switch (sClockSourceConfig->ClockSource)
 80025e0:	2a70      	cmp	r2, #112	; 0x70
 80025e2:	d036      	beq.n	8002652 <HAL_TIM_ConfigClockSource+0xd4>
 80025e4:	d81b      	bhi.n	800261e <HAL_TIM_ConfigClockSource+0xa0>
 80025e6:	2a50      	cmp	r2, #80	; 0x50
 80025e8:	d042      	beq.n	8002670 <HAL_TIM_ConfigClockSource+0xf2>
 80025ea:	2a60      	cmp	r2, #96	; 0x60
 80025ec:	d1e5      	bne.n	80025ba <HAL_TIM_ConfigClockSource+0x3c>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80025ee:	6a1c      	ldr	r4, [r3, #32]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80025f0:	684d      	ldr	r5, [r1, #4]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80025f2:	f024 0410 	bic.w	r4, r4, #16
      TIM_TI2_ConfigInputStage(htim->Instance,
 80025f6:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80025f8:	621c      	str	r4, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80025fa:	6999      	ldr	r1, [r3, #24]
  tmpccer = TIMx->CCER;
 80025fc:	6a1a      	ldr	r2, [r3, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80025fe:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002602:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 8002606:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800260a:	ea41 3106 	orr.w	r1, r1, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 800260e:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 8002610:	621a      	str	r2, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 8002612:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8002614:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8002618:	f042 0267 	orr.w	r2, r2, #103	; 0x67
 800261c:	e017      	b.n	800264e <HAL_TIM_ConfigClockSource+0xd0>
  switch (sClockSourceConfig->ClockSource)
 800261e:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 8002622:	d011      	beq.n	8002648 <HAL_TIM_ConfigClockSource+0xca>
 8002624:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8002628:	d1c7      	bne.n	80025ba <HAL_TIM_ConfigClockSource+0x3c>

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800262a:	688a      	ldr	r2, [r1, #8]
 800262c:	684d      	ldr	r5, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 800262e:	689c      	ldr	r4, [r3, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002630:	68c9      	ldr	r1, [r1, #12]
 8002632:	432a      	orrs	r2, r5
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002634:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002638:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800263c:	4322      	orrs	r2, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800263e:	609a      	str	r2, [r3, #8]
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002640:	689a      	ldr	r2, [r3, #8]
 8002642:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002646:	e002      	b.n	800264e <HAL_TIM_ConfigClockSource+0xd0>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8002648:	689a      	ldr	r2, [r3, #8]
 800264a:	f022 0207 	bic.w	r2, r2, #7
   TIMx->SMCR = tmpsmcr;
 800264e:	609a      	str	r2, [r3, #8]
 8002650:	e7b3      	b.n	80025ba <HAL_TIM_ConfigClockSource+0x3c>
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002652:	688a      	ldr	r2, [r1, #8]
 8002654:	684d      	ldr	r5, [r1, #4]
  tmpsmcr = TIMx->SMCR;
 8002656:	689c      	ldr	r4, [r3, #8]
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002658:	68c9      	ldr	r1, [r1, #12]
 800265a:	432a      	orrs	r2, r5
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800265c:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002660:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8002664:	4322      	orrs	r2, r4
  TIMx->SMCR = tmpsmcr;
 8002666:	609a      	str	r2, [r3, #8]
      tmpsmcr = htim->Instance->SMCR;
 8002668:	689a      	ldr	r2, [r3, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800266a:	f042 0277 	orr.w	r2, r2, #119	; 0x77
 800266e:	e7ee      	b.n	800264e <HAL_TIM_ConfigClockSource+0xd0>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002670:	684c      	ldr	r4, [r1, #4]
 8002672:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 8002674:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002676:	6a1d      	ldr	r5, [r3, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002678:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800267c:	f025 0501 	bic.w	r5, r5, #1
 8002680:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002682:	699a      	ldr	r2, [r3, #24]
  tmpccer |= TIM_ICPolarity;
 8002684:	4321      	orrs	r1, r4
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002686:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800268a:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 800268e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002690:	6219      	str	r1, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 8002692:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 8002694:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8002698:	f042 0257 	orr.w	r2, r2, #87	; 0x57
 800269c:	e7d7      	b.n	800264e <HAL_TIM_ConfigClockSource+0xd0>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800269e:	684c      	ldr	r4, [r1, #4]
 80026a0:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 80026a2:	6a19      	ldr	r1, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80026a4:	6a1d      	ldr	r5, [r3, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80026a6:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80026aa:	f025 0501 	bic.w	r5, r5, #1
 80026ae:	621d      	str	r5, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80026b0:	699a      	ldr	r2, [r3, #24]
  tmpccer |= TIM_ICPolarity;
 80026b2:	4321      	orrs	r1, r4
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80026b4:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80026b8:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 80026bc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80026be:	6219      	str	r1, [r3, #32]
   tmpsmcr = TIMx->SMCR;
 80026c0:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 80026c2:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 80026c6:	f042 0247 	orr.w	r2, r2, #71	; 0x47
 80026ca:	e7c0      	b.n	800264e <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 80026cc:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 80026ce:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 80026d2:	f042 0207 	orr.w	r2, r2, #7
 80026d6:	e7ba      	b.n	800264e <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 80026d8:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 80026da:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 80026de:	f042 0217 	orr.w	r2, r2, #23
 80026e2:	e7b4      	b.n	800264e <HAL_TIM_ConfigClockSource+0xd0>
   tmpsmcr = TIMx->SMCR;
 80026e4:	689a      	ldr	r2, [r3, #8]
   tmpsmcr &= ~TIM_SMCR_TS;
 80026e6:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 80026ea:	f042 0227 	orr.w	r2, r2, #39	; 0x27
 80026ee:	e7ae      	b.n	800264e <HAL_TIM_ConfigClockSource+0xd0>

080026f0 <HAL_TIM_OC_DelayElapsedCallback>:
 80026f0:	4770      	bx	lr

080026f2 <HAL_TIM_IC_CaptureCallback>:
 80026f2:	4770      	bx	lr

080026f4 <HAL_TIM_PWM_PulseFinishedCallback>:
 80026f4:	4770      	bx	lr

080026f6 <HAL_TIM_TriggerCallback>:
 80026f6:	4770      	bx	lr

080026f8 <HAL_TIM_IRQHandler>:
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80026f8:	6803      	ldr	r3, [r0, #0]
{
 80026fa:	b510      	push	{r4, lr}
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80026fc:	691a      	ldr	r2, [r3, #16]
{
 80026fe:	4604      	mov	r4, r0
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002700:	0791      	lsls	r1, r2, #30
 8002702:	d50e      	bpl.n	8002722 <HAL_TIM_IRQHandler+0x2a>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 8002704:	68da      	ldr	r2, [r3, #12]
 8002706:	0792      	lsls	r2, r2, #30
 8002708:	d50b      	bpl.n	8002722 <HAL_TIM_IRQHandler+0x2a>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800270a:	f06f 0202 	mvn.w	r2, #2
 800270e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002710:	2201      	movs	r2, #1
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002712:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002714:	7702      	strb	r2, [r0, #28]
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002716:	079b      	lsls	r3, r3, #30
 8002718:	d077      	beq.n	800280a <HAL_TIM_IRQHandler+0x112>
          HAL_TIM_IC_CaptureCallback(htim);
 800271a:	f7ff ffea 	bl	80026f2 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800271e:	2300      	movs	r3, #0
 8002720:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002722:	6823      	ldr	r3, [r4, #0]
 8002724:	691a      	ldr	r2, [r3, #16]
 8002726:	0750      	lsls	r0, r2, #29
 8002728:	d510      	bpl.n	800274c <HAL_TIM_IRQHandler+0x54>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 800272a:	68da      	ldr	r2, [r3, #12]
 800272c:	0751      	lsls	r1, r2, #29
 800272e:	d50d      	bpl.n	800274c <HAL_TIM_IRQHandler+0x54>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002730:	f06f 0204 	mvn.w	r2, #4
 8002734:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002736:	2202      	movs	r2, #2
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002738:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800273a:	7722      	strb	r2, [r4, #28]
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800273c:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 8002740:	4620      	mov	r0, r4
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002742:	d068      	beq.n	8002816 <HAL_TIM_IRQHandler+0x11e>
        HAL_TIM_IC_CaptureCallback(htim);
 8002744:	f7ff ffd5 	bl	80026f2 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002748:	2300      	movs	r3, #0
 800274a:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800274c:	6823      	ldr	r3, [r4, #0]
 800274e:	691a      	ldr	r2, [r3, #16]
 8002750:	0712      	lsls	r2, r2, #28
 8002752:	d50f      	bpl.n	8002774 <HAL_TIM_IRQHandler+0x7c>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 8002754:	68da      	ldr	r2, [r3, #12]
 8002756:	0710      	lsls	r0, r2, #28
 8002758:	d50c      	bpl.n	8002774 <HAL_TIM_IRQHandler+0x7c>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800275a:	f06f 0208 	mvn.w	r2, #8
 800275e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002760:	2204      	movs	r2, #4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002762:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002764:	7722      	strb	r2, [r4, #28]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002766:	0799      	lsls	r1, r3, #30
        HAL_TIM_IC_CaptureCallback(htim);
 8002768:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800276a:	d05a      	beq.n	8002822 <HAL_TIM_IRQHandler+0x12a>
        HAL_TIM_IC_CaptureCallback(htim);
 800276c:	f7ff ffc1 	bl	80026f2 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002770:	2300      	movs	r3, #0
 8002772:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002774:	6823      	ldr	r3, [r4, #0]
 8002776:	691a      	ldr	r2, [r3, #16]
 8002778:	06d2      	lsls	r2, r2, #27
 800277a:	d510      	bpl.n	800279e <HAL_TIM_IRQHandler+0xa6>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 800277c:	68da      	ldr	r2, [r3, #12]
 800277e:	06d0      	lsls	r0, r2, #27
 8002780:	d50d      	bpl.n	800279e <HAL_TIM_IRQHandler+0xa6>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002782:	f06f 0210 	mvn.w	r2, #16
 8002786:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002788:	2208      	movs	r2, #8
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800278a:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800278c:	7722      	strb	r2, [r4, #28]
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800278e:	f413 7f40 	tst.w	r3, #768	; 0x300
        HAL_TIM_IC_CaptureCallback(htim);
 8002792:	4620      	mov	r0, r4
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002794:	d04b      	beq.n	800282e <HAL_TIM_IRQHandler+0x136>
        HAL_TIM_IC_CaptureCallback(htim);
 8002796:	f7ff ffac 	bl	80026f2 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800279a:	2300      	movs	r3, #0
 800279c:	7723      	strb	r3, [r4, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800279e:	6823      	ldr	r3, [r4, #0]
 80027a0:	691a      	ldr	r2, [r3, #16]
 80027a2:	07d1      	lsls	r1, r2, #31
 80027a4:	d508      	bpl.n	80027b8 <HAL_TIM_IRQHandler+0xc0>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 80027a6:	68da      	ldr	r2, [r3, #12]
 80027a8:	07d2      	lsls	r2, r2, #31
 80027aa:	d505      	bpl.n	80027b8 <HAL_TIM_IRQHandler+0xc0>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80027ac:	f06f 0201 	mvn.w	r2, #1
      HAL_TIM_PeriodElapsedCallback(htim);
 80027b0:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80027b2:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 80027b4:	f000 fb44 	bl	8002e40 <HAL_TIM_PeriodElapsedCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80027b8:	6823      	ldr	r3, [r4, #0]
 80027ba:	691a      	ldr	r2, [r3, #16]
 80027bc:	0610      	lsls	r0, r2, #24
 80027be:	d508      	bpl.n	80027d2 <HAL_TIM_IRQHandler+0xda>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 80027c0:	68da      	ldr	r2, [r3, #12]
 80027c2:	0611      	lsls	r1, r2, #24
 80027c4:	d505      	bpl.n	80027d2 <HAL_TIM_IRQHandler+0xda>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80027c6:	f06f 0280 	mvn.w	r2, #128	; 0x80
      HAL_TIMEx_BreakCallback(htim);
 80027ca:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80027cc:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 80027ce:	f000 f8aa 	bl	8002926 <HAL_TIMEx_BreakCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80027d2:	6823      	ldr	r3, [r4, #0]
 80027d4:	691a      	ldr	r2, [r3, #16]
 80027d6:	0652      	lsls	r2, r2, #25
 80027d8:	d508      	bpl.n	80027ec <HAL_TIM_IRQHandler+0xf4>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 80027da:	68da      	ldr	r2, [r3, #12]
 80027dc:	0650      	lsls	r0, r2, #25
 80027de:	d505      	bpl.n	80027ec <HAL_TIM_IRQHandler+0xf4>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80027e0:	f06f 0240 	mvn.w	r2, #64	; 0x40
      HAL_TIM_TriggerCallback(htim);
 80027e4:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80027e6:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 80027e8:	f7ff ff85 	bl	80026f6 <HAL_TIM_TriggerCallback>
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80027ec:	6823      	ldr	r3, [r4, #0]
 80027ee:	691a      	ldr	r2, [r3, #16]
 80027f0:	0691      	lsls	r1, r2, #26
 80027f2:	d522      	bpl.n	800283a <HAL_TIM_IRQHandler+0x142>
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 80027f4:	68da      	ldr	r2, [r3, #12]
 80027f6:	0692      	lsls	r2, r2, #26
 80027f8:	d51f      	bpl.n	800283a <HAL_TIM_IRQHandler+0x142>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80027fa:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutationCallback(htim);
 80027fe:	4620      	mov	r0, r4
}
 8002800:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002804:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 8002806:	f000 b88d 	b.w	8002924 <HAL_TIMEx_CommutationCallback>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800280a:	f7ff ff71 	bl	80026f0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800280e:	4620      	mov	r0, r4
 8002810:	f7ff ff70 	bl	80026f4 <HAL_TIM_PWM_PulseFinishedCallback>
 8002814:	e783      	b.n	800271e <HAL_TIM_IRQHandler+0x26>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002816:	f7ff ff6b 	bl	80026f0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800281a:	4620      	mov	r0, r4
 800281c:	f7ff ff6a 	bl	80026f4 <HAL_TIM_PWM_PulseFinishedCallback>
 8002820:	e792      	b.n	8002748 <HAL_TIM_IRQHandler+0x50>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002822:	f7ff ff65 	bl	80026f0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002826:	4620      	mov	r0, r4
 8002828:	f7ff ff64 	bl	80026f4 <HAL_TIM_PWM_PulseFinishedCallback>
 800282c:	e7a0      	b.n	8002770 <HAL_TIM_IRQHandler+0x78>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800282e:	f7ff ff5f 	bl	80026f0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002832:	4620      	mov	r0, r4
 8002834:	f7ff ff5e 	bl	80026f4 <HAL_TIM_PWM_PulseFinishedCallback>
 8002838:	e7af      	b.n	800279a <HAL_TIM_IRQHandler+0xa2>
 800283a:	bd10      	pop	{r4, pc}

0800283c <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800283c:	4a1a      	ldr	r2, [pc, #104]	; (80028a8 <TIM_Base_SetConfig+0x6c>)
  tmpcr1 = TIMx->CR1;
 800283e:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002840:	4290      	cmp	r0, r2
 8002842:	d00a      	beq.n	800285a <TIM_Base_SetConfig+0x1e>
 8002844:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8002848:	d007      	beq.n	800285a <TIM_Base_SetConfig+0x1e>
 800284a:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 800284e:	4290      	cmp	r0, r2
 8002850:	d003      	beq.n	800285a <TIM_Base_SetConfig+0x1e>
 8002852:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002856:	4290      	cmp	r0, r2
 8002858:	d115      	bne.n	8002886 <TIM_Base_SetConfig+0x4a>
    tmpcr1 |= Structure->CounterMode;
 800285a:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800285c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8002860:	4313      	orrs	r3, r2
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002862:	4a11      	ldr	r2, [pc, #68]	; (80028a8 <TIM_Base_SetConfig+0x6c>)
 8002864:	4290      	cmp	r0, r2
 8002866:	d00a      	beq.n	800287e <TIM_Base_SetConfig+0x42>
 8002868:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800286c:	d007      	beq.n	800287e <TIM_Base_SetConfig+0x42>
 800286e:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8002872:	4290      	cmp	r0, r2
 8002874:	d003      	beq.n	800287e <TIM_Base_SetConfig+0x42>
 8002876:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800287a:	4290      	cmp	r0, r2
 800287c:	d103      	bne.n	8002886 <TIM_Base_SetConfig+0x4a>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800287e:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8002880:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002884:	4313      	orrs	r3, r2
  tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
 8002886:	694a      	ldr	r2, [r1, #20]
  tmpcr1 &= ~TIM_CR1_ARPE;
 8002888:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
 800288c:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 800288e:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002890:	688b      	ldr	r3, [r1, #8]
 8002892:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8002894:	680b      	ldr	r3, [r1, #0]
 8002896:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002898:	4b03      	ldr	r3, [pc, #12]	; (80028a8 <TIM_Base_SetConfig+0x6c>)
 800289a:	4298      	cmp	r0, r3
    TIMx->RCR = Structure->RepetitionCounter;
 800289c:	bf04      	itt	eq
 800289e:	690b      	ldreq	r3, [r1, #16]
 80028a0:	6303      	streq	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 80028a2:	2301      	movs	r3, #1
 80028a4:	6143      	str	r3, [r0, #20]
 80028a6:	4770      	bx	lr
 80028a8:	40012c00 	.word	0x40012c00

080028ac <HAL_TIM_Base_Init>:
{
 80028ac:	b510      	push	{r4, lr}
  if(htim == NULL)
 80028ae:	4604      	mov	r4, r0
 80028b0:	b1a0      	cbz	r0, 80028dc <HAL_TIM_Base_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 80028b2:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80028b6:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80028ba:	b91b      	cbnz	r3, 80028c4 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 80028bc:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 80028c0:	f000 fdda 	bl	8003478 <HAL_TIM_Base_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 80028c4:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80028c6:	6820      	ldr	r0, [r4, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 80028c8:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80028cc:	1d21      	adds	r1, r4, #4
 80028ce:	f7ff ffb5 	bl	800283c <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 80028d2:	2301      	movs	r3, #1
  return HAL_OK;
 80028d4:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 80028d6:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 80028da:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80028dc:	2001      	movs	r0, #1
}
 80028de:	bd10      	pop	{r4, pc}

080028e0 <HAL_TIMEx_MasterConfigSynchronization>:
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  __HAL_LOCK(htim);
 80028e0:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 80028e4:	b510      	push	{r4, lr}
  __HAL_LOCK(htim);
 80028e6:	2b01      	cmp	r3, #1
 80028e8:	f04f 0302 	mov.w	r3, #2
 80028ec:	d018      	beq.n	8002920 <HAL_TIMEx_MasterConfigSynchronization+0x40>

  htim->State = HAL_TIM_STATE_BUSY;
 80028ee:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 80028f2:	6803      	ldr	r3, [r0, #0]
  /* Select the TRGO source */
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 80028f4:	680c      	ldr	r4, [r1, #0]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 80028f6:	685a      	ldr	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 80028f8:	6849      	ldr	r1, [r1, #4]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 80028fa:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80028fe:	605a      	str	r2, [r3, #4]
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 8002900:	685a      	ldr	r2, [r3, #4]
 8002902:	4322      	orrs	r2, r4
 8002904:	605a      	str	r2, [r3, #4]
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 8002906:	689a      	ldr	r2, [r3, #8]
 8002908:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800290c:	609a      	str	r2, [r3, #8]
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 800290e:	689a      	ldr	r2, [r3, #8]
 8002910:	430a      	orrs	r2, r1
 8002912:	609a      	str	r2, [r3, #8]

  htim->State = HAL_TIM_STATE_READY;
 8002914:	2301      	movs	r3, #1
 8002916:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800291a:	2300      	movs	r3, #0
 800291c:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 8002920:	4618      	mov	r0, r3

  return HAL_OK;
}
 8002922:	bd10      	pop	{r4, pc}

08002924 <HAL_TIMEx_CommutationCallback>:
 8002924:	4770      	bx	lr

08002926 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002926:	4770      	bx	lr

08002928 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002928:	6803      	ldr	r3, [r0, #0]
 800292a:	68da      	ldr	r2, [r3, #12]
 800292c:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8002930:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002932:	695a      	ldr	r2, [r3, #20]
 8002934:	f022 0201 	bic.w	r2, r2, #1
 8002938:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800293a:	2320      	movs	r3, #32
 800293c:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
 8002940:	4770      	bx	lr
	...

08002944 <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002944:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002948:	6805      	ldr	r5, [r0, #0]
 800294a:	68c2      	ldr	r2, [r0, #12]
 800294c:	692b      	ldr	r3, [r5, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1, 
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8), 
             tmpreg);
#else
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800294e:	6901      	ldr	r1, [r0, #16]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002950:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002954:	4313      	orrs	r3, r2
 8002956:	612b      	str	r3, [r5, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002958:	6883      	ldr	r3, [r0, #8]
  MODIFY_REG(huart->Instance->CR1, 
 800295a:	68ea      	ldr	r2, [r5, #12]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800295c:	430b      	orrs	r3, r1
 800295e:	6941      	ldr	r1, [r0, #20]
  MODIFY_REG(huart->Instance->CR1, 
 8002960:	f422 52b0 	bic.w	r2, r2, #5632	; 0x1600
 8002964:	f022 020c 	bic.w	r2, r2, #12
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002968:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1, 
 800296a:	4313      	orrs	r3, r2
 800296c:	60eb      	str	r3, [r5, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800296e:	696b      	ldr	r3, [r5, #20]
 8002970:	6982      	ldr	r2, [r0, #24]
 8002972:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002976:	4313      	orrs	r3, r2
 8002978:	616b      	str	r3, [r5, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 800297a:	4b40      	ldr	r3, [pc, #256]	; (8002a7c <UART_SetConfig+0x138>)
{
 800297c:	4681      	mov	r9, r0
  if(huart->Instance == USART1)
 800297e:	429d      	cmp	r5, r3
 8002980:	f04f 0419 	mov.w	r4, #25
 8002984:	d146      	bne.n	8002a14 <UART_SetConfig+0xd0>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8002986:	f7ff fd67 	bl	8002458 <HAL_RCC_GetPCLK2Freq>
 800298a:	fb04 f300 	mul.w	r3, r4, r0
 800298e:	f8d9 6004 	ldr.w	r6, [r9, #4]
 8002992:	f04f 0864 	mov.w	r8, #100	; 0x64
 8002996:	00b6      	lsls	r6, r6, #2
 8002998:	fbb3 f3f6 	udiv	r3, r3, r6
 800299c:	fbb3 f3f8 	udiv	r3, r3, r8
 80029a0:	011e      	lsls	r6, r3, #4
 80029a2:	f7ff fd59 	bl	8002458 <HAL_RCC_GetPCLK2Freq>
 80029a6:	4360      	muls	r0, r4
 80029a8:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80029ac:	009b      	lsls	r3, r3, #2
 80029ae:	fbb0 f7f3 	udiv	r7, r0, r3
 80029b2:	f7ff fd51 	bl	8002458 <HAL_RCC_GetPCLK2Freq>
 80029b6:	4360      	muls	r0, r4
 80029b8:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80029bc:	009b      	lsls	r3, r3, #2
 80029be:	fbb0 f3f3 	udiv	r3, r0, r3
 80029c2:	fbb3 f3f8 	udiv	r3, r3, r8
 80029c6:	fb08 7313 	mls	r3, r8, r3, r7
 80029ca:	011b      	lsls	r3, r3, #4
 80029cc:	3332      	adds	r3, #50	; 0x32
 80029ce:	fbb3 f3f8 	udiv	r3, r3, r8
 80029d2:	f003 07f0 	and.w	r7, r3, #240	; 0xf0
 80029d6:	f7ff fd3f 	bl	8002458 <HAL_RCC_GetPCLK2Freq>
 80029da:	4360      	muls	r0, r4
 80029dc:	f8d9 2004 	ldr.w	r2, [r9, #4]
 80029e0:	0092      	lsls	r2, r2, #2
 80029e2:	fbb0 faf2 	udiv	sl, r0, r2
 80029e6:	f7ff fd37 	bl	8002458 <HAL_RCC_GetPCLK2Freq>
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 80029ea:	4360      	muls	r0, r4
 80029ec:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80029f0:	009b      	lsls	r3, r3, #2
 80029f2:	fbb0 f3f3 	udiv	r3, r0, r3
 80029f6:	fbb3 f3f8 	udiv	r3, r3, r8
 80029fa:	fb08 a313 	mls	r3, r8, r3, sl
 80029fe:	011b      	lsls	r3, r3, #4
 8002a00:	3332      	adds	r3, #50	; 0x32
 8002a02:	fbb3 f3f8 	udiv	r3, r3, r8
 8002a06:	f003 030f 	and.w	r3, r3, #15
 8002a0a:	433b      	orrs	r3, r7
 8002a0c:	4433      	add	r3, r6
 8002a0e:	60ab      	str	r3, [r5, #8]
 8002a10:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002a14:	f7ff fd10 	bl	8002438 <HAL_RCC_GetPCLK1Freq>
 8002a18:	fb04 f300 	mul.w	r3, r4, r0
 8002a1c:	f8d9 6004 	ldr.w	r6, [r9, #4]
 8002a20:	f04f 0864 	mov.w	r8, #100	; 0x64
 8002a24:	00b6      	lsls	r6, r6, #2
 8002a26:	fbb3 f3f6 	udiv	r3, r3, r6
 8002a2a:	fbb3 f3f8 	udiv	r3, r3, r8
 8002a2e:	011e      	lsls	r6, r3, #4
 8002a30:	f7ff fd02 	bl	8002438 <HAL_RCC_GetPCLK1Freq>
 8002a34:	4360      	muls	r0, r4
 8002a36:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8002a3a:	009b      	lsls	r3, r3, #2
 8002a3c:	fbb0 f7f3 	udiv	r7, r0, r3
 8002a40:	f7ff fcfa 	bl	8002438 <HAL_RCC_GetPCLK1Freq>
 8002a44:	4360      	muls	r0, r4
 8002a46:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8002a4a:	009b      	lsls	r3, r3, #2
 8002a4c:	fbb0 f3f3 	udiv	r3, r0, r3
 8002a50:	fbb3 f3f8 	udiv	r3, r3, r8
 8002a54:	fb08 7313 	mls	r3, r8, r3, r7
 8002a58:	011b      	lsls	r3, r3, #4
 8002a5a:	3332      	adds	r3, #50	; 0x32
 8002a5c:	fbb3 f3f8 	udiv	r3, r3, r8
 8002a60:	f003 07f0 	and.w	r7, r3, #240	; 0xf0
 8002a64:	f7ff fce8 	bl	8002438 <HAL_RCC_GetPCLK1Freq>
 8002a68:	4360      	muls	r0, r4
 8002a6a:	f8d9 2004 	ldr.w	r2, [r9, #4]
 8002a6e:	0092      	lsls	r2, r2, #2
 8002a70:	fbb0 faf2 	udiv	sl, r0, r2
 8002a74:	f7ff fce0 	bl	8002438 <HAL_RCC_GetPCLK1Freq>
 8002a78:	e7b7      	b.n	80029ea <UART_SetConfig+0xa6>
 8002a7a:	bf00      	nop
 8002a7c:	40013800 	.word	0x40013800

08002a80 <UART_WaitOnFlagUntilTimeout.constprop.3>:
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
 8002a80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002a82:	4604      	mov	r4, r0
 8002a84:	460e      	mov	r6, r1
 8002a86:	4617      	mov	r7, r2
 8002a88:	461d      	mov	r5, r3
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 8002a8a:	6821      	ldr	r1, [r4, #0]
 8002a8c:	680b      	ldr	r3, [r1, #0]
 8002a8e:	ea36 0303 	bics.w	r3, r6, r3
 8002a92:	d101      	bne.n	8002a98 <UART_WaitOnFlagUntilTimeout.constprop.3+0x18>
  return HAL_OK;
 8002a94:	2000      	movs	r0, #0
}
 8002a96:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if(Timeout != HAL_MAX_DELAY)
 8002a98:	1c6b      	adds	r3, r5, #1
 8002a9a:	d0f7      	beq.n	8002a8c <UART_WaitOnFlagUntilTimeout.constprop.3+0xc>
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8002a9c:	b995      	cbnz	r5, 8002ac4 <UART_WaitOnFlagUntilTimeout.constprop.3+0x44>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002a9e:	6823      	ldr	r3, [r4, #0]
        __HAL_UNLOCK(huart);
 8002aa0:	2003      	movs	r0, #3
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002aa2:	68da      	ldr	r2, [r3, #12]
 8002aa4:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8002aa8:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002aaa:	695a      	ldr	r2, [r3, #20]
 8002aac:	f022 0201 	bic.w	r2, r2, #1
 8002ab0:	615a      	str	r2, [r3, #20]
        huart->gState  = HAL_UART_STATE_READY;
 8002ab2:	2320      	movs	r3, #32
 8002ab4:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8002ab8:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
        __HAL_UNLOCK(huart);
 8002abc:	2300      	movs	r3, #0
 8002abe:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
 8002ac2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8002ac4:	f7fe f992 	bl	8000dec <HAL_GetTick>
 8002ac8:	1bc0      	subs	r0, r0, r7
 8002aca:	4285      	cmp	r5, r0
 8002acc:	d2dd      	bcs.n	8002a8a <UART_WaitOnFlagUntilTimeout.constprop.3+0xa>
 8002ace:	e7e6      	b.n	8002a9e <UART_WaitOnFlagUntilTimeout.constprop.3+0x1e>

08002ad0 <HAL_UART_Init>:
{
 8002ad0:	b510      	push	{r4, lr}
  if(huart == NULL)
 8002ad2:	4604      	mov	r4, r0
 8002ad4:	b340      	cbz	r0, 8002b28 <HAL_UART_Init+0x58>
  if(huart->gState == HAL_UART_STATE_RESET)
 8002ad6:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8002ada:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002ade:	b91b      	cbnz	r3, 8002ae8 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 8002ae0:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 8002ae4:	f000 fcfc 	bl	80034e0 <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 8002ae8:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 8002aea:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8002aec:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 8002af0:	68d3      	ldr	r3, [r2, #12]
  UART_SetConfig(huart);
 8002af2:	4620      	mov	r0, r4
  __HAL_UART_DISABLE(huart);
 8002af4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8002af8:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8002afa:	f7ff ff23 	bl	8002944 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002afe:	6823      	ldr	r3, [r4, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002b00:	2000      	movs	r0, #0
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002b02:	691a      	ldr	r2, [r3, #16]
 8002b04:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002b08:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002b0a:	695a      	ldr	r2, [r3, #20]
 8002b0c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002b10:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 8002b12:	68da      	ldr	r2, [r3, #12]
 8002b14:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002b18:	60da      	str	r2, [r3, #12]
  huart->gState= HAL_UART_STATE_READY;
 8002b1a:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002b1c:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 8002b1e:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 8002b22:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
  return HAL_OK;
 8002b26:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8002b28:	2001      	movs	r0, #1
}
 8002b2a:	bd10      	pop	{r4, pc}

08002b2c <HAL_UART_Transmit>:
{
 8002b2c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002b30:	461f      	mov	r7, r3
  if(huart->gState == HAL_UART_STATE_READY)
 8002b32:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
{
 8002b36:	4604      	mov	r4, r0
  if(huart->gState == HAL_UART_STATE_READY)
 8002b38:	2b20      	cmp	r3, #32
{
 8002b3a:	460d      	mov	r5, r1
 8002b3c:	4690      	mov	r8, r2
  if(huart->gState == HAL_UART_STATE_READY)
 8002b3e:	d14e      	bne.n	8002bde <HAL_UART_Transmit+0xb2>
    if((pData == NULL) || (Size == 0U))
 8002b40:	2900      	cmp	r1, #0
 8002b42:	d049      	beq.n	8002bd8 <HAL_UART_Transmit+0xac>
 8002b44:	2a00      	cmp	r2, #0
 8002b46:	d047      	beq.n	8002bd8 <HAL_UART_Transmit+0xac>
    __HAL_LOCK(huart);
 8002b48:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8002b4c:	2b01      	cmp	r3, #1
 8002b4e:	d046      	beq.n	8002bde <HAL_UART_Transmit+0xb2>
 8002b50:	2301      	movs	r3, #1
 8002b52:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002b56:	2300      	movs	r3, #0
 8002b58:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002b5a:	2321      	movs	r3, #33	; 0x21
 8002b5c:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
    tickstart = HAL_GetTick();
 8002b60:	f7fe f944 	bl	8000dec <HAL_GetTick>
 8002b64:	4606      	mov	r6, r0
    huart->TxXferSize = Size;
 8002b66:	f8a4 8024 	strh.w	r8, [r4, #36]	; 0x24
    huart->TxXferCount = Size;
 8002b6a:	f8a4 8026 	strh.w	r8, [r4, #38]	; 0x26
    while(huart->TxXferCount > 0U)
 8002b6e:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 8002b70:	b29b      	uxth	r3, r3
 8002b72:	b96b      	cbnz	r3, 8002b90 <HAL_UART_Transmit+0x64>
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002b74:	463b      	mov	r3, r7
 8002b76:	4632      	mov	r2, r6
 8002b78:	2140      	movs	r1, #64	; 0x40
 8002b7a:	4620      	mov	r0, r4
 8002b7c:	f7ff ff80 	bl	8002a80 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8002b80:	b9a8      	cbnz	r0, 8002bae <HAL_UART_Transmit+0x82>
    huart->gState = HAL_UART_STATE_READY;
 8002b82:	2320      	movs	r3, #32
    __HAL_UNLOCK(huart);
 8002b84:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
    huart->gState = HAL_UART_STATE_READY;
 8002b88:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    return HAL_OK;
 8002b8c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      huart->TxXferCount--;
 8002b90:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002b92:	4632      	mov	r2, r6
      huart->TxXferCount--;
 8002b94:	3b01      	subs	r3, #1
 8002b96:	b29b      	uxth	r3, r3
 8002b98:	84e3      	strh	r3, [r4, #38]	; 0x26
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002b9a:	68a3      	ldr	r3, [r4, #8]
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002b9c:	2180      	movs	r1, #128	; 0x80
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002b9e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002ba2:	4620      	mov	r0, r4
 8002ba4:	463b      	mov	r3, r7
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002ba6:	d10e      	bne.n	8002bc6 <HAL_UART_Transmit+0x9a>
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002ba8:	f7ff ff6a 	bl	8002a80 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8002bac:	b110      	cbz	r0, 8002bb4 <HAL_UART_Transmit+0x88>
          return HAL_TIMEOUT;
 8002bae:	2003      	movs	r0, #3
 8002bb0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8002bb4:	882b      	ldrh	r3, [r5, #0]
 8002bb6:	6822      	ldr	r2, [r4, #0]
 8002bb8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002bbc:	6053      	str	r3, [r2, #4]
        if(huart->Init.Parity == UART_PARITY_NONE)
 8002bbe:	6923      	ldr	r3, [r4, #16]
 8002bc0:	b943      	cbnz	r3, 8002bd4 <HAL_UART_Transmit+0xa8>
          pData +=2U;
 8002bc2:	3502      	adds	r5, #2
 8002bc4:	e7d3      	b.n	8002b6e <HAL_UART_Transmit+0x42>
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002bc6:	f7ff ff5b 	bl	8002a80 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8002bca:	2800      	cmp	r0, #0
 8002bcc:	d1ef      	bne.n	8002bae <HAL_UART_Transmit+0x82>
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8002bce:	6823      	ldr	r3, [r4, #0]
 8002bd0:	782a      	ldrb	r2, [r5, #0]
 8002bd2:	605a      	str	r2, [r3, #4]
 8002bd4:	3501      	adds	r5, #1
 8002bd6:	e7ca      	b.n	8002b6e <HAL_UART_Transmit+0x42>
      return  HAL_ERROR;
 8002bd8:	2001      	movs	r0, #1
 8002bda:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_BUSY;
 8002bde:	2002      	movs	r0, #2
}
 8002be0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08002be4 <HAL_UART_Receive_IT>:
  if(huart->RxState == HAL_UART_STATE_READY)
 8002be4:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 8002be8:	2b20      	cmp	r3, #32
 8002bea:	d120      	bne.n	8002c2e <HAL_UART_Receive_IT+0x4a>
    if((pData == NULL) || (Size == 0U))
 8002bec:	b1e9      	cbz	r1, 8002c2a <HAL_UART_Receive_IT+0x46>
 8002bee:	b1e2      	cbz	r2, 8002c2a <HAL_UART_Receive_IT+0x46>
    __HAL_LOCK(huart);
 8002bf0:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8002bf4:	2b01      	cmp	r3, #1
 8002bf6:	d01a      	beq.n	8002c2e <HAL_UART_Receive_IT+0x4a>
    huart->RxXferCount = Size;
 8002bf8:	85c2      	strh	r2, [r0, #46]	; 0x2e
    huart->RxXferSize = Size;
 8002bfa:	8582      	strh	r2, [r0, #44]	; 0x2c
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002bfc:	2300      	movs	r3, #0
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002bfe:	2222      	movs	r2, #34	; 0x22
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002c00:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002c02:	f880 203a 	strb.w	r2, [r0, #58]	; 0x3a
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8002c06:	6802      	ldr	r2, [r0, #0]
    huart->pRxBuffPtr = pData;
 8002c08:	6281      	str	r1, [r0, #40]	; 0x28
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8002c0a:	68d1      	ldr	r1, [r2, #12]
    __HAL_UNLOCK(huart);
 8002c0c:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8002c10:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 8002c14:	60d1      	str	r1, [r2, #12]
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8002c16:	6951      	ldr	r1, [r2, #20]
    return HAL_OK;
 8002c18:	4618      	mov	r0, r3
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8002c1a:	f041 0101 	orr.w	r1, r1, #1
 8002c1e:	6151      	str	r1, [r2, #20]
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8002c20:	68d1      	ldr	r1, [r2, #12]
 8002c22:	f041 0120 	orr.w	r1, r1, #32
 8002c26:	60d1      	str	r1, [r2, #12]
    return HAL_OK;
 8002c28:	4770      	bx	lr
      return HAL_ERROR;
 8002c2a:	2001      	movs	r0, #1
 8002c2c:	4770      	bx	lr
    return HAL_BUSY;
 8002c2e:	2002      	movs	r0, #2
}
 8002c30:	4770      	bx	lr

08002c32 <HAL_UART_TxCpltCallback>:
 8002c32:	4770      	bx	lr

08002c34 <UART_Receive_IT>:
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 8002c34:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
{
 8002c38:	b510      	push	{r4, lr}
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 8002c3a:	2b22      	cmp	r3, #34	; 0x22
 8002c3c:	d136      	bne.n	8002cac <UART_Receive_IT+0x78>
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002c3e:	6883      	ldr	r3, [r0, #8]
 8002c40:	6901      	ldr	r1, [r0, #16]
 8002c42:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002c46:	6802      	ldr	r2, [r0, #0]
 8002c48:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8002c4a:	d123      	bne.n	8002c94 <UART_Receive_IT+0x60>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002c4c:	6852      	ldr	r2, [r2, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8002c4e:	b9e9      	cbnz	r1, 8002c8c <UART_Receive_IT+0x58>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002c50:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002c54:	f823 2b02 	strh.w	r2, [r3], #2
        huart->pRxBuffPtr += 1U;
 8002c58:	6283      	str	r3, [r0, #40]	; 0x28
    if(--huart->RxXferCount == 0U)
 8002c5a:	8dc4      	ldrh	r4, [r0, #46]	; 0x2e
 8002c5c:	3c01      	subs	r4, #1
 8002c5e:	b2a4      	uxth	r4, r4
 8002c60:	85c4      	strh	r4, [r0, #46]	; 0x2e
 8002c62:	b98c      	cbnz	r4, 8002c88 <UART_Receive_IT+0x54>
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8002c64:	6803      	ldr	r3, [r0, #0]
 8002c66:	68da      	ldr	r2, [r3, #12]
 8002c68:	f022 0220 	bic.w	r2, r2, #32
 8002c6c:	60da      	str	r2, [r3, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8002c6e:	68da      	ldr	r2, [r3, #12]
 8002c70:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002c74:	60da      	str	r2, [r3, #12]
        __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8002c76:	695a      	ldr	r2, [r3, #20]
 8002c78:	f022 0201 	bic.w	r2, r2, #1
 8002c7c:	615a      	str	r2, [r3, #20]
      huart->RxState = HAL_UART_STATE_READY;
 8002c7e:	2320      	movs	r3, #32
 8002c80:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
      HAL_UART_RxCpltCallback(huart);
 8002c84:	f000 f8be 	bl	8002e04 <HAL_UART_RxCpltCallback>
    if(--huart->RxXferCount == 0U)
 8002c88:	2000      	movs	r0, #0
}
 8002c8a:	bd10      	pop	{r4, pc}
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8002c8c:	b2d2      	uxtb	r2, r2
 8002c8e:	f823 2b01 	strh.w	r2, [r3], #1
 8002c92:	e7e1      	b.n	8002c58 <UART_Receive_IT+0x24>
      if(huart->Init.Parity == UART_PARITY_NONE)
 8002c94:	b921      	cbnz	r1, 8002ca0 <UART_Receive_IT+0x6c>
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002c96:	1c59      	adds	r1, r3, #1
 8002c98:	6852      	ldr	r2, [r2, #4]
 8002c9a:	6281      	str	r1, [r0, #40]	; 0x28
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002c9c:	701a      	strb	r2, [r3, #0]
 8002c9e:	e7dc      	b.n	8002c5a <UART_Receive_IT+0x26>
 8002ca0:	6852      	ldr	r2, [r2, #4]
 8002ca2:	1c59      	adds	r1, r3, #1
 8002ca4:	6281      	str	r1, [r0, #40]	; 0x28
 8002ca6:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002caa:	e7f7      	b.n	8002c9c <UART_Receive_IT+0x68>
    return HAL_BUSY;
 8002cac:	2002      	movs	r0, #2
 8002cae:	bd10      	pop	{r4, pc}

08002cb0 <HAL_UART_ErrorCallback>:
 8002cb0:	4770      	bx	lr
	...

08002cb4 <HAL_UART_IRQHandler>:
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002cb4:	6803      	ldr	r3, [r0, #0]
{
 8002cb6:	b570      	push	{r4, r5, r6, lr}
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002cb8:	681a      	ldr	r2, [r3, #0]
{
 8002cba:	4604      	mov	r4, r0
  if(errorflags == RESET)
 8002cbc:	0716      	lsls	r6, r2, #28
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002cbe:	68d9      	ldr	r1, [r3, #12]
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002cc0:	695d      	ldr	r5, [r3, #20]
  if(errorflags == RESET)
 8002cc2:	d107      	bne.n	8002cd4 <HAL_UART_IRQHandler+0x20>
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002cc4:	0696      	lsls	r6, r2, #26
 8002cc6:	d55a      	bpl.n	8002d7e <HAL_UART_IRQHandler+0xca>
 8002cc8:	068d      	lsls	r5, r1, #26
 8002cca:	d558      	bpl.n	8002d7e <HAL_UART_IRQHandler+0xca>
}
 8002ccc:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      UART_Receive_IT(huart);
 8002cd0:	f7ff bfb0 	b.w	8002c34 <UART_Receive_IT>
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002cd4:	f015 0501 	ands.w	r5, r5, #1
 8002cd8:	d102      	bne.n	8002ce0 <HAL_UART_IRQHandler+0x2c>
 8002cda:	f411 7f90 	tst.w	r1, #288	; 0x120
 8002cde:	d04e      	beq.n	8002d7e <HAL_UART_IRQHandler+0xca>
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002ce0:	07d3      	lsls	r3, r2, #31
 8002ce2:	d505      	bpl.n	8002cf0 <HAL_UART_IRQHandler+0x3c>
 8002ce4:	05ce      	lsls	r6, r1, #23
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002ce6:	bf42      	ittt	mi
 8002ce8:	6be3      	ldrmi	r3, [r4, #60]	; 0x3c
 8002cea:	f043 0301 	orrmi.w	r3, r3, #1
 8002cee:	63e3      	strmi	r3, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002cf0:	0750      	lsls	r0, r2, #29
 8002cf2:	d504      	bpl.n	8002cfe <HAL_UART_IRQHandler+0x4a>
 8002cf4:	b11d      	cbz	r5, 8002cfe <HAL_UART_IRQHandler+0x4a>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002cf6:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002cf8:	f043 0302 	orr.w	r3, r3, #2
 8002cfc:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002cfe:	0793      	lsls	r3, r2, #30
 8002d00:	d504      	bpl.n	8002d0c <HAL_UART_IRQHandler+0x58>
 8002d02:	b11d      	cbz	r5, 8002d0c <HAL_UART_IRQHandler+0x58>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002d04:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002d06:	f043 0304 	orr.w	r3, r3, #4
 8002d0a:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002d0c:	0716      	lsls	r6, r2, #28
 8002d0e:	d504      	bpl.n	8002d1a <HAL_UART_IRQHandler+0x66>
 8002d10:	b11d      	cbz	r5, 8002d1a <HAL_UART_IRQHandler+0x66>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002d12:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002d14:	f043 0308 	orr.w	r3, r3, #8
 8002d18:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002d1a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d066      	beq.n	8002dee <HAL_UART_IRQHandler+0x13a>
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002d20:	0695      	lsls	r5, r2, #26
 8002d22:	d504      	bpl.n	8002d2e <HAL_UART_IRQHandler+0x7a>
 8002d24:	0688      	lsls	r0, r1, #26
 8002d26:	d502      	bpl.n	8002d2e <HAL_UART_IRQHandler+0x7a>
        UART_Receive_IT(huart);
 8002d28:	4620      	mov	r0, r4
 8002d2a:	f7ff ff83 	bl	8002c34 <UART_Receive_IT>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002d2e:	6823      	ldr	r3, [r4, #0]
        UART_EndRxTransfer(huart);
 8002d30:	4620      	mov	r0, r4
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002d32:	695d      	ldr	r5, [r3, #20]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002d34:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 8002d36:	0711      	lsls	r1, r2, #28
 8002d38:	d402      	bmi.n	8002d40 <HAL_UART_IRQHandler+0x8c>
 8002d3a:	f015 0540 	ands.w	r5, r5, #64	; 0x40
 8002d3e:	d01a      	beq.n	8002d76 <HAL_UART_IRQHandler+0xc2>
        UART_EndRxTransfer(huart);
 8002d40:	f7ff fdf2 	bl	8002928 <UART_EndRxTransfer>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002d44:	6823      	ldr	r3, [r4, #0]
 8002d46:	695a      	ldr	r2, [r3, #20]
 8002d48:	0652      	lsls	r2, r2, #25
 8002d4a:	d510      	bpl.n	8002d6e <HAL_UART_IRQHandler+0xba>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002d4c:	695a      	ldr	r2, [r3, #20]
          if(huart->hdmarx != NULL)
 8002d4e:	6b60      	ldr	r0, [r4, #52]	; 0x34
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002d50:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002d54:	615a      	str	r2, [r3, #20]
          if(huart->hdmarx != NULL)
 8002d56:	b150      	cbz	r0, 8002d6e <HAL_UART_IRQHandler+0xba>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002d58:	4b25      	ldr	r3, [pc, #148]	; (8002df0 <HAL_UART_IRQHandler+0x13c>)
 8002d5a:	6343      	str	r3, [r0, #52]	; 0x34
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002d5c:	f7fe fb70 	bl	8001440 <HAL_DMA_Abort_IT>
 8002d60:	2800      	cmp	r0, #0
 8002d62:	d044      	beq.n	8002dee <HAL_UART_IRQHandler+0x13a>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002d64:	6b60      	ldr	r0, [r4, #52]	; 0x34
}
 8002d66:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002d6a:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8002d6c:	4718      	bx	r3
            HAL_UART_ErrorCallback(huart);
 8002d6e:	4620      	mov	r0, r4
 8002d70:	f7ff ff9e 	bl	8002cb0 <HAL_UART_ErrorCallback>
 8002d74:	bd70      	pop	{r4, r5, r6, pc}
        HAL_UART_ErrorCallback(huart);
 8002d76:	f7ff ff9b 	bl	8002cb0 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002d7a:	63e5      	str	r5, [r4, #60]	; 0x3c
 8002d7c:	bd70      	pop	{r4, r5, r6, pc}
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002d7e:	0616      	lsls	r6, r2, #24
 8002d80:	d527      	bpl.n	8002dd2 <HAL_UART_IRQHandler+0x11e>
 8002d82:	060d      	lsls	r5, r1, #24
 8002d84:	d525      	bpl.n	8002dd2 <HAL_UART_IRQHandler+0x11e>
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 8002d86:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
 8002d8a:	2a21      	cmp	r2, #33	; 0x21
 8002d8c:	d12f      	bne.n	8002dee <HAL_UART_IRQHandler+0x13a>
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002d8e:	68a2      	ldr	r2, [r4, #8]
 8002d90:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 8002d94:	6a22      	ldr	r2, [r4, #32]
 8002d96:	d117      	bne.n	8002dc8 <HAL_UART_IRQHandler+0x114>
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002d98:	8811      	ldrh	r1, [r2, #0]
 8002d9a:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8002d9e:	6059      	str	r1, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8002da0:	6921      	ldr	r1, [r4, #16]
 8002da2:	b979      	cbnz	r1, 8002dc4 <HAL_UART_IRQHandler+0x110>
        huart->pTxBuffPtr += 2U;
 8002da4:	3202      	adds	r2, #2
        huart->pTxBuffPtr += 1U;
 8002da6:	6222      	str	r2, [r4, #32]
    if(--huart->TxXferCount == 0U)
 8002da8:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
 8002daa:	3a01      	subs	r2, #1
 8002dac:	b292      	uxth	r2, r2
 8002dae:	84e2      	strh	r2, [r4, #38]	; 0x26
 8002db0:	b9ea      	cbnz	r2, 8002dee <HAL_UART_IRQHandler+0x13a>
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002db2:	68da      	ldr	r2, [r3, #12]
 8002db4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002db8:	60da      	str	r2, [r3, #12]
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8002dba:	68da      	ldr	r2, [r3, #12]
 8002dbc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002dc0:	60da      	str	r2, [r3, #12]
 8002dc2:	bd70      	pop	{r4, r5, r6, pc}
        huart->pTxBuffPtr += 1U;
 8002dc4:	3201      	adds	r2, #1
 8002dc6:	e7ee      	b.n	8002da6 <HAL_UART_IRQHandler+0xf2>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002dc8:	1c51      	adds	r1, r2, #1
 8002dca:	6221      	str	r1, [r4, #32]
 8002dcc:	7812      	ldrb	r2, [r2, #0]
 8002dce:	605a      	str	r2, [r3, #4]
 8002dd0:	e7ea      	b.n	8002da8 <HAL_UART_IRQHandler+0xf4>
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002dd2:	0650      	lsls	r0, r2, #25
 8002dd4:	d50b      	bpl.n	8002dee <HAL_UART_IRQHandler+0x13a>
 8002dd6:	064a      	lsls	r2, r1, #25
 8002dd8:	d509      	bpl.n	8002dee <HAL_UART_IRQHandler+0x13a>
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002dda:	68da      	ldr	r2, [r3, #12]
  HAL_UART_TxCpltCallback(huart);
 8002ddc:	4620      	mov	r0, r4
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002dde:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002de2:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 8002de4:	2320      	movs	r3, #32
 8002de6:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 8002dea:	f7ff ff22 	bl	8002c32 <HAL_UART_TxCpltCallback>
 8002dee:	bd70      	pop	{r4, r5, r6, pc}
 8002df0:	08002df5 	.word	0x08002df5

08002df4 <UART_DMAAbortOnError>:
{
 8002df4:	b508      	push	{r3, lr}
  huart->RxXferCount = 0x00U;
 8002df6:	2300      	movs	r3, #0
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002df8:	6a40      	ldr	r0, [r0, #36]	; 0x24
  huart->RxXferCount = 0x00U;
 8002dfa:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8002dfc:	84c3      	strh	r3, [r0, #38]	; 0x26
  HAL_UART_ErrorCallback(huart);
 8002dfe:	f7ff ff57 	bl	8002cb0 <HAL_UART_ErrorCallback>
 8002e02:	bd08      	pop	{r3, pc}

08002e04 <HAL_UART_RxCpltCallback>:
/* USER CODE END PFP */

/* USER CODE BEGIN 0 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
	if(huart->Instance==USART2){
 8002e04:	6803      	ldr	r3, [r0, #0]
 8002e06:	4a08      	ldr	r2, [pc, #32]	; (8002e28 <HAL_UART_RxCpltCallback+0x24>)
 8002e08:	4293      	cmp	r3, r2
 8002e0a:	d104      	bne.n	8002e16 <HAL_UART_RxCpltCallback+0x12>
//		HAL_UART_Transmit(&huart2,(uint8_t *)&Rx_Data2, 1,1000);
		HAL_UART_Receive_IT(&huart2,(uint8_t *)&Rx_Data2, 1);
 8002e0c:	2201      	movs	r2, #1
 8002e0e:	4907      	ldr	r1, [pc, #28]	; (8002e2c <HAL_UART_RxCpltCallback+0x28>)
 8002e10:	4807      	ldr	r0, [pc, #28]	; (8002e30 <HAL_UART_RxCpltCallback+0x2c>)
	}
	else if(huart->Instance==USART3){
//		HAL_UART_Transmit(&huart2,(uint8_t *)&Rx_Data3, 1,1000);
		HAL_UART_Receive_IT(&huart3,(uint8_t *)&Rx_Data3, 1);
 8002e12:	f7ff bee7 	b.w	8002be4 <HAL_UART_Receive_IT>
	else if(huart->Instance==USART3){
 8002e16:	4a07      	ldr	r2, [pc, #28]	; (8002e34 <HAL_UART_RxCpltCallback+0x30>)
 8002e18:	4293      	cmp	r3, r2
 8002e1a:	d103      	bne.n	8002e24 <HAL_UART_RxCpltCallback+0x20>
		HAL_UART_Receive_IT(&huart3,(uint8_t *)&Rx_Data3, 1);
 8002e1c:	2201      	movs	r2, #1
 8002e1e:	4906      	ldr	r1, [pc, #24]	; (8002e38 <HAL_UART_RxCpltCallback+0x34>)
 8002e20:	4806      	ldr	r0, [pc, #24]	; (8002e3c <HAL_UART_RxCpltCallback+0x38>)
 8002e22:	e7f6      	b.n	8002e12 <HAL_UART_RxCpltCallback+0xe>
 8002e24:	4770      	bx	lr
 8002e26:	bf00      	nop
 8002e28:	40004400 	.word	0x40004400
 8002e2c:	20000747 	.word	0x20000747
 8002e30:	2000089c 	.word	0x2000089c
 8002e34:	40004800 	.word	0x40004800
 8002e38:	20000814 	.word	0x20000814
 8002e3c:	20000704 	.word	0x20000704

08002e40 <HAL_TIM_PeriodElapsedCallback>:
	}
}

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002e40:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
	if(htim->Instance==TIM2) {       // 1 sec interrupt
 8002e44:	6803      	ldr	r3, [r0, #0]
{
 8002e46:	b087      	sub	sp, #28
	if(htim->Instance==TIM2) {       // 1 sec interrupt
 8002e48:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002e4c:	d107      	bne.n	8002e5e <HAL_TIM_PeriodElapsedCallback+0x1e>
		HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_12);
 8002e4e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002e52:	485d      	ldr	r0, [pc, #372]	; (8002fc8 <HAL_TIM_PeriodElapsedCallback+0x188>)
		    sprintf(uadc,"!%8.2lf!%8.2lf , %6lu : %7.3f %%\r\n",temp,humi,ADC_Data,ADC_Data*0.02441406);
			HAL_UART_Transmit(&huart2,(uint8_t *)uadc, strlen(uadc),1000);
		}

	}
}
 8002e54:	b007      	add	sp, #28
 8002e56:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
		HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_12);
 8002e5a:	f7fe bcb2 	b.w	80017c2 <HAL_GPIO_TogglePin>
	else if(htim->Instance==TIM3) {  // 0.5 sec interrupt
 8002e5e:	4a5b      	ldr	r2, [pc, #364]	; (8002fcc <HAL_TIM_PeriodElapsedCallback+0x18c>)
 8002e60:	4293      	cmp	r3, r2
 8002e62:	f040 809b 	bne.w	8002f9c <HAL_TIM_PeriodElapsedCallback+0x15c>
		HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8002e66:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002e6a:	4859      	ldr	r0, [pc, #356]	; (8002fd0 <HAL_TIM_PeriodElapsedCallback+0x190>)
 8002e6c:	f7fe fca9 	bl	80017c2 <HAL_GPIO_TogglePin>
		if(count++==5)
 8002e70:	4a58      	ldr	r2, [pc, #352]	; (8002fd4 <HAL_TIM_PeriodElapsedCallback+0x194>)
 8002e72:	7813      	ldrb	r3, [r2, #0]
 8002e74:	b2db      	uxtb	r3, r3
 8002e76:	1c59      	adds	r1, r3, #1
 8002e78:	b2c9      	uxtb	r1, r1
 8002e7a:	2b05      	cmp	r3, #5
 8002e7c:	7011      	strb	r1, [r2, #0]
 8002e7e:	f040 808d 	bne.w	8002f9c <HAL_TIM_PeriodElapsedCallback+0x15c>
			count = 0;
 8002e82:	2300      	movs	r3, #0
			i2cTxData = (uint8_t)0xe3;
 8002e84:	4c54      	ldr	r4, [pc, #336]	; (8002fd8 <HAL_TIM_PeriodElapsedCallback+0x198>)
			count = 0;
 8002e86:	7013      	strb	r3, [r2, #0]
			i2cTxData = (uint8_t)0xe3;
 8002e88:	23e3      	movs	r3, #227	; 0xe3
			while(HAL_I2C_Master_Transmit(&hi2c1,(uint16_t)HTDU21D_ADDRESS,(uint8_t *)&i2cTxData,1,1000)!=HAL_OK);
 8002e8a:	f44f 777a 	mov.w	r7, #1000	; 0x3e8
 8002e8e:	4626      	mov	r6, r4
 8002e90:	4d52      	ldr	r5, [pc, #328]	; (8002fdc <HAL_TIM_PeriodElapsedCallback+0x19c>)
			i2cTxData = (uint8_t)0xe3;
 8002e92:	7023      	strb	r3, [r4, #0]
			while(HAL_I2C_Master_Transmit(&hi2c1,(uint16_t)HTDU21D_ADDRESS,(uint8_t *)&i2cTxData,1,1000)!=HAL_OK);
 8002e94:	9700      	str	r7, [sp, #0]
 8002e96:	2301      	movs	r3, #1
 8002e98:	4632      	mov	r2, r6
 8002e9a:	2180      	movs	r1, #128	; 0x80
 8002e9c:	4628      	mov	r0, r5
 8002e9e:	f7fe fdff 	bl	8001aa0 <HAL_I2C_Master_Transmit>
 8002ea2:	2800      	cmp	r0, #0
 8002ea4:	d1f6      	bne.n	8002e94 <HAL_TIM_PeriodElapsedCallback+0x54>
			delay_ms(50);
 8002ea6:	2032      	movs	r0, #50	; 0x32
 8002ea8:	f000 fbc7 	bl	800363a <delay_ms>
			while(HAL_I2C_Master_Receive (&hi2c1,(uint16_t)HTDU21D_ADDRESS,(uint8_t *)i2cRxData,6,1000)!=HAL_OK);
 8002eac:	f44f 777a 	mov.w	r7, #1000	; 0x3e8
 8002eb0:	4d4b      	ldr	r5, [pc, #300]	; (8002fe0 <HAL_TIM_PeriodElapsedCallback+0x1a0>)
 8002eb2:	4e4a      	ldr	r6, [pc, #296]	; (8002fdc <HAL_TIM_PeriodElapsedCallback+0x19c>)
 8002eb4:	9700      	str	r7, [sp, #0]
 8002eb6:	2306      	movs	r3, #6
 8002eb8:	4a49      	ldr	r2, [pc, #292]	; (8002fe0 <HAL_TIM_PeriodElapsedCallback+0x1a0>)
 8002eba:	2180      	movs	r1, #128	; 0x80
 8002ebc:	4630      	mov	r0, r6
 8002ebe:	f7fe fec5 	bl	8001c4c <HAL_I2C_Master_Receive>
 8002ec2:	2800      	cmp	r0, #0
 8002ec4:	d1f6      	bne.n	8002eb4 <HAL_TIM_PeriodElapsedCallback+0x74>
			double temp = -46.85 + 0.002681 * ((i2cRxData[0]<<8)|i2cRxData[1]);
 8002ec6:	7828      	ldrb	r0, [r5, #0]
 8002ec8:	786b      	ldrb	r3, [r5, #1]
			while(HAL_I2C_Master_Transmit(&hi2c1,(uint16_t)HTDU21D_ADDRESS,(uint8_t *)&i2cTxData,1,1000)!=HAL_OK);
 8002eca:	f44f 797a 	mov.w	r9, #1000	; 0x3e8
			double temp = -46.85 + 0.002681 * ((i2cRxData[0]<<8)|i2cRxData[1]);
 8002ece:	ea43 2000 	orr.w	r0, r3, r0, lsl #8
 8002ed2:	f7fd fa97 	bl	8000404 <__aeabi_i2d>
 8002ed6:	a334      	add	r3, pc, #208	; (adr r3, 8002fa8 <HAL_TIM_PeriodElapsedCallback+0x168>)
 8002ed8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002edc:	f7fd faf8 	bl	80004d0 <__aeabi_dmul>
 8002ee0:	a333      	add	r3, pc, #204	; (adr r3, 8002fb0 <HAL_TIM_PeriodElapsedCallback+0x170>)
 8002ee2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ee6:	f7fd f93f 	bl	8000168 <__aeabi_dsub>
			i2cTxData = (uint8_t)0xe5;
 8002eea:	23e5      	movs	r3, #229	; 0xe5
			double temp = -46.85 + 0.002681 * ((i2cRxData[0]<<8)|i2cRxData[1]);
 8002eec:	4606      	mov	r6, r0
 8002eee:	460f      	mov	r7, r1
			i2cTxData = (uint8_t)0xe5;
 8002ef0:	7023      	strb	r3, [r4, #0]
			while(HAL_I2C_Master_Transmit(&hi2c1,(uint16_t)HTDU21D_ADDRESS,(uint8_t *)&i2cTxData,1,1000)!=HAL_OK);
 8002ef2:	f8df 80e4 	ldr.w	r8, [pc, #228]	; 8002fd8 <HAL_TIM_PeriodElapsedCallback+0x198>
 8002ef6:	4c39      	ldr	r4, [pc, #228]	; (8002fdc <HAL_TIM_PeriodElapsedCallback+0x19c>)
 8002ef8:	f8cd 9000 	str.w	r9, [sp]
 8002efc:	2301      	movs	r3, #1
 8002efe:	4642      	mov	r2, r8
 8002f00:	2180      	movs	r1, #128	; 0x80
 8002f02:	4620      	mov	r0, r4
 8002f04:	f7fe fdcc 	bl	8001aa0 <HAL_I2C_Master_Transmit>
 8002f08:	2800      	cmp	r0, #0
 8002f0a:	d1f5      	bne.n	8002ef8 <HAL_TIM_PeriodElapsedCallback+0xb8>
			delay_ms(16);
 8002f0c:	2010      	movs	r0, #16
 8002f0e:	f000 fb94 	bl	800363a <delay_ms>
			while(HAL_I2C_Master_Receive (&hi2c1,(uint16_t)HTDU21D_ADDRESS,(uint8_t *)i2cRxData,3,1000)!=HAL_OK);
 8002f12:	f44f 797a 	mov.w	r9, #1000	; 0x3e8
 8002f16:	f8df 80c8 	ldr.w	r8, [pc, #200]	; 8002fe0 <HAL_TIM_PeriodElapsedCallback+0x1a0>
 8002f1a:	4c30      	ldr	r4, [pc, #192]	; (8002fdc <HAL_TIM_PeriodElapsedCallback+0x19c>)
 8002f1c:	f8cd 9000 	str.w	r9, [sp]
 8002f20:	2303      	movs	r3, #3
 8002f22:	4642      	mov	r2, r8
 8002f24:	2180      	movs	r1, #128	; 0x80
 8002f26:	4620      	mov	r0, r4
 8002f28:	f7fe fe90 	bl	8001c4c <HAL_I2C_Master_Receive>
 8002f2c:	2800      	cmp	r0, #0
 8002f2e:	d1f5      	bne.n	8002f1c <HAL_TIM_PeriodElapsedCallback+0xdc>
			double humi = -6.0 + 0.001907 * (((i2cRxData[0]<<8)|i2cRxData[1])^0x02);
 8002f30:	7828      	ldrb	r0, [r5, #0]
		    sprintf(uadc,"!%8.2lf!%8.2lf , %6lu : %7.3f %%\r\n",temp,humi,ADC_Data,ADC_Data*0.02441406);
 8002f32:	4b2c      	ldr	r3, [pc, #176]	; (8002fe4 <HAL_TIM_PeriodElapsedCallback+0x1a4>)
			double humi = -6.0 + 0.001907 * (((i2cRxData[0]<<8)|i2cRxData[1])^0x02);
 8002f34:	786c      	ldrb	r4, [r5, #1]
 8002f36:	fa5f f880 	uxtb.w	r8, r0
		    sprintf(uadc,"!%8.2lf!%8.2lf , %6lu : %7.3f %%\r\n",temp,humi,ADC_Data,ADC_Data*0.02441406);
 8002f3a:	681d      	ldr	r5, [r3, #0]
 8002f3c:	6818      	ldr	r0, [r3, #0]
 8002f3e:	f7fd fa51 	bl	80003e4 <__aeabi_ui2d>
 8002f42:	a31d      	add	r3, pc, #116	; (adr r3, 8002fb8 <HAL_TIM_PeriodElapsedCallback+0x178>)
 8002f44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f48:	f7fd fac2 	bl	80004d0 <__aeabi_dmul>
			double humi = -6.0 + 0.001907 * (((i2cRxData[0]<<8)|i2cRxData[1])^0x02);
 8002f4c:	b2e4      	uxtb	r4, r4
		    sprintf(uadc,"!%8.2lf!%8.2lf , %6lu : %7.3f %%\r\n",temp,humi,ADC_Data,ADC_Data*0.02441406);
 8002f4e:	e9cd 0104 	strd	r0, r1, [sp, #16]
			double humi = -6.0 + 0.001907 * (((i2cRxData[0]<<8)|i2cRxData[1])^0x02);
 8002f52:	ea44 2008 	orr.w	r0, r4, r8, lsl #8
 8002f56:	f080 0002 	eor.w	r0, r0, #2
		    sprintf(uadc,"!%8.2lf!%8.2lf , %6lu : %7.3f %%\r\n",temp,humi,ADC_Data,ADC_Data*0.02441406);
 8002f5a:	9502      	str	r5, [sp, #8]
			double humi = -6.0 + 0.001907 * (((i2cRxData[0]<<8)|i2cRxData[1])^0x02);
 8002f5c:	f7fd fa52 	bl	8000404 <__aeabi_i2d>
 8002f60:	a317      	add	r3, pc, #92	; (adr r3, 8002fc0 <HAL_TIM_PeriodElapsedCallback+0x180>)
 8002f62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f66:	f7fd fab3 	bl	80004d0 <__aeabi_dmul>
 8002f6a:	2200      	movs	r2, #0
 8002f6c:	4b1e      	ldr	r3, [pc, #120]	; (8002fe8 <HAL_TIM_PeriodElapsedCallback+0x1a8>)
 8002f6e:	f7fd f8fb 	bl	8000168 <__aeabi_dsub>
		    sprintf(uadc,"!%8.2lf!%8.2lf , %6lu : %7.3f %%\r\n",temp,humi,ADC_Data,ADC_Data*0.02441406);
 8002f72:	4632      	mov	r2, r6
 8002f74:	e9cd 0100 	strd	r0, r1, [sp]
 8002f78:	463b      	mov	r3, r7
 8002f7a:	491c      	ldr	r1, [pc, #112]	; (8002fec <HAL_TIM_PeriodElapsedCallback+0x1ac>)
 8002f7c:	481c      	ldr	r0, [pc, #112]	; (8002ff0 <HAL_TIM_PeriodElapsedCallback+0x1b0>)
 8002f7e:	f000 fbb9 	bl	80036f4 <sprintf>
			HAL_UART_Transmit(&huart2,(uint8_t *)uadc, strlen(uadc),1000);
 8002f82:	481b      	ldr	r0, [pc, #108]	; (8002ff0 <HAL_TIM_PeriodElapsedCallback+0x1b0>)
 8002f84:	f7fd f8e4 	bl	8000150 <strlen>
 8002f88:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002f8c:	b282      	uxth	r2, r0
 8002f8e:	4918      	ldr	r1, [pc, #96]	; (8002ff0 <HAL_TIM_PeriodElapsedCallback+0x1b0>)
 8002f90:	4818      	ldr	r0, [pc, #96]	; (8002ff4 <HAL_TIM_PeriodElapsedCallback+0x1b4>)
}
 8002f92:	b007      	add	sp, #28
 8002f94:	e8bd 43f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, lr}
			HAL_UART_Transmit(&huart2,(uint8_t *)uadc, strlen(uadc),1000);
 8002f98:	f7ff bdc8 	b.w	8002b2c <HAL_UART_Transmit>
}
 8002f9c:	b007      	add	sp, #28
 8002f9e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002fa2:	bf00      	nop
 8002fa4:	f3af 8000 	nop.w
 8002fa8:	ea422899 	.word	0xea422899
 8002fac:	3f65f676 	.word	0x3f65f676
 8002fb0:	cccccccd 	.word	0xcccccccd
 8002fb4:	40476ccc 	.word	0x40476ccc
 8002fb8:	d50ce23c 	.word	0xd50ce23c
 8002fbc:	3f98ffff 	.word	0x3f98ffff
 8002fc0:	a88ace25 	.word	0xa88ace25
 8002fc4:	3f5f3e89 	.word	0x3f5f3e89
 8002fc8:	40010c00 	.word	0x40010c00
 8002fcc:	40000400 	.word	0x40000400
 8002fd0:	40011000 	.word	0x40011000
 8002fd4:	20000690 	.word	0x20000690
 8002fd8:	200007a0 	.word	0x200007a0
 8002fdc:	2000074c 	.word	0x2000074c
 8002fe0:	20000744 	.word	0x20000744
 8002fe4:	200008dc 	.word	0x200008dc
 8002fe8:	40180000 	.word	0x40180000
 8002fec:	08006528 	.word	0x08006528
 8002ff0:	200006d0 	.word	0x200006d0
 8002ff4:	2000089c 	.word	0x2000089c

08002ff8 <SystemClock_Config>:
  RCC_PeriphCLKInitTypeDef PeriphClkInit;

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002ff8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
{
 8002ffc:	b510      	push	{r4, lr}
 8002ffe:	b094      	sub	sp, #80	; 0x50
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8003000:	2201      	movs	r2, #1
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8003002:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8003004:	2100      	movs	r1, #0
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003006:	2402      	movs	r4, #2
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003008:	9312      	str	r3, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800300a:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800300e:	a80a      	add	r0, sp, #40	; 0x28
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8003010:	920a      	str	r2, [sp, #40]	; 0x28
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8003012:	910c      	str	r1, [sp, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003014:	920e      	str	r2, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003016:	9411      	str	r4, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8003018:	9313      	str	r3, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800301a:	f7fe ff99 	bl	8001f50 <HAL_RCC_OscConfig>
 800301e:	b100      	cbz	r0, 8003022 <SystemClock_Config+0x2a>
 8003020:	e7fe      	b.n	8003020 <SystemClock_Config+0x28>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003022:	230f      	movs	r3, #15
 8003024:	9305      	str	r3, [sp, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8003026:	f44f 6380 	mov.w	r3, #1024	; 0x400
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800302a:	9007      	str	r0, [sp, #28]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800302c:	9009      	str	r0, [sp, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800302e:	4621      	mov	r1, r4
 8003030:	a805      	add	r0, sp, #20
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003032:	9406      	str	r4, [sp, #24]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8003034:	9308      	str	r3, [sp, #32]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8003036:	f7ff f955 	bl	80022e4 <HAL_RCC_ClockConfig>
 800303a:	b100      	cbz	r0, 800303e <SystemClock_Config+0x46>
 800303c:	e7fe      	b.n	800303c <SystemClock_Config+0x44>
  {
    _Error_Handler(__FILE__, __LINE__);
  }

  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 800303e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003042:	a801      	add	r0, sp, #4
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8003044:	9401      	str	r4, [sp, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8003046:	9303      	str	r3, [sp, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003048:	f7ff fa16 	bl	8002478 <HAL_RCCEx_PeriphCLKConfig>
 800304c:	4604      	mov	r4, r0
 800304e:	b100      	cbz	r0, 8003052 <SystemClock_Config+0x5a>
 8003050:	e7fe      	b.n	8003050 <SystemClock_Config+0x58>
    _Error_Handler(__FILE__, __LINE__);
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8003052:	f7ff f9eb 	bl	800242c <HAL_RCC_GetHCLKFreq>
 8003056:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800305a:	fbb0 f0f3 	udiv	r0, r0, r3
 800305e:	f7fe f955 	bl	800130c <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8003062:	2004      	movs	r0, #4
 8003064:	f7fe f968 	bl	8001338 <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8003068:	4622      	mov	r2, r4
 800306a:	4621      	mov	r1, r4
 800306c:	f04f 30ff 	mov.w	r0, #4294967295
 8003070:	f7fe f90c 	bl	800128c <HAL_NVIC_SetPriority>
}
 8003074:	b014      	add	sp, #80	; 0x50
 8003076:	bd10      	pop	{r4, pc}

08003078 <main>:
{
 8003078:	b580      	push	{r7, lr}
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800307a:	4c95      	ldr	r4, [pc, #596]	; (80032d0 <main+0x258>)
{
 800307c:	b08c      	sub	sp, #48	; 0x30
  HAL_Init();
 800307e:	f7fd fe9b 	bl	8000db8 <HAL_Init>
  SystemClock_Config();
 8003082:	f7ff ffb9 	bl	8002ff8 <SystemClock_Config>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003086:	69a3      	ldr	r3, [r4, #24]
  __HAL_RCC_GPIOD_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_14, GPIO_PIN_RESET);
 8003088:	2200      	movs	r2, #0
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800308a:	f043 0310 	orr.w	r3, r3, #16
 800308e:	61a3      	str	r3, [r4, #24]
 8003090:	69a3      	ldr	r3, [r4, #24]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_14, GPIO_PIN_RESET);
 8003092:	f44f 41c0 	mov.w	r1, #24576	; 0x6000
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003096:	f003 0310 	and.w	r3, r3, #16
 800309a:	9302      	str	r3, [sp, #8]
 800309c:	9b02      	ldr	r3, [sp, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800309e:	69a3      	ldr	r3, [r4, #24]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_14, GPIO_PIN_RESET);
 80030a0:	488c      	ldr	r0, [pc, #560]	; (80032d4 <main+0x25c>)
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80030a2:	f043 0320 	orr.w	r3, r3, #32
 80030a6:	61a3      	str	r3, [r4, #24]
 80030a8:	69a3      	ldr	r3, [r4, #24]
  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);

  /*Configure GPIO pins : PC13 PC14 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80030aa:	2601      	movs	r6, #1
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80030ac:	f003 0320 	and.w	r3, r3, #32
 80030b0:	9303      	str	r3, [sp, #12]
 80030b2:	9b03      	ldr	r3, [sp, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80030b4:	69a3      	ldr	r3, [r4, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030b6:	2702      	movs	r7, #2
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80030b8:	f043 0304 	orr.w	r3, r3, #4
 80030bc:	61a3      	str	r3, [r4, #24]
 80030be:	69a3      	ldr	r3, [r4, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);

  /*Configure GPIO pin : PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 80030c0:	f44f 5580 	mov.w	r5, #4096	; 0x1000
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80030c4:	f003 0304 	and.w	r3, r3, #4
 80030c8:	9304      	str	r3, [sp, #16]
 80030ca:	9b04      	ldr	r3, [sp, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80030cc:	69a3      	ldr	r3, [r4, #24]
 80030ce:	f043 0308 	orr.w	r3, r3, #8
 80030d2:	61a3      	str	r3, [r4, #24]
 80030d4:	69a3      	ldr	r3, [r4, #24]
 80030d6:	f003 0308 	and.w	r3, r3, #8
 80030da:	9305      	str	r3, [sp, #20]
 80030dc:	9b05      	ldr	r3, [sp, #20]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_14, GPIO_PIN_RESET);
 80030de:	f7fe fb6b 	bl	80017b8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 80030e2:	2200      	movs	r2, #0
 80030e4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80030e8:	487b      	ldr	r0, [pc, #492]	; (80032d8 <main+0x260>)
 80030ea:	f7fe fb65 	bl	80017b8 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 80030ee:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80030f2:	a908      	add	r1, sp, #32
 80030f4:	4877      	ldr	r0, [pc, #476]	; (80032d4 <main+0x25c>)
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 80030f6:	9308      	str	r3, [sp, #32]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80030f8:	9609      	str	r6, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030fa:	970b      	str	r7, [sp, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80030fc:	f7fe fa7c 	bl	80015f8 <HAL_GPIO_Init>
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003100:	a908      	add	r1, sp, #32
 8003102:	4875      	ldr	r0, [pc, #468]	; (80032d8 <main+0x260>)
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 8003104:	9508      	str	r5, [sp, #32]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003106:	9609      	str	r6, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003108:	970b      	str	r7, [sp, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800310a:	f7fe fa75 	bl	80015f8 <HAL_GPIO_Init>
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800310e:	2200      	movs	r2, #0
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003110:	6963      	ldr	r3, [r4, #20]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8003112:	4611      	mov	r1, r2
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003114:	4333      	orrs	r3, r6
 8003116:	6163      	str	r3, [r4, #20]
 8003118:	6963      	ldr	r3, [r4, #20]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800311a:	200b      	movs	r0, #11
  __HAL_RCC_DMA1_CLK_ENABLE();
 800311c:	4033      	ands	r3, r6
 800311e:	9301      	str	r3, [sp, #4]
 8003120:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8003122:	f7fe f8b3 	bl	800128c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8003126:	200b      	movs	r0, #11
 8003128:	f7fe f8e4 	bl	80012f4 <HAL_NVIC_EnableIRQ>
  hadc1.Instance = ADC1;
 800312c:	4c6b      	ldr	r4, [pc, #428]	; (80032dc <main+0x264>)
 800312e:	4b6c      	ldr	r3, [pc, #432]	; (80032e0 <main+0x268>)
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003130:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
  hadc1.Instance = ADC1;
 8003134:	6023      	str	r3, [r4, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8003136:	2300      	movs	r3, #0
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8003138:	4620      	mov	r0, r4
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800313a:	60a3      	str	r3, [r4, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800313c:	60e6      	str	r6, [r4, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800313e:	6163      	str	r3, [r4, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003140:	61e2      	str	r2, [r4, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003142:	6063      	str	r3, [r4, #4]
  hadc1.Init.NbrOfConversion = 1;
 8003144:	6126      	str	r6, [r4, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8003146:	f7fe f80f 	bl	8001168 <HAL_ADC_Init>
 800314a:	b100      	cbz	r0, 800314e <main+0xd6>
 800314c:	e7fe      	b.n	800314c <main+0xd4>
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 800314e:	2307      	movs	r3, #7
  sConfig.Channel = ADC_CHANNEL_0;
 8003150:	9008      	str	r0, [sp, #32]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003152:	a908      	add	r1, sp, #32
 8003154:	4620      	mov	r0, r4
  sConfig.Rank = 1;
 8003156:	9609      	str	r6, [sp, #36]	; 0x24
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 8003158:	930a      	str	r3, [sp, #40]	; 0x28
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800315a:	f7fd fe99 	bl	8000e90 <HAL_ADC_ConfigChannel>
 800315e:	b100      	cbz	r0, 8003162 <main+0xea>
 8003160:	e7fe      	b.n	8003160 <main+0xe8>
  huart2.Init.BaudRate = 115200;
 8003162:	f44f 3ee1 	mov.w	lr, #115200	; 0x1c200
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003166:	240c      	movs	r4, #12
  huart2.Instance = USART2;
 8003168:	4b5e      	ldr	r3, [pc, #376]	; (80032e4 <main+0x26c>)
  huart2.Init.BaudRate = 115200;
 800316a:	4a5f      	ldr	r2, [pc, #380]	; (80032e8 <main+0x270>)
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800316c:	6098      	str	r0, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800316e:	60d8      	str	r0, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8003170:	6118      	str	r0, [r3, #16]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003172:	6198      	str	r0, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8003174:	61d8      	str	r0, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8003176:	4618      	mov	r0, r3
  huart2.Init.BaudRate = 115200;
 8003178:	e883 4004 	stmia.w	r3, {r2, lr}
  huart2.Init.Mode = UART_MODE_TX_RX;
 800317c:	615c      	str	r4, [r3, #20]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800317e:	f7ff fca7 	bl	8002ad0 <HAL_UART_Init>
 8003182:	b100      	cbz	r0, 8003186 <main+0x10e>
 8003184:	e7fe      	b.n	8003184 <main+0x10c>
  huart3.Init.BaudRate = 9600;
 8003186:	f44f 5716 	mov.w	r7, #9600	; 0x2580
  huart3.Instance = USART3;
 800318a:	4b58      	ldr	r3, [pc, #352]	; (80032ec <main+0x274>)
  huart3.Init.BaudRate = 9600;
 800318c:	4a58      	ldr	r2, [pc, #352]	; (80032f0 <main+0x278>)
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800318e:	6098      	str	r0, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8003190:	60d8      	str	r0, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8003192:	6118      	str	r0, [r3, #16]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003194:	6198      	str	r0, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8003196:	61d8      	str	r0, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8003198:	4618      	mov	r0, r3
  huart3.Init.BaudRate = 9600;
 800319a:	e883 0084 	stmia.w	r3, {r2, r7}
  huart3.Init.Mode = UART_MODE_TX_RX;
 800319e:	615c      	str	r4, [r3, #20]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80031a0:	f7ff fc96 	bl	8002ad0 <HAL_UART_Init>
 80031a4:	b100      	cbz	r0, 80031a8 <main+0x130>
 80031a6:	e7fe      	b.n	80031a6 <main+0x12e>
  hi2c1.Instance = I2C1;
 80031a8:	4b52      	ldr	r3, [pc, #328]	; (80032f4 <main+0x27c>)
  hi2c1.Init.ClockSpeed = 400000;
 80031aa:	4a53      	ldr	r2, [pc, #332]	; (80032f8 <main+0x280>)
 80031ac:	4e53      	ldr	r6, [pc, #332]	; (80032fc <main+0x284>)
  hi2c1.Init.OwnAddress1 = 0;
 80031ae:	60d8      	str	r0, [r3, #12]
  hi2c1.Init.ClockSpeed = 400000;
 80031b0:	e883 0044 	stmia.w	r3, {r2, r6}
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_16_9;
 80031b4:	f44f 4280 	mov.w	r2, #16384	; 0x4000
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80031b8:	6158      	str	r0, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80031ba:	6198      	str	r0, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80031bc:	61d8      	str	r0, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80031be:	6218      	str	r0, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80031c0:	4618      	mov	r0, r3
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_16_9;
 80031c2:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80031c4:	611a      	str	r2, [r3, #16]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80031c6:	f7fe fbfd 	bl	80019c4 <HAL_I2C_Init>
 80031ca:	b100      	cbz	r0, 80031ce <main+0x156>
 80031cc:	e7fe      	b.n	80031cc <main+0x154>
  htim2.Init.Prescaler = 7199;
 80031ce:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80031d2:	f641 461f 	movw	r6, #7199	; 0x1c1f
  htim2.Instance = TIM2;
 80031d6:	4c4a      	ldr	r4, [pc, #296]	; (8003300 <main+0x288>)
  htim2.Init.Prescaler = 7199;
 80031d8:	e884 0048 	stmia.w	r4, {r3, r6}
  htim2.Init.Period = 9999;
 80031dc:	f242 730f 	movw	r3, #9999	; 0x270f
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80031e0:	60a0      	str	r0, [r4, #8]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80031e2:	6120      	str	r0, [r4, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80031e4:	61a0      	str	r0, [r4, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80031e6:	4620      	mov	r0, r4
  htim2.Init.Period = 9999;
 80031e8:	60e3      	str	r3, [r4, #12]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80031ea:	f7ff fb5f 	bl	80028ac <HAL_TIM_Base_Init>
 80031ee:	b100      	cbz	r0, 80031f2 <main+0x17a>
 80031f0:	e7fe      	b.n	80031f0 <main+0x178>
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80031f2:	a908      	add	r1, sp, #32
 80031f4:	4620      	mov	r0, r4
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80031f6:	9508      	str	r5, [sp, #32]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80031f8:	f7ff f9c1 	bl	800257e <HAL_TIM_ConfigClockSource>
 80031fc:	b100      	cbz	r0, 8003200 <main+0x188>
 80031fe:	e7fe      	b.n	80031fe <main+0x186>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003200:	9006      	str	r0, [sp, #24]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003202:	9007      	str	r0, [sp, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003204:	a906      	add	r1, sp, #24
 8003206:	4620      	mov	r0, r4
 8003208:	f7ff fb6a 	bl	80028e0 <HAL_TIMEx_MasterConfigSynchronization>
 800320c:	b100      	cbz	r0, 8003210 <main+0x198>
 800320e:	e7fe      	b.n	800320e <main+0x196>
  htim3.Instance = TIM3;
 8003210:	4c3c      	ldr	r4, [pc, #240]	; (8003304 <main+0x28c>)
 8003212:	4b3d      	ldr	r3, [pc, #244]	; (8003308 <main+0x290>)
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003214:	60a0      	str	r0, [r4, #8]
  htim3.Init.Prescaler = 7199;
 8003216:	e884 0048 	stmia.w	r4, {r3, r6}
  htim3.Init.Period = 4999;
 800321a:	f241 3387 	movw	r3, #4999	; 0x1387
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800321e:	6120      	str	r0, [r4, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003220:	61a0      	str	r0, [r4, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8003222:	4620      	mov	r0, r4
  htim3.Init.Period = 4999;
 8003224:	60e3      	str	r3, [r4, #12]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8003226:	f7ff fb41 	bl	80028ac <HAL_TIM_Base_Init>
 800322a:	b100      	cbz	r0, 800322e <main+0x1b6>
 800322c:	e7fe      	b.n	800322c <main+0x1b4>
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800322e:	a908      	add	r1, sp, #32
 8003230:	4620      	mov	r0, r4
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003232:	9508      	str	r5, [sp, #32]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8003234:	f7ff f9a3 	bl	800257e <HAL_TIM_ConfigClockSource>
 8003238:	b100      	cbz	r0, 800323c <main+0x1c4>
 800323a:	e7fe      	b.n	800323a <main+0x1c2>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800323c:	2300      	movs	r3, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800323e:	a906      	add	r1, sp, #24
 8003240:	4830      	ldr	r0, [pc, #192]	; (8003304 <main+0x28c>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003242:	9306      	str	r3, [sp, #24]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003244:	9307      	str	r3, [sp, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8003246:	f7ff fb4b 	bl	80028e0 <HAL_TIMEx_MasterConfigSynchronization>
 800324a:	4604      	mov	r4, r0
 800324c:	b100      	cbz	r0, 8003250 <main+0x1d8>
 800324e:	e7fe      	b.n	800324e <main+0x1d6>
  HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8003250:	4602      	mov	r2, r0
 8003252:	4601      	mov	r1, r0
 8003254:	2027      	movs	r0, #39	; 0x27
 8003256:	f7fe f819 	bl	800128c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART3_IRQn);
 800325a:	2027      	movs	r0, #39	; 0x27
 800325c:	f7fe f84a 	bl	80012f4 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8003260:	4622      	mov	r2, r4
 8003262:	4621      	mov	r1, r4
 8003264:	2026      	movs	r0, #38	; 0x26
 8003266:	f7fe f811 	bl	800128c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(USART2_IRQn);
 800326a:	2026      	movs	r0, #38	; 0x26
 800326c:	f7fe f842 	bl	80012f4 <HAL_NVIC_EnableIRQ>
  HAL_Delay(3000);
 8003270:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8003274:	f7fd fdc0 	bl	8000df8 <HAL_Delay>
  while(HAL_UART_Receive_IT(&huart2, (uint8_t *)Rx_Data2, 1)!=HAL_OK);
 8003278:	4d24      	ldr	r5, [pc, #144]	; (800330c <main+0x294>)
 800327a:	4c1a      	ldr	r4, [pc, #104]	; (80032e4 <main+0x26c>)
 800327c:	2201      	movs	r2, #1
 800327e:	4629      	mov	r1, r5
 8003280:	4620      	mov	r0, r4
 8003282:	f7ff fcaf 	bl	8002be4 <HAL_UART_Receive_IT>
 8003286:	2800      	cmp	r0, #0
 8003288:	d1f8      	bne.n	800327c <main+0x204>
  while(HAL_UART_Receive_IT(&huart3, (uint8_t *)Rx_Data3, 1)!=HAL_OK);
 800328a:	4d21      	ldr	r5, [pc, #132]	; (8003310 <main+0x298>)
 800328c:	4c17      	ldr	r4, [pc, #92]	; (80032ec <main+0x274>)
 800328e:	2201      	movs	r2, #1
 8003290:	4629      	mov	r1, r5
 8003292:	4620      	mov	r0, r4
 8003294:	f7ff fca6 	bl	8002be4 <HAL_UART_Receive_IT>
 8003298:	2800      	cmp	r0, #0
 800329a:	d1f8      	bne.n	800328e <main+0x216>
  HAL_ADC_Start_DMA(&hadc1,(uint32_t *)&ADC_Data,1);
 800329c:	2201      	movs	r2, #1
 800329e:	491d      	ldr	r1, [pc, #116]	; (8003314 <main+0x29c>)
 80032a0:	480e      	ldr	r0, [pc, #56]	; (80032dc <main+0x264>)
 80032a2:	f7fd feb1 	bl	8001008 <HAL_ADC_Start_DMA>
  while(HAL_TIM_Base_Start_IT(&htim2)!=HAL_OK);
 80032a6:	4c16      	ldr	r4, [pc, #88]	; (8003300 <main+0x288>)
 80032a8:	4620      	mov	r0, r4
 80032aa:	f7ff f95d 	bl	8002568 <HAL_TIM_Base_Start_IT>
 80032ae:	2800      	cmp	r0, #0
 80032b0:	d1fa      	bne.n	80032a8 <main+0x230>
  while(HAL_TIM_Base_Start_IT(&htim3)!=HAL_OK);
 80032b2:	4c14      	ldr	r4, [pc, #80]	; (8003304 <main+0x28c>)
 80032b4:	4620      	mov	r0, r4
 80032b6:	f7ff f957 	bl	8002568 <HAL_TIM_Base_Start_IT>
 80032ba:	2800      	cmp	r0, #0
 80032bc:	d1fa      	bne.n	80032b4 <main+0x23c>
  HAL_UART_Transmit(&huart2,(uint8_t *)"Test!!!", 7,1000);
 80032be:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80032c2:	2207      	movs	r2, #7
 80032c4:	4914      	ldr	r1, [pc, #80]	; (8003318 <main+0x2a0>)
 80032c6:	4807      	ldr	r0, [pc, #28]	; (80032e4 <main+0x26c>)
 80032c8:	f7ff fc30 	bl	8002b2c <HAL_UART_Transmit>
 80032cc:	e7fe      	b.n	80032cc <main+0x254>
 80032ce:	bf00      	nop
 80032d0:	40021000 	.word	0x40021000
 80032d4:	40011000 	.word	0x40011000
 80032d8:	40010c00 	.word	0x40010c00
 80032dc:	200007e4 	.word	0x200007e4
 80032e0:	40012400 	.word	0x40012400
 80032e4:	2000089c 	.word	0x2000089c
 80032e8:	40004400 	.word	0x40004400
 80032ec:	20000704 	.word	0x20000704
 80032f0:	40004800 	.word	0x40004800
 80032f4:	2000074c 	.word	0x2000074c
 80032f8:	40005400 	.word	0x40005400
 80032fc:	00061a80 	.word	0x00061a80
 8003300:	2000085c 	.word	0x2000085c
 8003304:	200007a4 	.word	0x200007a4
 8003308:	40000400 	.word	0x40000400
 800330c:	20000747 	.word	0x20000747
 8003310:	20000814 	.word	0x20000814
 8003314:	200008dc 	.word	0x200008dc
 8003318:	0800654b 	.word	0x0800654b

0800331c <_Error_Handler>:
  * @brief  This function is executed in case of error occurrence.
  * @param  None
  * @retval None
  */
void _Error_Handler(char * file, int line)
{
 800331c:	e7fe      	b.n	800331c <_Error_Handler>
	...

08003320 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8003320:	4b21      	ldr	r3, [pc, #132]	; (80033a8 <HAL_MspInit+0x88>)
{
 8003322:	b507      	push	{r0, r1, r2, lr}
  __HAL_RCC_AFIO_CLK_ENABLE();
 8003324:	699a      	ldr	r2, [r3, #24]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003326:	2003      	movs	r0, #3
  __HAL_RCC_AFIO_CLK_ENABLE();
 8003328:	f042 0201 	orr.w	r2, r2, #1
 800332c:	619a      	str	r2, [r3, #24]
 800332e:	699b      	ldr	r3, [r3, #24]
 8003330:	f003 0301 	and.w	r3, r3, #1
 8003334:	9301      	str	r3, [sp, #4]
 8003336:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003338:	f7fd ff96 	bl	8001268 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 800333c:	2200      	movs	r2, #0
 800333e:	f06f 000b 	mvn.w	r0, #11
 8003342:	4611      	mov	r1, r2
 8003344:	f7fd ffa2 	bl	800128c <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8003348:	2200      	movs	r2, #0
 800334a:	f06f 000a 	mvn.w	r0, #10
 800334e:	4611      	mov	r1, r2
 8003350:	f7fd ff9c 	bl	800128c <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 8003354:	2200      	movs	r2, #0
 8003356:	f06f 0009 	mvn.w	r0, #9
 800335a:	4611      	mov	r1, r2
 800335c:	f7fd ff96 	bl	800128c <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 8003360:	2200      	movs	r2, #0
 8003362:	f06f 0004 	mvn.w	r0, #4
 8003366:	4611      	mov	r1, r2
 8003368:	f7fd ff90 	bl	800128c <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 800336c:	2200      	movs	r2, #0
 800336e:	f06f 0003 	mvn.w	r0, #3
 8003372:	4611      	mov	r1, r2
 8003374:	f7fd ff8a 	bl	800128c <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 8003378:	2200      	movs	r2, #0
 800337a:	f06f 0001 	mvn.w	r0, #1
 800337e:	4611      	mov	r1, r2
 8003380:	f7fd ff84 	bl	800128c <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8003384:	2200      	movs	r2, #0
 8003386:	f04f 30ff 	mov.w	r0, #4294967295
 800338a:	4611      	mov	r1, r2
 800338c:	f7fd ff7e 	bl	800128c <HAL_NVIC_SetPriority>

    /**DISABLE: JTAG-DP Disabled and SW-DP Disabled 
    */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8003390:	4b06      	ldr	r3, [pc, #24]	; (80033ac <HAL_MspInit+0x8c>)
 8003392:	685a      	ldr	r2, [r3, #4]
 8003394:	f022 62e0 	bic.w	r2, r2, #117440512	; 0x7000000
 8003398:	605a      	str	r2, [r3, #4]
 800339a:	685a      	ldr	r2, [r3, #4]
 800339c:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 80033a0:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80033a2:	b003      	add	sp, #12
 80033a4:	f85d fb04 	ldr.w	pc, [sp], #4
 80033a8:	40021000 	.word	0x40021000
 80033ac:	40010000 	.word	0x40010000

080033b0 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80033b0:	b530      	push	{r4, r5, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hadc->Instance==ADC1)
 80033b2:	6802      	ldr	r2, [r0, #0]
 80033b4:	4b1a      	ldr	r3, [pc, #104]	; (8003420 <HAL_ADC_MspInit+0x70>)
{
 80033b6:	b087      	sub	sp, #28
  if(hadc->Instance==ADC1)
 80033b8:	429a      	cmp	r2, r3
{
 80033ba:	4605      	mov	r5, r0
  if(hadc->Instance==ADC1)
 80033bc:	d12d      	bne.n	800341a <HAL_ADC_MspInit+0x6a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80033be:	f503 436c 	add.w	r3, r3, #60416	; 0xec00
 80033c2:	699a      	ldr	r2, [r3, #24]
    /**ADC1 GPIO Configuration    
    PA0-WKUP     ------> ADC1_IN0 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80033c4:	4817      	ldr	r0, [pc, #92]	; (8003424 <HAL_ADC_MspInit+0x74>)
    __HAL_RCC_ADC1_CLK_ENABLE();
 80033c6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80033ca:	619a      	str	r2, [r3, #24]
 80033cc:	699b      	ldr	r3, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80033ce:	a902      	add	r1, sp, #8
    __HAL_RCC_ADC1_CLK_ENABLE();
 80033d0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80033d4:	9301      	str	r3, [sp, #4]
 80033d6:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80033d8:	2301      	movs	r3, #1
 80033da:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80033dc:	2303      	movs	r3, #3
 80033de:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80033e0:	f7fe f90a 	bl	80015f8 <HAL_GPIO_Init>
    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80033e4:	2280      	movs	r2, #128	; 0x80
    hdma_adc1.Instance = DMA1_Channel1;
 80033e6:	4c10      	ldr	r4, [pc, #64]	; (8003428 <HAL_ADC_MspInit+0x78>)
 80033e8:	4b10      	ldr	r3, [pc, #64]	; (800342c <HAL_ADC_MspInit+0x7c>)
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80033ea:	60e2      	str	r2, [r4, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80033ec:	f44f 7280 	mov.w	r2, #256	; 0x100
 80033f0:	6122      	str	r2, [r4, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80033f2:	f44f 6280 	mov.w	r2, #1024	; 0x400
    hdma_adc1.Instance = DMA1_Channel1;
 80033f6:	6023      	str	r3, [r4, #0]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80033f8:	6162      	str	r2, [r4, #20]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80033fa:	2300      	movs	r3, #0
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80033fc:	2220      	movs	r2, #32
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80033fe:	4620      	mov	r0, r4
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003400:	6063      	str	r3, [r4, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8003402:	60a3      	str	r3, [r4, #8]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8003404:	61a2      	str	r2, [r4, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8003406:	61e3      	str	r3, [r4, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8003408:	f7fd ffa8 	bl	800135c <HAL_DMA_Init>
 800340c:	b118      	cbz	r0, 8003416 <HAL_ADC_MspInit+0x66>
    {
      _Error_Handler(__FILE__, __LINE__);
 800340e:	2175      	movs	r1, #117	; 0x75
 8003410:	4807      	ldr	r0, [pc, #28]	; (8003430 <HAL_ADC_MspInit+0x80>)
 8003412:	f7ff ff83 	bl	800331c <_Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8003416:	622c      	str	r4, [r5, #32]
 8003418:	6265      	str	r5, [r4, #36]	; 0x24
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800341a:	b007      	add	sp, #28
 800341c:	bd30      	pop	{r4, r5, pc}
 800341e:	bf00      	nop
 8003420:	40012400 	.word	0x40012400
 8003424:	40010800 	.word	0x40010800
 8003428:	20000818 	.word	0x20000818
 800342c:	40020008 	.word	0x40020008
 8003430:	08006553 	.word	0x08006553

08003434 <HAL_I2C_MspInit>:
  }

}

void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003434:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hi2c->Instance==I2C1)
 8003436:	6802      	ldr	r2, [r0, #0]
 8003438:	4b0c      	ldr	r3, [pc, #48]	; (800346c <HAL_I2C_MspInit+0x38>)
 800343a:	429a      	cmp	r2, r3
 800343c:	d113      	bne.n	8003466 <HAL_I2C_MspInit+0x32>
  
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800343e:	23c0      	movs	r3, #192	; 0xc0
 8003440:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003442:	2312      	movs	r3, #18
 8003444:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003446:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003448:	a902      	add	r1, sp, #8
 800344a:	4809      	ldr	r0, [pc, #36]	; (8003470 <HAL_I2C_MspInit+0x3c>)
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800344c:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800344e:	f7fe f8d3 	bl	80015f8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8003452:	4b08      	ldr	r3, [pc, #32]	; (8003474 <HAL_I2C_MspInit+0x40>)
 8003454:	69da      	ldr	r2, [r3, #28]
 8003456:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 800345a:	61da      	str	r2, [r3, #28]
 800345c:	69db      	ldr	r3, [r3, #28]
 800345e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003462:	9301      	str	r3, [sp, #4]
 8003464:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8003466:	b007      	add	sp, #28
 8003468:	f85d fb04 	ldr.w	pc, [sp], #4
 800346c:	40005400 	.word	0x40005400
 8003470:	40010c00 	.word	0x40010c00
 8003474:	40021000 	.word	0x40021000

08003478 <HAL_TIM_Base_MspInit>:
}

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{

  if(htim_base->Instance==TIM2)
 8003478:	6803      	ldr	r3, [r0, #0]
{
 800347a:	b507      	push	{r0, r1, r2, lr}
  if(htim_base->Instance==TIM2)
 800347c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003480:	d115      	bne.n	80034ae <HAL_TIM_Base_MspInit+0x36>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003482:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8003486:	69da      	ldr	r2, [r3, #28]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8003488:	201c      	movs	r0, #28
    __HAL_RCC_TIM2_CLK_ENABLE();
 800348a:	f042 0201 	orr.w	r2, r2, #1
 800348e:	61da      	str	r2, [r3, #28]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8003490:	2200      	movs	r2, #0
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003492:	69db      	ldr	r3, [r3, #28]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8003494:	4611      	mov	r1, r2
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003496:	f003 0301 	and.w	r3, r3, #1
 800349a:	9300      	str	r3, [sp, #0]
 800349c:	9b00      	ldr	r3, [sp, #0]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800349e:	f7fd fef5 	bl	800128c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80034a2:	201c      	movs	r0, #28
  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80034a4:	f7fd ff26 	bl	80012f4 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80034a8:	b003      	add	sp, #12
 80034aa:	f85d fb04 	ldr.w	pc, [sp], #4
  else if(htim_base->Instance==TIM3)
 80034ae:	4a0a      	ldr	r2, [pc, #40]	; (80034d8 <HAL_TIM_Base_MspInit+0x60>)
 80034b0:	4293      	cmp	r3, r2
 80034b2:	d1f9      	bne.n	80034a8 <HAL_TIM_Base_MspInit+0x30>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80034b4:	4b09      	ldr	r3, [pc, #36]	; (80034dc <HAL_TIM_Base_MspInit+0x64>)
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80034b6:	201d      	movs	r0, #29
    __HAL_RCC_TIM3_CLK_ENABLE();
 80034b8:	69da      	ldr	r2, [r3, #28]
 80034ba:	f042 0202 	orr.w	r2, r2, #2
 80034be:	61da      	str	r2, [r3, #28]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80034c0:	2200      	movs	r2, #0
    __HAL_RCC_TIM3_CLK_ENABLE();
 80034c2:	69db      	ldr	r3, [r3, #28]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80034c4:	4611      	mov	r1, r2
    __HAL_RCC_TIM3_CLK_ENABLE();
 80034c6:	f003 0302 	and.w	r3, r3, #2
 80034ca:	9301      	str	r3, [sp, #4]
 80034cc:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80034ce:	f7fd fedd 	bl	800128c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80034d2:	201d      	movs	r0, #29
 80034d4:	e7e6      	b.n	80034a4 <HAL_TIM_Base_MspInit+0x2c>
 80034d6:	bf00      	nop
 80034d8:	40000400 	.word	0x40000400
 80034dc:	40021000 	.word	0x40021000

080034e0 <HAL_UART_MspInit>:
  }

}

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80034e0:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==USART2)
 80034e2:	6803      	ldr	r3, [r0, #0]
 80034e4:	4a21      	ldr	r2, [pc, #132]	; (800356c <HAL_UART_MspInit+0x8c>)
 80034e6:	4293      	cmp	r3, r2
 80034e8:	d11f      	bne.n	800352a <HAL_UART_MspInit+0x4a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80034ea:	4b21      	ldr	r3, [pc, #132]	; (8003570 <HAL_UART_MspInit+0x90>)
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80034ec:	a902      	add	r1, sp, #8
    __HAL_RCC_USART2_CLK_ENABLE();
 80034ee:	69da      	ldr	r2, [r3, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80034f0:	4820      	ldr	r0, [pc, #128]	; (8003574 <HAL_UART_MspInit+0x94>)
    __HAL_RCC_USART2_CLK_ENABLE();
 80034f2:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 80034f6:	61da      	str	r2, [r3, #28]
 80034f8:	69db      	ldr	r3, [r3, #28]
 80034fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80034fe:	9300      	str	r3, [sp, #0]
 8003500:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8003502:	2304      	movs	r3, #4
 8003504:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003506:	2302      	movs	r3, #2
 8003508:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800350a:	2303      	movs	r3, #3
 800350c:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800350e:	f7fe f873 	bl	80015f8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8003512:	2308      	movs	r3, #8
 8003514:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003516:	2300      	movs	r3, #0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003518:	4816      	ldr	r0, [pc, #88]	; (8003574 <HAL_UART_MspInit+0x94>)
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800351a:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800351c:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800351e:	a902      	add	r1, sp, #8
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);

    GPIO_InitStruct.Pin = GPIO_PIN_11;
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003520:	f7fe f86a 	bl	80015f8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8003524:	b007      	add	sp, #28
 8003526:	f85d fb04 	ldr.w	pc, [sp], #4
  else if(huart->Instance==USART3)
 800352a:	4a13      	ldr	r2, [pc, #76]	; (8003578 <HAL_UART_MspInit+0x98>)
 800352c:	4293      	cmp	r3, r2
 800352e:	d1f9      	bne.n	8003524 <HAL_UART_MspInit+0x44>
    __HAL_RCC_USART3_CLK_ENABLE();
 8003530:	4b0f      	ldr	r3, [pc, #60]	; (8003570 <HAL_UART_MspInit+0x90>)
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003532:	a902      	add	r1, sp, #8
    __HAL_RCC_USART3_CLK_ENABLE();
 8003534:	69da      	ldr	r2, [r3, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003536:	4811      	ldr	r0, [pc, #68]	; (800357c <HAL_UART_MspInit+0x9c>)
    __HAL_RCC_USART3_CLK_ENABLE();
 8003538:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 800353c:	61da      	str	r2, [r3, #28]
 800353e:	69db      	ldr	r3, [r3, #28]
 8003540:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003544:	9301      	str	r3, [sp, #4]
 8003546:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8003548:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800354c:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800354e:	2302      	movs	r3, #2
 8003550:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003552:	2303      	movs	r3, #3
 8003554:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003556:	f7fe f84f 	bl	80015f8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 800355a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800355e:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003560:	2300      	movs	r3, #0
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003562:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003564:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003566:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003568:	4804      	ldr	r0, [pc, #16]	; (800357c <HAL_UART_MspInit+0x9c>)
 800356a:	e7d9      	b.n	8003520 <HAL_UART_MspInit+0x40>
 800356c:	40004400 	.word	0x40004400
 8003570:	40021000 	.word	0x40021000
 8003574:	40010800 	.word	0x40010800
 8003578:	40004800 	.word	0x40004800
 800357c:	40010c00 	.word	0x40010c00

08003580 <NMI_Handler>:
 8003580:	4770      	bx	lr

08003582 <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 8003582:	e7fe      	b.n	8003582 <HardFault_Handler>

08003584 <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 8003584:	e7fe      	b.n	8003584 <MemManage_Handler>

08003586 <BusFault_Handler>:

/**
* @brief This function handles Prefetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 8003586:	e7fe      	b.n	8003586 <BusFault_Handler>

08003588 <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 8003588:	e7fe      	b.n	8003588 <UsageFault_Handler>

0800358a <SVC_Handler>:
 800358a:	4770      	bx	lr

0800358c <DebugMon_Handler>:
 800358c:	4770      	bx	lr

0800358e <PendSV_Handler>:

/**
* @brief This function handles Pendable request for system service.
*/
void PendSV_Handler(void)
{
 800358e:	4770      	bx	lr

08003590 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8003590:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003592:	f7fd fc23 	bl	8000ddc <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003596:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_SYSTICK_IRQHandler();
 800359a:	f7fd beda 	b.w	8001352 <HAL_SYSTICK_IRQHandler>
	...

080035a0 <DMA1_Channel1_IRQHandler>:
void DMA1_Channel1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80035a0:	4801      	ldr	r0, [pc, #4]	; (80035a8 <DMA1_Channel1_IRQHandler+0x8>)
 80035a2:	f7fd bf95 	b.w	80014d0 <HAL_DMA_IRQHandler>
 80035a6:	bf00      	nop
 80035a8:	20000818 	.word	0x20000818

080035ac <TIM2_IRQHandler>:
void TIM2_IRQHandler(void)
{
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80035ac:	4801      	ldr	r0, [pc, #4]	; (80035b4 <TIM2_IRQHandler+0x8>)
 80035ae:	f7ff b8a3 	b.w	80026f8 <HAL_TIM_IRQHandler>
 80035b2:	bf00      	nop
 80035b4:	2000085c 	.word	0x2000085c

080035b8 <TIM3_IRQHandler>:
void TIM3_IRQHandler(void)
{
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80035b8:	4801      	ldr	r0, [pc, #4]	; (80035c0 <TIM3_IRQHandler+0x8>)
 80035ba:	f7ff b89d 	b.w	80026f8 <HAL_TIM_IRQHandler>
 80035be:	bf00      	nop
 80035c0:	200007a4 	.word	0x200007a4

080035c4 <USART2_IRQHandler>:
void USART2_IRQHandler(void)
{
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80035c4:	4801      	ldr	r0, [pc, #4]	; (80035cc <USART2_IRQHandler+0x8>)
 80035c6:	f7ff bb75 	b.w	8002cb4 <HAL_UART_IRQHandler>
 80035ca:	bf00      	nop
 80035cc:	2000089c 	.word	0x2000089c

080035d0 <USART3_IRQHandler>:
void USART3_IRQHandler(void)
{
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80035d0:	4801      	ldr	r0, [pc, #4]	; (80035d8 <USART3_IRQHandler+0x8>)
 80035d2:	f7ff bb6f 	b.w	8002cb4 <HAL_UART_IRQHandler>
 80035d6:	bf00      	nop
 80035d8:	20000704 	.word	0x20000704

080035dc <SystemInit>:
  */
void SystemInit (void)
{
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 80035dc:	4b0f      	ldr	r3, [pc, #60]	; (800361c <SystemInit+0x40>)
 80035de:	681a      	ldr	r2, [r3, #0]
 80035e0:	f042 0201 	orr.w	r2, r2, #1
 80035e4:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 80035e6:	6859      	ldr	r1, [r3, #4]
 80035e8:	4a0d      	ldr	r2, [pc, #52]	; (8003620 <SystemInit+0x44>)
 80035ea:	400a      	ands	r2, r1
 80035ec:	605a      	str	r2, [r3, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 80035ee:	681a      	ldr	r2, [r3, #0]
 80035f0:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 80035f4:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80035f8:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80035fa:	681a      	ldr	r2, [r3, #0]
 80035fc:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003600:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8003602:	685a      	ldr	r2, [r3, #4]
 8003604:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 8003608:	605a      	str	r2, [r3, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 800360a:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 800360e:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8003610:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003614:	4b03      	ldr	r3, [pc, #12]	; (8003624 <SystemInit+0x48>)
 8003616:	609a      	str	r2, [r3, #8]
 8003618:	4770      	bx	lr
 800361a:	bf00      	nop
 800361c:	40021000 	.word	0x40021000
 8003620:	f8ff0000 	.word	0xf8ff0000
 8003624:	e000ed00 	.word	0xe000ed00

08003628 <delay_us>:
void delay_us(uint16_t count)
{
	int n;
    // 446re n=44
	// c8t6dptjsms n=7
	for(;count!=0;count--)
 8003628:	b900      	cbnz	r0, 800362c <delay_us+0x4>
	for(n=0;n<7;n++) asm volatile("NOP");
}
 800362a:	4770      	bx	lr
 800362c:	2307      	movs	r3, #7
	for(n=0;n<7;n++) asm volatile("NOP");
 800362e:	bf00      	nop
 8003630:	3b01      	subs	r3, #1
 8003632:	d1fc      	bne.n	800362e <delay_us+0x6>
	for(;count!=0;count--)
 8003634:	3801      	subs	r0, #1
 8003636:	b280      	uxth	r0, r0
 8003638:	e7f6      	b.n	8003628 <delay_us>

0800363a <delay_ms>:

void delay_ms(uint16_t count)
{
 800363a:	4602      	mov	r2, r0
 800363c:	b508      	push	{r3, lr}
	for(;count!=0;count--) delay_us(1000);
 800363e:	b902      	cbnz	r2, 8003642 <delay_ms+0x8>
}
 8003640:	bd08      	pop	{r3, pc}
	for(;count!=0;count--) delay_us(1000);
 8003642:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003646:	f7ff ffef 	bl	8003628 <delay_us>
 800364a:	3a01      	subs	r2, #1
 800364c:	b292      	uxth	r2, r2
 800364e:	e7f6      	b.n	800363e <delay_ms+0x4>

08003650 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8003650:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8003652:	e003      	b.n	800365c <LoopCopyDataInit>

08003654 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8003654:	4b0b      	ldr	r3, [pc, #44]	; (8003684 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8003656:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8003658:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 800365a:	3104      	adds	r1, #4

0800365c <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 800365c:	480a      	ldr	r0, [pc, #40]	; (8003688 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 800365e:	4b0b      	ldr	r3, [pc, #44]	; (800368c <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8003660:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8003662:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8003664:	d3f6      	bcc.n	8003654 <CopyDataInit>
  ldr r2, =_sbss
 8003666:	4a0a      	ldr	r2, [pc, #40]	; (8003690 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8003668:	e002      	b.n	8003670 <LoopFillZerobss>

0800366a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 800366a:	2300      	movs	r3, #0
  str r3, [r2], #4
 800366c:	f842 3b04 	str.w	r3, [r2], #4

08003670 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8003670:	4b08      	ldr	r3, [pc, #32]	; (8003694 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8003672:	429a      	cmp	r2, r3
  bcc FillZerobss
 8003674:	d3f9      	bcc.n	800366a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8003676:	f7ff ffb1 	bl	80035dc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800367a:	f000 f80f 	bl	800369c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800367e:	f7ff fcfb 	bl	8003078 <main>
  bx lr
 8003682:	4770      	bx	lr
  ldr r3, =_sidata
 8003684:	08006800 	.word	0x08006800
  ldr r0, =_sdata
 8003688:	20000000 	.word	0x20000000
  ldr r3, =_edata
 800368c:	20000674 	.word	0x20000674
  ldr r2, =_sbss
 8003690:	20000674 	.word	0x20000674
  ldr r3, = _ebss
 8003694:	200008f0 	.word	0x200008f0

08003698 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003698:	e7fe      	b.n	8003698 <ADC1_2_IRQHandler>
	...

0800369c <__libc_init_array>:
 800369c:	b570      	push	{r4, r5, r6, lr}
 800369e:	2500      	movs	r5, #0
 80036a0:	4e0c      	ldr	r6, [pc, #48]	; (80036d4 <__libc_init_array+0x38>)
 80036a2:	4c0d      	ldr	r4, [pc, #52]	; (80036d8 <__libc_init_array+0x3c>)
 80036a4:	1ba4      	subs	r4, r4, r6
 80036a6:	10a4      	asrs	r4, r4, #2
 80036a8:	42a5      	cmp	r5, r4
 80036aa:	d109      	bne.n	80036c0 <__libc_init_array+0x24>
 80036ac:	f002 ff28 	bl	8006500 <_init>
 80036b0:	2500      	movs	r5, #0
 80036b2:	4e0a      	ldr	r6, [pc, #40]	; (80036dc <__libc_init_array+0x40>)
 80036b4:	4c0a      	ldr	r4, [pc, #40]	; (80036e0 <__libc_init_array+0x44>)
 80036b6:	1ba4      	subs	r4, r4, r6
 80036b8:	10a4      	asrs	r4, r4, #2
 80036ba:	42a5      	cmp	r5, r4
 80036bc:	d105      	bne.n	80036ca <__libc_init_array+0x2e>
 80036be:	bd70      	pop	{r4, r5, r6, pc}
 80036c0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80036c4:	4798      	blx	r3
 80036c6:	3501      	adds	r5, #1
 80036c8:	e7ee      	b.n	80036a8 <__libc_init_array+0xc>
 80036ca:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80036ce:	4798      	blx	r3
 80036d0:	3501      	adds	r5, #1
 80036d2:	e7f2      	b.n	80036ba <__libc_init_array+0x1e>
 80036d4:	080067f8 	.word	0x080067f8
 80036d8:	080067f8 	.word	0x080067f8
 80036dc:	080067f8 	.word	0x080067f8
 80036e0:	080067fc 	.word	0x080067fc

080036e4 <memset>:
 80036e4:	4603      	mov	r3, r0
 80036e6:	4402      	add	r2, r0
 80036e8:	4293      	cmp	r3, r2
 80036ea:	d100      	bne.n	80036ee <memset+0xa>
 80036ec:	4770      	bx	lr
 80036ee:	f803 1b01 	strb.w	r1, [r3], #1
 80036f2:	e7f9      	b.n	80036e8 <memset+0x4>

080036f4 <sprintf>:
 80036f4:	b40e      	push	{r1, r2, r3}
 80036f6:	f44f 7102 	mov.w	r1, #520	; 0x208
 80036fa:	b500      	push	{lr}
 80036fc:	b09c      	sub	sp, #112	; 0x70
 80036fe:	f8ad 1014 	strh.w	r1, [sp, #20]
 8003702:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8003706:	9104      	str	r1, [sp, #16]
 8003708:	9107      	str	r1, [sp, #28]
 800370a:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800370e:	ab1d      	add	r3, sp, #116	; 0x74
 8003710:	9002      	str	r0, [sp, #8]
 8003712:	9006      	str	r0, [sp, #24]
 8003714:	4808      	ldr	r0, [pc, #32]	; (8003738 <sprintf+0x44>)
 8003716:	f853 2b04 	ldr.w	r2, [r3], #4
 800371a:	f8ad 1016 	strh.w	r1, [sp, #22]
 800371e:	6800      	ldr	r0, [r0, #0]
 8003720:	a902      	add	r1, sp, #8
 8003722:	9301      	str	r3, [sp, #4]
 8003724:	f000 f80a 	bl	800373c <_svfprintf_r>
 8003728:	2200      	movs	r2, #0
 800372a:	9b02      	ldr	r3, [sp, #8]
 800372c:	701a      	strb	r2, [r3, #0]
 800372e:	b01c      	add	sp, #112	; 0x70
 8003730:	f85d eb04 	ldr.w	lr, [sp], #4
 8003734:	b003      	add	sp, #12
 8003736:	4770      	bx	lr
 8003738:	20000004 	.word	0x20000004

0800373c <_svfprintf_r>:
 800373c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003740:	b0bf      	sub	sp, #252	; 0xfc
 8003742:	4689      	mov	r9, r1
 8003744:	4615      	mov	r5, r2
 8003746:	461f      	mov	r7, r3
 8003748:	4682      	mov	sl, r0
 800374a:	f001 fe29 	bl	80053a0 <_localeconv_r>
 800374e:	6803      	ldr	r3, [r0, #0]
 8003750:	4618      	mov	r0, r3
 8003752:	9311      	str	r3, [sp, #68]	; 0x44
 8003754:	f7fc fcfc 	bl	8000150 <strlen>
 8003758:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 800375c:	900a      	str	r0, [sp, #40]	; 0x28
 800375e:	061b      	lsls	r3, r3, #24
 8003760:	d518      	bpl.n	8003794 <_svfprintf_r+0x58>
 8003762:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8003766:	b9ab      	cbnz	r3, 8003794 <_svfprintf_r+0x58>
 8003768:	2140      	movs	r1, #64	; 0x40
 800376a:	4650      	mov	r0, sl
 800376c:	f001 fe2e 	bl	80053cc <_malloc_r>
 8003770:	f8c9 0000 	str.w	r0, [r9]
 8003774:	f8c9 0010 	str.w	r0, [r9, #16]
 8003778:	b948      	cbnz	r0, 800378e <_svfprintf_r+0x52>
 800377a:	230c      	movs	r3, #12
 800377c:	f8ca 3000 	str.w	r3, [sl]
 8003780:	f04f 33ff 	mov.w	r3, #4294967295
 8003784:	930b      	str	r3, [sp, #44]	; 0x2c
 8003786:	980b      	ldr	r0, [sp, #44]	; 0x2c
 8003788:	b03f      	add	sp, #252	; 0xfc
 800378a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800378e:	2340      	movs	r3, #64	; 0x40
 8003790:	f8c9 3014 	str.w	r3, [r9, #20]
 8003794:	2300      	movs	r3, #0
 8003796:	ac2e      	add	r4, sp, #184	; 0xb8
 8003798:	9421      	str	r4, [sp, #132]	; 0x84
 800379a:	9323      	str	r3, [sp, #140]	; 0x8c
 800379c:	9322      	str	r3, [sp, #136]	; 0x88
 800379e:	9509      	str	r5, [sp, #36]	; 0x24
 80037a0:	9307      	str	r3, [sp, #28]
 80037a2:	930d      	str	r3, [sp, #52]	; 0x34
 80037a4:	930e      	str	r3, [sp, #56]	; 0x38
 80037a6:	9315      	str	r3, [sp, #84]	; 0x54
 80037a8:	9314      	str	r3, [sp, #80]	; 0x50
 80037aa:	930b      	str	r3, [sp, #44]	; 0x2c
 80037ac:	9312      	str	r3, [sp, #72]	; 0x48
 80037ae:	9313      	str	r3, [sp, #76]	; 0x4c
 80037b0:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80037b2:	462b      	mov	r3, r5
 80037b4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80037b8:	b112      	cbz	r2, 80037c0 <_svfprintf_r+0x84>
 80037ba:	2a25      	cmp	r2, #37	; 0x25
 80037bc:	f040 8083 	bne.w	80038c6 <_svfprintf_r+0x18a>
 80037c0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80037c2:	1aee      	subs	r6, r5, r3
 80037c4:	d00d      	beq.n	80037e2 <_svfprintf_r+0xa6>
 80037c6:	e884 0048 	stmia.w	r4, {r3, r6}
 80037ca:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80037cc:	4433      	add	r3, r6
 80037ce:	9323      	str	r3, [sp, #140]	; 0x8c
 80037d0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80037d2:	3301      	adds	r3, #1
 80037d4:	2b07      	cmp	r3, #7
 80037d6:	9322      	str	r3, [sp, #136]	; 0x88
 80037d8:	dc77      	bgt.n	80038ca <_svfprintf_r+0x18e>
 80037da:	3408      	adds	r4, #8
 80037dc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80037de:	4433      	add	r3, r6
 80037e0:	930b      	str	r3, [sp, #44]	; 0x2c
 80037e2:	782b      	ldrb	r3, [r5, #0]
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	f000 8725 	beq.w	8004634 <_svfprintf_r+0xef8>
 80037ea:	2300      	movs	r3, #0
 80037ec:	1c69      	adds	r1, r5, #1
 80037ee:	461a      	mov	r2, r3
 80037f0:	f04f 3bff 	mov.w	fp, #4294967295
 80037f4:	461d      	mov	r5, r3
 80037f6:	200a      	movs	r0, #10
 80037f8:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 80037fc:	930c      	str	r3, [sp, #48]	; 0x30
 80037fe:	1c4e      	adds	r6, r1, #1
 8003800:	7809      	ldrb	r1, [r1, #0]
 8003802:	9609      	str	r6, [sp, #36]	; 0x24
 8003804:	9106      	str	r1, [sp, #24]
 8003806:	9906      	ldr	r1, [sp, #24]
 8003808:	3920      	subs	r1, #32
 800380a:	2958      	cmp	r1, #88	; 0x58
 800380c:	f200 8414 	bhi.w	8004038 <_svfprintf_r+0x8fc>
 8003810:	e8df f011 	tbh	[pc, r1, lsl #1]
 8003814:	041200a5 	.word	0x041200a5
 8003818:	00aa0412 	.word	0x00aa0412
 800381c:	04120412 	.word	0x04120412
 8003820:	04120412 	.word	0x04120412
 8003824:	04120412 	.word	0x04120412
 8003828:	006500ad 	.word	0x006500ad
 800382c:	00b50412 	.word	0x00b50412
 8003830:	041200b8 	.word	0x041200b8
 8003834:	00d800d5 	.word	0x00d800d5
 8003838:	00d800d8 	.word	0x00d800d8
 800383c:	00d800d8 	.word	0x00d800d8
 8003840:	00d800d8 	.word	0x00d800d8
 8003844:	00d800d8 	.word	0x00d800d8
 8003848:	04120412 	.word	0x04120412
 800384c:	04120412 	.word	0x04120412
 8003850:	04120412 	.word	0x04120412
 8003854:	04120412 	.word	0x04120412
 8003858:	04120412 	.word	0x04120412
 800385c:	0122010c 	.word	0x0122010c
 8003860:	01220412 	.word	0x01220412
 8003864:	04120412 	.word	0x04120412
 8003868:	04120412 	.word	0x04120412
 800386c:	041200eb 	.word	0x041200eb
 8003870:	033c0412 	.word	0x033c0412
 8003874:	04120412 	.word	0x04120412
 8003878:	04120412 	.word	0x04120412
 800387c:	03a40412 	.word	0x03a40412
 8003880:	04120412 	.word	0x04120412
 8003884:	04120085 	.word	0x04120085
 8003888:	04120412 	.word	0x04120412
 800388c:	04120412 	.word	0x04120412
 8003890:	04120412 	.word	0x04120412
 8003894:	04120412 	.word	0x04120412
 8003898:	00fe0412 	.word	0x00fe0412
 800389c:	0122006b 	.word	0x0122006b
 80038a0:	01220122 	.word	0x01220122
 80038a4:	006b00ee 	.word	0x006b00ee
 80038a8:	04120412 	.word	0x04120412
 80038ac:	041200f1 	.word	0x041200f1
 80038b0:	033e031e 	.word	0x033e031e
 80038b4:	00f80372 	.word	0x00f80372
 80038b8:	03830412 	.word	0x03830412
 80038bc:	03a60412 	.word	0x03a60412
 80038c0:	04120412 	.word	0x04120412
 80038c4:	03be      	.short	0x03be
 80038c6:	461d      	mov	r5, r3
 80038c8:	e773      	b.n	80037b2 <_svfprintf_r+0x76>
 80038ca:	aa21      	add	r2, sp, #132	; 0x84
 80038cc:	4649      	mov	r1, r9
 80038ce:	4650      	mov	r0, sl
 80038d0:	f002 fa90 	bl	8005df4 <__ssprint_r>
 80038d4:	2800      	cmp	r0, #0
 80038d6:	f040 868e 	bne.w	80045f6 <_svfprintf_r+0xeba>
 80038da:	ac2e      	add	r4, sp, #184	; 0xb8
 80038dc:	e77e      	b.n	80037dc <_svfprintf_r+0xa0>
 80038de:	2301      	movs	r3, #1
 80038e0:	222b      	movs	r2, #43	; 0x2b
 80038e2:	9909      	ldr	r1, [sp, #36]	; 0x24
 80038e4:	e78b      	b.n	80037fe <_svfprintf_r+0xc2>
 80038e6:	460f      	mov	r7, r1
 80038e8:	e7fb      	b.n	80038e2 <_svfprintf_r+0x1a6>
 80038ea:	b10b      	cbz	r3, 80038f0 <_svfprintf_r+0x1b4>
 80038ec:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 80038f0:	06ae      	lsls	r6, r5, #26
 80038f2:	f140 80a1 	bpl.w	8003a38 <_svfprintf_r+0x2fc>
 80038f6:	3707      	adds	r7, #7
 80038f8:	f027 0707 	bic.w	r7, r7, #7
 80038fc:	f107 0308 	add.w	r3, r7, #8
 8003900:	9308      	str	r3, [sp, #32]
 8003902:	e9d7 6700 	ldrd	r6, r7, [r7]
 8003906:	2e00      	cmp	r6, #0
 8003908:	f177 0300 	sbcs.w	r3, r7, #0
 800390c:	da05      	bge.n	800391a <_svfprintf_r+0x1de>
 800390e:	232d      	movs	r3, #45	; 0x2d
 8003910:	4276      	negs	r6, r6
 8003912:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 8003916:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 800391a:	2301      	movs	r3, #1
 800391c:	e2c7      	b.n	8003eae <_svfprintf_r+0x772>
 800391e:	b10b      	cbz	r3, 8003924 <_svfprintf_r+0x1e8>
 8003920:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 8003924:	4ba0      	ldr	r3, [pc, #640]	; (8003ba8 <_svfprintf_r+0x46c>)
 8003926:	9315      	str	r3, [sp, #84]	; 0x54
 8003928:	06ab      	lsls	r3, r5, #26
 800392a:	f140 8336 	bpl.w	8003f9a <_svfprintf_r+0x85e>
 800392e:	3707      	adds	r7, #7
 8003930:	f027 0707 	bic.w	r7, r7, #7
 8003934:	f107 0308 	add.w	r3, r7, #8
 8003938:	9308      	str	r3, [sp, #32]
 800393a:	e9d7 6700 	ldrd	r6, r7, [r7]
 800393e:	07e8      	lsls	r0, r5, #31
 8003940:	d50b      	bpl.n	800395a <_svfprintf_r+0x21e>
 8003942:	ea56 0307 	orrs.w	r3, r6, r7
 8003946:	d008      	beq.n	800395a <_svfprintf_r+0x21e>
 8003948:	2330      	movs	r3, #48	; 0x30
 800394a:	f88d 3068 	strb.w	r3, [sp, #104]	; 0x68
 800394e:	f89d 3018 	ldrb.w	r3, [sp, #24]
 8003952:	f045 0502 	orr.w	r5, r5, #2
 8003956:	f88d 3069 	strb.w	r3, [sp, #105]	; 0x69
 800395a:	2302      	movs	r3, #2
 800395c:	e2a4      	b.n	8003ea8 <_svfprintf_r+0x76c>
 800395e:	2a00      	cmp	r2, #0
 8003960:	d1bf      	bne.n	80038e2 <_svfprintf_r+0x1a6>
 8003962:	2301      	movs	r3, #1
 8003964:	2220      	movs	r2, #32
 8003966:	e7bc      	b.n	80038e2 <_svfprintf_r+0x1a6>
 8003968:	f045 0501 	orr.w	r5, r5, #1
 800396c:	e7b9      	b.n	80038e2 <_svfprintf_r+0x1a6>
 800396e:	683e      	ldr	r6, [r7, #0]
 8003970:	1d39      	adds	r1, r7, #4
 8003972:	2e00      	cmp	r6, #0
 8003974:	960c      	str	r6, [sp, #48]	; 0x30
 8003976:	dab6      	bge.n	80038e6 <_svfprintf_r+0x1aa>
 8003978:	460f      	mov	r7, r1
 800397a:	4276      	negs	r6, r6
 800397c:	960c      	str	r6, [sp, #48]	; 0x30
 800397e:	f045 0504 	orr.w	r5, r5, #4
 8003982:	e7ae      	b.n	80038e2 <_svfprintf_r+0x1a6>
 8003984:	9909      	ldr	r1, [sp, #36]	; 0x24
 8003986:	1c4e      	adds	r6, r1, #1
 8003988:	7809      	ldrb	r1, [r1, #0]
 800398a:	292a      	cmp	r1, #42	; 0x2a
 800398c:	9106      	str	r1, [sp, #24]
 800398e:	d010      	beq.n	80039b2 <_svfprintf_r+0x276>
 8003990:	f04f 0b00 	mov.w	fp, #0
 8003994:	9609      	str	r6, [sp, #36]	; 0x24
 8003996:	9906      	ldr	r1, [sp, #24]
 8003998:	3930      	subs	r1, #48	; 0x30
 800399a:	2909      	cmp	r1, #9
 800399c:	f63f af33 	bhi.w	8003806 <_svfprintf_r+0xca>
 80039a0:	fb00 1b0b 	mla	fp, r0, fp, r1
 80039a4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80039a6:	460e      	mov	r6, r1
 80039a8:	f816 1b01 	ldrb.w	r1, [r6], #1
 80039ac:	9106      	str	r1, [sp, #24]
 80039ae:	9609      	str	r6, [sp, #36]	; 0x24
 80039b0:	e7f1      	b.n	8003996 <_svfprintf_r+0x25a>
 80039b2:	6839      	ldr	r1, [r7, #0]
 80039b4:	9609      	str	r6, [sp, #36]	; 0x24
 80039b6:	ea41 7be1 	orr.w	fp, r1, r1, asr #31
 80039ba:	3704      	adds	r7, #4
 80039bc:	e791      	b.n	80038e2 <_svfprintf_r+0x1a6>
 80039be:	f045 0580 	orr.w	r5, r5, #128	; 0x80
 80039c2:	e78e      	b.n	80038e2 <_svfprintf_r+0x1a6>
 80039c4:	2100      	movs	r1, #0
 80039c6:	910c      	str	r1, [sp, #48]	; 0x30
 80039c8:	9906      	ldr	r1, [sp, #24]
 80039ca:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 80039cc:	3930      	subs	r1, #48	; 0x30
 80039ce:	fb00 1106 	mla	r1, r0, r6, r1
 80039d2:	910c      	str	r1, [sp, #48]	; 0x30
 80039d4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80039d6:	460e      	mov	r6, r1
 80039d8:	f816 1b01 	ldrb.w	r1, [r6], #1
 80039dc:	9106      	str	r1, [sp, #24]
 80039de:	9906      	ldr	r1, [sp, #24]
 80039e0:	9609      	str	r6, [sp, #36]	; 0x24
 80039e2:	3930      	subs	r1, #48	; 0x30
 80039e4:	2909      	cmp	r1, #9
 80039e6:	d9ef      	bls.n	80039c8 <_svfprintf_r+0x28c>
 80039e8:	e70d      	b.n	8003806 <_svfprintf_r+0xca>
 80039ea:	f045 0508 	orr.w	r5, r5, #8
 80039ee:	e778      	b.n	80038e2 <_svfprintf_r+0x1a6>
 80039f0:	f045 0540 	orr.w	r5, r5, #64	; 0x40
 80039f4:	e775      	b.n	80038e2 <_svfprintf_r+0x1a6>
 80039f6:	9909      	ldr	r1, [sp, #36]	; 0x24
 80039f8:	7809      	ldrb	r1, [r1, #0]
 80039fa:	296c      	cmp	r1, #108	; 0x6c
 80039fc:	d105      	bne.n	8003a0a <_svfprintf_r+0x2ce>
 80039fe:	9909      	ldr	r1, [sp, #36]	; 0x24
 8003a00:	3101      	adds	r1, #1
 8003a02:	9109      	str	r1, [sp, #36]	; 0x24
 8003a04:	f045 0520 	orr.w	r5, r5, #32
 8003a08:	e76b      	b.n	80038e2 <_svfprintf_r+0x1a6>
 8003a0a:	f045 0510 	orr.w	r5, r5, #16
 8003a0e:	e768      	b.n	80038e2 <_svfprintf_r+0x1a6>
 8003a10:	2600      	movs	r6, #0
 8003a12:	1d3b      	adds	r3, r7, #4
 8003a14:	9308      	str	r3, [sp, #32]
 8003a16:	683b      	ldr	r3, [r7, #0]
 8003a18:	f88d 6067 	strb.w	r6, [sp, #103]	; 0x67
 8003a1c:	f88d 3090 	strb.w	r3, [sp, #144]	; 0x90
 8003a20:	f04f 0b01 	mov.w	fp, #1
 8003a24:	4637      	mov	r7, r6
 8003a26:	f10d 0890 	add.w	r8, sp, #144	; 0x90
 8003a2a:	e11c      	b.n	8003c66 <_svfprintf_r+0x52a>
 8003a2c:	b10b      	cbz	r3, 8003a32 <_svfprintf_r+0x2f6>
 8003a2e:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 8003a32:	f045 0510 	orr.w	r5, r5, #16
 8003a36:	e75b      	b.n	80038f0 <_svfprintf_r+0x1b4>
 8003a38:	f015 0f10 	tst.w	r5, #16
 8003a3c:	f107 0304 	add.w	r3, r7, #4
 8003a40:	d003      	beq.n	8003a4a <_svfprintf_r+0x30e>
 8003a42:	683e      	ldr	r6, [r7, #0]
 8003a44:	9308      	str	r3, [sp, #32]
 8003a46:	17f7      	asrs	r7, r6, #31
 8003a48:	e75d      	b.n	8003906 <_svfprintf_r+0x1ca>
 8003a4a:	683e      	ldr	r6, [r7, #0]
 8003a4c:	f015 0f40 	tst.w	r5, #64	; 0x40
 8003a50:	9308      	str	r3, [sp, #32]
 8003a52:	bf18      	it	ne
 8003a54:	b236      	sxthne	r6, r6
 8003a56:	e7f6      	b.n	8003a46 <_svfprintf_r+0x30a>
 8003a58:	b10b      	cbz	r3, 8003a5e <_svfprintf_r+0x322>
 8003a5a:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 8003a5e:	3707      	adds	r7, #7
 8003a60:	f027 0707 	bic.w	r7, r7, #7
 8003a64:	f107 0308 	add.w	r3, r7, #8
 8003a68:	9308      	str	r3, [sp, #32]
 8003a6a:	683b      	ldr	r3, [r7, #0]
 8003a6c:	f04f 32ff 	mov.w	r2, #4294967295
 8003a70:	930d      	str	r3, [sp, #52]	; 0x34
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8003a76:	930e      	str	r3, [sp, #56]	; 0x38
 8003a78:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003a7a:	4638      	mov	r0, r7
 8003a7c:	f023 4600 	bic.w	r6, r3, #2147483648	; 0x80000000
 8003a80:	4631      	mov	r1, r6
 8003a82:	4b4a      	ldr	r3, [pc, #296]	; (8003bac <_svfprintf_r+0x470>)
 8003a84:	f7fc ffbe 	bl	8000a04 <__aeabi_dcmpun>
 8003a88:	2800      	cmp	r0, #0
 8003a8a:	f040 85dc 	bne.w	8004646 <_svfprintf_r+0xf0a>
 8003a8e:	f04f 32ff 	mov.w	r2, #4294967295
 8003a92:	4b46      	ldr	r3, [pc, #280]	; (8003bac <_svfprintf_r+0x470>)
 8003a94:	4638      	mov	r0, r7
 8003a96:	4631      	mov	r1, r6
 8003a98:	f7fc ff96 	bl	80009c8 <__aeabi_dcmple>
 8003a9c:	2800      	cmp	r0, #0
 8003a9e:	f040 85d2 	bne.w	8004646 <_svfprintf_r+0xf0a>
 8003aa2:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8003aa4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8003aa6:	980d      	ldr	r0, [sp, #52]	; 0x34
 8003aa8:	990e      	ldr	r1, [sp, #56]	; 0x38
 8003aaa:	f7fc ff83 	bl	80009b4 <__aeabi_dcmplt>
 8003aae:	b110      	cbz	r0, 8003ab6 <_svfprintf_r+0x37a>
 8003ab0:	232d      	movs	r3, #45	; 0x2d
 8003ab2:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 8003ab6:	4b3e      	ldr	r3, [pc, #248]	; (8003bb0 <_svfprintf_r+0x474>)
 8003ab8:	4a3e      	ldr	r2, [pc, #248]	; (8003bb4 <_svfprintf_r+0x478>)
 8003aba:	9906      	ldr	r1, [sp, #24]
 8003abc:	f04f 0b03 	mov.w	fp, #3
 8003ac0:	2947      	cmp	r1, #71	; 0x47
 8003ac2:	bfcc      	ite	gt
 8003ac4:	4690      	movgt	r8, r2
 8003ac6:	4698      	movle	r8, r3
 8003ac8:	2600      	movs	r6, #0
 8003aca:	f025 0580 	bic.w	r5, r5, #128	; 0x80
 8003ace:	4637      	mov	r7, r6
 8003ad0:	e0c9      	b.n	8003c66 <_svfprintf_r+0x52a>
 8003ad2:	f1bb 3fff 	cmp.w	fp, #4294967295
 8003ad6:	d026      	beq.n	8003b26 <_svfprintf_r+0x3ea>
 8003ad8:	9b06      	ldr	r3, [sp, #24]
 8003ada:	f023 0320 	bic.w	r3, r3, #32
 8003ade:	2b47      	cmp	r3, #71	; 0x47
 8003ae0:	d104      	bne.n	8003aec <_svfprintf_r+0x3b0>
 8003ae2:	f1bb 0f00 	cmp.w	fp, #0
 8003ae6:	bf08      	it	eq
 8003ae8:	f04f 0b01 	moveq.w	fp, #1
 8003aec:	f445 7380 	orr.w	r3, r5, #256	; 0x100
 8003af0:	9317      	str	r3, [sp, #92]	; 0x5c
 8003af2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8003af4:	1e1f      	subs	r7, r3, #0
 8003af6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8003af8:	bfa8      	it	ge
 8003afa:	9710      	strge	r7, [sp, #64]	; 0x40
 8003afc:	930f      	str	r3, [sp, #60]	; 0x3c
 8003afe:	bfbd      	ittte	lt
 8003b00:	463b      	movlt	r3, r7
 8003b02:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8003b06:	9310      	strlt	r3, [sp, #64]	; 0x40
 8003b08:	2300      	movge	r3, #0
 8003b0a:	bfb8      	it	lt
 8003b0c:	232d      	movlt	r3, #45	; 0x2d
 8003b0e:	9316      	str	r3, [sp, #88]	; 0x58
 8003b10:	9b06      	ldr	r3, [sp, #24]
 8003b12:	f023 0720 	bic.w	r7, r3, #32
 8003b16:	2f46      	cmp	r7, #70	; 0x46
 8003b18:	d008      	beq.n	8003b2c <_svfprintf_r+0x3f0>
 8003b1a:	2f45      	cmp	r7, #69	; 0x45
 8003b1c:	d142      	bne.n	8003ba4 <_svfprintf_r+0x468>
 8003b1e:	f10b 0601 	add.w	r6, fp, #1
 8003b22:	2302      	movs	r3, #2
 8003b24:	e004      	b.n	8003b30 <_svfprintf_r+0x3f4>
 8003b26:	f04f 0b06 	mov.w	fp, #6
 8003b2a:	e7df      	b.n	8003aec <_svfprintf_r+0x3b0>
 8003b2c:	465e      	mov	r6, fp
 8003b2e:	2303      	movs	r3, #3
 8003b30:	aa1f      	add	r2, sp, #124	; 0x7c
 8003b32:	9204      	str	r2, [sp, #16]
 8003b34:	aa1c      	add	r2, sp, #112	; 0x70
 8003b36:	9203      	str	r2, [sp, #12]
 8003b38:	aa1b      	add	r2, sp, #108	; 0x6c
 8003b3a:	9202      	str	r2, [sp, #8]
 8003b3c:	e88d 0048 	stmia.w	sp, {r3, r6}
 8003b40:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8003b42:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8003b44:	4650      	mov	r0, sl
 8003b46:	f000 fe57 	bl	80047f8 <_dtoa_r>
 8003b4a:	2f47      	cmp	r7, #71	; 0x47
 8003b4c:	4680      	mov	r8, r0
 8003b4e:	d102      	bne.n	8003b56 <_svfprintf_r+0x41a>
 8003b50:	07e8      	lsls	r0, r5, #31
 8003b52:	f140 8585 	bpl.w	8004660 <_svfprintf_r+0xf24>
 8003b56:	eb08 0306 	add.w	r3, r8, r6
 8003b5a:	2f46      	cmp	r7, #70	; 0x46
 8003b5c:	9307      	str	r3, [sp, #28]
 8003b5e:	d111      	bne.n	8003b84 <_svfprintf_r+0x448>
 8003b60:	f898 3000 	ldrb.w	r3, [r8]
 8003b64:	2b30      	cmp	r3, #48	; 0x30
 8003b66:	d109      	bne.n	8003b7c <_svfprintf_r+0x440>
 8003b68:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8003b6a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8003b6c:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8003b6e:	9910      	ldr	r1, [sp, #64]	; 0x40
 8003b70:	f7fc ff16 	bl	80009a0 <__aeabi_dcmpeq>
 8003b74:	b910      	cbnz	r0, 8003b7c <_svfprintf_r+0x440>
 8003b76:	f1c6 0601 	rsb	r6, r6, #1
 8003b7a:	961b      	str	r6, [sp, #108]	; 0x6c
 8003b7c:	9a07      	ldr	r2, [sp, #28]
 8003b7e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8003b80:	441a      	add	r2, r3
 8003b82:	9207      	str	r2, [sp, #28]
 8003b84:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8003b86:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8003b88:	980f      	ldr	r0, [sp, #60]	; 0x3c
 8003b8a:	9910      	ldr	r1, [sp, #64]	; 0x40
 8003b8c:	f7fc ff08 	bl	80009a0 <__aeabi_dcmpeq>
 8003b90:	b990      	cbnz	r0, 8003bb8 <_svfprintf_r+0x47c>
 8003b92:	2230      	movs	r2, #48	; 0x30
 8003b94:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8003b96:	9907      	ldr	r1, [sp, #28]
 8003b98:	4299      	cmp	r1, r3
 8003b9a:	d90f      	bls.n	8003bbc <_svfprintf_r+0x480>
 8003b9c:	1c59      	adds	r1, r3, #1
 8003b9e:	911f      	str	r1, [sp, #124]	; 0x7c
 8003ba0:	701a      	strb	r2, [r3, #0]
 8003ba2:	e7f7      	b.n	8003b94 <_svfprintf_r+0x458>
 8003ba4:	465e      	mov	r6, fp
 8003ba6:	e7bc      	b.n	8003b22 <_svfprintf_r+0x3e6>
 8003ba8:	08006596 	.word	0x08006596
 8003bac:	7fefffff 	.word	0x7fefffff
 8003bb0:	08006586 	.word	0x08006586
 8003bb4:	0800658a 	.word	0x0800658a
 8003bb8:	9b07      	ldr	r3, [sp, #28]
 8003bba:	931f      	str	r3, [sp, #124]	; 0x7c
 8003bbc:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8003bbe:	2f47      	cmp	r7, #71	; 0x47
 8003bc0:	eba3 0308 	sub.w	r3, r3, r8
 8003bc4:	9307      	str	r3, [sp, #28]
 8003bc6:	f040 8100 	bne.w	8003dca <_svfprintf_r+0x68e>
 8003bca:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8003bcc:	1cd9      	adds	r1, r3, #3
 8003bce:	db02      	blt.n	8003bd6 <_svfprintf_r+0x49a>
 8003bd0:	459b      	cmp	fp, r3
 8003bd2:	f280 8126 	bge.w	8003e22 <_svfprintf_r+0x6e6>
 8003bd6:	9b06      	ldr	r3, [sp, #24]
 8003bd8:	3b02      	subs	r3, #2
 8003bda:	9306      	str	r3, [sp, #24]
 8003bdc:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8003bde:	f89d 1018 	ldrb.w	r1, [sp, #24]
 8003be2:	1e53      	subs	r3, r2, #1
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	bfa8      	it	ge
 8003be8:	222b      	movge	r2, #43	; 0x2b
 8003bea:	931b      	str	r3, [sp, #108]	; 0x6c
 8003bec:	bfbc      	itt	lt
 8003bee:	f1c2 0301 	rsblt	r3, r2, #1
 8003bf2:	222d      	movlt	r2, #45	; 0x2d
 8003bf4:	2b09      	cmp	r3, #9
 8003bf6:	f88d 1074 	strb.w	r1, [sp, #116]	; 0x74
 8003bfa:	f88d 2075 	strb.w	r2, [sp, #117]	; 0x75
 8003bfe:	f340 8100 	ble.w	8003e02 <_svfprintf_r+0x6c6>
 8003c02:	260a      	movs	r6, #10
 8003c04:	f10d 0283 	add.w	r2, sp, #131	; 0x83
 8003c08:	fb93 f0f6 	sdiv	r0, r3, r6
 8003c0c:	fb06 3310 	mls	r3, r6, r0, r3
 8003c10:	2809      	cmp	r0, #9
 8003c12:	f103 0330 	add.w	r3, r3, #48	; 0x30
 8003c16:	f802 3c01 	strb.w	r3, [r2, #-1]
 8003c1a:	f102 31ff 	add.w	r1, r2, #4294967295
 8003c1e:	4603      	mov	r3, r0
 8003c20:	f300 80e8 	bgt.w	8003df4 <_svfprintf_r+0x6b8>
 8003c24:	3330      	adds	r3, #48	; 0x30
 8003c26:	f801 3c01 	strb.w	r3, [r1, #-1]
 8003c2a:	3a02      	subs	r2, #2
 8003c2c:	f10d 0376 	add.w	r3, sp, #118	; 0x76
 8003c30:	f10d 0083 	add.w	r0, sp, #131	; 0x83
 8003c34:	4282      	cmp	r2, r0
 8003c36:	4619      	mov	r1, r3
 8003c38:	f0c0 80de 	bcc.w	8003df8 <_svfprintf_r+0x6bc>
 8003c3c:	9a07      	ldr	r2, [sp, #28]
 8003c3e:	ab1d      	add	r3, sp, #116	; 0x74
 8003c40:	1acb      	subs	r3, r1, r3
 8003c42:	2a01      	cmp	r2, #1
 8003c44:	9314      	str	r3, [sp, #80]	; 0x50
 8003c46:	eb03 0b02 	add.w	fp, r3, r2
 8003c4a:	dc02      	bgt.n	8003c52 <_svfprintf_r+0x516>
 8003c4c:	f015 0701 	ands.w	r7, r5, #1
 8003c50:	d002      	beq.n	8003c58 <_svfprintf_r+0x51c>
 8003c52:	2700      	movs	r7, #0
 8003c54:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003c56:	449b      	add	fp, r3
 8003c58:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8003c5a:	b113      	cbz	r3, 8003c62 <_svfprintf_r+0x526>
 8003c5c:	232d      	movs	r3, #45	; 0x2d
 8003c5e:	f88d 3067 	strb.w	r3, [sp, #103]	; 0x67
 8003c62:	2600      	movs	r6, #0
 8003c64:	9d17      	ldr	r5, [sp, #92]	; 0x5c
 8003c66:	455e      	cmp	r6, fp
 8003c68:	4633      	mov	r3, r6
 8003c6a:	bfb8      	it	lt
 8003c6c:	465b      	movlt	r3, fp
 8003c6e:	930f      	str	r3, [sp, #60]	; 0x3c
 8003c70:	f89d 3067 	ldrb.w	r3, [sp, #103]	; 0x67
 8003c74:	b113      	cbz	r3, 8003c7c <_svfprintf_r+0x540>
 8003c76:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8003c78:	3301      	adds	r3, #1
 8003c7a:	930f      	str	r3, [sp, #60]	; 0x3c
 8003c7c:	f015 0302 	ands.w	r3, r5, #2
 8003c80:	9316      	str	r3, [sp, #88]	; 0x58
 8003c82:	bf1e      	ittt	ne
 8003c84:	9b0f      	ldrne	r3, [sp, #60]	; 0x3c
 8003c86:	3302      	addne	r3, #2
 8003c88:	930f      	strne	r3, [sp, #60]	; 0x3c
 8003c8a:	f015 0384 	ands.w	r3, r5, #132	; 0x84
 8003c8e:	9317      	str	r3, [sp, #92]	; 0x5c
 8003c90:	d118      	bne.n	8003cc4 <_svfprintf_r+0x588>
 8003c92:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8003c94:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8003c96:	1a9b      	subs	r3, r3, r2
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	9310      	str	r3, [sp, #64]	; 0x40
 8003c9c:	dd12      	ble.n	8003cc4 <_svfprintf_r+0x588>
 8003c9e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8003ca0:	2b10      	cmp	r3, #16
 8003ca2:	4bab      	ldr	r3, [pc, #684]	; (8003f50 <_svfprintf_r+0x814>)
 8003ca4:	6023      	str	r3, [r4, #0]
 8003ca6:	f300 81d9 	bgt.w	800405c <_svfprintf_r+0x920>
 8003caa:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8003cac:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8003cae:	6063      	str	r3, [r4, #4]
 8003cb0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8003cb2:	4413      	add	r3, r2
 8003cb4:	9323      	str	r3, [sp, #140]	; 0x8c
 8003cb6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8003cb8:	3301      	adds	r3, #1
 8003cba:	2b07      	cmp	r3, #7
 8003cbc:	9322      	str	r3, [sp, #136]	; 0x88
 8003cbe:	f300 81e6 	bgt.w	800408e <_svfprintf_r+0x952>
 8003cc2:	3408      	adds	r4, #8
 8003cc4:	f89d 3067 	ldrb.w	r3, [sp, #103]	; 0x67
 8003cc8:	b173      	cbz	r3, 8003ce8 <_svfprintf_r+0x5ac>
 8003cca:	f10d 0367 	add.w	r3, sp, #103	; 0x67
 8003cce:	6023      	str	r3, [r4, #0]
 8003cd0:	2301      	movs	r3, #1
 8003cd2:	6063      	str	r3, [r4, #4]
 8003cd4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8003cd6:	3301      	adds	r3, #1
 8003cd8:	9323      	str	r3, [sp, #140]	; 0x8c
 8003cda:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8003cdc:	3301      	adds	r3, #1
 8003cde:	2b07      	cmp	r3, #7
 8003ce0:	9322      	str	r3, [sp, #136]	; 0x88
 8003ce2:	f300 81de 	bgt.w	80040a2 <_svfprintf_r+0x966>
 8003ce6:	3408      	adds	r4, #8
 8003ce8:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8003cea:	b16b      	cbz	r3, 8003d08 <_svfprintf_r+0x5cc>
 8003cec:	ab1a      	add	r3, sp, #104	; 0x68
 8003cee:	6023      	str	r3, [r4, #0]
 8003cf0:	2302      	movs	r3, #2
 8003cf2:	6063      	str	r3, [r4, #4]
 8003cf4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8003cf6:	3302      	adds	r3, #2
 8003cf8:	9323      	str	r3, [sp, #140]	; 0x8c
 8003cfa:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8003cfc:	3301      	adds	r3, #1
 8003cfe:	2b07      	cmp	r3, #7
 8003d00:	9322      	str	r3, [sp, #136]	; 0x88
 8003d02:	f300 81d8 	bgt.w	80040b6 <_svfprintf_r+0x97a>
 8003d06:	3408      	adds	r4, #8
 8003d08:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8003d0a:	2b80      	cmp	r3, #128	; 0x80
 8003d0c:	d118      	bne.n	8003d40 <_svfprintf_r+0x604>
 8003d0e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8003d10:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8003d12:	1a9b      	subs	r3, r3, r2
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	9310      	str	r3, [sp, #64]	; 0x40
 8003d18:	dd12      	ble.n	8003d40 <_svfprintf_r+0x604>
 8003d1a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8003d1c:	2b10      	cmp	r3, #16
 8003d1e:	4b8d      	ldr	r3, [pc, #564]	; (8003f54 <_svfprintf_r+0x818>)
 8003d20:	6023      	str	r3, [r4, #0]
 8003d22:	f300 81d2 	bgt.w	80040ca <_svfprintf_r+0x98e>
 8003d26:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8003d28:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8003d2a:	6063      	str	r3, [r4, #4]
 8003d2c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8003d2e:	4413      	add	r3, r2
 8003d30:	9323      	str	r3, [sp, #140]	; 0x8c
 8003d32:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8003d34:	3301      	adds	r3, #1
 8003d36:	2b07      	cmp	r3, #7
 8003d38:	9322      	str	r3, [sp, #136]	; 0x88
 8003d3a:	f300 81df 	bgt.w	80040fc <_svfprintf_r+0x9c0>
 8003d3e:	3408      	adds	r4, #8
 8003d40:	eba6 060b 	sub.w	r6, r6, fp
 8003d44:	2e00      	cmp	r6, #0
 8003d46:	dd0f      	ble.n	8003d68 <_svfprintf_r+0x62c>
 8003d48:	4b82      	ldr	r3, [pc, #520]	; (8003f54 <_svfprintf_r+0x818>)
 8003d4a:	2e10      	cmp	r6, #16
 8003d4c:	6023      	str	r3, [r4, #0]
 8003d4e:	f300 81df 	bgt.w	8004110 <_svfprintf_r+0x9d4>
 8003d52:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8003d54:	9823      	ldr	r0, [sp, #140]	; 0x8c
 8003d56:	3301      	adds	r3, #1
 8003d58:	6066      	str	r6, [r4, #4]
 8003d5a:	2b07      	cmp	r3, #7
 8003d5c:	4406      	add	r6, r0
 8003d5e:	9623      	str	r6, [sp, #140]	; 0x8c
 8003d60:	9322      	str	r3, [sp, #136]	; 0x88
 8003d62:	f300 81ec 	bgt.w	800413e <_svfprintf_r+0xa02>
 8003d66:	3408      	adds	r4, #8
 8003d68:	05eb      	lsls	r3, r5, #23
 8003d6a:	f100 81f2 	bmi.w	8004152 <_svfprintf_r+0xa16>
 8003d6e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8003d70:	e884 0900 	stmia.w	r4, {r8, fp}
 8003d74:	445b      	add	r3, fp
 8003d76:	9323      	str	r3, [sp, #140]	; 0x8c
 8003d78:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8003d7a:	3301      	adds	r3, #1
 8003d7c:	2b07      	cmp	r3, #7
 8003d7e:	9322      	str	r3, [sp, #136]	; 0x88
 8003d80:	f340 8419 	ble.w	80045b6 <_svfprintf_r+0xe7a>
 8003d84:	aa21      	add	r2, sp, #132	; 0x84
 8003d86:	4649      	mov	r1, r9
 8003d88:	4650      	mov	r0, sl
 8003d8a:	f002 f833 	bl	8005df4 <__ssprint_r>
 8003d8e:	2800      	cmp	r0, #0
 8003d90:	f040 8431 	bne.w	80045f6 <_svfprintf_r+0xeba>
 8003d94:	ac2e      	add	r4, sp, #184	; 0xb8
 8003d96:	076b      	lsls	r3, r5, #29
 8003d98:	f100 8410 	bmi.w	80045bc <_svfprintf_r+0xe80>
 8003d9c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8003d9e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8003da0:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8003da2:	428a      	cmp	r2, r1
 8003da4:	bfac      	ite	ge
 8003da6:	189b      	addge	r3, r3, r2
 8003da8:	185b      	addlt	r3, r3, r1
 8003daa:	930b      	str	r3, [sp, #44]	; 0x2c
 8003dac:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8003dae:	b13b      	cbz	r3, 8003dc0 <_svfprintf_r+0x684>
 8003db0:	aa21      	add	r2, sp, #132	; 0x84
 8003db2:	4649      	mov	r1, r9
 8003db4:	4650      	mov	r0, sl
 8003db6:	f002 f81d 	bl	8005df4 <__ssprint_r>
 8003dba:	2800      	cmp	r0, #0
 8003dbc:	f040 841b 	bne.w	80045f6 <_svfprintf_r+0xeba>
 8003dc0:	2300      	movs	r3, #0
 8003dc2:	9f08      	ldr	r7, [sp, #32]
 8003dc4:	9322      	str	r3, [sp, #136]	; 0x88
 8003dc6:	ac2e      	add	r4, sp, #184	; 0xb8
 8003dc8:	e4f2      	b.n	80037b0 <_svfprintf_r+0x74>
 8003dca:	9b06      	ldr	r3, [sp, #24]
 8003dcc:	2b65      	cmp	r3, #101	; 0x65
 8003dce:	f77f af05 	ble.w	8003bdc <_svfprintf_r+0x4a0>
 8003dd2:	9b06      	ldr	r3, [sp, #24]
 8003dd4:	2b66      	cmp	r3, #102	; 0x66
 8003dd6:	d124      	bne.n	8003e22 <_svfprintf_r+0x6e6>
 8003dd8:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	dd19      	ble.n	8003e12 <_svfprintf_r+0x6d6>
 8003dde:	f1bb 0f00 	cmp.w	fp, #0
 8003de2:	d101      	bne.n	8003de8 <_svfprintf_r+0x6ac>
 8003de4:	07ea      	lsls	r2, r5, #31
 8003de6:	d502      	bpl.n	8003dee <_svfprintf_r+0x6b2>
 8003de8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8003dea:	4413      	add	r3, r2
 8003dec:	445b      	add	r3, fp
 8003dee:	9f1b      	ldr	r7, [sp, #108]	; 0x6c
 8003df0:	469b      	mov	fp, r3
 8003df2:	e731      	b.n	8003c58 <_svfprintf_r+0x51c>
 8003df4:	460a      	mov	r2, r1
 8003df6:	e707      	b.n	8003c08 <_svfprintf_r+0x4cc>
 8003df8:	f812 1b01 	ldrb.w	r1, [r2], #1
 8003dfc:	f803 1b01 	strb.w	r1, [r3], #1
 8003e00:	e718      	b.n	8003c34 <_svfprintf_r+0x4f8>
 8003e02:	2230      	movs	r2, #48	; 0x30
 8003e04:	4413      	add	r3, r2
 8003e06:	f88d 2076 	strb.w	r2, [sp, #118]	; 0x76
 8003e0a:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
 8003e0e:	a91e      	add	r1, sp, #120	; 0x78
 8003e10:	e714      	b.n	8003c3c <_svfprintf_r+0x500>
 8003e12:	f1bb 0f00 	cmp.w	fp, #0
 8003e16:	d101      	bne.n	8003e1c <_svfprintf_r+0x6e0>
 8003e18:	07eb      	lsls	r3, r5, #31
 8003e1a:	d515      	bpl.n	8003e48 <_svfprintf_r+0x70c>
 8003e1c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003e1e:	3301      	adds	r3, #1
 8003e20:	e7e4      	b.n	8003dec <_svfprintf_r+0x6b0>
 8003e22:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8003e24:	9b07      	ldr	r3, [sp, #28]
 8003e26:	429a      	cmp	r2, r3
 8003e28:	db06      	blt.n	8003e38 <_svfprintf_r+0x6fc>
 8003e2a:	07ef      	lsls	r7, r5, #31
 8003e2c:	d50e      	bpl.n	8003e4c <_svfprintf_r+0x710>
 8003e2e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8003e30:	4413      	add	r3, r2
 8003e32:	2267      	movs	r2, #103	; 0x67
 8003e34:	9206      	str	r2, [sp, #24]
 8003e36:	e7da      	b.n	8003dee <_svfprintf_r+0x6b2>
 8003e38:	9b07      	ldr	r3, [sp, #28]
 8003e3a:	990a      	ldr	r1, [sp, #40]	; 0x28
 8003e3c:	2a00      	cmp	r2, #0
 8003e3e:	440b      	add	r3, r1
 8003e40:	dcf7      	bgt.n	8003e32 <_svfprintf_r+0x6f6>
 8003e42:	f1c2 0201 	rsb	r2, r2, #1
 8003e46:	e7f3      	b.n	8003e30 <_svfprintf_r+0x6f4>
 8003e48:	2301      	movs	r3, #1
 8003e4a:	e7d0      	b.n	8003dee <_svfprintf_r+0x6b2>
 8003e4c:	4613      	mov	r3, r2
 8003e4e:	e7f0      	b.n	8003e32 <_svfprintf_r+0x6f6>
 8003e50:	b10b      	cbz	r3, 8003e56 <_svfprintf_r+0x71a>
 8003e52:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 8003e56:	f015 0f20 	tst.w	r5, #32
 8003e5a:	f107 0304 	add.w	r3, r7, #4
 8003e5e:	d008      	beq.n	8003e72 <_svfprintf_r+0x736>
 8003e60:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8003e62:	683a      	ldr	r2, [r7, #0]
 8003e64:	17ce      	asrs	r6, r1, #31
 8003e66:	4608      	mov	r0, r1
 8003e68:	4631      	mov	r1, r6
 8003e6a:	e9c2 0100 	strd	r0, r1, [r2]
 8003e6e:	461f      	mov	r7, r3
 8003e70:	e49e      	b.n	80037b0 <_svfprintf_r+0x74>
 8003e72:	06ee      	lsls	r6, r5, #27
 8003e74:	d503      	bpl.n	8003e7e <_svfprintf_r+0x742>
 8003e76:	683a      	ldr	r2, [r7, #0]
 8003e78:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8003e7a:	6011      	str	r1, [r2, #0]
 8003e7c:	e7f7      	b.n	8003e6e <_svfprintf_r+0x732>
 8003e7e:	0668      	lsls	r0, r5, #25
 8003e80:	d5f9      	bpl.n	8003e76 <_svfprintf_r+0x73a>
 8003e82:	683a      	ldr	r2, [r7, #0]
 8003e84:	f8bd 102c 	ldrh.w	r1, [sp, #44]	; 0x2c
 8003e88:	8011      	strh	r1, [r2, #0]
 8003e8a:	e7f0      	b.n	8003e6e <_svfprintf_r+0x732>
 8003e8c:	f045 0510 	orr.w	r5, r5, #16
 8003e90:	f015 0320 	ands.w	r3, r5, #32
 8003e94:	d022      	beq.n	8003edc <_svfprintf_r+0x7a0>
 8003e96:	3707      	adds	r7, #7
 8003e98:	f027 0707 	bic.w	r7, r7, #7
 8003e9c:	f107 0308 	add.w	r3, r7, #8
 8003ea0:	9308      	str	r3, [sp, #32]
 8003ea2:	e9d7 6700 	ldrd	r6, r7, [r7]
 8003ea6:	2300      	movs	r3, #0
 8003ea8:	2200      	movs	r2, #0
 8003eaa:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 8003eae:	f1bb 3fff 	cmp.w	fp, #4294967295
 8003eb2:	f000 83db 	beq.w	800466c <_svfprintf_r+0xf30>
 8003eb6:	f025 0280 	bic.w	r2, r5, #128	; 0x80
 8003eba:	920f      	str	r2, [sp, #60]	; 0x3c
 8003ebc:	ea56 0207 	orrs.w	r2, r6, r7
 8003ec0:	f040 83d9 	bne.w	8004676 <_svfprintf_r+0xf3a>
 8003ec4:	f1bb 0f00 	cmp.w	fp, #0
 8003ec8:	f000 80aa 	beq.w	8004020 <_svfprintf_r+0x8e4>
 8003ecc:	2b01      	cmp	r3, #1
 8003ece:	d076      	beq.n	8003fbe <_svfprintf_r+0x882>
 8003ed0:	2b02      	cmp	r3, #2
 8003ed2:	f000 8091 	beq.w	8003ff8 <_svfprintf_r+0x8bc>
 8003ed6:	2600      	movs	r6, #0
 8003ed8:	2700      	movs	r7, #0
 8003eda:	e3d2      	b.n	8004682 <_svfprintf_r+0xf46>
 8003edc:	1d3a      	adds	r2, r7, #4
 8003ede:	f015 0110 	ands.w	r1, r5, #16
 8003ee2:	9208      	str	r2, [sp, #32]
 8003ee4:	d002      	beq.n	8003eec <_svfprintf_r+0x7b0>
 8003ee6:	683e      	ldr	r6, [r7, #0]
 8003ee8:	2700      	movs	r7, #0
 8003eea:	e7dd      	b.n	8003ea8 <_svfprintf_r+0x76c>
 8003eec:	f015 0340 	ands.w	r3, r5, #64	; 0x40
 8003ef0:	d0f9      	beq.n	8003ee6 <_svfprintf_r+0x7aa>
 8003ef2:	883e      	ldrh	r6, [r7, #0]
 8003ef4:	2700      	movs	r7, #0
 8003ef6:	e7d6      	b.n	8003ea6 <_svfprintf_r+0x76a>
 8003ef8:	1d3b      	adds	r3, r7, #4
 8003efa:	9308      	str	r3, [sp, #32]
 8003efc:	2330      	movs	r3, #48	; 0x30
 8003efe:	2278      	movs	r2, #120	; 0x78
 8003f00:	f88d 3068 	strb.w	r3, [sp, #104]	; 0x68
 8003f04:	4b14      	ldr	r3, [pc, #80]	; (8003f58 <_svfprintf_r+0x81c>)
 8003f06:	683e      	ldr	r6, [r7, #0]
 8003f08:	9315      	str	r3, [sp, #84]	; 0x54
 8003f0a:	2700      	movs	r7, #0
 8003f0c:	f045 0502 	orr.w	r5, r5, #2
 8003f10:	f88d 2069 	strb.w	r2, [sp, #105]	; 0x69
 8003f14:	2302      	movs	r3, #2
 8003f16:	9206      	str	r2, [sp, #24]
 8003f18:	e7c6      	b.n	8003ea8 <_svfprintf_r+0x76c>
 8003f1a:	2600      	movs	r6, #0
 8003f1c:	1d3b      	adds	r3, r7, #4
 8003f1e:	f1bb 3fff 	cmp.w	fp, #4294967295
 8003f22:	9308      	str	r3, [sp, #32]
 8003f24:	f8d7 8000 	ldr.w	r8, [r7]
 8003f28:	f88d 6067 	strb.w	r6, [sp, #103]	; 0x67
 8003f2c:	d00a      	beq.n	8003f44 <_svfprintf_r+0x808>
 8003f2e:	465a      	mov	r2, fp
 8003f30:	4631      	mov	r1, r6
 8003f32:	4640      	mov	r0, r8
 8003f34:	f001 fc56 	bl	80057e4 <memchr>
 8003f38:	2800      	cmp	r0, #0
 8003f3a:	f000 808d 	beq.w	8004058 <_svfprintf_r+0x91c>
 8003f3e:	eba0 0b08 	sub.w	fp, r0, r8
 8003f42:	e5c4      	b.n	8003ace <_svfprintf_r+0x392>
 8003f44:	4640      	mov	r0, r8
 8003f46:	f7fc f903 	bl	8000150 <strlen>
 8003f4a:	4683      	mov	fp, r0
 8003f4c:	e5bf      	b.n	8003ace <_svfprintf_r+0x392>
 8003f4e:	bf00      	nop
 8003f50:	080065ba 	.word	0x080065ba
 8003f54:	080065ca 	.word	0x080065ca
 8003f58:	080065a7 	.word	0x080065a7
 8003f5c:	f045 0510 	orr.w	r5, r5, #16
 8003f60:	06a9      	lsls	r1, r5, #26
 8003f62:	d509      	bpl.n	8003f78 <_svfprintf_r+0x83c>
 8003f64:	3707      	adds	r7, #7
 8003f66:	f027 0707 	bic.w	r7, r7, #7
 8003f6a:	f107 0308 	add.w	r3, r7, #8
 8003f6e:	9308      	str	r3, [sp, #32]
 8003f70:	e9d7 6700 	ldrd	r6, r7, [r7]
 8003f74:	2301      	movs	r3, #1
 8003f76:	e797      	b.n	8003ea8 <_svfprintf_r+0x76c>
 8003f78:	1d3b      	adds	r3, r7, #4
 8003f7a:	f015 0f10 	tst.w	r5, #16
 8003f7e:	9308      	str	r3, [sp, #32]
 8003f80:	d001      	beq.n	8003f86 <_svfprintf_r+0x84a>
 8003f82:	683e      	ldr	r6, [r7, #0]
 8003f84:	e002      	b.n	8003f8c <_svfprintf_r+0x850>
 8003f86:	066a      	lsls	r2, r5, #25
 8003f88:	d5fb      	bpl.n	8003f82 <_svfprintf_r+0x846>
 8003f8a:	883e      	ldrh	r6, [r7, #0]
 8003f8c:	2700      	movs	r7, #0
 8003f8e:	e7f1      	b.n	8003f74 <_svfprintf_r+0x838>
 8003f90:	b10b      	cbz	r3, 8003f96 <_svfprintf_r+0x85a>
 8003f92:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 8003f96:	4ba3      	ldr	r3, [pc, #652]	; (8004224 <_svfprintf_r+0xae8>)
 8003f98:	e4c5      	b.n	8003926 <_svfprintf_r+0x1ea>
 8003f9a:	1d3b      	adds	r3, r7, #4
 8003f9c:	f015 0f10 	tst.w	r5, #16
 8003fa0:	9308      	str	r3, [sp, #32]
 8003fa2:	d001      	beq.n	8003fa8 <_svfprintf_r+0x86c>
 8003fa4:	683e      	ldr	r6, [r7, #0]
 8003fa6:	e002      	b.n	8003fae <_svfprintf_r+0x872>
 8003fa8:	066e      	lsls	r6, r5, #25
 8003faa:	d5fb      	bpl.n	8003fa4 <_svfprintf_r+0x868>
 8003fac:	883e      	ldrh	r6, [r7, #0]
 8003fae:	2700      	movs	r7, #0
 8003fb0:	e4c5      	b.n	800393e <_svfprintf_r+0x202>
 8003fb2:	4643      	mov	r3, r8
 8003fb4:	e366      	b.n	8004684 <_svfprintf_r+0xf48>
 8003fb6:	2f00      	cmp	r7, #0
 8003fb8:	bf08      	it	eq
 8003fba:	2e0a      	cmpeq	r6, #10
 8003fbc:	d205      	bcs.n	8003fca <_svfprintf_r+0x88e>
 8003fbe:	3630      	adds	r6, #48	; 0x30
 8003fc0:	f10d 08f8 	add.w	r8, sp, #248	; 0xf8
 8003fc4:	f808 6d41 	strb.w	r6, [r8, #-65]!
 8003fc8:	e377      	b.n	80046ba <_svfprintf_r+0xf7e>
 8003fca:	f10d 08b8 	add.w	r8, sp, #184	; 0xb8
 8003fce:	4630      	mov	r0, r6
 8003fd0:	4639      	mov	r1, r7
 8003fd2:	220a      	movs	r2, #10
 8003fd4:	2300      	movs	r3, #0
 8003fd6:	f7fc fd53 	bl	8000a80 <__aeabi_uldivmod>
 8003fda:	3230      	adds	r2, #48	; 0x30
 8003fdc:	f808 2d01 	strb.w	r2, [r8, #-1]!
 8003fe0:	2300      	movs	r3, #0
 8003fe2:	4630      	mov	r0, r6
 8003fe4:	4639      	mov	r1, r7
 8003fe6:	220a      	movs	r2, #10
 8003fe8:	f7fc fd4a 	bl	8000a80 <__aeabi_uldivmod>
 8003fec:	4606      	mov	r6, r0
 8003fee:	460f      	mov	r7, r1
 8003ff0:	ea56 0307 	orrs.w	r3, r6, r7
 8003ff4:	d1eb      	bne.n	8003fce <_svfprintf_r+0x892>
 8003ff6:	e360      	b.n	80046ba <_svfprintf_r+0xf7e>
 8003ff8:	2600      	movs	r6, #0
 8003ffa:	2700      	movs	r7, #0
 8003ffc:	f10d 08b8 	add.w	r8, sp, #184	; 0xb8
 8004000:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8004002:	f006 030f 	and.w	r3, r6, #15
 8004006:	5cd3      	ldrb	r3, [r2, r3]
 8004008:	093a      	lsrs	r2, r7, #4
 800400a:	f808 3d01 	strb.w	r3, [r8, #-1]!
 800400e:	0933      	lsrs	r3, r6, #4
 8004010:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 8004014:	461e      	mov	r6, r3
 8004016:	4617      	mov	r7, r2
 8004018:	ea56 0307 	orrs.w	r3, r6, r7
 800401c:	d1f0      	bne.n	8004000 <_svfprintf_r+0x8c4>
 800401e:	e34c      	b.n	80046ba <_svfprintf_r+0xf7e>
 8004020:	b93b      	cbnz	r3, 8004032 <_svfprintf_r+0x8f6>
 8004022:	07ea      	lsls	r2, r5, #31
 8004024:	d505      	bpl.n	8004032 <_svfprintf_r+0x8f6>
 8004026:	2330      	movs	r3, #48	; 0x30
 8004028:	f10d 08f8 	add.w	r8, sp, #248	; 0xf8
 800402c:	f808 3d41 	strb.w	r3, [r8, #-65]!
 8004030:	e343      	b.n	80046ba <_svfprintf_r+0xf7e>
 8004032:	f10d 08b8 	add.w	r8, sp, #184	; 0xb8
 8004036:	e340      	b.n	80046ba <_svfprintf_r+0xf7e>
 8004038:	b10b      	cbz	r3, 800403e <_svfprintf_r+0x902>
 800403a:	f88d 2067 	strb.w	r2, [sp, #103]	; 0x67
 800403e:	9b06      	ldr	r3, [sp, #24]
 8004040:	2b00      	cmp	r3, #0
 8004042:	f000 82f7 	beq.w	8004634 <_svfprintf_r+0xef8>
 8004046:	2600      	movs	r6, #0
 8004048:	f89d 3018 	ldrb.w	r3, [sp, #24]
 800404c:	f88d 6067 	strb.w	r6, [sp, #103]	; 0x67
 8004050:	f88d 3090 	strb.w	r3, [sp, #144]	; 0x90
 8004054:	9708      	str	r7, [sp, #32]
 8004056:	e4e3      	b.n	8003a20 <_svfprintf_r+0x2e4>
 8004058:	4606      	mov	r6, r0
 800405a:	e538      	b.n	8003ace <_svfprintf_r+0x392>
 800405c:	2310      	movs	r3, #16
 800405e:	6063      	str	r3, [r4, #4]
 8004060:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004062:	3310      	adds	r3, #16
 8004064:	9323      	str	r3, [sp, #140]	; 0x8c
 8004066:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004068:	3301      	adds	r3, #1
 800406a:	2b07      	cmp	r3, #7
 800406c:	9322      	str	r3, [sp, #136]	; 0x88
 800406e:	dc04      	bgt.n	800407a <_svfprintf_r+0x93e>
 8004070:	3408      	adds	r4, #8
 8004072:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8004074:	3b10      	subs	r3, #16
 8004076:	9310      	str	r3, [sp, #64]	; 0x40
 8004078:	e611      	b.n	8003c9e <_svfprintf_r+0x562>
 800407a:	aa21      	add	r2, sp, #132	; 0x84
 800407c:	4649      	mov	r1, r9
 800407e:	4650      	mov	r0, sl
 8004080:	f001 feb8 	bl	8005df4 <__ssprint_r>
 8004084:	2800      	cmp	r0, #0
 8004086:	f040 82b6 	bne.w	80045f6 <_svfprintf_r+0xeba>
 800408a:	ac2e      	add	r4, sp, #184	; 0xb8
 800408c:	e7f1      	b.n	8004072 <_svfprintf_r+0x936>
 800408e:	aa21      	add	r2, sp, #132	; 0x84
 8004090:	4649      	mov	r1, r9
 8004092:	4650      	mov	r0, sl
 8004094:	f001 feae 	bl	8005df4 <__ssprint_r>
 8004098:	2800      	cmp	r0, #0
 800409a:	f040 82ac 	bne.w	80045f6 <_svfprintf_r+0xeba>
 800409e:	ac2e      	add	r4, sp, #184	; 0xb8
 80040a0:	e610      	b.n	8003cc4 <_svfprintf_r+0x588>
 80040a2:	aa21      	add	r2, sp, #132	; 0x84
 80040a4:	4649      	mov	r1, r9
 80040a6:	4650      	mov	r0, sl
 80040a8:	f001 fea4 	bl	8005df4 <__ssprint_r>
 80040ac:	2800      	cmp	r0, #0
 80040ae:	f040 82a2 	bne.w	80045f6 <_svfprintf_r+0xeba>
 80040b2:	ac2e      	add	r4, sp, #184	; 0xb8
 80040b4:	e618      	b.n	8003ce8 <_svfprintf_r+0x5ac>
 80040b6:	aa21      	add	r2, sp, #132	; 0x84
 80040b8:	4649      	mov	r1, r9
 80040ba:	4650      	mov	r0, sl
 80040bc:	f001 fe9a 	bl	8005df4 <__ssprint_r>
 80040c0:	2800      	cmp	r0, #0
 80040c2:	f040 8298 	bne.w	80045f6 <_svfprintf_r+0xeba>
 80040c6:	ac2e      	add	r4, sp, #184	; 0xb8
 80040c8:	e61e      	b.n	8003d08 <_svfprintf_r+0x5cc>
 80040ca:	2310      	movs	r3, #16
 80040cc:	6063      	str	r3, [r4, #4]
 80040ce:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80040d0:	3310      	adds	r3, #16
 80040d2:	9323      	str	r3, [sp, #140]	; 0x8c
 80040d4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80040d6:	3301      	adds	r3, #1
 80040d8:	2b07      	cmp	r3, #7
 80040da:	9322      	str	r3, [sp, #136]	; 0x88
 80040dc:	dc04      	bgt.n	80040e8 <_svfprintf_r+0x9ac>
 80040de:	3408      	adds	r4, #8
 80040e0:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80040e2:	3b10      	subs	r3, #16
 80040e4:	9310      	str	r3, [sp, #64]	; 0x40
 80040e6:	e618      	b.n	8003d1a <_svfprintf_r+0x5de>
 80040e8:	aa21      	add	r2, sp, #132	; 0x84
 80040ea:	4649      	mov	r1, r9
 80040ec:	4650      	mov	r0, sl
 80040ee:	f001 fe81 	bl	8005df4 <__ssprint_r>
 80040f2:	2800      	cmp	r0, #0
 80040f4:	f040 827f 	bne.w	80045f6 <_svfprintf_r+0xeba>
 80040f8:	ac2e      	add	r4, sp, #184	; 0xb8
 80040fa:	e7f1      	b.n	80040e0 <_svfprintf_r+0x9a4>
 80040fc:	aa21      	add	r2, sp, #132	; 0x84
 80040fe:	4649      	mov	r1, r9
 8004100:	4650      	mov	r0, sl
 8004102:	f001 fe77 	bl	8005df4 <__ssprint_r>
 8004106:	2800      	cmp	r0, #0
 8004108:	f040 8275 	bne.w	80045f6 <_svfprintf_r+0xeba>
 800410c:	ac2e      	add	r4, sp, #184	; 0xb8
 800410e:	e617      	b.n	8003d40 <_svfprintf_r+0x604>
 8004110:	2310      	movs	r3, #16
 8004112:	6063      	str	r3, [r4, #4]
 8004114:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004116:	3310      	adds	r3, #16
 8004118:	9323      	str	r3, [sp, #140]	; 0x8c
 800411a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800411c:	3301      	adds	r3, #1
 800411e:	2b07      	cmp	r3, #7
 8004120:	9322      	str	r3, [sp, #136]	; 0x88
 8004122:	dc02      	bgt.n	800412a <_svfprintf_r+0x9ee>
 8004124:	3408      	adds	r4, #8
 8004126:	3e10      	subs	r6, #16
 8004128:	e60e      	b.n	8003d48 <_svfprintf_r+0x60c>
 800412a:	aa21      	add	r2, sp, #132	; 0x84
 800412c:	4649      	mov	r1, r9
 800412e:	4650      	mov	r0, sl
 8004130:	f001 fe60 	bl	8005df4 <__ssprint_r>
 8004134:	2800      	cmp	r0, #0
 8004136:	f040 825e 	bne.w	80045f6 <_svfprintf_r+0xeba>
 800413a:	ac2e      	add	r4, sp, #184	; 0xb8
 800413c:	e7f3      	b.n	8004126 <_svfprintf_r+0x9ea>
 800413e:	aa21      	add	r2, sp, #132	; 0x84
 8004140:	4649      	mov	r1, r9
 8004142:	4650      	mov	r0, sl
 8004144:	f001 fe56 	bl	8005df4 <__ssprint_r>
 8004148:	2800      	cmp	r0, #0
 800414a:	f040 8254 	bne.w	80045f6 <_svfprintf_r+0xeba>
 800414e:	ac2e      	add	r4, sp, #184	; 0xb8
 8004150:	e60a      	b.n	8003d68 <_svfprintf_r+0x62c>
 8004152:	9b06      	ldr	r3, [sp, #24]
 8004154:	2b65      	cmp	r3, #101	; 0x65
 8004156:	f340 81a9 	ble.w	80044ac <_svfprintf_r+0xd70>
 800415a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800415c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800415e:	980d      	ldr	r0, [sp, #52]	; 0x34
 8004160:	990e      	ldr	r1, [sp, #56]	; 0x38
 8004162:	f7fc fc1d 	bl	80009a0 <__aeabi_dcmpeq>
 8004166:	2800      	cmp	r0, #0
 8004168:	d062      	beq.n	8004230 <_svfprintf_r+0xaf4>
 800416a:	4b2f      	ldr	r3, [pc, #188]	; (8004228 <_svfprintf_r+0xaec>)
 800416c:	6023      	str	r3, [r4, #0]
 800416e:	2301      	movs	r3, #1
 8004170:	6063      	str	r3, [r4, #4]
 8004172:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004174:	3301      	adds	r3, #1
 8004176:	9323      	str	r3, [sp, #140]	; 0x8c
 8004178:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800417a:	3301      	adds	r3, #1
 800417c:	2b07      	cmp	r3, #7
 800417e:	9322      	str	r3, [sp, #136]	; 0x88
 8004180:	dc25      	bgt.n	80041ce <_svfprintf_r+0xa92>
 8004182:	3408      	adds	r4, #8
 8004184:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8004186:	9a07      	ldr	r2, [sp, #28]
 8004188:	4293      	cmp	r3, r2
 800418a:	db02      	blt.n	8004192 <_svfprintf_r+0xa56>
 800418c:	07ee      	lsls	r6, r5, #31
 800418e:	f57f ae02 	bpl.w	8003d96 <_svfprintf_r+0x65a>
 8004192:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8004194:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004196:	6023      	str	r3, [r4, #0]
 8004198:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800419a:	6063      	str	r3, [r4, #4]
 800419c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800419e:	4413      	add	r3, r2
 80041a0:	9323      	str	r3, [sp, #140]	; 0x8c
 80041a2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80041a4:	3301      	adds	r3, #1
 80041a6:	2b07      	cmp	r3, #7
 80041a8:	9322      	str	r3, [sp, #136]	; 0x88
 80041aa:	dc1a      	bgt.n	80041e2 <_svfprintf_r+0xaa6>
 80041ac:	3408      	adds	r4, #8
 80041ae:	9b07      	ldr	r3, [sp, #28]
 80041b0:	1e5e      	subs	r6, r3, #1
 80041b2:	2e00      	cmp	r6, #0
 80041b4:	f77f adef 	ble.w	8003d96 <_svfprintf_r+0x65a>
 80041b8:	f04f 0810 	mov.w	r8, #16
 80041bc:	4f1b      	ldr	r7, [pc, #108]	; (800422c <_svfprintf_r+0xaf0>)
 80041be:	2e10      	cmp	r6, #16
 80041c0:	6027      	str	r7, [r4, #0]
 80041c2:	dc18      	bgt.n	80041f6 <_svfprintf_r+0xaba>
 80041c4:	6066      	str	r6, [r4, #4]
 80041c6:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80041c8:	441e      	add	r6, r3
 80041ca:	9623      	str	r6, [sp, #140]	; 0x8c
 80041cc:	e5d4      	b.n	8003d78 <_svfprintf_r+0x63c>
 80041ce:	aa21      	add	r2, sp, #132	; 0x84
 80041d0:	4649      	mov	r1, r9
 80041d2:	4650      	mov	r0, sl
 80041d4:	f001 fe0e 	bl	8005df4 <__ssprint_r>
 80041d8:	2800      	cmp	r0, #0
 80041da:	f040 820c 	bne.w	80045f6 <_svfprintf_r+0xeba>
 80041de:	ac2e      	add	r4, sp, #184	; 0xb8
 80041e0:	e7d0      	b.n	8004184 <_svfprintf_r+0xa48>
 80041e2:	aa21      	add	r2, sp, #132	; 0x84
 80041e4:	4649      	mov	r1, r9
 80041e6:	4650      	mov	r0, sl
 80041e8:	f001 fe04 	bl	8005df4 <__ssprint_r>
 80041ec:	2800      	cmp	r0, #0
 80041ee:	f040 8202 	bne.w	80045f6 <_svfprintf_r+0xeba>
 80041f2:	ac2e      	add	r4, sp, #184	; 0xb8
 80041f4:	e7db      	b.n	80041ae <_svfprintf_r+0xa72>
 80041f6:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80041f8:	f8c4 8004 	str.w	r8, [r4, #4]
 80041fc:	3310      	adds	r3, #16
 80041fe:	9323      	str	r3, [sp, #140]	; 0x8c
 8004200:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004202:	3301      	adds	r3, #1
 8004204:	2b07      	cmp	r3, #7
 8004206:	9322      	str	r3, [sp, #136]	; 0x88
 8004208:	dc02      	bgt.n	8004210 <_svfprintf_r+0xad4>
 800420a:	3408      	adds	r4, #8
 800420c:	3e10      	subs	r6, #16
 800420e:	e7d6      	b.n	80041be <_svfprintf_r+0xa82>
 8004210:	aa21      	add	r2, sp, #132	; 0x84
 8004212:	4649      	mov	r1, r9
 8004214:	4650      	mov	r0, sl
 8004216:	f001 fded 	bl	8005df4 <__ssprint_r>
 800421a:	2800      	cmp	r0, #0
 800421c:	f040 81eb 	bne.w	80045f6 <_svfprintf_r+0xeba>
 8004220:	ac2e      	add	r4, sp, #184	; 0xb8
 8004222:	e7f3      	b.n	800420c <_svfprintf_r+0xad0>
 8004224:	080065a7 	.word	0x080065a7
 8004228:	080065b8 	.word	0x080065b8
 800422c:	080065ca 	.word	0x080065ca
 8004230:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8004232:	2b00      	cmp	r3, #0
 8004234:	dc7a      	bgt.n	800432c <_svfprintf_r+0xbf0>
 8004236:	4b9b      	ldr	r3, [pc, #620]	; (80044a4 <_svfprintf_r+0xd68>)
 8004238:	6023      	str	r3, [r4, #0]
 800423a:	2301      	movs	r3, #1
 800423c:	6063      	str	r3, [r4, #4]
 800423e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004240:	3301      	adds	r3, #1
 8004242:	9323      	str	r3, [sp, #140]	; 0x8c
 8004244:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004246:	3301      	adds	r3, #1
 8004248:	2b07      	cmp	r3, #7
 800424a:	9322      	str	r3, [sp, #136]	; 0x88
 800424c:	dc44      	bgt.n	80042d8 <_svfprintf_r+0xb9c>
 800424e:	3408      	adds	r4, #8
 8004250:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8004252:	b923      	cbnz	r3, 800425e <_svfprintf_r+0xb22>
 8004254:	9b07      	ldr	r3, [sp, #28]
 8004256:	b913      	cbnz	r3, 800425e <_svfprintf_r+0xb22>
 8004258:	07e8      	lsls	r0, r5, #31
 800425a:	f57f ad9c 	bpl.w	8003d96 <_svfprintf_r+0x65a>
 800425e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8004260:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004262:	6023      	str	r3, [r4, #0]
 8004264:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004266:	6063      	str	r3, [r4, #4]
 8004268:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800426a:	4413      	add	r3, r2
 800426c:	9323      	str	r3, [sp, #140]	; 0x8c
 800426e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004270:	3301      	adds	r3, #1
 8004272:	2b07      	cmp	r3, #7
 8004274:	9322      	str	r3, [sp, #136]	; 0x88
 8004276:	dc39      	bgt.n	80042ec <_svfprintf_r+0xbb0>
 8004278:	f104 0308 	add.w	r3, r4, #8
 800427c:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 800427e:	2e00      	cmp	r6, #0
 8004280:	da19      	bge.n	80042b6 <_svfprintf_r+0xb7a>
 8004282:	2410      	movs	r4, #16
 8004284:	4f88      	ldr	r7, [pc, #544]	; (80044a8 <_svfprintf_r+0xd6c>)
 8004286:	4276      	negs	r6, r6
 8004288:	2e10      	cmp	r6, #16
 800428a:	601f      	str	r7, [r3, #0]
 800428c:	dc38      	bgt.n	8004300 <_svfprintf_r+0xbc4>
 800428e:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 8004290:	605e      	str	r6, [r3, #4]
 8004292:	4416      	add	r6, r2
 8004294:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8004296:	9623      	str	r6, [sp, #140]	; 0x8c
 8004298:	3201      	adds	r2, #1
 800429a:	2a07      	cmp	r2, #7
 800429c:	f103 0308 	add.w	r3, r3, #8
 80042a0:	9222      	str	r2, [sp, #136]	; 0x88
 80042a2:	dd08      	ble.n	80042b6 <_svfprintf_r+0xb7a>
 80042a4:	aa21      	add	r2, sp, #132	; 0x84
 80042a6:	4649      	mov	r1, r9
 80042a8:	4650      	mov	r0, sl
 80042aa:	f001 fda3 	bl	8005df4 <__ssprint_r>
 80042ae:	2800      	cmp	r0, #0
 80042b0:	f040 81a1 	bne.w	80045f6 <_svfprintf_r+0xeba>
 80042b4:	ab2e      	add	r3, sp, #184	; 0xb8
 80042b6:	9a07      	ldr	r2, [sp, #28]
 80042b8:	9907      	ldr	r1, [sp, #28]
 80042ba:	605a      	str	r2, [r3, #4]
 80042bc:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 80042be:	f8c3 8000 	str.w	r8, [r3]
 80042c2:	440a      	add	r2, r1
 80042c4:	9223      	str	r2, [sp, #140]	; 0x8c
 80042c6:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80042c8:	3201      	adds	r2, #1
 80042ca:	2a07      	cmp	r2, #7
 80042cc:	9222      	str	r2, [sp, #136]	; 0x88
 80042ce:	f73f ad59 	bgt.w	8003d84 <_svfprintf_r+0x648>
 80042d2:	f103 0408 	add.w	r4, r3, #8
 80042d6:	e55e      	b.n	8003d96 <_svfprintf_r+0x65a>
 80042d8:	aa21      	add	r2, sp, #132	; 0x84
 80042da:	4649      	mov	r1, r9
 80042dc:	4650      	mov	r0, sl
 80042de:	f001 fd89 	bl	8005df4 <__ssprint_r>
 80042e2:	2800      	cmp	r0, #0
 80042e4:	f040 8187 	bne.w	80045f6 <_svfprintf_r+0xeba>
 80042e8:	ac2e      	add	r4, sp, #184	; 0xb8
 80042ea:	e7b1      	b.n	8004250 <_svfprintf_r+0xb14>
 80042ec:	aa21      	add	r2, sp, #132	; 0x84
 80042ee:	4649      	mov	r1, r9
 80042f0:	4650      	mov	r0, sl
 80042f2:	f001 fd7f 	bl	8005df4 <__ssprint_r>
 80042f6:	2800      	cmp	r0, #0
 80042f8:	f040 817d 	bne.w	80045f6 <_svfprintf_r+0xeba>
 80042fc:	ab2e      	add	r3, sp, #184	; 0xb8
 80042fe:	e7bd      	b.n	800427c <_svfprintf_r+0xb40>
 8004300:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 8004302:	605c      	str	r4, [r3, #4]
 8004304:	3210      	adds	r2, #16
 8004306:	9223      	str	r2, [sp, #140]	; 0x8c
 8004308:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800430a:	3201      	adds	r2, #1
 800430c:	2a07      	cmp	r2, #7
 800430e:	9222      	str	r2, [sp, #136]	; 0x88
 8004310:	dc02      	bgt.n	8004318 <_svfprintf_r+0xbdc>
 8004312:	3308      	adds	r3, #8
 8004314:	3e10      	subs	r6, #16
 8004316:	e7b7      	b.n	8004288 <_svfprintf_r+0xb4c>
 8004318:	aa21      	add	r2, sp, #132	; 0x84
 800431a:	4649      	mov	r1, r9
 800431c:	4650      	mov	r0, sl
 800431e:	f001 fd69 	bl	8005df4 <__ssprint_r>
 8004322:	2800      	cmp	r0, #0
 8004324:	f040 8167 	bne.w	80045f6 <_svfprintf_r+0xeba>
 8004328:	ab2e      	add	r3, sp, #184	; 0xb8
 800432a:	e7f3      	b.n	8004314 <_svfprintf_r+0xbd8>
 800432c:	9b07      	ldr	r3, [sp, #28]
 800432e:	42bb      	cmp	r3, r7
 8004330:	bfa8      	it	ge
 8004332:	463b      	movge	r3, r7
 8004334:	2b00      	cmp	r3, #0
 8004336:	461e      	mov	r6, r3
 8004338:	dd0b      	ble.n	8004352 <_svfprintf_r+0xc16>
 800433a:	6063      	str	r3, [r4, #4]
 800433c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800433e:	f8c4 8000 	str.w	r8, [r4]
 8004342:	4433      	add	r3, r6
 8004344:	9323      	str	r3, [sp, #140]	; 0x8c
 8004346:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004348:	3301      	adds	r3, #1
 800434a:	2b07      	cmp	r3, #7
 800434c:	9322      	str	r3, [sp, #136]	; 0x88
 800434e:	dc5f      	bgt.n	8004410 <_svfprintf_r+0xcd4>
 8004350:	3408      	adds	r4, #8
 8004352:	2e00      	cmp	r6, #0
 8004354:	bfb4      	ite	lt
 8004356:	463e      	movlt	r6, r7
 8004358:	1bbe      	subge	r6, r7, r6
 800435a:	2e00      	cmp	r6, #0
 800435c:	dd0f      	ble.n	800437e <_svfprintf_r+0xc42>
 800435e:	f8df b148 	ldr.w	fp, [pc, #328]	; 80044a8 <_svfprintf_r+0xd6c>
 8004362:	2e10      	cmp	r6, #16
 8004364:	f8c4 b000 	str.w	fp, [r4]
 8004368:	dc5c      	bgt.n	8004424 <_svfprintf_r+0xce8>
 800436a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800436c:	6066      	str	r6, [r4, #4]
 800436e:	441e      	add	r6, r3
 8004370:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004372:	9623      	str	r6, [sp, #140]	; 0x8c
 8004374:	3301      	adds	r3, #1
 8004376:	2b07      	cmp	r3, #7
 8004378:	9322      	str	r3, [sp, #136]	; 0x88
 800437a:	dc6a      	bgt.n	8004452 <_svfprintf_r+0xd16>
 800437c:	3408      	adds	r4, #8
 800437e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8004380:	9a07      	ldr	r2, [sp, #28]
 8004382:	4293      	cmp	r3, r2
 8004384:	db01      	blt.n	800438a <_svfprintf_r+0xc4e>
 8004386:	07e9      	lsls	r1, r5, #31
 8004388:	d50d      	bpl.n	80043a6 <_svfprintf_r+0xc6a>
 800438a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800438c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800438e:	6023      	str	r3, [r4, #0]
 8004390:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004392:	6063      	str	r3, [r4, #4]
 8004394:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004396:	4413      	add	r3, r2
 8004398:	9323      	str	r3, [sp, #140]	; 0x8c
 800439a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800439c:	3301      	adds	r3, #1
 800439e:	2b07      	cmp	r3, #7
 80043a0:	9322      	str	r3, [sp, #136]	; 0x88
 80043a2:	dc60      	bgt.n	8004466 <_svfprintf_r+0xd2a>
 80043a4:	3408      	adds	r4, #8
 80043a6:	9b07      	ldr	r3, [sp, #28]
 80043a8:	9a07      	ldr	r2, [sp, #28]
 80043aa:	1bde      	subs	r6, r3, r7
 80043ac:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80043ae:	1ad3      	subs	r3, r2, r3
 80043b0:	429e      	cmp	r6, r3
 80043b2:	bfa8      	it	ge
 80043b4:	461e      	movge	r6, r3
 80043b6:	2e00      	cmp	r6, #0
 80043b8:	dd0b      	ble.n	80043d2 <_svfprintf_r+0xc96>
 80043ba:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80043bc:	4447      	add	r7, r8
 80043be:	4433      	add	r3, r6
 80043c0:	9323      	str	r3, [sp, #140]	; 0x8c
 80043c2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80043c4:	6027      	str	r7, [r4, #0]
 80043c6:	3301      	adds	r3, #1
 80043c8:	2b07      	cmp	r3, #7
 80043ca:	6066      	str	r6, [r4, #4]
 80043cc:	9322      	str	r3, [sp, #136]	; 0x88
 80043ce:	dc54      	bgt.n	800447a <_svfprintf_r+0xd3e>
 80043d0:	3408      	adds	r4, #8
 80043d2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80043d4:	9a07      	ldr	r2, [sp, #28]
 80043d6:	2e00      	cmp	r6, #0
 80043d8:	eba2 0303 	sub.w	r3, r2, r3
 80043dc:	bfb4      	ite	lt
 80043de:	461e      	movlt	r6, r3
 80043e0:	1b9e      	subge	r6, r3, r6
 80043e2:	2e00      	cmp	r6, #0
 80043e4:	f77f acd7 	ble.w	8003d96 <_svfprintf_r+0x65a>
 80043e8:	f04f 0810 	mov.w	r8, #16
 80043ec:	4f2e      	ldr	r7, [pc, #184]	; (80044a8 <_svfprintf_r+0xd6c>)
 80043ee:	2e10      	cmp	r6, #16
 80043f0:	6027      	str	r7, [r4, #0]
 80043f2:	f77f aee7 	ble.w	80041c4 <_svfprintf_r+0xa88>
 80043f6:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80043f8:	f8c4 8004 	str.w	r8, [r4, #4]
 80043fc:	3310      	adds	r3, #16
 80043fe:	9323      	str	r3, [sp, #140]	; 0x8c
 8004400:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004402:	3301      	adds	r3, #1
 8004404:	2b07      	cmp	r3, #7
 8004406:	9322      	str	r3, [sp, #136]	; 0x88
 8004408:	dc41      	bgt.n	800448e <_svfprintf_r+0xd52>
 800440a:	3408      	adds	r4, #8
 800440c:	3e10      	subs	r6, #16
 800440e:	e7ee      	b.n	80043ee <_svfprintf_r+0xcb2>
 8004410:	aa21      	add	r2, sp, #132	; 0x84
 8004412:	4649      	mov	r1, r9
 8004414:	4650      	mov	r0, sl
 8004416:	f001 fced 	bl	8005df4 <__ssprint_r>
 800441a:	2800      	cmp	r0, #0
 800441c:	f040 80eb 	bne.w	80045f6 <_svfprintf_r+0xeba>
 8004420:	ac2e      	add	r4, sp, #184	; 0xb8
 8004422:	e796      	b.n	8004352 <_svfprintf_r+0xc16>
 8004424:	2310      	movs	r3, #16
 8004426:	6063      	str	r3, [r4, #4]
 8004428:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800442a:	3310      	adds	r3, #16
 800442c:	9323      	str	r3, [sp, #140]	; 0x8c
 800442e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004430:	3301      	adds	r3, #1
 8004432:	2b07      	cmp	r3, #7
 8004434:	9322      	str	r3, [sp, #136]	; 0x88
 8004436:	dc02      	bgt.n	800443e <_svfprintf_r+0xd02>
 8004438:	3408      	adds	r4, #8
 800443a:	3e10      	subs	r6, #16
 800443c:	e791      	b.n	8004362 <_svfprintf_r+0xc26>
 800443e:	aa21      	add	r2, sp, #132	; 0x84
 8004440:	4649      	mov	r1, r9
 8004442:	4650      	mov	r0, sl
 8004444:	f001 fcd6 	bl	8005df4 <__ssprint_r>
 8004448:	2800      	cmp	r0, #0
 800444a:	f040 80d4 	bne.w	80045f6 <_svfprintf_r+0xeba>
 800444e:	ac2e      	add	r4, sp, #184	; 0xb8
 8004450:	e7f3      	b.n	800443a <_svfprintf_r+0xcfe>
 8004452:	aa21      	add	r2, sp, #132	; 0x84
 8004454:	4649      	mov	r1, r9
 8004456:	4650      	mov	r0, sl
 8004458:	f001 fccc 	bl	8005df4 <__ssprint_r>
 800445c:	2800      	cmp	r0, #0
 800445e:	f040 80ca 	bne.w	80045f6 <_svfprintf_r+0xeba>
 8004462:	ac2e      	add	r4, sp, #184	; 0xb8
 8004464:	e78b      	b.n	800437e <_svfprintf_r+0xc42>
 8004466:	aa21      	add	r2, sp, #132	; 0x84
 8004468:	4649      	mov	r1, r9
 800446a:	4650      	mov	r0, sl
 800446c:	f001 fcc2 	bl	8005df4 <__ssprint_r>
 8004470:	2800      	cmp	r0, #0
 8004472:	f040 80c0 	bne.w	80045f6 <_svfprintf_r+0xeba>
 8004476:	ac2e      	add	r4, sp, #184	; 0xb8
 8004478:	e795      	b.n	80043a6 <_svfprintf_r+0xc6a>
 800447a:	aa21      	add	r2, sp, #132	; 0x84
 800447c:	4649      	mov	r1, r9
 800447e:	4650      	mov	r0, sl
 8004480:	f001 fcb8 	bl	8005df4 <__ssprint_r>
 8004484:	2800      	cmp	r0, #0
 8004486:	f040 80b6 	bne.w	80045f6 <_svfprintf_r+0xeba>
 800448a:	ac2e      	add	r4, sp, #184	; 0xb8
 800448c:	e7a1      	b.n	80043d2 <_svfprintf_r+0xc96>
 800448e:	aa21      	add	r2, sp, #132	; 0x84
 8004490:	4649      	mov	r1, r9
 8004492:	4650      	mov	r0, sl
 8004494:	f001 fcae 	bl	8005df4 <__ssprint_r>
 8004498:	2800      	cmp	r0, #0
 800449a:	f040 80ac 	bne.w	80045f6 <_svfprintf_r+0xeba>
 800449e:	ac2e      	add	r4, sp, #184	; 0xb8
 80044a0:	e7b4      	b.n	800440c <_svfprintf_r+0xcd0>
 80044a2:	bf00      	nop
 80044a4:	080065b8 	.word	0x080065b8
 80044a8:	080065ca 	.word	0x080065ca
 80044ac:	9b07      	ldr	r3, [sp, #28]
 80044ae:	2b01      	cmp	r3, #1
 80044b0:	dc01      	bgt.n	80044b6 <_svfprintf_r+0xd7a>
 80044b2:	07ea      	lsls	r2, r5, #31
 80044b4:	d576      	bpl.n	80045a4 <_svfprintf_r+0xe68>
 80044b6:	2301      	movs	r3, #1
 80044b8:	6063      	str	r3, [r4, #4]
 80044ba:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80044bc:	f8c4 8000 	str.w	r8, [r4]
 80044c0:	3301      	adds	r3, #1
 80044c2:	9323      	str	r3, [sp, #140]	; 0x8c
 80044c4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80044c6:	3301      	adds	r3, #1
 80044c8:	2b07      	cmp	r3, #7
 80044ca:	9322      	str	r3, [sp, #136]	; 0x88
 80044cc:	dc36      	bgt.n	800453c <_svfprintf_r+0xe00>
 80044ce:	3408      	adds	r4, #8
 80044d0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80044d2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80044d4:	6023      	str	r3, [r4, #0]
 80044d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80044d8:	6063      	str	r3, [r4, #4]
 80044da:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80044dc:	4413      	add	r3, r2
 80044de:	9323      	str	r3, [sp, #140]	; 0x8c
 80044e0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80044e2:	3301      	adds	r3, #1
 80044e4:	2b07      	cmp	r3, #7
 80044e6:	9322      	str	r3, [sp, #136]	; 0x88
 80044e8:	dc31      	bgt.n	800454e <_svfprintf_r+0xe12>
 80044ea:	3408      	adds	r4, #8
 80044ec:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80044ee:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80044f0:	980d      	ldr	r0, [sp, #52]	; 0x34
 80044f2:	990e      	ldr	r1, [sp, #56]	; 0x38
 80044f4:	f7fc fa54 	bl	80009a0 <__aeabi_dcmpeq>
 80044f8:	9b07      	ldr	r3, [sp, #28]
 80044fa:	1e5e      	subs	r6, r3, #1
 80044fc:	2800      	cmp	r0, #0
 80044fe:	d12f      	bne.n	8004560 <_svfprintf_r+0xe24>
 8004500:	f108 0301 	add.w	r3, r8, #1
 8004504:	e884 0048 	stmia.w	r4, {r3, r6}
 8004508:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800450a:	9a07      	ldr	r2, [sp, #28]
 800450c:	3b01      	subs	r3, #1
 800450e:	4413      	add	r3, r2
 8004510:	9323      	str	r3, [sp, #140]	; 0x8c
 8004512:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004514:	3301      	adds	r3, #1
 8004516:	2b07      	cmp	r3, #7
 8004518:	9322      	str	r3, [sp, #136]	; 0x88
 800451a:	dd4a      	ble.n	80045b2 <_svfprintf_r+0xe76>
 800451c:	aa21      	add	r2, sp, #132	; 0x84
 800451e:	4649      	mov	r1, r9
 8004520:	4650      	mov	r0, sl
 8004522:	f001 fc67 	bl	8005df4 <__ssprint_r>
 8004526:	2800      	cmp	r0, #0
 8004528:	d165      	bne.n	80045f6 <_svfprintf_r+0xeba>
 800452a:	ac2e      	add	r4, sp, #184	; 0xb8
 800452c:	ab1d      	add	r3, sp, #116	; 0x74
 800452e:	6023      	str	r3, [r4, #0]
 8004530:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8004532:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8004534:	6063      	str	r3, [r4, #4]
 8004536:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004538:	4413      	add	r3, r2
 800453a:	e41c      	b.n	8003d76 <_svfprintf_r+0x63a>
 800453c:	aa21      	add	r2, sp, #132	; 0x84
 800453e:	4649      	mov	r1, r9
 8004540:	4650      	mov	r0, sl
 8004542:	f001 fc57 	bl	8005df4 <__ssprint_r>
 8004546:	2800      	cmp	r0, #0
 8004548:	d155      	bne.n	80045f6 <_svfprintf_r+0xeba>
 800454a:	ac2e      	add	r4, sp, #184	; 0xb8
 800454c:	e7c0      	b.n	80044d0 <_svfprintf_r+0xd94>
 800454e:	aa21      	add	r2, sp, #132	; 0x84
 8004550:	4649      	mov	r1, r9
 8004552:	4650      	mov	r0, sl
 8004554:	f001 fc4e 	bl	8005df4 <__ssprint_r>
 8004558:	2800      	cmp	r0, #0
 800455a:	d14c      	bne.n	80045f6 <_svfprintf_r+0xeba>
 800455c:	ac2e      	add	r4, sp, #184	; 0xb8
 800455e:	e7c5      	b.n	80044ec <_svfprintf_r+0xdb0>
 8004560:	2e00      	cmp	r6, #0
 8004562:	dde3      	ble.n	800452c <_svfprintf_r+0xdf0>
 8004564:	f04f 0810 	mov.w	r8, #16
 8004568:	4f58      	ldr	r7, [pc, #352]	; (80046cc <_svfprintf_r+0xf90>)
 800456a:	2e10      	cmp	r6, #16
 800456c:	6027      	str	r7, [r4, #0]
 800456e:	dc04      	bgt.n	800457a <_svfprintf_r+0xe3e>
 8004570:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004572:	6066      	str	r6, [r4, #4]
 8004574:	441e      	add	r6, r3
 8004576:	9623      	str	r6, [sp, #140]	; 0x8c
 8004578:	e7cb      	b.n	8004512 <_svfprintf_r+0xdd6>
 800457a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800457c:	f8c4 8004 	str.w	r8, [r4, #4]
 8004580:	3310      	adds	r3, #16
 8004582:	9323      	str	r3, [sp, #140]	; 0x8c
 8004584:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004586:	3301      	adds	r3, #1
 8004588:	2b07      	cmp	r3, #7
 800458a:	9322      	str	r3, [sp, #136]	; 0x88
 800458c:	dc02      	bgt.n	8004594 <_svfprintf_r+0xe58>
 800458e:	3408      	adds	r4, #8
 8004590:	3e10      	subs	r6, #16
 8004592:	e7ea      	b.n	800456a <_svfprintf_r+0xe2e>
 8004594:	aa21      	add	r2, sp, #132	; 0x84
 8004596:	4649      	mov	r1, r9
 8004598:	4650      	mov	r0, sl
 800459a:	f001 fc2b 	bl	8005df4 <__ssprint_r>
 800459e:	bb50      	cbnz	r0, 80045f6 <_svfprintf_r+0xeba>
 80045a0:	ac2e      	add	r4, sp, #184	; 0xb8
 80045a2:	e7f5      	b.n	8004590 <_svfprintf_r+0xe54>
 80045a4:	2301      	movs	r3, #1
 80045a6:	6063      	str	r3, [r4, #4]
 80045a8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80045aa:	f8c4 8000 	str.w	r8, [r4]
 80045ae:	3301      	adds	r3, #1
 80045b0:	e7ae      	b.n	8004510 <_svfprintf_r+0xdd4>
 80045b2:	3408      	adds	r4, #8
 80045b4:	e7ba      	b.n	800452c <_svfprintf_r+0xdf0>
 80045b6:	3408      	adds	r4, #8
 80045b8:	f7ff bbed 	b.w	8003d96 <_svfprintf_r+0x65a>
 80045bc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80045be:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80045c0:	1a9d      	subs	r5, r3, r2
 80045c2:	2d00      	cmp	r5, #0
 80045c4:	f77f abea 	ble.w	8003d9c <_svfprintf_r+0x660>
 80045c8:	2610      	movs	r6, #16
 80045ca:	4b41      	ldr	r3, [pc, #260]	; (80046d0 <_svfprintf_r+0xf94>)
 80045cc:	2d10      	cmp	r5, #16
 80045ce:	6023      	str	r3, [r4, #0]
 80045d0:	dc1b      	bgt.n	800460a <_svfprintf_r+0xece>
 80045d2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80045d4:	6065      	str	r5, [r4, #4]
 80045d6:	441d      	add	r5, r3
 80045d8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80045da:	9523      	str	r5, [sp, #140]	; 0x8c
 80045dc:	3301      	adds	r3, #1
 80045de:	2b07      	cmp	r3, #7
 80045e0:	9322      	str	r3, [sp, #136]	; 0x88
 80045e2:	f77f abdb 	ble.w	8003d9c <_svfprintf_r+0x660>
 80045e6:	aa21      	add	r2, sp, #132	; 0x84
 80045e8:	4649      	mov	r1, r9
 80045ea:	4650      	mov	r0, sl
 80045ec:	f001 fc02 	bl	8005df4 <__ssprint_r>
 80045f0:	2800      	cmp	r0, #0
 80045f2:	f43f abd3 	beq.w	8003d9c <_svfprintf_r+0x660>
 80045f6:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 80045fa:	f013 0f40 	tst.w	r3, #64	; 0x40
 80045fe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004600:	bf18      	it	ne
 8004602:	f04f 33ff 	movne.w	r3, #4294967295
 8004606:	f7ff b8bd 	b.w	8003784 <_svfprintf_r+0x48>
 800460a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800460c:	6066      	str	r6, [r4, #4]
 800460e:	3310      	adds	r3, #16
 8004610:	9323      	str	r3, [sp, #140]	; 0x8c
 8004612:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004614:	3301      	adds	r3, #1
 8004616:	2b07      	cmp	r3, #7
 8004618:	9322      	str	r3, [sp, #136]	; 0x88
 800461a:	dc02      	bgt.n	8004622 <_svfprintf_r+0xee6>
 800461c:	3408      	adds	r4, #8
 800461e:	3d10      	subs	r5, #16
 8004620:	e7d3      	b.n	80045ca <_svfprintf_r+0xe8e>
 8004622:	aa21      	add	r2, sp, #132	; 0x84
 8004624:	4649      	mov	r1, r9
 8004626:	4650      	mov	r0, sl
 8004628:	f001 fbe4 	bl	8005df4 <__ssprint_r>
 800462c:	2800      	cmp	r0, #0
 800462e:	d1e2      	bne.n	80045f6 <_svfprintf_r+0xeba>
 8004630:	ac2e      	add	r4, sp, #184	; 0xb8
 8004632:	e7f4      	b.n	800461e <_svfprintf_r+0xee2>
 8004634:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8004636:	2b00      	cmp	r3, #0
 8004638:	d0dd      	beq.n	80045f6 <_svfprintf_r+0xeba>
 800463a:	aa21      	add	r2, sp, #132	; 0x84
 800463c:	4649      	mov	r1, r9
 800463e:	4650      	mov	r0, sl
 8004640:	f001 fbd8 	bl	8005df4 <__ssprint_r>
 8004644:	e7d7      	b.n	80045f6 <_svfprintf_r+0xeba>
 8004646:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8004648:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800464a:	980d      	ldr	r0, [sp, #52]	; 0x34
 800464c:	990e      	ldr	r1, [sp, #56]	; 0x38
 800464e:	f7fc f9d9 	bl	8000a04 <__aeabi_dcmpun>
 8004652:	2800      	cmp	r0, #0
 8004654:	f43f aa3d 	beq.w	8003ad2 <_svfprintf_r+0x396>
 8004658:	4b1e      	ldr	r3, [pc, #120]	; (80046d4 <_svfprintf_r+0xf98>)
 800465a:	4a1f      	ldr	r2, [pc, #124]	; (80046d8 <_svfprintf_r+0xf9c>)
 800465c:	f7ff ba2d 	b.w	8003aba <_svfprintf_r+0x37e>
 8004660:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8004662:	eba3 0308 	sub.w	r3, r3, r8
 8004666:	9307      	str	r3, [sp, #28]
 8004668:	f7ff baaf 	b.w	8003bca <_svfprintf_r+0x48e>
 800466c:	ea56 0207 	orrs.w	r2, r6, r7
 8004670:	950f      	str	r5, [sp, #60]	; 0x3c
 8004672:	f43f ac2b 	beq.w	8003ecc <_svfprintf_r+0x790>
 8004676:	2b01      	cmp	r3, #1
 8004678:	f43f ac9d 	beq.w	8003fb6 <_svfprintf_r+0x87a>
 800467c:	2b02      	cmp	r3, #2
 800467e:	f43f acbd 	beq.w	8003ffc <_svfprintf_r+0x8c0>
 8004682:	ab2e      	add	r3, sp, #184	; 0xb8
 8004684:	08f1      	lsrs	r1, r6, #3
 8004686:	ea41 7147 	orr.w	r1, r1, r7, lsl #29
 800468a:	08f8      	lsrs	r0, r7, #3
 800468c:	f006 0207 	and.w	r2, r6, #7
 8004690:	4607      	mov	r7, r0
 8004692:	460e      	mov	r6, r1
 8004694:	3230      	adds	r2, #48	; 0x30
 8004696:	ea56 0107 	orrs.w	r1, r6, r7
 800469a:	f103 38ff 	add.w	r8, r3, #4294967295
 800469e:	f803 2c01 	strb.w	r2, [r3, #-1]
 80046a2:	f47f ac86 	bne.w	8003fb2 <_svfprintf_r+0x876>
 80046a6:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80046a8:	07c9      	lsls	r1, r1, #31
 80046aa:	d506      	bpl.n	80046ba <_svfprintf_r+0xf7e>
 80046ac:	2a30      	cmp	r2, #48	; 0x30
 80046ae:	d004      	beq.n	80046ba <_svfprintf_r+0xf7e>
 80046b0:	2230      	movs	r2, #48	; 0x30
 80046b2:	f808 2c01 	strb.w	r2, [r8, #-1]
 80046b6:	f1a3 0802 	sub.w	r8, r3, #2
 80046ba:	ab2e      	add	r3, sp, #184	; 0xb8
 80046bc:	465e      	mov	r6, fp
 80046be:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80046c0:	eba3 0b08 	sub.w	fp, r3, r8
 80046c4:	2700      	movs	r7, #0
 80046c6:	f7ff bace 	b.w	8003c66 <_svfprintf_r+0x52a>
 80046ca:	bf00      	nop
 80046cc:	080065ca 	.word	0x080065ca
 80046d0:	080065ba 	.word	0x080065ba
 80046d4:	0800658e 	.word	0x0800658e
 80046d8:	08006592 	.word	0x08006592

080046dc <quorem>:
 80046dc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80046e0:	6903      	ldr	r3, [r0, #16]
 80046e2:	690c      	ldr	r4, [r1, #16]
 80046e4:	4680      	mov	r8, r0
 80046e6:	429c      	cmp	r4, r3
 80046e8:	f300 8082 	bgt.w	80047f0 <quorem+0x114>
 80046ec:	3c01      	subs	r4, #1
 80046ee:	f101 0714 	add.w	r7, r1, #20
 80046f2:	f100 0614 	add.w	r6, r0, #20
 80046f6:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 80046fa:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 80046fe:	3501      	adds	r5, #1
 8004700:	fbb0 f5f5 	udiv	r5, r0, r5
 8004704:	ea4f 0e84 	mov.w	lr, r4, lsl #2
 8004708:	eb06 030e 	add.w	r3, r6, lr
 800470c:	eb07 090e 	add.w	r9, r7, lr
 8004710:	9301      	str	r3, [sp, #4]
 8004712:	b38d      	cbz	r5, 8004778 <quorem+0x9c>
 8004714:	f04f 0a00 	mov.w	sl, #0
 8004718:	4638      	mov	r0, r7
 800471a:	46b4      	mov	ip, r6
 800471c:	46d3      	mov	fp, sl
 800471e:	f850 2b04 	ldr.w	r2, [r0], #4
 8004722:	b293      	uxth	r3, r2
 8004724:	fb05 a303 	mla	r3, r5, r3, sl
 8004728:	0c12      	lsrs	r2, r2, #16
 800472a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800472e:	fb05 a202 	mla	r2, r5, r2, sl
 8004732:	b29b      	uxth	r3, r3
 8004734:	ebab 0303 	sub.w	r3, fp, r3
 8004738:	f8bc b000 	ldrh.w	fp, [ip]
 800473c:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8004740:	445b      	add	r3, fp
 8004742:	fa1f fb82 	uxth.w	fp, r2
 8004746:	f8dc 2000 	ldr.w	r2, [ip]
 800474a:	4581      	cmp	r9, r0
 800474c:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8004750:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004754:	b29b      	uxth	r3, r3
 8004756:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800475a:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800475e:	f84c 3b04 	str.w	r3, [ip], #4
 8004762:	d2dc      	bcs.n	800471e <quorem+0x42>
 8004764:	f856 300e 	ldr.w	r3, [r6, lr]
 8004768:	b933      	cbnz	r3, 8004778 <quorem+0x9c>
 800476a:	9b01      	ldr	r3, [sp, #4]
 800476c:	3b04      	subs	r3, #4
 800476e:	429e      	cmp	r6, r3
 8004770:	461a      	mov	r2, r3
 8004772:	d331      	bcc.n	80047d8 <quorem+0xfc>
 8004774:	f8c8 4010 	str.w	r4, [r8, #16]
 8004778:	4640      	mov	r0, r8
 800477a:	f001 fa62 	bl	8005c42 <__mcmp>
 800477e:	2800      	cmp	r0, #0
 8004780:	db26      	blt.n	80047d0 <quorem+0xf4>
 8004782:	4630      	mov	r0, r6
 8004784:	f04f 0e00 	mov.w	lr, #0
 8004788:	3501      	adds	r5, #1
 800478a:	f857 1b04 	ldr.w	r1, [r7], #4
 800478e:	f8d0 c000 	ldr.w	ip, [r0]
 8004792:	b28b      	uxth	r3, r1
 8004794:	ebae 0303 	sub.w	r3, lr, r3
 8004798:	fa1f f28c 	uxth.w	r2, ip
 800479c:	4413      	add	r3, r2
 800479e:	0c0a      	lsrs	r2, r1, #16
 80047a0:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 80047a4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80047a8:	b29b      	uxth	r3, r3
 80047aa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80047ae:	45b9      	cmp	r9, r7
 80047b0:	ea4f 4e22 	mov.w	lr, r2, asr #16
 80047b4:	f840 3b04 	str.w	r3, [r0], #4
 80047b8:	d2e7      	bcs.n	800478a <quorem+0xae>
 80047ba:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 80047be:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 80047c2:	b92a      	cbnz	r2, 80047d0 <quorem+0xf4>
 80047c4:	3b04      	subs	r3, #4
 80047c6:	429e      	cmp	r6, r3
 80047c8:	461a      	mov	r2, r3
 80047ca:	d30b      	bcc.n	80047e4 <quorem+0x108>
 80047cc:	f8c8 4010 	str.w	r4, [r8, #16]
 80047d0:	4628      	mov	r0, r5
 80047d2:	b003      	add	sp, #12
 80047d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80047d8:	6812      	ldr	r2, [r2, #0]
 80047da:	3b04      	subs	r3, #4
 80047dc:	2a00      	cmp	r2, #0
 80047de:	d1c9      	bne.n	8004774 <quorem+0x98>
 80047e0:	3c01      	subs	r4, #1
 80047e2:	e7c4      	b.n	800476e <quorem+0x92>
 80047e4:	6812      	ldr	r2, [r2, #0]
 80047e6:	3b04      	subs	r3, #4
 80047e8:	2a00      	cmp	r2, #0
 80047ea:	d1ef      	bne.n	80047cc <quorem+0xf0>
 80047ec:	3c01      	subs	r4, #1
 80047ee:	e7ea      	b.n	80047c6 <quorem+0xea>
 80047f0:	2000      	movs	r0, #0
 80047f2:	e7ee      	b.n	80047d2 <quorem+0xf6>
 80047f4:	0000      	movs	r0, r0
	...

080047f8 <_dtoa_r>:
 80047f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80047fc:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80047fe:	b095      	sub	sp, #84	; 0x54
 8004800:	4604      	mov	r4, r0
 8004802:	9d21      	ldr	r5, [sp, #132]	; 0x84
 8004804:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8004808:	b93e      	cbnz	r6, 800481a <_dtoa_r+0x22>
 800480a:	2010      	movs	r0, #16
 800480c:	f000 fdd6 	bl	80053bc <malloc>
 8004810:	6260      	str	r0, [r4, #36]	; 0x24
 8004812:	6046      	str	r6, [r0, #4]
 8004814:	6086      	str	r6, [r0, #8]
 8004816:	6006      	str	r6, [r0, #0]
 8004818:	60c6      	str	r6, [r0, #12]
 800481a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800481c:	6819      	ldr	r1, [r3, #0]
 800481e:	b151      	cbz	r1, 8004836 <_dtoa_r+0x3e>
 8004820:	685a      	ldr	r2, [r3, #4]
 8004822:	2301      	movs	r3, #1
 8004824:	4093      	lsls	r3, r2
 8004826:	604a      	str	r2, [r1, #4]
 8004828:	608b      	str	r3, [r1, #8]
 800482a:	4620      	mov	r0, r4
 800482c:	f001 f834 	bl	8005898 <_Bfree>
 8004830:	2200      	movs	r2, #0
 8004832:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004834:	601a      	str	r2, [r3, #0]
 8004836:	9b03      	ldr	r3, [sp, #12]
 8004838:	2b00      	cmp	r3, #0
 800483a:	bfb7      	itett	lt
 800483c:	2301      	movlt	r3, #1
 800483e:	2300      	movge	r3, #0
 8004840:	602b      	strlt	r3, [r5, #0]
 8004842:	9b03      	ldrlt	r3, [sp, #12]
 8004844:	bfae      	itee	ge
 8004846:	602b      	strge	r3, [r5, #0]
 8004848:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800484c:	9303      	strlt	r3, [sp, #12]
 800484e:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8004852:	4bab      	ldr	r3, [pc, #684]	; (8004b00 <_dtoa_r+0x308>)
 8004854:	ea33 0309 	bics.w	r3, r3, r9
 8004858:	d11b      	bne.n	8004892 <_dtoa_r+0x9a>
 800485a:	f242 730f 	movw	r3, #9999	; 0x270f
 800485e:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8004860:	6013      	str	r3, [r2, #0]
 8004862:	9b02      	ldr	r3, [sp, #8]
 8004864:	b923      	cbnz	r3, 8004870 <_dtoa_r+0x78>
 8004866:	f3c9 0013 	ubfx	r0, r9, #0, #20
 800486a:	2800      	cmp	r0, #0
 800486c:	f000 8583 	beq.w	8005376 <_dtoa_r+0xb7e>
 8004870:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004872:	b953      	cbnz	r3, 800488a <_dtoa_r+0x92>
 8004874:	4ba3      	ldr	r3, [pc, #652]	; (8004b04 <_dtoa_r+0x30c>)
 8004876:	e021      	b.n	80048bc <_dtoa_r+0xc4>
 8004878:	4ba3      	ldr	r3, [pc, #652]	; (8004b08 <_dtoa_r+0x310>)
 800487a:	9306      	str	r3, [sp, #24]
 800487c:	3308      	adds	r3, #8
 800487e:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8004880:	6013      	str	r3, [r2, #0]
 8004882:	9806      	ldr	r0, [sp, #24]
 8004884:	b015      	add	sp, #84	; 0x54
 8004886:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800488a:	4b9e      	ldr	r3, [pc, #632]	; (8004b04 <_dtoa_r+0x30c>)
 800488c:	9306      	str	r3, [sp, #24]
 800488e:	3303      	adds	r3, #3
 8004890:	e7f5      	b.n	800487e <_dtoa_r+0x86>
 8004892:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8004896:	2200      	movs	r2, #0
 8004898:	2300      	movs	r3, #0
 800489a:	4630      	mov	r0, r6
 800489c:	4639      	mov	r1, r7
 800489e:	f7fc f87f 	bl	80009a0 <__aeabi_dcmpeq>
 80048a2:	4680      	mov	r8, r0
 80048a4:	b160      	cbz	r0, 80048c0 <_dtoa_r+0xc8>
 80048a6:	2301      	movs	r3, #1
 80048a8:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80048aa:	6013      	str	r3, [r2, #0]
 80048ac:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80048ae:	2b00      	cmp	r3, #0
 80048b0:	f000 855e 	beq.w	8005370 <_dtoa_r+0xb78>
 80048b4:	4b95      	ldr	r3, [pc, #596]	; (8004b0c <_dtoa_r+0x314>)
 80048b6:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80048b8:	6013      	str	r3, [r2, #0]
 80048ba:	3b01      	subs	r3, #1
 80048bc:	9306      	str	r3, [sp, #24]
 80048be:	e7e0      	b.n	8004882 <_dtoa_r+0x8a>
 80048c0:	ab12      	add	r3, sp, #72	; 0x48
 80048c2:	9301      	str	r3, [sp, #4]
 80048c4:	ab13      	add	r3, sp, #76	; 0x4c
 80048c6:	9300      	str	r3, [sp, #0]
 80048c8:	4632      	mov	r2, r6
 80048ca:	463b      	mov	r3, r7
 80048cc:	4620      	mov	r0, r4
 80048ce:	f001 fa31 	bl	8005d34 <__d2b>
 80048d2:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80048d6:	4682      	mov	sl, r0
 80048d8:	2d00      	cmp	r5, #0
 80048da:	d07d      	beq.n	80049d8 <_dtoa_r+0x1e0>
 80048dc:	4630      	mov	r0, r6
 80048de:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80048e2:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 80048e6:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 80048ea:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80048ee:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 80048f2:	2200      	movs	r2, #0
 80048f4:	4b86      	ldr	r3, [pc, #536]	; (8004b10 <_dtoa_r+0x318>)
 80048f6:	f7fb fc37 	bl	8000168 <__aeabi_dsub>
 80048fa:	a37b      	add	r3, pc, #492	; (adr r3, 8004ae8 <_dtoa_r+0x2f0>)
 80048fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004900:	f7fb fde6 	bl	80004d0 <__aeabi_dmul>
 8004904:	a37a      	add	r3, pc, #488	; (adr r3, 8004af0 <_dtoa_r+0x2f8>)
 8004906:	e9d3 2300 	ldrd	r2, r3, [r3]
 800490a:	f7fb fc2f 	bl	800016c <__adddf3>
 800490e:	4606      	mov	r6, r0
 8004910:	4628      	mov	r0, r5
 8004912:	460f      	mov	r7, r1
 8004914:	f7fb fd76 	bl	8000404 <__aeabi_i2d>
 8004918:	a377      	add	r3, pc, #476	; (adr r3, 8004af8 <_dtoa_r+0x300>)
 800491a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800491e:	f7fb fdd7 	bl	80004d0 <__aeabi_dmul>
 8004922:	4602      	mov	r2, r0
 8004924:	460b      	mov	r3, r1
 8004926:	4630      	mov	r0, r6
 8004928:	4639      	mov	r1, r7
 800492a:	f7fb fc1f 	bl	800016c <__adddf3>
 800492e:	4606      	mov	r6, r0
 8004930:	460f      	mov	r7, r1
 8004932:	f7fc f87d 	bl	8000a30 <__aeabi_d2iz>
 8004936:	2200      	movs	r2, #0
 8004938:	4683      	mov	fp, r0
 800493a:	2300      	movs	r3, #0
 800493c:	4630      	mov	r0, r6
 800493e:	4639      	mov	r1, r7
 8004940:	f7fc f838 	bl	80009b4 <__aeabi_dcmplt>
 8004944:	b158      	cbz	r0, 800495e <_dtoa_r+0x166>
 8004946:	4658      	mov	r0, fp
 8004948:	f7fb fd5c 	bl	8000404 <__aeabi_i2d>
 800494c:	4602      	mov	r2, r0
 800494e:	460b      	mov	r3, r1
 8004950:	4630      	mov	r0, r6
 8004952:	4639      	mov	r1, r7
 8004954:	f7fc f824 	bl	80009a0 <__aeabi_dcmpeq>
 8004958:	b908      	cbnz	r0, 800495e <_dtoa_r+0x166>
 800495a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800495e:	f1bb 0f16 	cmp.w	fp, #22
 8004962:	d858      	bhi.n	8004a16 <_dtoa_r+0x21e>
 8004964:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004968:	496a      	ldr	r1, [pc, #424]	; (8004b14 <_dtoa_r+0x31c>)
 800496a:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 800496e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004972:	f7fc f83d 	bl	80009f0 <__aeabi_dcmpgt>
 8004976:	2800      	cmp	r0, #0
 8004978:	d04f      	beq.n	8004a1a <_dtoa_r+0x222>
 800497a:	2300      	movs	r3, #0
 800497c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8004980:	930d      	str	r3, [sp, #52]	; 0x34
 8004982:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8004984:	1b5d      	subs	r5, r3, r5
 8004986:	1e6b      	subs	r3, r5, #1
 8004988:	9307      	str	r3, [sp, #28]
 800498a:	bf43      	ittte	mi
 800498c:	2300      	movmi	r3, #0
 800498e:	f1c5 0801 	rsbmi	r8, r5, #1
 8004992:	9307      	strmi	r3, [sp, #28]
 8004994:	f04f 0800 	movpl.w	r8, #0
 8004998:	f1bb 0f00 	cmp.w	fp, #0
 800499c:	db3f      	blt.n	8004a1e <_dtoa_r+0x226>
 800499e:	9b07      	ldr	r3, [sp, #28]
 80049a0:	f8cd b030 	str.w	fp, [sp, #48]	; 0x30
 80049a4:	445b      	add	r3, fp
 80049a6:	9307      	str	r3, [sp, #28]
 80049a8:	2300      	movs	r3, #0
 80049aa:	9308      	str	r3, [sp, #32]
 80049ac:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80049ae:	2b09      	cmp	r3, #9
 80049b0:	f200 80b4 	bhi.w	8004b1c <_dtoa_r+0x324>
 80049b4:	2b05      	cmp	r3, #5
 80049b6:	bfc4      	itt	gt
 80049b8:	3b04      	subgt	r3, #4
 80049ba:	931e      	strgt	r3, [sp, #120]	; 0x78
 80049bc:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80049be:	bfc8      	it	gt
 80049c0:	2600      	movgt	r6, #0
 80049c2:	f1a3 0302 	sub.w	r3, r3, #2
 80049c6:	bfd8      	it	le
 80049c8:	2601      	movle	r6, #1
 80049ca:	2b03      	cmp	r3, #3
 80049cc:	f200 80b2 	bhi.w	8004b34 <_dtoa_r+0x33c>
 80049d0:	e8df f003 	tbb	[pc, r3]
 80049d4:	782d8684 	.word	0x782d8684
 80049d8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80049da:	9d12      	ldr	r5, [sp, #72]	; 0x48
 80049dc:	441d      	add	r5, r3
 80049de:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80049e2:	2b20      	cmp	r3, #32
 80049e4:	dd11      	ble.n	8004a0a <_dtoa_r+0x212>
 80049e6:	9a02      	ldr	r2, [sp, #8]
 80049e8:	f205 4012 	addw	r0, r5, #1042	; 0x412
 80049ec:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 80049f0:	fa22 f000 	lsr.w	r0, r2, r0
 80049f4:	fa09 f303 	lsl.w	r3, r9, r3
 80049f8:	4318      	orrs	r0, r3
 80049fa:	f7fb fcf3 	bl	80003e4 <__aeabi_ui2d>
 80049fe:	2301      	movs	r3, #1
 8004a00:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8004a04:	3d01      	subs	r5, #1
 8004a06:	9310      	str	r3, [sp, #64]	; 0x40
 8004a08:	e773      	b.n	80048f2 <_dtoa_r+0xfa>
 8004a0a:	f1c3 0020 	rsb	r0, r3, #32
 8004a0e:	9b02      	ldr	r3, [sp, #8]
 8004a10:	fa03 f000 	lsl.w	r0, r3, r0
 8004a14:	e7f1      	b.n	80049fa <_dtoa_r+0x202>
 8004a16:	2301      	movs	r3, #1
 8004a18:	e7b2      	b.n	8004980 <_dtoa_r+0x188>
 8004a1a:	900d      	str	r0, [sp, #52]	; 0x34
 8004a1c:	e7b1      	b.n	8004982 <_dtoa_r+0x18a>
 8004a1e:	f1cb 0300 	rsb	r3, fp, #0
 8004a22:	9308      	str	r3, [sp, #32]
 8004a24:	2300      	movs	r3, #0
 8004a26:	eba8 080b 	sub.w	r8, r8, fp
 8004a2a:	930c      	str	r3, [sp, #48]	; 0x30
 8004a2c:	e7be      	b.n	80049ac <_dtoa_r+0x1b4>
 8004a2e:	2301      	movs	r3, #1
 8004a30:	9309      	str	r3, [sp, #36]	; 0x24
 8004a32:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	f340 8080 	ble.w	8004b3a <_dtoa_r+0x342>
 8004a3a:	4699      	mov	r9, r3
 8004a3c:	9304      	str	r3, [sp, #16]
 8004a3e:	2200      	movs	r2, #0
 8004a40:	2104      	movs	r1, #4
 8004a42:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8004a44:	606a      	str	r2, [r5, #4]
 8004a46:	f101 0214 	add.w	r2, r1, #20
 8004a4a:	429a      	cmp	r2, r3
 8004a4c:	d97a      	bls.n	8004b44 <_dtoa_r+0x34c>
 8004a4e:	6869      	ldr	r1, [r5, #4]
 8004a50:	4620      	mov	r0, r4
 8004a52:	f000 feed 	bl	8005830 <_Balloc>
 8004a56:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004a58:	6028      	str	r0, [r5, #0]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	f1b9 0f0e 	cmp.w	r9, #14
 8004a60:	9306      	str	r3, [sp, #24]
 8004a62:	f200 80f0 	bhi.w	8004c46 <_dtoa_r+0x44e>
 8004a66:	2e00      	cmp	r6, #0
 8004a68:	f000 80ed 	beq.w	8004c46 <_dtoa_r+0x44e>
 8004a6c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004a70:	f1bb 0f00 	cmp.w	fp, #0
 8004a74:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
 8004a78:	dd79      	ble.n	8004b6e <_dtoa_r+0x376>
 8004a7a:	4a26      	ldr	r2, [pc, #152]	; (8004b14 <_dtoa_r+0x31c>)
 8004a7c:	f00b 030f 	and.w	r3, fp, #15
 8004a80:	ea4f 162b 	mov.w	r6, fp, asr #4
 8004a84:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8004a88:	06f0      	lsls	r0, r6, #27
 8004a8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a8e:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8004a92:	d55c      	bpl.n	8004b4e <_dtoa_r+0x356>
 8004a94:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8004a98:	4b1f      	ldr	r3, [pc, #124]	; (8004b18 <_dtoa_r+0x320>)
 8004a9a:	2503      	movs	r5, #3
 8004a9c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8004aa0:	f7fb fe40 	bl	8000724 <__aeabi_ddiv>
 8004aa4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004aa8:	f006 060f 	and.w	r6, r6, #15
 8004aac:	4f1a      	ldr	r7, [pc, #104]	; (8004b18 <_dtoa_r+0x320>)
 8004aae:	2e00      	cmp	r6, #0
 8004ab0:	d14f      	bne.n	8004b52 <_dtoa_r+0x35a>
 8004ab2:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8004ab6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004aba:	f7fb fe33 	bl	8000724 <__aeabi_ddiv>
 8004abe:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004ac2:	e06e      	b.n	8004ba2 <_dtoa_r+0x3aa>
 8004ac4:	2301      	movs	r3, #1
 8004ac6:	9309      	str	r3, [sp, #36]	; 0x24
 8004ac8:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8004aca:	445b      	add	r3, fp
 8004acc:	f103 0901 	add.w	r9, r3, #1
 8004ad0:	9304      	str	r3, [sp, #16]
 8004ad2:	464b      	mov	r3, r9
 8004ad4:	2b01      	cmp	r3, #1
 8004ad6:	bfb8      	it	lt
 8004ad8:	2301      	movlt	r3, #1
 8004ada:	e7b0      	b.n	8004a3e <_dtoa_r+0x246>
 8004adc:	2300      	movs	r3, #0
 8004ade:	e7a7      	b.n	8004a30 <_dtoa_r+0x238>
 8004ae0:	2300      	movs	r3, #0
 8004ae2:	e7f0      	b.n	8004ac6 <_dtoa_r+0x2ce>
 8004ae4:	f3af 8000 	nop.w
 8004ae8:	636f4361 	.word	0x636f4361
 8004aec:	3fd287a7 	.word	0x3fd287a7
 8004af0:	8b60c8b3 	.word	0x8b60c8b3
 8004af4:	3fc68a28 	.word	0x3fc68a28
 8004af8:	509f79fb 	.word	0x509f79fb
 8004afc:	3fd34413 	.word	0x3fd34413
 8004b00:	7ff00000 	.word	0x7ff00000
 8004b04:	080065e3 	.word	0x080065e3
 8004b08:	080065da 	.word	0x080065da
 8004b0c:	080065b9 	.word	0x080065b9
 8004b10:	3ff80000 	.word	0x3ff80000
 8004b14:	08006610 	.word	0x08006610
 8004b18:	080065e8 	.word	0x080065e8
 8004b1c:	2601      	movs	r6, #1
 8004b1e:	2300      	movs	r3, #0
 8004b20:	9609      	str	r6, [sp, #36]	; 0x24
 8004b22:	931e      	str	r3, [sp, #120]	; 0x78
 8004b24:	f04f 33ff 	mov.w	r3, #4294967295
 8004b28:	2200      	movs	r2, #0
 8004b2a:	9304      	str	r3, [sp, #16]
 8004b2c:	4699      	mov	r9, r3
 8004b2e:	2312      	movs	r3, #18
 8004b30:	921f      	str	r2, [sp, #124]	; 0x7c
 8004b32:	e784      	b.n	8004a3e <_dtoa_r+0x246>
 8004b34:	2301      	movs	r3, #1
 8004b36:	9309      	str	r3, [sp, #36]	; 0x24
 8004b38:	e7f4      	b.n	8004b24 <_dtoa_r+0x32c>
 8004b3a:	2301      	movs	r3, #1
 8004b3c:	9304      	str	r3, [sp, #16]
 8004b3e:	4699      	mov	r9, r3
 8004b40:	461a      	mov	r2, r3
 8004b42:	e7f5      	b.n	8004b30 <_dtoa_r+0x338>
 8004b44:	686a      	ldr	r2, [r5, #4]
 8004b46:	0049      	lsls	r1, r1, #1
 8004b48:	3201      	adds	r2, #1
 8004b4a:	606a      	str	r2, [r5, #4]
 8004b4c:	e77b      	b.n	8004a46 <_dtoa_r+0x24e>
 8004b4e:	2502      	movs	r5, #2
 8004b50:	e7ac      	b.n	8004aac <_dtoa_r+0x2b4>
 8004b52:	07f1      	lsls	r1, r6, #31
 8004b54:	d508      	bpl.n	8004b68 <_dtoa_r+0x370>
 8004b56:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8004b5a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004b5e:	f7fb fcb7 	bl	80004d0 <__aeabi_dmul>
 8004b62:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8004b66:	3501      	adds	r5, #1
 8004b68:	1076      	asrs	r6, r6, #1
 8004b6a:	3708      	adds	r7, #8
 8004b6c:	e79f      	b.n	8004aae <_dtoa_r+0x2b6>
 8004b6e:	f000 80a5 	beq.w	8004cbc <_dtoa_r+0x4c4>
 8004b72:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8004b76:	f1cb 0600 	rsb	r6, fp, #0
 8004b7a:	4ba2      	ldr	r3, [pc, #648]	; (8004e04 <_dtoa_r+0x60c>)
 8004b7c:	f006 020f 	and.w	r2, r6, #15
 8004b80:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004b84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b88:	f7fb fca2 	bl	80004d0 <__aeabi_dmul>
 8004b8c:	2502      	movs	r5, #2
 8004b8e:	2300      	movs	r3, #0
 8004b90:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004b94:	4f9c      	ldr	r7, [pc, #624]	; (8004e08 <_dtoa_r+0x610>)
 8004b96:	1136      	asrs	r6, r6, #4
 8004b98:	2e00      	cmp	r6, #0
 8004b9a:	f040 8084 	bne.w	8004ca6 <_dtoa_r+0x4ae>
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d18d      	bne.n	8004abe <_dtoa_r+0x2c6>
 8004ba2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004ba4:	2b00      	cmp	r3, #0
 8004ba6:	f000 808b 	beq.w	8004cc0 <_dtoa_r+0x4c8>
 8004baa:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004bae:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 8004bb2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8004bb6:	2200      	movs	r2, #0
 8004bb8:	4b94      	ldr	r3, [pc, #592]	; (8004e0c <_dtoa_r+0x614>)
 8004bba:	f7fb fefb 	bl	80009b4 <__aeabi_dcmplt>
 8004bbe:	2800      	cmp	r0, #0
 8004bc0:	d07e      	beq.n	8004cc0 <_dtoa_r+0x4c8>
 8004bc2:	f1b9 0f00 	cmp.w	r9, #0
 8004bc6:	d07b      	beq.n	8004cc0 <_dtoa_r+0x4c8>
 8004bc8:	9b04      	ldr	r3, [sp, #16]
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	dd37      	ble.n	8004c3e <_dtoa_r+0x446>
 8004bce:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8004bd2:	2200      	movs	r2, #0
 8004bd4:	4b8e      	ldr	r3, [pc, #568]	; (8004e10 <_dtoa_r+0x618>)
 8004bd6:	f7fb fc7b 	bl	80004d0 <__aeabi_dmul>
 8004bda:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004bde:	9e04      	ldr	r6, [sp, #16]
 8004be0:	f10b 37ff 	add.w	r7, fp, #4294967295
 8004be4:	3501      	adds	r5, #1
 8004be6:	4628      	mov	r0, r5
 8004be8:	f7fb fc0c 	bl	8000404 <__aeabi_i2d>
 8004bec:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004bf0:	f7fb fc6e 	bl	80004d0 <__aeabi_dmul>
 8004bf4:	4b87      	ldr	r3, [pc, #540]	; (8004e14 <_dtoa_r+0x61c>)
 8004bf6:	2200      	movs	r2, #0
 8004bf8:	f7fb fab8 	bl	800016c <__adddf3>
 8004bfc:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8004c00:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004c02:	f1a3 7550 	sub.w	r5, r3, #54525952	; 0x3400000
 8004c06:	950b      	str	r5, [sp, #44]	; 0x2c
 8004c08:	2e00      	cmp	r6, #0
 8004c0a:	d15c      	bne.n	8004cc6 <_dtoa_r+0x4ce>
 8004c0c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004c10:	2200      	movs	r2, #0
 8004c12:	4b81      	ldr	r3, [pc, #516]	; (8004e18 <_dtoa_r+0x620>)
 8004c14:	f7fb faa8 	bl	8000168 <__aeabi_dsub>
 8004c18:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004c1a:	462b      	mov	r3, r5
 8004c1c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004c20:	f7fb fee6 	bl	80009f0 <__aeabi_dcmpgt>
 8004c24:	2800      	cmp	r0, #0
 8004c26:	f040 82f7 	bne.w	8005218 <_dtoa_r+0xa20>
 8004c2a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004c2e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004c30:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8004c34:	f7fb febe 	bl	80009b4 <__aeabi_dcmplt>
 8004c38:	2800      	cmp	r0, #0
 8004c3a:	f040 82eb 	bne.w	8005214 <_dtoa_r+0xa1c>
 8004c3e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8004c42:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8004c46:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	f2c0 8150 	blt.w	8004eee <_dtoa_r+0x6f6>
 8004c4e:	f1bb 0f0e 	cmp.w	fp, #14
 8004c52:	f300 814c 	bgt.w	8004eee <_dtoa_r+0x6f6>
 8004c56:	4b6b      	ldr	r3, [pc, #428]	; (8004e04 <_dtoa_r+0x60c>)
 8004c58:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8004c5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c60:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8004c64:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	f280 80da 	bge.w	8004e20 <_dtoa_r+0x628>
 8004c6c:	f1b9 0f00 	cmp.w	r9, #0
 8004c70:	f300 80d6 	bgt.w	8004e20 <_dtoa_r+0x628>
 8004c74:	f040 82cd 	bne.w	8005212 <_dtoa_r+0xa1a>
 8004c78:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004c7c:	2200      	movs	r2, #0
 8004c7e:	4b66      	ldr	r3, [pc, #408]	; (8004e18 <_dtoa_r+0x620>)
 8004c80:	f7fb fc26 	bl	80004d0 <__aeabi_dmul>
 8004c84:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004c88:	f7fb fea8 	bl	80009dc <__aeabi_dcmpge>
 8004c8c:	464e      	mov	r6, r9
 8004c8e:	464f      	mov	r7, r9
 8004c90:	2800      	cmp	r0, #0
 8004c92:	f040 82a4 	bne.w	80051de <_dtoa_r+0x9e6>
 8004c96:	9b06      	ldr	r3, [sp, #24]
 8004c98:	9a06      	ldr	r2, [sp, #24]
 8004c9a:	1c5d      	adds	r5, r3, #1
 8004c9c:	2331      	movs	r3, #49	; 0x31
 8004c9e:	f10b 0b01 	add.w	fp, fp, #1
 8004ca2:	7013      	strb	r3, [r2, #0]
 8004ca4:	e29f      	b.n	80051e6 <_dtoa_r+0x9ee>
 8004ca6:	07f2      	lsls	r2, r6, #31
 8004ca8:	d505      	bpl.n	8004cb6 <_dtoa_r+0x4be>
 8004caa:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004cae:	f7fb fc0f 	bl	80004d0 <__aeabi_dmul>
 8004cb2:	2301      	movs	r3, #1
 8004cb4:	3501      	adds	r5, #1
 8004cb6:	1076      	asrs	r6, r6, #1
 8004cb8:	3708      	adds	r7, #8
 8004cba:	e76d      	b.n	8004b98 <_dtoa_r+0x3a0>
 8004cbc:	2502      	movs	r5, #2
 8004cbe:	e770      	b.n	8004ba2 <_dtoa_r+0x3aa>
 8004cc0:	465f      	mov	r7, fp
 8004cc2:	464e      	mov	r6, r9
 8004cc4:	e78f      	b.n	8004be6 <_dtoa_r+0x3ee>
 8004cc6:	9a06      	ldr	r2, [sp, #24]
 8004cc8:	4b4e      	ldr	r3, [pc, #312]	; (8004e04 <_dtoa_r+0x60c>)
 8004cca:	4432      	add	r2, r6
 8004ccc:	9211      	str	r2, [sp, #68]	; 0x44
 8004cce:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004cd0:	1e71      	subs	r1, r6, #1
 8004cd2:	2a00      	cmp	r2, #0
 8004cd4:	d048      	beq.n	8004d68 <_dtoa_r+0x570>
 8004cd6:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 8004cda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cde:	2000      	movs	r0, #0
 8004ce0:	494e      	ldr	r1, [pc, #312]	; (8004e1c <_dtoa_r+0x624>)
 8004ce2:	f7fb fd1f 	bl	8000724 <__aeabi_ddiv>
 8004ce6:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8004cea:	f7fb fa3d 	bl	8000168 <__aeabi_dsub>
 8004cee:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8004cf2:	9d06      	ldr	r5, [sp, #24]
 8004cf4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004cf8:	f7fb fe9a 	bl	8000a30 <__aeabi_d2iz>
 8004cfc:	4606      	mov	r6, r0
 8004cfe:	f7fb fb81 	bl	8000404 <__aeabi_i2d>
 8004d02:	4602      	mov	r2, r0
 8004d04:	460b      	mov	r3, r1
 8004d06:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004d0a:	f7fb fa2d 	bl	8000168 <__aeabi_dsub>
 8004d0e:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8004d12:	3630      	adds	r6, #48	; 0x30
 8004d14:	f805 6b01 	strb.w	r6, [r5], #1
 8004d18:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004d1c:	f7fb fe4a 	bl	80009b4 <__aeabi_dcmplt>
 8004d20:	2800      	cmp	r0, #0
 8004d22:	d164      	bne.n	8004dee <_dtoa_r+0x5f6>
 8004d24:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004d28:	2000      	movs	r0, #0
 8004d2a:	4938      	ldr	r1, [pc, #224]	; (8004e0c <_dtoa_r+0x614>)
 8004d2c:	f7fb fa1c 	bl	8000168 <__aeabi_dsub>
 8004d30:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8004d34:	f7fb fe3e 	bl	80009b4 <__aeabi_dcmplt>
 8004d38:	2800      	cmp	r0, #0
 8004d3a:	f040 80b9 	bne.w	8004eb0 <_dtoa_r+0x6b8>
 8004d3e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8004d40:	429d      	cmp	r5, r3
 8004d42:	f43f af7c 	beq.w	8004c3e <_dtoa_r+0x446>
 8004d46:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8004d4a:	2200      	movs	r2, #0
 8004d4c:	4b30      	ldr	r3, [pc, #192]	; (8004e10 <_dtoa_r+0x618>)
 8004d4e:	f7fb fbbf 	bl	80004d0 <__aeabi_dmul>
 8004d52:	2200      	movs	r2, #0
 8004d54:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8004d58:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004d5c:	4b2c      	ldr	r3, [pc, #176]	; (8004e10 <_dtoa_r+0x618>)
 8004d5e:	f7fb fbb7 	bl	80004d0 <__aeabi_dmul>
 8004d62:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004d66:	e7c5      	b.n	8004cf4 <_dtoa_r+0x4fc>
 8004d68:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 8004d6c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004d70:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8004d74:	f7fb fbac 	bl	80004d0 <__aeabi_dmul>
 8004d78:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8004d7c:	9d06      	ldr	r5, [sp, #24]
 8004d7e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004d82:	f7fb fe55 	bl	8000a30 <__aeabi_d2iz>
 8004d86:	4606      	mov	r6, r0
 8004d88:	f7fb fb3c 	bl	8000404 <__aeabi_i2d>
 8004d8c:	4602      	mov	r2, r0
 8004d8e:	460b      	mov	r3, r1
 8004d90:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004d94:	f7fb f9e8 	bl	8000168 <__aeabi_dsub>
 8004d98:	3630      	adds	r6, #48	; 0x30
 8004d9a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8004d9c:	f805 6b01 	strb.w	r6, [r5], #1
 8004da0:	42ab      	cmp	r3, r5
 8004da2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004da6:	f04f 0200 	mov.w	r2, #0
 8004daa:	d124      	bne.n	8004df6 <_dtoa_r+0x5fe>
 8004dac:	4b1b      	ldr	r3, [pc, #108]	; (8004e1c <_dtoa_r+0x624>)
 8004dae:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8004db2:	f7fb f9db 	bl	800016c <__adddf3>
 8004db6:	4602      	mov	r2, r0
 8004db8:	460b      	mov	r3, r1
 8004dba:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004dbe:	f7fb fe17 	bl	80009f0 <__aeabi_dcmpgt>
 8004dc2:	2800      	cmp	r0, #0
 8004dc4:	d174      	bne.n	8004eb0 <_dtoa_r+0x6b8>
 8004dc6:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8004dca:	2000      	movs	r0, #0
 8004dcc:	4913      	ldr	r1, [pc, #76]	; (8004e1c <_dtoa_r+0x624>)
 8004dce:	f7fb f9cb 	bl	8000168 <__aeabi_dsub>
 8004dd2:	4602      	mov	r2, r0
 8004dd4:	460b      	mov	r3, r1
 8004dd6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004dda:	f7fb fdeb 	bl	80009b4 <__aeabi_dcmplt>
 8004dde:	2800      	cmp	r0, #0
 8004de0:	f43f af2d 	beq.w	8004c3e <_dtoa_r+0x446>
 8004de4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8004de8:	1e6a      	subs	r2, r5, #1
 8004dea:	2b30      	cmp	r3, #48	; 0x30
 8004dec:	d001      	beq.n	8004df2 <_dtoa_r+0x5fa>
 8004dee:	46bb      	mov	fp, r7
 8004df0:	e04d      	b.n	8004e8e <_dtoa_r+0x696>
 8004df2:	4615      	mov	r5, r2
 8004df4:	e7f6      	b.n	8004de4 <_dtoa_r+0x5ec>
 8004df6:	4b06      	ldr	r3, [pc, #24]	; (8004e10 <_dtoa_r+0x618>)
 8004df8:	f7fb fb6a 	bl	80004d0 <__aeabi_dmul>
 8004dfc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004e00:	e7bd      	b.n	8004d7e <_dtoa_r+0x586>
 8004e02:	bf00      	nop
 8004e04:	08006610 	.word	0x08006610
 8004e08:	080065e8 	.word	0x080065e8
 8004e0c:	3ff00000 	.word	0x3ff00000
 8004e10:	40240000 	.word	0x40240000
 8004e14:	401c0000 	.word	0x401c0000
 8004e18:	40140000 	.word	0x40140000
 8004e1c:	3fe00000 	.word	0x3fe00000
 8004e20:	9d06      	ldr	r5, [sp, #24]
 8004e22:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8004e26:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004e2a:	4630      	mov	r0, r6
 8004e2c:	4639      	mov	r1, r7
 8004e2e:	f7fb fc79 	bl	8000724 <__aeabi_ddiv>
 8004e32:	f7fb fdfd 	bl	8000a30 <__aeabi_d2iz>
 8004e36:	4680      	mov	r8, r0
 8004e38:	f7fb fae4 	bl	8000404 <__aeabi_i2d>
 8004e3c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004e40:	f7fb fb46 	bl	80004d0 <__aeabi_dmul>
 8004e44:	4602      	mov	r2, r0
 8004e46:	460b      	mov	r3, r1
 8004e48:	4630      	mov	r0, r6
 8004e4a:	4639      	mov	r1, r7
 8004e4c:	f7fb f98c 	bl	8000168 <__aeabi_dsub>
 8004e50:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8004e54:	f805 6b01 	strb.w	r6, [r5], #1
 8004e58:	9e06      	ldr	r6, [sp, #24]
 8004e5a:	4602      	mov	r2, r0
 8004e5c:	1bae      	subs	r6, r5, r6
 8004e5e:	45b1      	cmp	r9, r6
 8004e60:	460b      	mov	r3, r1
 8004e62:	d137      	bne.n	8004ed4 <_dtoa_r+0x6dc>
 8004e64:	f7fb f982 	bl	800016c <__adddf3>
 8004e68:	4606      	mov	r6, r0
 8004e6a:	460f      	mov	r7, r1
 8004e6c:	4602      	mov	r2, r0
 8004e6e:	460b      	mov	r3, r1
 8004e70:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004e74:	f7fb fd9e 	bl	80009b4 <__aeabi_dcmplt>
 8004e78:	b9c8      	cbnz	r0, 8004eae <_dtoa_r+0x6b6>
 8004e7a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004e7e:	4632      	mov	r2, r6
 8004e80:	463b      	mov	r3, r7
 8004e82:	f7fb fd8d 	bl	80009a0 <__aeabi_dcmpeq>
 8004e86:	b110      	cbz	r0, 8004e8e <_dtoa_r+0x696>
 8004e88:	f018 0f01 	tst.w	r8, #1
 8004e8c:	d10f      	bne.n	8004eae <_dtoa_r+0x6b6>
 8004e8e:	4651      	mov	r1, sl
 8004e90:	4620      	mov	r0, r4
 8004e92:	f000 fd01 	bl	8005898 <_Bfree>
 8004e96:	2300      	movs	r3, #0
 8004e98:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8004e9a:	702b      	strb	r3, [r5, #0]
 8004e9c:	f10b 0301 	add.w	r3, fp, #1
 8004ea0:	6013      	str	r3, [r2, #0]
 8004ea2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	f43f acec 	beq.w	8004882 <_dtoa_r+0x8a>
 8004eaa:	601d      	str	r5, [r3, #0]
 8004eac:	e4e9      	b.n	8004882 <_dtoa_r+0x8a>
 8004eae:	465f      	mov	r7, fp
 8004eb0:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8004eb4:	1e6b      	subs	r3, r5, #1
 8004eb6:	2a39      	cmp	r2, #57	; 0x39
 8004eb8:	d106      	bne.n	8004ec8 <_dtoa_r+0x6d0>
 8004eba:	9a06      	ldr	r2, [sp, #24]
 8004ebc:	429a      	cmp	r2, r3
 8004ebe:	d107      	bne.n	8004ed0 <_dtoa_r+0x6d8>
 8004ec0:	2330      	movs	r3, #48	; 0x30
 8004ec2:	7013      	strb	r3, [r2, #0]
 8004ec4:	4613      	mov	r3, r2
 8004ec6:	3701      	adds	r7, #1
 8004ec8:	781a      	ldrb	r2, [r3, #0]
 8004eca:	3201      	adds	r2, #1
 8004ecc:	701a      	strb	r2, [r3, #0]
 8004ece:	e78e      	b.n	8004dee <_dtoa_r+0x5f6>
 8004ed0:	461d      	mov	r5, r3
 8004ed2:	e7ed      	b.n	8004eb0 <_dtoa_r+0x6b8>
 8004ed4:	2200      	movs	r2, #0
 8004ed6:	4bb5      	ldr	r3, [pc, #724]	; (80051ac <_dtoa_r+0x9b4>)
 8004ed8:	f7fb fafa 	bl	80004d0 <__aeabi_dmul>
 8004edc:	2200      	movs	r2, #0
 8004ede:	2300      	movs	r3, #0
 8004ee0:	4606      	mov	r6, r0
 8004ee2:	460f      	mov	r7, r1
 8004ee4:	f7fb fd5c 	bl	80009a0 <__aeabi_dcmpeq>
 8004ee8:	2800      	cmp	r0, #0
 8004eea:	d09c      	beq.n	8004e26 <_dtoa_r+0x62e>
 8004eec:	e7cf      	b.n	8004e8e <_dtoa_r+0x696>
 8004eee:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004ef0:	2a00      	cmp	r2, #0
 8004ef2:	f000 8129 	beq.w	8005148 <_dtoa_r+0x950>
 8004ef6:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8004ef8:	2a01      	cmp	r2, #1
 8004efa:	f300 810e 	bgt.w	800511a <_dtoa_r+0x922>
 8004efe:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8004f00:	2a00      	cmp	r2, #0
 8004f02:	f000 8106 	beq.w	8005112 <_dtoa_r+0x91a>
 8004f06:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8004f0a:	4645      	mov	r5, r8
 8004f0c:	9e08      	ldr	r6, [sp, #32]
 8004f0e:	9a07      	ldr	r2, [sp, #28]
 8004f10:	2101      	movs	r1, #1
 8004f12:	441a      	add	r2, r3
 8004f14:	4620      	mov	r0, r4
 8004f16:	4498      	add	r8, r3
 8004f18:	9207      	str	r2, [sp, #28]
 8004f1a:	f000 fd5d 	bl	80059d8 <__i2b>
 8004f1e:	4607      	mov	r7, r0
 8004f20:	2d00      	cmp	r5, #0
 8004f22:	dd0b      	ble.n	8004f3c <_dtoa_r+0x744>
 8004f24:	9b07      	ldr	r3, [sp, #28]
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	dd08      	ble.n	8004f3c <_dtoa_r+0x744>
 8004f2a:	42ab      	cmp	r3, r5
 8004f2c:	bfa8      	it	ge
 8004f2e:	462b      	movge	r3, r5
 8004f30:	9a07      	ldr	r2, [sp, #28]
 8004f32:	eba8 0803 	sub.w	r8, r8, r3
 8004f36:	1aed      	subs	r5, r5, r3
 8004f38:	1ad3      	subs	r3, r2, r3
 8004f3a:	9307      	str	r3, [sp, #28]
 8004f3c:	9b08      	ldr	r3, [sp, #32]
 8004f3e:	b1fb      	cbz	r3, 8004f80 <_dtoa_r+0x788>
 8004f40:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	f000 8104 	beq.w	8005150 <_dtoa_r+0x958>
 8004f48:	2e00      	cmp	r6, #0
 8004f4a:	dd11      	ble.n	8004f70 <_dtoa_r+0x778>
 8004f4c:	4639      	mov	r1, r7
 8004f4e:	4632      	mov	r2, r6
 8004f50:	4620      	mov	r0, r4
 8004f52:	f000 fdd7 	bl	8005b04 <__pow5mult>
 8004f56:	4652      	mov	r2, sl
 8004f58:	4601      	mov	r1, r0
 8004f5a:	4607      	mov	r7, r0
 8004f5c:	4620      	mov	r0, r4
 8004f5e:	f000 fd44 	bl	80059ea <__multiply>
 8004f62:	4651      	mov	r1, sl
 8004f64:	900a      	str	r0, [sp, #40]	; 0x28
 8004f66:	4620      	mov	r0, r4
 8004f68:	f000 fc96 	bl	8005898 <_Bfree>
 8004f6c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004f6e:	469a      	mov	sl, r3
 8004f70:	9b08      	ldr	r3, [sp, #32]
 8004f72:	1b9a      	subs	r2, r3, r6
 8004f74:	d004      	beq.n	8004f80 <_dtoa_r+0x788>
 8004f76:	4651      	mov	r1, sl
 8004f78:	4620      	mov	r0, r4
 8004f7a:	f000 fdc3 	bl	8005b04 <__pow5mult>
 8004f7e:	4682      	mov	sl, r0
 8004f80:	2101      	movs	r1, #1
 8004f82:	4620      	mov	r0, r4
 8004f84:	f000 fd28 	bl	80059d8 <__i2b>
 8004f88:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8004f8a:	4606      	mov	r6, r0
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	f340 80e1 	ble.w	8005154 <_dtoa_r+0x95c>
 8004f92:	461a      	mov	r2, r3
 8004f94:	4601      	mov	r1, r0
 8004f96:	4620      	mov	r0, r4
 8004f98:	f000 fdb4 	bl	8005b04 <__pow5mult>
 8004f9c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8004f9e:	4606      	mov	r6, r0
 8004fa0:	2b01      	cmp	r3, #1
 8004fa2:	f340 80da 	ble.w	800515a <_dtoa_r+0x962>
 8004fa6:	2300      	movs	r3, #0
 8004fa8:	9308      	str	r3, [sp, #32]
 8004faa:	6933      	ldr	r3, [r6, #16]
 8004fac:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8004fb0:	6918      	ldr	r0, [r3, #16]
 8004fb2:	f000 fcc3 	bl	800593c <__hi0bits>
 8004fb6:	f1c0 0020 	rsb	r0, r0, #32
 8004fba:	9b07      	ldr	r3, [sp, #28]
 8004fbc:	4418      	add	r0, r3
 8004fbe:	f010 001f 	ands.w	r0, r0, #31
 8004fc2:	f000 80f0 	beq.w	80051a6 <_dtoa_r+0x9ae>
 8004fc6:	f1c0 0320 	rsb	r3, r0, #32
 8004fca:	2b04      	cmp	r3, #4
 8004fcc:	f340 80e2 	ble.w	8005194 <_dtoa_r+0x99c>
 8004fd0:	9b07      	ldr	r3, [sp, #28]
 8004fd2:	f1c0 001c 	rsb	r0, r0, #28
 8004fd6:	4480      	add	r8, r0
 8004fd8:	4405      	add	r5, r0
 8004fda:	4403      	add	r3, r0
 8004fdc:	9307      	str	r3, [sp, #28]
 8004fde:	f1b8 0f00 	cmp.w	r8, #0
 8004fe2:	dd05      	ble.n	8004ff0 <_dtoa_r+0x7f8>
 8004fe4:	4651      	mov	r1, sl
 8004fe6:	4642      	mov	r2, r8
 8004fe8:	4620      	mov	r0, r4
 8004fea:	f000 fdd9 	bl	8005ba0 <__lshift>
 8004fee:	4682      	mov	sl, r0
 8004ff0:	9b07      	ldr	r3, [sp, #28]
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	dd05      	ble.n	8005002 <_dtoa_r+0x80a>
 8004ff6:	4631      	mov	r1, r6
 8004ff8:	461a      	mov	r2, r3
 8004ffa:	4620      	mov	r0, r4
 8004ffc:	f000 fdd0 	bl	8005ba0 <__lshift>
 8005000:	4606      	mov	r6, r0
 8005002:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005004:	2b00      	cmp	r3, #0
 8005006:	f000 80d3 	beq.w	80051b0 <_dtoa_r+0x9b8>
 800500a:	4631      	mov	r1, r6
 800500c:	4650      	mov	r0, sl
 800500e:	f000 fe18 	bl	8005c42 <__mcmp>
 8005012:	2800      	cmp	r0, #0
 8005014:	f280 80cc 	bge.w	80051b0 <_dtoa_r+0x9b8>
 8005018:	2300      	movs	r3, #0
 800501a:	4651      	mov	r1, sl
 800501c:	220a      	movs	r2, #10
 800501e:	4620      	mov	r0, r4
 8005020:	f000 fc51 	bl	80058c6 <__multadd>
 8005024:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005026:	f10b 3bff 	add.w	fp, fp, #4294967295
 800502a:	4682      	mov	sl, r0
 800502c:	2b00      	cmp	r3, #0
 800502e:	f000 81a9 	beq.w	8005384 <_dtoa_r+0xb8c>
 8005032:	2300      	movs	r3, #0
 8005034:	4639      	mov	r1, r7
 8005036:	220a      	movs	r2, #10
 8005038:	4620      	mov	r0, r4
 800503a:	f000 fc44 	bl	80058c6 <__multadd>
 800503e:	9b04      	ldr	r3, [sp, #16]
 8005040:	4607      	mov	r7, r0
 8005042:	2b00      	cmp	r3, #0
 8005044:	dc03      	bgt.n	800504e <_dtoa_r+0x856>
 8005046:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8005048:	2b02      	cmp	r3, #2
 800504a:	f300 80b9 	bgt.w	80051c0 <_dtoa_r+0x9c8>
 800504e:	2d00      	cmp	r5, #0
 8005050:	dd05      	ble.n	800505e <_dtoa_r+0x866>
 8005052:	4639      	mov	r1, r7
 8005054:	462a      	mov	r2, r5
 8005056:	4620      	mov	r0, r4
 8005058:	f000 fda2 	bl	8005ba0 <__lshift>
 800505c:	4607      	mov	r7, r0
 800505e:	9b08      	ldr	r3, [sp, #32]
 8005060:	2b00      	cmp	r3, #0
 8005062:	f000 8110 	beq.w	8005286 <_dtoa_r+0xa8e>
 8005066:	6879      	ldr	r1, [r7, #4]
 8005068:	4620      	mov	r0, r4
 800506a:	f000 fbe1 	bl	8005830 <_Balloc>
 800506e:	4605      	mov	r5, r0
 8005070:	693a      	ldr	r2, [r7, #16]
 8005072:	f107 010c 	add.w	r1, r7, #12
 8005076:	3202      	adds	r2, #2
 8005078:	0092      	lsls	r2, r2, #2
 800507a:	300c      	adds	r0, #12
 800507c:	f000 fbc0 	bl	8005800 <memcpy>
 8005080:	2201      	movs	r2, #1
 8005082:	4629      	mov	r1, r5
 8005084:	4620      	mov	r0, r4
 8005086:	f000 fd8b 	bl	8005ba0 <__lshift>
 800508a:	9707      	str	r7, [sp, #28]
 800508c:	4607      	mov	r7, r0
 800508e:	9b02      	ldr	r3, [sp, #8]
 8005090:	f8dd 8018 	ldr.w	r8, [sp, #24]
 8005094:	f003 0301 	and.w	r3, r3, #1
 8005098:	9308      	str	r3, [sp, #32]
 800509a:	4631      	mov	r1, r6
 800509c:	4650      	mov	r0, sl
 800509e:	f7ff fb1d 	bl	80046dc <quorem>
 80050a2:	9907      	ldr	r1, [sp, #28]
 80050a4:	4605      	mov	r5, r0
 80050a6:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80050aa:	4650      	mov	r0, sl
 80050ac:	f000 fdc9 	bl	8005c42 <__mcmp>
 80050b0:	463a      	mov	r2, r7
 80050b2:	9002      	str	r0, [sp, #8]
 80050b4:	4631      	mov	r1, r6
 80050b6:	4620      	mov	r0, r4
 80050b8:	f000 fddd 	bl	8005c76 <__mdiff>
 80050bc:	68c3      	ldr	r3, [r0, #12]
 80050be:	4602      	mov	r2, r0
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	f040 80e2 	bne.w	800528a <_dtoa_r+0xa92>
 80050c6:	4601      	mov	r1, r0
 80050c8:	9009      	str	r0, [sp, #36]	; 0x24
 80050ca:	4650      	mov	r0, sl
 80050cc:	f000 fdb9 	bl	8005c42 <__mcmp>
 80050d0:	4603      	mov	r3, r0
 80050d2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80050d4:	4611      	mov	r1, r2
 80050d6:	4620      	mov	r0, r4
 80050d8:	9309      	str	r3, [sp, #36]	; 0x24
 80050da:	f000 fbdd 	bl	8005898 <_Bfree>
 80050de:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	f040 80d4 	bne.w	800528e <_dtoa_r+0xa96>
 80050e6:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 80050e8:	2a00      	cmp	r2, #0
 80050ea:	f040 80d0 	bne.w	800528e <_dtoa_r+0xa96>
 80050ee:	9a08      	ldr	r2, [sp, #32]
 80050f0:	2a00      	cmp	r2, #0
 80050f2:	f040 80cc 	bne.w	800528e <_dtoa_r+0xa96>
 80050f6:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80050fa:	f000 80e8 	beq.w	80052ce <_dtoa_r+0xad6>
 80050fe:	9b02      	ldr	r3, [sp, #8]
 8005100:	2b00      	cmp	r3, #0
 8005102:	dd01      	ble.n	8005108 <_dtoa_r+0x910>
 8005104:	f105 0931 	add.w	r9, r5, #49	; 0x31
 8005108:	f108 0501 	add.w	r5, r8, #1
 800510c:	f888 9000 	strb.w	r9, [r8]
 8005110:	e06b      	b.n	80051ea <_dtoa_r+0x9f2>
 8005112:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005114:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8005118:	e6f7      	b.n	8004f0a <_dtoa_r+0x712>
 800511a:	9b08      	ldr	r3, [sp, #32]
 800511c:	f109 36ff 	add.w	r6, r9, #4294967295
 8005120:	42b3      	cmp	r3, r6
 8005122:	bfb7      	itett	lt
 8005124:	9b08      	ldrlt	r3, [sp, #32]
 8005126:	1b9e      	subge	r6, r3, r6
 8005128:	1af2      	sublt	r2, r6, r3
 800512a:	9b0c      	ldrlt	r3, [sp, #48]	; 0x30
 800512c:	bfbf      	itttt	lt
 800512e:	9608      	strlt	r6, [sp, #32]
 8005130:	189b      	addlt	r3, r3, r2
 8005132:	930c      	strlt	r3, [sp, #48]	; 0x30
 8005134:	2600      	movlt	r6, #0
 8005136:	f1b9 0f00 	cmp.w	r9, #0
 800513a:	bfb9      	ittee	lt
 800513c:	eba8 0509 	sublt.w	r5, r8, r9
 8005140:	2300      	movlt	r3, #0
 8005142:	4645      	movge	r5, r8
 8005144:	464b      	movge	r3, r9
 8005146:	e6e2      	b.n	8004f0e <_dtoa_r+0x716>
 8005148:	9e08      	ldr	r6, [sp, #32]
 800514a:	4645      	mov	r5, r8
 800514c:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800514e:	e6e7      	b.n	8004f20 <_dtoa_r+0x728>
 8005150:	9a08      	ldr	r2, [sp, #32]
 8005152:	e710      	b.n	8004f76 <_dtoa_r+0x77e>
 8005154:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8005156:	2b01      	cmp	r3, #1
 8005158:	dc18      	bgt.n	800518c <_dtoa_r+0x994>
 800515a:	9b02      	ldr	r3, [sp, #8]
 800515c:	b9b3      	cbnz	r3, 800518c <_dtoa_r+0x994>
 800515e:	9b03      	ldr	r3, [sp, #12]
 8005160:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005164:	b9a3      	cbnz	r3, 8005190 <_dtoa_r+0x998>
 8005166:	9b03      	ldr	r3, [sp, #12]
 8005168:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800516c:	0d1b      	lsrs	r3, r3, #20
 800516e:	051b      	lsls	r3, r3, #20
 8005170:	b12b      	cbz	r3, 800517e <_dtoa_r+0x986>
 8005172:	9b07      	ldr	r3, [sp, #28]
 8005174:	f108 0801 	add.w	r8, r8, #1
 8005178:	3301      	adds	r3, #1
 800517a:	9307      	str	r3, [sp, #28]
 800517c:	2301      	movs	r3, #1
 800517e:	9308      	str	r3, [sp, #32]
 8005180:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005182:	2b00      	cmp	r3, #0
 8005184:	f47f af11 	bne.w	8004faa <_dtoa_r+0x7b2>
 8005188:	2001      	movs	r0, #1
 800518a:	e716      	b.n	8004fba <_dtoa_r+0x7c2>
 800518c:	2300      	movs	r3, #0
 800518e:	e7f6      	b.n	800517e <_dtoa_r+0x986>
 8005190:	9b02      	ldr	r3, [sp, #8]
 8005192:	e7f4      	b.n	800517e <_dtoa_r+0x986>
 8005194:	f43f af23 	beq.w	8004fde <_dtoa_r+0x7e6>
 8005198:	9a07      	ldr	r2, [sp, #28]
 800519a:	331c      	adds	r3, #28
 800519c:	441a      	add	r2, r3
 800519e:	4498      	add	r8, r3
 80051a0:	441d      	add	r5, r3
 80051a2:	4613      	mov	r3, r2
 80051a4:	e71a      	b.n	8004fdc <_dtoa_r+0x7e4>
 80051a6:	4603      	mov	r3, r0
 80051a8:	e7f6      	b.n	8005198 <_dtoa_r+0x9a0>
 80051aa:	bf00      	nop
 80051ac:	40240000 	.word	0x40240000
 80051b0:	f1b9 0f00 	cmp.w	r9, #0
 80051b4:	dc33      	bgt.n	800521e <_dtoa_r+0xa26>
 80051b6:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80051b8:	2b02      	cmp	r3, #2
 80051ba:	dd30      	ble.n	800521e <_dtoa_r+0xa26>
 80051bc:	f8cd 9010 	str.w	r9, [sp, #16]
 80051c0:	9b04      	ldr	r3, [sp, #16]
 80051c2:	b963      	cbnz	r3, 80051de <_dtoa_r+0x9e6>
 80051c4:	4631      	mov	r1, r6
 80051c6:	2205      	movs	r2, #5
 80051c8:	4620      	mov	r0, r4
 80051ca:	f000 fb7c 	bl	80058c6 <__multadd>
 80051ce:	4601      	mov	r1, r0
 80051d0:	4606      	mov	r6, r0
 80051d2:	4650      	mov	r0, sl
 80051d4:	f000 fd35 	bl	8005c42 <__mcmp>
 80051d8:	2800      	cmp	r0, #0
 80051da:	f73f ad5c 	bgt.w	8004c96 <_dtoa_r+0x49e>
 80051de:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80051e0:	9d06      	ldr	r5, [sp, #24]
 80051e2:	ea6f 0b03 	mvn.w	fp, r3
 80051e6:	2300      	movs	r3, #0
 80051e8:	9307      	str	r3, [sp, #28]
 80051ea:	4631      	mov	r1, r6
 80051ec:	4620      	mov	r0, r4
 80051ee:	f000 fb53 	bl	8005898 <_Bfree>
 80051f2:	2f00      	cmp	r7, #0
 80051f4:	f43f ae4b 	beq.w	8004e8e <_dtoa_r+0x696>
 80051f8:	9b07      	ldr	r3, [sp, #28]
 80051fa:	b12b      	cbz	r3, 8005208 <_dtoa_r+0xa10>
 80051fc:	42bb      	cmp	r3, r7
 80051fe:	d003      	beq.n	8005208 <_dtoa_r+0xa10>
 8005200:	4619      	mov	r1, r3
 8005202:	4620      	mov	r0, r4
 8005204:	f000 fb48 	bl	8005898 <_Bfree>
 8005208:	4639      	mov	r1, r7
 800520a:	4620      	mov	r0, r4
 800520c:	f000 fb44 	bl	8005898 <_Bfree>
 8005210:	e63d      	b.n	8004e8e <_dtoa_r+0x696>
 8005212:	2600      	movs	r6, #0
 8005214:	4637      	mov	r7, r6
 8005216:	e7e2      	b.n	80051de <_dtoa_r+0x9e6>
 8005218:	46bb      	mov	fp, r7
 800521a:	4637      	mov	r7, r6
 800521c:	e53b      	b.n	8004c96 <_dtoa_r+0x49e>
 800521e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005220:	f8cd 9010 	str.w	r9, [sp, #16]
 8005224:	2b00      	cmp	r3, #0
 8005226:	f47f af12 	bne.w	800504e <_dtoa_r+0x856>
 800522a:	9d06      	ldr	r5, [sp, #24]
 800522c:	4631      	mov	r1, r6
 800522e:	4650      	mov	r0, sl
 8005230:	f7ff fa54 	bl	80046dc <quorem>
 8005234:	9b06      	ldr	r3, [sp, #24]
 8005236:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800523a:	f805 9b01 	strb.w	r9, [r5], #1
 800523e:	9a04      	ldr	r2, [sp, #16]
 8005240:	1aeb      	subs	r3, r5, r3
 8005242:	429a      	cmp	r2, r3
 8005244:	f300 8081 	bgt.w	800534a <_dtoa_r+0xb52>
 8005248:	9b06      	ldr	r3, [sp, #24]
 800524a:	2a01      	cmp	r2, #1
 800524c:	bfac      	ite	ge
 800524e:	189b      	addge	r3, r3, r2
 8005250:	3301      	addlt	r3, #1
 8005252:	4698      	mov	r8, r3
 8005254:	2300      	movs	r3, #0
 8005256:	9307      	str	r3, [sp, #28]
 8005258:	4651      	mov	r1, sl
 800525a:	2201      	movs	r2, #1
 800525c:	4620      	mov	r0, r4
 800525e:	f000 fc9f 	bl	8005ba0 <__lshift>
 8005262:	4631      	mov	r1, r6
 8005264:	4682      	mov	sl, r0
 8005266:	f000 fcec 	bl	8005c42 <__mcmp>
 800526a:	2800      	cmp	r0, #0
 800526c:	dc34      	bgt.n	80052d8 <_dtoa_r+0xae0>
 800526e:	d102      	bne.n	8005276 <_dtoa_r+0xa7e>
 8005270:	f019 0f01 	tst.w	r9, #1
 8005274:	d130      	bne.n	80052d8 <_dtoa_r+0xae0>
 8005276:	4645      	mov	r5, r8
 8005278:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800527c:	1e6a      	subs	r2, r5, #1
 800527e:	2b30      	cmp	r3, #48	; 0x30
 8005280:	d1b3      	bne.n	80051ea <_dtoa_r+0x9f2>
 8005282:	4615      	mov	r5, r2
 8005284:	e7f8      	b.n	8005278 <_dtoa_r+0xa80>
 8005286:	4638      	mov	r0, r7
 8005288:	e6ff      	b.n	800508a <_dtoa_r+0x892>
 800528a:	2301      	movs	r3, #1
 800528c:	e722      	b.n	80050d4 <_dtoa_r+0x8dc>
 800528e:	9a02      	ldr	r2, [sp, #8]
 8005290:	2a00      	cmp	r2, #0
 8005292:	db04      	blt.n	800529e <_dtoa_r+0xaa6>
 8005294:	d128      	bne.n	80052e8 <_dtoa_r+0xaf0>
 8005296:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8005298:	bb32      	cbnz	r2, 80052e8 <_dtoa_r+0xaf0>
 800529a:	9a08      	ldr	r2, [sp, #32]
 800529c:	bb22      	cbnz	r2, 80052e8 <_dtoa_r+0xaf0>
 800529e:	2b00      	cmp	r3, #0
 80052a0:	f77f af32 	ble.w	8005108 <_dtoa_r+0x910>
 80052a4:	4651      	mov	r1, sl
 80052a6:	2201      	movs	r2, #1
 80052a8:	4620      	mov	r0, r4
 80052aa:	f000 fc79 	bl	8005ba0 <__lshift>
 80052ae:	4631      	mov	r1, r6
 80052b0:	4682      	mov	sl, r0
 80052b2:	f000 fcc6 	bl	8005c42 <__mcmp>
 80052b6:	2800      	cmp	r0, #0
 80052b8:	dc05      	bgt.n	80052c6 <_dtoa_r+0xace>
 80052ba:	f47f af25 	bne.w	8005108 <_dtoa_r+0x910>
 80052be:	f019 0f01 	tst.w	r9, #1
 80052c2:	f43f af21 	beq.w	8005108 <_dtoa_r+0x910>
 80052c6:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80052ca:	f47f af1b 	bne.w	8005104 <_dtoa_r+0x90c>
 80052ce:	2339      	movs	r3, #57	; 0x39
 80052d0:	f108 0801 	add.w	r8, r8, #1
 80052d4:	f808 3c01 	strb.w	r3, [r8, #-1]
 80052d8:	4645      	mov	r5, r8
 80052da:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80052de:	1e6a      	subs	r2, r5, #1
 80052e0:	2b39      	cmp	r3, #57	; 0x39
 80052e2:	d03a      	beq.n	800535a <_dtoa_r+0xb62>
 80052e4:	3301      	adds	r3, #1
 80052e6:	e03f      	b.n	8005368 <_dtoa_r+0xb70>
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	f108 0501 	add.w	r5, r8, #1
 80052ee:	dd05      	ble.n	80052fc <_dtoa_r+0xb04>
 80052f0:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80052f4:	d0eb      	beq.n	80052ce <_dtoa_r+0xad6>
 80052f6:	f109 0901 	add.w	r9, r9, #1
 80052fa:	e707      	b.n	800510c <_dtoa_r+0x914>
 80052fc:	9b06      	ldr	r3, [sp, #24]
 80052fe:	9a04      	ldr	r2, [sp, #16]
 8005300:	1aeb      	subs	r3, r5, r3
 8005302:	4293      	cmp	r3, r2
 8005304:	46a8      	mov	r8, r5
 8005306:	f805 9c01 	strb.w	r9, [r5, #-1]
 800530a:	d0a5      	beq.n	8005258 <_dtoa_r+0xa60>
 800530c:	4651      	mov	r1, sl
 800530e:	2300      	movs	r3, #0
 8005310:	220a      	movs	r2, #10
 8005312:	4620      	mov	r0, r4
 8005314:	f000 fad7 	bl	80058c6 <__multadd>
 8005318:	9b07      	ldr	r3, [sp, #28]
 800531a:	4682      	mov	sl, r0
 800531c:	42bb      	cmp	r3, r7
 800531e:	f04f 020a 	mov.w	r2, #10
 8005322:	f04f 0300 	mov.w	r3, #0
 8005326:	9907      	ldr	r1, [sp, #28]
 8005328:	4620      	mov	r0, r4
 800532a:	d104      	bne.n	8005336 <_dtoa_r+0xb3e>
 800532c:	f000 facb 	bl	80058c6 <__multadd>
 8005330:	9007      	str	r0, [sp, #28]
 8005332:	4607      	mov	r7, r0
 8005334:	e6b1      	b.n	800509a <_dtoa_r+0x8a2>
 8005336:	f000 fac6 	bl	80058c6 <__multadd>
 800533a:	2300      	movs	r3, #0
 800533c:	9007      	str	r0, [sp, #28]
 800533e:	220a      	movs	r2, #10
 8005340:	4639      	mov	r1, r7
 8005342:	4620      	mov	r0, r4
 8005344:	f000 fabf 	bl	80058c6 <__multadd>
 8005348:	e7f3      	b.n	8005332 <_dtoa_r+0xb3a>
 800534a:	4651      	mov	r1, sl
 800534c:	2300      	movs	r3, #0
 800534e:	220a      	movs	r2, #10
 8005350:	4620      	mov	r0, r4
 8005352:	f000 fab8 	bl	80058c6 <__multadd>
 8005356:	4682      	mov	sl, r0
 8005358:	e768      	b.n	800522c <_dtoa_r+0xa34>
 800535a:	9b06      	ldr	r3, [sp, #24]
 800535c:	4293      	cmp	r3, r2
 800535e:	d105      	bne.n	800536c <_dtoa_r+0xb74>
 8005360:	2331      	movs	r3, #49	; 0x31
 8005362:	9a06      	ldr	r2, [sp, #24]
 8005364:	f10b 0b01 	add.w	fp, fp, #1
 8005368:	7013      	strb	r3, [r2, #0]
 800536a:	e73e      	b.n	80051ea <_dtoa_r+0x9f2>
 800536c:	4615      	mov	r5, r2
 800536e:	e7b4      	b.n	80052da <_dtoa_r+0xae2>
 8005370:	4b09      	ldr	r3, [pc, #36]	; (8005398 <_dtoa_r+0xba0>)
 8005372:	f7ff baa3 	b.w	80048bc <_dtoa_r+0xc4>
 8005376:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005378:	2b00      	cmp	r3, #0
 800537a:	f47f aa7d 	bne.w	8004878 <_dtoa_r+0x80>
 800537e:	4b07      	ldr	r3, [pc, #28]	; (800539c <_dtoa_r+0xba4>)
 8005380:	f7ff ba9c 	b.w	80048bc <_dtoa_r+0xc4>
 8005384:	9b04      	ldr	r3, [sp, #16]
 8005386:	2b00      	cmp	r3, #0
 8005388:	f73f af4f 	bgt.w	800522a <_dtoa_r+0xa32>
 800538c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800538e:	2b02      	cmp	r3, #2
 8005390:	f77f af4b 	ble.w	800522a <_dtoa_r+0xa32>
 8005394:	e714      	b.n	80051c0 <_dtoa_r+0x9c8>
 8005396:	bf00      	nop
 8005398:	080065b8 	.word	0x080065b8
 800539c:	080065da 	.word	0x080065da

080053a0 <_localeconv_r>:
 80053a0:	4b04      	ldr	r3, [pc, #16]	; (80053b4 <_localeconv_r+0x14>)
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	6a18      	ldr	r0, [r3, #32]
 80053a6:	4b04      	ldr	r3, [pc, #16]	; (80053b8 <_localeconv_r+0x18>)
 80053a8:	2800      	cmp	r0, #0
 80053aa:	bf08      	it	eq
 80053ac:	4618      	moveq	r0, r3
 80053ae:	30f0      	adds	r0, #240	; 0xf0
 80053b0:	4770      	bx	lr
 80053b2:	bf00      	nop
 80053b4:	20000004 	.word	0x20000004
 80053b8:	20000508 	.word	0x20000508

080053bc <malloc>:
 80053bc:	4b02      	ldr	r3, [pc, #8]	; (80053c8 <malloc+0xc>)
 80053be:	4601      	mov	r1, r0
 80053c0:	6818      	ldr	r0, [r3, #0]
 80053c2:	f000 b803 	b.w	80053cc <_malloc_r>
 80053c6:	bf00      	nop
 80053c8:	20000004 	.word	0x20000004

080053cc <_malloc_r>:
 80053cc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80053d0:	f101 040b 	add.w	r4, r1, #11
 80053d4:	2c16      	cmp	r4, #22
 80053d6:	4681      	mov	r9, r0
 80053d8:	d907      	bls.n	80053ea <_malloc_r+0x1e>
 80053da:	f034 0407 	bics.w	r4, r4, #7
 80053de:	d505      	bpl.n	80053ec <_malloc_r+0x20>
 80053e0:	230c      	movs	r3, #12
 80053e2:	f8c9 3000 	str.w	r3, [r9]
 80053e6:	2600      	movs	r6, #0
 80053e8:	e131      	b.n	800564e <_malloc_r+0x282>
 80053ea:	2410      	movs	r4, #16
 80053ec:	428c      	cmp	r4, r1
 80053ee:	d3f7      	bcc.n	80053e0 <_malloc_r+0x14>
 80053f0:	4648      	mov	r0, r9
 80053f2:	f000 fa11 	bl	8005818 <__malloc_lock>
 80053f6:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
 80053fa:	4d9b      	ldr	r5, [pc, #620]	; (8005668 <_malloc_r+0x29c>)
 80053fc:	d236      	bcs.n	800546c <_malloc_r+0xa0>
 80053fe:	f104 0208 	add.w	r2, r4, #8
 8005402:	442a      	add	r2, r5
 8005404:	6856      	ldr	r6, [r2, #4]
 8005406:	f1a2 0108 	sub.w	r1, r2, #8
 800540a:	428e      	cmp	r6, r1
 800540c:	ea4f 03d4 	mov.w	r3, r4, lsr #3
 8005410:	d102      	bne.n	8005418 <_malloc_r+0x4c>
 8005412:	68d6      	ldr	r6, [r2, #12]
 8005414:	42b2      	cmp	r2, r6
 8005416:	d010      	beq.n	800543a <_malloc_r+0x6e>
 8005418:	6873      	ldr	r3, [r6, #4]
 800541a:	68f2      	ldr	r2, [r6, #12]
 800541c:	68b1      	ldr	r1, [r6, #8]
 800541e:	f023 0303 	bic.w	r3, r3, #3
 8005422:	60ca      	str	r2, [r1, #12]
 8005424:	4433      	add	r3, r6
 8005426:	6091      	str	r1, [r2, #8]
 8005428:	685a      	ldr	r2, [r3, #4]
 800542a:	f042 0201 	orr.w	r2, r2, #1
 800542e:	605a      	str	r2, [r3, #4]
 8005430:	4648      	mov	r0, r9
 8005432:	f000 f9f7 	bl	8005824 <__malloc_unlock>
 8005436:	3608      	adds	r6, #8
 8005438:	e109      	b.n	800564e <_malloc_r+0x282>
 800543a:	3302      	adds	r3, #2
 800543c:	4a8b      	ldr	r2, [pc, #556]	; (800566c <_malloc_r+0x2a0>)
 800543e:	692e      	ldr	r6, [r5, #16]
 8005440:	4611      	mov	r1, r2
 8005442:	4296      	cmp	r6, r2
 8005444:	d06d      	beq.n	8005522 <_malloc_r+0x156>
 8005446:	6870      	ldr	r0, [r6, #4]
 8005448:	f020 0003 	bic.w	r0, r0, #3
 800544c:	1b07      	subs	r7, r0, r4
 800544e:	2f0f      	cmp	r7, #15
 8005450:	dd47      	ble.n	80054e2 <_malloc_r+0x116>
 8005452:	1933      	adds	r3, r6, r4
 8005454:	f044 0401 	orr.w	r4, r4, #1
 8005458:	6074      	str	r4, [r6, #4]
 800545a:	616b      	str	r3, [r5, #20]
 800545c:	612b      	str	r3, [r5, #16]
 800545e:	60da      	str	r2, [r3, #12]
 8005460:	609a      	str	r2, [r3, #8]
 8005462:	f047 0201 	orr.w	r2, r7, #1
 8005466:	605a      	str	r2, [r3, #4]
 8005468:	5037      	str	r7, [r6, r0]
 800546a:	e7e1      	b.n	8005430 <_malloc_r+0x64>
 800546c:	0a63      	lsrs	r3, r4, #9
 800546e:	d02a      	beq.n	80054c6 <_malloc_r+0xfa>
 8005470:	2b04      	cmp	r3, #4
 8005472:	d812      	bhi.n	800549a <_malloc_r+0xce>
 8005474:	09a3      	lsrs	r3, r4, #6
 8005476:	3338      	adds	r3, #56	; 0x38
 8005478:	1c5a      	adds	r2, r3, #1
 800547a:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 800547e:	6856      	ldr	r6, [r2, #4]
 8005480:	f1a2 0008 	sub.w	r0, r2, #8
 8005484:	4286      	cmp	r6, r0
 8005486:	d006      	beq.n	8005496 <_malloc_r+0xca>
 8005488:	6872      	ldr	r2, [r6, #4]
 800548a:	f022 0203 	bic.w	r2, r2, #3
 800548e:	1b11      	subs	r1, r2, r4
 8005490:	290f      	cmp	r1, #15
 8005492:	dd1c      	ble.n	80054ce <_malloc_r+0x102>
 8005494:	3b01      	subs	r3, #1
 8005496:	3301      	adds	r3, #1
 8005498:	e7d0      	b.n	800543c <_malloc_r+0x70>
 800549a:	2b14      	cmp	r3, #20
 800549c:	d801      	bhi.n	80054a2 <_malloc_r+0xd6>
 800549e:	335b      	adds	r3, #91	; 0x5b
 80054a0:	e7ea      	b.n	8005478 <_malloc_r+0xac>
 80054a2:	2b54      	cmp	r3, #84	; 0x54
 80054a4:	d802      	bhi.n	80054ac <_malloc_r+0xe0>
 80054a6:	0b23      	lsrs	r3, r4, #12
 80054a8:	336e      	adds	r3, #110	; 0x6e
 80054aa:	e7e5      	b.n	8005478 <_malloc_r+0xac>
 80054ac:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 80054b0:	d802      	bhi.n	80054b8 <_malloc_r+0xec>
 80054b2:	0be3      	lsrs	r3, r4, #15
 80054b4:	3377      	adds	r3, #119	; 0x77
 80054b6:	e7df      	b.n	8005478 <_malloc_r+0xac>
 80054b8:	f240 5254 	movw	r2, #1364	; 0x554
 80054bc:	4293      	cmp	r3, r2
 80054be:	d804      	bhi.n	80054ca <_malloc_r+0xfe>
 80054c0:	0ca3      	lsrs	r3, r4, #18
 80054c2:	337c      	adds	r3, #124	; 0x7c
 80054c4:	e7d8      	b.n	8005478 <_malloc_r+0xac>
 80054c6:	233f      	movs	r3, #63	; 0x3f
 80054c8:	e7d6      	b.n	8005478 <_malloc_r+0xac>
 80054ca:	237e      	movs	r3, #126	; 0x7e
 80054cc:	e7d4      	b.n	8005478 <_malloc_r+0xac>
 80054ce:	2900      	cmp	r1, #0
 80054d0:	68f1      	ldr	r1, [r6, #12]
 80054d2:	db04      	blt.n	80054de <_malloc_r+0x112>
 80054d4:	68b3      	ldr	r3, [r6, #8]
 80054d6:	60d9      	str	r1, [r3, #12]
 80054d8:	608b      	str	r3, [r1, #8]
 80054da:	18b3      	adds	r3, r6, r2
 80054dc:	e7a4      	b.n	8005428 <_malloc_r+0x5c>
 80054de:	460e      	mov	r6, r1
 80054e0:	e7d0      	b.n	8005484 <_malloc_r+0xb8>
 80054e2:	2f00      	cmp	r7, #0
 80054e4:	616a      	str	r2, [r5, #20]
 80054e6:	612a      	str	r2, [r5, #16]
 80054e8:	db05      	blt.n	80054f6 <_malloc_r+0x12a>
 80054ea:	4430      	add	r0, r6
 80054ec:	6843      	ldr	r3, [r0, #4]
 80054ee:	f043 0301 	orr.w	r3, r3, #1
 80054f2:	6043      	str	r3, [r0, #4]
 80054f4:	e79c      	b.n	8005430 <_malloc_r+0x64>
 80054f6:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 80054fa:	d244      	bcs.n	8005586 <_malloc_r+0x1ba>
 80054fc:	2201      	movs	r2, #1
 80054fe:	08c0      	lsrs	r0, r0, #3
 8005500:	1087      	asrs	r7, r0, #2
 8005502:	fa02 f707 	lsl.w	r7, r2, r7
 8005506:	686a      	ldr	r2, [r5, #4]
 8005508:	3001      	adds	r0, #1
 800550a:	433a      	orrs	r2, r7
 800550c:	606a      	str	r2, [r5, #4]
 800550e:	f855 7030 	ldr.w	r7, [r5, r0, lsl #3]
 8005512:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 8005516:	3a08      	subs	r2, #8
 8005518:	60f2      	str	r2, [r6, #12]
 800551a:	60b7      	str	r7, [r6, #8]
 800551c:	f845 6030 	str.w	r6, [r5, r0, lsl #3]
 8005520:	60fe      	str	r6, [r7, #12]
 8005522:	2001      	movs	r0, #1
 8005524:	109a      	asrs	r2, r3, #2
 8005526:	fa00 f202 	lsl.w	r2, r0, r2
 800552a:	6868      	ldr	r0, [r5, #4]
 800552c:	4282      	cmp	r2, r0
 800552e:	f200 809f 	bhi.w	8005670 <_malloc_r+0x2a4>
 8005532:	4202      	tst	r2, r0
 8005534:	d106      	bne.n	8005544 <_malloc_r+0x178>
 8005536:	f023 0303 	bic.w	r3, r3, #3
 800553a:	0052      	lsls	r2, r2, #1
 800553c:	4202      	tst	r2, r0
 800553e:	f103 0304 	add.w	r3, r3, #4
 8005542:	d0fa      	beq.n	800553a <_malloc_r+0x16e>
 8005544:	eb05 0cc3 	add.w	ip, r5, r3, lsl #3
 8005548:	46e0      	mov	r8, ip
 800554a:	469e      	mov	lr, r3
 800554c:	f8d8 600c 	ldr.w	r6, [r8, #12]
 8005550:	4546      	cmp	r6, r8
 8005552:	d153      	bne.n	80055fc <_malloc_r+0x230>
 8005554:	f10e 0e01 	add.w	lr, lr, #1
 8005558:	f01e 0f03 	tst.w	lr, #3
 800555c:	f108 0808 	add.w	r8, r8, #8
 8005560:	d1f4      	bne.n	800554c <_malloc_r+0x180>
 8005562:	0798      	lsls	r0, r3, #30
 8005564:	d179      	bne.n	800565a <_malloc_r+0x28e>
 8005566:	686b      	ldr	r3, [r5, #4]
 8005568:	ea23 0302 	bic.w	r3, r3, r2
 800556c:	606b      	str	r3, [r5, #4]
 800556e:	6868      	ldr	r0, [r5, #4]
 8005570:	0052      	lsls	r2, r2, #1
 8005572:	4282      	cmp	r2, r0
 8005574:	d87c      	bhi.n	8005670 <_malloc_r+0x2a4>
 8005576:	2a00      	cmp	r2, #0
 8005578:	d07a      	beq.n	8005670 <_malloc_r+0x2a4>
 800557a:	4673      	mov	r3, lr
 800557c:	4202      	tst	r2, r0
 800557e:	d1e1      	bne.n	8005544 <_malloc_r+0x178>
 8005580:	3304      	adds	r3, #4
 8005582:	0052      	lsls	r2, r2, #1
 8005584:	e7fa      	b.n	800557c <_malloc_r+0x1b0>
 8005586:	0a42      	lsrs	r2, r0, #9
 8005588:	2a04      	cmp	r2, #4
 800558a:	d815      	bhi.n	80055b8 <_malloc_r+0x1ec>
 800558c:	0982      	lsrs	r2, r0, #6
 800558e:	3238      	adds	r2, #56	; 0x38
 8005590:	1c57      	adds	r7, r2, #1
 8005592:	f855 7037 	ldr.w	r7, [r5, r7, lsl #3]
 8005596:	eb05 0ec2 	add.w	lr, r5, r2, lsl #3
 800559a:	45be      	cmp	lr, r7
 800559c:	d126      	bne.n	80055ec <_malloc_r+0x220>
 800559e:	2001      	movs	r0, #1
 80055a0:	1092      	asrs	r2, r2, #2
 80055a2:	fa00 f202 	lsl.w	r2, r0, r2
 80055a6:	6868      	ldr	r0, [r5, #4]
 80055a8:	4310      	orrs	r0, r2
 80055aa:	6068      	str	r0, [r5, #4]
 80055ac:	f8c6 e00c 	str.w	lr, [r6, #12]
 80055b0:	60b7      	str	r7, [r6, #8]
 80055b2:	f8ce 6008 	str.w	r6, [lr, #8]
 80055b6:	e7b3      	b.n	8005520 <_malloc_r+0x154>
 80055b8:	2a14      	cmp	r2, #20
 80055ba:	d801      	bhi.n	80055c0 <_malloc_r+0x1f4>
 80055bc:	325b      	adds	r2, #91	; 0x5b
 80055be:	e7e7      	b.n	8005590 <_malloc_r+0x1c4>
 80055c0:	2a54      	cmp	r2, #84	; 0x54
 80055c2:	d802      	bhi.n	80055ca <_malloc_r+0x1fe>
 80055c4:	0b02      	lsrs	r2, r0, #12
 80055c6:	326e      	adds	r2, #110	; 0x6e
 80055c8:	e7e2      	b.n	8005590 <_malloc_r+0x1c4>
 80055ca:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 80055ce:	d802      	bhi.n	80055d6 <_malloc_r+0x20a>
 80055d0:	0bc2      	lsrs	r2, r0, #15
 80055d2:	3277      	adds	r2, #119	; 0x77
 80055d4:	e7dc      	b.n	8005590 <_malloc_r+0x1c4>
 80055d6:	f240 5754 	movw	r7, #1364	; 0x554
 80055da:	42ba      	cmp	r2, r7
 80055dc:	bf9a      	itte	ls
 80055de:	0c82      	lsrls	r2, r0, #18
 80055e0:	327c      	addls	r2, #124	; 0x7c
 80055e2:	227e      	movhi	r2, #126	; 0x7e
 80055e4:	e7d4      	b.n	8005590 <_malloc_r+0x1c4>
 80055e6:	68bf      	ldr	r7, [r7, #8]
 80055e8:	45be      	cmp	lr, r7
 80055ea:	d004      	beq.n	80055f6 <_malloc_r+0x22a>
 80055ec:	687a      	ldr	r2, [r7, #4]
 80055ee:	f022 0203 	bic.w	r2, r2, #3
 80055f2:	4290      	cmp	r0, r2
 80055f4:	d3f7      	bcc.n	80055e6 <_malloc_r+0x21a>
 80055f6:	f8d7 e00c 	ldr.w	lr, [r7, #12]
 80055fa:	e7d7      	b.n	80055ac <_malloc_r+0x1e0>
 80055fc:	6870      	ldr	r0, [r6, #4]
 80055fe:	68f7      	ldr	r7, [r6, #12]
 8005600:	f020 0003 	bic.w	r0, r0, #3
 8005604:	eba0 0a04 	sub.w	sl, r0, r4
 8005608:	f1ba 0f0f 	cmp.w	sl, #15
 800560c:	dd10      	ble.n	8005630 <_malloc_r+0x264>
 800560e:	68b2      	ldr	r2, [r6, #8]
 8005610:	1933      	adds	r3, r6, r4
 8005612:	f044 0401 	orr.w	r4, r4, #1
 8005616:	6074      	str	r4, [r6, #4]
 8005618:	60d7      	str	r7, [r2, #12]
 800561a:	60ba      	str	r2, [r7, #8]
 800561c:	f04a 0201 	orr.w	r2, sl, #1
 8005620:	616b      	str	r3, [r5, #20]
 8005622:	612b      	str	r3, [r5, #16]
 8005624:	60d9      	str	r1, [r3, #12]
 8005626:	6099      	str	r1, [r3, #8]
 8005628:	605a      	str	r2, [r3, #4]
 800562a:	f846 a000 	str.w	sl, [r6, r0]
 800562e:	e6ff      	b.n	8005430 <_malloc_r+0x64>
 8005630:	f1ba 0f00 	cmp.w	sl, #0
 8005634:	db0f      	blt.n	8005656 <_malloc_r+0x28a>
 8005636:	4430      	add	r0, r6
 8005638:	6843      	ldr	r3, [r0, #4]
 800563a:	f043 0301 	orr.w	r3, r3, #1
 800563e:	6043      	str	r3, [r0, #4]
 8005640:	f856 3f08 	ldr.w	r3, [r6, #8]!
 8005644:	4648      	mov	r0, r9
 8005646:	60df      	str	r7, [r3, #12]
 8005648:	60bb      	str	r3, [r7, #8]
 800564a:	f000 f8eb 	bl	8005824 <__malloc_unlock>
 800564e:	4630      	mov	r0, r6
 8005650:	b003      	add	sp, #12
 8005652:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005656:	463e      	mov	r6, r7
 8005658:	e77a      	b.n	8005550 <_malloc_r+0x184>
 800565a:	f85c 0908 	ldr.w	r0, [ip], #-8
 800565e:	3b01      	subs	r3, #1
 8005660:	4584      	cmp	ip, r0
 8005662:	f43f af7e 	beq.w	8005562 <_malloc_r+0x196>
 8005666:	e782      	b.n	800556e <_malloc_r+0x1a2>
 8005668:	200000f8 	.word	0x200000f8
 800566c:	20000100 	.word	0x20000100
 8005670:	f8d5 b008 	ldr.w	fp, [r5, #8]
 8005674:	f8db 6004 	ldr.w	r6, [fp, #4]
 8005678:	f026 0603 	bic.w	r6, r6, #3
 800567c:	42b4      	cmp	r4, r6
 800567e:	d803      	bhi.n	8005688 <_malloc_r+0x2bc>
 8005680:	1b33      	subs	r3, r6, r4
 8005682:	2b0f      	cmp	r3, #15
 8005684:	f300 8095 	bgt.w	80057b2 <_malloc_r+0x3e6>
 8005688:	4a4f      	ldr	r2, [pc, #316]	; (80057c8 <_malloc_r+0x3fc>)
 800568a:	eb0b 0306 	add.w	r3, fp, r6
 800568e:	6817      	ldr	r7, [r2, #0]
 8005690:	4a4e      	ldr	r2, [pc, #312]	; (80057cc <_malloc_r+0x400>)
 8005692:	3710      	adds	r7, #16
 8005694:	6811      	ldr	r1, [r2, #0]
 8005696:	4427      	add	r7, r4
 8005698:	3101      	adds	r1, #1
 800569a:	d005      	beq.n	80056a8 <_malloc_r+0x2dc>
 800569c:	494c      	ldr	r1, [pc, #304]	; (80057d0 <_malloc_r+0x404>)
 800569e:	3901      	subs	r1, #1
 80056a0:	440f      	add	r7, r1
 80056a2:	3101      	adds	r1, #1
 80056a4:	4249      	negs	r1, r1
 80056a6:	400f      	ands	r7, r1
 80056a8:	4639      	mov	r1, r7
 80056aa:	4648      	mov	r0, r9
 80056ac:	9201      	str	r2, [sp, #4]
 80056ae:	9300      	str	r3, [sp, #0]
 80056b0:	f000 fb90 	bl	8005dd4 <_sbrk_r>
 80056b4:	f1b0 3fff 	cmp.w	r0, #4294967295
 80056b8:	4680      	mov	r8, r0
 80056ba:	d055      	beq.n	8005768 <_malloc_r+0x39c>
 80056bc:	9b00      	ldr	r3, [sp, #0]
 80056be:	9a01      	ldr	r2, [sp, #4]
 80056c0:	4283      	cmp	r3, r0
 80056c2:	d901      	bls.n	80056c8 <_malloc_r+0x2fc>
 80056c4:	45ab      	cmp	fp, r5
 80056c6:	d14f      	bne.n	8005768 <_malloc_r+0x39c>
 80056c8:	4842      	ldr	r0, [pc, #264]	; (80057d4 <_malloc_r+0x408>)
 80056ca:	4543      	cmp	r3, r8
 80056cc:	6801      	ldr	r1, [r0, #0]
 80056ce:	4682      	mov	sl, r0
 80056d0:	eb07 0e01 	add.w	lr, r7, r1
 80056d4:	f8c0 e000 	str.w	lr, [r0]
 80056d8:	493f      	ldr	r1, [pc, #252]	; (80057d8 <_malloc_r+0x40c>)
 80056da:	d113      	bne.n	8005704 <_malloc_r+0x338>
 80056dc:	420b      	tst	r3, r1
 80056de:	d111      	bne.n	8005704 <_malloc_r+0x338>
 80056e0:	68ab      	ldr	r3, [r5, #8]
 80056e2:	443e      	add	r6, r7
 80056e4:	f046 0601 	orr.w	r6, r6, #1
 80056e8:	605e      	str	r6, [r3, #4]
 80056ea:	4a3c      	ldr	r2, [pc, #240]	; (80057dc <_malloc_r+0x410>)
 80056ec:	f8da 3000 	ldr.w	r3, [sl]
 80056f0:	6811      	ldr	r1, [r2, #0]
 80056f2:	428b      	cmp	r3, r1
 80056f4:	bf88      	it	hi
 80056f6:	6013      	strhi	r3, [r2, #0]
 80056f8:	4a39      	ldr	r2, [pc, #228]	; (80057e0 <_malloc_r+0x414>)
 80056fa:	6811      	ldr	r1, [r2, #0]
 80056fc:	428b      	cmp	r3, r1
 80056fe:	bf88      	it	hi
 8005700:	6013      	strhi	r3, [r2, #0]
 8005702:	e031      	b.n	8005768 <_malloc_r+0x39c>
 8005704:	6810      	ldr	r0, [r2, #0]
 8005706:	3001      	adds	r0, #1
 8005708:	bf1b      	ittet	ne
 800570a:	eba8 0303 	subne.w	r3, r8, r3
 800570e:	4473      	addne	r3, lr
 8005710:	f8c2 8000 	streq.w	r8, [r2]
 8005714:	f8ca 3000 	strne.w	r3, [sl]
 8005718:	f018 0007 	ands.w	r0, r8, #7
 800571c:	bf1c      	itt	ne
 800571e:	f1c0 0008 	rsbne	r0, r0, #8
 8005722:	4480      	addne	r8, r0
 8005724:	4b2a      	ldr	r3, [pc, #168]	; (80057d0 <_malloc_r+0x404>)
 8005726:	4447      	add	r7, r8
 8005728:	4418      	add	r0, r3
 800572a:	400f      	ands	r7, r1
 800572c:	1bc7      	subs	r7, r0, r7
 800572e:	4639      	mov	r1, r7
 8005730:	4648      	mov	r0, r9
 8005732:	f000 fb4f 	bl	8005dd4 <_sbrk_r>
 8005736:	1c43      	adds	r3, r0, #1
 8005738:	bf04      	itt	eq
 800573a:	4640      	moveq	r0, r8
 800573c:	2700      	moveq	r7, #0
 800573e:	f8da 3000 	ldr.w	r3, [sl]
 8005742:	eba0 0008 	sub.w	r0, r0, r8
 8005746:	443b      	add	r3, r7
 8005748:	4407      	add	r7, r0
 800574a:	f047 0701 	orr.w	r7, r7, #1
 800574e:	45ab      	cmp	fp, r5
 8005750:	f8c5 8008 	str.w	r8, [r5, #8]
 8005754:	f8ca 3000 	str.w	r3, [sl]
 8005758:	f8c8 7004 	str.w	r7, [r8, #4]
 800575c:	d0c5      	beq.n	80056ea <_malloc_r+0x31e>
 800575e:	2e0f      	cmp	r6, #15
 8005760:	d810      	bhi.n	8005784 <_malloc_r+0x3b8>
 8005762:	2301      	movs	r3, #1
 8005764:	f8c8 3004 	str.w	r3, [r8, #4]
 8005768:	68ab      	ldr	r3, [r5, #8]
 800576a:	685a      	ldr	r2, [r3, #4]
 800576c:	f022 0203 	bic.w	r2, r2, #3
 8005770:	4294      	cmp	r4, r2
 8005772:	eba2 0304 	sub.w	r3, r2, r4
 8005776:	d801      	bhi.n	800577c <_malloc_r+0x3b0>
 8005778:	2b0f      	cmp	r3, #15
 800577a:	dc1a      	bgt.n	80057b2 <_malloc_r+0x3e6>
 800577c:	4648      	mov	r0, r9
 800577e:	f000 f851 	bl	8005824 <__malloc_unlock>
 8005782:	e630      	b.n	80053e6 <_malloc_r+0x1a>
 8005784:	2205      	movs	r2, #5
 8005786:	f8db 3004 	ldr.w	r3, [fp, #4]
 800578a:	3e0c      	subs	r6, #12
 800578c:	f026 0607 	bic.w	r6, r6, #7
 8005790:	f003 0301 	and.w	r3, r3, #1
 8005794:	4333      	orrs	r3, r6
 8005796:	f8cb 3004 	str.w	r3, [fp, #4]
 800579a:	2e0f      	cmp	r6, #15
 800579c:	eb0b 0306 	add.w	r3, fp, r6
 80057a0:	605a      	str	r2, [r3, #4]
 80057a2:	609a      	str	r2, [r3, #8]
 80057a4:	d9a1      	bls.n	80056ea <_malloc_r+0x31e>
 80057a6:	f10b 0108 	add.w	r1, fp, #8
 80057aa:	4648      	mov	r0, r9
 80057ac:	f000 fc20 	bl	8005ff0 <_free_r>
 80057b0:	e79b      	b.n	80056ea <_malloc_r+0x31e>
 80057b2:	68ae      	ldr	r6, [r5, #8]
 80057b4:	f044 0201 	orr.w	r2, r4, #1
 80057b8:	f043 0301 	orr.w	r3, r3, #1
 80057bc:	4434      	add	r4, r6
 80057be:	6072      	str	r2, [r6, #4]
 80057c0:	60ac      	str	r4, [r5, #8]
 80057c2:	6063      	str	r3, [r4, #4]
 80057c4:	e634      	b.n	8005430 <_malloc_r+0x64>
 80057c6:	bf00      	nop
 80057c8:	200006c4 	.word	0x200006c4
 80057cc:	20000500 	.word	0x20000500
 80057d0:	00001000 	.word	0x00001000
 80057d4:	20000694 	.word	0x20000694
 80057d8:	00000fff 	.word	0x00000fff
 80057dc:	200006bc 	.word	0x200006bc
 80057e0:	200006c0 	.word	0x200006c0

080057e4 <memchr>:
 80057e4:	b510      	push	{r4, lr}
 80057e6:	b2c9      	uxtb	r1, r1
 80057e8:	4402      	add	r2, r0
 80057ea:	4290      	cmp	r0, r2
 80057ec:	4603      	mov	r3, r0
 80057ee:	d101      	bne.n	80057f4 <memchr+0x10>
 80057f0:	2000      	movs	r0, #0
 80057f2:	bd10      	pop	{r4, pc}
 80057f4:	781c      	ldrb	r4, [r3, #0]
 80057f6:	3001      	adds	r0, #1
 80057f8:	428c      	cmp	r4, r1
 80057fa:	d1f6      	bne.n	80057ea <memchr+0x6>
 80057fc:	4618      	mov	r0, r3
 80057fe:	bd10      	pop	{r4, pc}

08005800 <memcpy>:
 8005800:	b510      	push	{r4, lr}
 8005802:	1e43      	subs	r3, r0, #1
 8005804:	440a      	add	r2, r1
 8005806:	4291      	cmp	r1, r2
 8005808:	d100      	bne.n	800580c <memcpy+0xc>
 800580a:	bd10      	pop	{r4, pc}
 800580c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005810:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005814:	e7f7      	b.n	8005806 <memcpy+0x6>
	...

08005818 <__malloc_lock>:
 8005818:	4801      	ldr	r0, [pc, #4]	; (8005820 <__malloc_lock+0x8>)
 800581a:	f000 bca5 	b.w	8006168 <__retarget_lock_acquire_recursive>
 800581e:	bf00      	nop
 8005820:	200008e4 	.word	0x200008e4

08005824 <__malloc_unlock>:
 8005824:	4801      	ldr	r0, [pc, #4]	; (800582c <__malloc_unlock+0x8>)
 8005826:	f000 bca0 	b.w	800616a <__retarget_lock_release_recursive>
 800582a:	bf00      	nop
 800582c:	200008e4 	.word	0x200008e4

08005830 <_Balloc>:
 8005830:	b570      	push	{r4, r5, r6, lr}
 8005832:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8005834:	4604      	mov	r4, r0
 8005836:	460e      	mov	r6, r1
 8005838:	b93d      	cbnz	r5, 800584a <_Balloc+0x1a>
 800583a:	2010      	movs	r0, #16
 800583c:	f7ff fdbe 	bl	80053bc <malloc>
 8005840:	6260      	str	r0, [r4, #36]	; 0x24
 8005842:	6045      	str	r5, [r0, #4]
 8005844:	6085      	str	r5, [r0, #8]
 8005846:	6005      	str	r5, [r0, #0]
 8005848:	60c5      	str	r5, [r0, #12]
 800584a:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800584c:	68eb      	ldr	r3, [r5, #12]
 800584e:	b183      	cbz	r3, 8005872 <_Balloc+0x42>
 8005850:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005852:	68db      	ldr	r3, [r3, #12]
 8005854:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8005858:	b9b8      	cbnz	r0, 800588a <_Balloc+0x5a>
 800585a:	2101      	movs	r1, #1
 800585c:	fa01 f506 	lsl.w	r5, r1, r6
 8005860:	1d6a      	adds	r2, r5, #5
 8005862:	0092      	lsls	r2, r2, #2
 8005864:	4620      	mov	r0, r4
 8005866:	f000 fb3f 	bl	8005ee8 <_calloc_r>
 800586a:	b160      	cbz	r0, 8005886 <_Balloc+0x56>
 800586c:	6046      	str	r6, [r0, #4]
 800586e:	6085      	str	r5, [r0, #8]
 8005870:	e00e      	b.n	8005890 <_Balloc+0x60>
 8005872:	2221      	movs	r2, #33	; 0x21
 8005874:	2104      	movs	r1, #4
 8005876:	4620      	mov	r0, r4
 8005878:	f000 fb36 	bl	8005ee8 <_calloc_r>
 800587c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800587e:	60e8      	str	r0, [r5, #12]
 8005880:	68db      	ldr	r3, [r3, #12]
 8005882:	2b00      	cmp	r3, #0
 8005884:	d1e4      	bne.n	8005850 <_Balloc+0x20>
 8005886:	2000      	movs	r0, #0
 8005888:	bd70      	pop	{r4, r5, r6, pc}
 800588a:	6802      	ldr	r2, [r0, #0]
 800588c:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 8005890:	2300      	movs	r3, #0
 8005892:	6103      	str	r3, [r0, #16]
 8005894:	60c3      	str	r3, [r0, #12]
 8005896:	bd70      	pop	{r4, r5, r6, pc}

08005898 <_Bfree>:
 8005898:	b570      	push	{r4, r5, r6, lr}
 800589a:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800589c:	4606      	mov	r6, r0
 800589e:	460d      	mov	r5, r1
 80058a0:	b93c      	cbnz	r4, 80058b2 <_Bfree+0x1a>
 80058a2:	2010      	movs	r0, #16
 80058a4:	f7ff fd8a 	bl	80053bc <malloc>
 80058a8:	6270      	str	r0, [r6, #36]	; 0x24
 80058aa:	6044      	str	r4, [r0, #4]
 80058ac:	6084      	str	r4, [r0, #8]
 80058ae:	6004      	str	r4, [r0, #0]
 80058b0:	60c4      	str	r4, [r0, #12]
 80058b2:	b13d      	cbz	r5, 80058c4 <_Bfree+0x2c>
 80058b4:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80058b6:	686a      	ldr	r2, [r5, #4]
 80058b8:	68db      	ldr	r3, [r3, #12]
 80058ba:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80058be:	6029      	str	r1, [r5, #0]
 80058c0:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 80058c4:	bd70      	pop	{r4, r5, r6, pc}

080058c6 <__multadd>:
 80058c6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80058ca:	461f      	mov	r7, r3
 80058cc:	4606      	mov	r6, r0
 80058ce:	460c      	mov	r4, r1
 80058d0:	2300      	movs	r3, #0
 80058d2:	690d      	ldr	r5, [r1, #16]
 80058d4:	f101 0e14 	add.w	lr, r1, #20
 80058d8:	f8de 0000 	ldr.w	r0, [lr]
 80058dc:	3301      	adds	r3, #1
 80058de:	b281      	uxth	r1, r0
 80058e0:	fb02 7101 	mla	r1, r2, r1, r7
 80058e4:	0c00      	lsrs	r0, r0, #16
 80058e6:	0c0f      	lsrs	r7, r1, #16
 80058e8:	fb02 7000 	mla	r0, r2, r0, r7
 80058ec:	b289      	uxth	r1, r1
 80058ee:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 80058f2:	429d      	cmp	r5, r3
 80058f4:	ea4f 4710 	mov.w	r7, r0, lsr #16
 80058f8:	f84e 1b04 	str.w	r1, [lr], #4
 80058fc:	dcec      	bgt.n	80058d8 <__multadd+0x12>
 80058fe:	b1d7      	cbz	r7, 8005936 <__multadd+0x70>
 8005900:	68a3      	ldr	r3, [r4, #8]
 8005902:	429d      	cmp	r5, r3
 8005904:	db12      	blt.n	800592c <__multadd+0x66>
 8005906:	6861      	ldr	r1, [r4, #4]
 8005908:	4630      	mov	r0, r6
 800590a:	3101      	adds	r1, #1
 800590c:	f7ff ff90 	bl	8005830 <_Balloc>
 8005910:	4680      	mov	r8, r0
 8005912:	6922      	ldr	r2, [r4, #16]
 8005914:	f104 010c 	add.w	r1, r4, #12
 8005918:	3202      	adds	r2, #2
 800591a:	0092      	lsls	r2, r2, #2
 800591c:	300c      	adds	r0, #12
 800591e:	f7ff ff6f 	bl	8005800 <memcpy>
 8005922:	4621      	mov	r1, r4
 8005924:	4630      	mov	r0, r6
 8005926:	f7ff ffb7 	bl	8005898 <_Bfree>
 800592a:	4644      	mov	r4, r8
 800592c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8005930:	3501      	adds	r5, #1
 8005932:	615f      	str	r7, [r3, #20]
 8005934:	6125      	str	r5, [r4, #16]
 8005936:	4620      	mov	r0, r4
 8005938:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800593c <__hi0bits>:
 800593c:	0c02      	lsrs	r2, r0, #16
 800593e:	0412      	lsls	r2, r2, #16
 8005940:	4603      	mov	r3, r0
 8005942:	b9b2      	cbnz	r2, 8005972 <__hi0bits+0x36>
 8005944:	0403      	lsls	r3, r0, #16
 8005946:	2010      	movs	r0, #16
 8005948:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800594c:	bf04      	itt	eq
 800594e:	021b      	lsleq	r3, r3, #8
 8005950:	3008      	addeq	r0, #8
 8005952:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8005956:	bf04      	itt	eq
 8005958:	011b      	lsleq	r3, r3, #4
 800595a:	3004      	addeq	r0, #4
 800595c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8005960:	bf04      	itt	eq
 8005962:	009b      	lsleq	r3, r3, #2
 8005964:	3002      	addeq	r0, #2
 8005966:	2b00      	cmp	r3, #0
 8005968:	db06      	blt.n	8005978 <__hi0bits+0x3c>
 800596a:	005b      	lsls	r3, r3, #1
 800596c:	d503      	bpl.n	8005976 <__hi0bits+0x3a>
 800596e:	3001      	adds	r0, #1
 8005970:	4770      	bx	lr
 8005972:	2000      	movs	r0, #0
 8005974:	e7e8      	b.n	8005948 <__hi0bits+0xc>
 8005976:	2020      	movs	r0, #32
 8005978:	4770      	bx	lr

0800597a <__lo0bits>:
 800597a:	6803      	ldr	r3, [r0, #0]
 800597c:	4601      	mov	r1, r0
 800597e:	f013 0207 	ands.w	r2, r3, #7
 8005982:	d00b      	beq.n	800599c <__lo0bits+0x22>
 8005984:	07da      	lsls	r2, r3, #31
 8005986:	d423      	bmi.n	80059d0 <__lo0bits+0x56>
 8005988:	0798      	lsls	r0, r3, #30
 800598a:	bf49      	itett	mi
 800598c:	085b      	lsrmi	r3, r3, #1
 800598e:	089b      	lsrpl	r3, r3, #2
 8005990:	2001      	movmi	r0, #1
 8005992:	600b      	strmi	r3, [r1, #0]
 8005994:	bf5c      	itt	pl
 8005996:	600b      	strpl	r3, [r1, #0]
 8005998:	2002      	movpl	r0, #2
 800599a:	4770      	bx	lr
 800599c:	b298      	uxth	r0, r3
 800599e:	b9a8      	cbnz	r0, 80059cc <__lo0bits+0x52>
 80059a0:	2010      	movs	r0, #16
 80059a2:	0c1b      	lsrs	r3, r3, #16
 80059a4:	f013 0fff 	tst.w	r3, #255	; 0xff
 80059a8:	bf04      	itt	eq
 80059aa:	0a1b      	lsreq	r3, r3, #8
 80059ac:	3008      	addeq	r0, #8
 80059ae:	071a      	lsls	r2, r3, #28
 80059b0:	bf04      	itt	eq
 80059b2:	091b      	lsreq	r3, r3, #4
 80059b4:	3004      	addeq	r0, #4
 80059b6:	079a      	lsls	r2, r3, #30
 80059b8:	bf04      	itt	eq
 80059ba:	089b      	lsreq	r3, r3, #2
 80059bc:	3002      	addeq	r0, #2
 80059be:	07da      	lsls	r2, r3, #31
 80059c0:	d402      	bmi.n	80059c8 <__lo0bits+0x4e>
 80059c2:	085b      	lsrs	r3, r3, #1
 80059c4:	d006      	beq.n	80059d4 <__lo0bits+0x5a>
 80059c6:	3001      	adds	r0, #1
 80059c8:	600b      	str	r3, [r1, #0]
 80059ca:	4770      	bx	lr
 80059cc:	4610      	mov	r0, r2
 80059ce:	e7e9      	b.n	80059a4 <__lo0bits+0x2a>
 80059d0:	2000      	movs	r0, #0
 80059d2:	4770      	bx	lr
 80059d4:	2020      	movs	r0, #32
 80059d6:	4770      	bx	lr

080059d8 <__i2b>:
 80059d8:	b510      	push	{r4, lr}
 80059da:	460c      	mov	r4, r1
 80059dc:	2101      	movs	r1, #1
 80059de:	f7ff ff27 	bl	8005830 <_Balloc>
 80059e2:	2201      	movs	r2, #1
 80059e4:	6144      	str	r4, [r0, #20]
 80059e6:	6102      	str	r2, [r0, #16]
 80059e8:	bd10      	pop	{r4, pc}

080059ea <__multiply>:
 80059ea:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80059ee:	4614      	mov	r4, r2
 80059f0:	690a      	ldr	r2, [r1, #16]
 80059f2:	6923      	ldr	r3, [r4, #16]
 80059f4:	4689      	mov	r9, r1
 80059f6:	429a      	cmp	r2, r3
 80059f8:	bfbe      	ittt	lt
 80059fa:	460b      	movlt	r3, r1
 80059fc:	46a1      	movlt	r9, r4
 80059fe:	461c      	movlt	r4, r3
 8005a00:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8005a04:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8005a08:	f8d9 3008 	ldr.w	r3, [r9, #8]
 8005a0c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8005a10:	eb07 060a 	add.w	r6, r7, sl
 8005a14:	429e      	cmp	r6, r3
 8005a16:	bfc8      	it	gt
 8005a18:	3101      	addgt	r1, #1
 8005a1a:	f7ff ff09 	bl	8005830 <_Balloc>
 8005a1e:	f100 0514 	add.w	r5, r0, #20
 8005a22:	462b      	mov	r3, r5
 8005a24:	2200      	movs	r2, #0
 8005a26:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8005a2a:	4543      	cmp	r3, r8
 8005a2c:	d316      	bcc.n	8005a5c <__multiply+0x72>
 8005a2e:	f104 0214 	add.w	r2, r4, #20
 8005a32:	f109 0114 	add.w	r1, r9, #20
 8005a36:	eb02 038a 	add.w	r3, r2, sl, lsl #2
 8005a3a:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8005a3e:	9301      	str	r3, [sp, #4]
 8005a40:	9c01      	ldr	r4, [sp, #4]
 8005a42:	4613      	mov	r3, r2
 8005a44:	4294      	cmp	r4, r2
 8005a46:	d80c      	bhi.n	8005a62 <__multiply+0x78>
 8005a48:	2e00      	cmp	r6, #0
 8005a4a:	dd03      	ble.n	8005a54 <__multiply+0x6a>
 8005a4c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d054      	beq.n	8005afe <__multiply+0x114>
 8005a54:	6106      	str	r6, [r0, #16]
 8005a56:	b003      	add	sp, #12
 8005a58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005a5c:	f843 2b04 	str.w	r2, [r3], #4
 8005a60:	e7e3      	b.n	8005a2a <__multiply+0x40>
 8005a62:	f8b3 a000 	ldrh.w	sl, [r3]
 8005a66:	3204      	adds	r2, #4
 8005a68:	f1ba 0f00 	cmp.w	sl, #0
 8005a6c:	d020      	beq.n	8005ab0 <__multiply+0xc6>
 8005a6e:	46ae      	mov	lr, r5
 8005a70:	4689      	mov	r9, r1
 8005a72:	f04f 0c00 	mov.w	ip, #0
 8005a76:	f859 4b04 	ldr.w	r4, [r9], #4
 8005a7a:	f8be b000 	ldrh.w	fp, [lr]
 8005a7e:	b2a3      	uxth	r3, r4
 8005a80:	fb0a b303 	mla	r3, sl, r3, fp
 8005a84:	ea4f 4b14 	mov.w	fp, r4, lsr #16
 8005a88:	f8de 4000 	ldr.w	r4, [lr]
 8005a8c:	4463      	add	r3, ip
 8005a8e:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8005a92:	fb0a c40b 	mla	r4, sl, fp, ip
 8005a96:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8005a9a:	b29b      	uxth	r3, r3
 8005a9c:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8005aa0:	454f      	cmp	r7, r9
 8005aa2:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 8005aa6:	f84e 3b04 	str.w	r3, [lr], #4
 8005aaa:	d8e4      	bhi.n	8005a76 <__multiply+0x8c>
 8005aac:	f8ce c000 	str.w	ip, [lr]
 8005ab0:	f832 9c02 	ldrh.w	r9, [r2, #-2]
 8005ab4:	f1b9 0f00 	cmp.w	r9, #0
 8005ab8:	d01f      	beq.n	8005afa <__multiply+0x110>
 8005aba:	46ae      	mov	lr, r5
 8005abc:	468c      	mov	ip, r1
 8005abe:	f04f 0a00 	mov.w	sl, #0
 8005ac2:	682b      	ldr	r3, [r5, #0]
 8005ac4:	f8bc 4000 	ldrh.w	r4, [ip]
 8005ac8:	f8be b002 	ldrh.w	fp, [lr, #2]
 8005acc:	b29b      	uxth	r3, r3
 8005ace:	fb09 b404 	mla	r4, r9, r4, fp
 8005ad2:	44a2      	add	sl, r4
 8005ad4:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
 8005ad8:	f84e 3b04 	str.w	r3, [lr], #4
 8005adc:	f85c 3b04 	ldr.w	r3, [ip], #4
 8005ae0:	f8be 4000 	ldrh.w	r4, [lr]
 8005ae4:	0c1b      	lsrs	r3, r3, #16
 8005ae6:	fb09 4303 	mla	r3, r9, r3, r4
 8005aea:	4567      	cmp	r7, ip
 8005aec:	eb03 431a 	add.w	r3, r3, sl, lsr #16
 8005af0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005af4:	d8e6      	bhi.n	8005ac4 <__multiply+0xda>
 8005af6:	f8ce 3000 	str.w	r3, [lr]
 8005afa:	3504      	adds	r5, #4
 8005afc:	e7a0      	b.n	8005a40 <__multiply+0x56>
 8005afe:	3e01      	subs	r6, #1
 8005b00:	e7a2      	b.n	8005a48 <__multiply+0x5e>
	...

08005b04 <__pow5mult>:
 8005b04:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005b08:	4615      	mov	r5, r2
 8005b0a:	f012 0203 	ands.w	r2, r2, #3
 8005b0e:	4606      	mov	r6, r0
 8005b10:	460f      	mov	r7, r1
 8005b12:	d007      	beq.n	8005b24 <__pow5mult+0x20>
 8005b14:	4c21      	ldr	r4, [pc, #132]	; (8005b9c <__pow5mult+0x98>)
 8005b16:	3a01      	subs	r2, #1
 8005b18:	2300      	movs	r3, #0
 8005b1a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8005b1e:	f7ff fed2 	bl	80058c6 <__multadd>
 8005b22:	4607      	mov	r7, r0
 8005b24:	10ad      	asrs	r5, r5, #2
 8005b26:	d035      	beq.n	8005b94 <__pow5mult+0x90>
 8005b28:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8005b2a:	b93c      	cbnz	r4, 8005b3c <__pow5mult+0x38>
 8005b2c:	2010      	movs	r0, #16
 8005b2e:	f7ff fc45 	bl	80053bc <malloc>
 8005b32:	6270      	str	r0, [r6, #36]	; 0x24
 8005b34:	6044      	str	r4, [r0, #4]
 8005b36:	6084      	str	r4, [r0, #8]
 8005b38:	6004      	str	r4, [r0, #0]
 8005b3a:	60c4      	str	r4, [r0, #12]
 8005b3c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8005b40:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8005b44:	b94c      	cbnz	r4, 8005b5a <__pow5mult+0x56>
 8005b46:	f240 2171 	movw	r1, #625	; 0x271
 8005b4a:	4630      	mov	r0, r6
 8005b4c:	f7ff ff44 	bl	80059d8 <__i2b>
 8005b50:	2300      	movs	r3, #0
 8005b52:	4604      	mov	r4, r0
 8005b54:	f8c8 0008 	str.w	r0, [r8, #8]
 8005b58:	6003      	str	r3, [r0, #0]
 8005b5a:	f04f 0800 	mov.w	r8, #0
 8005b5e:	07eb      	lsls	r3, r5, #31
 8005b60:	d50a      	bpl.n	8005b78 <__pow5mult+0x74>
 8005b62:	4639      	mov	r1, r7
 8005b64:	4622      	mov	r2, r4
 8005b66:	4630      	mov	r0, r6
 8005b68:	f7ff ff3f 	bl	80059ea <__multiply>
 8005b6c:	4681      	mov	r9, r0
 8005b6e:	4639      	mov	r1, r7
 8005b70:	4630      	mov	r0, r6
 8005b72:	f7ff fe91 	bl	8005898 <_Bfree>
 8005b76:	464f      	mov	r7, r9
 8005b78:	106d      	asrs	r5, r5, #1
 8005b7a:	d00b      	beq.n	8005b94 <__pow5mult+0x90>
 8005b7c:	6820      	ldr	r0, [r4, #0]
 8005b7e:	b938      	cbnz	r0, 8005b90 <__pow5mult+0x8c>
 8005b80:	4622      	mov	r2, r4
 8005b82:	4621      	mov	r1, r4
 8005b84:	4630      	mov	r0, r6
 8005b86:	f7ff ff30 	bl	80059ea <__multiply>
 8005b8a:	6020      	str	r0, [r4, #0]
 8005b8c:	f8c0 8000 	str.w	r8, [r0]
 8005b90:	4604      	mov	r4, r0
 8005b92:	e7e4      	b.n	8005b5e <__pow5mult+0x5a>
 8005b94:	4638      	mov	r0, r7
 8005b96:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005b9a:	bf00      	nop
 8005b9c:	080066d8 	.word	0x080066d8

08005ba0 <__lshift>:
 8005ba0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005ba4:	460c      	mov	r4, r1
 8005ba6:	4607      	mov	r7, r0
 8005ba8:	4616      	mov	r6, r2
 8005baa:	6923      	ldr	r3, [r4, #16]
 8005bac:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8005bb0:	eb0a 0903 	add.w	r9, sl, r3
 8005bb4:	6849      	ldr	r1, [r1, #4]
 8005bb6:	68a3      	ldr	r3, [r4, #8]
 8005bb8:	f109 0501 	add.w	r5, r9, #1
 8005bbc:	42ab      	cmp	r3, r5
 8005bbe:	db31      	blt.n	8005c24 <__lshift+0x84>
 8005bc0:	4638      	mov	r0, r7
 8005bc2:	f7ff fe35 	bl	8005830 <_Balloc>
 8005bc6:	2200      	movs	r2, #0
 8005bc8:	4680      	mov	r8, r0
 8005bca:	4611      	mov	r1, r2
 8005bcc:	f100 0314 	add.w	r3, r0, #20
 8005bd0:	4552      	cmp	r2, sl
 8005bd2:	db2a      	blt.n	8005c2a <__lshift+0x8a>
 8005bd4:	6920      	ldr	r0, [r4, #16]
 8005bd6:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8005bda:	f104 0114 	add.w	r1, r4, #20
 8005bde:	f016 021f 	ands.w	r2, r6, #31
 8005be2:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 8005be6:	eb01 0e80 	add.w	lr, r1, r0, lsl #2
 8005bea:	d022      	beq.n	8005c32 <__lshift+0x92>
 8005bec:	2000      	movs	r0, #0
 8005bee:	f1c2 0c20 	rsb	ip, r2, #32
 8005bf2:	680e      	ldr	r6, [r1, #0]
 8005bf4:	4096      	lsls	r6, r2
 8005bf6:	4330      	orrs	r0, r6
 8005bf8:	f843 0b04 	str.w	r0, [r3], #4
 8005bfc:	f851 0b04 	ldr.w	r0, [r1], #4
 8005c00:	458e      	cmp	lr, r1
 8005c02:	fa20 f00c 	lsr.w	r0, r0, ip
 8005c06:	d8f4      	bhi.n	8005bf2 <__lshift+0x52>
 8005c08:	6018      	str	r0, [r3, #0]
 8005c0a:	b108      	cbz	r0, 8005c10 <__lshift+0x70>
 8005c0c:	f109 0502 	add.w	r5, r9, #2
 8005c10:	3d01      	subs	r5, #1
 8005c12:	4638      	mov	r0, r7
 8005c14:	f8c8 5010 	str.w	r5, [r8, #16]
 8005c18:	4621      	mov	r1, r4
 8005c1a:	f7ff fe3d 	bl	8005898 <_Bfree>
 8005c1e:	4640      	mov	r0, r8
 8005c20:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005c24:	3101      	adds	r1, #1
 8005c26:	005b      	lsls	r3, r3, #1
 8005c28:	e7c8      	b.n	8005bbc <__lshift+0x1c>
 8005c2a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8005c2e:	3201      	adds	r2, #1
 8005c30:	e7ce      	b.n	8005bd0 <__lshift+0x30>
 8005c32:	3b04      	subs	r3, #4
 8005c34:	f851 2b04 	ldr.w	r2, [r1], #4
 8005c38:	458e      	cmp	lr, r1
 8005c3a:	f843 2f04 	str.w	r2, [r3, #4]!
 8005c3e:	d8f9      	bhi.n	8005c34 <__lshift+0x94>
 8005c40:	e7e6      	b.n	8005c10 <__lshift+0x70>

08005c42 <__mcmp>:
 8005c42:	6903      	ldr	r3, [r0, #16]
 8005c44:	690a      	ldr	r2, [r1, #16]
 8005c46:	b530      	push	{r4, r5, lr}
 8005c48:	1a9b      	subs	r3, r3, r2
 8005c4a:	d10c      	bne.n	8005c66 <__mcmp+0x24>
 8005c4c:	0092      	lsls	r2, r2, #2
 8005c4e:	3014      	adds	r0, #20
 8005c50:	3114      	adds	r1, #20
 8005c52:	1884      	adds	r4, r0, r2
 8005c54:	4411      	add	r1, r2
 8005c56:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8005c5a:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8005c5e:	4295      	cmp	r5, r2
 8005c60:	d003      	beq.n	8005c6a <__mcmp+0x28>
 8005c62:	d305      	bcc.n	8005c70 <__mcmp+0x2e>
 8005c64:	2301      	movs	r3, #1
 8005c66:	4618      	mov	r0, r3
 8005c68:	bd30      	pop	{r4, r5, pc}
 8005c6a:	42a0      	cmp	r0, r4
 8005c6c:	d3f3      	bcc.n	8005c56 <__mcmp+0x14>
 8005c6e:	e7fa      	b.n	8005c66 <__mcmp+0x24>
 8005c70:	f04f 33ff 	mov.w	r3, #4294967295
 8005c74:	e7f7      	b.n	8005c66 <__mcmp+0x24>

08005c76 <__mdiff>:
 8005c76:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005c7a:	460d      	mov	r5, r1
 8005c7c:	4607      	mov	r7, r0
 8005c7e:	4611      	mov	r1, r2
 8005c80:	4628      	mov	r0, r5
 8005c82:	4614      	mov	r4, r2
 8005c84:	f7ff ffdd 	bl	8005c42 <__mcmp>
 8005c88:	1e06      	subs	r6, r0, #0
 8005c8a:	d108      	bne.n	8005c9e <__mdiff+0x28>
 8005c8c:	4631      	mov	r1, r6
 8005c8e:	4638      	mov	r0, r7
 8005c90:	f7ff fdce 	bl	8005830 <_Balloc>
 8005c94:	2301      	movs	r3, #1
 8005c96:	6146      	str	r6, [r0, #20]
 8005c98:	6103      	str	r3, [r0, #16]
 8005c9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005c9e:	bfa4      	itt	ge
 8005ca0:	4623      	movge	r3, r4
 8005ca2:	462c      	movge	r4, r5
 8005ca4:	4638      	mov	r0, r7
 8005ca6:	6861      	ldr	r1, [r4, #4]
 8005ca8:	bfa6      	itte	ge
 8005caa:	461d      	movge	r5, r3
 8005cac:	2600      	movge	r6, #0
 8005cae:	2601      	movlt	r6, #1
 8005cb0:	f7ff fdbe 	bl	8005830 <_Balloc>
 8005cb4:	f04f 0c00 	mov.w	ip, #0
 8005cb8:	60c6      	str	r6, [r0, #12]
 8005cba:	692b      	ldr	r3, [r5, #16]
 8005cbc:	6926      	ldr	r6, [r4, #16]
 8005cbe:	f104 0214 	add.w	r2, r4, #20
 8005cc2:	f105 0914 	add.w	r9, r5, #20
 8005cc6:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 8005cca:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8005cce:	f100 0114 	add.w	r1, r0, #20
 8005cd2:	f852 ab04 	ldr.w	sl, [r2], #4
 8005cd6:	f859 5b04 	ldr.w	r5, [r9], #4
 8005cda:	fa1f f38a 	uxth.w	r3, sl
 8005cde:	4463      	add	r3, ip
 8005ce0:	b2ac      	uxth	r4, r5
 8005ce2:	1b1b      	subs	r3, r3, r4
 8005ce4:	0c2c      	lsrs	r4, r5, #16
 8005ce6:	ebc4 441a 	rsb	r4, r4, sl, lsr #16
 8005cea:	eb04 4423 	add.w	r4, r4, r3, asr #16
 8005cee:	b29b      	uxth	r3, r3
 8005cf0:	ea4f 4c24 	mov.w	ip, r4, asr #16
 8005cf4:	45c8      	cmp	r8, r9
 8005cf6:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8005cfa:	4696      	mov	lr, r2
 8005cfc:	f841 4b04 	str.w	r4, [r1], #4
 8005d00:	d8e7      	bhi.n	8005cd2 <__mdiff+0x5c>
 8005d02:	45be      	cmp	lr, r7
 8005d04:	d305      	bcc.n	8005d12 <__mdiff+0x9c>
 8005d06:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8005d0a:	b18b      	cbz	r3, 8005d30 <__mdiff+0xba>
 8005d0c:	6106      	str	r6, [r0, #16]
 8005d0e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005d12:	f85e 4b04 	ldr.w	r4, [lr], #4
 8005d16:	b2a2      	uxth	r2, r4
 8005d18:	4462      	add	r2, ip
 8005d1a:	1413      	asrs	r3, r2, #16
 8005d1c:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8005d20:	b292      	uxth	r2, r2
 8005d22:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8005d26:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8005d2a:	f841 2b04 	str.w	r2, [r1], #4
 8005d2e:	e7e8      	b.n	8005d02 <__mdiff+0x8c>
 8005d30:	3e01      	subs	r6, #1
 8005d32:	e7e8      	b.n	8005d06 <__mdiff+0x90>

08005d34 <__d2b>:
 8005d34:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8005d38:	461c      	mov	r4, r3
 8005d3a:	2101      	movs	r1, #1
 8005d3c:	4690      	mov	r8, r2
 8005d3e:	9e08      	ldr	r6, [sp, #32]
 8005d40:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8005d42:	f7ff fd75 	bl	8005830 <_Balloc>
 8005d46:	f3c4 0213 	ubfx	r2, r4, #0, #20
 8005d4a:	f3c4 540a 	ubfx	r4, r4, #20, #11
 8005d4e:	4607      	mov	r7, r0
 8005d50:	bb34      	cbnz	r4, 8005da0 <__d2b+0x6c>
 8005d52:	9201      	str	r2, [sp, #4]
 8005d54:	f1b8 0f00 	cmp.w	r8, #0
 8005d58:	d027      	beq.n	8005daa <__d2b+0x76>
 8005d5a:	a802      	add	r0, sp, #8
 8005d5c:	f840 8d08 	str.w	r8, [r0, #-8]!
 8005d60:	f7ff fe0b 	bl	800597a <__lo0bits>
 8005d64:	9900      	ldr	r1, [sp, #0]
 8005d66:	b1f0      	cbz	r0, 8005da6 <__d2b+0x72>
 8005d68:	9a01      	ldr	r2, [sp, #4]
 8005d6a:	f1c0 0320 	rsb	r3, r0, #32
 8005d6e:	fa02 f303 	lsl.w	r3, r2, r3
 8005d72:	430b      	orrs	r3, r1
 8005d74:	40c2      	lsrs	r2, r0
 8005d76:	617b      	str	r3, [r7, #20]
 8005d78:	9201      	str	r2, [sp, #4]
 8005d7a:	9b01      	ldr	r3, [sp, #4]
 8005d7c:	2b00      	cmp	r3, #0
 8005d7e:	bf14      	ite	ne
 8005d80:	2102      	movne	r1, #2
 8005d82:	2101      	moveq	r1, #1
 8005d84:	61bb      	str	r3, [r7, #24]
 8005d86:	6139      	str	r1, [r7, #16]
 8005d88:	b1c4      	cbz	r4, 8005dbc <__d2b+0x88>
 8005d8a:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8005d8e:	4404      	add	r4, r0
 8005d90:	6034      	str	r4, [r6, #0]
 8005d92:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8005d96:	6028      	str	r0, [r5, #0]
 8005d98:	4638      	mov	r0, r7
 8005d9a:	b002      	add	sp, #8
 8005d9c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005da0:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8005da4:	e7d5      	b.n	8005d52 <__d2b+0x1e>
 8005da6:	6179      	str	r1, [r7, #20]
 8005da8:	e7e7      	b.n	8005d7a <__d2b+0x46>
 8005daa:	a801      	add	r0, sp, #4
 8005dac:	f7ff fde5 	bl	800597a <__lo0bits>
 8005db0:	2101      	movs	r1, #1
 8005db2:	9b01      	ldr	r3, [sp, #4]
 8005db4:	6139      	str	r1, [r7, #16]
 8005db6:	617b      	str	r3, [r7, #20]
 8005db8:	3020      	adds	r0, #32
 8005dba:	e7e5      	b.n	8005d88 <__d2b+0x54>
 8005dbc:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8005dc0:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8005dc4:	6030      	str	r0, [r6, #0]
 8005dc6:	6918      	ldr	r0, [r3, #16]
 8005dc8:	f7ff fdb8 	bl	800593c <__hi0bits>
 8005dcc:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8005dd0:	e7e1      	b.n	8005d96 <__d2b+0x62>
	...

08005dd4 <_sbrk_r>:
 8005dd4:	b538      	push	{r3, r4, r5, lr}
 8005dd6:	2300      	movs	r3, #0
 8005dd8:	4c05      	ldr	r4, [pc, #20]	; (8005df0 <_sbrk_r+0x1c>)
 8005dda:	4605      	mov	r5, r0
 8005ddc:	4608      	mov	r0, r1
 8005dde:	6023      	str	r3, [r4, #0]
 8005de0:	f000 fb80 	bl	80064e4 <_sbrk>
 8005de4:	1c43      	adds	r3, r0, #1
 8005de6:	d102      	bne.n	8005dee <_sbrk_r+0x1a>
 8005de8:	6823      	ldr	r3, [r4, #0]
 8005dea:	b103      	cbz	r3, 8005dee <_sbrk_r+0x1a>
 8005dec:	602b      	str	r3, [r5, #0]
 8005dee:	bd38      	pop	{r3, r4, r5, pc}
 8005df0:	200008ec 	.word	0x200008ec

08005df4 <__ssprint_r>:
 8005df4:	6893      	ldr	r3, [r2, #8]
 8005df6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005dfa:	4681      	mov	r9, r0
 8005dfc:	460c      	mov	r4, r1
 8005dfe:	4617      	mov	r7, r2
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	d060      	beq.n	8005ec6 <__ssprint_r+0xd2>
 8005e04:	f04f 0b00 	mov.w	fp, #0
 8005e08:	465e      	mov	r6, fp
 8005e0a:	f8d2 a000 	ldr.w	sl, [r2]
 8005e0e:	b356      	cbz	r6, 8005e66 <__ssprint_r+0x72>
 8005e10:	68a3      	ldr	r3, [r4, #8]
 8005e12:	429e      	cmp	r6, r3
 8005e14:	d344      	bcc.n	8005ea0 <__ssprint_r+0xac>
 8005e16:	89a2      	ldrh	r2, [r4, #12]
 8005e18:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8005e1c:	d03e      	beq.n	8005e9c <__ssprint_r+0xa8>
 8005e1e:	2302      	movs	r3, #2
 8005e20:	6825      	ldr	r5, [r4, #0]
 8005e22:	6921      	ldr	r1, [r4, #16]
 8005e24:	eba5 0801 	sub.w	r8, r5, r1
 8005e28:	6965      	ldr	r5, [r4, #20]
 8005e2a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005e2e:	fb95 f5f3 	sdiv	r5, r5, r3
 8005e32:	f108 0301 	add.w	r3, r8, #1
 8005e36:	4433      	add	r3, r6
 8005e38:	429d      	cmp	r5, r3
 8005e3a:	bf38      	it	cc
 8005e3c:	461d      	movcc	r5, r3
 8005e3e:	0553      	lsls	r3, r2, #21
 8005e40:	d546      	bpl.n	8005ed0 <__ssprint_r+0xdc>
 8005e42:	4629      	mov	r1, r5
 8005e44:	4648      	mov	r0, r9
 8005e46:	f7ff fac1 	bl	80053cc <_malloc_r>
 8005e4a:	b998      	cbnz	r0, 8005e74 <__ssprint_r+0x80>
 8005e4c:	230c      	movs	r3, #12
 8005e4e:	f8c9 3000 	str.w	r3, [r9]
 8005e52:	89a3      	ldrh	r3, [r4, #12]
 8005e54:	f04f 30ff 	mov.w	r0, #4294967295
 8005e58:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005e5c:	81a3      	strh	r3, [r4, #12]
 8005e5e:	2300      	movs	r3, #0
 8005e60:	60bb      	str	r3, [r7, #8]
 8005e62:	607b      	str	r3, [r7, #4]
 8005e64:	e031      	b.n	8005eca <__ssprint_r+0xd6>
 8005e66:	f8da b000 	ldr.w	fp, [sl]
 8005e6a:	f8da 6004 	ldr.w	r6, [sl, #4]
 8005e6e:	f10a 0a08 	add.w	sl, sl, #8
 8005e72:	e7cc      	b.n	8005e0e <__ssprint_r+0x1a>
 8005e74:	4642      	mov	r2, r8
 8005e76:	6921      	ldr	r1, [r4, #16]
 8005e78:	9001      	str	r0, [sp, #4]
 8005e7a:	f7ff fcc1 	bl	8005800 <memcpy>
 8005e7e:	89a2      	ldrh	r2, [r4, #12]
 8005e80:	9b01      	ldr	r3, [sp, #4]
 8005e82:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 8005e86:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8005e8a:	81a2      	strh	r2, [r4, #12]
 8005e8c:	6123      	str	r3, [r4, #16]
 8005e8e:	4443      	add	r3, r8
 8005e90:	6023      	str	r3, [r4, #0]
 8005e92:	4633      	mov	r3, r6
 8005e94:	6165      	str	r5, [r4, #20]
 8005e96:	eba5 0508 	sub.w	r5, r5, r8
 8005e9a:	60a5      	str	r5, [r4, #8]
 8005e9c:	429e      	cmp	r6, r3
 8005e9e:	d200      	bcs.n	8005ea2 <__ssprint_r+0xae>
 8005ea0:	4633      	mov	r3, r6
 8005ea2:	461a      	mov	r2, r3
 8005ea4:	4659      	mov	r1, fp
 8005ea6:	6820      	ldr	r0, [r4, #0]
 8005ea8:	9301      	str	r3, [sp, #4]
 8005eaa:	f000 f971 	bl	8006190 <memmove>
 8005eae:	68a2      	ldr	r2, [r4, #8]
 8005eb0:	9b01      	ldr	r3, [sp, #4]
 8005eb2:	1ad2      	subs	r2, r2, r3
 8005eb4:	60a2      	str	r2, [r4, #8]
 8005eb6:	6822      	ldr	r2, [r4, #0]
 8005eb8:	4413      	add	r3, r2
 8005eba:	6023      	str	r3, [r4, #0]
 8005ebc:	68bb      	ldr	r3, [r7, #8]
 8005ebe:	1b9e      	subs	r6, r3, r6
 8005ec0:	60be      	str	r6, [r7, #8]
 8005ec2:	2e00      	cmp	r6, #0
 8005ec4:	d1cf      	bne.n	8005e66 <__ssprint_r+0x72>
 8005ec6:	2000      	movs	r0, #0
 8005ec8:	6078      	str	r0, [r7, #4]
 8005eca:	b003      	add	sp, #12
 8005ecc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ed0:	462a      	mov	r2, r5
 8005ed2:	4648      	mov	r0, r9
 8005ed4:	f000 f976 	bl	80061c4 <_realloc_r>
 8005ed8:	4603      	mov	r3, r0
 8005eda:	2800      	cmp	r0, #0
 8005edc:	d1d6      	bne.n	8005e8c <__ssprint_r+0x98>
 8005ede:	6921      	ldr	r1, [r4, #16]
 8005ee0:	4648      	mov	r0, r9
 8005ee2:	f000 f885 	bl	8005ff0 <_free_r>
 8005ee6:	e7b1      	b.n	8005e4c <__ssprint_r+0x58>

08005ee8 <_calloc_r>:
 8005ee8:	b510      	push	{r4, lr}
 8005eea:	4351      	muls	r1, r2
 8005eec:	f7ff fa6e 	bl	80053cc <_malloc_r>
 8005ef0:	4604      	mov	r4, r0
 8005ef2:	b198      	cbz	r0, 8005f1c <_calloc_r+0x34>
 8005ef4:	f850 2c04 	ldr.w	r2, [r0, #-4]
 8005ef8:	f022 0203 	bic.w	r2, r2, #3
 8005efc:	3a04      	subs	r2, #4
 8005efe:	2a24      	cmp	r2, #36	; 0x24
 8005f00:	d81b      	bhi.n	8005f3a <_calloc_r+0x52>
 8005f02:	2a13      	cmp	r2, #19
 8005f04:	d917      	bls.n	8005f36 <_calloc_r+0x4e>
 8005f06:	2100      	movs	r1, #0
 8005f08:	2a1b      	cmp	r2, #27
 8005f0a:	6001      	str	r1, [r0, #0]
 8005f0c:	6041      	str	r1, [r0, #4]
 8005f0e:	d807      	bhi.n	8005f20 <_calloc_r+0x38>
 8005f10:	f100 0308 	add.w	r3, r0, #8
 8005f14:	2200      	movs	r2, #0
 8005f16:	601a      	str	r2, [r3, #0]
 8005f18:	605a      	str	r2, [r3, #4]
 8005f1a:	609a      	str	r2, [r3, #8]
 8005f1c:	4620      	mov	r0, r4
 8005f1e:	bd10      	pop	{r4, pc}
 8005f20:	2a24      	cmp	r2, #36	; 0x24
 8005f22:	6081      	str	r1, [r0, #8]
 8005f24:	60c1      	str	r1, [r0, #12]
 8005f26:	bf11      	iteee	ne
 8005f28:	f100 0310 	addne.w	r3, r0, #16
 8005f2c:	6101      	streq	r1, [r0, #16]
 8005f2e:	f100 0318 	addeq.w	r3, r0, #24
 8005f32:	6141      	streq	r1, [r0, #20]
 8005f34:	e7ee      	b.n	8005f14 <_calloc_r+0x2c>
 8005f36:	4603      	mov	r3, r0
 8005f38:	e7ec      	b.n	8005f14 <_calloc_r+0x2c>
 8005f3a:	2100      	movs	r1, #0
 8005f3c:	f7fd fbd2 	bl	80036e4 <memset>
 8005f40:	e7ec      	b.n	8005f1c <_calloc_r+0x34>
	...

08005f44 <_malloc_trim_r>:
 8005f44:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005f48:	4689      	mov	r9, r1
 8005f4a:	4f25      	ldr	r7, [pc, #148]	; (8005fe0 <_malloc_trim_r+0x9c>)
 8005f4c:	4606      	mov	r6, r0
 8005f4e:	f7ff fc63 	bl	8005818 <__malloc_lock>
 8005f52:	68bb      	ldr	r3, [r7, #8]
 8005f54:	f8df 8094 	ldr.w	r8, [pc, #148]	; 8005fec <_malloc_trim_r+0xa8>
 8005f58:	685d      	ldr	r5, [r3, #4]
 8005f5a:	f1a8 0411 	sub.w	r4, r8, #17
 8005f5e:	f025 0503 	bic.w	r5, r5, #3
 8005f62:	eba4 0409 	sub.w	r4, r4, r9
 8005f66:	442c      	add	r4, r5
 8005f68:	fbb4 f4f8 	udiv	r4, r4, r8
 8005f6c:	3c01      	subs	r4, #1
 8005f6e:	fb08 f404 	mul.w	r4, r8, r4
 8005f72:	4544      	cmp	r4, r8
 8005f74:	da05      	bge.n	8005f82 <_malloc_trim_r+0x3e>
 8005f76:	4630      	mov	r0, r6
 8005f78:	f7ff fc54 	bl	8005824 <__malloc_unlock>
 8005f7c:	2000      	movs	r0, #0
 8005f7e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005f82:	2100      	movs	r1, #0
 8005f84:	4630      	mov	r0, r6
 8005f86:	f7ff ff25 	bl	8005dd4 <_sbrk_r>
 8005f8a:	68bb      	ldr	r3, [r7, #8]
 8005f8c:	442b      	add	r3, r5
 8005f8e:	4298      	cmp	r0, r3
 8005f90:	d1f1      	bne.n	8005f76 <_malloc_trim_r+0x32>
 8005f92:	4261      	negs	r1, r4
 8005f94:	4630      	mov	r0, r6
 8005f96:	f7ff ff1d 	bl	8005dd4 <_sbrk_r>
 8005f9a:	3001      	adds	r0, #1
 8005f9c:	d110      	bne.n	8005fc0 <_malloc_trim_r+0x7c>
 8005f9e:	2100      	movs	r1, #0
 8005fa0:	4630      	mov	r0, r6
 8005fa2:	f7ff ff17 	bl	8005dd4 <_sbrk_r>
 8005fa6:	68ba      	ldr	r2, [r7, #8]
 8005fa8:	1a83      	subs	r3, r0, r2
 8005faa:	2b0f      	cmp	r3, #15
 8005fac:	dde3      	ble.n	8005f76 <_malloc_trim_r+0x32>
 8005fae:	490d      	ldr	r1, [pc, #52]	; (8005fe4 <_malloc_trim_r+0xa0>)
 8005fb0:	f043 0301 	orr.w	r3, r3, #1
 8005fb4:	6809      	ldr	r1, [r1, #0]
 8005fb6:	6053      	str	r3, [r2, #4]
 8005fb8:	1a40      	subs	r0, r0, r1
 8005fba:	490b      	ldr	r1, [pc, #44]	; (8005fe8 <_malloc_trim_r+0xa4>)
 8005fbc:	6008      	str	r0, [r1, #0]
 8005fbe:	e7da      	b.n	8005f76 <_malloc_trim_r+0x32>
 8005fc0:	68bb      	ldr	r3, [r7, #8]
 8005fc2:	4a09      	ldr	r2, [pc, #36]	; (8005fe8 <_malloc_trim_r+0xa4>)
 8005fc4:	1b2d      	subs	r5, r5, r4
 8005fc6:	f045 0501 	orr.w	r5, r5, #1
 8005fca:	605d      	str	r5, [r3, #4]
 8005fcc:	6813      	ldr	r3, [r2, #0]
 8005fce:	4630      	mov	r0, r6
 8005fd0:	1b1c      	subs	r4, r3, r4
 8005fd2:	6014      	str	r4, [r2, #0]
 8005fd4:	f7ff fc26 	bl	8005824 <__malloc_unlock>
 8005fd8:	2001      	movs	r0, #1
 8005fda:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005fde:	bf00      	nop
 8005fe0:	200000f8 	.word	0x200000f8
 8005fe4:	20000500 	.word	0x20000500
 8005fe8:	20000694 	.word	0x20000694
 8005fec:	00001000 	.word	0x00001000

08005ff0 <_free_r>:
 8005ff0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005ff4:	4604      	mov	r4, r0
 8005ff6:	4688      	mov	r8, r1
 8005ff8:	2900      	cmp	r1, #0
 8005ffa:	f000 80ab 	beq.w	8006154 <_free_r+0x164>
 8005ffe:	f7ff fc0b 	bl	8005818 <__malloc_lock>
 8006002:	f858 2c04 	ldr.w	r2, [r8, #-4]
 8006006:	4d54      	ldr	r5, [pc, #336]	; (8006158 <_free_r+0x168>)
 8006008:	f022 0001 	bic.w	r0, r2, #1
 800600c:	f1a8 0308 	sub.w	r3, r8, #8
 8006010:	181f      	adds	r7, r3, r0
 8006012:	68a9      	ldr	r1, [r5, #8]
 8006014:	687e      	ldr	r6, [r7, #4]
 8006016:	428f      	cmp	r7, r1
 8006018:	f026 0603 	bic.w	r6, r6, #3
 800601c:	f002 0201 	and.w	r2, r2, #1
 8006020:	d11b      	bne.n	800605a <_free_r+0x6a>
 8006022:	4430      	add	r0, r6
 8006024:	b93a      	cbnz	r2, 8006036 <_free_r+0x46>
 8006026:	f858 2c08 	ldr.w	r2, [r8, #-8]
 800602a:	1a9b      	subs	r3, r3, r2
 800602c:	6899      	ldr	r1, [r3, #8]
 800602e:	4410      	add	r0, r2
 8006030:	68da      	ldr	r2, [r3, #12]
 8006032:	60ca      	str	r2, [r1, #12]
 8006034:	6091      	str	r1, [r2, #8]
 8006036:	f040 0201 	orr.w	r2, r0, #1
 800603a:	605a      	str	r2, [r3, #4]
 800603c:	60ab      	str	r3, [r5, #8]
 800603e:	4b47      	ldr	r3, [pc, #284]	; (800615c <_free_r+0x16c>)
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	4298      	cmp	r0, r3
 8006044:	d304      	bcc.n	8006050 <_free_r+0x60>
 8006046:	4b46      	ldr	r3, [pc, #280]	; (8006160 <_free_r+0x170>)
 8006048:	4620      	mov	r0, r4
 800604a:	6819      	ldr	r1, [r3, #0]
 800604c:	f7ff ff7a 	bl	8005f44 <_malloc_trim_r>
 8006050:	4620      	mov	r0, r4
 8006052:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006056:	f7ff bbe5 	b.w	8005824 <__malloc_unlock>
 800605a:	607e      	str	r6, [r7, #4]
 800605c:	2a00      	cmp	r2, #0
 800605e:	d139      	bne.n	80060d4 <_free_r+0xe4>
 8006060:	f858 1c08 	ldr.w	r1, [r8, #-8]
 8006064:	f105 0e08 	add.w	lr, r5, #8
 8006068:	1a5b      	subs	r3, r3, r1
 800606a:	4408      	add	r0, r1
 800606c:	6899      	ldr	r1, [r3, #8]
 800606e:	4571      	cmp	r1, lr
 8006070:	d032      	beq.n	80060d8 <_free_r+0xe8>
 8006072:	f8d3 e00c 	ldr.w	lr, [r3, #12]
 8006076:	f8c1 e00c 	str.w	lr, [r1, #12]
 800607a:	f8ce 1008 	str.w	r1, [lr, #8]
 800607e:	19b9      	adds	r1, r7, r6
 8006080:	6849      	ldr	r1, [r1, #4]
 8006082:	07c9      	lsls	r1, r1, #31
 8006084:	d40a      	bmi.n	800609c <_free_r+0xac>
 8006086:	4430      	add	r0, r6
 8006088:	68b9      	ldr	r1, [r7, #8]
 800608a:	bb3a      	cbnz	r2, 80060dc <_free_r+0xec>
 800608c:	4e35      	ldr	r6, [pc, #212]	; (8006164 <_free_r+0x174>)
 800608e:	42b1      	cmp	r1, r6
 8006090:	d124      	bne.n	80060dc <_free_r+0xec>
 8006092:	2201      	movs	r2, #1
 8006094:	616b      	str	r3, [r5, #20]
 8006096:	612b      	str	r3, [r5, #16]
 8006098:	60d9      	str	r1, [r3, #12]
 800609a:	6099      	str	r1, [r3, #8]
 800609c:	f040 0101 	orr.w	r1, r0, #1
 80060a0:	6059      	str	r1, [r3, #4]
 80060a2:	5018      	str	r0, [r3, r0]
 80060a4:	2a00      	cmp	r2, #0
 80060a6:	d1d3      	bne.n	8006050 <_free_r+0x60>
 80060a8:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 80060ac:	d21a      	bcs.n	80060e4 <_free_r+0xf4>
 80060ae:	2201      	movs	r2, #1
 80060b0:	08c0      	lsrs	r0, r0, #3
 80060b2:	1081      	asrs	r1, r0, #2
 80060b4:	408a      	lsls	r2, r1
 80060b6:	6869      	ldr	r1, [r5, #4]
 80060b8:	3001      	adds	r0, #1
 80060ba:	430a      	orrs	r2, r1
 80060bc:	606a      	str	r2, [r5, #4]
 80060be:	f855 1030 	ldr.w	r1, [r5, r0, lsl #3]
 80060c2:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 80060c6:	3a08      	subs	r2, #8
 80060c8:	60da      	str	r2, [r3, #12]
 80060ca:	6099      	str	r1, [r3, #8]
 80060cc:	f845 3030 	str.w	r3, [r5, r0, lsl #3]
 80060d0:	60cb      	str	r3, [r1, #12]
 80060d2:	e7bd      	b.n	8006050 <_free_r+0x60>
 80060d4:	2200      	movs	r2, #0
 80060d6:	e7d2      	b.n	800607e <_free_r+0x8e>
 80060d8:	2201      	movs	r2, #1
 80060da:	e7d0      	b.n	800607e <_free_r+0x8e>
 80060dc:	68fe      	ldr	r6, [r7, #12]
 80060de:	60ce      	str	r6, [r1, #12]
 80060e0:	60b1      	str	r1, [r6, #8]
 80060e2:	e7db      	b.n	800609c <_free_r+0xac>
 80060e4:	0a42      	lsrs	r2, r0, #9
 80060e6:	2a04      	cmp	r2, #4
 80060e8:	d813      	bhi.n	8006112 <_free_r+0x122>
 80060ea:	0982      	lsrs	r2, r0, #6
 80060ec:	3238      	adds	r2, #56	; 0x38
 80060ee:	1c51      	adds	r1, r2, #1
 80060f0:	f855 1031 	ldr.w	r1, [r5, r1, lsl #3]
 80060f4:	eb05 06c2 	add.w	r6, r5, r2, lsl #3
 80060f8:	428e      	cmp	r6, r1
 80060fa:	d124      	bne.n	8006146 <_free_r+0x156>
 80060fc:	2001      	movs	r0, #1
 80060fe:	1092      	asrs	r2, r2, #2
 8006100:	fa00 f202 	lsl.w	r2, r0, r2
 8006104:	6868      	ldr	r0, [r5, #4]
 8006106:	4302      	orrs	r2, r0
 8006108:	606a      	str	r2, [r5, #4]
 800610a:	60de      	str	r6, [r3, #12]
 800610c:	6099      	str	r1, [r3, #8]
 800610e:	60b3      	str	r3, [r6, #8]
 8006110:	e7de      	b.n	80060d0 <_free_r+0xe0>
 8006112:	2a14      	cmp	r2, #20
 8006114:	d801      	bhi.n	800611a <_free_r+0x12a>
 8006116:	325b      	adds	r2, #91	; 0x5b
 8006118:	e7e9      	b.n	80060ee <_free_r+0xfe>
 800611a:	2a54      	cmp	r2, #84	; 0x54
 800611c:	d802      	bhi.n	8006124 <_free_r+0x134>
 800611e:	0b02      	lsrs	r2, r0, #12
 8006120:	326e      	adds	r2, #110	; 0x6e
 8006122:	e7e4      	b.n	80060ee <_free_r+0xfe>
 8006124:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8006128:	d802      	bhi.n	8006130 <_free_r+0x140>
 800612a:	0bc2      	lsrs	r2, r0, #15
 800612c:	3277      	adds	r2, #119	; 0x77
 800612e:	e7de      	b.n	80060ee <_free_r+0xfe>
 8006130:	f240 5154 	movw	r1, #1364	; 0x554
 8006134:	428a      	cmp	r2, r1
 8006136:	bf9a      	itte	ls
 8006138:	0c82      	lsrls	r2, r0, #18
 800613a:	327c      	addls	r2, #124	; 0x7c
 800613c:	227e      	movhi	r2, #126	; 0x7e
 800613e:	e7d6      	b.n	80060ee <_free_r+0xfe>
 8006140:	6889      	ldr	r1, [r1, #8]
 8006142:	428e      	cmp	r6, r1
 8006144:	d004      	beq.n	8006150 <_free_r+0x160>
 8006146:	684a      	ldr	r2, [r1, #4]
 8006148:	f022 0203 	bic.w	r2, r2, #3
 800614c:	4290      	cmp	r0, r2
 800614e:	d3f7      	bcc.n	8006140 <_free_r+0x150>
 8006150:	68ce      	ldr	r6, [r1, #12]
 8006152:	e7da      	b.n	800610a <_free_r+0x11a>
 8006154:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006158:	200000f8 	.word	0x200000f8
 800615c:	20000504 	.word	0x20000504
 8006160:	200006c4 	.word	0x200006c4
 8006164:	20000100 	.word	0x20000100

08006168 <__retarget_lock_acquire_recursive>:
 8006168:	4770      	bx	lr

0800616a <__retarget_lock_release_recursive>:
 800616a:	4770      	bx	lr

0800616c <__ascii_mbtowc>:
 800616c:	b082      	sub	sp, #8
 800616e:	b901      	cbnz	r1, 8006172 <__ascii_mbtowc+0x6>
 8006170:	a901      	add	r1, sp, #4
 8006172:	b142      	cbz	r2, 8006186 <__ascii_mbtowc+0x1a>
 8006174:	b14b      	cbz	r3, 800618a <__ascii_mbtowc+0x1e>
 8006176:	7813      	ldrb	r3, [r2, #0]
 8006178:	600b      	str	r3, [r1, #0]
 800617a:	7812      	ldrb	r2, [r2, #0]
 800617c:	1c10      	adds	r0, r2, #0
 800617e:	bf18      	it	ne
 8006180:	2001      	movne	r0, #1
 8006182:	b002      	add	sp, #8
 8006184:	4770      	bx	lr
 8006186:	4610      	mov	r0, r2
 8006188:	e7fb      	b.n	8006182 <__ascii_mbtowc+0x16>
 800618a:	f06f 0001 	mvn.w	r0, #1
 800618e:	e7f8      	b.n	8006182 <__ascii_mbtowc+0x16>

08006190 <memmove>:
 8006190:	4288      	cmp	r0, r1
 8006192:	b510      	push	{r4, lr}
 8006194:	eb01 0302 	add.w	r3, r1, r2
 8006198:	d803      	bhi.n	80061a2 <memmove+0x12>
 800619a:	1e42      	subs	r2, r0, #1
 800619c:	4299      	cmp	r1, r3
 800619e:	d10c      	bne.n	80061ba <memmove+0x2a>
 80061a0:	bd10      	pop	{r4, pc}
 80061a2:	4298      	cmp	r0, r3
 80061a4:	d2f9      	bcs.n	800619a <memmove+0xa>
 80061a6:	1881      	adds	r1, r0, r2
 80061a8:	1ad2      	subs	r2, r2, r3
 80061aa:	42d3      	cmn	r3, r2
 80061ac:	d100      	bne.n	80061b0 <memmove+0x20>
 80061ae:	bd10      	pop	{r4, pc}
 80061b0:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80061b4:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80061b8:	e7f7      	b.n	80061aa <memmove+0x1a>
 80061ba:	f811 4b01 	ldrb.w	r4, [r1], #1
 80061be:	f802 4f01 	strb.w	r4, [r2, #1]!
 80061c2:	e7eb      	b.n	800619c <memmove+0xc>

080061c4 <_realloc_r>:
 80061c4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80061c8:	4682      	mov	sl, r0
 80061ca:	460c      	mov	r4, r1
 80061cc:	b929      	cbnz	r1, 80061da <_realloc_r+0x16>
 80061ce:	4611      	mov	r1, r2
 80061d0:	b003      	add	sp, #12
 80061d2:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80061d6:	f7ff b8f9 	b.w	80053cc <_malloc_r>
 80061da:	9201      	str	r2, [sp, #4]
 80061dc:	f7ff fb1c 	bl	8005818 <__malloc_lock>
 80061e0:	9a01      	ldr	r2, [sp, #4]
 80061e2:	f854 5c04 	ldr.w	r5, [r4, #-4]
 80061e6:	f102 080b 	add.w	r8, r2, #11
 80061ea:	f1b8 0f16 	cmp.w	r8, #22
 80061ee:	f1a4 0908 	sub.w	r9, r4, #8
 80061f2:	f025 0603 	bic.w	r6, r5, #3
 80061f6:	d90a      	bls.n	800620e <_realloc_r+0x4a>
 80061f8:	f038 0807 	bics.w	r8, r8, #7
 80061fc:	d509      	bpl.n	8006212 <_realloc_r+0x4e>
 80061fe:	230c      	movs	r3, #12
 8006200:	2700      	movs	r7, #0
 8006202:	f8ca 3000 	str.w	r3, [sl]
 8006206:	4638      	mov	r0, r7
 8006208:	b003      	add	sp, #12
 800620a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800620e:	f04f 0810 	mov.w	r8, #16
 8006212:	4590      	cmp	r8, r2
 8006214:	d3f3      	bcc.n	80061fe <_realloc_r+0x3a>
 8006216:	45b0      	cmp	r8, r6
 8006218:	f340 8148 	ble.w	80064ac <_realloc_r+0x2e8>
 800621c:	4ba9      	ldr	r3, [pc, #676]	; (80064c4 <_realloc_r+0x300>)
 800621e:	eb09 0106 	add.w	r1, r9, r6
 8006222:	f8d3 e008 	ldr.w	lr, [r3, #8]
 8006226:	469b      	mov	fp, r3
 8006228:	4571      	cmp	r1, lr
 800622a:	684b      	ldr	r3, [r1, #4]
 800622c:	d005      	beq.n	800623a <_realloc_r+0x76>
 800622e:	f023 0001 	bic.w	r0, r3, #1
 8006232:	4408      	add	r0, r1
 8006234:	6840      	ldr	r0, [r0, #4]
 8006236:	07c7      	lsls	r7, r0, #31
 8006238:	d447      	bmi.n	80062ca <_realloc_r+0x106>
 800623a:	f023 0303 	bic.w	r3, r3, #3
 800623e:	4571      	cmp	r1, lr
 8006240:	eb06 0703 	add.w	r7, r6, r3
 8006244:	d119      	bne.n	800627a <_realloc_r+0xb6>
 8006246:	f108 0010 	add.w	r0, r8, #16
 800624a:	4287      	cmp	r7, r0
 800624c:	db3f      	blt.n	80062ce <_realloc_r+0x10a>
 800624e:	eba7 0708 	sub.w	r7, r7, r8
 8006252:	eb09 0308 	add.w	r3, r9, r8
 8006256:	f047 0701 	orr.w	r7, r7, #1
 800625a:	f8cb 3008 	str.w	r3, [fp, #8]
 800625e:	605f      	str	r7, [r3, #4]
 8006260:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8006264:	4650      	mov	r0, sl
 8006266:	f003 0301 	and.w	r3, r3, #1
 800626a:	ea43 0308 	orr.w	r3, r3, r8
 800626e:	f844 3c04 	str.w	r3, [r4, #-4]
 8006272:	f7ff fad7 	bl	8005824 <__malloc_unlock>
 8006276:	4627      	mov	r7, r4
 8006278:	e7c5      	b.n	8006206 <_realloc_r+0x42>
 800627a:	45b8      	cmp	r8, r7
 800627c:	dc27      	bgt.n	80062ce <_realloc_r+0x10a>
 800627e:	68cb      	ldr	r3, [r1, #12]
 8006280:	688a      	ldr	r2, [r1, #8]
 8006282:	60d3      	str	r3, [r2, #12]
 8006284:	609a      	str	r2, [r3, #8]
 8006286:	eba7 0008 	sub.w	r0, r7, r8
 800628a:	280f      	cmp	r0, #15
 800628c:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8006290:	eb09 0207 	add.w	r2, r9, r7
 8006294:	f240 810c 	bls.w	80064b0 <_realloc_r+0x2ec>
 8006298:	f003 0301 	and.w	r3, r3, #1
 800629c:	eb09 0108 	add.w	r1, r9, r8
 80062a0:	ea43 0308 	orr.w	r3, r3, r8
 80062a4:	f040 0001 	orr.w	r0, r0, #1
 80062a8:	f8c9 3004 	str.w	r3, [r9, #4]
 80062ac:	6048      	str	r0, [r1, #4]
 80062ae:	6853      	ldr	r3, [r2, #4]
 80062b0:	3108      	adds	r1, #8
 80062b2:	f043 0301 	orr.w	r3, r3, #1
 80062b6:	6053      	str	r3, [r2, #4]
 80062b8:	4650      	mov	r0, sl
 80062ba:	f7ff fe99 	bl	8005ff0 <_free_r>
 80062be:	4650      	mov	r0, sl
 80062c0:	f7ff fab0 	bl	8005824 <__malloc_unlock>
 80062c4:	f109 0708 	add.w	r7, r9, #8
 80062c8:	e79d      	b.n	8006206 <_realloc_r+0x42>
 80062ca:	2300      	movs	r3, #0
 80062cc:	4619      	mov	r1, r3
 80062ce:	07e8      	lsls	r0, r5, #31
 80062d0:	f100 8085 	bmi.w	80063de <_realloc_r+0x21a>
 80062d4:	f854 5c08 	ldr.w	r5, [r4, #-8]
 80062d8:	eba9 0505 	sub.w	r5, r9, r5
 80062dc:	6868      	ldr	r0, [r5, #4]
 80062de:	f020 0003 	bic.w	r0, r0, #3
 80062e2:	4430      	add	r0, r6
 80062e4:	2900      	cmp	r1, #0
 80062e6:	d077      	beq.n	80063d8 <_realloc_r+0x214>
 80062e8:	4571      	cmp	r1, lr
 80062ea:	d151      	bne.n	8006390 <_realloc_r+0x1cc>
 80062ec:	4403      	add	r3, r0
 80062ee:	f108 0110 	add.w	r1, r8, #16
 80062f2:	428b      	cmp	r3, r1
 80062f4:	db70      	blt.n	80063d8 <_realloc_r+0x214>
 80062f6:	462f      	mov	r7, r5
 80062f8:	68ea      	ldr	r2, [r5, #12]
 80062fa:	f857 1f08 	ldr.w	r1, [r7, #8]!
 80062fe:	60ca      	str	r2, [r1, #12]
 8006300:	6091      	str	r1, [r2, #8]
 8006302:	1f32      	subs	r2, r6, #4
 8006304:	2a24      	cmp	r2, #36	; 0x24
 8006306:	d83c      	bhi.n	8006382 <_realloc_r+0x1be>
 8006308:	2a13      	cmp	r2, #19
 800630a:	d937      	bls.n	800637c <_realloc_r+0x1b8>
 800630c:	6821      	ldr	r1, [r4, #0]
 800630e:	2a1b      	cmp	r2, #27
 8006310:	60a9      	str	r1, [r5, #8]
 8006312:	6861      	ldr	r1, [r4, #4]
 8006314:	60e9      	str	r1, [r5, #12]
 8006316:	d81c      	bhi.n	8006352 <_realloc_r+0x18e>
 8006318:	f105 0210 	add.w	r2, r5, #16
 800631c:	f104 0108 	add.w	r1, r4, #8
 8006320:	6808      	ldr	r0, [r1, #0]
 8006322:	6010      	str	r0, [r2, #0]
 8006324:	6848      	ldr	r0, [r1, #4]
 8006326:	6050      	str	r0, [r2, #4]
 8006328:	6889      	ldr	r1, [r1, #8]
 800632a:	6091      	str	r1, [r2, #8]
 800632c:	eba3 0308 	sub.w	r3, r3, r8
 8006330:	eb05 0208 	add.w	r2, r5, r8
 8006334:	f043 0301 	orr.w	r3, r3, #1
 8006338:	f8cb 2008 	str.w	r2, [fp, #8]
 800633c:	6053      	str	r3, [r2, #4]
 800633e:	686b      	ldr	r3, [r5, #4]
 8006340:	f003 0301 	and.w	r3, r3, #1
 8006344:	ea43 0308 	orr.w	r3, r3, r8
 8006348:	606b      	str	r3, [r5, #4]
 800634a:	4650      	mov	r0, sl
 800634c:	f7ff fa6a 	bl	8005824 <__malloc_unlock>
 8006350:	e759      	b.n	8006206 <_realloc_r+0x42>
 8006352:	68a1      	ldr	r1, [r4, #8]
 8006354:	2a24      	cmp	r2, #36	; 0x24
 8006356:	6129      	str	r1, [r5, #16]
 8006358:	68e1      	ldr	r1, [r4, #12]
 800635a:	bf18      	it	ne
 800635c:	f105 0218 	addne.w	r2, r5, #24
 8006360:	6169      	str	r1, [r5, #20]
 8006362:	bf09      	itett	eq
 8006364:	6922      	ldreq	r2, [r4, #16]
 8006366:	f104 0110 	addne.w	r1, r4, #16
 800636a:	61aa      	streq	r2, [r5, #24]
 800636c:	6960      	ldreq	r0, [r4, #20]
 800636e:	bf02      	ittt	eq
 8006370:	f105 0220 	addeq.w	r2, r5, #32
 8006374:	f104 0118 	addeq.w	r1, r4, #24
 8006378:	61e8      	streq	r0, [r5, #28]
 800637a:	e7d1      	b.n	8006320 <_realloc_r+0x15c>
 800637c:	463a      	mov	r2, r7
 800637e:	4621      	mov	r1, r4
 8006380:	e7ce      	b.n	8006320 <_realloc_r+0x15c>
 8006382:	4621      	mov	r1, r4
 8006384:	4638      	mov	r0, r7
 8006386:	9301      	str	r3, [sp, #4]
 8006388:	f7ff ff02 	bl	8006190 <memmove>
 800638c:	9b01      	ldr	r3, [sp, #4]
 800638e:	e7cd      	b.n	800632c <_realloc_r+0x168>
 8006390:	18c7      	adds	r7, r0, r3
 8006392:	45b8      	cmp	r8, r7
 8006394:	dc20      	bgt.n	80063d8 <_realloc_r+0x214>
 8006396:	68cb      	ldr	r3, [r1, #12]
 8006398:	688a      	ldr	r2, [r1, #8]
 800639a:	60d3      	str	r3, [r2, #12]
 800639c:	609a      	str	r2, [r3, #8]
 800639e:	4628      	mov	r0, r5
 80063a0:	68eb      	ldr	r3, [r5, #12]
 80063a2:	f850 2f08 	ldr.w	r2, [r0, #8]!
 80063a6:	60d3      	str	r3, [r2, #12]
 80063a8:	609a      	str	r2, [r3, #8]
 80063aa:	1f32      	subs	r2, r6, #4
 80063ac:	2a24      	cmp	r2, #36	; 0x24
 80063ae:	d843      	bhi.n	8006438 <_realloc_r+0x274>
 80063b0:	2a13      	cmp	r2, #19
 80063b2:	d93f      	bls.n	8006434 <_realloc_r+0x270>
 80063b4:	6823      	ldr	r3, [r4, #0]
 80063b6:	2a1b      	cmp	r2, #27
 80063b8:	60ab      	str	r3, [r5, #8]
 80063ba:	6863      	ldr	r3, [r4, #4]
 80063bc:	60eb      	str	r3, [r5, #12]
 80063be:	d824      	bhi.n	800640a <_realloc_r+0x246>
 80063c0:	f105 0010 	add.w	r0, r5, #16
 80063c4:	f104 0308 	add.w	r3, r4, #8
 80063c8:	681a      	ldr	r2, [r3, #0]
 80063ca:	6002      	str	r2, [r0, #0]
 80063cc:	685a      	ldr	r2, [r3, #4]
 80063ce:	6042      	str	r2, [r0, #4]
 80063d0:	689b      	ldr	r3, [r3, #8]
 80063d2:	6083      	str	r3, [r0, #8]
 80063d4:	46a9      	mov	r9, r5
 80063d6:	e756      	b.n	8006286 <_realloc_r+0xc2>
 80063d8:	4580      	cmp	r8, r0
 80063da:	4607      	mov	r7, r0
 80063dc:	dddf      	ble.n	800639e <_realloc_r+0x1da>
 80063de:	4611      	mov	r1, r2
 80063e0:	4650      	mov	r0, sl
 80063e2:	f7fe fff3 	bl	80053cc <_malloc_r>
 80063e6:	4607      	mov	r7, r0
 80063e8:	2800      	cmp	r0, #0
 80063ea:	d0ae      	beq.n	800634a <_realloc_r+0x186>
 80063ec:	f854 3c04 	ldr.w	r3, [r4, #-4]
 80063f0:	f1a0 0208 	sub.w	r2, r0, #8
 80063f4:	f023 0301 	bic.w	r3, r3, #1
 80063f8:	444b      	add	r3, r9
 80063fa:	429a      	cmp	r2, r3
 80063fc:	d120      	bne.n	8006440 <_realloc_r+0x27c>
 80063fe:	f850 7c04 	ldr.w	r7, [r0, #-4]
 8006402:	f027 0703 	bic.w	r7, r7, #3
 8006406:	4437      	add	r7, r6
 8006408:	e73d      	b.n	8006286 <_realloc_r+0xc2>
 800640a:	68a3      	ldr	r3, [r4, #8]
 800640c:	2a24      	cmp	r2, #36	; 0x24
 800640e:	612b      	str	r3, [r5, #16]
 8006410:	68e3      	ldr	r3, [r4, #12]
 8006412:	bf18      	it	ne
 8006414:	f105 0018 	addne.w	r0, r5, #24
 8006418:	616b      	str	r3, [r5, #20]
 800641a:	bf09      	itett	eq
 800641c:	6923      	ldreq	r3, [r4, #16]
 800641e:	f104 0310 	addne.w	r3, r4, #16
 8006422:	61ab      	streq	r3, [r5, #24]
 8006424:	6962      	ldreq	r2, [r4, #20]
 8006426:	bf02      	ittt	eq
 8006428:	f105 0020 	addeq.w	r0, r5, #32
 800642c:	f104 0318 	addeq.w	r3, r4, #24
 8006430:	61ea      	streq	r2, [r5, #28]
 8006432:	e7c9      	b.n	80063c8 <_realloc_r+0x204>
 8006434:	4623      	mov	r3, r4
 8006436:	e7c7      	b.n	80063c8 <_realloc_r+0x204>
 8006438:	4621      	mov	r1, r4
 800643a:	f7ff fea9 	bl	8006190 <memmove>
 800643e:	e7c9      	b.n	80063d4 <_realloc_r+0x210>
 8006440:	1f32      	subs	r2, r6, #4
 8006442:	2a24      	cmp	r2, #36	; 0x24
 8006444:	d82e      	bhi.n	80064a4 <_realloc_r+0x2e0>
 8006446:	2a13      	cmp	r2, #19
 8006448:	d929      	bls.n	800649e <_realloc_r+0x2da>
 800644a:	6823      	ldr	r3, [r4, #0]
 800644c:	2a1b      	cmp	r2, #27
 800644e:	6003      	str	r3, [r0, #0]
 8006450:	6863      	ldr	r3, [r4, #4]
 8006452:	6043      	str	r3, [r0, #4]
 8006454:	d80e      	bhi.n	8006474 <_realloc_r+0x2b0>
 8006456:	f100 0308 	add.w	r3, r0, #8
 800645a:	f104 0208 	add.w	r2, r4, #8
 800645e:	6811      	ldr	r1, [r2, #0]
 8006460:	6019      	str	r1, [r3, #0]
 8006462:	6851      	ldr	r1, [r2, #4]
 8006464:	6059      	str	r1, [r3, #4]
 8006466:	6892      	ldr	r2, [r2, #8]
 8006468:	609a      	str	r2, [r3, #8]
 800646a:	4621      	mov	r1, r4
 800646c:	4650      	mov	r0, sl
 800646e:	f7ff fdbf 	bl	8005ff0 <_free_r>
 8006472:	e76a      	b.n	800634a <_realloc_r+0x186>
 8006474:	68a3      	ldr	r3, [r4, #8]
 8006476:	2a24      	cmp	r2, #36	; 0x24
 8006478:	6083      	str	r3, [r0, #8]
 800647a:	68e3      	ldr	r3, [r4, #12]
 800647c:	bf18      	it	ne
 800647e:	f104 0210 	addne.w	r2, r4, #16
 8006482:	60c3      	str	r3, [r0, #12]
 8006484:	bf09      	itett	eq
 8006486:	6923      	ldreq	r3, [r4, #16]
 8006488:	f100 0310 	addne.w	r3, r0, #16
 800648c:	6103      	streq	r3, [r0, #16]
 800648e:	6961      	ldreq	r1, [r4, #20]
 8006490:	bf02      	ittt	eq
 8006492:	f100 0318 	addeq.w	r3, r0, #24
 8006496:	f104 0218 	addeq.w	r2, r4, #24
 800649a:	6141      	streq	r1, [r0, #20]
 800649c:	e7df      	b.n	800645e <_realloc_r+0x29a>
 800649e:	4603      	mov	r3, r0
 80064a0:	4622      	mov	r2, r4
 80064a2:	e7dc      	b.n	800645e <_realloc_r+0x29a>
 80064a4:	4621      	mov	r1, r4
 80064a6:	f7ff fe73 	bl	8006190 <memmove>
 80064aa:	e7de      	b.n	800646a <_realloc_r+0x2a6>
 80064ac:	4637      	mov	r7, r6
 80064ae:	e6ea      	b.n	8006286 <_realloc_r+0xc2>
 80064b0:	f003 0301 	and.w	r3, r3, #1
 80064b4:	431f      	orrs	r7, r3
 80064b6:	f8c9 7004 	str.w	r7, [r9, #4]
 80064ba:	6853      	ldr	r3, [r2, #4]
 80064bc:	f043 0301 	orr.w	r3, r3, #1
 80064c0:	6053      	str	r3, [r2, #4]
 80064c2:	e6fc      	b.n	80062be <_realloc_r+0xfa>
 80064c4:	200000f8 	.word	0x200000f8

080064c8 <__ascii_wctomb>:
 80064c8:	b149      	cbz	r1, 80064de <__ascii_wctomb+0x16>
 80064ca:	2aff      	cmp	r2, #255	; 0xff
 80064cc:	bf8b      	itete	hi
 80064ce:	238a      	movhi	r3, #138	; 0x8a
 80064d0:	700a      	strbls	r2, [r1, #0]
 80064d2:	6003      	strhi	r3, [r0, #0]
 80064d4:	2001      	movls	r0, #1
 80064d6:	bf88      	it	hi
 80064d8:	f04f 30ff 	movhi.w	r0, #4294967295
 80064dc:	4770      	bx	lr
 80064de:	4608      	mov	r0, r1
 80064e0:	4770      	bx	lr
	...

080064e4 <_sbrk>:
 80064e4:	4b04      	ldr	r3, [pc, #16]	; (80064f8 <_sbrk+0x14>)
 80064e6:	4602      	mov	r2, r0
 80064e8:	6819      	ldr	r1, [r3, #0]
 80064ea:	b909      	cbnz	r1, 80064f0 <_sbrk+0xc>
 80064ec:	4903      	ldr	r1, [pc, #12]	; (80064fc <_sbrk+0x18>)
 80064ee:	6019      	str	r1, [r3, #0]
 80064f0:	6818      	ldr	r0, [r3, #0]
 80064f2:	4402      	add	r2, r0
 80064f4:	601a      	str	r2, [r3, #0]
 80064f6:	4770      	bx	lr
 80064f8:	200006c8 	.word	0x200006c8
 80064fc:	200008f0 	.word	0x200008f0

08006500 <_init>:
 8006500:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006502:	bf00      	nop
 8006504:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006506:	bc08      	pop	{r3}
 8006508:	469e      	mov	lr, r3
 800650a:	4770      	bx	lr

0800650c <_fini>:
 800650c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800650e:	bf00      	nop
 8006510:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006512:	bc08      	pop	{r3}
 8006514:	469e      	mov	lr, r3
 8006516:	4770      	bx	lr
