{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1645573853850 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1645573853851 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 23 00:50:53 2022 " "Processing started: Wed Feb 23 00:50:53 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1645573853851 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645573853851 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off NNFPGA_CL10LP -c NNFPGA_CL10LP " "Command: quartus_map --read_settings_files=on --write_settings_files=off NNFPGA_CL10LP -c NNFPGA_CL10LP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645573853851 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1645573855024 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "12 " "Parallel compilation is enabled and will use up to 12 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1645573855024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/unknown/documents/fpga_neural_network/vhdl/code/design/nnfpga_treeadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/unknown/documents/fpga_neural_network/vhdl/code/design/nnfpga_treeadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NNFPGA_treeAdder-behave " "Found design unit 1: NNFPGA_treeAdder-behave" {  } { { "../Code/Design/NNFPGA_treeAdder.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_treeAdder.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645573867026 ""} { "Info" "ISGN_ENTITY_NAME" "1 NNFPGA_treeAdder " "Found entity 1: NNFPGA_treeAdder" {  } { { "../Code/Design/NNFPGA_treeAdder.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_treeAdder.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645573867026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645573867026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/unknown/documents/fpga_neural_network/vhdl/code/design/nnfpga_tanh.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/unknown/documents/fpga_neural_network/vhdl/code/design/nnfpga_tanh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NNFPGA_tanh-lut " "Found design unit 1: NNFPGA_tanh-lut" {  } { { "../Code/Design/NNFPGA_tanh.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_tanh.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645573867032 ""} { "Info" "ISGN_ENTITY_NAME" "1 NNFPGA_tanh " "Found entity 1: NNFPGA_tanh" {  } { { "../Code/Design/NNFPGA_tanh.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_tanh.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645573867032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645573867032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/unknown/documents/fpga_neural_network/vhdl/code/design/nnfpga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/unknown/documents/fpga_neural_network/vhdl/code/design/nnfpga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NNFPGA_sync-behave " "Found design unit 1: NNFPGA_sync-behave" {  } { { "../Code/Design/NNFPGA_sync.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_sync.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645573867038 ""} { "Info" "ISGN_ENTITY_NAME" "1 NNFPGA_sync " "Found entity 1: NNFPGA_sync" {  } { { "../Code/Design/NNFPGA_sync.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_sync.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645573867038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645573867038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/unknown/documents/fpga_neural_network/vhdl/code/design/nnfpga_statics.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/unknown/documents/fpga_neural_network/vhdl/code/design/nnfpga_statics.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NNFPGA_statics " "Found design unit 1: NNFPGA_statics" {  } { { "../Code/Design/NNFPGA_statics.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_statics.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645573867042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645573867042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/unknown/documents/fpga_neural_network/vhdl/code/design/nnfpga_staticmultiplier.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/unknown/documents/fpga_neural_network/vhdl/code/design/nnfpga_staticmultiplier.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NNFPGA_staticMultiplier-behave " "Found design unit 1: NNFPGA_staticMultiplier-behave" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645573867047 ""} { "Info" "ISGN_ENTITY_NAME" "1 NNFPGA_staticMultiplier " "Found entity 1: NNFPGA_staticMultiplier" {  } { { "../Code/Design/NNFPGA_staticMultiplier.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_staticMultiplier.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645573867047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645573867047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/unknown/documents/fpga_neural_network/vhdl/code/design/nnfpga_sparsematrixdelaymultipleinput.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/unknown/documents/fpga_neural_network/vhdl/code/design/nnfpga_sparsematrixdelaymultipleinput.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NNFPGA_sparseMatrixDelayMultipleInput-behave " "Found design unit 1: NNFPGA_sparseMatrixDelayMultipleInput-behave" {  } { { "../Code/Design/NNFPGA_sparseMatrixDelayMultipleInput.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_sparseMatrixDelayMultipleInput.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645573867052 ""} { "Info" "ISGN_ENTITY_NAME" "1 NNFPGA_sparseMatrixDelayMultipleInput " "Found entity 1: NNFPGA_sparseMatrixDelayMultipleInput" {  } { { "../Code/Design/NNFPGA_sparseMatrixDelayMultipleInput.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_sparseMatrixDelayMultipleInput.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645573867052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645573867052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/unknown/documents/fpga_neural_network/vhdl/code/design/nnfpga_sigmoid.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/unknown/documents/fpga_neural_network/vhdl/code/design/nnfpga_sigmoid.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NNFPGA_sigmoid-lut " "Found design unit 1: NNFPGA_sigmoid-lut" {  } { { "../Code/Design/NNFPGA_sigmoid.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_sigmoid.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645573867058 ""} { "Info" "ISGN_ENTITY_NAME" "1 NNFPGA_sigmoid " "Found entity 1: NNFPGA_sigmoid" {  } { { "../Code/Design/NNFPGA_sigmoid.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_sigmoid.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645573867058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645573867058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/unknown/documents/fpga_neural_network/vhdl/code/design/nnfpga_rgb2grey.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/unknown/documents/fpga_neural_network/vhdl/code/design/nnfpga_rgb2grey.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NNFPGA_rgb2grey-behave " "Found design unit 1: NNFPGA_rgb2grey-behave" {  } { { "../Code/Design/NNFPGA_rgb2grey.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_rgb2grey.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645573867063 ""} { "Info" "ISGN_ENTITY_NAME" "1 NNFPGA_rgb2grey " "Found entity 1: NNFPGA_rgb2grey" {  } { { "../Code/Design/NNFPGA_rgb2grey.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_rgb2grey.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645573867063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645573867063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/unknown/documents/fpga_neural_network/vhdl/code/design/nnfpga_relu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/unknown/documents/fpga_neural_network/vhdl/code/design/nnfpga_relu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NNFPGA_relu-behave " "Found design unit 1: NNFPGA_relu-behave" {  } { { "../Code/Design/NNFPGA_relu.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_relu.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645573867067 ""} { "Info" "ISGN_ENTITY_NAME" "1 NNFPGA_relu " "Found entity 1: NNFPGA_relu" {  } { { "../Code/Design/NNFPGA_relu.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_relu.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645573867067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645573867067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/unknown/documents/fpga_neural_network/vhdl/code/design/nnfpga_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/unknown/documents/fpga_neural_network/vhdl/code/design/nnfpga_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NNFPGA_pkg " "Found design unit 1: NNFPGA_pkg" {  } { { "../Code/Design/NNFPGA_pkg.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_pkg.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645573867072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645573867072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/unknown/documents/fpga_neural_network/vhdl/code/design/nnfpga_noactivation.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/unknown/documents/fpga_neural_network/vhdl/code/design/nnfpga_noactivation.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NNFPGA_noActivation-behave " "Found design unit 1: NNFPGA_noActivation-behave" {  } { { "../Code/Design/NNFPGA_noActivation.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_noActivation.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645573867077 ""} { "Info" "ISGN_ENTITY_NAME" "1 NNFPGA_noActivation " "Found entity 1: NNFPGA_noActivation" {  } { { "../Code/Design/NNFPGA_noActivation.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_noActivation.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645573867077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645573867077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/unknown/documents/fpga_neural_network/vhdl/code/design/nnfpga_neuron.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/unknown/documents/fpga_neural_network/vhdl/code/design/nnfpga_neuron.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NNFPGA_neuron-behave " "Found design unit 1: NNFPGA_neuron-behave" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_neuron.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645573867083 ""} { "Info" "ISGN_ENTITY_NAME" "1 NNFPGA_neuron " "Found entity 1: NNFPGA_neuron" {  } { { "../Code/Design/NNFPGA_neuron.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_neuron.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645573867083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645573867083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/unknown/documents/fpga_neural_network/vhdl/code/design/nnfpga_neuralnetwork.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/unknown/documents/fpga_neural_network/vhdl/code/design/nnfpga_neuralnetwork.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NNFPGA_neuralNetwork-behave " "Found design unit 1: NNFPGA_neuralNetwork-behave" {  } { { "../Code/Design/NNFPGA_neuralNetwork.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_neuralNetwork.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645573867088 ""} { "Info" "ISGN_ENTITY_NAME" "1 NNFPGA_neuralNetwork " "Found entity 1: NNFPGA_neuralNetwork" {  } { { "../Code/Design/NNFPGA_neuralNetwork.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_neuralNetwork.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645573867088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645573867088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/unknown/documents/fpga_neural_network/vhdl/code/design/nnfpga_networkimporter.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /users/unknown/documents/fpga_neural_network/vhdl/code/design/nnfpga_networkimporter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NNFPGA_networkImporter " "Found design unit 1: NNFPGA_networkImporter" {  } { { "../Code/Design/NNFPGA_networkImporter.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_networkImporter.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645573867094 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 NNFPGA_networkImporter-body " "Found design unit 2: NNFPGA_networkImporter-body" {  } { { "../Code/Design/NNFPGA_networkImporter.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_networkImporter.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645573867094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645573867094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/unknown/documents/fpga_neural_network/vhdl/code/design/nnfpga_maxposition.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/unknown/documents/fpga_neural_network/vhdl/code/design/nnfpga_maxposition.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NNFPGA_maxPosition-behave " "Found design unit 1: NNFPGA_maxPosition-behave" {  } { { "../Code/Design/NNFPGA_maxPosition.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_maxPosition.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645573867100 ""} { "Info" "ISGN_ENTITY_NAME" "1 NNFPGA_maxPosition " "Found entity 1: NNFPGA_maxPosition" {  } { { "../Code/Design/NNFPGA_maxPosition.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_maxPosition.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645573867100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645573867100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/unknown/documents/fpga_neural_network/vhdl/code/design/nnfpga_matrixdelaymultipleinput.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/unknown/documents/fpga_neural_network/vhdl/code/design/nnfpga_matrixdelaymultipleinput.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NNFPGA_matrixDelayMultipleInput-behave " "Found design unit 1: NNFPGA_matrixDelayMultipleInput-behave" {  } { { "../Code/Design/NNFPGA_matrixDelayMultipleInput.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_matrixDelayMultipleInput.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645573867105 ""} { "Info" "ISGN_ENTITY_NAME" "1 NNFPGA_matrixDelayMultipleInput " "Found entity 1: NNFPGA_matrixDelayMultipleInput" {  } { { "../Code/Design/NNFPGA_matrixDelayMultipleInput.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_matrixDelayMultipleInput.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645573867105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645573867105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/unknown/documents/fpga_neural_network/vhdl/code/design/nnfpga_matrixdelay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/unknown/documents/fpga_neural_network/vhdl/code/design/nnfpga_matrixdelay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NNFPGA_matrixDelay-behave " "Found design unit 1: NNFPGA_matrixDelay-behave" {  } { { "../Code/Design/NNFPGA_matrixDelay.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_matrixDelay.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645573867111 ""} { "Info" "ISGN_ENTITY_NAME" "1 NNFPGA_matrixDelay " "Found entity 1: NNFPGA_matrixDelay" {  } { { "../Code/Design/NNFPGA_matrixDelay.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_matrixDelay.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645573867111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645573867111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/unknown/documents/fpga_neural_network/vhdl/code/design/nnfpga_linemem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/unknown/documents/fpga_neural_network/vhdl/code/design/nnfpga_linemem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NNFPGA_linemem-behave " "Found design unit 1: NNFPGA_linemem-behave" {  } { { "../Code/Design/NNFPGA_linemem.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_linemem.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645573867116 ""} { "Info" "ISGN_ENTITY_NAME" "1 NNFPGA_linemem " "Found entity 1: NNFPGA_linemem" {  } { { "../Code/Design/NNFPGA_linemem.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_linemem.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645573867116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645573867116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/unknown/documents/fpga_neural_network/vhdl/code/design/nnfpga_layer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/unknown/documents/fpga_neural_network/vhdl/code/design/nnfpga_layer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NNFPGA_layer-behave " "Found design unit 1: NNFPGA_layer-behave" {  } { { "../Code/Design/NNFPGA_layer.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_layer.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645573867121 ""} { "Info" "ISGN_ENTITY_NAME" "1 NNFPGA_layer " "Found entity 1: NNFPGA_layer" {  } { { "../Code/Design/NNFPGA_layer.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_layer.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645573867121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645573867121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/unknown/documents/fpga_neural_network/vhdl/code/design/nnfpga_encoding2rgb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/unknown/documents/fpga_neural_network/vhdl/code/design/nnfpga_encoding2rgb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NNFPGA_Encoding2RGB-behave " "Found design unit 1: NNFPGA_Encoding2RGB-behave" {  } { { "../Code/Design/NNFPGA_Encoding2RGB.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_Encoding2RGB.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645573867127 ""} { "Info" "ISGN_ENTITY_NAME" "1 NNFPGA_Encoding2RGB " "Found entity 1: NNFPGA_Encoding2RGB" {  } { { "../Code/Design/NNFPGA_Encoding2RGB.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFPGA_Encoding2RGB.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645573867127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645573867127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/unknown/documents/fpga_neural_network/vhdl/code/design/nnffpga_network_secondmodel_statics.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/unknown/documents/fpga_neural_network/vhdl/code/design/nnffpga_network_secondmodel_statics.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NNFFPGA_Network_secondModel_statics " "Found design unit 1: NNFFPGA_Network_secondModel_statics" {  } { { "../Code/Design/NNFFPGA_Network_secondModel_statics.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFFPGA_Network_secondModel_statics.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645573867133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645573867133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/unknown/documents/fpga_neural_network/vhdl/code/design/nnffpga_network_firstmodel_statics.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/unknown/documents/fpga_neural_network/vhdl/code/design/nnffpga_network_firstmodel_statics.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NNFFPGA_Network_firstModel_statics " "Found design unit 1: NNFFPGA_Network_firstModel_statics" {  } { { "../Code/Design/NNFFPGA_Network_firstModel_statics.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Code/Design/NNFFPGA_Network_firstModel_statics.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645573867138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645573867138 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"0\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\" NNFPGA_CL10LP.vhd(33) " "VHDL syntax error at NNFPGA_CL10LP.vhd(33) near text \"0\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "NNFPGA_CL10LP.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 33 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645573867144 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "NNFPGA_CL10LP NNFPGA_CL10LP.vhd(19) " "Ignored construct NNFPGA_CL10LP at NNFPGA_CL10LP.vhd(19) due to previous errors" {  } { { "NNFPGA_CL10LP.vhd" "" { Text "C:/Users/Unknown/Documents/FPGA_Neural_Network/VHDL/Cyclone 10 LP/NNFPGA_CL10LP.vhd" 19 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1645573867144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nnfpga_cl10lp.vhd 0 0 " "Found 0 design units, including 0 entities, in source file nnfpga_cl10lp.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645573867145 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4808 " "Peak virtual memory: 4808 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1645573867276 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Feb 23 00:51:07 2022 " "Processing ended: Wed Feb 23 00:51:07 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1645573867276 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1645573867276 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1645573867276 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1645573867276 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1645573867917 ""}
