
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2480 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 401.660 ; gain = 97.422
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/Shang/Desktop/COA/CODE/project_POC/project_POC.srcs/sources_1/new/top.v:24]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/Shang/Desktop/COA/CODE/project_POC/project_POC.runs/synth_1/.Xil/Vivado-21928-LAPTOP-6G6TLRU6/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (1#1) [C:/Users/Shang/Desktop/COA/CODE/project_POC/project_POC.runs/synth_1/.Xil/Vivado-21928-LAPTOP-6G6TLRU6/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'CPU' [C:/Users/Shang/Desktop/COA/CODE/project_POC/project_POC.srcs/sources_1/new/CPU.v:25]
INFO: [Synth 8-256] done synthesizing module 'CPU' (2#1) [C:/Users/Shang/Desktop/COA/CODE/project_POC/project_POC.srcs/sources_1/new/CPU.v:25]
INFO: [Synth 8-638] synthesizing module 'POC' [C:/Users/Shang/Desktop/COA/CODE/project_POC/project_POC.srcs/sources_1/new/POC.v:23]
WARNING: [Synth 8-3848] Net Dout in module/entity POC does not have driver. [C:/Users/Shang/Desktop/COA/CODE/project_POC/project_POC.srcs/sources_1/new/POC.v:28]
INFO: [Synth 8-256] done synthesizing module 'POC' (3#1) [C:/Users/Shang/Desktop/COA/CODE/project_POC/project_POC.srcs/sources_1/new/POC.v:23]
INFO: [Synth 8-638] synthesizing module 'Printer' [C:/Users/Shang/Desktop/COA/CODE/project_POC/project_POC.srcs/sources_1/new/Printer.v:23]
INFO: [Synth 8-256] done synthesizing module 'Printer' (4#1) [C:/Users/Shang/Desktop/COA/CODE/project_POC/project_POC.srcs/sources_1/new/Printer.v:23]
INFO: [Synth 8-256] done synthesizing module 'top' (5#1) [C:/Users/Shang/Desktop/COA/CODE/project_POC/project_POC.srcs/sources_1/new/top.v:24]
WARNING: [Synth 8-3331] design POC has unconnected port Dout[7]
WARNING: [Synth 8-3331] design POC has unconnected port Dout[6]
WARNING: [Synth 8-3331] design POC has unconnected port Dout[5]
WARNING: [Synth 8-3331] design POC has unconnected port Dout[4]
WARNING: [Synth 8-3331] design POC has unconnected port Dout[3]
WARNING: [Synth 8-3331] design POC has unconnected port Dout[2]
WARNING: [Synth 8-3331] design POC has unconnected port Dout[1]
WARNING: [Synth 8-3331] design POC has unconnected port Dout[0]
WARNING: [Synth 8-3331] design POC has unconnected port Addr[15]
WARNING: [Synth 8-3331] design POC has unconnected port Addr[14]
WARNING: [Synth 8-3331] design POC has unconnected port Addr[13]
WARNING: [Synth 8-3331] design POC has unconnected port Addr[12]
WARNING: [Synth 8-3331] design POC has unconnected port Addr[11]
WARNING: [Synth 8-3331] design POC has unconnected port Addr[10]
WARNING: [Synth 8-3331] design POC has unconnected port Addr[9]
WARNING: [Synth 8-3331] design POC has unconnected port Addr[8]
WARNING: [Synth 8-3331] design POC has unconnected port Addr[7]
WARNING: [Synth 8-3331] design POC has unconnected port Addr[6]
WARNING: [Synth 8-3331] design POC has unconnected port Addr[5]
WARNING: [Synth 8-3331] design POC has unconnected port Addr[4]
WARNING: [Synth 8-3331] design POC has unconnected port Addr[3]
WARNING: [Synth 8-3331] design POC has unconnected port RW
WARNING: [Synth 8-3331] design CPU has unconnected port Dout[7]
WARNING: [Synth 8-3331] design CPU has unconnected port Dout[6]
WARNING: [Synth 8-3331] design CPU has unconnected port Dout[5]
WARNING: [Synth 8-3331] design CPU has unconnected port Dout[4]
WARNING: [Synth 8-3331] design CPU has unconnected port Dout[3]
WARNING: [Synth 8-3331] design CPU has unconnected port Dout[2]
WARNING: [Synth 8-3331] design CPU has unconnected port Dout[1]
WARNING: [Synth 8-3331] design CPU has unconnected port Dout[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 503.422 ; gain = 199.184
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 503.422 ; gain = 199.184
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Shang/Desktop/COA/CODE/project_POC/project_POC.runs/synth_1/.Xil/Vivado-21928-LAPTOP-6G6TLRU6/dcp1/clk_wiz_0_in_context.xdc] for cell 'clk123'
Finished Parsing XDC File [C:/Users/Shang/Desktop/COA/CODE/project_POC/project_POC.runs/synth_1/.Xil/Vivado-21928-LAPTOP-6G6TLRU6/dcp1/clk_wiz_0_in_context.xdc] for cell 'clk123'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 819.039 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 819.039 ; gain = 514.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 819.039 ; gain = 514.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for clk123. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 819.039 ; gain = 514.801
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "RW" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "BR" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "SR" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "SR" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdy" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "rdy" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'rdy_reg' [C:/Users/Shang/Desktop/COA/CODE/project_POC/project_POC.srcs/sources_1/new/Printer.v:63]
WARNING: [Synth 8-327] inferring latch for variable 'rdy_reg' [C:/Users/Shang/Desktop/COA/CODE/project_POC/project_POC.srcs/sources_1/new/Printer.v:53]
WARNING: [Synth 8-327] inferring latch for variable 'rdy_reg' [C:/Users/Shang/Desktop/COA/CODE/project_POC/project_POC.srcs/sources_1/new/Printer.v:35]
WARNING: [Synth 8-327] inferring latch for variable 'buffer_reg' [C:/Users/Shang/Desktop/COA/CODE/project_POC/project_POC.srcs/sources_1/new/Printer.v:42]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 819.039 ; gain = 514.801
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module CPU 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module POC 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module Printer 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element CPU1/RW_reg was removed.  [C:/Users/Shang/Desktop/COA/CODE/project_POC/project_POC.srcs/sources_1/new/CPU.v:56]
INFO: [Synth 8-5546] ROM "POC1/SR" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Printer1/rdy" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Printer1/rdy" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3332] Sequential element (POC1/irq_reg) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (POC1/irq_reg__0) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (POC1/tr_reg) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (POC1/tr_reg__0) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (POC1/BR_reg[7]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (POC1/BR_reg[6]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (POC1/BR_reg[5]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (POC1/BR_reg[4]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (POC1/BR_reg[3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (POC1/BR_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (POC1/BR_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (POC1/BR_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (POC1/BR_reg[7]__0) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (POC1/BR_reg[6]__0) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (POC1/BR_reg[5]__0) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (POC1/BR_reg[4]__0) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (POC1/BR_reg[3]__0) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (POC1/BR_reg[2]__0) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (POC1/BR_reg[1]__0) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (POC1/BR_reg[0]__0) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (POC1/SR_reg[7]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (POC1/SR_reg[7]__0) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (POC1/SR_reg[7]__1) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (POC1/SR_reg[7]__2) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (POC1/SR_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (POC1/SR_reg[7]__3) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (POC1/SR_reg[7]__4) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (Printer1/rdy_reg) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (Printer1/rdy_reg__0) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (Printer1/rdy_reg__1) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (Printer1/buffer_reg[7]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (Printer1/buffer_reg[6]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (Printer1/buffer_reg[5]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (Printer1/buffer_reg[4]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (Printer1/buffer_reg[3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (Printer1/buffer_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (Printer1/buffer_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (Printer1/buffer_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (CPU1/Add_reg[15]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (CPU1/Add_reg[14]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (CPU1/Add_reg[13]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (CPU1/Add_reg[12]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (CPU1/Add_reg[11]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (CPU1/Add_reg[10]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (CPU1/Add_reg[9]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (CPU1/Add_reg[8]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (CPU1/Add_reg[7]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (CPU1/Add_reg[6]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (CPU1/Add_reg[5]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (CPU1/Add_reg[4]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (CPU1/Add_reg[3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (CPU1/Add_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (CPU1/Add_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (CPU1/Add_reg[0]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (CPU1/din_reg[7]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (CPU1/din_reg[6]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (CPU1/din_reg[5]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (CPU1/din_reg[4]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (CPU1/din_reg[3]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (CPU1/din_reg[2]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (CPU1/din_reg[1]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (CPU1/din_reg[0]) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 819.039 ; gain = 514.801
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk123/clk_out1' to pin 'clk123/bbstub_clk_out1/O'
WARNING: [Synth 8-3321] Hierarchical source pin 'clk123/clk_in1' does not fanout to anything for constraint at line 2 of C:/Users/Shang/Desktop/COA/CODE/project_POC/project_POC.runs/synth_1/.Xil/Vivado-21928-LAPTOP-6G6TLRU6/dcp1/clk_wiz_0_in_context.xdc. [C:/Users/Shang/Desktop/COA/CODE/project_POC/project_POC.runs/synth_1/.Xil/Vivado-21928-LAPTOP-6G6TLRU6/dcp1/clk_wiz_0_in_context.xdc:2]
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk123/clk_out2' to pin 'clk123/bbstub_clk_out2/O'
WARNING: [Synth 8-3321] Hierarchical source pin 'clk123/clk_in1' does not fanout to anything for constraint at line 3 of C:/Users/Shang/Desktop/COA/CODE/project_POC/project_POC.runs/synth_1/.Xil/Vivado-21928-LAPTOP-6G6TLRU6/dcp1/clk_wiz_0_in_context.xdc. [C:/Users/Shang/Desktop/COA/CODE/project_POC/project_POC.runs/synth_1/.Xil/Vivado-21928-LAPTOP-6G6TLRU6/dcp1/clk_wiz_0_in_context.xdc:3]
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 819.039 ; gain = 514.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 819.039 ; gain = 514.801
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:30 . Memory (MB): peak = 819.039 ; gain = 514.801
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 819.039 ; gain = 514.801
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 819.039 ; gain = 514.801
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 819.039 ; gain = 514.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 819.039 ; gain = 514.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 819.039 ; gain = 514.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 819.039 ; gain = 514.801
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |clk_wiz_0 |     1|
+------+----------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     2|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 819.039 ; gain = 514.801
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 69 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 819.039 ; gain = 199.184
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 819.039 ; gain = 514.801
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 838.840 ; gain = 546.109
INFO: [Common 17-1381] The checkpoint 'C:/Users/Shang/Desktop/COA/CODE/project_POC/project_POC.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 838.840 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Mar 29 14:12:18 2021...
