# Quad SPI  

Module Quad SPI (qspi)  
SPDX-License-Identifier: MIT  
Auto-generated: Sun Sep 20 15:25:57 EEST 2020  

qspi Base Address = 0xe000d000  

## Register Summary  

+------------------------------+------------+------+------+------------+------------------------------+
|Register Name                 |Address     |Width |Type  |Reset Value |Description                   |
+==============================+============+======+======+============+==============================+
|**CR**                        |0x00000000  |32    |mixed |0x00000000  |QSPI configuration register   |
+------------------------------+------------+------+------+------------+------------------------------+
|**SR**                        |0x00000004  |32    |mixed |0x00000004  | QSPI interrupt status regist |
+------------------------------+------------+------+------+------------+------------------------------+
|**IER**                       |0x00000008  |32    |mixed |0x00000000  |Interrupt Enable register.    |
+------------------------------+------------+------+------+------------+------------------------------+
|**IDR**                       |0x0000000c  |32    |mixed |0x00000000  |Interrupt disable register.   |
+------------------------------+------------+------+------+------------+------------------------------+
|**IMR**                       |0x00000010  |32    |ro    |0x00000000  |Interrupt mask register       |
+------------------------------+------------+------+------+------------+------------------------------+
|**ER**                        |0x00000014  |32    |mixed |0x00000000  |SPI_Enable Register           |
+------------------------------+------------+------+------+------------+------------------------------+
|**DR**                        |0x00000018  |32    |rw    |0x00000000  |Delay Register                |
+------------------------------+------------+------+------+------------+------------------------------+
|**TXD_00**                    |0x0000001c  |32    |wo    |0x00000000  | Transmit Data Register. Keyh |
+------------------------------+------------+------+------+------------+------------------------------+
|**RXD**                       |0x00000020  |32    |ro    |0x00000000  |Receive Data Register         |
+------------------------------+------------+------+------+------------+------------------------------+
|**SICR**                      |0x00000024  |32    |mixed |0x000000ff  |Slave Idle Count Register     |
+------------------------------+------------+------+------+------------+------------------------------+
|**TXWR**                      |0x00000028  |32    |rw    |0x00000001  |TX_FIFO Threshold Register    |
+------------------------------+------------+------+------+------------+------------------------------+
|**RX_THRES**                  |0x0000002c  |32    |rw    |0x00000001  |RX FIFO Threshold Register    |
+------------------------------+------------+------+------+------------+------------------------------+
|**GPIO**                      |0x00000030  |32    |rw    |0x00000001  | General Purpose Inputs and O |
+------------------------------+------------+------+------+------------+------------------------------+
|**LPBK_DLY_ADJ**              |0x00000038  |32    |rw    |0x0000002d  | Loopback Master Clock Delay  |
+------------------------------+------------+------+------+------------+------------------------------+
|**TXD_01**                    |0x00000080  |32    |wo    |0x00000000  | Transmit Data Register. Keyh |
+------------------------------+------------+------+------+------------+------------------------------+
|**TXD_10**                    |0x00000084  |32    |wo    |0x00000000  | Transmit Data Register. Keyh |
+------------------------------+------------+------+------+------------+------------------------------+
|**TXD_11**                    |0x00000088  |32    |wo    |0x00000000  | Transmit Data Register. Keyh |
+------------------------------+------------+------+------+------------+------------------------------+
|**LQSPI_CR**                  |0x000000a0  |32    |rw    |0x00000000  | Configuration Register speci |
+------------------------------+------------+------+------+------------+------------------------------+
|**LQSPI_SR**                  |0x000000a4  |32    |rw    |0x00000000  | Status Register specifically |
+------------------------------+------------+------+------+------------+------------------------------+
|**MOD_ID**                    |0x000000fc  |32    |rw    |0x01090101  | Module Identification regist |
+------------------------------+------------+------+------+------------+------------------------------+

### CR  

Module qspi  
Relative Address = 0x00000000  
Width = 32 bits  
Access Type = mixed  
Reset Value = 0x00000000  
Description QSPI configuration register  

+--------------------+--------+------+----------------------------------------------------+
|FieldName           |Bits    |Type  |Description                                         |
+====================+========+======+====================================================+
|IFMODE              |31      |rw    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|reserved_0          |30:27   |ro    |Reserved                                            |
+--------------------+--------+------+----------------------------------------------------+
|ENDIAN              |26      |rw    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|reserved_1          |25:20   |ro    |Reserved                                            |
+--------------------+--------+------+----------------------------------------------------+
|HOLDDB_DR           |19      |rw    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|reserved_2          |18      |rw    |Reserved                                            |
+--------------------+--------+------+----------------------------------------------------+
|reserved_3          |17      |rw    |Reserved                                            |
+--------------------+--------+------+----------------------------------------------------+
|MANSTRT             |16      |wo    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|MANSTRTEN           |15      |rw    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|SSFORCE             |14      |rw    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|reserved_4          |13:11   |rw    |Reserved                                            |
+--------------------+--------+------+----------------------------------------------------+
|PCS                 |10      |rw    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|reserved_5          |9       |rw    |Reserved                                            |
+--------------------+--------+------+----------------------------------------------------+
|REF_CLK             |8       |rw    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|FIFO_WIDTH          |7:6     |rw    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|BAUD_RATE_DIV       |5:3     |rw    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|CPHA                |2       |rw    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|CPOL                |1       |rw    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|MSTREN              |0       |rw    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+

### SR  

Module qspi  
Relative Address = 0x00000004  
Width = 32 bits  
Access Type = mixed  
Reset Value = 0x00000004  
Description QSPI interrupt status register  

+--------------------+--------+------+----------------------------------------------------+
|FieldName           |Bits    |Type  |Description                                         |
+====================+========+======+====================================================+
|reserved_0          |31:7    |ro    |Reserved                                            |
+--------------------+--------+------+----------------------------------------------------+
|IXR_TXUF            |6       |wtc   |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|IXR_RXFULL          |5       |ro    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|IXR_RXNEMPTY        |4       |ro    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|IXR_TXFULL          |3       |ro    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|IXR_TXOW            |2       |ro    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|reserved_1          |1       |ro    |Reserved                                            |
+--------------------+--------+------+----------------------------------------------------+
|IXR_RXOVR           |0       |wtc   |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+

### IER  

Module qspi  
Relative Address = 0x00000008  
Width = 32 bits  
Access Type = mixed  
Reset Value = 0x00000000  
Description Interrupt Enable register.  

+--------------------+--------+------+----------------------------------------------------+
|FieldName           |Bits    |Type  |Description                                         |
+====================+========+======+====================================================+
|reserved_0          |31:7    |ro    |Reserved                                            |
+--------------------+--------+------+----------------------------------------------------+
|IXR_TXUF            |6       |wo    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|IXR_RXFULL          |5       |wo    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|IXR_RXNEMPTY        |4       |wo    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|IXR_TXFULL          |3       |wo    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|IXR_TXOW            |2       |wo    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|reserved_1          |1       |wo    |Reserved                                            |
+--------------------+--------+------+----------------------------------------------------+
|IXR_RXOVR           |0       |wo    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+

### IDR  

Module qspi  
Relative Address = 0x0000000c  
Width = 32 bits  
Access Type = mixed  
Reset Value = 0x00000000  
Description Interrupt disable register.  

+--------------------+--------+------+----------------------------------------------------+
|FieldName           |Bits    |Type  |Description                                         |
+====================+========+======+====================================================+
|reserved_0          |31:7    |ro    |Reserved                                            |
+--------------------+--------+------+----------------------------------------------------+
|IXR_TXUF            |6       |wo    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|IXR_RXFULL          |5       |wo    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|IXR_RXNEMPTY        |4       |wo    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|IXR_TXFULL          |3       |wo    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|IXR_TXOW            |2       |wo    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|reserved_1          |1       |wo    |Reserved                                            |
+--------------------+--------+------+----------------------------------------------------+
|IXR_RXOVR           |0       |wo    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+

### IMR  

Module qspi  
Relative Address = 0x00000010  
Width = 32 bits  
Access Type = ro  
Reset Value = 0x00000000  
Description Interrupt mask register  

+--------------------+--------+------+----------------------------------------------------+
|FieldName           |Bits    |Type  |Description                                         |
+====================+========+======+====================================================+
|reserved_0          |31:7    |ro    |Reserved                                            |
+--------------------+--------+------+----------------------------------------------------+
|IXR_TXUF            |6       |ro    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|IXR_RXFULL          |5       |ro    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|IXR_RXNEMPTY        |4       |ro    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|IXR_TXFULL          |3       |ro    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|IXR_TXOW            |2       |ro    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|reserved_1          |1       |ro    |Reserved                                            |
+--------------------+--------+------+----------------------------------------------------+
|IXR_RXOVR           |0       |ro    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+

### ER  

Module qspi  
Relative Address = 0x00000014  
Width = 32 bits  
Access Type = mixed  
Reset Value = 0x00000000  
Description SPI_Enable Register  

+--------------------+--------+------+----------------------------------------------------+
|FieldName           |Bits    |Type  |Description                                         |
+====================+========+======+====================================================+
|reserved_0          |31:1    |ro    |Reserved                                            |
+--------------------+--------+------+----------------------------------------------------+
|ENABLE              |0       |rw    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+

### DR  

Module qspi  
Relative Address = 0x00000018  
Width = 32 bits  
Access Type = rw  
Reset Value = 0x00000000  
Description Delay Register  

+--------------------+--------+------+----------------------------------------------------+
|FieldName           |Bits    |Type  |Description                                         |
+====================+========+======+====================================================+
|D_NSS               |31:24   |rw    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|BTWN                |23:16   |rw    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|AFTER               |15:8    |rw    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|INIT                |7:0     |rw    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+

### TXD_00  

Module qspi  
Relative Address = 0x0000001c  
Width = 32 bits  
Access Type = wo  
Reset Value = 0x00000000  
Description Transmit Data Register. Keyhole addresses for the Transmit data FIFO.  

+--------------------+--------+------+----------------------------------------------------+
|FieldName           |Bits    |Type  |Description                                         |
+====================+========+======+====================================================+
|TXD                 |31:0    |wo    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+

### RXD  

Module qspi  
Relative Address = 0x00000020  
Width = 32 bits  
Access Type = ro  
Reset Value = 0x00000000  
Description Receive Data Register  

+--------------------+--------+------+----------------------------------------------------+
|FieldName           |Bits    |Type  |Description                                         |
+====================+========+======+====================================================+
|RX_FIFO             |31:0    |ro    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+

### SICR  

Module qspi  
Relative Address = 0x00000024  
Width = 32 bits  
Access Type = mixed  
Reset Value = 0x000000ff  
Description Slave Idle Count Register  

+--------------------+--------+------+----------------------------------------------------+
|FieldName           |Bits    |Type  |Description                                         |
+====================+========+======+====================================================+
|reserved_0          |31:8    |ro    |Reserved                                            |
+--------------------+--------+------+----------------------------------------------------+
|MASK                |7:0     |rw    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+

### TXWR  

Module qspi  
Relative Address = 0x00000028  
Width = 32 bits  
Access Type = rw  
Reset Value = 0x00000001  
Description TX_FIFO Threshold Register  

+--------------------+--------+------+----------------------------------------------------+
|FieldName           |Bits    |Type  |Description                                         |
+====================+========+======+====================================================+
| THRESHOLD_OF_TX_FI |31:0    |rw    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+

### RX_THRES  

Module qspi  
Relative Address = 0x0000002c  
Width = 32 bits  
Access Type = rw  
Reset Value = 0x00000001  
Description RX FIFO Threshold Register  

+--------------------+--------+------+----------------------------------------------------+
|FieldName           |Bits    |Type  |Description                                         |
+====================+========+======+====================================================+
| THRESHOLD_OF_RX_FI |31:0    |rw    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+

### GPIO  

Module qspi  
Relative Address = 0x00000030  
Width = 32 bits  
Access Type = rw  
Reset Value = 0x00000001  
Description General Purpose Inputs and Outputs Register for the Quad-SPI Controller core  

+--------------------+--------+------+----------------------------------------------------+
|FieldName           |Bits    |Type  |Description                                         |
+====================+========+======+====================================================+
|reserved_0          |31:1    |rw    |Reserved                                            |
+--------------------+--------+------+----------------------------------------------------+
|WP_N                |0       |rw    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+

### LPBK_DLY_ADJ  

Module qspi  
Relative Address = 0x00000038  
Width = 32 bits  
Access Type = rw  
Reset Value = 0x0000002d  
Description Loopback Master Clock Delay Adjustment Register  

+--------------------+--------+------+----------------------------------------------------+
|FieldName           |Bits    |Type  |Description                                         |
+====================+========+======+====================================================+
|reserved_0          |31:6    |rw    |Reserved                                            |
+--------------------+--------+------+----------------------------------------------------+
|USE_LPBK            |5       |rw    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|reserved_1          |4:0     |rw    |Reserved                                            |
+--------------------+--------+------+----------------------------------------------------+

### TXD_01  

Module qspi  
Relative Address = 0x00000080  
Width = 32 bits  
Access Type = wo  
Reset Value = 0x00000000  
Description Transmit Data Register. Keyhole addresses for the Transmit data FIFO.  

+--------------------+--------+------+----------------------------------------------------+
|FieldName           |Bits    |Type  |Description                                         |
+====================+========+======+====================================================+
|TXD                 |31:0    |wo    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+

### TXD_10  

Module qspi  
Relative Address = 0x00000084  
Width = 32 bits  
Access Type = wo  
Reset Value = 0x00000000  
Description Transmit Data Register. Keyhole addresses for the Transmit data FIFO.  

+--------------------+--------+------+----------------------------------------------------+
|FieldName           |Bits    |Type  |Description                                         |
+====================+========+======+====================================================+
|TXD                 |31:0    |wo    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+

### TXD_11  

Module qspi  
Relative Address = 0x00000088  
Width = 32 bits  
Access Type = wo  
Reset Value = 0x00000000  
Description Transmit Data Register. Keyhole addresses for the Transmit data FIFO.  

+--------------------+--------+------+----------------------------------------------------+
|FieldName           |Bits    |Type  |Description                                         |
+====================+========+======+====================================================+
|TXD                 |31:0    |wo    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+

### LQSPI_CR  

Module qspi  
Relative Address = 0x000000a0  
Width = 32 bits  
Access Type = rw  
Reset Value = 0x00000000  
Description Configuration Register specifically for the Linear Quad-SPI Controller  

+--------------------+--------+------+----------------------------------------------------+
|FieldName           |Bits    |Type  |Description                                         |
+====================+========+======+====================================================+
|LINEAR              |31      |rw    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|TWO_MEM             |30      |rw    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|SEP_BUS             |29      |rw    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|U_PAGE              |28      |rw    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|reserved_0          |27      |rw    |Reserved                                            |
+--------------------+--------+------+----------------------------------------------------+
|reserved_1          |26      |rw    |Reserved                                            |
+--------------------+--------+------+----------------------------------------------------+
|MODE_EN             |25      |rw    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|MODE_ON             |24      |rw    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|MODE_BITS           |23:16   |rw    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|reserved_2          |15:11   |rw    |Reserved                                            |
+--------------------+--------+------+----------------------------------------------------+
|DUMMY               |10:8    |rw    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|INST                |7:0     |rw    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+

### LQSPI_SR  

Module qspi  
Relative Address = 0x000000a4  
Width = 32 bits  
Access Type = rw  
Reset Value = 0x00000000  
Description Status Register specifically for the Linear Quad-SPI Controller  

+--------------------+--------+------+----------------------------------------------------+
|FieldName           |Bits    |Type  |Description                                         |
+====================+========+======+====================================================+
|reserved_0          |31:3    |rw    |Reserved                                            |
+--------------------+--------+------+----------------------------------------------------+
|FB_RECVD            |2       |rw    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|WR_RECVD            |1       |rw    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
|reserved_1          |0       |rw    |Reserved                                            |
+--------------------+--------+------+----------------------------------------------------+

### MOD_ID  

Module qspi  
Relative Address = 0x000000fc  
Width = 32 bits  
Access Type = rw  
Reset Value = 0x01090101  
Description Module Identification register  

+--------------------+--------+------+----------------------------------------------------+
|FieldName           |Bits    |Type  |Description                                         |
+====================+========+======+====================================================+
|ID                  |31:0    |rw    |No Description                                      |
+--------------------+--------+------+----------------------------------------------------+
