#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x7fae5895cd10 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7fae58956ab0 .scope module, "addu_tb" "addu_tb" 3 1;
 .timescale 0 0;
v0x7fae58971b00_0 .net "active", 0 0, v0x7fae5896fe90_0;  1 drivers
v0x7fae58971bb0_0 .var "clk", 0 0;
v0x7fae58971c40_0 .var "clk_enable", 0 0;
v0x7fae58971cd0_0 .net "data_address", 31 0, L_0x7fae589754e0;  1 drivers
v0x7fae58971d60_0 .net "data_read", 0 0, L_0x7fae58974120;  1 drivers
v0x7fae58971e30_0 .var "data_readdata", 31 0;
v0x7fae58971ec0_0 .net "data_write", 0 0, L_0x7fae589740b0;  1 drivers
v0x7fae58971f70_0 .net "data_writedata", 31 0, L_0x7fae58974e90;  1 drivers
v0x7fae58972020_0 .net "instr_address", 31 0, L_0x7fae58976380;  1 drivers
v0x7fae58972150_0 .var "instr_readdata", 31 0;
v0x7fae589721e0_0 .net "register_v0", 31 0, L_0x7fae58974e20;  1 drivers
v0x7fae589722b0_0 .var "reset", 0 0;
S_0x7fae589442d0 .scope module, "dut" "mips_cpu_harvard" 3 78, 4 1 0, S_0x7fae58956ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x7fae589740b0 .functor BUFZ 1, L_0x7fae58973c40, C4<0>, C4<0>, C4<0>;
L_0x7fae58974120 .functor BUFZ 1, L_0x7fae58973ba0, C4<0>, C4<0>, C4<0>;
L_0x7fae58974810 .functor BUFZ 1, L_0x7fae58973a70, C4<0>, C4<0>, C4<0>;
L_0x7fae58974e90 .functor BUFZ 32, L_0x7fae58974d30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fae58975020 .functor BUFZ 32, L_0x7fae58974a80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fae589754e0 .functor BUFZ 32, v0x7fae5896bc40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fae58975ce0 .functor OR 1, L_0x7fae58975980, L_0x7fae58975c00, C4<0>, C4<0>;
L_0x7fae58975eb0 .functor AND 1, L_0x7fae58975f80, L_0x7fae58976260, C4<1>, C4<1>;
L_0x7fae58976380 .functor BUFZ 32, v0x7fae5896d930_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fae5896f070_0 .net *"_ivl_11", 4 0, L_0x7fae58974410;  1 drivers
v0x7fae5896f100_0 .net *"_ivl_13", 4 0, L_0x7fae589744b0;  1 drivers
L_0x7fae57763200 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fae5896f190_0 .net/2u *"_ivl_26", 15 0, L_0x7fae57763200;  1 drivers
v0x7fae5896f220_0 .net *"_ivl_29", 15 0, L_0x7fae589750d0;  1 drivers
L_0x7fae57763290 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fae5896f2b0_0 .net/2u *"_ivl_36", 31 0, L_0x7fae57763290;  1 drivers
v0x7fae5896f360_0 .net *"_ivl_40", 31 0, L_0x7fae58975830;  1 drivers
L_0x7fae577632d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fae5896f410_0 .net *"_ivl_43", 25 0, L_0x7fae577632d8;  1 drivers
L_0x7fae57763320 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x7fae5896f4c0_0 .net/2u *"_ivl_44", 31 0, L_0x7fae57763320;  1 drivers
v0x7fae5896f570_0 .net *"_ivl_46", 0 0, L_0x7fae58975980;  1 drivers
v0x7fae5896f680_0 .net *"_ivl_48", 31 0, L_0x7fae58975a60;  1 drivers
L_0x7fae57763368 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fae5896f720_0 .net *"_ivl_51", 25 0, L_0x7fae57763368;  1 drivers
L_0x7fae577633b0 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x7fae5896f7d0_0 .net/2u *"_ivl_52", 31 0, L_0x7fae577633b0;  1 drivers
v0x7fae5896f880_0 .net *"_ivl_54", 0 0, L_0x7fae58975c00;  1 drivers
v0x7fae5896f920_0 .net *"_ivl_58", 31 0, L_0x7fae58975e10;  1 drivers
L_0x7fae577633f8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fae5896f9d0_0 .net *"_ivl_61", 25 0, L_0x7fae577633f8;  1 drivers
L_0x7fae57763440 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fae5896fa80_0 .net/2u *"_ivl_62", 31 0, L_0x7fae57763440;  1 drivers
v0x7fae5896fb30_0 .net *"_ivl_64", 0 0, L_0x7fae58975f80;  1 drivers
v0x7fae5896fcc0_0 .net *"_ivl_67", 5 0, L_0x7fae58976020;  1 drivers
L_0x7fae57763488 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x7fae5896fd50_0 .net/2u *"_ivl_68", 5 0, L_0x7fae57763488;  1 drivers
v0x7fae5896fdf0_0 .net *"_ivl_70", 0 0, L_0x7fae58976260;  1 drivers
v0x7fae5896fe90_0 .var "active", 0 0;
v0x7fae5896ff30_0 .net "alu_control_out", 3 0, v0x7fae5896c090_0;  1 drivers
v0x7fae58970010_0 .net "alu_fcode", 5 0, L_0x7fae58974f40;  1 drivers
v0x7fae589700a0_0 .net "alu_op", 1 0, L_0x7fae58973f10;  1 drivers
v0x7fae58970130_0 .net "alu_op1", 31 0, L_0x7fae58975020;  1 drivers
v0x7fae589701c0_0 .net "alu_op2", 31 0, L_0x7fae58975360;  1 drivers
v0x7fae58970250_0 .net "alu_out", 31 0, v0x7fae5896bc40_0;  1 drivers
v0x7fae58970300_0 .net "alu_src", 0 0, L_0x7fae58973890;  1 drivers
v0x7fae589703b0_0 .net "alu_z_flag", 0 0, L_0x7fae589755d0;  1 drivers
v0x7fae58970460_0 .net "branch", 0 0, L_0x7fae58973cf0;  1 drivers
v0x7fae58970510_0 .net "clk", 0 0, v0x7fae58971bb0_0;  1 drivers
v0x7fae589705e0_0 .net "clk_enable", 0 0, v0x7fae58971c40_0;  1 drivers
v0x7fae58970670_0 .net "curr_addr", 31 0, v0x7fae5896d930_0;  1 drivers
v0x7fae5896fbe0_0 .net "curr_addr_p4", 31 0, L_0x7fae589756f0;  1 drivers
v0x7fae58970900_0 .net "data_address", 31 0, L_0x7fae589754e0;  alias, 1 drivers
v0x7fae58970990_0 .net "data_read", 0 0, L_0x7fae58974120;  alias, 1 drivers
v0x7fae58970a20_0 .net "data_readdata", 31 0, v0x7fae58971e30_0;  1 drivers
v0x7fae58970ab0_0 .net "data_write", 0 0, L_0x7fae589740b0;  alias, 1 drivers
v0x7fae58970b40_0 .net "data_writedata", 31 0, L_0x7fae58974e90;  alias, 1 drivers
v0x7fae58970bd0_0 .net "instr_address", 31 0, L_0x7fae58976380;  alias, 1 drivers
v0x7fae58970c80_0 .net "instr_opcode", 5 0, L_0x7fae58973080;  1 drivers
v0x7fae58970d40_0 .net "instr_readdata", 31 0, v0x7fae58972150_0;  1 drivers
v0x7fae58970de0_0 .net "j_type", 0 0, L_0x7fae58975ce0;  1 drivers
v0x7fae58970e80_0 .net "jr_type", 0 0, L_0x7fae58975eb0;  1 drivers
v0x7fae58970f20_0 .net "mem_read", 0 0, L_0x7fae58973ba0;  1 drivers
v0x7fae58970fd0_0 .net "mem_to_reg", 0 0, L_0x7fae589739c0;  1 drivers
v0x7fae58971080_0 .net "mem_write", 0 0, L_0x7fae58973c40;  1 drivers
v0x7fae58971130_0 .var "next_instr_addr", 31 0;
v0x7fae589711e0_0 .net "offset", 31 0, L_0x7fae589752c0;  1 drivers
v0x7fae58971270_0 .net "reg_a_read_data", 31 0, L_0x7fae58974a80;  1 drivers
v0x7fae58971320_0 .net "reg_a_read_index", 4 0, L_0x7fae589741d0;  1 drivers
v0x7fae589713d0_0 .net "reg_b_read_data", 31 0, L_0x7fae58974d30;  1 drivers
v0x7fae58971480_0 .net "reg_b_read_index", 4 0, L_0x7fae589742b0;  1 drivers
v0x7fae58971530_0 .net "reg_dst", 0 0, L_0x7fae589737a0;  1 drivers
v0x7fae589715e0_0 .net "reg_write", 0 0, L_0x7fae58973a70;  1 drivers
v0x7fae58971690_0 .net "reg_write_data", 31 0, L_0x7fae58974670;  1 drivers
v0x7fae58971740_0 .net "reg_write_enable", 0 0, L_0x7fae58974810;  1 drivers
v0x7fae589717f0_0 .net "reg_write_index", 4 0, L_0x7fae58974550;  1 drivers
v0x7fae589718a0_0 .net "register_v0", 31 0, L_0x7fae58974e20;  alias, 1 drivers
v0x7fae58971950_0 .net "reset", 0 0, v0x7fae589722b0_0;  1 drivers
E_0x7fae5895ced0/0 .event edge, v0x7fae5896ce20_0, v0x7fae5896bd30_0, v0x7fae5896fbe0_0, v0x7fae589711e0_0;
E_0x7fae5895ced0/1 .event edge, v0x7fae58970de0_0, v0x7fae58970d40_0, v0x7fae58970e80_0, v0x7fae5896e470_0;
E_0x7fae5895ced0 .event/or E_0x7fae5895ced0/0, E_0x7fae5895ced0/1;
L_0x7fae58973080 .part v0x7fae58972150_0, 26, 6;
L_0x7fae589741d0 .part v0x7fae58972150_0, 21, 5;
L_0x7fae589742b0 .part v0x7fae58972150_0, 16, 5;
L_0x7fae58974410 .part v0x7fae58972150_0, 11, 5;
L_0x7fae589744b0 .part v0x7fae58972150_0, 16, 5;
L_0x7fae58974550 .functor MUXZ 5, L_0x7fae589744b0, L_0x7fae58974410, L_0x7fae589737a0, C4<>;
L_0x7fae58974670 .functor MUXZ 32, v0x7fae5896bc40_0, v0x7fae58971e30_0, L_0x7fae589739c0, C4<>;
L_0x7fae58974f40 .part v0x7fae58972150_0, 0, 6;
L_0x7fae589750d0 .part v0x7fae58972150_0, 0, 16;
L_0x7fae589752c0 .concat [ 16 16 0 0], L_0x7fae589750d0, L_0x7fae57763200;
L_0x7fae58975360 .functor MUXZ 32, L_0x7fae58974d30, L_0x7fae589752c0, L_0x7fae58973890, C4<>;
L_0x7fae589756f0 .arith/sum 32, v0x7fae5896d930_0, L_0x7fae57763290;
L_0x7fae58975830 .concat [ 6 26 0 0], L_0x7fae58973080, L_0x7fae577632d8;
L_0x7fae58975980 .cmp/eq 32, L_0x7fae58975830, L_0x7fae57763320;
L_0x7fae58975a60 .concat [ 6 26 0 0], L_0x7fae58973080, L_0x7fae57763368;
L_0x7fae58975c00 .cmp/eq 32, L_0x7fae58975a60, L_0x7fae577633b0;
L_0x7fae58975e10 .concat [ 6 26 0 0], L_0x7fae58973080, L_0x7fae577633f8;
L_0x7fae58975f80 .cmp/eq 32, L_0x7fae58975e10, L_0x7fae57763440;
L_0x7fae58976020 .part v0x7fae58972150_0, 0, 6;
L_0x7fae58976260 .cmp/ne 6, L_0x7fae58976020, L_0x7fae57763488;
S_0x7fae58943f90 .scope module, "cpu_alu" "alu" 4 112, 5 1 0, S_0x7fae589442d0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "control";
    .port_info 1 /INPUT 32 "op1";
    .port_info 2 /INPUT 32 "op2";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "z_flag";
L_0x7fae57763248 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fae58910c20_0 .net/2u *"_ivl_0", 31 0, L_0x7fae57763248;  1 drivers
v0x7fae5896ba20_0 .net "control", 3 0, v0x7fae5896c090_0;  alias, 1 drivers
v0x7fae5896bad0_0 .net "op1", 31 0, L_0x7fae58975020;  alias, 1 drivers
v0x7fae5896bb90_0 .net "op2", 31 0, L_0x7fae58975360;  alias, 1 drivers
v0x7fae5896bc40_0 .var "result", 31 0;
v0x7fae5896bd30_0 .net "z_flag", 0 0, L_0x7fae589755d0;  alias, 1 drivers
E_0x7fae58945e10 .event edge, v0x7fae5896bb90_0, v0x7fae5896bad0_0, v0x7fae5896ba20_0;
L_0x7fae589755d0 .cmp/eq 32, v0x7fae5896bc40_0, L_0x7fae57763248;
S_0x7fae5896be50 .scope module, "cpu_alu_control" "alu_control" 4 97, 6 1 0, S_0x7fae589442d0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "alu_opcode";
    .port_info 1 /INPUT 6 "alu_fcode";
    .port_info 2 /OUTPUT 4 "alu_control_out";
v0x7fae5896c090_0 .var "alu_control_out", 3 0;
v0x7fae5896c150_0 .net "alu_fcode", 5 0, L_0x7fae58974f40;  alias, 1 drivers
v0x7fae5896c1f0_0 .net "alu_opcode", 1 0, L_0x7fae58973f10;  alias, 1 drivers
E_0x7fae5896c060 .event edge, v0x7fae5896c1f0_0, v0x7fae5896c150_0;
S_0x7fae5896c300 .scope module, "cpu_control" "control" 4 36, 7 1 0, S_0x7fae589442d0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "instr_opcode";
    .port_info 1 /OUTPUT 1 "reg_dst";
    .port_info 2 /OUTPUT 1 "branch";
    .port_info 3 /OUTPUT 1 "mem_read";
    .port_info 4 /OUTPUT 1 "mem_to_reg";
    .port_info 5 /OUTPUT 2 "alu_op";
    .port_info 6 /OUTPUT 1 "mem_write";
    .port_info 7 /OUTPUT 1 "alu_src";
    .port_info 8 /OUTPUT 1 "reg_write";
    .port_info 9 /OUTPUT 1 "jump";
L_0x7fae589737a0 .functor BUFZ 1, L_0x7fae589732d0, C4<0>, C4<0>, C4<0>;
L_0x7fae58973890 .functor OR 1, L_0x7fae589733f0, L_0x7fae58973550, C4<0>, C4<0>;
L_0x7fae589739c0 .functor BUFZ 1, L_0x7fae589733f0, C4<0>, C4<0>, C4<0>;
L_0x7fae58973a70 .functor OR 1, L_0x7fae589732d0, L_0x7fae589733f0, C4<0>, C4<0>;
L_0x7fae58973ba0 .functor BUFZ 1, L_0x7fae589733f0, C4<0>, C4<0>, C4<0>;
L_0x7fae58973c40 .functor BUFZ 1, L_0x7fae58973550, C4<0>, C4<0>, C4<0>;
L_0x7fae58973cf0 .functor BUFZ 1, L_0x7fae58973690, C4<0>, C4<0>, C4<0>;
L_0x7fae58973e20 .functor BUFZ 1, L_0x7fae589732d0, C4<0>, C4<0>, C4<0>;
L_0x7fae58973fb0 .functor BUFZ 1, L_0x7fae58973690, C4<0>, C4<0>, C4<0>;
v0x7fae5896c600_0 .net *"_ivl_0", 31 0, L_0x7fae589731a0;  1 drivers
L_0x7fae577630e0 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x7fae5896c6b0_0 .net/2u *"_ivl_12", 5 0, L_0x7fae577630e0;  1 drivers
L_0x7fae57763128 .functor BUFT 1, C4<000100>, C4<0>, C4<0>, C4<0>;
v0x7fae5896c760_0 .net/2u *"_ivl_16", 5 0, L_0x7fae57763128;  1 drivers
L_0x7fae57763008 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fae5896c820_0 .net *"_ivl_3", 25 0, L_0x7fae57763008;  1 drivers
v0x7fae5896c8d0_0 .net *"_ivl_37", 0 0, L_0x7fae58973e20;  1 drivers
L_0x7fae57763050 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fae5896c9c0_0 .net/2u *"_ivl_4", 31 0, L_0x7fae57763050;  1 drivers
v0x7fae5896ca70_0 .net *"_ivl_42", 0 0, L_0x7fae58973fb0;  1 drivers
L_0x7fae57763098 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x7fae5896cb20_0 .net/2u *"_ivl_8", 5 0, L_0x7fae57763098;  1 drivers
v0x7fae5896cbd0_0 .net "alu_op", 1 0, L_0x7fae58973f10;  alias, 1 drivers
v0x7fae5896cd00_0 .net "alu_src", 0 0, L_0x7fae58973890;  alias, 1 drivers
v0x7fae5896cd90_0 .net "beq", 0 0, L_0x7fae58973690;  1 drivers
v0x7fae5896ce20_0 .net "branch", 0 0, L_0x7fae58973cf0;  alias, 1 drivers
v0x7fae5896ceb0_0 .net "instr_opcode", 5 0, L_0x7fae58973080;  alias, 1 drivers
v0x7fae5896cf40_0 .var "jump", 0 0;
v0x7fae5896cfd0_0 .net "lw", 0 0, L_0x7fae589733f0;  1 drivers
v0x7fae5896d070_0 .net "mem_read", 0 0, L_0x7fae58973ba0;  alias, 1 drivers
v0x7fae5896d110_0 .net "mem_to_reg", 0 0, L_0x7fae589739c0;  alias, 1 drivers
v0x7fae5896d2b0_0 .net "mem_write", 0 0, L_0x7fae58973c40;  alias, 1 drivers
v0x7fae5896d350_0 .net "r_format", 0 0, L_0x7fae589732d0;  1 drivers
v0x7fae5896d3f0_0 .net "reg_dst", 0 0, L_0x7fae589737a0;  alias, 1 drivers
v0x7fae5896d490_0 .net "reg_write", 0 0, L_0x7fae58973a70;  alias, 1 drivers
v0x7fae5896d530_0 .net "sw", 0 0, L_0x7fae58973550;  1 drivers
L_0x7fae589731a0 .concat [ 6 26 0 0], L_0x7fae58973080, L_0x7fae57763008;
L_0x7fae589732d0 .cmp/eq 32, L_0x7fae589731a0, L_0x7fae57763050;
L_0x7fae589733f0 .cmp/eq 6, L_0x7fae58973080, L_0x7fae57763098;
L_0x7fae58973550 .cmp/eq 6, L_0x7fae58973080, L_0x7fae577630e0;
L_0x7fae58973690 .cmp/eq 6, L_0x7fae58973080, L_0x7fae57763128;
L_0x7fae58973f10 .concat8 [ 1 1 0 0], L_0x7fae58973fb0, L_0x7fae58973e20;
S_0x7fae5896d6c0 .scope module, "cpu_pc" "pc" 4 159, 8 1 0, S_0x7fae589442d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 32 "curr_addr";
v0x7fae5896d880_0 .net "clk", 0 0, v0x7fae58971bb0_0;  alias, 1 drivers
v0x7fae5896d930_0 .var "curr_addr", 31 0;
v0x7fae5896d9e0_0 .net "next_addr", 31 0, v0x7fae58971130_0;  1 drivers
v0x7fae5896daa0_0 .net "reset", 0 0, v0x7fae589722b0_0;  alias, 1 drivers
E_0x7fae5896d830 .event posedge, v0x7fae5896d880_0;
S_0x7fae5896dba0 .scope module, "register" "regfile" 4 69, 9 1 0, S_0x7fae589442d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x7fae58974a80 .functor BUFZ 32, L_0x7fae589748c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fae58974d30 .functor BUFZ 32, L_0x7fae58974b70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fae5896e860_2 .array/port v0x7fae5896e860, 2;
L_0x7fae58974e20 .functor BUFZ 32, v0x7fae5896e860_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fae5896df10_0 .net *"_ivl_0", 31 0, L_0x7fae589748c0;  1 drivers
v0x7fae5896dfb0_0 .net *"_ivl_10", 6 0, L_0x7fae58974c10;  1 drivers
L_0x7fae577631b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fae5896e050_0 .net *"_ivl_13", 1 0, L_0x7fae577631b8;  1 drivers
v0x7fae5896e100_0 .net *"_ivl_2", 6 0, L_0x7fae58974960;  1 drivers
L_0x7fae57763170 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fae5896e1b0_0 .net *"_ivl_5", 1 0, L_0x7fae57763170;  1 drivers
v0x7fae5896e2a0_0 .net *"_ivl_8", 31 0, L_0x7fae58974b70;  1 drivers
v0x7fae5896e350_0 .net "r_clk", 0 0, v0x7fae58971bb0_0;  alias, 1 drivers
v0x7fae5896e3e0_0 .net "r_clk_enable", 0 0, v0x7fae58971c40_0;  alias, 1 drivers
v0x7fae5896e470_0 .net "read_data1", 31 0, L_0x7fae58974a80;  alias, 1 drivers
v0x7fae5896e5a0_0 .net "read_data2", 31 0, L_0x7fae58974d30;  alias, 1 drivers
v0x7fae5896e650_0 .net "read_reg1", 4 0, L_0x7fae589741d0;  alias, 1 drivers
v0x7fae5896e700_0 .net "read_reg2", 4 0, L_0x7fae589742b0;  alias, 1 drivers
v0x7fae5896e7b0_0 .net "register_v0", 31 0, L_0x7fae58974e20;  alias, 1 drivers
v0x7fae5896e860 .array "registers", 0 31, 31 0;
v0x7fae5896ec00_0 .net "reset", 0 0, v0x7fae589722b0_0;  alias, 1 drivers
v0x7fae5896ecb0_0 .net "write_control", 0 0, L_0x7fae58974810;  alias, 1 drivers
v0x7fae5896ed40_0 .net "write_data", 31 0, L_0x7fae58974670;  alias, 1 drivers
v0x7fae5896eed0_0 .net "write_reg", 4 0, L_0x7fae58974550;  alias, 1 drivers
L_0x7fae589748c0 .array/port v0x7fae5896e860, L_0x7fae58974960;
L_0x7fae58974960 .concat [ 5 2 0 0], L_0x7fae589741d0, L_0x7fae57763170;
L_0x7fae58974b70 .array/port v0x7fae5896e860, L_0x7fae58974c10;
L_0x7fae58974c10 .concat [ 5 2 0 0], L_0x7fae589742b0, L_0x7fae577631b8;
S_0x7fae58947610 .scope module, "data_ram" "data_ram" 10 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
L_0x7fae58976520 .functor BUFZ 32, L_0x7fae58976480, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fae58972370_0 .net *"_ivl_0", 31 0, L_0x7fae58976480;  1 drivers
o0x7fae57733da8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fae58972410_0 .net "clk", 0 0, o0x7fae57733da8;  0 drivers
o0x7fae57733dd8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fae589724b0_0 .net "data_address", 31 0, o0x7fae57733dd8;  0 drivers
o0x7fae57733e08 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fae58972550_0 .net "data_read", 0 0, o0x7fae57733e08;  0 drivers
v0x7fae589725f0_0 .net "data_readdata", 31 0, L_0x7fae58976520;  1 drivers
o0x7fae57733e68 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fae589726e0_0 .net "data_write", 0 0, o0x7fae57733e68;  0 drivers
o0x7fae57733e98 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fae58972780_0 .net "data_writedata", 31 0, o0x7fae57733e98;  0 drivers
v0x7fae58972830_0 .var/i "i", 31 0;
v0x7fae589728e0 .array "ram", 0 65535, 31 0;
E_0x7fae58972340 .event posedge, v0x7fae58972410_0;
L_0x7fae58976480 .array/port v0x7fae589728e0, o0x7fae57733dd8;
S_0x7fae58944970 .scope module, "instruction_ram" "instruction_ram" 11 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
P_0x7fae58945d00 .param/str "RAM_INIT_FILE" 0 11 7, "\000";
L_0x7fae58976710 .functor BUFZ 32, L_0x7fae58976590, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fae58972cc0_0 .net *"_ivl_0", 31 0, L_0x7fae58976590;  1 drivers
v0x7fae58972d80_0 .net *"_ivl_3", 29 0, L_0x7fae58976630;  1 drivers
o0x7fae577340a8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fae58972e20_0 .net "instr_address", 31 0, o0x7fae577340a8;  0 drivers
v0x7fae58972ec0_0 .net "instr_readdata", 31 0, L_0x7fae58976710;  1 drivers
v0x7fae58972f70 .array "memory1", 0 65535, 31 0;
L_0x7fae58976590 .array/port v0x7fae58972f70, L_0x7fae58976630;
L_0x7fae58976630 .part o0x7fae577340a8, 0, 30;
S_0x7fae58972a70 .scope begin, "$unm_blk_11" "$unm_blk_11" 11 9, 11 9 0, S_0x7fae58944970;
 .timescale 0 0;
v0x7fae58972c30_0 .var/i "i", 31 0;
    .scope S_0x7fae5896dba0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fae5896e860, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fae5896e860, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fae5896e860, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fae5896e860, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fae5896e860, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fae5896e860, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fae5896e860, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fae5896e860, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fae5896e860, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fae5896e860, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fae5896e860, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fae5896e860, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fae5896e860, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fae5896e860, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fae5896e860, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fae5896e860, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fae5896e860, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fae5896e860, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fae5896e860, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fae5896e860, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fae5896e860, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fae5896e860, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fae5896e860, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fae5896e860, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fae5896e860, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fae5896e860, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fae5896e860, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fae5896e860, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fae5896e860, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fae5896e860, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fae5896e860, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fae5896e860, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x7fae5896dba0;
T_1 ;
    %wait E_0x7fae5896d830;
    %load/vec4 v0x7fae5896ec00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fae5896e860, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fae5896e860, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fae5896e860, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fae5896e860, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fae5896e860, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fae5896e860, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fae5896e860, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fae5896e860, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fae5896e860, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fae5896e860, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fae5896e860, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fae5896e860, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fae5896e860, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fae5896e860, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fae5896e860, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fae5896e860, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fae5896e860, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fae5896e860, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fae5896e860, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fae5896e860, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fae5896e860, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fae5896e860, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fae5896e860, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fae5896e860, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fae5896e860, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fae5896e860, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fae5896e860, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fae5896e860, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fae5896e860, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fae5896e860, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fae5896e860, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fae5896e860, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fae5896e3e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x7fae5896ecb0_0;
    %load/vec4 v0x7fae5896eed0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x7fae5896ed40_0;
    %load/vec4 v0x7fae5896eed0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fae5896e860, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fae5896be50;
T_2 ;
    %wait E_0x7fae5896c060;
    %load/vec4 v0x7fae5896c1f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fae5896c090_0, 0, 4;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7fae5896c1f0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7fae5896c090_0, 0, 4;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x7fae5896c1f0_0;
    %pad/u 32;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_2.4, 4;
    %load/vec4 v0x7fae5896c150_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %jmp T_2.11;
T_2.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fae5896c090_0, 0, 4;
    %jmp T_2.11;
T_2.7 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7fae5896c090_0, 0, 4;
    %jmp T_2.11;
T_2.8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fae5896c090_0, 0, 4;
    %jmp T_2.11;
T_2.9 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fae5896c090_0, 0, 4;
    %jmp T_2.11;
T_2.10 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x7fae5896c090_0, 0, 4;
    %jmp T_2.11;
T_2.11 ;
    %pop/vec4 1;
T_2.4 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fae58943f90;
T_3 ;
    %wait E_0x7fae58945e10;
    %load/vec4 v0x7fae5896ba20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fae5896bc40_0, 0;
    %jmp T_3.7;
T_3.0 ;
    %load/vec4 v0x7fae5896bad0_0;
    %load/vec4 v0x7fae5896bb90_0;
    %and;
    %assign/vec4 v0x7fae5896bc40_0, 0;
    %jmp T_3.7;
T_3.1 ;
    %load/vec4 v0x7fae5896bad0_0;
    %load/vec4 v0x7fae5896bb90_0;
    %or;
    %assign/vec4 v0x7fae5896bc40_0, 0;
    %jmp T_3.7;
T_3.2 ;
    %load/vec4 v0x7fae5896bad0_0;
    %load/vec4 v0x7fae5896bb90_0;
    %add;
    %assign/vec4 v0x7fae5896bc40_0, 0;
    %jmp T_3.7;
T_3.3 ;
    %load/vec4 v0x7fae5896bad0_0;
    %load/vec4 v0x7fae5896bb90_0;
    %sub;
    %assign/vec4 v0x7fae5896bc40_0, 0;
    %jmp T_3.7;
T_3.4 ;
    %load/vec4 v0x7fae5896bad0_0;
    %load/vec4 v0x7fae5896bb90_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_3.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.9, 8;
T_3.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.9, 8;
 ; End of false expr.
    %blend;
T_3.9;
    %assign/vec4 v0x7fae5896bc40_0, 0;
    %jmp T_3.7;
T_3.5 ;
    %load/vec4 v0x7fae5896bad0_0;
    %load/vec4 v0x7fae5896bb90_0;
    %or;
    %inv;
    %assign/vec4 v0x7fae5896bc40_0, 0;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7fae5896d6c0;
T_4 ;
    %wait E_0x7fae5896d830;
    %load/vec4 v0x7fae5896daa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x7fae5896d930_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x7fae5896d9e0_0;
    %assign/vec4 v0x7fae5896d930_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7fae589442d0;
T_5 ;
    %wait E_0x7fae5895ced0;
    %load/vec4 v0x7fae58970460_0;
    %load/vec4 v0x7fae589703b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x7fae5896fbe0_0;
    %load/vec4 v0x7fae589711e0_0;
    %add;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x7fae58971130_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7fae58970de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x7fae5896fbe0_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x7fae58970d40_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x7fae58971130_0, 0, 32;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x7fae58970e80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %load/vec4 v0x7fae58971270_0;
    %store/vec4 v0x7fae58971130_0, 0, 32;
    %jmp T_5.5;
T_5.4 ;
    %load/vec4 v0x7fae5896fbe0_0;
    %store/vec4 v0x7fae58971130_0, 0, 32;
T_5.5 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7fae589442d0;
T_6 ;
    %pushi/vec4 10, 0, 32;
T_6.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.1, 5;
    %jmp/1 T_6.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x7fae5896d830;
    %vpi_call/w 4 151 "$display", "next_instr_addr is %d, reg_a_read_data is %b, data is %b", v0x7fae58971130_0, v0x7fae58971270_0, v0x7fae58970a20_0 {0 0 0};
    %vpi_call/w 4 152 "$display", "reg_write_data is %b", v0x7fae58971690_0 {0 0 0};
    %vpi_call/w 4 153 "$display", "mem_to_reg is %b, reg_a_read_index is %b, reg_write_index is %b", v0x7fae58970fd0_0, v0x7fae58971320_0, v0x7fae589717f0_0 {0 0 0};
    %jmp T_6.0;
T_6.1 ;
    %pop/vec4 1;
    %end;
    .thread T_6;
    .scope S_0x7fae58956ab0;
T_7 ;
    %vpi_call/w 3 28 "$display", "running" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fae58971bb0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1000, 0, 32;
T_7.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_7.1, 5;
    %jmp/1 T_7.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x7fae58971bb0_0;
    %inv;
    %store/vec4 v0x7fae58971bb0_0, 0, 1;
    %delay 4, 0;
    %jmp T_7.0;
T_7.1 ;
    %pop/vec4 1;
    %end;
    .thread T_7;
    .scope S_0x7fae58956ab0;
T_8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fae589722b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fae58971c40_0, 0, 1;
    %wait E_0x7fae5896d830;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fae589722b0_0, 0, 1;
    %wait E_0x7fae5896d830;
    %delay 1, 0;
    %pushi/vec4 2349596672, 0, 32;
    %store/vec4 v0x7fae58972150_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x7fae58971e30_0, 0, 32;
    %wait E_0x7fae5896d830;
    %delay 1, 0;
    %pushi/vec4 2349400064, 0, 32;
    %store/vec4 v0x7fae58972150_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x7fae58971e30_0, 0, 32;
    %wait E_0x7fae5896d830;
    %delay 1, 0;
    %pushi/vec4 25761825, 0, 32;
    %store/vec4 v0x7fae58972150_0, 0, 32;
    %wait E_0x7fae5896d830;
    %delay 1, 0;
    %pushi/vec4 2885877760, 0, 32;
    %store/vec4 v0x7fae58972150_0, 0, 32;
    %wait E_0x7fae5896d830;
    %delay 1, 0;
    %load/vec4 v0x7fae58971f70_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %jmp T_8.1;
T_8.0 ;
    %vpi_call/w 3 73 "$fatal", 32'sb00000000000000000000000000000001, "expected output=7, got output=%d", v0x7fae58971f70_0 {0 0 0};
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x7fae58947610;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fae58972830_0, 0, 32;
T_9.0 ;
    %load/vec4 v0x7fae58972830_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_9.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7fae58972830_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fae589728e0, 0, 4;
    %load/vec4 v0x7fae58972830_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fae58972830_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0x7fae58947610;
T_10 ;
    %wait E_0x7fae58972340;
    %load/vec4 v0x7fae589726e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x7fae58972780_0;
    %ix/getv 3, v0x7fae589724b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fae589728e0, 0, 4;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x7fae58944970;
T_11 ;
    %fork t_1, S_0x7fae58972a70;
    %jmp t_0;
    .scope S_0x7fae58972a70;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fae58972c30_0, 0, 32;
T_11.0 ;
    %load/vec4 v0x7fae58972c30_0;
    %cmpi/s 5, 0, 32;
    %jmp/0xz T_11.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7fae58972c30_0;
    %store/vec4a v0x7fae58972f70, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x7fae58972c30_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x7fae58972c30_0, 0, 32;
    %jmp T_11.0;
T_11.1 ;
    %pushi/vec4 4294967295, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fae58972f70, 4, 0;
    %pushi/vec4 4294967280, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fae58972f70, 4, 0;
    %pushi/vec4 4294967040, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fae58972f70, 4, 0;
    %end;
    .scope S_0x7fae58944970;
t_0 %join;
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "test/tb/addu_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/alu_control.v";
    "rtl/mips_cpu/control.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
