Running: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o D:/BSc_workspace/Bachelor_work/UART_communication/transmitter_tb_isim_translate.exe -prj D:/BSc_workspace/Bachelor_work/UART_communication/transmitter_tb_translate.prj work.transmitter_tb 
ISim P.68d (signature 0x8ef4fb42)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "D:/BSc_workspace/Bachelor_work/UART_communication/transmitter_tb.vhd" into library work
Starting static elaboration
WARNING:HDLCompiler:89 - "D:/BSc_workspace/Bachelor_work/UART_communication/transmitter_tb.vhd" Line 72: <transmitter> remains a black-box since it has no binding entity.
Completed static elaboration
Fuse Memory Usage: 195032 KB
Fuse CPU Usage: 296 ms
WARNING:Simulator:648 - "D:/BSc_workspace/Bachelor_work/UART_communication/transmitter_tb.vhd" Line 72. Instance transmitter is unbound
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavior of entity transmitter_tb
Time Resolution for simulation is 1ps.
Compiled 3 VHDL Units
Built simulation executable D:/BSc_workspace/Bachelor_work/UART_communication/transmitter_tb_isim_translate.exe
Fuse Memory Usage: 204856 KB
Fuse CPU Usage: 515 ms
