// Seed: 1449495037
module module_0;
  wire [-1 : -1] id_1;
  assign id_1 = id_1;
  module_2 modCall_1 ();
endmodule
module module_1 (
    input supply0 id_0,
    output wor id_1,
    output wire id_2,
    input tri1 id_3,
    input supply1 id_4,
    input supply1 id_5,
    input uwire id_6,
    input tri id_7,
    output tri id_8
);
  parameter id_10 = 1;
  module_0 modCall_1 ();
endmodule
module module_2;
endmodule
module module_3 #(
    parameter id_1 = 32'd0
) (
    output tri0 id_0,
    input  wor  _id_1
);
  assign id_0 = id_1;
  logic [id_1 : id_1] id_3, id_4;
  assign id_4 = -1;
  module_2 modCall_1 ();
endmodule
