<stg><name>PE_wrapper_1_1_x0</name>


<trans_list>

<trans id="271" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="348" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="349" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="347" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="276" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="351" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="352" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="353" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="413" from="8" to="68">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="414" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="354" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="355" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="356" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="357" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="358" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="359" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="360" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="361" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="362" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="363" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="364" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="365" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="366" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="367" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="368" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="369" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="370" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="371" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="372" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="373" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="374" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="375" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="376" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="377" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="378" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="379" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="380" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="381" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="382" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="383" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="384" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="385" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="386" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="387" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="388" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="389" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="390" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="391" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="392" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="393" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="394" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="395" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="396" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="397" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="398" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="399" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="400" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="401" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="402" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="403" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="404" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="405" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="406" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="407" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="408" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="409" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="410" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="411" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="412" from="67" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_C_drain_PE_1_1_x097, void @empty_184, i32 0, i32 0, void @empty_432, i32 0, i32 0, void @empty_432, void @empty_432, void @empty_432, i32 0, i32 0, i32 0, i32 0, void @empty_432, void @empty_432

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_B_PE_2_1_x071, void @empty_184, i32 0, i32 0, void @empty_432, i32 0, i32 0, void @empty_432, void @empty_432, void @empty_432, i32 0, i32 0, i32 0, i32 0, void @empty_432, void @empty_432

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_B_PE_1_1_x070, void @empty_184, i32 0, i32 0, void @empty_432, i32 0, i32 0, void @empty_432, void @empty_432, void @empty_432, i32 0, i32 0, i32 0, i32 0, void @empty_432, void @empty_432

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_PE_1_2_x021, void @empty_184, i32 0, i32 0, void @empty_432, i32 0, i32 0, void @empty_432, void @empty_432, void @empty_432, i32 0, i32 0, i32 0, i32 0, void @empty_432, void @empty_432

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_PE_1_1_x020, void @empty_184, i32 0, i32 0, void @empty_432, i32 0, i32 0, void @empty_432, void @empty_432, void @empty_432, i32 0, i32 0, i32 0, i32 0, void @empty_432, void @empty_432

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="64">
<![CDATA[
:5 %local_C = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_C"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:6 %specmemcore_ln3067 = specmemcore void @_ssdm_op_SpecMemCore, i32 %local_C, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3067"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:7 %specmemcore_ln3068 = specmemcore void @_ssdm_op_SpecMemCore, i32 %local_C, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln3068"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0">
<![CDATA[
:8 %br_ln3075 = br void

]]></Node>
<StgValue><ssdm name="br_ln3075"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten = phi i11 0, void, i11 %add_ln890, void %.split42

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:1 %c6_V = phi i7 0, void, i7 %select_ln890_166, void %.split42

]]></Node>
<StgValue><ssdm name="c6_V"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:2 %c7_V = phi i5 0, void, i5 %add_ln691_133, void %.split42

]]></Node>
<StgValue><ssdm name="c7_V"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:3 %add_ln890 = add i11 %indvar_flatten, i11 1

]]></Node>
<StgValue><ssdm name="add_ln890"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:4 %icmp_ln890 = icmp_eq  i11 %indvar_flatten, i11 1024

]]></Node>
<StgValue><ssdm name="icmp_ln890"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln890 = br i1 %icmp_ln890, void %.split42, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split42:0 %add_ln691 = add i7 %c6_V, i7 1

]]></Node>
<StgValue><ssdm name="add_ln691"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split42:3 %icmp_ln89033 = icmp_eq  i5 %c7_V, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln89033"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split42:4 %select_ln890 = select i1 %icmp_ln89033, i5 0, i5 %c7_V

]]></Node>
<StgValue><ssdm name="select_ln890"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.split42:5 %select_ln890_166 = select i1 %icmp_ln89033, i7 %add_ln691, i7 %c6_V

]]></Node>
<StgValue><ssdm name="select_ln890_166"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="4" op_0_bw="5">
<![CDATA[
.split42:7 %trunc_ln3080 = trunc i5 %select_ln890

]]></Node>
<StgValue><ssdm name="trunc_ln3080"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split42:15 %add_ln691_133 = add i5 %select_ln890, i5 1

]]></Node>
<StgValue><ssdm name="add_ln691_133"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split42:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @PE_wrapper_1_1_x0_loop_1_PE_wrapper_1_1_x0_loop_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split42:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="10" op_0_bw="7">
<![CDATA[
.split42:6 %zext_ln3080 = zext i7 %select_ln890_166

]]></Node>
<StgValue><ssdm name="zext_ln3080"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
.split42:8 %tmp_73_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %trunc_ln3080, i6 0

]]></Node>
<StgValue><ssdm name="tmp_73_cast"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split42:9 %add_ln3080 = add i10 %tmp_73_cast, i10 %zext_ln3080

]]></Node>
<StgValue><ssdm name="add_ln3080"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="10">
<![CDATA[
.split42:10 %zext_ln3080_1 = zext i10 %add_ln3080

]]></Node>
<StgValue><ssdm name="zext_ln3080_1"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split42:11 %local_C_addr = getelementptr i32 %local_C, i64 0, i64 %zext_ln3080_1

]]></Node>
<StgValue><ssdm name="local_C_addr"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split42:12 %specpipeline_ln3077 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_432

]]></Node>
<StgValue><ssdm name="specpipeline_ln3077"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split42:13 %specloopname_ln3077 = specloopname void @_ssdm_op_SpecLoopName, void @empty_281

]]></Node>
<StgValue><ssdm name="specloopname_ln3077"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
.split42:14 %store_ln3080 = store i32 0, i10 %local_C_addr

]]></Node>
<StgValue><ssdm name="store_ln3080"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0">
<![CDATA[
.split42:16 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.preheader:0 %br_ln3085 = br void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln3085"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="102" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
.preheader.preheader:0 %indvar_flatten21 = phi i16 %add_ln890_68, void %._crit_edge, i16 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten21"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader:5 %add_ln890_68 = add i16 %indvar_flatten21, i16 1

]]></Node>
<StgValue><ssdm name="add_ln890_68"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader.preheader:6 %icmp_ln890_101 = icmp_eq  i16 %indvar_flatten21, i16 32768

]]></Node>
<StgValue><ssdm name="icmp_ln890_101"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader:7 %br_ln890 = br i1 %icmp_ln890_101, void %.preheader, void

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="106" st_id="6" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
.preheader:25 %p_Result_34 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_1_1_x020

]]></Node>
<StgValue><ssdm name="p_Result_34"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="256">
<![CDATA[
.preheader:26 %v2_V_481 = trunc i256 %p_Result_34

]]></Node>
<StgValue><ssdm name="v2_V_481"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:28 %v2_V_482 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %p_Result_34, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="v2_V_482"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:30 %v2_V_483 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %p_Result_34, i32 64, i32 95

]]></Node>
<StgValue><ssdm name="v2_V_483"/></StgValue>
</operation>

<operation id="110" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:32 %v2_V_484 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %p_Result_34, i32 96, i32 127

]]></Node>
<StgValue><ssdm name="v2_V_484"/></StgValue>
</operation>

<operation id="111" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:34 %v2_V_485 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %p_Result_34, i32 128, i32 159

]]></Node>
<StgValue><ssdm name="v2_V_485"/></StgValue>
</operation>

<operation id="112" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:36 %v2_V_486 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %p_Result_34, i32 160, i32 191

]]></Node>
<StgValue><ssdm name="v2_V_486"/></StgValue>
</operation>

<operation id="113" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:38 %v2_V_487 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %p_Result_34, i32 192, i32 223

]]></Node>
<StgValue><ssdm name="v2_V_487"/></StgValue>
</operation>

<operation id="114" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:40 %v1_V_34 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %p_Result_34, i32 224, i32 255

]]></Node>
<StgValue><ssdm name="v1_V_34"/></StgValue>
</operation>

<operation id="115" st_id="6" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
.preheader:42 %p_Result_s = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %fifo_B_PE_1_1_x070

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="116" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="256">
<![CDATA[
.preheader:43 %v2_V = trunc i256 %p_Result_s

]]></Node>
<StgValue><ssdm name="v2_V"/></StgValue>
</operation>

<operation id="117" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:45 %v2_V_475 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %p_Result_s, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="v2_V_475"/></StgValue>
</operation>

<operation id="118" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:47 %v2_V_476 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %p_Result_s, i32 64, i32 95

]]></Node>
<StgValue><ssdm name="v2_V_476"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:49 %v2_V_477 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %p_Result_s, i32 96, i32 127

]]></Node>
<StgValue><ssdm name="v2_V_477"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:51 %v2_V_478 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %p_Result_s, i32 128, i32 159

]]></Node>
<StgValue><ssdm name="v2_V_478"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:53 %v2_V_479 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %p_Result_s, i32 160, i32 191

]]></Node>
<StgValue><ssdm name="v2_V_479"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:55 %v2_V_480 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %p_Result_s, i32 192, i32 223

]]></Node>
<StgValue><ssdm name="v2_V_480"/></StgValue>
</operation>

<operation id="123" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:57 %v1_V = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %p_Result_s, i32 224, i32 255

]]></Node>
<StgValue><ssdm name="v1_V"/></StgValue>
</operation>

<operation id="124" st_id="6" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256">
<![CDATA[
._crit_edge:0 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_B_PE_2_1_x071, i256 %p_Result_s

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256">
<![CDATA[
._crit_edge:1 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_1_2_x021, i256 %p_Result_34

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="126" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32">
<![CDATA[
.preheader:27 %u0_34 = bitcast i32 %v2_V_481

]]></Node>
<StgValue><ssdm name="u0_34"/></StgValue>
</operation>

<operation id="127" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32">
<![CDATA[
.preheader:29 %u1_34 = bitcast i32 %v2_V_482

]]></Node>
<StgValue><ssdm name="u1_34"/></StgValue>
</operation>

<operation id="128" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32">
<![CDATA[
.preheader:31 %u2_34 = bitcast i32 %v2_V_483

]]></Node>
<StgValue><ssdm name="u2_34"/></StgValue>
</operation>

<operation id="129" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32">
<![CDATA[
.preheader:33 %u3_34 = bitcast i32 %v2_V_484

]]></Node>
<StgValue><ssdm name="u3_34"/></StgValue>
</operation>

<operation id="130" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32">
<![CDATA[
.preheader:35 %u4_34 = bitcast i32 %v2_V_485

]]></Node>
<StgValue><ssdm name="u4_34"/></StgValue>
</operation>

<operation id="131" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32">
<![CDATA[
.preheader:37 %u5_34 = bitcast i32 %v2_V_486

]]></Node>
<StgValue><ssdm name="u5_34"/></StgValue>
</operation>

<operation id="132" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32">
<![CDATA[
.preheader:39 %u6_34 = bitcast i32 %v2_V_487

]]></Node>
<StgValue><ssdm name="u6_34"/></StgValue>
</operation>

<operation id="133" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32">
<![CDATA[
.preheader:41 %u7_34 = bitcast i32 %v1_V_34

]]></Node>
<StgValue><ssdm name="u7_34"/></StgValue>
</operation>

<operation id="134" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32">
<![CDATA[
.preheader:44 %u0 = bitcast i32 %v2_V

]]></Node>
<StgValue><ssdm name="u0"/></StgValue>
</operation>

<operation id="135" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32">
<![CDATA[
.preheader:46 %u1 = bitcast i32 %v2_V_475

]]></Node>
<StgValue><ssdm name="u1"/></StgValue>
</operation>

<operation id="136" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32">
<![CDATA[
.preheader:48 %u2 = bitcast i32 %v2_V_476

]]></Node>
<StgValue><ssdm name="u2"/></StgValue>
</operation>

<operation id="137" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32">
<![CDATA[
.preheader:50 %u3 = bitcast i32 %v2_V_477

]]></Node>
<StgValue><ssdm name="u3"/></StgValue>
</operation>

<operation id="138" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32">
<![CDATA[
.preheader:52 %u4 = bitcast i32 %v2_V_478

]]></Node>
<StgValue><ssdm name="u4"/></StgValue>
</operation>

<operation id="139" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32">
<![CDATA[
.preheader:54 %u5 = bitcast i32 %v2_V_479

]]></Node>
<StgValue><ssdm name="u5"/></StgValue>
</operation>

<operation id="140" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32">
<![CDATA[
.preheader:56 %u6 = bitcast i32 %v2_V_480

]]></Node>
<StgValue><ssdm name="u6"/></StgValue>
</operation>

<operation id="141" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32">
<![CDATA[
.preheader:58 %u7 = bitcast i32 %v1_V

]]></Node>
<StgValue><ssdm name="u7"/></StgValue>
</operation>

<operation id="142" st_id="7" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:60 %mul = fmul i32 %u0_34, i32 %u0

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="143" st_id="7" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:62 %mul_1 = fmul i32 %u1_34, i32 %u1

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="144" st_id="7" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:64 %mul_2 = fmul i32 %u2_34, i32 %u2

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>

<operation id="145" st_id="7" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:66 %mul_3 = fmul i32 %u3_34, i32 %u3

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>

<operation id="146" st_id="7" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:68 %mul_4 = fmul i32 %u4_34, i32 %u4

]]></Node>
<StgValue><ssdm name="mul_4"/></StgValue>
</operation>

<operation id="147" st_id="7" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:70 %mul_5 = fmul i32 %u5_34, i32 %u5

]]></Node>
<StgValue><ssdm name="mul_5"/></StgValue>
</operation>

<operation id="148" st_id="7" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:72 %mul_6 = fmul i32 %u6_34, i32 %u6

]]></Node>
<StgValue><ssdm name="mul_6"/></StgValue>
</operation>

<operation id="149" st_id="7" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:74 %mul_7 = fmul i32 %u7_34, i32 %u7

]]></Node>
<StgValue><ssdm name="mul_7"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="150" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader.preheader:1 %c5_V = phi i6 %select_ln890_167, void %._crit_edge, i6 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="c5_V"/></StgValue>
</operation>

<operation id="151" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
.preheader.preheader:2 %indvar_flatten7 = phi i12 %select_ln890_170, void %._crit_edge, i12 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten7"/></StgValue>
</operation>

<operation id="152" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader.preheader:3 %c6_V_34 = phi i7 %select_ln890_169, void %._crit_edge, i7 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="c6_V_34"/></StgValue>
</operation>

<operation id="153" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader.preheader:4 %c7_V_34 = phi i5 %add_ln691_136, void %._crit_edge, i5 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="c7_V_34"/></StgValue>
</operation>

<operation id="154" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:0 %add_ln691_134 = add i6 %c5_V, i6 1

]]></Node>
<StgValue><ssdm name="add_ln691_134"/></StgValue>
</operation>

<operation id="155" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader:3 %icmp_ln890_102 = icmp_eq  i12 %indvar_flatten7, i12 1024

]]></Node>
<StgValue><ssdm name="icmp_ln890_102"/></StgValue>
</operation>

<operation id="156" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader:4 %select_ln3085 = select i1 %icmp_ln890_102, i7 0, i7 %c6_V_34

]]></Node>
<StgValue><ssdm name="select_ln3085"/></StgValue>
</operation>

<operation id="157" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:5 %cmp_i_i_mid1 = icmp_eq  i6 %add_ln691_134, i6 31

]]></Node>
<StgValue><ssdm name="cmp_i_i_mid1"/></StgValue>
</operation>

<operation id="158" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:6 %cmp_i_i34 = icmp_eq  i6 %c5_V, i6 31

]]></Node>
<StgValue><ssdm name="cmp_i_i34"/></StgValue>
</operation>

<operation id="159" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader:7 %select_ln3085_1 = select i1 %icmp_ln890_102, i1 %cmp_i_i_mid1, i1 %cmp_i_i34

]]></Node>
<StgValue><ssdm name="select_ln3085_1"/></StgValue>
</operation>

<operation id="160" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:8 %xor_ln3085 = xor i1 %icmp_ln890_102, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln3085"/></StgValue>
</operation>

<operation id="161" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:9 %icmp_ln890_103 = icmp_eq  i5 %c7_V_34, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln890_103"/></StgValue>
</operation>

<operation id="162" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:10 %and_ln3085 = and i1 %icmp_ln890_103, i1 %xor_ln3085

]]></Node>
<StgValue><ssdm name="and_ln3085"/></StgValue>
</operation>

<operation id="163" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader:11 %select_ln890_167 = select i1 %icmp_ln890_102, i6 %add_ln691_134, i6 %c5_V

]]></Node>
<StgValue><ssdm name="select_ln890_167"/></StgValue>
</operation>

<operation id="164" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:12 %add_ln691_135 = add i7 %select_ln3085, i7 1

]]></Node>
<StgValue><ssdm name="add_ln691_135"/></StgValue>
</operation>

<operation id="165" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:14 %or_ln890 = or i1 %and_ln3085, i1 %icmp_ln890_102

]]></Node>
<StgValue><ssdm name="or_ln890"/></StgValue>
</operation>

<operation id="166" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader:15 %select_ln890_168 = select i1 %or_ln890, i5 0, i5 %c7_V_34

]]></Node>
<StgValue><ssdm name="select_ln890_168"/></StgValue>
</operation>

<operation id="167" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader:16 %select_ln890_169 = select i1 %and_ln3085, i7 %add_ln691_135, i7 %select_ln3085

]]></Node>
<StgValue><ssdm name="select_ln890_169"/></StgValue>
</operation>

<operation id="168" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="4" op_0_bw="5">
<![CDATA[
.preheader:18 %empty = trunc i5 %select_ln890_168

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="169" st_id="8" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:60 %mul = fmul i32 %u0_34, i32 %u0

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="170" st_id="8" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:62 %mul_1 = fmul i32 %u1_34, i32 %u1

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="171" st_id="8" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:64 %mul_2 = fmul i32 %u2_34, i32 %u2

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>

<operation id="172" st_id="8" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:66 %mul_3 = fmul i32 %u3_34, i32 %u3

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>

<operation id="173" st_id="8" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:68 %mul_4 = fmul i32 %u4_34, i32 %u4

]]></Node>
<StgValue><ssdm name="mul_4"/></StgValue>
</operation>

<operation id="174" st_id="8" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:70 %mul_5 = fmul i32 %u5_34, i32 %u5

]]></Node>
<StgValue><ssdm name="mul_5"/></StgValue>
</operation>

<operation id="175" st_id="8" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:72 %mul_6 = fmul i32 %u6_34, i32 %u6

]]></Node>
<StgValue><ssdm name="mul_6"/></StgValue>
</operation>

<operation id="176" st_id="8" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:74 %mul_7 = fmul i32 %u7_34, i32 %u7

]]></Node>
<StgValue><ssdm name="mul_7"/></StgValue>
</operation>

<operation id="177" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:77 %br_ln3121 = br i1 %select_ln3085_1, void %._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln3121"/></StgValue>
</operation>

<operation id="178" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge:2 %add_ln691_136 = add i5 %select_ln890_168, i5 1

]]></Node>
<StgValue><ssdm name="add_ln691_136"/></StgValue>
</operation>

<operation id="179" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge:3 %add_ln890_67 = add i12 %indvar_flatten7, i12 1

]]></Node>
<StgValue><ssdm name="add_ln890_67"/></StgValue>
</operation>

<operation id="180" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge:4 %select_ln890_170 = select i1 %icmp_ln890_102, i12 1, i12 %add_ln890_67

]]></Node>
<StgValue><ssdm name="select_ln890_170"/></StgValue>
</operation>

<operation id="181" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:5 %br_ln0 = br void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="182" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="10" op_0_bw="7">
<![CDATA[
.preheader:17 %zext_ln890 = zext i7 %select_ln890_169

]]></Node>
<StgValue><ssdm name="zext_ln890"/></StgValue>
</operation>

<operation id="183" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="10" op_0_bw="10" op_1_bw="4" op_2_bw="6">
<![CDATA[
.preheader:19 %tmp_74_cast = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %empty, i6 0

]]></Node>
<StgValue><ssdm name="tmp_74_cast"/></StgValue>
</operation>

<operation id="184" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader:20 %empty_923 = add i10 %tmp_74_cast, i10 %zext_ln890

]]></Node>
<StgValue><ssdm name="empty_923"/></StgValue>
</operation>

<operation id="185" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="10">
<![CDATA[
.preheader:21 %p_cast = zext i10 %empty_923

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="186" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:22 %local_C_addr_34 = getelementptr i32 %local_C, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="local_C_addr_34"/></StgValue>
</operation>

<operation id="187" st_id="9" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="10">
<![CDATA[
.preheader:59 %local_C_load = load i10 %local_C_addr_34

]]></Node>
<StgValue><ssdm name="local_C_load"/></StgValue>
</operation>

<operation id="188" st_id="9" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:60 %mul = fmul i32 %u0_34, i32 %u0

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="189" st_id="9" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:62 %mul_1 = fmul i32 %u1_34, i32 %u1

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="190" st_id="9" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:64 %mul_2 = fmul i32 %u2_34, i32 %u2

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>

<operation id="191" st_id="9" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:66 %mul_3 = fmul i32 %u3_34, i32 %u3

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>

<operation id="192" st_id="9" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:68 %mul_4 = fmul i32 %u4_34, i32 %u4

]]></Node>
<StgValue><ssdm name="mul_4"/></StgValue>
</operation>

<operation id="193" st_id="9" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:70 %mul_5 = fmul i32 %u5_34, i32 %u5

]]></Node>
<StgValue><ssdm name="mul_5"/></StgValue>
</operation>

<operation id="194" st_id="9" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:72 %mul_6 = fmul i32 %u6_34, i32 %u6

]]></Node>
<StgValue><ssdm name="mul_6"/></StgValue>
</operation>

<operation id="195" st_id="9" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:74 %mul_7 = fmul i32 %u7_34, i32 %u7

]]></Node>
<StgValue><ssdm name="mul_7"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="196" st_id="10" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="10">
<![CDATA[
.preheader:59 %local_C_load = load i10 %local_C_addr_34

]]></Node>
<StgValue><ssdm name="local_C_load"/></StgValue>
</operation>

<operation id="197" st_id="10" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:60 %mul = fmul i32 %u0_34, i32 %u0

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="198" st_id="10" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:62 %mul_1 = fmul i32 %u1_34, i32 %u1

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="199" st_id="10" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:64 %mul_2 = fmul i32 %u2_34, i32 %u2

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>

<operation id="200" st_id="10" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:66 %mul_3 = fmul i32 %u3_34, i32 %u3

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>

<operation id="201" st_id="10" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:68 %mul_4 = fmul i32 %u4_34, i32 %u4

]]></Node>
<StgValue><ssdm name="mul_4"/></StgValue>
</operation>

<operation id="202" st_id="10" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:70 %mul_5 = fmul i32 %u5_34, i32 %u5

]]></Node>
<StgValue><ssdm name="mul_5"/></StgValue>
</operation>

<operation id="203" st_id="10" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:72 %mul_6 = fmul i32 %u6_34, i32 %u6

]]></Node>
<StgValue><ssdm name="mul_6"/></StgValue>
</operation>

<operation id="204" st_id="10" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:74 %mul_7 = fmul i32 %u7_34, i32 %u7

]]></Node>
<StgValue><ssdm name="mul_7"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="205" st_id="11" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:61 %add = fadd i32 %local_C_load, i32 %mul

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="206" st_id="12" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:61 %add = fadd i32 %local_C_load, i32 %mul

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="207" st_id="13" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:61 %add = fadd i32 %local_C_load, i32 %mul

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="208" st_id="14" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:61 %add = fadd i32 %local_C_load, i32 %mul

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="209" st_id="15" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:61 %add = fadd i32 %local_C_load, i32 %mul

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="210" st_id="16" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:61 %add = fadd i32 %local_C_load, i32 %mul

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="211" st_id="17" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:61 %add = fadd i32 %local_C_load, i32 %mul

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="212" st_id="18" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:63 %add_1 = fadd i32 %add, i32 %mul_1

]]></Node>
<StgValue><ssdm name="add_1"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="213" st_id="19" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:63 %add_1 = fadd i32 %add, i32 %mul_1

]]></Node>
<StgValue><ssdm name="add_1"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="214" st_id="20" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:63 %add_1 = fadd i32 %add, i32 %mul_1

]]></Node>
<StgValue><ssdm name="add_1"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="215" st_id="21" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:63 %add_1 = fadd i32 %add, i32 %mul_1

]]></Node>
<StgValue><ssdm name="add_1"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="216" st_id="22" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:63 %add_1 = fadd i32 %add, i32 %mul_1

]]></Node>
<StgValue><ssdm name="add_1"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="217" st_id="23" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:63 %add_1 = fadd i32 %add, i32 %mul_1

]]></Node>
<StgValue><ssdm name="add_1"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="218" st_id="24" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:63 %add_1 = fadd i32 %add, i32 %mul_1

]]></Node>
<StgValue><ssdm name="add_1"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="219" st_id="25" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:65 %add_2 = fadd i32 %add_1, i32 %mul_2

]]></Node>
<StgValue><ssdm name="add_2"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="220" st_id="26" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:65 %add_2 = fadd i32 %add_1, i32 %mul_2

]]></Node>
<StgValue><ssdm name="add_2"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="221" st_id="27" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:65 %add_2 = fadd i32 %add_1, i32 %mul_2

]]></Node>
<StgValue><ssdm name="add_2"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="222" st_id="28" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:65 %add_2 = fadd i32 %add_1, i32 %mul_2

]]></Node>
<StgValue><ssdm name="add_2"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="223" st_id="29" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:65 %add_2 = fadd i32 %add_1, i32 %mul_2

]]></Node>
<StgValue><ssdm name="add_2"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="224" st_id="30" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:65 %add_2 = fadd i32 %add_1, i32 %mul_2

]]></Node>
<StgValue><ssdm name="add_2"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="225" st_id="31" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:65 %add_2 = fadd i32 %add_1, i32 %mul_2

]]></Node>
<StgValue><ssdm name="add_2"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="226" st_id="32" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:67 %add_3 = fadd i32 %add_2, i32 %mul_3

]]></Node>
<StgValue><ssdm name="add_3"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="227" st_id="33" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:67 %add_3 = fadd i32 %add_2, i32 %mul_3

]]></Node>
<StgValue><ssdm name="add_3"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="228" st_id="34" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:67 %add_3 = fadd i32 %add_2, i32 %mul_3

]]></Node>
<StgValue><ssdm name="add_3"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="229" st_id="35" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:67 %add_3 = fadd i32 %add_2, i32 %mul_3

]]></Node>
<StgValue><ssdm name="add_3"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="230" st_id="36" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:67 %add_3 = fadd i32 %add_2, i32 %mul_3

]]></Node>
<StgValue><ssdm name="add_3"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="231" st_id="37" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:67 %add_3 = fadd i32 %add_2, i32 %mul_3

]]></Node>
<StgValue><ssdm name="add_3"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="232" st_id="38" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:67 %add_3 = fadd i32 %add_2, i32 %mul_3

]]></Node>
<StgValue><ssdm name="add_3"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="233" st_id="39" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:69 %add_4 = fadd i32 %add_3, i32 %mul_4

]]></Node>
<StgValue><ssdm name="add_4"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="234" st_id="40" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:69 %add_4 = fadd i32 %add_3, i32 %mul_4

]]></Node>
<StgValue><ssdm name="add_4"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="235" st_id="41" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:69 %add_4 = fadd i32 %add_3, i32 %mul_4

]]></Node>
<StgValue><ssdm name="add_4"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="236" st_id="42" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:69 %add_4 = fadd i32 %add_3, i32 %mul_4

]]></Node>
<StgValue><ssdm name="add_4"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="237" st_id="43" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:69 %add_4 = fadd i32 %add_3, i32 %mul_4

]]></Node>
<StgValue><ssdm name="add_4"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="238" st_id="44" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:69 %add_4 = fadd i32 %add_3, i32 %mul_4

]]></Node>
<StgValue><ssdm name="add_4"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="239" st_id="45" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:69 %add_4 = fadd i32 %add_3, i32 %mul_4

]]></Node>
<StgValue><ssdm name="add_4"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="240" st_id="46" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:71 %add_5 = fadd i32 %add_4, i32 %mul_5

]]></Node>
<StgValue><ssdm name="add_5"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="241" st_id="47" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:71 %add_5 = fadd i32 %add_4, i32 %mul_5

]]></Node>
<StgValue><ssdm name="add_5"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="242" st_id="48" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:71 %add_5 = fadd i32 %add_4, i32 %mul_5

]]></Node>
<StgValue><ssdm name="add_5"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="243" st_id="49" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:71 %add_5 = fadd i32 %add_4, i32 %mul_5

]]></Node>
<StgValue><ssdm name="add_5"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="244" st_id="50" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:71 %add_5 = fadd i32 %add_4, i32 %mul_5

]]></Node>
<StgValue><ssdm name="add_5"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="245" st_id="51" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:71 %add_5 = fadd i32 %add_4, i32 %mul_5

]]></Node>
<StgValue><ssdm name="add_5"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="246" st_id="52" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:71 %add_5 = fadd i32 %add_4, i32 %mul_5

]]></Node>
<StgValue><ssdm name="add_5"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="247" st_id="53" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:73 %add_6 = fadd i32 %add_5, i32 %mul_6

]]></Node>
<StgValue><ssdm name="add_6"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="248" st_id="54" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:73 %add_6 = fadd i32 %add_5, i32 %mul_6

]]></Node>
<StgValue><ssdm name="add_6"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="249" st_id="55" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:73 %add_6 = fadd i32 %add_5, i32 %mul_6

]]></Node>
<StgValue><ssdm name="add_6"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="250" st_id="56" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:73 %add_6 = fadd i32 %add_5, i32 %mul_6

]]></Node>
<StgValue><ssdm name="add_6"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="251" st_id="57" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:73 %add_6 = fadd i32 %add_5, i32 %mul_6

]]></Node>
<StgValue><ssdm name="add_6"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="252" st_id="58" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:73 %add_6 = fadd i32 %add_5, i32 %mul_6

]]></Node>
<StgValue><ssdm name="add_6"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="253" st_id="59" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:73 %add_6 = fadd i32 %add_5, i32 %mul_6

]]></Node>
<StgValue><ssdm name="add_6"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="254" st_id="60" stage="7" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:75 %add_7 = fadd i32 %add_6, i32 %mul_7

]]></Node>
<StgValue><ssdm name="add_7"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="255" st_id="61" stage="6" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:75 %add_7 = fadd i32 %add_6, i32 %mul_7

]]></Node>
<StgValue><ssdm name="add_7"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="256" st_id="62" stage="5" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:75 %add_7 = fadd i32 %add_6, i32 %mul_7

]]></Node>
<StgValue><ssdm name="add_7"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="257" st_id="63" stage="4" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:75 %add_7 = fadd i32 %add_6, i32 %mul_7

]]></Node>
<StgValue><ssdm name="add_7"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="258" st_id="64" stage="3" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:75 %add_7 = fadd i32 %add_6, i32 %mul_7

]]></Node>
<StgValue><ssdm name="add_7"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="259" st_id="65" stage="2" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:75 %add_7 = fadd i32 %add_6, i32 %mul_7

]]></Node>
<StgValue><ssdm name="add_7"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="260" st_id="66" stage="1" lat="7">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:75 %add_7 = fadd i32 %add_6, i32 %mul_7

]]></Node>
<StgValue><ssdm name="add_7"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="261" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @PE_wrapper_1_1_x0_loop_3_PE_wrapper_1_1_x0_loop_4_PE_wrapper_1_1_x0_loop_5_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="262" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32768, i64 32768, i64 32768

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="263" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:13 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @PE_wrapper_1_1_x0_loop_4_PE_wrapper_1_1_x0_loop_5_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="264" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader:23 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_432

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="265" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:24 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_326

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="266" st_id="67" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_101" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="32" op_1_bw="10" op_2_bw="0">
<![CDATA[
.preheader:76 %store_ln3119 = store i32 %add_7, i10 %local_C_addr_34

]]></Node>
<StgValue><ssdm name="store_ln3119"/></StgValue>
</operation>

<operation id="267" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln3085_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32">
<![CDATA[
:0 %bitcast_ln174 = bitcast i32 %add_7

]]></Node>
<StgValue><ssdm name="bitcast_ln174"/></StgValue>
</operation>

<operation id="268" st_id="67" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln3085_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %fifo_C_drain_PE_1_1_x097, i32 %bitcast_ln174

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="269" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln3085_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln3122 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln3122"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="270" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0">
<![CDATA[
:0 %ret_ln3162 = ret

]]></Node>
<StgValue><ssdm name="ret_ln3162"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
