// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module local_req_handler (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        s_axis_tx_meta_V_TVALID,
        tx_localMemCmdFifo_V_din,
        tx_localMemCmdFifo_V_full_n,
        tx_localMemCmdFifo_V_write,
        tx_appMetaFifo_V_op_s_din,
        tx_appMetaFifo_V_op_s_full_n,
        tx_appMetaFifo_V_op_s_write,
        tx_appMetaFifo_V_qpn_din,
        tx_appMetaFifo_V_qpn_full_n,
        tx_appMetaFifo_V_qpn_write,
        tx_appMetaFifo_V_add_din,
        tx_appMetaFifo_V_add_full_n,
        tx_appMetaFifo_V_add_write,
        tx_appMetaFifo_V_len_din,
        tx_appMetaFifo_V_len_full_n,
        tx_appMetaFifo_V_len_write,
        tx_appMetaFifo_V_psn_din,
        tx_appMetaFifo_V_psn_full_n,
        tx_appMetaFifo_V_psn_write,
        tx_appMetaFifo_V_val_din,
        tx_appMetaFifo_V_val_full_n,
        tx_appMetaFifo_V_val_write,
        tx_appMetaFifo_V_isN_din,
        tx_appMetaFifo_V_isN_full_n,
        tx_appMetaFifo_V_isN_write,
        tx_readReqAddr_push_1_1_din,
        tx_readReqAddr_push_1_1_full_n,
        tx_readReqAddr_push_1_1_write,
        tx_readReqAddr_push_s_2_din,
        tx_readReqAddr_push_s_2_full_n,
        tx_readReqAddr_push_s_2_write,
        s_axis_tx_meta_V_TDATA,
        s_axis_tx_meta_V_TREADY
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;
parameter    ap_const_lv113_0 = 113'd0;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input   s_axis_tx_meta_V_TVALID;
output  [112:0] tx_localMemCmdFifo_V_din;
input   tx_localMemCmdFifo_V_full_n;
output   tx_localMemCmdFifo_V_write;
output  [4:0] tx_appMetaFifo_V_op_s_din;
input   tx_appMetaFifo_V_op_s_full_n;
output   tx_appMetaFifo_V_op_s_write;
output  [23:0] tx_appMetaFifo_V_qpn_din;
input   tx_appMetaFifo_V_qpn_full_n;
output   tx_appMetaFifo_V_qpn_write;
output  [47:0] tx_appMetaFifo_V_add_din;
input   tx_appMetaFifo_V_add_full_n;
output   tx_appMetaFifo_V_add_write;
output  [31:0] tx_appMetaFifo_V_len_din;
input   tx_appMetaFifo_V_len_full_n;
output   tx_appMetaFifo_V_len_write;
output  [23:0] tx_appMetaFifo_V_psn_din;
input   tx_appMetaFifo_V_psn_full_n;
output   tx_appMetaFifo_V_psn_write;
output  [0:0] tx_appMetaFifo_V_val_din;
input   tx_appMetaFifo_V_val_full_n;
output   tx_appMetaFifo_V_val_write;
output  [0:0] tx_appMetaFifo_V_isN_din;
input   tx_appMetaFifo_V_isN_full_n;
output   tx_appMetaFifo_V_isN_write;
output  [15:0] tx_readReqAddr_push_1_1_din;
input   tx_readReqAddr_push_1_1_full_n;
output   tx_readReqAddr_push_1_1_write;
output  [63:0] tx_readReqAddr_push_s_2_din;
input   tx_readReqAddr_push_s_2_full_n;
output   tx_readReqAddr_push_s_2_write;
input  [159:0] s_axis_tx_meta_V_TDATA;
output   s_axis_tx_meta_V_TREADY;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg tx_localMemCmdFifo_V_write;
reg[4:0] tx_appMetaFifo_V_op_s_din;
reg tx_appMetaFifo_V_op_s_write;
reg[23:0] tx_appMetaFifo_V_qpn_din;
reg tx_appMetaFifo_V_qpn_write;
reg[47:0] tx_appMetaFifo_V_add_din;
reg tx_appMetaFifo_V_add_write;
reg[31:0] tx_appMetaFifo_V_len_din;
reg tx_appMetaFifo_V_len_write;
reg tx_appMetaFifo_V_psn_write;
reg tx_appMetaFifo_V_val_write;
reg tx_appMetaFifo_V_isN_write;
reg tx_readReqAddr_push_1_1_write;
reg tx_readReqAddr_push_s_2_write;
reg s_axis_tx_meta_V_TREADY;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire   [0:0] lrh_state_load_load_fu_397_p1;
wire   [0:0] tmp_nbreadreq_fu_150_p3;
reg    ap_predicate_op11_read_state1;
reg    ap_block_state1_pp0_stage0_iter0;
reg   [0:0] lrh_state_load_reg_670;
reg   [0:0] tmp_reg_684;
reg   [0:0] icmp_ln1905_reg_710;
reg   [0:0] icmp_ln1905_1_reg_714;
reg    ap_predicate_op85_write_state2;
wire    io_acc_block_signal_op86;
reg    ap_predicate_op86_write_state2;
wire    io_acc_block_signal_op87;
reg   [0:0] icmp_ln1911_reg_731;
reg    ap_predicate_op87_write_state2;
wire    io_acc_block_signal_op90;
reg    ap_predicate_op90_write_state2;
wire    io_acc_block_signal_op93;
reg    ap_predicate_op93_write_state2;
wire    io_acc_block_signal_op97;
reg    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] lrh_state;
reg   [2:0] meta_op_code;
reg   [47:0] meta_local_vaddr_V;
reg   [47:0] meta_remote_vaddr_V;
reg   [31:0] meta_length_V;
reg   [23:0] meta_qpn_V;
reg    s_axis_tx_meta_V_TDATA_blk_n;
wire    ap_block_pp0_stage0;
reg    tx_appMetaFifo_V_op_s_blk_n;
reg    tx_appMetaFifo_V_qpn_blk_n;
reg    tx_appMetaFifo_V_add_blk_n;
reg    tx_appMetaFifo_V_len_blk_n;
reg    tx_appMetaFifo_V_psn_blk_n;
reg    tx_appMetaFifo_V_val_blk_n;
reg    tx_appMetaFifo_V_isN_blk_n;
reg    tx_readReqAddr_push_1_1_blk_n;
reg    tx_readReqAddr_push_s_2_blk_n;
reg    tx_localMemCmdFifo_V_blk_n;
reg   [15:0] reg_392;
wire   [0:0] icmp_ln1905_fu_480_p2;
wire   [0:0] icmp_ln1905_1_fu_502_p2;
reg   [47:0] raddr_V_reg_674;
reg   [23:0] tmp_qpn_V_16_reg_688;
wire   [47:0] laddr_V_fu_444_p4;
reg   [47:0] laddr_V_reg_693;
wire   [47:0] tmp_addr_V_2_fu_456_p4;
reg   [47:0] tmp_addr_V_2_reg_699;
wire   [31:0] tmp_length_V_4_fu_468_p4;
reg   [31:0] tmp_length_V_4_reg_704;
wire   [4:0] writeOpcode_1_fu_514_p3;
wire   [4:0] select_ln1938_fu_549_p3;
wire   [0:0] icmp_ln895_2_fu_522_p2;
wire   [0:0] icmp_ln1911_fu_563_p2;
wire   [4:0] writeOpcode_fu_575_p3;
wire   [0:0] icmp_ln895_fu_569_p2;
wire   [4:0] select_ln1969_fu_610_p3;
reg    ap_block_pp0_stage0_subdone;
reg   [47:0] ap_phi_mux_meta_local_vaddr_V_n_phi_fu_214_p4;
wire   [47:0] add_ln700_8_fu_528_p2;
wire   [47:0] ap_phi_reg_pp0_iter0_meta_local_vaddr_V_n_reg_211;
reg   [47:0] ap_phi_mux_meta_remote_vaddr_V_s_phi_fu_223_p4;
wire   [47:0] add_ln700_9_fu_535_p2;
wire   [47:0] ap_phi_reg_pp0_iter0_meta_remote_vaddr_V_s_reg_220;
reg   [31:0] ap_phi_mux_meta_length_V_new_0_s_phi_fu_232_p4;
wire   [31:0] add_ln701_5_fu_542_p2;
wire   [31:0] ap_phi_reg_pp0_iter0_meta_length_V_new_0_s_reg_229;
reg   [0:0] ap_phi_mux_meta_local_vaddr_V_f_phi_fu_241_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_meta_local_vaddr_V_f_reg_238;
reg   [47:0] ap_phi_mux_meta_local_vaddr_V_n_1_phi_fu_252_p4;
wire   [47:0] add_ln700_fu_589_p2;
wire   [47:0] ap_phi_reg_pp0_iter0_meta_local_vaddr_V_n_1_reg_249;
reg   [47:0] ap_phi_mux_meta_remote_vaddr_V_1_phi_fu_262_p4;
wire   [47:0] add_ln700_7_fu_596_p2;
wire   [47:0] ap_phi_reg_pp0_iter0_meta_remote_vaddr_V_1_reg_259;
reg   [31:0] ap_phi_mux_meta_length_V_new_3_s_phi_fu_272_p4;
wire   [31:0] add_ln701_fu_603_p2;
wire   [31:0] ap_phi_reg_pp0_iter0_meta_length_V_new_3_s_reg_269;
reg   [0:0] ap_phi_mux_meta_local_vaddr_V_f_1_phi_fu_282_p8;
wire   [0:0] ap_phi_reg_pp0_iter0_meta_local_vaddr_V_f_1_reg_279;
reg   [47:0] ap_phi_mux_meta_local_vaddr_V_n_2_phi_fu_300_p8;
wire   [47:0] ap_phi_reg_pp0_iter0_meta_local_vaddr_V_n_2_reg_297;
reg   [47:0] ap_phi_mux_meta_remote_vaddr_V_2_phi_fu_316_p8;
wire   [47:0] ap_phi_reg_pp0_iter0_meta_remote_vaddr_V_2_reg_313;
reg   [31:0] ap_phi_mux_meta_length_V_new_4_s_phi_fu_332_p8;
wire   [31:0] ap_phi_reg_pp0_iter0_meta_length_V_new_4_s_reg_329;
wire   [4:0] ap_phi_reg_pp0_iter0_tmp_op_code_3_reg_345;
reg   [4:0] ap_phi_reg_pp0_iter1_tmp_op_code_3_reg_345;
wire   [31:0] ap_phi_reg_pp0_iter0_tmp_length_V_reg_355;
reg   [31:0] ap_phi_reg_pp0_iter1_tmp_length_V_reg_355;
wire   [4:0] ap_phi_reg_pp0_iter0_tmp_op_code_reg_367;
reg   [4:0] ap_phi_reg_pp0_iter1_tmp_op_code_reg_367;
wire   [2:0] trunc_ln177_fu_418_p1;
reg    ap_block_pp0_stage0_01001;
wire   [2:0] add_ln1905_fu_486_p2;
wire   [1:0] tmp_69_fu_492_p4;
wire   [0:0] icmp_ln1931_fu_508_p2;
wire   [0:0] grp_fu_387_p2;
wire   [63:0] tmp_addr_V_3_fu_636_p1;
wire   [111:0] tmp_i_fu_639_p4;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to0;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_321;
reg    ap_condition_230;
reg    ap_condition_236;
reg    ap_condition_171;
reg    ap_condition_316;
reg    ap_condition_154;
reg    ap_condition_262;
reg    ap_condition_289;
reg    ap_condition_361;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 lrh_state = 1'd0;
#0 meta_op_code = 3'd0;
#0 meta_local_vaddr_V = 48'd0;
#0 meta_remote_vaddr_V = 48'd0;
#0 meta_length_V = 32'd0;
#0 meta_qpn_V = 24'd0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_154)) begin
        if (((icmp_ln895_fu_569_p2 == 1'd0) & (lrh_state_load_load_fu_397_p1 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_tmp_length_V_reg_355 <= meta_length_V;
        end else if (((icmp_ln895_fu_569_p2 == 1'd1) & (lrh_state_load_load_fu_397_p1 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_tmp_length_V_reg_355 <= 32'd1024;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_tmp_length_V_reg_355 <= ap_phi_reg_pp0_iter0_tmp_length_V_reg_355;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_154)) begin
        if ((1'b1 == ap_condition_289)) begin
            ap_phi_reg_pp0_iter1_tmp_op_code_3_reg_345 <= writeOpcode_1_fu_514_p3;
        end else if ((1'b1 == ap_condition_262)) begin
            ap_phi_reg_pp0_iter1_tmp_op_code_3_reg_345 <= select_ln1938_fu_549_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_tmp_op_code_3_reg_345 <= ap_phi_reg_pp0_iter0_tmp_op_code_3_reg_345;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_154)) begin
        if (((icmp_ln895_fu_569_p2 == 1'd0) & (lrh_state_load_load_fu_397_p1 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_tmp_op_code_reg_367 <= writeOpcode_fu_575_p3;
        end else if (((icmp_ln895_fu_569_p2 == 1'd1) & (lrh_state_load_load_fu_397_p1 == 1'd1))) begin
            ap_phi_reg_pp0_iter1_tmp_op_code_reg_367 <= select_ln1969_fu_610_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_tmp_op_code_reg_367 <= ap_phi_reg_pp0_iter0_tmp_op_code_reg_367;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_154)) begin
        if (((icmp_ln895_fu_569_p2 == 1'd0) & (lrh_state_load_load_fu_397_p1 == 1'd1))) begin
            lrh_state <= 1'd0;
        end else if ((1'b1 == ap_condition_262)) begin
            lrh_state <= 1'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_nbreadreq_fu_150_p3 == 1'd1) & (icmp_ln1905_fu_480_p2 == 1'd0) & (lrh_state == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln1905_1_reg_714 <= icmp_ln1905_1_fu_502_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_nbreadreq_fu_150_p3 == 1'd1) & (lrh_state == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln1905_reg_710 <= icmp_ln1905_fu_480_p2;
        laddr_V_reg_693 <= {{s_axis_tx_meta_V_TDATA[74:27]}};
        tmp_addr_V_2_reg_699 <= {{s_axis_tx_meta_V_TDATA[122:75]}};
        tmp_length_V_4_reg_704 <= {{s_axis_tx_meta_V_TDATA[154:123]}};
        tmp_qpn_V_16_reg_688 <= {{s_axis_tx_meta_V_TDATA[26:3]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln1905_1_fu_502_p2 == 1'd1) & (tmp_nbreadreq_fu_150_p3 == 1'd1) & (icmp_ln1905_fu_480_p2 == 1'd0) & (lrh_state == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        icmp_ln1911_reg_731 <= icmp_ln1911_fu_563_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        lrh_state_load_reg_670 <= lrh_state;
        raddr_V_reg_674 <= meta_remote_vaddr_V;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_phi_mux_meta_local_vaddr_V_f_1_phi_fu_282_p8 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        meta_length_V <= ap_phi_mux_meta_length_V_new_4_s_phi_fu_332_p8;
        meta_local_vaddr_V <= ap_phi_mux_meta_local_vaddr_V_n_2_phi_fu_300_p8;
        meta_remote_vaddr_V <= ap_phi_mux_meta_remote_vaddr_V_2_phi_fu_316_p8;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_nbreadreq_fu_150_p3 == 1'd1) & (lrh_state == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        meta_op_code <= trunc_ln177_fu_418_p1;
        meta_qpn_V <= {{s_axis_tx_meta_V_TDATA[26:3]}};
    end
end

always @ (posedge ap_clk) begin
    if ((((tmp_nbreadreq_fu_150_p3 == 1'd1) & (icmp_ln1905_1_fu_502_p2 == 1'd0) & (icmp_ln1905_fu_480_p2 == 1'd0) & (lrh_state == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (((icmp_ln1905_fu_480_p2 == 1'd1) & (tmp_nbreadreq_fu_150_p3 == 1'd1) & (lrh_state == 1'd0)) | ((icmp_ln1905_1_fu_502_p2 == 1'd1) & (tmp_nbreadreq_fu_150_p3 == 1'd1) & (lrh_state == 1'd0)))))) begin
        reg_392 <= {{s_axis_tx_meta_V_TDATA[18:3]}};
    end
end

always @ (posedge ap_clk) begin
    if (((lrh_state == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tmp_reg_684 <= tmp_nbreadreq_fu_150_p3;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_321)) begin
        if ((icmp_ln895_2_fu_522_p2 == 1'd0)) begin
            ap_phi_mux_meta_length_V_new_0_s_phi_fu_232_p4 = {{s_axis_tx_meta_V_TDATA[154:123]}};
        end else if ((icmp_ln895_2_fu_522_p2 == 1'd1)) begin
            ap_phi_mux_meta_length_V_new_0_s_phi_fu_232_p4 = add_ln701_5_fu_542_p2;
        end else begin
            ap_phi_mux_meta_length_V_new_0_s_phi_fu_232_p4 = ap_phi_reg_pp0_iter0_meta_length_V_new_0_s_reg_229;
        end
    end else begin
        ap_phi_mux_meta_length_V_new_0_s_phi_fu_232_p4 = ap_phi_reg_pp0_iter0_meta_length_V_new_0_s_reg_229;
    end
end

always @ (*) begin
    if (((icmp_ln895_fu_569_p2 == 1'd1) & (lrh_state_load_load_fu_397_p1 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_meta_length_V_new_3_s_phi_fu_272_p4 = add_ln701_fu_603_p2;
    end else begin
        ap_phi_mux_meta_length_V_new_3_s_phi_fu_272_p4 = ap_phi_reg_pp0_iter0_meta_length_V_new_3_s_reg_269;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_171)) begin
        if ((1'b1 == ap_condition_236)) begin
            ap_phi_mux_meta_length_V_new_4_s_phi_fu_332_p8 = {{s_axis_tx_meta_V_TDATA[154:123]}};
        end else if ((1'b1 == ap_condition_230)) begin
            ap_phi_mux_meta_length_V_new_4_s_phi_fu_332_p8 = ap_phi_mux_meta_length_V_new_0_s_phi_fu_232_p4;
        end else if ((lrh_state_load_load_fu_397_p1 == 1'd1)) begin
            ap_phi_mux_meta_length_V_new_4_s_phi_fu_332_p8 = ap_phi_mux_meta_length_V_new_3_s_phi_fu_272_p4;
        end else begin
            ap_phi_mux_meta_length_V_new_4_s_phi_fu_332_p8 = ap_phi_reg_pp0_iter0_meta_length_V_new_4_s_reg_329;
        end
    end else begin
        ap_phi_mux_meta_length_V_new_4_s_phi_fu_332_p8 = ap_phi_reg_pp0_iter0_meta_length_V_new_4_s_reg_329;
    end
end

always @ (*) begin
    if ((((tmp_nbreadreq_fu_150_p3 == 1'd1) & (icmp_ln1905_1_fu_502_p2 == 1'd0) & (icmp_ln1905_fu_480_p2 == 1'd0) & (lrh_state == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0) & (((icmp_ln1905_fu_480_p2 == 1'd1) & (tmp_nbreadreq_fu_150_p3 == 1'd1) & (lrh_state == 1'd0)) | ((icmp_ln1905_1_fu_502_p2 == 1'd1) & (tmp_nbreadreq_fu_150_p3 == 1'd1) & (lrh_state == 1'd0)))))) begin
        ap_phi_mux_meta_local_vaddr_V_f_1_phi_fu_282_p8 = 1'd1;
    end else if (((tmp_nbreadreq_fu_150_p3 == 1'd0) & (lrh_state == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_meta_local_vaddr_V_f_1_phi_fu_282_p8 = 1'd0;
    end else if (((lrh_state_load_load_fu_397_p1 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_meta_local_vaddr_V_f_1_phi_fu_282_p8 = ap_phi_mux_meta_local_vaddr_V_f_phi_fu_241_p4;
    end else begin
        ap_phi_mux_meta_local_vaddr_V_f_1_phi_fu_282_p8 = ap_phi_reg_pp0_iter0_meta_local_vaddr_V_f_1_reg_279;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_316)) begin
        if ((icmp_ln895_fu_569_p2 == 1'd0)) begin
            ap_phi_mux_meta_local_vaddr_V_f_phi_fu_241_p4 = 1'd0;
        end else if ((icmp_ln895_fu_569_p2 == 1'd1)) begin
            ap_phi_mux_meta_local_vaddr_V_f_phi_fu_241_p4 = 1'd1;
        end else begin
            ap_phi_mux_meta_local_vaddr_V_f_phi_fu_241_p4 = ap_phi_reg_pp0_iter0_meta_local_vaddr_V_f_reg_238;
        end
    end else begin
        ap_phi_mux_meta_local_vaddr_V_f_phi_fu_241_p4 = ap_phi_reg_pp0_iter0_meta_local_vaddr_V_f_reg_238;
    end
end

always @ (*) begin
    if (((icmp_ln895_fu_569_p2 == 1'd1) & (lrh_state_load_load_fu_397_p1 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_meta_local_vaddr_V_n_1_phi_fu_252_p4 = add_ln700_fu_589_p2;
    end else begin
        ap_phi_mux_meta_local_vaddr_V_n_1_phi_fu_252_p4 = ap_phi_reg_pp0_iter0_meta_local_vaddr_V_n_1_reg_249;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_171)) begin
        if ((1'b1 == ap_condition_236)) begin
            ap_phi_mux_meta_local_vaddr_V_n_2_phi_fu_300_p8 = {{s_axis_tx_meta_V_TDATA[74:27]}};
        end else if ((1'b1 == ap_condition_230)) begin
            ap_phi_mux_meta_local_vaddr_V_n_2_phi_fu_300_p8 = ap_phi_mux_meta_local_vaddr_V_n_phi_fu_214_p4;
        end else if ((lrh_state_load_load_fu_397_p1 == 1'd1)) begin
            ap_phi_mux_meta_local_vaddr_V_n_2_phi_fu_300_p8 = ap_phi_mux_meta_local_vaddr_V_n_1_phi_fu_252_p4;
        end else begin
            ap_phi_mux_meta_local_vaddr_V_n_2_phi_fu_300_p8 = ap_phi_reg_pp0_iter0_meta_local_vaddr_V_n_2_reg_297;
        end
    end else begin
        ap_phi_mux_meta_local_vaddr_V_n_2_phi_fu_300_p8 = ap_phi_reg_pp0_iter0_meta_local_vaddr_V_n_2_reg_297;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_321)) begin
        if ((icmp_ln895_2_fu_522_p2 == 1'd0)) begin
            ap_phi_mux_meta_local_vaddr_V_n_phi_fu_214_p4 = {{s_axis_tx_meta_V_TDATA[74:27]}};
        end else if ((icmp_ln895_2_fu_522_p2 == 1'd1)) begin
            ap_phi_mux_meta_local_vaddr_V_n_phi_fu_214_p4 = add_ln700_8_fu_528_p2;
        end else begin
            ap_phi_mux_meta_local_vaddr_V_n_phi_fu_214_p4 = ap_phi_reg_pp0_iter0_meta_local_vaddr_V_n_reg_211;
        end
    end else begin
        ap_phi_mux_meta_local_vaddr_V_n_phi_fu_214_p4 = ap_phi_reg_pp0_iter0_meta_local_vaddr_V_n_reg_211;
    end
end

always @ (*) begin
    if (((icmp_ln895_fu_569_p2 == 1'd1) & (lrh_state_load_load_fu_397_p1 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_meta_remote_vaddr_V_1_phi_fu_262_p4 = add_ln700_7_fu_596_p2;
    end else begin
        ap_phi_mux_meta_remote_vaddr_V_1_phi_fu_262_p4 = ap_phi_reg_pp0_iter0_meta_remote_vaddr_V_1_reg_259;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_171)) begin
        if ((1'b1 == ap_condition_236)) begin
            ap_phi_mux_meta_remote_vaddr_V_2_phi_fu_316_p8 = {{s_axis_tx_meta_V_TDATA[122:75]}};
        end else if ((1'b1 == ap_condition_230)) begin
            ap_phi_mux_meta_remote_vaddr_V_2_phi_fu_316_p8 = ap_phi_mux_meta_remote_vaddr_V_s_phi_fu_223_p4;
        end else if ((lrh_state_load_load_fu_397_p1 == 1'd1)) begin
            ap_phi_mux_meta_remote_vaddr_V_2_phi_fu_316_p8 = ap_phi_mux_meta_remote_vaddr_V_1_phi_fu_262_p4;
        end else begin
            ap_phi_mux_meta_remote_vaddr_V_2_phi_fu_316_p8 = ap_phi_reg_pp0_iter0_meta_remote_vaddr_V_2_reg_313;
        end
    end else begin
        ap_phi_mux_meta_remote_vaddr_V_2_phi_fu_316_p8 = ap_phi_reg_pp0_iter0_meta_remote_vaddr_V_2_reg_313;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_321)) begin
        if ((icmp_ln895_2_fu_522_p2 == 1'd0)) begin
            ap_phi_mux_meta_remote_vaddr_V_s_phi_fu_223_p4 = {{s_axis_tx_meta_V_TDATA[122:75]}};
        end else if ((icmp_ln895_2_fu_522_p2 == 1'd1)) begin
            ap_phi_mux_meta_remote_vaddr_V_s_phi_fu_223_p4 = add_ln700_9_fu_535_p2;
        end else begin
            ap_phi_mux_meta_remote_vaddr_V_s_phi_fu_223_p4 = ap_phi_reg_pp0_iter0_meta_remote_vaddr_V_s_reg_220;
        end
    end else begin
        ap_phi_mux_meta_remote_vaddr_V_s_phi_fu_223_p4 = ap_phi_reg_pp0_iter0_meta_remote_vaddr_V_s_reg_220;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to0 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op11_read_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        s_axis_tx_meta_V_TDATA_blk_n = s_axis_tx_meta_V_TVALID;
    end else begin
        s_axis_tx_meta_V_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op11_read_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        s_axis_tx_meta_V_TREADY = 1'b1;
    end else begin
        s_axis_tx_meta_V_TREADY = 1'b0;
    end
end

always @ (*) begin
    if ((((lrh_state_load_reg_670 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op90_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op87_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op86_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0)))) begin
        tx_appMetaFifo_V_add_blk_n = tx_appMetaFifo_V_add_full_n;
    end else begin
        tx_appMetaFifo_V_add_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((lrh_state_load_reg_670 == 1'd1) & (1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tx_appMetaFifo_V_add_din = raddr_V_reg_674;
    end else if ((((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op90_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op87_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op86_write_state2 == 1'b1)))) begin
        tx_appMetaFifo_V_add_din = tmp_addr_V_2_reg_699;
    end else begin
        tx_appMetaFifo_V_add_din = 'bx;
    end
end

always @ (*) begin
    if ((((lrh_state_load_reg_670 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op90_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op87_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op86_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        tx_appMetaFifo_V_add_write = 1'b1;
    end else begin
        tx_appMetaFifo_V_add_write = 1'b0;
    end
end

always @ (*) begin
    if ((((lrh_state_load_reg_670 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op90_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op87_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op86_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0)))) begin
        tx_appMetaFifo_V_isN_blk_n = tx_appMetaFifo_V_isN_full_n;
    end else begin
        tx_appMetaFifo_V_isN_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((lrh_state_load_reg_670 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op90_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op87_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op86_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        tx_appMetaFifo_V_isN_write = 1'b1;
    end else begin
        tx_appMetaFifo_V_isN_write = 1'b0;
    end
end

always @ (*) begin
    if ((((lrh_state_load_reg_670 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op90_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op87_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op86_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0)))) begin
        tx_appMetaFifo_V_len_blk_n = tx_appMetaFifo_V_len_full_n;
    end else begin
        tx_appMetaFifo_V_len_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((lrh_state_load_reg_670 == 1'd1) & (1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tx_appMetaFifo_V_len_din = ap_phi_reg_pp0_iter1_tmp_length_V_reg_355;
    end else if ((((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op90_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op87_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op86_write_state2 == 1'b1)))) begin
        tx_appMetaFifo_V_len_din = tmp_length_V_4_reg_704;
    end else begin
        tx_appMetaFifo_V_len_din = 'bx;
    end
end

always @ (*) begin
    if ((((lrh_state_load_reg_670 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op90_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op87_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op86_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        tx_appMetaFifo_V_len_write = 1'b1;
    end else begin
        tx_appMetaFifo_V_len_write = 1'b0;
    end
end

always @ (*) begin
    if ((((lrh_state_load_reg_670 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op90_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op87_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op86_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0)))) begin
        tx_appMetaFifo_V_op_s_blk_n = tx_appMetaFifo_V_op_s_full_n;
    end else begin
        tx_appMetaFifo_V_op_s_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_361)) begin
        if ((lrh_state_load_reg_670 == 1'd1)) begin
            tx_appMetaFifo_V_op_s_din = ap_phi_reg_pp0_iter1_tmp_op_code_reg_367;
        end else if ((ap_predicate_op90_write_state2 == 1'b1)) begin
            tx_appMetaFifo_V_op_s_din = 5'd12;
        end else if ((ap_predicate_op87_write_state2 == 1'b1)) begin
            tx_appMetaFifo_V_op_s_din = 5'd29;
        end else if ((ap_predicate_op86_write_state2 == 1'b1)) begin
            tx_appMetaFifo_V_op_s_din = ap_phi_reg_pp0_iter1_tmp_op_code_3_reg_345;
        end else begin
            tx_appMetaFifo_V_op_s_din = 'bx;
        end
    end else begin
        tx_appMetaFifo_V_op_s_din = 'bx;
    end
end

always @ (*) begin
    if ((((lrh_state_load_reg_670 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op90_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op87_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op86_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        tx_appMetaFifo_V_op_s_write = 1'b1;
    end else begin
        tx_appMetaFifo_V_op_s_write = 1'b0;
    end
end

always @ (*) begin
    if ((((lrh_state_load_reg_670 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op90_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op87_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op86_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0)))) begin
        tx_appMetaFifo_V_psn_blk_n = tx_appMetaFifo_V_psn_full_n;
    end else begin
        tx_appMetaFifo_V_psn_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((lrh_state_load_reg_670 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op90_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op87_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op86_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        tx_appMetaFifo_V_psn_write = 1'b1;
    end else begin
        tx_appMetaFifo_V_psn_write = 1'b0;
    end
end

always @ (*) begin
    if ((((lrh_state_load_reg_670 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op90_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op87_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op86_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0)))) begin
        tx_appMetaFifo_V_qpn_blk_n = tx_appMetaFifo_V_qpn_full_n;
    end else begin
        tx_appMetaFifo_V_qpn_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((lrh_state_load_reg_670 == 1'd1) & (1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tx_appMetaFifo_V_qpn_din = meta_qpn_V;
    end else if ((((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op90_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op87_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op86_write_state2 == 1'b1)))) begin
        tx_appMetaFifo_V_qpn_din = tmp_qpn_V_16_reg_688;
    end else begin
        tx_appMetaFifo_V_qpn_din = 'bx;
    end
end

always @ (*) begin
    if ((((lrh_state_load_reg_670 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op90_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op87_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op86_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        tx_appMetaFifo_V_qpn_write = 1'b1;
    end else begin
        tx_appMetaFifo_V_qpn_write = 1'b0;
    end
end

always @ (*) begin
    if ((((lrh_state_load_reg_670 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op90_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op87_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op86_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0)))) begin
        tx_appMetaFifo_V_val_blk_n = tx_appMetaFifo_V_val_full_n;
    end else begin
        tx_appMetaFifo_V_val_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((lrh_state_load_reg_670 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op90_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op87_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op86_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        tx_appMetaFifo_V_val_write = 1'b1;
    end else begin
        tx_appMetaFifo_V_val_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op85_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        tx_localMemCmdFifo_V_blk_n = tx_localMemCmdFifo_V_full_n;
    end else begin
        tx_localMemCmdFifo_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op85_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tx_localMemCmdFifo_V_write = 1'b1;
    end else begin
        tx_localMemCmdFifo_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op93_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        tx_readReqAddr_push_1_1_blk_n = tx_readReqAddr_push_1_1_full_n;
    end else begin
        tx_readReqAddr_push_1_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op93_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tx_readReqAddr_push_1_1_write = 1'b1;
    end else begin
        tx_readReqAddr_push_1_1_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op93_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        tx_readReqAddr_push_s_2_blk_n = tx_readReqAddr_push_s_2_full_n;
    end else begin
        tx_readReqAddr_push_s_2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op93_write_state2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tx_readReqAddr_push_s_2_write = 1'b1;
    end else begin
        tx_readReqAddr_push_s_2_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1905_fu_486_p2 = ($signed(trunc_ln177_fu_418_p1) + $signed(3'd5));

assign add_ln700_7_fu_596_p2 = (meta_remote_vaddr_V + 48'd1024);

assign add_ln700_8_fu_528_p2 = (laddr_V_fu_444_p4 + 48'd1024);

assign add_ln700_9_fu_535_p2 = (tmp_addr_V_2_fu_456_p4 + 48'd1024);

assign add_ln700_fu_589_p2 = (meta_local_vaddr_V + 48'd1024);

assign add_ln701_5_fu_542_p2 = ($signed(tmp_length_V_4_fu_468_p4) + $signed(32'd4294966272));

assign add_ln701_fu_603_p2 = ($signed(meta_length_V) + $signed(32'd4294966272));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((s_axis_tx_meta_V_TVALID == 1'b0) & (ap_predicate_op11_read_state1 == 1'b1)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((io_acc_block_signal_op86 == 1'b0) & (ap_predicate_op86_write_state2 == 1'b1)) | ((tx_localMemCmdFifo_V_full_n == 1'b0) & (ap_predicate_op85_write_state2 == 1'b1)) | ((lrh_state_load_reg_670 == 1'd1) & (io_acc_block_signal_op97 == 1'b0)) | ((io_acc_block_signal_op93 == 1'b0) & (ap_predicate_op93_write_state2 == 1'b1)) | ((io_acc_block_signal_op90 == 1'b0) & (ap_predicate_op90_write_state2 == 1'b1)) | ((io_acc_block_signal_op87 == 1'b0) & (ap_predicate_op87_write_state2 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((s_axis_tx_meta_V_TVALID == 1'b0) & (ap_predicate_op11_read_state1 == 1'b1)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((io_acc_block_signal_op86 == 1'b0) & (ap_predicate_op86_write_state2 == 1'b1)) | ((tx_localMemCmdFifo_V_full_n == 1'b0) & (ap_predicate_op85_write_state2 == 1'b1)) | ((lrh_state_load_reg_670 == 1'd1) & (io_acc_block_signal_op97 == 1'b0)) | ((io_acc_block_signal_op93 == 1'b0) & (ap_predicate_op93_write_state2 == 1'b1)) | ((io_acc_block_signal_op90 == 1'b0) & (ap_predicate_op90_write_state2 == 1'b1)) | ((io_acc_block_signal_op87 == 1'b0) & (ap_predicate_op87_write_state2 == 1'b1)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_start == 1'b1) & ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((s_axis_tx_meta_V_TVALID == 1'b0) & (ap_predicate_op11_read_state1 == 1'b1)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((io_acc_block_signal_op86 == 1'b0) & (ap_predicate_op86_write_state2 == 1'b1)) | ((tx_localMemCmdFifo_V_full_n == 1'b0) & (ap_predicate_op85_write_state2 == 1'b1)) | ((lrh_state_load_reg_670 == 1'd1) & (io_acc_block_signal_op97 == 1'b0)) | ((io_acc_block_signal_op93 == 1'b0) & (ap_predicate_op93_write_state2 == 1'b1)) | ((io_acc_block_signal_op90 == 1'b0) & (ap_predicate_op90_write_state2 == 1'b1)) | ((io_acc_block_signal_op87 == 1'b0) & (ap_predicate_op87_write_state2 == 1'b1)))));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((s_axis_tx_meta_V_TVALID == 1'b0) & (ap_predicate_op11_read_state1 == 1'b1)));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = (((io_acc_block_signal_op86 == 1'b0) & (ap_predicate_op86_write_state2 == 1'b1)) | ((tx_localMemCmdFifo_V_full_n == 1'b0) & (ap_predicate_op85_write_state2 == 1'b1)) | ((lrh_state_load_reg_670 == 1'd1) & (io_acc_block_signal_op97 == 1'b0)) | ((io_acc_block_signal_op93 == 1'b0) & (ap_predicate_op93_write_state2 == 1'b1)) | ((io_acc_block_signal_op90 == 1'b0) & (ap_predicate_op90_write_state2 == 1'b1)) | ((io_acc_block_signal_op87 == 1'b0) & (ap_predicate_op87_write_state2 == 1'b1)));
end

always @ (*) begin
    ap_condition_154 = ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_171 = ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_230 = ((tmp_nbreadreq_fu_150_p3 == 1'd1) & (icmp_ln1905_1_fu_502_p2 == 1'd0) & (icmp_ln1905_fu_480_p2 == 1'd0) & (lrh_state == 1'd0));
end

always @ (*) begin
    ap_condition_236 = (((icmp_ln1905_fu_480_p2 == 1'd1) & (tmp_nbreadreq_fu_150_p3 == 1'd1) & (lrh_state == 1'd0)) | ((icmp_ln1905_1_fu_502_p2 == 1'd1) & (tmp_nbreadreq_fu_150_p3 == 1'd1) & (lrh_state == 1'd0)));
end

always @ (*) begin
    ap_condition_262 = ((icmp_ln895_2_fu_522_p2 == 1'd1) & (tmp_nbreadreq_fu_150_p3 == 1'd1) & (icmp_ln1905_1_fu_502_p2 == 1'd0) & (icmp_ln1905_fu_480_p2 == 1'd0) & (lrh_state == 1'd0));
end

always @ (*) begin
    ap_condition_289 = ((tmp_nbreadreq_fu_150_p3 == 1'd1) & (icmp_ln895_2_fu_522_p2 == 1'd0) & (icmp_ln1905_1_fu_502_p2 == 1'd0) & (icmp_ln1905_fu_480_p2 == 1'd0) & (lrh_state == 1'd0));
end

always @ (*) begin
    ap_condition_316 = ((lrh_state_load_load_fu_397_p1 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_321 = ((tmp_nbreadreq_fu_150_p3 == 1'd1) & (icmp_ln1905_1_fu_502_p2 == 1'd0) & (icmp_ln1905_fu_480_p2 == 1'd0) & (lrh_state == 1'd0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_361 = ((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_meta_length_V_new_0_s_reg_229 = 'bx;

assign ap_phi_reg_pp0_iter0_meta_length_V_new_3_s_reg_269 = 'bx;

assign ap_phi_reg_pp0_iter0_meta_length_V_new_4_s_reg_329 = 'bx;

assign ap_phi_reg_pp0_iter0_meta_local_vaddr_V_f_1_reg_279 = 'bx;

assign ap_phi_reg_pp0_iter0_meta_local_vaddr_V_f_reg_238 = 'bx;

assign ap_phi_reg_pp0_iter0_meta_local_vaddr_V_n_1_reg_249 = 'bx;

assign ap_phi_reg_pp0_iter0_meta_local_vaddr_V_n_2_reg_297 = 'bx;

assign ap_phi_reg_pp0_iter0_meta_local_vaddr_V_n_reg_211 = 'bx;

assign ap_phi_reg_pp0_iter0_meta_remote_vaddr_V_1_reg_259 = 'bx;

assign ap_phi_reg_pp0_iter0_meta_remote_vaddr_V_2_reg_313 = 'bx;

assign ap_phi_reg_pp0_iter0_meta_remote_vaddr_V_s_reg_220 = 'bx;

assign ap_phi_reg_pp0_iter0_tmp_length_V_reg_355 = 'bx;

assign ap_phi_reg_pp0_iter0_tmp_op_code_3_reg_345 = 'bx;

assign ap_phi_reg_pp0_iter0_tmp_op_code_reg_367 = 'bx;

always @ (*) begin
    ap_predicate_op11_read_state1 = ((tmp_nbreadreq_fu_150_p3 == 1'd1) & (lrh_state == 1'd0));
end

always @ (*) begin
    ap_predicate_op85_write_state2 = ((tmp_reg_684 == 1'd1) & (icmp_ln1905_1_reg_714 == 1'd0) & (icmp_ln1905_reg_710 == 1'd0) & (lrh_state_load_reg_670 == 1'd0));
end

always @ (*) begin
    ap_predicate_op86_write_state2 = ((tmp_reg_684 == 1'd1) & (icmp_ln1905_1_reg_714 == 1'd0) & (icmp_ln1905_reg_710 == 1'd0) & (lrh_state_load_reg_670 == 1'd0));
end

always @ (*) begin
    ap_predicate_op87_write_state2 = ((icmp_ln1905_1_reg_714 == 1'd1) & (tmp_reg_684 == 1'd1) & (icmp_ln1911_reg_731 == 1'd1) & (icmp_ln1905_reg_710 == 1'd0) & (lrh_state_load_reg_670 == 1'd0));
end

always @ (*) begin
    ap_predicate_op90_write_state2 = ((icmp_ln1905_reg_710 == 1'd1) & (tmp_reg_684 == 1'd1) & (lrh_state_load_reg_670 == 1'd0));
end

always @ (*) begin
    ap_predicate_op93_write_state2 = (((icmp_ln1905_reg_710 == 1'd1) & (tmp_reg_684 == 1'd1) & (lrh_state_load_reg_670 == 1'd0)) | ((icmp_ln1905_1_reg_714 == 1'd1) & (tmp_reg_684 == 1'd1) & (lrh_state_load_reg_670 == 1'd0)));
end

assign grp_fu_387_p2 = ((meta_op_code == 3'd2) ? 1'b1 : 1'b0);

assign icmp_ln1905_1_fu_502_p2 = ((tmp_69_fu_492_p4 == 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln1905_fu_480_p2 = ((trunc_ln177_fu_418_p1 == 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln1911_fu_563_p2 = ((trunc_ln177_fu_418_p1 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln1931_fu_508_p2 = ((trunc_ln177_fu_418_p1 == 3'd2) ? 1'b1 : 1'b0);

assign icmp_ln895_2_fu_522_p2 = ((tmp_length_V_4_fu_468_p4 > 32'd1024) ? 1'b1 : 1'b0);

assign icmp_ln895_fu_569_p2 = ((meta_length_V > 32'd1024) ? 1'b1 : 1'b0);

assign io_acc_block_signal_op86 = (tx_appMetaFifo_V_val_full_n & tx_appMetaFifo_V_qpn_full_n & tx_appMetaFifo_V_psn_full_n & tx_appMetaFifo_V_op_s_full_n & tx_appMetaFifo_V_len_full_n & tx_appMetaFifo_V_isN_full_n & tx_appMetaFifo_V_add_full_n);

assign io_acc_block_signal_op87 = (tx_appMetaFifo_V_val_full_n & tx_appMetaFifo_V_qpn_full_n & tx_appMetaFifo_V_psn_full_n & tx_appMetaFifo_V_op_s_full_n & tx_appMetaFifo_V_len_full_n & tx_appMetaFifo_V_isN_full_n & tx_appMetaFifo_V_add_full_n);

assign io_acc_block_signal_op90 = (tx_appMetaFifo_V_val_full_n & tx_appMetaFifo_V_qpn_full_n & tx_appMetaFifo_V_psn_full_n & tx_appMetaFifo_V_op_s_full_n & tx_appMetaFifo_V_len_full_n & tx_appMetaFifo_V_isN_full_n & tx_appMetaFifo_V_add_full_n);

assign io_acc_block_signal_op93 = (tx_readReqAddr_push_s_2_full_n & tx_readReqAddr_push_1_1_full_n);

assign io_acc_block_signal_op97 = (tx_appMetaFifo_V_val_full_n & tx_appMetaFifo_V_qpn_full_n & tx_appMetaFifo_V_psn_full_n & tx_appMetaFifo_V_op_s_full_n & tx_appMetaFifo_V_len_full_n & tx_appMetaFifo_V_isN_full_n & tx_appMetaFifo_V_add_full_n);

assign laddr_V_fu_444_p4 = {{s_axis_tx_meta_V_TDATA[74:27]}};

assign lrh_state_load_load_fu_397_p1 = lrh_state;

assign select_ln1938_fu_549_p3 = ((icmp_ln1931_fu_508_p2[0:0] === 1'b1) ? 5'd25 : 5'd6);

assign select_ln1969_fu_610_p3 = ((grp_fu_387_p2[0:0] === 1'b1) ? 5'd26 : 5'd7);

assign tmp_69_fu_492_p4 = {{add_ln1905_fu_486_p2[2:1]}};

assign tmp_addr_V_2_fu_456_p4 = {{s_axis_tx_meta_V_TDATA[122:75]}};

assign tmp_addr_V_3_fu_636_p1 = laddr_V_reg_693;

assign tmp_i_fu_639_p4 = {{{tmp_length_V_4_reg_704}, {tmp_addr_V_3_fu_636_p1}}, {reg_392}};

assign tmp_length_V_4_fu_468_p4 = {{s_axis_tx_meta_V_TDATA[154:123]}};

assign tmp_nbreadreq_fu_150_p3 = s_axis_tx_meta_V_TVALID;

assign trunc_ln177_fu_418_p1 = s_axis_tx_meta_V_TDATA[2:0];

assign tx_appMetaFifo_V_isN_din = 1'd0;

assign tx_appMetaFifo_V_psn_din = 24'd0;

assign tx_appMetaFifo_V_val_din = 1'd0;

assign tx_localMemCmdFifo_V_din = {{ap_const_lv113_0[112:112]}, {tmp_i_fu_639_p4}};

assign tx_readReqAddr_push_1_1_din = reg_392;

assign tx_readReqAddr_push_s_2_din = laddr_V_reg_693;

assign writeOpcode_1_fu_514_p3 = ((icmp_ln1931_fu_508_p2[0:0] === 1'b1) ? 5'd24 : 5'd10);

assign writeOpcode_fu_575_p3 = ((grp_fu_387_p2[0:0] === 1'b1) ? 5'd27 : 5'd8);

endmodule //local_req_handler
