,clone_url,created_at,description,forks_count,full_name,id,language,name,size,stargazers_count,updated_at,topics,license_url
0,https://github.com/Obijuan/open-fpga-verilog-tutorial.git,2015-08-10 10:52:06+00:00,Learn how to design digital systems and synthesize them into an FPGA using only opensource tools,188,Obijuan/open-fpga-verilog-tutorial,40477675,Verilog,open-fpga-verilog-tutorial,38367,743,2024-04-07 07:25:00+00:00,"['verilog', 'icestorm', 'linux', 'lattice', 'fpgawars', 'openfpga', 'fpga']",https://api.github.com/licenses/gpl-2.0
1,https://github.com/sergeykhbr/riscv_vhdl.git,2015-11-08 20:30:57+00:00,"Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators",99,sergeykhbr/riscv_vhdl,45797714,Verilog,riscv_vhdl,102637,575,2024-04-11 13:18:11+00:00,"['riscv', 'soc', 'vhdl', 'simulator', 'systemc', 'qt', 'cpu', 'debugger']",https://api.github.com/licenses/apache-2.0
2,https://github.com/robinhedwards/UltimateCart.git,2015-08-17 11:01:32+00:00,SD-card multicart for Atari 8-bit computers,33,robinhedwards/UltimateCart,40887599,Verilog,UltimateCart,9892,117,2024-03-23 01:57:28+00:00,[],None
3,https://github.com/virtualagc/agc_simulation.git,2015-10-11 20:11:06+00:00,Verilog simulation files for a replica of the Apollo Guidance Computer,22,virtualagc/agc_simulation,44067792,Verilog,agc_simulation,5148,112,2024-04-01 12:19:23+00:00,[],https://api.github.com/licenses/mit
4,https://github.com/MIPSfpga/mipsfpga-plus.git,2015-08-08 00:55:03+00:00,MIPSfpga+ allows loading programs via UART and has a switchable clock,35,MIPSfpga/mipsfpga-plus,40386693,Verilog,mipsfpga-plus,92362,100,2024-04-05 10:19:54+00:00,[],None
5,https://github.com/alexforencich/verilog-cam.git,2015-11-15 09:31:23+00:00,Verilog Content Addressable Memory Module,44,alexforencich/verilog-cam,46211806,Verilog,verilog-cam,20,92,2024-04-09 05:31:06+00:00,[],https://api.github.com/licenses/mit
6,https://github.com/nist-ionstorage/digital-servo.git,2015-08-25 20:50:38+00:00,NIST digital servo: an FPGA based fast digital feedback controller,42,nist-ionstorage/digital-servo,41387250,Verilog,digital-servo,11555,68,2024-04-06 19:21:53+00:00,[],
7,https://github.com/archlabo/Frix.git,2015-11-16 13:34:37+00:00,IBM PC Compatible SoC for a commercially available FPGA board,9,archlabo/Frix,46276558,Verilog,Frix,2065,64,2024-03-29 08:28:14+00:00,[],https://api.github.com/licenses/bsd-2-clause
8,https://github.com/hardenedlinux/hardenedlinux_profiles.git,2015-11-16 12:53:49+00:00,It contains hardenedlinux community documentation.,16,hardenedlinux/hardenedlinux_profiles,46274472,Verilog,hardenedlinux_profiles,79901,60,2024-04-05 19:21:56+00:00,[],https://api.github.com/licenses/gpl-2.0
9,https://github.com/westonb/OV7670-Verilog.git,2015-11-07 22:51:21+00:00,Verilog modules required to get the OV7670 camera working,27,westonb/OV7670-Verilog,45758062,Verilog,OV7670-Verilog,186,59,2024-04-10 07:34:27+00:00,[],None
10,https://github.com/tslabs/zx-evo.git,2015-08-11 10:15:31+00:00,TS-Configuration for ZX Spectrum clone named ZX-Evolution,19,tslabs/zx-evo,40535398,Verilog,zx-evo,677246,57,2024-03-13 11:10:56+00:00,[],None
11,https://github.com/defparam/21FX.git,2015-08-26 04:32:41+00:00,A bootloader for the SNES console,5,defparam/21FX,41404488,Verilog,21FX,23587,54,2023-12-25 21:50:56+00:00,[],https://api.github.com/licenses/gpl-3.0
12,https://github.com/wyager/HaSKI.git,2015-11-22 21:38:26+00:00,Cλash/Haskell FPGA-based SKI calculus evaluator,3,wyager/HaSKI,46681443,Verilog,HaSKI,213,47,2023-09-21 07:14:39+00:00,[],None
13,https://github.com/joelagnel/i2c-master.git,2015-11-29 05:25:22+00:00,An i2c master controller implemented in Verilog,14,joelagnel/i2c-master,47051199,Verilog,i2c-master,0,30,2023-12-27 09:27:52+00:00,[],None
14,https://github.com/Lianghao-Yuan/AHB_Bus_Matrix.git,2015-08-12 20:08:37+00:00,,13,Lianghao-Yuan/AHB_Bus_Matrix,40621715,Verilog,AHB_Bus_Matrix,116,29,2024-03-15 13:41:34+00:00,[],None
15,https://github.com/drom/quark.git,2015-10-30 05:16:15+00:00,Stack CPU :construction: Work In Progress :construction:,2,drom/quark,45230555,Verilog,quark,61,29,2024-02-25 01:28:55+00:00,[],https://api.github.com/licenses/mit
16,https://github.com/tritechpw/Make-FPGA.git,2015-11-30 22:18:04+00:00,Repository of Verilog code for Make:FPGA book Chapters 2 & 3.,10,tritechpw/Make-FPGA,47149490,Verilog,Make-FPGA,3,28,2024-02-06 10:45:16+00:00,[],None
17,https://github.com/Obijuan/myslides.git,2015-09-29 08:48:13+00:00,Collection of my presentations,8,Obijuan/myslides,43355742,Verilog,myslides,744571,28,2023-12-05 11:21:27+00:00,[],None
18,https://github.com/ClusterM/nes_mappers.git,2015-08-06 21:02:15+00:00,NES mappers,7,ClusterM/nes_mappers,40326793,Verilog,nes_mappers,10,28,2024-04-11 15:01:04+00:00,[],None
19,https://github.com/MorrisMA/M65C02A.git,2015-11-21 15:00:03+00:00,Enhanced 6502/65C02 Microprogrammed FPGA Processor Core (Verilog-2001),9,MorrisMA/M65C02A,46619754,Verilog,M65C02A,24160,28,2024-03-22 21:30:12+00:00,[],None
20,https://github.com/richard42/CoCo3FPGA.git,2015-12-03 06:00:49+00:00,"FPGA implementation of the TRS-80 Color Computer 3 in Verilog, by Gary Becker et al.",7,richard42/CoCo3FPGA,47311548,Verilog,CoCo3FPGA,161,23,2023-12-26 16:36:25+00:00,[],
21,https://github.com/ironstein0/handwriting-recognition-using-neural-networks-on-FPGA-final-year-project.git,2015-10-07 05:26:58+00:00,,4,ironstein0/handwriting-recognition-using-neural-networks-on-FPGA-final-year-project,43796837,Verilog,handwriting-recognition-using-neural-networks-on-FPGA-final-year-project,135738,21,2023-10-25 11:19:34+00:00,[],None
22,https://github.com/SubProto/icestick-vga-test.git,2015-10-14 14:13:34+00:00,Test of ICEstick PLL usage with Yosys/Arachne-PNR/Icetools,2,SubProto/icestick-vga-test,44252177,Verilog,icestick-vga-test,128,21,2024-02-08 06:53:23+00:00,[],None
23,https://github.com/CospanDesign/nysa-sdio-device.git,2015-08-14 18:50:17+00:00,SDIO Device Verilog Core,14,CospanDesign/nysa-sdio-device,40731079,Verilog,nysa-sdio-device,38,21,2024-02-27 20:27:09+00:00,[],https://api.github.com/licenses/mit
24,https://github.com/drom/spi.git,2015-10-01 20:54:06+00:00,spi memory controller,9,drom/spi,43520554,Verilog,spi,137,20,2023-08-21 02:23:23+00:00,[],None
25,https://github.com/whc2uestc/BD3_FPGA.git,2015-11-05 01:57:03+00:00,新一代北斗卫星导航监测接收机的FPGA实现,15,whc2uestc/BD3_FPGA,45580318,Verilog,BD3_FPGA,90,20,2024-01-05 05:49:10+00:00,[],None
26,https://github.com/wd5gnr/icestick.git,2015-08-21 02:31:09+00:00,Simple demo for Lattice iCEstick board as seen on Hackaday,5,wd5gnr/icestick,41129775,Verilog,icestick,5,19,2023-02-22 04:54:40+00:00,[],None
27,https://github.com/JeremyJiWZ/FPGA.git,2015-10-21 05:58:14+00:00,computer hardware system including ps2/vga with tank war game in verilog and mips,3,JeremyJiWZ/FPGA,44655688,Verilog,FPGA,152,18,2023-08-04 05:26:36+00:00,[],None
28,https://github.com/dwaipayanBiswas/ECG-feature-extraction-using-DWT.git,2015-07-21 10:50:40+00:00,Haar wavelet based Discrete wavelet transform for ECG feature extraction in Verilog,5,dwaipayanBiswas/ECG-feature-extraction-using-DWT,39440039,Verilog,ECG-feature-extraction-using-DWT,172,17,2024-04-08 01:34:17+00:00,[],https://api.github.com/licenses/gpl-3.0
29,https://github.com/secworks/sha3.git,2015-11-17 21:23:25+00:00,FIPS 202 compliant SHA-3 core in Verilog,11,secworks/sha3,46376317,Verilog,sha3,26,17,2024-01-10 12:11:26+00:00,[],https://api.github.com/licenses/bsd-2-clause
30,https://github.com/CospanDesign/sdio-device.git,2015-09-02 14:46:39+00:00,,4,CospanDesign/sdio-device,41807012,Verilog,sdio-device,147,16,2024-03-20 07:00:46+00:00,[],https://api.github.com/licenses/mit
31,https://github.com/ujamjar/hardcaml-riscv.git,2015-08-13 11:55:45+00:00,RISC-V instruction set CPUs in HardCaml,4,ujamjar/hardcaml-riscv,40656238,Verilog,hardcaml-riscv,646,15,2022-09-18 00:38:04+00:00,[],https://api.github.com/licenses/mit
32,https://github.com/QuantumQuadrate/HamamatsuCameralink.git,2015-11-24 18:36:33+00:00,FPGA code for reading Hamamatsu C9100 data over cameralink using SPEXI FPGA card.,11,QuantumQuadrate/HamamatsuCameralink,46810959,Verilog,HamamatsuCameralink,23,15,2024-04-05 13:14:06+00:00,[],https://api.github.com/licenses/bsd-3-clause
33,https://github.com/juliobg/Verilog-Multilayer-Perceptron.git,2015-09-14 18:00:05+00:00,HDL implementation of a pipelined multilayer perceptron (neural network),9,juliobg/Verilog-Multilayer-Perceptron,42467035,Verilog,Verilog-Multilayer-Perceptron,132,14,2023-11-08 18:01:47+00:00,[],None
34,https://github.com/Merterm/BRAIN-M.git,2015-11-29 18:48:39+00:00,Brilliantly Radical Artificially Intelligent Neural Machine,2,Merterm/BRAIN-M,47075662,Verilog,BRAIN-M,1558,14,2023-12-27 11:10:39+00:00,"['brain', 'hardware', 'hardware-designs', 'hardware-architectures', 'neural-network', 'neuromorphic-hardware', 'neuromorphic', 'neuromorphic-computing', 'neuromorphic-engineering', 'neuroscience', 'neurons', 'neuron']",None
35,https://github.com/skibo/Pet2001_Arty.git,2015-11-26 18:43:26+00:00,A Commodore PET in an Artix-7 FPGA.,6,skibo/Pet2001_Arty,46942220,Verilog,Pet2001_Arty,436,14,2024-01-04 23:01:09+00:00,[],None
36,https://github.com/laanwj/yosys-ice-experiments.git,2015-08-23 18:22:35+00:00,Experiments for iCEstick evaluation board with iCE40HX-1k FPGA - using open source toolchain,0,laanwj/yosys-ice-experiments,41261508,Verilog,yosys-ice-experiments,41,14,2023-08-29 13:10:11+00:00,[],https://api.github.com/licenses/mit
37,https://github.com/aomtoku/hdmi-ts.git,2015-08-19 06:08:07+00:00,hdmi-ts Project,7,aomtoku/hdmi-ts,41016453,Verilog,hdmi-ts,5591,13,2023-03-04 15:05:40+00:00,"['verilog', 'hdmi', 'hardware', 'synchronization', 'video-streaming']",None
38,https://github.com/ztgao/ConvNN_FPGA_Accelerator.git,2015-11-09 07:20:19+00:00,,5,ztgao/ConvNN_FPGA_Accelerator,45821862,Verilog,ConvNN_FPGA_Accelerator,29614,13,2024-01-28 12:28:41+00:00,[],None
39,https://github.com/AnttiLukats/ICEd.git,2015-08-17 18:15:55+00:00,Open Hardware for Open Source FPGA Toolchain,5,AnttiLukats/ICEd,40917575,Verilog,ICEd,10320,13,2023-10-01 18:01:27+00:00,[],None
40,https://github.com/takeshineshiro/utrasound_mobile_fpga.git,2015-08-10 05:13:57+00:00,fpga for  utrasound mobile  device ,8,takeshineshiro/utrasound_mobile_fpga,40464346,Verilog,utrasound_mobile_fpga,31488,12,2023-02-13 08:50:40+00:00,[],None
41,https://github.com/AmeerAbdelhadi/Switched-Multiported-RAM.git,2015-09-12 21:49:14+00:00,Switched SRAM-based Multi-ported RAM,4,AmeerAbdelhadi/Switched-Multiported-RAM,42374325,Verilog,Switched-Multiported-RAM,7116,12,2024-01-23 08:54:52+00:00,[],
42,https://github.com/kavinr/Sorting.git,2015-11-22 04:54:59+00:00,Verilog implementation of Bubble Sorter and Odd Even Transposition Sorter.,7,kavinr/Sorting,46646964,Verilog,Sorting,1314,11,2024-04-09 14:22:13+00:00,[],None
43,https://github.com/kavinr/Bresenham-Line-Drawing-Algorithm.git,2015-11-22 05:08:55+00:00,Verilog implementation of Bresenham's line drawing algorithm. ,1,kavinr/Bresenham-Line-Drawing-Algorithm,46647329,Verilog,Bresenham-Line-Drawing-Algorithm,730,11,2023-04-14 16:12:29+00:00,[],None
44,https://github.com/mitchgu/GuitarHeroFFE.git,2015-11-16 04:29:53+00:00,Guitar Hero: Fast Fourier Edition. An MIT 6.111 final project that uses the power of the FPGA to play guitar hero with real guitars.,4,mitchgu/GuitarHeroFFE,46252073,Verilog,GuitarHeroFFE,12788,11,2023-09-26 00:37:43+00:00,[],None
45,https://github.com/nickdavidhaynes/FT232H_communication.git,2015-07-27 21:23:07+00:00,,5,nickdavidhaynes/FT232H_communication,39798614,Verilog,FT232H_communication,15,10,2023-08-14 01:15:56+00:00,[],None
46,https://github.com/evanfrazierc/FPGA-MP3-Player.git,2015-10-20 20:37:07+00:00,,1,evanfrazierc/FPGA-MP3-Player,44633482,Verilog,FPGA-MP3-Player,1156,10,2023-11-19 22:57:40+00:00,[],None
47,https://github.com/Zhikharev/selen.git,2015-10-07 10:30:43+00:00,SoC based on RISC V ISA,3,Zhikharev/selen,43808853,Verilog,selen,12543,10,2023-11-07 03:29:02+00:00,[],None
48,https://github.com/rfotino/consolite-hardware.git,2015-10-09 18:58:51+00:00,A hardware implementation of the Consolite game console written in Verilog.,2,rfotino/consolite-hardware,43974493,Verilog,consolite-hardware,180,10,2023-04-25 09:52:22+00:00,[],https://api.github.com/licenses/mit
49,https://github.com/t-crest/motor-ctrl-app.git,2015-08-13 08:41:29+00:00,A motor control application running in Patmos using the Altera Power Board,4,t-crest/motor-ctrl-app,40648194,Verilog,motor-ctrl-app,1292,9,2024-04-10 10:58:50+00:00,[],None
50,https://github.com/t-crest/reconfig.git,2015-09-02 14:30:11+00:00,Hardware and script files related to dynamic partial reconfiguration,5,t-crest/reconfig,41806151,Verilog,reconfig,63884,9,2023-05-10 03:32:06+00:00,[],None
51,https://github.com/kavinr/Single-Cycle-MIPS.git,2015-07-22 04:56:56+00:00,Single Cycle MIPS Implementation in Verilog,2,kavinr/Single-Cycle-MIPS,39486355,Verilog,Single-Cycle-MIPS,180,9,2019-11-18 16:17:18+00:00,[],None
52,https://github.com/chamora/ServoMotor.git,2015-11-11 19:08:43+00:00,servo motor control with FPGA,3,chamora/ServoMotor,46003439,Verilog,ServoMotor,0,9,2024-02-28 06:22:12+00:00,[],None
53,https://github.com/Arlet/x18-32.git,2015-11-29 09:02:58+00:00,,3,Arlet/x18-32,47056725,Verilog,x18-32,7,8,2023-09-07 05:40:09+00:00,[],None
54,https://github.com/edwardclin2003/LowPassFilterImageFPGA.git,2015-09-21 17:25:47+00:00,Verilog code that does 2D Low Pass Filter on a greyscale image,0,edwardclin2003/LowPassFilterImageFPGA,42882057,Verilog,LowPassFilterImageFPGA,956,8,2023-09-15 01:09:14+00:00,[],
55,https://github.com/q3k/ledvideo.git,2015-12-01 18:30:46+00:00,RGB LED IP Core,0,q3k/ledvideo,47209311,Verilog,ledvideo,33,8,2020-11-19 10:47:08+00:00,[],https://api.github.com/licenses/isc
56,https://github.com/huhuikevin/i2c_slave.git,2015-11-24 03:08:58+00:00,fpga i2c slave verilog hdl rtl,1,huhuikevin/i2c_slave,46763667,Verilog,i2c_slave,32,8,2024-04-12 03:01:53+00:00,[],None
57,https://github.com/ameyjain/VERILOG-RootMeanSquareCalculator.git,2015-09-21 18:57:20+00:00,"RMSC with operating frequency of 300MHz. Coded, simulated and synthesized on Verilog RTL 72 stages Pipelining of division and square root block producing the result using a synchronous FIFO. Tools and Languages: Synopsys VCS, Synopsys Design Vision, GTK Wave, NC-Verilog, Verilog HDL",5,ameyjain/VERILOG-RootMeanSquareCalculator,42887325,Verilog,VERILOG-RootMeanSquareCalculator,148,8,2023-07-04 11:23:46+00:00,[],None
58,https://github.com/C-L-G/video_timing_generator.git,2015-09-30 08:29:20+00:00,标准视频时序生成器,3,C-L-G/video_timing_generator,43421256,Verilog,video_timing_generator,23,8,2023-12-04 11:11:22+00:00,[],https://api.github.com/licenses/gpl-3.0
59,https://github.com/mayukuner/HITCS.git,2015-11-20 11:47:24+00:00,HITCS课程代码相关,2,mayukuner/HITCS,46558992,Verilog,HITCS,518804,7,2023-06-22 08:26:55+00:00,[],None
60,https://github.com/testaco/DCP6.git,2015-09-16 14:25:51+00:00,John Stephenson's DCP6 Direct Conversion SDR,5,testaco/DCP6,42592194,Verilog,DCP6,11340,7,2023-01-25 22:54:56+00:00,[],None
61,https://github.com/Torlus/z88fpga.git,2015-10-06 20:57:06+00:00,Cambridge Z88 in a FPGA,1,Torlus/z88fpga,43778234,Verilog,z88fpga,2585,7,2023-05-26 11:44:41+00:00,[],None
62,https://github.com/peteasa/parallella-fpga.git,2015-08-18 18:14:29+00:00,FPGA Development for the parallella,22,peteasa/parallella-fpga,40989439,Verilog,parallella-fpga,1352,7,2023-04-09 05:41:30+00:00,[],https://api.github.com/licenses/lgpl-3.0
63,https://github.com/iFMRT/Graduation-Project-2012.git,2015-11-18 06:45:54+00:00,Follow MIPS Run Team 2012 Graduation Project,2,iFMRT/Graduation-Project-2012,46400690,Verilog,Graduation-Project-2012,2615,7,2023-05-11 03:03:06+00:00,[],None
64,https://github.com/cywongdigi/usb20.git,2015-10-08 05:42:24+00:00,,3,cywongdigi/usb20,43865404,Verilog,usb20,4880,7,2023-09-03 19:00:54+00:00,[],None
65,https://github.com/marsohod4you/UsbHwThinClient4Vm.git,2015-12-04 08:41:19+00:00,"Attempt to attach display/mouse/keyboard to VMWAVE virtual machine. HW device for this: Altera MAX10 FPGA dev kit ""marsohod3""",3,marsohod4you/UsbHwThinClient4Vm,47391918,Verilog,UsbHwThinClient4Vm,2174,6,2021-11-27 16:51:55+00:00,[],None
66,https://github.com/ChenZewei/NyuziHPS.git,2015-08-07 03:44:26+00:00,,1,ChenZewei/NyuziHPS,40339751,Verilog,NyuziHPS,70104,6,2022-06-05 15:37:44+00:00,[],None
67,https://github.com/MIPSfpga/myMIPSfpga.git,2015-10-15 21:55:45+00:00,,3,MIPSfpga/myMIPSfpga,44347819,Verilog,myMIPSfpga,204,6,2023-10-23 11:19:28+00:00,[],None
68,https://github.com/DarkwaveTechnologies/Cray-2-Reboot.git,2015-10-30 20:08:44+00:00,This is a reconstruction of a Cray-2 in Verilog.  The long term goal is to make a clock cycle functional equivalent that will run on an FPGA board.,3,DarkwaveTechnologies/Cray-2-Reboot,45274103,Verilog,Cray-2-Reboot,116271,6,2022-11-29 12:52:14+00:00,[],None
69,https://github.com/rhalstea/fpga_hash_join.git,2015-10-09 18:22:59+00:00,,1,rhalstea/fpga_hash_join,43972757,Verilog,fpga_hash_join,132,6,2024-03-26 07:17:31+00:00,[],
70,https://github.com/Hybbon/oc2.git,2015-09-14 14:30:47+00:00,Verilog superscalar MIPS processor,3,Hybbon/oc2,42453854,Verilog,oc2,1027,6,2023-04-23 02:32:35+00:00,[],None
71,https://github.com/C-L-G/RGB-YCbCr.git,2015-09-17 02:41:54+00:00,RGB 和 YCbCr 高精度互转 ,5,C-L-G/RGB-YCbCr,42630249,Verilog,RGB-YCbCr,140,6,2023-11-29 07:18:46+00:00,[],None
72,https://github.com/heshamelmatary/wb_riscvscale.git,2015-11-01 18:31:07+00:00,This is a wishbone compliant RISCV Vscale core intended to run part of FuseSoC project with other (open)cores. ,2,heshamelmatary/wb_riscvscale,45352268,Verilog,wb_riscvscale,160,6,2020-01-09 09:57:52+00:00,[],None
73,https://github.com/kavinr/5-Stage-MIPS.git,2015-07-22 05:13:27+00:00,5 Stage Pipelined MIPS Processor Implementation in Verilog,3,kavinr/5-Stage-MIPS,39486903,Verilog,5-Stage-MIPS,300,6,2023-08-12 01:11:55+00:00,[],None
74,https://github.com/gremerritt/multicycle-processor.git,2015-12-04 14:57:16+00:00,a multicycle CPU written in Verilog,4,gremerritt/multicycle-processor,47410243,Verilog,multicycle-processor,2225,6,2024-02-01 18:31:11+00:00,[],None
75,https://github.com/ChrisXu1006/TrustZone-SecVerilog.git,2015-08-19 21:59:48+00:00,Verifying TrustZone with SecVerilog,3,ChrisXu1006/TrustZone-SecVerilog,41061766,Verilog,TrustZone-SecVerilog,43428,5,2022-03-11 09:15:29+00:00,[],None
76,https://github.com/aomtoku/1080p_hdmi.git,2015-08-22 13:12:25+00:00,HDMI 1080p sample,0,aomtoku/1080p_hdmi,41207573,Verilog,1080p_hdmi,5148,5,2022-07-03 10:25:35+00:00,[],None
77,https://github.com/elnx/FPGA-beep-music.git,2015-10-23 04:36:44+00:00,Play music whith the PFGA buzzer.,0,elnx/FPGA-beep-music,44791062,Verilog,FPGA-beep-music,2712,5,2023-06-03 22:55:00+00:00,[],None
78,https://github.com/stephenhu3/vision-camera.git,2015-10-14 18:25:58+00:00,Computer vision application for color blindness using D5M camera on Cyclone II FPGA,5,stephenhu3/vision-camera,44267798,Verilog,vision-camera,2296,5,2021-01-28 08:09:12+00:00,[],None
79,https://github.com/godfeng/ssoct.git,2015-08-05 07:18:46+00:00,Automatically exported from code.google.com/p/ssoct,0,godfeng/ssoct,40230888,Verilog,ssoct,472890,5,2024-01-02 07:54:24+00:00,[],None
80,https://github.com/aomtoku/3D-VRsystem.git,2015-07-28 09:35:26+00:00,3D VR System with FPGA (Digilent Atlys board) at Maker Faires Tokyo 2015,0,aomtoku/3D-VRsystem,39825252,Verilog,3D-VRsystem,513,5,2022-07-03 10:26:08+00:00,[],None
81,https://github.com/nickdesaulniers/Omicron.git,2015-09-29 22:43:01+00:00,"a general purpose, pipelined CPU",3,nickdesaulniers/Omicron,43398611,Verilog,Omicron,15680,5,2020-11-17 10:18:48+00:00,[],https://api.github.com/licenses/gpl-3.0
82,https://github.com/aelsayed95/face_detection.git,2015-09-16 15:35:51+00:00,A face detection project using a Cyclone II FPGA - in verilog,3,aelsayed95/face_detection,42596373,Verilog,face_detection,120,5,2024-01-17 07:04:45+00:00,[],None
83,https://github.com/yuxincs/traffic-light-control-system.git,2015-09-15 06:22:30+00:00,A Simulative Traffic Light Control system on Basys2 board using Verilog. Created for my Digital Logic course project.,3,yuxincs/traffic-light-control-system,42499417,Verilog,traffic-light-control-system,124,5,2024-03-19 03:08:22+00:00,"['verilog', 'trafficlight', 'simulation', 'basys2-board']",https://api.github.com/licenses/mit
84,https://github.com/tmatsuya/gt_hd-sdi_example.git,2015-08-19 02:59:43+00:00,,0,tmatsuya/gt_hd-sdi_example,41010033,Verilog,gt_hd-sdi_example,460,5,2023-08-14 11:44:33+00:00,[],None
85,https://github.com/TDylse/verilog-mergeSort.git,2015-08-15 16:23:00+00:00,initial commit,4,TDylse/verilog-mergeSort,40770555,Verilog,verilog-mergeSort,1508,5,2024-01-18 09:10:25+00:00,[],None
86,https://github.com/RubiksD/Uart.git,2015-09-06 14:21:51+00:00,Verilog model for uart communications,0,RubiksD/Uart,42005276,Verilog,Uart,14,4,2023-03-05 05:24:54+00:00,[],None
87,https://github.com/navjotx11/Pipelined-RISC15-Processor.git,2015-10-29 00:54:57+00:00,Verilog implementation of 16-bit pipelined RISC15 processor design,0,navjotx11/Pipelined-RISC15-Processor,45151092,Verilog,Pipelined-RISC15-Processor,2500,4,2018-06-19 12:52:00+00:00,[],None
88,https://github.com/saltyskip/music_synth.git,2015-09-30 21:36:49+00:00,Music Synthesizer developed in Verilog to run on FPGA board,0,saltyskip/music_synth,43460657,Verilog,music_synth,10876,4,2022-12-09 11:14:58+00:00,[],None
89,https://github.com/benthill/CompArchFA15.git,2015-09-11 13:22:57+00:00,The base repository for Olin's ENGR3410 Computer Architecture assignments,31,benthill/CompArchFA15,42309831,Verilog,CompArchFA15,70454,4,2024-02-21 19:42:46+00:00,[],None
90,https://github.com/sadeghriazi/FFT-Implementation-Compact-Area-Efficient-for-FPGA.git,2015-10-21 22:16:06+00:00,Area-Efficient Fast Fourier Transform Implementation for FPGA,0,sadeghriazi/FFT-Implementation-Compact-Area-Efficient-for-FPGA,44707659,Verilog,FFT-Implementation-Compact-Area-Efficient-for-FPGA,34,4,2024-04-02 16:24:46+00:00,[],None
91,https://github.com/karthikeyann/alarm-clock-in-verilog.git,2015-08-20 09:31:57+00:00,A term project to implement Digital Alarm clock in verilog,0,karthikeyann/alarm-clock-in-verilog,41087455,Verilog,alarm-clock-in-verilog,15300,4,2022-06-22 20:50:54+00:00,[],None
92,https://github.com/sam2k13/CSCI_4203_Project.git,2015-11-19 02:58:44+00:00,Class project implementing Reorder Buffer in Tomasula Algorithm,0,sam2k13/CSCI_4203_Project,46463496,Verilog,CSCI_4203_Project,59,4,2022-08-03 14:14:16+00:00,[],None
93,https://github.com/hwstar/bdcmotor.git,2015-08-30 21:08:57+00:00,Brushed DC motor PWM driver and quadrature tach counter in Verilog,5,hwstar/bdcmotor,41643185,Verilog,bdcmotor,208,4,2022-12-14 04:00:28+00:00,[],https://api.github.com/licenses/gpl-2.0
94,https://github.com/P3Stor/P3Stor.git,2015-09-20 06:56:41+00:00,A PCIe interface flash storage system,3,P3Stor/P3Stor,42803760,Verilog,P3Stor,2900,4,2023-10-31 01:33:45+00:00,[],https://api.github.com/licenses/gpl-2.0
95,https://github.com/ajitpawar/helicopter-game.git,2015-08-13 23:59:37+00:00,Hardware graphical game for Altera DE2 board,0,ajitpawar/helicopter-game,40687106,Verilog,helicopter-game,8316,4,2023-09-25 01:49:52+00:00,[],None
96,https://github.com/secworks/gcm.git,2015-09-28 12:15:36+00:00,Galois Couter Mode implementation in Verilog.,2,secworks/gcm,43298951,Verilog,gcm,52,4,2021-11-09 10:17:18+00:00,[],https://api.github.com/licenses/bsd-2-clause
97,https://github.com/LGTMCU/vscale.git,2015-09-02 04:39:34+00:00,Verilog version of Z-scale,79,LGTMCU/vscale,41780187,Verilog,vscale,164,4,2023-05-17 14:46:22+00:00,[],
98,https://github.com/kavinr/Time-Multiplexed-Quad-7-Segment-Display-Controller.git,2015-11-21 23:37:42+00:00,7 Segment Display Controller using Verilog,0,kavinr/Time-Multiplexed-Quad-7-Segment-Display-Controller,46638605,Verilog,Time-Multiplexed-Quad-7-Segment-Display-Controller,238,4,2022-06-10 06:49:36+00:00,[],None
99,https://github.com/C-L-G/cordic.git,2015-09-18 09:41:52+00:00,Cordic 算法实现,1,C-L-G/cordic,42712961,Verilog,cordic,192,4,2022-08-02 07:02:51+00:00,[],None
100,https://github.com/takeshineshiro/fpga_linear_128.git,2015-11-06 06:06:54+00:00,this  module  is  the  fpga  code    for  gening  utrasound  image    which   the element    type  is  linear and   the num  is  128,4,takeshineshiro/fpga_linear_128,45662809,Verilog,fpga_linear_128,70249,4,2017-10-31 08:53:05+00:00,[],https://api.github.com/licenses/mit
101,https://github.com/sittner/lcnc-mdsio.git,2015-07-23 22:15:37+00:00,FPGA-Based I/O Subsystem for LinuxCNC,4,sittner/lcnc-mdsio,39596338,Verilog,lcnc-mdsio,1082,4,2022-11-22 03:32:33+00:00,[],https://api.github.com/licenses/gpl-3.0
102,https://github.com/Elphel/x353.git,2015-07-25 22:38:28+00:00,mirror of https://git.elphel.com/Elphel/x353,2,Elphel/x353,39705197,Verilog,x353,871,4,2020-12-03 07:21:12+00:00,"['verilog', 'fpga', 'xilinx', 'nc353', 'camera']",https://api.github.com/licenses/gpl-3.0
103,https://github.com/PurdueAtomDev/de2i150ahb.git,2015-08-11 16:45:37+00:00,contains de2i150 ahb design tutorial files,1,PurdueAtomDev/de2i150ahb,40553557,Verilog,de2i150ahb,162172,4,2022-10-20 09:17:56+00:00,[],None
104,https://github.com/manojvishy/I2C_Project.git,2015-09-18 19:28:57+00:00,I2C master and slave developed for the final project of the Spring course of DSD'15,1,manojvishy/I2C_Project,42743104,Verilog,I2C_Project,144,4,2023-12-11 06:37:31+00:00,[],None
105,https://github.com/AloriumTechnology/XLR8NeoPixel.git,2015-11-23 01:55:17+00:00,More NeoPixels. Fewer limitations. For Arduino Uno compatible XLR8 board from Alorium Technology,0,AloriumTechnology/XLR8NeoPixel,46690600,Verilog,XLR8NeoPixel,75,4,2020-10-09 18:07:30+00:00,[],
106,https://github.com/DeanoC/ice40k-zpu.git,2015-08-12 04:51:30+00:00,zpu for ice40K,0,DeanoC/ice40k-zpu,40580763,Verilog,ice40k-zpu,172,4,2023-11-16 05:35:45+00:00,[],https://api.github.com/licenses/mit
107,https://github.com/randyjhc/Local-Median-Filter-Engine.git,2015-10-04 11:26:10+00:00,A hardware 7x7 median filter engine,1,randyjhc/Local-Median-Filter-Engine,43634131,Verilog,Local-Median-Filter-Engine,156,4,2020-12-02 08:17:56+00:00,[],None
108,https://github.com/alan4186/ssd_design.git,2015-08-04 02:10:50+00:00,an attempt to implement a band flash controller for a SSD,1,alan4186/ssd_design,40158197,Verilog,ssd_design,118,4,2023-08-25 15:57:23+00:00,[],https://api.github.com/licenses/mit
109,https://github.com/timtashpulatov/z3sdram.git,2015-08-11 14:43:04+00:00,Automatically exported from code.google.com/p/z3sdram,0,timtashpulatov/z3sdram,40547295,Verilog,z3sdram,544,3,2020-01-31 20:58:32+00:00,[],None
110,https://github.com/pmezydlo/DE0-Nano-SOC-VGA.git,2015-09-05 18:34:47+00:00,VGA RGB 8 colors  640x480 60Hz,2,pmezydlo/DE0-Nano-SOC-VGA,41971507,Verilog,DE0-Nano-SOC-VGA,7588,3,2022-03-04 11:55:57+00:00,[],None
111,https://github.com/Jiantastic/FPGA-Pong-Game.git,2015-10-15 18:30:51+00:00,An FPGA implementation of a motion detection Pong game,0,Jiantastic/FPGA-Pong-Game,44337326,Verilog,FPGA-Pong-Game,3775,3,2017-12-24 12:45:10+00:00,"['fpga-pong-game', 'fpga', 'camera', 'pong', 'pong-game']",None
112,https://github.com/aiju/neogeocode.git,2015-09-20 15:49:11+00:00,,0,aiju/neogeocode,42818770,Verilog,neogeocode,28,3,2021-09-28 17:40:27+00:00,[],None
113,https://github.com/Abhishek-Srikanth/ece_337_project.git,2015-11-19 19:48:32+00:00,FPGA Implementation of bayer's demosaicing algorithm on raw images,2,Abhishek-Srikanth/ece_337_project,46516354,Verilog,ece_337_project,21602,3,2023-08-13 12:21:31+00:00,[],None
114,https://github.com/divyaalokgupta/BellmanFord.git,2015-10-21 00:08:47+00:00,Designed a hardware accelerator for the Bellman Ford Algorithm for finding the shortest spanning tree in a graph/,0,divyaalokgupta/BellmanFord,44642133,Verilog,BellmanFord,0,3,2023-08-16 02:21:45+00:00,[],None
115,https://github.com/AngelTerrones/Antares.git,2015-09-04 23:25:57+00:00,A MIPS32 release 1 processor. ,0,AngelTerrones/Antares,41941814,Verilog,Antares,2064,3,2023-01-28 19:24:14+00:00,[],None
116,https://github.com/agustingianni/verilog.git,2015-11-15 15:54:39+00:00,Various verilog tests.,0,agustingianni/verilog,46224382,Verilog,verilog,3472,3,2022-07-08 08:56:49+00:00,"['verilog', 'cpu', 'risc']",https://api.github.com/licenses/bsd-2-clause
117,https://github.com/xCoreDev/whirlpool-fpga-miner.git,2015-08-25 18:31:15+00:00,Implementation Of A FPGA Miner Using The Whirlpool Hashing Algorithm,10,xCoreDev/whirlpool-fpga-miner,41380854,Verilog,whirlpool-fpga-miner,133,3,2018-07-04 07:03:24+00:00,[],None
118,https://github.com/tbackus127/Project-Syzygy.git,2015-09-20 14:04:19+00:00,"A 16-bit RISC CPU written in Verilog for the Basys 3 FPGA, and a very small operating system for it compiled to its own assembly language from a custom C-like high-level language.",0,tbackus127/Project-Syzygy,42815087,Verilog,Project-Syzygy,27184,3,2022-10-22 04:44:17+00:00,[],https://api.github.com/licenses/mit
119,https://github.com/cabul/mips-ace.git,2015-09-23 13:45:01+00:00,:spades:,1,cabul/mips-ace,43003533,Verilog,mips-ace,16727,3,2018-04-13 05:47:02+00:00,[],
120,https://github.com/siamumar/TriLoc.git,2015-10-02 21:37:26+00:00,Privacy Preserving Localization for Smart Automotive Systems,1,siamumar/TriLoc,43577548,Verilog,TriLoc,25670,3,2020-11-23 09:00:33+00:00,"['privacy', 'privacy-preserving-localization', 'location-privacy', 'garbled-circuits']",None
121,https://github.com/rkrajnc/z3sdram.git,2015-10-18 20:43:53+00:00,Automatically exported from code.google.com/p/z3sdram,0,rkrajnc/z3sdram,44495740,Verilog,z3sdram,552,3,2022-06-22 07:47:08+00:00,[],None
122,https://github.com/iamritpal/VERILOG-QueueControllerSimulation.git,2015-09-18 00:34:50+00:00,VHDL Simulation of Round Robin queue scheduling algorithm for incoming packets in a router or a switch,1,iamritpal/VERILOG-QueueControllerSimulation,42690280,Verilog,VERILOG-QueueControllerSimulation,6716,3,2024-04-03 11:09:19+00:00,[],None
123,https://github.com/cxhy/asyn_fifo.git,2015-11-13 06:52:53+00:00,异步fifo模块,2,cxhy/asyn_fifo,46105265,Verilog,asyn_fifo,938,3,2022-05-16 14:01:25+00:00,[],None
124,https://github.com/cpulabs/mist32e10fa.git,2015-08-10 08:15:14+00:00,MIST32 Type-E : Open Source 32bit Processor,1,cpulabs/mist32e10fa,40471016,Verilog,mist32e10fa,561,3,2021-05-13 23:33:24+00:00,[],https://api.github.com/licenses/bsd-2-clause
125,https://github.com/vladimiroltean/attiny20.git,2015-09-08 20:06:17+00:00,,0,vladimiroltean/attiny20,42136161,Verilog,attiny20,15580,3,2021-12-31 09:38:05+00:00,[],None
126,https://github.com/waleedmohamedme/Verilog-MIPSProcessor.git,2015-09-08 22:48:46+00:00,Full implementation of a modifed MIPS processor in Verilog.,22,waleedmohamedme/Verilog-MIPSProcessor,42143120,Verilog,Verilog-MIPSProcessor,404,3,2022-01-25 22:34:39+00:00,[],None
127,https://github.com/amarnathmhn/4-core-MESI-Cache-Verification.git,2015-12-04 20:44:28+00:00,,1,amarnathmhn/4-core-MESI-Cache-Verification,47427934,Verilog,4-core-MESI-Cache-Verification,196,3,2024-04-07 01:13:46+00:00,[],None
128,https://github.com/mon95/Way-Halting-Cache.git,2015-11-27 08:56:00+00:00,Verilog Implementation of a 2-way set associative way halting cache(1 KB) with a line size of 32 B,2,mon95/Way-Halting-Cache,46969767,Verilog,Way-Halting-Cache,14,3,2023-12-11 18:01:58+00:00,[],None
129,https://github.com/FallingTree/TheSuperProject.git,2015-11-18 15:35:19+00:00,Filter video (deriche edge detection real-time in FPGA),1,FallingTree/TheSuperProject,46428216,Verilog,TheSuperProject,9619,3,2021-10-12 11:12:52+00:00,[],None
130,https://github.com/hann-wang/MIPS_CPU_2015.git,2015-09-04 17:26:11+00:00,"32-bit MIPS CPU, Verilog HDL, Summer 2015, Dept. of EE, Tsinghua Univ.",1,hann-wang/MIPS_CPU_2015,41928776,Verilog,MIPS_CPU_2015,1704,3,2021-10-19 06:54:57+00:00,[],None
131,https://github.com/cma290/DDR2-SDRAM-Controller.git,2015-10-05 21:22:14+00:00,USC EE577b Class Project,0,cma290/DDR2-SDRAM-Controller,43714563,Verilog,DDR2-SDRAM-Controller,13720,3,2024-03-21 22:57:31+00:00,[],None
132,https://github.com/thepulkitagarwal/verilog-practice.git,2015-09-11 09:25:51+00:00,Go to the current active fork:,3,thepulkitagarwal/verilog-practice,42299626,Verilog,verilog-practice,9,3,2016-03-11 12:04:44+00:00,[],None
133,https://github.com/mbus/mbus.git,2015-08-04 00:27:14+00:00,Reference implementation for MBus from the MBus team at the University of Michigan.,2,mbus/mbus,40154549,Verilog,mbus,51695,3,2024-01-19 19:02:52+00:00,[],https://api.github.com/licenses/apache-2.0
134,https://github.com/DavidLin2015/AtpgSystem.git,2015-08-14 05:20:34+00:00,An automatic test pattern generation (ATPG) and fault simulation system. ,2,DavidLin2015/AtpgSystem,40697184,Verilog,AtpgSystem,4626,2,2022-10-24 02:59:08+00:00,[],None
135,https://github.com/super5516/ICLAB-hw4.git,2015-11-12 12:12:04+00:00,"Practice ""Leading Zeros Counting"" by using Verilog.",0,super5516/ICLAB-hw4,46050630,Verilog,ICLAB-hw4,21,2,2022-11-29 04:13:33+00:00,[],https://api.github.com/licenses/mit
136,https://github.com/FEUP-MIEEC/LSDi.git,2015-11-13 13:39:43+00:00,,2,FEUP-MIEEC/LSDi,46124071,Verilog,LSDi,7461,2,2024-02-11 17:02:42+00:00,[],None
137,https://github.com/secworks/online_tester.git,2015-09-22 10:08:55+00:00,Online tester/monitor of random number generators. Based om AIS31 but modular.,1,secworks/online_tester,42926424,Verilog,online_tester,144,2,2022-01-29 23:33:36+00:00,[],https://api.github.com/licenses/bsd-2-clause
138,https://github.com/goudarzi8/Floating-Point-ALU.git,2015-12-01 04:49:52+00:00,Floating Point ALU,1,goudarzi8/Floating-Point-ALU,47166231,Verilog,Floating-Point-ALU,12,2,2023-06-24 16:31:57+00:00,[],None
139,https://github.com/zhangys13/MIPS_AES.git,2015-12-05 07:19:39+00:00,Design a MIPS CPU in Verilog; Run AES encoder in this RISC-core;,0,zhangys13/MIPS_AES,47446623,Verilog,MIPS_AES,262,2,2021-05-21 15:30:35+00:00,[],None
140,https://github.com/elnx/FPGA-cn-word.git,2015-11-02 11:22:57+00:00,Show Chinese words in 16x16 LED on FPGA board.,0,elnx/FPGA-cn-word,45390239,Verilog,FPGA-cn-word,132,2,2020-09-21 06:06:57+00:00,[],None
141,https://github.com/charlesdotxyz/2048_Verilog.git,2015-11-25 01:34:07+00:00,EE354 Project - 2048 by Verilog,1,charlesdotxyz/2048_Verilog,46829832,Verilog,2048_Verilog,1708,2,2022-09-25 10:09:13+00:00,[],None
142,https://github.com/mhollands/6.111-final-project.git,2015-11-08 20:54:24+00:00,6.111-final-project,0,mhollands/6.111-final-project,45798635,Verilog,6.111-final-project,52416,2,2023-06-30 16:53:08+00:00,[],None
143,https://github.com/kavinr/Video-Frame-Generator.git,2015-11-22 04:34:22+00:00,Verilog Implementation of a frame generator that can output to a video display.,1,kavinr/Video-Frame-Generator,46646450,Verilog,Video-Frame-Generator,357,2,2021-10-13 11:30:44+00:00,[],None
144,https://github.com/Verkings/Bus-Arbiter-with-7-masters-and-8-slaves-in-System-verilog.git,2015-08-17 01:12:02+00:00,,1,Verkings/Bus-Arbiter-with-7-masters-and-8-slaves-in-System-verilog,40852503,Verilog,Bus-Arbiter-with-7-masters-and-8-slaves-in-System-verilog,904,2,2022-06-10 00:01:58+00:00,[],None
145,https://github.com/ericgineer/AMdemod.git,2015-08-19 05:08:02+00:00,An AM demodulator written in Verilog,0,ericgineer/AMdemod,41014524,Verilog,AMdemod,281436,2,2022-01-28 06:47:14+00:00,[],None
146,https://github.com/hsoleimani/ATD.git,2015-08-17 18:54:42+00:00,Anomalous Topic Discovery,3,hsoleimani/ATD,40920278,Verilog,ATD,93070,2,2020-06-22 06:25:03+00:00,[],None
147,https://github.com/polymitis/mixed-signal-oscilloscope.git,2015-10-11 17:23:14+00:00,Mixed-Signal Oscilloscope on Chip,1,polymitis/mixed-signal-oscilloscope,44061964,Verilog,mixed-signal-oscilloscope,41568,2,2020-07-10 09:14:30+00:00,"['signal-processing', 'sampling', 'oscilloscope', 'system-on-chip', 'fpga', 'verilog']",None
148,https://github.com/WustLCQ/OpenMIPS.git,2015-10-31 02:16:52+00:00,Simple CPU,0,WustLCQ/OpenMIPS,45285600,Verilog,OpenMIPS,10742,2,2018-04-19 13:26:07+00:00,[],None
149,https://github.com/xnvst/ETH_10G_BASER_with_JTAG_debug.git,2015-08-26 04:42:38+00:00,"10G Ethernet implementation with JTAG debug option with Verilog, tested on Altera Arria V",0,xnvst/ETH_10G_BASER_with_JTAG_debug,41404793,Verilog,ETH_10G_BASER_with_JTAG_debug,179571,2,2023-08-28 05:55:33+00:00,[],None
150,https://github.com/dcardos/NetFPGA-Danilo.git,2015-09-10 19:40:03+00:00,,0,dcardos/NetFPGA-Danilo,42266575,Verilog,NetFPGA-Danilo,34021,2,2017-10-18 14:52:35+00:00,[],
151,https://github.com/johan92/altera_opencl_sandbox.git,2015-11-01 21:38:01+00:00,,0,johan92/altera_opencl_sandbox,45358621,Verilog,altera_opencl_sandbox,3696,2,2023-08-14 07:36:54+00:00,[],https://api.github.com/licenses/mit
152,https://github.com/jwxxjq/curly-duck.git,2015-08-20 14:25:03+00:00,test for verilog_obfuscator,1,jwxxjq/curly-duck,41100128,Verilog,curly-duck,5210,2,2022-12-12 04:04:12+00:00,[],None
153,https://github.com/mbus/ice.git,2015-08-22 00:39:04+00:00,Hardware and firmware for the M3 ICE EVM,1,mbus/ice,41183555,Verilog,ice,21768,2,2022-02-10 07:22:36+00:00,[],None
154,https://github.com/pedrofausto/Reliability.git,2015-08-27 00:03:29+00:00,Reliability Flow for circuit aging and degradation,2,pedrofausto/Reliability,41455860,Verilog,Reliability,27791,2,2022-03-03 14:52:07+00:00,[],None
155,https://github.com/ybhphoenix/RECTANGLE_HW.git,2015-11-19 09:31:32+00:00,Roundbased hardware implementaiton of the RECTANGLE block cipher. There are two versions 80 bit key and 128 bit key.,1,ybhphoenix/RECTANGLE_HW,46482053,Verilog,RECTANGLE_HW,7,2,2019-02-02 02:08:30+00:00,[],None
156,https://github.com/lorenlugosch/FastICA.git,2015-12-05 18:12:48+00:00,Implementations of the FastICA algorithm for ECSE 682 (VLSI Signal Processing).,0,lorenlugosch/FastICA,47467049,Verilog,FastICA,42903,2,2024-04-06 21:15:59+00:00,[],None
157,https://github.com/Fabeltranm/lm32_SoC.git,2015-09-30 16:36:17+00:00,,7,Fabeltranm/lm32_SoC,43444908,Verilog,lm32_SoC,55264,2,2022-12-08 23:50:00+00:00,[],None
158,https://github.com/gtlinyun/de1-lvds-fpga.git,2015-08-10 17:45:12+00:00,,1,gtlinyun/de1-lvds-fpga,40496762,Verilog,de1-lvds-fpga,53387,2,2017-07-26 07:02:24+00:00,[],None
159,https://github.com/epffpe/DCSE.git,2015-09-11 04:24:28+00:00, Diseño de Circuitos y Sistemas Electrónicos,0,epffpe/DCSE,42287444,Verilog,DCSE,228768,2,2022-03-27 14:29:37+00:00,[],None
160,https://github.com/yangfanhaorb/CS141-Labs.git,2015-09-25 19:53:35+00:00,Labs for CS141: Computing Hardware Fall 2015,2,yangfanhaorb/CS141-Labs,43172328,Verilog,CS141-Labs,381,2,2023-08-03 15:50:22+00:00,[],None
161,https://github.com/kevintownsend/linked_list_fifo.git,2015-11-02 18:07:21+00:00,,0,kevintownsend/linked_list_fifo,45412484,Verilog,linked_list_fifo,148,2,2021-01-18 02:32:53+00:00,[],https://api.github.com/licenses/apache-2.0
162,https://github.com/francislinking/Verilog_Experiment_CISC.git,2015-12-01 07:00:15+00:00,it works,0,francislinking/Verilog_Experiment_CISC,47171721,Verilog,Verilog_Experiment_CISC,35,2,2020-03-26 06:13:27+00:00,[],None
163,https://github.com/KorayGocmen/FPGA-Egg-Catching-Game-VGA-Output.git,2015-12-02 17:07:37+00:00,"Egg Catching Game written in Verilog using VGA Adapter as display, designed to be used on Altera DE1 Board. ",1,KorayGocmen/FPGA-Egg-Catching-Game-VGA-Output,47275773,Verilog,FPGA-Egg-Catching-Game-VGA-Output,48,2,2019-02-11 20:50:01+00:00,[],None
164,https://github.com/takeshineshiro/utrasound_fpga_modelsim.git,2015-08-12 05:18:38+00:00,simulation for  fpga  submodule ,1,takeshineshiro/utrasound_fpga_modelsim,40581558,Verilog,utrasound_fpga_modelsim,1692,2,2016-09-29 17:10:06+00:00,[],https://api.github.com/licenses/apache-2.0
165,https://github.com/balanx/vit.git,2015-10-29 13:25:56+00:00,Verilog Instantiation Tool.,1,balanx/vit,45184660,Verilog,vit,188,2,2021-08-06 02:16:48+00:00,[],None
166,https://github.com/dagrende/rpistepper.git,2015-10-04 13:59:38+00:00,FPGA based stepper firmware and driver for LinuxCNC running on Raspberry PI,1,dagrende/rpistepper,43638243,Verilog,rpistepper,144,2,2020-10-06 02:17:18+00:00,[],https://api.github.com/licenses/lgpl-3.0
167,https://github.com/marsee101/multi_axim.git,2015-09-27 19:29:59+00:00,Vivado HLSで作ったAXI4-Master IPの簡単な例です,0,marsee101/multi_axim,43261398,Verilog,multi_axim,1448,2,2023-08-30 00:39:23+00:00,[],None
168,https://github.com/aomtoku/gtk_hdmi.git,2015-10-05 10:35:40+00:00,,0,aomtoku/gtk_hdmi,43678261,Verilog,gtk_hdmi,316,2,2018-12-21 23:41:41+00:00,[],None
169,https://github.com/pwq309/mygithub.git,2015-07-21 14:12:54+00:00,,0,pwq309/mygithub,39449325,Verilog,mygithub,6152,2,2020-05-12 06:34:35+00:00,[],None
170,https://github.com/eiz/DragonCapture.git,2015-11-04 01:35:59+00:00,Some fun FPGA experiments.,0,eiz/DragonCapture,45507475,Verilog,DragonCapture,26,2,2021-06-24 14:00:25+00:00,[],None
171,https://github.com/megsaysrawr/CryptArch.git,2015-11-30 17:02:02+00:00,Final project for Computer Architecture class Fall 2015 about cryptography.,0,megsaysrawr/CryptArch,47133224,Verilog,CryptArch,1334,2,2016-09-25 23:31:21+00:00,[],None
172,https://github.com/ericgineer/SerialFIR.git,2015-09-07 02:32:09+00:00,,1,ericgineer/SerialFIR,42027263,Verilog,SerialFIR,544,2,2023-02-20 08:56:21+00:00,[],None
173,https://github.com/NoPointExc/PageRank-Sort.git,2015-12-02 16:04:06+00:00,"page rank and sort module based one NetWork on Circuit(NOC), Verilog language",0,NoPointExc/PageRank-Sort,47272178,Verilog,PageRank-Sort,1232,2,2023-09-21 06:31:43+00:00,[],None
174,https://github.com/huhuikevin/i2c_2_spi.git,2015-11-27 10:34:04+00:00,i2c receive data which is sent through spi master interface,0,huhuikevin/i2c_2_spi,46974596,Verilog,i2c_2_spi,34,2,2022-12-29 01:39:05+00:00,[],None
175,https://github.com/kenmunyap/verilog-iris-segmentation.git,2015-10-25 15:31:18+00:00,,3,kenmunyap/verilog-iris-segmentation,44915990,Verilog,verilog-iris-segmentation,5420,2,2018-05-11 23:48:53+00:00,[],None
176,https://github.com/d548/NetFPGA-SUME-alpha.git,2015-09-23 09:39:08+00:00,,4,d548/NetFPGA-SUME-alpha,42992019,Verilog,NetFPGA-SUME-alpha,27628,2,2020-08-13 08:09:45+00:00,[],
177,https://github.com/gouravmodi1991/6151_Embedded_system_design.git,2015-11-16 15:39:58+00:00,Hardware Project,0,gouravmodi1991/6151_Embedded_system_design,46284190,Verilog,6151_Embedded_system_design,0,2,2019-01-14 06:26:40+00:00,[],None
178,https://github.com/pryczyk/SeniorDesignProject.git,2015-08-20 03:21:09+00:00,"Register Rename and Branch Prediction modules for a 2 way superscalar, out of order computer processor",1,pryczyk/SeniorDesignProject,41073116,Verilog,SeniorDesignProject,144,2,2023-08-02 00:39:14+00:00,[],None
179,https://github.com/Verkings/Spread-Spectrum-Analyzer.git,2015-08-17 00:46:39+00:00,,0,Verkings/Spread-Spectrum-Analyzer,40851257,Verilog,Spread-Spectrum-Analyzer,552,2,2022-06-10 00:00:39+00:00,[],None
180,https://github.com/danielcanessa/fpgaElevator.git,2015-08-22 02:05:37+00:00,,0,danielcanessa/fpgaElevator,41185804,Verilog,fpgaElevator,140,2,2022-12-07 17:07:04+00:00,[],None
181,https://github.com/ddm/icestick-verilog-tutorial.git,2015-09-08 06:10:42+00:00,"Verilog example for the iCEstick Evaluation Kit using icestorm, arachne-pnr, yosys and iverilog ",1,ddm/icestick-verilog-tutorial,42093365,Verilog,icestick-verilog-tutorial,9,2,2021-06-02 19:22:13+00:00,[],None
182,https://github.com/vlad-ivanov-name/pwm-controller.git,2015-08-19 06:18:13+00:00,Simple spread-spectrum PWM controller with SPI interface,1,vlad-ivanov-name/pwm-controller,41016812,Verilog,pwm-controller,276,1,2018-11-26 04:12:00+00:00,[],None
183,https://github.com/lmEshoo/linear-feedback.git,2015-10-12 21:45:16+00:00,linear-feedback shift register,1,lmEshoo/linear-feedback,44135966,Verilog,linear-feedback,5,1,2019-10-08 10:31:21+00:00,[],None
184,https://github.com/3TT/UART.git,2015-07-24 20:06:11+00:00,,0,3TT/UART,39654625,Verilog,UART,124,1,2016-03-21 08:50:17+00:00,[],None
185,https://github.com/Akamoha/Computer-Architecture-Labs.git,2015-08-12 11:44:01+00:00,Repository of all the code written in the Computer Architecture (CS F342) course.,1,Akamoha/Computer-Architecture-Labs,40597672,Verilog,Computer-Architecture-Labs,192,1,2017-10-04 13:02:07+00:00,[],None
186,https://github.com/ChenZewei/NyuziHPS-old.git,2015-08-05 03:11:45+00:00,,1,ChenZewei/NyuziHPS-old,40222023,Verilog,NyuziHPS-old,160320,1,2017-08-18 02:43:18+00:00,[],None
187,https://github.com/aj-michael/Lab1SN74LS195A.git,2015-09-09 00:58:31+00:00,Verilog implementation of SN74LS195A,0,aj-michael/Lab1SN74LS195A,42147529,Verilog,Lab1SN74LS195A,136,1,2017-12-07 03:28:05+00:00,[],https://api.github.com/licenses/mit
188,https://github.com/mon95/Computer-Architecture-Labs.git,2015-11-02 09:12:47+00:00,Verilog code for Computer Architecture design problems,0,mon95/Computer-Architecture-Labs,45383829,Verilog,Computer-Architecture-Labs,1343,1,2023-02-26 07:56:15+00:00,[],None
189,https://github.com/mafzzz/fpga-controlled-quadcopter.git,2015-10-23 16:48:42+00:00,Automatically exported from code.google.com/p/fpga-controlled-quadcopter,0,mafzzz/fpga-controlled-quadcopter,44825875,Verilog,fpga-controlled-quadcopter,19168,1,2018-04-26 12:16:30+00:00,[],None
190,https://github.com/clarkok/TOE.git,2015-11-23 07:50:56+00:00,Awesome project,0,clarkok/TOE,46704791,Verilog,TOE,11,1,2023-03-05 03:51:47+00:00,[],None
191,https://github.com/arsloboda/6.111-Update_Final.git,2015-11-25 02:03:43+00:00,,1,arsloboda/6.111-Update_Final,46831017,Verilog,6.111-Update_Final,453,1,2023-08-19 16:40:01+00:00,[],None
192,https://github.com/Tagussan/Logic-2048-FPGA.git,2015-09-10 23:06:23+00:00,,1,Tagussan/Logic-2048-FPGA,42275397,Verilog,Logic-2048-FPGA,172,1,2023-11-11 19:06:59+00:00,[],None
193,https://github.com/adzil/edc-project.git,2015-12-06 03:05:36+00:00,The Electronic Design Competition 2015 VLSI project,0,adzil/edc-project,47481691,Verilog,edc-project,21,1,2022-06-23 19:17:03+00:00,[],None
194,https://github.com/DMPRO-2015-convolution/camvolution.git,2015-11-20 16:53:20+00:00,Complete project,0,DMPRO-2015-convolution/camvolution,46574840,Verilog,camvolution,241,1,2022-06-06 21:27:31+00:00,[],None
195,https://github.com/kavinr/Simple-State-Machine.git,2015-11-22 04:15:15+00:00,A verilog implementation of a simple state machine.,0,kavinr/Simple-State-Machine,46646005,Verilog,Simple-State-Machine,3293,1,2018-05-02 17:59:54+00:00,[],None
196,https://github.com/kammoh/fault-pli.git,2015-11-24 12:30:09+00:00,fault hw,0,kammoh/fault-pli,46790386,Verilog,fault-pli,294,1,2022-04-04 18:54:42+00:00,[],None
197,https://github.com/viktor-prutyanov/CPU.git,2015-08-23 18:07:39+00:00,Simple CPU realization on FPGA,0,viktor-prutyanov/CPU,41260957,Verilog,CPU,63334,1,2022-04-12 21:44:03+00:00,[],None
198,https://github.com/vysarge/surfing-on-a-sine-wave.git,2015-10-31 19:39:12+00:00,6.111 project!,0,vysarge/surfing-on-a-sine-wave,45315530,Verilog,surfing-on-a-sine-wave,205,1,2016-03-06 16:12:34+00:00,[],None
199,https://github.com/int3rrupt/I2C-MasterSlave-Verilog.git,2015-11-26 08:37:56+00:00,I2C protocol implemented in Verilog HDL and originally written for the Spartan 3E FPGA.,0,int3rrupt/I2C-MasterSlave-Verilog,46914185,Verilog,I2C-MasterSlave-Verilog,177,1,2023-05-16 14:17:04+00:00,[],None
200,https://github.com/iemxblog/dds-icestick.git,2015-08-11 09:11:29+00:00,DDS frequency generator for the Icestick FPGA board,2,iemxblog/dds-icestick,40532524,Verilog,dds-icestick,31,1,2020-02-01 20:25:40+00:00,[],None
201,https://github.com/ryaneggert/MIPS_Processor.git,2015-11-11 15:41:58+00:00,A verilog implementation of a MIPS-instruction set processor.,0,ryaneggert/MIPS_Processor,45990797,Verilog,MIPS_Processor,716,1,2019-01-26 18:22:42+00:00,[],None
202,https://github.com/arsloboda/6.111-Final-Project.git,2015-10-29 13:53:35+00:00,,1,arsloboda/6.111-Final-Project,45186266,Verilog,6.111-Final-Project,16,1,2023-08-19 16:42:26+00:00,[],None
203,https://github.com/gic81/verilogtestbench.git,2015-09-25 13:22:32+00:00,code for scientific publication A NOVEL TEST-BENCH MODEL FOR REAL-TIME HD-SDI VIDEO SYSTEM VERIFICATION  ,0,gic81/verilogtestbench,43143492,Verilog,verilogtestbench,144,1,2022-07-13 10:10:30+00:00,[],None
204,https://github.com/Jemale/6.111.git,2015-08-17 01:52:08+00:00,,0,Jemale/6.111,40854666,Verilog,6.111,164,1,2016-09-08 22:36:42+00:00,[],None
205,https://github.com/manojvishy/MIPS32Verilog.git,2015-09-18 18:58:46+00:00,Verilog project of a pipeline MIPS 32 bit CPU,0,manojvishy/MIPS32Verilog,42741626,Verilog,MIPS32Verilog,144,1,2015-12-19 06:48:24+00:00,[],None
206,https://github.com/nickdavidhaynes/Single_node_reservoir.git,2015-07-27 20:01:10+00:00,,0,nickdavidhaynes/Single_node_reservoir,39795105,Verilog,Single_node_reservoir,144,1,2021-10-27 21:14:05+00:00,[],None
207,https://github.com/develone/raspberrypi2_yocto.git,2015-07-27 21:22:32+00:00,,0,develone/raspberrypi2_yocto,39798594,Verilog,raspberrypi2_yocto,37311,1,2021-02-04 05:24:16+00:00,[],None
208,https://github.com/Cognoscan/PicoIO.git,2015-08-25 14:24:13+00:00,Mojo Dev Board (Spartan 6) Project to use a Picoblaze for I/O. Acts as a base for other projects.,0,Cognoscan/PicoIO,41367850,Verilog,PicoIO,244,1,2018-08-23 17:32:31+00:00,[],None
209,https://github.com/y3nr1ng/MIPS.git,2015-11-17 11:42:52+00:00,Verilog behavioral modeling of a 5-stage pipeline MIPS processor with builtin L1 cache.,3,y3nr1ng/MIPS,46343463,Verilog,MIPS,8282,1,2023-12-11 18:08:27+00:00,[],https://api.github.com/licenses/gpl-3.0
210,https://github.com/eclay42/cs220-galois-aig-rewriting.git,2015-09-29 22:09:13+00:00,Automatically exported from code.google.com/p/cs220-galois-aig-rewriting,0,eclay42/cs220-galois-aig-rewriting,43397381,Verilog,cs220-galois-aig-rewriting,15452,1,2022-12-16 18:25:10+00:00,[],https://api.github.com/licenses/mit
211,https://github.com/NEROGENG/MatchingGame.git,2015-10-09 21:52:20+00:00,,1,NEROGENG/MatchingGame,43981936,Verilog,MatchingGame,1836,1,2019-12-07 16:52:43+00:00,[],None
212,https://github.com/Morozzzko/AD79X8.git,2015-10-31 08:05:31+00:00,A simple SPI interface for AD7908/AD7918/AD7928 analog-to-digital converters written in Verilog HDL. Seems not to work on hardware,0,Morozzzko/AD79X8,45293923,Verilog,AD79X8,13,1,2023-01-28 21:21:51+00:00,[],https://api.github.com/licenses/mit
213,https://github.com/davidgfnet/icarus-testing.git,2015-09-08 22:46:54+00:00,Icarus verilog FPGA testing files,0,davidgfnet/icarus-testing,42143056,Verilog,icarus-testing,144,1,2022-04-11 20:34:09+00:00,[],None
214,https://github.com/tnat93/16x16-Array-Multiplier.git,2015-11-02 16:39:37+00:00,Design of a 16x16 Array Multiplier in Verilog,2,tnat93/16x16-Array-Multiplier,45407403,Verilog,16x16-Array-Multiplier,120,1,2023-11-20 02:13:31+00:00,[],None
215,https://github.com/rajat503/Binary-Multiplier.git,2015-11-21 06:05:30+00:00,Verilog code that multiplies a 4-bit Binary input to a 3-bit Binary Input. Final Project for Digital Design (CS F215).,2,rajat503/Binary-Multiplier,46603499,Verilog,Binary-Multiplier,1,1,2024-02-02 02:48:45+00:00,[],None
216,https://github.com/iamlkj/8-bit-number-sorter.git,2015-11-05 20:10:02+00:00,verilog/Digital Systems Design,0,iamlkj/8-bit-number-sorter,45636416,Verilog,8-bit-number-sorter,0,1,2024-01-05 10:13:56+00:00,[],None
217,https://github.com/mon95/VLIW-Architecture-Design-Project.git,2015-11-27 07:36:36+00:00,A simple VLIW architecture designed and implemented in Verilog. ,4,mon95/VLIW-Architecture-Design-Project,46966249,Verilog,VLIW-Architecture-Design-Project,67,1,2022-10-05 04:37:21+00:00,[],None
218,https://github.com/ShengjiaZhao/NaiveMIPS.git,2015-12-03 10:36:35+00:00,,0,ShengjiaZhao/NaiveMIPS,47325311,Verilog,NaiveMIPS,30,1,2019-01-04 11:18:10+00:00,[],None
219,https://github.com/Verkings/8-Bit-Scalar-Processor.git,2015-09-02 05:20:53+00:00,,0,Verkings/8-Bit-Scalar-Processor,41781388,Verilog,8-Bit-Scalar-Processor,4900,1,2022-06-10 00:02:14+00:00,[],None
220,https://github.com/robinlee09201/ECE241.git,2015-11-08 17:36:33+00:00,,1,robinlee09201/ECE241,45791018,Verilog,ECE241,0,1,2017-03-29 03:42:28+00:00,[],None
221,https://github.com/doug65536/crtc.git,2015-11-12 20:21:06+00:00,Register programmable VGA/DVI/HDMI CRT controller and RAMDAC,0,doug65536/crtc,46078519,Verilog,crtc,0,1,2021-05-07 12:02:11+00:00,[],https://api.github.com/licenses/mit
222,https://github.com/chaimbaskin/arp_crypto.git,2015-08-04 10:18:58+00:00,,1,chaimbaskin/arp_crypto,40177926,Verilog,arp_crypto,42096,1,2019-01-16 21:28:34+00:00,[],
223,https://github.com/danleaf/Ultrasonic-Flaw-Detector.git,2015-07-23 06:49:54+00:00,my Ultrasonic Flaw Detector project,1,danleaf/Ultrasonic-Flaw-Detector,39550682,Verilog,Ultrasonic-Flaw-Detector,1396,1,2024-03-13 07:33:10+00:00,[],None
224,https://github.com/jdnetzer21/mi_primer_laboratorio.git,2015-08-02 23:09:11+00:00,,0,jdnetzer21/mi_primer_laboratorio,40095726,Verilog,mi_primer_laboratorio,112,1,2024-04-02 16:12:14+00:00,[],None
225,https://github.com/thomasrussellmurphy/lcd_video_demonstration_skeleton_de1.git,2015-10-16 19:11:59+00:00,"A simple screen demonstration for CWRU EECS 301 expansion board LCD video, requiring implementing the screen controller. Now for the DE1-SoC.",0,thomasrussellmurphy/lcd_video_demonstration_skeleton_de1,44405594,Verilog,lcd_video_demonstration_skeleton_de1,320,1,2021-02-09 17:55:17+00:00,[],None
226,https://github.com/open-design/marsohod2-leds.git,2015-08-20 09:12:12+00:00,,0,open-design/marsohod2-leds,41086503,Verilog,marsohod2-leds,152,1,2022-05-31 09:25:29+00:00,[],None
227,https://github.com/fmbboaventura/p03-core-lapido.git,2015-12-05 22:29:37+00:00,,0,fmbboaventura/p03-core-lapido,47475188,Verilog,p03-core-lapido,3077,1,2016-03-03 06:56:28+00:00,[],None
228,https://github.com/dallegre/verilogdsp.git,2015-08-04 06:31:06+00:00,interface between spartain 3e fpga and wm8731,0,dallegre/verilogdsp,40167446,Verilog,verilogdsp,100,1,2018-08-03 10:37:14+00:00,[],None
229,https://github.com/quadcube/RISC-Architecture.git,2015-08-10 05:31:39+00:00,"64-bits Single, Dual, Quad Core RISC CPU Architecture based on Verilog",0,quadcube/RISC-Architecture,40464827,Verilog,RISC-Architecture,132,1,2021-03-22 16:25:10+00:00,[],None
230,https://github.com/Safrout1/Smart-Parking-System.git,2015-08-09 14:40:12+00:00,A kind of smart parking System coded on an Altera DE2 115 board using Verilog HDL. The system knows how many cars enters and exit the parking and warns if the parking is full.,1,Safrout1/Smart-Parking-System,40439351,Verilog,Smart-Parking-System,132,1,2017-07-26 02:54:26+00:00,[],None
231,https://github.com/daniel3735928559/glove.git,2015-09-12 06:24:21+00:00,"(Old) Graphical editor for hardware design, with an XML specification that can be converted to Verilog",0,daniel3735928559/glove,42347222,Verilog,glove,172,1,2023-04-29 17:26:23+00:00,[],None
232,https://github.com/elizagamedev/usc-csce-611.git,2015-09-14 22:44:10+00:00,"Hardware design coursework, i.e. implementing MIPS in Verilog",0,elizagamedev/usc-csce-611,42481216,Verilog,usc-csce-611,66,1,2017-11-01 22:13:34+00:00,[],None
233,https://github.com/dagrende/rpi_fpga_stepper.git,2015-10-10 13:04:26+00:00,Raspberry PI fpga based stepper firmware,0,dagrende/rpi_fpga_stepper,44010892,Verilog,rpi_fpga_stepper,148,1,2016-01-07 19:59:39+00:00,[],https://api.github.com/licenses/gpl-2.0
234,https://github.com/arnochiu/cpu-single_cycle.git,2015-10-08 06:15:38+00:00,,2,arnochiu/cpu-single_cycle,43866699,Verilog,cpu-single_cycle,83,1,2023-01-26 11:17:02+00:00,[],None
235,https://github.com/C-L-G/general-cordic-rotaion.git,2015-10-20 03:28:32+00:00,通用Cordic旋转模块,1,C-L-G/general-cordic-rotaion,44579830,Verilog,general-cordic-rotaion,131,1,2016-05-20 09:01:43+00:00,[],None
236,https://github.com/sjb7/VLIW-architecture.git,2015-11-25 10:31:55+00:00,"This is a VLIW architecture simulation in Verilog with forwarding, hazards and exceptions taken care of.",0,sjb7/VLIW-architecture,46854796,Verilog,VLIW-architecture,12,1,2018-04-29 00:21:39+00:00,[],None
237,https://github.com/ps06756/VLIW-Processor.git,2015-11-19 15:24:30+00:00,Initial commit for VLIW Processor,2,ps06756/VLIW-Processor,46500972,Verilog,VLIW-Processor,707,1,2018-04-29 00:21:33+00:00,[],None
238,https://github.com/davidjaw/VHDL-DSP.git,2015-10-24 12:21:48+00:00,Taipei-tech DSP class,0,davidjaw/VHDL-DSP,44864861,Verilog,VHDL-DSP,108,1,2022-03-28 20:14:36+00:00,[],None
239,https://github.com/pabgo/Primer-Proyecto-Digitales-Grupo12.git,2015-08-04 21:13:23+00:00,Primer proyecto de laboratorio de diseno de sistemas digitales,0,pabgo/Primer-Proyecto-Digitales-Grupo12,40209406,Verilog,Primer-Proyecto-Digitales-Grupo12,132,1,2015-08-14 02:23:16+00:00,[],None
240,https://github.com/capilano/Float.git,2015-10-01 03:27:33+00:00,Floating point 8-bit Verilog sample code,0,capilano/Float,43476527,Verilog,Float,120,1,2022-02-28 20:45:35+00:00,[],None
241,https://github.com/JBuk44/AES-Encryption.git,2015-12-05 21:33:51+00:00,AES Encryption,1,JBuk44/AES-Encryption,47473515,Verilog,AES-Encryption,28,1,2018-09-12 10:47:13+00:00,[],None
242,https://github.com/goynese/verilog.git,2015-10-08 04:35:19+00:00,ECE 474 VLSI System Design,1,goynese/verilog,43863225,Verilog,verilog,12556,1,2016-12-03 06:34:02+00:00,[],None
243,https://github.com/q3k/screencontroller.git,2015-09-20 19:38:43+00:00,FPGA & RGB LED Matrix Stuff,1,q3k/screencontroller,42826626,Verilog,screencontroller,120,1,2021-05-26 04:35:52+00:00,[],None
244,https://github.com/DMPRO-2015-convolution/FPGA.git,2015-09-15 15:22:52+00:00,VHDL code for the xilinx spartan 6 FPGA,0,DMPRO-2015-convolution/FPGA,42528020,Verilog,FPGA,59612,1,2019-01-04 03:43:04+00:00,[],None
245,https://github.com/yht1995/Digital-WeighingScale.git,2015-08-22 07:15:47+00:00,,0,yht1995/Digital-WeighingScale,41195792,Verilog,Digital-WeighingScale,1037,1,2018-12-21 20:04:06+00:00,[],https://api.github.com/licenses/gpl-3.0
246,https://github.com/gchebanov/verilog-queen.git,2015-08-15 19:35:58+00:00,solution of queen problem on verilog,0,gchebanov/verilog-queen,40780759,Verilog,verilog-queen,116,1,2016-09-18 19:41:01+00:00,[],None
247,https://github.com/hpcn-uam/hardware_packet_train.git,2015-07-27 16:28:10+00:00,,1,hpcn-uam/hardware_packet_train,39785215,Verilog,hardware_packet_train,1316,1,2021-06-22 11:01:37+00:00,[],https://api.github.com/licenses/gpl-2.0
248,https://github.com/naikd2/WinterIsComing.git,2015-09-09 22:17:16+00:00,,0,naikd2/WinterIsComing,42207798,Verilog,WinterIsComing,39630,1,2017-01-18 16:57:47+00:00,[],None
249,https://github.com/hammashamzah/ieeeedc-timHAF.git,2015-08-27 14:32:47+00:00,Repository ini berisi kode Verilog yang kita kerjakan untuk kompetisi IEEE EDC - timHAF,0,hammashamzah/ieeeedc-timHAF,41491780,Verilog,ieeeedc-timHAF,57569,1,2016-12-22 03:10:55+00:00,[],None
250,https://github.com/pankaj2701/ajardsp.git,2015-07-22 03:46:10+00:00,Automatically exported from code.google.com/p/ajardsp,2,pankaj2701/ajardsp,39484206,Verilog,ajardsp,1148,1,2018-01-07 03:52:54+00:00,[],None
251,https://github.com/MiguelAleman/sparc-implementation.git,2015-10-27 00:05:33+00:00,SPARC RISC instruction set architecture (ISA) ,0,MiguelAleman/sparc-implementation,45005799,Verilog,sparc-implementation,14,1,2022-09-08 05:14:40+00:00,[],None
252,https://github.com/kcperk/PaintBrushr.git,2015-11-12 20:19:06+00:00,FPGA SystemVerilog Paint Program,0,kcperk/PaintBrushr,46078422,Verilog,PaintBrushr,43038,1,2021-05-11 18:57:53+00:00,[],None
253,https://github.com/lvniqi/bemicro_max10_test.git,2015-09-04 09:58:12+00:00,max10 fpga测试工程,1,lvniqi/bemicro_max10_test,41909047,Verilog,bemicro_max10_test,1096,1,2019-12-26 04:33:25+00:00,[],None
254,https://github.com/manu3193/TextEditor.git,2015-10-06 15:49:03+00:00,Simple textEditor coded in verilog for nexys3,0,manu3193/TextEditor,43760773,Verilog,TextEditor,6060,1,2019-03-18 14:09:44+00:00,[],https://api.github.com/licenses/mit
255,https://github.com/aj-michael/Digital-Systems.git,2015-09-09 01:49:28+00:00,My digital systems Verilog projects,0,aj-michael/Digital-Systems,42149584,Verilog,Digital-Systems,3896,1,2022-02-26 03:18:56+00:00,[],https://api.github.com/licenses/mit
256,https://github.com/kaushgem/ElectronicLock.git,2015-09-24 06:23:42+00:00,Computer Architechture,0,kaushgem/ElectronicLock,43048835,Verilog,ElectronicLock,248,1,2023-03-05 01:07:59+00:00,[],None
257,https://github.com/luooove/RaspberryPI_FPGA_SPI.git,2015-09-21 03:39:00+00:00,,2,luooove/RaspberryPI_FPGA_SPI,42842188,Verilog,RaspberryPI_FPGA_SPI,1608,1,2019-03-18 22:59:49+00:00,[],None
258,https://github.com/chaimbaskin/arp_crypto_dma.git,2015-08-05 06:21:07+00:00,,1,chaimbaskin/arp_crypto_dma,40228344,Verilog,arp_crypto_dma,29840,1,2019-01-16 21:29:16+00:00,[],
259,https://github.com/leizhengyu/HiLMI.git,2015-07-28 14:28:01+00:00,,0,leizhengyu/HiLMI,39838680,Verilog,HiLMI,132,1,2015-07-28 14:42:40+00:00,[],None
260,https://github.com/dudu2015/pwm.git,2015-07-30 02:26:13+00:00,,0,dudu2015/pwm,39926983,Verilog,pwm,116,1,2018-11-29 00:38:18+00:00,[],None
261,https://github.com/adzil/vlsi-template-matching.git,2015-11-22 14:09:51+00:00,VLSI template matching implementation with Verilog.,0,adzil/vlsi-template-matching,46663324,Verilog,vlsi-template-matching,6,1,2022-06-23 19:13:58+00:00,[],None
262,https://github.com/Verkings/Keypad-Scanner-and-Encoder.git,2015-08-17 00:57:53+00:00,,0,Verkings/Keypad-Scanner-and-Encoder,40851806,Verilog,Keypad-Scanner-and-Encoder,1392,1,2022-06-10 00:02:20+00:00,[],None
263,https://github.com/syfar/8Bit_ShiftMultiplier.git,2015-11-27 05:09:54+00:00,,0,syfar/8Bit_ShiftMultiplier,46960815,Verilog,8Bit_ShiftMultiplier,3,1,2017-04-20 20:18:47+00:00,[],None
264,https://github.com/chenyueqi/Monocycle_CPU_MIPS.git,2015-10-21 03:00:36+00:00,"a simple monocycle cpu based on mips instruction set, which served as a part of course 'computer organization and design'",1,chenyueqi/Monocycle_CPU_MIPS,44649136,Verilog,Monocycle_CPU_MIPS,184,1,2016-03-26 05:14:02+00:00,[],None
265,https://github.com/Feral24/Canny-Edge-Detector.git,2015-07-23 06:22:44+00:00,Canny Edge Detector final project from ECE 5775,2,Feral24/Canny-Edge-Detector,39549518,Verilog,Canny-Edge-Detector,29112,1,2022-04-11 21:03:56+00:00,[],None
266,https://github.com/divyaabilash/singleclockcyclecpu.git,2015-12-05 02:23:20+00:00,single clock cycle cpu created as part of ms cirruculum.,0,divyaabilash/singleclockcyclecpu,47438647,Verilog,singleclockcyclecpu,7,1,2020-08-31 18:05:16+00:00,[],None
267,https://github.com/ab39826/VLSI.git,2015-09-04 14:21:28+00:00,"Create tx fifo buffer in verilog, complete layout, and perform spice simulations. Virtuoso, cadence",2,ab39826/VLSI,41919836,Verilog,VLSI,1600,1,2018-03-17 18:15:10+00:00,[],None
268,https://github.com/ameyjain/VERILOG-Five-stage-32-bit-MIPS-processor.git,2015-09-21 19:20:42+00:00,"Design & Implementation of a balanced five stage pipelined MIPS Processor ensuring improved performance using pipelining & hazard control methods  Tools and Languages: Synopsys Verilog Compiler Simulator (VCS), Synopsys Design Vision, Verilog",2,ameyjain/VERILOG-Five-stage-32-bit-MIPS-processor,42888543,Verilog,VERILOG-Five-stage-32-bit-MIPS-processor,144,1,2022-09-20 12:31:50+00:00,[],None
269,https://github.com/bremerle3/566_project.git,2015-10-27 03:26:10+00:00,Source repository for 566 class project,5,bremerle3/566_project,45014570,Verilog,566_project,35435,1,2022-06-12 16:41:07+00:00,[],None
270,https://github.com/LaikaN57/cmpe130_aes_fpga.git,2015-09-26 02:30:37+00:00,This project implements the AES128 algorithm on an FPGA.,0,LaikaN57/cmpe130_aes_fpga,43187790,Verilog,cmpe130_aes_fpga,32,1,2020-05-19 06:24:07+00:00,[],None
271,https://github.com/kylemn/SlotMachine.git,2015-07-24 01:23:06+00:00,"Interactive slotmachine game made for use with nexys3 board. Includes lights, sounds, and FUN! See readme for instructions on how to play",0,kylemn/SlotMachine,39603746,Verilog,SlotMachine,320,1,2022-09-11 23:34:05+00:00,[],None
272,https://github.com/thomasrussellmurphy/de1_soc_example.git,2015-08-25 19:20:34+00:00,A short example for using the DE1_SOC Terasic development board,0,thomasrussellmurphy/de1_soc_example,41383233,Verilog,de1_soc_example,160,1,2021-02-09 17:56:11+00:00,[],None
273,https://github.com/vutang/adpt_lte.git,2015-10-13 07:52:08+00:00,,0,vutang/adpt_lte,44160702,Verilog,adpt_lte,128,1,2022-03-30 23:10:16+00:00,[],None
274,https://github.com/ti-rodrigues/SpaceWireCODECIP_Terasic_DE0.git,2015-12-03 15:51:41+00:00,Spacewire codec with NIOS II for Terasic DE0 Altera,1,ti-rodrigues/SpaceWireCODECIP_Terasic_DE0,47342375,Verilog,SpaceWireCODECIP_Terasic_DE0,249,1,2018-12-13 07:01:00+00:00,[],None
275,https://github.com/anson0910/NTU_CVSD.git,2015-10-23 04:13:27+00:00,2015 NTU Computer-aided VLSI System Design,0,anson0910/NTU_CVSD,44790379,Verilog,NTU_CVSD,12966,1,2022-09-07 17:26:10+00:00,[],None
276,https://github.com/sycinf/dpp_infra.git,2015-10-13 20:59:37+00:00,,0,sycinf/dpp_infra,44204529,Verilog,dpp_infra,23,1,2020-09-08 13:24:45+00:00,[],None
277,https://github.com/velizarefremov/MIPS.git,2015-10-30 09:52:35+00:00,Simple 16-bit pipelined MIPS processor.,0,velizarefremov/MIPS,45242795,Verilog,MIPS,4004,1,2017-11-21 14:25:36+00:00,[],https://api.github.com/licenses/gpl-2.0
278,https://github.com/jeremysalwen/yosysZKP.git,2015-08-21 04:40:12+00:00,Implementation of a practical and generic Zero-Knowledge Proof protocol using yosys,0,jeremysalwen/yosysZKP,41135235,Verilog,yosysZKP,236,1,2023-10-30 10:35:28+00:00,[],None
279,https://github.com/JoyPP/one-cycle-CPU-on-ModelSim.git,2015-08-09 02:08:15+00:00,a one-cycle CPU finished on ModelSim,1,JoyPP/one-cycle-CPU-on-ModelSim,40422339,Verilog,one-cycle-CPU-on-ModelSim,172,1,2018-12-02 11:00:53+00:00,[],None
280,https://github.com/esromneb/ethmac.git,2015-07-30 01:50:51+00:00,,0,esromneb/ethmac,39925617,Verilog,ethmac,84080,0,2015-07-30 01:57:31+00:00,[],None
281,https://github.com/jguillenm/segundo-proyecto.git,2015-09-01 01:48:05+00:00,Segundo Proyecto Grupo 6,0,jguillenm/segundo-proyecto,41710563,Verilog,segundo-proyecto,136,0,2015-09-01 01:48:20+00:00,[],None
282,https://github.com/hy-kuo/my-first-piano.git,2015-10-24 15:06:54+00:00,Final project of Hardware Lab course in Spring 2013,0,hy-kuo/my-first-piano,44871218,Verilog,my-first-piano,2524,0,2015-10-24 15:36:12+00:00,[],None
283,https://github.com/We-Can-Apply-FPGA/Lab2.git,2015-10-13 12:12:18+00:00,,0,We-Can-Apply-FPGA/Lab2,44173848,Verilog,Lab2,21140,0,2015-10-13 12:20:37+00:00,[],None
284,https://github.com/tnat93/Complement.git,2015-10-13 18:49:38+00:00,,0,tnat93/Complement,44197539,Verilog,Complement,120,0,2015-10-13 18:50:16+00:00,[],None
285,https://github.com/Tagussan/AI-2048-FPGA.git,2015-10-04 16:24:58+00:00,,1,Tagussan/AI-2048-FPGA,43643044,Verilog,AI-2048-FPGA,148,0,2015-10-04 16:25:32+00:00,[],None
286,https://github.com/FusionLi/ECE352.git,2015-10-04 20:44:08+00:00,,0,FusionLi/ECE352,43652047,Verilog,ECE352,13,0,2015-11-17 02:32:06+00:00,[],None
287,https://github.com/jobyp/fpga.git,2015-09-11 13:27:28+00:00,Few verilog bits,0,jobyp/fpga,42310027,Verilog,fpga,148,0,2015-09-12 20:54:14+00:00,[],None
288,https://github.com/manu3193/GatoTDD.git,2015-09-09 12:52:46+00:00,,0,manu3193/GatoTDD,42178149,Verilog,GatoTDD,344,0,2015-09-09 18:12:48+00:00,[],https://api.github.com/licenses/mit
289,https://github.com/jmdespres93/ece473.git,2015-10-21 23:19:21+00:00,,0,jmdespres93/ece473,44709946,Verilog,ece473,77,0,2019-06-24 16:08:12+00:00,[],None
290,https://github.com/mox-mox/dighd.git,2015-11-03 10:56:14+00:00,Stuff for a lecture at Heidelberg University I'm attending,2,mox-mox/dighd,45460464,Verilog,dighd,442,0,2016-02-24 17:17:43+00:00,[],None
291,https://github.com/ASukhanov/verilog_modules.git,2015-10-07 15:03:50+00:00,Collection of Verilog modules for implementation in FPGA ,0,ASukhanov/verilog_modules,43823773,Verilog,verilog_modules,132,0,2015-10-07 15:36:41+00:00,[],None
292,https://github.com/apassi99/HW_SW_CoDesign.git,2015-11-08 22:15:13+00:00,Mini Projects on DE2-115 FPGA Board,0,apassi99/HW_SW_CoDesign,45801582,Verilog,HW_SW_CoDesign,11322,0,2016-01-14 22:35:04+00:00,[],None
293,https://github.com/aj-michael/Pong.git,2015-11-06 19:48:22+00:00,Pong for the Nexys 3 Spartan-6,0,aj-michael/Pong,45703742,Verilog,Pong,0,0,2015-11-06 19:53:52+00:00,[],None
294,https://github.com/maximkozirev/MIET-Project.git,2015-11-06 20:39:27+00:00,,0,maximkozirev/MIET-Project,45706204,Verilog,MIET-Project,58,0,2020-10-26 20:08:28+00:00,[],None
295,https://github.com/yavuzoguzipek/Simple-ALU.git,2015-10-29 09:22:17+00:00,"This project is a Simple ALU project. It includes Adder, Subtractor, Xor and And. This project created with using verilog.",0,yavuzoguzipek/Simple-ALU,45172769,Verilog,Simple-ALU,1604,0,2015-10-29 09:26:44+00:00,[],None
296,https://github.com/NoelSh/Projects-FPGA.git,2015-11-11 11:19:21+00:00,,0,NoelSh/Projects-FPGA,45977399,Verilog,Projects-FPGA,6507,0,2017-06-20 12:11:38+00:00,[],None
297,https://github.com/jmassucco17/full_mips.git,2015-11-13 16:12:59+00:00,Full implementation of a mips processor,0,jmassucco17/full_mips,46132596,Verilog,full_mips,2234,0,2015-11-24 23:01:05+00:00,[],https://api.github.com/licenses/mit
298,https://github.com/kevintownsend/bi-directional_XOR_memory.git,2015-10-02 19:05:27+00:00,,0,kevintownsend/bi-directional_XOR_memory,43571055,Verilog,bi-directional_XOR_memory,148,0,2015-10-04 19:56:02+00:00,[],https://api.github.com/licenses/apache-2.0
299,https://github.com/bloodykill/Hello_World.git,2015-12-06 23:26:37+00:00,,0,bloodykill/Hello_World,47518250,Verilog,Hello_World,32,0,2015-12-10 06:12:44+00:00,[],None
300,https://github.com/HackLinux/MIPS-4.git,2015-09-16 05:47:23+00:00,611 CPU,0,HackLinux/MIPS-4,42567252,Verilog,MIPS-4,160,0,2018-04-08 06:28:34+00:00,[],None
301,https://github.com/BamboWu/ComputerOrganization-lab28.git,2015-09-18 05:39:05+00:00,,0,BamboWu/ComputerOrganization-lab28,42701967,Verilog,ComputerOrganization-lab28,124,0,2018-09-08 16:13:08+00:00,[],None
302,https://github.com/meenuh/small-calculator.git,2015-10-27 05:21:37+00:00,,0,meenuh/small-calculator,45018774,Verilog,small-calculator,200,0,2015-10-29 02:39:32+00:00,[],None
303,https://github.com/b02902131/ca2015_project1.git,2015-12-04 02:22:44+00:00,,0,b02902131/ca2015_project1,47375413,Verilog,ca2015_project1,1553,0,2015-12-04 02:25:18+00:00,[],None
304,https://github.com/Leeh424/DFT_example.git,2015-11-24 20:11:08+00:00,Small design just to get DFT Jenkins jobs running,1,Leeh424/DFT_example,46815894,Verilog,DFT_example,1171,0,2016-01-11 12:11:01+00:00,[],None
305,https://github.com/richar66/LCD-TEST.git,2015-12-03 03:10:20+00:00,LCD test w questions,0,richar66/LCD-TEST,47303994,Verilog,LCD-TEST,3591,0,2015-12-03 03:10:34+00:00,[],None
306,https://github.com/EmeraldWolfram/BarrelRightRotator.git,2015-11-08 03:25:54+00:00,,0,EmeraldWolfram/BarrelRightRotator,45765356,Verilog,BarrelRightRotator,0,0,2015-11-08 03:29:04+00:00,[],None
307,https://github.com/dyogesh20/project3.git,2015-11-11 07:07:29+00:00,project 3 for Timing report resolution in ECE 540,0,dyogesh20/project3,45965521,Verilog,project3,0,0,2015-11-11 07:35:05+00:00,[],None
308,https://github.com/jordankuo/LZC.git,2015-11-10 05:29:54+00:00,VLSI Lab04,0,jordankuo/LZC,45889647,Verilog,LZC,5,0,2015-11-10 05:58:53+00:00,[],None
309,https://github.com/abertrand13/ee108_finalproject.git,2015-11-22 20:20:07+00:00,"Final project for EE108, Fall 2015.  RIP my sleep schedule.",0,abertrand13/ee108_finalproject,46678172,Verilog,ee108_finalproject,16007,0,2015-12-03 11:11:37+00:00,[],None
310,https://github.com/catmium/mips-cpu-verilog.git,2015-11-27 13:15:14+00:00,MIPS CPU written in Verilog,0,catmium/mips-cpu-verilog,46981098,Verilog,mips-cpu-verilog,418,0,2017-03-17 08:37:24+00:00,"['mips', 'verilog']",https://api.github.com/licenses/gpl-2.0
311,https://github.com/Fabeltranm/J1_soc.git,2015-08-19 13:33:12+00:00,,2,Fabeltranm/J1_soc,41035954,Verilog,J1_soc,699,0,2020-06-08 16:47:20+00:00,[],None
312,https://github.com/mgaurav/csdiitm-assignment2.git,2015-08-10 16:25:32+00:00,Automatically exported from code.google.com/p/csdiitm-assignment2,0,mgaurav/csdiitm-assignment2,40493030,Verilog,csdiitm-assignment2,132,0,2015-08-10 16:26:10+00:00,[],None
313,https://github.com/jose1209/Digitales_Grupo_2.git,2015-08-13 22:45:05+00:00,,0,jose1209/Digitales_Grupo_2,40685074,Verilog,Digitales_Grupo_2,164,0,2015-08-29 15:07:42+00:00,[],None
314,https://github.com/Aaron-Zhao123/Online_division_verilog.git,2015-08-13 16:50:21+00:00,,0,Aaron-Zhao123/Online_division_verilog,40670601,Verilog,Online_division_verilog,156,0,2015-08-13 16:55:07+00:00,[],None
315,https://github.com/LouiseSiah/TrafficLight.git,2015-08-12 15:41:21+00:00,,0,LouiseSiah/TrafficLight,40609190,Verilog,TrafficLight,868,0,2015-08-12 15:43:05+00:00,[],None
316,https://github.com/amlannayak/578_project_col_panic.git,2015-10-08 02:55:18+00:00,"Team Colonel Panic's semester project in EECS 578, at the University of Michigan",0,amlannayak/578_project_col_panic,43858668,Verilog,578_project_col_panic,0,0,2015-12-10 23:48:18+00:00,[],https://api.github.com/licenses/gpl-2.0
317,https://github.com/noootown/NCTUVerilogLab.git,2015-10-10 03:30:55+00:00,my verilog lab assignment,0,noootown/NCTUVerilogLab,43992315,Verilog,NCTUVerilogLab,25,0,2015-10-10 03:49:28+00:00,[],None
318,https://github.com/UGent-HES/MiCAP-Pro.git,2015-10-12 13:25:42+00:00,A high speed custom Reconfiguration Controller for Dynamic Circuit Specialization (DCS).,2,UGent-HES/MiCAP-Pro,44108942,Verilog,MiCAP-Pro,433,0,2016-02-03 10:44:58+00:00,[],None
319,https://github.com/f2013071/Computer-Architecture-Labs.git,2015-10-01 15:56:40+00:00,Various labs done as a part of Computer Achitecture course,0,f2013071/Computer-Architecture-Labs,43505946,Verilog,Computer-Architecture-Labs,156,0,2015-10-01 16:07:28+00:00,[],None
320,https://github.com/Milleraj66/ECE425L_LAB1.git,2015-10-04 04:31:40+00:00,ECE 425 LAB #1,0,Milleraj66/ECE425L_LAB1,43625056,Verilog,ECE425L_LAB1,148,0,2015-10-06 18:29:12+00:00,[],None
321,https://github.com/open-design/max10_leds.git,2015-09-06 21:11:56+00:00,,0,open-design/max10_leds,42019004,Verilog,max10_leds,128,0,2015-09-25 06:02:14+00:00,[],None
322,https://github.com/duanwenyi/daisy.git,2015-09-10 13:49:42+00:00,A nice girl monitor your life,0,duanwenyi/daisy,42247368,Verilog,daisy,3614,0,2019-01-25 07:56:42+00:00,[],None
323,https://github.com/Monash-2015-Ultrasonic/Logs.git,2015-10-23 03:19:50+00:00,Contains all logging data,0,Monash-2015-Ultrasonic/Logs,44788221,Verilog,Logs,92540,0,2015-10-23 08:32:56+00:00,[],https://api.github.com/licenses/gpl-2.0
324,https://github.com/cstiano/HardwareInfrastructure.git,2015-09-18 16:44:11+00:00,Repository for the Hardware Infrastructure lecture of Informatics Center (CIn) on Federal University of Pernambuco (UFPE).,0,cstiano/HardwareInfrastructure,42734614,Verilog,HardwareInfrastructure,90670,0,2016-03-15 21:56:33+00:00,[],None
325,https://github.com/davidabrahams/CompArch-Lab0.git,2015-09-24 18:05:15+00:00,,0,davidabrahams/CompArch-Lab0,43083984,Verilog,CompArch-Lab0,7096,0,2015-09-26 20:56:37+00:00,[],None
326,https://github.com/csus-senior-design/AtlysDDR2-Interface.git,2015-09-21 22:03:20+00:00,,0,csus-senior-design/AtlysDDR2-Interface,42896218,Verilog,AtlysDDR2-Interface,5432,0,2015-09-21 22:31:04+00:00,[],None
327,https://github.com/edjose182/Segundo_Proyecto_Lab_de_Digitales.git,2015-08-25 04:32:13+00:00,En este proyecto se integra un teclado para enviar datos a la Nexys 3,0,edjose182/Segundo_Proyecto_Lab_de_Digitales,41343042,Verilog,Segundo_Proyecto_Lab_de_Digitales,124,0,2015-08-25 04:38:14+00:00,[],None
328,https://github.com/JangSing/LAB2_DP_Verilog.git,2015-12-01 07:46:33+00:00,,0,JangSing/LAB2_DP_Verilog,47173969,Verilog,LAB2_DP_Verilog,493,0,2015-12-01 07:51:28+00:00,[],None
329,https://github.com/EpilogueWen/pipelined-mips-cpu.git,2015-12-01 00:23:29+00:00,Automatically exported from code.google.com/p/pipelined-mips-cpu,0,EpilogueWen/pipelined-mips-cpu,47154596,Verilog,pipelined-mips-cpu,26,0,2015-12-01 00:24:12+00:00,[],None
330,https://github.com/mosuji/141_jumps.git,2015-12-04 01:34:34+00:00,,0,mosuji/141_jumps,47373062,Verilog,141_jumps,5977,0,2015-12-04 01:34:45+00:00,[],None
331,https://github.com/vijay-raghav/verilog.git,2015-10-29 09:09:00+00:00,,0,vijay-raghav/verilog,45172101,Verilog,verilog,132,0,2015-10-29 09:09:50+00:00,[],None
332,https://github.com/yenng/dataPath_lab2.git,2015-11-24 10:12:36+00:00,,0,yenng/dataPath_lab2,46783508,Verilog,dataPath_lab2,1234,0,2015-11-24 10:14:05+00:00,[],None
333,https://github.com/nikonikolov/VERI.git,2015-11-20 11:54:05+00:00,,0,nikonikolov/VERI,46559254,Verilog,VERI,22471,0,2015-11-20 11:56:29+00:00,[],None
334,https://github.com/AdrianFeng/Stop-Watch.git,2015-11-22 03:58:50+00:00,This is a implementation of stop watch based on vertilog,0,AdrianFeng/Stop-Watch,46645577,Verilog,Stop-Watch,78,0,2017-04-11 03:06:55+00:00,[],None
335,https://github.com/khaopod/Mips-in-Verlilog.git,2015-11-26 14:40:48+00:00,Mips processor implement in Verlilog,0,khaopod/Mips-in-Verlilog,46931804,Verilog,Mips-in-Verlilog,56,0,2018-02-18 14:59:41+00:00,[],None
336,https://github.com/rafalgrm/greenScreenFPGA.git,2015-11-18 15:41:23+00:00,,0,rafalgrm/greenScreenFPGA,46428608,Verilog,greenScreenFPGA,23316,0,2016-01-13 12:30:47+00:00,[],None
337,https://github.com/Tabrizian/Logic_Design.git,2015-11-13 05:55:53+00:00,Implementation of logic design circuits using Logisim,0,Tabrizian/Logic_Design,46102948,Verilog,Logic_Design,283,0,2021-05-10 11:45:13+00:00,[],None
338,https://github.com/mashalm/2stage-pipelined-proc.git,2015-11-11 04:58:11+00:00,,0,mashalm/2stage-pipelined-proc,45960657,Verilog,2stage-pipelined-proc,0,0,2015-11-16 19:18:42+00:00,[],None
339,https://github.com/meenuh/integer_divider.git,2015-11-12 02:37:37+00:00,,0,meenuh/integer_divider,46024422,Verilog,integer_divider,0,0,2015-11-12 02:45:31+00:00,[],None
340,https://github.com/davidabrahams/CompArch-Lab3.git,2015-11-11 21:20:04+00:00,,0,davidabrahams/CompArch-Lab3,46010524,Verilog,CompArch-Lab3,1905,0,2015-11-13 22:50:54+00:00,[],None
341,https://github.com/pedrocolon93/armverilogimplementation.git,2015-09-26 22:30:11+00:00,Implementation of ARM architecture for Computer Architecture.  Uses Icarus Verilog,0,pedrocolon93/armverilogimplementation,43225522,Verilog,armverilogimplementation,37019,0,2015-09-27 03:24:20+00:00,[],None
342,https://github.com/roberth188/EMU-Hearing-Assistance-Device.git,2015-09-21 00:31:26+00:00,.Where all of the project files for the directionally filtering hearing assistive project reside,0,roberth188/EMU-Hearing-Assistance-Device,42835347,Verilog,EMU-Hearing-Assistance-Device,6460,0,2015-10-04 05:24:46+00:00,[],https://api.github.com/licenses/mit
343,https://github.com/gemarela/7_Segment_Display.git,2015-09-02 09:44:27+00:00,,0,gemarela/7_Segment_Display,41793211,Verilog,7_Segment_Display,5800,0,2015-09-02 09:47:02+00:00,[],None
344,https://github.com/zjgsuscie/FPGA_CPU.git,2015-10-22 01:14:05+00:00,,1,zjgsuscie/FPGA_CPU,44713886,Verilog,FPGA_CPU,228,0,2015-10-22 07:44:13+00:00,[],None
345,https://github.com/mafzzz/fpga-smart-home.git,2015-10-23 16:53:30+00:00,Automatically exported from code.google.com/p/fpga-smart-home,0,mafzzz/fpga-smart-home,44826138,Verilog,fpga-smart-home,252,0,2015-10-23 16:54:12+00:00,[],None
346,https://github.com/wind5027/fpgalearn.git,2015-10-28 04:40:00+00:00,,0,wind5027/fpgalearn,45089204,Verilog,fpgalearn,124,0,2015-10-28 04:40:50+00:00,[],None
347,https://github.com/johnmgrant/CMPEN417-FINAL-PROJECT.git,2015-11-19 21:53:37+00:00,Final project to replace the final exam for CMPEN 417. ,0,johnmgrant/CMPEN417-FINAL-PROJECT,46522718,Verilog,CMPEN417-FINAL-PROJECT,15,0,2021-12-03 03:16:26+00:00,[],https://api.github.com/licenses/mit
348,https://github.com/markoskal2/pipelined-mips-cpu.git,2015-11-19 09:47:37+00:00,Automatically exported from code.google.com/p/pipelined-mips-cpu,0,markoskal2/pipelined-mips-cpu,46482982,Verilog,pipelined-mips-cpu,26,0,2015-11-19 09:49:13+00:00,[],None
349,https://github.com/chaitanyamalaviya/MIPS_CPU.git,2015-11-25 06:21:01+00:00,,0,chaitanyamalaviya/MIPS_CPU,46841759,Verilog,MIPS_CPU,536,0,2015-11-25 11:18:54+00:00,[],None
350,https://github.com/jtillma3/fpga_tutorial.git,2015-08-08 06:38:21+00:00,,0,jtillma3/fpga_tutorial,40394031,Verilog,fpga_tutorial,184,0,2015-08-08 06:38:53+00:00,[],https://api.github.com/licenses/mit
351,https://github.com/jbottel/verilog-traffic-system.git,2015-08-11 05:34:52+00:00,A Xilinx ISE Verilog project that runs a standard traffic intersection. Configured for a Digilent Basys 2 FGPA with the LEDs as the standard outputs.,0,jbottel/verilog-traffic-system,40523313,Verilog,verilog-traffic-system,276,0,2015-08-11 05:42:03+00:00,[],None
352,https://github.com/pabgo/Cuarto-Proyecto.git,2015-11-07 18:00:30+00:00,ServoMotor,0,pabgo/Cuarto-Proyecto,45747774,Verilog,Cuarto-Proyecto,0,0,2015-11-07 19:38:33+00:00,[],None
353,https://github.com/lavengco/EE108-Final-Project.git,2015-11-30 06:26:36+00:00,,0,lavengco/EE108-Final-Project,47099427,Verilog,EE108-Final-Project,80,0,2022-01-13 16:11:54+00:00,[],None
354,https://github.com/MichaelH13/ENGE220Simon.git,2015-11-24 21:40:39+00:00,,0,MichaelH13/ENGE220Simon,46820282,Verilog,ENGE220Simon,33,0,2016-05-25 01:45:38+00:00,[],None
355,https://github.com/cxhy/mod_sim.git,2015-11-30 16:41:09+00:00,,0,cxhy/mod_sim,47132094,Verilog,mod_sim,973,0,2015-11-30 16:42:26+00:00,[],None
356,https://github.com/tiagolobocastro/lp805x.git,2015-12-01 16:40:37+00:00,Automatically exported from code.google.com/p/lp805x,0,tiagolobocastro/lp805x,47202970,Verilog,lp805x,237,0,2019-12-11 15:43:14+00:00,[],None
357,https://github.com/HackLinux/Assignment-of-lecture-of-archtecture--using-Verilog-.git,2015-11-15 04:38:26+00:00,,0,HackLinux/Assignment-of-lecture-of-archtecture--using-Verilog-,46204534,Verilog,Assignment-of-lecture-of-archtecture--using-Verilog-,108,0,2017-03-03 18:27:24+00:00,[],None
358,https://github.com/lmendezr/TicTacToe.git,2015-11-15 00:37:55+00:00,,1,lmendezr/TicTacToe,46198174,Verilog,TicTacToe,33,0,2015-11-15 00:47:08+00:00,[],None
359,https://github.com/taldotyl/ELEC427-Project1.git,2015-09-29 21:23:15+00:00,Flying Cat Monsters,0,taldotyl/ELEC427-Project1,43395288,Verilog,ELEC427-Project1,156,0,2015-10-07 03:00:50+00:00,[],None
360,https://github.com/Tybus/Tarea4.git,2015-10-04 01:52:38+00:00,,0,Tybus/Tarea4,43621584,Verilog,Tarea4,140,0,2015-10-04 01:55:38+00:00,[],None
361,https://github.com/class-snct-rikitakelab/CDEC_on_DE0.git,2015-09-02 04:01:34+00:00,CDECをDE0上に実装するプロジェクト,0,class-snct-rikitakelab/CDEC_on_DE0,41778962,Verilog,CDEC_on_DE0,1860,0,2015-12-11 02:44:13+00:00,[],None
362,https://github.com/alchemist231/network.git,2015-09-01 07:18:09+00:00,,0,alchemist231/network,41723241,Verilog,network,176,0,2015-09-01 07:18:58+00:00,[],None
363,https://github.com/alammonjur/shadowStack.git,2015-09-02 17:03:37+00:00,,0,alammonjur/shadowStack,41814404,Verilog,shadowStack,17672,0,2015-09-02 17:26:33+00:00,[],None
364,https://github.com/pablosistemas/temp.git,2015-09-10 01:31:36+00:00,Projeto de medidor de latência utilizando reference_nic para integração em openflow-nf2,0,pablosistemas/temp,42214425,Verilog,temp,1928,0,2018-08-19 19:44:02+00:00,[],None
365,https://github.com/llinsky/RFSC.git,2015-10-22 00:52:41+00:00,Novel resource manager HDL,0,llinsky/RFSC,44713078,Verilog,RFSC,148,0,2015-10-22 00:53:41+00:00,[],None
366,https://github.com/valkwarble/finalProject.git,2015-10-30 15:32:46+00:00,,1,valkwarble/finalProject,45259609,Verilog,finalProject,1632,0,2015-10-30 15:35:10+00:00,[],https://api.github.com/licenses/gpl-2.0
367,https://github.com/ainterr/mips_processor.git,2015-10-14 21:45:52+00:00,"A simplified, single cycle mips processor written in verilog",1,ainterr/mips_processor,44278207,Verilog,mips_processor,0,0,2015-10-14 21:58:33+00:00,[],https://api.github.com/licenses/mit
368,https://github.com/Grupo8ITCR2015/Proyecto-1-Control.git,2015-08-16 02:20:08+00:00,Control de máquina de incendios ITCR,0,Grupo8ITCR2015/Proyecto-1-Control,40795981,Verilog,Proyecto-1-Control,144,0,2015-08-16 03:46:49+00:00,[],None
369,https://github.com/aprajith24/Single-Cycle-MIPS.git,2015-09-27 23:04:59+00:00,,0,aprajith24/Single-Cycle-MIPS,43269144,Verilog,Single-Cycle-MIPS,120,0,2015-09-27 23:05:48+00:00,[],None
370,https://github.com/mashalm/eggtimerdemo.git,2015-11-02 16:42:29+00:00,,0,mashalm/eggtimerdemo,45407602,Verilog,eggtimerdemo,128,0,2015-11-02 16:43:11+00:00,[],None
371,https://github.com/steefbrown/pixelperfect.git,2015-11-25 22:13:04+00:00,"A custom bare-metal computer system, with custom CPU architecture and assembly application",0,steefbrown/pixelperfect,46890447,Verilog,pixelperfect,7876,0,2016-10-17 22:16:08+00:00,[],None
372,https://github.com/A2TY/fpga_practice.git,2015-11-21 15:25:00+00:00,,0,A2TY/fpga_practice,46620784,Verilog,fpga_practice,8,0,2015-11-21 16:15:07+00:00,[],None
373,https://github.com/mamreza/pipelined-mips-cpu.git,2015-08-03 19:04:04+00:00,Automatically exported from code.google.com/p/pipelined-mips-cpu,0,mamreza/pipelined-mips-cpu,40142886,Verilog,pipelined-mips-cpu,156,0,2015-08-03 19:04:43+00:00,[],None
374,https://github.com/kevintownsend/std_fifo.git,2015-08-10 15:21:26+00:00,,0,kevintownsend/std_fifo,40489812,Verilog,std_fifo,128,0,2015-08-10 15:22:21+00:00,[],None
375,https://github.com/plesanc/lib.git,2015-07-23 06:16:59+00:00,Verilog reuse libraries,0,plesanc/lib,39549287,Verilog,lib,116,0,2015-07-23 06:30:04+00:00,[],None
376,https://github.com/jkff90/design.git,2015-11-09 07:10:39+00:00,design,0,jkff90/design,45821369,Verilog,design,0,0,2015-11-14 08:44:06+00:00,[],https://api.github.com/licenses/gpl-3.0
377,https://github.com/jose1209/Grupo_2_Proyecto_Servo.git,2015-11-11 19:44:18+00:00,,0,jose1209/Grupo_2_Proyecto_Servo,46005560,Verilog,Grupo_2_Proyecto_Servo,26,0,2015-11-16 17:43:45+00:00,[],None
378,https://github.com/Mazsy/vhdl4fun.git,2015-10-11 23:51:46+00:00,Automatically exported from code.google.com/p/vhdl4fun,0,Mazsy/vhdl4fun,44074296,Verilog,vhdl4fun,13348,0,2015-10-11 23:52:52+00:00,[],None
379,https://github.com/Tallefer/pentevo.git,2015-11-16 21:50:15+00:00,Automatically exported from code.google.com/p/pentevo,0,Tallefer/pentevo,46305110,Verilog,pentevo,85675,0,2015-11-16 21:56:03+00:00,[],None
380,https://github.com/carstenbru/eece528_final.git,2015-11-16 23:04:48+00:00,,0,carstenbru/eece528_final,46308816,Verilog,eece528_final,42822,0,2015-12-14 09:17:51+00:00,[],None
381,https://github.com/yenng/barrel.git,2015-11-12 09:25:38+00:00,,0,yenng/barrel,46042520,Verilog,barrel,832,0,2015-11-12 09:27:49+00:00,[],None
382,https://github.com/Miltonhill/Verilog_Samples.git,2015-11-15 23:21:12+00:00,,0,Miltonhill/Verilog_Samples,46240546,Verilog,Verilog_Samples,0,0,2015-11-15 23:22:21+00:00,[],https://api.github.com/licenses/mit
383,https://github.com/CPEN311/Lab5.git,2015-11-15 02:44:57+00:00,,0,CPEN311/Lab5,46201446,Verilog,Lab5,24,0,2015-11-15 03:05:58+00:00,[],None
384,https://github.com/bremerle3/ese566.git,2015-11-12 18:03:42+00:00,,0,bremerle3/ese566,46070880,Verilog,ese566,0,0,2015-11-12 18:04:04+00:00,[],None
385,https://github.com/BrandonRad/CMPE100.git,2015-11-24 00:52:30+00:00,A Logic Design game designed with Xilinx for CMPE100 at UCSC.,0,BrandonRad/CMPE100,46757566,Verilog,CMPE100,1299,0,2015-11-24 03:34:58+00:00,[],None
386,https://github.com/EE577BFINAL/phase2.git,2015-11-26 01:56:03+00:00,,0,EE577BFINAL/phase2,46898162,Verilog,phase2,6,0,2016-03-08 04:50:55+00:00,[],None
387,https://github.com/newtity/hello_world.git,2015-11-07 17:48:13+00:00,My first repository on GitHub,0,newtity/hello_world,45747328,Verilog,hello_world,0,0,2015-11-07 18:06:23+00:00,[],None
388,https://github.com/cpu-mips/riscv.git,2015-11-07 15:13:31+00:00,Continuation of CS150 RISCV CPU project,0,cpu-mips/riscv,45741306,Verilog,riscv,712,0,2019-06-29 20:50:08+00:00,[],None
389,https://github.com/mashalm/processor-devices-bussed.git,2015-11-29 06:02:45+00:00,,0,mashalm/processor-devices-bussed,47052084,Verilog,processor-devices-bussed,31,0,2015-11-29 06:18:26+00:00,[],None
390,https://github.com/jiteshjha/CSE2111-Logic-Desgin-Lab.git,2015-11-05 19:30:06+00:00,My Verilog submissions for CSE2111 Logic Design Lab,0,jiteshjha/CSE2111-Logic-Desgin-Lab,45634311,Verilog,CSE2111-Logic-Desgin-Lab,0,0,2015-11-12 16:17:17+00:00,[],None
391,https://github.com/rxwu/cs350c-project.git,2015-12-05 02:43:06+00:00,,0,rxwu/cs350c-project,47439200,Verilog,cs350c-project,23,0,2015-12-05 02:55:45+00:00,[],None
392,https://github.com/richar66/twoQfsm.git,2015-12-03 01:22:25+00:00,2 question FSM for spanish to english vocab game ,0,richar66/twoQfsm,47299010,Verilog,twoQfsm,2930,0,2015-12-05 21:50:30+00:00,[],None
393,https://github.com/NGenetzky/sdsu-computer-org-and-arch.git,2015-12-05 16:43:58+00:00,SDState.edu CSC317 Computer Organization and Architecture,0,NGenetzky/sdsu-computer-org-and-arch,47463839,Verilog,sdsu-computer-org-and-arch,5,0,2019-09-01 04:51:25+00:00,[],None
394,https://github.com/krishnangovindraj/computerarchitecture_vliw.git,2015-11-19 14:44:44+00:00,VLIW architecture based project for our course,2,krishnangovindraj/computerarchitecture_vliw,46498470,Verilog,computerarchitecture_vliw,3981,0,2017-01-06 11:43:29+00:00,[],None
395,https://github.com/markoskal2/ece473.git,2015-11-19 11:44:59+00:00,Automatically exported from code.google.com/p/ece473,0,markoskal2/ece473,46488745,Verilog,ece473,36,0,2015-11-19 11:45:44+00:00,[],None
396,https://github.com/daviesja/own_project.git,2015-09-11 08:04:47+00:00,,0,daviesja/own_project,42295825,Verilog,own_project,1902,0,2017-01-03 07:26:22+00:00,[],None
397,https://github.com/tanmay47/FPGA_Design.git,2015-10-05 13:39:15+00:00,,0,tanmay47/FPGA_Design,43686424,Verilog,FPGA_Design,152,0,2015-10-05 13:47:40+00:00,[],None
398,https://github.com/JackZhongTJ/cpu.git,2015-09-14 16:26:55+00:00,,0,JackZhongTJ/cpu,42461255,Verilog,cpu,34596,0,2015-09-23 05:38:38+00:00,[],None
399,https://github.com/robozu93/Proyecto_3.git,2015-09-18 00:24:50+00:00,Módulos ,1,robozu93/Proyecto_3,42689981,Verilog,Proyecto_3,427,0,2015-10-22 17:00:18+00:00,[],None
400,https://github.com/abuitrago10/Arqui.git,2015-09-10 03:23:17+00:00,,0,abuitrago10/Arqui,42219547,Verilog,Arqui,4932,0,2015-09-10 03:24:18+00:00,[],None
401,https://github.com/mjeriefr/EmbeddedSystems.git,2015-09-14 12:02:16+00:00,Repo for our Embedded Systems class during Fall 2015,0,mjeriefr/EmbeddedSystems,42446061,Verilog,EmbeddedSystems,38494,0,2016-01-09 11:06:04+00:00,[],None
402,https://github.com/omvr/IiProyectoLabDigitalesIIS2015-TEC.git,2015-09-17 03:09:29+00:00,II Proyecto Corto-Control teclado,0,omvr/IiProyectoLabDigitalesIIS2015-TEC,42631645,Verilog,IiProyectoLabDigitalesIIS2015-TEC,112,0,2015-09-17 03:23:05+00:00,[],None
403,https://github.com/hann-wang/logic-cpu.git,2015-09-04 17:19:45+00:00,"Experiments for The Fundmental Of Logic & CPU, Dept. of EE, Tsinghua Univ.",0,hann-wang/logic-cpu,41928473,Verilog,logic-cpu,620,0,2015-09-04 17:20:08+00:00,[],None
404,https://github.com/DigitalLogicSummerTerm2015/modelsim_right_cpu.git,2015-07-21 18:17:54+00:00,almost right,0,DigitalLogicSummerTerm2015/modelsim_right_cpu,39462211,Verilog,modelsim_right_cpu,180,0,2015-07-21 18:18:07+00:00,[],None
405,https://github.com/edjose182/Primer_Proyecto_Del_Lab_De_Digitales.git,2015-08-04 04:18:25+00:00,Proyecto donde se implementa una maquina de estados utilizando Verilog,0,edjose182/Primer_Proyecto_Del_Lab_De_Digitales,40163028,Verilog,Primer_Proyecto_Del_Lab_De_Digitales,116,0,2015-08-04 22:24:39+00:00,[],None
406,https://github.com/JoyPP/multicycle-CPU-on-ModelSim.git,2015-08-09 02:24:28+00:00,a multicycle CPU done on ModelSim,0,JoyPP/multicycle-CPU-on-ModelSim,40422694,Verilog,multicycle-CPU-on-ModelSim,288,0,2015-08-09 02:26:39+00:00,[],None
407,https://github.com/xiangyuzhang/MIDIsampler.git,2015-07-28 19:54:13+00:00,,0,xiangyuzhang/MIDIsampler,39854704,Verilog,MIDIsampler,100,0,2015-07-28 19:54:50+00:00,[],None
408,https://github.com/domahony/ButtonCount.git,2015-07-31 22:03:13+00:00,Project to learn CPLD programming.,0,domahony/ButtonCount,40026609,Verilog,ButtonCount,140,0,2015-07-31 22:05:27+00:00,[],https://api.github.com/licenses/mit
409,https://github.com/csus-senior-design/img_cap_hdmi.git,2015-08-11 19:37:48+00:00,,2,csus-senior-design/img_cap_hdmi,40561334,Verilog,img_cap_hdmi,616,0,2015-08-11 19:39:25+00:00,[],None
410,https://github.com/Miltonhill/WaterbearCPU.git,2015-11-18 23:29:07+00:00,FPGA CPU,0,Miltonhill/WaterbearCPU,46454310,Verilog,WaterbearCPU,111,0,2015-11-18 23:30:17+00:00,[],https://api.github.com/licenses/mit
411,https://github.com/NormanJP/Heart-rate-Monitor.git,2015-11-15 07:31:10+00:00,Design of a circuit which displays waveform on VGA from signals indicating the user's heartbeat,0,NormanJP/Heart-rate-Monitor,46208796,Verilog,Heart-rate-Monitor,0,0,2015-11-15 07:33:38+00:00,[],None
412,https://github.com/shadow-fire/Verilog.git,2015-11-15 05:38:14+00:00,,0,shadow-fire/Verilog,46206002,Verilog,Verilog,0,0,2015-11-15 05:49:48+00:00,[],None
413,https://github.com/HackLinux/Procesador_MIPS_-Verilog-.git,2015-11-15 04:57:00+00:00,Projecto Diseno Sistemas Digitales,0,HackLinux/Procesador_MIPS_-Verilog-,46205008,Verilog,Procesador_MIPS_-Verilog-,164,0,2020-04-03 03:17:01+00:00,[],None
414,https://github.com/AlphaLambdaMuPi/dclab-lab3.git,2015-11-17 04:22:45+00:00,,0,AlphaLambdaMuPi/dclab-lab3,46322989,Verilog,dclab-lab3,16366,0,2015-11-17 04:23:07+00:00,[],None
415,https://github.com/alachins/fpga-ld.git,2015-11-19 23:37:23+00:00,RTL for Linkage Disequilibrium calculations on FPGAs,0,alachins/fpga-ld,46527039,Verilog,fpga-ld,195,0,2015-11-20 00:01:53+00:00,[],None
416,https://github.com/JohnChenTT/Pong.git,2015-11-21 17:27:38+00:00,A Pong clone implemented in Verilog for the Altera DE2.,2,JohnChenTT/Pong,46625639,Verilog,Pong,2830,0,2021-04-30 00:09:40+00:00,[],https://api.github.com/licenses/mit
417,https://github.com/Mmargorp/DEUS_HEREGE.git,2015-10-11 16:56:28+00:00,Professor: Deus não tira 10 em OAC. DEUS: Mas passo.,0,Mmargorp/DEUS_HEREGE,44061050,Verilog,DEUS_HEREGE,936,0,2015-10-11 18:13:11+00:00,[],None
418,https://github.com/marcosanchezdenis/check.git,2015-11-25 18:41:44+00:00,,0,marcosanchezdenis/check,46879932,Verilog,check,10,0,2015-11-25 18:42:35+00:00,[],None
419,https://github.com/ktok07b6/simple_mips.git,2015-11-30 00:56:50+00:00,,0,ktok07b6/simple_mips,47087044,Verilog,simple_mips,31,0,2020-09-21 12:55:31+00:00,[],None
420,https://github.com/OlmerAod/ADC_Interface.git,2015-11-16 17:14:12+00:00,Simple SPI interface for AD7908/AD7918/AD7928 written in verilog HDL,1,OlmerAod/ADC_Interface,46289875,Verilog,ADC_Interface,0,0,2017-08-15 14:41:26+00:00,[],https://api.github.com/licenses/mit
421,https://github.com/tmwatchanan/Mux-4-to-1.git,2015-10-08 13:31:26+00:00,Mux 4 to 1 from decoder 2 to 4,1,tmwatchanan/Mux-4-to-1,43890339,Verilog,Mux-4-to-1,105,0,2017-01-15 06:33:18+00:00,[],None
422,https://github.com/malloc82/ELC5311.git,2015-09-09 21:11:13+00:00,Baylor Advanced Digital Logic Fall 2015,0,malloc82/ELC5311,42205044,Verilog,ELC5311,17,0,2015-09-09 21:56:53+00:00,[],None
423,https://github.com/duttondj/LEDDimmer.git,2015-09-15 06:16:18+00:00,LED dimmer for DE1-SoC using PWM. Written in Verilog,0,duttondj/LEDDimmer,42499175,Verilog,LEDDimmer,324,0,2015-09-15 06:16:22+00:00,[],https://api.github.com/licenses/mit
424,https://github.com/edjose182/Tercer-Proyecto-del-Laboratorio-de-Digitales-Grupo-3.git,2015-10-01 03:34:52+00:00,Este proyecto consiste en la implantación de un ecualizador de audio de forma digital.,0,edjose182/Tercer-Proyecto-del-Laboratorio-de-Digitales-Grupo-3,43476747,Verilog,Tercer-Proyecto-del-Laboratorio-de-Digitales-Grupo-3,228,0,2015-10-01 03:51:27+00:00,[],None
425,https://github.com/lmEshoo/show-name-on-lcd.git,2015-10-01 22:05:08+00:00,lab#1 ECE431,0,lmEshoo/show-name-on-lcd,43523709,Verilog,show-name-on-lcd,120,0,2015-10-01 22:05:37+00:00,[],None
426,https://github.com/younseunghyun/verilog_temp.git,2015-10-07 13:09:52+00:00,,0,younseunghyun/verilog_temp,43816473,Verilog,verilog_temp,124,0,2015-10-07 13:14:33+00:00,[],None
427,https://github.com/lmEshoo/i2c.git,2015-10-08 22:49:10+00:00,communicate with MPC9808 temperature sensor,0,lmEshoo/i2c,43920372,Verilog,i2c,1281,0,2016-05-09 22:02:14+00:00,[],None
428,https://github.com/siddharthnarayanan/SPI.git,2015-09-22 00:06:34+00:00,,0,siddharthnarayanan/SPI,42900594,Verilog,SPI,136,0,2015-09-22 00:15:44+00:00,[],None
429,https://github.com/andrzej-r/wb_gpio.git,2015-08-21 19:15:05+00:00,A simple GPIO module with configurable bus width,0,andrzej-r/wb_gpio,41173066,Verilog,wb_gpio,100,0,2015-08-21 19:19:46+00:00,[],https://api.github.com/licenses/bsd-2-clause
430,https://github.com/gemarela/vga_controller.git,2015-09-02 09:56:01+00:00,,0,gemarela/vga_controller,41793816,Verilog,vga_controller,1192,0,2015-09-02 10:00:40+00:00,[],None
431,https://github.com/natahlieb/Advanced_Architecture.git,2015-09-16 14:05:15+00:00,,0,natahlieb/Advanced_Architecture,42590917,Verilog,Advanced_Architecture,3700,0,2015-09-16 14:11:20+00:00,[],None
432,https://github.com/Aaron-Zhao123/Newton_method.git,2015-09-17 09:38:42+00:00,,0,Aaron-Zhao123/Newton_method,42647827,Verilog,Newton_method,156,0,2015-09-17 09:43:46+00:00,[],None
433,https://github.com/UTAlfred/SEU_Circuit.git,2015-09-21 18:53:24+00:00,seu circuit level simulator,0,UTAlfred/SEU_Circuit,42887115,Verilog,SEU_Circuit,7424,0,2015-09-21 19:17:24+00:00,[],None
434,https://github.com/luchomtvn/Arquitectura.git,2015-09-19 15:02:20+00:00,repositorio para los trabajos de arquitectura de los pibe,0,luchomtvn/Arquitectura,42777220,Verilog,Arquitectura,7606,0,2015-09-19 15:22:42+00:00,[],None
435,https://github.com/jonathanmonreal/EECS301.git,2015-08-31 18:29:58+00:00,Laboratory assignments for EECS 301.,0,jonathanmonreal/EECS301,41693051,Verilog,EECS301,124906,0,2015-10-02 18:39:22+00:00,[],None
436,https://github.com/TannerWright/SHOUPOSCDN-Dev.git,2015-09-18 18:49:39+00:00,,0,TannerWright/SHOUPOSCDN-Dev,42741188,Verilog,SHOUPOSCDN-Dev,1565,0,2015-09-18 18:58:38+00:00,[],None
437,https://github.com/Twinkle0613/Verification-and-Advance-Sumulation.git,2015-11-12 04:36:26+00:00,,0,Twinkle0613/Verification-and-Advance-Sumulation,46029704,Verilog,Verification-and-Advance-Sumulation,0,0,2015-11-12 04:41:06+00:00,[],None
438,https://github.com/rohpavone/ECE_352_starter_project.git,2015-11-14 22:51:58+00:00,pipelining a processor,0,rohpavone/ECE_352_starter_project,46195291,Verilog,ECE_352_starter_project,0,0,2015-11-14 22:53:47+00:00,[],None
439,https://github.com/francislinking/Verilog_Experiment_RISC.git,2015-12-01 07:05:04+00:00,it works,2,francislinking/Verilog_Experiment_RISC,47171969,Verilog,Verilog_Experiment_RISC,17,0,2015-12-01 07:16:07+00:00,[],None
440,https://github.com/yupferris/LedShiz1.git,2015-10-30 07:48:26+00:00,My first FPGA project :),0,yupferris/LedShiz1,45236530,Verilog,LedShiz1,144,0,2015-10-30 07:48:45+00:00,[],https://api.github.com/licenses/bsd-2-clause
441,https://github.com/shawntsai/MIPS_computer_organization_project.git,2015-08-18 09:16:56+00:00,justForPractice,1,shawntsai/MIPS_computer_organization_project,40962423,Verilog,MIPS_computer_organization_project,24364,0,2015-08-18 12:42:51+00:00,[],None
442,https://github.com/nicolerey/School.git,2015-08-18 16:43:49+00:00,,0,nicolerey/School,40984355,Verilog,School,136,0,2015-08-18 16:56:01+00:00,[],None
443,https://github.com/fixator/bk0010.git,2015-07-30 22:37:26+00:00,Automatically exported from code.google.com/p/bk0010,0,fixator/bk0010,39975412,Verilog,bk0010,1656,0,2015-07-30 22:39:22+00:00,[],None
444,https://github.com/csus-senior-design/mem_test.git,2015-09-08 19:08:02+00:00,A test for the LPDDR2 memory on the Altera Cyclone V GX Starter Kit.,0,csus-senior-design/mem_test,42133234,Verilog,mem_test,964,0,2015-09-08 19:26:49+00:00,[],None
445,https://github.com/openrtl/otl.git,2015-09-02 20:43:29+00:00,,0,openrtl/otl,41826763,Verilog,otl,404,0,2015-09-21 18:58:33+00:00,[],None
446,https://github.com/wuerges/vlsi_verification.git,2015-08-25 00:44:55+00:00,,0,wuerges/vlsi_verification,41334298,Verilog,vlsi_verification,13287,0,2016-03-01 21:26:11+00:00,[],https://api.github.com/licenses/bsd-3-clause
447,https://github.com/chamora/ProyectoViernesSistemasDigitales.git,2015-09-02 15:04:34+00:00,resiverps2,0,chamora/ProyectoViernesSistemasDigitales,41808070,Verilog,ProyectoViernesSistemasDigitales,392,0,2015-09-04 00:47:06+00:00,[],None
448,https://github.com/C-L-G/rgb-lab.git,2015-09-25 03:14:11+00:00,rgb和lab互转,0,C-L-G/rgb-lab,43106953,Verilog,rgb-lab,184,0,2015-09-25 03:23:27+00:00,[],None
449,https://github.com/ChrisXin/ECE224_Lab.git,2015-09-30 22:08:37+00:00,,1,ChrisXin/ECE224_Lab,43462192,Verilog,ECE224_Lab,23365,0,2015-09-30 22:22:49+00:00,[],None
450,https://github.com/jbigalet/fpga-snake.git,2015-10-18 14:12:09+00:00,"In Verilog, for the Mimas v2 board",0,jbigalet/fpga-snake,44480592,Verilog,fpga-snake,136,0,2015-10-18 14:14:10+00:00,[],None
451,https://github.com/chenyueqi/Sub-unit_CPU_ARM.git,2015-10-21 06:57:50+00:00,"necessary sub-unit of a cpu based on ARM instruction set , including registers , alu and barrel shifter",0,chenyueqi/Sub-unit_CPU_ARM,44658301,Verilog,Sub-unit_CPU_ARM,112,0,2015-10-30 14:49:43+00:00,[],None
452,https://github.com/Aaron-Zhao123/online_mult_hd.git,2015-10-12 18:03:53+00:00,new multiplier with handshake interface,0,Aaron-Zhao123/online_mult_hd,44124869,Verilog,online_mult_hd,372,0,2015-10-12 18:06:43+00:00,[],None
453,https://github.com/HackLinux/interconnect.git,2015-10-11 01:27:01+00:00,,0,HackLinux/interconnect,44034791,Verilog,interconnect,140,0,2016-04-27 21:01:58+00:00,[],None
454,https://github.com/Ninani/fpga-snake.git,2015-11-07 13:39:49+00:00,,0,Ninani/fpga-snake,45737923,Verilog,fpga-snake,90,0,2016-01-12 14:12:36+00:00,[],None
455,https://github.com/cmarcond/tutorial-netfpga.git,2015-10-28 12:30:00+00:00,,0,cmarcond/tutorial-netfpga,45110895,Verilog,tutorial-netfpga,576,0,2015-10-28 12:32:29+00:00,[],None
456,https://github.com/ReinhardWasHere/MHE3.git,2015-10-28 07:41:48+00:00,,1,ReinhardWasHere/MHE3,45096476,Verilog,MHE3,9704,0,2016-01-26 14:41:33+00:00,[],None
457,https://github.com/Psidium/fsm-verilog-class.git,2015-10-25 20:58:32+00:00,,0,Psidium/fsm-verilog-class,44929513,Verilog,fsm-verilog-class,148,0,2015-10-25 21:01:34+00:00,[],https://api.github.com/licenses/mit
458,https://github.com/skyflyer94/single-cycle-mips-cpu.git,2015-11-20 14:05:45+00:00,Automatically exported from code.google.com/p/single-cycle-mips-cpu,0,skyflyer94/single-cycle-mips-cpu,46565376,Verilog,single-cycle-mips-cpu,16,0,2015-11-20 14:06:26+00:00,[],None
459,https://github.com/HackLinux/threadbrain.git,2015-11-15 00:52:52+00:00,A multi-core architecture for parallel brainfuck,0,HackLinux/threadbrain,46198534,Verilog,threadbrain,1392,0,2015-11-15 00:52:53+00:00,[],None
460,https://github.com/lucianbara/openrisc.git,2015-11-24 20:49:27+00:00,,0,lucianbara/openrisc,46817760,Verilog,openrisc,4544,0,2015-11-24 21:32:08+00:00,[],None
461,https://github.com/EmeraldWolfram/Microprocessor_Verilog.git,2015-11-24 10:03:31+00:00,,0,EmeraldWolfram/Microprocessor_Verilog,46783011,Verilog,Microprocessor_Verilog,4762,0,2015-11-24 10:06:17+00:00,[],None
462,https://github.com/DProvinciani/mips-simulator.git,2015-11-28 03:25:38+00:00,Trabajo final de la materia Arquitectura de Computadoras de la carrera Ingeniería en Computación - UNC - FCEFyN,0,DProvinciani/mips-simulator,47008565,Verilog,mips-simulator,4960,0,2020-04-18 04:48:09+00:00,[],None
463,https://github.com/xeniacjen/irst-mips.git,2015-12-03 05:01:03+00:00,Implement instruction randomization self-test technique (irst) based on MIPS architecture.   ,1,xeniacjen/irst-mips,47309089,Verilog,irst-mips,16892,0,2016-01-11 17:40:32+00:00,[],None
464,https://github.com/recorren/cpen311-lab4-paddlegame.git,2015-10-30 21:17:05+00:00,,0,recorren/cpen311-lab4-paddlegame,45276983,Verilog,cpen311-lab4-paddlegame,168,0,2015-10-30 21:31:23+00:00,[],None
465,https://github.com/Hotrebor/Grupo-5-Proyecto-2.git,2015-09-01 19:24:00+00:00,,0,Hotrebor/Grupo-5-Proyecto-2,41758542,Verilog,Grupo-5-Proyecto-2,156,0,2015-09-15 22:40:57+00:00,[],None
466,https://github.com/tnat93/Up-Down-Counter---7-segment-display.git,2015-09-29 18:06:00+00:00,Verilog module for a 7-segment display on the Nexys 4 board.,1,tnat93/Up-Down-Counter---7-segment-display,43385088,Verilog,Up-Down-Counter---7-segment-display,120,0,2015-10-01 16:16:58+00:00,[],None
467,https://github.com/nicktrusso/csc137.git,2015-11-04 16:10:11+00:00,,0,nicktrusso/csc137,45550735,Verilog,csc137,4,0,2016-12-05 20:15:33+00:00,[],None
468,https://github.com/ggborges/projetohw.git,2015-11-14 00:30:05+00:00,implementacao do projeto ,0,ggborges/projetohw,46154337,Verilog,projetohw,0,0,2016-06-05 19:14:58+00:00,[],None
469,https://github.com/tjyrz/openmsp430.git,2015-09-13 07:59:17+00:00,来自opencores的开源430内核,1,tjyrz/openmsp430,42388211,Verilog,openmsp430,36364,0,2015-09-13 08:16:15+00:00,[],None
470,https://github.com/kkiran13/VHDL.git,2015-09-20 00:08:46+00:00,Seven Segment and Guess the Number on BASYS 2 Board using Verilog,0,kkiran13/VHDL,42794220,Verilog,VHDL,316,0,2015-09-20 00:12:32+00:00,[],None
471,https://github.com/shinichikudo1212/embeddedrobot.git,2015-09-22 11:43:36+00:00,Automatically exported from code.google.com/p/embeddedrobot,0,shinichikudo1212/embeddedrobot,42930268,Verilog,embeddedrobot,177520,0,2015-09-22 11:49:45+00:00,[],None
472,https://github.com/sphanlung/FPGA.git,2015-10-18 23:13:30+00:00,,0,sphanlung/FPGA,44500530,Verilog,FPGA,20,0,2018-11-18 22:00:13+00:00,[],None
473,https://github.com/yug095/Acoustic_Field_Localization.git,2015-10-30 07:13:06+00:00,This is a acoustic localization system base station constructed by FPGA using verilog. ,0,yug095/Acoustic_Field_Localization,45235075,Verilog,Acoustic_Field_Localization,144,0,2015-10-30 07:16:37+00:00,[],None
474,https://github.com/Wholanz/CPU-system.git,2015-11-01 03:57:36+00:00,code wrote while trying to build a multi-cycle CPU which can run MIPS code,0,Wholanz/CPU-system,45327588,Verilog,CPU-system,208,0,2015-11-01 03:58:51+00:00,[],None
475,https://github.com/kevintownsend/decoders.git,2015-09-01 17:21:36+00:00,,0,kevintownsend/decoders,41752684,Verilog,decoders,43,0,2016-01-25 17:13:05+00:00,[],None
476,https://github.com/Stroodlemuffin/MIPSCore.git,2015-09-01 14:58:17+00:00,32 Bit MIPS processor with bypassing and forwarding done in Verilog,1,Stroodlemuffin/MIPSCore,41745146,Verilog,MIPSCore,456,0,2015-09-12 11:35:15+00:00,[],None
477,https://github.com/davidjabon/AXI-Peripheral-Library.git,2015-08-31 16:15:20+00:00,A repository of AXI Lite peripherals for Xilinx FPGA's,0,davidjabon/AXI-Peripheral-Library,41686596,Verilog,AXI-Peripheral-Library,224,0,2019-01-31 04:29:04+00:00,[],https://api.github.com/licenses/gpl-2.0
478,https://github.com/lacj31/1_Proyecto_Ecualizador_G4.git,2015-09-27 23:49:19+00:00,Proyecto Ecualizador Digital,0,lacj31/1_Proyecto_Ecualizador_G4,43270440,Verilog,1_Proyecto_Ecualizador_G4,108,0,2015-09-28 00:50:04+00:00,[],None
479,https://github.com/tjgray04/ECE6710_06.git,2015-10-09 19:09:35+00:00,ECE6710 Group 6 Repo.,0,tjgray04/ECE6710_06,43974994,Verilog,ECE6710_06,16578,0,2016-04-01 19:39:56+00:00,[],None
480,https://github.com/BogdanSorlea/pcie-compare.git,2015-09-14 09:27:06+00:00,,0,BogdanSorlea/pcie-compare,42439390,Verilog,pcie-compare,552,0,2015-09-14 09:29:18+00:00,[],None
481,https://github.com/Efil88/Proyecto-2-Digitales.git,2015-09-15 01:24:41+00:00,,0,Efil88/Proyecto-2-Digitales,42487077,Verilog,Proyecto-2-Digitales,140,0,2015-09-15 01:48:49+00:00,[],None
482,https://github.com/yuwen41200/digital-lab.git,2015-09-24 13:40:26+00:00,,0,yuwen41200/digital-lab,43069146,Verilog,digital-lab,1152,0,2020-12-04 19:19:49+00:00,[],None
483,https://github.com/osafune/CQEXT_cineraria.git,2015-09-25 23:06:20+00:00,,0,osafune/CQEXT_cineraria,43179587,Verilog,CQEXT_cineraria,4700,0,2015-09-25 23:06:47+00:00,[],None
484,https://github.com/andrzej-r/wb_sseg_ctrl.git,2015-08-21 19:00:34+00:00,Seven segment LED display controller,0,andrzej-r/wb_sseg_ctrl,41172410,Verilog,wb_sseg_ctrl,136,0,2015-08-21 19:07:46+00:00,[],https://api.github.com/licenses/bsd-2-clause
485,https://github.com/Dorrin93/FPGAScope.git,2015-10-15 10:56:22+00:00,Oscilloscope on a FPGA circuit,0,Dorrin93/FPGAScope,44311691,Verilog,FPGAScope,0,0,2023-01-28 20:32:16+00:00,[],None
486,https://github.com/theapi/de0-nano.git,2015-10-13 10:32:19+00:00,Experiments with the DE0 Nano FPGA board ,1,theapi/de0-nano,44169113,Verilog,de0-nano,2110,0,2016-01-11 17:51:38+00:00,[],https://api.github.com/licenses/mit
487,https://github.com/lucasengecomp/netFPGA_crypto_nic.git,2015-10-15 18:38:27+00:00,,0,lucasengecomp/netFPGA_crypto_nic,44337740,Verilog,netFPGA_crypto_nic,112,0,2015-10-15 18:41:36+00:00,[],None
488,https://github.com/fangxinwang/CCDN-NetFPGA.git,2015-08-26 06:14:01+00:00,This project implement a content centric forwarding protocol in NetFPGA based on the reference router project.,0,fangxinwang/CCDN-NetFPGA,41407873,Verilog,CCDN-NetFPGA,34244,0,2015-08-26 06:57:39+00:00,[],
489,https://github.com/vVvDAPPA/restart.git,2015-10-07 10:56:04+00:00,it is a mips processor which base on the book.,0,vVvDAPPA/restart,43809904,Verilog,restart,175,0,2015-11-08 03:48:29+00:00,[],None
490,https://github.com/sbikovsky/MIPSLabs.git,2015-09-16 23:06:31+00:00,MIPS32 Labs,0,sbikovsky/MIPSLabs,42618055,Verilog,MIPSLabs,38,0,2016-11-23 06:03:15+00:00,[],None
491,https://github.com/BamboWu/ComputerOrganization-lab07.git,2015-09-17 10:15:32+00:00,,0,BamboWu/ComputerOrganization-lab07,42649410,Verilog,ComputerOrganization-lab07,144,0,2018-09-08 16:13:32+00:00,[],None
492,https://github.com/juseus03/proyecto1arqui.git,2015-09-06 16:44:57+00:00,Primer proyecto ADSD ,0,juseus03/proyecto1arqui,42010070,Verilog,proyecto1arqui,5420,0,2015-09-08 02:54:54+00:00,[],None
493,https://github.com/pyth7853/VerilogLab.git,2015-09-09 03:35:43+00:00,Learning verilog,0,pyth7853/VerilogLab,42154090,Verilog,VerilogLab,252,0,2015-09-09 03:49:40+00:00,[],None
494,https://github.com/IonizedCake/CA-Project-1.git,2015-12-03 13:10:20+00:00,,0,IonizedCake/CA-Project-1,47332738,Verilog,CA-Project-1,30,0,2015-12-03 15:00:46+00:00,[],None
495,https://github.com/adityarajagopal/VERI-year2-labs.git,2015-12-04 00:00:46+00:00,,0,adityarajagopal/VERI-year2-labs,47368762,Verilog,VERI-year2-labs,10090,0,2015-12-04 00:02:24+00:00,[],None
496,https://github.com/rmariusg/hamming_code.git,2015-11-03 23:51:48+00:00,"An implementation in Verilog of Hamming encoding on (15,11) and decoding, with an additional parity bit.",1,rmariusg/hamming_code,45503462,Verilog,hamming_code,0,0,2015-11-29 11:30:30+00:00,[],None
497,https://github.com/andrewpeck/tmb2005e_fw.git,2015-11-04 00:50:10+00:00,,0,andrewpeck/tmb2005e_fw,45505555,Verilog,tmb2005e_fw,808,0,2015-11-04 00:50:58+00:00,[],None
498,https://github.com/Tallefer/ngs.git,2015-11-16 21:49:05+00:00,Automatically exported from code.google.com/p/ngs,0,Tallefer/ngs,46305057,Verilog,ngs,27865,0,2015-11-16 21:51:16+00:00,[],None
499,https://github.com/xytgeorge/EEES.git,2015-11-10 23:43:43+00:00,Energy-efficient embedded systems,1,xytgeorge/EEES,45947907,Verilog,EEES,0,0,2015-11-10 23:47:32+00:00,[],None
500,https://github.com/hmdgharb/5-Staged-MIPS-Pipeline.git,2015-07-21 13:48:19+00:00,"this software is part of  main project  in Computer Architecture Laboratory which has been held in University of Tehran.  for developing this project, i have used verilog Language in modelsim software.  this project has been constructed, according to 5 staged MIPS pipeline (i.e. DesignSheet.jpg which included in the Design folder). the instruction set length of this project is 16 bit. the ALU of this Mips pipeline can do operation in Instruction Set of Type: R-Type Instruction set(register type: NOP, ADD, SUB, AND, OR, XOR, SL, SR, SRU, MUL) and I-Type Instruction set(Imediate Type: ADDI, LD, ST, BZ, JMP).",2,hmdgharb/5-Staged-MIPS-Pipeline,39447879,Verilog,5-Staged-MIPS-Pipeline,1488,0,2015-07-21 15:04:19+00:00,[],https://api.github.com/licenses/gpl-2.0
501,https://github.com/scott7950/verilog_practice.git,2015-08-04 14:19:35+00:00,Verilog Practice,0,scott7950/verilog_practice,40189078,Verilog,verilog_practice,112,0,2015-08-04 14:19:51+00:00,[],None
502,https://github.com/kevintownsend/asymmetric_fifo.git,2015-08-14 21:09:27+00:00,,0,kevintownsend/asymmetric_fifo,40736159,Verilog,asymmetric_fifo,132,0,2015-08-14 21:12:05+00:00,[],None
503,https://github.com/thucdtran/Lab0-CA.git,2015-09-24 23:08:44+00:00,W/ Jordan and Jason,0,thucdtran/Lab0-CA,43097833,Verilog,Lab0-CA,0,0,2024-03-01 02:14:45+00:00,[],None
504,https://github.com/ak-fau/fpga-cyclone_iv.git,2015-09-08 07:59:29+00:00,Z-scale support on Altera Cyclone IV FPGA,0,ak-fau/fpga-cyclone_iv,42098404,Verilog,fpga-cyclone_iv,196,0,2015-09-18 12:10:47+00:00,[],https://api.github.com/licenses/bsd-2-clause
505,https://github.com/kevuo/Gato.git,2015-09-18 04:55:57+00:00,Proyecto #1: Taller de Diseño Digital,1,kevuo/Gato,42700481,Verilog,Gato,130,0,2015-09-18 04:59:18+00:00,[],None
506,https://github.com/AI6YP/robot.git,2015-09-05 03:02:28+00:00,:turtle: robot servo controller,2,AI6YP/robot,41946869,Verilog,robot,144,0,2021-02-21 04:22:41+00:00,[],https://api.github.com/licenses/mit
507,https://github.com/open-design/max10_ftdi_sync_fifo.git,2015-09-06 21:09:56+00:00,,0,open-design/max10_ftdi_sync_fifo,42018929,Verilog,max10_ftdi_sync_fifo,156,0,2015-09-25 06:03:24+00:00,[],None
508,https://github.com/aditya23788/cs220-galois-aig-rewriting.git,2015-09-13 08:31:49+00:00,Automatically exported from code.google.com/p/cs220-galois-aig-rewriting,0,aditya23788/cs220-galois-aig-rewriting,42388954,Verilog,cs220-galois-aig-rewriting,15444,0,2015-09-13 08:33:16+00:00,[],None
509,https://github.com/ykgr08/Proyecto3.git,2015-10-02 00:09:27+00:00,,0,ykgr08/Proyecto3,43527907,Verilog,Proyecto3,200,0,2015-10-02 00:16:05+00:00,[],None
510,https://github.com/l31g/capigups.git,2015-11-10 19:56:52+00:00,,0,l31g/capigups,45936716,Verilog,capigups,4357,0,2015-12-04 00:36:47+00:00,[],None
511,https://github.com/j1mb0/ECE485.git,2015-11-12 19:51:18+00:00,,0,j1mb0/ECE485,46076978,Verilog,ECE485,0,0,2015-11-12 19:55:09+00:00,[],None
512,https://github.com/Milleraj66/ECE425L_LAB4.git,2015-11-13 03:39:03+00:00,Data Flow for single cycle 16bit MIPS processor,1,Milleraj66/ECE425L_LAB4,46098111,Verilog,ECE425L_LAB4,46,0,2018-06-16 12:17:54+00:00,[],None
513,https://github.com/shangdawei/frfbc.git,2015-10-25 11:21:51+00:00,Automatically exported from code.google.com/p/frfbc,0,shangdawei/frfbc,44906998,Verilog,frfbc,240,0,2015-10-25 11:23:24+00:00,[],None
514,https://github.com/elnx/FPGA-Verilog-utils.git,2015-10-23 04:32:14+00:00,Some useful modules in FPGA development using Verilog HDL,0,elnx/FPGA-Verilog-utils,44790942,Verilog,FPGA-Verilog-utils,144,0,2015-10-30 03:36:44+00:00,[],None
515,https://github.com/empyrion/Caches.git,2015-07-25 18:49:59+00:00,Verilog open-source cache implementations,2,empyrion/Caches,39698356,Verilog,Caches,580,0,2021-01-20 21:43:16+00:00,[],None
516,https://github.com/DeanoC/ice40K-empty.git,2015-08-08 06:03:15+00:00,https://hackaday.io/project/7021-ice40k-boards empty project,0,DeanoC/ice40K-empty,40393313,Verilog,ice40K-empty,116,0,2015-08-22 03:06:56+00:00,[],None
517,https://github.com/ConicLabs/client_component_template.git,2015-08-23 20:18:08+00:00,,0,ConicLabs/client_component_template,41265602,Verilog,client_component_template,3360,0,2015-08-23 20:43:21+00:00,[],None
518,https://github.com/MiguelAleman/alarm-clock-verilog.git,2015-11-25 04:12:50+00:00,Alarm Clock Project,2,MiguelAleman/alarm-clock-verilog,46836830,Verilog,alarm-clock-verilog,33,0,2015-12-13 18:54:25+00:00,[],None
519,https://github.com/recorren/cpen311-lab5-piano.git,2015-11-17 02:19:12+00:00,,0,recorren/cpen311-lab5-piano,46317464,Verilog,cpen311-lab5-piano,26,0,2015-11-17 02:30:47+00:00,[],None
520,https://github.com/HEATHlabs/wbmctrl.git,2015-11-17 00:17:05+00:00,Automatically exported from code.google.com/p/wbmctrl,0,HEATHlabs/wbmctrl,46311844,Verilog,wbmctrl,37,0,2015-11-17 00:17:46+00:00,[],None
521,https://github.com/coolguy55/m2.git,2015-11-26 01:44:39+00:00,,0,coolguy55/m2,46897759,Verilog,m2,11,0,2015-11-26 01:55:06+00:00,[],None
522,https://github.com/zhulihenglibi/216A_version2.git,2015-11-23 21:25:34+00:00,,0,zhulihenglibi/216A_version2,46748947,Verilog,216A_version2,6777,0,2015-11-23 21:38:27+00:00,[],None
523,https://github.com/recorren/cpen311-lab3-VGAController.git,2015-10-16 03:53:35+00:00,,1,recorren/cpen311-lab3-VGAController,44361093,Verilog,cpen311-lab3-VGAController,198,0,2015-10-16 04:10:15+00:00,[],None
524,https://github.com/plancherb1/6.111-Final-Project.git,2015-11-02 18:53:18+00:00,,1,plancherb1/6.111-Final-Project,45414830,Verilog,6.111-Final-Project,77383,0,2015-11-02 18:54:12+00:00,[],None
525,https://github.com/Twinkle0613/barrel.git,2015-11-19 09:54:45+00:00,,0,Twinkle0613/barrel,46483354,Verilog,barrel,327,0,2015-11-19 09:58:30+00:00,[],None
526,https://github.com/shangdawei/red-tin-logic-analyzer.git,2015-10-25 12:15:51+00:00,Automatically exported from code.google.com/p/red-tin-logic-analyzer,0,shangdawei/red-tin-logic-analyzer,44908717,Verilog,red-tin-logic-analyzer,292,0,2015-10-25 12:16:31+00:00,[],None
527,https://github.com/shangdawei/open-logic-analyzer-in-fpga.git,2015-10-25 12:16:17+00:00,Automatically exported from code.google.com/p/open-logic-analyzer-in-fpga,0,shangdawei/open-logic-analyzer-in-fpga,44908727,Verilog,open-logic-analyzer-in-fpga,52396,0,2015-10-25 12:18:13+00:00,[],None
528,https://github.com/st945306/CAPJ1.git,2015-12-01 13:59:30+00:00,,0,st945306/CAPJ1,47192916,Verilog,CAPJ1,52,0,2015-12-01 14:15:36+00:00,[],None
529,https://github.com/Milleraj66/ECE425L_LAB3.git,2015-10-21 02:40:20+00:00,16 bit register file,0,Milleraj66/ECE425L_LAB3,44648279,Verilog,ECE425L_LAB3,136,0,2015-10-21 02:42:12+00:00,[],None
530,https://github.com/marcuspanje/phased_delay_fpga.git,2015-10-19 14:52:40+00:00,,1,marcuspanje/phased_delay_fpga,44541957,Verilog,phased_delay_fpga,17,0,2016-02-09 22:08:28+00:00,[],None
531,https://github.com/minosniu/nerf-verilog.git,2015-08-24 09:51:44+00:00,Automatically exported from code.google.com/p/nerf-verilog,0,minosniu/nerf-verilog,41295565,Verilog,nerf-verilog,220968,0,2015-08-24 10:22:46+00:00,[],None
532,https://github.com/dpankova/drift_correction.git,2015-08-07 20:02:09+00:00,A baseline drift correction module for Icecube PDOM,0,dpankova/drift_correction,40378764,Verilog,drift_correction,7929,0,2019-07-16 17:33:53+00:00,[],None
533,https://github.com/jguillenm/primer-proyecto.git,2015-08-04 21:05:22+00:00,,1,jguillenm/primer-proyecto,40209062,Verilog,primer-proyecto,136,0,2015-08-04 21:07:35+00:00,[],None
534,https://github.com/BackupTheBerlios/ixbtscope-svn.git,2015-08-15 05:30:39+00:00,,0,BackupTheBerlios/ixbtscope-svn,40748046,Verilog,ixbtscope-svn,5596,0,2015-08-15 05:31:03+00:00,[],None
535,https://github.com/abinashmeher999/CPU.git,2015-07-24 08:14:38+00:00,,0,abinashmeher999/CPU,39620013,Verilog,CPU,142,0,2016-01-29 08:38:57+00:00,[],None
536,https://github.com/aglt93/proyectoElectrico.git,2015-09-02 22:57:53+00:00,,0,aglt93/proyectoElectrico,41831781,Verilog,proyectoElectrico,75250,0,2015-11-30 06:53:33+00:00,[],None
537,https://github.com/ezhang94/6111_Sp15.git,2015-09-23 17:18:11+00:00,6.111 Digital Systems Laboratory Lab Repositories,0,ezhang94/6111_Sp15,43015625,Verilog,6111_Sp15,964,0,2015-09-23 17:36:19+00:00,[],None
538,https://github.com/francislinking/Verilog_Experiment_EEPROM_I2C.git,2015-10-27 05:21:49+00:00,Verilog_Experiment_EEPROM_I2C,1,francislinking/Verilog_Experiment_EEPROM_I2C,45018783,Verilog,Verilog_Experiment_EEPROM_I2C,204,0,2015-10-27 05:27:26+00:00,[],None
539,https://github.com/mattwhiteside/quadric-intersector.git,2015-10-27 04:47:30+00:00,Work in progress: pipelined machine for testing intersection of rays with quadric surfaces.,0,mattwhiteside/quadric-intersector,45017615,Verilog,quadric-intersector,3400,0,2015-10-27 04:48:44+00:00,[],None
540,https://github.com/ted0119/iclab2.git,2015-11-23 08:12:19+00:00,,0,ted0119/iclab2,46705866,Verilog,iclab2,2,0,2015-11-23 08:15:22+00:00,[],None
541,https://github.com/UltracoldAtomsLab/Control-waveformGen.git,2015-12-01 11:02:18+00:00,,0,UltracoldAtomsLab/Control-waveformGen,47183909,Verilog,Control-waveformGen,1008,0,2016-01-21 08:45:24+00:00,[],None
542,https://github.com/bufans/odin-ii.git,2015-09-19 05:18:20+00:00,Automatically exported from code.google.com/p/odin-ii,0,bufans/odin-ii,42760804,Verilog,odin-ii,6824,0,2020-01-17 14:23:13+00:00,[],None
543,https://github.com/timerg/verilog.git,2015-09-11 11:14:32+00:00,,1,timerg/verilog,42304185,Verilog,verilog,6544,0,2015-09-14 01:19:00+00:00,[],None
544,https://github.com/Athanasios123/de2150sample.git,2015-09-13 13:21:37+00:00,,0,Athanasios123/de2150sample,42396582,Verilog,de2150sample,13160,0,2015-09-13 13:46:26+00:00,[],None
545,https://github.com/stubbs28/cs3220_project3.git,2015-11-04 21:37:04+00:00,,0,stubbs28/cs3220_project3,45569090,Verilog,cs3220_project3,548,0,2015-11-04 21:38:40+00:00,[],None
546,https://github.com/mshaklunov/mips_onemore.git,2015-11-06 11:14:15+00:00,,0,mshaklunov/mips_onemore,45677639,Verilog,mips_onemore,222,0,2015-11-06 11:41:06+00:00,[],https://api.github.com/licenses/mit
547,https://github.com/xeniacjen/dpa.git,2015-11-09 01:18:06+00:00,Digital photo album RTL design ,0,xeniacjen/dpa,45807388,Verilog,dpa,17083,0,2015-12-03 05:14:06+00:00,[],None
548,https://github.com/ckbberry/Exp8.git,2015-10-22 03:56:41+00:00,Verilog and ucf files with test bench,0,ckbberry/Exp8,44721027,Verilog,Exp8,136,0,2015-10-22 03:58:39+00:00,[],None
549,https://github.com/tlautrec/EE2020_FPGA_project.git,2015-10-24 08:07:07+00:00,Verilog codes for my EE2020 FPGA Project (AY15/16),1,tlautrec/EE2020_FPGA_project,44857772,Verilog,EE2020_FPGA_project,13813,0,2015-10-24 09:15:56+00:00,[],None
550,https://github.com/1089pop/quest2.git,2015-09-03 19:46:18+00:00,quest2,0,1089pop/quest2,41880366,Verilog,quest2,108,0,2015-09-03 19:58:19+00:00,[],None
551,https://github.com/jinyibin/CPLD.git,2015-09-01 08:16:03+00:00,CPLD for uav-helis,0,jinyibin/CPLD,41725979,Verilog,CPLD,88,0,2016-02-17 08:13:46+00:00,[],None
552,https://github.com/Wonicon/ArchLab.git,2015-12-06 15:18:11+00:00,组成原理实验,0,Wonicon/ArchLab,47501820,Verilog,ArchLab,492,0,2015-12-06 15:18:50+00:00,[],None
553,https://github.com/afisher92/CircularQueues.git,2015-12-02 17:48:16+00:00,ECE 551 Circular Queue Repo to be used in the final project,0,afisher92/CircularQueues,47277972,Verilog,CircularQueues,185,0,2016-01-25 17:18:14+00:00,[],None
554,https://github.com/asturkmani/Vector-Norm-List-Processor.git,2015-10-20 20:27:08+00:00,,0,asturkmani/Vector-Norm-List-Processor,44633007,Verilog,Vector-Norm-List-Processor,145,0,2015-12-21 21:11:35+00:00,[],None
555,https://github.com/hrshishym/DriveTFT18.git,2015-11-03 14:48:07+00:00,,0,hrshishym/DriveTFT18,45473097,Verilog,DriveTFT18,152,0,2015-11-03 14:54:53+00:00,[],https://api.github.com/licenses/mit
556,https://github.com/zhangbay/extra-stuff.git,2015-11-01 00:46:24+00:00,,0,zhangbay/extra-stuff,45323373,Verilog,extra-stuff,30556,0,2015-11-01 01:36:16+00:00,[],None
557,https://github.com/ravaljabal/Verilog-Projects.git,2015-10-26 15:48:43+00:00,Verilog Project Codes,0,ravaljabal/Verilog-Projects,44979055,Verilog,Verilog-Projects,112,0,2015-10-26 15:48:49+00:00,[],None
558,https://github.com/Johnnito/Proyecto-3-Ecualizador-de-audio.git,2015-10-05 00:20:52+00:00,,0,Johnnito/Proyecto-3-Ecualizador-de-audio,43658043,Verilog,Proyecto-3-Ecualizador-de-audio,128,0,2015-10-05 04:26:18+00:00,[],None
559,https://github.com/sarahwalters/CompArch-Lab1.git,2015-10-07 18:17:07+00:00,,0,sarahwalters/CompArch-Lab1,43835685,Verilog,CompArch-Lab1,3948,0,2015-10-10 19:22:30+00:00,[],None
560,https://github.com/reaganm/6.111-final-project.git,2015-11-18 21:55:16+00:00,,1,reaganm/6.111-final-project,46450020,Verilog,6.111-final-project,50,0,2015-11-18 22:23:33+00:00,[],None
561,https://github.com/saptadeeppal/32Ch_design_unoptimized.git,2015-11-22 21:22:33+00:00,,1,saptadeeppal/32Ch_design_unoptimized,46680764,Verilog,32Ch_design_unoptimized,148,0,2015-11-22 21:26:06+00:00,[],None
562,https://github.com/kraken2203/BTL_KTMT_MIPSpipeline.git,2015-11-16 15:42:48+00:00,,0,kraken2203/BTL_KTMT_MIPSpipeline,46284397,Verilog,BTL_KTMT_MIPSpipeline,3761,0,2015-11-16 15:50:21+00:00,[],None
563,https://github.com/marcosanchezdenis/MonocicloClase.git,2015-11-18 13:04:37+00:00,"Procesador Monociclo para la clase, debe ser de cuatro bits",0,marcosanchezdenis/MonocicloClase,46419151,Verilog,MonocicloClase,17,0,2015-11-18 13:12:59+00:00,[],None
564,https://github.com/marcosanchezdenis/monociclo.git,2015-11-16 16:09:23+00:00,,0,marcosanchezdenis/monociclo,46286063,Verilog,monociclo,0,0,2015-11-16 16:18:39+00:00,[],None
565,https://github.com/RenatoUtsch/oc2.git,2015-09-12 19:29:18+00:00,Trabalhos de OC2,0,RenatoUtsch/oc2,42370135,Verilog,oc2,500,0,2016-04-14 21:41:06+00:00,[],None
566,https://github.com/Leeh424/DFT_ExampleB.git,2015-11-25 09:06:07+00:00,,0,Leeh424/DFT_ExampleB,46849897,Verilog,DFT_ExampleB,1371,0,2015-11-25 09:12:09+00:00,[],None
567,https://github.com/ckbberry/EE2731-Final-Project.git,2015-12-01 21:56:07+00:00,,0,ckbberry/EE2731-Final-Project,47219839,Verilog,EE2731-Final-Project,2,0,2015-12-01 21:57:34+00:00,[],None
568,https://github.com/muhammadnash/E7-report.git,2015-12-01 19:27:38+00:00,,0,muhammadnash/E7-report,47212145,Verilog,E7-report,1,0,2015-12-01 19:29:06+00:00,[],None
569,https://github.com/IVIascitelli/Coding-Projects.git,2015-11-07 22:47:05+00:00,This repository contains past coding projects that I have done either independently or for school.,0,IVIascitelli/Coding-Projects,45757947,Verilog,Coding-Projects,23,0,2018-01-15 16:45:10+00:00,[],None
570,https://github.com/celeryellery/Phasith-and-Ellery-Lab.git,2015-07-30 08:01:04+00:00,A place to share code for Lab 3,0,celeryellery/Phasith-and-Ellery-Lab,39938629,Verilog,Phasith-and-Ellery-Lab,404,0,2015-08-05 07:52:12+00:00,[],None
571,https://github.com/houseofjing/sound_fyp.git,2015-07-30 07:26:16+00:00,,0,houseofjing/sound_fyp,39937178,Verilog,sound_fyp,188,0,2015-07-30 07:35:20+00:00,[],None
572,https://github.com/3TT/MIPS_UART.git,2015-07-29 03:16:24+00:00,"Implementacion del procesador MIPS DLX, junto con una unidad de Debug para tener la informacón de la ejecución del procesador. Tiene implementada una UART para establecer una comunicación serie y poder enviar los valores de la unidad de debug.",0,3TT/MIPS_UART,39870675,Verilog,MIPS_UART,176,0,2015-07-29 03:31:16+00:00,[],None
573,https://github.com/thibugio/813.git,2015-10-25 23:21:22+00:00,,0,thibugio/813,44934740,Verilog,813,1392,0,2015-12-19 01:19:33+00:00,[],None
574,https://github.com/peterpengwei/Microbenchmarks_QuickAssist.git,2015-10-15 21:51:29+00:00,,0,peterpengwei/Microbenchmarks_QuickAssist,44347650,Verilog,Microbenchmarks_QuickAssist,168,0,2015-10-15 21:55:48+00:00,[],https://api.github.com/licenses/gpl-2.0
575,https://github.com/elnx/WashingMachine.git,2015-10-15 16:00:19+00:00,A FPGA implement of a washing machine written in Verilog HDL for my EE lab.,2,elnx/WashingMachine,44329046,Verilog,WashingMachine,13220,0,2022-02-15 10:40:10+00:00,[],None
576,https://github.com/mashalm/single-cycle-processor.git,2015-10-19 18:54:51+00:00,,0,mashalm/single-cycle-processor,44556557,Verilog,single-cycle-processor,138,0,2015-10-19 18:55:49+00:00,[],None
577,https://github.com/Waleed-Chaudhry/MIPS_Single_Cycle_Datapath.git,2015-10-12 12:24:18+00:00,,0,Waleed-Chaudhry/MIPS_Single_Cycle_Datapath,44105825,Verilog,MIPS_Single_Cycle_Datapath,156,0,2015-10-12 12:58:15+00:00,[],None
578,https://github.com/Alex-Whitelock/Processor.git,2015-10-14 19:20:32+00:00,,0,Alex-Whitelock/Processor,44270851,Verilog,Processor,1408,0,2015-10-24 18:57:29+00:00,[],None
579,https://github.com/ra4king/LC3-CPU-Verilog.git,2015-10-11 21:50:59+00:00,LC3 CPU implemented in Verilog,0,ra4king/LC3-CPU-Verilog,44071143,Verilog,LC3-CPU-Verilog,6264,0,2015-10-11 21:53:48+00:00,[],None
580,https://github.com/mafzzz/inf-uth-vlsi-2013-group-6.git,2015-10-23 16:51:45+00:00,Automatically exported from code.google.com/p/inf-uth-vlsi-2013-group-6,0,mafzzz/inf-uth-vlsi-2013-group-6,44826044,Verilog,inf-uth-vlsi-2013-group-6,864,0,2015-10-23 16:52:32+00:00,[],None
581,https://github.com/CMCammarano/EE-454-Portable-Ultrasound.git,2015-11-03 03:54:04+00:00,The repository for our portable ultrasound and quickhull project.,2,CMCammarano/EE-454-Portable-Ultrasound,45440421,Verilog,EE-454-Portable-Ultrasound,1017,0,2015-11-27 19:13:05+00:00,[],https://api.github.com/licenses/mit
582,https://github.com/chenyueqi/PipeLine_CPU_MIPS.git,2015-11-03 06:15:18+00:00,A complete pipeline based on mips instruction.,1,chenyueqi/PipeLine_CPU_MIPS,45445861,Verilog,PipeLine_CPU_MIPS,52,0,2015-12-04 16:22:21+00:00,[],None
583,https://github.com/ramyadhadidi/harmonica.git,2015-09-28 18:15:36+00:00,All CHDL repos,0,ramyadhadidi/harmonica,43318321,Verilog,harmonica,558,0,2016-09-26 16:33:22+00:00,[],None
584,https://github.com/shuralex/bk0010.git,2015-10-01 23:19:03+00:00,Automatically exported from code.google.com/p/bk0010,0,shuralex/bk0010,43526255,Verilog,bk0010,1684,0,2015-10-01 23:19:55+00:00,[],None
585,https://github.com/fractalic/CPEN311_DigitalSystemsDesign.git,2015-09-15 16:55:51+00:00,All lab code for CPEN 311 courses,0,fractalic/CPEN311_DigitalSystemsDesign,42533363,Verilog,CPEN311_DigitalSystemsDesign,18188,0,2015-10-18 05:35:50+00:00,[],None
586,https://github.com/Hotrebor/Grupo-5-Proyecto-Largo-1.git,2015-09-15 22:44:10+00:00,Filtro de Audio Digital,0,Hotrebor/Grupo-5-Proyecto-Largo-1,42551074,Verilog,Grupo-5-Proyecto-Largo-1,232,0,2015-09-27 23:03:53+00:00,[],None
587,https://github.com/lacj31/Proyecto_corto_1_FSM_G4.git,2015-09-26 23:42:01+00:00,"Proyecto corto 1 del curso de laboratorio de diseño digital, de una maquina de estado de un sistema de control de incendio",0,lacj31/Proyecto_corto_1_FSM_G4,43227267,Verilog,Proyecto_corto_1_FSM_G4,124,0,2015-09-27 23:33:26+00:00,[],None
588,https://github.com/jsmunevarg/control_de_asistencia.git,2015-09-30 16:50:30+00:00,,0,jsmunevarg/control_de_asistencia,43445706,Verilog,control_de_asistencia,10689,0,2015-09-30 17:17:55+00:00,[],None
589,https://github.com/lawchihon/Digital-Systems.git,2015-10-10 01:08:03+00:00,All verilog projects,0,lawchihon/Digital-Systems,43987353,Verilog,Digital-Systems,208,0,2015-10-10 18:33:27+00:00,[],None
590,https://github.com/degozaru/verilogModules.git,2015-09-30 21:26:09+00:00,MODULES FAM MODULES HERE,0,degozaru/verilogModules,43460149,Verilog,verilogModules,16,0,2015-09-30 21:29:44+00:00,[],None
591,https://github.com/yuntae1000/CA-Lab0.git,2015-09-30 23:49:45+00:00,team of 3,0,yuntae1000/CA-Lab0,43467130,Verilog,CA-Lab0,102,0,2016-12-25 13:35:58+00:00,[],None
592,https://github.com/Twinkle0613/Enhanced-Processor.git,2015-11-17 10:13:05+00:00,,0,Twinkle0613/Enhanced-Processor,46339075,Verilog,Enhanced-Processor,12395,0,2015-11-24 07:27:04+00:00,[],None
593,https://github.com/jburbanoalgarte/EEM216A_project.git,2015-11-13 21:55:16+00:00,,0,jburbanoalgarte/EEM216A_project,46149420,Verilog,EEM216A_project,19061,0,2015-11-13 21:55:52+00:00,[],None
594,https://github.com/xmguo/578_project_col_panic_verilog.git,2015-12-06 18:23:34+00:00,,0,xmguo/578_project_col_panic_verilog,47508164,Verilog,578_project_col_panic_verilog,280,0,2015-12-06 18:34:01+00:00,[],None
595,https://github.com/JoyPP/newspaper_machine.git,2015-08-09 01:39:49+00:00,It's an automatic newspaper vending machine,0,JoyPP/newspaper_machine,40421797,Verilog,newspaper_machine,204,0,2015-08-09 02:10:34+00:00,[],None
596,https://github.com/yhoazk/verilog_stuff.git,2015-08-22 21:01:49+00:00,,0,yhoazk/verilog_stuff,41224239,Verilog,verilog_stuff,2552,0,2019-12-28 21:02:35+00:00,[],None
597,https://github.com/takeshineshiro/modelsim_altera_simulation.git,2015-09-02 08:46:54+00:00,window  os  platform,1,takeshineshiro/modelsim_altera_simulation,41790395,Verilog,modelsim_altera_simulation,3056,0,2015-09-02 08:49:23+00:00,[],None
598,https://github.com/pydesai12/Pipe-lining-300Mhz-.git,2015-08-27 19:56:37+00:00,Pipe lining of 5th degree polynomial by dividing the equation into several steps to achieve the frequency of 300 Mhz,0,pydesai12/Pipe-lining-300Mhz-,41508353,Verilog,Pipe-lining-300Mhz-,596,0,2015-08-27 19:59:05+00:00,[],None
599,https://github.com/manu3193/ControladorElevadorTDD.git,2015-08-25 04:00:48+00:00,This is a simple lift controller using a FSM coded in Verilog for a FPGA,0,manu3193/ControladorElevadorTDD,41342062,Verilog,ControladorElevadorTDD,400,0,2015-08-25 05:16:15+00:00,[],https://api.github.com/licenses/mit
600,https://github.com/lacj31/Proyecto_corto_2_Teclado_G4.git,2015-08-17 02:23:13+00:00,,0,lacj31/Proyecto_corto_2_Teclado_G4,40856453,Verilog,Proyecto_corto_2_Teclado_G4,120,0,2015-09-28 00:58:20+00:00,[],None
601,https://github.com/CGUSystemCourses/ComputerOrg-2015.git,2015-09-10 13:42:55+00:00,,1,CGUSystemCourses/ComputerOrg-2015,42246967,Verilog,ComputerOrg-2015,39680,0,2021-01-14 06:26:25+00:00,[],None
602,https://github.com/yuyashiraki/nqueen.git,2015-09-04 16:08:52+00:00,,0,yuyashiraki/nqueen,41925263,Verilog,nqueen,5,0,2017-05-25 06:09:42+00:00,[],None
603,https://github.com/hilikliming/beeping-paddles.git,2015-07-21 02:43:11+00:00,Automatically exported from code.google.com/p/beeping-paddles,0,hilikliming/beeping-paddles,39420146,Verilog,beeping-paddles,376,0,2015-07-21 02:43:59+00:00,[],None
604,https://github.com/tuyenth/Peripheral.git,2015-08-13 17:45:14+00:00,My Peripheral IP,0,tuyenth/Peripheral,40673166,Verilog,Peripheral,2104,0,2019-02-09 13:52:35+00:00,[],None
605,https://github.com/tanrambo/PS2.git,2015-09-23 01:13:45+00:00,,0,tanrambo/PS2,42970408,Verilog,PS2,112,0,2015-09-23 01:20:26+00:00,[],None
606,https://github.com/tanrambo/proyecto-corto-2.git,2015-09-22 06:12:09+00:00,"R. Valdezs. S, Gonzalez",0,tanrambo/proyecto-corto-2,42914991,Verilog,proyecto-corto-2,108,0,2015-09-22 06:15:54+00:00,[],None
607,https://github.com/git6d2/lm32-red-de-sensores.git,2015-09-30 16:56:24+00:00,,1,git6d2/lm32-red-de-sensores,43445980,Verilog,lm32-red-de-sensores,43818,0,2015-09-30 16:58:54+00:00,[],None
608,https://github.com/randyjhc/Verilog-Practice01.git,2015-10-01 15:51:50+00:00,A ripple carry counter with separate design block and stimulus block,0,randyjhc/Verilog-Practice01,43505655,Verilog,Verilog-Practice01,176,0,2015-10-01 16:19:58+00:00,[],None
609,https://github.com/maazapatame/APOLO.git,2015-10-02 14:09:12+00:00,Proyecto del Grupo 1 Electrónica Digital 2 II-2015,2,maazapatame/APOLO,43556374,Verilog,APOLO,4448,0,2015-10-19 16:20:58+00:00,[],None
610,https://github.com/ab39826/DependableComputing.git,2015-09-04 13:48:05+00:00,Create Fault Tolerant ALU in verilog using TMR error detection and predictive coding,1,ab39826/DependableComputing,41918235,Verilog,DependableComputing,108,0,2015-09-04 13:49:19+00:00,[],None
611,https://github.com/kcrey25/Verilog-Rotating-Banner.git,2015-09-16 21:21:12+00:00,Verilog example of a rotating banner for the Basys 2 FPGA board.,0,kcrey25/Verilog-Rotating-Banner,42614071,Verilog,Verilog-Rotating-Banner,140,0,2015-09-16 21:24:24+00:00,[],None
612,https://github.com/OlmerAod/SPI.git,2015-11-18 21:25:42+00:00,SPI interface,0,OlmerAod/SPI,46448509,Verilog,SPI,2,0,2016-01-25 11:24:22+00:00,[],None
613,https://github.com/iamlkj/Implemented-CPU.git,2015-11-05 07:58:28+00:00,verilog/Computer Organization,0,iamlkj/Implemented-CPU,45596416,Verilog,Implemented-CPU,152,0,2015-11-06 18:20:28+00:00,[],None
614,https://github.com/saptadeeppal/Project_216A.git,2015-11-10 06:16:40+00:00,Verilog Code for EEM216A Project Fall2015 UCLA,0,saptadeeppal/Project_216A,45891842,Verilog,Project_216A,28,0,2015-11-22 19:22:09+00:00,[],None
615,https://github.com/kraken2203/CORDIC-project-in-Digitial-Design.git,2015-10-16 02:04:50+00:00,,0,kraken2203/CORDIC-project-in-Digitial-Design,44356578,Verilog,CORDIC-project-in-Digitial-Design,4308,0,2015-10-28 08:42:25+00:00,[],None
616,https://github.com/francislinking/Verilog_Experiment_FIFO.git,2015-10-26 09:50:08+00:00,Verilog_Experiment_FIFO,0,francislinking/Verilog_Experiment_FIFO,44959547,Verilog,Verilog_Experiment_FIFO,1276,0,2015-10-26 14:52:03+00:00,[],None
617,https://github.com/YaoSong537/ECE554Project.git,2015-10-26 16:53:48+00:00,,0,YaoSong537/ECE554Project,44983392,Verilog,ECE554Project,292,0,2015-10-26 16:59:12+00:00,[],None
618,https://github.com/ausshir/MPU341.git,2015-10-26 17:06:05+00:00,A very simple 4-bit FPGA Microcontroller!,0,ausshir/MPU341,44984195,Verilog,MPU341,1403,0,2017-01-19 02:22:20+00:00,[],None
619,https://github.com/i-sz/fft-hw-accelerator.git,2015-12-01 14:59:23+00:00,FFT HW accelerator for the T-CREST multi-core platform,2,i-sz/fft-hw-accelerator,47196596,Verilog,fft-hw-accelerator,5296,0,2015-12-01 15:08:01+00:00,[],None
620,https://github.com/xwj95/Atom.git,2015-12-04 08:32:34+00:00,,0,xwj95/Atom,47391475,Verilog,Atom,58774,0,2016-01-02 15:06:31+00:00,[],None
621,https://github.com/SalemsLot/ECE401_Project1.git,2015-10-20 04:01:53+00:00,,0,SalemsLot/ECE401_Project1,44581173,Verilog,ECE401_Project1,176,0,2015-10-20 12:49:15+00:00,[],None
622,https://github.com/huhydro/chriskyElbertV2FPGA.git,2015-10-21 02:27:54+00:00,,1,huhydro/chriskyElbertV2FPGA,44647742,Verilog,chriskyElbertV2FPGA,184,0,2022-11-18 08:01:43+00:00,[],https://api.github.com/licenses/gpl-2.0
623,https://github.com/edcwkim/Project_ALU.git,2015-10-28 12:39:07+00:00,,0,edcwkim/Project_ALU,45111373,Verilog,Project_ALU,192,0,2020-12-14 07:21:11+00:00,[],None
624,https://github.com/phcavelar/nand2tetrishw.git,2015-11-21 12:34:56+00:00,Automatically exported from code.google.com/p/nand2tetrishw,0,phcavelar/nand2tetrishw,46614595,Verilog,nand2tetrishw,182,0,2023-01-28 20:21:49+00:00,[],None
625,https://github.com/vncentwu/ScarLate.git,2015-11-23 20:29:56+00:00,"Verilog CPU simulator with pipelining, branch prediction, and ample instruction set.",0,vncentwu/ScarLate,46746176,Verilog,ScarLate,18,0,2016-06-02 16:27:56+00:00,[],None
626,https://github.com/imadx/compArch_ALU.git,2015-09-07 10:06:59+00:00,Group project to build a 32-bit ALU,0,imadx/compArch_ALU,42045864,Verilog,compArch_ALU,144,0,2015-09-17 13:01:51+00:00,[],None
627,https://github.com/vadixidav/vga_controller.git,2015-09-06 05:05:13+00:00,A VGA controller written in Verilog; can be parameterized to use CVT and any resolution desired,0,vadixidav/vga_controller,41987756,Verilog,vga_controller,8,0,2016-09-06 16:48:30+00:00,[],https://api.github.com/licenses/unlicense
628,https://github.com/3TT/MIPS_DLX_UART_Final.git,2015-08-26 22:02:27+00:00,,0,3TT/MIPS_DLX_UART_Final,41452089,Verilog,MIPS_DLX_UART_Final,176,0,2015-08-26 22:12:16+00:00,[],None
629,https://github.com/pydesai12/Serial-In-Parallel-out.git,2015-08-27 22:41:54+00:00,Synthesizeable  code,0,pydesai12/Serial-In-Parallel-out,41514947,Verilog,Serial-In-Parallel-out,3316,0,2015-08-27 22:47:05+00:00,[],None
630,https://github.com/zhangyunong/our-arm.git,2015-07-26 10:15:42+00:00,,0,zhangyunong/our-arm,39721541,Verilog,our-arm,4259,0,2015-11-07 12:11:24+00:00,[],None
631,https://github.com/javierbrito29/LaboDigitales.git,2015-08-22 19:49:59+00:00,Proyectos de Labo,1,javierbrito29/LaboDigitales,41222108,Verilog,LaboDigitales,977,0,2015-08-23 00:52:31+00:00,[],None
632,https://github.com/joeylmaalouf/CA15-Labs.git,2015-09-24 23:13:54+00:00,"Computer Architecture Labs - Joey, Dan, Sean, Gabe",0,joeylmaalouf/CA15-Labs,43097998,Verilog,CA15-Labs,3202,0,2018-12-19 20:44:06+00:00,[],None
633,https://github.com/csse232/milestone3.git,2015-10-21 18:23:05+00:00,,0,csse232/milestone3,44695846,Verilog,milestone3,120,0,2015-10-21 18:23:50+00:00,[],None
634,https://github.com/bustosperassi/pipeline-ac.git,2015-10-22 21:29:24+00:00,Automatically exported from code.google.com/p/pipeline-ac,0,bustosperassi/pipeline-ac,44774356,Verilog,pipeline-ac,7288,0,2015-10-22 21:30:13+00:00,[],None
635,https://github.com/YushuQin/Computer-Organization-and-Design.git,2015-10-24 20:24:15+00:00,,0,YushuQin/Computer-Organization-and-Design,44883251,Verilog,Computer-Organization-and-Design,224,0,2015-10-24 23:29:27+00:00,[],None
636,https://github.com/mgharish005/vlsi_design.git,2015-10-26 16:52:44+00:00,,1,mgharish005/vlsi_design,44983314,Verilog,vlsi_design,2352,0,2016-02-22 05:56:55+00:00,[],None
637,https://github.com/nshlapo/CompArchLab2.git,2015-10-27 19:41:21+00:00,,0,nshlapo/CompArchLab2,45065471,Verilog,CompArchLab2,3272,0,2015-10-27 19:53:44+00:00,[],None
638,https://github.com/plokre/Mult.git,2015-07-31 20:56:56+00:00,Verilog Test Design for msp430,0,plokre/Mult,40024600,Verilog,Mult,136,0,2015-07-31 21:12:19+00:00,[],None
639,https://github.com/bcrafton/Cpu.git,2015-08-20 05:02:27+00:00,A non pipelined 16 bit datapath,0,bcrafton/Cpu,41076479,Verilog,Cpu,104,0,2015-08-20 05:03:24+00:00,[],None
640,https://github.com/Hotrebor/Grupo-5-proyecto1.git,2015-08-05 22:51:14+00:00,Maquina de estados del proyecto anterior usando el 7 segmentos,0,Hotrebor/Grupo-5-proyecto1,40272677,Verilog,Grupo-5-proyecto1,144,0,2015-08-10 23:05:44+00:00,[],None
641,https://github.com/francislinking/Verilog_Experiment_UART.git,2015-10-26 00:04:17+00:00,Verilog_Experiment_UART,0,francislinking/Verilog_Experiment_UART,44935960,Verilog,Verilog_Experiment_UART,1560,0,2016-10-01 05:38:52+00:00,[],None
642,https://github.com/MartinMosbeck/NoCMonitor.git,2015-10-30 19:30:59+00:00,,0,MartinMosbeck/NoCMonitor,45272408,Verilog,NoCMonitor,8752,0,2016-01-18 05:05:49+00:00,[],https://api.github.com/licenses/gpl-2.0
643,https://github.com/paulsuk/Verilog.git,2015-11-25 05:40:34+00:00,This is my code for my verilog assignments from my Digital Logic Course in 2nd year engineering science,0,paulsuk/Verilog,46840047,Verilog,Verilog,534,0,2015-12-09 06:52:18+00:00,[],None
644,https://github.com/arnabd88/FPU.git,2015-11-24 06:01:51+00:00,DVLSI FPU development ,1,arnabd88/FPU,46770537,Verilog,FPU,54922,0,2015-12-18 02:31:52+00:00,[],None
645,https://github.com/phckopper/verilog-aprendizado.git,2015-11-14 14:46:54+00:00,Repositório com códigos em Verilog escritos durante meus estudos,0,phckopper/verilog-aprendizado,46178314,Verilog,verilog-aprendizado,0,0,2015-11-15 04:08:01+00:00,[],None
646,https://github.com/ranshul/VLIW-CompArch.git,2015-11-23 20:13:29+00:00,,1,ranshul/VLIW-CompArch,46745359,Verilog,VLIW-CompArch,33,0,2015-11-23 20:21:40+00:00,[],None
647,https://github.com/isurusanjeewa/Traffic-Control-System.git,2015-11-08 18:35:32+00:00,traffic control system using verilog,0,isurusanjeewa/Traffic-Control-System,45793282,Verilog,Traffic-Control-System,0,0,2015-11-08 18:35:46+00:00,[],None
648,https://github.com/csse232/milestone6.git,2015-11-09 23:58:43+00:00,,0,csse232/milestone6,45875235,Verilog,milestone6,0,0,2015-11-10 00:03:32+00:00,[],None
649,https://github.com/anchigel/ADC-NLC.git,2015-10-26 05:10:07+00:00,,0,anchigel/ADC-NLC,44947308,Verilog,ADC-NLC,174,0,2015-10-26 05:34:32+00:00,[],None
650,https://github.com/josephvoss/the-vindicator-cpu.git,2015-10-28 21:58:47+00:00,Attempt to design a basic cpu core in verilog and interface with hardware,0,josephvoss/the-vindicator-cpu,45144363,Verilog,the-vindicator-cpu,123,0,2016-11-08 04:05:57+00:00,[],None
651,https://github.com/JangSing/LAB2_CU_Verilog.git,2015-12-01 07:54:35+00:00,,0,JangSing/LAB2_CU_Verilog,47174328,Verilog,LAB2_CU_Verilog,1275,0,2015-12-01 07:55:41+00:00,[],None
652,https://github.com/takata150802/NeuroChipSim.git,2015-11-27 14:37:16+00:00,backup/151124/vivado 2014.3.1/takata/hal-lab,0,takata150802/NeuroChipSim,46984780,Verilog,NeuroChipSim,83,0,2017-06-05 15:58:32+00:00,[],None
653,https://github.com/hellobyn/Nios2Core2_FALSE.git,2015-10-19 08:32:39+00:00,,0,hellobyn/Nios2Core2_FALSE,44521265,Verilog,Nios2Core2_FALSE,37612,0,2015-11-15 09:47:53+00:00,[],None
654,https://github.com/soheilshababi/single-cycle-mips-cpu.git,2015-12-02 17:24:17+00:00,Automatically exported from code.google.com/p/single-cycle-mips-cpu,0,soheilshababi/single-cycle-mips-cpu,47276604,Verilog,single-cycle-mips-cpu,16,0,2015-12-02 17:25:00+00:00,[],None
655,https://github.com/robozu93/Proyecto_4.git,2015-11-25 23:24:35+00:00,Proyecto 4 - Servo,1,robozu93/Proyecto_4,46893102,Verilog,Proyecto_4,325,0,2015-11-25 23:24:50+00:00,[],None
656,https://github.com/arif420566/16-Bit-RISC-Processor.git,2015-11-25 16:01:28+00:00,16 Bit RISC Processor is designed with Verilog FPGA,0,arif420566/16-Bit-RISC-Processor,46871899,Verilog,16-Bit-RISC-Processor,585,0,2015-11-26 20:01:36+00:00,[],None
657,https://github.com/chr0nikler/8BitALUVerilog.git,2015-12-03 22:34:05+00:00,EE115C Project,0,chr0nikler/8BitALUVerilog,47365030,Verilog,8BitALUVerilog,673,0,2015-12-03 22:34:38+00:00,[],None
658,https://github.com/anthonydresser/armqp.git,2015-09-07 05:28:37+00:00,Augmented Reality MQP,0,anthonydresser/armqp,42033036,Verilog,armqp,65268,0,2017-07-31 20:27:47+00:00,[],None
659,https://github.com/gemarela/Uart.git,2015-09-02 09:51:31+00:00,,0,gemarela/Uart,41793555,Verilog,Uart,1644,0,2015-09-02 09:53:39+00:00,[],None
660,https://github.com/hsiaojung/verilog.git,2015-09-16 06:54:37+00:00,,0,hsiaojung/verilog,42570270,Verilog,verilog,1084,0,2015-09-16 07:11:42+00:00,[],None
661,https://github.com/liqimai/ZPC.git,2015-09-16 10:52:15+00:00,"A computer based on spartan-3e FPGA, using MIPS ISA, with a simple operating system.",0,liqimai/ZPC,42581625,Verilog,ZPC,1270,0,2016-03-06 10:55:15+00:00,[],https://api.github.com/licenses/gpl-2.0
662,https://github.com/SofiaOrtiz28/Tornamesa_Digital.git,2015-09-30 16:34:03+00:00,,1,SofiaOrtiz28/Tornamesa_Digital,43444783,Verilog,Tornamesa_Digital,5188,0,2015-09-30 16:52:10+00:00,[],None
663,https://github.com/stpr18/verilog-processor.git,2015-09-29 02:17:01+00:00,verilog processor,0,stpr18/verilog-processor,43339463,Verilog,verilog-processor,228,0,2015-09-29 02:17:55+00:00,[],https://api.github.com/licenses/unlicense
664,https://github.com/kevintownsend/multi-pump_memory.git,2015-10-02 19:12:38+00:00,,0,kevintownsend/multi-pump_memory,43571380,Verilog,multi-pump_memory,144,0,2015-10-06 03:00:46+00:00,[],https://api.github.com/licenses/apache-2.0
665,https://github.com/esteariaslopez/Repositorio_Proyecto2.git,2015-09-18 06:32:34+00:00,Control de máquina de estados mediante un teclado con protocolo de comunicación PS2 implementado en la terjeta de desarrollo Nexys3,0,esteariaslopez/Repositorio_Proyecto2,42703995,Verilog,Repositorio_Proyecto2,132,0,2015-09-18 06:34:55+00:00,[],None
666,https://github.com/ramyadhadidi/ACA_Project.git,2015-09-22 22:51:07+00:00,Advanced Computer Architecture Projects ,0,ramyadhadidi/ACA_Project,42965371,Verilog,ACA_Project,18620,0,2015-09-22 22:51:55+00:00,[],None
667,https://github.com/sci26/ece4750-tut4-verilog.git,2015-09-04 06:03:23+00:00,ECE 4750 Tutorial 4: Verilog Hardware Description Language,61,sci26/ece4750-tut4-verilog,41900411,Verilog,ece4750-tut4-verilog,91,0,2016-08-24 04:16:16+00:00,[],None
668,https://github.com/tedye/mini_CPU.git,2015-10-12 07:45:38+00:00,a verilog project,0,tedye/mini_CPU,44092125,Verilog,mini_CPU,6328,0,2015-10-12 07:45:55+00:00,[],None
669,https://github.com/Waleed-Chaudhry/MIPS_Pipelined_Datapath.git,2015-10-12 13:05:23+00:00,,1,Waleed-Chaudhry/MIPS_Pipelined_Datapath,44107890,Verilog,MIPS_Pipelined_Datapath,156,0,2015-10-12 13:08:29+00:00,[],None
670,https://github.com/Milleraj66/ECE425L_LAB2.git,2015-10-14 01:59:43+00:00,ECE 425 Lab project 2. Fall 2015,0,Milleraj66/ECE425L_LAB2,44217765,Verilog,ECE425L_LAB2,136,0,2015-10-14 02:00:16+00:00,[],None
671,https://github.com/pydesai12/Pipe-lining-200Mhz-.git,2015-08-27 04:44:19+00:00,Pipe lining of 5th degree polynomial by dividing the equation into several steps to achieve the frequency of 200 Mhz,0,pydesai12/Pipe-lining-200Mhz-,41466110,Verilog,Pipe-lining-200Mhz-,376,0,2015-08-27 04:51:58+00:00,[],None
672,https://github.com/wslcy2015/embeddedrobot.git,2015-08-30 07:18:04+00:00,Automatically exported from code.google.com/p/embeddedrobot,0,wslcy2015/embeddedrobot,41620107,Verilog,embeddedrobot,177520,0,2015-08-30 07:22:50+00:00,[],None
673,https://github.com/epffpe/MC2833P.git,2015-09-11 03:26:34+00:00,Initial,0,epffpe/MC2833P,42285340,Verilog,MC2833P,256,0,2015-09-11 03:26:44+00:00,[],None
674,https://github.com/mscha14/Proyecto1.git,2015-08-24 19:17:53+00:00,"Proyecto 1 laboratorio Diseño de Sistemas Digitales(Michael Cháves, Mauricio Salomón)",0,mscha14/Proyecto1,41322293,Verilog,Proyecto1,100,0,2015-08-24 19:35:47+00:00,[],None
675,https://github.com/gemarela/Snake_game.git,2015-09-02 09:38:20+00:00,,0,gemarela/Snake_game,41792921,Verilog,Snake_game,632,0,2015-09-02 09:38:56+00:00,[],None
676,https://github.com/NoPointExc/PolyCourse.git,2015-09-10 02:41:02+00:00,my Poly Course source and homework,0,NoPointExc/PolyCourse,42217562,Verilog,PolyCourse,42388,0,2015-09-29 02:04:53+00:00,[],None
677,https://github.com/pabgo/Segundo-Proyecto-Digitales-Grupo12.git,2015-09-09 05:39:10+00:00,,0,pabgo/Segundo-Proyecto-Digitales-Grupo12,42158349,Verilog,Segundo-Proyecto-Digitales-Grupo12,148,0,2015-09-09 05:46:35+00:00,[],None
678,https://github.com/lfolkerts/ESE507.git,2015-10-14 13:22:09+00:00,,0,lfolkerts/ESE507,44248883,Verilog,ESE507,0,0,2015-12-20 05:15:41+00:00,[],None
679,https://github.com/scps950707/HDL.git,2015-10-12 17:48:29+00:00,,0,scps950707/HDL,44123961,Verilog,HDL,19209,0,2019-01-06 07:13:55+00:00,[],None
680,https://github.com/eliotbush/Lab3.git,2015-11-04 15:46:43+00:00,ECE 353 Project 3,0,eliotbush/Lab3,45549217,Verilog,Lab3,4,0,2015-11-11 23:50:27+00:00,[],None
681,https://github.com/CPEN311/Lab4.git,2015-10-28 22:40:12+00:00,,0,CPEN311/Lab4,45146119,Verilog,Lab4,148,0,2015-10-28 22:43:03+00:00,[],None
682,https://github.com/Dartteon/FPGAProject.git,2015-10-31 17:26:20+00:00,Oscilloscope Implementation of the FPGA,0,Dartteon/FPGAProject,45311277,Verilog,FPGAProject,145352,0,2016-03-30 14:05:59+00:00,[],None
683,https://github.com/rbarzic/amba_components.git,2015-11-09 08:34:43+00:00,Verilog modules that implements various AMBA related interface conversion,0,rbarzic/amba_components,45825386,Verilog,amba_components,443,0,2015-12-04 14:32:46+00:00,[],https://api.github.com/licenses/gpl-2.0
684,https://github.com/kirIn0305/MY_GHRD_HDL.git,2015-11-09 19:04:31+00:00,My Reference HDL coding environment,0,kirIn0305/MY_GHRD_HDL,45860025,Verilog,MY_GHRD_HDL,101,0,2016-06-18 03:47:38+00:00,[],None
685,https://github.com/TDHolmes/FIR-Digital-Filters.git,2015-11-13 21:09:22+00:00,FIR digital filter implemented for the Zed Board.,0,TDHolmes/FIR-Digital-Filters,46147389,Verilog,FIR-Digital-Filters,0,0,2015-11-13 21:23:10+00:00,[],None
686,https://github.com/Tumin/SevenSegmentDisplay.git,2015-10-20 07:24:38+00:00,,0,Tumin/SevenSegmentDisplay,44589310,Verilog,SevenSegmentDisplay,124,0,2015-10-20 07:25:04+00:00,[],None
687,https://github.com/caizezhi/Verilog_div_5.git,2015-10-21 16:02:44+00:00,,0,caizezhi/Verilog_div_5,44687950,Verilog,Verilog_div_5,108,0,2015-10-21 16:03:45+00:00,[],None
688,https://github.com/gmiles3/p2.git,2015-10-21 18:12:12+00:00,,0,gmiles3/p2,44695221,Verilog,p2,29232,0,2015-10-21 19:15:19+00:00,[],None
689,https://github.com/pabgo/Tercer-Proyecto-LabDigitales.git,2015-10-01 23:40:36+00:00,Ecualizador de 3 bandas,0,pabgo/Tercer-Proyecto-LabDigitales,43526968,Verilog,Tercer-Proyecto-LabDigitales,196,0,2015-10-03 02:21:21+00:00,[],None
690,https://github.com/robot-army/verilog_workshop.git,2015-10-27 00:10:53+00:00,rlab Verilog HDL workshop resources,0,robot-army/verilog_workshop,45006015,Verilog,verilog_workshop,1860,0,2015-10-27 01:17:14+00:00,[],None
691,https://github.com/mafzzz/uth-ece-vlsi-ugrad-2013-group-7.git,2015-10-23 16:54:30+00:00,Automatically exported from code.google.com/p/uth-ece-vlsi-ugrad-2013-group-7,0,mafzzz/uth-ece-vlsi-ugrad-2013-group-7,44826207,Verilog,uth-ece-vlsi-ugrad-2013-group-7,1128,0,2015-10-23 16:57:52+00:00,[],None
692,https://github.com/Grupo8ITCR2015/PS2.git,2015-09-01 19:37:21+00:00,Control de Teclado PS2-Máquina contra incendios,0,Grupo8ITCR2015/PS2,41759134,Verilog,PS2,200,0,2015-09-01 19:39:08+00:00,[],None
693,https://github.com/luooove/RaspberryPI_FPGA_SPI_Socket.git,2015-09-21 03:44:36+00:00,,1,luooove/RaspberryPI_FPGA_SPI_Socket,42842402,Verilog,RaspberryPI_FPGA_SPI_Socket,1608,0,2015-09-21 03:49:57+00:00,[],None
694,https://github.com/shravan-shandilya/krystal.git,2015-11-27 16:13:38+00:00,A Simple processor implementation,0,shravan-shandilya/krystal,46989236,Verilog,krystal,14,0,2016-02-03 06:39:07+00:00,[],https://api.github.com/licenses/gpl-2.0
695,https://github.com/silverneko/CA_Project_1.git,2015-11-29 07:04:43+00:00,,0,silverneko/CA_Project_1,47053636,Verilog,CA_Project_1,3257,0,2016-03-20 15:35:45+00:00,[],None
696,https://github.com/eemei/processor.git,2015-11-02 01:18:27+00:00,,0,eemei/processor,45365096,Verilog,processor,4397,0,2015-11-02 01:19:42+00:00,[],None
697,https://github.com/mashalm/EggTimer.git,2015-11-01 23:31:41+00:00,,0,mashalm/EggTimer,45362029,Verilog,EggTimer,128,0,2015-11-01 23:32:43+00:00,[],None
698,https://github.com/gjmunozl/Simu_FPGA.git,2015-11-27 05:41:27+00:00,,2,gjmunozl/Simu_FPGA,46961830,Verilog,Simu_FPGA,44,0,2015-11-27 05:43:33+00:00,[],None
699,https://github.com/tnat93/Full_Adder.v.git,2015-08-20 17:27:31+00:00,,0,tnat93/Full_Adder.v,41109483,Verilog,Full_Adder.v,156,0,2015-10-01 16:25:19+00:00,[],None
700,https://github.com/Lewisw3/RedPitayaPID.git,2015-08-28 16:56:27+00:00,Multi-Channel PID Controller Implemented on the Red Pitaya ,0,Lewisw3/RedPitayaPID,41558810,Verilog,RedPitayaPID,5871,0,2017-12-19 11:25:38+00:00,[],None
701,https://github.com/cyclotronian/Academic-Projects.git,2015-07-25 13:13:50+00:00,,0,cyclotronian/Academic-Projects,39685794,Verilog,Academic-Projects,7762,0,2016-12-12 06:53:02+00:00,[],None
702,https://github.com/Tagussan/chaosMap.git,2015-08-05 02:27:50+00:00,chaosMap,0,Tagussan/chaosMap,40220118,Verilog,chaosMap,148,0,2015-08-05 02:30:48+00:00,[],None
703,https://github.com/philwesthart/Verilog_CPU.git,2015-07-29 00:32:41+00:00,Verilog CPU Implementation for EE5193,0,philwesthart/Verilog_CPU,39864608,Verilog,Verilog_CPU,192,0,2015-07-29 00:39:46+00:00,[],None
704,https://github.com/duttondj/DigitalDesignI-P4.git,2015-07-31 01:22:27+00:00,Project 4: Design and Synthesis of a Synchronous Finite State Machine,0,duttondj/DigitalDesignI-P4,39980041,Verilog,DigitalDesignI-P4,85,0,2015-07-31 01:22:32+00:00,[],https://api.github.com/licenses/mit
705,https://github.com/7akase/bemicrocv-base.git,2015-08-12 02:58:28+00:00,,0,7akase/bemicrocv-base,40577169,Verilog,bemicrocv-base,160,0,2015-08-12 16:43:20+00:00,[],None
706,https://github.com/CosmicKarl/ENEE408C_Lab11.git,2015-11-12 19:20:48+00:00,,0,CosmicKarl/ENEE408C_Lab11,46075412,Verilog,ENEE408C_Lab11,879,0,2015-11-12 19:38:18+00:00,[],None
707,https://github.com/tzhbingdu/test.git,2015-12-02 06:10:51+00:00,,0,tzhbingdu/test,47240915,Verilog,test,1,0,2015-12-08 07:27:47+00:00,[],None
708,https://github.com/HackLinux/MIPS_PIPE.git,2015-10-05 13:06:54+00:00,MIPS Pipeline in Verilog - UnB OAC,0,HackLinux/MIPS_PIPE,43684709,Verilog,MIPS_PIPE,1368,0,2016-01-25 16:30:21+00:00,[],
709,https://github.com/rakshitshetty/computerArchitecture.git,2015-11-29 22:55:04+00:00,,0,rakshitshetty/computerArchitecture,47083736,Verilog,computerArchitecture,431,0,2015-11-29 22:55:20+00:00,[],None
710,https://github.com/Efil88/labdigitales.git,2015-08-20 01:31:51+00:00,modulos proyecto 1,0,Efil88/labdigitales,41068626,Verilog,labdigitales,132,0,2015-08-20 01:32:12+00:00,[],None
711,https://github.com/miyukki/atlys-ethernet.git,2015-08-27 13:40:11+00:00,,0,miyukki/atlys-ethernet,41488799,Verilog,atlys-ethernet,148,0,2015-08-27 13:41:29+00:00,[],None
712,https://github.com/alinxcy/temp.git,2015-09-23 06:17:12+00:00,,0,alinxcy/temp,42982103,Verilog,temp,132,0,2015-09-23 06:19:12+00:00,[],None
713,https://github.com/jossCr/Proyecto-3-Lab-Digitales.git,2015-10-21 13:28:02+00:00,,0,jossCr/Proyecto-3-Lab-Digitales,44678077,Verilog,Proyecto-3-Lab-Digitales,144,0,2015-10-21 13:29:52+00:00,[],None
714,https://github.com/luiskike13/ope_final_G.git,2015-10-30 23:03:43+00:00,Servo filtros,0,luiskike13/ope_final_G,45280842,Verilog,ope_final_G,112,0,2015-10-30 23:03:51+00:00,[],None
715,https://github.com/1089pop/Triang.git,2015-08-28 08:32:44+00:00,--,0,1089pop/Triang,41536276,Verilog,Triang,164,0,2015-08-28 08:37:21+00:00,[],None
716,https://github.com/plank111/Assignment1_SRC.git,2015-09-09 05:14:16+00:00,Assignment1,0,plank111/Assignment1_SRC,42157518,Verilog,Assignment1_SRC,240,0,2015-09-09 05:14:22+00:00,[],None
717,https://github.com/imphil/syn.git,2015-09-04 15:54:03+00:00,,0,imphil/syn,41924612,Verilog,syn,216,0,2015-09-04 15:54:34+00:00,[],None
718,https://github.com/iamlkj/Full-Search-in-MAD.git,2015-11-06 02:29:47+00:00,verilog/Digital Systems Design,0,iamlkj/Full-Search-in-MAD,45654161,Verilog,Full-Search-in-MAD,0,0,2015-11-06 02:55:54+00:00,[],None
719,https://github.com/nshlapo/CompArchLab3.git,2015-11-12 03:09:02+00:00,Computer Architecture Lab 3: Single-Cycle CPU,1,nshlapo/CompArchLab3,46025882,Verilog,CompArchLab3,826,0,2015-11-13 21:08:20+00:00,[],None
720,https://github.com/kratinayyar/ALUImplementation.git,2015-11-04 23:55:54+00:00,,0,kratinayyar/ALUImplementation,45575353,Verilog,ALUImplementation,120,0,2016-04-06 03:21:14+00:00,[],None
721,https://github.com/dkmatize/Launchpad.git,2015-11-17 19:12:45+00:00,Launchpad,0,dkmatize/Launchpad,46369279,Verilog,Launchpad,4383,0,2015-11-17 19:25:44+00:00,[],None
722,https://github.com/hellobyn/busComparator.git,2015-08-26 08:16:16+00:00,FPGA总线比较器,0,hellobyn/busComparator,41413350,Verilog,busComparator,5214,0,2015-09-02 12:01:35+00:00,[],None
723,https://github.com/altairmn/embedded_programming_course.git,2015-08-01 11:52:16+00:00,Coursework,0,altairmn/embedded_programming_course,40045044,Verilog,embedded_programming_course,108,0,2015-08-01 11:57:08+00:00,[],None
724,https://github.com/fanzhu01/ece2300.git,2015-09-23 00:37:24+00:00,,0,fanzhu01/ece2300,42969144,Verilog,ece2300,136,0,2016-05-27 14:51:02+00:00,[],None
725,https://github.com/rinderer/rtl.git,2015-09-23 09:20:27+00:00,RTL sources for OpTiMSoC,0,rinderer/rtl,42991059,Verilog,rtl,1116,0,2015-12-29 19:14:07+00:00,[],None
726,https://github.com/dchvs/Controlador-de-Teclado.git,2015-08-20 07:34:12+00:00,Propuesta de filtro y Recepcion ( No warnings),0,dchvs/Controlador-de-Teclado,41082127,Verilog,Controlador-de-Teclado,2128,0,2018-03-06 05:26:37+00:00,[],None
727,https://github.com/ECE554FastFive/simulator.git,2015-10-08 21:46:47+00:00,Simulator written in C for our arch,0,ECE554FastFive/simulator,43917984,Verilog,simulator,323,0,2015-10-26 17:12:32+00:00,[],None
728,https://github.com/pengyou12/schedule-engine.git,2015-07-29 02:41:07+00:00,,0,pengyou12/schedule-engine,39869284,Verilog,schedule-engine,120,0,2015-07-29 02:44:22+00:00,[],None
729,https://github.com/siddhantekale/128PTFastFourierTransform.git,2015-09-30 20:16:01+00:00,128 Point Fast Fourier Transform,0,siddhantekale/128PTFastFourierTransform,43456576,Verilog,128PTFastFourierTransform,2487,0,2016-11-28 02:51:19+00:00,[],None
730,https://github.com/jcole123/Project-2---CS3220.git,2015-10-05 21:32:53+00:00,Single Cycle Processor,0,jcole123/Project-2---CS3220,43715041,Verilog,Project-2---CS3220,8515,0,2015-10-17 06:23:15+00:00,[],None
731,https://github.com/tableamd/Tuesday_Digital.git,2015-11-14 00:59:33+00:00,火曜日の授業での作品,0,tableamd/Tuesday_Digital,46155096,Verilog,Tuesday_Digital,639,0,2015-11-19 10:22:10+00:00,[],None
732,https://github.com/dvc94ch/fsm-verilog.git,2015-11-12 21:02:30+00:00,Exercise from a blackboard in a digital 101 class,1,dvc94ch/fsm-verilog,46080641,Verilog,fsm-verilog,0,0,2015-11-12 21:04:33+00:00,[],None
733,https://github.com/akazuko/comparch.git,2015-11-14 10:10:20+00:00,The comparch project 2015,0,akazuko/comparch,46170005,Verilog,comparch,5715,0,2016-09-25 20:48:10+00:00,[],None
734,https://github.com/nisargshah95/Comp-Arch-Project.git,2015-11-19 17:08:53+00:00,"CS F342 Computer Architecture Project, Semester I, 2015-16",0,nisargshah95/Comp-Arch-Project,46507714,Verilog,Comp-Arch-Project,28,0,2015-12-17 13:51:56+00:00,[],None
735,https://github.com/Freshield/LEARNING_FPGA.git,2015-11-20 23:24:18+00:00,,0,Freshield/LEARNING_FPGA,46592311,Verilog,LEARNING_FPGA,34900,0,2016-01-11 20:39:17+00:00,[],None
736,https://github.com/Vishrantt/IITB_Risc_multi_cycle_git.git,2015-11-21 15:21:32+00:00,Verilog code for a multi-cycle risc processor - IITB-RISC,0,Vishrantt/IITB_Risc_multi_cycle_git,46620635,Verilog,IITB_Risc_multi_cycle_git,12598,0,2015-11-21 15:30:46+00:00,[],None
737,https://github.com/open-design/max10_hdmi.git,2015-09-06 21:11:11+00:00,,0,open-design/max10_hdmi,42018975,Verilog,max10_hdmi,132,0,2015-09-25 06:02:38+00:00,[],None
738,https://github.com/xiangyuzhang/LabB_midi_sampler.git,2015-08-07 15:39:41+00:00,,0,xiangyuzhang/LabB_midi_sampler,40367815,Verilog,LabB_midi_sampler,356,0,2015-08-07 15:46:03+00:00,[],None
739,https://github.com/bastianschweinsteiger/pipelined-mips-cpu.git,2015-09-16 07:28:15+00:00,Automatically exported from code.google.com/p/pipelined-mips-cpu,0,bastianschweinsteiger/pipelined-mips-cpu,42571777,Verilog,pipelined-mips-cpu,168,0,2015-09-16 07:28:59+00:00,[],None
740,https://github.com/omvr/IProyectoLabDigitalesIIS2015-TEC.git,2015-08-13 23:23:16+00:00,Alarma por hipertermia en ninños,0,omvr/IProyectoLabDigitalesIIS2015-TEC,40686132,Verilog,IProyectoLabDigitalesIIS2015-TEC,132,0,2015-08-13 23:55:04+00:00,[],None
741,https://github.com/meggers/ece554.git,2015-09-08 20:49:11+00:00,,0,meggers/ece554,42138236,Verilog,ece554,328,0,2023-01-27 22:04:49+00:00,[],None
742,https://github.com/robozu93/Proyecto_Corto_I.git,2015-09-09 00:20:04+00:00,Módulos,1,robozu93/Proyecto_Corto_I,42146191,Verilog,Proyecto_Corto_I,96,0,2015-09-09 00:20:16+00:00,[],None
743,https://github.com/yupferris/hello-everyweeks.git,2015-11-02 01:41:49+00:00,Another beginner FPGA project; this time using UART to send a string of characters.,0,yupferris/hello-everyweeks,45365961,Verilog,hello-everyweeks,148,0,2015-11-02 01:42:12+00:00,[],https://api.github.com/licenses/bsd-2-clause
744,https://github.com/mirokuratczyk/frogger.git,2015-12-02 02:09:10+00:00,frogger on vga with verilog + altera DE2,1,mirokuratczyk/frogger,47230625,Verilog,frogger,2765,0,2015-12-02 02:11:25+00:00,[],None
745,https://github.com/nshlapo/CompArchFinal.git,2015-12-02 20:41:51+00:00,Final Project for Computer Architecture 2015,1,nshlapo/CompArchFinal,47287379,Verilog,CompArchFinal,13468,0,2015-12-02 23:09:27+00:00,[],None
746,https://github.com/eugenelet/ARCfpga.git,2015-11-28 09:00:58+00:00,,0,eugenelet/ARCfpga,47017033,Verilog,ARCfpga,6220,0,2015-11-28 09:03:48+00:00,[],None
747,https://github.com/stubbs28/cs3220_project4.git,2015-11-26 02:09:12+00:00,,0,stubbs28/cs3220_project4,46898687,Verilog,cs3220_project4,138,0,2015-11-26 02:19:48+00:00,[],None
748,https://github.com/TJFS/Lab-5-Simon.git,2015-11-24 08:55:32+00:00,,0,TJFS/Lab-5-Simon,46779084,Verilog,Lab-5-Simon,12595,0,2015-11-24 08:56:08+00:00,[],None
749,https://github.com/mhoangy/processor_verilog.git,2015-11-24 16:33:13+00:00,Comp Arch Project,0,mhoangy/processor_verilog,46804359,Verilog,processor_verilog,33,0,2015-11-24 16:36:36+00:00,[],https://api.github.com/licenses/gpl-2.0
750,https://github.com/wyu0725/DAQ_CARD_SRAM-Ethernet.git,2015-11-19 10:40:15+00:00,Yu Wang's project.The 2MSPS DAQ CARD with SRAM and Ethernet,2,wyu0725/DAQ_CARD_SRAM-Ethernet,46485691,Verilog,DAQ_CARD_SRAM-Ethernet,57,0,2016-01-18 01:58:03+00:00,[],None
751,https://github.com/JKN0/deep-protoboard-debouncer.git,2015-11-14 14:15:01+00:00,Debouncer for dEEP protoboard CPLD 1,0,JKN0/deep-protoboard-debouncer,46177124,Verilog,deep-protoboard-debouncer,0,0,2015-11-14 17:39:42+00:00,[],None
752,https://github.com/amlannayak/rsa_578.git,2015-11-05 19:52:48+00:00,,0,amlannayak/rsa_578,45635553,Verilog,rsa_578,86,0,2015-11-06 01:14:11+00:00,[],None
753,https://github.com/sockol/cpu.git,2015-11-14 16:34:39+00:00,,0,sockol/cpu,46182330,Verilog,cpu,0,0,2015-11-14 16:35:48+00:00,[],None
754,https://github.com/zjuzpz/Design-of-VLSI-Circuits-and-Systems.git,2015-11-15 08:44:06+00:00,This advanced course focuses how to minimize the delay and power of VLSI circuits and systems.,0,zjuzpz/Design-of-VLSI-Circuits-and-Systems,46210595,Verilog,Design-of-VLSI-Circuits-and-Systems,1155,0,2016-03-13 19:49:38+00:00,[],None
755,https://github.com/ChrisKenyon/Single-Cycle-MIPS-Datapath-Processor.git,2015-12-04 21:59:28+00:00,Verilog implementation of a single-cycle datapath for computer architecture EECE 3324,0,ChrisKenyon/Single-Cycle-MIPS-Datapath-Processor,47430907,Verilog,Single-Cycle-MIPS-Datapath-Processor,527,0,2015-12-04 22:03:13+00:00,[],None
756,https://github.com/yzh162/Digital-Design-Using-FPGA-.git,2015-11-18 01:31:50+00:00,,0,yzh162/Digital-Design-Using-FPGA-,46387116,Verilog,Digital-Design-Using-FPGA-,24,0,2015-11-18 01:34:33+00:00,[],None
757,https://github.com/esteariaslopez/IproyectoCorto.git,2015-08-26 13:58:32+00:00,Este es un repositorio para añadir las versiones del primer proyecto del curso laboratorío de diseño digital.,0,esteariaslopez/IproyectoCorto,41428741,Verilog,IproyectoCorto,144,0,2015-08-26 14:58:39+00:00,[],None
758,https://github.com/iancanada/FPGAStateMachineOneAlways.git,2015-09-07 18:58:22+00:00,Good example of FPGA verilog state machine in one  always style,1,iancanada/FPGAStateMachineOneAlways,42069615,Verilog,FPGAStateMachineOneAlways,192,0,2015-09-07 20:23:14+00:00,[],None
759,https://github.com/sanchet2/Space-Crusaders-System-Verilog.git,2015-10-21 14:41:13+00:00,Space Crusaders in System Verilog and NIOS2,0,sanchet2/Space-Crusaders-System-Verilog,44682776,Verilog,Space-Crusaders-System-Verilog,532837,0,2015-12-09 16:25:28+00:00,[],None
760,https://github.com/vemulpt2/NES.git,2015-11-04 05:39:02+00:00,NES Emulator on an FPGA,0,vemulpt2/NES,45517693,Verilog,NES,418,0,2017-10-12 08:38:06+00:00,[],None
761,https://github.com/wallge/verilog.git,2015-11-04 01:17:29+00:00,,0,wallge/verilog,45506647,Verilog,verilog,116,0,2015-11-04 01:18:51+00:00,[],None
762,https://github.com/3bb/hamming_code.git,2015-11-04 14:11:00+00:00,"An implementation in Verilog of Hamming encoding on (15,11) and decoding, with an additional parity bit.",0,3bb/hamming_code,45543048,Verilog,hamming_code,59,0,2015-11-04 14:11:00+00:00,[],None
763,https://github.com/mon95/4-byte-RAM.git,2015-10-18 13:43:21+00:00,Simple Verilog implementation of a 4-byte RAM done as part of the final project in the Digital Design course at BITS Goa,0,mon95/4-byte-RAM,44479566,Verilog,4-byte-RAM,176,0,2015-10-18 14:03:42+00:00,[],None
764,https://github.com/jadelsbach/rca110.git,2015-07-30 18:43:53+00:00,RCA110 in Verilog,0,jadelsbach/rca110,39966738,Verilog,rca110,144,0,2021-03-13 02:38:29+00:00,[],https://api.github.com/licenses/gpl-3.0
765,https://github.com/sujyao/two-switch-mode.git,2015-07-30 00:01:10+00:00,pwm,0,sujyao/two-switch-mode,39922046,Verilog,two-switch-mode,35092,0,2015-09-09 02:13:02+00:00,[],None
766,https://github.com/lasur2/Trial-Verilog-HDL-.git,2015-08-04 19:25:39+00:00,This is the very first Trial git repository,0,lasur2/Trial-Verilog-HDL-,40204774,Verilog,Trial-Verilog-HDL-,124,0,2015-08-04 19:44:23+00:00,[],None
767,https://github.com/MAK0HUB/flash_prog.git,2015-07-22 10:57:39+00:00,Модуль удаленной прошивки,0,MAK0HUB/flash_prog,39501229,Verilog,flash_prog,19604,0,2015-07-22 16:06:16+00:00,[],None
768,https://github.com/xshangyong/ps2_model_recieving.git,2015-07-23 14:22:41+00:00,rtl models for fpga simulation ,0,xshangyong/ps2_model_recieving,39571669,Verilog,ps2_model_recieving,196,0,2015-07-25 14:50:14+00:00,[],None
769,https://github.com/ErnestoARC/XILINX_Spartan3AN-StarterKit.git,2015-07-26 23:25:20+00:00,Proyectos y ejemplos con FPGA Spartan 3AN XC3S700AN-FG484 de Xilinx,0,ErnestoARC/XILINX_Spartan3AN-StarterKit,39745997,Verilog,XILINX_Spartan3AN-StarterKit,436,0,2015-07-26 23:51:29+00:00,[],https://api.github.com/licenses/gpl-3.0
770,https://github.com/hosoe/test.git,2015-08-03 06:33:30+00:00,,0,hosoe/test,40108824,Verilog,test,120,0,2015-08-03 06:36:05+00:00,[],None
771,https://github.com/xiangyuzhang/MINIsampler.git,2015-07-31 02:18:45+00:00,,0,xiangyuzhang/MINIsampler,39982089,Verilog,MINIsampler,116,0,2015-07-31 02:19:06+00:00,[],None
772,https://github.com/duttondj/DigitalDesignI-P2.git,2015-07-31 01:12:27+00:00,Project 2: Parity Bits on a Communication Channel,0,duttondj/DigitalDesignI-P2,39979741,Verilog,DigitalDesignI-P2,163,0,2015-07-31 01:14:53+00:00,[],https://api.github.com/licenses/mit
773,https://github.com/duttondj/DigitalDesignI-P3.git,2015-07-31 01:17:54+00:00,Project 3: Design and Synthesis of a Counter,0,duttondj/DigitalDesignI-P3,39979907,Verilog,DigitalDesignI-P3,61,0,2015-07-31 01:20:11+00:00,[],https://api.github.com/licenses/mit
774,https://github.com/kevintownsend/ram.git,2015-08-12 21:07:13+00:00,,0,kevintownsend/ram,40624390,Verilog,ram,148,0,2015-08-12 21:08:22+00:00,[],None
775,https://github.com/anands-repo/fenome.git,2015-08-15 23:43:31+00:00,DNA Error Correction Processor,0,anands-repo/fenome,40792104,Verilog,fenome,368,0,2015-08-16 02:16:33+00:00,[],None
776,https://github.com/dragutinv/Robotics-Project.git,2015-09-16 16:47:44+00:00,,0,dragutinv/Robotics-Project,42600576,Verilog,Robotics-Project,72522,0,2018-12-05 20:33:10+00:00,[],None
777,https://github.com/robozu93/Proyecto_Corto_2.git,2015-09-09 00:16:23+00:00,Módulos,1,robozu93/Proyecto_Corto_2,42146048,Verilog,Proyecto_Corto_2,105,0,2015-09-09 00:17:33+00:00,[],None
778,https://github.com/wyu0725/2MSPS-DAQ_CARD.git,2015-09-16 12:25:10+00:00,Junbin Zhang and Yu Wang's project,2,wyu0725/2MSPS-DAQ_CARD,42585582,Verilog,2MSPS-DAQ_CARD,57603,0,2016-10-19 03:48:02+00:00,[],None
779,https://github.com/kailevy/CompArchFA15.git,2015-09-12 17:23:41+00:00,Computer Architecture Fall 2015,0,kailevy/CompArchFA15,42366033,Verilog,CompArchFA15,13480,0,2015-09-20 20:11:05+00:00,[],None
780,https://github.com/luiskike13/Servo_Proy.git,2015-11-04 23:49:40+00:00,Servo_ecuaciones_final,0,luiskike13/Servo_Proy,45575126,Verilog,Servo_Proy,112,0,2015-11-04 23:50:12+00:00,[],None
781,https://github.com/Grupo8ITCR2015/Ecualizador-de-Audio.git,2015-10-14 08:20:59+00:00,,0,Grupo8ITCR2015/Ecualizador-de-Audio,44233927,Verilog,Ecualizador-de-Audio,144,0,2015-10-14 08:21:29+00:00,[],None
782,https://github.com/jeremysalwen/combinatorial_aes.git,2015-10-16 14:15:51+00:00,An entirely combinatorial verilog implementation of aes based on tiny_aes,0,jeremysalwen/combinatorial_aes,44389528,Verilog,combinatorial_aes,2088,0,2015-10-16 14:17:38+00:00,[],https://api.github.com/licenses/apache-2.0
783,https://github.com/iamlkj/4-bit-Multiplier.git,2015-11-05 19:51:19+00:00,verilog/Digital Systems Design,1,iamlkj/4-bit-Multiplier,45635486,Verilog,4-bit-Multiplier,0,0,2021-08-04 13:59:43+00:00,[],None
784,https://github.com/marcburke/trial.git,2015-11-05 00:29:32+00:00,initial repo for learning purposes,0,marcburke/trial,45576660,Verilog,trial,2822,0,2015-11-05 00:45:14+00:00,[],None
785,https://github.com/manashmandal/Verilog.git,2015-10-05 15:28:05+00:00,Verilog codes ,0,manashmandal/Verilog,43693843,Verilog,Verilog,152,0,2015-10-05 15:37:04+00:00,[],None
786,https://github.com/jose1209/Digitales_Grupo_2_Proyecto_3.git,2015-09-22 20:45:38+00:00,Proyecto de un Ecualizador de audio de 3 bandas,0,jose1209/Digitales_Grupo_2_Proyecto_3,42959851,Verilog,Digitales_Grupo_2_Proyecto_3,412,0,2015-09-23 20:39:08+00:00,[],None
787,https://github.com/xiangyuzhang/deob_pro.git,2015-09-22 18:38:17+00:00,,0,xiangyuzhang/deob_pro,42953331,Verilog,deob_pro,135372,0,2015-09-23 14:23:30+00:00,[],None
788,https://github.com/dschlai2/551-token-based-router.git,2015-10-14 21:03:21+00:00,Automatically exported from code.google.com/p/551-token-based-router,0,dschlai2/551-token-based-router,44276288,Verilog,551-token-based-router,11524,0,2015-10-14 21:04:26+00:00,[],None
789,https://github.com/vncentwu/VeRPG.git,2015-11-30 21:07:50+00:00,A hardware synthesizable text RPG game written in Verilog.,0,vncentwu/VeRPG,47146185,Verilog,VeRPG,392,0,2016-06-02 16:33:33+00:00,[],None
790,https://github.com/mgohde/MiniMicroII.git,2015-11-28 19:42:57+00:00,"A simple, 16 bit, pipelined, RISC architecture.",0,mgohde/MiniMicroII,47037127,Verilog,MiniMicroII,4853,0,2016-01-01 01:17:47+00:00,[],https://api.github.com/licenses/bsd-2-clause
791,https://github.com/youaregreathk/CS-M152A-Final-Project.git,2015-11-25 08:05:31+00:00,,0,youaregreathk/CS-M152A-Final-Project,46846641,Verilog,CS-M152A-Final-Project,3946,0,2015-12-05 08:08:50+00:00,[],None
792,https://github.com/yuanhaowang/Industrium.git,2015-11-25 22:22:33+00:00,,0,yuanhaowang/Industrium,46890818,Verilog,Industrium,53254,0,2015-11-25 22:24:04+00:00,[],None
793,https://github.com/jhorng/ASIC.git,2015-11-23 12:54:30+00:00,,0,jhorng/ASIC,46720136,Verilog,ASIC,12221,0,2015-11-23 12:58:52+00:00,[],None
794,https://github.com/KorayGocmen/Small-Useful-Verilog-Modules.git,2015-11-20 18:24:19+00:00,Some small Verilog modules that I had used in most of my projects.,1,KorayGocmen/Small-Useful-Verilog-Modules,46579268,Verilog,Small-Useful-Verilog-Modules,5,0,2016-11-23 06:03:05+00:00,[],None
795,https://github.com/jldyer4/csc205prg4.git,2015-12-06 19:58:38+00:00,,0,jldyer4/csc205prg4,47511499,Verilog,csc205prg4,10,0,2015-12-06 21:19:30+00:00,[],None
796,https://github.com/okebz/tempDatabase.git,2015-12-06 05:40:14+00:00,,0,okebz/tempDatabase,47485222,Verilog,tempDatabase,2,0,2015-12-06 05:51:38+00:00,[],None
797,https://github.com/kj22594/EECE-3324-Computer-Architecture.git,2015-12-04 21:37:39+00:00,Repo for Comp Arch Project,0,kj22594/EECE-3324-Computer-Architecture,47430034,Verilog,EECE-3324-Computer-Architecture,1183,0,2015-12-04 21:37:44+00:00,[],None
798,https://github.com/YuzhongHuang/CompArch-Lab.git,2015-10-07 01:30:55+00:00,"Teammates: Yuzhong Huang,Selina Wang, Hieu Nguyen",0,YuzhongHuang/CompArch-Lab,43788698,Verilog,CompArch-Lab,1854,0,2015-11-11 01:13:20+00:00,[],None
799,https://github.com/riverever/verilogTestSuit.git,2015-09-14 07:38:52+00:00,,0,riverever/verilogTestSuit,42434302,Verilog,verilogTestSuit,3292,0,2015-09-14 07:44:47+00:00,[],https://api.github.com/licenses/gpl-2.0
800,https://github.com/joshtm00/Verificaci-n-de-Circuitos-Digitales.git,2015-09-07 15:42:45+00:00,Repo para los proyectos del curso IE-1119 Verificación Funcional,0,joshtm00/Verificaci-n-de-Circuitos-Digitales,42061259,Verilog,Verificaci-n-de-Circuitos-Digitales,176,0,2015-09-08 02:31:40+00:00,[],https://api.github.com/licenses/gpl-3.0
801,https://github.com/skalldri/mips-verilog.git,2015-09-13 22:12:07+00:00,This is a simplified MIPS processor that I built with Arthur Kam for a course at the University of Waterloo,0,skalldri/mips-verilog,42414927,Verilog,mips-verilog,1801,0,2016-03-08 05:17:58+00:00,[],https://api.github.com/licenses/gpl-2.0
802,https://github.com/Tagussan/random-seq-gen.git,2015-09-12 12:06:15+00:00,,0,Tagussan/random-seq-gen,42355685,Verilog,random-seq-gen,160,0,2015-09-12 12:06:52+00:00,[],None
803,https://github.com/MOHAMEDISMAIL10/assignment.git,2015-10-22 21:40:50+00:00,firstassignment,0,MOHAMEDISMAIL10/assignment,44774876,Verilog,assignment,0,0,2015-12-13 17:55:37+00:00,[],None
804,https://github.com/amermelao/mlib_devel_roberto.git,2015-10-23 15:51:27+00:00,,0,amermelao/mlib_devel_roberto,44822871,Verilog,mlib_devel_roberto,0,0,2018-03-29 18:06:34+00:00,[],None
805,https://github.com/kirIn0305/divider_const.git,2015-10-20 05:12:05+00:00,make divider verilog file by using python,0,kirIn0305/divider_const,44583577,Verilog,divider_const,208,0,2015-10-20 05:13:55+00:00,[],None
806,https://github.com/anyuexiu/Verilog_Basics.git,2015-10-31 06:42:34+00:00,,0,anyuexiu/Verilog_Basics,45291722,Verilog,Verilog_Basics,128,0,2015-10-31 09:15:04+00:00,[],None
807,https://github.com/natsutan/nromgen.git,2015-10-28 01:03:38+00:00,ROM generator for scientific function,0,natsutan/nromgen,45079862,Verilog,nromgen,204,0,2015-11-14 08:12:04+00:00,[],https://api.github.com/licenses/mit
808,https://github.com/ray1005/gittest.git,2015-10-29 07:00:58+00:00,gitのテスト,0,ray1005/gittest,45166028,Verilog,gittest,128,0,2015-10-30 02:14:01+00:00,[],None
809,https://github.com/tnat93/31-x-8-ROM.git,2015-10-01 16:33:32+00:00,Verilog module for a ROM. The rom needs to be able to hold 32 unsigned Integers each 8 Bits. Thus it must have32 address lines.,0,tnat93/31-x-8-ROM,43507790,Verilog,31-x-8-ROM,120,0,2015-10-01 16:35:45+00:00,[],None
810,https://github.com/phuston/CompArchLab1.git,2015-10-05 23:53:37+00:00,,0,phuston/CompArchLab1,43720582,Verilog,CompArchLab1,492,0,2015-10-09 19:34:50+00:00,[],None
811,https://github.com/cloudiwind/Oscilloscope.git,2015-11-12 02:08:02+00:00,EE2020 FPGA Project (AY14/15 CEG),0,cloudiwind/Oscilloscope,46023076,Verilog,Oscilloscope,23,0,2017-12-08 05:58:17+00:00,[],None
812,https://github.com/J-Holliday/processor.git,2015-11-11 23:15:06+00:00,processor written by verilog,1,J-Holliday/processor,46016085,Verilog,processor,3,0,2016-01-20 13:33:46+00:00,[],None
813,https://github.com/gjmunozl/Control-de-motores.git,2015-11-09 03:17:35+00:00,Proyecto digital 1 Solución,2,gjmunozl/Control-de-motores,45812270,Verilog,Control-de-motores,61,0,2015-11-10 22:52:40+00:00,[],None
814,https://github.com/nmpandafish6/Verilog-Basics.git,2015-11-13 04:31:16+00:00,Simple Verilog Libraries,0,nmpandafish6/Verilog-Basics,46100050,Verilog,Verilog-Basics,4,0,2016-01-28 04:26:36+00:00,[],None
815,https://github.com/lavrinovu4/hydrangea.git,2015-11-16 00:31:54+00:00,MIPS compatible processor,0,lavrinovu4/hydrangea,46242731,Verilog,hydrangea,74421,0,2017-11-01 21:44:14+00:00,[],None
816,https://github.com/selpmaSedoc/code_samples.git,2015-11-16 02:20:08+00:00,,0,selpmaSedoc/code_samples,46246751,Verilog,code_samples,0,0,2015-11-16 02:44:56+00:00,[],None
817,https://github.com/KatJHuang/SoloMaster.git,2015-11-16 22:24:59+00:00,SoloMaster is a course project for ECE241: Digital Circuits.,0,KatJHuang/SoloMaster,46306922,Verilog,SoloMaster,143,0,2015-11-17 04:22:00+00:00,[],None
818,https://github.com/open-design/max10_adc.git,2015-09-06 21:07:05+00:00,,0,open-design/max10_adc,42018844,Verilog,max10_adc,168,0,2015-09-25 06:03:58+00:00,[],None
819,https://github.com/goltango/ArqComp_ej10_TP1_ALU.git,2015-08-31 16:27:29+00:00,Modulo ALU simple para la materia Arquitectura de Computadoras 2015,0,goltango/ArqComp_ej10_TP1_ALU,41687191,Verilog,ArqComp_ej10_TP1_ALU,120,0,2015-08-31 16:29:41+00:00,[],None
820,https://github.com/HackLinux/MIPSinVerilog.git,2015-09-16 05:48:58+00:00,MIPS CPU,0,HackLinux/MIPSinVerilog,42567312,Verilog,MIPSinVerilog,55960,0,2018-10-02 04:23:03+00:00,[],None
821,https://github.com/fengyanhua/smartfusion2.git,2015-09-17 01:55:25+00:00,about smartfusion2,0,fengyanhua/smartfusion2,42627396,Verilog,smartfusion2,32728,0,2015-09-17 03:37:21+00:00,[],None
822,https://github.com/fluxtalk/Projects.git,2015-09-09 20:21:03+00:00,Frogger ,0,fluxtalk/Projects,42202466,Verilog,Projects,176,0,2015-09-09 20:34:36+00:00,[],None
823,https://github.com/tugrulyatagan/RISC-processor.git,2015-08-01 15:19:40+00:00,A soft RISC processor on Xilinx FPGA with Verilog and an assembler with Python ,0,tugrulyatagan/RISC-processor,40050570,Verilog,RISC-processor,7148,0,2015-08-01 15:26:40+00:00,[],https://api.github.com/licenses/gpl-2.0
824,https://github.com/hwstar/Timestamper-FPGA.git,2015-09-27 20:44:36+00:00,Timestamps changes on a signal and sends serial data for each ,0,hwstar/Timestamper-FPGA,43264243,Verilog,Timestamper-FPGA,168,0,2015-09-27 20:48:13+00:00,[],https://api.github.com/licenses/gpl-2.0
825,https://github.com/HeTpro/Verilog2.git,2015-08-04 01:52:44+00:00,,0,HeTpro/Verilog2,40157501,Verilog,Verilog2,164,0,2015-08-04 01:55:44+00:00,[],None
826,https://github.com/ueokande/async_benchmark_circuit.git,2015-09-14 04:50:58+00:00,Asynchronous Benchmark Circuit,0,ueokande/async_benchmark_circuit,42427860,Verilog,async_benchmark_circuit,127,0,2016-03-14 00:50:35+00:00,[],https://api.github.com/licenses/mit
