// File: gen/verilog/processing_array_3x3_refactored.v
// Generated by MyHDL 0.11.51
// Date:    Wed May 28 19:39:01 2025 UTC


`timescale 1ns/10ps

module processing_array_3x3_refactored (
    clk,
    i_reset,
    i_a_vector,
    i_b_vector,
    i_data_valid,
    i_read_enable,
    i_clear_acc,
    o_result_matrix,
    o_computation_done,
    o_ready_for_data,
    o_overflow_detected
);
// 3x3 Processing Array for matrix multiplication using validated processing elements.
// 
// This array performs matrix multiplication by computing dot products in parallel.
// Each PE accumulates partial results across multiple cycles.
// 
// Parameters:
// - clk: Clock signal
// - i_reset: Reset signal (active high)
// - i_a_vector: Column vector from matrix A (24 bits = 3 x 8-bit elements)
// - i_b_vector: Row vector from matrix B (24 bits = 3 x 8-bit elements)
// - i_data_valid: Start computation when high
// - i_read_enable: Enable reading results
// - i_clear_acc: Clear all accumulators
// - o_result_matrix: Flattened 3x3 result matrix (288 bits = 9 x 32-bit elements)
// - o_computation_done: All PEs completed their MAC operations
// - o_ready_for_data: Array is ready for new input
// - o_overflow_detected: At least one PE detected overflow

input clk;
input i_reset;
input [23:0] i_a_vector;
input [23:0] i_b_vector;
input i_data_valid;
input i_read_enable;
input i_clear_acc;
output [287:0] o_result_matrix;
reg [287:0] o_result_matrix;
output o_computation_done;
reg o_computation_done;
output o_ready_for_data;
wire o_ready_for_data;
output o_overflow_detected;
wire o_overflow_detected;

reg all_pes_done;
reg [287:0] output_matrix_reg;
reg internal_enable;
reg signed [31:0] processing_element9_accumulator;
reg processing_element9_done_flag;
reg processing_element9_overflow_flag;
wire signed [15:0] processing_element9_product;
reg signed [15:0] processing_element9_product_latched;
reg processing_element9_valid_product;
reg signed [31:0] processing_element10_accumulator;
reg processing_element10_done_flag;
reg processing_element10_overflow_flag;
wire signed [15:0] processing_element10_product;
reg signed [15:0] processing_element10_product_latched;
reg processing_element10_valid_product;
reg signed [31:0] processing_element11_accumulator;
reg processing_element11_done_flag;
reg processing_element11_overflow_flag;
wire signed [15:0] processing_element11_product;
reg signed [15:0] processing_element11_product_latched;
reg processing_element11_valid_product;
reg signed [31:0] processing_element12_accumulator;
reg processing_element12_done_flag;
reg processing_element12_overflow_flag;
wire signed [15:0] processing_element12_product;
reg signed [15:0] processing_element12_product_latched;
reg processing_element12_valid_product;
reg signed [31:0] processing_element13_accumulator;
reg processing_element13_done_flag;
reg processing_element13_overflow_flag;
wire signed [15:0] processing_element13_product;
reg signed [15:0] processing_element13_product_latched;
reg processing_element13_valid_product;
reg signed [31:0] processing_element14_accumulator;
reg processing_element14_done_flag;
reg processing_element14_overflow_flag;
wire signed [15:0] processing_element14_product;
reg signed [15:0] processing_element14_product_latched;
reg processing_element14_valid_product;
reg signed [31:0] processing_element15_accumulator;
reg processing_element15_done_flag;
reg processing_element15_overflow_flag;
wire signed [15:0] processing_element15_product;
reg signed [15:0] processing_element15_product_latched;
reg processing_element15_valid_product;
reg signed [31:0] processing_element16_accumulator;
reg processing_element16_done_flag;
reg processing_element16_overflow_flag;
wire signed [15:0] processing_element16_product;
reg signed [15:0] processing_element16_product_latched;
reg processing_element16_valid_product;
reg signed [31:0] processing_element17_accumulator;
reg processing_element17_done_flag;
reg processing_element17_overflow_flag;
wire signed [15:0] processing_element17_product;
reg signed [15:0] processing_element17_product_latched;
reg processing_element17_valid_product;
wire signed [7:0] a_slices [0:3-1];
wire signed [7:0] b_slices [0:3-1];
reg pe_done_latches [0:9-1];
wire pe_dones [0:9-1];
wire signed [31:0] pe_results [0:9-1];
wire pe_overflows [0:9-1];




assign a_slices[0] = i_a_vector[7-1:0];
assign a_slices[1] = i_a_vector[15-1:8];
assign a_slices[2] = i_a_vector[23-1:16];
assign b_slices[0] = i_b_vector[7-1:0];
assign b_slices[1] = i_b_vector[15-1:8];
assign b_slices[2] = i_b_vector[23-1:16];



assign processing_element9_product = (a_slices[0] * b_slices[0]);


always @(posedge clk) begin: processing_element9_seq_logic
    integer temp_sum;
    if (i_reset == 1) begin
        processing_element9_product_latched <= 0;
        processing_element9_accumulator <= 0;
        processing_element9_done_flag <= 0;
        processing_element9_overflow_flag <= 0;
        processing_element9_valid_product <= 0;
    end
    else begin
        if (i_clear_acc) begin
            processing_element9_accumulator <= 0;
            processing_element9_product_latched <= 0;
            processing_element9_valid_product <= 1'b0;
            processing_element9_done_flag <= 1'b0;
            processing_element9_overflow_flag <= 1'b0;
        end
        else if ((internal_enable && (!processing_element9_valid_product))) begin
            processing_element9_product_latched <= processing_element9_product;
            processing_element9_valid_product <= 1'b1;
            processing_element9_done_flag <= 1'b0;
        end
        else if (processing_element9_valid_product) begin
            temp_sum = (processing_element9_accumulator + processing_element9_product_latched);
            if ((temp_sum > 33'h7fffffff)) begin
                processing_element9_accumulator <= 33'h7fffffff;
                processing_element9_overflow_flag <= 1'b1;
            end
            else if ((temp_sum < (-33'h80000000))) begin
                processing_element9_accumulator <= (-33'h80000000);
                processing_element9_overflow_flag <= 1'b1;
            end
            else begin
                processing_element9_accumulator <= temp_sum;
                processing_element9_overflow_flag <= 1'b0;
            end
            processing_element9_done_flag <= 1'b1;
            processing_element9_valid_product <= 1'b0;
        end
        else begin
            processing_element9_done_flag <= 1'b0;
        end
    end
end



assign pe_results[0] = processing_element9_accumulator;
assign pe_overflows[0] = processing_element9_overflow_flag;
assign pe_dones[0] = processing_element9_done_flag;



assign processing_element10_product = (a_slices[0] * b_slices[1]);


always @(posedge clk) begin: processing_element10_seq_logic
    integer temp_sum;
    if (i_reset == 1) begin
        processing_element10_product_latched <= 0;
        processing_element10_accumulator <= 0;
        processing_element10_done_flag <= 0;
        processing_element10_overflow_flag <= 0;
        processing_element10_valid_product <= 0;
    end
    else begin
        if (i_clear_acc) begin
            processing_element10_accumulator <= 0;
            processing_element10_product_latched <= 0;
            processing_element10_valid_product <= 1'b0;
            processing_element10_done_flag <= 1'b0;
            processing_element10_overflow_flag <= 1'b0;
        end
        else if ((internal_enable && (!processing_element10_valid_product))) begin
            processing_element10_product_latched <= processing_element10_product;
            processing_element10_valid_product <= 1'b1;
            processing_element10_done_flag <= 1'b0;
        end
        else if (processing_element10_valid_product) begin
            temp_sum = (processing_element10_accumulator + processing_element10_product_latched);
            if ((temp_sum > 33'h7fffffff)) begin
                processing_element10_accumulator <= 33'h7fffffff;
                processing_element10_overflow_flag <= 1'b1;
            end
            else if ((temp_sum < (-33'h80000000))) begin
                processing_element10_accumulator <= (-33'h80000000);
                processing_element10_overflow_flag <= 1'b1;
            end
            else begin
                processing_element10_accumulator <= temp_sum;
                processing_element10_overflow_flag <= 1'b0;
            end
            processing_element10_done_flag <= 1'b1;
            processing_element10_valid_product <= 1'b0;
        end
        else begin
            processing_element10_done_flag <= 1'b0;
        end
    end
end



assign pe_results[1] = processing_element10_accumulator;
assign pe_overflows[1] = processing_element10_overflow_flag;
assign pe_dones[1] = processing_element10_done_flag;



assign processing_element11_product = (a_slices[0] * b_slices[2]);


always @(posedge clk) begin: processing_element11_seq_logic
    integer temp_sum;
    if (i_reset == 1) begin
        processing_element11_product_latched <= 0;
        processing_element11_accumulator <= 0;
        processing_element11_done_flag <= 0;
        processing_element11_overflow_flag <= 0;
        processing_element11_valid_product <= 0;
    end
    else begin
        if (i_clear_acc) begin
            processing_element11_accumulator <= 0;
            processing_element11_product_latched <= 0;
            processing_element11_valid_product <= 1'b0;
            processing_element11_done_flag <= 1'b0;
            processing_element11_overflow_flag <= 1'b0;
        end
        else if ((internal_enable && (!processing_element11_valid_product))) begin
            processing_element11_product_latched <= processing_element11_product;
            processing_element11_valid_product <= 1'b1;
            processing_element11_done_flag <= 1'b0;
        end
        else if (processing_element11_valid_product) begin
            temp_sum = (processing_element11_accumulator + processing_element11_product_latched);
            if ((temp_sum > 33'h7fffffff)) begin
                processing_element11_accumulator <= 33'h7fffffff;
                processing_element11_overflow_flag <= 1'b1;
            end
            else if ((temp_sum < (-33'h80000000))) begin
                processing_element11_accumulator <= (-33'h80000000);
                processing_element11_overflow_flag <= 1'b1;
            end
            else begin
                processing_element11_accumulator <= temp_sum;
                processing_element11_overflow_flag <= 1'b0;
            end
            processing_element11_done_flag <= 1'b1;
            processing_element11_valid_product <= 1'b0;
        end
        else begin
            processing_element11_done_flag <= 1'b0;
        end
    end
end



assign pe_results[2] = processing_element11_accumulator;
assign pe_overflows[2] = processing_element11_overflow_flag;
assign pe_dones[2] = processing_element11_done_flag;



assign processing_element12_product = (a_slices[1] * b_slices[0]);


always @(posedge clk) begin: processing_element12_seq_logic
    integer temp_sum;
    if (i_reset == 1) begin
        processing_element12_product_latched <= 0;
        processing_element12_accumulator <= 0;
        processing_element12_done_flag <= 0;
        processing_element12_overflow_flag <= 0;
        processing_element12_valid_product <= 0;
    end
    else begin
        if (i_clear_acc) begin
            processing_element12_accumulator <= 0;
            processing_element12_product_latched <= 0;
            processing_element12_valid_product <= 1'b0;
            processing_element12_done_flag <= 1'b0;
            processing_element12_overflow_flag <= 1'b0;
        end
        else if ((internal_enable && (!processing_element12_valid_product))) begin
            processing_element12_product_latched <= processing_element12_product;
            processing_element12_valid_product <= 1'b1;
            processing_element12_done_flag <= 1'b0;
        end
        else if (processing_element12_valid_product) begin
            temp_sum = (processing_element12_accumulator + processing_element12_product_latched);
            if ((temp_sum > 33'h7fffffff)) begin
                processing_element12_accumulator <= 33'h7fffffff;
                processing_element12_overflow_flag <= 1'b1;
            end
            else if ((temp_sum < (-33'h80000000))) begin
                processing_element12_accumulator <= (-33'h80000000);
                processing_element12_overflow_flag <= 1'b1;
            end
            else begin
                processing_element12_accumulator <= temp_sum;
                processing_element12_overflow_flag <= 1'b0;
            end
            processing_element12_done_flag <= 1'b1;
            processing_element12_valid_product <= 1'b0;
        end
        else begin
            processing_element12_done_flag <= 1'b0;
        end
    end
end



assign pe_results[3] = processing_element12_accumulator;
assign pe_overflows[3] = processing_element12_overflow_flag;
assign pe_dones[3] = processing_element12_done_flag;



assign processing_element13_product = (a_slices[1] * b_slices[1]);


always @(posedge clk) begin: processing_element13_seq_logic
    integer temp_sum;
    if (i_reset == 1) begin
        processing_element13_product_latched <= 0;
        processing_element13_accumulator <= 0;
        processing_element13_done_flag <= 0;
        processing_element13_overflow_flag <= 0;
        processing_element13_valid_product <= 0;
    end
    else begin
        if (i_clear_acc) begin
            processing_element13_accumulator <= 0;
            processing_element13_product_latched <= 0;
            processing_element13_valid_product <= 1'b0;
            processing_element13_done_flag <= 1'b0;
            processing_element13_overflow_flag <= 1'b0;
        end
        else if ((internal_enable && (!processing_element13_valid_product))) begin
            processing_element13_product_latched <= processing_element13_product;
            processing_element13_valid_product <= 1'b1;
            processing_element13_done_flag <= 1'b0;
        end
        else if (processing_element13_valid_product) begin
            temp_sum = (processing_element13_accumulator + processing_element13_product_latched);
            if ((temp_sum > 33'h7fffffff)) begin
                processing_element13_accumulator <= 33'h7fffffff;
                processing_element13_overflow_flag <= 1'b1;
            end
            else if ((temp_sum < (-33'h80000000))) begin
                processing_element13_accumulator <= (-33'h80000000);
                processing_element13_overflow_flag <= 1'b1;
            end
            else begin
                processing_element13_accumulator <= temp_sum;
                processing_element13_overflow_flag <= 1'b0;
            end
            processing_element13_done_flag <= 1'b1;
            processing_element13_valid_product <= 1'b0;
        end
        else begin
            processing_element13_done_flag <= 1'b0;
        end
    end
end



assign pe_results[4] = processing_element13_accumulator;
assign pe_overflows[4] = processing_element13_overflow_flag;
assign pe_dones[4] = processing_element13_done_flag;



assign processing_element14_product = (a_slices[1] * b_slices[2]);


always @(posedge clk) begin: processing_element14_seq_logic
    integer temp_sum;
    if (i_reset == 1) begin
        processing_element14_product_latched <= 0;
        processing_element14_accumulator <= 0;
        processing_element14_done_flag <= 0;
        processing_element14_overflow_flag <= 0;
        processing_element14_valid_product <= 0;
    end
    else begin
        if (i_clear_acc) begin
            processing_element14_accumulator <= 0;
            processing_element14_product_latched <= 0;
            processing_element14_valid_product <= 1'b0;
            processing_element14_done_flag <= 1'b0;
            processing_element14_overflow_flag <= 1'b0;
        end
        else if ((internal_enable && (!processing_element14_valid_product))) begin
            processing_element14_product_latched <= processing_element14_product;
            processing_element14_valid_product <= 1'b1;
            processing_element14_done_flag <= 1'b0;
        end
        else if (processing_element14_valid_product) begin
            temp_sum = (processing_element14_accumulator + processing_element14_product_latched);
            if ((temp_sum > 33'h7fffffff)) begin
                processing_element14_accumulator <= 33'h7fffffff;
                processing_element14_overflow_flag <= 1'b1;
            end
            else if ((temp_sum < (-33'h80000000))) begin
                processing_element14_accumulator <= (-33'h80000000);
                processing_element14_overflow_flag <= 1'b1;
            end
            else begin
                processing_element14_accumulator <= temp_sum;
                processing_element14_overflow_flag <= 1'b0;
            end
            processing_element14_done_flag <= 1'b1;
            processing_element14_valid_product <= 1'b0;
        end
        else begin
            processing_element14_done_flag <= 1'b0;
        end
    end
end



assign pe_results[5] = processing_element14_accumulator;
assign pe_overflows[5] = processing_element14_overflow_flag;
assign pe_dones[5] = processing_element14_done_flag;



assign processing_element15_product = (a_slices[2] * b_slices[0]);


always @(posedge clk) begin: processing_element15_seq_logic
    integer temp_sum;
    if (i_reset == 1) begin
        processing_element15_product_latched <= 0;
        processing_element15_accumulator <= 0;
        processing_element15_done_flag <= 0;
        processing_element15_overflow_flag <= 0;
        processing_element15_valid_product <= 0;
    end
    else begin
        if (i_clear_acc) begin
            processing_element15_accumulator <= 0;
            processing_element15_product_latched <= 0;
            processing_element15_valid_product <= 1'b0;
            processing_element15_done_flag <= 1'b0;
            processing_element15_overflow_flag <= 1'b0;
        end
        else if ((internal_enable && (!processing_element15_valid_product))) begin
            processing_element15_product_latched <= processing_element15_product;
            processing_element15_valid_product <= 1'b1;
            processing_element15_done_flag <= 1'b0;
        end
        else if (processing_element15_valid_product) begin
            temp_sum = (processing_element15_accumulator + processing_element15_product_latched);
            if ((temp_sum > 33'h7fffffff)) begin
                processing_element15_accumulator <= 33'h7fffffff;
                processing_element15_overflow_flag <= 1'b1;
            end
            else if ((temp_sum < (-33'h80000000))) begin
                processing_element15_accumulator <= (-33'h80000000);
                processing_element15_overflow_flag <= 1'b1;
            end
            else begin
                processing_element15_accumulator <= temp_sum;
                processing_element15_overflow_flag <= 1'b0;
            end
            processing_element15_done_flag <= 1'b1;
            processing_element15_valid_product <= 1'b0;
        end
        else begin
            processing_element15_done_flag <= 1'b0;
        end
    end
end



assign pe_results[6] = processing_element15_accumulator;
assign pe_overflows[6] = processing_element15_overflow_flag;
assign pe_dones[6] = processing_element15_done_flag;



assign processing_element16_product = (a_slices[2] * b_slices[1]);


always @(posedge clk) begin: processing_element16_seq_logic
    integer temp_sum;
    if (i_reset == 1) begin
        processing_element16_product_latched <= 0;
        processing_element16_accumulator <= 0;
        processing_element16_done_flag <= 0;
        processing_element16_overflow_flag <= 0;
        processing_element16_valid_product <= 0;
    end
    else begin
        if (i_clear_acc) begin
            processing_element16_accumulator <= 0;
            processing_element16_product_latched <= 0;
            processing_element16_valid_product <= 1'b0;
            processing_element16_done_flag <= 1'b0;
            processing_element16_overflow_flag <= 1'b0;
        end
        else if ((internal_enable && (!processing_element16_valid_product))) begin
            processing_element16_product_latched <= processing_element16_product;
            processing_element16_valid_product <= 1'b1;
            processing_element16_done_flag <= 1'b0;
        end
        else if (processing_element16_valid_product) begin
            temp_sum = (processing_element16_accumulator + processing_element16_product_latched);
            if ((temp_sum > 33'h7fffffff)) begin
                processing_element16_accumulator <= 33'h7fffffff;
                processing_element16_overflow_flag <= 1'b1;
            end
            else if ((temp_sum < (-33'h80000000))) begin
                processing_element16_accumulator <= (-33'h80000000);
                processing_element16_overflow_flag <= 1'b1;
            end
            else begin
                processing_element16_accumulator <= temp_sum;
                processing_element16_overflow_flag <= 1'b0;
            end
            processing_element16_done_flag <= 1'b1;
            processing_element16_valid_product <= 1'b0;
        end
        else begin
            processing_element16_done_flag <= 1'b0;
        end
    end
end



assign pe_results[7] = processing_element16_accumulator;
assign pe_overflows[7] = processing_element16_overflow_flag;
assign pe_dones[7] = processing_element16_done_flag;



assign processing_element17_product = (a_slices[2] * b_slices[2]);


always @(posedge clk) begin: processing_element17_seq_logic
    integer temp_sum;
    if (i_reset == 1) begin
        processing_element17_product_latched <= 0;
        processing_element17_accumulator <= 0;
        processing_element17_done_flag <= 0;
        processing_element17_overflow_flag <= 0;
        processing_element17_valid_product <= 0;
    end
    else begin
        if (i_clear_acc) begin
            processing_element17_accumulator <= 0;
            processing_element17_product_latched <= 0;
            processing_element17_valid_product <= 1'b0;
            processing_element17_done_flag <= 1'b0;
            processing_element17_overflow_flag <= 1'b0;
        end
        else if ((internal_enable && (!processing_element17_valid_product))) begin
            processing_element17_product_latched <= processing_element17_product;
            processing_element17_valid_product <= 1'b1;
            processing_element17_done_flag <= 1'b0;
        end
        else if (processing_element17_valid_product) begin
            temp_sum = (processing_element17_accumulator + processing_element17_product_latched);
            if ((temp_sum > 33'h7fffffff)) begin
                processing_element17_accumulator <= 33'h7fffffff;
                processing_element17_overflow_flag <= 1'b1;
            end
            else if ((temp_sum < (-33'h80000000))) begin
                processing_element17_accumulator <= (-33'h80000000);
                processing_element17_overflow_flag <= 1'b1;
            end
            else begin
                processing_element17_accumulator <= temp_sum;
                processing_element17_overflow_flag <= 1'b0;
            end
            processing_element17_done_flag <= 1'b1;
            processing_element17_valid_product <= 1'b0;
        end
        else begin
            processing_element17_done_flag <= 1'b0;
        end
    end
end



assign pe_results[8] = processing_element17_accumulator;
assign pe_overflows[8] = processing_element17_overflow_flag;
assign pe_dones[8] = processing_element17_done_flag;


always @(posedge clk) begin: pe_done_latch_logic
    integer i;
    reg all_done;
    reg [288-1:0] temp;
    if (i_reset == 1) begin
        internal_enable <= 0;
        output_matrix_reg <= 0;
        all_pes_done <= 0;
        pe_done_latches[0] <= 0;
        pe_done_latches[1] <= 0;
        pe_done_latches[2] <= 0;
        pe_done_latches[3] <= 0;
        pe_done_latches[4] <= 0;
        pe_done_latches[5] <= 0;
        pe_done_latches[6] <= 0;
        pe_done_latches[7] <= 0;
        pe_done_latches[8] <= 0;
    end
    else begin
        if (i_reset) begin
            for (i=0; i<9; i=i+1) begin
                pe_done_latches[i] <= 0;
            end
            all_pes_done <= 0;
            output_matrix_reg <= 0;
            internal_enable <= 1'b0;
        end
        else if (i_data_valid) begin
            for (i=0; i<9; i=i+1) begin
                pe_done_latches[i] <= 0;
            end
            all_pes_done <= 0;
            internal_enable <= 1'b1;
        end
        else begin
            internal_enable <= 1'b0;
            all_done = 1'b1;
            if (pe_dones[0]) begin
                pe_done_latches[0] <= 1;
            end
            all_done = (all_done && pe_done_latches[0]);
            if (pe_dones[1]) begin
                pe_done_latches[1] <= 1;
            end
            all_done = (all_done && pe_done_latches[1]);
            if (pe_dones[2]) begin
                pe_done_latches[2] <= 1;
            end
            all_done = (all_done && pe_done_latches[2]);
            if (pe_dones[3]) begin
                pe_done_latches[3] <= 1;
            end
            all_done = (all_done && pe_done_latches[3]);
            if (pe_dones[4]) begin
                pe_done_latches[4] <= 1;
            end
            all_done = (all_done && pe_done_latches[4]);
            if (pe_dones[5]) begin
                pe_done_latches[5] <= 1;
            end
            all_done = (all_done && pe_done_latches[5]);
            if (pe_dones[6]) begin
                pe_done_latches[6] <= 1;
            end
            all_done = (all_done && pe_done_latches[6]);
            if (pe_dones[7]) begin
                pe_done_latches[7] <= 1;
            end
            all_done = (all_done && pe_done_latches[7]);
            if (pe_dones[8]) begin
                pe_done_latches[8] <= 1;
            end
            all_done = (all_done && pe_done_latches[8]);
            all_pes_done <= all_done;
            if (i_read_enable) begin
                temp = 288'h0;
                temp[31-1:0] = pe_results[0];
                temp[63-1:32] = pe_results[1];
                temp[95-1:64] = pe_results[2];
                temp[127-1:96] = pe_results[3];
                temp[159-1:128] = pe_results[4];
                temp[191-1:160] = pe_results[5];
                temp[223-1:192] = pe_results[6];
                temp[255-1:224] = pe_results[7];
                temp[287-1:256] = pe_results[8];
                output_matrix_reg <= temp;
            end
        end
    end
end


always @(output_matrix_reg, i_read_enable, all_pes_done) begin: output_connection
    o_computation_done = all_pes_done;
    if (i_read_enable) begin
        o_result_matrix = output_matrix_reg;
    end
    else begin
        o_result_matrix = output_matrix_reg;
    end
end



assign o_ready_for_data = ((!internal_enable) && (!i_data_valid) && (!all_pes_done));



assign o_overflow_detected = (pe_overflows[0] || pe_overflows[1] || pe_overflows[2] || pe_overflows[3] || pe_overflows[4] || pe_overflows[5] || pe_overflows[6] || pe_overflows[7] || pe_overflows[8]);

endmodule
