<HTML><HEAD><TITLE>Device Usage Statistics Report</TITLE></HEAD>
<BODY TEXT='#000000' BGCOLOR='#FFFFFF' LINK='#0000EE' VLINK='#551A8B' ALINK='#FF0000'><H3>Device Usage Page (usage_statistics_webtalk.html)</H3>This HTML page displays the device usage statistics that will be sent to Xilinx.<BR>To see the actual file transmitted to Xilinx, please click <A HREF="./usage_statistics_webtalk.xml">here</A>.<BR><BR><HR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='4'><B>software_version_and_target_device</B></TD></TR>
<TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>beta</B></TD><TD>FALSE</TD>
  <TD BGCOLOR='#DBE5F1'><B>build_version</B></TD><TD>2018833</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>date_generated</B></TD><TD>Fri Feb  9 15:52:56 2018</TD>
  <TD BGCOLOR='#DBE5F1'><B>os_platform</B></TD><TD>LIN64</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>product_version</B></TD><TD>Vivado v2017.3 (64-bit)</TD>
  <TD BGCOLOR='#DBE5F1'><B>project_id</B></TD><TD>64e5d1f81c624359b4c1fc3eb5ae0263</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>project_iteration</B></TD><TD>1</TD>
  <TD BGCOLOR='#DBE5F1'><B>random_id</B></TD><TD>98c689c346b55912a08271ed82336116</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>registration_id</B></TD><TD>211385158_1777527998_0_900</TD>
  <TD BGCOLOR='#DBE5F1'><B>route_design</B></TD><TD>TRUE</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>target_device</B></TD><TD>xcku15p</TD>
  <TD BGCOLOR='#DBE5F1'><B>target_family</B></TD><TD>kintexuplus</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>target_package</B></TD><TD>ffve1517</TD>
  <TD BGCOLOR='#DBE5F1'><B>target_speed</B></TD><TD>-3</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>tool_flow</B></TD><TD>Vivado</TD>
</TR> </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='4'><B>user_environment</B></TD></TR>
<TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>cpu_name</B></TD><TD>Intel(R) Core(TM) i7-4790K CPU @ 4.00GHz</TD>
  <TD BGCOLOR='#DBE5F1'><B>cpu_speed</B></TD><TD>4363.593 MHz</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>os_name</B></TD><TD>CentOS</TD>
  <TD BGCOLOR='#DBE5F1'><B>os_release</B></TD><TD>CentOS Linux release 7.2.1511 (Core)</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>system_ram</B></TD><TD>33.000 GB</TD>
  <TD BGCOLOR='#DBE5F1'><B>total_processors</B></TD><TD>1</TD>
</TR> </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='4'><B>vivado_usage</B></TD></TR>
<TR ALIGN='LEFT'>  <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
   <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>gui_handlers</B></TD></TR>
<TR ALIGN='LEFT'>   <TD>basedialog_ok=5</TD>
   <TD>basedialog_yes=1</TD>
   <TD>flownavigatortreepanel_flow_navigator_tree=2</TD>
</TR>  </TABLE>
  <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
   <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>java_command_handlers</B></TD></TR>
<TR ALIGN='LEFT'>   <TD>runbitgen=1</TD>
   <TD>runimplementation=1</TD>
   <TD>runsynthesis=1</TD>
   <TD>viewtaskimplementation=1</TD>
</TR>  </TABLE>
</TR><TR ALIGN='LEFT'>  <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
   <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>other_data</B></TD></TR>
<TR ALIGN='LEFT'>   <TD>guimode=1</TD>
</TR>  </TABLE>
  <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
   <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>project_data</B></TD></TR>
<TR ALIGN='LEFT'>   <TD>constraintsetcount=1</TD>
   <TD>core_container=false</TD>
   <TD>currentimplrun=impl_1</TD>
   <TD>currentsynthesisrun=synth_1</TD>
</TR><TR ALIGN='LEFT'>   <TD>default_library=xil_defaultlib</TD>
   <TD>designmode=RTL</TD>
   <TD>export_simulation_activehdl=1</TD>
   <TD>export_simulation_ies=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>export_simulation_modelsim=1</TD>
   <TD>export_simulation_questa=1</TD>
   <TD>export_simulation_riviera=1</TD>
   <TD>export_simulation_vcs=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>export_simulation_xsim=1</TD>
   <TD>implstrategy=Vivado Implementation Defaults</TD>
   <TD>launch_simulation_activehdl=0</TD>
   <TD>launch_simulation_ies=0</TD>
</TR><TR ALIGN='LEFT'>   <TD>launch_simulation_modelsim=0</TD>
   <TD>launch_simulation_questa=0</TD>
   <TD>launch_simulation_riviera=0</TD>
   <TD>launch_simulation_vcs=0</TD>
</TR><TR ALIGN='LEFT'>   <TD>launch_simulation_xsim=0</TD>
   <TD>simulator_language=Mixed</TD>
   <TD>srcsetcount=11</TD>
   <TD>synthesisstrategy=Vivado Synthesis Defaults</TD>
</TR><TR ALIGN='LEFT'>   <TD>target_language=Verilog</TD>
   <TD>target_simulator=XSim</TD>
   <TD>totalimplruns=1</TD>
   <TD>totalsynthesisruns=1</TD>
</TR>  </TABLE>
</TR> </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>unisim_transformation</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>post_unisim_transformation</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bufg_gt=14</TD>
    <TD>bufg_gt_sync=9</TD>
    <TD>carry8=175</TD>
    <TD>fdce=569</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdpe=151</TD>
    <TD>fdre=11385</TD>
    <TD>fdse=166</TD>
    <TD>gnd=566</TD>
</TR><TR ALIGN='LEFT'>    <TD>gtye4_channel=8</TD>
    <TD>gtye4_common=2</TD>
    <TD>ibufctrl=1</TD>
    <TD>ibufds_gte4=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>inbuf=1</TD>
    <TD>lut1=101</TD>
    <TD>lut2=1139</TD>
    <TD>lut3=1236</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut4=1679</TD>
    <TD>lut5=2290</TD>
    <TD>lut6=3025</TD>
    <TD>muxf7=57</TD>
</TR><TR ALIGN='LEFT'>    <TD>muxf8=7</TD>
    <TD>pcie40e4=1</TD>
    <TD>ramb36e2=26</TD>
    <TD>srl16e=13</TD>
</TR><TR ALIGN='LEFT'>    <TD>srlc32e=8</TD>
    <TD>vcc=774</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>pre_unisim_transformation</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bufg_gt=14</TD>
    <TD>bufg_gt_sync=9</TD>
    <TD>carry8=175</TD>
    <TD>fdce=569</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdpe=151</TD>
    <TD>fdre=11385</TD>
    <TD>fdse=166</TD>
    <TD>gnd=566</TD>
</TR><TR ALIGN='LEFT'>    <TD>gtye4_channel=8</TD>
    <TD>gtye4_common=2</TD>
    <TD>ibuf=1</TD>
    <TD>ibufds_gte4=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut1=101</TD>
    <TD>lut2=1139</TD>
    <TD>lut3=1236</TD>
    <TD>lut4=1679</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut5=2290</TD>
    <TD>lut6=3025</TD>
    <TD>muxf7=57</TD>
    <TD>muxf8=7</TD>
</TR><TR ALIGN='LEFT'>    <TD>pcie40e4=1</TD>
    <TD>ramb36e2=26</TD>
    <TD>srl16e=13</TD>
    <TD>srlc32e=8</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcc=774</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>power_opt_design</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options_spo</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-cell_types=default::all</TD>
    <TD>-clocks=default::[not_specified]</TD>
    <TD>-exclude_cells=default::[not_specified]</TD>
    <TD>-include_cells=default::[not_specified]</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>usage</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bram_ports_augmented=0</TD>
    <TD>bram_ports_newly_gated=8</TD>
    <TD>bram_ports_total=52</TD>
    <TD>flow_state=default</TD>
</TR><TR ALIGN='LEFT'>    <TD>slice_registers_augmented=0</TD>
    <TD>slice_registers_newly_gated=0</TD>
    <TD>slice_registers_total=9030</TD>
    <TD>srls_augmented=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>srls_newly_gated=0</TD>
    <TD>srls_total=15</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>ip_statistics</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>pcie4_uscale_plus_1_gt_gtwizard_top/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_channel_enable=000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111111100000000</TD>
    <TD>c_common_scaling_factor=2</TD>
    <TD>c_cpll_vco_frequency=2500.0</TD>
    <TD>c_force_commons=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_freerun_frequency=100</TD>
    <TD>c_gt_rev=67</TD>
    <TD>c_gt_type=3</TD>
    <TD>c_include_cpll_cal=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_locate_common=0</TD>
    <TD>c_locate_in_system_ibert_core=2</TD>
    <TD>c_locate_reset_controller=1</TD>
    <TD>c_locate_rx_buffer_bypass_controller=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_locate_rx_user_clocking=1</TD>
    <TD>c_locate_tx_buffer_bypass_controller=1</TD>
    <TD>c_locate_tx_user_clocking=1</TD>
    <TD>c_locate_user_data_width_sizing=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_pcie_coreclk_freq=500</TD>
    <TD>c_pcie_enable=1</TD>
    <TD>c_reset_controller_instance_ctrl=0</TD>
    <TD>c_reset_sequence_interval=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_buffbypass_mode=0</TD>
    <TD>c_rx_buffer_bypass_instance_ctrl=0</TD>
    <TD>c_rx_buffer_mode=1</TD>
    <TD>c_rx_cb_disp=00000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_cb_k=00000000</TD>
    <TD>c_rx_cb_len_seq=1</TD>
    <TD>c_rx_cb_max_level=4</TD>
    <TD>c_rx_cb_num_seq=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_cb_val=00000000000000000000000000000000000000000000000000000000000000000000000000000000</TD>
    <TD>c_rx_cc_disp=00000000</TD>
    <TD>c_rx_cc_enable=1</TD>
    <TD>c_rx_cc_k=00000001</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_cc_len_seq=1</TD>
    <TD>c_rx_cc_num_seq=1</TD>
    <TD>c_rx_cc_periodicity=5000</TD>
    <TD>c_rx_cc_val=00000000000000000000000000000000000000000000000000000000000000000000000000011100</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_comma_m_enable=1</TD>
    <TD>c_rx_comma_m_val=1010000011</TD>
    <TD>c_rx_comma_p_enable=1</TD>
    <TD>c_rx_comma_p_val=0101111100</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_data_decoding=1</TD>
    <TD>c_rx_enable=1</TD>
    <TD>c_rx_int_data_width=20</TD>
    <TD>c_rx_line_rate=8</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_master_channel_idx=15</TD>
    <TD>c_rx_outclk_bufg_gt_div=1</TD>
    <TD>c_rx_outclk_frequency=400.0000000</TD>
    <TD>c_rx_outclk_source=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_pll_type=1</TD>
    <TD>c_rx_recclk_output=0x000000000000000000000000000000000000000000000000</TD>
    <TD>c_rx_refclk_frequency=100</TD>
    <TD>c_rx_slide_mode=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_user_clocking_contents=0</TD>
    <TD>c_rx_user_clocking_instance_ctrl=0</TD>
    <TD>c_rx_user_clocking_ratio_fsrc_fusrclk=1</TD>
    <TD>c_rx_user_clocking_ratio_fusrclk_fusrclk2=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rx_user_clocking_source=0</TD>
    <TD>c_rx_user_data_width=16</TD>
    <TD>c_rx_usrclk2_frequency=400.0000000</TD>
    <TD>c_rx_usrclk_frequency=400.0000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_secondary_qpll_enable=0</TD>
    <TD>c_secondary_qpll_refclk_frequency=257.8125</TD>
    <TD>c_sim_cpll_cal_bypass=1</TD>
    <TD>c_total_num_channels=8</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_total_num_commons=2</TD>
    <TD>c_total_num_commons_example=0</TD>
    <TD>c_tx_buffbypass_mode=0</TD>
    <TD>c_tx_buffer_bypass_instance_ctrl=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_buffer_mode=0</TD>
    <TD>c_tx_data_encoding=1</TD>
    <TD>c_tx_enable=1</TD>
    <TD>c_tx_int_data_width=20</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_line_rate=8</TD>
    <TD>c_tx_master_channel_idx=15</TD>
    <TD>c_tx_outclk_bufg_gt_div=1</TD>
    <TD>c_tx_outclk_frequency=400.0000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_outclk_source=4</TD>
    <TD>c_tx_pll_type=1</TD>
    <TD>c_tx_refclk_frequency=100</TD>
    <TD>c_tx_user_clocking_contents=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_user_clocking_instance_ctrl=0</TD>
    <TD>c_tx_user_clocking_ratio_fsrc_fusrclk=1</TD>
    <TD>c_tx_user_clocking_ratio_fusrclk_fusrclk2=1</TD>
    <TD>c_tx_user_clocking_source=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_tx_user_data_width=16</TD>
    <TD>c_tx_usrclk2_frequency=400.0000000</TD>
    <TD>c_tx_usrclk_frequency=400.0000000</TD>
    <TD>c_txprogdiv_freq_enable=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_txprogdiv_freq_source=1</TD>
    <TD>c_txprogdiv_freq_val=400</TD>
    <TD>c_user_gtpowergood_delay_en=1</TD>
    <TD>core_container=NA</TD>
</TR><TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=1</TD>
    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipname=gtwizard_ultrascale</TD>
    <TD>x_ipproduct=Vivado 2017.3</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipversion=1.7</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>pcie4_uscale_plus_1_pcie4_uscale_core_top/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>acs_cap_nextptr=0x000</TD>
    <TD>acs_ext_cap_enable=FALSE</TD>
    <TD>ari_cap_enable=FALSE</TD>
    <TD>aws_mode_value=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>axi4_cc_tuser_width=33</TD>
    <TD>axi4_cq_tuser_width=88</TD>
    <TD>axi4_data_width=256</TD>
    <TD>axi4_rc_tuser_width=75</TD>
</TR><TR ALIGN='LEFT'>    <TD>axi4_rq_tuser_width=62</TD>
    <TD>axi4_tkeep_width=8</TD>
    <TD>axisten_if_cc_alignment_mode=0x0</TD>
    <TD>axisten_if_cq_alignment_mode=0x0</TD>
</TR><TR ALIGN='LEFT'>    <TD>axisten_if_enable_client_tag=FALSE</TD>
    <TD>axisten_if_enable_internal_msix_table=FALSE</TD>
    <TD>axisten_if_enable_msg_route=0x00000</TD>
    <TD>axisten_if_enable_rx_msg_intfc=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>axisten_if_ext_512_cc_straddle=FALSE</TD>
    <TD>axisten_if_ext_512_cq_straddle=FALSE</TD>
    <TD>axisten_if_ext_512_rc_4tlp_straddle=FALSE</TD>
    <TD>axisten_if_ext_512_rc_straddle=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>axisten_if_ext_512_rq_straddle=FALSE</TD>
    <TD>axisten_if_msix_rx_parity_en=FALSE</TD>
    <TD>axisten_if_rc_alignment_mode=0x0</TD>
    <TD>axisten_if_rc_straddle=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>axisten_if_rq_alignment_mode=0x0</TD>
    <TD>axisten_if_rx_parity_en=FALSE</TD>
    <TD>axisten_if_tx_parity_en=FALSE</TD>
    <TD>bmd_pio_mode=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>cfg_ctl_if=TRUE</TD>
    <TD>cfg_ext_if=TRUE</TD>
    <TD>cfg_fc_if=TRUE</TD>
    <TD>cfg_mgmt_if=TRUE</TD>
</TR><TR ALIGN='LEFT'>    <TD>cfg_pm_if=TRUE</TD>
    <TD>cfg_status_if=TRUE</TD>
    <TD>cfg_tx_msg_if=TRUE</TD>
    <TD>completer_model=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>crm_core_clk_freq_500=TRUE</TD>
    <TD>crm_user_clk_freq=2</TD>
    <TD>dbg_checker=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>dbg_descramble_en=FALSE</TD>
    <TD>dedicate_perst=FALSE</TD>
    <TD>dev_port_type=0</TD>
    <TD>dis_gt_wizard=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>disable_bram_pipeline=FALSE</TD>
    <TD>disable_eq_synchronizer=FALSE</TD>
    <TD>dsn_cap_enable=FALSE</TD>
    <TD>en_gt_selection=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>en_parity=FALSE</TD>
    <TD>enable_ibert=FALSE</TD>
    <TD>enable_jtag_dbg=FALSE</TD>
    <TD>enable_more=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>ext_ch_gt_drp=FALSE</TD>
    <TD>ext_startup_primitive=FALSE</TD>
    <TD>ext_sys_clk_bufg=FALSE</TD>
    <TD>ext_xvc_vsec_enable=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>extended_cfg_extend_interface_enable=FALSE</TD>
    <TD>free_run_freq=0</TD>
    <TD>gen4_eieos_0s7=FALSE</TD>
    <TD>gen_x0y0_xdc=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>gen_x0y1_xdc=0</TD>
    <TD>gen_x0y2_xdc=1</TD>
    <TD>gen_x0y3_xdc=0</TD>
    <TD>gen_x0y4_xdc=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>gen_x0y5_xdc=0</TD>
    <TD>gen_x1y0_xdc=0</TD>
    <TD>gen_x1y1_xdc=0</TD>
    <TD>gen_x1y2_xdc=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>gen_x1y3_xdc=0</TD>
    <TD>gen_x1y4_xdc=0</TD>
    <TD>gen_x1y5_xdc=0</TD>
    <TD>gt_drp_clk_src=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>gtcom_in_core=2</TD>
    <TD>gtwiz_in_core=1</TD>
    <TD>ins_loss_profile=ADD-IN_CARD</TD>
    <TD>iptotal=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>is_board_project=0</TD>
    <TD>legacy_cfg_extend_interface_enable=FALSE</TD>
    <TD>ll_rx_tlp_parity_gen=FALSE</TD>
    <TD>ll_tx_tlp_parity_chk=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>mcap_cap_nextptr=0x000</TD>
    <TD>mcap_enablement=NONE</TD>
    <TD>msi_en=TRUE</TD>
    <TD>msi_int=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>msi_x_options=None</TD>
    <TD>msix_en=FALSE</TD>
    <TD>mult_pf_des=TRUE</TD>
    <TD>pcie4_drp=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>pcie_blk_locn=2</TD>
    <TD>pcie_configuration=FALSE</TD>
    <TD>pcie_fast_config=NONE</TD>
    <TD>pcie_id_if=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>per_func_status_if=TRUE</TD>
    <TD>pf0_aer_cap_ecrc_gen_and_check_capable=FALSE</TD>
    <TD>pf0_aer_cap_nextptr=0x1C0</TD>
    <TD>pf0_ari_cap_next_func=0x00</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_ari_cap_nextptr=0x1C0</TD>
    <TD>pf0_bar0_aperture_size=0x000</TD>
    <TD>pf0_bar0_control=0x0</TD>
    <TD>pf0_bar1_aperture_size=0x000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_bar1_control=0x0</TD>
    <TD>pf0_bar2_aperture_size=0x015</TD>
    <TD>pf0_bar2_control=0x4</TD>
    <TD>pf0_bar3_aperture_size=0x000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_bar3_control=0x0</TD>
    <TD>pf0_bar4_aperture_size=0x000</TD>
    <TD>pf0_bar4_control=0x0</TD>
    <TD>pf0_bar5_aperture_size=0x000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_bar5_control=0x0</TD>
    <TD>pf0_capability_pointer=0x40</TD>
    <TD>pf0_class_code=0x058000</TD>
    <TD>pf0_dev_cap2_128b_cas_atomic_completer_support=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_dev_cap2_32b_atomic_completer_support=FALSE</TD>
    <TD>pf0_dev_cap2_64b_atomic_completer_support=FALSE</TD>
    <TD>pf0_dev_cap2_tph_completer_support=FALSE</TD>
    <TD>pf0_dev_cap_ext_tag_supported=TRUE</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_dev_cap_function_level_reset_capable=FALSE</TD>
    <TD>pf0_dev_cap_max_payload_size=0x3</TD>
    <TD>pf0_device_id=0x9038</TD>
    <TD>pf0_dsn_cap_nextptr=0x1C0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_expansion_rom_aperture_size=0x000</TD>
    <TD>pf0_expansion_rom_enable=FALSE</TD>
    <TD>pf0_interrupt_pin=0x0</TD>
    <TD>pf0_link_cap_aspm_support=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_link_status_slot_clock_config=TRUE</TD>
    <TD>pf0_msi_cap_multimsgcap=2</TD>
    <TD>pf0_msi_cap_nextptr=0x70</TD>
    <TD>pf0_msi_cap_pervecmaskcap=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_msix_cap_nextptr=0x70</TD>
    <TD>pf0_msix_cap_pba_bir=2</TD>
    <TD>pf0_msix_cap_pba_offset=0x00000000</TD>
    <TD>pf0_msix_cap_table_bir=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_msix_cap_table_offset=0x00000000</TD>
    <TD>pf0_msix_cap_table_size=0x000</TD>
    <TD>pf0_pm_cap_nextptr=0x48</TD>
    <TD>pf0_pm_cap_pmesupport_d0=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_pm_cap_pmesupport_d1=FALSE</TD>
    <TD>pf0_pm_cap_pmesupport_d3hot=FALSE</TD>
    <TD>pf0_pm_cap_supp_d1_state=FALSE</TD>
    <TD>pf0_revision_id=0x01</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_secondary_pcie_cap_nextptr=0x000</TD>
    <TD>pf0_sriov_bar0_aperture_size=0x00</TD>
    <TD>pf0_sriov_bar0_control=0x0</TD>
    <TD>pf0_sriov_bar1_aperture_size=0x00</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_sriov_bar1_control=0x0</TD>
    <TD>pf0_sriov_bar2_aperture_size=0x00</TD>
    <TD>pf0_sriov_bar2_control=0x0</TD>
    <TD>pf0_sriov_bar3_aperture_size=0x00</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_sriov_bar3_control=0x0</TD>
    <TD>pf0_sriov_bar4_aperture_size=0x00</TD>
    <TD>pf0_sriov_bar4_control=0x0</TD>
    <TD>pf0_sriov_bar5_aperture_size=0x00</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_sriov_bar5_control=0x0</TD>
    <TD>pf0_sriov_cap_initial_vf=0x0000</TD>
    <TD>pf0_sriov_cap_nextptr=0x000</TD>
    <TD>pf0_sriov_cap_total_vf=0x0000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_sriov_cap_ver=0x1</TD>
    <TD>pf0_sriov_first_vf_offset=0x0000</TD>
    <TD>pf0_sriov_func_dep_link=0x0000</TD>
    <TD>pf0_sriov_supported_page_size=0x00000553</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_sriov_vf_device_id=0x0000</TD>
    <TD>pf0_subsystem_id=0x1003</TD>
    <TD>pf0_subsystem_vendor_id=0x1bb9</TD>
    <TD>pf0_tphr_cap_dev_specific_mode=TRUE</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_tphr_cap_enable=FALSE</TD>
    <TD>pf0_tphr_cap_int_vec_mode=FALSE</TD>
    <TD>pf0_tphr_cap_nextptr=0x000</TD>
    <TD>pf0_tphr_cap_st_mode_sel=0x0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_tphr_cap_st_table_loc=0x0</TD>
    <TD>pf0_tphr_cap_st_table_size=0x000</TD>
    <TD>pf0_tphr_cap_ver=0x1</TD>
    <TD>pf0_vc_cap_enable=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf0_vc_cap_nextptr=0x000</TD>
    <TD>pf0_vendor_id=0x1bb9</TD>
    <TD>pf1_aer_cap_nextptr=0x000</TD>
    <TD>pf1_ari_cap_nextptr=0x000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_bar0_aperture_size=0x000</TD>
    <TD>pf1_bar0_control=0x0</TD>
    <TD>pf1_bar1_aperture_size=0x000</TD>
    <TD>pf1_bar1_control=0x0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_bar2_aperture_size=0x015</TD>
    <TD>pf1_bar2_control=0x4</TD>
    <TD>pf1_bar3_aperture_size=0x000</TD>
    <TD>pf1_bar3_control=0x0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_bar4_aperture_size=0x000</TD>
    <TD>pf1_bar4_control=0x0</TD>
    <TD>pf1_bar5_aperture_size=0x000</TD>
    <TD>pf1_bar5_control=0x0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_capability_pointer=0x40</TD>
    <TD>pf1_class_code=0x058000</TD>
    <TD>pf1_dev_cap_max_payload_size=0x3</TD>
    <TD>pf1_device_id=0x9011</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_dsn_cap_nextptr=0x000</TD>
    <TD>pf1_expansion_rom_aperture_size=0x000</TD>
    <TD>pf1_expansion_rom_enable=FALSE</TD>
    <TD>pf1_interrupt_pin=0x0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_msi_cap_multimsgcap=0</TD>
    <TD>pf1_msi_cap_nextptr=0x70</TD>
    <TD>pf1_msi_cap_pervecmaskcap=FALSE</TD>
    <TD>pf1_msix_cap_nextptr=0x70</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_msix_cap_pba_bir=2</TD>
    <TD>pf1_msix_cap_pba_offset=0x00000000</TD>
    <TD>pf1_msix_cap_table_bir=2</TD>
    <TD>pf1_msix_cap_table_offset=0x00000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_msix_cap_table_size=0x000</TD>
    <TD>pf1_pm_cap_nextptr=0x70</TD>
    <TD>pf1_revision_id=0x00</TD>
    <TD>pf1_sriov_bar0_aperture_size=0x00</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_sriov_bar0_control=0x0</TD>
    <TD>pf1_sriov_bar1_aperture_size=0x00</TD>
    <TD>pf1_sriov_bar1_control=0x0</TD>
    <TD>pf1_sriov_bar2_aperture_size=0x00</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_sriov_bar2_control=0x0</TD>
    <TD>pf1_sriov_bar3_aperture_size=0x00</TD>
    <TD>pf1_sriov_bar3_control=0x0</TD>
    <TD>pf1_sriov_bar4_aperture_size=0x00</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_sriov_bar4_control=0x0</TD>
    <TD>pf1_sriov_bar5_aperture_size=0x00</TD>
    <TD>pf1_sriov_bar5_control=0x0</TD>
    <TD>pf1_sriov_cap_initial_vf=0x0000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_sriov_cap_nextptr=0x000</TD>
    <TD>pf1_sriov_cap_total_vf=0x0000</TD>
    <TD>pf1_sriov_cap_ver=0x1</TD>
    <TD>pf1_sriov_first_vf_offset=0x0000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_sriov_func_dep_link=0x0001</TD>
    <TD>pf1_sriov_supported_page_size=0x00000553</TD>
    <TD>pf1_sriov_vf_device_id=0x0000</TD>
    <TD>pf1_subsystem_id=0x0007</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf1_tphr_cap_nextptr=0x000</TD>
    <TD>pf1_tphr_cap_st_mode_sel=0x0</TD>
    <TD>pf2_aer_cap_nextptr=0x000</TD>
    <TD>pf2_ari_cap_nextptr=0x000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf2_bar0_aperture_size=0x000</TD>
    <TD>pf2_bar0_control=0x0</TD>
    <TD>pf2_bar1_aperture_size=0x000</TD>
    <TD>pf2_bar1_control=0x0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf2_bar2_aperture_size=0x015</TD>
    <TD>pf2_bar2_control=0x4</TD>
    <TD>pf2_bar3_aperture_size=0x000</TD>
    <TD>pf2_bar3_control=0x0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf2_bar4_aperture_size=0x000</TD>
    <TD>pf2_bar4_control=0x0</TD>
    <TD>pf2_bar5_aperture_size=0x000</TD>
    <TD>pf2_bar5_control=0x0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf2_capability_pointer=0x40</TD>
    <TD>pf2_class_code=0x058000</TD>
    <TD>pf2_dev_cap_max_payload_size=0x3</TD>
    <TD>pf2_device_id=0x9038</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf2_dsn_cap_nextptr=0x000</TD>
    <TD>pf2_expansion_rom_aperture_size=0x000</TD>
    <TD>pf2_expansion_rom_enable=FALSE</TD>
    <TD>pf2_interrupt_pin=0x0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf2_msi_cap_multimsgcap=0</TD>
    <TD>pf2_msi_cap_nextptr=0x70</TD>
    <TD>pf2_msi_cap_pervecmaskcap=FALSE</TD>
    <TD>pf2_msix_cap_nextptr=0x70</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf2_msix_cap_pba_bir=2</TD>
    <TD>pf2_msix_cap_pba_offset=0x00000000</TD>
    <TD>pf2_msix_cap_table_bir=2</TD>
    <TD>pf2_msix_cap_table_offset=0x00000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf2_msix_cap_table_size=0x000</TD>
    <TD>pf2_pm_cap_nextptr=0x70</TD>
    <TD>pf2_revision_id=0x00</TD>
    <TD>pf2_sriov_bar0_aperture_size=0x00</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf2_sriov_bar0_control=0x0</TD>
    <TD>pf2_sriov_bar1_aperture_size=0x00</TD>
    <TD>pf2_sriov_bar1_control=0x0</TD>
    <TD>pf2_sriov_bar2_aperture_size=0x00</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf2_sriov_bar2_control=0x0</TD>
    <TD>pf2_sriov_bar3_aperture_size=0x00</TD>
    <TD>pf2_sriov_bar3_control=0x0</TD>
    <TD>pf2_sriov_bar4_aperture_size=0x00</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf2_sriov_bar4_control=0x0</TD>
    <TD>pf2_sriov_bar5_aperture_size=0x00</TD>
    <TD>pf2_sriov_bar5_control=0x0</TD>
    <TD>pf2_sriov_cap_initial_vf=0x0000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf2_sriov_cap_nextptr=0x000</TD>
    <TD>pf2_sriov_cap_total_vf=0x0000</TD>
    <TD>pf2_sriov_cap_ver=0x1</TD>
    <TD>pf2_sriov_first_vf_offset=0x0000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf2_sriov_func_dep_link=0x0002</TD>
    <TD>pf2_sriov_supported_page_size=0x00000553</TD>
    <TD>pf2_sriov_vf_device_id=0x0000</TD>
    <TD>pf2_subsystem_id=0x0007</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf2_tphr_cap_nextptr=0x000</TD>
    <TD>pf2_tphr_cap_st_mode_sel=0x0</TD>
    <TD>pf3_aer_cap_nextptr=0x000</TD>
    <TD>pf3_ari_cap_nextptr=0x000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf3_bar0_aperture_size=0x000</TD>
    <TD>pf3_bar0_control=0x0</TD>
    <TD>pf3_bar1_aperture_size=0x000</TD>
    <TD>pf3_bar1_control=0x0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf3_bar2_aperture_size=0x015</TD>
    <TD>pf3_bar2_control=0x4</TD>
    <TD>pf3_bar3_aperture_size=0x000</TD>
    <TD>pf3_bar3_control=0x0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf3_bar4_aperture_size=0x000</TD>
    <TD>pf3_bar4_control=0x0</TD>
    <TD>pf3_bar5_aperture_size=0x000</TD>
    <TD>pf3_bar5_control=0x0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf3_capability_pointer=0x40</TD>
    <TD>pf3_class_code=0x058000</TD>
    <TD>pf3_dev_cap_max_payload_size=0x3</TD>
    <TD>pf3_device_id=0x9038</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf3_dsn_cap_nextptr=0x000</TD>
    <TD>pf3_expansion_rom_aperture_size=0x000</TD>
    <TD>pf3_expansion_rom_enable=FALSE</TD>
    <TD>pf3_interrupt_pin=0x0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf3_msi_cap_multimsgcap=0</TD>
    <TD>pf3_msi_cap_nextptr=0x70</TD>
    <TD>pf3_msi_cap_pervecmaskcap=FALSE</TD>
    <TD>pf3_msix_cap_nextptr=0x70</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf3_msix_cap_pba_bir=2</TD>
    <TD>pf3_msix_cap_pba_offset=0x00000000</TD>
    <TD>pf3_msix_cap_table_bir=2</TD>
    <TD>pf3_msix_cap_table_offset=0x00000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf3_msix_cap_table_size=0x000</TD>
    <TD>pf3_pm_cap_nextptr=0x70</TD>
    <TD>pf3_revision_id=0x00</TD>
    <TD>pf3_sriov_bar0_aperture_size=0x00</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf3_sriov_bar0_control=0x0</TD>
    <TD>pf3_sriov_bar1_aperture_size=0x00</TD>
    <TD>pf3_sriov_bar1_control=0x0</TD>
    <TD>pf3_sriov_bar2_aperture_size=0x00</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf3_sriov_bar2_control=0x0</TD>
    <TD>pf3_sriov_bar3_aperture_size=0x00</TD>
    <TD>pf3_sriov_bar3_control=0x0</TD>
    <TD>pf3_sriov_bar4_aperture_size=0x00</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf3_sriov_bar4_control=0x0</TD>
    <TD>pf3_sriov_bar5_aperture_size=0x00</TD>
    <TD>pf3_sriov_bar5_control=0x0</TD>
    <TD>pf3_sriov_cap_initial_vf=0x0000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf3_sriov_cap_nextptr=0x000</TD>
    <TD>pf3_sriov_cap_total_vf=0x0000</TD>
    <TD>pf3_sriov_cap_ver=0x1</TD>
    <TD>pf3_sriov_first_vf_offset=0x0000</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf3_sriov_func_dep_link=0x0003</TD>
    <TD>pf3_sriov_supported_page_size=0x00000553</TD>
    <TD>pf3_sriov_vf_device_id=0x0000</TD>
    <TD>pf3_subsystem_id=0x0007</TD>
</TR><TR ALIGN='LEFT'>    <TD>pf3_tphr_cap_nextptr=0x000</TD>
    <TD>pf3_tphr_cap_st_mode_sel=0x0</TD>
    <TD>phy_lp_txpreset=4</TD>
    <TD>phy_refclk_freq=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pipe_sim=FALSE</TD>
    <TD>pl_disable_lane_reversal=TRUE</TD>
    <TD>pl_interface=FALSE</TD>
    <TD>pl_link_cap_max_link_speed=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>pl_link_cap_max_link_width=8</TD>
    <TD>pl_upstream_facing=TRUE</TD>
    <TD>pll_type=2</TD>
    <TD>pm_enable_l23_entry=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>rcv_msg_if=TRUE</TD>
    <TD>select_quad=GTY_Quad_130</TD>
    <TD>shared_logic=1</TD>
    <TD>silicon_revision=Beta</TD>
</TR><TR ALIGN='LEFT'>    <TD>spare_word1=0x00000000</TD>
    <TD>sriov_cap_enable=0x1</TD>
    <TD>sriov_exd_mode=FALSE</TD>
    <TD>sys_reset_polarity=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>tl2cfg_if_parity_chk=FALSE</TD>
    <TD>tl_completion_ram_size=0x2</TD>
    <TD>tl_credits_cd=0x000</TD>
    <TD>tl_credits_ch=0x00</TD>
</TR><TR ALIGN='LEFT'>    <TD>tl_credits_npd=0x004</TD>
    <TD>tl_credits_nph=0x20</TD>
    <TD>tl_credits_pd=0x3E0</TD>
    <TD>tl_credits_ph=0x20</TD>
</TR><TR ALIGN='LEFT'>    <TD>tl_legacy_mode_enable=FALSE</TD>
    <TD>tl_pf_enable_reg=0</TD>
    <TD>transceiver_ctrl_status_ports=FALSE</TD>
    <TD>two_port_config=X8G3</TD>
</TR><TR ALIGN='LEFT'>    <TD>two_port_switch=FALSE</TD>
    <TD>tx_fc_if=TRUE</TD>
    <TD>vf0_capability_pointer=0x70</TD>
    <TD>vfg0_msix_cap_pba_bir=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>vfg0_msix_cap_pba_offset=0x00000000</TD>
    <TD>vfg0_msix_cap_table_bir=2</TD>
    <TD>vfg0_msix_cap_table_offset=0x00000000</TD>
    <TD>vfg0_msix_cap_table_size=0x000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vfg1_msix_cap_pba_bir=2</TD>
    <TD>vfg1_msix_cap_pba_offset=0x00000000</TD>
    <TD>vfg1_msix_cap_table_bir=2</TD>
    <TD>vfg1_msix_cap_table_offset=0x00000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vfg1_msix_cap_table_size=0x000</TD>
    <TD>vfg2_msix_cap_pba_bir=2</TD>
    <TD>vfg2_msix_cap_pba_offset=0x00000000</TD>
    <TD>vfg2_msix_cap_table_bir=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>vfg2_msix_cap_table_offset=0x00000000</TD>
    <TD>vfg2_msix_cap_table_size=0x000</TD>
    <TD>vfg3_msix_cap_pba_bir=2</TD>
    <TD>vfg3_msix_cap_pba_offset=0x00000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vfg3_msix_cap_table_bir=2</TD>
    <TD>vfg3_msix_cap_table_offset=0x00000000</TD>
    <TD>vfg3_msix_cap_table_size=0x000</TD>
    <TD>vu9p_board=FALSE</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipcorerevision=0</TD>
    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=pcie4_uscale_plus</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipproduct=Vivado 2017.3</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=1.3</TD>
</TR><TR ALIGN='LEFT'>    <TD>xlnx_ref_board=0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>xpm_cdc_async_rst/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>def_val=1&apos;b1</TD>
    <TD>dest_sync_ff=2</TD>
    <TD>init_sync_ff=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>inv_def_val=1&apos;b0</TD>
    <TD>iptotal=2</TD>
    <TD>rst_active_high=0</TD>
    <TD>version=0</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>report_drc</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-append=default::[not_specified]</TD>
    <TD>-checks=default::[not_specified]</TD>
    <TD>-fail_on=default::[not_specified]</TD>
    <TD>-force=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-format=default::[not_specified]</TD>
    <TD>-messages=default::[not_specified]</TD>
    <TD>-name=default::[not_specified]</TD>
    <TD>-return_string=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-ruledecks=default::[not_specified]</TD>
    <TD>-upgrade_cw=default::[not_specified]</TD>
    <TD>-waived=default::[not_specified]</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>results</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>reqp-1858=22</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>report_methodology</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-append=default::[not_specified]</TD>
    <TD>-checks=default::[not_specified]</TD>
    <TD>-fail_on=default::[not_specified]</TD>
    <TD>-force=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-format=default::[not_specified]</TD>
    <TD>-messages=default::[not_specified]</TD>
    <TD>-name=default::[not_specified]</TD>
    <TD>-return_string=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-waived=default::[not_specified]</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>results</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>timing-3=17</TD>
    <TD>timing-9=1</TD>
    <TD>xdcb-2=1</TD>
    <TD>xdcb-5=14</TD>
</TR><TR ALIGN='LEFT'>    <TD>xdcv-2=1</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>report_power</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-advisory=default::[not_specified]</TD>
    <TD>-append=default::[not_specified]</TD>
    <TD>-file=[specified]</TD>
    <TD>-format=default::text</TD>
</TR><TR ALIGN='LEFT'>    <TD>-hier=default::power</TD>
    <TD>-l=default::[not_specified]</TD>
    <TD>-name=default::[not_specified]</TD>
    <TD>-no_propagation=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-return_string=default::[not_specified]</TD>
    <TD>-rpx=[specified]</TD>
    <TD>-verbose=default::[not_specified]</TD>
    <TD>-vid=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-xpe=default::[not_specified]</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>usage</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-xpe=0.346756</TD>
    <TD>airflow=250 (LFM)</TD>
    <TD>ambient_temp=25.0 (C)</TD>
    <TD>bi-dir_toggle=12.500000</TD>
</TR><TR ALIGN='LEFT'>    <TD>bidir_output_enable=1.000000</TD>
    <TD>board_layers=12to15 (12 to 15 Layers)</TD>
    <TD>board_selection=medium (10&quot;x10&quot;)</TD>
    <TD>bram=0.339958</TD>
</TR><TR ALIGN='LEFT'>    <TD>clocks=0.101825</TD>
    <TD>confidence_level_clock_activity=High</TD>
    <TD>confidence_level_design_state=High</TD>
    <TD>confidence_level_device_models=Medium</TD>
</TR><TR ALIGN='LEFT'>    <TD>confidence_level_internal_activity=Medium</TD>
    <TD>confidence_level_io_activity=Medium</TD>
    <TD>confidence_level_overall=Medium</TD>
    <TD>customer=TBD</TD>
</TR><TR ALIGN='LEFT'>    <TD>customer_class=TBD</TD>
    <TD>devstatic=1.278381</TD>
    <TD>die=xcku15p-ffve1517-3-e</TD>
    <TD>dsp_output_toggle=12.500000</TD>
</TR><TR ALIGN='LEFT'>    <TD>dynamic=3.386418</TD>
    <TD>effective_thetaja=0.8</TD>
    <TD>enable_probability=0.990000</TD>
    <TD>family=kintexuplus</TD>
</TR><TR ALIGN='LEFT'>    <TD>ff_toggle=12.500000</TD>
    <TD>flow_state=routed</TD>
    <TD>gty=2.442117</TD>
    <TD>heatsink=medium (Medium Profile)</TD>
</TR><TR ALIGN='LEFT'>    <TD>i/o=0.005721</TD>
    <TD>input_toggle=12.500000</TD>
    <TD>junction_temp=28.8 (C)</TD>
    <TD>logic=0.021423</TD>
</TR><TR ALIGN='LEFT'>    <TD>mgtavcc_dynamic_current=0.000000</TD>
    <TD>mgtavcc_static_current=0.000000</TD>
    <TD>mgtavcc_total_current=0.000000</TD>
    <TD>mgtavcc_voltage=0.900000</TD>
</TR><TR ALIGN='LEFT'>    <TD>mgtavtt_dynamic_current=0.000000</TD>
    <TD>mgtavtt_static_current=0.000000</TD>
    <TD>mgtavtt_total_current=0.000000</TD>
    <TD>mgtavtt_voltage=1.200000</TD>
</TR><TR ALIGN='LEFT'>    <TD>mgtvccaux_dynamic_current=0.000000</TD>
    <TD>mgtvccaux_static_current=0.000000</TD>
    <TD>mgtvccaux_total_current=0.000000</TD>
    <TD>mgtvccaux_voltage=1.800000</TD>
</TR><TR ALIGN='LEFT'>    <TD>mgtyavcc_dynamic_current=0.412983</TD>
    <TD>mgtyavcc_static_current=0.073836</TD>
    <TD>mgtyavcc_total_current=0.486819</TD>
    <TD>mgtyavcc_voltage=0.900000</TD>
</TR><TR ALIGN='LEFT'>    <TD>mgtyavtt_dynamic_current=1.377704</TD>
    <TD>mgtyavtt_static_current=0.035624</TD>
    <TD>mgtyavtt_total_current=1.413328</TD>
    <TD>mgtyavtt_voltage=1.200000</TD>
</TR><TR ALIGN='LEFT'>    <TD>mgtyvccaux_dynamic_current=0.046667</TD>
    <TD>mgtyvccaux_static_current=0.004368</TD>
    <TD>mgtyvccaux_total_current=0.051035</TD>
    <TD>mgtyvccaux_voltage=1.800000</TD>
</TR><TR ALIGN='LEFT'>    <TD>netlist_net_matched=NA</TD>
    <TD>off-chip_power=0.000000</TD>
    <TD>on-chip_power=4.664799</TD>
    <TD>output_enable=1.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>output_load=0.000000</TD>
    <TD>output_toggle=12.500000</TD>
    <TD>package=ffve1517</TD>
    <TD>pct_clock_constrained=17.969999</TD>
</TR><TR ALIGN='LEFT'>    <TD>pct_inputs_defined=66</TD>
    <TD>platform=lin64</TD>
    <TD>process=typical</TD>
    <TD>ram_enable=50.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>ram_write=50.000000</TD>
    <TD>read_saif=False</TD>
    <TD>set/reset_probability=0.000000</TD>
    <TD>signal_rate=False</TD>
</TR><TR ALIGN='LEFT'>    <TD>signals=0.128617</TD>
    <TD>simulation_file=None</TD>
    <TD>speedgrade=-3</TD>
    <TD>static_prob=False</TD>
</TR><TR ALIGN='LEFT'>    <TD>temp_grade=extended</TD>
    <TD>thetajb=1.8 (C/W)</TD>
    <TD>thetasa=1.2 (C/W)</TD>
    <TD>toggle_rate=False</TD>
</TR><TR ALIGN='LEFT'>    <TD>user_board_temp=25.0 (C)</TD>
    <TD>user_effective_thetaja=0.8</TD>
    <TD>user_junc_temp=28.8 (C)</TD>
    <TD>user_thetajb=1.8 (C/W)</TD>
</TR><TR ALIGN='LEFT'>    <TD>user_thetasa=1.2 (C/W)</TD>
    <TD>vccadc_dynamic_current=0.000000</TD>
    <TD>vccadc_static_current=0.008000</TD>
    <TD>vccadc_total_current=0.008000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccadc_voltage=1.800000</TD>
    <TD>vccaux_dynamic_current=0.000000</TD>
    <TD>vccaux_io_dynamic_current=0.002752</TD>
    <TD>vccaux_io_static_current=0.072821</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccaux_io_total_current=0.075573</TD>
    <TD>vccaux_io_voltage=1.800000</TD>
    <TD>vccaux_static_current=0.335528</TD>
    <TD>vccaux_total_current=0.335528</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccaux_voltage=1.800000</TD>
    <TD>vccbram_dynamic_current=0.054703</TD>
    <TD>vccbram_static_current=0.004793</TD>
    <TD>vccbram_total_current=0.059497</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccbram_voltage=0.900000</TD>
    <TD>vccint_dynamic_current=1.358372</TD>
    <TD>vccint_io_dynamic_current=0.000853</TD>
    <TD>vccint_io_static_current=0.095387</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccint_io_total_current=0.096240</TD>
    <TD>vccint_io_voltage=0.900000</TD>
    <TD>vccint_static_current=0.352253</TD>
    <TD>vccint_total_current=1.710625</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccint_voltage=0.900000</TD>
    <TD>vccint_xiphy_dynamic_current=0.000000</TD>
    <TD>vccint_xiphy_static_current=0.005221</TD>
    <TD>vccint_xiphy_total_current=0.005221</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccint_xiphy_voltage=0.900000</TD>
    <TD>vcco10_dynamic_current=0.000000</TD>
    <TD>vcco10_static_current=0.000000</TD>
    <TD>vcco10_total_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco10_voltage=1.000000</TD>
    <TD>vcco12_dynamic_current=0.000000</TD>
    <TD>vcco12_static_current=0.000000</TD>
    <TD>vcco12_total_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco12_voltage=1.200000</TD>
    <TD>vcco135_dynamic_current=0.000000</TD>
    <TD>vcco135_static_current=0.000000</TD>
    <TD>vcco135_total_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco135_voltage=1.350000</TD>
    <TD>vcco15_dynamic_current=0.000000</TD>
    <TD>vcco15_static_current=0.000000</TD>
    <TD>vcco15_total_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco15_voltage=1.500000</TD>
    <TD>vcco18_dynamic_current=0.000000</TD>
    <TD>vcco18_static_current=0.000000</TD>
    <TD>vcco18_total_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco18_voltage=1.800000</TD>
    <TD>vcco25_dynamic_current=0.000000</TD>
    <TD>vcco25_static_current=0.000000</TD>
    <TD>vcco25_total_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco25_voltage=2.500000</TD>
    <TD>vcco33_dynamic_current=0.000000</TD>
    <TD>vcco33_static_current=0.000000</TD>
    <TD>vcco33_total_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco33_voltage=3.300000</TD>
    <TD>version=2017.3</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>report_utilization</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>io_standard</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>analog=0</TD>
    <TD>analog_se=0</TD>
    <TD>diff_hstl_i=0</TD>
    <TD>diff_hstl_i_12=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_hstl_i_18=1</TD>
    <TD>diff_hstl_i_dci=0</TD>
    <TD>diff_hstl_i_dci_12=0</TD>
    <TD>diff_hstl_i_dci_18=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_hsul_12=0</TD>
    <TD>diff_hsul_12_dci=0</TD>
    <TD>diff_pod10=0</TD>
    <TD>diff_pod10_dci=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_pod12=0</TD>
    <TD>diff_pod12_dci=0</TD>
    <TD>diff_sstl12=0</TD>
    <TD>diff_sstl12_dci=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_sstl135=0</TD>
    <TD>diff_sstl135_dci=0</TD>
    <TD>diff_sstl135_ii=0</TD>
    <TD>diff_sstl15=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_sstl15_dci=0</TD>
    <TD>diff_sstl15_ii=0</TD>
    <TD>diff_sstl18_i=0</TD>
    <TD>diff_sstl18_i_dci=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_sstl18_ii=0</TD>
    <TD>hslvdci_15=0</TD>
    <TD>hslvdci_18=0</TD>
    <TD>hstl_i=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>hstl_i_12=0</TD>
    <TD>hstl_i_18=0</TD>
    <TD>hstl_i_dci=0</TD>
    <TD>hstl_i_dci_12=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>hstl_i_dci_18=0</TD>
    <TD>hsul_12=0</TD>
    <TD>hsul_12_dci=0</TD>
    <TD>lvcmos12=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>lvcmos15=0</TD>
    <TD>lvcmos18=1</TD>
    <TD>lvcmos25=0</TD>
    <TD>lvcmos33=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>lvdci_15=0</TD>
    <TD>lvdci_18=0</TD>
    <TD>lvds=0</TD>
    <TD>lvds_25=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>lvpecl=0</TD>
    <TD>lvttl=0</TD>
    <TD>mipi_dphy_dci=0</TD>
    <TD>pod10=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>pod10_dci=0</TD>
    <TD>pod12=0</TD>
    <TD>pod12_dci=0</TD>
    <TD>slvs_400_18=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>slvs_400_25=0</TD>
    <TD>sstl12=0</TD>
    <TD>sstl12_dci=0</TD>
    <TD>sstl135=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>sstl135_dci=0</TD>
    <TD>sstl135_ii=0</TD>
    <TD>sstl15=0</TD>
    <TD>sstl15_dci=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>sstl15_ii=0</TD>
    <TD>sstl18_i=0</TD>
    <TD>sstl18_i_dci=0</TD>
    <TD>sstl18_ii=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>sub_lvds=0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>primitives</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bufg_gt_functional_category=Clock</TD>
    <TD>bufg_gt_sync_functional_category=Clock</TD>
    <TD>bufg_gt_sync_used=9</TD>
    <TD>bufg_gt_used=14</TD>
</TR><TR ALIGN='LEFT'>    <TD>carry8_functional_category=CLB</TD>
    <TD>carry8_used=167</TD>
    <TD>fdce_functional_category=Register</TD>
    <TD>fdce_used=417</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdpe_functional_category=Register</TD>
    <TD>fdpe_used=119</TD>
    <TD>fdre_functional_category=Register</TD>
    <TD>fdre_used=8331</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdse_functional_category=Register</TD>
    <TD>fdse_used=163</TD>
    <TD>gtye4_channel_functional_category=Advanced</TD>
    <TD>gtye4_channel_used=8</TD>
</TR><TR ALIGN='LEFT'>    <TD>gtye4_common_functional_category=Advanced</TD>
    <TD>gtye4_common_used=2</TD>
    <TD>ibufctrl_functional_category=Others</TD>
    <TD>ibufctrl_used=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>ibufds_gte4_functional_category=I/O</TD>
    <TD>ibufds_gte4_used=1</TD>
    <TD>inbuf_functional_category=I/O</TD>
    <TD>inbuf_used=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut1_functional_category=CLB</TD>
    <TD>lut1_used=97</TD>
    <TD>lut2_functional_category=CLB</TD>
    <TD>lut2_used=675</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut3_functional_category=CLB</TD>
    <TD>lut3_used=1191</TD>
    <TD>lut4_functional_category=CLB</TD>
    <TD>lut4_used=775</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut5_functional_category=CLB</TD>
    <TD>lut5_used=860</TD>
    <TD>lut6_functional_category=CLB</TD>
    <TD>lut6_used=1365</TD>
</TR><TR ALIGN='LEFT'>    <TD>muxf7_functional_category=CLB</TD>
    <TD>muxf7_used=1</TD>
    <TD>pcie40e4_functional_category=Advanced</TD>
    <TD>pcie40e4_used=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramb36e2_functional_category=Block Ram</TD>
    <TD>ramb36e2_used=26</TD>
    <TD>srl16e_functional_category=CLB</TD>
    <TD>srl16e_used=7</TD>
</TR><TR ALIGN='LEFT'>    <TD>srlc32e_functional_category=CLB</TD>
    <TD>srlc32e_used=8</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>router</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>usage</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>actual_expansions=14513653</TD>
    <TD>bogomips=7999</TD>
    <TD>bram18=0</TD>
    <TD>bram36=26</TD>
</TR><TR ALIGN='LEFT'>    <TD>bufg=0</TD>
    <TD>bufr=0</TD>
    <TD>congestion_level=1</TD>
    <TD>ctrls=356</TD>
</TR><TR ALIGN='LEFT'>    <TD>dsp=0</TD>
    <TD>effort=2</TD>
    <TD>estimated_expansions=134979264</TD>
    <TD>ff=9030</TD>
</TR><TR ALIGN='LEFT'>    <TD>global_clocks=14</TD>
    <TD>high_fanout_nets=19</TD>
    <TD>iob=1</TD>
    <TD>lut=4514</TD>
</TR><TR ALIGN='LEFT'>    <TD>movable_instances=15171</TD>
    <TD>nets=26457</TD>
    <TD>pins=103219</TD>
    <TD>pll=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>router_runtime=0.000000</TD>
    <TD>router_timing_driven=1</TD>
    <TD>threads=8</TD>
    <TD>timing_constraints_exist=1</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>synthesis</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-assert=default::[not_specified]</TD>
    <TD>-bufg=default::12</TD>
    <TD>-cascade_dsp=default::auto</TD>
    <TD>-constrset=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-control_set_opt_threshold=default::auto</TD>
    <TD>-directive=default::default</TD>
    <TD>-fanout_limit=default::10000</TD>
    <TD>-flatten_hierarchy=default::rebuilt</TD>
</TR><TR ALIGN='LEFT'>    <TD>-fsm_extraction=default::auto</TD>
    <TD>-gated_clock_conversion=default::off</TD>
    <TD>-generic=default::[not_specified]</TD>
    <TD>-include_dirs=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-keep_equivalent_registers=default::[not_specified]</TD>
    <TD>-max_bram=default::-1</TD>
    <TD>-max_bram_cascade_height=default::-1</TD>
    <TD>-max_dsp=default::-1</TD>
</TR><TR ALIGN='LEFT'>    <TD>-max_uram=default::-1</TD>
    <TD>-max_uram_cascade_height=default::-1</TD>
    <TD>-mode=default::default</TD>
    <TD>-name=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-no_lc=default::[not_specified]</TD>
    <TD>-no_srlextract=default::[not_specified]</TD>
    <TD>-no_timing_driven=default::[not_specified]</TD>
    <TD>-part=xcku15p-ffve1517-3-e</TD>
</TR><TR ALIGN='LEFT'>    <TD>-resource_sharing=default::auto</TD>
    <TD>-retiming=default::[not_specified]</TD>
    <TD>-rtl=default::[not_specified]</TD>
    <TD>-rtl_skip_constraints=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-rtl_skip_ip=default::[not_specified]</TD>
    <TD>-seu_protect=default::none</TD>
    <TD>-sfcu=default::[not_specified]</TD>
    <TD>-shreg_min_size=default::3</TD>
</TR><TR ALIGN='LEFT'>    <TD>-top=xilinx_pcie4_uscale_ep</TD>
    <TD>-verilog_define=default::[not_specified]</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>usage</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>elapsed=00:00:41s</TD>
    <TD>hls_ip=0</TD>
    <TD>memory_gain=1567.855MB</TD>
    <TD>memory_peak=3101.609MB</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>tclstore</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>usage</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>app_install_count::debugutils=1</TD>
    <TD>app_install_count::designutils=1</TD>
    <TD>app_install_count::diff=1</TD>
    <TD>app_install_count::pcbutils=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>app_install_count::protoip=1</TD>
    <TD>app_install_count::questa_cdc=1</TD>
    <TD>app_install_count::ultrafast=1</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
</BODY>
</HTML>
