// Seed: 2282475748
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_7;
  wor  id_8;
  assign id_1 = {id_8{1}};
endmodule
module module_1 (
    input wire id_0,
    input wor id_1,
    input wand id_2,
    output tri0 id_3,
    input wand id_4,
    input wand id_5,
    output tri id_6,
    input wand id_7,
    input tri id_8,
    input uwire id_9,
    input wor id_10,
    input wand id_11,
    output uwire id_12,
    output wire id_13,
    input uwire id_14,
    input tri1 id_15,
    output wand id_16,
    input supply1 id_17,
    input wand id_18
);
  wire id_20;
  module_0(
      id_20, id_20, id_20, id_20, id_20, id_20
  );
  assign id_6 = 1;
endmodule
