Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2024.1.0.34.2

Sun Sep 15 15:42:28 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt microP_lab2_impl_1.twr microP_lab2_impl_1.udb -gui -msgset C:/Users/spenc/OneDrive/Desktop/microPs/microP_lab2/fpga/radiant_project/lab2_jb/promote.xml

-----------------------------------------
Design:          top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
**Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  Timing Overview
        1.1  SDC Constraints
        1.2  Constraint Coverage
        1.3  Overall Summary
        1.4  Unconstrained Report
        1.5  Combinational Loop
    2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
        2.1  Clock Summary
        2.2  Endpoint slacks
        2.3  Detailed Report
    3  Hold at Speed Grade m Corner at -40 Degrees
        3.1  Endpoint slacks
        3.2  Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  Timing Overview
==============================================

1.1  SDC Constraints
=====================
create_clock -name {int_osc} -period 41.6667 [get_pins {hf_osc/CLKHF }] 

1.2  Constraint Coverage
---------------------------
Constraint Coverage: 41.9753%


1.3  Overall Summary
---------------------------
 Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees     Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 
 Hold at Speed Grade m Corner at -40 Degrees                          Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 

1.4  Unconstrained Report
===========================

1.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
         Listing 6 Start Points         |           Type           
-------------------------------------------------------------------
select_i3/Q                             |          No required time
select_i4/Q                             |          No required time
select_i2/Q                             |          No required time
select_i1/Q                             |          No required time
osc_i2/PADDO                            |          No required time
osc_i1/PADDO                            |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                         6
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
          Listing 7 End Points          |           Type           
-------------------------------------------------------------------
{state_19_55__i12/SR   state_19_55__i13/SR}                           
                                        |           No arrival time
{state_19_55__i10/SR   state_19_55__i11/SR}                           
                                        |           No arrival time
{state_19_55__i8/SR   state_19_55__i9/SR}                           
                                        |           No arrival time
{state_19_55__i6/SR   state_19_55__i7/SR}                           
                                        |           No arrival time
{state_19_55__i4/SR   state_19_55__i5/SR}                           
                                        |           No arrival time
{state_19_55__i2/SR   state_19_55__i3/SR}                           
                                        |           No arrival time
state_19_55__i1/SR                      |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                         7
                                        |                          
-------------------------------------------------------------------

1.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
right[0]                                |                     input
right[1]                                |                     input
right[2]                                |                     input
right[3]                                |                     input
left[0]                                 |                     input
left[1]                                 |                     input
left[2]                                 |                     input
left[3]                                 |                     input
reset                                   |                     input
osc[0]                                  |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        27
                                        |                          
-------------------------------------------------------------------

Nets without clock definition
Define a clock on a top level port or a generated clock on a clock divider pin associated with this net(s).
--------------------------------------------------
There is no instance satisfying reporting criteria



1.5  Combinational Loop
========================
None

===============================================================
2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
===============================================================

2.1  Clock Summary
=======================

2.1.1 Clock "int_osc"
=======================
create_clock -name {int_osc} -period 41.6667 [get_pins {hf_osc/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
             Clock int_osc              |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From int_osc                           |             Target |          41.667 ns |         24.000 MHz 
                                        | Actual (all paths) |          20.792 ns |         48.095 MHz 
hf_osc/CLKHF (MPW)                      |   (50% duty cycle) |          20.792 ns |         48.095 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing

2.2  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
osc_i1/DO0                               |   29.833 ns 
osc_i2/DO0                               |   32.781 ns 
select_i3/D                              |   32.785 ns 
select_i4/D                              |   32.851 ns 
select_i2/D                              |   32.956 ns 
state_19_55__i13/D                       |   32.977 ns 
select_i1/D                              |   33.022 ns 
state_19_55__i12/D                       |   33.254 ns 
state_19_55__i11/D                       |   33.531 ns 
state_19_55__i10/D                       |   33.808 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

2.3  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : state_19_55__i13/Q  (SLICE_R15C31C)
Path End         : osc_i1/DO0  (IOLOGIC_IOL_L17A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 84.2% (route), 15.8% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 29.832 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  12      
int_osc                                                      NET DELAY           5.499                  5.499  12      
{state_19_55__i12/CK   state_19_55__i13/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
state_19_55__i13/CK->state_19_55__i13/Q   SLICE_R15C31C      CLK_TO_Q1_DELAY     1.388                  6.887  7       
state[12]                                                    NET DELAY           7.032                 13.919  7       
i10_1_lut/A->i10_1_lut/Z                  SLICE_R17C2A       D0_TO_F0_DELAY      0.449                 14.368  1       
osc_c_0_N_30                                                 NET DELAY           2.763                 17.131  1       
osc_i1/DO0                                                   ENDPOINT            0.000                 17.131  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  12      
int_osc                                                      NET DELAY           5.499                 47.165  12      
osc_i1/OUTCLK                                                CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.202)                 46.963  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.963  
Arrival Time                                                                                        -(17.130)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   29.832  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_19_55__i13/Q  (SLICE_R15C31C)
Path End         : osc_i2/DO0  (IOLOGIC_IOL_L19B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 1
Delay Ratio      : 84.0% (route), 16.0% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 32.780 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  12      
int_osc                                                      NET DELAY           5.499                  5.499  12      
{state_19_55__i12/CK   state_19_55__i13/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
state_19_55__i13/CK->state_19_55__i13/Q   SLICE_R15C31C      CLK_TO_Q1_DELAY     1.388                  6.887  7       
state[12]                                                    NET DELAY           7.296                 14.183  7       
osc_i2/DO0                                                   ENDPOINT            0.000                 14.183  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  12      
int_osc                                                      NET DELAY           5.499                 47.165  12      
osc_i2/OUTCLK                                                CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.202)                 46.963  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.963  
Arrival Time                                                                                        -(14.182)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   32.780  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_19_55__i13/Q  (SLICE_R15C31C)
Path End         : select_i3/D  (SLICE_R16C3C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 78.5% (route), 21.5% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 32.784 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  12      
int_osc                                                      NET DELAY           5.499                  5.499  12      
{state_19_55__i12/CK   state_19_55__i13/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
state_19_55__i13/CK->state_19_55__i13/Q   SLICE_R15C31C      CLK_TO_Q1_DELAY     1.388                  6.887  7       
state[12]                                                    NET DELAY           6.820                 13.707  7       
mux_10_i3_3_lut/C->mux_10_i3_3_lut/Z      SLICE_R16C3C       A0_TO_F0_DELAY      0.476                 14.183  1       
select_c_3_N_26[2]                                           NET DELAY           0.000                 14.183  1       
select_i3/D                                                  ENDPOINT            0.000                 14.183  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  12      
int_osc                                                      NET DELAY           5.499                 47.165  12      
{select_i3/CK   select_i4/CK}                                CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.198)                 46.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.967  
Arrival Time                                                                                        -(14.182)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   32.784  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_19_55__i13/Q  (SLICE_R15C31C)
Path End         : select_i4/D  (SLICE_R16C3C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 78.4% (route), 21.6% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 32.850 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  12      
int_osc                                                      NET DELAY           5.499                  5.499  12      
{state_19_55__i12/CK   state_19_55__i13/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
state_19_55__i13/CK->state_19_55__i13/Q   SLICE_R15C31C      CLK_TO_Q1_DELAY     1.388                  6.887  7       
state[12]                                                    NET DELAY           6.754                 13.641  7       
mux_10_i4_3_lut/C->mux_10_i4_3_lut/Z      SLICE_R16C3C       B1_TO_F1_DELAY      0.476                 14.117  1       
select_c_3_N_26[3]                                           NET DELAY           0.000                 14.117  1       
select_i4/D                                                  ENDPOINT            0.000                 14.117  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  12      
int_osc                                                      NET DELAY           5.499                 47.165  12      
{select_i3/CK   select_i4/CK}                                CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.198)                 46.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.967  
Arrival Time                                                                                        -(14.116)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   32.850  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_19_55__i13/Q  (SLICE_R15C31C)
Path End         : select_i2/D  (SLICE_R16C2A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 78.1% (route), 21.9% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 32.955 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  12      
int_osc                                                      NET DELAY           5.499                  5.499  12      
{state_19_55__i12/CK   state_19_55__i13/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
state_19_55__i13/CK->state_19_55__i13/Q   SLICE_R15C31C      CLK_TO_Q1_DELAY     1.388                  6.887  7       
state[12]                                                    NET DELAY           6.649                 13.536  7       
mux_10_i2_3_lut/C->mux_10_i2_3_lut/Z      SLICE_R16C2A       A0_TO_F0_DELAY      0.476                 14.012  1       
select_c_3_N_26[1]                                           NET DELAY           0.000                 14.012  1       
select_i2/D                                                  ENDPOINT            0.000                 14.012  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  12      
int_osc                                                      NET DELAY           5.499                 47.165  12      
{select_i2/CK   select_i1/CK}                                CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.198)                 46.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.967  
Arrival Time                                                                                        -(14.011)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   32.955  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_19_55__i1/Q  (SLICE_R15C30A)
Path End         : state_19_55__i13/D  (SLICE_R15C31C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 14
Delay Ratio      : 38.1% (route), 61.9% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 32.976 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  12      
int_osc                                                      NET DELAY               5.499                  5.499  12      
state_19_55__i1/CK                                           CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
state_19_55__i1/CK->state_19_55__i1/Q     SLICE_R15C30A      CLK_TO_Q1_DELAY         1.388                  6.887  1       
n13                                                          NET DELAY               2.022                  8.909  1       
state_19_55_add_4_1/C1->state_19_55_add_4_1/CO1
                                          SLICE_R15C30A      C1_TO_COUT1_DELAY       0.343                  9.252  2       
n370                                                         NET DELAY               0.000                  9.252  2       
state_19_55_add_4_3/CI0->state_19_55_add_4_3/CO0
                                          SLICE_R15C30B      CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
n668                                                         NET DELAY               0.000                  9.529  2       
state_19_55_add_4_3/CI1->state_19_55_add_4_3/CO1
                                          SLICE_R15C30B      CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
n372                                                         NET DELAY               0.000                  9.806  2       
state_19_55_add_4_5/CI0->state_19_55_add_4_5/CO0
                                          SLICE_R15C30C      CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
n671                                                         NET DELAY               0.000                 10.083  2       
state_19_55_add_4_5/CI1->state_19_55_add_4_5/CO1
                                          SLICE_R15C30C      CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
n374                                                         NET DELAY               0.000                 10.360  2       
state_19_55_add_4_7/CI0->state_19_55_add_4_7/CO0
                                          SLICE_R15C30D      CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
n674                                                         NET DELAY               0.000                 10.637  2       
state_19_55_add_4_7/CI1->state_19_55_add_4_7/CO1
                                          SLICE_R15C30D      CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
n376                                                         NET DELAY               0.555                 11.469  2       
state_19_55_add_4_9/CI0->state_19_55_add_4_9/CO0
                                          SLICE_R15C31A      CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
n677                                                         NET DELAY               0.000                 11.746  2       
state_19_55_add_4_9/CI1->state_19_55_add_4_9/CO1
                                          SLICE_R15C31A      CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
n378                                                         NET DELAY               0.000                 12.023  2       
state_19_55_add_4_11/CI0->state_19_55_add_4_11/CO0
                                          SLICE_R15C31B      CIN0_TO_COUT0_DELAY     0.277                 12.300  2       
n680                                                         NET DELAY               0.000                 12.300  2       
state_19_55_add_4_11/CI1->state_19_55_add_4_11/CO1
                                          SLICE_R15C31B      CIN1_TO_COUT1_DELAY     0.277                 12.577  2       
n380                                                         NET DELAY               0.000                 12.577  2       
state_19_55_add_4_13/CI0->state_19_55_add_4_13/CO0
                                          SLICE_R15C31C      CIN0_TO_COUT0_DELAY     0.277                 12.854  2       
n683                                                         NET DELAY               0.661                 13.515  2       
state_19_55_add_4_13/D1->state_19_55_add_4_13/S1
                                          SLICE_R15C31C      D1_TO_F1_DELAY          0.476                 13.991  1       
n58                                                          NET DELAY               0.000                 13.991  1       
state_19_55__i13/D                                           ENDPOINT                0.000                 13.991  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  12      
int_osc                                                      NET DELAY               5.499                 47.165  12      
{state_19_55__i12/CK   state_19_55__i13/CK}
                                                             CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(13.990)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       32.976  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_19_55__i13/Q  (SLICE_R15C31C)
Path End         : select_i1/D  (SLICE_R16C2A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 77.9% (route), 22.1% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 33.021 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  12      
int_osc                                                      NET DELAY           5.499                  5.499  12      
{state_19_55__i12/CK   state_19_55__i13/CK}
                                                             CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
state_19_55__i13/CK->state_19_55__i13/Q   SLICE_R15C31C      CLK_TO_Q1_DELAY     1.388                  6.887  7       
state[12]                                                    NET DELAY           6.583                 13.470  7       
mux_10_i1_3_lut/C->mux_10_i1_3_lut/Z      SLICE_R16C2A       B1_TO_F1_DELAY      0.476                 13.946  1       
select_c_3_N_26[0]                                           NET DELAY           0.000                 13.946  1       
select_i1/D                                                  ENDPOINT            0.000                 13.946  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  12      
int_osc                                                      NET DELAY           5.499                 47.165  12      
{select_i2/CK   select_i1/CK}                                CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.198)                 46.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.967  
Arrival Time                                                                                        -(13.945)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   33.021  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_19_55__i1/Q  (SLICE_R15C30A)
Path End         : state_19_55__i12/D  (SLICE_R15C31C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 13
Delay Ratio      : 39.4% (route), 60.6% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 33.253 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  12      
int_osc                                                      NET DELAY               5.499                  5.499  12      
state_19_55__i1/CK                                           CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
state_19_55__i1/CK->state_19_55__i1/Q     SLICE_R15C30A      CLK_TO_Q1_DELAY         1.388                  6.887  1       
n13                                                          NET DELAY               2.022                  8.909  1       
state_19_55_add_4_1/C1->state_19_55_add_4_1/CO1
                                          SLICE_R15C30A      C1_TO_COUT1_DELAY       0.343                  9.252  2       
n370                                                         NET DELAY               0.000                  9.252  2       
state_19_55_add_4_3/CI0->state_19_55_add_4_3/CO0
                                          SLICE_R15C30B      CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
n668                                                         NET DELAY               0.000                  9.529  2       
state_19_55_add_4_3/CI1->state_19_55_add_4_3/CO1
                                          SLICE_R15C30B      CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
n372                                                         NET DELAY               0.000                  9.806  2       
state_19_55_add_4_5/CI0->state_19_55_add_4_5/CO0
                                          SLICE_R15C30C      CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
n671                                                         NET DELAY               0.000                 10.083  2       
state_19_55_add_4_5/CI1->state_19_55_add_4_5/CO1
                                          SLICE_R15C30C      CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
n374                                                         NET DELAY               0.000                 10.360  2       
state_19_55_add_4_7/CI0->state_19_55_add_4_7/CO0
                                          SLICE_R15C30D      CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
n674                                                         NET DELAY               0.000                 10.637  2       
state_19_55_add_4_7/CI1->state_19_55_add_4_7/CO1
                                          SLICE_R15C30D      CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
n376                                                         NET DELAY               0.555                 11.469  2       
state_19_55_add_4_9/CI0->state_19_55_add_4_9/CO0
                                          SLICE_R15C31A      CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
n677                                                         NET DELAY               0.000                 11.746  2       
state_19_55_add_4_9/CI1->state_19_55_add_4_9/CO1
                                          SLICE_R15C31A      CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
n378                                                         NET DELAY               0.000                 12.023  2       
state_19_55_add_4_11/CI0->state_19_55_add_4_11/CO0
                                          SLICE_R15C31B      CIN0_TO_COUT0_DELAY     0.277                 12.300  2       
n680                                                         NET DELAY               0.000                 12.300  2       
state_19_55_add_4_11/CI1->state_19_55_add_4_11/CO1
                                          SLICE_R15C31B      CIN1_TO_COUT1_DELAY     0.277                 12.577  2       
n380                                                         NET DELAY               0.661                 13.238  2       
state_19_55_add_4_13/D0->state_19_55_add_4_13/S0
                                          SLICE_R15C31C      D0_TO_F0_DELAY          0.476                 13.714  1       
n59                                                          NET DELAY               0.000                 13.714  1       
state_19_55__i12/D                                           ENDPOINT                0.000                 13.714  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  12      
int_osc                                                      NET DELAY               5.499                 47.165  12      
{state_19_55__i12/CK   state_19_55__i13/CK}
                                                             CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(13.713)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       33.253  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_19_55__i1/Q  (SLICE_R15C30A)
Path End         : state_19_55__i11/D  (SLICE_R15C31B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 12
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 33.530 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  12      
int_osc                                                      NET DELAY               5.499                  5.499  12      
state_19_55__i1/CK                                           CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
state_19_55__i1/CK->state_19_55__i1/Q     SLICE_R15C30A      CLK_TO_Q1_DELAY         1.388                  6.887  1       
n13                                                          NET DELAY               2.022                  8.909  1       
state_19_55_add_4_1/C1->state_19_55_add_4_1/CO1
                                          SLICE_R15C30A      C1_TO_COUT1_DELAY       0.343                  9.252  2       
n370                                                         NET DELAY               0.000                  9.252  2       
state_19_55_add_4_3/CI0->state_19_55_add_4_3/CO0
                                          SLICE_R15C30B      CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
n668                                                         NET DELAY               0.000                  9.529  2       
state_19_55_add_4_3/CI1->state_19_55_add_4_3/CO1
                                          SLICE_R15C30B      CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
n372                                                         NET DELAY               0.000                  9.806  2       
state_19_55_add_4_5/CI0->state_19_55_add_4_5/CO0
                                          SLICE_R15C30C      CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
n671                                                         NET DELAY               0.000                 10.083  2       
state_19_55_add_4_5/CI1->state_19_55_add_4_5/CO1
                                          SLICE_R15C30C      CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
n374                                                         NET DELAY               0.000                 10.360  2       
state_19_55_add_4_7/CI0->state_19_55_add_4_7/CO0
                                          SLICE_R15C30D      CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
n674                                                         NET DELAY               0.000                 10.637  2       
state_19_55_add_4_7/CI1->state_19_55_add_4_7/CO1
                                          SLICE_R15C30D      CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
n376                                                         NET DELAY               0.555                 11.469  2       
state_19_55_add_4_9/CI0->state_19_55_add_4_9/CO0
                                          SLICE_R15C31A      CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
n677                                                         NET DELAY               0.000                 11.746  2       
state_19_55_add_4_9/CI1->state_19_55_add_4_9/CO1
                                          SLICE_R15C31A      CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
n378                                                         NET DELAY               0.000                 12.023  2       
state_19_55_add_4_11/CI0->state_19_55_add_4_11/CO0
                                          SLICE_R15C31B      CIN0_TO_COUT0_DELAY     0.277                 12.300  2       
n680                                                         NET DELAY               0.661                 12.961  2       
state_19_55_add_4_11/D1->state_19_55_add_4_11/S1
                                          SLICE_R15C31B      D1_TO_F1_DELAY          0.476                 13.437  1       
n60                                                          NET DELAY               0.000                 13.437  1       
state_19_55__i11/D                                           ENDPOINT                0.000                 13.437  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  12      
int_osc                                                      NET DELAY               5.499                 47.165  12      
{state_19_55__i10/CK   state_19_55__i11/CK}
                                                             CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(13.436)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       33.530  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_19_55__i1/Q  (SLICE_R15C30A)
Path End         : state_19_55__i10/D  (SLICE_R15C31B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 11
Delay Ratio      : 42.3% (route), 57.7% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 33.807 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  12      
int_osc                                                      NET DELAY               5.499                  5.499  12      
state_19_55__i1/CK                                           CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
state_19_55__i1/CK->state_19_55__i1/Q     SLICE_R15C30A      CLK_TO_Q1_DELAY         1.388                  6.887  1       
n13                                                          NET DELAY               2.022                  8.909  1       
state_19_55_add_4_1/C1->state_19_55_add_4_1/CO1
                                          SLICE_R15C30A      C1_TO_COUT1_DELAY       0.343                  9.252  2       
n370                                                         NET DELAY               0.000                  9.252  2       
state_19_55_add_4_3/CI0->state_19_55_add_4_3/CO0
                                          SLICE_R15C30B      CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
n668                                                         NET DELAY               0.000                  9.529  2       
state_19_55_add_4_3/CI1->state_19_55_add_4_3/CO1
                                          SLICE_R15C30B      CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
n372                                                         NET DELAY               0.000                  9.806  2       
state_19_55_add_4_5/CI0->state_19_55_add_4_5/CO0
                                          SLICE_R15C30C      CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
n671                                                         NET DELAY               0.000                 10.083  2       
state_19_55_add_4_5/CI1->state_19_55_add_4_5/CO1
                                          SLICE_R15C30C      CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
n374                                                         NET DELAY               0.000                 10.360  2       
state_19_55_add_4_7/CI0->state_19_55_add_4_7/CO0
                                          SLICE_R15C30D      CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
n674                                                         NET DELAY               0.000                 10.637  2       
state_19_55_add_4_7/CI1->state_19_55_add_4_7/CO1
                                          SLICE_R15C30D      CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
n376                                                         NET DELAY               0.555                 11.469  2       
state_19_55_add_4_9/CI0->state_19_55_add_4_9/CO0
                                          SLICE_R15C31A      CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
n677                                                         NET DELAY               0.000                 11.746  2       
state_19_55_add_4_9/CI1->state_19_55_add_4_9/CO1
                                          SLICE_R15C31A      CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
n378                                                         NET DELAY               0.661                 12.684  2       
state_19_55_add_4_11/D0->state_19_55_add_4_11/S0
                                          SLICE_R15C31B      D0_TO_F0_DELAY          0.476                 13.160  1       
n61                                                          NET DELAY               0.000                 13.160  1       
state_19_55__i10/D                                           ENDPOINT                0.000                 13.160  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  12      
int_osc                                                      NET DELAY               5.499                 47.165  12      
{state_19_55__i10/CK   state_19_55__i11/CK}
                                                             CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(13.159)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       33.807  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



===============================================================
3  Hold at Speed Grade m Corner at -40 Degrees
===============================================================

3.1  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
state_19_55__i4/D                        |    1.913 ns 
state_19_55__i5/D                        |    1.913 ns 
state_19_55__i6/D                        |    1.913 ns 
state_19_55__i7/D                        |    1.913 ns 
state_19_55__i8/D                        |    1.913 ns 
state_19_55__i9/D                        |    1.913 ns 
state_19_55__i10/D                       |    1.913 ns 
state_19_55__i11/D                       |    1.913 ns 
state_19_55__i12/D                       |    1.913 ns 
state_19_55__i13/D                       |    1.913 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.2  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : state_19_55__i4/Q  (SLICE_R15C30C)
Path End         : state_19_55__i4/D  (SLICE_R15C30C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  13      
int_osc                                                      NET DELAY        3.084                  3.084  13      
{state_19_55__i4/CK   state_19_55__i5/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
state_19_55__i4/CK->state_19_55__i4/Q     SLICE_R15C30C      CLK_TO_Q0_DELAY  0.779                  3.863  1       
n10                                                          NET DELAY        0.882                  4.745  1       
state_19_55_add_4_5/C0->state_19_55_add_4_5/S0
                                          SLICE_R15C30C      C0_TO_F0_DELAY   0.252                  4.997  1       
n67                                                          NET DELAY        0.000                  4.997  1       
state_19_55__i4/D                                            ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  13      
int_osc                                                      NET DELAY        3.084                  3.084  13      
{state_19_55__i4/CK   state_19_55__i5/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_19_55__i5/Q  (SLICE_R15C30C)
Path End         : state_19_55__i5/D  (SLICE_R15C30C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  13      
int_osc                                                      NET DELAY        3.084                  3.084  13      
{state_19_55__i4/CK   state_19_55__i5/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
state_19_55__i5/CK->state_19_55__i5/Q     SLICE_R15C30C      CLK_TO_Q1_DELAY  0.779                  3.863  1       
n9                                                           NET DELAY        0.882                  4.745  1       
state_19_55_add_4_5/C1->state_19_55_add_4_5/S1
                                          SLICE_R15C30C      C1_TO_F1_DELAY   0.252                  4.997  1       
n66                                                          NET DELAY        0.000                  4.997  1       
state_19_55__i5/D                                            ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  13      
int_osc                                                      NET DELAY        3.084                  3.084  13      
{state_19_55__i4/CK   state_19_55__i5/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_19_55__i6/Q  (SLICE_R15C30D)
Path End         : state_19_55__i6/D  (SLICE_R15C30D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  13      
int_osc                                                      NET DELAY        3.084                  3.084  13      
{state_19_55__i6/CK   state_19_55__i7/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
state_19_55__i6/CK->state_19_55__i6/Q     SLICE_R15C30D      CLK_TO_Q0_DELAY  0.779                  3.863  1       
n8                                                           NET DELAY        0.882                  4.745  1       
state_19_55_add_4_7/C0->state_19_55_add_4_7/S0
                                          SLICE_R15C30D      C0_TO_F0_DELAY   0.252                  4.997  1       
n65                                                          NET DELAY        0.000                  4.997  1       
state_19_55__i6/D                                            ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  13      
int_osc                                                      NET DELAY        3.084                  3.084  13      
{state_19_55__i6/CK   state_19_55__i7/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_19_55__i7/Q  (SLICE_R15C30D)
Path End         : state_19_55__i7/D  (SLICE_R15C30D)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  13      
int_osc                                                      NET DELAY        3.084                  3.084  13      
{state_19_55__i6/CK   state_19_55__i7/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
state_19_55__i7/CK->state_19_55__i7/Q     SLICE_R15C30D      CLK_TO_Q1_DELAY  0.779                  3.863  1       
n7                                                           NET DELAY        0.882                  4.745  1       
state_19_55_add_4_7/C1->state_19_55_add_4_7/S1
                                          SLICE_R15C30D      C1_TO_F1_DELAY   0.252                  4.997  1       
n64                                                          NET DELAY        0.000                  4.997  1       
state_19_55__i7/D                                            ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  13      
int_osc                                                      NET DELAY        3.084                  3.084  13      
{state_19_55__i6/CK   state_19_55__i7/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_19_55__i8/Q  (SLICE_R15C31A)
Path End         : state_19_55__i8/D  (SLICE_R15C31A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  13      
int_osc                                                      NET DELAY        3.084                  3.084  13      
{state_19_55__i8/CK   state_19_55__i9/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
state_19_55__i8/CK->state_19_55__i8/Q     SLICE_R15C31A      CLK_TO_Q0_DELAY  0.779                  3.863  1       
n6                                                           NET DELAY        0.882                  4.745  1       
state_19_55_add_4_9/C0->state_19_55_add_4_9/S0
                                          SLICE_R15C31A      C0_TO_F0_DELAY   0.252                  4.997  1       
n63                                                          NET DELAY        0.000                  4.997  1       
state_19_55__i8/D                                            ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  13      
int_osc                                                      NET DELAY        3.084                  3.084  13      
{state_19_55__i8/CK   state_19_55__i9/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_19_55__i9/Q  (SLICE_R15C31A)
Path End         : state_19_55__i9/D  (SLICE_R15C31A)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  13      
int_osc                                                      NET DELAY        3.084                  3.084  13      
{state_19_55__i8/CK   state_19_55__i9/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
state_19_55__i9/CK->state_19_55__i9/Q     SLICE_R15C31A      CLK_TO_Q1_DELAY  0.779                  3.863  1       
n5                                                           NET DELAY        0.882                  4.745  1       
state_19_55_add_4_9/C1->state_19_55_add_4_9/S1
                                          SLICE_R15C31A      C1_TO_F1_DELAY   0.252                  4.997  1       
n62                                                          NET DELAY        0.000                  4.997  1       
state_19_55__i9/D                                            ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  13      
int_osc                                                      NET DELAY        3.084                  3.084  13      
{state_19_55__i8/CK   state_19_55__i9/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_19_55__i10/Q  (SLICE_R15C31B)
Path End         : state_19_55__i10/D  (SLICE_R15C31B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  13      
int_osc                                                      NET DELAY        3.084                  3.084  13      
{state_19_55__i10/CK   state_19_55__i11/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
state_19_55__i10/CK->state_19_55__i10/Q   SLICE_R15C31B      CLK_TO_Q0_DELAY  0.779                  3.863  1       
n4                                                           NET DELAY        0.882                  4.745  1       
state_19_55_add_4_11/C0->state_19_55_add_4_11/S0
                                          SLICE_R15C31B      C0_TO_F0_DELAY   0.252                  4.997  1       
n61                                                          NET DELAY        0.000                  4.997  1       
state_19_55__i10/D                                           ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  13      
int_osc                                                      NET DELAY        3.084                  3.084  13      
{state_19_55__i10/CK   state_19_55__i11/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_19_55__i11/Q  (SLICE_R15C31B)
Path End         : state_19_55__i11/D  (SLICE_R15C31B)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  13      
int_osc                                                      NET DELAY        3.084                  3.084  13      
{state_19_55__i10/CK   state_19_55__i11/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
state_19_55__i11/CK->state_19_55__i11/Q   SLICE_R15C31B      CLK_TO_Q1_DELAY  0.779                  3.863  1       
n3                                                           NET DELAY        0.882                  4.745  1       
state_19_55_add_4_11/C1->state_19_55_add_4_11/S1
                                          SLICE_R15C31B      C1_TO_F1_DELAY   0.252                  4.997  1       
n60                                                          NET DELAY        0.000                  4.997  1       
state_19_55__i11/D                                           ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  13      
int_osc                                                      NET DELAY        3.084                  3.084  13      
{state_19_55__i10/CK   state_19_55__i11/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_19_55__i12/Q  (SLICE_R15C31C)
Path End         : state_19_55__i12/D  (SLICE_R15C31C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  13      
int_osc                                                      NET DELAY        3.084                  3.084  13      
{state_19_55__i12/CK   state_19_55__i13/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
state_19_55__i12/CK->state_19_55__i12/Q   SLICE_R15C31C      CLK_TO_Q0_DELAY  0.779                  3.863  1       
n2                                                           NET DELAY        0.882                  4.745  1       
state_19_55_add_4_13/C0->state_19_55_add_4_13/S0
                                          SLICE_R15C31C      C0_TO_F0_DELAY   0.252                  4.997  1       
n59                                                          NET DELAY        0.000                  4.997  1       
state_19_55__i12/D                                           ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  13      
int_osc                                                      NET DELAY        3.084                  3.084  13      
{state_19_55__i12/CK   state_19_55__i13/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : state_19_55__i13/Q  (SLICE_R15C31C)
Path End         : state_19_55__i13/D  (SLICE_R15C31C)
Source Clock     : int_osc (R)
Destination Clock: int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  13      
int_osc                                                      NET DELAY        3.084                  3.084  13      
{state_19_55__i12/CK   state_19_55__i13/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
state_19_55__i13/CK->state_19_55__i13/Q   SLICE_R15C31C      CLK_TO_Q1_DELAY  0.779                  3.863  7       
state[12]                                                    NET DELAY        0.882                  4.745  7       
state_19_55_add_4_13/C1->state_19_55_add_4_13/S1
                                          SLICE_R15C31C      C1_TO_F1_DELAY   0.252                  4.997  1       
n58                                                          NET DELAY        0.000                  4.997  1       
state_19_55__i13/D                                           ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
hf_osc/CLKHF                              HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  13      
int_osc                                                      NET DELAY        3.084                  3.084  13      
{state_19_55__i12/CK   state_19_55__i13/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



