design_1_clk_wiz_0_0_clk_wiz.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_clk_wiz.v,incdir="$ref_dir/../../../../base.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../base.srcs/sources_1/bd/design_1/ipshared/4fba"
design_1_clk_wiz_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.v,incdir="$ref_dir/../../../../base.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../base.srcs/sources_1/bd/design_1/ipshared/4fba"
design_1_xlconstant_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v,incdir="$ref_dir/../../../../base.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../base.srcs/sources_1/bd/design_1/ipshared/4fba"
design_1_xlslice_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xlslice_0_0/sim/design_1_xlslice_0_0.v,incdir="$ref_dir/../../../../base.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../base.srcs/sources_1/bd/design_1/ipshared/4fba"
design_1_v_tc_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_v_tc_0_0/sim/design_1_v_tc_0_0.vhd,incdir="$ref_dir/../../../../base.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../base.srcs/sources_1/bd/design_1/ipshared/4fba"
design_1_xlconstant_1_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xlconstant_1_0/sim/design_1_xlconstant_1_0.v,incdir="$ref_dir/../../../../base.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../base.srcs/sources_1/bd/design_1/ipshared/4fba"
design_1_v_axi4s_vid_out_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/sim/design_1_v_axi4s_vid_out_0_0.v,incdir="$ref_dir/../../../../base.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../base.srcs/sources_1/bd/design_1/ipshared/4fba"
design_1_i2c_sender_adv7511_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_1/ip/design_1_i2c_sender_adv7511_0_0/sim/design_1_i2c_sender_adv7511_0_0.vhd,incdir="$ref_dir/../../../../base.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../base.srcs/sources_1/bd/design_1/ipshared/4fba"
design_1_xlconcat_0_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v,incdir="$ref_dir/../../../../base.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../base.srcs/sources_1/bd/design_1/ipshared/4fba"
design_1_xlconstant_5_0.v,verilog,xil_defaultlib,../../../bd/design_1/ip/design_1_xlconstant_5_0/sim/design_1_xlconstant_5_0.v,incdir="$ref_dir/../../../../base.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../base.srcs/sources_1/bd/design_1/ipshared/4fba"
design_1.vhd,vhdl,xil_defaultlib,../../../bd/design_1/sim/design_1.vhd,incdir="$ref_dir/../../../../base.srcs/sources_1/bd/design_1/ipshared/4fba"incdir="../../../../base.srcs/sources_1/bd/design_1/ipshared/4fba"
glbl.v,Verilog,xil_defaultlib,glbl.v
