Analysis & Synthesis report for epic_web_hero
Sun Nov 17 17:22:49 2019
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Multiplexer Restructuring Statistics (Restructuring Performed)
 10. Post-Synthesis Netlist Statistics for Top Partition
 11. Elapsed Time Per Partition
 12. Analysis & Synthesis Messages
 13. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Nov 17 17:22:49 2019       ;
; Quartus Prime Version              ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                      ; epic_web_hero                               ;
; Top-level Entity Name              ; timer                                       ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 133                                         ;
;     Total combinational functions  ; 101                                         ;
;     Dedicated logic registers      ; 100                                         ;
; Total registers                    ; 100                                         ;
; Total pins                         ; 35                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; timer              ; epic_web_hero      ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                         ;
+----------------------------------+-----------------+------------------------+------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                                           ; Library ;
+----------------------------------+-----------------+------------------------+------------------------------------------------------------------------+---------+
; timer.v                          ; yes             ; User Verilog HDL File  ; C:/Users/carri/Documents/College/Semester 5/ECE350/EpicWebHero/timer.v ;         ;
+----------------------------------+-----------------+------------------------+------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 133         ;
;                                             ;             ;
; Total combinational functions               ; 101         ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 32          ;
;     -- 3 input functions                    ; 1           ;
;     -- <=2 input functions                  ; 68          ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 36          ;
;     -- arithmetic mode                      ; 65          ;
;                                             ;             ;
; Total registers                             ; 100         ;
;     -- Dedicated logic registers            ; 100         ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 35          ;
;                                             ;             ;
; Embedded Multiplier 9-bit elements          ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; clock~input ;
; Maximum fan-out                             ; 100         ;
; Total fan-out                               ; 633         ;
; Average fan-out                             ; 2.34        ;
+---------------------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                       ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Entity Name ; Library Name ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------+--------------+
; |timer                     ; 101 (101)         ; 100 (100)    ; 0           ; 0            ; 0       ; 0         ; 35   ; 0            ; |timer              ; timer       ; work         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 100   ;
; Number of registers using Synchronous Clear  ; 67    ;
; Number of registers using Synchronous Load   ; 1     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 64    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |timer|secondsCounter[31]  ;
; 3:1                ; 35 bits   ; 70 LEs        ; 35 LEs               ; 35 LEs                 ; Yes        ; |timer|cyclesCounter[0]    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 35                          ;
; cycloneiii_ff         ; 100                         ;
;     ENA               ; 32                          ;
;     ENA SCLR          ; 32                          ;
;     SCLR              ; 35                          ;
;     SLD               ; 1                           ;
; cycloneiii_lcell_comb ; 101                         ;
;     arith             ; 65                          ;
;         2 data inputs ; 65                          ;
;     normal            ; 36                          ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 1                           ;
;         3 data inputs ; 1                           ;
;         4 data inputs ; 32                          ;
;                       ;                             ;
; Max LUT depth         ; 4.40                        ;
; Average LUT depth     ; 2.97                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Sun Nov 17 17:22:26 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off epic_web_hero -c epic_web_hero
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file processor/stage_register.v
    Info (12023): Found entity 1: stage_register File: C:/Users/carri/Documents/College/Semester 5/ECE350/EpicWebHero/processor/stage_register.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/right_shift16.v
    Info (12023): Found entity 1: right_shift16 File: C:/Users/carri/Documents/College/Semester 5/ECE350/EpicWebHero/processor/right_shift16.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/right_shift8.v
    Info (12023): Found entity 1: right_shift8 File: C:/Users/carri/Documents/College/Semester 5/ECE350/EpicWebHero/processor/right_shift8.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/right_shift4.v
    Info (12023): Found entity 1: right_shift4 File: C:/Users/carri/Documents/College/Semester 5/ECE350/EpicWebHero/processor/right_shift4.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/right_shift2.v
    Info (12023): Found entity 1: right_shift2 File: C:/Users/carri/Documents/College/Semester 5/ECE350/EpicWebHero/processor/right_shift2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/right_shift1.v
    Info (12023): Found entity 1: right_shift1 File: C:/Users/carri/Documents/College/Semester 5/ECE350/EpicWebHero/processor/right_shift1.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/right_shift.v
    Info (12023): Found entity 1: right_shift File: C:/Users/carri/Documents/College/Semester 5/ECE350/EpicWebHero/processor/right_shift.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/register.v
    Info (12023): Found entity 1: register File: C:/Users/carri/Documents/College/Semester 5/ECE350/EpicWebHero/processor/register.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/regfile.v
    Info (12023): Found entity 1: regfile File: C:/Users/carri/Documents/College/Semester 5/ECE350/EpicWebHero/processor/regfile.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/processor.v
    Info (12023): Found entity 1: processor File: C:/Users/carri/Documents/College/Semester 5/ECE350/EpicWebHero/processor/processor.v Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file processor/not_32bit.v
    Info (12023): Found entity 1: not_32bit File: C:/Users/carri/Documents/College/Semester 5/ECE350/EpicWebHero/processor/not_32bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/mux_2.v
    Info (12023): Found entity 1: mux_2 File: C:/Users/carri/Documents/College/Semester 5/ECE350/EpicWebHero/processor/mux_2.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/multiplier.v
    Info (12023): Found entity 1: multiplier File: C:/Users/carri/Documents/College/Semester 5/ECE350/EpicWebHero/processor/multiplier.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/multdiv.v
    Info (12023): Found entity 1: multdiv File: C:/Users/carri/Documents/College/Semester 5/ECE350/EpicWebHero/processor/multdiv.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/isequal.v
    Info (12023): Found entity 1: isEqual File: C:/Users/carri/Documents/College/Semester 5/ECE350/EpicWebHero/processor/isEqual.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/inst_decoder.v
    Info (12023): Found entity 1: inst_decoder File: C:/Users/carri/Documents/College/Semester 5/ECE350/EpicWebHero/processor/inst_decoder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/imem.v
    Info (12023): Found entity 1: imem File: C:/Users/carri/Documents/College/Semester 5/ECE350/EpicWebHero/processor/imem.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file processor/full_adder.v
    Info (12023): Found entity 1: full_adder File: C:/Users/carri/Documents/College/Semester 5/ECE350/EpicWebHero/processor/full_adder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/exception_checker.v
    Info (12023): Found entity 1: exception_checker File: C:/Users/carri/Documents/College/Semester 5/ECE350/EpicWebHero/processor/exception_checker.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/dmem.v
    Info (12023): Found entity 1: dmem File: C:/Users/carri/Documents/College/Semester 5/ECE350/EpicWebHero/processor/dmem.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file processor/divider.v
    Info (12023): Found entity 1: divider File: C:/Users/carri/Documents/College/Semester 5/ECE350/EpicWebHero/processor/divider.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/dffe_ref.v
    Info (12023): Found entity 1: dffe_ref File: C:/Users/carri/Documents/College/Semester 5/ECE350/EpicWebHero/processor/dffe_ref.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/bypass_control.v
    Info (12023): Found entity 1: bypass_control File: C:/Users/carri/Documents/College/Semester 5/ECE350/EpicWebHero/processor/bypass_control.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/alu.v
    Info (12023): Found entity 1: alu File: C:/Users/carri/Documents/College/Semester 5/ECE350/EpicWebHero/processor/alu.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/adder_8bit.v
    Info (12023): Found entity 1: adder_8bit File: C:/Users/carri/Documents/College/Semester 5/ECE350/EpicWebHero/processor/adder_8bit.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file processor/add_subtract.v
    Info (12023): Found entity 1: add_subtract File: C:/Users/carri/Documents/College/Semester 5/ECE350/EpicWebHero/processor/add_subtract.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file laser_driver.v
    Info (12023): Found entity 1: laser_driver File: C:/Users/carri/Documents/College/Semester 5/ECE350/EpicWebHero/laser_driver.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file epic_web_hero.v
    Info (12023): Found entity 1: epic_web_hero File: C:/Users/carri/Documents/College/Semester 5/ECE350/EpicWebHero/epic_web_hero.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file random_num_gen.v
    Info (12023): Found entity 1: random_num_gen File: C:/Users/carri/Documents/College/Semester 5/ECE350/EpicWebHero/random_num_gen.v Line: 1
Warning (10229): Verilog HDL Expression warning at timer.v(19): truncated literal to match 34 bits File: C:/Users/carri/Documents/College/Semester 5/ECE350/EpicWebHero/timer.v Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file timer.v
    Info (12023): Found entity 1: timer File: C:/Users/carri/Documents/College/Semester 5/ECE350/EpicWebHero/timer.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at adder_8bit.v(87): created implicit net for "c8" File: C:/Users/carri/Documents/College/Semester 5/ECE350/EpicWebHero/processor/adder_8bit.v Line: 87
Warning (10236): Verilog HDL Implicit Net warning at add_subtract.v(97): created implicit net for "c24_3" File: C:/Users/carri/Documents/College/Semester 5/ECE350/EpicWebHero/processor/add_subtract.v Line: 97
Warning (10236): Verilog HDL Implicit Net warning at add_subtract.v(124): created implicit net for "over_w1" File: C:/Users/carri/Documents/College/Semester 5/ECE350/EpicWebHero/processor/add_subtract.v Line: 124
Warning (10236): Verilog HDL Implicit Net warning at add_subtract.v(125): created implicit net for "over_w2" File: C:/Users/carri/Documents/College/Semester 5/ECE350/EpicWebHero/processor/add_subtract.v Line: 125
Warning (10236): Verilog HDL Implicit Net warning at add_subtract.v(126): created implicit net for "over_w3" File: C:/Users/carri/Documents/College/Semester 5/ECE350/EpicWebHero/processor/add_subtract.v Line: 126
Warning (10236): Verilog HDL Implicit Net warning at add_subtract.v(131): created implicit net for "eq_w" File: C:/Users/carri/Documents/College/Semester 5/ECE350/EpicWebHero/processor/add_subtract.v Line: 131
Info (12127): Elaborating entity "timer" for the top level hierarchy
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file C:/Users/carri/Documents/College/Semester 5/ECE350/EpicWebHero/output_files/epic_web_hero.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 168 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 34 input pins
    Info (21059): Implemented 1 output pins
    Info (21061): Implemented 133 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 4960 megabytes
    Info: Processing ended: Sun Nov 17 17:22:50 2019
    Info: Elapsed time: 00:00:24
    Info: Total CPU time (on all processors): 00:00:47


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/carri/Documents/College/Semester 5/ECE350/EpicWebHero/output_files/epic_web_hero.map.smsg.


