
DAMH_v3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009270  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000045c  08009380  08009380  00019380  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080097dc  080097dc  000201e4  2**0
                  CONTENTS
  4 .ARM          00000000  080097dc  080097dc  000201e4  2**0
                  CONTENTS
  5 .preinit_array 00000000  080097dc  080097dc  000201e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080097dc  080097dc  000197dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080097e0  080097e0  000197e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  080097e4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002c0  200001e4  080099c8  000201e4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200004a4  080099c8  000204a4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001968b  00000000  00000000  0002020d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000031ac  00000000  00000000  00039898  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000010f0  00000000  00000000  0003ca48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000fb8  00000000  00000000  0003db38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001ab76  00000000  00000000  0003eaf0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015c3d  00000000  00000000  00059666  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008ebb5  00000000  00000000  0006f2a3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000fde58  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000583c  00000000  00000000  000fdeac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001e4 	.word	0x200001e4
 800012c:	00000000 	.word	0x00000000
 8000130:	08009368 	.word	0x08009368

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001e8 	.word	0x200001e8
 800014c:	08009368 	.word	0x08009368

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_frsub>:
 8000a88:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000a8c:	e002      	b.n	8000a94 <__addsf3>
 8000a8e:	bf00      	nop

08000a90 <__aeabi_fsub>:
 8000a90:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000a94 <__addsf3>:
 8000a94:	0042      	lsls	r2, r0, #1
 8000a96:	bf1f      	itttt	ne
 8000a98:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000a9c:	ea92 0f03 	teqne	r2, r3
 8000aa0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000aa4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000aa8:	d06a      	beq.n	8000b80 <__addsf3+0xec>
 8000aaa:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000aae:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000ab2:	bfc1      	itttt	gt
 8000ab4:	18d2      	addgt	r2, r2, r3
 8000ab6:	4041      	eorgt	r1, r0
 8000ab8:	4048      	eorgt	r0, r1
 8000aba:	4041      	eorgt	r1, r0
 8000abc:	bfb8      	it	lt
 8000abe:	425b      	neglt	r3, r3
 8000ac0:	2b19      	cmp	r3, #25
 8000ac2:	bf88      	it	hi
 8000ac4:	4770      	bxhi	lr
 8000ac6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000aca:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ace:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000ad2:	bf18      	it	ne
 8000ad4:	4240      	negne	r0, r0
 8000ad6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ada:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000ade:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000ae2:	bf18      	it	ne
 8000ae4:	4249      	negne	r1, r1
 8000ae6:	ea92 0f03 	teq	r2, r3
 8000aea:	d03f      	beq.n	8000b6c <__addsf3+0xd8>
 8000aec:	f1a2 0201 	sub.w	r2, r2, #1
 8000af0:	fa41 fc03 	asr.w	ip, r1, r3
 8000af4:	eb10 000c 	adds.w	r0, r0, ip
 8000af8:	f1c3 0320 	rsb	r3, r3, #32
 8000afc:	fa01 f103 	lsl.w	r1, r1, r3
 8000b00:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000b04:	d502      	bpl.n	8000b0c <__addsf3+0x78>
 8000b06:	4249      	negs	r1, r1
 8000b08:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b0c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000b10:	d313      	bcc.n	8000b3a <__addsf3+0xa6>
 8000b12:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000b16:	d306      	bcc.n	8000b26 <__addsf3+0x92>
 8000b18:	0840      	lsrs	r0, r0, #1
 8000b1a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b1e:	f102 0201 	add.w	r2, r2, #1
 8000b22:	2afe      	cmp	r2, #254	; 0xfe
 8000b24:	d251      	bcs.n	8000bca <__addsf3+0x136>
 8000b26:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000b2a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b2e:	bf08      	it	eq
 8000b30:	f020 0001 	biceq.w	r0, r0, #1
 8000b34:	ea40 0003 	orr.w	r0, r0, r3
 8000b38:	4770      	bx	lr
 8000b3a:	0049      	lsls	r1, r1, #1
 8000b3c:	eb40 0000 	adc.w	r0, r0, r0
 8000b40:	3a01      	subs	r2, #1
 8000b42:	bf28      	it	cs
 8000b44:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000b48:	d2ed      	bcs.n	8000b26 <__addsf3+0x92>
 8000b4a:	fab0 fc80 	clz	ip, r0
 8000b4e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b52:	ebb2 020c 	subs.w	r2, r2, ip
 8000b56:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b5a:	bfaa      	itet	ge
 8000b5c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000b60:	4252      	neglt	r2, r2
 8000b62:	4318      	orrge	r0, r3
 8000b64:	bfbc      	itt	lt
 8000b66:	40d0      	lsrlt	r0, r2
 8000b68:	4318      	orrlt	r0, r3
 8000b6a:	4770      	bx	lr
 8000b6c:	f092 0f00 	teq	r2, #0
 8000b70:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000b74:	bf06      	itte	eq
 8000b76:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000b7a:	3201      	addeq	r2, #1
 8000b7c:	3b01      	subne	r3, #1
 8000b7e:	e7b5      	b.n	8000aec <__addsf3+0x58>
 8000b80:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000b84:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000b88:	bf18      	it	ne
 8000b8a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b8e:	d021      	beq.n	8000bd4 <__addsf3+0x140>
 8000b90:	ea92 0f03 	teq	r2, r3
 8000b94:	d004      	beq.n	8000ba0 <__addsf3+0x10c>
 8000b96:	f092 0f00 	teq	r2, #0
 8000b9a:	bf08      	it	eq
 8000b9c:	4608      	moveq	r0, r1
 8000b9e:	4770      	bx	lr
 8000ba0:	ea90 0f01 	teq	r0, r1
 8000ba4:	bf1c      	itt	ne
 8000ba6:	2000      	movne	r0, #0
 8000ba8:	4770      	bxne	lr
 8000baa:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000bae:	d104      	bne.n	8000bba <__addsf3+0x126>
 8000bb0:	0040      	lsls	r0, r0, #1
 8000bb2:	bf28      	it	cs
 8000bb4:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000bb8:	4770      	bx	lr
 8000bba:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000bbe:	bf3c      	itt	cc
 8000bc0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000bc4:	4770      	bxcc	lr
 8000bc6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000bca:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000bce:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bd2:	4770      	bx	lr
 8000bd4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000bd8:	bf16      	itet	ne
 8000bda:	4608      	movne	r0, r1
 8000bdc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000be0:	4601      	movne	r1, r0
 8000be2:	0242      	lsls	r2, r0, #9
 8000be4:	bf06      	itte	eq
 8000be6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000bea:	ea90 0f01 	teqeq	r0, r1
 8000bee:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000bf2:	4770      	bx	lr

08000bf4 <__aeabi_ui2f>:
 8000bf4:	f04f 0300 	mov.w	r3, #0
 8000bf8:	e004      	b.n	8000c04 <__aeabi_i2f+0x8>
 8000bfa:	bf00      	nop

08000bfc <__aeabi_i2f>:
 8000bfc:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000c00:	bf48      	it	mi
 8000c02:	4240      	negmi	r0, r0
 8000c04:	ea5f 0c00 	movs.w	ip, r0
 8000c08:	bf08      	it	eq
 8000c0a:	4770      	bxeq	lr
 8000c0c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000c10:	4601      	mov	r1, r0
 8000c12:	f04f 0000 	mov.w	r0, #0
 8000c16:	e01c      	b.n	8000c52 <__aeabi_l2f+0x2a>

08000c18 <__aeabi_ul2f>:
 8000c18:	ea50 0201 	orrs.w	r2, r0, r1
 8000c1c:	bf08      	it	eq
 8000c1e:	4770      	bxeq	lr
 8000c20:	f04f 0300 	mov.w	r3, #0
 8000c24:	e00a      	b.n	8000c3c <__aeabi_l2f+0x14>
 8000c26:	bf00      	nop

08000c28 <__aeabi_l2f>:
 8000c28:	ea50 0201 	orrs.w	r2, r0, r1
 8000c2c:	bf08      	it	eq
 8000c2e:	4770      	bxeq	lr
 8000c30:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000c34:	d502      	bpl.n	8000c3c <__aeabi_l2f+0x14>
 8000c36:	4240      	negs	r0, r0
 8000c38:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c3c:	ea5f 0c01 	movs.w	ip, r1
 8000c40:	bf02      	ittt	eq
 8000c42:	4684      	moveq	ip, r0
 8000c44:	4601      	moveq	r1, r0
 8000c46:	2000      	moveq	r0, #0
 8000c48:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000c4c:	bf08      	it	eq
 8000c4e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000c52:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000c56:	fabc f28c 	clz	r2, ip
 8000c5a:	3a08      	subs	r2, #8
 8000c5c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000c60:	db10      	blt.n	8000c84 <__aeabi_l2f+0x5c>
 8000c62:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c66:	4463      	add	r3, ip
 8000c68:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c6c:	f1c2 0220 	rsb	r2, r2, #32
 8000c70:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000c74:	fa20 f202 	lsr.w	r2, r0, r2
 8000c78:	eb43 0002 	adc.w	r0, r3, r2
 8000c7c:	bf08      	it	eq
 8000c7e:	f020 0001 	biceq.w	r0, r0, #1
 8000c82:	4770      	bx	lr
 8000c84:	f102 0220 	add.w	r2, r2, #32
 8000c88:	fa01 fc02 	lsl.w	ip, r1, r2
 8000c8c:	f1c2 0220 	rsb	r2, r2, #32
 8000c90:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000c94:	fa21 f202 	lsr.w	r2, r1, r2
 8000c98:	eb43 0002 	adc.w	r0, r3, r2
 8000c9c:	bf08      	it	eq
 8000c9e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ca2:	4770      	bx	lr

08000ca4 <__aeabi_fmul>:
 8000ca4:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ca8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000cac:	bf1e      	ittt	ne
 8000cae:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000cb2:	ea92 0f0c 	teqne	r2, ip
 8000cb6:	ea93 0f0c 	teqne	r3, ip
 8000cba:	d06f      	beq.n	8000d9c <__aeabi_fmul+0xf8>
 8000cbc:	441a      	add	r2, r3
 8000cbe:	ea80 0c01 	eor.w	ip, r0, r1
 8000cc2:	0240      	lsls	r0, r0, #9
 8000cc4:	bf18      	it	ne
 8000cc6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000cca:	d01e      	beq.n	8000d0a <__aeabi_fmul+0x66>
 8000ccc:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000cd0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000cd4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000cd8:	fba0 3101 	umull	r3, r1, r0, r1
 8000cdc:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000ce0:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000ce4:	bf3e      	ittt	cc
 8000ce6:	0049      	lslcc	r1, r1, #1
 8000ce8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000cec:	005b      	lslcc	r3, r3, #1
 8000cee:	ea40 0001 	orr.w	r0, r0, r1
 8000cf2:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000cf6:	2afd      	cmp	r2, #253	; 0xfd
 8000cf8:	d81d      	bhi.n	8000d36 <__aeabi_fmul+0x92>
 8000cfa:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000cfe:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d02:	bf08      	it	eq
 8000d04:	f020 0001 	biceq.w	r0, r0, #1
 8000d08:	4770      	bx	lr
 8000d0a:	f090 0f00 	teq	r0, #0
 8000d0e:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000d12:	bf08      	it	eq
 8000d14:	0249      	lsleq	r1, r1, #9
 8000d16:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d1a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d1e:	3a7f      	subs	r2, #127	; 0x7f
 8000d20:	bfc2      	ittt	gt
 8000d22:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000d26:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d2a:	4770      	bxgt	lr
 8000d2c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d30:	f04f 0300 	mov.w	r3, #0
 8000d34:	3a01      	subs	r2, #1
 8000d36:	dc5d      	bgt.n	8000df4 <__aeabi_fmul+0x150>
 8000d38:	f112 0f19 	cmn.w	r2, #25
 8000d3c:	bfdc      	itt	le
 8000d3e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000d42:	4770      	bxle	lr
 8000d44:	f1c2 0200 	rsb	r2, r2, #0
 8000d48:	0041      	lsls	r1, r0, #1
 8000d4a:	fa21 f102 	lsr.w	r1, r1, r2
 8000d4e:	f1c2 0220 	rsb	r2, r2, #32
 8000d52:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d56:	ea5f 0031 	movs.w	r0, r1, rrx
 8000d5a:	f140 0000 	adc.w	r0, r0, #0
 8000d5e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000d62:	bf08      	it	eq
 8000d64:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d68:	4770      	bx	lr
 8000d6a:	f092 0f00 	teq	r2, #0
 8000d6e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000d72:	bf02      	ittt	eq
 8000d74:	0040      	lsleq	r0, r0, #1
 8000d76:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000d7a:	3a01      	subeq	r2, #1
 8000d7c:	d0f9      	beq.n	8000d72 <__aeabi_fmul+0xce>
 8000d7e:	ea40 000c 	orr.w	r0, r0, ip
 8000d82:	f093 0f00 	teq	r3, #0
 8000d86:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000d8a:	bf02      	ittt	eq
 8000d8c:	0049      	lsleq	r1, r1, #1
 8000d8e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000d92:	3b01      	subeq	r3, #1
 8000d94:	d0f9      	beq.n	8000d8a <__aeabi_fmul+0xe6>
 8000d96:	ea41 010c 	orr.w	r1, r1, ip
 8000d9a:	e78f      	b.n	8000cbc <__aeabi_fmul+0x18>
 8000d9c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000da0:	ea92 0f0c 	teq	r2, ip
 8000da4:	bf18      	it	ne
 8000da6:	ea93 0f0c 	teqne	r3, ip
 8000daa:	d00a      	beq.n	8000dc2 <__aeabi_fmul+0x11e>
 8000dac:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000db0:	bf18      	it	ne
 8000db2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000db6:	d1d8      	bne.n	8000d6a <__aeabi_fmul+0xc6>
 8000db8:	ea80 0001 	eor.w	r0, r0, r1
 8000dbc:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000dc0:	4770      	bx	lr
 8000dc2:	f090 0f00 	teq	r0, #0
 8000dc6:	bf17      	itett	ne
 8000dc8:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000dcc:	4608      	moveq	r0, r1
 8000dce:	f091 0f00 	teqne	r1, #0
 8000dd2:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000dd6:	d014      	beq.n	8000e02 <__aeabi_fmul+0x15e>
 8000dd8:	ea92 0f0c 	teq	r2, ip
 8000ddc:	d101      	bne.n	8000de2 <__aeabi_fmul+0x13e>
 8000dde:	0242      	lsls	r2, r0, #9
 8000de0:	d10f      	bne.n	8000e02 <__aeabi_fmul+0x15e>
 8000de2:	ea93 0f0c 	teq	r3, ip
 8000de6:	d103      	bne.n	8000df0 <__aeabi_fmul+0x14c>
 8000de8:	024b      	lsls	r3, r1, #9
 8000dea:	bf18      	it	ne
 8000dec:	4608      	movne	r0, r1
 8000dee:	d108      	bne.n	8000e02 <__aeabi_fmul+0x15e>
 8000df0:	ea80 0001 	eor.w	r0, r0, r1
 8000df4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000df8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000dfc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e00:	4770      	bx	lr
 8000e02:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e06:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000e0a:	4770      	bx	lr

08000e0c <__aeabi_fdiv>:
 8000e0c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000e10:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e14:	bf1e      	ittt	ne
 8000e16:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e1a:	ea92 0f0c 	teqne	r2, ip
 8000e1e:	ea93 0f0c 	teqne	r3, ip
 8000e22:	d069      	beq.n	8000ef8 <__aeabi_fdiv+0xec>
 8000e24:	eba2 0203 	sub.w	r2, r2, r3
 8000e28:	ea80 0c01 	eor.w	ip, r0, r1
 8000e2c:	0249      	lsls	r1, r1, #9
 8000e2e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e32:	d037      	beq.n	8000ea4 <__aeabi_fdiv+0x98>
 8000e34:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000e38:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e3c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e40:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000e44:	428b      	cmp	r3, r1
 8000e46:	bf38      	it	cc
 8000e48:	005b      	lslcc	r3, r3, #1
 8000e4a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000e4e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000e52:	428b      	cmp	r3, r1
 8000e54:	bf24      	itt	cs
 8000e56:	1a5b      	subcs	r3, r3, r1
 8000e58:	ea40 000c 	orrcs.w	r0, r0, ip
 8000e5c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000e60:	bf24      	itt	cs
 8000e62:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000e66:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000e6a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000e6e:	bf24      	itt	cs
 8000e70:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000e74:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000e78:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000e7c:	bf24      	itt	cs
 8000e7e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000e82:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000e86:	011b      	lsls	r3, r3, #4
 8000e88:	bf18      	it	ne
 8000e8a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000e8e:	d1e0      	bne.n	8000e52 <__aeabi_fdiv+0x46>
 8000e90:	2afd      	cmp	r2, #253	; 0xfd
 8000e92:	f63f af50 	bhi.w	8000d36 <__aeabi_fmul+0x92>
 8000e96:	428b      	cmp	r3, r1
 8000e98:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e9c:	bf08      	it	eq
 8000e9e:	f020 0001 	biceq.w	r0, r0, #1
 8000ea2:	4770      	bx	lr
 8000ea4:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000ea8:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000eac:	327f      	adds	r2, #127	; 0x7f
 8000eae:	bfc2      	ittt	gt
 8000eb0:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000eb4:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000eb8:	4770      	bxgt	lr
 8000eba:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ebe:	f04f 0300 	mov.w	r3, #0
 8000ec2:	3a01      	subs	r2, #1
 8000ec4:	e737      	b.n	8000d36 <__aeabi_fmul+0x92>
 8000ec6:	f092 0f00 	teq	r2, #0
 8000eca:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000ece:	bf02      	ittt	eq
 8000ed0:	0040      	lsleq	r0, r0, #1
 8000ed2:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000ed6:	3a01      	subeq	r2, #1
 8000ed8:	d0f9      	beq.n	8000ece <__aeabi_fdiv+0xc2>
 8000eda:	ea40 000c 	orr.w	r0, r0, ip
 8000ede:	f093 0f00 	teq	r3, #0
 8000ee2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ee6:	bf02      	ittt	eq
 8000ee8:	0049      	lsleq	r1, r1, #1
 8000eea:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000eee:	3b01      	subeq	r3, #1
 8000ef0:	d0f9      	beq.n	8000ee6 <__aeabi_fdiv+0xda>
 8000ef2:	ea41 010c 	orr.w	r1, r1, ip
 8000ef6:	e795      	b.n	8000e24 <__aeabi_fdiv+0x18>
 8000ef8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000efc:	ea92 0f0c 	teq	r2, ip
 8000f00:	d108      	bne.n	8000f14 <__aeabi_fdiv+0x108>
 8000f02:	0242      	lsls	r2, r0, #9
 8000f04:	f47f af7d 	bne.w	8000e02 <__aeabi_fmul+0x15e>
 8000f08:	ea93 0f0c 	teq	r3, ip
 8000f0c:	f47f af70 	bne.w	8000df0 <__aeabi_fmul+0x14c>
 8000f10:	4608      	mov	r0, r1
 8000f12:	e776      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f14:	ea93 0f0c 	teq	r3, ip
 8000f18:	d104      	bne.n	8000f24 <__aeabi_fdiv+0x118>
 8000f1a:	024b      	lsls	r3, r1, #9
 8000f1c:	f43f af4c 	beq.w	8000db8 <__aeabi_fmul+0x114>
 8000f20:	4608      	mov	r0, r1
 8000f22:	e76e      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f24:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000f28:	bf18      	it	ne
 8000f2a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000f2e:	d1ca      	bne.n	8000ec6 <__aeabi_fdiv+0xba>
 8000f30:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000f34:	f47f af5c 	bne.w	8000df0 <__aeabi_fmul+0x14c>
 8000f38:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000f3c:	f47f af3c 	bne.w	8000db8 <__aeabi_fmul+0x114>
 8000f40:	e75f      	b.n	8000e02 <__aeabi_fmul+0x15e>
 8000f42:	bf00      	nop

08000f44 <__gesf2>:
 8000f44:	f04f 3cff 	mov.w	ip, #4294967295
 8000f48:	e006      	b.n	8000f58 <__cmpsf2+0x4>
 8000f4a:	bf00      	nop

08000f4c <__lesf2>:
 8000f4c:	f04f 0c01 	mov.w	ip, #1
 8000f50:	e002      	b.n	8000f58 <__cmpsf2+0x4>
 8000f52:	bf00      	nop

08000f54 <__cmpsf2>:
 8000f54:	f04f 0c01 	mov.w	ip, #1
 8000f58:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000f5c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000f60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000f64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000f68:	bf18      	it	ne
 8000f6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000f6e:	d011      	beq.n	8000f94 <__cmpsf2+0x40>
 8000f70:	b001      	add	sp, #4
 8000f72:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000f76:	bf18      	it	ne
 8000f78:	ea90 0f01 	teqne	r0, r1
 8000f7c:	bf58      	it	pl
 8000f7e:	ebb2 0003 	subspl.w	r0, r2, r3
 8000f82:	bf88      	it	hi
 8000f84:	17c8      	asrhi	r0, r1, #31
 8000f86:	bf38      	it	cc
 8000f88:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000f8c:	bf18      	it	ne
 8000f8e:	f040 0001 	orrne.w	r0, r0, #1
 8000f92:	4770      	bx	lr
 8000f94:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000f98:	d102      	bne.n	8000fa0 <__cmpsf2+0x4c>
 8000f9a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000f9e:	d105      	bne.n	8000fac <__cmpsf2+0x58>
 8000fa0:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000fa4:	d1e4      	bne.n	8000f70 <__cmpsf2+0x1c>
 8000fa6:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000faa:	d0e1      	beq.n	8000f70 <__cmpsf2+0x1c>
 8000fac:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000fb0:	4770      	bx	lr
 8000fb2:	bf00      	nop

08000fb4 <__aeabi_cfrcmple>:
 8000fb4:	4684      	mov	ip, r0
 8000fb6:	4608      	mov	r0, r1
 8000fb8:	4661      	mov	r1, ip
 8000fba:	e7ff      	b.n	8000fbc <__aeabi_cfcmpeq>

08000fbc <__aeabi_cfcmpeq>:
 8000fbc:	b50f      	push	{r0, r1, r2, r3, lr}
 8000fbe:	f7ff ffc9 	bl	8000f54 <__cmpsf2>
 8000fc2:	2800      	cmp	r0, #0
 8000fc4:	bf48      	it	mi
 8000fc6:	f110 0f00 	cmnmi.w	r0, #0
 8000fca:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000fcc <__aeabi_fcmpeq>:
 8000fcc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000fd0:	f7ff fff4 	bl	8000fbc <__aeabi_cfcmpeq>
 8000fd4:	bf0c      	ite	eq
 8000fd6:	2001      	moveq	r0, #1
 8000fd8:	2000      	movne	r0, #0
 8000fda:	f85d fb08 	ldr.w	pc, [sp], #8
 8000fde:	bf00      	nop

08000fe0 <__aeabi_fcmplt>:
 8000fe0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000fe4:	f7ff ffea 	bl	8000fbc <__aeabi_cfcmpeq>
 8000fe8:	bf34      	ite	cc
 8000fea:	2001      	movcc	r0, #1
 8000fec:	2000      	movcs	r0, #0
 8000fee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ff2:	bf00      	nop

08000ff4 <__aeabi_fcmple>:
 8000ff4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ff8:	f7ff ffe0 	bl	8000fbc <__aeabi_cfcmpeq>
 8000ffc:	bf94      	ite	ls
 8000ffe:	2001      	movls	r0, #1
 8001000:	2000      	movhi	r0, #0
 8001002:	f85d fb08 	ldr.w	pc, [sp], #8
 8001006:	bf00      	nop

08001008 <__aeabi_fcmpge>:
 8001008:	f84d ed08 	str.w	lr, [sp, #-8]!
 800100c:	f7ff ffd2 	bl	8000fb4 <__aeabi_cfrcmple>
 8001010:	bf94      	ite	ls
 8001012:	2001      	movls	r0, #1
 8001014:	2000      	movhi	r0, #0
 8001016:	f85d fb08 	ldr.w	pc, [sp], #8
 800101a:	bf00      	nop

0800101c <__aeabi_fcmpgt>:
 800101c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001020:	f7ff ffc8 	bl	8000fb4 <__aeabi_cfrcmple>
 8001024:	bf34      	ite	cc
 8001026:	2001      	movcc	r0, #1
 8001028:	2000      	movcs	r0, #0
 800102a:	f85d fb08 	ldr.w	pc, [sp], #8
 800102e:	bf00      	nop

08001030 <fsm_main>:
 *      Author: Acer
 */

#include "fsm_main.h"

void fsm_main(){
 8001030:	b580      	push	{r7, lr}
 8001032:	b084      	sub	sp, #16
 8001034:	af00      	add	r7, sp, #0
    switch (current_state) {
 8001036:	4b59      	ldr	r3, [pc, #356]	; (800119c <fsm_main+0x16c>)
 8001038:	781b      	ldrb	r3, [r3, #0]
 800103a:	2b03      	cmp	r3, #3
 800103c:	f200 80a5 	bhi.w	800118a <fsm_main+0x15a>
 8001040:	a201      	add	r2, pc, #4	; (adr r2, 8001048 <fsm_main+0x18>)
 8001042:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001046:	bf00      	nop
 8001048:	08001059 	.word	0x08001059
 800104c:	08001065 	.word	0x08001065
 8001050:	08001087 	.word	0x08001087
 8001054:	08001169 	.word	0x08001169
    	case INIT:
    		lcd_init();
 8001058:	f000 f99e 	bl	8001398 <lcd_init>
    		current_state = READING;
 800105c:	4b4f      	ldr	r3, [pc, #316]	; (800119c <fsm_main+0x16c>)
 800105e:	2201      	movs	r2, #1
 8001060:	701a      	strb	r2, [r3, #0]
    		break;
 8001062:	e096      	b.n	8001192 <fsm_main+0x162>

        case READING:
            if (DHT20_Read(&sensor_data) == HAL_OK) {
 8001064:	484e      	ldr	r0, [pc, #312]	; (80011a0 <fsm_main+0x170>)
 8001066:	f000 f8b7 	bl	80011d8 <DHT20_Read>
 800106a:	4603      	mov	r3, r0
 800106c:	2b00      	cmp	r3, #0
 800106e:	d103      	bne.n	8001078 <fsm_main+0x48>
                current_state = UPDATING_DISPLAY; // Chuyn sang trng thi cp nht hin th
 8001070:	4b4a      	ldr	r3, [pc, #296]	; (800119c <fsm_main+0x16c>)
 8001072:	2202      	movs	r2, #2
 8001074:	701a      	strb	r2, [r3, #0]
            } else {
                current_state = ERROR_DISPLAY; lcd_send_string("Read Err!");  // Chuyn sang trng thi li
            }
            break;
 8001076:	e08c      	b.n	8001192 <fsm_main+0x162>
                current_state = ERROR_DISPLAY; lcd_send_string("Read Err!");  // Chuyn sang trng thi li
 8001078:	4b48      	ldr	r3, [pc, #288]	; (800119c <fsm_main+0x16c>)
 800107a:	2203      	movs	r2, #3
 800107c:	701a      	strb	r2, [r3, #0]
 800107e:	4849      	ldr	r0, [pc, #292]	; (80011a4 <fsm_main+0x174>)
 8001080:	f000 f9b8 	bl	80013f4 <lcd_send_string>
            break;
 8001084:	e085      	b.n	8001192 <fsm_main+0x162>

        case UPDATING_DISPLAY:
            sprintf(buffer1, "TEMP:%.1f", sensor_data.temperature);
 8001086:	4b46      	ldr	r3, [pc, #280]	; (80011a0 <fsm_main+0x170>)
 8001088:	681b      	ldr	r3, [r3, #0]
 800108a:	4618      	mov	r0, r3
 800108c:	f7ff f9cc 	bl	8000428 <__aeabi_f2d>
 8001090:	4602      	mov	r2, r0
 8001092:	460b      	mov	r3, r1
 8001094:	4944      	ldr	r1, [pc, #272]	; (80011a8 <fsm_main+0x178>)
 8001096:	4845      	ldr	r0, [pc, #276]	; (80011ac <fsm_main+0x17c>)
 8001098:	f005 ffea 	bl	8007070 <siprintf>
            sprintf(buffer2, "HUMI:%.1f", sensor_data.humidity);
 800109c:	4b40      	ldr	r3, [pc, #256]	; (80011a0 <fsm_main+0x170>)
 800109e:	685b      	ldr	r3, [r3, #4]
 80010a0:	4618      	mov	r0, r3
 80010a2:	f7ff f9c1 	bl	8000428 <__aeabi_f2d>
 80010a6:	4602      	mov	r2, r0
 80010a8:	460b      	mov	r3, r1
 80010aa:	4941      	ldr	r1, [pc, #260]	; (80011b0 <fsm_main+0x180>)
 80010ac:	4841      	ldr	r0, [pc, #260]	; (80011b4 <fsm_main+0x184>)
 80010ae:	f005 ffdf 	bl	8007070 <siprintf>
            sprintf(sendBuffer, "%s;%s\n", buffer1, buffer2);
 80010b2:	4b40      	ldr	r3, [pc, #256]	; (80011b4 <fsm_main+0x184>)
 80010b4:	4a3d      	ldr	r2, [pc, #244]	; (80011ac <fsm_main+0x17c>)
 80010b6:	4940      	ldr	r1, [pc, #256]	; (80011b8 <fsm_main+0x188>)
 80010b8:	4840      	ldr	r0, [pc, #256]	; (80011bc <fsm_main+0x18c>)
 80010ba:	f005 ffd9 	bl	8007070 <siprintf>
            UART_SendString(sendBuffer);
 80010be:	483f      	ldr	r0, [pc, #252]	; (80011bc <fsm_main+0x18c>)
 80010c0:	f001 f8c2 	bl	8002248 <UART_SendString>
            // Cp nht nhit  nu thay i
            if (sensor_data.temperature != last_temperature) {
 80010c4:	4b36      	ldr	r3, [pc, #216]	; (80011a0 <fsm_main+0x170>)
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	4a3d      	ldr	r2, [pc, #244]	; (80011c0 <fsm_main+0x190>)
 80010ca:	6812      	ldr	r2, [r2, #0]
 80010cc:	4611      	mov	r1, r2
 80010ce:	4618      	mov	r0, r3
 80010d0:	f7ff ff7c 	bl	8000fcc <__aeabi_fcmpeq>
 80010d4:	4603      	mov	r3, r0
 80010d6:	2b00      	cmp	r3, #0
 80010d8:	d11b      	bne.n	8001112 <fsm_main+0xe2>
                lcd_goto_XY(1, 0); // V tr dng 1
 80010da:	2100      	movs	r1, #0
 80010dc:	2001      	movs	r0, #1
 80010de:	f000 f9a5 	bl	800142c <lcd_goto_XY>
                lcd_send_string("TEMP:"); // Ghi nhn
 80010e2:	4838      	ldr	r0, [pc, #224]	; (80011c4 <fsm_main+0x194>)
 80010e4:	f000 f986 	bl	80013f4 <lcd_send_string>
                char temp_display[8];
                sprintf(temp_display, "%.1f \xDF""C", sensor_data.temperature); // nh dng nhit 
 80010e8:	4b2d      	ldr	r3, [pc, #180]	; (80011a0 <fsm_main+0x170>)
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	4618      	mov	r0, r3
 80010ee:	f7ff f99b 	bl	8000428 <__aeabi_f2d>
 80010f2:	4602      	mov	r2, r0
 80010f4:	460b      	mov	r3, r1
 80010f6:	f107 0008 	add.w	r0, r7, #8
 80010fa:	4933      	ldr	r1, [pc, #204]	; (80011c8 <fsm_main+0x198>)
 80010fc:	f005 ffb8 	bl	8007070 <siprintf>
                lcd_send_string(temp_display); // Hin th nhit 
 8001100:	f107 0308 	add.w	r3, r7, #8
 8001104:	4618      	mov	r0, r3
 8001106:	f000 f975 	bl	80013f4 <lcd_send_string>
                last_temperature = sensor_data.temperature; // Cp nht gi tr c
 800110a:	4b25      	ldr	r3, [pc, #148]	; (80011a0 <fsm_main+0x170>)
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	4a2c      	ldr	r2, [pc, #176]	; (80011c0 <fsm_main+0x190>)
 8001110:	6013      	str	r3, [r2, #0]
            }

            // Cp nht  m nu thay i
            if (sensor_data.humidity != last_humidity) {
 8001112:	4b23      	ldr	r3, [pc, #140]	; (80011a0 <fsm_main+0x170>)
 8001114:	685b      	ldr	r3, [r3, #4]
 8001116:	4a2d      	ldr	r2, [pc, #180]	; (80011cc <fsm_main+0x19c>)
 8001118:	6812      	ldr	r2, [r2, #0]
 800111a:	4611      	mov	r1, r2
 800111c:	4618      	mov	r0, r3
 800111e:	f7ff ff55 	bl	8000fcc <__aeabi_fcmpeq>
 8001122:	4603      	mov	r3, r0
 8001124:	2b00      	cmp	r3, #0
 8001126:	d119      	bne.n	800115c <fsm_main+0x12c>
                lcd_goto_XY(0, 0); // V tr dng 2
 8001128:	2100      	movs	r1, #0
 800112a:	2000      	movs	r0, #0
 800112c:	f000 f97e 	bl	800142c <lcd_goto_XY>
                lcd_send_string("HUMI:"); // Ghi nhn
 8001130:	4827      	ldr	r0, [pc, #156]	; (80011d0 <fsm_main+0x1a0>)
 8001132:	f000 f95f 	bl	80013f4 <lcd_send_string>
                char hum_display[8];
                sprintf(hum_display, "%.1f %%", sensor_data.humidity); // nh dng  m
 8001136:	4b1a      	ldr	r3, [pc, #104]	; (80011a0 <fsm_main+0x170>)
 8001138:	685b      	ldr	r3, [r3, #4]
 800113a:	4618      	mov	r0, r3
 800113c:	f7ff f974 	bl	8000428 <__aeabi_f2d>
 8001140:	4602      	mov	r2, r0
 8001142:	460b      	mov	r3, r1
 8001144:	4638      	mov	r0, r7
 8001146:	4923      	ldr	r1, [pc, #140]	; (80011d4 <fsm_main+0x1a4>)
 8001148:	f005 ff92 	bl	8007070 <siprintf>
                lcd_send_string(hum_display); // Hin th  m
 800114c:	463b      	mov	r3, r7
 800114e:	4618      	mov	r0, r3
 8001150:	f000 f950 	bl	80013f4 <lcd_send_string>
                last_humidity = sensor_data.humidity; // Cp nht gi tr c
 8001154:	4b12      	ldr	r3, [pc, #72]	; (80011a0 <fsm_main+0x170>)
 8001156:	685b      	ldr	r3, [r3, #4]
 8001158:	4a1c      	ldr	r2, [pc, #112]	; (80011cc <fsm_main+0x19c>)
 800115a:	6013      	str	r3, [r2, #0]
            }

            Led_RGB_temp();
 800115c:	f000 f9e6 	bl	800152c <Led_RGB_temp>

            // Quay li trng thi c d liu
            current_state = READING;
 8001160:	4b0e      	ldr	r3, [pc, #56]	; (800119c <fsm_main+0x16c>)
 8001162:	2201      	movs	r2, #1
 8001164:	701a      	strb	r2, [r3, #0]
            break;
 8001166:	e014      	b.n	8001192 <fsm_main+0x162>

        case ERROR_DISPLAY:
            // Hin th thng bo li
            lcd_clear_display();
 8001168:	f000 f959 	bl	800141e <lcd_clear_display>
            lcd_goto_XY(0, 0);
 800116c:	2100      	movs	r1, #0
 800116e:	2000      	movs	r0, #0
 8001170:	f000 f95c 	bl	800142c <lcd_goto_XY>
            lcd_send_string("Read Err!");
 8001174:	480b      	ldr	r0, [pc, #44]	; (80011a4 <fsm_main+0x174>)
 8001176:	f000 f93d 	bl	80013f4 <lcd_send_string>

            // Quay li trng thi c d liu
            HAL_Delay(1000);
 800117a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800117e:	f001 f901 	bl	8002384 <HAL_Delay>
            current_state = READING;
 8001182:	4b06      	ldr	r3, [pc, #24]	; (800119c <fsm_main+0x16c>)
 8001184:	2201      	movs	r2, #1
 8001186:	701a      	strb	r2, [r3, #0]
            break;
 8001188:	e003      	b.n	8001192 <fsm_main+0x162>

        default:
            // X l trng thi khng hp l (nu cn)
            current_state = INIT;
 800118a:	4b04      	ldr	r3, [pc, #16]	; (800119c <fsm_main+0x16c>)
 800118c:	2200      	movs	r2, #0
 800118e:	701a      	strb	r2, [r3, #0]
            break;
 8001190:	bf00      	nop
    }
}
 8001192:	bf00      	nop
 8001194:	3710      	adds	r7, #16
 8001196:	46bd      	mov	sp, r7
 8001198:	bd80      	pop	{r7, pc}
 800119a:	bf00      	nop
 800119c:	20000200 	.word	0x20000200
 80011a0:	20000210 	.word	0x20000210
 80011a4:	08009380 	.word	0x08009380
 80011a8:	0800938c 	.word	0x0800938c
 80011ac:	20000250 	.word	0x20000250
 80011b0:	08009398 	.word	0x08009398
 80011b4:	20000218 	.word	0x20000218
 80011b8:	080093a4 	.word	0x080093a4
 80011bc:	20000228 	.word	0x20000228
 80011c0:	20000000 	.word	0x20000000
 80011c4:	080093ac 	.word	0x080093ac
 80011c8:	080093b4 	.word	0x080093b4
 80011cc:	20000004 	.word	0x20000004
 80011d0:	080093bc 	.word	0x080093bc
 80011d4:	080093c4 	.word	0x080093c4

080011d8 <DHT20_Read>:
    ret = HAL_I2C_Master_Transmit(&hi2c1, DHT20_I2C_ADDRESS, init_data, 3, 2000);
    HAL_Delay(10); // i cm bin khi ng
    return ret;
}

HAL_StatusTypeDef DHT20_Read(DHT20_Data *data) {
 80011d8:	b580      	push	{r7, lr}
 80011da:	b08a      	sub	sp, #40	; 0x28
 80011dc:	af02      	add	r7, sp, #8
 80011de:	6078      	str	r0, [r7, #4]
    uint8_t read_command = 0xAC;
 80011e0:	23ac      	movs	r3, #172	; 0xac
 80011e2:	77fb      	strb	r3, [r7, #31]
    uint8_t raw_data[7];
    HAL_StatusTypeDef ret;

    // Gi yu cu c d liu
    uint8_t request_data[3] = {read_command, 0x33, 0x00};
 80011e4:	7ffb      	ldrb	r3, [r7, #31]
 80011e6:	723b      	strb	r3, [r7, #8]
 80011e8:	2333      	movs	r3, #51	; 0x33
 80011ea:	727b      	strb	r3, [r7, #9]
 80011ec:	2300      	movs	r3, #0
 80011ee:	72bb      	strb	r3, [r7, #10]
    ret = HAL_I2C_Master_Transmit(&hi2c1, DHT20_I2C_ADDRESS, request_data, 3, 2000);
 80011f0:	f107 0208 	add.w	r2, r7, #8
 80011f4:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 80011f8:	9300      	str	r3, [sp, #0]
 80011fa:	2303      	movs	r3, #3
 80011fc:	2170      	movs	r1, #112	; 0x70
 80011fe:	4832      	ldr	r0, [pc, #200]	; (80012c8 <DHT20_Read+0xf0>)
 8001200:	f001 ff8e 	bl	8003120 <HAL_I2C_Master_Transmit>
 8001204:	4603      	mov	r3, r0
 8001206:	77bb      	strb	r3, [r7, #30]
    if (ret != HAL_OK) return ret;
 8001208:	7fbb      	ldrb	r3, [r7, #30]
 800120a:	2b00      	cmp	r3, #0
 800120c:	d001      	beq.n	8001212 <DHT20_Read+0x3a>
 800120e:	7fbb      	ldrb	r3, [r7, #30]
 8001210:	e056      	b.n	80012c0 <DHT20_Read+0xe8>

    // Ch mt cht trc khi c
    HAL_Delay(80);
 8001212:	2050      	movs	r0, #80	; 0x50
 8001214:	f001 f8b6 	bl	8002384 <HAL_Delay>

    // c d liu tr v
    ret = HAL_I2C_Master_Receive(&hi2c1, DHT20_I2C_ADDRESS, raw_data, 7, 2000);
 8001218:	f107 020c 	add.w	r2, r7, #12
 800121c:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8001220:	9300      	str	r3, [sp, #0]
 8001222:	2307      	movs	r3, #7
 8001224:	2170      	movs	r1, #112	; 0x70
 8001226:	4828      	ldr	r0, [pc, #160]	; (80012c8 <DHT20_Read+0xf0>)
 8001228:	f002 f878 	bl	800331c <HAL_I2C_Master_Receive>
 800122c:	4603      	mov	r3, r0
 800122e:	77bb      	strb	r3, [r7, #30]
    if (ret != HAL_OK) return ret;
 8001230:	7fbb      	ldrb	r3, [r7, #30]
 8001232:	2b00      	cmp	r3, #0
 8001234:	d001      	beq.n	800123a <DHT20_Read+0x62>
 8001236:	7fbb      	ldrb	r3, [r7, #30]
 8001238:	e042      	b.n	80012c0 <DHT20_Read+0xe8>

    // Kim tra bit trng thi
    if ((raw_data[0] & 0x80) != 0) return HAL_ERROR;
 800123a:	7b3b      	ldrb	r3, [r7, #12]
 800123c:	b25b      	sxtb	r3, r3
 800123e:	2b00      	cmp	r3, #0
 8001240:	da01      	bge.n	8001246 <DHT20_Read+0x6e>
 8001242:	2301      	movs	r3, #1
 8001244:	e03c      	b.n	80012c0 <DHT20_Read+0xe8>

    // X l d liu
    uint32_t humidity_raw = ((raw_data[1] << 16) | (raw_data[2] << 8) | raw_data[3]) >> 4;
 8001246:	7b7b      	ldrb	r3, [r7, #13]
 8001248:	041a      	lsls	r2, r3, #16
 800124a:	7bbb      	ldrb	r3, [r7, #14]
 800124c:	021b      	lsls	r3, r3, #8
 800124e:	4313      	orrs	r3, r2
 8001250:	7bfa      	ldrb	r2, [r7, #15]
 8001252:	4313      	orrs	r3, r2
 8001254:	111b      	asrs	r3, r3, #4
 8001256:	61bb      	str	r3, [r7, #24]
    uint32_t temperature_raw = ((raw_data[3] & 0x0F) << 16) | (raw_data[4] << 8) | raw_data[5];
 8001258:	7bfb      	ldrb	r3, [r7, #15]
 800125a:	041b      	lsls	r3, r3, #16
 800125c:	f403 2270 	and.w	r2, r3, #983040	; 0xf0000
 8001260:	7c3b      	ldrb	r3, [r7, #16]
 8001262:	021b      	lsls	r3, r3, #8
 8001264:	4313      	orrs	r3, r2
 8001266:	7c7a      	ldrb	r2, [r7, #17]
 8001268:	4313      	orrs	r3, r2
 800126a:	617b      	str	r3, [r7, #20]

    data->humidity = ((float)humidity_raw / 1048576) * 100;
 800126c:	69b8      	ldr	r0, [r7, #24]
 800126e:	f7ff fcc1 	bl	8000bf4 <__aeabi_ui2f>
 8001272:	4603      	mov	r3, r0
 8001274:	f04f 4193 	mov.w	r1, #1233125376	; 0x49800000
 8001278:	4618      	mov	r0, r3
 800127a:	f7ff fdc7 	bl	8000e0c <__aeabi_fdiv>
 800127e:	4603      	mov	r3, r0
 8001280:	4912      	ldr	r1, [pc, #72]	; (80012cc <DHT20_Read+0xf4>)
 8001282:	4618      	mov	r0, r3
 8001284:	f7ff fd0e 	bl	8000ca4 <__aeabi_fmul>
 8001288:	4603      	mov	r3, r0
 800128a:	461a      	mov	r2, r3
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	605a      	str	r2, [r3, #4]
    data->temperature = ((float)temperature_raw / 1048576) * 200 - 50;
 8001290:	6978      	ldr	r0, [r7, #20]
 8001292:	f7ff fcaf 	bl	8000bf4 <__aeabi_ui2f>
 8001296:	4603      	mov	r3, r0
 8001298:	f04f 4193 	mov.w	r1, #1233125376	; 0x49800000
 800129c:	4618      	mov	r0, r3
 800129e:	f7ff fdb5 	bl	8000e0c <__aeabi_fdiv>
 80012a2:	4603      	mov	r3, r0
 80012a4:	490a      	ldr	r1, [pc, #40]	; (80012d0 <DHT20_Read+0xf8>)
 80012a6:	4618      	mov	r0, r3
 80012a8:	f7ff fcfc 	bl	8000ca4 <__aeabi_fmul>
 80012ac:	4603      	mov	r3, r0
 80012ae:	4909      	ldr	r1, [pc, #36]	; (80012d4 <DHT20_Read+0xfc>)
 80012b0:	4618      	mov	r0, r3
 80012b2:	f7ff fbed 	bl	8000a90 <__aeabi_fsub>
 80012b6:	4603      	mov	r3, r0
 80012b8:	461a      	mov	r2, r3
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 80012be:	2300      	movs	r3, #0
}
 80012c0:	4618      	mov	r0, r3
 80012c2:	3720      	adds	r7, #32
 80012c4:	46bd      	mov	sp, r7
 80012c6:	bd80      	pop	{r7, pc}
 80012c8:	20000338 	.word	0x20000338
 80012cc:	42c80000 	.word	0x42c80000
 80012d0:	43480000 	.word	0x43480000
 80012d4:	42480000 	.word	0x42480000

080012d8 <lcd_send_cmd>:
extern I2C_HandleTypeDef hi2c1;  // change your handler here accordingly

#define SLAVE_ADDRESS_LCD (0x21 << 1) // change this according to ur setup

void lcd_send_cmd (char cmd)
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	b086      	sub	sp, #24
 80012dc:	af02      	add	r7, sp, #8
 80012de:	4603      	mov	r3, r0
 80012e0:	71fb      	strb	r3, [r7, #7]
  char data_u, data_l;
	uint8_t data_t[4];
	data_u = (cmd&0xf0);
 80012e2:	79fb      	ldrb	r3, [r7, #7]
 80012e4:	f023 030f 	bic.w	r3, r3, #15
 80012e8:	73fb      	strb	r3, [r7, #15]
	data_l = ((cmd<<4)&0xf0);
 80012ea:	79fb      	ldrb	r3, [r7, #7]
 80012ec:	011b      	lsls	r3, r3, #4
 80012ee:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0C;  //en=1, rs=0
 80012f0:	7bfb      	ldrb	r3, [r7, #15]
 80012f2:	f043 030c 	orr.w	r3, r3, #12
 80012f6:	b2db      	uxtb	r3, r3
 80012f8:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x08;  //en=0, rs=0
 80012fa:	7bfb      	ldrb	r3, [r7, #15]
 80012fc:	f043 0308 	orr.w	r3, r3, #8
 8001300:	b2db      	uxtb	r3, r3
 8001302:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0C;  //en=1, rs=0
 8001304:	7bbb      	ldrb	r3, [r7, #14]
 8001306:	f043 030c 	orr.w	r3, r3, #12
 800130a:	b2db      	uxtb	r3, r3
 800130c:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x08;  //en=0, rs=0
 800130e:	7bbb      	ldrb	r3, [r7, #14]
 8001310:	f043 0308 	orr.w	r3, r3, #8
 8001314:	b2db      	uxtb	r3, r3
 8001316:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8001318:	f107 0208 	add.w	r2, r7, #8
 800131c:	2364      	movs	r3, #100	; 0x64
 800131e:	9300      	str	r3, [sp, #0]
 8001320:	2304      	movs	r3, #4
 8001322:	2142      	movs	r1, #66	; 0x42
 8001324:	4803      	ldr	r0, [pc, #12]	; (8001334 <lcd_send_cmd+0x5c>)
 8001326:	f001 fefb 	bl	8003120 <HAL_I2C_Master_Transmit>
}
 800132a:	bf00      	nop
 800132c:	3710      	adds	r7, #16
 800132e:	46bd      	mov	sp, r7
 8001330:	bd80      	pop	{r7, pc}
 8001332:	bf00      	nop
 8001334:	20000338 	.word	0x20000338

08001338 <lcd_send_data>:

void lcd_send_data (char data)
{
 8001338:	b580      	push	{r7, lr}
 800133a:	b086      	sub	sp, #24
 800133c:	af02      	add	r7, sp, #8
 800133e:	4603      	mov	r3, r0
 8001340:	71fb      	strb	r3, [r7, #7]
	char data_u, data_l;
	uint8_t data_t[4];
	data_u = (data&0xf0);
 8001342:	79fb      	ldrb	r3, [r7, #7]
 8001344:	f023 030f 	bic.w	r3, r3, #15
 8001348:	73fb      	strb	r3, [r7, #15]
	data_l = ((data<<4)&0xf0);
 800134a:	79fb      	ldrb	r3, [r7, #7]
 800134c:	011b      	lsls	r3, r3, #4
 800134e:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0D;  //en=1, rs=0
 8001350:	7bfb      	ldrb	r3, [r7, #15]
 8001352:	f043 030d 	orr.w	r3, r3, #13
 8001356:	b2db      	uxtb	r3, r3
 8001358:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x09;  //en=0, rs=0
 800135a:	7bfb      	ldrb	r3, [r7, #15]
 800135c:	f043 0309 	orr.w	r3, r3, #9
 8001360:	b2db      	uxtb	r3, r3
 8001362:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0D;  //en=1, rs=0
 8001364:	7bbb      	ldrb	r3, [r7, #14]
 8001366:	f043 030d 	orr.w	r3, r3, #13
 800136a:	b2db      	uxtb	r3, r3
 800136c:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x09;  //en=0, rs=0
 800136e:	7bbb      	ldrb	r3, [r7, #14]
 8001370:	f043 0309 	orr.w	r3, r3, #9
 8001374:	b2db      	uxtb	r3, r3
 8001376:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8001378:	f107 0208 	add.w	r2, r7, #8
 800137c:	2364      	movs	r3, #100	; 0x64
 800137e:	9300      	str	r3, [sp, #0]
 8001380:	2304      	movs	r3, #4
 8001382:	2142      	movs	r1, #66	; 0x42
 8001384:	4803      	ldr	r0, [pc, #12]	; (8001394 <lcd_send_data+0x5c>)
 8001386:	f001 fecb 	bl	8003120 <HAL_I2C_Master_Transmit>
}
 800138a:	bf00      	nop
 800138c:	3710      	adds	r7, #16
 800138e:	46bd      	mov	sp, r7
 8001390:	bd80      	pop	{r7, pc}
 8001392:	bf00      	nop
 8001394:	20000338 	.word	0x20000338

08001398 <lcd_init>:

void lcd_init (void) {
 8001398:	b580      	push	{r7, lr}
 800139a:	af00      	add	r7, sp, #0
	lcd_send_cmd (0x33); /* set 4-bits interface */
 800139c:	2033      	movs	r0, #51	; 0x33
 800139e:	f7ff ff9b 	bl	80012d8 <lcd_send_cmd>
	lcd_send_cmd (0x32);
 80013a2:	2032      	movs	r0, #50	; 0x32
 80013a4:	f7ff ff98 	bl	80012d8 <lcd_send_cmd>
	HAL_Delay(50);
 80013a8:	2032      	movs	r0, #50	; 0x32
 80013aa:	f000 ffeb 	bl	8002384 <HAL_Delay>
	lcd_send_cmd (0x28); /* start to set LCD function */
 80013ae:	2028      	movs	r0, #40	; 0x28
 80013b0:	f7ff ff92 	bl	80012d8 <lcd_send_cmd>
	HAL_Delay(50);
 80013b4:	2032      	movs	r0, #50	; 0x32
 80013b6:	f000 ffe5 	bl	8002384 <HAL_Delay>
	lcd_send_cmd (0x01); /* clear display */
 80013ba:	2001      	movs	r0, #1
 80013bc:	f7ff ff8c 	bl	80012d8 <lcd_send_cmd>
	HAL_Delay(50);
 80013c0:	2032      	movs	r0, #50	; 0x32
 80013c2:	f000 ffdf 	bl	8002384 <HAL_Delay>
	lcd_send_cmd (0x06); /* set entry mode */
 80013c6:	2006      	movs	r0, #6
 80013c8:	f7ff ff86 	bl	80012d8 <lcd_send_cmd>
	HAL_Delay(50);
 80013cc:	2032      	movs	r0, #50	; 0x32
 80013ce:	f000 ffd9 	bl	8002384 <HAL_Delay>
	lcd_send_cmd (0x0c); /* set display to on */
 80013d2:	200c      	movs	r0, #12
 80013d4:	f7ff ff80 	bl	80012d8 <lcd_send_cmd>
	HAL_Delay(50);
 80013d8:	2032      	movs	r0, #50	; 0x32
 80013da:	f000 ffd3 	bl	8002384 <HAL_Delay>
	lcd_send_cmd (0x02); /* move cursor to home and set data address to 0 */
 80013de:	2002      	movs	r0, #2
 80013e0:	f7ff ff7a 	bl	80012d8 <lcd_send_cmd>
	HAL_Delay(50);
 80013e4:	2032      	movs	r0, #50	; 0x32
 80013e6:	f000 ffcd 	bl	8002384 <HAL_Delay>
	lcd_send_cmd (0x80);
 80013ea:	2080      	movs	r0, #128	; 0x80
 80013ec:	f7ff ff74 	bl	80012d8 <lcd_send_cmd>
}
 80013f0:	bf00      	nop
 80013f2:	bd80      	pop	{r7, pc}

080013f4 <lcd_send_string>:

void lcd_send_string (char *str)
{
 80013f4:	b580      	push	{r7, lr}
 80013f6:	b082      	sub	sp, #8
 80013f8:	af00      	add	r7, sp, #0
 80013fa:	6078      	str	r0, [r7, #4]
	while (*str) lcd_send_data (*str++);
 80013fc:	e006      	b.n	800140c <lcd_send_string+0x18>
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	1c5a      	adds	r2, r3, #1
 8001402:	607a      	str	r2, [r7, #4]
 8001404:	781b      	ldrb	r3, [r3, #0]
 8001406:	4618      	mov	r0, r3
 8001408:	f7ff ff96 	bl	8001338 <lcd_send_data>
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	781b      	ldrb	r3, [r3, #0]
 8001410:	2b00      	cmp	r3, #0
 8001412:	d1f4      	bne.n	80013fe <lcd_send_string+0xa>
}
 8001414:	bf00      	nop
 8001416:	bf00      	nop
 8001418:	3708      	adds	r7, #8
 800141a:	46bd      	mov	sp, r7
 800141c:	bd80      	pop	{r7, pc}

0800141e <lcd_clear_display>:

void lcd_clear_display (void)
{
 800141e:	b580      	push	{r7, lr}
 8001420:	af00      	add	r7, sp, #0
	lcd_send_cmd (0x01); //clear display
 8001422:	2001      	movs	r0, #1
 8001424:	f7ff ff58 	bl	80012d8 <lcd_send_cmd>
}
 8001428:	bf00      	nop
 800142a:	bd80      	pop	{r7, pc}

0800142c <lcd_goto_XY>:

void lcd_goto_XY (int row, int col)
{
 800142c:	b580      	push	{r7, lr}
 800142e:	b084      	sub	sp, #16
 8001430:	af00      	add	r7, sp, #0
 8001432:	6078      	str	r0, [r7, #4]
 8001434:	6039      	str	r1, [r7, #0]
	uint8_t pos_Addr;
	if(row == 1)
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	2b01      	cmp	r3, #1
 800143a:	d108      	bne.n	800144e <lcd_goto_XY+0x22>
	{
		pos_Addr = 0x80 + row - 1 + col;
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	b2da      	uxtb	r2, r3
 8001440:	683b      	ldr	r3, [r7, #0]
 8001442:	b2db      	uxtb	r3, r3
 8001444:	4413      	add	r3, r2
 8001446:	b2db      	uxtb	r3, r3
 8001448:	337f      	adds	r3, #127	; 0x7f
 800144a:	73fb      	strb	r3, [r7, #15]
 800144c:	e008      	b.n	8001460 <lcd_goto_XY+0x34>
	}
	else
	{
		pos_Addr = 0x80 | (0x40 + col);
 800144e:	683b      	ldr	r3, [r7, #0]
 8001450:	b2db      	uxtb	r3, r3
 8001452:	3340      	adds	r3, #64	; 0x40
 8001454:	b2db      	uxtb	r3, r3
 8001456:	b25b      	sxtb	r3, r3
 8001458:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800145c:	b25b      	sxtb	r3, r3
 800145e:	73fb      	strb	r3, [r7, #15]
	}
	lcd_send_cmd(pos_Addr);
 8001460:	7bfb      	ldrb	r3, [r7, #15]
 8001462:	4618      	mov	r0, r3
 8001464:	f7ff ff38 	bl	80012d8 <lcd_send_cmd>
}
 8001468:	bf00      	nop
 800146a:	3710      	adds	r7, #16
 800146c:	46bd      	mov	sp, r7
 800146e:	bd80      	pop	{r7, pc}

08001470 <WS2812_SetColor>:
 */

#include "led.h"

// Hm nh x d liu mu sang PWM
void WS2812_SetColor(uint8_t red, uint8_t green, uint8_t blue) {
 8001470:	b480      	push	{r7}
 8001472:	b087      	sub	sp, #28
 8001474:	af00      	add	r7, sp, #0
 8001476:	4603      	mov	r3, r0
 8001478:	71fb      	strb	r3, [r7, #7]
 800147a:	460b      	mov	r3, r1
 800147c:	71bb      	strb	r3, [r7, #6]
 800147e:	4613      	mov	r3, r2
 8001480:	717b      	strb	r3, [r7, #5]
    uint32_t color = (green << 16) | (red << 8) | blue; // D liu GRB
 8001482:	79bb      	ldrb	r3, [r7, #6]
 8001484:	041a      	lsls	r2, r3, #16
 8001486:	79fb      	ldrb	r3, [r7, #7]
 8001488:	021b      	lsls	r3, r3, #8
 800148a:	431a      	orrs	r2, r3
 800148c:	797b      	ldrb	r3, [r7, #5]
 800148e:	4313      	orrs	r3, r2
 8001490:	60bb      	str	r3, [r7, #8]
    uint16_t idx = 0;
 8001492:	2300      	movs	r3, #0
 8001494:	82fb      	strh	r3, [r7, #22]

    for (int i = 23; i >= 0; i--) {
 8001496:	2317      	movs	r3, #23
 8001498:	613b      	str	r3, [r7, #16]
 800149a:	e01c      	b.n	80014d6 <WS2812_SetColor+0x66>
        if (color & (1 << i)) {
 800149c:	2201      	movs	r2, #1
 800149e:	693b      	ldr	r3, [r7, #16]
 80014a0:	fa02 f303 	lsl.w	r3, r2, r3
 80014a4:	461a      	mov	r2, r3
 80014a6:	68bb      	ldr	r3, [r7, #8]
 80014a8:	4013      	ands	r3, r2
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d008      	beq.n	80014c0 <WS2812_SetColor+0x50>
            pwm_data[idx++] = 6; // T1H: 0.7 s
 80014ae:	8afb      	ldrh	r3, [r7, #22]
 80014b0:	1c5a      	adds	r2, r3, #1
 80014b2:	82fa      	strh	r2, [r7, #22]
 80014b4:	461a      	mov	r2, r3
 80014b6:	4b13      	ldr	r3, [pc, #76]	; (8001504 <WS2812_SetColor+0x94>)
 80014b8:	2106      	movs	r1, #6
 80014ba:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
 80014be:	e007      	b.n	80014d0 <WS2812_SetColor+0x60>
        } else {
            pwm_data[idx++] = 3; // T0H: 0.35 s
 80014c0:	8afb      	ldrh	r3, [r7, #22]
 80014c2:	1c5a      	adds	r2, r3, #1
 80014c4:	82fa      	strh	r2, [r7, #22]
 80014c6:	461a      	mov	r2, r3
 80014c8:	4b0e      	ldr	r3, [pc, #56]	; (8001504 <WS2812_SetColor+0x94>)
 80014ca:	2103      	movs	r1, #3
 80014cc:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
    for (int i = 23; i >= 0; i--) {
 80014d0:	693b      	ldr	r3, [r7, #16]
 80014d2:	3b01      	subs	r3, #1
 80014d4:	613b      	str	r3, [r7, #16]
 80014d6:	693b      	ldr	r3, [r7, #16]
 80014d8:	2b00      	cmp	r3, #0
 80014da:	dadf      	bge.n	800149c <WS2812_SetColor+0x2c>
        }
    }

    // Reset (50 s, ti thiu 40 khong trng)
    for (int i = idx; i < sizeof(pwm_data) / sizeof(uint16_t); i++) {
 80014dc:	8afb      	ldrh	r3, [r7, #22]
 80014de:	60fb      	str	r3, [r7, #12]
 80014e0:	e007      	b.n	80014f2 <WS2812_SetColor+0x82>
        pwm_data[i] = 0;
 80014e2:	4a08      	ldr	r2, [pc, #32]	; (8001504 <WS2812_SetColor+0x94>)
 80014e4:	68fb      	ldr	r3, [r7, #12]
 80014e6:	2100      	movs	r1, #0
 80014e8:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for (int i = idx; i < sizeof(pwm_data) / sizeof(uint16_t); i++) {
 80014ec:	68fb      	ldr	r3, [r7, #12]
 80014ee:	3301      	adds	r3, #1
 80014f0:	60fb      	str	r3, [r7, #12]
 80014f2:	68fb      	ldr	r3, [r7, #12]
 80014f4:	2b49      	cmp	r3, #73	; 0x49
 80014f6:	d9f4      	bls.n	80014e2 <WS2812_SetColor+0x72>
    }
}
 80014f8:	bf00      	nop
 80014fa:	bf00      	nop
 80014fc:	371c      	adds	r7, #28
 80014fe:	46bd      	mov	sp, r7
 8001500:	bc80      	pop	{r7}
 8001502:	4770      	bx	lr
 8001504:	20000260 	.word	0x20000260

08001508 <WS2812_Send>:

// Hm gi d liu PWM
void WS2812_Send(void) {
 8001508:	b580      	push	{r7, lr}
 800150a:	af00      	add	r7, sp, #0
    // Bt u PWM vi DMA
    HAL_TIM_PWM_Start_DMA(&htim2, TIM_CHANNEL_1, (uint32_t *)pwm_data, sizeof(pwm_data) / sizeof(uint16_t));
 800150c:	234a      	movs	r3, #74	; 0x4a
 800150e:	4a05      	ldr	r2, [pc, #20]	; (8001524 <WS2812_Send+0x1c>)
 8001510:	2100      	movs	r1, #0
 8001512:	4805      	ldr	r0, [pc, #20]	; (8001528 <WS2812_Send+0x20>)
 8001514:	f003 f9fc 	bl	8004910 <HAL_TIM_PWM_Start_DMA>

    // Ch DMA hon tt
    HAL_Delay(1); // m bo hn 50 s reset
 8001518:	2001      	movs	r0, #1
 800151a:	f000 ff33 	bl	8002384 <HAL_Delay>
}
 800151e:	bf00      	nop
 8001520:	bd80      	pop	{r7, pc}
 8001522:	bf00      	nop
 8001524:	20000260 	.word	0x20000260
 8001528:	2000041c 	.word	0x2000041c

0800152c <Led_RGB_temp>:

void Led_RGB_temp(){
 800152c:	b580      	push	{r7, lr}
 800152e:	af00      	add	r7, sp, #0
	if(last_temperature<-20){
 8001530:	4b2f      	ldr	r3, [pc, #188]	; (80015f0 <Led_RGB_temp+0xc4>)
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	492f      	ldr	r1, [pc, #188]	; (80015f4 <Led_RGB_temp+0xc8>)
 8001536:	4618      	mov	r0, r3
 8001538:	f7ff fd52 	bl	8000fe0 <__aeabi_fcmplt>
 800153c:	4603      	mov	r3, r0
 800153e:	2b00      	cmp	r3, #0
 8001540:	d007      	beq.n	8001552 <Led_RGB_temp+0x26>
		WS2812_SetColor(0, 0, 255);
 8001542:	22ff      	movs	r2, #255	; 0xff
 8001544:	2100      	movs	r1, #0
 8001546:	2000      	movs	r0, #0
 8001548:	f7ff ff92 	bl	8001470 <WS2812_SetColor>
		WS2812_Send();
 800154c:	f7ff ffdc 	bl	8001508 <WS2812_Send>
	}
	else{
		WS2812_SetColor(255, 0, 0);
		WS2812_Send();
	}
}
 8001550:	e04b      	b.n	80015ea <Led_RGB_temp+0xbe>
	else if(last_temperature<0){
 8001552:	4b27      	ldr	r3, [pc, #156]	; (80015f0 <Led_RGB_temp+0xc4>)
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	f04f 0100 	mov.w	r1, #0
 800155a:	4618      	mov	r0, r3
 800155c:	f7ff fd40 	bl	8000fe0 <__aeabi_fcmplt>
 8001560:	4603      	mov	r3, r0
 8001562:	2b00      	cmp	r3, #0
 8001564:	d007      	beq.n	8001576 <Led_RGB_temp+0x4a>
		WS2812_SetColor(0, 128, 128);
 8001566:	2280      	movs	r2, #128	; 0x80
 8001568:	2180      	movs	r1, #128	; 0x80
 800156a:	2000      	movs	r0, #0
 800156c:	f7ff ff80 	bl	8001470 <WS2812_SetColor>
		WS2812_Send();
 8001570:	f7ff ffca 	bl	8001508 <WS2812_Send>
}
 8001574:	e039      	b.n	80015ea <Led_RGB_temp+0xbe>
	else if(last_temperature<20){
 8001576:	4b1e      	ldr	r3, [pc, #120]	; (80015f0 <Led_RGB_temp+0xc4>)
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	491f      	ldr	r1, [pc, #124]	; (80015f8 <Led_RGB_temp+0xcc>)
 800157c:	4618      	mov	r0, r3
 800157e:	f7ff fd2f 	bl	8000fe0 <__aeabi_fcmplt>
 8001582:	4603      	mov	r3, r0
 8001584:	2b00      	cmp	r3, #0
 8001586:	d007      	beq.n	8001598 <Led_RGB_temp+0x6c>
		WS2812_SetColor(0, 255, 0);
 8001588:	2200      	movs	r2, #0
 800158a:	21ff      	movs	r1, #255	; 0xff
 800158c:	2000      	movs	r0, #0
 800158e:	f7ff ff6f 	bl	8001470 <WS2812_SetColor>
		WS2812_Send();
 8001592:	f7ff ffb9 	bl	8001508 <WS2812_Send>
}
 8001596:	e028      	b.n	80015ea <Led_RGB_temp+0xbe>
	else if(last_temperature<40){
 8001598:	4b15      	ldr	r3, [pc, #84]	; (80015f0 <Led_RGB_temp+0xc4>)
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	4917      	ldr	r1, [pc, #92]	; (80015fc <Led_RGB_temp+0xd0>)
 800159e:	4618      	mov	r0, r3
 80015a0:	f7ff fd1e 	bl	8000fe0 <__aeabi_fcmplt>
 80015a4:	4603      	mov	r3, r0
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d007      	beq.n	80015ba <Led_RGB_temp+0x8e>
		WS2812_SetColor(85, 170, 0);
 80015aa:	2200      	movs	r2, #0
 80015ac:	21aa      	movs	r1, #170	; 0xaa
 80015ae:	2055      	movs	r0, #85	; 0x55
 80015b0:	f7ff ff5e 	bl	8001470 <WS2812_SetColor>
		WS2812_Send();
 80015b4:	f7ff ffa8 	bl	8001508 <WS2812_Send>
}
 80015b8:	e017      	b.n	80015ea <Led_RGB_temp+0xbe>
	else if(last_temperature<60){
 80015ba:	4b0d      	ldr	r3, [pc, #52]	; (80015f0 <Led_RGB_temp+0xc4>)
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	4910      	ldr	r1, [pc, #64]	; (8001600 <Led_RGB_temp+0xd4>)
 80015c0:	4618      	mov	r0, r3
 80015c2:	f7ff fd0d 	bl	8000fe0 <__aeabi_fcmplt>
 80015c6:	4603      	mov	r3, r0
 80015c8:	2b00      	cmp	r3, #0
 80015ca:	d007      	beq.n	80015dc <Led_RGB_temp+0xb0>
		WS2812_SetColor(170, 85, 0);
 80015cc:	2200      	movs	r2, #0
 80015ce:	2155      	movs	r1, #85	; 0x55
 80015d0:	20aa      	movs	r0, #170	; 0xaa
 80015d2:	f7ff ff4d 	bl	8001470 <WS2812_SetColor>
		WS2812_Send();
 80015d6:	f7ff ff97 	bl	8001508 <WS2812_Send>
}
 80015da:	e006      	b.n	80015ea <Led_RGB_temp+0xbe>
		WS2812_SetColor(255, 0, 0);
 80015dc:	2200      	movs	r2, #0
 80015de:	2100      	movs	r1, #0
 80015e0:	20ff      	movs	r0, #255	; 0xff
 80015e2:	f7ff ff45 	bl	8001470 <WS2812_SetColor>
		WS2812_Send();
 80015e6:	f7ff ff8f 	bl	8001508 <WS2812_Send>
}
 80015ea:	bf00      	nop
 80015ec:	bd80      	pop	{r7, pc}
 80015ee:	bf00      	nop
 80015f0:	20000000 	.word	0x20000000
 80015f4:	c1a00000 	.word	0xc1a00000
 80015f8:	41a00000 	.word	0x41a00000
 80015fc:	42200000 	.word	0x42200000
 8001600:	42700000 	.word	0x42700000

08001604 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001604:	b580      	push	{r7, lr}
 8001606:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001608:	f000 fe5a 	bl	80022c0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800160c:	f000 f840 	bl	8001690 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001610:	f000 f9b2 	bl	8001978 <MX_GPIO_Init>
  MX_I2C1_Init();
 8001614:	f000 f878 	bl	8001708 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8001618:	f000 f966 	bl	80018e8 <MX_USART1_UART_Init>
  MX_DMA_Init();
 800161c:	f000 f98e 	bl	800193c <MX_DMA_Init>
  MX_TIM2_Init();
 8001620:	f000 f8a0 	bl	8001764 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001624:	f000 f912 	bl	800184c <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  lcd_init();
 8001628:	f7ff feb6 	bl	8001398 <lcd_init>
  HAL_Delay(1000);
 800162c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001630:	f000 fea8 	bl	8002384 <HAL_Delay>

//    if (DHT20_Init(&hi2c1) != HAL_OK) {
//        lcd_send_string("DHT20 Init Err");
//    }

  SCH_Init();
 8001634:	f000 f9ee 	bl	8001a14 <SCH_Init>
  SCH_Add_Task(AllTimer, 15, 1);
 8001638:	2201      	movs	r2, #1
 800163a:	210f      	movs	r1, #15
 800163c:	480f      	ldr	r0, [pc, #60]	; (800167c <main+0x78>)
 800163e:	f000 fa1b 	bl	8001a78 <SCH_Add_Task>
//  SCH_Add_Task(Toggle, 20, 1000);
  SCH_Add_Task(fsm_main, 20, 400);
 8001642:	f44f 72c8 	mov.w	r2, #400	; 0x190
 8001646:	2114      	movs	r1, #20
 8001648:	480d      	ldr	r0, [pc, #52]	; (8001680 <main+0x7c>)
 800164a:	f000 fa15 	bl	8001a78 <SCH_Add_Task>

  HAL_TIM_Base_Start_IT(&htim3);
 800164e:	480d      	ldr	r0, [pc, #52]	; (8001684 <main+0x80>)
 8001650:	f003 f8b4 	bl	80047bc <HAL_TIM_Base_Start_IT>

  setTimer(0, 100);
 8001654:	2164      	movs	r1, #100	; 0x64
 8001656:	2000      	movs	r0, #0
 8001658:	f000 fb2c 	bl	8001cb4 <setTimer>
  /* USER CODE BEGIN WHILE */
  while (1)
  {
//	  fsm_main();
//	  HAL_Delay(4000);
	  if(timer_flag[0] == 1){
 800165c:	4b0a      	ldr	r3, [pc, #40]	; (8001688 <main+0x84>)
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	2b01      	cmp	r3, #1
 8001662:	d107      	bne.n	8001674 <main+0x70>
		  HAL_GPIO_TogglePin(LED_RED_GPIO_Port, LED_RED_Pin);
 8001664:	2120      	movs	r1, #32
 8001666:	4809      	ldr	r0, [pc, #36]	; (800168c <main+0x88>)
 8001668:	f001 fbfc 	bl	8002e64 <HAL_GPIO_TogglePin>
		  setTimer(0, 100);
 800166c:	2164      	movs	r1, #100	; 0x64
 800166e:	2000      	movs	r0, #0
 8001670:	f000 fb20 	bl	8001cb4 <setTimer>
	  }
	  SCH_Dispatch_Tasks();
 8001674:	f000 fa98 	bl	8001ba8 <SCH_Dispatch_Tasks>
	  if(timer_flag[0] == 1){
 8001678:	e7f0      	b.n	800165c <main+0x58>
 800167a:	bf00      	nop
 800167c:	08001d35 	.word	0x08001d35
 8001680:	08001031 	.word	0x08001031
 8001684:	2000038c 	.word	0x2000038c
 8001688:	20000480 	.word	0x20000480
 800168c:	40010800 	.word	0x40010800

08001690 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	b090      	sub	sp, #64	; 0x40
 8001694:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001696:	f107 0318 	add.w	r3, r7, #24
 800169a:	2228      	movs	r2, #40	; 0x28
 800169c:	2100      	movs	r1, #0
 800169e:	4618      	mov	r0, r3
 80016a0:	f004 ffc8 	bl	8006634 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80016a4:	1d3b      	adds	r3, r7, #4
 80016a6:	2200      	movs	r2, #0
 80016a8:	601a      	str	r2, [r3, #0]
 80016aa:	605a      	str	r2, [r3, #4]
 80016ac:	609a      	str	r2, [r3, #8]
 80016ae:	60da      	str	r2, [r3, #12]
 80016b0:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80016b2:	2302      	movs	r3, #2
 80016b4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80016b6:	2301      	movs	r3, #1
 80016b8:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80016ba:	2310      	movs	r3, #16
 80016bc:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80016be:	2300      	movs	r3, #0
 80016c0:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80016c2:	f107 0318 	add.w	r3, r7, #24
 80016c6:	4618      	mov	r0, r3
 80016c8:	f002 fc1a 	bl	8003f00 <HAL_RCC_OscConfig>
 80016cc:	4603      	mov	r3, r0
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d001      	beq.n	80016d6 <SystemClock_Config+0x46>
  {
    Error_Handler();
 80016d2:	f000 f999 	bl	8001a08 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80016d6:	230f      	movs	r3, #15
 80016d8:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80016da:	2300      	movs	r3, #0
 80016dc:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80016de:	2300      	movs	r3, #0
 80016e0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80016e2:	2300      	movs	r3, #0
 80016e4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80016e6:	2300      	movs	r3, #0
 80016e8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80016ea:	1d3b      	adds	r3, r7, #4
 80016ec:	2100      	movs	r1, #0
 80016ee:	4618      	mov	r0, r3
 80016f0:	f002 fe86 	bl	8004400 <HAL_RCC_ClockConfig>
 80016f4:	4603      	mov	r3, r0
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d001      	beq.n	80016fe <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80016fa:	f000 f985 	bl	8001a08 <Error_Handler>
  }
}
 80016fe:	bf00      	nop
 8001700:	3740      	adds	r7, #64	; 0x40
 8001702:	46bd      	mov	sp, r7
 8001704:	bd80      	pop	{r7, pc}
	...

08001708 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001708:	b580      	push	{r7, lr}
 800170a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800170c:	4b12      	ldr	r3, [pc, #72]	; (8001758 <MX_I2C1_Init+0x50>)
 800170e:	4a13      	ldr	r2, [pc, #76]	; (800175c <MX_I2C1_Init+0x54>)
 8001710:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001712:	4b11      	ldr	r3, [pc, #68]	; (8001758 <MX_I2C1_Init+0x50>)
 8001714:	4a12      	ldr	r2, [pc, #72]	; (8001760 <MX_I2C1_Init+0x58>)
 8001716:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001718:	4b0f      	ldr	r3, [pc, #60]	; (8001758 <MX_I2C1_Init+0x50>)
 800171a:	2200      	movs	r2, #0
 800171c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800171e:	4b0e      	ldr	r3, [pc, #56]	; (8001758 <MX_I2C1_Init+0x50>)
 8001720:	2200      	movs	r2, #0
 8001722:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001724:	4b0c      	ldr	r3, [pc, #48]	; (8001758 <MX_I2C1_Init+0x50>)
 8001726:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800172a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800172c:	4b0a      	ldr	r3, [pc, #40]	; (8001758 <MX_I2C1_Init+0x50>)
 800172e:	2200      	movs	r2, #0
 8001730:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001732:	4b09      	ldr	r3, [pc, #36]	; (8001758 <MX_I2C1_Init+0x50>)
 8001734:	2200      	movs	r2, #0
 8001736:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001738:	4b07      	ldr	r3, [pc, #28]	; (8001758 <MX_I2C1_Init+0x50>)
 800173a:	2200      	movs	r2, #0
 800173c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800173e:	4b06      	ldr	r3, [pc, #24]	; (8001758 <MX_I2C1_Init+0x50>)
 8001740:	2200      	movs	r2, #0
 8001742:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001744:	4804      	ldr	r0, [pc, #16]	; (8001758 <MX_I2C1_Init+0x50>)
 8001746:	f001 fba7 	bl	8002e98 <HAL_I2C_Init>
 800174a:	4603      	mov	r3, r0
 800174c:	2b00      	cmp	r3, #0
 800174e:	d001      	beq.n	8001754 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001750:	f000 f95a 	bl	8001a08 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001754:	bf00      	nop
 8001756:	bd80      	pop	{r7, pc}
 8001758:	20000338 	.word	0x20000338
 800175c:	40005400 	.word	0x40005400
 8001760:	000186a0 	.word	0x000186a0

08001764 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001764:	b580      	push	{r7, lr}
 8001766:	b08e      	sub	sp, #56	; 0x38
 8001768:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800176a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800176e:	2200      	movs	r2, #0
 8001770:	601a      	str	r2, [r3, #0]
 8001772:	605a      	str	r2, [r3, #4]
 8001774:	609a      	str	r2, [r3, #8]
 8001776:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001778:	f107 0320 	add.w	r3, r7, #32
 800177c:	2200      	movs	r2, #0
 800177e:	601a      	str	r2, [r3, #0]
 8001780:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001782:	1d3b      	adds	r3, r7, #4
 8001784:	2200      	movs	r2, #0
 8001786:	601a      	str	r2, [r3, #0]
 8001788:	605a      	str	r2, [r3, #4]
 800178a:	609a      	str	r2, [r3, #8]
 800178c:	60da      	str	r2, [r3, #12]
 800178e:	611a      	str	r2, [r3, #16]
 8001790:	615a      	str	r2, [r3, #20]
 8001792:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001794:	4b2c      	ldr	r3, [pc, #176]	; (8001848 <MX_TIM2_Init+0xe4>)
 8001796:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800179a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800179c:	4b2a      	ldr	r3, [pc, #168]	; (8001848 <MX_TIM2_Init+0xe4>)
 800179e:	2200      	movs	r2, #0
 80017a0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80017a2:	4b29      	ldr	r3, [pc, #164]	; (8001848 <MX_TIM2_Init+0xe4>)
 80017a4:	2200      	movs	r2, #0
 80017a6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 10;
 80017a8:	4b27      	ldr	r3, [pc, #156]	; (8001848 <MX_TIM2_Init+0xe4>)
 80017aa:	220a      	movs	r2, #10
 80017ac:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80017ae:	4b26      	ldr	r3, [pc, #152]	; (8001848 <MX_TIM2_Init+0xe4>)
 80017b0:	2200      	movs	r2, #0
 80017b2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80017b4:	4b24      	ldr	r3, [pc, #144]	; (8001848 <MX_TIM2_Init+0xe4>)
 80017b6:	2200      	movs	r2, #0
 80017b8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80017ba:	4823      	ldr	r0, [pc, #140]	; (8001848 <MX_TIM2_Init+0xe4>)
 80017bc:	f002 ffae 	bl	800471c <HAL_TIM_Base_Init>
 80017c0:	4603      	mov	r3, r0
 80017c2:	2b00      	cmp	r3, #0
 80017c4:	d001      	beq.n	80017ca <MX_TIM2_Init+0x66>
  {
    Error_Handler();
 80017c6:	f000 f91f 	bl	8001a08 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80017ca:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80017ce:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80017d0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80017d4:	4619      	mov	r1, r3
 80017d6:	481c      	ldr	r0, [pc, #112]	; (8001848 <MX_TIM2_Init+0xe4>)
 80017d8:	f003 fbee 	bl	8004fb8 <HAL_TIM_ConfigClockSource>
 80017dc:	4603      	mov	r3, r0
 80017de:	2b00      	cmp	r3, #0
 80017e0:	d001      	beq.n	80017e6 <MX_TIM2_Init+0x82>
  {
    Error_Handler();
 80017e2:	f000 f911 	bl	8001a08 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80017e6:	4818      	ldr	r0, [pc, #96]	; (8001848 <MX_TIM2_Init+0xe4>)
 80017e8:	f003 f83a 	bl	8004860 <HAL_TIM_PWM_Init>
 80017ec:	4603      	mov	r3, r0
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d001      	beq.n	80017f6 <MX_TIM2_Init+0x92>
  {
    Error_Handler();
 80017f2:	f000 f909 	bl	8001a08 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80017f6:	2300      	movs	r3, #0
 80017f8:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80017fa:	2300      	movs	r3, #0
 80017fc:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80017fe:	f107 0320 	add.w	r3, r7, #32
 8001802:	4619      	mov	r1, r3
 8001804:	4810      	ldr	r0, [pc, #64]	; (8001848 <MX_TIM2_Init+0xe4>)
 8001806:	f004 f855 	bl	80058b4 <HAL_TIMEx_MasterConfigSynchronization>
 800180a:	4603      	mov	r3, r0
 800180c:	2b00      	cmp	r3, #0
 800180e:	d001      	beq.n	8001814 <MX_TIM2_Init+0xb0>
  {
    Error_Handler();
 8001810:	f000 f8fa 	bl	8001a08 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001814:	2360      	movs	r3, #96	; 0x60
 8001816:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001818:	2300      	movs	r3, #0
 800181a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800181c:	2300      	movs	r3, #0
 800181e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001820:	2300      	movs	r3, #0
 8001822:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001824:	1d3b      	adds	r3, r7, #4
 8001826:	2200      	movs	r2, #0
 8001828:	4619      	mov	r1, r3
 800182a:	4807      	ldr	r0, [pc, #28]	; (8001848 <MX_TIM2_Init+0xe4>)
 800182c:	f003 fb02 	bl	8004e34 <HAL_TIM_PWM_ConfigChannel>
 8001830:	4603      	mov	r3, r0
 8001832:	2b00      	cmp	r3, #0
 8001834:	d001      	beq.n	800183a <MX_TIM2_Init+0xd6>
  {
    Error_Handler();
 8001836:	f000 f8e7 	bl	8001a08 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800183a:	4803      	ldr	r0, [pc, #12]	; (8001848 <MX_TIM2_Init+0xe4>)
 800183c:	f000 fb74 	bl	8001f28 <HAL_TIM_MspPostInit>

}
 8001840:	bf00      	nop
 8001842:	3738      	adds	r7, #56	; 0x38
 8001844:	46bd      	mov	sp, r7
 8001846:	bd80      	pop	{r7, pc}
 8001848:	2000041c 	.word	0x2000041c

0800184c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800184c:	b580      	push	{r7, lr}
 800184e:	b086      	sub	sp, #24
 8001850:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001852:	f107 0308 	add.w	r3, r7, #8
 8001856:	2200      	movs	r2, #0
 8001858:	601a      	str	r2, [r3, #0]
 800185a:	605a      	str	r2, [r3, #4]
 800185c:	609a      	str	r2, [r3, #8]
 800185e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001860:	463b      	mov	r3, r7
 8001862:	2200      	movs	r2, #0
 8001864:	601a      	str	r2, [r3, #0]
 8001866:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001868:	4b1d      	ldr	r3, [pc, #116]	; (80018e0 <MX_TIM3_Init+0x94>)
 800186a:	4a1e      	ldr	r2, [pc, #120]	; (80018e4 <MX_TIM3_Init+0x98>)
 800186c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 7999;
 800186e:	4b1c      	ldr	r3, [pc, #112]	; (80018e0 <MX_TIM3_Init+0x94>)
 8001870:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8001874:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001876:	4b1a      	ldr	r3, [pc, #104]	; (80018e0 <MX_TIM3_Init+0x94>)
 8001878:	2200      	movs	r2, #0
 800187a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 9;
 800187c:	4b18      	ldr	r3, [pc, #96]	; (80018e0 <MX_TIM3_Init+0x94>)
 800187e:	2209      	movs	r2, #9
 8001880:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001882:	4b17      	ldr	r3, [pc, #92]	; (80018e0 <MX_TIM3_Init+0x94>)
 8001884:	2200      	movs	r2, #0
 8001886:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001888:	4b15      	ldr	r3, [pc, #84]	; (80018e0 <MX_TIM3_Init+0x94>)
 800188a:	2200      	movs	r2, #0
 800188c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800188e:	4814      	ldr	r0, [pc, #80]	; (80018e0 <MX_TIM3_Init+0x94>)
 8001890:	f002 ff44 	bl	800471c <HAL_TIM_Base_Init>
 8001894:	4603      	mov	r3, r0
 8001896:	2b00      	cmp	r3, #0
 8001898:	d001      	beq.n	800189e <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 800189a:	f000 f8b5 	bl	8001a08 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800189e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80018a2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80018a4:	f107 0308 	add.w	r3, r7, #8
 80018a8:	4619      	mov	r1, r3
 80018aa:	480d      	ldr	r0, [pc, #52]	; (80018e0 <MX_TIM3_Init+0x94>)
 80018ac:	f003 fb84 	bl	8004fb8 <HAL_TIM_ConfigClockSource>
 80018b0:	4603      	mov	r3, r0
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d001      	beq.n	80018ba <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 80018b6:	f000 f8a7 	bl	8001a08 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80018ba:	2300      	movs	r3, #0
 80018bc:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80018be:	2300      	movs	r3, #0
 80018c0:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80018c2:	463b      	mov	r3, r7
 80018c4:	4619      	mov	r1, r3
 80018c6:	4806      	ldr	r0, [pc, #24]	; (80018e0 <MX_TIM3_Init+0x94>)
 80018c8:	f003 fff4 	bl	80058b4 <HAL_TIMEx_MasterConfigSynchronization>
 80018cc:	4603      	mov	r3, r0
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d001      	beq.n	80018d6 <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 80018d2:	f000 f899 	bl	8001a08 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80018d6:	bf00      	nop
 80018d8:	3718      	adds	r7, #24
 80018da:	46bd      	mov	sp, r7
 80018dc:	bd80      	pop	{r7, pc}
 80018de:	bf00      	nop
 80018e0:	2000038c 	.word	0x2000038c
 80018e4:	40000400 	.word	0x40000400

080018e8 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80018e8:	b580      	push	{r7, lr}
 80018ea:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80018ec:	4b11      	ldr	r3, [pc, #68]	; (8001934 <MX_USART1_UART_Init+0x4c>)
 80018ee:	4a12      	ldr	r2, [pc, #72]	; (8001938 <MX_USART1_UART_Init+0x50>)
 80018f0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80018f2:	4b10      	ldr	r3, [pc, #64]	; (8001934 <MX_USART1_UART_Init+0x4c>)
 80018f4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80018f8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80018fa:	4b0e      	ldr	r3, [pc, #56]	; (8001934 <MX_USART1_UART_Init+0x4c>)
 80018fc:	2200      	movs	r2, #0
 80018fe:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001900:	4b0c      	ldr	r3, [pc, #48]	; (8001934 <MX_USART1_UART_Init+0x4c>)
 8001902:	2200      	movs	r2, #0
 8001904:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001906:	4b0b      	ldr	r3, [pc, #44]	; (8001934 <MX_USART1_UART_Init+0x4c>)
 8001908:	2200      	movs	r2, #0
 800190a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800190c:	4b09      	ldr	r3, [pc, #36]	; (8001934 <MX_USART1_UART_Init+0x4c>)
 800190e:	220c      	movs	r2, #12
 8001910:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001912:	4b08      	ldr	r3, [pc, #32]	; (8001934 <MX_USART1_UART_Init+0x4c>)
 8001914:	2200      	movs	r2, #0
 8001916:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001918:	4b06      	ldr	r3, [pc, #24]	; (8001934 <MX_USART1_UART_Init+0x4c>)
 800191a:	2200      	movs	r2, #0
 800191c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800191e:	4805      	ldr	r0, [pc, #20]	; (8001934 <MX_USART1_UART_Init+0x4c>)
 8001920:	f004 f838 	bl	8005994 <HAL_UART_Init>
 8001924:	4603      	mov	r3, r0
 8001926:	2b00      	cmp	r3, #0
 8001928:	d001      	beq.n	800192e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800192a:	f000 f86d 	bl	8001a08 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800192e:	bf00      	nop
 8001930:	bd80      	pop	{r7, pc}
 8001932:	bf00      	nop
 8001934:	200003d4 	.word	0x200003d4
 8001938:	40013800 	.word	0x40013800

0800193c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800193c:	b580      	push	{r7, lr}
 800193e:	b082      	sub	sp, #8
 8001940:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001942:	4b0c      	ldr	r3, [pc, #48]	; (8001974 <MX_DMA_Init+0x38>)
 8001944:	695b      	ldr	r3, [r3, #20]
 8001946:	4a0b      	ldr	r2, [pc, #44]	; (8001974 <MX_DMA_Init+0x38>)
 8001948:	f043 0301 	orr.w	r3, r3, #1
 800194c:	6153      	str	r3, [r2, #20]
 800194e:	4b09      	ldr	r3, [pc, #36]	; (8001974 <MX_DMA_Init+0x38>)
 8001950:	695b      	ldr	r3, [r3, #20]
 8001952:	f003 0301 	and.w	r3, r3, #1
 8001956:	607b      	str	r3, [r7, #4]
 8001958:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 800195a:	2200      	movs	r2, #0
 800195c:	2100      	movs	r1, #0
 800195e:	200f      	movs	r0, #15
 8001960:	f000 fe0b 	bl	800257a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8001964:	200f      	movs	r0, #15
 8001966:	f000 fe24 	bl	80025b2 <HAL_NVIC_EnableIRQ>

}
 800196a:	bf00      	nop
 800196c:	3708      	adds	r7, #8
 800196e:	46bd      	mov	sp, r7
 8001970:	bd80      	pop	{r7, pc}
 8001972:	bf00      	nop
 8001974:	40021000 	.word	0x40021000

08001978 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001978:	b580      	push	{r7, lr}
 800197a:	b086      	sub	sp, #24
 800197c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800197e:	f107 0308 	add.w	r3, r7, #8
 8001982:	2200      	movs	r2, #0
 8001984:	601a      	str	r2, [r3, #0]
 8001986:	605a      	str	r2, [r3, #4]
 8001988:	609a      	str	r2, [r3, #8]
 800198a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800198c:	4b17      	ldr	r3, [pc, #92]	; (80019ec <MX_GPIO_Init+0x74>)
 800198e:	699b      	ldr	r3, [r3, #24]
 8001990:	4a16      	ldr	r2, [pc, #88]	; (80019ec <MX_GPIO_Init+0x74>)
 8001992:	f043 0304 	orr.w	r3, r3, #4
 8001996:	6193      	str	r3, [r2, #24]
 8001998:	4b14      	ldr	r3, [pc, #80]	; (80019ec <MX_GPIO_Init+0x74>)
 800199a:	699b      	ldr	r3, [r3, #24]
 800199c:	f003 0304 	and.w	r3, r3, #4
 80019a0:	607b      	str	r3, [r7, #4]
 80019a2:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80019a4:	4b11      	ldr	r3, [pc, #68]	; (80019ec <MX_GPIO_Init+0x74>)
 80019a6:	699b      	ldr	r3, [r3, #24]
 80019a8:	4a10      	ldr	r2, [pc, #64]	; (80019ec <MX_GPIO_Init+0x74>)
 80019aa:	f043 0308 	orr.w	r3, r3, #8
 80019ae:	6193      	str	r3, [r2, #24]
 80019b0:	4b0e      	ldr	r3, [pc, #56]	; (80019ec <MX_GPIO_Init+0x74>)
 80019b2:	699b      	ldr	r3, [r3, #24]
 80019b4:	f003 0308 	and.w	r3, r3, #8
 80019b8:	603b      	str	r3, [r7, #0]
 80019ba:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_RED_GPIO_Port, LED_RED_Pin, GPIO_PIN_RESET);
 80019bc:	2200      	movs	r2, #0
 80019be:	2120      	movs	r1, #32
 80019c0:	480b      	ldr	r0, [pc, #44]	; (80019f0 <MX_GPIO_Init+0x78>)
 80019c2:	f001 fa37 	bl	8002e34 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_RED_Pin */
  GPIO_InitStruct.Pin = LED_RED_Pin;
 80019c6:	2320      	movs	r3, #32
 80019c8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80019ca:	2301      	movs	r3, #1
 80019cc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019ce:	2300      	movs	r3, #0
 80019d0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019d2:	2302      	movs	r3, #2
 80019d4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(LED_RED_GPIO_Port, &GPIO_InitStruct);
 80019d6:	f107 0308 	add.w	r3, r7, #8
 80019da:	4619      	mov	r1, r3
 80019dc:	4804      	ldr	r0, [pc, #16]	; (80019f0 <MX_GPIO_Init+0x78>)
 80019de:	f001 f8a5 	bl	8002b2c <HAL_GPIO_Init>

}
 80019e2:	bf00      	nop
 80019e4:	3718      	adds	r7, #24
 80019e6:	46bd      	mov	sp, r7
 80019e8:	bd80      	pop	{r7, pc}
 80019ea:	bf00      	nop
 80019ec:	40021000 	.word	0x40021000
 80019f0:	40010800 	.word	0x40010800

080019f4 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 80019f4:	b580      	push	{r7, lr}
 80019f6:	b082      	sub	sp, #8
 80019f8:	af00      	add	r7, sp, #0
 80019fa:	6078      	str	r0, [r7, #4]
	SCH_Update();
 80019fc:	f000 f81c 	bl	8001a38 <SCH_Update>
}
 8001a00:	bf00      	nop
 8001a02:	3708      	adds	r7, #8
 8001a04:	46bd      	mov	sp, r7
 8001a06:	bd80      	pop	{r7, pc}

08001a08 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001a08:	b480      	push	{r7}
 8001a0a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001a0c:	b672      	cpsid	i
}
 8001a0e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001a10:	e7fe      	b.n	8001a10 <Error_Handler+0x8>
	...

08001a14 <SCH_Init>:
#include "main.h"

//#include "global.h  .h", to SCH_task_G  global
SCH_ListTasks ListTasks;

void SCH_Init ( void ) {
 8001a14:	b580      	push	{r7, lr}
 8001a16:	af00      	add	r7, sp, #0
	while(ListTasks.head != NULL){
 8001a18:	e002      	b.n	8001a20 <SCH_Init+0xc>
		SCH_Delete_Task(0);
 8001a1a:	2000      	movs	r0, #0
 8001a1c:	f000 f8ec 	bl	8001bf8 <SCH_Delete_Task>
	while(ListTasks.head != NULL){
 8001a20:	4b04      	ldr	r3, [pc, #16]	; (8001a34 <SCH_Init+0x20>)
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d1f8      	bne.n	8001a1a <SCH_Init+0x6>
	// Reset the global error variable
	//  SCH_Delete_Task () w ill generate an error code ,
	// ( because the task array i s empty)
	//Error_code_G = 0;
	//Timer_int () ;
	ListTasks.numTasks = 0;
 8001a28:	4b02      	ldr	r3, [pc, #8]	; (8001a34 <SCH_Init+0x20>)
 8001a2a:	2200      	movs	r2, #0
 8001a2c:	721a      	strb	r2, [r3, #8]
	//Watchdog_init () ;
}
 8001a2e:	bf00      	nop
 8001a30:	bd80      	pop	{r7, pc}
 8001a32:	bf00      	nop
 8001a34:	20000464 	.word	0x20000464

08001a38 <SCH_Update>:

void SCH_Update( void ) {
 8001a38:	b480      	push	{r7}
 8001a3a:	af00      	add	r7, sp, #0
//		}
//		else{
//			ListTasks.head->Delay --;
//		}
//	}
	if(ListTasks.head!=NULL){
 8001a3c:	4b0d      	ldr	r3, [pc, #52]	; (8001a74 <SCH_Update+0x3c>)
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d012      	beq.n	8001a6a <SCH_Update+0x32>
		if(ListTasks.head->Delay>0){
 8001a44:	4b0b      	ldr	r3, [pc, #44]	; (8001a74 <SCH_Update+0x3c>)
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	685b      	ldr	r3, [r3, #4]
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d004      	beq.n	8001a58 <SCH_Update+0x20>
			ListTasks.head->Delay --;
 8001a4e:	4b09      	ldr	r3, [pc, #36]	; (8001a74 <SCH_Update+0x3c>)
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	685a      	ldr	r2, [r3, #4]
 8001a54:	3a01      	subs	r2, #1
 8001a56:	605a      	str	r2, [r3, #4]
		}
		if(ListTasks.head->Delay == 0){
 8001a58:	4b06      	ldr	r3, [pc, #24]	; (8001a74 <SCH_Update+0x3c>)
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	685b      	ldr	r3, [r3, #4]
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d103      	bne.n	8001a6a <SCH_Update+0x32>
			ListTasks.head->RunMe = 1;
 8001a62:	4b04      	ldr	r3, [pc, #16]	; (8001a74 <SCH_Update+0x3c>)
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	2201      	movs	r2, #1
 8001a68:	731a      	strb	r2, [r3, #12]
//			if(ListTasks.head->Period){
//				ListTasks.head->Delay = ListTasks.head->Period;
//			}
		}
	}
}
 8001a6a:	bf00      	nop
 8001a6c:	46bd      	mov	sp, r7
 8001a6e:	bc80      	pop	{r7}
 8001a70:	4770      	bx	lr
 8001a72:	bf00      	nop
 8001a74:	20000464 	.word	0x20000464

08001a78 <SCH_Add_Task>:

unsigned char SCH_Add_Task(void (*pFunction)(), unsigned int DELAY, unsigned int PERIOD) {
 8001a78:	b580      	push	{r7, lr}
 8001a7a:	b086      	sub	sp, #24
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	60f8      	str	r0, [r7, #12]
 8001a80:	60b9      	str	r1, [r7, #8]
 8001a82:	607a      	str	r2, [r7, #4]
    // Kim tra danh sch y
    if (ListTasks.numTasks >= SCH_MAX_TASKS) {
 8001a84:	4b47      	ldr	r3, [pc, #284]	; (8001ba4 <SCH_Add_Task+0x12c>)
 8001a86:	7a1b      	ldrb	r3, [r3, #8]
 8001a88:	2b27      	cmp	r3, #39	; 0x27
 8001a8a:	d901      	bls.n	8001a90 <SCH_Add_Task+0x18>
        // Task list is full
        return SCH_MAX_TASKS;
 8001a8c:	2328      	movs	r3, #40	; 0x28
 8001a8e:	e085      	b.n	8001b9c <SCH_Add_Task+0x124>
    }

    // To task mi
    sTask* newTask = (sTask*)malloc(sizeof(sTask));
 8001a90:	201c      	movs	r0, #28
 8001a92:	f004 fdbf 	bl	8006614 <malloc>
 8001a96:	4603      	mov	r3, r0
 8001a98:	613b      	str	r3, [r7, #16]
    if (newTask == NULL) {
 8001a9a:	693b      	ldr	r3, [r7, #16]
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d101      	bne.n	8001aa4 <SCH_Add_Task+0x2c>
        // Trng hp malloc tht bi
        return SCH_MAX_TASKS; // Hoc m li khc
 8001aa0:	2328      	movs	r3, #40	; 0x28
 8001aa2:	e07b      	b.n	8001b9c <SCH_Add_Task+0x124>
    }

    // Khi to cc thuc tnh ca task
    newTask->pTask = pFunction;
 8001aa4:	693b      	ldr	r3, [r7, #16]
 8001aa6:	68fa      	ldr	r2, [r7, #12]
 8001aa8:	601a      	str	r2, [r3, #0]
    newTask->Period = PERIOD;
 8001aaa:	693b      	ldr	r3, [r7, #16]
 8001aac:	687a      	ldr	r2, [r7, #4]
 8001aae:	609a      	str	r2, [r3, #8]
    newTask->RunMe = 0;
 8001ab0:	693b      	ldr	r3, [r7, #16]
 8001ab2:	2200      	movs	r2, #0
 8001ab4:	731a      	strb	r2, [r3, #12]
    newTask->Delay = DELAY;
 8001ab6:	693b      	ldr	r3, [r7, #16]
 8001ab8:	68ba      	ldr	r2, [r7, #8]
 8001aba:	605a      	str	r2, [r3, #4]
    newTask->next = NULL;
 8001abc:	693b      	ldr	r3, [r7, #16]
 8001abe:	2200      	movs	r2, #0
 8001ac0:	615a      	str	r2, [r3, #20]
    newTask->pre = NULL;
 8001ac2:	693b      	ldr	r3, [r7, #16]
 8001ac4:	2200      	movs	r2, #0
 8001ac6:	619a      	str	r2, [r3, #24]

    // Nu danh sch rng, thm task vo u
    if (ListTasks.numTasks == 0) {
 8001ac8:	4b36      	ldr	r3, [pc, #216]	; (8001ba4 <SCH_Add_Task+0x12c>)
 8001aca:	7a1b      	ldrb	r3, [r3, #8]
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d106      	bne.n	8001ade <SCH_Add_Task+0x66>
        ListTasks.head = newTask;
 8001ad0:	4a34      	ldr	r2, [pc, #208]	; (8001ba4 <SCH_Add_Task+0x12c>)
 8001ad2:	693b      	ldr	r3, [r7, #16]
 8001ad4:	6013      	str	r3, [r2, #0]
        ListTasks.tail = newTask;
 8001ad6:	4a33      	ldr	r2, [pc, #204]	; (8001ba4 <SCH_Add_Task+0x12c>)
 8001ad8:	693b      	ldr	r3, [r7, #16]
 8001ada:	6053      	str	r3, [r2, #4]
 8001adc:	e056      	b.n	8001b8c <SCH_Add_Task+0x114>
    } else {
        sTask* tmp = ListTasks.head;
 8001ade:	4b31      	ldr	r3, [pc, #196]	; (8001ba4 <SCH_Add_Task+0x12c>)
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	617b      	str	r3, [r7, #20]

        // Kim tra nu task mi c Delay nh hn head
        if (newTask->Delay < tmp->Delay) {
 8001ae4:	693b      	ldr	r3, [r7, #16]
 8001ae6:	685a      	ldr	r2, [r3, #4]
 8001ae8:	697b      	ldr	r3, [r7, #20]
 8001aea:	685b      	ldr	r3, [r3, #4]
 8001aec:	429a      	cmp	r2, r3
 8001aee:	d210      	bcs.n	8001b12 <SCH_Add_Task+0x9a>
            tmp->Delay -= newTask->Delay; // Gim delay ca head
 8001af0:	697b      	ldr	r3, [r7, #20]
 8001af2:	685a      	ldr	r2, [r3, #4]
 8001af4:	693b      	ldr	r3, [r7, #16]
 8001af6:	685b      	ldr	r3, [r3, #4]
 8001af8:	1ad2      	subs	r2, r2, r3
 8001afa:	697b      	ldr	r3, [r7, #20]
 8001afc:	605a      	str	r2, [r3, #4]
            newTask->next = tmp;
 8001afe:	693b      	ldr	r3, [r7, #16]
 8001b00:	697a      	ldr	r2, [r7, #20]
 8001b02:	615a      	str	r2, [r3, #20]
            tmp->pre = newTask;
 8001b04:	697b      	ldr	r3, [r7, #20]
 8001b06:	693a      	ldr	r2, [r7, #16]
 8001b08:	619a      	str	r2, [r3, #24]
            ListTasks.head = newTask; // Cp nht head
 8001b0a:	4a26      	ldr	r2, [pc, #152]	; (8001ba4 <SCH_Add_Task+0x12c>)
 8001b0c:	693b      	ldr	r3, [r7, #16]
 8001b0e:	6013      	str	r3, [r2, #0]
 8001b10:	e03c      	b.n	8001b8c <SCH_Add_Task+0x114>
        } else {
            // Tm v tr ph hp trong danh sch
            newTask->Delay -= tmp->Delay; // Delay tng i
 8001b12:	693b      	ldr	r3, [r7, #16]
 8001b14:	685a      	ldr	r2, [r3, #4]
 8001b16:	697b      	ldr	r3, [r7, #20]
 8001b18:	685b      	ldr	r3, [r3, #4]
 8001b1a:	1ad2      	subs	r2, r2, r3
 8001b1c:	693b      	ldr	r3, [r7, #16]
 8001b1e:	605a      	str	r2, [r3, #4]
            while (tmp->next != NULL && newTask->Delay >= tmp->next->Delay) {
 8001b20:	e00a      	b.n	8001b38 <SCH_Add_Task+0xc0>
                newTask->Delay -= tmp->next->Delay;
 8001b22:	693b      	ldr	r3, [r7, #16]
 8001b24:	685a      	ldr	r2, [r3, #4]
 8001b26:	697b      	ldr	r3, [r7, #20]
 8001b28:	695b      	ldr	r3, [r3, #20]
 8001b2a:	685b      	ldr	r3, [r3, #4]
 8001b2c:	1ad2      	subs	r2, r2, r3
 8001b2e:	693b      	ldr	r3, [r7, #16]
 8001b30:	605a      	str	r2, [r3, #4]
                tmp = tmp->next;
 8001b32:	697b      	ldr	r3, [r7, #20]
 8001b34:	695b      	ldr	r3, [r3, #20]
 8001b36:	617b      	str	r3, [r7, #20]
            while (tmp->next != NULL && newTask->Delay >= tmp->next->Delay) {
 8001b38:	697b      	ldr	r3, [r7, #20]
 8001b3a:	695b      	ldr	r3, [r3, #20]
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d006      	beq.n	8001b4e <SCH_Add_Task+0xd6>
 8001b40:	693b      	ldr	r3, [r7, #16]
 8001b42:	685a      	ldr	r2, [r3, #4]
 8001b44:	697b      	ldr	r3, [r7, #20]
 8001b46:	695b      	ldr	r3, [r3, #20]
 8001b48:	685b      	ldr	r3, [r3, #4]
 8001b4a:	429a      	cmp	r2, r3
 8001b4c:	d2e9      	bcs.n	8001b22 <SCH_Add_Task+0xaa>
            }

            // Chn task mi vo danh sch
            newTask->next = tmp->next;
 8001b4e:	697b      	ldr	r3, [r7, #20]
 8001b50:	695a      	ldr	r2, [r3, #20]
 8001b52:	693b      	ldr	r3, [r7, #16]
 8001b54:	615a      	str	r2, [r3, #20]
            newTask->pre = tmp;
 8001b56:	693b      	ldr	r3, [r7, #16]
 8001b58:	697a      	ldr	r2, [r7, #20]
 8001b5a:	619a      	str	r2, [r3, #24]

            if (tmp->next != NULL) {
 8001b5c:	697b      	ldr	r3, [r7, #20]
 8001b5e:	695b      	ldr	r3, [r3, #20]
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d00d      	beq.n	8001b80 <SCH_Add_Task+0x108>
                tmp->next->pre = newTask;
 8001b64:	697b      	ldr	r3, [r7, #20]
 8001b66:	695b      	ldr	r3, [r3, #20]
 8001b68:	693a      	ldr	r2, [r7, #16]
 8001b6a:	619a      	str	r2, [r3, #24]
                tmp->next->Delay -= newTask->Delay; // iu chnh delay ca task tip theo
 8001b6c:	697b      	ldr	r3, [r7, #20]
 8001b6e:	695b      	ldr	r3, [r3, #20]
 8001b70:	6859      	ldr	r1, [r3, #4]
 8001b72:	693b      	ldr	r3, [r7, #16]
 8001b74:	685a      	ldr	r2, [r3, #4]
 8001b76:	697b      	ldr	r3, [r7, #20]
 8001b78:	695b      	ldr	r3, [r3, #20]
 8001b7a:	1a8a      	subs	r2, r1, r2
 8001b7c:	605a      	str	r2, [r3, #4]
 8001b7e:	e002      	b.n	8001b86 <SCH_Add_Task+0x10e>
            } else {
                // Nu chn vo cui danh sch
                ListTasks.tail = newTask;
 8001b80:	4a08      	ldr	r2, [pc, #32]	; (8001ba4 <SCH_Add_Task+0x12c>)
 8001b82:	693b      	ldr	r3, [r7, #16]
 8001b84:	6053      	str	r3, [r2, #4]
            }

            tmp->next = newTask;
 8001b86:	697b      	ldr	r3, [r7, #20]
 8001b88:	693a      	ldr	r2, [r7, #16]
 8001b8a:	615a      	str	r2, [r3, #20]
        }
    }

    // Cp nht s lng task
    ListTasks.numTasks++;
 8001b8c:	4b05      	ldr	r3, [pc, #20]	; (8001ba4 <SCH_Add_Task+0x12c>)
 8001b8e:	7a1b      	ldrb	r3, [r3, #8]
 8001b90:	3301      	adds	r3, #1
 8001b92:	b2da      	uxtb	r2, r3
 8001b94:	4b03      	ldr	r3, [pc, #12]	; (8001ba4 <SCH_Add_Task+0x12c>)
 8001b96:	721a      	strb	r2, [r3, #8]

    return (unsigned char)ListTasks.numTasks;
 8001b98:	4b02      	ldr	r3, [pc, #8]	; (8001ba4 <SCH_Add_Task+0x12c>)
 8001b9a:	7a1b      	ldrb	r3, [r3, #8]
}
 8001b9c:	4618      	mov	r0, r3
 8001b9e:	3718      	adds	r7, #24
 8001ba0:	46bd      	mov	sp, r7
 8001ba2:	bd80      	pop	{r7, pc}
 8001ba4:	20000464 	.word	0x20000464

08001ba8 <SCH_Dispatch_Tasks>:


void SCH_Dispatch_Tasks( void ){
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	af00      	add	r7, sp, #0

	// Dispatches ( runs ) the next task ( i f one i s ready )
	if(ListTasks.head->RunMe == 1) {
 8001bac:	4b11      	ldr	r3, [pc, #68]	; (8001bf4 <SCH_Dispatch_Tasks+0x4c>)
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	7b1b      	ldrb	r3, [r3, #12]
 8001bb2:	2b01      	cmp	r3, #1
 8001bb4:	d11b      	bne.n	8001bee <SCH_Dispatch_Tasks+0x46>
		(* ListTasks.head->pTask) () ; // Run the task
 8001bb6:	4b0f      	ldr	r3, [pc, #60]	; (8001bf4 <SCH_Dispatch_Tasks+0x4c>)
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	4798      	blx	r3
		ListTasks.head->RunMe = 0; // Reset / reduce RunMe fl a g
 8001bbe:	4b0d      	ldr	r3, [pc, #52]	; (8001bf4 <SCH_Dispatch_Tasks+0x4c>)
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	2200      	movs	r2, #0
 8001bc4:	731a      	strb	r2, [r3, #12]
		// Periodic tasks w ill automatically run again
		//  i f thi s i s a one shot  task , remove i t from the array
		if ( ListTasks.head->Period != 0){
 8001bc6:	4b0b      	ldr	r3, [pc, #44]	; (8001bf4 <SCH_Dispatch_Tasks+0x4c>)
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	689b      	ldr	r3, [r3, #8]
 8001bcc:	2b00      	cmp	r3, #0
 8001bce:	d00b      	beq.n	8001be8 <SCH_Dispatch_Tasks+0x40>
			SCH_Add_Task(ListTasks.head->pTask, ListTasks.head->Period, ListTasks.head->Period);
 8001bd0:	4b08      	ldr	r3, [pc, #32]	; (8001bf4 <SCH_Dispatch_Tasks+0x4c>)
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	6818      	ldr	r0, [r3, #0]
 8001bd6:	4b07      	ldr	r3, [pc, #28]	; (8001bf4 <SCH_Dispatch_Tasks+0x4c>)
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	6899      	ldr	r1, [r3, #8]
 8001bdc:	4b05      	ldr	r3, [pc, #20]	; (8001bf4 <SCH_Dispatch_Tasks+0x4c>)
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	689b      	ldr	r3, [r3, #8]
 8001be2:	461a      	mov	r2, r3
 8001be4:	f7ff ff48 	bl	8001a78 <SCH_Add_Task>
		}
		SCH_Delete_Task(0) ;
 8001be8:	2000      	movs	r0, #0
 8001bea:	f000 f805 	bl	8001bf8 <SCH_Delete_Task>
	}
	// Report system status
	//SCH_Report_Status () ;
	// The scheduler enters idle mode at thi s point
	//SCH_Go_To_Sleep() ;
}
 8001bee:	bf00      	nop
 8001bf0:	bd80      	pop	{r7, pc}
 8001bf2:	bf00      	nop
 8001bf4:	20000464 	.word	0x20000464

08001bf8 <SCH_Delete_Task>:

unsigned char SCH_Delete_Task( const tByte TASK_INDEX) {
 8001bf8:	b580      	push	{r7, lr}
 8001bfa:	b086      	sub	sp, #24
 8001bfc:	af00      	add	r7, sp, #0
 8001bfe:	4603      	mov	r3, r0
 8001c00:	71fb      	strb	r3, [r7, #7]
	unsigned char Return_code = 0;
 8001c02:	2300      	movs	r3, #0
 8001c04:	73fb      	strb	r3, [r7, #15]
				//Return_code = RETURN_ERROR;
	} else {
		//Return_code = RETURN_NORMAL;
	}
	unsigned char i ;
	sTask* tmp = ListTasks.head;
 8001c06:	4b2a      	ldr	r3, [pc, #168]	; (8001cb0 <SCH_Delete_Task+0xb8>)
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	613b      	str	r3, [r7, #16]
	for ( i = 0; i < TASK_INDEX; i ++) {
 8001c0c:	2300      	movs	r3, #0
 8001c0e:	75fb      	strb	r3, [r7, #23]
 8001c10:	e005      	b.n	8001c1e <SCH_Delete_Task+0x26>
		tmp = tmp->next;
 8001c12:	693b      	ldr	r3, [r7, #16]
 8001c14:	695b      	ldr	r3, [r3, #20]
 8001c16:	613b      	str	r3, [r7, #16]
	for ( i = 0; i < TASK_INDEX; i ++) {
 8001c18:	7dfb      	ldrb	r3, [r7, #23]
 8001c1a:	3301      	adds	r3, #1
 8001c1c:	75fb      	strb	r3, [r7, #23]
 8001c1e:	7dfa      	ldrb	r2, [r7, #23]
 8001c20:	79fb      	ldrb	r3, [r7, #7]
 8001c22:	429a      	cmp	r2, r3
 8001c24:	d3f5      	bcc.n	8001c12 <SCH_Delete_Task+0x1a>
	}
	if(tmp == ListTasks.head && tmp == ListTasks.tail){
 8001c26:	4b22      	ldr	r3, [pc, #136]	; (8001cb0 <SCH_Delete_Task+0xb8>)
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	693a      	ldr	r2, [r7, #16]
 8001c2c:	429a      	cmp	r2, r3
 8001c2e:	d10b      	bne.n	8001c48 <SCH_Delete_Task+0x50>
 8001c30:	4b1f      	ldr	r3, [pc, #124]	; (8001cb0 <SCH_Delete_Task+0xb8>)
 8001c32:	685b      	ldr	r3, [r3, #4]
 8001c34:	693a      	ldr	r2, [r7, #16]
 8001c36:	429a      	cmp	r2, r3
 8001c38:	d106      	bne.n	8001c48 <SCH_Delete_Task+0x50>
		ListTasks.head = NULL;
 8001c3a:	4b1d      	ldr	r3, [pc, #116]	; (8001cb0 <SCH_Delete_Task+0xb8>)
 8001c3c:	2200      	movs	r2, #0
 8001c3e:	601a      	str	r2, [r3, #0]
		ListTasks.tail = NULL;
 8001c40:	4b1b      	ldr	r3, [pc, #108]	; (8001cb0 <SCH_Delete_Task+0xb8>)
 8001c42:	2200      	movs	r2, #0
 8001c44:	605a      	str	r2, [r3, #4]
 8001c46:	e025      	b.n	8001c94 <SCH_Delete_Task+0x9c>
	}
	else if(tmp == ListTasks.head){
 8001c48:	4b19      	ldr	r3, [pc, #100]	; (8001cb0 <SCH_Delete_Task+0xb8>)
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	693a      	ldr	r2, [r7, #16]
 8001c4e:	429a      	cmp	r2, r3
 8001c50:	d108      	bne.n	8001c64 <SCH_Delete_Task+0x6c>
		ListTasks.head = tmp->next;
 8001c52:	693b      	ldr	r3, [r7, #16]
 8001c54:	695b      	ldr	r3, [r3, #20]
 8001c56:	4a16      	ldr	r2, [pc, #88]	; (8001cb0 <SCH_Delete_Task+0xb8>)
 8001c58:	6013      	str	r3, [r2, #0]
		ListTasks.head->pre = NULL;
 8001c5a:	4b15      	ldr	r3, [pc, #84]	; (8001cb0 <SCH_Delete_Task+0xb8>)
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	2200      	movs	r2, #0
 8001c60:	619a      	str	r2, [r3, #24]
 8001c62:	e017      	b.n	8001c94 <SCH_Delete_Task+0x9c>
	}
	else if(tmp == ListTasks.tail){
 8001c64:	4b12      	ldr	r3, [pc, #72]	; (8001cb0 <SCH_Delete_Task+0xb8>)
 8001c66:	685b      	ldr	r3, [r3, #4]
 8001c68:	693a      	ldr	r2, [r7, #16]
 8001c6a:	429a      	cmp	r2, r3
 8001c6c:	d108      	bne.n	8001c80 <SCH_Delete_Task+0x88>
		ListTasks.tail = tmp->pre;
 8001c6e:	693b      	ldr	r3, [r7, #16]
 8001c70:	699b      	ldr	r3, [r3, #24]
 8001c72:	4a0f      	ldr	r2, [pc, #60]	; (8001cb0 <SCH_Delete_Task+0xb8>)
 8001c74:	6053      	str	r3, [r2, #4]
		ListTasks.tail->next = NULL;
 8001c76:	4b0e      	ldr	r3, [pc, #56]	; (8001cb0 <SCH_Delete_Task+0xb8>)
 8001c78:	685b      	ldr	r3, [r3, #4]
 8001c7a:	2200      	movs	r2, #0
 8001c7c:	615a      	str	r2, [r3, #20]
 8001c7e:	e009      	b.n	8001c94 <SCH_Delete_Task+0x9c>
	}
	else {
		(tmp->pre)->next = tmp->next;
 8001c80:	693b      	ldr	r3, [r7, #16]
 8001c82:	699b      	ldr	r3, [r3, #24]
 8001c84:	693a      	ldr	r2, [r7, #16]
 8001c86:	6952      	ldr	r2, [r2, #20]
 8001c88:	615a      	str	r2, [r3, #20]
		(tmp->next)->pre = tmp->pre;
 8001c8a:	693b      	ldr	r3, [r7, #16]
 8001c8c:	695b      	ldr	r3, [r3, #20]
 8001c8e:	693a      	ldr	r2, [r7, #16]
 8001c90:	6992      	ldr	r2, [r2, #24]
 8001c92:	619a      	str	r2, [r3, #24]
	}
	free(tmp);
 8001c94:	6938      	ldr	r0, [r7, #16]
 8001c96:	f004 fcc5 	bl	8006624 <free>
	ListTasks.numTasks --;
 8001c9a:	4b05      	ldr	r3, [pc, #20]	; (8001cb0 <SCH_Delete_Task+0xb8>)
 8001c9c:	7a1b      	ldrb	r3, [r3, #8]
 8001c9e:	3b01      	subs	r3, #1
 8001ca0:	b2da      	uxtb	r2, r3
 8001ca2:	4b03      	ldr	r3, [pc, #12]	; (8001cb0 <SCH_Delete_Task+0xb8>)
 8001ca4:	721a      	strb	r2, [r3, #8]
	return Return_code ; // return status
 8001ca6:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ca8:	4618      	mov	r0, r3
 8001caa:	3718      	adds	r7, #24
 8001cac:	46bd      	mov	sp, r7
 8001cae:	bd80      	pop	{r7, pc}
 8001cb0:	20000464 	.word	0x20000464

08001cb4 <setTimer>:
#include "software_timer.h"

int timer_counter[no_timer];
int timer_flag[no_timer];

void setTimer(int index, int duration){
 8001cb4:	b480      	push	{r7}
 8001cb6:	b083      	sub	sp, #12
 8001cb8:	af00      	add	r7, sp, #0
 8001cba:	6078      	str	r0, [r7, #4]
 8001cbc:	6039      	str	r1, [r7, #0]
	timer_counter[index] = duration;
 8001cbe:	4907      	ldr	r1, [pc, #28]	; (8001cdc <setTimer+0x28>)
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	683a      	ldr	r2, [r7, #0]
 8001cc4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	timer_flag[index] = 0;
 8001cc8:	4a05      	ldr	r2, [pc, #20]	; (8001ce0 <setTimer+0x2c>)
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	2100      	movs	r1, #0
 8001cce:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 8001cd2:	bf00      	nop
 8001cd4:	370c      	adds	r7, #12
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	bc80      	pop	{r7}
 8001cda:	4770      	bx	lr
 8001cdc:	20000470 	.word	0x20000470
 8001ce0:	20000480 	.word	0x20000480

08001ce4 <runTimer>:

void runTimer(int index){
 8001ce4:	b480      	push	{r7}
 8001ce6:	b083      	sub	sp, #12
 8001ce8:	af00      	add	r7, sp, #0
 8001cea:	6078      	str	r0, [r7, #4]
	if(timer_counter[index] > 0){
 8001cec:	4a0f      	ldr	r2, [pc, #60]	; (8001d2c <runTimer+0x48>)
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	dd13      	ble.n	8001d20 <runTimer+0x3c>
		timer_counter[index]--;
 8001cf8:	4a0c      	ldr	r2, [pc, #48]	; (8001d2c <runTimer+0x48>)
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d00:	1e5a      	subs	r2, r3, #1
 8001d02:	490a      	ldr	r1, [pc, #40]	; (8001d2c <runTimer+0x48>)
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		if(timer_counter[index] <= 0){
 8001d0a:	4a08      	ldr	r2, [pc, #32]	; (8001d2c <runTimer+0x48>)
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	dc04      	bgt.n	8001d20 <runTimer+0x3c>
			timer_flag[index] = 1;
 8001d16:	4a06      	ldr	r2, [pc, #24]	; (8001d30 <runTimer+0x4c>)
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	2101      	movs	r1, #1
 8001d1c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		}
	}
}
 8001d20:	bf00      	nop
 8001d22:	370c      	adds	r7, #12
 8001d24:	46bd      	mov	sp, r7
 8001d26:	bc80      	pop	{r7}
 8001d28:	4770      	bx	lr
 8001d2a:	bf00      	nop
 8001d2c:	20000470 	.word	0x20000470
 8001d30:	20000480 	.word	0x20000480

08001d34 <AllTimer>:

void AllTimer(){
 8001d34:	b580      	push	{r7, lr}
 8001d36:	b082      	sub	sp, #8
 8001d38:	af00      	add	r7, sp, #0
	for(int i = 0; i < no_timer; i++){
 8001d3a:	2300      	movs	r3, #0
 8001d3c:	607b      	str	r3, [r7, #4]
 8001d3e:	e005      	b.n	8001d4c <AllTimer+0x18>
		runTimer(i);
 8001d40:	6878      	ldr	r0, [r7, #4]
 8001d42:	f7ff ffcf 	bl	8001ce4 <runTimer>
	for(int i = 0; i < no_timer; i++){
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	3301      	adds	r3, #1
 8001d4a:	607b      	str	r3, [r7, #4]
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	2b03      	cmp	r3, #3
 8001d50:	ddf6      	ble.n	8001d40 <AllTimer+0xc>
	}
}
 8001d52:	bf00      	nop
 8001d54:	bf00      	nop
 8001d56:	3708      	adds	r7, #8
 8001d58:	46bd      	mov	sp, r7
 8001d5a:	bd80      	pop	{r7, pc}

08001d5c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d5c:	b480      	push	{r7}
 8001d5e:	b085      	sub	sp, #20
 8001d60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001d62:	4b15      	ldr	r3, [pc, #84]	; (8001db8 <HAL_MspInit+0x5c>)
 8001d64:	699b      	ldr	r3, [r3, #24]
 8001d66:	4a14      	ldr	r2, [pc, #80]	; (8001db8 <HAL_MspInit+0x5c>)
 8001d68:	f043 0301 	orr.w	r3, r3, #1
 8001d6c:	6193      	str	r3, [r2, #24]
 8001d6e:	4b12      	ldr	r3, [pc, #72]	; (8001db8 <HAL_MspInit+0x5c>)
 8001d70:	699b      	ldr	r3, [r3, #24]
 8001d72:	f003 0301 	and.w	r3, r3, #1
 8001d76:	60bb      	str	r3, [r7, #8]
 8001d78:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d7a:	4b0f      	ldr	r3, [pc, #60]	; (8001db8 <HAL_MspInit+0x5c>)
 8001d7c:	69db      	ldr	r3, [r3, #28]
 8001d7e:	4a0e      	ldr	r2, [pc, #56]	; (8001db8 <HAL_MspInit+0x5c>)
 8001d80:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d84:	61d3      	str	r3, [r2, #28]
 8001d86:	4b0c      	ldr	r3, [pc, #48]	; (8001db8 <HAL_MspInit+0x5c>)
 8001d88:	69db      	ldr	r3, [r3, #28]
 8001d8a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001d8e:	607b      	str	r3, [r7, #4]
 8001d90:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001d92:	4b0a      	ldr	r3, [pc, #40]	; (8001dbc <HAL_MspInit+0x60>)
 8001d94:	685b      	ldr	r3, [r3, #4]
 8001d96:	60fb      	str	r3, [r7, #12]
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001d9e:	60fb      	str	r3, [r7, #12]
 8001da0:	68fb      	ldr	r3, [r7, #12]
 8001da2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001da6:	60fb      	str	r3, [r7, #12]
 8001da8:	4a04      	ldr	r2, [pc, #16]	; (8001dbc <HAL_MspInit+0x60>)
 8001daa:	68fb      	ldr	r3, [r7, #12]
 8001dac:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001dae:	bf00      	nop
 8001db0:	3714      	adds	r7, #20
 8001db2:	46bd      	mov	sp, r7
 8001db4:	bc80      	pop	{r7}
 8001db6:	4770      	bx	lr
 8001db8:	40021000 	.word	0x40021000
 8001dbc:	40010000 	.word	0x40010000

08001dc0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001dc0:	b580      	push	{r7, lr}
 8001dc2:	b08a      	sub	sp, #40	; 0x28
 8001dc4:	af00      	add	r7, sp, #0
 8001dc6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dc8:	f107 0314 	add.w	r3, r7, #20
 8001dcc:	2200      	movs	r2, #0
 8001dce:	601a      	str	r2, [r3, #0]
 8001dd0:	605a      	str	r2, [r3, #4]
 8001dd2:	609a      	str	r2, [r3, #8]
 8001dd4:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	4a1d      	ldr	r2, [pc, #116]	; (8001e50 <HAL_I2C_MspInit+0x90>)
 8001ddc:	4293      	cmp	r3, r2
 8001dde:	d132      	bne.n	8001e46 <HAL_I2C_MspInit+0x86>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001de0:	4b1c      	ldr	r3, [pc, #112]	; (8001e54 <HAL_I2C_MspInit+0x94>)
 8001de2:	699b      	ldr	r3, [r3, #24]
 8001de4:	4a1b      	ldr	r2, [pc, #108]	; (8001e54 <HAL_I2C_MspInit+0x94>)
 8001de6:	f043 0308 	orr.w	r3, r3, #8
 8001dea:	6193      	str	r3, [r2, #24]
 8001dec:	4b19      	ldr	r3, [pc, #100]	; (8001e54 <HAL_I2C_MspInit+0x94>)
 8001dee:	699b      	ldr	r3, [r3, #24]
 8001df0:	f003 0308 	and.w	r3, r3, #8
 8001df4:	613b      	str	r3, [r7, #16]
 8001df6:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001df8:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001dfc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001dfe:	2312      	movs	r3, #18
 8001e00:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001e02:	2303      	movs	r3, #3
 8001e04:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e06:	f107 0314 	add.w	r3, r7, #20
 8001e0a:	4619      	mov	r1, r3
 8001e0c:	4812      	ldr	r0, [pc, #72]	; (8001e58 <HAL_I2C_MspInit+0x98>)
 8001e0e:	f000 fe8d 	bl	8002b2c <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_I2C1_ENABLE();
 8001e12:	4b12      	ldr	r3, [pc, #72]	; (8001e5c <HAL_I2C_MspInit+0x9c>)
 8001e14:	685b      	ldr	r3, [r3, #4]
 8001e16:	627b      	str	r3, [r7, #36]	; 0x24
 8001e18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e1a:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8001e1e:	627b      	str	r3, [r7, #36]	; 0x24
 8001e20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e22:	f043 0302 	orr.w	r3, r3, #2
 8001e26:	627b      	str	r3, [r7, #36]	; 0x24
 8001e28:	4a0c      	ldr	r2, [pc, #48]	; (8001e5c <HAL_I2C_MspInit+0x9c>)
 8001e2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e2c:	6053      	str	r3, [r2, #4]

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001e2e:	4b09      	ldr	r3, [pc, #36]	; (8001e54 <HAL_I2C_MspInit+0x94>)
 8001e30:	69db      	ldr	r3, [r3, #28]
 8001e32:	4a08      	ldr	r2, [pc, #32]	; (8001e54 <HAL_I2C_MspInit+0x94>)
 8001e34:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001e38:	61d3      	str	r3, [r2, #28]
 8001e3a:	4b06      	ldr	r3, [pc, #24]	; (8001e54 <HAL_I2C_MspInit+0x94>)
 8001e3c:	69db      	ldr	r3, [r3, #28]
 8001e3e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001e42:	60fb      	str	r3, [r7, #12]
 8001e44:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001e46:	bf00      	nop
 8001e48:	3728      	adds	r7, #40	; 0x28
 8001e4a:	46bd      	mov	sp, r7
 8001e4c:	bd80      	pop	{r7, pc}
 8001e4e:	bf00      	nop
 8001e50:	40005400 	.word	0x40005400
 8001e54:	40021000 	.word	0x40021000
 8001e58:	40010c00 	.word	0x40010c00
 8001e5c:	40010000 	.word	0x40010000

08001e60 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001e60:	b580      	push	{r7, lr}
 8001e62:	b084      	sub	sp, #16
 8001e64:	af00      	add	r7, sp, #0
 8001e66:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001e70:	d135      	bne.n	8001ede <HAL_TIM_Base_MspInit+0x7e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001e72:	4b29      	ldr	r3, [pc, #164]	; (8001f18 <HAL_TIM_Base_MspInit+0xb8>)
 8001e74:	69db      	ldr	r3, [r3, #28]
 8001e76:	4a28      	ldr	r2, [pc, #160]	; (8001f18 <HAL_TIM_Base_MspInit+0xb8>)
 8001e78:	f043 0301 	orr.w	r3, r3, #1
 8001e7c:	61d3      	str	r3, [r2, #28]
 8001e7e:	4b26      	ldr	r3, [pc, #152]	; (8001f18 <HAL_TIM_Base_MspInit+0xb8>)
 8001e80:	69db      	ldr	r3, [r3, #28]
 8001e82:	f003 0301 	and.w	r3, r3, #1
 8001e86:	60fb      	str	r3, [r7, #12]
 8001e88:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 DMA Init */
    /* TIM2_CH1 Init */
    hdma_tim2_ch1.Instance = DMA1_Channel5;
 8001e8a:	4b24      	ldr	r3, [pc, #144]	; (8001f1c <HAL_TIM_Base_MspInit+0xbc>)
 8001e8c:	4a24      	ldr	r2, [pc, #144]	; (8001f20 <HAL_TIM_Base_MspInit+0xc0>)
 8001e8e:	601a      	str	r2, [r3, #0]
    hdma_tim2_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001e90:	4b22      	ldr	r3, [pc, #136]	; (8001f1c <HAL_TIM_Base_MspInit+0xbc>)
 8001e92:	2210      	movs	r2, #16
 8001e94:	605a      	str	r2, [r3, #4]
    hdma_tim2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001e96:	4b21      	ldr	r3, [pc, #132]	; (8001f1c <HAL_TIM_Base_MspInit+0xbc>)
 8001e98:	2200      	movs	r2, #0
 8001e9a:	609a      	str	r2, [r3, #8]
    hdma_tim2_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8001e9c:	4b1f      	ldr	r3, [pc, #124]	; (8001f1c <HAL_TIM_Base_MspInit+0xbc>)
 8001e9e:	2280      	movs	r2, #128	; 0x80
 8001ea0:	60da      	str	r2, [r3, #12]
    hdma_tim2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001ea2:	4b1e      	ldr	r3, [pc, #120]	; (8001f1c <HAL_TIM_Base_MspInit+0xbc>)
 8001ea4:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001ea8:	611a      	str	r2, [r3, #16]
    hdma_tim2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001eaa:	4b1c      	ldr	r3, [pc, #112]	; (8001f1c <HAL_TIM_Base_MspInit+0xbc>)
 8001eac:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001eb0:	615a      	str	r2, [r3, #20]
    hdma_tim2_ch1.Init.Mode = DMA_NORMAL;
 8001eb2:	4b1a      	ldr	r3, [pc, #104]	; (8001f1c <HAL_TIM_Base_MspInit+0xbc>)
 8001eb4:	2200      	movs	r2, #0
 8001eb6:	619a      	str	r2, [r3, #24]
    hdma_tim2_ch1.Init.Priority = DMA_PRIORITY_HIGH;
 8001eb8:	4b18      	ldr	r3, [pc, #96]	; (8001f1c <HAL_TIM_Base_MspInit+0xbc>)
 8001eba:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001ebe:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_tim2_ch1) != HAL_OK)
 8001ec0:	4816      	ldr	r0, [pc, #88]	; (8001f1c <HAL_TIM_Base_MspInit+0xbc>)
 8001ec2:	f000 fb91 	bl	80025e8 <HAL_DMA_Init>
 8001ec6:	4603      	mov	r3, r0
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d001      	beq.n	8001ed0 <HAL_TIM_Base_MspInit+0x70>
    {
      Error_Handler();
 8001ecc:	f7ff fd9c 	bl	8001a08 <Error_Handler>
    }

    __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim2_ch1);
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	4a12      	ldr	r2, [pc, #72]	; (8001f1c <HAL_TIM_Base_MspInit+0xbc>)
 8001ed4:	625a      	str	r2, [r3, #36]	; 0x24
 8001ed6:	4a11      	ldr	r2, [pc, #68]	; (8001f1c <HAL_TIM_Base_MspInit+0xbc>)
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001edc:	e018      	b.n	8001f10 <HAL_TIM_Base_MspInit+0xb0>
  else if(htim_base->Instance==TIM3)
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	4a10      	ldr	r2, [pc, #64]	; (8001f24 <HAL_TIM_Base_MspInit+0xc4>)
 8001ee4:	4293      	cmp	r3, r2
 8001ee6:	d113      	bne.n	8001f10 <HAL_TIM_Base_MspInit+0xb0>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001ee8:	4b0b      	ldr	r3, [pc, #44]	; (8001f18 <HAL_TIM_Base_MspInit+0xb8>)
 8001eea:	69db      	ldr	r3, [r3, #28]
 8001eec:	4a0a      	ldr	r2, [pc, #40]	; (8001f18 <HAL_TIM_Base_MspInit+0xb8>)
 8001eee:	f043 0302 	orr.w	r3, r3, #2
 8001ef2:	61d3      	str	r3, [r2, #28]
 8001ef4:	4b08      	ldr	r3, [pc, #32]	; (8001f18 <HAL_TIM_Base_MspInit+0xb8>)
 8001ef6:	69db      	ldr	r3, [r3, #28]
 8001ef8:	f003 0302 	and.w	r3, r3, #2
 8001efc:	60bb      	str	r3, [r7, #8]
 8001efe:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8001f00:	2200      	movs	r2, #0
 8001f02:	2100      	movs	r1, #0
 8001f04:	201d      	movs	r0, #29
 8001f06:	f000 fb38 	bl	800257a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001f0a:	201d      	movs	r0, #29
 8001f0c:	f000 fb51 	bl	80025b2 <HAL_NVIC_EnableIRQ>
}
 8001f10:	bf00      	nop
 8001f12:	3710      	adds	r7, #16
 8001f14:	46bd      	mov	sp, r7
 8001f16:	bd80      	pop	{r7, pc}
 8001f18:	40021000 	.word	0x40021000
 8001f1c:	200002f4 	.word	0x200002f4
 8001f20:	40020058 	.word	0x40020058
 8001f24:	40000400 	.word	0x40000400

08001f28 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	b088      	sub	sp, #32
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f30:	f107 0310 	add.w	r3, r7, #16
 8001f34:	2200      	movs	r2, #0
 8001f36:	601a      	str	r2, [r3, #0]
 8001f38:	605a      	str	r2, [r3, #4]
 8001f3a:	609a      	str	r2, [r3, #8]
 8001f3c:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM2)
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	681b      	ldr	r3, [r3, #0]
 8001f42:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001f46:	d117      	bne.n	8001f78 <HAL_TIM_MspPostInit+0x50>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f48:	4b0d      	ldr	r3, [pc, #52]	; (8001f80 <HAL_TIM_MspPostInit+0x58>)
 8001f4a:	699b      	ldr	r3, [r3, #24]
 8001f4c:	4a0c      	ldr	r2, [pc, #48]	; (8001f80 <HAL_TIM_MspPostInit+0x58>)
 8001f4e:	f043 0304 	orr.w	r3, r3, #4
 8001f52:	6193      	str	r3, [r2, #24]
 8001f54:	4b0a      	ldr	r3, [pc, #40]	; (8001f80 <HAL_TIM_MspPostInit+0x58>)
 8001f56:	699b      	ldr	r3, [r3, #24]
 8001f58:	f003 0304 	and.w	r3, r3, #4
 8001f5c:	60fb      	str	r3, [r7, #12]
 8001f5e:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001f60:	2301      	movs	r3, #1
 8001f62:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f64:	2302      	movs	r3, #2
 8001f66:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f68:	2302      	movs	r3, #2
 8001f6a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f6c:	f107 0310 	add.w	r3, r7, #16
 8001f70:	4619      	mov	r1, r3
 8001f72:	4804      	ldr	r0, [pc, #16]	; (8001f84 <HAL_TIM_MspPostInit+0x5c>)
 8001f74:	f000 fdda 	bl	8002b2c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001f78:	bf00      	nop
 8001f7a:	3720      	adds	r7, #32
 8001f7c:	46bd      	mov	sp, r7
 8001f7e:	bd80      	pop	{r7, pc}
 8001f80:	40021000 	.word	0x40021000
 8001f84:	40010800 	.word	0x40010800

08001f88 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001f88:	b580      	push	{r7, lr}
 8001f8a:	b088      	sub	sp, #32
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f90:	f107 0310 	add.w	r3, r7, #16
 8001f94:	2200      	movs	r2, #0
 8001f96:	601a      	str	r2, [r3, #0]
 8001f98:	605a      	str	r2, [r3, #4]
 8001f9a:	609a      	str	r2, [r3, #8]
 8001f9c:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	4a20      	ldr	r2, [pc, #128]	; (8002024 <HAL_UART_MspInit+0x9c>)
 8001fa4:	4293      	cmp	r3, r2
 8001fa6:	d139      	bne.n	800201c <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001fa8:	4b1f      	ldr	r3, [pc, #124]	; (8002028 <HAL_UART_MspInit+0xa0>)
 8001faa:	699b      	ldr	r3, [r3, #24]
 8001fac:	4a1e      	ldr	r2, [pc, #120]	; (8002028 <HAL_UART_MspInit+0xa0>)
 8001fae:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001fb2:	6193      	str	r3, [r2, #24]
 8001fb4:	4b1c      	ldr	r3, [pc, #112]	; (8002028 <HAL_UART_MspInit+0xa0>)
 8001fb6:	699b      	ldr	r3, [r3, #24]
 8001fb8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001fbc:	60fb      	str	r3, [r7, #12]
 8001fbe:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fc0:	4b19      	ldr	r3, [pc, #100]	; (8002028 <HAL_UART_MspInit+0xa0>)
 8001fc2:	699b      	ldr	r3, [r3, #24]
 8001fc4:	4a18      	ldr	r2, [pc, #96]	; (8002028 <HAL_UART_MspInit+0xa0>)
 8001fc6:	f043 0304 	orr.w	r3, r3, #4
 8001fca:	6193      	str	r3, [r2, #24]
 8001fcc:	4b16      	ldr	r3, [pc, #88]	; (8002028 <HAL_UART_MspInit+0xa0>)
 8001fce:	699b      	ldr	r3, [r3, #24]
 8001fd0:	f003 0304 	and.w	r3, r3, #4
 8001fd4:	60bb      	str	r3, [r7, #8]
 8001fd6:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001fd8:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001fdc:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fde:	2302      	movs	r3, #2
 8001fe0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001fe2:	2303      	movs	r3, #3
 8001fe4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fe6:	f107 0310 	add.w	r3, r7, #16
 8001fea:	4619      	mov	r1, r3
 8001fec:	480f      	ldr	r0, [pc, #60]	; (800202c <HAL_UART_MspInit+0xa4>)
 8001fee:	f000 fd9d 	bl	8002b2c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001ff2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001ff6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ff8:	2300      	movs	r3, #0
 8001ffa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ffc:	2300      	movs	r3, #0
 8001ffe:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002000:	f107 0310 	add.w	r3, r7, #16
 8002004:	4619      	mov	r1, r3
 8002006:	4809      	ldr	r0, [pc, #36]	; (800202c <HAL_UART_MspInit+0xa4>)
 8002008:	f000 fd90 	bl	8002b2c <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 1, 0);
 800200c:	2200      	movs	r2, #0
 800200e:	2101      	movs	r1, #1
 8002010:	2025      	movs	r0, #37	; 0x25
 8002012:	f000 fab2 	bl	800257a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002016:	2025      	movs	r0, #37	; 0x25
 8002018:	f000 facb 	bl	80025b2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 800201c:	bf00      	nop
 800201e:	3720      	adds	r7, #32
 8002020:	46bd      	mov	sp, r7
 8002022:	bd80      	pop	{r7, pc}
 8002024:	40013800 	.word	0x40013800
 8002028:	40021000 	.word	0x40021000
 800202c:	40010800 	.word	0x40010800

08002030 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002030:	b480      	push	{r7}
 8002032:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002034:	e7fe      	b.n	8002034 <NMI_Handler+0x4>

08002036 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002036:	b480      	push	{r7}
 8002038:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800203a:	e7fe      	b.n	800203a <HardFault_Handler+0x4>

0800203c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800203c:	b480      	push	{r7}
 800203e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002040:	e7fe      	b.n	8002040 <MemManage_Handler+0x4>

08002042 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002042:	b480      	push	{r7}
 8002044:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002046:	e7fe      	b.n	8002046 <BusFault_Handler+0x4>

08002048 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002048:	b480      	push	{r7}
 800204a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800204c:	e7fe      	b.n	800204c <UsageFault_Handler+0x4>

0800204e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800204e:	b480      	push	{r7}
 8002050:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002052:	bf00      	nop
 8002054:	46bd      	mov	sp, r7
 8002056:	bc80      	pop	{r7}
 8002058:	4770      	bx	lr

0800205a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800205a:	b480      	push	{r7}
 800205c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800205e:	bf00      	nop
 8002060:	46bd      	mov	sp, r7
 8002062:	bc80      	pop	{r7}
 8002064:	4770      	bx	lr

08002066 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002066:	b480      	push	{r7}
 8002068:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800206a:	bf00      	nop
 800206c:	46bd      	mov	sp, r7
 800206e:	bc80      	pop	{r7}
 8002070:	4770      	bx	lr

08002072 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002072:	b580      	push	{r7, lr}
 8002074:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002076:	f000 f969 	bl	800234c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800207a:	bf00      	nop
 800207c:	bd80      	pop	{r7, pc}
	...

08002080 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8002080:	b580      	push	{r7, lr}
 8002082:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim2_ch1);
 8002084:	4802      	ldr	r0, [pc, #8]	; (8002090 <DMA1_Channel5_IRQHandler+0x10>)
 8002086:	f000 fc1d 	bl	80028c4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 800208a:	bf00      	nop
 800208c:	bd80      	pop	{r7, pc}
 800208e:	bf00      	nop
 8002090:	200002f4 	.word	0x200002f4

08002094 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002094:	b580      	push	{r7, lr}
 8002096:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002098:	4802      	ldr	r0, [pc, #8]	; (80020a4 <TIM3_IRQHandler+0x10>)
 800209a:	f002 fddb 	bl	8004c54 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800209e:	bf00      	nop
 80020a0:	bd80      	pop	{r7, pc}
 80020a2:	bf00      	nop
 80020a4:	2000038c 	.word	0x2000038c

080020a8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80020a8:	b580      	push	{r7, lr}
 80020aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80020ac:	4802      	ldr	r0, [pc, #8]	; (80020b8 <USART1_IRQHandler+0x10>)
 80020ae:	f003 fd4d 	bl	8005b4c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80020b2:	bf00      	nop
 80020b4:	bd80      	pop	{r7, pc}
 80020b6:	bf00      	nop
 80020b8:	200003d4 	.word	0x200003d4

080020bc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80020bc:	b480      	push	{r7}
 80020be:	af00      	add	r7, sp, #0
	return 1;
 80020c0:	2301      	movs	r3, #1
}
 80020c2:	4618      	mov	r0, r3
 80020c4:	46bd      	mov	sp, r7
 80020c6:	bc80      	pop	{r7}
 80020c8:	4770      	bx	lr

080020ca <_kill>:

int _kill(int pid, int sig)
{
 80020ca:	b580      	push	{r7, lr}
 80020cc:	b082      	sub	sp, #8
 80020ce:	af00      	add	r7, sp, #0
 80020d0:	6078      	str	r0, [r7, #4]
 80020d2:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80020d4:	f004 fa74 	bl	80065c0 <__errno>
 80020d8:	4603      	mov	r3, r0
 80020da:	2216      	movs	r2, #22
 80020dc:	601a      	str	r2, [r3, #0]
	return -1;
 80020de:	f04f 33ff 	mov.w	r3, #4294967295
}
 80020e2:	4618      	mov	r0, r3
 80020e4:	3708      	adds	r7, #8
 80020e6:	46bd      	mov	sp, r7
 80020e8:	bd80      	pop	{r7, pc}

080020ea <_exit>:

void _exit (int status)
{
 80020ea:	b580      	push	{r7, lr}
 80020ec:	b082      	sub	sp, #8
 80020ee:	af00      	add	r7, sp, #0
 80020f0:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80020f2:	f04f 31ff 	mov.w	r1, #4294967295
 80020f6:	6878      	ldr	r0, [r7, #4]
 80020f8:	f7ff ffe7 	bl	80020ca <_kill>
	while (1) {}		/* Make sure we hang here */
 80020fc:	e7fe      	b.n	80020fc <_exit+0x12>

080020fe <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80020fe:	b580      	push	{r7, lr}
 8002100:	b086      	sub	sp, #24
 8002102:	af00      	add	r7, sp, #0
 8002104:	60f8      	str	r0, [r7, #12]
 8002106:	60b9      	str	r1, [r7, #8]
 8002108:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800210a:	2300      	movs	r3, #0
 800210c:	617b      	str	r3, [r7, #20]
 800210e:	e00a      	b.n	8002126 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002110:	f3af 8000 	nop.w
 8002114:	4601      	mov	r1, r0
 8002116:	68bb      	ldr	r3, [r7, #8]
 8002118:	1c5a      	adds	r2, r3, #1
 800211a:	60ba      	str	r2, [r7, #8]
 800211c:	b2ca      	uxtb	r2, r1
 800211e:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002120:	697b      	ldr	r3, [r7, #20]
 8002122:	3301      	adds	r3, #1
 8002124:	617b      	str	r3, [r7, #20]
 8002126:	697a      	ldr	r2, [r7, #20]
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	429a      	cmp	r2, r3
 800212c:	dbf0      	blt.n	8002110 <_read+0x12>
	}

return len;
 800212e:	687b      	ldr	r3, [r7, #4]
}
 8002130:	4618      	mov	r0, r3
 8002132:	3718      	adds	r7, #24
 8002134:	46bd      	mov	sp, r7
 8002136:	bd80      	pop	{r7, pc}

08002138 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002138:	b580      	push	{r7, lr}
 800213a:	b086      	sub	sp, #24
 800213c:	af00      	add	r7, sp, #0
 800213e:	60f8      	str	r0, [r7, #12]
 8002140:	60b9      	str	r1, [r7, #8]
 8002142:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002144:	2300      	movs	r3, #0
 8002146:	617b      	str	r3, [r7, #20]
 8002148:	e009      	b.n	800215e <_write+0x26>
	{
		__io_putchar(*ptr++);
 800214a:	68bb      	ldr	r3, [r7, #8]
 800214c:	1c5a      	adds	r2, r3, #1
 800214e:	60ba      	str	r2, [r7, #8]
 8002150:	781b      	ldrb	r3, [r3, #0]
 8002152:	4618      	mov	r0, r3
 8002154:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002158:	697b      	ldr	r3, [r7, #20]
 800215a:	3301      	adds	r3, #1
 800215c:	617b      	str	r3, [r7, #20]
 800215e:	697a      	ldr	r2, [r7, #20]
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	429a      	cmp	r2, r3
 8002164:	dbf1      	blt.n	800214a <_write+0x12>
	}
	return len;
 8002166:	687b      	ldr	r3, [r7, #4]
}
 8002168:	4618      	mov	r0, r3
 800216a:	3718      	adds	r7, #24
 800216c:	46bd      	mov	sp, r7
 800216e:	bd80      	pop	{r7, pc}

08002170 <_close>:

int _close(int file)
{
 8002170:	b480      	push	{r7}
 8002172:	b083      	sub	sp, #12
 8002174:	af00      	add	r7, sp, #0
 8002176:	6078      	str	r0, [r7, #4]
	return -1;
 8002178:	f04f 33ff 	mov.w	r3, #4294967295
}
 800217c:	4618      	mov	r0, r3
 800217e:	370c      	adds	r7, #12
 8002180:	46bd      	mov	sp, r7
 8002182:	bc80      	pop	{r7}
 8002184:	4770      	bx	lr

08002186 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002186:	b480      	push	{r7}
 8002188:	b083      	sub	sp, #12
 800218a:	af00      	add	r7, sp, #0
 800218c:	6078      	str	r0, [r7, #4]
 800218e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002190:	683b      	ldr	r3, [r7, #0]
 8002192:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002196:	605a      	str	r2, [r3, #4]
	return 0;
 8002198:	2300      	movs	r3, #0
}
 800219a:	4618      	mov	r0, r3
 800219c:	370c      	adds	r7, #12
 800219e:	46bd      	mov	sp, r7
 80021a0:	bc80      	pop	{r7}
 80021a2:	4770      	bx	lr

080021a4 <_isatty>:

int _isatty(int file)
{
 80021a4:	b480      	push	{r7}
 80021a6:	b083      	sub	sp, #12
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	6078      	str	r0, [r7, #4]
	return 1;
 80021ac:	2301      	movs	r3, #1
}
 80021ae:	4618      	mov	r0, r3
 80021b0:	370c      	adds	r7, #12
 80021b2:	46bd      	mov	sp, r7
 80021b4:	bc80      	pop	{r7}
 80021b6:	4770      	bx	lr

080021b8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80021b8:	b480      	push	{r7}
 80021ba:	b085      	sub	sp, #20
 80021bc:	af00      	add	r7, sp, #0
 80021be:	60f8      	str	r0, [r7, #12]
 80021c0:	60b9      	str	r1, [r7, #8]
 80021c2:	607a      	str	r2, [r7, #4]
	return 0;
 80021c4:	2300      	movs	r3, #0
}
 80021c6:	4618      	mov	r0, r3
 80021c8:	3714      	adds	r7, #20
 80021ca:	46bd      	mov	sp, r7
 80021cc:	bc80      	pop	{r7}
 80021ce:	4770      	bx	lr

080021d0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80021d0:	b580      	push	{r7, lr}
 80021d2:	b086      	sub	sp, #24
 80021d4:	af00      	add	r7, sp, #0
 80021d6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80021d8:	4a14      	ldr	r2, [pc, #80]	; (800222c <_sbrk+0x5c>)
 80021da:	4b15      	ldr	r3, [pc, #84]	; (8002230 <_sbrk+0x60>)
 80021dc:	1ad3      	subs	r3, r2, r3
 80021de:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80021e0:	697b      	ldr	r3, [r7, #20]
 80021e2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80021e4:	4b13      	ldr	r3, [pc, #76]	; (8002234 <_sbrk+0x64>)
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d102      	bne.n	80021f2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80021ec:	4b11      	ldr	r3, [pc, #68]	; (8002234 <_sbrk+0x64>)
 80021ee:	4a12      	ldr	r2, [pc, #72]	; (8002238 <_sbrk+0x68>)
 80021f0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80021f2:	4b10      	ldr	r3, [pc, #64]	; (8002234 <_sbrk+0x64>)
 80021f4:	681a      	ldr	r2, [r3, #0]
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	4413      	add	r3, r2
 80021fa:	693a      	ldr	r2, [r7, #16]
 80021fc:	429a      	cmp	r2, r3
 80021fe:	d207      	bcs.n	8002210 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002200:	f004 f9de 	bl	80065c0 <__errno>
 8002204:	4603      	mov	r3, r0
 8002206:	220c      	movs	r2, #12
 8002208:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800220a:	f04f 33ff 	mov.w	r3, #4294967295
 800220e:	e009      	b.n	8002224 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002210:	4b08      	ldr	r3, [pc, #32]	; (8002234 <_sbrk+0x64>)
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002216:	4b07      	ldr	r3, [pc, #28]	; (8002234 <_sbrk+0x64>)
 8002218:	681a      	ldr	r2, [r3, #0]
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	4413      	add	r3, r2
 800221e:	4a05      	ldr	r2, [pc, #20]	; (8002234 <_sbrk+0x64>)
 8002220:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002222:	68fb      	ldr	r3, [r7, #12]
}
 8002224:	4618      	mov	r0, r3
 8002226:	3718      	adds	r7, #24
 8002228:	46bd      	mov	sp, r7
 800222a:	bd80      	pop	{r7, pc}
 800222c:	20005000 	.word	0x20005000
 8002230:	00000400 	.word	0x00000400
 8002234:	20000204 	.word	0x20000204
 8002238:	200004a8 	.word	0x200004a8

0800223c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800223c:	b480      	push	{r7}
 800223e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002240:	bf00      	nop
 8002242:	46bd      	mov	sp, r7
 8002244:	bc80      	pop	{r7}
 8002246:	4770      	bx	lr

08002248 <UART_SendString>:

#include "uart-esp32.h"

extern UART_HandleTypeDef huart1;

HAL_StatusTypeDef UART_SendString(const char *data) {
 8002248:	b580      	push	{r7, lr}
 800224a:	b082      	sub	sp, #8
 800224c:	af00      	add	r7, sp, #0
 800224e:	6078      	str	r0, [r7, #4]
    return HAL_UART_Transmit(&huart1, (uint8_t *)data, strlen(data), 1000);
 8002250:	6878      	ldr	r0, [r7, #4]
 8002252:	f7fd ff7d 	bl	8000150 <strlen>
 8002256:	4603      	mov	r3, r0
 8002258:	b29a      	uxth	r2, r3
 800225a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800225e:	6879      	ldr	r1, [r7, #4]
 8002260:	4803      	ldr	r0, [pc, #12]	; (8002270 <UART_SendString+0x28>)
 8002262:	f003 fbe7 	bl	8005a34 <HAL_UART_Transmit>
 8002266:	4603      	mov	r3, r0
}
 8002268:	4618      	mov	r0, r3
 800226a:	3708      	adds	r7, #8
 800226c:	46bd      	mov	sp, r7
 800226e:	bd80      	pop	{r7, pc}
 8002270:	200003d4 	.word	0x200003d4

08002274 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002274:	f7ff ffe2 	bl	800223c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002278:	480b      	ldr	r0, [pc, #44]	; (80022a8 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800227a:	490c      	ldr	r1, [pc, #48]	; (80022ac <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800227c:	4a0c      	ldr	r2, [pc, #48]	; (80022b0 <LoopFillZerobss+0x16>)
  movs r3, #0
 800227e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002280:	e002      	b.n	8002288 <LoopCopyDataInit>

08002282 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002282:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002284:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002286:	3304      	adds	r3, #4

08002288 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002288:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800228a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800228c:	d3f9      	bcc.n	8002282 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800228e:	4a09      	ldr	r2, [pc, #36]	; (80022b4 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8002290:	4c09      	ldr	r4, [pc, #36]	; (80022b8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002292:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002294:	e001      	b.n	800229a <LoopFillZerobss>

08002296 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002296:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002298:	3204      	adds	r2, #4

0800229a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800229a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800229c:	d3fb      	bcc.n	8002296 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800229e:	f004 f995 	bl	80065cc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80022a2:	f7ff f9af 	bl	8001604 <main>
  bx lr
 80022a6:	4770      	bx	lr
  ldr r0, =_sdata
 80022a8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80022ac:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 80022b0:	080097e4 	.word	0x080097e4
  ldr r2, =_sbss
 80022b4:	200001e4 	.word	0x200001e4
  ldr r4, =_ebss
 80022b8:	200004a4 	.word	0x200004a4

080022bc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80022bc:	e7fe      	b.n	80022bc <ADC1_2_IRQHandler>
	...

080022c0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80022c0:	b580      	push	{r7, lr}
 80022c2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80022c4:	4b08      	ldr	r3, [pc, #32]	; (80022e8 <HAL_Init+0x28>)
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	4a07      	ldr	r2, [pc, #28]	; (80022e8 <HAL_Init+0x28>)
 80022ca:	f043 0310 	orr.w	r3, r3, #16
 80022ce:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80022d0:	2003      	movs	r0, #3
 80022d2:	f000 f947 	bl	8002564 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80022d6:	200f      	movs	r0, #15
 80022d8:	f000 f808 	bl	80022ec <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80022dc:	f7ff fd3e 	bl	8001d5c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80022e0:	2300      	movs	r3, #0
}
 80022e2:	4618      	mov	r0, r3
 80022e4:	bd80      	pop	{r7, pc}
 80022e6:	bf00      	nop
 80022e8:	40022000 	.word	0x40022000

080022ec <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80022ec:	b580      	push	{r7, lr}
 80022ee:	b082      	sub	sp, #8
 80022f0:	af00      	add	r7, sp, #0
 80022f2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80022f4:	4b12      	ldr	r3, [pc, #72]	; (8002340 <HAL_InitTick+0x54>)
 80022f6:	681a      	ldr	r2, [r3, #0]
 80022f8:	4b12      	ldr	r3, [pc, #72]	; (8002344 <HAL_InitTick+0x58>)
 80022fa:	781b      	ldrb	r3, [r3, #0]
 80022fc:	4619      	mov	r1, r3
 80022fe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002302:	fbb3 f3f1 	udiv	r3, r3, r1
 8002306:	fbb2 f3f3 	udiv	r3, r2, r3
 800230a:	4618      	mov	r0, r3
 800230c:	f000 f95f 	bl	80025ce <HAL_SYSTICK_Config>
 8002310:	4603      	mov	r3, r0
 8002312:	2b00      	cmp	r3, #0
 8002314:	d001      	beq.n	800231a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002316:	2301      	movs	r3, #1
 8002318:	e00e      	b.n	8002338 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	2b0f      	cmp	r3, #15
 800231e:	d80a      	bhi.n	8002336 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002320:	2200      	movs	r2, #0
 8002322:	6879      	ldr	r1, [r7, #4]
 8002324:	f04f 30ff 	mov.w	r0, #4294967295
 8002328:	f000 f927 	bl	800257a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800232c:	4a06      	ldr	r2, [pc, #24]	; (8002348 <HAL_InitTick+0x5c>)
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002332:	2300      	movs	r3, #0
 8002334:	e000      	b.n	8002338 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002336:	2301      	movs	r3, #1
}
 8002338:	4618      	mov	r0, r3
 800233a:	3708      	adds	r7, #8
 800233c:	46bd      	mov	sp, r7
 800233e:	bd80      	pop	{r7, pc}
 8002340:	20000008 	.word	0x20000008
 8002344:	20000010 	.word	0x20000010
 8002348:	2000000c 	.word	0x2000000c

0800234c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800234c:	b480      	push	{r7}
 800234e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002350:	4b05      	ldr	r3, [pc, #20]	; (8002368 <HAL_IncTick+0x1c>)
 8002352:	781b      	ldrb	r3, [r3, #0]
 8002354:	461a      	mov	r2, r3
 8002356:	4b05      	ldr	r3, [pc, #20]	; (800236c <HAL_IncTick+0x20>)
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	4413      	add	r3, r2
 800235c:	4a03      	ldr	r2, [pc, #12]	; (800236c <HAL_IncTick+0x20>)
 800235e:	6013      	str	r3, [r2, #0]
}
 8002360:	bf00      	nop
 8002362:	46bd      	mov	sp, r7
 8002364:	bc80      	pop	{r7}
 8002366:	4770      	bx	lr
 8002368:	20000010 	.word	0x20000010
 800236c:	20000490 	.word	0x20000490

08002370 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002370:	b480      	push	{r7}
 8002372:	af00      	add	r7, sp, #0
  return uwTick;
 8002374:	4b02      	ldr	r3, [pc, #8]	; (8002380 <HAL_GetTick+0x10>)
 8002376:	681b      	ldr	r3, [r3, #0]
}
 8002378:	4618      	mov	r0, r3
 800237a:	46bd      	mov	sp, r7
 800237c:	bc80      	pop	{r7}
 800237e:	4770      	bx	lr
 8002380:	20000490 	.word	0x20000490

08002384 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002384:	b580      	push	{r7, lr}
 8002386:	b084      	sub	sp, #16
 8002388:	af00      	add	r7, sp, #0
 800238a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800238c:	f7ff fff0 	bl	8002370 <HAL_GetTick>
 8002390:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	f1b3 3fff 	cmp.w	r3, #4294967295
 800239c:	d005      	beq.n	80023aa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800239e:	4b0a      	ldr	r3, [pc, #40]	; (80023c8 <HAL_Delay+0x44>)
 80023a0:	781b      	ldrb	r3, [r3, #0]
 80023a2:	461a      	mov	r2, r3
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	4413      	add	r3, r2
 80023a8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80023aa:	bf00      	nop
 80023ac:	f7ff ffe0 	bl	8002370 <HAL_GetTick>
 80023b0:	4602      	mov	r2, r0
 80023b2:	68bb      	ldr	r3, [r7, #8]
 80023b4:	1ad3      	subs	r3, r2, r3
 80023b6:	68fa      	ldr	r2, [r7, #12]
 80023b8:	429a      	cmp	r2, r3
 80023ba:	d8f7      	bhi.n	80023ac <HAL_Delay+0x28>
  {
  }
}
 80023bc:	bf00      	nop
 80023be:	bf00      	nop
 80023c0:	3710      	adds	r7, #16
 80023c2:	46bd      	mov	sp, r7
 80023c4:	bd80      	pop	{r7, pc}
 80023c6:	bf00      	nop
 80023c8:	20000010 	.word	0x20000010

080023cc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80023cc:	b480      	push	{r7}
 80023ce:	b085      	sub	sp, #20
 80023d0:	af00      	add	r7, sp, #0
 80023d2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	f003 0307 	and.w	r3, r3, #7
 80023da:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80023dc:	4b0c      	ldr	r3, [pc, #48]	; (8002410 <__NVIC_SetPriorityGrouping+0x44>)
 80023de:	68db      	ldr	r3, [r3, #12]
 80023e0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80023e2:	68ba      	ldr	r2, [r7, #8]
 80023e4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80023e8:	4013      	ands	r3, r2
 80023ea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80023f0:	68bb      	ldr	r3, [r7, #8]
 80023f2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80023f4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80023f8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80023fc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80023fe:	4a04      	ldr	r2, [pc, #16]	; (8002410 <__NVIC_SetPriorityGrouping+0x44>)
 8002400:	68bb      	ldr	r3, [r7, #8]
 8002402:	60d3      	str	r3, [r2, #12]
}
 8002404:	bf00      	nop
 8002406:	3714      	adds	r7, #20
 8002408:	46bd      	mov	sp, r7
 800240a:	bc80      	pop	{r7}
 800240c:	4770      	bx	lr
 800240e:	bf00      	nop
 8002410:	e000ed00 	.word	0xe000ed00

08002414 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002414:	b480      	push	{r7}
 8002416:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002418:	4b04      	ldr	r3, [pc, #16]	; (800242c <__NVIC_GetPriorityGrouping+0x18>)
 800241a:	68db      	ldr	r3, [r3, #12]
 800241c:	0a1b      	lsrs	r3, r3, #8
 800241e:	f003 0307 	and.w	r3, r3, #7
}
 8002422:	4618      	mov	r0, r3
 8002424:	46bd      	mov	sp, r7
 8002426:	bc80      	pop	{r7}
 8002428:	4770      	bx	lr
 800242a:	bf00      	nop
 800242c:	e000ed00 	.word	0xe000ed00

08002430 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002430:	b480      	push	{r7}
 8002432:	b083      	sub	sp, #12
 8002434:	af00      	add	r7, sp, #0
 8002436:	4603      	mov	r3, r0
 8002438:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800243a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800243e:	2b00      	cmp	r3, #0
 8002440:	db0b      	blt.n	800245a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002442:	79fb      	ldrb	r3, [r7, #7]
 8002444:	f003 021f 	and.w	r2, r3, #31
 8002448:	4906      	ldr	r1, [pc, #24]	; (8002464 <__NVIC_EnableIRQ+0x34>)
 800244a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800244e:	095b      	lsrs	r3, r3, #5
 8002450:	2001      	movs	r0, #1
 8002452:	fa00 f202 	lsl.w	r2, r0, r2
 8002456:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800245a:	bf00      	nop
 800245c:	370c      	adds	r7, #12
 800245e:	46bd      	mov	sp, r7
 8002460:	bc80      	pop	{r7}
 8002462:	4770      	bx	lr
 8002464:	e000e100 	.word	0xe000e100

08002468 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002468:	b480      	push	{r7}
 800246a:	b083      	sub	sp, #12
 800246c:	af00      	add	r7, sp, #0
 800246e:	4603      	mov	r3, r0
 8002470:	6039      	str	r1, [r7, #0]
 8002472:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002474:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002478:	2b00      	cmp	r3, #0
 800247a:	db0a      	blt.n	8002492 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800247c:	683b      	ldr	r3, [r7, #0]
 800247e:	b2da      	uxtb	r2, r3
 8002480:	490c      	ldr	r1, [pc, #48]	; (80024b4 <__NVIC_SetPriority+0x4c>)
 8002482:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002486:	0112      	lsls	r2, r2, #4
 8002488:	b2d2      	uxtb	r2, r2
 800248a:	440b      	add	r3, r1
 800248c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002490:	e00a      	b.n	80024a8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002492:	683b      	ldr	r3, [r7, #0]
 8002494:	b2da      	uxtb	r2, r3
 8002496:	4908      	ldr	r1, [pc, #32]	; (80024b8 <__NVIC_SetPriority+0x50>)
 8002498:	79fb      	ldrb	r3, [r7, #7]
 800249a:	f003 030f 	and.w	r3, r3, #15
 800249e:	3b04      	subs	r3, #4
 80024a0:	0112      	lsls	r2, r2, #4
 80024a2:	b2d2      	uxtb	r2, r2
 80024a4:	440b      	add	r3, r1
 80024a6:	761a      	strb	r2, [r3, #24]
}
 80024a8:	bf00      	nop
 80024aa:	370c      	adds	r7, #12
 80024ac:	46bd      	mov	sp, r7
 80024ae:	bc80      	pop	{r7}
 80024b0:	4770      	bx	lr
 80024b2:	bf00      	nop
 80024b4:	e000e100 	.word	0xe000e100
 80024b8:	e000ed00 	.word	0xe000ed00

080024bc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80024bc:	b480      	push	{r7}
 80024be:	b089      	sub	sp, #36	; 0x24
 80024c0:	af00      	add	r7, sp, #0
 80024c2:	60f8      	str	r0, [r7, #12]
 80024c4:	60b9      	str	r1, [r7, #8]
 80024c6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80024c8:	68fb      	ldr	r3, [r7, #12]
 80024ca:	f003 0307 	and.w	r3, r3, #7
 80024ce:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80024d0:	69fb      	ldr	r3, [r7, #28]
 80024d2:	f1c3 0307 	rsb	r3, r3, #7
 80024d6:	2b04      	cmp	r3, #4
 80024d8:	bf28      	it	cs
 80024da:	2304      	movcs	r3, #4
 80024dc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80024de:	69fb      	ldr	r3, [r7, #28]
 80024e0:	3304      	adds	r3, #4
 80024e2:	2b06      	cmp	r3, #6
 80024e4:	d902      	bls.n	80024ec <NVIC_EncodePriority+0x30>
 80024e6:	69fb      	ldr	r3, [r7, #28]
 80024e8:	3b03      	subs	r3, #3
 80024ea:	e000      	b.n	80024ee <NVIC_EncodePriority+0x32>
 80024ec:	2300      	movs	r3, #0
 80024ee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80024f0:	f04f 32ff 	mov.w	r2, #4294967295
 80024f4:	69bb      	ldr	r3, [r7, #24]
 80024f6:	fa02 f303 	lsl.w	r3, r2, r3
 80024fa:	43da      	mvns	r2, r3
 80024fc:	68bb      	ldr	r3, [r7, #8]
 80024fe:	401a      	ands	r2, r3
 8002500:	697b      	ldr	r3, [r7, #20]
 8002502:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002504:	f04f 31ff 	mov.w	r1, #4294967295
 8002508:	697b      	ldr	r3, [r7, #20]
 800250a:	fa01 f303 	lsl.w	r3, r1, r3
 800250e:	43d9      	mvns	r1, r3
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002514:	4313      	orrs	r3, r2
         );
}
 8002516:	4618      	mov	r0, r3
 8002518:	3724      	adds	r7, #36	; 0x24
 800251a:	46bd      	mov	sp, r7
 800251c:	bc80      	pop	{r7}
 800251e:	4770      	bx	lr

08002520 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002520:	b580      	push	{r7, lr}
 8002522:	b082      	sub	sp, #8
 8002524:	af00      	add	r7, sp, #0
 8002526:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	3b01      	subs	r3, #1
 800252c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002530:	d301      	bcc.n	8002536 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002532:	2301      	movs	r3, #1
 8002534:	e00f      	b.n	8002556 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002536:	4a0a      	ldr	r2, [pc, #40]	; (8002560 <SysTick_Config+0x40>)
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	3b01      	subs	r3, #1
 800253c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800253e:	210f      	movs	r1, #15
 8002540:	f04f 30ff 	mov.w	r0, #4294967295
 8002544:	f7ff ff90 	bl	8002468 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002548:	4b05      	ldr	r3, [pc, #20]	; (8002560 <SysTick_Config+0x40>)
 800254a:	2200      	movs	r2, #0
 800254c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800254e:	4b04      	ldr	r3, [pc, #16]	; (8002560 <SysTick_Config+0x40>)
 8002550:	2207      	movs	r2, #7
 8002552:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002554:	2300      	movs	r3, #0
}
 8002556:	4618      	mov	r0, r3
 8002558:	3708      	adds	r7, #8
 800255a:	46bd      	mov	sp, r7
 800255c:	bd80      	pop	{r7, pc}
 800255e:	bf00      	nop
 8002560:	e000e010 	.word	0xe000e010

08002564 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002564:	b580      	push	{r7, lr}
 8002566:	b082      	sub	sp, #8
 8002568:	af00      	add	r7, sp, #0
 800256a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800256c:	6878      	ldr	r0, [r7, #4]
 800256e:	f7ff ff2d 	bl	80023cc <__NVIC_SetPriorityGrouping>
}
 8002572:	bf00      	nop
 8002574:	3708      	adds	r7, #8
 8002576:	46bd      	mov	sp, r7
 8002578:	bd80      	pop	{r7, pc}

0800257a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800257a:	b580      	push	{r7, lr}
 800257c:	b086      	sub	sp, #24
 800257e:	af00      	add	r7, sp, #0
 8002580:	4603      	mov	r3, r0
 8002582:	60b9      	str	r1, [r7, #8]
 8002584:	607a      	str	r2, [r7, #4]
 8002586:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002588:	2300      	movs	r3, #0
 800258a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800258c:	f7ff ff42 	bl	8002414 <__NVIC_GetPriorityGrouping>
 8002590:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002592:	687a      	ldr	r2, [r7, #4]
 8002594:	68b9      	ldr	r1, [r7, #8]
 8002596:	6978      	ldr	r0, [r7, #20]
 8002598:	f7ff ff90 	bl	80024bc <NVIC_EncodePriority>
 800259c:	4602      	mov	r2, r0
 800259e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80025a2:	4611      	mov	r1, r2
 80025a4:	4618      	mov	r0, r3
 80025a6:	f7ff ff5f 	bl	8002468 <__NVIC_SetPriority>
}
 80025aa:	bf00      	nop
 80025ac:	3718      	adds	r7, #24
 80025ae:	46bd      	mov	sp, r7
 80025b0:	bd80      	pop	{r7, pc}

080025b2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80025b2:	b580      	push	{r7, lr}
 80025b4:	b082      	sub	sp, #8
 80025b6:	af00      	add	r7, sp, #0
 80025b8:	4603      	mov	r3, r0
 80025ba:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80025bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025c0:	4618      	mov	r0, r3
 80025c2:	f7ff ff35 	bl	8002430 <__NVIC_EnableIRQ>
}
 80025c6:	bf00      	nop
 80025c8:	3708      	adds	r7, #8
 80025ca:	46bd      	mov	sp, r7
 80025cc:	bd80      	pop	{r7, pc}

080025ce <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80025ce:	b580      	push	{r7, lr}
 80025d0:	b082      	sub	sp, #8
 80025d2:	af00      	add	r7, sp, #0
 80025d4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80025d6:	6878      	ldr	r0, [r7, #4]
 80025d8:	f7ff ffa2 	bl	8002520 <SysTick_Config>
 80025dc:	4603      	mov	r3, r0
}
 80025de:	4618      	mov	r0, r3
 80025e0:	3708      	adds	r7, #8
 80025e2:	46bd      	mov	sp, r7
 80025e4:	bd80      	pop	{r7, pc}
	...

080025e8 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80025e8:	b480      	push	{r7}
 80025ea:	b085      	sub	sp, #20
 80025ec:	af00      	add	r7, sp, #0
 80025ee:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80025f0:	2300      	movs	r3, #0
 80025f2:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	2b00      	cmp	r3, #0
 80025f8:	d101      	bne.n	80025fe <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 80025fa:	2301      	movs	r3, #1
 80025fc:	e043      	b.n	8002686 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	461a      	mov	r2, r3
 8002604:	4b22      	ldr	r3, [pc, #136]	; (8002690 <HAL_DMA_Init+0xa8>)
 8002606:	4413      	add	r3, r2
 8002608:	4a22      	ldr	r2, [pc, #136]	; (8002694 <HAL_DMA_Init+0xac>)
 800260a:	fba2 2303 	umull	r2, r3, r2, r3
 800260e:	091b      	lsrs	r3, r3, #4
 8002610:	009a      	lsls	r2, r3, #2
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	4a1f      	ldr	r2, [pc, #124]	; (8002698 <HAL_DMA_Init+0xb0>)
 800261a:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	2202      	movs	r2, #2
 8002620:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8002632:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8002636:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8002640:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	68db      	ldr	r3, [r3, #12]
 8002646:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800264c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	695b      	ldr	r3, [r3, #20]
 8002652:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002658:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	69db      	ldr	r3, [r3, #28]
 800265e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002660:	68fa      	ldr	r2, [r7, #12]
 8002662:	4313      	orrs	r3, r2
 8002664:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	68fa      	ldr	r2, [r7, #12]
 800266c:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	2200      	movs	r2, #0
 8002672:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	2201      	movs	r2, #1
 8002678:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	2200      	movs	r2, #0
 8002680:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8002684:	2300      	movs	r3, #0
}
 8002686:	4618      	mov	r0, r3
 8002688:	3714      	adds	r7, #20
 800268a:	46bd      	mov	sp, r7
 800268c:	bc80      	pop	{r7}
 800268e:	4770      	bx	lr
 8002690:	bffdfff8 	.word	0xbffdfff8
 8002694:	cccccccd 	.word	0xcccccccd
 8002698:	40020000 	.word	0x40020000

0800269c <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800269c:	b580      	push	{r7, lr}
 800269e:	b086      	sub	sp, #24
 80026a0:	af00      	add	r7, sp, #0
 80026a2:	60f8      	str	r0, [r7, #12]
 80026a4:	60b9      	str	r1, [r7, #8]
 80026a6:	607a      	str	r2, [r7, #4]
 80026a8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80026aa:	2300      	movs	r3, #0
 80026ac:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80026ae:	68fb      	ldr	r3, [r7, #12]
 80026b0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80026b4:	2b01      	cmp	r3, #1
 80026b6:	d101      	bne.n	80026bc <HAL_DMA_Start_IT+0x20>
 80026b8:	2302      	movs	r3, #2
 80026ba:	e04b      	b.n	8002754 <HAL_DMA_Start_IT+0xb8>
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	2201      	movs	r2, #1
 80026c0:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80026ca:	b2db      	uxtb	r3, r3
 80026cc:	2b01      	cmp	r3, #1
 80026ce:	d13a      	bne.n	8002746 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	2202      	movs	r2, #2
 80026d4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	2200      	movs	r2, #0
 80026dc:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	681a      	ldr	r2, [r3, #0]
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	f022 0201 	bic.w	r2, r2, #1
 80026ec:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80026ee:	683b      	ldr	r3, [r7, #0]
 80026f0:	687a      	ldr	r2, [r7, #4]
 80026f2:	68b9      	ldr	r1, [r7, #8]
 80026f4:	68f8      	ldr	r0, [r7, #12]
 80026f6:	f000 f9eb 	bl	8002ad0 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d008      	beq.n	8002714 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002702:	68fb      	ldr	r3, [r7, #12]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	681a      	ldr	r2, [r3, #0]
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	f042 020e 	orr.w	r2, r2, #14
 8002710:	601a      	str	r2, [r3, #0]
 8002712:	e00f      	b.n	8002734 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	681a      	ldr	r2, [r3, #0]
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	f022 0204 	bic.w	r2, r2, #4
 8002722:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	681a      	ldr	r2, [r3, #0]
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	f042 020a 	orr.w	r2, r2, #10
 8002732:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	681a      	ldr	r2, [r3, #0]
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	f042 0201 	orr.w	r2, r2, #1
 8002742:	601a      	str	r2, [r3, #0]
 8002744:	e005      	b.n	8002752 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	2200      	movs	r2, #0
 800274a:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 800274e:	2302      	movs	r3, #2
 8002750:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8002752:	7dfb      	ldrb	r3, [r7, #23]
}
 8002754:	4618      	mov	r0, r3
 8002756:	3718      	adds	r7, #24
 8002758:	46bd      	mov	sp, r7
 800275a:	bd80      	pop	{r7, pc}

0800275c <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800275c:	b480      	push	{r7}
 800275e:	b085      	sub	sp, #20
 8002760:	af00      	add	r7, sp, #0
 8002762:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002764:	2300      	movs	r3, #0
 8002766:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800276e:	b2db      	uxtb	r3, r3
 8002770:	2b02      	cmp	r3, #2
 8002772:	d008      	beq.n	8002786 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	2204      	movs	r2, #4
 8002778:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	2200      	movs	r2, #0
 800277e:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8002782:	2301      	movs	r3, #1
 8002784:	e020      	b.n	80027c8 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	681a      	ldr	r2, [r3, #0]
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	f022 020e 	bic.w	r2, r2, #14
 8002794:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	681a      	ldr	r2, [r3, #0]
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	f022 0201 	bic.w	r2, r2, #1
 80027a4:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80027ae:	2101      	movs	r1, #1
 80027b0:	fa01 f202 	lsl.w	r2, r1, r2
 80027b4:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	2201      	movs	r2, #1
 80027ba:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	2200      	movs	r2, #0
 80027c2:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 80027c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80027c8:	4618      	mov	r0, r3
 80027ca:	3714      	adds	r7, #20
 80027cc:	46bd      	mov	sp, r7
 80027ce:	bc80      	pop	{r7}
 80027d0:	4770      	bx	lr
	...

080027d4 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80027d4:	b580      	push	{r7, lr}
 80027d6:	b084      	sub	sp, #16
 80027d8:	af00      	add	r7, sp, #0
 80027da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80027dc:	2300      	movs	r3, #0
 80027de:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80027e6:	b2db      	uxtb	r3, r3
 80027e8:	2b02      	cmp	r3, #2
 80027ea:	d005      	beq.n	80027f8 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	2204      	movs	r2, #4
 80027f0:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 80027f2:	2301      	movs	r3, #1
 80027f4:	73fb      	strb	r3, [r7, #15]
 80027f6:	e051      	b.n	800289c <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	681a      	ldr	r2, [r3, #0]
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	681b      	ldr	r3, [r3, #0]
 8002802:	f022 020e 	bic.w	r2, r2, #14
 8002806:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	681a      	ldr	r2, [r3, #0]
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	f022 0201 	bic.w	r2, r2, #1
 8002816:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	4a22      	ldr	r2, [pc, #136]	; (80028a8 <HAL_DMA_Abort_IT+0xd4>)
 800281e:	4293      	cmp	r3, r2
 8002820:	d029      	beq.n	8002876 <HAL_DMA_Abort_IT+0xa2>
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	4a21      	ldr	r2, [pc, #132]	; (80028ac <HAL_DMA_Abort_IT+0xd8>)
 8002828:	4293      	cmp	r3, r2
 800282a:	d022      	beq.n	8002872 <HAL_DMA_Abort_IT+0x9e>
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	4a1f      	ldr	r2, [pc, #124]	; (80028b0 <HAL_DMA_Abort_IT+0xdc>)
 8002832:	4293      	cmp	r3, r2
 8002834:	d01a      	beq.n	800286c <HAL_DMA_Abort_IT+0x98>
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	4a1e      	ldr	r2, [pc, #120]	; (80028b4 <HAL_DMA_Abort_IT+0xe0>)
 800283c:	4293      	cmp	r3, r2
 800283e:	d012      	beq.n	8002866 <HAL_DMA_Abort_IT+0x92>
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	4a1c      	ldr	r2, [pc, #112]	; (80028b8 <HAL_DMA_Abort_IT+0xe4>)
 8002846:	4293      	cmp	r3, r2
 8002848:	d00a      	beq.n	8002860 <HAL_DMA_Abort_IT+0x8c>
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	4a1b      	ldr	r2, [pc, #108]	; (80028bc <HAL_DMA_Abort_IT+0xe8>)
 8002850:	4293      	cmp	r3, r2
 8002852:	d102      	bne.n	800285a <HAL_DMA_Abort_IT+0x86>
 8002854:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8002858:	e00e      	b.n	8002878 <HAL_DMA_Abort_IT+0xa4>
 800285a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800285e:	e00b      	b.n	8002878 <HAL_DMA_Abort_IT+0xa4>
 8002860:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002864:	e008      	b.n	8002878 <HAL_DMA_Abort_IT+0xa4>
 8002866:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800286a:	e005      	b.n	8002878 <HAL_DMA_Abort_IT+0xa4>
 800286c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002870:	e002      	b.n	8002878 <HAL_DMA_Abort_IT+0xa4>
 8002872:	2310      	movs	r3, #16
 8002874:	e000      	b.n	8002878 <HAL_DMA_Abort_IT+0xa4>
 8002876:	2301      	movs	r3, #1
 8002878:	4a11      	ldr	r2, [pc, #68]	; (80028c0 <HAL_DMA_Abort_IT+0xec>)
 800287a:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	2201      	movs	r2, #1
 8002880:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	2200      	movs	r2, #0
 8002888:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002890:	2b00      	cmp	r3, #0
 8002892:	d003      	beq.n	800289c <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002898:	6878      	ldr	r0, [r7, #4]
 800289a:	4798      	blx	r3
    } 
  }
  return status;
 800289c:	7bfb      	ldrb	r3, [r7, #15]
}
 800289e:	4618      	mov	r0, r3
 80028a0:	3710      	adds	r7, #16
 80028a2:	46bd      	mov	sp, r7
 80028a4:	bd80      	pop	{r7, pc}
 80028a6:	bf00      	nop
 80028a8:	40020008 	.word	0x40020008
 80028ac:	4002001c 	.word	0x4002001c
 80028b0:	40020030 	.word	0x40020030
 80028b4:	40020044 	.word	0x40020044
 80028b8:	40020058 	.word	0x40020058
 80028bc:	4002006c 	.word	0x4002006c
 80028c0:	40020000 	.word	0x40020000

080028c4 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80028c4:	b580      	push	{r7, lr}
 80028c6:	b084      	sub	sp, #16
 80028c8:	af00      	add	r7, sp, #0
 80028ca:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028e0:	2204      	movs	r2, #4
 80028e2:	409a      	lsls	r2, r3
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	4013      	ands	r3, r2
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	d04f      	beq.n	800298c <HAL_DMA_IRQHandler+0xc8>
 80028ec:	68bb      	ldr	r3, [r7, #8]
 80028ee:	f003 0304 	and.w	r3, r3, #4
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d04a      	beq.n	800298c <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	f003 0320 	and.w	r3, r3, #32
 8002900:	2b00      	cmp	r3, #0
 8002902:	d107      	bne.n	8002914 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	681a      	ldr	r2, [r3, #0]
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	f022 0204 	bic.w	r2, r2, #4
 8002912:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	4a66      	ldr	r2, [pc, #408]	; (8002ab4 <HAL_DMA_IRQHandler+0x1f0>)
 800291a:	4293      	cmp	r3, r2
 800291c:	d029      	beq.n	8002972 <HAL_DMA_IRQHandler+0xae>
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	4a65      	ldr	r2, [pc, #404]	; (8002ab8 <HAL_DMA_IRQHandler+0x1f4>)
 8002924:	4293      	cmp	r3, r2
 8002926:	d022      	beq.n	800296e <HAL_DMA_IRQHandler+0xaa>
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	4a63      	ldr	r2, [pc, #396]	; (8002abc <HAL_DMA_IRQHandler+0x1f8>)
 800292e:	4293      	cmp	r3, r2
 8002930:	d01a      	beq.n	8002968 <HAL_DMA_IRQHandler+0xa4>
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	4a62      	ldr	r2, [pc, #392]	; (8002ac0 <HAL_DMA_IRQHandler+0x1fc>)
 8002938:	4293      	cmp	r3, r2
 800293a:	d012      	beq.n	8002962 <HAL_DMA_IRQHandler+0x9e>
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	4a60      	ldr	r2, [pc, #384]	; (8002ac4 <HAL_DMA_IRQHandler+0x200>)
 8002942:	4293      	cmp	r3, r2
 8002944:	d00a      	beq.n	800295c <HAL_DMA_IRQHandler+0x98>
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	4a5f      	ldr	r2, [pc, #380]	; (8002ac8 <HAL_DMA_IRQHandler+0x204>)
 800294c:	4293      	cmp	r3, r2
 800294e:	d102      	bne.n	8002956 <HAL_DMA_IRQHandler+0x92>
 8002950:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002954:	e00e      	b.n	8002974 <HAL_DMA_IRQHandler+0xb0>
 8002956:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800295a:	e00b      	b.n	8002974 <HAL_DMA_IRQHandler+0xb0>
 800295c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8002960:	e008      	b.n	8002974 <HAL_DMA_IRQHandler+0xb0>
 8002962:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002966:	e005      	b.n	8002974 <HAL_DMA_IRQHandler+0xb0>
 8002968:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800296c:	e002      	b.n	8002974 <HAL_DMA_IRQHandler+0xb0>
 800296e:	2340      	movs	r3, #64	; 0x40
 8002970:	e000      	b.n	8002974 <HAL_DMA_IRQHandler+0xb0>
 8002972:	2304      	movs	r3, #4
 8002974:	4a55      	ldr	r2, [pc, #340]	; (8002acc <HAL_DMA_IRQHandler+0x208>)
 8002976:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800297c:	2b00      	cmp	r3, #0
 800297e:	f000 8094 	beq.w	8002aaa <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002986:	6878      	ldr	r0, [r7, #4]
 8002988:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 800298a:	e08e      	b.n	8002aaa <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002990:	2202      	movs	r2, #2
 8002992:	409a      	lsls	r2, r3
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	4013      	ands	r3, r2
 8002998:	2b00      	cmp	r3, #0
 800299a:	d056      	beq.n	8002a4a <HAL_DMA_IRQHandler+0x186>
 800299c:	68bb      	ldr	r3, [r7, #8]
 800299e:	f003 0302 	and.w	r3, r3, #2
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d051      	beq.n	8002a4a <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	f003 0320 	and.w	r3, r3, #32
 80029b0:	2b00      	cmp	r3, #0
 80029b2:	d10b      	bne.n	80029cc <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	681a      	ldr	r2, [r3, #0]
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	f022 020a 	bic.w	r2, r2, #10
 80029c2:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	2201      	movs	r2, #1
 80029c8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	4a38      	ldr	r2, [pc, #224]	; (8002ab4 <HAL_DMA_IRQHandler+0x1f0>)
 80029d2:	4293      	cmp	r3, r2
 80029d4:	d029      	beq.n	8002a2a <HAL_DMA_IRQHandler+0x166>
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	4a37      	ldr	r2, [pc, #220]	; (8002ab8 <HAL_DMA_IRQHandler+0x1f4>)
 80029dc:	4293      	cmp	r3, r2
 80029de:	d022      	beq.n	8002a26 <HAL_DMA_IRQHandler+0x162>
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	4a35      	ldr	r2, [pc, #212]	; (8002abc <HAL_DMA_IRQHandler+0x1f8>)
 80029e6:	4293      	cmp	r3, r2
 80029e8:	d01a      	beq.n	8002a20 <HAL_DMA_IRQHandler+0x15c>
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	4a34      	ldr	r2, [pc, #208]	; (8002ac0 <HAL_DMA_IRQHandler+0x1fc>)
 80029f0:	4293      	cmp	r3, r2
 80029f2:	d012      	beq.n	8002a1a <HAL_DMA_IRQHandler+0x156>
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	4a32      	ldr	r2, [pc, #200]	; (8002ac4 <HAL_DMA_IRQHandler+0x200>)
 80029fa:	4293      	cmp	r3, r2
 80029fc:	d00a      	beq.n	8002a14 <HAL_DMA_IRQHandler+0x150>
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	4a31      	ldr	r2, [pc, #196]	; (8002ac8 <HAL_DMA_IRQHandler+0x204>)
 8002a04:	4293      	cmp	r3, r2
 8002a06:	d102      	bne.n	8002a0e <HAL_DMA_IRQHandler+0x14a>
 8002a08:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8002a0c:	e00e      	b.n	8002a2c <HAL_DMA_IRQHandler+0x168>
 8002a0e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002a12:	e00b      	b.n	8002a2c <HAL_DMA_IRQHandler+0x168>
 8002a14:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002a18:	e008      	b.n	8002a2c <HAL_DMA_IRQHandler+0x168>
 8002a1a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002a1e:	e005      	b.n	8002a2c <HAL_DMA_IRQHandler+0x168>
 8002a20:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002a24:	e002      	b.n	8002a2c <HAL_DMA_IRQHandler+0x168>
 8002a26:	2320      	movs	r3, #32
 8002a28:	e000      	b.n	8002a2c <HAL_DMA_IRQHandler+0x168>
 8002a2a:	2302      	movs	r3, #2
 8002a2c:	4a27      	ldr	r2, [pc, #156]	; (8002acc <HAL_DMA_IRQHandler+0x208>)
 8002a2e:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	2200      	movs	r2, #0
 8002a34:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d034      	beq.n	8002aaa <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a44:	6878      	ldr	r0, [r7, #4]
 8002a46:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8002a48:	e02f      	b.n	8002aaa <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a4e:	2208      	movs	r2, #8
 8002a50:	409a      	lsls	r2, r3
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	4013      	ands	r3, r2
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d028      	beq.n	8002aac <HAL_DMA_IRQHandler+0x1e8>
 8002a5a:	68bb      	ldr	r3, [r7, #8]
 8002a5c:	f003 0308 	and.w	r3, r3, #8
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d023      	beq.n	8002aac <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	681a      	ldr	r2, [r3, #0]
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	f022 020e 	bic.w	r2, r2, #14
 8002a72:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a7c:	2101      	movs	r1, #1
 8002a7e:	fa01 f202 	lsl.w	r2, r1, r2
 8002a82:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	2201      	movs	r2, #1
 8002a88:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	2201      	movs	r2, #1
 8002a8e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	2200      	movs	r2, #0
 8002a96:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d004      	beq.n	8002aac <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002aa6:	6878      	ldr	r0, [r7, #4]
 8002aa8:	4798      	blx	r3
    }
  }
  return;
 8002aaa:	bf00      	nop
 8002aac:	bf00      	nop
}
 8002aae:	3710      	adds	r7, #16
 8002ab0:	46bd      	mov	sp, r7
 8002ab2:	bd80      	pop	{r7, pc}
 8002ab4:	40020008 	.word	0x40020008
 8002ab8:	4002001c 	.word	0x4002001c
 8002abc:	40020030 	.word	0x40020030
 8002ac0:	40020044 	.word	0x40020044
 8002ac4:	40020058 	.word	0x40020058
 8002ac8:	4002006c 	.word	0x4002006c
 8002acc:	40020000 	.word	0x40020000

08002ad0 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002ad0:	b480      	push	{r7}
 8002ad2:	b085      	sub	sp, #20
 8002ad4:	af00      	add	r7, sp, #0
 8002ad6:	60f8      	str	r0, [r7, #12]
 8002ad8:	60b9      	str	r1, [r7, #8]
 8002ada:	607a      	str	r2, [r7, #4]
 8002adc:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ae6:	2101      	movs	r1, #1
 8002ae8:	fa01 f202 	lsl.w	r2, r1, r2
 8002aec:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	683a      	ldr	r2, [r7, #0]
 8002af4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	685b      	ldr	r3, [r3, #4]
 8002afa:	2b10      	cmp	r3, #16
 8002afc:	d108      	bne.n	8002b10 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	687a      	ldr	r2, [r7, #4]
 8002b04:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	68ba      	ldr	r2, [r7, #8]
 8002b0c:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002b0e:	e007      	b.n	8002b20 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	68ba      	ldr	r2, [r7, #8]
 8002b16:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	687a      	ldr	r2, [r7, #4]
 8002b1e:	60da      	str	r2, [r3, #12]
}
 8002b20:	bf00      	nop
 8002b22:	3714      	adds	r7, #20
 8002b24:	46bd      	mov	sp, r7
 8002b26:	bc80      	pop	{r7}
 8002b28:	4770      	bx	lr
	...

08002b2c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002b2c:	b480      	push	{r7}
 8002b2e:	b08b      	sub	sp, #44	; 0x2c
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	6078      	str	r0, [r7, #4]
 8002b34:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002b36:	2300      	movs	r3, #0
 8002b38:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002b3a:	2300      	movs	r3, #0
 8002b3c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002b3e:	e169      	b.n	8002e14 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002b40:	2201      	movs	r2, #1
 8002b42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b44:	fa02 f303 	lsl.w	r3, r2, r3
 8002b48:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002b4a:	683b      	ldr	r3, [r7, #0]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	69fa      	ldr	r2, [r7, #28]
 8002b50:	4013      	ands	r3, r2
 8002b52:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002b54:	69ba      	ldr	r2, [r7, #24]
 8002b56:	69fb      	ldr	r3, [r7, #28]
 8002b58:	429a      	cmp	r2, r3
 8002b5a:	f040 8158 	bne.w	8002e0e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002b5e:	683b      	ldr	r3, [r7, #0]
 8002b60:	685b      	ldr	r3, [r3, #4]
 8002b62:	4a9a      	ldr	r2, [pc, #616]	; (8002dcc <HAL_GPIO_Init+0x2a0>)
 8002b64:	4293      	cmp	r3, r2
 8002b66:	d05e      	beq.n	8002c26 <HAL_GPIO_Init+0xfa>
 8002b68:	4a98      	ldr	r2, [pc, #608]	; (8002dcc <HAL_GPIO_Init+0x2a0>)
 8002b6a:	4293      	cmp	r3, r2
 8002b6c:	d875      	bhi.n	8002c5a <HAL_GPIO_Init+0x12e>
 8002b6e:	4a98      	ldr	r2, [pc, #608]	; (8002dd0 <HAL_GPIO_Init+0x2a4>)
 8002b70:	4293      	cmp	r3, r2
 8002b72:	d058      	beq.n	8002c26 <HAL_GPIO_Init+0xfa>
 8002b74:	4a96      	ldr	r2, [pc, #600]	; (8002dd0 <HAL_GPIO_Init+0x2a4>)
 8002b76:	4293      	cmp	r3, r2
 8002b78:	d86f      	bhi.n	8002c5a <HAL_GPIO_Init+0x12e>
 8002b7a:	4a96      	ldr	r2, [pc, #600]	; (8002dd4 <HAL_GPIO_Init+0x2a8>)
 8002b7c:	4293      	cmp	r3, r2
 8002b7e:	d052      	beq.n	8002c26 <HAL_GPIO_Init+0xfa>
 8002b80:	4a94      	ldr	r2, [pc, #592]	; (8002dd4 <HAL_GPIO_Init+0x2a8>)
 8002b82:	4293      	cmp	r3, r2
 8002b84:	d869      	bhi.n	8002c5a <HAL_GPIO_Init+0x12e>
 8002b86:	4a94      	ldr	r2, [pc, #592]	; (8002dd8 <HAL_GPIO_Init+0x2ac>)
 8002b88:	4293      	cmp	r3, r2
 8002b8a:	d04c      	beq.n	8002c26 <HAL_GPIO_Init+0xfa>
 8002b8c:	4a92      	ldr	r2, [pc, #584]	; (8002dd8 <HAL_GPIO_Init+0x2ac>)
 8002b8e:	4293      	cmp	r3, r2
 8002b90:	d863      	bhi.n	8002c5a <HAL_GPIO_Init+0x12e>
 8002b92:	4a92      	ldr	r2, [pc, #584]	; (8002ddc <HAL_GPIO_Init+0x2b0>)
 8002b94:	4293      	cmp	r3, r2
 8002b96:	d046      	beq.n	8002c26 <HAL_GPIO_Init+0xfa>
 8002b98:	4a90      	ldr	r2, [pc, #576]	; (8002ddc <HAL_GPIO_Init+0x2b0>)
 8002b9a:	4293      	cmp	r3, r2
 8002b9c:	d85d      	bhi.n	8002c5a <HAL_GPIO_Init+0x12e>
 8002b9e:	2b12      	cmp	r3, #18
 8002ba0:	d82a      	bhi.n	8002bf8 <HAL_GPIO_Init+0xcc>
 8002ba2:	2b12      	cmp	r3, #18
 8002ba4:	d859      	bhi.n	8002c5a <HAL_GPIO_Init+0x12e>
 8002ba6:	a201      	add	r2, pc, #4	; (adr r2, 8002bac <HAL_GPIO_Init+0x80>)
 8002ba8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002bac:	08002c27 	.word	0x08002c27
 8002bb0:	08002c01 	.word	0x08002c01
 8002bb4:	08002c13 	.word	0x08002c13
 8002bb8:	08002c55 	.word	0x08002c55
 8002bbc:	08002c5b 	.word	0x08002c5b
 8002bc0:	08002c5b 	.word	0x08002c5b
 8002bc4:	08002c5b 	.word	0x08002c5b
 8002bc8:	08002c5b 	.word	0x08002c5b
 8002bcc:	08002c5b 	.word	0x08002c5b
 8002bd0:	08002c5b 	.word	0x08002c5b
 8002bd4:	08002c5b 	.word	0x08002c5b
 8002bd8:	08002c5b 	.word	0x08002c5b
 8002bdc:	08002c5b 	.word	0x08002c5b
 8002be0:	08002c5b 	.word	0x08002c5b
 8002be4:	08002c5b 	.word	0x08002c5b
 8002be8:	08002c5b 	.word	0x08002c5b
 8002bec:	08002c5b 	.word	0x08002c5b
 8002bf0:	08002c09 	.word	0x08002c09
 8002bf4:	08002c1d 	.word	0x08002c1d
 8002bf8:	4a79      	ldr	r2, [pc, #484]	; (8002de0 <HAL_GPIO_Init+0x2b4>)
 8002bfa:	4293      	cmp	r3, r2
 8002bfc:	d013      	beq.n	8002c26 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002bfe:	e02c      	b.n	8002c5a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002c00:	683b      	ldr	r3, [r7, #0]
 8002c02:	68db      	ldr	r3, [r3, #12]
 8002c04:	623b      	str	r3, [r7, #32]
          break;
 8002c06:	e029      	b.n	8002c5c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002c08:	683b      	ldr	r3, [r7, #0]
 8002c0a:	68db      	ldr	r3, [r3, #12]
 8002c0c:	3304      	adds	r3, #4
 8002c0e:	623b      	str	r3, [r7, #32]
          break;
 8002c10:	e024      	b.n	8002c5c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002c12:	683b      	ldr	r3, [r7, #0]
 8002c14:	68db      	ldr	r3, [r3, #12]
 8002c16:	3308      	adds	r3, #8
 8002c18:	623b      	str	r3, [r7, #32]
          break;
 8002c1a:	e01f      	b.n	8002c5c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002c1c:	683b      	ldr	r3, [r7, #0]
 8002c1e:	68db      	ldr	r3, [r3, #12]
 8002c20:	330c      	adds	r3, #12
 8002c22:	623b      	str	r3, [r7, #32]
          break;
 8002c24:	e01a      	b.n	8002c5c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002c26:	683b      	ldr	r3, [r7, #0]
 8002c28:	689b      	ldr	r3, [r3, #8]
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d102      	bne.n	8002c34 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002c2e:	2304      	movs	r3, #4
 8002c30:	623b      	str	r3, [r7, #32]
          break;
 8002c32:	e013      	b.n	8002c5c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002c34:	683b      	ldr	r3, [r7, #0]
 8002c36:	689b      	ldr	r3, [r3, #8]
 8002c38:	2b01      	cmp	r3, #1
 8002c3a:	d105      	bne.n	8002c48 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002c3c:	2308      	movs	r3, #8
 8002c3e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	69fa      	ldr	r2, [r7, #28]
 8002c44:	611a      	str	r2, [r3, #16]
          break;
 8002c46:	e009      	b.n	8002c5c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002c48:	2308      	movs	r3, #8
 8002c4a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	69fa      	ldr	r2, [r7, #28]
 8002c50:	615a      	str	r2, [r3, #20]
          break;
 8002c52:	e003      	b.n	8002c5c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002c54:	2300      	movs	r3, #0
 8002c56:	623b      	str	r3, [r7, #32]
          break;
 8002c58:	e000      	b.n	8002c5c <HAL_GPIO_Init+0x130>
          break;
 8002c5a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002c5c:	69bb      	ldr	r3, [r7, #24]
 8002c5e:	2bff      	cmp	r3, #255	; 0xff
 8002c60:	d801      	bhi.n	8002c66 <HAL_GPIO_Init+0x13a>
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	e001      	b.n	8002c6a <HAL_GPIO_Init+0x13e>
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	3304      	adds	r3, #4
 8002c6a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002c6c:	69bb      	ldr	r3, [r7, #24]
 8002c6e:	2bff      	cmp	r3, #255	; 0xff
 8002c70:	d802      	bhi.n	8002c78 <HAL_GPIO_Init+0x14c>
 8002c72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c74:	009b      	lsls	r3, r3, #2
 8002c76:	e002      	b.n	8002c7e <HAL_GPIO_Init+0x152>
 8002c78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c7a:	3b08      	subs	r3, #8
 8002c7c:	009b      	lsls	r3, r3, #2
 8002c7e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002c80:	697b      	ldr	r3, [r7, #20]
 8002c82:	681a      	ldr	r2, [r3, #0]
 8002c84:	210f      	movs	r1, #15
 8002c86:	693b      	ldr	r3, [r7, #16]
 8002c88:	fa01 f303 	lsl.w	r3, r1, r3
 8002c8c:	43db      	mvns	r3, r3
 8002c8e:	401a      	ands	r2, r3
 8002c90:	6a39      	ldr	r1, [r7, #32]
 8002c92:	693b      	ldr	r3, [r7, #16]
 8002c94:	fa01 f303 	lsl.w	r3, r1, r3
 8002c98:	431a      	orrs	r2, r3
 8002c9a:	697b      	ldr	r3, [r7, #20]
 8002c9c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002c9e:	683b      	ldr	r3, [r7, #0]
 8002ca0:	685b      	ldr	r3, [r3, #4]
 8002ca2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	f000 80b1 	beq.w	8002e0e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002cac:	4b4d      	ldr	r3, [pc, #308]	; (8002de4 <HAL_GPIO_Init+0x2b8>)
 8002cae:	699b      	ldr	r3, [r3, #24]
 8002cb0:	4a4c      	ldr	r2, [pc, #304]	; (8002de4 <HAL_GPIO_Init+0x2b8>)
 8002cb2:	f043 0301 	orr.w	r3, r3, #1
 8002cb6:	6193      	str	r3, [r2, #24]
 8002cb8:	4b4a      	ldr	r3, [pc, #296]	; (8002de4 <HAL_GPIO_Init+0x2b8>)
 8002cba:	699b      	ldr	r3, [r3, #24]
 8002cbc:	f003 0301 	and.w	r3, r3, #1
 8002cc0:	60bb      	str	r3, [r7, #8]
 8002cc2:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002cc4:	4a48      	ldr	r2, [pc, #288]	; (8002de8 <HAL_GPIO_Init+0x2bc>)
 8002cc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cc8:	089b      	lsrs	r3, r3, #2
 8002cca:	3302      	adds	r3, #2
 8002ccc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002cd0:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002cd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cd4:	f003 0303 	and.w	r3, r3, #3
 8002cd8:	009b      	lsls	r3, r3, #2
 8002cda:	220f      	movs	r2, #15
 8002cdc:	fa02 f303 	lsl.w	r3, r2, r3
 8002ce0:	43db      	mvns	r3, r3
 8002ce2:	68fa      	ldr	r2, [r7, #12]
 8002ce4:	4013      	ands	r3, r2
 8002ce6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	4a40      	ldr	r2, [pc, #256]	; (8002dec <HAL_GPIO_Init+0x2c0>)
 8002cec:	4293      	cmp	r3, r2
 8002cee:	d013      	beq.n	8002d18 <HAL_GPIO_Init+0x1ec>
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	4a3f      	ldr	r2, [pc, #252]	; (8002df0 <HAL_GPIO_Init+0x2c4>)
 8002cf4:	4293      	cmp	r3, r2
 8002cf6:	d00d      	beq.n	8002d14 <HAL_GPIO_Init+0x1e8>
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	4a3e      	ldr	r2, [pc, #248]	; (8002df4 <HAL_GPIO_Init+0x2c8>)
 8002cfc:	4293      	cmp	r3, r2
 8002cfe:	d007      	beq.n	8002d10 <HAL_GPIO_Init+0x1e4>
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	4a3d      	ldr	r2, [pc, #244]	; (8002df8 <HAL_GPIO_Init+0x2cc>)
 8002d04:	4293      	cmp	r3, r2
 8002d06:	d101      	bne.n	8002d0c <HAL_GPIO_Init+0x1e0>
 8002d08:	2303      	movs	r3, #3
 8002d0a:	e006      	b.n	8002d1a <HAL_GPIO_Init+0x1ee>
 8002d0c:	2304      	movs	r3, #4
 8002d0e:	e004      	b.n	8002d1a <HAL_GPIO_Init+0x1ee>
 8002d10:	2302      	movs	r3, #2
 8002d12:	e002      	b.n	8002d1a <HAL_GPIO_Init+0x1ee>
 8002d14:	2301      	movs	r3, #1
 8002d16:	e000      	b.n	8002d1a <HAL_GPIO_Init+0x1ee>
 8002d18:	2300      	movs	r3, #0
 8002d1a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002d1c:	f002 0203 	and.w	r2, r2, #3
 8002d20:	0092      	lsls	r2, r2, #2
 8002d22:	4093      	lsls	r3, r2
 8002d24:	68fa      	ldr	r2, [r7, #12]
 8002d26:	4313      	orrs	r3, r2
 8002d28:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002d2a:	492f      	ldr	r1, [pc, #188]	; (8002de8 <HAL_GPIO_Init+0x2bc>)
 8002d2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d2e:	089b      	lsrs	r3, r3, #2
 8002d30:	3302      	adds	r3, #2
 8002d32:	68fa      	ldr	r2, [r7, #12]
 8002d34:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002d38:	683b      	ldr	r3, [r7, #0]
 8002d3a:	685b      	ldr	r3, [r3, #4]
 8002d3c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d006      	beq.n	8002d52 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002d44:	4b2d      	ldr	r3, [pc, #180]	; (8002dfc <HAL_GPIO_Init+0x2d0>)
 8002d46:	689a      	ldr	r2, [r3, #8]
 8002d48:	492c      	ldr	r1, [pc, #176]	; (8002dfc <HAL_GPIO_Init+0x2d0>)
 8002d4a:	69bb      	ldr	r3, [r7, #24]
 8002d4c:	4313      	orrs	r3, r2
 8002d4e:	608b      	str	r3, [r1, #8]
 8002d50:	e006      	b.n	8002d60 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002d52:	4b2a      	ldr	r3, [pc, #168]	; (8002dfc <HAL_GPIO_Init+0x2d0>)
 8002d54:	689a      	ldr	r2, [r3, #8]
 8002d56:	69bb      	ldr	r3, [r7, #24]
 8002d58:	43db      	mvns	r3, r3
 8002d5a:	4928      	ldr	r1, [pc, #160]	; (8002dfc <HAL_GPIO_Init+0x2d0>)
 8002d5c:	4013      	ands	r3, r2
 8002d5e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002d60:	683b      	ldr	r3, [r7, #0]
 8002d62:	685b      	ldr	r3, [r3, #4]
 8002d64:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d006      	beq.n	8002d7a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002d6c:	4b23      	ldr	r3, [pc, #140]	; (8002dfc <HAL_GPIO_Init+0x2d0>)
 8002d6e:	68da      	ldr	r2, [r3, #12]
 8002d70:	4922      	ldr	r1, [pc, #136]	; (8002dfc <HAL_GPIO_Init+0x2d0>)
 8002d72:	69bb      	ldr	r3, [r7, #24]
 8002d74:	4313      	orrs	r3, r2
 8002d76:	60cb      	str	r3, [r1, #12]
 8002d78:	e006      	b.n	8002d88 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002d7a:	4b20      	ldr	r3, [pc, #128]	; (8002dfc <HAL_GPIO_Init+0x2d0>)
 8002d7c:	68da      	ldr	r2, [r3, #12]
 8002d7e:	69bb      	ldr	r3, [r7, #24]
 8002d80:	43db      	mvns	r3, r3
 8002d82:	491e      	ldr	r1, [pc, #120]	; (8002dfc <HAL_GPIO_Init+0x2d0>)
 8002d84:	4013      	ands	r3, r2
 8002d86:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002d88:	683b      	ldr	r3, [r7, #0]
 8002d8a:	685b      	ldr	r3, [r3, #4]
 8002d8c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d006      	beq.n	8002da2 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002d94:	4b19      	ldr	r3, [pc, #100]	; (8002dfc <HAL_GPIO_Init+0x2d0>)
 8002d96:	685a      	ldr	r2, [r3, #4]
 8002d98:	4918      	ldr	r1, [pc, #96]	; (8002dfc <HAL_GPIO_Init+0x2d0>)
 8002d9a:	69bb      	ldr	r3, [r7, #24]
 8002d9c:	4313      	orrs	r3, r2
 8002d9e:	604b      	str	r3, [r1, #4]
 8002da0:	e006      	b.n	8002db0 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002da2:	4b16      	ldr	r3, [pc, #88]	; (8002dfc <HAL_GPIO_Init+0x2d0>)
 8002da4:	685a      	ldr	r2, [r3, #4]
 8002da6:	69bb      	ldr	r3, [r7, #24]
 8002da8:	43db      	mvns	r3, r3
 8002daa:	4914      	ldr	r1, [pc, #80]	; (8002dfc <HAL_GPIO_Init+0x2d0>)
 8002dac:	4013      	ands	r3, r2
 8002dae:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002db0:	683b      	ldr	r3, [r7, #0]
 8002db2:	685b      	ldr	r3, [r3, #4]
 8002db4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d021      	beq.n	8002e00 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002dbc:	4b0f      	ldr	r3, [pc, #60]	; (8002dfc <HAL_GPIO_Init+0x2d0>)
 8002dbe:	681a      	ldr	r2, [r3, #0]
 8002dc0:	490e      	ldr	r1, [pc, #56]	; (8002dfc <HAL_GPIO_Init+0x2d0>)
 8002dc2:	69bb      	ldr	r3, [r7, #24]
 8002dc4:	4313      	orrs	r3, r2
 8002dc6:	600b      	str	r3, [r1, #0]
 8002dc8:	e021      	b.n	8002e0e <HAL_GPIO_Init+0x2e2>
 8002dca:	bf00      	nop
 8002dcc:	10320000 	.word	0x10320000
 8002dd0:	10310000 	.word	0x10310000
 8002dd4:	10220000 	.word	0x10220000
 8002dd8:	10210000 	.word	0x10210000
 8002ddc:	10120000 	.word	0x10120000
 8002de0:	10110000 	.word	0x10110000
 8002de4:	40021000 	.word	0x40021000
 8002de8:	40010000 	.word	0x40010000
 8002dec:	40010800 	.word	0x40010800
 8002df0:	40010c00 	.word	0x40010c00
 8002df4:	40011000 	.word	0x40011000
 8002df8:	40011400 	.word	0x40011400
 8002dfc:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002e00:	4b0b      	ldr	r3, [pc, #44]	; (8002e30 <HAL_GPIO_Init+0x304>)
 8002e02:	681a      	ldr	r2, [r3, #0]
 8002e04:	69bb      	ldr	r3, [r7, #24]
 8002e06:	43db      	mvns	r3, r3
 8002e08:	4909      	ldr	r1, [pc, #36]	; (8002e30 <HAL_GPIO_Init+0x304>)
 8002e0a:	4013      	ands	r3, r2
 8002e0c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002e0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e10:	3301      	adds	r3, #1
 8002e12:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002e14:	683b      	ldr	r3, [r7, #0]
 8002e16:	681a      	ldr	r2, [r3, #0]
 8002e18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e1a:	fa22 f303 	lsr.w	r3, r2, r3
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	f47f ae8e 	bne.w	8002b40 <HAL_GPIO_Init+0x14>
  }
}
 8002e24:	bf00      	nop
 8002e26:	bf00      	nop
 8002e28:	372c      	adds	r7, #44	; 0x2c
 8002e2a:	46bd      	mov	sp, r7
 8002e2c:	bc80      	pop	{r7}
 8002e2e:	4770      	bx	lr
 8002e30:	40010400 	.word	0x40010400

08002e34 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002e34:	b480      	push	{r7}
 8002e36:	b083      	sub	sp, #12
 8002e38:	af00      	add	r7, sp, #0
 8002e3a:	6078      	str	r0, [r7, #4]
 8002e3c:	460b      	mov	r3, r1
 8002e3e:	807b      	strh	r3, [r7, #2]
 8002e40:	4613      	mov	r3, r2
 8002e42:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002e44:	787b      	ldrb	r3, [r7, #1]
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d003      	beq.n	8002e52 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002e4a:	887a      	ldrh	r2, [r7, #2]
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002e50:	e003      	b.n	8002e5a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002e52:	887b      	ldrh	r3, [r7, #2]
 8002e54:	041a      	lsls	r2, r3, #16
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	611a      	str	r2, [r3, #16]
}
 8002e5a:	bf00      	nop
 8002e5c:	370c      	adds	r7, #12
 8002e5e:	46bd      	mov	sp, r7
 8002e60:	bc80      	pop	{r7}
 8002e62:	4770      	bx	lr

08002e64 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002e64:	b480      	push	{r7}
 8002e66:	b085      	sub	sp, #20
 8002e68:	af00      	add	r7, sp, #0
 8002e6a:	6078      	str	r0, [r7, #4]
 8002e6c:	460b      	mov	r3, r1
 8002e6e:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	68db      	ldr	r3, [r3, #12]
 8002e74:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002e76:	887a      	ldrh	r2, [r7, #2]
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	4013      	ands	r3, r2
 8002e7c:	041a      	lsls	r2, r3, #16
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	43d9      	mvns	r1, r3
 8002e82:	887b      	ldrh	r3, [r7, #2]
 8002e84:	400b      	ands	r3, r1
 8002e86:	431a      	orrs	r2, r3
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	611a      	str	r2, [r3, #16]
}
 8002e8c:	bf00      	nop
 8002e8e:	3714      	adds	r7, #20
 8002e90:	46bd      	mov	sp, r7
 8002e92:	bc80      	pop	{r7}
 8002e94:	4770      	bx	lr
	...

08002e98 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002e98:	b580      	push	{r7, lr}
 8002e9a:	b084      	sub	sp, #16
 8002e9c:	af00      	add	r7, sp, #0
 8002e9e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d101      	bne.n	8002eaa <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002ea6:	2301      	movs	r3, #1
 8002ea8:	e12b      	b.n	8003102 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002eb0:	b2db      	uxtb	r3, r3
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d106      	bne.n	8002ec4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	2200      	movs	r2, #0
 8002eba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002ebe:	6878      	ldr	r0, [r7, #4]
 8002ec0:	f7fe ff7e 	bl	8001dc0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	2224      	movs	r2, #36	; 0x24
 8002ec8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	681a      	ldr	r2, [r3, #0]
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	f022 0201 	bic.w	r2, r2, #1
 8002eda:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	681a      	ldr	r2, [r3, #0]
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002eea:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	681a      	ldr	r2, [r3, #0]
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002efa:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002efc:	f001 fbc8 	bl	8004690 <HAL_RCC_GetPCLK1Freq>
 8002f00:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	685b      	ldr	r3, [r3, #4]
 8002f06:	4a81      	ldr	r2, [pc, #516]	; (800310c <HAL_I2C_Init+0x274>)
 8002f08:	4293      	cmp	r3, r2
 8002f0a:	d807      	bhi.n	8002f1c <HAL_I2C_Init+0x84>
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	4a80      	ldr	r2, [pc, #512]	; (8003110 <HAL_I2C_Init+0x278>)
 8002f10:	4293      	cmp	r3, r2
 8002f12:	bf94      	ite	ls
 8002f14:	2301      	movls	r3, #1
 8002f16:	2300      	movhi	r3, #0
 8002f18:	b2db      	uxtb	r3, r3
 8002f1a:	e006      	b.n	8002f2a <HAL_I2C_Init+0x92>
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	4a7d      	ldr	r2, [pc, #500]	; (8003114 <HAL_I2C_Init+0x27c>)
 8002f20:	4293      	cmp	r3, r2
 8002f22:	bf94      	ite	ls
 8002f24:	2301      	movls	r3, #1
 8002f26:	2300      	movhi	r3, #0
 8002f28:	b2db      	uxtb	r3, r3
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d001      	beq.n	8002f32 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002f2e:	2301      	movs	r3, #1
 8002f30:	e0e7      	b.n	8003102 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	4a78      	ldr	r2, [pc, #480]	; (8003118 <HAL_I2C_Init+0x280>)
 8002f36:	fba2 2303 	umull	r2, r3, r2, r3
 8002f3a:	0c9b      	lsrs	r3, r3, #18
 8002f3c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	685b      	ldr	r3, [r3, #4]
 8002f44:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	68ba      	ldr	r2, [r7, #8]
 8002f4e:	430a      	orrs	r2, r1
 8002f50:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	6a1b      	ldr	r3, [r3, #32]
 8002f58:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	685b      	ldr	r3, [r3, #4]
 8002f60:	4a6a      	ldr	r2, [pc, #424]	; (800310c <HAL_I2C_Init+0x274>)
 8002f62:	4293      	cmp	r3, r2
 8002f64:	d802      	bhi.n	8002f6c <HAL_I2C_Init+0xd4>
 8002f66:	68bb      	ldr	r3, [r7, #8]
 8002f68:	3301      	adds	r3, #1
 8002f6a:	e009      	b.n	8002f80 <HAL_I2C_Init+0xe8>
 8002f6c:	68bb      	ldr	r3, [r7, #8]
 8002f6e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002f72:	fb02 f303 	mul.w	r3, r2, r3
 8002f76:	4a69      	ldr	r2, [pc, #420]	; (800311c <HAL_I2C_Init+0x284>)
 8002f78:	fba2 2303 	umull	r2, r3, r2, r3
 8002f7c:	099b      	lsrs	r3, r3, #6
 8002f7e:	3301      	adds	r3, #1
 8002f80:	687a      	ldr	r2, [r7, #4]
 8002f82:	6812      	ldr	r2, [r2, #0]
 8002f84:	430b      	orrs	r3, r1
 8002f86:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	69db      	ldr	r3, [r3, #28]
 8002f8e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002f92:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	685b      	ldr	r3, [r3, #4]
 8002f9a:	495c      	ldr	r1, [pc, #368]	; (800310c <HAL_I2C_Init+0x274>)
 8002f9c:	428b      	cmp	r3, r1
 8002f9e:	d819      	bhi.n	8002fd4 <HAL_I2C_Init+0x13c>
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	1e59      	subs	r1, r3, #1
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	685b      	ldr	r3, [r3, #4]
 8002fa8:	005b      	lsls	r3, r3, #1
 8002faa:	fbb1 f3f3 	udiv	r3, r1, r3
 8002fae:	1c59      	adds	r1, r3, #1
 8002fb0:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002fb4:	400b      	ands	r3, r1
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d00a      	beq.n	8002fd0 <HAL_I2C_Init+0x138>
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	1e59      	subs	r1, r3, #1
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	685b      	ldr	r3, [r3, #4]
 8002fc2:	005b      	lsls	r3, r3, #1
 8002fc4:	fbb1 f3f3 	udiv	r3, r1, r3
 8002fc8:	3301      	adds	r3, #1
 8002fca:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002fce:	e051      	b.n	8003074 <HAL_I2C_Init+0x1dc>
 8002fd0:	2304      	movs	r3, #4
 8002fd2:	e04f      	b.n	8003074 <HAL_I2C_Init+0x1dc>
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	689b      	ldr	r3, [r3, #8]
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d111      	bne.n	8003000 <HAL_I2C_Init+0x168>
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	1e58      	subs	r0, r3, #1
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	6859      	ldr	r1, [r3, #4]
 8002fe4:	460b      	mov	r3, r1
 8002fe6:	005b      	lsls	r3, r3, #1
 8002fe8:	440b      	add	r3, r1
 8002fea:	fbb0 f3f3 	udiv	r3, r0, r3
 8002fee:	3301      	adds	r3, #1
 8002ff0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	bf0c      	ite	eq
 8002ff8:	2301      	moveq	r3, #1
 8002ffa:	2300      	movne	r3, #0
 8002ffc:	b2db      	uxtb	r3, r3
 8002ffe:	e012      	b.n	8003026 <HAL_I2C_Init+0x18e>
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	1e58      	subs	r0, r3, #1
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	6859      	ldr	r1, [r3, #4]
 8003008:	460b      	mov	r3, r1
 800300a:	009b      	lsls	r3, r3, #2
 800300c:	440b      	add	r3, r1
 800300e:	0099      	lsls	r1, r3, #2
 8003010:	440b      	add	r3, r1
 8003012:	fbb0 f3f3 	udiv	r3, r0, r3
 8003016:	3301      	adds	r3, #1
 8003018:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800301c:	2b00      	cmp	r3, #0
 800301e:	bf0c      	ite	eq
 8003020:	2301      	moveq	r3, #1
 8003022:	2300      	movne	r3, #0
 8003024:	b2db      	uxtb	r3, r3
 8003026:	2b00      	cmp	r3, #0
 8003028:	d001      	beq.n	800302e <HAL_I2C_Init+0x196>
 800302a:	2301      	movs	r3, #1
 800302c:	e022      	b.n	8003074 <HAL_I2C_Init+0x1dc>
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	689b      	ldr	r3, [r3, #8]
 8003032:	2b00      	cmp	r3, #0
 8003034:	d10e      	bne.n	8003054 <HAL_I2C_Init+0x1bc>
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	1e58      	subs	r0, r3, #1
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	6859      	ldr	r1, [r3, #4]
 800303e:	460b      	mov	r3, r1
 8003040:	005b      	lsls	r3, r3, #1
 8003042:	440b      	add	r3, r1
 8003044:	fbb0 f3f3 	udiv	r3, r0, r3
 8003048:	3301      	adds	r3, #1
 800304a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800304e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003052:	e00f      	b.n	8003074 <HAL_I2C_Init+0x1dc>
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	1e58      	subs	r0, r3, #1
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	6859      	ldr	r1, [r3, #4]
 800305c:	460b      	mov	r3, r1
 800305e:	009b      	lsls	r3, r3, #2
 8003060:	440b      	add	r3, r1
 8003062:	0099      	lsls	r1, r3, #2
 8003064:	440b      	add	r3, r1
 8003066:	fbb0 f3f3 	udiv	r3, r0, r3
 800306a:	3301      	adds	r3, #1
 800306c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003070:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003074:	6879      	ldr	r1, [r7, #4]
 8003076:	6809      	ldr	r1, [r1, #0]
 8003078:	4313      	orrs	r3, r2
 800307a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	69da      	ldr	r2, [r3, #28]
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	6a1b      	ldr	r3, [r3, #32]
 800308e:	431a      	orrs	r2, r3
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	430a      	orrs	r2, r1
 8003096:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	689b      	ldr	r3, [r3, #8]
 800309e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80030a2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80030a6:	687a      	ldr	r2, [r7, #4]
 80030a8:	6911      	ldr	r1, [r2, #16]
 80030aa:	687a      	ldr	r2, [r7, #4]
 80030ac:	68d2      	ldr	r2, [r2, #12]
 80030ae:	4311      	orrs	r1, r2
 80030b0:	687a      	ldr	r2, [r7, #4]
 80030b2:	6812      	ldr	r2, [r2, #0]
 80030b4:	430b      	orrs	r3, r1
 80030b6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	68db      	ldr	r3, [r3, #12]
 80030be:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	695a      	ldr	r2, [r3, #20]
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	699b      	ldr	r3, [r3, #24]
 80030ca:	431a      	orrs	r2, r3
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	430a      	orrs	r2, r1
 80030d2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	681a      	ldr	r2, [r3, #0]
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	f042 0201 	orr.w	r2, r2, #1
 80030e2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	2200      	movs	r2, #0
 80030e8:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	2220      	movs	r2, #32
 80030ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	2200      	movs	r2, #0
 80030f6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	2200      	movs	r2, #0
 80030fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003100:	2300      	movs	r3, #0
}
 8003102:	4618      	mov	r0, r3
 8003104:	3710      	adds	r7, #16
 8003106:	46bd      	mov	sp, r7
 8003108:	bd80      	pop	{r7, pc}
 800310a:	bf00      	nop
 800310c:	000186a0 	.word	0x000186a0
 8003110:	001e847f 	.word	0x001e847f
 8003114:	003d08ff 	.word	0x003d08ff
 8003118:	431bde83 	.word	0x431bde83
 800311c:	10624dd3 	.word	0x10624dd3

08003120 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003120:	b580      	push	{r7, lr}
 8003122:	b088      	sub	sp, #32
 8003124:	af02      	add	r7, sp, #8
 8003126:	60f8      	str	r0, [r7, #12]
 8003128:	607a      	str	r2, [r7, #4]
 800312a:	461a      	mov	r2, r3
 800312c:	460b      	mov	r3, r1
 800312e:	817b      	strh	r3, [r7, #10]
 8003130:	4613      	mov	r3, r2
 8003132:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003134:	f7ff f91c 	bl	8002370 <HAL_GetTick>
 8003138:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003140:	b2db      	uxtb	r3, r3
 8003142:	2b20      	cmp	r3, #32
 8003144:	f040 80e0 	bne.w	8003308 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003148:	697b      	ldr	r3, [r7, #20]
 800314a:	9300      	str	r3, [sp, #0]
 800314c:	2319      	movs	r3, #25
 800314e:	2201      	movs	r2, #1
 8003150:	4970      	ldr	r1, [pc, #448]	; (8003314 <HAL_I2C_Master_Transmit+0x1f4>)
 8003152:	68f8      	ldr	r0, [r7, #12]
 8003154:	f000 fc9e 	bl	8003a94 <I2C_WaitOnFlagUntilTimeout>
 8003158:	4603      	mov	r3, r0
 800315a:	2b00      	cmp	r3, #0
 800315c:	d001      	beq.n	8003162 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800315e:	2302      	movs	r3, #2
 8003160:	e0d3      	b.n	800330a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003168:	2b01      	cmp	r3, #1
 800316a:	d101      	bne.n	8003170 <HAL_I2C_Master_Transmit+0x50>
 800316c:	2302      	movs	r3, #2
 800316e:	e0cc      	b.n	800330a <HAL_I2C_Master_Transmit+0x1ea>
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	2201      	movs	r2, #1
 8003174:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	f003 0301 	and.w	r3, r3, #1
 8003182:	2b01      	cmp	r3, #1
 8003184:	d007      	beq.n	8003196 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	681a      	ldr	r2, [r3, #0]
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	f042 0201 	orr.w	r2, r2, #1
 8003194:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	681a      	ldr	r2, [r3, #0]
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80031a4:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	2221      	movs	r2, #33	; 0x21
 80031aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	2210      	movs	r2, #16
 80031b2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	2200      	movs	r2, #0
 80031ba:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	687a      	ldr	r2, [r7, #4]
 80031c0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	893a      	ldrh	r2, [r7, #8]
 80031c6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80031cc:	b29a      	uxth	r2, r3
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80031d2:	68fb      	ldr	r3, [r7, #12]
 80031d4:	4a50      	ldr	r2, [pc, #320]	; (8003318 <HAL_I2C_Master_Transmit+0x1f8>)
 80031d6:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80031d8:	8979      	ldrh	r1, [r7, #10]
 80031da:	697b      	ldr	r3, [r7, #20]
 80031dc:	6a3a      	ldr	r2, [r7, #32]
 80031de:	68f8      	ldr	r0, [r7, #12]
 80031e0:	f000 fb08 	bl	80037f4 <I2C_MasterRequestWrite>
 80031e4:	4603      	mov	r3, r0
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d001      	beq.n	80031ee <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80031ea:	2301      	movs	r3, #1
 80031ec:	e08d      	b.n	800330a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80031ee:	2300      	movs	r3, #0
 80031f0:	613b      	str	r3, [r7, #16]
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	695b      	ldr	r3, [r3, #20]
 80031f8:	613b      	str	r3, [r7, #16]
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	699b      	ldr	r3, [r3, #24]
 8003200:	613b      	str	r3, [r7, #16]
 8003202:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003204:	e066      	b.n	80032d4 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003206:	697a      	ldr	r2, [r7, #20]
 8003208:	6a39      	ldr	r1, [r7, #32]
 800320a:	68f8      	ldr	r0, [r7, #12]
 800320c:	f000 fd5c 	bl	8003cc8 <I2C_WaitOnTXEFlagUntilTimeout>
 8003210:	4603      	mov	r3, r0
 8003212:	2b00      	cmp	r3, #0
 8003214:	d00d      	beq.n	8003232 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800321a:	2b04      	cmp	r3, #4
 800321c:	d107      	bne.n	800322e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800321e:	68fb      	ldr	r3, [r7, #12]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	681a      	ldr	r2, [r3, #0]
 8003224:	68fb      	ldr	r3, [r7, #12]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800322c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800322e:	2301      	movs	r3, #1
 8003230:	e06b      	b.n	800330a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003236:	781a      	ldrb	r2, [r3, #0]
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800323e:	68fb      	ldr	r3, [r7, #12]
 8003240:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003242:	1c5a      	adds	r2, r3, #1
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800324c:	b29b      	uxth	r3, r3
 800324e:	3b01      	subs	r3, #1
 8003250:	b29a      	uxth	r2, r3
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800325a:	3b01      	subs	r3, #1
 800325c:	b29a      	uxth	r2, r3
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003262:	68fb      	ldr	r3, [r7, #12]
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	695b      	ldr	r3, [r3, #20]
 8003268:	f003 0304 	and.w	r3, r3, #4
 800326c:	2b04      	cmp	r3, #4
 800326e:	d11b      	bne.n	80032a8 <HAL_I2C_Master_Transmit+0x188>
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003274:	2b00      	cmp	r3, #0
 8003276:	d017      	beq.n	80032a8 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800327c:	781a      	ldrb	r2, [r3, #0]
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003288:	1c5a      	adds	r2, r3, #1
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003292:	b29b      	uxth	r3, r3
 8003294:	3b01      	subs	r3, #1
 8003296:	b29a      	uxth	r2, r3
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80032a0:	3b01      	subs	r3, #1
 80032a2:	b29a      	uxth	r2, r3
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80032a8:	697a      	ldr	r2, [r7, #20]
 80032aa:	6a39      	ldr	r1, [r7, #32]
 80032ac:	68f8      	ldr	r0, [r7, #12]
 80032ae:	f000 fd53 	bl	8003d58 <I2C_WaitOnBTFFlagUntilTimeout>
 80032b2:	4603      	mov	r3, r0
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d00d      	beq.n	80032d4 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032bc:	2b04      	cmp	r3, #4
 80032be:	d107      	bne.n	80032d0 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	681a      	ldr	r2, [r3, #0]
 80032c6:	68fb      	ldr	r3, [r7, #12]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80032ce:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80032d0:	2301      	movs	r3, #1
 80032d2:	e01a      	b.n	800330a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80032d8:	2b00      	cmp	r3, #0
 80032da:	d194      	bne.n	8003206 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	681a      	ldr	r2, [r3, #0]
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80032ea:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	2220      	movs	r2, #32
 80032f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	2200      	movs	r2, #0
 80032f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	2200      	movs	r2, #0
 8003300:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003304:	2300      	movs	r3, #0
 8003306:	e000      	b.n	800330a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003308:	2302      	movs	r3, #2
  }
}
 800330a:	4618      	mov	r0, r3
 800330c:	3718      	adds	r7, #24
 800330e:	46bd      	mov	sp, r7
 8003310:	bd80      	pop	{r7, pc}
 8003312:	bf00      	nop
 8003314:	00100002 	.word	0x00100002
 8003318:	ffff0000 	.word	0xffff0000

0800331c <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800331c:	b580      	push	{r7, lr}
 800331e:	b08c      	sub	sp, #48	; 0x30
 8003320:	af02      	add	r7, sp, #8
 8003322:	60f8      	str	r0, [r7, #12]
 8003324:	607a      	str	r2, [r7, #4]
 8003326:	461a      	mov	r2, r3
 8003328:	460b      	mov	r3, r1
 800332a:	817b      	strh	r3, [r7, #10]
 800332c:	4613      	mov	r3, r2
 800332e:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 8003330:	2300      	movs	r3, #0
 8003332:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003334:	f7ff f81c 	bl	8002370 <HAL_GetTick>
 8003338:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 800333a:	68fb      	ldr	r3, [r7, #12]
 800333c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003340:	b2db      	uxtb	r3, r3
 8003342:	2b20      	cmp	r3, #32
 8003344:	f040 824b 	bne.w	80037de <HAL_I2C_Master_Receive+0x4c2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003348:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800334a:	9300      	str	r3, [sp, #0]
 800334c:	2319      	movs	r3, #25
 800334e:	2201      	movs	r2, #1
 8003350:	497f      	ldr	r1, [pc, #508]	; (8003550 <HAL_I2C_Master_Receive+0x234>)
 8003352:	68f8      	ldr	r0, [r7, #12]
 8003354:	f000 fb9e 	bl	8003a94 <I2C_WaitOnFlagUntilTimeout>
 8003358:	4603      	mov	r3, r0
 800335a:	2b00      	cmp	r3, #0
 800335c:	d001      	beq.n	8003362 <HAL_I2C_Master_Receive+0x46>
    {
      return HAL_BUSY;
 800335e:	2302      	movs	r3, #2
 8003360:	e23e      	b.n	80037e0 <HAL_I2C_Master_Receive+0x4c4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003362:	68fb      	ldr	r3, [r7, #12]
 8003364:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003368:	2b01      	cmp	r3, #1
 800336a:	d101      	bne.n	8003370 <HAL_I2C_Master_Receive+0x54>
 800336c:	2302      	movs	r3, #2
 800336e:	e237      	b.n	80037e0 <HAL_I2C_Master_Receive+0x4c4>
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	2201      	movs	r2, #1
 8003374:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	f003 0301 	and.w	r3, r3, #1
 8003382:	2b01      	cmp	r3, #1
 8003384:	d007      	beq.n	8003396 <HAL_I2C_Master_Receive+0x7a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	681a      	ldr	r2, [r3, #0]
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	f042 0201 	orr.w	r2, r2, #1
 8003394:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	681a      	ldr	r2, [r3, #0]
 800339c:	68fb      	ldr	r3, [r7, #12]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80033a4:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	2222      	movs	r2, #34	; 0x22
 80033aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	2210      	movs	r2, #16
 80033b2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	2200      	movs	r2, #0
 80033ba:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	687a      	ldr	r2, [r7, #4]
 80033c0:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	893a      	ldrh	r2, [r7, #8]
 80033c6:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80033cc:	b29a      	uxth	r2, r3
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	4a5f      	ldr	r2, [pc, #380]	; (8003554 <HAL_I2C_Master_Receive+0x238>)
 80033d6:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80033d8:	8979      	ldrh	r1, [r7, #10]
 80033da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033dc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80033de:	68f8      	ldr	r0, [r7, #12]
 80033e0:	f000 fa8a 	bl	80038f8 <I2C_MasterRequestRead>
 80033e4:	4603      	mov	r3, r0
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d001      	beq.n	80033ee <HAL_I2C_Master_Receive+0xd2>
    {
      return HAL_ERROR;
 80033ea:	2301      	movs	r3, #1
 80033ec:	e1f8      	b.n	80037e0 <HAL_I2C_Master_Receive+0x4c4>
    }

    if (hi2c->XferSize == 0U)
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d113      	bne.n	800341e <HAL_I2C_Master_Receive+0x102>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80033f6:	2300      	movs	r3, #0
 80033f8:	61fb      	str	r3, [r7, #28]
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	695b      	ldr	r3, [r3, #20]
 8003400:	61fb      	str	r3, [r7, #28]
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	699b      	ldr	r3, [r3, #24]
 8003408:	61fb      	str	r3, [r7, #28]
 800340a:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	681a      	ldr	r2, [r3, #0]
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800341a:	601a      	str	r2, [r3, #0]
 800341c:	e1cc      	b.n	80037b8 <HAL_I2C_Master_Receive+0x49c>
    }
    else if (hi2c->XferSize == 1U)
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003422:	2b01      	cmp	r3, #1
 8003424:	d11e      	bne.n	8003464 <HAL_I2C_Master_Receive+0x148>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	681a      	ldr	r2, [r3, #0]
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003434:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003436:	b672      	cpsid	i
}
 8003438:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800343a:	2300      	movs	r3, #0
 800343c:	61bb      	str	r3, [r7, #24]
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	695b      	ldr	r3, [r3, #20]
 8003444:	61bb      	str	r3, [r7, #24]
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	699b      	ldr	r3, [r3, #24]
 800344c:	61bb      	str	r3, [r7, #24]
 800344e:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	681a      	ldr	r2, [r3, #0]
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800345e:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8003460:	b662      	cpsie	i
}
 8003462:	e035      	b.n	80034d0 <HAL_I2C_Master_Receive+0x1b4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003468:	2b02      	cmp	r3, #2
 800346a:	d11e      	bne.n	80034aa <HAL_I2C_Master_Receive+0x18e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	681a      	ldr	r2, [r3, #0]
 8003472:	68fb      	ldr	r3, [r7, #12]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800347a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800347c:	b672      	cpsid	i
}
 800347e:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
      software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003480:	2300      	movs	r3, #0
 8003482:	617b      	str	r3, [r7, #20]
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	695b      	ldr	r3, [r3, #20]
 800348a:	617b      	str	r3, [r7, #20]
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	699b      	ldr	r3, [r3, #24]
 8003492:	617b      	str	r3, [r7, #20]
 8003494:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003496:	68fb      	ldr	r3, [r7, #12]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	681a      	ldr	r2, [r3, #0]
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80034a4:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80034a6:	b662      	cpsie	i
}
 80034a8:	e012      	b.n	80034d0 <HAL_I2C_Master_Receive+0x1b4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	681a      	ldr	r2, [r3, #0]
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80034b8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80034ba:	2300      	movs	r3, #0
 80034bc:	613b      	str	r3, [r7, #16]
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	695b      	ldr	r3, [r3, #20]
 80034c4:	613b      	str	r3, [r7, #16]
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	699b      	ldr	r3, [r3, #24]
 80034cc:	613b      	str	r3, [r7, #16]
 80034ce:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 80034d0:	e172      	b.n	80037b8 <HAL_I2C_Master_Receive+0x49c>
    {
      if (hi2c->XferSize <= 3U)
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80034d6:	2b03      	cmp	r3, #3
 80034d8:	f200 811f 	bhi.w	800371a <HAL_I2C_Master_Receive+0x3fe>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80034e0:	2b01      	cmp	r3, #1
 80034e2:	d123      	bne.n	800352c <HAL_I2C_Master_Receive+0x210>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80034e4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80034e6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80034e8:	68f8      	ldr	r0, [r7, #12]
 80034ea:	f000 fc7d 	bl	8003de8 <I2C_WaitOnRXNEFlagUntilTimeout>
 80034ee:	4603      	mov	r3, r0
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d001      	beq.n	80034f8 <HAL_I2C_Master_Receive+0x1dc>
          {
            return HAL_ERROR;
 80034f4:	2301      	movs	r3, #1
 80034f6:	e173      	b.n	80037e0 <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	691a      	ldr	r2, [r3, #16]
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003502:	b2d2      	uxtb	r2, r2
 8003504:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800350a:	1c5a      	adds	r2, r3, #1
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003514:	3b01      	subs	r3, #1
 8003516:	b29a      	uxth	r2, r3
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003520:	b29b      	uxth	r3, r3
 8003522:	3b01      	subs	r3, #1
 8003524:	b29a      	uxth	r2, r3
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	855a      	strh	r2, [r3, #42]	; 0x2a
 800352a:	e145      	b.n	80037b8 <HAL_I2C_Master_Receive+0x49c>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003530:	2b02      	cmp	r3, #2
 8003532:	d152      	bne.n	80035da <HAL_I2C_Master_Receive+0x2be>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003534:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003536:	9300      	str	r3, [sp, #0]
 8003538:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800353a:	2200      	movs	r2, #0
 800353c:	4906      	ldr	r1, [pc, #24]	; (8003558 <HAL_I2C_Master_Receive+0x23c>)
 800353e:	68f8      	ldr	r0, [r7, #12]
 8003540:	f000 faa8 	bl	8003a94 <I2C_WaitOnFlagUntilTimeout>
 8003544:	4603      	mov	r3, r0
 8003546:	2b00      	cmp	r3, #0
 8003548:	d008      	beq.n	800355c <HAL_I2C_Master_Receive+0x240>
          {
            return HAL_ERROR;
 800354a:	2301      	movs	r3, #1
 800354c:	e148      	b.n	80037e0 <HAL_I2C_Master_Receive+0x4c4>
 800354e:	bf00      	nop
 8003550:	00100002 	.word	0x00100002
 8003554:	ffff0000 	.word	0xffff0000
 8003558:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 800355c:	b672      	cpsid	i
}
 800355e:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	681a      	ldr	r2, [r3, #0]
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800356e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	691a      	ldr	r2, [r3, #16]
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800357a:	b2d2      	uxtb	r2, r2
 800357c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003582:	1c5a      	adds	r2, r3, #1
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800358c:	3b01      	subs	r3, #1
 800358e:	b29a      	uxth	r2, r3
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003594:	68fb      	ldr	r3, [r7, #12]
 8003596:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003598:	b29b      	uxth	r3, r3
 800359a:	3b01      	subs	r3, #1
 800359c:	b29a      	uxth	r2, r3
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80035a2:	b662      	cpsie	i
}
 80035a4:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	691a      	ldr	r2, [r3, #16]
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035b0:	b2d2      	uxtb	r2, r2
 80035b2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035b8:	1c5a      	adds	r2, r3, #1
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80035c2:	3b01      	subs	r3, #1
 80035c4:	b29a      	uxth	r2, r3
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80035ce:	b29b      	uxth	r3, r3
 80035d0:	3b01      	subs	r3, #1
 80035d2:	b29a      	uxth	r2, r3
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	855a      	strh	r2, [r3, #42]	; 0x2a
 80035d8:	e0ee      	b.n	80037b8 <HAL_I2C_Master_Receive+0x49c>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80035da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035dc:	9300      	str	r3, [sp, #0]
 80035de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80035e0:	2200      	movs	r2, #0
 80035e2:	4981      	ldr	r1, [pc, #516]	; (80037e8 <HAL_I2C_Master_Receive+0x4cc>)
 80035e4:	68f8      	ldr	r0, [r7, #12]
 80035e6:	f000 fa55 	bl	8003a94 <I2C_WaitOnFlagUntilTimeout>
 80035ea:	4603      	mov	r3, r0
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d001      	beq.n	80035f4 <HAL_I2C_Master_Receive+0x2d8>
          {
            return HAL_ERROR;
 80035f0:	2301      	movs	r3, #1
 80035f2:	e0f5      	b.n	80037e0 <HAL_I2C_Master_Receive+0x4c4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	681a      	ldr	r2, [r3, #0]
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003602:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003604:	b672      	cpsid	i
}
 8003606:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	691a      	ldr	r2, [r3, #16]
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003612:	b2d2      	uxtb	r2, r2
 8003614:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800361a:	1c5a      	adds	r2, r3, #1
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003624:	3b01      	subs	r3, #1
 8003626:	b29a      	uxth	r2, r3
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003630:	b29b      	uxth	r3, r3
 8003632:	3b01      	subs	r3, #1
 8003634:	b29a      	uxth	r2, r3
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 800363a:	4b6c      	ldr	r3, [pc, #432]	; (80037ec <HAL_I2C_Master_Receive+0x4d0>)
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	08db      	lsrs	r3, r3, #3
 8003640:	4a6b      	ldr	r2, [pc, #428]	; (80037f0 <HAL_I2C_Master_Receive+0x4d4>)
 8003642:	fba2 2303 	umull	r2, r3, r2, r3
 8003646:	0a1a      	lsrs	r2, r3, #8
 8003648:	4613      	mov	r3, r2
 800364a:	009b      	lsls	r3, r3, #2
 800364c:	4413      	add	r3, r2
 800364e:	00da      	lsls	r2, r3, #3
 8003650:	1ad3      	subs	r3, r2, r3
 8003652:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8003654:	6a3b      	ldr	r3, [r7, #32]
 8003656:	3b01      	subs	r3, #1
 8003658:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 800365a:	6a3b      	ldr	r3, [r7, #32]
 800365c:	2b00      	cmp	r3, #0
 800365e:	d118      	bne.n	8003692 <HAL_I2C_Master_Receive+0x376>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	2200      	movs	r2, #0
 8003664:	631a      	str	r2, [r3, #48]	; 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	2220      	movs	r2, #32
 800366a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	2200      	movs	r2, #0
 8003672:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800367a:	f043 0220 	orr.w	r2, r3, #32
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	641a      	str	r2, [r3, #64]	; 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 8003682:	b662      	cpsie	i
}
 8003684:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	2200      	movs	r2, #0
 800368a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

              return HAL_ERROR;
 800368e:	2301      	movs	r3, #1
 8003690:	e0a6      	b.n	80037e0 <HAL_I2C_Master_Receive+0x4c4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	695b      	ldr	r3, [r3, #20]
 8003698:	f003 0304 	and.w	r3, r3, #4
 800369c:	2b04      	cmp	r3, #4
 800369e:	d1d9      	bne.n	8003654 <HAL_I2C_Master_Receive+0x338>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	681a      	ldr	r2, [r3, #0]
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80036ae:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	691a      	ldr	r2, [r3, #16]
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036ba:	b2d2      	uxtb	r2, r2
 80036bc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036c2:	1c5a      	adds	r2, r3, #1
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80036cc:	3b01      	subs	r3, #1
 80036ce:	b29a      	uxth	r2, r3
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80036d8:	b29b      	uxth	r3, r3
 80036da:	3b01      	subs	r3, #1
 80036dc:	b29a      	uxth	r2, r3
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	855a      	strh	r2, [r3, #42]	; 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80036e2:	b662      	cpsie	i
}
 80036e4:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80036e6:	68fb      	ldr	r3, [r7, #12]
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	691a      	ldr	r2, [r3, #16]
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036f0:	b2d2      	uxtb	r2, r2
 80036f2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036f8:	1c5a      	adds	r2, r3, #1
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003702:	3b01      	subs	r3, #1
 8003704:	b29a      	uxth	r2, r3
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800370e:	b29b      	uxth	r3, r3
 8003710:	3b01      	subs	r3, #1
 8003712:	b29a      	uxth	r2, r3
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003718:	e04e      	b.n	80037b8 <HAL_I2C_Master_Receive+0x49c>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800371a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800371c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800371e:	68f8      	ldr	r0, [r7, #12]
 8003720:	f000 fb62 	bl	8003de8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003724:	4603      	mov	r3, r0
 8003726:	2b00      	cmp	r3, #0
 8003728:	d001      	beq.n	800372e <HAL_I2C_Master_Receive+0x412>
        {
          return HAL_ERROR;
 800372a:	2301      	movs	r3, #1
 800372c:	e058      	b.n	80037e0 <HAL_I2C_Master_Receive+0x4c4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	691a      	ldr	r2, [r3, #16]
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003738:	b2d2      	uxtb	r2, r2
 800373a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003740:	1c5a      	adds	r2, r3, #1
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800374a:	3b01      	subs	r3, #1
 800374c:	b29a      	uxth	r2, r3
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003756:	b29b      	uxth	r3, r3
 8003758:	3b01      	subs	r3, #1
 800375a:	b29a      	uxth	r2, r3
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	695b      	ldr	r3, [r3, #20]
 8003766:	f003 0304 	and.w	r3, r3, #4
 800376a:	2b04      	cmp	r3, #4
 800376c:	d124      	bne.n	80037b8 <HAL_I2C_Master_Receive+0x49c>
        {

          if (hi2c->XferSize == 3U)
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003772:	2b03      	cmp	r3, #3
 8003774:	d107      	bne.n	8003786 <HAL_I2C_Master_Receive+0x46a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	681a      	ldr	r2, [r3, #0]
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003784:	601a      	str	r2, [r3, #0]
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	691a      	ldr	r2, [r3, #16]
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003790:	b2d2      	uxtb	r2, r2
 8003792:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003798:	1c5a      	adds	r2, r3, #1
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80037a2:	3b01      	subs	r3, #1
 80037a4:	b29a      	uxth	r2, r3
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80037ae:	b29b      	uxth	r3, r3
 80037b0:	3b01      	subs	r3, #1
 80037b2:	b29a      	uxth	r2, r3
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80037b8:	68fb      	ldr	r3, [r7, #12]
 80037ba:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80037bc:	2b00      	cmp	r3, #0
 80037be:	f47f ae88 	bne.w	80034d2 <HAL_I2C_Master_Receive+0x1b6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	2220      	movs	r2, #32
 80037c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80037ca:	68fb      	ldr	r3, [r7, #12]
 80037cc:	2200      	movs	r2, #0
 80037ce:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	2200      	movs	r2, #0
 80037d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80037da:	2300      	movs	r3, #0
 80037dc:	e000      	b.n	80037e0 <HAL_I2C_Master_Receive+0x4c4>
  }
  else
  {
    return HAL_BUSY;
 80037de:	2302      	movs	r3, #2
  }
}
 80037e0:	4618      	mov	r0, r3
 80037e2:	3728      	adds	r7, #40	; 0x28
 80037e4:	46bd      	mov	sp, r7
 80037e6:	bd80      	pop	{r7, pc}
 80037e8:	00010004 	.word	0x00010004
 80037ec:	20000008 	.word	0x20000008
 80037f0:	14f8b589 	.word	0x14f8b589

080037f4 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80037f4:	b580      	push	{r7, lr}
 80037f6:	b088      	sub	sp, #32
 80037f8:	af02      	add	r7, sp, #8
 80037fa:	60f8      	str	r0, [r7, #12]
 80037fc:	607a      	str	r2, [r7, #4]
 80037fe:	603b      	str	r3, [r7, #0]
 8003800:	460b      	mov	r3, r1
 8003802:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003808:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800380a:	697b      	ldr	r3, [r7, #20]
 800380c:	2b08      	cmp	r3, #8
 800380e:	d006      	beq.n	800381e <I2C_MasterRequestWrite+0x2a>
 8003810:	697b      	ldr	r3, [r7, #20]
 8003812:	2b01      	cmp	r3, #1
 8003814:	d003      	beq.n	800381e <I2C_MasterRequestWrite+0x2a>
 8003816:	697b      	ldr	r3, [r7, #20]
 8003818:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800381c:	d108      	bne.n	8003830 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	681a      	ldr	r2, [r3, #0]
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800382c:	601a      	str	r2, [r3, #0]
 800382e:	e00b      	b.n	8003848 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003834:	2b12      	cmp	r3, #18
 8003836:	d107      	bne.n	8003848 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	681a      	ldr	r2, [r3, #0]
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003846:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003848:	683b      	ldr	r3, [r7, #0]
 800384a:	9300      	str	r3, [sp, #0]
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	2200      	movs	r2, #0
 8003850:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003854:	68f8      	ldr	r0, [r7, #12]
 8003856:	f000 f91d 	bl	8003a94 <I2C_WaitOnFlagUntilTimeout>
 800385a:	4603      	mov	r3, r0
 800385c:	2b00      	cmp	r3, #0
 800385e:	d00d      	beq.n	800387c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800386a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800386e:	d103      	bne.n	8003878 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003876:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003878:	2303      	movs	r3, #3
 800387a:	e035      	b.n	80038e8 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	691b      	ldr	r3, [r3, #16]
 8003880:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003884:	d108      	bne.n	8003898 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003886:	897b      	ldrh	r3, [r7, #10]
 8003888:	b2db      	uxtb	r3, r3
 800388a:	461a      	mov	r2, r3
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003894:	611a      	str	r2, [r3, #16]
 8003896:	e01b      	b.n	80038d0 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003898:	897b      	ldrh	r3, [r7, #10]
 800389a:	11db      	asrs	r3, r3, #7
 800389c:	b2db      	uxtb	r3, r3
 800389e:	f003 0306 	and.w	r3, r3, #6
 80038a2:	b2db      	uxtb	r3, r3
 80038a4:	f063 030f 	orn	r3, r3, #15
 80038a8:	b2da      	uxtb	r2, r3
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80038b0:	683b      	ldr	r3, [r7, #0]
 80038b2:	687a      	ldr	r2, [r7, #4]
 80038b4:	490e      	ldr	r1, [pc, #56]	; (80038f0 <I2C_MasterRequestWrite+0xfc>)
 80038b6:	68f8      	ldr	r0, [r7, #12]
 80038b8:	f000 f966 	bl	8003b88 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80038bc:	4603      	mov	r3, r0
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d001      	beq.n	80038c6 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80038c2:	2301      	movs	r3, #1
 80038c4:	e010      	b.n	80038e8 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80038c6:	897b      	ldrh	r3, [r7, #10]
 80038c8:	b2da      	uxtb	r2, r3
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80038d0:	683b      	ldr	r3, [r7, #0]
 80038d2:	687a      	ldr	r2, [r7, #4]
 80038d4:	4907      	ldr	r1, [pc, #28]	; (80038f4 <I2C_MasterRequestWrite+0x100>)
 80038d6:	68f8      	ldr	r0, [r7, #12]
 80038d8:	f000 f956 	bl	8003b88 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80038dc:	4603      	mov	r3, r0
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d001      	beq.n	80038e6 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80038e2:	2301      	movs	r3, #1
 80038e4:	e000      	b.n	80038e8 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80038e6:	2300      	movs	r3, #0
}
 80038e8:	4618      	mov	r0, r3
 80038ea:	3718      	adds	r7, #24
 80038ec:	46bd      	mov	sp, r7
 80038ee:	bd80      	pop	{r7, pc}
 80038f0:	00010008 	.word	0x00010008
 80038f4:	00010002 	.word	0x00010002

080038f8 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80038f8:	b580      	push	{r7, lr}
 80038fa:	b088      	sub	sp, #32
 80038fc:	af02      	add	r7, sp, #8
 80038fe:	60f8      	str	r0, [r7, #12]
 8003900:	607a      	str	r2, [r7, #4]
 8003902:	603b      	str	r3, [r7, #0]
 8003904:	460b      	mov	r3, r1
 8003906:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800390c:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	681a      	ldr	r2, [r3, #0]
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800391c:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800391e:	697b      	ldr	r3, [r7, #20]
 8003920:	2b08      	cmp	r3, #8
 8003922:	d006      	beq.n	8003932 <I2C_MasterRequestRead+0x3a>
 8003924:	697b      	ldr	r3, [r7, #20]
 8003926:	2b01      	cmp	r3, #1
 8003928:	d003      	beq.n	8003932 <I2C_MasterRequestRead+0x3a>
 800392a:	697b      	ldr	r3, [r7, #20]
 800392c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003930:	d108      	bne.n	8003944 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	681a      	ldr	r2, [r3, #0]
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003940:	601a      	str	r2, [r3, #0]
 8003942:	e00b      	b.n	800395c <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003948:	2b11      	cmp	r3, #17
 800394a:	d107      	bne.n	800395c <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	681a      	ldr	r2, [r3, #0]
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	681b      	ldr	r3, [r3, #0]
 8003956:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800395a:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800395c:	683b      	ldr	r3, [r7, #0]
 800395e:	9300      	str	r3, [sp, #0]
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	2200      	movs	r2, #0
 8003964:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003968:	68f8      	ldr	r0, [r7, #12]
 800396a:	f000 f893 	bl	8003a94 <I2C_WaitOnFlagUntilTimeout>
 800396e:	4603      	mov	r3, r0
 8003970:	2b00      	cmp	r3, #0
 8003972:	d00d      	beq.n	8003990 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800397e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003982:	d103      	bne.n	800398c <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	f44f 7200 	mov.w	r2, #512	; 0x200
 800398a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800398c:	2303      	movs	r3, #3
 800398e:	e079      	b.n	8003a84 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	691b      	ldr	r3, [r3, #16]
 8003994:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003998:	d108      	bne.n	80039ac <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800399a:	897b      	ldrh	r3, [r7, #10]
 800399c:	b2db      	uxtb	r3, r3
 800399e:	f043 0301 	orr.w	r3, r3, #1
 80039a2:	b2da      	uxtb	r2, r3
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	611a      	str	r2, [r3, #16]
 80039aa:	e05f      	b.n	8003a6c <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80039ac:	897b      	ldrh	r3, [r7, #10]
 80039ae:	11db      	asrs	r3, r3, #7
 80039b0:	b2db      	uxtb	r3, r3
 80039b2:	f003 0306 	and.w	r3, r3, #6
 80039b6:	b2db      	uxtb	r3, r3
 80039b8:	f063 030f 	orn	r3, r3, #15
 80039bc:	b2da      	uxtb	r2, r3
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80039c4:	683b      	ldr	r3, [r7, #0]
 80039c6:	687a      	ldr	r2, [r7, #4]
 80039c8:	4930      	ldr	r1, [pc, #192]	; (8003a8c <I2C_MasterRequestRead+0x194>)
 80039ca:	68f8      	ldr	r0, [r7, #12]
 80039cc:	f000 f8dc 	bl	8003b88 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80039d0:	4603      	mov	r3, r0
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d001      	beq.n	80039da <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 80039d6:	2301      	movs	r3, #1
 80039d8:	e054      	b.n	8003a84 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80039da:	897b      	ldrh	r3, [r7, #10]
 80039dc:	b2da      	uxtb	r2, r3
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80039e4:	683b      	ldr	r3, [r7, #0]
 80039e6:	687a      	ldr	r2, [r7, #4]
 80039e8:	4929      	ldr	r1, [pc, #164]	; (8003a90 <I2C_MasterRequestRead+0x198>)
 80039ea:	68f8      	ldr	r0, [r7, #12]
 80039ec:	f000 f8cc 	bl	8003b88 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80039f0:	4603      	mov	r3, r0
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d001      	beq.n	80039fa <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 80039f6:	2301      	movs	r3, #1
 80039f8:	e044      	b.n	8003a84 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80039fa:	2300      	movs	r3, #0
 80039fc:	613b      	str	r3, [r7, #16]
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	695b      	ldr	r3, [r3, #20]
 8003a04:	613b      	str	r3, [r7, #16]
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	699b      	ldr	r3, [r3, #24]
 8003a0c:	613b      	str	r3, [r7, #16]
 8003a0e:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	681a      	ldr	r2, [r3, #0]
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003a1e:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003a20:	683b      	ldr	r3, [r7, #0]
 8003a22:	9300      	str	r3, [sp, #0]
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	2200      	movs	r2, #0
 8003a28:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003a2c:	68f8      	ldr	r0, [r7, #12]
 8003a2e:	f000 f831 	bl	8003a94 <I2C_WaitOnFlagUntilTimeout>
 8003a32:	4603      	mov	r3, r0
 8003a34:	2b00      	cmp	r3, #0
 8003a36:	d00d      	beq.n	8003a54 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a42:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003a46:	d103      	bne.n	8003a50 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003a4e:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8003a50:	2303      	movs	r3, #3
 8003a52:	e017      	b.n	8003a84 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8003a54:	897b      	ldrh	r3, [r7, #10]
 8003a56:	11db      	asrs	r3, r3, #7
 8003a58:	b2db      	uxtb	r3, r3
 8003a5a:	f003 0306 	and.w	r3, r3, #6
 8003a5e:	b2db      	uxtb	r3, r3
 8003a60:	f063 030e 	orn	r3, r3, #14
 8003a64:	b2da      	uxtb	r2, r3
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003a6c:	683b      	ldr	r3, [r7, #0]
 8003a6e:	687a      	ldr	r2, [r7, #4]
 8003a70:	4907      	ldr	r1, [pc, #28]	; (8003a90 <I2C_MasterRequestRead+0x198>)
 8003a72:	68f8      	ldr	r0, [r7, #12]
 8003a74:	f000 f888 	bl	8003b88 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003a78:	4603      	mov	r3, r0
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d001      	beq.n	8003a82 <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8003a7e:	2301      	movs	r3, #1
 8003a80:	e000      	b.n	8003a84 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 8003a82:	2300      	movs	r3, #0
}
 8003a84:	4618      	mov	r0, r3
 8003a86:	3718      	adds	r7, #24
 8003a88:	46bd      	mov	sp, r7
 8003a8a:	bd80      	pop	{r7, pc}
 8003a8c:	00010008 	.word	0x00010008
 8003a90:	00010002 	.word	0x00010002

08003a94 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003a94:	b580      	push	{r7, lr}
 8003a96:	b084      	sub	sp, #16
 8003a98:	af00      	add	r7, sp, #0
 8003a9a:	60f8      	str	r0, [r7, #12]
 8003a9c:	60b9      	str	r1, [r7, #8]
 8003a9e:	603b      	str	r3, [r7, #0]
 8003aa0:	4613      	mov	r3, r2
 8003aa2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003aa4:	e048      	b.n	8003b38 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003aa6:	683b      	ldr	r3, [r7, #0]
 8003aa8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003aac:	d044      	beq.n	8003b38 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003aae:	f7fe fc5f 	bl	8002370 <HAL_GetTick>
 8003ab2:	4602      	mov	r2, r0
 8003ab4:	69bb      	ldr	r3, [r7, #24]
 8003ab6:	1ad3      	subs	r3, r2, r3
 8003ab8:	683a      	ldr	r2, [r7, #0]
 8003aba:	429a      	cmp	r2, r3
 8003abc:	d302      	bcc.n	8003ac4 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003abe:	683b      	ldr	r3, [r7, #0]
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d139      	bne.n	8003b38 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003ac4:	68bb      	ldr	r3, [r7, #8]
 8003ac6:	0c1b      	lsrs	r3, r3, #16
 8003ac8:	b2db      	uxtb	r3, r3
 8003aca:	2b01      	cmp	r3, #1
 8003acc:	d10d      	bne.n	8003aea <I2C_WaitOnFlagUntilTimeout+0x56>
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	695b      	ldr	r3, [r3, #20]
 8003ad4:	43da      	mvns	r2, r3
 8003ad6:	68bb      	ldr	r3, [r7, #8]
 8003ad8:	4013      	ands	r3, r2
 8003ada:	b29b      	uxth	r3, r3
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	bf0c      	ite	eq
 8003ae0:	2301      	moveq	r3, #1
 8003ae2:	2300      	movne	r3, #0
 8003ae4:	b2db      	uxtb	r3, r3
 8003ae6:	461a      	mov	r2, r3
 8003ae8:	e00c      	b.n	8003b04 <I2C_WaitOnFlagUntilTimeout+0x70>
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	699b      	ldr	r3, [r3, #24]
 8003af0:	43da      	mvns	r2, r3
 8003af2:	68bb      	ldr	r3, [r7, #8]
 8003af4:	4013      	ands	r3, r2
 8003af6:	b29b      	uxth	r3, r3
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	bf0c      	ite	eq
 8003afc:	2301      	moveq	r3, #1
 8003afe:	2300      	movne	r3, #0
 8003b00:	b2db      	uxtb	r3, r3
 8003b02:	461a      	mov	r2, r3
 8003b04:	79fb      	ldrb	r3, [r7, #7]
 8003b06:	429a      	cmp	r2, r3
 8003b08:	d116      	bne.n	8003b38 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	2200      	movs	r2, #0
 8003b0e:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	2220      	movs	r2, #32
 8003b14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	2200      	movs	r2, #0
 8003b1c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b24:	f043 0220 	orr.w	r2, r3, #32
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	2200      	movs	r2, #0
 8003b30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8003b34:	2301      	movs	r3, #1
 8003b36:	e023      	b.n	8003b80 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003b38:	68bb      	ldr	r3, [r7, #8]
 8003b3a:	0c1b      	lsrs	r3, r3, #16
 8003b3c:	b2db      	uxtb	r3, r3
 8003b3e:	2b01      	cmp	r3, #1
 8003b40:	d10d      	bne.n	8003b5e <I2C_WaitOnFlagUntilTimeout+0xca>
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	695b      	ldr	r3, [r3, #20]
 8003b48:	43da      	mvns	r2, r3
 8003b4a:	68bb      	ldr	r3, [r7, #8]
 8003b4c:	4013      	ands	r3, r2
 8003b4e:	b29b      	uxth	r3, r3
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	bf0c      	ite	eq
 8003b54:	2301      	moveq	r3, #1
 8003b56:	2300      	movne	r3, #0
 8003b58:	b2db      	uxtb	r3, r3
 8003b5a:	461a      	mov	r2, r3
 8003b5c:	e00c      	b.n	8003b78 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8003b5e:	68fb      	ldr	r3, [r7, #12]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	699b      	ldr	r3, [r3, #24]
 8003b64:	43da      	mvns	r2, r3
 8003b66:	68bb      	ldr	r3, [r7, #8]
 8003b68:	4013      	ands	r3, r2
 8003b6a:	b29b      	uxth	r3, r3
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	bf0c      	ite	eq
 8003b70:	2301      	moveq	r3, #1
 8003b72:	2300      	movne	r3, #0
 8003b74:	b2db      	uxtb	r3, r3
 8003b76:	461a      	mov	r2, r3
 8003b78:	79fb      	ldrb	r3, [r7, #7]
 8003b7a:	429a      	cmp	r2, r3
 8003b7c:	d093      	beq.n	8003aa6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003b7e:	2300      	movs	r3, #0
}
 8003b80:	4618      	mov	r0, r3
 8003b82:	3710      	adds	r7, #16
 8003b84:	46bd      	mov	sp, r7
 8003b86:	bd80      	pop	{r7, pc}

08003b88 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003b88:	b580      	push	{r7, lr}
 8003b8a:	b084      	sub	sp, #16
 8003b8c:	af00      	add	r7, sp, #0
 8003b8e:	60f8      	str	r0, [r7, #12]
 8003b90:	60b9      	str	r1, [r7, #8]
 8003b92:	607a      	str	r2, [r7, #4]
 8003b94:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003b96:	e071      	b.n	8003c7c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	695b      	ldr	r3, [r3, #20]
 8003b9e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003ba2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003ba6:	d123      	bne.n	8003bf0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	681a      	ldr	r2, [r3, #0]
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003bb6:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003bc0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	2200      	movs	r2, #0
 8003bc6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003bc8:	68fb      	ldr	r3, [r7, #12]
 8003bca:	2220      	movs	r2, #32
 8003bcc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	2200      	movs	r2, #0
 8003bd4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003bd8:	68fb      	ldr	r3, [r7, #12]
 8003bda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bdc:	f043 0204 	orr.w	r2, r3, #4
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	2200      	movs	r2, #0
 8003be8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003bec:	2301      	movs	r3, #1
 8003bee:	e067      	b.n	8003cc0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003bf6:	d041      	beq.n	8003c7c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003bf8:	f7fe fbba 	bl	8002370 <HAL_GetTick>
 8003bfc:	4602      	mov	r2, r0
 8003bfe:	683b      	ldr	r3, [r7, #0]
 8003c00:	1ad3      	subs	r3, r2, r3
 8003c02:	687a      	ldr	r2, [r7, #4]
 8003c04:	429a      	cmp	r2, r3
 8003c06:	d302      	bcc.n	8003c0e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d136      	bne.n	8003c7c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8003c0e:	68bb      	ldr	r3, [r7, #8]
 8003c10:	0c1b      	lsrs	r3, r3, #16
 8003c12:	b2db      	uxtb	r3, r3
 8003c14:	2b01      	cmp	r3, #1
 8003c16:	d10c      	bne.n	8003c32 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	695b      	ldr	r3, [r3, #20]
 8003c1e:	43da      	mvns	r2, r3
 8003c20:	68bb      	ldr	r3, [r7, #8]
 8003c22:	4013      	ands	r3, r2
 8003c24:	b29b      	uxth	r3, r3
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	bf14      	ite	ne
 8003c2a:	2301      	movne	r3, #1
 8003c2c:	2300      	moveq	r3, #0
 8003c2e:	b2db      	uxtb	r3, r3
 8003c30:	e00b      	b.n	8003c4a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	699b      	ldr	r3, [r3, #24]
 8003c38:	43da      	mvns	r2, r3
 8003c3a:	68bb      	ldr	r3, [r7, #8]
 8003c3c:	4013      	ands	r3, r2
 8003c3e:	b29b      	uxth	r3, r3
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	bf14      	ite	ne
 8003c44:	2301      	movne	r3, #1
 8003c46:	2300      	moveq	r3, #0
 8003c48:	b2db      	uxtb	r3, r3
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d016      	beq.n	8003c7c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	2200      	movs	r2, #0
 8003c52:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003c54:	68fb      	ldr	r3, [r7, #12]
 8003c56:	2220      	movs	r2, #32
 8003c58:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	2200      	movs	r2, #0
 8003c60:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c68:	f043 0220 	orr.w	r2, r3, #32
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	2200      	movs	r2, #0
 8003c74:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8003c78:	2301      	movs	r3, #1
 8003c7a:	e021      	b.n	8003cc0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003c7c:	68bb      	ldr	r3, [r7, #8]
 8003c7e:	0c1b      	lsrs	r3, r3, #16
 8003c80:	b2db      	uxtb	r3, r3
 8003c82:	2b01      	cmp	r3, #1
 8003c84:	d10c      	bne.n	8003ca0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	695b      	ldr	r3, [r3, #20]
 8003c8c:	43da      	mvns	r2, r3
 8003c8e:	68bb      	ldr	r3, [r7, #8]
 8003c90:	4013      	ands	r3, r2
 8003c92:	b29b      	uxth	r3, r3
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	bf14      	ite	ne
 8003c98:	2301      	movne	r3, #1
 8003c9a:	2300      	moveq	r3, #0
 8003c9c:	b2db      	uxtb	r3, r3
 8003c9e:	e00b      	b.n	8003cb8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003ca0:	68fb      	ldr	r3, [r7, #12]
 8003ca2:	681b      	ldr	r3, [r3, #0]
 8003ca4:	699b      	ldr	r3, [r3, #24]
 8003ca6:	43da      	mvns	r2, r3
 8003ca8:	68bb      	ldr	r3, [r7, #8]
 8003caa:	4013      	ands	r3, r2
 8003cac:	b29b      	uxth	r3, r3
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	bf14      	ite	ne
 8003cb2:	2301      	movne	r3, #1
 8003cb4:	2300      	moveq	r3, #0
 8003cb6:	b2db      	uxtb	r3, r3
 8003cb8:	2b00      	cmp	r3, #0
 8003cba:	f47f af6d 	bne.w	8003b98 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003cbe:	2300      	movs	r3, #0
}
 8003cc0:	4618      	mov	r0, r3
 8003cc2:	3710      	adds	r7, #16
 8003cc4:	46bd      	mov	sp, r7
 8003cc6:	bd80      	pop	{r7, pc}

08003cc8 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003cc8:	b580      	push	{r7, lr}
 8003cca:	b084      	sub	sp, #16
 8003ccc:	af00      	add	r7, sp, #0
 8003cce:	60f8      	str	r0, [r7, #12]
 8003cd0:	60b9      	str	r1, [r7, #8]
 8003cd2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003cd4:	e034      	b.n	8003d40 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003cd6:	68f8      	ldr	r0, [r7, #12]
 8003cd8:	f000 f8e3 	bl	8003ea2 <I2C_IsAcknowledgeFailed>
 8003cdc:	4603      	mov	r3, r0
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d001      	beq.n	8003ce6 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003ce2:	2301      	movs	r3, #1
 8003ce4:	e034      	b.n	8003d50 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003ce6:	68bb      	ldr	r3, [r7, #8]
 8003ce8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003cec:	d028      	beq.n	8003d40 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003cee:	f7fe fb3f 	bl	8002370 <HAL_GetTick>
 8003cf2:	4602      	mov	r2, r0
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	1ad3      	subs	r3, r2, r3
 8003cf8:	68ba      	ldr	r2, [r7, #8]
 8003cfa:	429a      	cmp	r2, r3
 8003cfc:	d302      	bcc.n	8003d04 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003cfe:	68bb      	ldr	r3, [r7, #8]
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d11d      	bne.n	8003d40 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	695b      	ldr	r3, [r3, #20]
 8003d0a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d0e:	2b80      	cmp	r3, #128	; 0x80
 8003d10:	d016      	beq.n	8003d40 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	2200      	movs	r2, #0
 8003d16:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	2220      	movs	r2, #32
 8003d1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	2200      	movs	r2, #0
 8003d24:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d2c:	f043 0220 	orr.w	r2, r3, #32
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	2200      	movs	r2, #0
 8003d38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8003d3c:	2301      	movs	r3, #1
 8003d3e:	e007      	b.n	8003d50 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	681b      	ldr	r3, [r3, #0]
 8003d44:	695b      	ldr	r3, [r3, #20]
 8003d46:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d4a:	2b80      	cmp	r3, #128	; 0x80
 8003d4c:	d1c3      	bne.n	8003cd6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003d4e:	2300      	movs	r3, #0
}
 8003d50:	4618      	mov	r0, r3
 8003d52:	3710      	adds	r7, #16
 8003d54:	46bd      	mov	sp, r7
 8003d56:	bd80      	pop	{r7, pc}

08003d58 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003d58:	b580      	push	{r7, lr}
 8003d5a:	b084      	sub	sp, #16
 8003d5c:	af00      	add	r7, sp, #0
 8003d5e:	60f8      	str	r0, [r7, #12]
 8003d60:	60b9      	str	r1, [r7, #8]
 8003d62:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003d64:	e034      	b.n	8003dd0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003d66:	68f8      	ldr	r0, [r7, #12]
 8003d68:	f000 f89b 	bl	8003ea2 <I2C_IsAcknowledgeFailed>
 8003d6c:	4603      	mov	r3, r0
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d001      	beq.n	8003d76 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003d72:	2301      	movs	r3, #1
 8003d74:	e034      	b.n	8003de0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003d76:	68bb      	ldr	r3, [r7, #8]
 8003d78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d7c:	d028      	beq.n	8003dd0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003d7e:	f7fe faf7 	bl	8002370 <HAL_GetTick>
 8003d82:	4602      	mov	r2, r0
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	1ad3      	subs	r3, r2, r3
 8003d88:	68ba      	ldr	r2, [r7, #8]
 8003d8a:	429a      	cmp	r2, r3
 8003d8c:	d302      	bcc.n	8003d94 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003d8e:	68bb      	ldr	r3, [r7, #8]
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d11d      	bne.n	8003dd0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	695b      	ldr	r3, [r3, #20]
 8003d9a:	f003 0304 	and.w	r3, r3, #4
 8003d9e:	2b04      	cmp	r3, #4
 8003da0:	d016      	beq.n	8003dd0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	2200      	movs	r2, #0
 8003da6:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	2220      	movs	r2, #32
 8003dac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	2200      	movs	r2, #0
 8003db4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dbc:	f043 0220 	orr.w	r2, r3, #32
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	2200      	movs	r2, #0
 8003dc8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8003dcc:	2301      	movs	r3, #1
 8003dce:	e007      	b.n	8003de0 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	695b      	ldr	r3, [r3, #20]
 8003dd6:	f003 0304 	and.w	r3, r3, #4
 8003dda:	2b04      	cmp	r3, #4
 8003ddc:	d1c3      	bne.n	8003d66 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003dde:	2300      	movs	r3, #0
}
 8003de0:	4618      	mov	r0, r3
 8003de2:	3710      	adds	r7, #16
 8003de4:	46bd      	mov	sp, r7
 8003de6:	bd80      	pop	{r7, pc}

08003de8 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003de8:	b580      	push	{r7, lr}
 8003dea:	b084      	sub	sp, #16
 8003dec:	af00      	add	r7, sp, #0
 8003dee:	60f8      	str	r0, [r7, #12]
 8003df0:	60b9      	str	r1, [r7, #8]
 8003df2:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003df4:	e049      	b.n	8003e8a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	695b      	ldr	r3, [r3, #20]
 8003dfc:	f003 0310 	and.w	r3, r3, #16
 8003e00:	2b10      	cmp	r3, #16
 8003e02:	d119      	bne.n	8003e38 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003e04:	68fb      	ldr	r3, [r7, #12]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	f06f 0210 	mvn.w	r2, #16
 8003e0c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	2200      	movs	r2, #0
 8003e12:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	2220      	movs	r2, #32
 8003e18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	2200      	movs	r2, #0
 8003e20:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	2200      	movs	r2, #0
 8003e30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003e34:	2301      	movs	r3, #1
 8003e36:	e030      	b.n	8003e9a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e38:	f7fe fa9a 	bl	8002370 <HAL_GetTick>
 8003e3c:	4602      	mov	r2, r0
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	1ad3      	subs	r3, r2, r3
 8003e42:	68ba      	ldr	r2, [r7, #8]
 8003e44:	429a      	cmp	r2, r3
 8003e46:	d302      	bcc.n	8003e4e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003e48:	68bb      	ldr	r3, [r7, #8]
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d11d      	bne.n	8003e8a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	695b      	ldr	r3, [r3, #20]
 8003e54:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e58:	2b40      	cmp	r3, #64	; 0x40
 8003e5a:	d016      	beq.n	8003e8a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	2200      	movs	r2, #0
 8003e60:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	2220      	movs	r2, #32
 8003e66:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	2200      	movs	r2, #0
 8003e6e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003e72:	68fb      	ldr	r3, [r7, #12]
 8003e74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e76:	f043 0220 	orr.w	r2, r3, #32
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	2200      	movs	r2, #0
 8003e82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003e86:	2301      	movs	r3, #1
 8003e88:	e007      	b.n	8003e9a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	695b      	ldr	r3, [r3, #20]
 8003e90:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003e94:	2b40      	cmp	r3, #64	; 0x40
 8003e96:	d1ae      	bne.n	8003df6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003e98:	2300      	movs	r3, #0
}
 8003e9a:	4618      	mov	r0, r3
 8003e9c:	3710      	adds	r7, #16
 8003e9e:	46bd      	mov	sp, r7
 8003ea0:	bd80      	pop	{r7, pc}

08003ea2 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003ea2:	b480      	push	{r7}
 8003ea4:	b083      	sub	sp, #12
 8003ea6:	af00      	add	r7, sp, #0
 8003ea8:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	695b      	ldr	r3, [r3, #20]
 8003eb0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003eb4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003eb8:	d11b      	bne.n	8003ef2 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003ec2:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	2200      	movs	r2, #0
 8003ec8:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	2220      	movs	r2, #32
 8003ece:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	2200      	movs	r2, #0
 8003ed6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ede:	f043 0204 	orr.w	r2, r3, #4
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	2200      	movs	r2, #0
 8003eea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003eee:	2301      	movs	r3, #1
 8003ef0:	e000      	b.n	8003ef4 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003ef2:	2300      	movs	r3, #0
}
 8003ef4:	4618      	mov	r0, r3
 8003ef6:	370c      	adds	r7, #12
 8003ef8:	46bd      	mov	sp, r7
 8003efa:	bc80      	pop	{r7}
 8003efc:	4770      	bx	lr
	...

08003f00 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003f00:	b580      	push	{r7, lr}
 8003f02:	b086      	sub	sp, #24
 8003f04:	af00      	add	r7, sp, #0
 8003f06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	d101      	bne.n	8003f12 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003f0e:	2301      	movs	r3, #1
 8003f10:	e26c      	b.n	80043ec <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	f003 0301 	and.w	r3, r3, #1
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	f000 8087 	beq.w	800402e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003f20:	4b92      	ldr	r3, [pc, #584]	; (800416c <HAL_RCC_OscConfig+0x26c>)
 8003f22:	685b      	ldr	r3, [r3, #4]
 8003f24:	f003 030c 	and.w	r3, r3, #12
 8003f28:	2b04      	cmp	r3, #4
 8003f2a:	d00c      	beq.n	8003f46 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003f2c:	4b8f      	ldr	r3, [pc, #572]	; (800416c <HAL_RCC_OscConfig+0x26c>)
 8003f2e:	685b      	ldr	r3, [r3, #4]
 8003f30:	f003 030c 	and.w	r3, r3, #12
 8003f34:	2b08      	cmp	r3, #8
 8003f36:	d112      	bne.n	8003f5e <HAL_RCC_OscConfig+0x5e>
 8003f38:	4b8c      	ldr	r3, [pc, #560]	; (800416c <HAL_RCC_OscConfig+0x26c>)
 8003f3a:	685b      	ldr	r3, [r3, #4]
 8003f3c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003f40:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003f44:	d10b      	bne.n	8003f5e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003f46:	4b89      	ldr	r3, [pc, #548]	; (800416c <HAL_RCC_OscConfig+0x26c>)
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d06c      	beq.n	800402c <HAL_RCC_OscConfig+0x12c>
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	685b      	ldr	r3, [r3, #4]
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d168      	bne.n	800402c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003f5a:	2301      	movs	r3, #1
 8003f5c:	e246      	b.n	80043ec <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	685b      	ldr	r3, [r3, #4]
 8003f62:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003f66:	d106      	bne.n	8003f76 <HAL_RCC_OscConfig+0x76>
 8003f68:	4b80      	ldr	r3, [pc, #512]	; (800416c <HAL_RCC_OscConfig+0x26c>)
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	4a7f      	ldr	r2, [pc, #508]	; (800416c <HAL_RCC_OscConfig+0x26c>)
 8003f6e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003f72:	6013      	str	r3, [r2, #0]
 8003f74:	e02e      	b.n	8003fd4 <HAL_RCC_OscConfig+0xd4>
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	685b      	ldr	r3, [r3, #4]
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d10c      	bne.n	8003f98 <HAL_RCC_OscConfig+0x98>
 8003f7e:	4b7b      	ldr	r3, [pc, #492]	; (800416c <HAL_RCC_OscConfig+0x26c>)
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	4a7a      	ldr	r2, [pc, #488]	; (800416c <HAL_RCC_OscConfig+0x26c>)
 8003f84:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003f88:	6013      	str	r3, [r2, #0]
 8003f8a:	4b78      	ldr	r3, [pc, #480]	; (800416c <HAL_RCC_OscConfig+0x26c>)
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	4a77      	ldr	r2, [pc, #476]	; (800416c <HAL_RCC_OscConfig+0x26c>)
 8003f90:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003f94:	6013      	str	r3, [r2, #0]
 8003f96:	e01d      	b.n	8003fd4 <HAL_RCC_OscConfig+0xd4>
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	685b      	ldr	r3, [r3, #4]
 8003f9c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003fa0:	d10c      	bne.n	8003fbc <HAL_RCC_OscConfig+0xbc>
 8003fa2:	4b72      	ldr	r3, [pc, #456]	; (800416c <HAL_RCC_OscConfig+0x26c>)
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	4a71      	ldr	r2, [pc, #452]	; (800416c <HAL_RCC_OscConfig+0x26c>)
 8003fa8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003fac:	6013      	str	r3, [r2, #0]
 8003fae:	4b6f      	ldr	r3, [pc, #444]	; (800416c <HAL_RCC_OscConfig+0x26c>)
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	4a6e      	ldr	r2, [pc, #440]	; (800416c <HAL_RCC_OscConfig+0x26c>)
 8003fb4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003fb8:	6013      	str	r3, [r2, #0]
 8003fba:	e00b      	b.n	8003fd4 <HAL_RCC_OscConfig+0xd4>
 8003fbc:	4b6b      	ldr	r3, [pc, #428]	; (800416c <HAL_RCC_OscConfig+0x26c>)
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	4a6a      	ldr	r2, [pc, #424]	; (800416c <HAL_RCC_OscConfig+0x26c>)
 8003fc2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003fc6:	6013      	str	r3, [r2, #0]
 8003fc8:	4b68      	ldr	r3, [pc, #416]	; (800416c <HAL_RCC_OscConfig+0x26c>)
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	4a67      	ldr	r2, [pc, #412]	; (800416c <HAL_RCC_OscConfig+0x26c>)
 8003fce:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003fd2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	685b      	ldr	r3, [r3, #4]
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d013      	beq.n	8004004 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003fdc:	f7fe f9c8 	bl	8002370 <HAL_GetTick>
 8003fe0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003fe2:	e008      	b.n	8003ff6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003fe4:	f7fe f9c4 	bl	8002370 <HAL_GetTick>
 8003fe8:	4602      	mov	r2, r0
 8003fea:	693b      	ldr	r3, [r7, #16]
 8003fec:	1ad3      	subs	r3, r2, r3
 8003fee:	2b64      	cmp	r3, #100	; 0x64
 8003ff0:	d901      	bls.n	8003ff6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003ff2:	2303      	movs	r3, #3
 8003ff4:	e1fa      	b.n	80043ec <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003ff6:	4b5d      	ldr	r3, [pc, #372]	; (800416c <HAL_RCC_OscConfig+0x26c>)
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d0f0      	beq.n	8003fe4 <HAL_RCC_OscConfig+0xe4>
 8004002:	e014      	b.n	800402e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004004:	f7fe f9b4 	bl	8002370 <HAL_GetTick>
 8004008:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800400a:	e008      	b.n	800401e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800400c:	f7fe f9b0 	bl	8002370 <HAL_GetTick>
 8004010:	4602      	mov	r2, r0
 8004012:	693b      	ldr	r3, [r7, #16]
 8004014:	1ad3      	subs	r3, r2, r3
 8004016:	2b64      	cmp	r3, #100	; 0x64
 8004018:	d901      	bls.n	800401e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800401a:	2303      	movs	r3, #3
 800401c:	e1e6      	b.n	80043ec <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800401e:	4b53      	ldr	r3, [pc, #332]	; (800416c <HAL_RCC_OscConfig+0x26c>)
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004026:	2b00      	cmp	r3, #0
 8004028:	d1f0      	bne.n	800400c <HAL_RCC_OscConfig+0x10c>
 800402a:	e000      	b.n	800402e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800402c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	f003 0302 	and.w	r3, r3, #2
 8004036:	2b00      	cmp	r3, #0
 8004038:	d063      	beq.n	8004102 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800403a:	4b4c      	ldr	r3, [pc, #304]	; (800416c <HAL_RCC_OscConfig+0x26c>)
 800403c:	685b      	ldr	r3, [r3, #4]
 800403e:	f003 030c 	and.w	r3, r3, #12
 8004042:	2b00      	cmp	r3, #0
 8004044:	d00b      	beq.n	800405e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8004046:	4b49      	ldr	r3, [pc, #292]	; (800416c <HAL_RCC_OscConfig+0x26c>)
 8004048:	685b      	ldr	r3, [r3, #4]
 800404a:	f003 030c 	and.w	r3, r3, #12
 800404e:	2b08      	cmp	r3, #8
 8004050:	d11c      	bne.n	800408c <HAL_RCC_OscConfig+0x18c>
 8004052:	4b46      	ldr	r3, [pc, #280]	; (800416c <HAL_RCC_OscConfig+0x26c>)
 8004054:	685b      	ldr	r3, [r3, #4]
 8004056:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800405a:	2b00      	cmp	r3, #0
 800405c:	d116      	bne.n	800408c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800405e:	4b43      	ldr	r3, [pc, #268]	; (800416c <HAL_RCC_OscConfig+0x26c>)
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	f003 0302 	and.w	r3, r3, #2
 8004066:	2b00      	cmp	r3, #0
 8004068:	d005      	beq.n	8004076 <HAL_RCC_OscConfig+0x176>
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	691b      	ldr	r3, [r3, #16]
 800406e:	2b01      	cmp	r3, #1
 8004070:	d001      	beq.n	8004076 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8004072:	2301      	movs	r3, #1
 8004074:	e1ba      	b.n	80043ec <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004076:	4b3d      	ldr	r3, [pc, #244]	; (800416c <HAL_RCC_OscConfig+0x26c>)
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	695b      	ldr	r3, [r3, #20]
 8004082:	00db      	lsls	r3, r3, #3
 8004084:	4939      	ldr	r1, [pc, #228]	; (800416c <HAL_RCC_OscConfig+0x26c>)
 8004086:	4313      	orrs	r3, r2
 8004088:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800408a:	e03a      	b.n	8004102 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	691b      	ldr	r3, [r3, #16]
 8004090:	2b00      	cmp	r3, #0
 8004092:	d020      	beq.n	80040d6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004094:	4b36      	ldr	r3, [pc, #216]	; (8004170 <HAL_RCC_OscConfig+0x270>)
 8004096:	2201      	movs	r2, #1
 8004098:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800409a:	f7fe f969 	bl	8002370 <HAL_GetTick>
 800409e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80040a0:	e008      	b.n	80040b4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80040a2:	f7fe f965 	bl	8002370 <HAL_GetTick>
 80040a6:	4602      	mov	r2, r0
 80040a8:	693b      	ldr	r3, [r7, #16]
 80040aa:	1ad3      	subs	r3, r2, r3
 80040ac:	2b02      	cmp	r3, #2
 80040ae:	d901      	bls.n	80040b4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80040b0:	2303      	movs	r3, #3
 80040b2:	e19b      	b.n	80043ec <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80040b4:	4b2d      	ldr	r3, [pc, #180]	; (800416c <HAL_RCC_OscConfig+0x26c>)
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	f003 0302 	and.w	r3, r3, #2
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d0f0      	beq.n	80040a2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80040c0:	4b2a      	ldr	r3, [pc, #168]	; (800416c <HAL_RCC_OscConfig+0x26c>)
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	695b      	ldr	r3, [r3, #20]
 80040cc:	00db      	lsls	r3, r3, #3
 80040ce:	4927      	ldr	r1, [pc, #156]	; (800416c <HAL_RCC_OscConfig+0x26c>)
 80040d0:	4313      	orrs	r3, r2
 80040d2:	600b      	str	r3, [r1, #0]
 80040d4:	e015      	b.n	8004102 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80040d6:	4b26      	ldr	r3, [pc, #152]	; (8004170 <HAL_RCC_OscConfig+0x270>)
 80040d8:	2200      	movs	r2, #0
 80040da:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80040dc:	f7fe f948 	bl	8002370 <HAL_GetTick>
 80040e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80040e2:	e008      	b.n	80040f6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80040e4:	f7fe f944 	bl	8002370 <HAL_GetTick>
 80040e8:	4602      	mov	r2, r0
 80040ea:	693b      	ldr	r3, [r7, #16]
 80040ec:	1ad3      	subs	r3, r2, r3
 80040ee:	2b02      	cmp	r3, #2
 80040f0:	d901      	bls.n	80040f6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80040f2:	2303      	movs	r3, #3
 80040f4:	e17a      	b.n	80043ec <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80040f6:	4b1d      	ldr	r3, [pc, #116]	; (800416c <HAL_RCC_OscConfig+0x26c>)
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	f003 0302 	and.w	r3, r3, #2
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d1f0      	bne.n	80040e4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	f003 0308 	and.w	r3, r3, #8
 800410a:	2b00      	cmp	r3, #0
 800410c:	d03a      	beq.n	8004184 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	699b      	ldr	r3, [r3, #24]
 8004112:	2b00      	cmp	r3, #0
 8004114:	d019      	beq.n	800414a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004116:	4b17      	ldr	r3, [pc, #92]	; (8004174 <HAL_RCC_OscConfig+0x274>)
 8004118:	2201      	movs	r2, #1
 800411a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800411c:	f7fe f928 	bl	8002370 <HAL_GetTick>
 8004120:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004122:	e008      	b.n	8004136 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004124:	f7fe f924 	bl	8002370 <HAL_GetTick>
 8004128:	4602      	mov	r2, r0
 800412a:	693b      	ldr	r3, [r7, #16]
 800412c:	1ad3      	subs	r3, r2, r3
 800412e:	2b02      	cmp	r3, #2
 8004130:	d901      	bls.n	8004136 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8004132:	2303      	movs	r3, #3
 8004134:	e15a      	b.n	80043ec <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004136:	4b0d      	ldr	r3, [pc, #52]	; (800416c <HAL_RCC_OscConfig+0x26c>)
 8004138:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800413a:	f003 0302 	and.w	r3, r3, #2
 800413e:	2b00      	cmp	r3, #0
 8004140:	d0f0      	beq.n	8004124 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8004142:	2001      	movs	r0, #1
 8004144:	f000 facc 	bl	80046e0 <RCC_Delay>
 8004148:	e01c      	b.n	8004184 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800414a:	4b0a      	ldr	r3, [pc, #40]	; (8004174 <HAL_RCC_OscConfig+0x274>)
 800414c:	2200      	movs	r2, #0
 800414e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004150:	f7fe f90e 	bl	8002370 <HAL_GetTick>
 8004154:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004156:	e00f      	b.n	8004178 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004158:	f7fe f90a 	bl	8002370 <HAL_GetTick>
 800415c:	4602      	mov	r2, r0
 800415e:	693b      	ldr	r3, [r7, #16]
 8004160:	1ad3      	subs	r3, r2, r3
 8004162:	2b02      	cmp	r3, #2
 8004164:	d908      	bls.n	8004178 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8004166:	2303      	movs	r3, #3
 8004168:	e140      	b.n	80043ec <HAL_RCC_OscConfig+0x4ec>
 800416a:	bf00      	nop
 800416c:	40021000 	.word	0x40021000
 8004170:	42420000 	.word	0x42420000
 8004174:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004178:	4b9e      	ldr	r3, [pc, #632]	; (80043f4 <HAL_RCC_OscConfig+0x4f4>)
 800417a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800417c:	f003 0302 	and.w	r3, r3, #2
 8004180:	2b00      	cmp	r3, #0
 8004182:	d1e9      	bne.n	8004158 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	f003 0304 	and.w	r3, r3, #4
 800418c:	2b00      	cmp	r3, #0
 800418e:	f000 80a6 	beq.w	80042de <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004192:	2300      	movs	r3, #0
 8004194:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004196:	4b97      	ldr	r3, [pc, #604]	; (80043f4 <HAL_RCC_OscConfig+0x4f4>)
 8004198:	69db      	ldr	r3, [r3, #28]
 800419a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d10d      	bne.n	80041be <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80041a2:	4b94      	ldr	r3, [pc, #592]	; (80043f4 <HAL_RCC_OscConfig+0x4f4>)
 80041a4:	69db      	ldr	r3, [r3, #28]
 80041a6:	4a93      	ldr	r2, [pc, #588]	; (80043f4 <HAL_RCC_OscConfig+0x4f4>)
 80041a8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80041ac:	61d3      	str	r3, [r2, #28]
 80041ae:	4b91      	ldr	r3, [pc, #580]	; (80043f4 <HAL_RCC_OscConfig+0x4f4>)
 80041b0:	69db      	ldr	r3, [r3, #28]
 80041b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80041b6:	60bb      	str	r3, [r7, #8]
 80041b8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80041ba:	2301      	movs	r3, #1
 80041bc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80041be:	4b8e      	ldr	r3, [pc, #568]	; (80043f8 <HAL_RCC_OscConfig+0x4f8>)
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d118      	bne.n	80041fc <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80041ca:	4b8b      	ldr	r3, [pc, #556]	; (80043f8 <HAL_RCC_OscConfig+0x4f8>)
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	4a8a      	ldr	r2, [pc, #552]	; (80043f8 <HAL_RCC_OscConfig+0x4f8>)
 80041d0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80041d4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80041d6:	f7fe f8cb 	bl	8002370 <HAL_GetTick>
 80041da:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80041dc:	e008      	b.n	80041f0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80041de:	f7fe f8c7 	bl	8002370 <HAL_GetTick>
 80041e2:	4602      	mov	r2, r0
 80041e4:	693b      	ldr	r3, [r7, #16]
 80041e6:	1ad3      	subs	r3, r2, r3
 80041e8:	2b64      	cmp	r3, #100	; 0x64
 80041ea:	d901      	bls.n	80041f0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80041ec:	2303      	movs	r3, #3
 80041ee:	e0fd      	b.n	80043ec <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80041f0:	4b81      	ldr	r3, [pc, #516]	; (80043f8 <HAL_RCC_OscConfig+0x4f8>)
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80041f8:	2b00      	cmp	r3, #0
 80041fa:	d0f0      	beq.n	80041de <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	68db      	ldr	r3, [r3, #12]
 8004200:	2b01      	cmp	r3, #1
 8004202:	d106      	bne.n	8004212 <HAL_RCC_OscConfig+0x312>
 8004204:	4b7b      	ldr	r3, [pc, #492]	; (80043f4 <HAL_RCC_OscConfig+0x4f4>)
 8004206:	6a1b      	ldr	r3, [r3, #32]
 8004208:	4a7a      	ldr	r2, [pc, #488]	; (80043f4 <HAL_RCC_OscConfig+0x4f4>)
 800420a:	f043 0301 	orr.w	r3, r3, #1
 800420e:	6213      	str	r3, [r2, #32]
 8004210:	e02d      	b.n	800426e <HAL_RCC_OscConfig+0x36e>
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	68db      	ldr	r3, [r3, #12]
 8004216:	2b00      	cmp	r3, #0
 8004218:	d10c      	bne.n	8004234 <HAL_RCC_OscConfig+0x334>
 800421a:	4b76      	ldr	r3, [pc, #472]	; (80043f4 <HAL_RCC_OscConfig+0x4f4>)
 800421c:	6a1b      	ldr	r3, [r3, #32]
 800421e:	4a75      	ldr	r2, [pc, #468]	; (80043f4 <HAL_RCC_OscConfig+0x4f4>)
 8004220:	f023 0301 	bic.w	r3, r3, #1
 8004224:	6213      	str	r3, [r2, #32]
 8004226:	4b73      	ldr	r3, [pc, #460]	; (80043f4 <HAL_RCC_OscConfig+0x4f4>)
 8004228:	6a1b      	ldr	r3, [r3, #32]
 800422a:	4a72      	ldr	r2, [pc, #456]	; (80043f4 <HAL_RCC_OscConfig+0x4f4>)
 800422c:	f023 0304 	bic.w	r3, r3, #4
 8004230:	6213      	str	r3, [r2, #32]
 8004232:	e01c      	b.n	800426e <HAL_RCC_OscConfig+0x36e>
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	68db      	ldr	r3, [r3, #12]
 8004238:	2b05      	cmp	r3, #5
 800423a:	d10c      	bne.n	8004256 <HAL_RCC_OscConfig+0x356>
 800423c:	4b6d      	ldr	r3, [pc, #436]	; (80043f4 <HAL_RCC_OscConfig+0x4f4>)
 800423e:	6a1b      	ldr	r3, [r3, #32]
 8004240:	4a6c      	ldr	r2, [pc, #432]	; (80043f4 <HAL_RCC_OscConfig+0x4f4>)
 8004242:	f043 0304 	orr.w	r3, r3, #4
 8004246:	6213      	str	r3, [r2, #32]
 8004248:	4b6a      	ldr	r3, [pc, #424]	; (80043f4 <HAL_RCC_OscConfig+0x4f4>)
 800424a:	6a1b      	ldr	r3, [r3, #32]
 800424c:	4a69      	ldr	r2, [pc, #420]	; (80043f4 <HAL_RCC_OscConfig+0x4f4>)
 800424e:	f043 0301 	orr.w	r3, r3, #1
 8004252:	6213      	str	r3, [r2, #32]
 8004254:	e00b      	b.n	800426e <HAL_RCC_OscConfig+0x36e>
 8004256:	4b67      	ldr	r3, [pc, #412]	; (80043f4 <HAL_RCC_OscConfig+0x4f4>)
 8004258:	6a1b      	ldr	r3, [r3, #32]
 800425a:	4a66      	ldr	r2, [pc, #408]	; (80043f4 <HAL_RCC_OscConfig+0x4f4>)
 800425c:	f023 0301 	bic.w	r3, r3, #1
 8004260:	6213      	str	r3, [r2, #32]
 8004262:	4b64      	ldr	r3, [pc, #400]	; (80043f4 <HAL_RCC_OscConfig+0x4f4>)
 8004264:	6a1b      	ldr	r3, [r3, #32]
 8004266:	4a63      	ldr	r2, [pc, #396]	; (80043f4 <HAL_RCC_OscConfig+0x4f4>)
 8004268:	f023 0304 	bic.w	r3, r3, #4
 800426c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	68db      	ldr	r3, [r3, #12]
 8004272:	2b00      	cmp	r3, #0
 8004274:	d015      	beq.n	80042a2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004276:	f7fe f87b 	bl	8002370 <HAL_GetTick>
 800427a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800427c:	e00a      	b.n	8004294 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800427e:	f7fe f877 	bl	8002370 <HAL_GetTick>
 8004282:	4602      	mov	r2, r0
 8004284:	693b      	ldr	r3, [r7, #16]
 8004286:	1ad3      	subs	r3, r2, r3
 8004288:	f241 3288 	movw	r2, #5000	; 0x1388
 800428c:	4293      	cmp	r3, r2
 800428e:	d901      	bls.n	8004294 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8004290:	2303      	movs	r3, #3
 8004292:	e0ab      	b.n	80043ec <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004294:	4b57      	ldr	r3, [pc, #348]	; (80043f4 <HAL_RCC_OscConfig+0x4f4>)
 8004296:	6a1b      	ldr	r3, [r3, #32]
 8004298:	f003 0302 	and.w	r3, r3, #2
 800429c:	2b00      	cmp	r3, #0
 800429e:	d0ee      	beq.n	800427e <HAL_RCC_OscConfig+0x37e>
 80042a0:	e014      	b.n	80042cc <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80042a2:	f7fe f865 	bl	8002370 <HAL_GetTick>
 80042a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80042a8:	e00a      	b.n	80042c0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80042aa:	f7fe f861 	bl	8002370 <HAL_GetTick>
 80042ae:	4602      	mov	r2, r0
 80042b0:	693b      	ldr	r3, [r7, #16]
 80042b2:	1ad3      	subs	r3, r2, r3
 80042b4:	f241 3288 	movw	r2, #5000	; 0x1388
 80042b8:	4293      	cmp	r3, r2
 80042ba:	d901      	bls.n	80042c0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80042bc:	2303      	movs	r3, #3
 80042be:	e095      	b.n	80043ec <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80042c0:	4b4c      	ldr	r3, [pc, #304]	; (80043f4 <HAL_RCC_OscConfig+0x4f4>)
 80042c2:	6a1b      	ldr	r3, [r3, #32]
 80042c4:	f003 0302 	and.w	r3, r3, #2
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d1ee      	bne.n	80042aa <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80042cc:	7dfb      	ldrb	r3, [r7, #23]
 80042ce:	2b01      	cmp	r3, #1
 80042d0:	d105      	bne.n	80042de <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80042d2:	4b48      	ldr	r3, [pc, #288]	; (80043f4 <HAL_RCC_OscConfig+0x4f4>)
 80042d4:	69db      	ldr	r3, [r3, #28]
 80042d6:	4a47      	ldr	r2, [pc, #284]	; (80043f4 <HAL_RCC_OscConfig+0x4f4>)
 80042d8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80042dc:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	69db      	ldr	r3, [r3, #28]
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	f000 8081 	beq.w	80043ea <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80042e8:	4b42      	ldr	r3, [pc, #264]	; (80043f4 <HAL_RCC_OscConfig+0x4f4>)
 80042ea:	685b      	ldr	r3, [r3, #4]
 80042ec:	f003 030c 	and.w	r3, r3, #12
 80042f0:	2b08      	cmp	r3, #8
 80042f2:	d061      	beq.n	80043b8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	69db      	ldr	r3, [r3, #28]
 80042f8:	2b02      	cmp	r3, #2
 80042fa:	d146      	bne.n	800438a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80042fc:	4b3f      	ldr	r3, [pc, #252]	; (80043fc <HAL_RCC_OscConfig+0x4fc>)
 80042fe:	2200      	movs	r2, #0
 8004300:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004302:	f7fe f835 	bl	8002370 <HAL_GetTick>
 8004306:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004308:	e008      	b.n	800431c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800430a:	f7fe f831 	bl	8002370 <HAL_GetTick>
 800430e:	4602      	mov	r2, r0
 8004310:	693b      	ldr	r3, [r7, #16]
 8004312:	1ad3      	subs	r3, r2, r3
 8004314:	2b02      	cmp	r3, #2
 8004316:	d901      	bls.n	800431c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8004318:	2303      	movs	r3, #3
 800431a:	e067      	b.n	80043ec <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800431c:	4b35      	ldr	r3, [pc, #212]	; (80043f4 <HAL_RCC_OscConfig+0x4f4>)
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004324:	2b00      	cmp	r3, #0
 8004326:	d1f0      	bne.n	800430a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	6a1b      	ldr	r3, [r3, #32]
 800432c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004330:	d108      	bne.n	8004344 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004332:	4b30      	ldr	r3, [pc, #192]	; (80043f4 <HAL_RCC_OscConfig+0x4f4>)
 8004334:	685b      	ldr	r3, [r3, #4]
 8004336:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	689b      	ldr	r3, [r3, #8]
 800433e:	492d      	ldr	r1, [pc, #180]	; (80043f4 <HAL_RCC_OscConfig+0x4f4>)
 8004340:	4313      	orrs	r3, r2
 8004342:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004344:	4b2b      	ldr	r3, [pc, #172]	; (80043f4 <HAL_RCC_OscConfig+0x4f4>)
 8004346:	685b      	ldr	r3, [r3, #4]
 8004348:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	6a19      	ldr	r1, [r3, #32]
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004354:	430b      	orrs	r3, r1
 8004356:	4927      	ldr	r1, [pc, #156]	; (80043f4 <HAL_RCC_OscConfig+0x4f4>)
 8004358:	4313      	orrs	r3, r2
 800435a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800435c:	4b27      	ldr	r3, [pc, #156]	; (80043fc <HAL_RCC_OscConfig+0x4fc>)
 800435e:	2201      	movs	r2, #1
 8004360:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004362:	f7fe f805 	bl	8002370 <HAL_GetTick>
 8004366:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004368:	e008      	b.n	800437c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800436a:	f7fe f801 	bl	8002370 <HAL_GetTick>
 800436e:	4602      	mov	r2, r0
 8004370:	693b      	ldr	r3, [r7, #16]
 8004372:	1ad3      	subs	r3, r2, r3
 8004374:	2b02      	cmp	r3, #2
 8004376:	d901      	bls.n	800437c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8004378:	2303      	movs	r3, #3
 800437a:	e037      	b.n	80043ec <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800437c:	4b1d      	ldr	r3, [pc, #116]	; (80043f4 <HAL_RCC_OscConfig+0x4f4>)
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004384:	2b00      	cmp	r3, #0
 8004386:	d0f0      	beq.n	800436a <HAL_RCC_OscConfig+0x46a>
 8004388:	e02f      	b.n	80043ea <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800438a:	4b1c      	ldr	r3, [pc, #112]	; (80043fc <HAL_RCC_OscConfig+0x4fc>)
 800438c:	2200      	movs	r2, #0
 800438e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004390:	f7fd ffee 	bl	8002370 <HAL_GetTick>
 8004394:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004396:	e008      	b.n	80043aa <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004398:	f7fd ffea 	bl	8002370 <HAL_GetTick>
 800439c:	4602      	mov	r2, r0
 800439e:	693b      	ldr	r3, [r7, #16]
 80043a0:	1ad3      	subs	r3, r2, r3
 80043a2:	2b02      	cmp	r3, #2
 80043a4:	d901      	bls.n	80043aa <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80043a6:	2303      	movs	r3, #3
 80043a8:	e020      	b.n	80043ec <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80043aa:	4b12      	ldr	r3, [pc, #72]	; (80043f4 <HAL_RCC_OscConfig+0x4f4>)
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d1f0      	bne.n	8004398 <HAL_RCC_OscConfig+0x498>
 80043b6:	e018      	b.n	80043ea <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	69db      	ldr	r3, [r3, #28]
 80043bc:	2b01      	cmp	r3, #1
 80043be:	d101      	bne.n	80043c4 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 80043c0:	2301      	movs	r3, #1
 80043c2:	e013      	b.n	80043ec <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80043c4:	4b0b      	ldr	r3, [pc, #44]	; (80043f4 <HAL_RCC_OscConfig+0x4f4>)
 80043c6:	685b      	ldr	r3, [r3, #4]
 80043c8:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	6a1b      	ldr	r3, [r3, #32]
 80043d4:	429a      	cmp	r2, r3
 80043d6:	d106      	bne.n	80043e6 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80043e2:	429a      	cmp	r2, r3
 80043e4:	d001      	beq.n	80043ea <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80043e6:	2301      	movs	r3, #1
 80043e8:	e000      	b.n	80043ec <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80043ea:	2300      	movs	r3, #0
}
 80043ec:	4618      	mov	r0, r3
 80043ee:	3718      	adds	r7, #24
 80043f0:	46bd      	mov	sp, r7
 80043f2:	bd80      	pop	{r7, pc}
 80043f4:	40021000 	.word	0x40021000
 80043f8:	40007000 	.word	0x40007000
 80043fc:	42420060 	.word	0x42420060

08004400 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004400:	b580      	push	{r7, lr}
 8004402:	b084      	sub	sp, #16
 8004404:	af00      	add	r7, sp, #0
 8004406:	6078      	str	r0, [r7, #4]
 8004408:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	2b00      	cmp	r3, #0
 800440e:	d101      	bne.n	8004414 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004410:	2301      	movs	r3, #1
 8004412:	e0d0      	b.n	80045b6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004414:	4b6a      	ldr	r3, [pc, #424]	; (80045c0 <HAL_RCC_ClockConfig+0x1c0>)
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	f003 0307 	and.w	r3, r3, #7
 800441c:	683a      	ldr	r2, [r7, #0]
 800441e:	429a      	cmp	r2, r3
 8004420:	d910      	bls.n	8004444 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004422:	4b67      	ldr	r3, [pc, #412]	; (80045c0 <HAL_RCC_ClockConfig+0x1c0>)
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	f023 0207 	bic.w	r2, r3, #7
 800442a:	4965      	ldr	r1, [pc, #404]	; (80045c0 <HAL_RCC_ClockConfig+0x1c0>)
 800442c:	683b      	ldr	r3, [r7, #0]
 800442e:	4313      	orrs	r3, r2
 8004430:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004432:	4b63      	ldr	r3, [pc, #396]	; (80045c0 <HAL_RCC_ClockConfig+0x1c0>)
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	f003 0307 	and.w	r3, r3, #7
 800443a:	683a      	ldr	r2, [r7, #0]
 800443c:	429a      	cmp	r2, r3
 800443e:	d001      	beq.n	8004444 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004440:	2301      	movs	r3, #1
 8004442:	e0b8      	b.n	80045b6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	f003 0302 	and.w	r3, r3, #2
 800444c:	2b00      	cmp	r3, #0
 800444e:	d020      	beq.n	8004492 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	f003 0304 	and.w	r3, r3, #4
 8004458:	2b00      	cmp	r3, #0
 800445a:	d005      	beq.n	8004468 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800445c:	4b59      	ldr	r3, [pc, #356]	; (80045c4 <HAL_RCC_ClockConfig+0x1c4>)
 800445e:	685b      	ldr	r3, [r3, #4]
 8004460:	4a58      	ldr	r2, [pc, #352]	; (80045c4 <HAL_RCC_ClockConfig+0x1c4>)
 8004462:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8004466:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	f003 0308 	and.w	r3, r3, #8
 8004470:	2b00      	cmp	r3, #0
 8004472:	d005      	beq.n	8004480 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004474:	4b53      	ldr	r3, [pc, #332]	; (80045c4 <HAL_RCC_ClockConfig+0x1c4>)
 8004476:	685b      	ldr	r3, [r3, #4]
 8004478:	4a52      	ldr	r2, [pc, #328]	; (80045c4 <HAL_RCC_ClockConfig+0x1c4>)
 800447a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800447e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004480:	4b50      	ldr	r3, [pc, #320]	; (80045c4 <HAL_RCC_ClockConfig+0x1c4>)
 8004482:	685b      	ldr	r3, [r3, #4]
 8004484:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	689b      	ldr	r3, [r3, #8]
 800448c:	494d      	ldr	r1, [pc, #308]	; (80045c4 <HAL_RCC_ClockConfig+0x1c4>)
 800448e:	4313      	orrs	r3, r2
 8004490:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	f003 0301 	and.w	r3, r3, #1
 800449a:	2b00      	cmp	r3, #0
 800449c:	d040      	beq.n	8004520 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	685b      	ldr	r3, [r3, #4]
 80044a2:	2b01      	cmp	r3, #1
 80044a4:	d107      	bne.n	80044b6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80044a6:	4b47      	ldr	r3, [pc, #284]	; (80045c4 <HAL_RCC_ClockConfig+0x1c4>)
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d115      	bne.n	80044de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80044b2:	2301      	movs	r3, #1
 80044b4:	e07f      	b.n	80045b6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	685b      	ldr	r3, [r3, #4]
 80044ba:	2b02      	cmp	r3, #2
 80044bc:	d107      	bne.n	80044ce <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80044be:	4b41      	ldr	r3, [pc, #260]	; (80045c4 <HAL_RCC_ClockConfig+0x1c4>)
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d109      	bne.n	80044de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80044ca:	2301      	movs	r3, #1
 80044cc:	e073      	b.n	80045b6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80044ce:	4b3d      	ldr	r3, [pc, #244]	; (80045c4 <HAL_RCC_ClockConfig+0x1c4>)
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	f003 0302 	and.w	r3, r3, #2
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d101      	bne.n	80044de <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80044da:	2301      	movs	r3, #1
 80044dc:	e06b      	b.n	80045b6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80044de:	4b39      	ldr	r3, [pc, #228]	; (80045c4 <HAL_RCC_ClockConfig+0x1c4>)
 80044e0:	685b      	ldr	r3, [r3, #4]
 80044e2:	f023 0203 	bic.w	r2, r3, #3
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	685b      	ldr	r3, [r3, #4]
 80044ea:	4936      	ldr	r1, [pc, #216]	; (80045c4 <HAL_RCC_ClockConfig+0x1c4>)
 80044ec:	4313      	orrs	r3, r2
 80044ee:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80044f0:	f7fd ff3e 	bl	8002370 <HAL_GetTick>
 80044f4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80044f6:	e00a      	b.n	800450e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80044f8:	f7fd ff3a 	bl	8002370 <HAL_GetTick>
 80044fc:	4602      	mov	r2, r0
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	1ad3      	subs	r3, r2, r3
 8004502:	f241 3288 	movw	r2, #5000	; 0x1388
 8004506:	4293      	cmp	r3, r2
 8004508:	d901      	bls.n	800450e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800450a:	2303      	movs	r3, #3
 800450c:	e053      	b.n	80045b6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800450e:	4b2d      	ldr	r3, [pc, #180]	; (80045c4 <HAL_RCC_ClockConfig+0x1c4>)
 8004510:	685b      	ldr	r3, [r3, #4]
 8004512:	f003 020c 	and.w	r2, r3, #12
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	685b      	ldr	r3, [r3, #4]
 800451a:	009b      	lsls	r3, r3, #2
 800451c:	429a      	cmp	r2, r3
 800451e:	d1eb      	bne.n	80044f8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004520:	4b27      	ldr	r3, [pc, #156]	; (80045c0 <HAL_RCC_ClockConfig+0x1c0>)
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	f003 0307 	and.w	r3, r3, #7
 8004528:	683a      	ldr	r2, [r7, #0]
 800452a:	429a      	cmp	r2, r3
 800452c:	d210      	bcs.n	8004550 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800452e:	4b24      	ldr	r3, [pc, #144]	; (80045c0 <HAL_RCC_ClockConfig+0x1c0>)
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	f023 0207 	bic.w	r2, r3, #7
 8004536:	4922      	ldr	r1, [pc, #136]	; (80045c0 <HAL_RCC_ClockConfig+0x1c0>)
 8004538:	683b      	ldr	r3, [r7, #0]
 800453a:	4313      	orrs	r3, r2
 800453c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800453e:	4b20      	ldr	r3, [pc, #128]	; (80045c0 <HAL_RCC_ClockConfig+0x1c0>)
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	f003 0307 	and.w	r3, r3, #7
 8004546:	683a      	ldr	r2, [r7, #0]
 8004548:	429a      	cmp	r2, r3
 800454a:	d001      	beq.n	8004550 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800454c:	2301      	movs	r3, #1
 800454e:	e032      	b.n	80045b6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	f003 0304 	and.w	r3, r3, #4
 8004558:	2b00      	cmp	r3, #0
 800455a:	d008      	beq.n	800456e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800455c:	4b19      	ldr	r3, [pc, #100]	; (80045c4 <HAL_RCC_ClockConfig+0x1c4>)
 800455e:	685b      	ldr	r3, [r3, #4]
 8004560:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	68db      	ldr	r3, [r3, #12]
 8004568:	4916      	ldr	r1, [pc, #88]	; (80045c4 <HAL_RCC_ClockConfig+0x1c4>)
 800456a:	4313      	orrs	r3, r2
 800456c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	f003 0308 	and.w	r3, r3, #8
 8004576:	2b00      	cmp	r3, #0
 8004578:	d009      	beq.n	800458e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800457a:	4b12      	ldr	r3, [pc, #72]	; (80045c4 <HAL_RCC_ClockConfig+0x1c4>)
 800457c:	685b      	ldr	r3, [r3, #4]
 800457e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	691b      	ldr	r3, [r3, #16]
 8004586:	00db      	lsls	r3, r3, #3
 8004588:	490e      	ldr	r1, [pc, #56]	; (80045c4 <HAL_RCC_ClockConfig+0x1c4>)
 800458a:	4313      	orrs	r3, r2
 800458c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800458e:	f000 f821 	bl	80045d4 <HAL_RCC_GetSysClockFreq>
 8004592:	4602      	mov	r2, r0
 8004594:	4b0b      	ldr	r3, [pc, #44]	; (80045c4 <HAL_RCC_ClockConfig+0x1c4>)
 8004596:	685b      	ldr	r3, [r3, #4]
 8004598:	091b      	lsrs	r3, r3, #4
 800459a:	f003 030f 	and.w	r3, r3, #15
 800459e:	490a      	ldr	r1, [pc, #40]	; (80045c8 <HAL_RCC_ClockConfig+0x1c8>)
 80045a0:	5ccb      	ldrb	r3, [r1, r3]
 80045a2:	fa22 f303 	lsr.w	r3, r2, r3
 80045a6:	4a09      	ldr	r2, [pc, #36]	; (80045cc <HAL_RCC_ClockConfig+0x1cc>)
 80045a8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80045aa:	4b09      	ldr	r3, [pc, #36]	; (80045d0 <HAL_RCC_ClockConfig+0x1d0>)
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	4618      	mov	r0, r3
 80045b0:	f7fd fe9c 	bl	80022ec <HAL_InitTick>

  return HAL_OK;
 80045b4:	2300      	movs	r3, #0
}
 80045b6:	4618      	mov	r0, r3
 80045b8:	3710      	adds	r7, #16
 80045ba:	46bd      	mov	sp, r7
 80045bc:	bd80      	pop	{r7, pc}
 80045be:	bf00      	nop
 80045c0:	40022000 	.word	0x40022000
 80045c4:	40021000 	.word	0x40021000
 80045c8:	080093cc 	.word	0x080093cc
 80045cc:	20000008 	.word	0x20000008
 80045d0:	2000000c 	.word	0x2000000c

080045d4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80045d4:	b480      	push	{r7}
 80045d6:	b087      	sub	sp, #28
 80045d8:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80045da:	2300      	movs	r3, #0
 80045dc:	60fb      	str	r3, [r7, #12]
 80045de:	2300      	movs	r3, #0
 80045e0:	60bb      	str	r3, [r7, #8]
 80045e2:	2300      	movs	r3, #0
 80045e4:	617b      	str	r3, [r7, #20]
 80045e6:	2300      	movs	r3, #0
 80045e8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80045ea:	2300      	movs	r3, #0
 80045ec:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80045ee:	4b1e      	ldr	r3, [pc, #120]	; (8004668 <HAL_RCC_GetSysClockFreq+0x94>)
 80045f0:	685b      	ldr	r3, [r3, #4]
 80045f2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	f003 030c 	and.w	r3, r3, #12
 80045fa:	2b04      	cmp	r3, #4
 80045fc:	d002      	beq.n	8004604 <HAL_RCC_GetSysClockFreq+0x30>
 80045fe:	2b08      	cmp	r3, #8
 8004600:	d003      	beq.n	800460a <HAL_RCC_GetSysClockFreq+0x36>
 8004602:	e027      	b.n	8004654 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004604:	4b19      	ldr	r3, [pc, #100]	; (800466c <HAL_RCC_GetSysClockFreq+0x98>)
 8004606:	613b      	str	r3, [r7, #16]
      break;
 8004608:	e027      	b.n	800465a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	0c9b      	lsrs	r3, r3, #18
 800460e:	f003 030f 	and.w	r3, r3, #15
 8004612:	4a17      	ldr	r2, [pc, #92]	; (8004670 <HAL_RCC_GetSysClockFreq+0x9c>)
 8004614:	5cd3      	ldrb	r3, [r2, r3]
 8004616:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004618:	68fb      	ldr	r3, [r7, #12]
 800461a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800461e:	2b00      	cmp	r3, #0
 8004620:	d010      	beq.n	8004644 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004622:	4b11      	ldr	r3, [pc, #68]	; (8004668 <HAL_RCC_GetSysClockFreq+0x94>)
 8004624:	685b      	ldr	r3, [r3, #4]
 8004626:	0c5b      	lsrs	r3, r3, #17
 8004628:	f003 0301 	and.w	r3, r3, #1
 800462c:	4a11      	ldr	r2, [pc, #68]	; (8004674 <HAL_RCC_GetSysClockFreq+0xa0>)
 800462e:	5cd3      	ldrb	r3, [r2, r3]
 8004630:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	4a0d      	ldr	r2, [pc, #52]	; (800466c <HAL_RCC_GetSysClockFreq+0x98>)
 8004636:	fb02 f203 	mul.w	r2, r2, r3
 800463a:	68bb      	ldr	r3, [r7, #8]
 800463c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004640:	617b      	str	r3, [r7, #20]
 8004642:	e004      	b.n	800464e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	4a0c      	ldr	r2, [pc, #48]	; (8004678 <HAL_RCC_GetSysClockFreq+0xa4>)
 8004648:	fb02 f303 	mul.w	r3, r2, r3
 800464c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800464e:	697b      	ldr	r3, [r7, #20]
 8004650:	613b      	str	r3, [r7, #16]
      break;
 8004652:	e002      	b.n	800465a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004654:	4b05      	ldr	r3, [pc, #20]	; (800466c <HAL_RCC_GetSysClockFreq+0x98>)
 8004656:	613b      	str	r3, [r7, #16]
      break;
 8004658:	bf00      	nop
    }
  }
  return sysclockfreq;
 800465a:	693b      	ldr	r3, [r7, #16]
}
 800465c:	4618      	mov	r0, r3
 800465e:	371c      	adds	r7, #28
 8004660:	46bd      	mov	sp, r7
 8004662:	bc80      	pop	{r7}
 8004664:	4770      	bx	lr
 8004666:	bf00      	nop
 8004668:	40021000 	.word	0x40021000
 800466c:	007a1200 	.word	0x007a1200
 8004670:	080093e4 	.word	0x080093e4
 8004674:	080093f4 	.word	0x080093f4
 8004678:	003d0900 	.word	0x003d0900

0800467c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800467c:	b480      	push	{r7}
 800467e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004680:	4b02      	ldr	r3, [pc, #8]	; (800468c <HAL_RCC_GetHCLKFreq+0x10>)
 8004682:	681b      	ldr	r3, [r3, #0]
}
 8004684:	4618      	mov	r0, r3
 8004686:	46bd      	mov	sp, r7
 8004688:	bc80      	pop	{r7}
 800468a:	4770      	bx	lr
 800468c:	20000008 	.word	0x20000008

08004690 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004690:	b580      	push	{r7, lr}
 8004692:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004694:	f7ff fff2 	bl	800467c <HAL_RCC_GetHCLKFreq>
 8004698:	4602      	mov	r2, r0
 800469a:	4b05      	ldr	r3, [pc, #20]	; (80046b0 <HAL_RCC_GetPCLK1Freq+0x20>)
 800469c:	685b      	ldr	r3, [r3, #4]
 800469e:	0a1b      	lsrs	r3, r3, #8
 80046a0:	f003 0307 	and.w	r3, r3, #7
 80046a4:	4903      	ldr	r1, [pc, #12]	; (80046b4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80046a6:	5ccb      	ldrb	r3, [r1, r3]
 80046a8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80046ac:	4618      	mov	r0, r3
 80046ae:	bd80      	pop	{r7, pc}
 80046b0:	40021000 	.word	0x40021000
 80046b4:	080093dc 	.word	0x080093dc

080046b8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80046b8:	b580      	push	{r7, lr}
 80046ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80046bc:	f7ff ffde 	bl	800467c <HAL_RCC_GetHCLKFreq>
 80046c0:	4602      	mov	r2, r0
 80046c2:	4b05      	ldr	r3, [pc, #20]	; (80046d8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80046c4:	685b      	ldr	r3, [r3, #4]
 80046c6:	0adb      	lsrs	r3, r3, #11
 80046c8:	f003 0307 	and.w	r3, r3, #7
 80046cc:	4903      	ldr	r1, [pc, #12]	; (80046dc <HAL_RCC_GetPCLK2Freq+0x24>)
 80046ce:	5ccb      	ldrb	r3, [r1, r3]
 80046d0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80046d4:	4618      	mov	r0, r3
 80046d6:	bd80      	pop	{r7, pc}
 80046d8:	40021000 	.word	0x40021000
 80046dc:	080093dc 	.word	0x080093dc

080046e0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80046e0:	b480      	push	{r7}
 80046e2:	b085      	sub	sp, #20
 80046e4:	af00      	add	r7, sp, #0
 80046e6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80046e8:	4b0a      	ldr	r3, [pc, #40]	; (8004714 <RCC_Delay+0x34>)
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	4a0a      	ldr	r2, [pc, #40]	; (8004718 <RCC_Delay+0x38>)
 80046ee:	fba2 2303 	umull	r2, r3, r2, r3
 80046f2:	0a5b      	lsrs	r3, r3, #9
 80046f4:	687a      	ldr	r2, [r7, #4]
 80046f6:	fb02 f303 	mul.w	r3, r2, r3
 80046fa:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80046fc:	bf00      	nop
  }
  while (Delay --);
 80046fe:	68fb      	ldr	r3, [r7, #12]
 8004700:	1e5a      	subs	r2, r3, #1
 8004702:	60fa      	str	r2, [r7, #12]
 8004704:	2b00      	cmp	r3, #0
 8004706:	d1f9      	bne.n	80046fc <RCC_Delay+0x1c>
}
 8004708:	bf00      	nop
 800470a:	bf00      	nop
 800470c:	3714      	adds	r7, #20
 800470e:	46bd      	mov	sp, r7
 8004710:	bc80      	pop	{r7}
 8004712:	4770      	bx	lr
 8004714:	20000008 	.word	0x20000008
 8004718:	10624dd3 	.word	0x10624dd3

0800471c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800471c:	b580      	push	{r7, lr}
 800471e:	b082      	sub	sp, #8
 8004720:	af00      	add	r7, sp, #0
 8004722:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	2b00      	cmp	r3, #0
 8004728:	d101      	bne.n	800472e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800472a:	2301      	movs	r3, #1
 800472c:	e041      	b.n	80047b2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004734:	b2db      	uxtb	r3, r3
 8004736:	2b00      	cmp	r3, #0
 8004738:	d106      	bne.n	8004748 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	2200      	movs	r2, #0
 800473e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004742:	6878      	ldr	r0, [r7, #4]
 8004744:	f7fd fb8c 	bl	8001e60 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	2202      	movs	r2, #2
 800474c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	681a      	ldr	r2, [r3, #0]
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	3304      	adds	r3, #4
 8004758:	4619      	mov	r1, r3
 800475a:	4610      	mov	r0, r2
 800475c:	f000 fdfa 	bl	8005354 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	2201      	movs	r2, #1
 8004764:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	2201      	movs	r2, #1
 800476c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	2201      	movs	r2, #1
 8004774:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	2201      	movs	r2, #1
 800477c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	2201      	movs	r2, #1
 8004784:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	2201      	movs	r2, #1
 800478c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	2201      	movs	r2, #1
 8004794:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	2201      	movs	r2, #1
 800479c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	2201      	movs	r2, #1
 80047a4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	2201      	movs	r2, #1
 80047ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80047b0:	2300      	movs	r3, #0
}
 80047b2:	4618      	mov	r0, r3
 80047b4:	3708      	adds	r7, #8
 80047b6:	46bd      	mov	sp, r7
 80047b8:	bd80      	pop	{r7, pc}
	...

080047bc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80047bc:	b480      	push	{r7}
 80047be:	b085      	sub	sp, #20
 80047c0:	af00      	add	r7, sp, #0
 80047c2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80047ca:	b2db      	uxtb	r3, r3
 80047cc:	2b01      	cmp	r3, #1
 80047ce:	d001      	beq.n	80047d4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80047d0:	2301      	movs	r3, #1
 80047d2:	e03a      	b.n	800484a <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	2202      	movs	r2, #2
 80047d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	68da      	ldr	r2, [r3, #12]
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	f042 0201 	orr.w	r2, r2, #1
 80047ea:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	4a18      	ldr	r2, [pc, #96]	; (8004854 <HAL_TIM_Base_Start_IT+0x98>)
 80047f2:	4293      	cmp	r3, r2
 80047f4:	d00e      	beq.n	8004814 <HAL_TIM_Base_Start_IT+0x58>
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80047fe:	d009      	beq.n	8004814 <HAL_TIM_Base_Start_IT+0x58>
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	4a14      	ldr	r2, [pc, #80]	; (8004858 <HAL_TIM_Base_Start_IT+0x9c>)
 8004806:	4293      	cmp	r3, r2
 8004808:	d004      	beq.n	8004814 <HAL_TIM_Base_Start_IT+0x58>
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	4a13      	ldr	r2, [pc, #76]	; (800485c <HAL_TIM_Base_Start_IT+0xa0>)
 8004810:	4293      	cmp	r3, r2
 8004812:	d111      	bne.n	8004838 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	689b      	ldr	r3, [r3, #8]
 800481a:	f003 0307 	and.w	r3, r3, #7
 800481e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	2b06      	cmp	r3, #6
 8004824:	d010      	beq.n	8004848 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	681a      	ldr	r2, [r3, #0]
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	f042 0201 	orr.w	r2, r2, #1
 8004834:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004836:	e007      	b.n	8004848 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	681a      	ldr	r2, [r3, #0]
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	f042 0201 	orr.w	r2, r2, #1
 8004846:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004848:	2300      	movs	r3, #0
}
 800484a:	4618      	mov	r0, r3
 800484c:	3714      	adds	r7, #20
 800484e:	46bd      	mov	sp, r7
 8004850:	bc80      	pop	{r7}
 8004852:	4770      	bx	lr
 8004854:	40012c00 	.word	0x40012c00
 8004858:	40000400 	.word	0x40000400
 800485c:	40000800 	.word	0x40000800

08004860 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004860:	b580      	push	{r7, lr}
 8004862:	b082      	sub	sp, #8
 8004864:	af00      	add	r7, sp, #0
 8004866:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	2b00      	cmp	r3, #0
 800486c:	d101      	bne.n	8004872 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800486e:	2301      	movs	r3, #1
 8004870:	e041      	b.n	80048f6 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004878:	b2db      	uxtb	r3, r3
 800487a:	2b00      	cmp	r3, #0
 800487c:	d106      	bne.n	800488c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	2200      	movs	r2, #0
 8004882:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004886:	6878      	ldr	r0, [r7, #4]
 8004888:	f000 f839 	bl	80048fe <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	2202      	movs	r2, #2
 8004890:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681a      	ldr	r2, [r3, #0]
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	3304      	adds	r3, #4
 800489c:	4619      	mov	r1, r3
 800489e:	4610      	mov	r0, r2
 80048a0:	f000 fd58 	bl	8005354 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	2201      	movs	r2, #1
 80048a8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	2201      	movs	r2, #1
 80048b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	2201      	movs	r2, #1
 80048b8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	2201      	movs	r2, #1
 80048c0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	2201      	movs	r2, #1
 80048c8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	2201      	movs	r2, #1
 80048d0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	2201      	movs	r2, #1
 80048d8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	2201      	movs	r2, #1
 80048e0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	2201      	movs	r2, #1
 80048e8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	2201      	movs	r2, #1
 80048f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80048f4:	2300      	movs	r3, #0
}
 80048f6:	4618      	mov	r0, r3
 80048f8:	3708      	adds	r7, #8
 80048fa:	46bd      	mov	sp, r7
 80048fc:	bd80      	pop	{r7, pc}

080048fe <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80048fe:	b480      	push	{r7}
 8004900:	b083      	sub	sp, #12
 8004902:	af00      	add	r7, sp, #0
 8004904:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004906:	bf00      	nop
 8004908:	370c      	adds	r7, #12
 800490a:	46bd      	mov	sp, r7
 800490c:	bc80      	pop	{r7}
 800490e:	4770      	bx	lr

08004910 <HAL_TIM_PWM_Start_DMA>:
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
                                        uint16_t Length)
{
 8004910:	b580      	push	{r7, lr}
 8004912:	b086      	sub	sp, #24
 8004914:	af00      	add	r7, sp, #0
 8004916:	60f8      	str	r0, [r7, #12]
 8004918:	60b9      	str	r1, [r7, #8]
 800491a:	607a      	str	r2, [r7, #4]
 800491c:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 800491e:	2300      	movs	r3, #0
 8004920:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 8004922:	68bb      	ldr	r3, [r7, #8]
 8004924:	2b00      	cmp	r3, #0
 8004926:	d109      	bne.n	800493c <HAL_TIM_PWM_Start_DMA+0x2c>
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800492e:	b2db      	uxtb	r3, r3
 8004930:	2b02      	cmp	r3, #2
 8004932:	bf0c      	ite	eq
 8004934:	2301      	moveq	r3, #1
 8004936:	2300      	movne	r3, #0
 8004938:	b2db      	uxtb	r3, r3
 800493a:	e022      	b.n	8004982 <HAL_TIM_PWM_Start_DMA+0x72>
 800493c:	68bb      	ldr	r3, [r7, #8]
 800493e:	2b04      	cmp	r3, #4
 8004940:	d109      	bne.n	8004956 <HAL_TIM_PWM_Start_DMA+0x46>
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004948:	b2db      	uxtb	r3, r3
 800494a:	2b02      	cmp	r3, #2
 800494c:	bf0c      	ite	eq
 800494e:	2301      	moveq	r3, #1
 8004950:	2300      	movne	r3, #0
 8004952:	b2db      	uxtb	r3, r3
 8004954:	e015      	b.n	8004982 <HAL_TIM_PWM_Start_DMA+0x72>
 8004956:	68bb      	ldr	r3, [r7, #8]
 8004958:	2b08      	cmp	r3, #8
 800495a:	d109      	bne.n	8004970 <HAL_TIM_PWM_Start_DMA+0x60>
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004962:	b2db      	uxtb	r3, r3
 8004964:	2b02      	cmp	r3, #2
 8004966:	bf0c      	ite	eq
 8004968:	2301      	moveq	r3, #1
 800496a:	2300      	movne	r3, #0
 800496c:	b2db      	uxtb	r3, r3
 800496e:	e008      	b.n	8004982 <HAL_TIM_PWM_Start_DMA+0x72>
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004976:	b2db      	uxtb	r3, r3
 8004978:	2b02      	cmp	r3, #2
 800497a:	bf0c      	ite	eq
 800497c:	2301      	moveq	r3, #1
 800497e:	2300      	movne	r3, #0
 8004980:	b2db      	uxtb	r3, r3
 8004982:	2b00      	cmp	r3, #0
 8004984:	d001      	beq.n	800498a <HAL_TIM_PWM_Start_DMA+0x7a>
  {
    return HAL_BUSY;
 8004986:	2302      	movs	r3, #2
 8004988:	e153      	b.n	8004c32 <HAL_TIM_PWM_Start_DMA+0x322>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 800498a:	68bb      	ldr	r3, [r7, #8]
 800498c:	2b00      	cmp	r3, #0
 800498e:	d109      	bne.n	80049a4 <HAL_TIM_PWM_Start_DMA+0x94>
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004996:	b2db      	uxtb	r3, r3
 8004998:	2b01      	cmp	r3, #1
 800499a:	bf0c      	ite	eq
 800499c:	2301      	moveq	r3, #1
 800499e:	2300      	movne	r3, #0
 80049a0:	b2db      	uxtb	r3, r3
 80049a2:	e022      	b.n	80049ea <HAL_TIM_PWM_Start_DMA+0xda>
 80049a4:	68bb      	ldr	r3, [r7, #8]
 80049a6:	2b04      	cmp	r3, #4
 80049a8:	d109      	bne.n	80049be <HAL_TIM_PWM_Start_DMA+0xae>
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80049b0:	b2db      	uxtb	r3, r3
 80049b2:	2b01      	cmp	r3, #1
 80049b4:	bf0c      	ite	eq
 80049b6:	2301      	moveq	r3, #1
 80049b8:	2300      	movne	r3, #0
 80049ba:	b2db      	uxtb	r3, r3
 80049bc:	e015      	b.n	80049ea <HAL_TIM_PWM_Start_DMA+0xda>
 80049be:	68bb      	ldr	r3, [r7, #8]
 80049c0:	2b08      	cmp	r3, #8
 80049c2:	d109      	bne.n	80049d8 <HAL_TIM_PWM_Start_DMA+0xc8>
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80049ca:	b2db      	uxtb	r3, r3
 80049cc:	2b01      	cmp	r3, #1
 80049ce:	bf0c      	ite	eq
 80049d0:	2301      	moveq	r3, #1
 80049d2:	2300      	movne	r3, #0
 80049d4:	b2db      	uxtb	r3, r3
 80049d6:	e008      	b.n	80049ea <HAL_TIM_PWM_Start_DMA+0xda>
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80049de:	b2db      	uxtb	r3, r3
 80049e0:	2b01      	cmp	r3, #1
 80049e2:	bf0c      	ite	eq
 80049e4:	2301      	moveq	r3, #1
 80049e6:	2300      	movne	r3, #0
 80049e8:	b2db      	uxtb	r3, r3
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d024      	beq.n	8004a38 <HAL_TIM_PWM_Start_DMA+0x128>
  {
    if ((pData == NULL) || (Length == 0U))
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	d002      	beq.n	80049fa <HAL_TIM_PWM_Start_DMA+0xea>
 80049f4:	887b      	ldrh	r3, [r7, #2]
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d101      	bne.n	80049fe <HAL_TIM_PWM_Start_DMA+0xee>
    {
      return HAL_ERROR;
 80049fa:	2301      	movs	r3, #1
 80049fc:	e119      	b.n	8004c32 <HAL_TIM_PWM_Start_DMA+0x322>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80049fe:	68bb      	ldr	r3, [r7, #8]
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d104      	bne.n	8004a0e <HAL_TIM_PWM_Start_DMA+0xfe>
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	2202      	movs	r2, #2
 8004a08:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004a0c:	e016      	b.n	8004a3c <HAL_TIM_PWM_Start_DMA+0x12c>
 8004a0e:	68bb      	ldr	r3, [r7, #8]
 8004a10:	2b04      	cmp	r3, #4
 8004a12:	d104      	bne.n	8004a1e <HAL_TIM_PWM_Start_DMA+0x10e>
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	2202      	movs	r2, #2
 8004a18:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004a1c:	e00e      	b.n	8004a3c <HAL_TIM_PWM_Start_DMA+0x12c>
 8004a1e:	68bb      	ldr	r3, [r7, #8]
 8004a20:	2b08      	cmp	r3, #8
 8004a22:	d104      	bne.n	8004a2e <HAL_TIM_PWM_Start_DMA+0x11e>
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	2202      	movs	r2, #2
 8004a28:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004a2c:	e006      	b.n	8004a3c <HAL_TIM_PWM_Start_DMA+0x12c>
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	2202      	movs	r2, #2
 8004a32:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004a36:	e001      	b.n	8004a3c <HAL_TIM_PWM_Start_DMA+0x12c>
    }
  }
  else
  {
    return HAL_ERROR;
 8004a38:	2301      	movs	r3, #1
 8004a3a:	e0fa      	b.n	8004c32 <HAL_TIM_PWM_Start_DMA+0x322>
 8004a3c:	68bb      	ldr	r3, [r7, #8]
 8004a3e:	2b0c      	cmp	r3, #12
 8004a40:	f200 80ae 	bhi.w	8004ba0 <HAL_TIM_PWM_Start_DMA+0x290>
 8004a44:	a201      	add	r2, pc, #4	; (adr r2, 8004a4c <HAL_TIM_PWM_Start_DMA+0x13c>)
 8004a46:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a4a:	bf00      	nop
 8004a4c:	08004a81 	.word	0x08004a81
 8004a50:	08004ba1 	.word	0x08004ba1
 8004a54:	08004ba1 	.word	0x08004ba1
 8004a58:	08004ba1 	.word	0x08004ba1
 8004a5c:	08004ac9 	.word	0x08004ac9
 8004a60:	08004ba1 	.word	0x08004ba1
 8004a64:	08004ba1 	.word	0x08004ba1
 8004a68:	08004ba1 	.word	0x08004ba1
 8004a6c:	08004b11 	.word	0x08004b11
 8004a70:	08004ba1 	.word	0x08004ba1
 8004a74:	08004ba1 	.word	0x08004ba1
 8004a78:	08004ba1 	.word	0x08004ba1
 8004a7c:	08004b59 	.word	0x08004b59
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a84:	4a6d      	ldr	r2, [pc, #436]	; (8004c3c <HAL_TIM_PWM_Start_DMA+0x32c>)
 8004a86:	629a      	str	r2, [r3, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a8c:	4a6c      	ldr	r2, [pc, #432]	; (8004c40 <HAL_TIM_PWM_Start_DMA+0x330>)
 8004a8e:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004a94:	4a6b      	ldr	r2, [pc, #428]	; (8004c44 <HAL_TIM_PWM_Start_DMA+0x334>)
 8004a96:	631a      	str	r2, [r3, #48]	; 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8004a9c:	6879      	ldr	r1, [r7, #4]
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	3334      	adds	r3, #52	; 0x34
 8004aa4:	461a      	mov	r2, r3
 8004aa6:	887b      	ldrh	r3, [r7, #2]
 8004aa8:	f7fd fdf8 	bl	800269c <HAL_DMA_Start_IT>
 8004aac:	4603      	mov	r3, r0
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d001      	beq.n	8004ab6 <HAL_TIM_PWM_Start_DMA+0x1a6>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8004ab2:	2301      	movs	r3, #1
 8004ab4:	e0bd      	b.n	8004c32 <HAL_TIM_PWM_Start_DMA+0x322>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	68da      	ldr	r2, [r3, #12]
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004ac4:	60da      	str	r2, [r3, #12]
      break;
 8004ac6:	e06e      	b.n	8004ba6 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004acc:	4a5b      	ldr	r2, [pc, #364]	; (8004c3c <HAL_TIM_PWM_Start_DMA+0x32c>)
 8004ace:	629a      	str	r2, [r3, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ad4:	4a5a      	ldr	r2, [pc, #360]	; (8004c40 <HAL_TIM_PWM_Start_DMA+0x330>)
 8004ad6:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004adc:	4a59      	ldr	r2, [pc, #356]	; (8004c44 <HAL_TIM_PWM_Start_DMA+0x334>)
 8004ade:	631a      	str	r2, [r3, #48]	; 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8004ae4:	6879      	ldr	r1, [r7, #4]
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	3338      	adds	r3, #56	; 0x38
 8004aec:	461a      	mov	r2, r3
 8004aee:	887b      	ldrh	r3, [r7, #2]
 8004af0:	f7fd fdd4 	bl	800269c <HAL_DMA_Start_IT>
 8004af4:	4603      	mov	r3, r0
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d001      	beq.n	8004afe <HAL_TIM_PWM_Start_DMA+0x1ee>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8004afa:	2301      	movs	r3, #1
 8004afc:	e099      	b.n	8004c32 <HAL_TIM_PWM_Start_DMA+0x322>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	68da      	ldr	r2, [r3, #12]
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004b0c:	60da      	str	r2, [r3, #12]
      break;
 8004b0e:	e04a      	b.n	8004ba6 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b14:	4a49      	ldr	r2, [pc, #292]	; (8004c3c <HAL_TIM_PWM_Start_DMA+0x32c>)
 8004b16:	629a      	str	r2, [r3, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b1c:	4a48      	ldr	r2, [pc, #288]	; (8004c40 <HAL_TIM_PWM_Start_DMA+0x330>)
 8004b1e:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b24:	4a47      	ldr	r2, [pc, #284]	; (8004c44 <HAL_TIM_PWM_Start_DMA+0x334>)
 8004b26:	631a      	str	r2, [r3, #48]	; 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8004b2c:	6879      	ldr	r1, [r7, #4]
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	333c      	adds	r3, #60	; 0x3c
 8004b34:	461a      	mov	r2, r3
 8004b36:	887b      	ldrh	r3, [r7, #2]
 8004b38:	f7fd fdb0 	bl	800269c <HAL_DMA_Start_IT>
 8004b3c:	4603      	mov	r3, r0
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d001      	beq.n	8004b46 <HAL_TIM_PWM_Start_DMA+0x236>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8004b42:	2301      	movs	r3, #1
 8004b44:	e075      	b.n	8004c32 <HAL_TIM_PWM_Start_DMA+0x322>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	68da      	ldr	r2, [r3, #12]
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004b54:	60da      	str	r2, [r3, #12]
      break;
 8004b56:	e026      	b.n	8004ba6 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b5c:	4a37      	ldr	r2, [pc, #220]	; (8004c3c <HAL_TIM_PWM_Start_DMA+0x32c>)
 8004b5e:	629a      	str	r2, [r3, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b64:	4a36      	ldr	r2, [pc, #216]	; (8004c40 <HAL_TIM_PWM_Start_DMA+0x330>)
 8004b66:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b6c:	4a35      	ldr	r2, [pc, #212]	; (8004c44 <HAL_TIM_PWM_Start_DMA+0x334>)
 8004b6e:	631a      	str	r2, [r3, #48]	; 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8004b74:	6879      	ldr	r1, [r7, #4]
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	3340      	adds	r3, #64	; 0x40
 8004b7c:	461a      	mov	r2, r3
 8004b7e:	887b      	ldrh	r3, [r7, #2]
 8004b80:	f7fd fd8c 	bl	800269c <HAL_DMA_Start_IT>
 8004b84:	4603      	mov	r3, r0
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d001      	beq.n	8004b8e <HAL_TIM_PWM_Start_DMA+0x27e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8004b8a:	2301      	movs	r3, #1
 8004b8c:	e051      	b.n	8004c32 <HAL_TIM_PWM_Start_DMA+0x322>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	68da      	ldr	r2, [r3, #12]
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8004b9c:	60da      	str	r2, [r3, #12]
      break;
 8004b9e:	e002      	b.n	8004ba6 <HAL_TIM_PWM_Start_DMA+0x296>
    }

    default:
      status = HAL_ERROR;
 8004ba0:	2301      	movs	r3, #1
 8004ba2:	75fb      	strb	r3, [r7, #23]
      break;
 8004ba4:	bf00      	nop
  }

  if (status == HAL_OK)
 8004ba6:	7dfb      	ldrb	r3, [r7, #23]
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d141      	bne.n	8004c30 <HAL_TIM_PWM_Start_DMA+0x320>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	2201      	movs	r2, #1
 8004bb2:	68b9      	ldr	r1, [r7, #8]
 8004bb4:	4618      	mov	r0, r3
 8004bb6:	f000 fe59 	bl	800586c <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	4a22      	ldr	r2, [pc, #136]	; (8004c48 <HAL_TIM_PWM_Start_DMA+0x338>)
 8004bc0:	4293      	cmp	r3, r2
 8004bc2:	d107      	bne.n	8004bd4 <HAL_TIM_PWM_Start_DMA+0x2c4>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004bd2:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	4a1b      	ldr	r2, [pc, #108]	; (8004c48 <HAL_TIM_PWM_Start_DMA+0x338>)
 8004bda:	4293      	cmp	r3, r2
 8004bdc:	d00e      	beq.n	8004bfc <HAL_TIM_PWM_Start_DMA+0x2ec>
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004be6:	d009      	beq.n	8004bfc <HAL_TIM_PWM_Start_DMA+0x2ec>
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	4a17      	ldr	r2, [pc, #92]	; (8004c4c <HAL_TIM_PWM_Start_DMA+0x33c>)
 8004bee:	4293      	cmp	r3, r2
 8004bf0:	d004      	beq.n	8004bfc <HAL_TIM_PWM_Start_DMA+0x2ec>
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	4a16      	ldr	r2, [pc, #88]	; (8004c50 <HAL_TIM_PWM_Start_DMA+0x340>)
 8004bf8:	4293      	cmp	r3, r2
 8004bfa:	d111      	bne.n	8004c20 <HAL_TIM_PWM_Start_DMA+0x310>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	689b      	ldr	r3, [r3, #8]
 8004c02:	f003 0307 	and.w	r3, r3, #7
 8004c06:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004c08:	693b      	ldr	r3, [r7, #16]
 8004c0a:	2b06      	cmp	r3, #6
 8004c0c:	d010      	beq.n	8004c30 <HAL_TIM_PWM_Start_DMA+0x320>
      {
        __HAL_TIM_ENABLE(htim);
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	681a      	ldr	r2, [r3, #0]
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	f042 0201 	orr.w	r2, r2, #1
 8004c1c:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004c1e:	e007      	b.n	8004c30 <HAL_TIM_PWM_Start_DMA+0x320>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	681a      	ldr	r2, [r3, #0]
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	f042 0201 	orr.w	r2, r2, #1
 8004c2e:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8004c30:	7dfb      	ldrb	r3, [r7, #23]
}
 8004c32:	4618      	mov	r0, r3
 8004c34:	3718      	adds	r7, #24
 8004c36:	46bd      	mov	sp, r7
 8004c38:	bd80      	pop	{r7, pc}
 8004c3a:	bf00      	nop
 8004c3c:	08005245 	.word	0x08005245
 8004c40:	080052ed 	.word	0x080052ed
 8004c44:	080051b3 	.word	0x080051b3
 8004c48:	40012c00 	.word	0x40012c00
 8004c4c:	40000400 	.word	0x40000400
 8004c50:	40000800 	.word	0x40000800

08004c54 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004c54:	b580      	push	{r7, lr}
 8004c56:	b084      	sub	sp, #16
 8004c58:	af00      	add	r7, sp, #0
 8004c5a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	68db      	ldr	r3, [r3, #12]
 8004c62:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	691b      	ldr	r3, [r3, #16]
 8004c6a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004c6c:	68bb      	ldr	r3, [r7, #8]
 8004c6e:	f003 0302 	and.w	r3, r3, #2
 8004c72:	2b00      	cmp	r3, #0
 8004c74:	d020      	beq.n	8004cb8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8004c76:	68fb      	ldr	r3, [r7, #12]
 8004c78:	f003 0302 	and.w	r3, r3, #2
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d01b      	beq.n	8004cb8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	f06f 0202 	mvn.w	r2, #2
 8004c88:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	2201      	movs	r2, #1
 8004c8e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	699b      	ldr	r3, [r3, #24]
 8004c96:	f003 0303 	and.w	r3, r3, #3
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d003      	beq.n	8004ca6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004c9e:	6878      	ldr	r0, [r7, #4]
 8004ca0:	f000 fa5a 	bl	8005158 <HAL_TIM_IC_CaptureCallback>
 8004ca4:	e005      	b.n	8004cb2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004ca6:	6878      	ldr	r0, [r7, #4]
 8004ca8:	f000 fa4d 	bl	8005146 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004cac:	6878      	ldr	r0, [r7, #4]
 8004cae:	f000 fa5c 	bl	800516a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	2200      	movs	r2, #0
 8004cb6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004cb8:	68bb      	ldr	r3, [r7, #8]
 8004cba:	f003 0304 	and.w	r3, r3, #4
 8004cbe:	2b00      	cmp	r3, #0
 8004cc0:	d020      	beq.n	8004d04 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	f003 0304 	and.w	r3, r3, #4
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d01b      	beq.n	8004d04 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	f06f 0204 	mvn.w	r2, #4
 8004cd4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	2202      	movs	r2, #2
 8004cda:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	699b      	ldr	r3, [r3, #24]
 8004ce2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d003      	beq.n	8004cf2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004cea:	6878      	ldr	r0, [r7, #4]
 8004cec:	f000 fa34 	bl	8005158 <HAL_TIM_IC_CaptureCallback>
 8004cf0:	e005      	b.n	8004cfe <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004cf2:	6878      	ldr	r0, [r7, #4]
 8004cf4:	f000 fa27 	bl	8005146 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004cf8:	6878      	ldr	r0, [r7, #4]
 8004cfa:	f000 fa36 	bl	800516a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	2200      	movs	r2, #0
 8004d02:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8004d04:	68bb      	ldr	r3, [r7, #8]
 8004d06:	f003 0308 	and.w	r3, r3, #8
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d020      	beq.n	8004d50 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	f003 0308 	and.w	r3, r3, #8
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d01b      	beq.n	8004d50 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	f06f 0208 	mvn.w	r2, #8
 8004d20:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	2204      	movs	r2, #4
 8004d26:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	69db      	ldr	r3, [r3, #28]
 8004d2e:	f003 0303 	and.w	r3, r3, #3
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d003      	beq.n	8004d3e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004d36:	6878      	ldr	r0, [r7, #4]
 8004d38:	f000 fa0e 	bl	8005158 <HAL_TIM_IC_CaptureCallback>
 8004d3c:	e005      	b.n	8004d4a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004d3e:	6878      	ldr	r0, [r7, #4]
 8004d40:	f000 fa01 	bl	8005146 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004d44:	6878      	ldr	r0, [r7, #4]
 8004d46:	f000 fa10 	bl	800516a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	2200      	movs	r2, #0
 8004d4e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004d50:	68bb      	ldr	r3, [r7, #8]
 8004d52:	f003 0310 	and.w	r3, r3, #16
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d020      	beq.n	8004d9c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	f003 0310 	and.w	r3, r3, #16
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d01b      	beq.n	8004d9c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	f06f 0210 	mvn.w	r2, #16
 8004d6c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	2208      	movs	r2, #8
 8004d72:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	69db      	ldr	r3, [r3, #28]
 8004d7a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004d7e:	2b00      	cmp	r3, #0
 8004d80:	d003      	beq.n	8004d8a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004d82:	6878      	ldr	r0, [r7, #4]
 8004d84:	f000 f9e8 	bl	8005158 <HAL_TIM_IC_CaptureCallback>
 8004d88:	e005      	b.n	8004d96 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004d8a:	6878      	ldr	r0, [r7, #4]
 8004d8c:	f000 f9db 	bl	8005146 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004d90:	6878      	ldr	r0, [r7, #4]
 8004d92:	f000 f9ea 	bl	800516a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	2200      	movs	r2, #0
 8004d9a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004d9c:	68bb      	ldr	r3, [r7, #8]
 8004d9e:	f003 0301 	and.w	r3, r3, #1
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d00c      	beq.n	8004dc0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	f003 0301 	and.w	r3, r3, #1
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	d007      	beq.n	8004dc0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	f06f 0201 	mvn.w	r2, #1
 8004db8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004dba:	6878      	ldr	r0, [r7, #4]
 8004dbc:	f7fc fe1a 	bl	80019f4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004dc0:	68bb      	ldr	r3, [r7, #8]
 8004dc2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d00c      	beq.n	8004de4 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d007      	beq.n	8004de4 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004ddc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004dde:	6878      	ldr	r0, [r7, #4]
 8004de0:	f000 fdcf 	bl	8005982 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8004de4:	68bb      	ldr	r3, [r7, #8]
 8004de6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d00c      	beq.n	8004e08 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d007      	beq.n	8004e08 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004e00:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004e02:	6878      	ldr	r0, [r7, #4]
 8004e04:	f000 f9c3 	bl	800518e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004e08:	68bb      	ldr	r3, [r7, #8]
 8004e0a:	f003 0320 	and.w	r3, r3, #32
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d00c      	beq.n	8004e2c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	f003 0320 	and.w	r3, r3, #32
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d007      	beq.n	8004e2c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	f06f 0220 	mvn.w	r2, #32
 8004e24:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004e26:	6878      	ldr	r0, [r7, #4]
 8004e28:	f000 fda2 	bl	8005970 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004e2c:	bf00      	nop
 8004e2e:	3710      	adds	r7, #16
 8004e30:	46bd      	mov	sp, r7
 8004e32:	bd80      	pop	{r7, pc}

08004e34 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004e34:	b580      	push	{r7, lr}
 8004e36:	b086      	sub	sp, #24
 8004e38:	af00      	add	r7, sp, #0
 8004e3a:	60f8      	str	r0, [r7, #12]
 8004e3c:	60b9      	str	r1, [r7, #8]
 8004e3e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004e40:	2300      	movs	r3, #0
 8004e42:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004e4a:	2b01      	cmp	r3, #1
 8004e4c:	d101      	bne.n	8004e52 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8004e4e:	2302      	movs	r3, #2
 8004e50:	e0ae      	b.n	8004fb0 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	2201      	movs	r2, #1
 8004e56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	2b0c      	cmp	r3, #12
 8004e5e:	f200 809f 	bhi.w	8004fa0 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8004e62:	a201      	add	r2, pc, #4	; (adr r2, 8004e68 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004e64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e68:	08004e9d 	.word	0x08004e9d
 8004e6c:	08004fa1 	.word	0x08004fa1
 8004e70:	08004fa1 	.word	0x08004fa1
 8004e74:	08004fa1 	.word	0x08004fa1
 8004e78:	08004edd 	.word	0x08004edd
 8004e7c:	08004fa1 	.word	0x08004fa1
 8004e80:	08004fa1 	.word	0x08004fa1
 8004e84:	08004fa1 	.word	0x08004fa1
 8004e88:	08004f1f 	.word	0x08004f1f
 8004e8c:	08004fa1 	.word	0x08004fa1
 8004e90:	08004fa1 	.word	0x08004fa1
 8004e94:	08004fa1 	.word	0x08004fa1
 8004e98:	08004f5f 	.word	0x08004f5f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	68b9      	ldr	r1, [r7, #8]
 8004ea2:	4618      	mov	r0, r3
 8004ea4:	f000 fac4 	bl	8005430 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	699a      	ldr	r2, [r3, #24]
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	f042 0208 	orr.w	r2, r2, #8
 8004eb6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	699a      	ldr	r2, [r3, #24]
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	f022 0204 	bic.w	r2, r2, #4
 8004ec6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	6999      	ldr	r1, [r3, #24]
 8004ece:	68bb      	ldr	r3, [r7, #8]
 8004ed0:	691a      	ldr	r2, [r3, #16]
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	430a      	orrs	r2, r1
 8004ed8:	619a      	str	r2, [r3, #24]
      break;
 8004eda:	e064      	b.n	8004fa6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	68b9      	ldr	r1, [r7, #8]
 8004ee2:	4618      	mov	r0, r3
 8004ee4:	f000 fb0a 	bl	80054fc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	699a      	ldr	r2, [r3, #24]
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	681b      	ldr	r3, [r3, #0]
 8004ef2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004ef6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	699a      	ldr	r2, [r3, #24]
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004f06:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004f08:	68fb      	ldr	r3, [r7, #12]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	6999      	ldr	r1, [r3, #24]
 8004f0e:	68bb      	ldr	r3, [r7, #8]
 8004f10:	691b      	ldr	r3, [r3, #16]
 8004f12:	021a      	lsls	r2, r3, #8
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	430a      	orrs	r2, r1
 8004f1a:	619a      	str	r2, [r3, #24]
      break;
 8004f1c:	e043      	b.n	8004fa6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	68b9      	ldr	r1, [r7, #8]
 8004f24:	4618      	mov	r0, r3
 8004f26:	f000 fb53 	bl	80055d0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	69da      	ldr	r2, [r3, #28]
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	f042 0208 	orr.w	r2, r2, #8
 8004f38:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	69da      	ldr	r2, [r3, #28]
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	f022 0204 	bic.w	r2, r2, #4
 8004f48:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	69d9      	ldr	r1, [r3, #28]
 8004f50:	68bb      	ldr	r3, [r7, #8]
 8004f52:	691a      	ldr	r2, [r3, #16]
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	430a      	orrs	r2, r1
 8004f5a:	61da      	str	r2, [r3, #28]
      break;
 8004f5c:	e023      	b.n	8004fa6 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	681b      	ldr	r3, [r3, #0]
 8004f62:	68b9      	ldr	r1, [r7, #8]
 8004f64:	4618      	mov	r0, r3
 8004f66:	f000 fb9d 	bl	80056a4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	69da      	ldr	r2, [r3, #28]
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004f78:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	69da      	ldr	r2, [r3, #28]
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004f88:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	69d9      	ldr	r1, [r3, #28]
 8004f90:	68bb      	ldr	r3, [r7, #8]
 8004f92:	691b      	ldr	r3, [r3, #16]
 8004f94:	021a      	lsls	r2, r3, #8
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	430a      	orrs	r2, r1
 8004f9c:	61da      	str	r2, [r3, #28]
      break;
 8004f9e:	e002      	b.n	8004fa6 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004fa0:	2301      	movs	r3, #1
 8004fa2:	75fb      	strb	r3, [r7, #23]
      break;
 8004fa4:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	2200      	movs	r2, #0
 8004faa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004fae:	7dfb      	ldrb	r3, [r7, #23]
}
 8004fb0:	4618      	mov	r0, r3
 8004fb2:	3718      	adds	r7, #24
 8004fb4:	46bd      	mov	sp, r7
 8004fb6:	bd80      	pop	{r7, pc}

08004fb8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004fb8:	b580      	push	{r7, lr}
 8004fba:	b084      	sub	sp, #16
 8004fbc:	af00      	add	r7, sp, #0
 8004fbe:	6078      	str	r0, [r7, #4]
 8004fc0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004fc2:	2300      	movs	r3, #0
 8004fc4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004fcc:	2b01      	cmp	r3, #1
 8004fce:	d101      	bne.n	8004fd4 <HAL_TIM_ConfigClockSource+0x1c>
 8004fd0:	2302      	movs	r3, #2
 8004fd2:	e0b4      	b.n	800513e <HAL_TIM_ConfigClockSource+0x186>
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	2201      	movs	r2, #1
 8004fd8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	2202      	movs	r2, #2
 8004fe0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	689b      	ldr	r3, [r3, #8]
 8004fea:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004fec:	68bb      	ldr	r3, [r7, #8]
 8004fee:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004ff2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004ff4:	68bb      	ldr	r3, [r7, #8]
 8004ff6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004ffa:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	68ba      	ldr	r2, [r7, #8]
 8005002:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005004:	683b      	ldr	r3, [r7, #0]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800500c:	d03e      	beq.n	800508c <HAL_TIM_ConfigClockSource+0xd4>
 800500e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005012:	f200 8087 	bhi.w	8005124 <HAL_TIM_ConfigClockSource+0x16c>
 8005016:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800501a:	f000 8086 	beq.w	800512a <HAL_TIM_ConfigClockSource+0x172>
 800501e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005022:	d87f      	bhi.n	8005124 <HAL_TIM_ConfigClockSource+0x16c>
 8005024:	2b70      	cmp	r3, #112	; 0x70
 8005026:	d01a      	beq.n	800505e <HAL_TIM_ConfigClockSource+0xa6>
 8005028:	2b70      	cmp	r3, #112	; 0x70
 800502a:	d87b      	bhi.n	8005124 <HAL_TIM_ConfigClockSource+0x16c>
 800502c:	2b60      	cmp	r3, #96	; 0x60
 800502e:	d050      	beq.n	80050d2 <HAL_TIM_ConfigClockSource+0x11a>
 8005030:	2b60      	cmp	r3, #96	; 0x60
 8005032:	d877      	bhi.n	8005124 <HAL_TIM_ConfigClockSource+0x16c>
 8005034:	2b50      	cmp	r3, #80	; 0x50
 8005036:	d03c      	beq.n	80050b2 <HAL_TIM_ConfigClockSource+0xfa>
 8005038:	2b50      	cmp	r3, #80	; 0x50
 800503a:	d873      	bhi.n	8005124 <HAL_TIM_ConfigClockSource+0x16c>
 800503c:	2b40      	cmp	r3, #64	; 0x40
 800503e:	d058      	beq.n	80050f2 <HAL_TIM_ConfigClockSource+0x13a>
 8005040:	2b40      	cmp	r3, #64	; 0x40
 8005042:	d86f      	bhi.n	8005124 <HAL_TIM_ConfigClockSource+0x16c>
 8005044:	2b30      	cmp	r3, #48	; 0x30
 8005046:	d064      	beq.n	8005112 <HAL_TIM_ConfigClockSource+0x15a>
 8005048:	2b30      	cmp	r3, #48	; 0x30
 800504a:	d86b      	bhi.n	8005124 <HAL_TIM_ConfigClockSource+0x16c>
 800504c:	2b20      	cmp	r3, #32
 800504e:	d060      	beq.n	8005112 <HAL_TIM_ConfigClockSource+0x15a>
 8005050:	2b20      	cmp	r3, #32
 8005052:	d867      	bhi.n	8005124 <HAL_TIM_ConfigClockSource+0x16c>
 8005054:	2b00      	cmp	r3, #0
 8005056:	d05c      	beq.n	8005112 <HAL_TIM_ConfigClockSource+0x15a>
 8005058:	2b10      	cmp	r3, #16
 800505a:	d05a      	beq.n	8005112 <HAL_TIM_ConfigClockSource+0x15a>
 800505c:	e062      	b.n	8005124 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	6818      	ldr	r0, [r3, #0]
 8005062:	683b      	ldr	r3, [r7, #0]
 8005064:	6899      	ldr	r1, [r3, #8]
 8005066:	683b      	ldr	r3, [r7, #0]
 8005068:	685a      	ldr	r2, [r3, #4]
 800506a:	683b      	ldr	r3, [r7, #0]
 800506c:	68db      	ldr	r3, [r3, #12]
 800506e:	f000 fbde 	bl	800582e <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	689b      	ldr	r3, [r3, #8]
 8005078:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800507a:	68bb      	ldr	r3, [r7, #8]
 800507c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005080:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	68ba      	ldr	r2, [r7, #8]
 8005088:	609a      	str	r2, [r3, #8]
      break;
 800508a:	e04f      	b.n	800512c <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	6818      	ldr	r0, [r3, #0]
 8005090:	683b      	ldr	r3, [r7, #0]
 8005092:	6899      	ldr	r1, [r3, #8]
 8005094:	683b      	ldr	r3, [r7, #0]
 8005096:	685a      	ldr	r2, [r3, #4]
 8005098:	683b      	ldr	r3, [r7, #0]
 800509a:	68db      	ldr	r3, [r3, #12]
 800509c:	f000 fbc7 	bl	800582e <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	689a      	ldr	r2, [r3, #8]
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80050ae:	609a      	str	r2, [r3, #8]
      break;
 80050b0:	e03c      	b.n	800512c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	6818      	ldr	r0, [r3, #0]
 80050b6:	683b      	ldr	r3, [r7, #0]
 80050b8:	6859      	ldr	r1, [r3, #4]
 80050ba:	683b      	ldr	r3, [r7, #0]
 80050bc:	68db      	ldr	r3, [r3, #12]
 80050be:	461a      	mov	r2, r3
 80050c0:	f000 fb3e 	bl	8005740 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	2150      	movs	r1, #80	; 0x50
 80050ca:	4618      	mov	r0, r3
 80050cc:	f000 fb95 	bl	80057fa <TIM_ITRx_SetConfig>
      break;
 80050d0:	e02c      	b.n	800512c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	6818      	ldr	r0, [r3, #0]
 80050d6:	683b      	ldr	r3, [r7, #0]
 80050d8:	6859      	ldr	r1, [r3, #4]
 80050da:	683b      	ldr	r3, [r7, #0]
 80050dc:	68db      	ldr	r3, [r3, #12]
 80050de:	461a      	mov	r2, r3
 80050e0:	f000 fb5c 	bl	800579c <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	2160      	movs	r1, #96	; 0x60
 80050ea:	4618      	mov	r0, r3
 80050ec:	f000 fb85 	bl	80057fa <TIM_ITRx_SetConfig>
      break;
 80050f0:	e01c      	b.n	800512c <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	6818      	ldr	r0, [r3, #0]
 80050f6:	683b      	ldr	r3, [r7, #0]
 80050f8:	6859      	ldr	r1, [r3, #4]
 80050fa:	683b      	ldr	r3, [r7, #0]
 80050fc:	68db      	ldr	r3, [r3, #12]
 80050fe:	461a      	mov	r2, r3
 8005100:	f000 fb1e 	bl	8005740 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	2140      	movs	r1, #64	; 0x40
 800510a:	4618      	mov	r0, r3
 800510c:	f000 fb75 	bl	80057fa <TIM_ITRx_SetConfig>
      break;
 8005110:	e00c      	b.n	800512c <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	681a      	ldr	r2, [r3, #0]
 8005116:	683b      	ldr	r3, [r7, #0]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	4619      	mov	r1, r3
 800511c:	4610      	mov	r0, r2
 800511e:	f000 fb6c 	bl	80057fa <TIM_ITRx_SetConfig>
      break;
 8005122:	e003      	b.n	800512c <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005124:	2301      	movs	r3, #1
 8005126:	73fb      	strb	r3, [r7, #15]
      break;
 8005128:	e000      	b.n	800512c <HAL_TIM_ConfigClockSource+0x174>
      break;
 800512a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	2201      	movs	r2, #1
 8005130:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	2200      	movs	r2, #0
 8005138:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800513c:	7bfb      	ldrb	r3, [r7, #15]
}
 800513e:	4618      	mov	r0, r3
 8005140:	3710      	adds	r7, #16
 8005142:	46bd      	mov	sp, r7
 8005144:	bd80      	pop	{r7, pc}

08005146 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005146:	b480      	push	{r7}
 8005148:	b083      	sub	sp, #12
 800514a:	af00      	add	r7, sp, #0
 800514c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800514e:	bf00      	nop
 8005150:	370c      	adds	r7, #12
 8005152:	46bd      	mov	sp, r7
 8005154:	bc80      	pop	{r7}
 8005156:	4770      	bx	lr

08005158 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005158:	b480      	push	{r7}
 800515a:	b083      	sub	sp, #12
 800515c:	af00      	add	r7, sp, #0
 800515e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005160:	bf00      	nop
 8005162:	370c      	adds	r7, #12
 8005164:	46bd      	mov	sp, r7
 8005166:	bc80      	pop	{r7}
 8005168:	4770      	bx	lr

0800516a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800516a:	b480      	push	{r7}
 800516c:	b083      	sub	sp, #12
 800516e:	af00      	add	r7, sp, #0
 8005170:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005172:	bf00      	nop
 8005174:	370c      	adds	r7, #12
 8005176:	46bd      	mov	sp, r7
 8005178:	bc80      	pop	{r7}
 800517a:	4770      	bx	lr

0800517c <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800517c:	b480      	push	{r7}
 800517e:	b083      	sub	sp, #12
 8005180:	af00      	add	r7, sp, #0
 8005182:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 8005184:	bf00      	nop
 8005186:	370c      	adds	r7, #12
 8005188:	46bd      	mov	sp, r7
 800518a:	bc80      	pop	{r7}
 800518c:	4770      	bx	lr

0800518e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800518e:	b480      	push	{r7}
 8005190:	b083      	sub	sp, #12
 8005192:	af00      	add	r7, sp, #0
 8005194:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005196:	bf00      	nop
 8005198:	370c      	adds	r7, #12
 800519a:	46bd      	mov	sp, r7
 800519c:	bc80      	pop	{r7}
 800519e:	4770      	bx	lr

080051a0 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 80051a0:	b480      	push	{r7}
 80051a2:	b083      	sub	sp, #12
 80051a4:	af00      	add	r7, sp, #0
 80051a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 80051a8:	bf00      	nop
 80051aa:	370c      	adds	r7, #12
 80051ac:	46bd      	mov	sp, r7
 80051ae:	bc80      	pop	{r7}
 80051b0:	4770      	bx	lr

080051b2 <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 80051b2:	b580      	push	{r7, lr}
 80051b4:	b084      	sub	sp, #16
 80051b6:	af00      	add	r7, sp, #0
 80051b8:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051be:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80051c0:	68fb      	ldr	r3, [r7, #12]
 80051c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051c4:	687a      	ldr	r2, [r7, #4]
 80051c6:	429a      	cmp	r2, r3
 80051c8:	d107      	bne.n	80051da <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	2201      	movs	r2, #1
 80051ce:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	2201      	movs	r2, #1
 80051d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80051d8:	e02a      	b.n	8005230 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80051da:	68fb      	ldr	r3, [r7, #12]
 80051dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80051de:	687a      	ldr	r2, [r7, #4]
 80051e0:	429a      	cmp	r2, r3
 80051e2:	d107      	bne.n	80051f4 <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	2202      	movs	r2, #2
 80051e8:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	2201      	movs	r2, #1
 80051ee:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80051f2:	e01d      	b.n	8005230 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051f8:	687a      	ldr	r2, [r7, #4]
 80051fa:	429a      	cmp	r2, r3
 80051fc:	d107      	bne.n	800520e <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	2204      	movs	r2, #4
 8005202:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	2201      	movs	r2, #1
 8005208:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800520c:	e010      	b.n	8005230 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005212:	687a      	ldr	r2, [r7, #4]
 8005214:	429a      	cmp	r2, r3
 8005216:	d107      	bne.n	8005228 <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	2208      	movs	r2, #8
 800521c:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	2201      	movs	r2, #1
 8005222:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005226:	e003      	b.n	8005230 <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	2201      	movs	r2, #1
 800522c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 8005230:	68f8      	ldr	r0, [r7, #12]
 8005232:	f7ff ffb5 	bl	80051a0 <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	2200      	movs	r2, #0
 800523a:	771a      	strb	r2, [r3, #28]
}
 800523c:	bf00      	nop
 800523e:	3710      	adds	r7, #16
 8005240:	46bd      	mov	sp, r7
 8005242:	bd80      	pop	{r7, pc}

08005244 <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 8005244:	b580      	push	{r7, lr}
 8005246:	b084      	sub	sp, #16
 8005248:	af00      	add	r7, sp, #0
 800524a:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005250:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005256:	687a      	ldr	r2, [r7, #4]
 8005258:	429a      	cmp	r2, r3
 800525a:	d10b      	bne.n	8005274 <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	2201      	movs	r2, #1
 8005260:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	699b      	ldr	r3, [r3, #24]
 8005266:	2b00      	cmp	r3, #0
 8005268:	d136      	bne.n	80052d8 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	2201      	movs	r2, #1
 800526e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005272:	e031      	b.n	80052d8 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005278:	687a      	ldr	r2, [r7, #4]
 800527a:	429a      	cmp	r2, r3
 800527c:	d10b      	bne.n	8005296 <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	2202      	movs	r2, #2
 8005282:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	699b      	ldr	r3, [r3, #24]
 8005288:	2b00      	cmp	r3, #0
 800528a:	d125      	bne.n	80052d8 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800528c:	68fb      	ldr	r3, [r7, #12]
 800528e:	2201      	movs	r2, #1
 8005290:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005294:	e020      	b.n	80052d8 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800529a:	687a      	ldr	r2, [r7, #4]
 800529c:	429a      	cmp	r2, r3
 800529e:	d10b      	bne.n	80052b8 <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	2204      	movs	r2, #4
 80052a4:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	699b      	ldr	r3, [r3, #24]
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d114      	bne.n	80052d8 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	2201      	movs	r2, #1
 80052b2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80052b6:	e00f      	b.n	80052d8 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052bc:	687a      	ldr	r2, [r7, #4]
 80052be:	429a      	cmp	r2, r3
 80052c0:	d10a      	bne.n	80052d8 <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	2208      	movs	r2, #8
 80052c6:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	699b      	ldr	r3, [r3, #24]
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d103      	bne.n	80052d8 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	2201      	movs	r2, #1
 80052d4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 80052d8:	68f8      	ldr	r0, [r7, #12]
 80052da:	f7ff ff46 	bl	800516a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	2200      	movs	r2, #0
 80052e2:	771a      	strb	r2, [r3, #28]
}
 80052e4:	bf00      	nop
 80052e6:	3710      	adds	r7, #16
 80052e8:	46bd      	mov	sp, r7
 80052ea:	bd80      	pop	{r7, pc}

080052ec <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 80052ec:	b580      	push	{r7, lr}
 80052ee:	b084      	sub	sp, #16
 80052f0:	af00      	add	r7, sp, #0
 80052f2:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052f8:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052fe:	687a      	ldr	r2, [r7, #4]
 8005300:	429a      	cmp	r2, r3
 8005302:	d103      	bne.n	800530c <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	2201      	movs	r2, #1
 8005308:	771a      	strb	r2, [r3, #28]
 800530a:	e019      	b.n	8005340 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005310:	687a      	ldr	r2, [r7, #4]
 8005312:	429a      	cmp	r2, r3
 8005314:	d103      	bne.n	800531e <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	2202      	movs	r2, #2
 800531a:	771a      	strb	r2, [r3, #28]
 800531c:	e010      	b.n	8005340 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005322:	687a      	ldr	r2, [r7, #4]
 8005324:	429a      	cmp	r2, r3
 8005326:	d103      	bne.n	8005330 <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	2204      	movs	r2, #4
 800532c:	771a      	strb	r2, [r3, #28]
 800532e:	e007      	b.n	8005340 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005334:	687a      	ldr	r2, [r7, #4]
 8005336:	429a      	cmp	r2, r3
 8005338:	d102      	bne.n	8005340 <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	2208      	movs	r2, #8
 800533e:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 8005340:	68f8      	ldr	r0, [r7, #12]
 8005342:	f7ff ff1b 	bl	800517c <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	2200      	movs	r2, #0
 800534a:	771a      	strb	r2, [r3, #28]
}
 800534c:	bf00      	nop
 800534e:	3710      	adds	r7, #16
 8005350:	46bd      	mov	sp, r7
 8005352:	bd80      	pop	{r7, pc}

08005354 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005354:	b480      	push	{r7}
 8005356:	b085      	sub	sp, #20
 8005358:	af00      	add	r7, sp, #0
 800535a:	6078      	str	r0, [r7, #4]
 800535c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	4a2f      	ldr	r2, [pc, #188]	; (8005424 <TIM_Base_SetConfig+0xd0>)
 8005368:	4293      	cmp	r3, r2
 800536a:	d00b      	beq.n	8005384 <TIM_Base_SetConfig+0x30>
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005372:	d007      	beq.n	8005384 <TIM_Base_SetConfig+0x30>
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	4a2c      	ldr	r2, [pc, #176]	; (8005428 <TIM_Base_SetConfig+0xd4>)
 8005378:	4293      	cmp	r3, r2
 800537a:	d003      	beq.n	8005384 <TIM_Base_SetConfig+0x30>
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	4a2b      	ldr	r2, [pc, #172]	; (800542c <TIM_Base_SetConfig+0xd8>)
 8005380:	4293      	cmp	r3, r2
 8005382:	d108      	bne.n	8005396 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800538a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800538c:	683b      	ldr	r3, [r7, #0]
 800538e:	685b      	ldr	r3, [r3, #4]
 8005390:	68fa      	ldr	r2, [r7, #12]
 8005392:	4313      	orrs	r3, r2
 8005394:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	4a22      	ldr	r2, [pc, #136]	; (8005424 <TIM_Base_SetConfig+0xd0>)
 800539a:	4293      	cmp	r3, r2
 800539c:	d00b      	beq.n	80053b6 <TIM_Base_SetConfig+0x62>
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80053a4:	d007      	beq.n	80053b6 <TIM_Base_SetConfig+0x62>
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	4a1f      	ldr	r2, [pc, #124]	; (8005428 <TIM_Base_SetConfig+0xd4>)
 80053aa:	4293      	cmp	r3, r2
 80053ac:	d003      	beq.n	80053b6 <TIM_Base_SetConfig+0x62>
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	4a1e      	ldr	r2, [pc, #120]	; (800542c <TIM_Base_SetConfig+0xd8>)
 80053b2:	4293      	cmp	r3, r2
 80053b4:	d108      	bne.n	80053c8 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80053bc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80053be:	683b      	ldr	r3, [r7, #0]
 80053c0:	68db      	ldr	r3, [r3, #12]
 80053c2:	68fa      	ldr	r2, [r7, #12]
 80053c4:	4313      	orrs	r3, r2
 80053c6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80053ce:	683b      	ldr	r3, [r7, #0]
 80053d0:	695b      	ldr	r3, [r3, #20]
 80053d2:	4313      	orrs	r3, r2
 80053d4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	68fa      	ldr	r2, [r7, #12]
 80053da:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80053dc:	683b      	ldr	r3, [r7, #0]
 80053de:	689a      	ldr	r2, [r3, #8]
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80053e4:	683b      	ldr	r3, [r7, #0]
 80053e6:	681a      	ldr	r2, [r3, #0]
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	4a0d      	ldr	r2, [pc, #52]	; (8005424 <TIM_Base_SetConfig+0xd0>)
 80053f0:	4293      	cmp	r3, r2
 80053f2:	d103      	bne.n	80053fc <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80053f4:	683b      	ldr	r3, [r7, #0]
 80053f6:	691a      	ldr	r2, [r3, #16]
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	2201      	movs	r2, #1
 8005400:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	691b      	ldr	r3, [r3, #16]
 8005406:	f003 0301 	and.w	r3, r3, #1
 800540a:	2b00      	cmp	r3, #0
 800540c:	d005      	beq.n	800541a <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	691b      	ldr	r3, [r3, #16]
 8005412:	f023 0201 	bic.w	r2, r3, #1
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	611a      	str	r2, [r3, #16]
  }
}
 800541a:	bf00      	nop
 800541c:	3714      	adds	r7, #20
 800541e:	46bd      	mov	sp, r7
 8005420:	bc80      	pop	{r7}
 8005422:	4770      	bx	lr
 8005424:	40012c00 	.word	0x40012c00
 8005428:	40000400 	.word	0x40000400
 800542c:	40000800 	.word	0x40000800

08005430 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005430:	b480      	push	{r7}
 8005432:	b087      	sub	sp, #28
 8005434:	af00      	add	r7, sp, #0
 8005436:	6078      	str	r0, [r7, #4]
 8005438:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	6a1b      	ldr	r3, [r3, #32]
 800543e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	6a1b      	ldr	r3, [r3, #32]
 8005444:	f023 0201 	bic.w	r2, r3, #1
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	685b      	ldr	r3, [r3, #4]
 8005450:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	699b      	ldr	r3, [r3, #24]
 8005456:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800545e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005460:	68fb      	ldr	r3, [r7, #12]
 8005462:	f023 0303 	bic.w	r3, r3, #3
 8005466:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005468:	683b      	ldr	r3, [r7, #0]
 800546a:	681b      	ldr	r3, [r3, #0]
 800546c:	68fa      	ldr	r2, [r7, #12]
 800546e:	4313      	orrs	r3, r2
 8005470:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005472:	697b      	ldr	r3, [r7, #20]
 8005474:	f023 0302 	bic.w	r3, r3, #2
 8005478:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800547a:	683b      	ldr	r3, [r7, #0]
 800547c:	689b      	ldr	r3, [r3, #8]
 800547e:	697a      	ldr	r2, [r7, #20]
 8005480:	4313      	orrs	r3, r2
 8005482:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	4a1c      	ldr	r2, [pc, #112]	; (80054f8 <TIM_OC1_SetConfig+0xc8>)
 8005488:	4293      	cmp	r3, r2
 800548a:	d10c      	bne.n	80054a6 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800548c:	697b      	ldr	r3, [r7, #20]
 800548e:	f023 0308 	bic.w	r3, r3, #8
 8005492:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005494:	683b      	ldr	r3, [r7, #0]
 8005496:	68db      	ldr	r3, [r3, #12]
 8005498:	697a      	ldr	r2, [r7, #20]
 800549a:	4313      	orrs	r3, r2
 800549c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800549e:	697b      	ldr	r3, [r7, #20]
 80054a0:	f023 0304 	bic.w	r3, r3, #4
 80054a4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	4a13      	ldr	r2, [pc, #76]	; (80054f8 <TIM_OC1_SetConfig+0xc8>)
 80054aa:	4293      	cmp	r3, r2
 80054ac:	d111      	bne.n	80054d2 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80054ae:	693b      	ldr	r3, [r7, #16]
 80054b0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80054b4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80054b6:	693b      	ldr	r3, [r7, #16]
 80054b8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80054bc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80054be:	683b      	ldr	r3, [r7, #0]
 80054c0:	695b      	ldr	r3, [r3, #20]
 80054c2:	693a      	ldr	r2, [r7, #16]
 80054c4:	4313      	orrs	r3, r2
 80054c6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80054c8:	683b      	ldr	r3, [r7, #0]
 80054ca:	699b      	ldr	r3, [r3, #24]
 80054cc:	693a      	ldr	r2, [r7, #16]
 80054ce:	4313      	orrs	r3, r2
 80054d0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	693a      	ldr	r2, [r7, #16]
 80054d6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	68fa      	ldr	r2, [r7, #12]
 80054dc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80054de:	683b      	ldr	r3, [r7, #0]
 80054e0:	685a      	ldr	r2, [r3, #4]
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	697a      	ldr	r2, [r7, #20]
 80054ea:	621a      	str	r2, [r3, #32]
}
 80054ec:	bf00      	nop
 80054ee:	371c      	adds	r7, #28
 80054f0:	46bd      	mov	sp, r7
 80054f2:	bc80      	pop	{r7}
 80054f4:	4770      	bx	lr
 80054f6:	bf00      	nop
 80054f8:	40012c00 	.word	0x40012c00

080054fc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80054fc:	b480      	push	{r7}
 80054fe:	b087      	sub	sp, #28
 8005500:	af00      	add	r7, sp, #0
 8005502:	6078      	str	r0, [r7, #4]
 8005504:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	6a1b      	ldr	r3, [r3, #32]
 800550a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	6a1b      	ldr	r3, [r3, #32]
 8005510:	f023 0210 	bic.w	r2, r3, #16
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	685b      	ldr	r3, [r3, #4]
 800551c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	699b      	ldr	r3, [r3, #24]
 8005522:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800552a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005532:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005534:	683b      	ldr	r3, [r7, #0]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	021b      	lsls	r3, r3, #8
 800553a:	68fa      	ldr	r2, [r7, #12]
 800553c:	4313      	orrs	r3, r2
 800553e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005540:	697b      	ldr	r3, [r7, #20]
 8005542:	f023 0320 	bic.w	r3, r3, #32
 8005546:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005548:	683b      	ldr	r3, [r7, #0]
 800554a:	689b      	ldr	r3, [r3, #8]
 800554c:	011b      	lsls	r3, r3, #4
 800554e:	697a      	ldr	r2, [r7, #20]
 8005550:	4313      	orrs	r3, r2
 8005552:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	4a1d      	ldr	r2, [pc, #116]	; (80055cc <TIM_OC2_SetConfig+0xd0>)
 8005558:	4293      	cmp	r3, r2
 800555a:	d10d      	bne.n	8005578 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800555c:	697b      	ldr	r3, [r7, #20]
 800555e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005562:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005564:	683b      	ldr	r3, [r7, #0]
 8005566:	68db      	ldr	r3, [r3, #12]
 8005568:	011b      	lsls	r3, r3, #4
 800556a:	697a      	ldr	r2, [r7, #20]
 800556c:	4313      	orrs	r3, r2
 800556e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005570:	697b      	ldr	r3, [r7, #20]
 8005572:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005576:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	4a14      	ldr	r2, [pc, #80]	; (80055cc <TIM_OC2_SetConfig+0xd0>)
 800557c:	4293      	cmp	r3, r2
 800557e:	d113      	bne.n	80055a8 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005580:	693b      	ldr	r3, [r7, #16]
 8005582:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005586:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005588:	693b      	ldr	r3, [r7, #16]
 800558a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800558e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005590:	683b      	ldr	r3, [r7, #0]
 8005592:	695b      	ldr	r3, [r3, #20]
 8005594:	009b      	lsls	r3, r3, #2
 8005596:	693a      	ldr	r2, [r7, #16]
 8005598:	4313      	orrs	r3, r2
 800559a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800559c:	683b      	ldr	r3, [r7, #0]
 800559e:	699b      	ldr	r3, [r3, #24]
 80055a0:	009b      	lsls	r3, r3, #2
 80055a2:	693a      	ldr	r2, [r7, #16]
 80055a4:	4313      	orrs	r3, r2
 80055a6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	693a      	ldr	r2, [r7, #16]
 80055ac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	68fa      	ldr	r2, [r7, #12]
 80055b2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80055b4:	683b      	ldr	r3, [r7, #0]
 80055b6:	685a      	ldr	r2, [r3, #4]
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	697a      	ldr	r2, [r7, #20]
 80055c0:	621a      	str	r2, [r3, #32]
}
 80055c2:	bf00      	nop
 80055c4:	371c      	adds	r7, #28
 80055c6:	46bd      	mov	sp, r7
 80055c8:	bc80      	pop	{r7}
 80055ca:	4770      	bx	lr
 80055cc:	40012c00 	.word	0x40012c00

080055d0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80055d0:	b480      	push	{r7}
 80055d2:	b087      	sub	sp, #28
 80055d4:	af00      	add	r7, sp, #0
 80055d6:	6078      	str	r0, [r7, #4]
 80055d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	6a1b      	ldr	r3, [r3, #32]
 80055de:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	6a1b      	ldr	r3, [r3, #32]
 80055e4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	685b      	ldr	r3, [r3, #4]
 80055f0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	69db      	ldr	r3, [r3, #28]
 80055f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80055fe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	f023 0303 	bic.w	r3, r3, #3
 8005606:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005608:	683b      	ldr	r3, [r7, #0]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	68fa      	ldr	r2, [r7, #12]
 800560e:	4313      	orrs	r3, r2
 8005610:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005612:	697b      	ldr	r3, [r7, #20]
 8005614:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005618:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800561a:	683b      	ldr	r3, [r7, #0]
 800561c:	689b      	ldr	r3, [r3, #8]
 800561e:	021b      	lsls	r3, r3, #8
 8005620:	697a      	ldr	r2, [r7, #20]
 8005622:	4313      	orrs	r3, r2
 8005624:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	4a1d      	ldr	r2, [pc, #116]	; (80056a0 <TIM_OC3_SetConfig+0xd0>)
 800562a:	4293      	cmp	r3, r2
 800562c:	d10d      	bne.n	800564a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800562e:	697b      	ldr	r3, [r7, #20]
 8005630:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005634:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005636:	683b      	ldr	r3, [r7, #0]
 8005638:	68db      	ldr	r3, [r3, #12]
 800563a:	021b      	lsls	r3, r3, #8
 800563c:	697a      	ldr	r2, [r7, #20]
 800563e:	4313      	orrs	r3, r2
 8005640:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005642:	697b      	ldr	r3, [r7, #20]
 8005644:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005648:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	4a14      	ldr	r2, [pc, #80]	; (80056a0 <TIM_OC3_SetConfig+0xd0>)
 800564e:	4293      	cmp	r3, r2
 8005650:	d113      	bne.n	800567a <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005652:	693b      	ldr	r3, [r7, #16]
 8005654:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005658:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800565a:	693b      	ldr	r3, [r7, #16]
 800565c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005660:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005662:	683b      	ldr	r3, [r7, #0]
 8005664:	695b      	ldr	r3, [r3, #20]
 8005666:	011b      	lsls	r3, r3, #4
 8005668:	693a      	ldr	r2, [r7, #16]
 800566a:	4313      	orrs	r3, r2
 800566c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800566e:	683b      	ldr	r3, [r7, #0]
 8005670:	699b      	ldr	r3, [r3, #24]
 8005672:	011b      	lsls	r3, r3, #4
 8005674:	693a      	ldr	r2, [r7, #16]
 8005676:	4313      	orrs	r3, r2
 8005678:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	693a      	ldr	r2, [r7, #16]
 800567e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	68fa      	ldr	r2, [r7, #12]
 8005684:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005686:	683b      	ldr	r3, [r7, #0]
 8005688:	685a      	ldr	r2, [r3, #4]
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	697a      	ldr	r2, [r7, #20]
 8005692:	621a      	str	r2, [r3, #32]
}
 8005694:	bf00      	nop
 8005696:	371c      	adds	r7, #28
 8005698:	46bd      	mov	sp, r7
 800569a:	bc80      	pop	{r7}
 800569c:	4770      	bx	lr
 800569e:	bf00      	nop
 80056a0:	40012c00 	.word	0x40012c00

080056a4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80056a4:	b480      	push	{r7}
 80056a6:	b087      	sub	sp, #28
 80056a8:	af00      	add	r7, sp, #0
 80056aa:	6078      	str	r0, [r7, #4]
 80056ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	6a1b      	ldr	r3, [r3, #32]
 80056b2:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	6a1b      	ldr	r3, [r3, #32]
 80056b8:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	685b      	ldr	r3, [r3, #4]
 80056c4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	69db      	ldr	r3, [r3, #28]
 80056ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80056d2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80056da:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80056dc:	683b      	ldr	r3, [r7, #0]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	021b      	lsls	r3, r3, #8
 80056e2:	68fa      	ldr	r2, [r7, #12]
 80056e4:	4313      	orrs	r3, r2
 80056e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80056e8:	693b      	ldr	r3, [r7, #16]
 80056ea:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80056ee:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80056f0:	683b      	ldr	r3, [r7, #0]
 80056f2:	689b      	ldr	r3, [r3, #8]
 80056f4:	031b      	lsls	r3, r3, #12
 80056f6:	693a      	ldr	r2, [r7, #16]
 80056f8:	4313      	orrs	r3, r2
 80056fa:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	4a0f      	ldr	r2, [pc, #60]	; (800573c <TIM_OC4_SetConfig+0x98>)
 8005700:	4293      	cmp	r3, r2
 8005702:	d109      	bne.n	8005718 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005704:	697b      	ldr	r3, [r7, #20]
 8005706:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800570a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800570c:	683b      	ldr	r3, [r7, #0]
 800570e:	695b      	ldr	r3, [r3, #20]
 8005710:	019b      	lsls	r3, r3, #6
 8005712:	697a      	ldr	r2, [r7, #20]
 8005714:	4313      	orrs	r3, r2
 8005716:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	697a      	ldr	r2, [r7, #20]
 800571c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	68fa      	ldr	r2, [r7, #12]
 8005722:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005724:	683b      	ldr	r3, [r7, #0]
 8005726:	685a      	ldr	r2, [r3, #4]
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	693a      	ldr	r2, [r7, #16]
 8005730:	621a      	str	r2, [r3, #32]
}
 8005732:	bf00      	nop
 8005734:	371c      	adds	r7, #28
 8005736:	46bd      	mov	sp, r7
 8005738:	bc80      	pop	{r7}
 800573a:	4770      	bx	lr
 800573c:	40012c00 	.word	0x40012c00

08005740 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005740:	b480      	push	{r7}
 8005742:	b087      	sub	sp, #28
 8005744:	af00      	add	r7, sp, #0
 8005746:	60f8      	str	r0, [r7, #12]
 8005748:	60b9      	str	r1, [r7, #8]
 800574a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	6a1b      	ldr	r3, [r3, #32]
 8005750:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	6a1b      	ldr	r3, [r3, #32]
 8005756:	f023 0201 	bic.w	r2, r3, #1
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	699b      	ldr	r3, [r3, #24]
 8005762:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005764:	693b      	ldr	r3, [r7, #16]
 8005766:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800576a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	011b      	lsls	r3, r3, #4
 8005770:	693a      	ldr	r2, [r7, #16]
 8005772:	4313      	orrs	r3, r2
 8005774:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005776:	697b      	ldr	r3, [r7, #20]
 8005778:	f023 030a 	bic.w	r3, r3, #10
 800577c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800577e:	697a      	ldr	r2, [r7, #20]
 8005780:	68bb      	ldr	r3, [r7, #8]
 8005782:	4313      	orrs	r3, r2
 8005784:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	693a      	ldr	r2, [r7, #16]
 800578a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	697a      	ldr	r2, [r7, #20]
 8005790:	621a      	str	r2, [r3, #32]
}
 8005792:	bf00      	nop
 8005794:	371c      	adds	r7, #28
 8005796:	46bd      	mov	sp, r7
 8005798:	bc80      	pop	{r7}
 800579a:	4770      	bx	lr

0800579c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800579c:	b480      	push	{r7}
 800579e:	b087      	sub	sp, #28
 80057a0:	af00      	add	r7, sp, #0
 80057a2:	60f8      	str	r0, [r7, #12]
 80057a4:	60b9      	str	r1, [r7, #8]
 80057a6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	6a1b      	ldr	r3, [r3, #32]
 80057ac:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80057ae:	68fb      	ldr	r3, [r7, #12]
 80057b0:	6a1b      	ldr	r3, [r3, #32]
 80057b2:	f023 0210 	bic.w	r2, r3, #16
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	699b      	ldr	r3, [r3, #24]
 80057be:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80057c0:	693b      	ldr	r3, [r7, #16]
 80057c2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80057c6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	031b      	lsls	r3, r3, #12
 80057cc:	693a      	ldr	r2, [r7, #16]
 80057ce:	4313      	orrs	r3, r2
 80057d0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80057d2:	697b      	ldr	r3, [r7, #20]
 80057d4:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80057d8:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80057da:	68bb      	ldr	r3, [r7, #8]
 80057dc:	011b      	lsls	r3, r3, #4
 80057de:	697a      	ldr	r2, [r7, #20]
 80057e0:	4313      	orrs	r3, r2
 80057e2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	693a      	ldr	r2, [r7, #16]
 80057e8:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80057ea:	68fb      	ldr	r3, [r7, #12]
 80057ec:	697a      	ldr	r2, [r7, #20]
 80057ee:	621a      	str	r2, [r3, #32]
}
 80057f0:	bf00      	nop
 80057f2:	371c      	adds	r7, #28
 80057f4:	46bd      	mov	sp, r7
 80057f6:	bc80      	pop	{r7}
 80057f8:	4770      	bx	lr

080057fa <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80057fa:	b480      	push	{r7}
 80057fc:	b085      	sub	sp, #20
 80057fe:	af00      	add	r7, sp, #0
 8005800:	6078      	str	r0, [r7, #4]
 8005802:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	689b      	ldr	r3, [r3, #8]
 8005808:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005810:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005812:	683a      	ldr	r2, [r7, #0]
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	4313      	orrs	r3, r2
 8005818:	f043 0307 	orr.w	r3, r3, #7
 800581c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	68fa      	ldr	r2, [r7, #12]
 8005822:	609a      	str	r2, [r3, #8]
}
 8005824:	bf00      	nop
 8005826:	3714      	adds	r7, #20
 8005828:	46bd      	mov	sp, r7
 800582a:	bc80      	pop	{r7}
 800582c:	4770      	bx	lr

0800582e <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800582e:	b480      	push	{r7}
 8005830:	b087      	sub	sp, #28
 8005832:	af00      	add	r7, sp, #0
 8005834:	60f8      	str	r0, [r7, #12]
 8005836:	60b9      	str	r1, [r7, #8]
 8005838:	607a      	str	r2, [r7, #4]
 800583a:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	689b      	ldr	r3, [r3, #8]
 8005840:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005842:	697b      	ldr	r3, [r7, #20]
 8005844:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005848:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800584a:	683b      	ldr	r3, [r7, #0]
 800584c:	021a      	lsls	r2, r3, #8
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	431a      	orrs	r2, r3
 8005852:	68bb      	ldr	r3, [r7, #8]
 8005854:	4313      	orrs	r3, r2
 8005856:	697a      	ldr	r2, [r7, #20]
 8005858:	4313      	orrs	r3, r2
 800585a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	697a      	ldr	r2, [r7, #20]
 8005860:	609a      	str	r2, [r3, #8]
}
 8005862:	bf00      	nop
 8005864:	371c      	adds	r7, #28
 8005866:	46bd      	mov	sp, r7
 8005868:	bc80      	pop	{r7}
 800586a:	4770      	bx	lr

0800586c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800586c:	b480      	push	{r7}
 800586e:	b087      	sub	sp, #28
 8005870:	af00      	add	r7, sp, #0
 8005872:	60f8      	str	r0, [r7, #12]
 8005874:	60b9      	str	r1, [r7, #8]
 8005876:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005878:	68bb      	ldr	r3, [r7, #8]
 800587a:	f003 031f 	and.w	r3, r3, #31
 800587e:	2201      	movs	r2, #1
 8005880:	fa02 f303 	lsl.w	r3, r2, r3
 8005884:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	6a1a      	ldr	r2, [r3, #32]
 800588a:	697b      	ldr	r3, [r7, #20]
 800588c:	43db      	mvns	r3, r3
 800588e:	401a      	ands	r2, r3
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	6a1a      	ldr	r2, [r3, #32]
 8005898:	68bb      	ldr	r3, [r7, #8]
 800589a:	f003 031f 	and.w	r3, r3, #31
 800589e:	6879      	ldr	r1, [r7, #4]
 80058a0:	fa01 f303 	lsl.w	r3, r1, r3
 80058a4:	431a      	orrs	r2, r3
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	621a      	str	r2, [r3, #32]
}
 80058aa:	bf00      	nop
 80058ac:	371c      	adds	r7, #28
 80058ae:	46bd      	mov	sp, r7
 80058b0:	bc80      	pop	{r7}
 80058b2:	4770      	bx	lr

080058b4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80058b4:	b480      	push	{r7}
 80058b6:	b085      	sub	sp, #20
 80058b8:	af00      	add	r7, sp, #0
 80058ba:	6078      	str	r0, [r7, #4]
 80058bc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80058c4:	2b01      	cmp	r3, #1
 80058c6:	d101      	bne.n	80058cc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80058c8:	2302      	movs	r3, #2
 80058ca:	e046      	b.n	800595a <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	2201      	movs	r2, #1
 80058d0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	2202      	movs	r2, #2
 80058d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	685b      	ldr	r3, [r3, #4]
 80058e2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	689b      	ldr	r3, [r3, #8]
 80058ea:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80058f2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80058f4:	683b      	ldr	r3, [r7, #0]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	68fa      	ldr	r2, [r7, #12]
 80058fa:	4313      	orrs	r3, r2
 80058fc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	68fa      	ldr	r2, [r7, #12]
 8005904:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	4a16      	ldr	r2, [pc, #88]	; (8005964 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 800590c:	4293      	cmp	r3, r2
 800590e:	d00e      	beq.n	800592e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005918:	d009      	beq.n	800592e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	681b      	ldr	r3, [r3, #0]
 800591e:	4a12      	ldr	r2, [pc, #72]	; (8005968 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8005920:	4293      	cmp	r3, r2
 8005922:	d004      	beq.n	800592e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	4a10      	ldr	r2, [pc, #64]	; (800596c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800592a:	4293      	cmp	r3, r2
 800592c:	d10c      	bne.n	8005948 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800592e:	68bb      	ldr	r3, [r7, #8]
 8005930:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005934:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005936:	683b      	ldr	r3, [r7, #0]
 8005938:	685b      	ldr	r3, [r3, #4]
 800593a:	68ba      	ldr	r2, [r7, #8]
 800593c:	4313      	orrs	r3, r2
 800593e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	68ba      	ldr	r2, [r7, #8]
 8005946:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	2201      	movs	r2, #1
 800594c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	2200      	movs	r2, #0
 8005954:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005958:	2300      	movs	r3, #0
}
 800595a:	4618      	mov	r0, r3
 800595c:	3714      	adds	r7, #20
 800595e:	46bd      	mov	sp, r7
 8005960:	bc80      	pop	{r7}
 8005962:	4770      	bx	lr
 8005964:	40012c00 	.word	0x40012c00
 8005968:	40000400 	.word	0x40000400
 800596c:	40000800 	.word	0x40000800

08005970 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005970:	b480      	push	{r7}
 8005972:	b083      	sub	sp, #12
 8005974:	af00      	add	r7, sp, #0
 8005976:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005978:	bf00      	nop
 800597a:	370c      	adds	r7, #12
 800597c:	46bd      	mov	sp, r7
 800597e:	bc80      	pop	{r7}
 8005980:	4770      	bx	lr

08005982 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005982:	b480      	push	{r7}
 8005984:	b083      	sub	sp, #12
 8005986:	af00      	add	r7, sp, #0
 8005988:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800598a:	bf00      	nop
 800598c:	370c      	adds	r7, #12
 800598e:	46bd      	mov	sp, r7
 8005990:	bc80      	pop	{r7}
 8005992:	4770      	bx	lr

08005994 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005994:	b580      	push	{r7, lr}
 8005996:	b082      	sub	sp, #8
 8005998:	af00      	add	r7, sp, #0
 800599a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d101      	bne.n	80059a6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80059a2:	2301      	movs	r3, #1
 80059a4:	e042      	b.n	8005a2c <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80059ac:	b2db      	uxtb	r3, r3
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d106      	bne.n	80059c0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	2200      	movs	r2, #0
 80059b6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80059ba:	6878      	ldr	r0, [r7, #4]
 80059bc:	f7fc fae4 	bl	8001f88 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	2224      	movs	r2, #36	; 0x24
 80059c4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	68da      	ldr	r2, [r3, #12]
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80059d6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80059d8:	6878      	ldr	r0, [r7, #4]
 80059da:	f000 fd63 	bl	80064a4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	691a      	ldr	r2, [r3, #16]
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80059ec:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	695a      	ldr	r2, [r3, #20]
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80059fc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	68da      	ldr	r2, [r3, #12]
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005a0c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	2200      	movs	r2, #0
 8005a12:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	2220      	movs	r2, #32
 8005a18:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	2220      	movs	r2, #32
 8005a20:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	2200      	movs	r2, #0
 8005a28:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8005a2a:	2300      	movs	r3, #0
}
 8005a2c:	4618      	mov	r0, r3
 8005a2e:	3708      	adds	r7, #8
 8005a30:	46bd      	mov	sp, r7
 8005a32:	bd80      	pop	{r7, pc}

08005a34 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005a34:	b580      	push	{r7, lr}
 8005a36:	b08a      	sub	sp, #40	; 0x28
 8005a38:	af02      	add	r7, sp, #8
 8005a3a:	60f8      	str	r0, [r7, #12]
 8005a3c:	60b9      	str	r1, [r7, #8]
 8005a3e:	603b      	str	r3, [r7, #0]
 8005a40:	4613      	mov	r3, r2
 8005a42:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005a44:	2300      	movs	r3, #0
 8005a46:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005a4e:	b2db      	uxtb	r3, r3
 8005a50:	2b20      	cmp	r3, #32
 8005a52:	d175      	bne.n	8005b40 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005a54:	68bb      	ldr	r3, [r7, #8]
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d002      	beq.n	8005a60 <HAL_UART_Transmit+0x2c>
 8005a5a:	88fb      	ldrh	r3, [r7, #6]
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	d101      	bne.n	8005a64 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005a60:	2301      	movs	r3, #1
 8005a62:	e06e      	b.n	8005b42 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005a64:	68fb      	ldr	r3, [r7, #12]
 8005a66:	2200      	movs	r2, #0
 8005a68:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	2221      	movs	r2, #33	; 0x21
 8005a6e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005a72:	f7fc fc7d 	bl	8002370 <HAL_GetTick>
 8005a76:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	88fa      	ldrh	r2, [r7, #6]
 8005a7c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	88fa      	ldrh	r2, [r7, #6]
 8005a82:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005a84:	68fb      	ldr	r3, [r7, #12]
 8005a86:	689b      	ldr	r3, [r3, #8]
 8005a88:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005a8c:	d108      	bne.n	8005aa0 <HAL_UART_Transmit+0x6c>
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	691b      	ldr	r3, [r3, #16]
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d104      	bne.n	8005aa0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005a96:	2300      	movs	r3, #0
 8005a98:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005a9a:	68bb      	ldr	r3, [r7, #8]
 8005a9c:	61bb      	str	r3, [r7, #24]
 8005a9e:	e003      	b.n	8005aa8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005aa0:	68bb      	ldr	r3, [r7, #8]
 8005aa2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005aa4:	2300      	movs	r3, #0
 8005aa6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005aa8:	e02e      	b.n	8005b08 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005aaa:	683b      	ldr	r3, [r7, #0]
 8005aac:	9300      	str	r3, [sp, #0]
 8005aae:	697b      	ldr	r3, [r7, #20]
 8005ab0:	2200      	movs	r2, #0
 8005ab2:	2180      	movs	r1, #128	; 0x80
 8005ab4:	68f8      	ldr	r0, [r7, #12]
 8005ab6:	f000 fb01 	bl	80060bc <UART_WaitOnFlagUntilTimeout>
 8005aba:	4603      	mov	r3, r0
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d005      	beq.n	8005acc <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	2220      	movs	r2, #32
 8005ac4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        return HAL_TIMEOUT;
 8005ac8:	2303      	movs	r3, #3
 8005aca:	e03a      	b.n	8005b42 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8005acc:	69fb      	ldr	r3, [r7, #28]
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d10b      	bne.n	8005aea <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005ad2:	69bb      	ldr	r3, [r7, #24]
 8005ad4:	881b      	ldrh	r3, [r3, #0]
 8005ad6:	461a      	mov	r2, r3
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005ae0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005ae2:	69bb      	ldr	r3, [r7, #24]
 8005ae4:	3302      	adds	r3, #2
 8005ae6:	61bb      	str	r3, [r7, #24]
 8005ae8:	e007      	b.n	8005afa <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005aea:	69fb      	ldr	r3, [r7, #28]
 8005aec:	781a      	ldrb	r2, [r3, #0]
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005af4:	69fb      	ldr	r3, [r7, #28]
 8005af6:	3301      	adds	r3, #1
 8005af8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005afe:	b29b      	uxth	r3, r3
 8005b00:	3b01      	subs	r3, #1
 8005b02:	b29a      	uxth	r2, r3
 8005b04:	68fb      	ldr	r3, [r7, #12]
 8005b06:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005b0c:	b29b      	uxth	r3, r3
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d1cb      	bne.n	8005aaa <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005b12:	683b      	ldr	r3, [r7, #0]
 8005b14:	9300      	str	r3, [sp, #0]
 8005b16:	697b      	ldr	r3, [r7, #20]
 8005b18:	2200      	movs	r2, #0
 8005b1a:	2140      	movs	r1, #64	; 0x40
 8005b1c:	68f8      	ldr	r0, [r7, #12]
 8005b1e:	f000 facd 	bl	80060bc <UART_WaitOnFlagUntilTimeout>
 8005b22:	4603      	mov	r3, r0
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	d005      	beq.n	8005b34 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	2220      	movs	r2, #32
 8005b2c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      return HAL_TIMEOUT;
 8005b30:	2303      	movs	r3, #3
 8005b32:	e006      	b.n	8005b42 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	2220      	movs	r2, #32
 8005b38:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8005b3c:	2300      	movs	r3, #0
 8005b3e:	e000      	b.n	8005b42 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8005b40:	2302      	movs	r3, #2
  }
}
 8005b42:	4618      	mov	r0, r3
 8005b44:	3720      	adds	r7, #32
 8005b46:	46bd      	mov	sp, r7
 8005b48:	bd80      	pop	{r7, pc}
	...

08005b4c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005b4c:	b580      	push	{r7, lr}
 8005b4e:	b0ba      	sub	sp, #232	; 0xe8
 8005b50:	af00      	add	r7, sp, #0
 8005b52:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	681b      	ldr	r3, [r3, #0]
 8005b62:	68db      	ldr	r3, [r3, #12]
 8005b64:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	695b      	ldr	r3, [r3, #20]
 8005b6e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8005b72:	2300      	movs	r3, #0
 8005b74:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8005b78:	2300      	movs	r3, #0
 8005b7a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005b7e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005b82:	f003 030f 	and.w	r3, r3, #15
 8005b86:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8005b8a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d10f      	bne.n	8005bb2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005b92:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005b96:	f003 0320 	and.w	r3, r3, #32
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	d009      	beq.n	8005bb2 <HAL_UART_IRQHandler+0x66>
 8005b9e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005ba2:	f003 0320 	and.w	r3, r3, #32
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d003      	beq.n	8005bb2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8005baa:	6878      	ldr	r0, [r7, #4]
 8005bac:	f000 fbbc 	bl	8006328 <UART_Receive_IT>
      return;
 8005bb0:	e25b      	b.n	800606a <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8005bb2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	f000 80de 	beq.w	8005d78 <HAL_UART_IRQHandler+0x22c>
 8005bbc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005bc0:	f003 0301 	and.w	r3, r3, #1
 8005bc4:	2b00      	cmp	r3, #0
 8005bc6:	d106      	bne.n	8005bd6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005bc8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005bcc:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	f000 80d1 	beq.w	8005d78 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005bd6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005bda:	f003 0301 	and.w	r3, r3, #1
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d00b      	beq.n	8005bfa <HAL_UART_IRQHandler+0xae>
 8005be2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005be6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d005      	beq.n	8005bfa <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005bf2:	f043 0201 	orr.w	r2, r3, #1
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005bfa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005bfe:	f003 0304 	and.w	r3, r3, #4
 8005c02:	2b00      	cmp	r3, #0
 8005c04:	d00b      	beq.n	8005c1e <HAL_UART_IRQHandler+0xd2>
 8005c06:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005c0a:	f003 0301 	and.w	r3, r3, #1
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d005      	beq.n	8005c1e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005c16:	f043 0202 	orr.w	r2, r3, #2
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005c1e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005c22:	f003 0302 	and.w	r3, r3, #2
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d00b      	beq.n	8005c42 <HAL_UART_IRQHandler+0xf6>
 8005c2a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005c2e:	f003 0301 	and.w	r3, r3, #1
 8005c32:	2b00      	cmp	r3, #0
 8005c34:	d005      	beq.n	8005c42 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005c3a:	f043 0204 	orr.w	r2, r3, #4
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005c42:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005c46:	f003 0308 	and.w	r3, r3, #8
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d011      	beq.n	8005c72 <HAL_UART_IRQHandler+0x126>
 8005c4e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005c52:	f003 0320 	and.w	r3, r3, #32
 8005c56:	2b00      	cmp	r3, #0
 8005c58:	d105      	bne.n	8005c66 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8005c5a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005c5e:	f003 0301 	and.w	r3, r3, #1
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d005      	beq.n	8005c72 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005c6a:	f043 0208 	orr.w	r2, r3, #8
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	f000 81f2 	beq.w	8006060 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005c7c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005c80:	f003 0320 	and.w	r3, r3, #32
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	d008      	beq.n	8005c9a <HAL_UART_IRQHandler+0x14e>
 8005c88:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005c8c:	f003 0320 	and.w	r3, r3, #32
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	d002      	beq.n	8005c9a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005c94:	6878      	ldr	r0, [r7, #4]
 8005c96:	f000 fb47 	bl	8006328 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	695b      	ldr	r3, [r3, #20]
 8005ca0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	bf14      	ite	ne
 8005ca8:	2301      	movne	r3, #1
 8005caa:	2300      	moveq	r3, #0
 8005cac:	b2db      	uxtb	r3, r3
 8005cae:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005cb6:	f003 0308 	and.w	r3, r3, #8
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d103      	bne.n	8005cc6 <HAL_UART_IRQHandler+0x17a>
 8005cbe:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d04f      	beq.n	8005d66 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005cc6:	6878      	ldr	r0, [r7, #4]
 8005cc8:	f000 fa51 	bl	800616e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	695b      	ldr	r3, [r3, #20]
 8005cd2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d041      	beq.n	8005d5e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	3314      	adds	r3, #20
 8005ce0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ce4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005ce8:	e853 3f00 	ldrex	r3, [r3]
 8005cec:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8005cf0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005cf4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005cf8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	3314      	adds	r3, #20
 8005d02:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8005d06:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8005d0a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d0e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8005d12:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8005d16:	e841 2300 	strex	r3, r2, [r1]
 8005d1a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8005d1e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	d1d9      	bne.n	8005cda <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d013      	beq.n	8005d56 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005d32:	4a7e      	ldr	r2, [pc, #504]	; (8005f2c <HAL_UART_IRQHandler+0x3e0>)
 8005d34:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005d3a:	4618      	mov	r0, r3
 8005d3c:	f7fc fd4a 	bl	80027d4 <HAL_DMA_Abort_IT>
 8005d40:	4603      	mov	r3, r0
 8005d42:	2b00      	cmp	r3, #0
 8005d44:	d016      	beq.n	8005d74 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005d4a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005d4c:	687a      	ldr	r2, [r7, #4]
 8005d4e:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8005d50:	4610      	mov	r0, r2
 8005d52:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005d54:	e00e      	b.n	8005d74 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005d56:	6878      	ldr	r0, [r7, #4]
 8005d58:	f000 f99c 	bl	8006094 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005d5c:	e00a      	b.n	8005d74 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005d5e:	6878      	ldr	r0, [r7, #4]
 8005d60:	f000 f998 	bl	8006094 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005d64:	e006      	b.n	8005d74 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005d66:	6878      	ldr	r0, [r7, #4]
 8005d68:	f000 f994 	bl	8006094 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	2200      	movs	r2, #0
 8005d70:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 8005d72:	e175      	b.n	8006060 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005d74:	bf00      	nop
    return;
 8005d76:	e173      	b.n	8006060 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d7c:	2b01      	cmp	r3, #1
 8005d7e:	f040 814f 	bne.w	8006020 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005d82:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005d86:	f003 0310 	and.w	r3, r3, #16
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	f000 8148 	beq.w	8006020 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8005d90:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005d94:	f003 0310 	and.w	r3, r3, #16
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	f000 8141 	beq.w	8006020 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005d9e:	2300      	movs	r3, #0
 8005da0:	60bb      	str	r3, [r7, #8]
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	60bb      	str	r3, [r7, #8]
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	685b      	ldr	r3, [r3, #4]
 8005db0:	60bb      	str	r3, [r7, #8]
 8005db2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	695b      	ldr	r3, [r3, #20]
 8005dba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	f000 80b6 	beq.w	8005f30 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	685b      	ldr	r3, [r3, #4]
 8005dcc:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005dd0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	f000 8145 	beq.w	8006064 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005dde:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005de2:	429a      	cmp	r2, r3
 8005de4:	f080 813e 	bcs.w	8006064 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005dee:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005df4:	699b      	ldr	r3, [r3, #24]
 8005df6:	2b20      	cmp	r3, #32
 8005df8:	f000 8088 	beq.w	8005f0c <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	330c      	adds	r3, #12
 8005e02:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e06:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005e0a:	e853 3f00 	ldrex	r3, [r3]
 8005e0e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8005e12:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005e16:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005e1a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	681b      	ldr	r3, [r3, #0]
 8005e22:	330c      	adds	r3, #12
 8005e24:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8005e28:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005e2c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e30:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8005e34:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8005e38:	e841 2300 	strex	r3, r2, [r1]
 8005e3c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8005e40:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	d1d9      	bne.n	8005dfc <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	3314      	adds	r3, #20
 8005e4e:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e50:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005e52:	e853 3f00 	ldrex	r3, [r3]
 8005e56:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8005e58:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005e5a:	f023 0301 	bic.w	r3, r3, #1
 8005e5e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	681b      	ldr	r3, [r3, #0]
 8005e66:	3314      	adds	r3, #20
 8005e68:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8005e6c:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8005e70:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e72:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8005e74:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8005e78:	e841 2300 	strex	r3, r2, [r1]
 8005e7c:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8005e7e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005e80:	2b00      	cmp	r3, #0
 8005e82:	d1e1      	bne.n	8005e48 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	3314      	adds	r3, #20
 8005e8a:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e8c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005e8e:	e853 3f00 	ldrex	r3, [r3]
 8005e92:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8005e94:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005e96:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005e9a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	3314      	adds	r3, #20
 8005ea4:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8005ea8:	66fa      	str	r2, [r7, #108]	; 0x6c
 8005eaa:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005eac:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8005eae:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8005eb0:	e841 2300 	strex	r3, r2, [r1]
 8005eb4:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8005eb6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d1e3      	bne.n	8005e84 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	2220      	movs	r2, #32
 8005ec0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	2200      	movs	r2, #0
 8005ec8:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	330c      	adds	r3, #12
 8005ed0:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ed2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005ed4:	e853 3f00 	ldrex	r3, [r3]
 8005ed8:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8005eda:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005edc:	f023 0310 	bic.w	r3, r3, #16
 8005ee0:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	330c      	adds	r3, #12
 8005eea:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8005eee:	65ba      	str	r2, [r7, #88]	; 0x58
 8005ef0:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ef2:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8005ef4:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005ef6:	e841 2300 	strex	r3, r2, [r1]
 8005efa:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8005efc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d1e3      	bne.n	8005eca <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005f06:	4618      	mov	r0, r3
 8005f08:	f7fc fc28 	bl	800275c <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	2202      	movs	r2, #2
 8005f10:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005f1a:	b29b      	uxth	r3, r3
 8005f1c:	1ad3      	subs	r3, r2, r3
 8005f1e:	b29b      	uxth	r3, r3
 8005f20:	4619      	mov	r1, r3
 8005f22:	6878      	ldr	r0, [r7, #4]
 8005f24:	f000 f8bf 	bl	80060a6 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005f28:	e09c      	b.n	8006064 <HAL_UART_IRQHandler+0x518>
 8005f2a:	bf00      	nop
 8005f2c:	08006233 	.word	0x08006233
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005f38:	b29b      	uxth	r3, r3
 8005f3a:	1ad3      	subs	r3, r2, r3
 8005f3c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005f44:	b29b      	uxth	r3, r3
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	f000 808e 	beq.w	8006068 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8005f4c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	f000 8089 	beq.w	8006068 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	330c      	adds	r3, #12
 8005f5c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005f60:	e853 3f00 	ldrex	r3, [r3]
 8005f64:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005f66:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005f68:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005f6c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	330c      	adds	r3, #12
 8005f76:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8005f7a:	647a      	str	r2, [r7, #68]	; 0x44
 8005f7c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f7e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005f80:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005f82:	e841 2300 	strex	r3, r2, [r1]
 8005f86:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005f88:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005f8a:	2b00      	cmp	r3, #0
 8005f8c:	d1e3      	bne.n	8005f56 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	3314      	adds	r3, #20
 8005f94:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f98:	e853 3f00 	ldrex	r3, [r3]
 8005f9c:	623b      	str	r3, [r7, #32]
   return(result);
 8005f9e:	6a3b      	ldr	r3, [r7, #32]
 8005fa0:	f023 0301 	bic.w	r3, r3, #1
 8005fa4:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	3314      	adds	r3, #20
 8005fae:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8005fb2:	633a      	str	r2, [r7, #48]	; 0x30
 8005fb4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fb6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005fb8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005fba:	e841 2300 	strex	r3, r2, [r1]
 8005fbe:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005fc0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005fc2:	2b00      	cmp	r3, #0
 8005fc4:	d1e3      	bne.n	8005f8e <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	2220      	movs	r2, #32
 8005fca:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	2200      	movs	r2, #0
 8005fd2:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	330c      	adds	r3, #12
 8005fda:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fdc:	693b      	ldr	r3, [r7, #16]
 8005fde:	e853 3f00 	ldrex	r3, [r3]
 8005fe2:	60fb      	str	r3, [r7, #12]
   return(result);
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	f023 0310 	bic.w	r3, r3, #16
 8005fea:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	330c      	adds	r3, #12
 8005ff4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8005ff8:	61fa      	str	r2, [r7, #28]
 8005ffa:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ffc:	69b9      	ldr	r1, [r7, #24]
 8005ffe:	69fa      	ldr	r2, [r7, #28]
 8006000:	e841 2300 	strex	r3, r2, [r1]
 8006004:	617b      	str	r3, [r7, #20]
   return(result);
 8006006:	697b      	ldr	r3, [r7, #20]
 8006008:	2b00      	cmp	r3, #0
 800600a:	d1e3      	bne.n	8005fd4 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	2202      	movs	r2, #2
 8006010:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006012:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006016:	4619      	mov	r1, r3
 8006018:	6878      	ldr	r0, [r7, #4]
 800601a:	f000 f844 	bl	80060a6 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800601e:	e023      	b.n	8006068 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006020:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006024:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006028:	2b00      	cmp	r3, #0
 800602a:	d009      	beq.n	8006040 <HAL_UART_IRQHandler+0x4f4>
 800602c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006030:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006034:	2b00      	cmp	r3, #0
 8006036:	d003      	beq.n	8006040 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8006038:	6878      	ldr	r0, [r7, #4]
 800603a:	f000 f90e 	bl	800625a <UART_Transmit_IT>
    return;
 800603e:	e014      	b.n	800606a <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006040:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006044:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006048:	2b00      	cmp	r3, #0
 800604a:	d00e      	beq.n	800606a <HAL_UART_IRQHandler+0x51e>
 800604c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006050:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006054:	2b00      	cmp	r3, #0
 8006056:	d008      	beq.n	800606a <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8006058:	6878      	ldr	r0, [r7, #4]
 800605a:	f000 f94d 	bl	80062f8 <UART_EndTransmit_IT>
    return;
 800605e:	e004      	b.n	800606a <HAL_UART_IRQHandler+0x51e>
    return;
 8006060:	bf00      	nop
 8006062:	e002      	b.n	800606a <HAL_UART_IRQHandler+0x51e>
      return;
 8006064:	bf00      	nop
 8006066:	e000      	b.n	800606a <HAL_UART_IRQHandler+0x51e>
      return;
 8006068:	bf00      	nop
  }
}
 800606a:	37e8      	adds	r7, #232	; 0xe8
 800606c:	46bd      	mov	sp, r7
 800606e:	bd80      	pop	{r7, pc}

08006070 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006070:	b480      	push	{r7}
 8006072:	b083      	sub	sp, #12
 8006074:	af00      	add	r7, sp, #0
 8006076:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006078:	bf00      	nop
 800607a:	370c      	adds	r7, #12
 800607c:	46bd      	mov	sp, r7
 800607e:	bc80      	pop	{r7}
 8006080:	4770      	bx	lr

08006082 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8006082:	b480      	push	{r7}
 8006084:	b083      	sub	sp, #12
 8006086:	af00      	add	r7, sp, #0
 8006088:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800608a:	bf00      	nop
 800608c:	370c      	adds	r7, #12
 800608e:	46bd      	mov	sp, r7
 8006090:	bc80      	pop	{r7}
 8006092:	4770      	bx	lr

08006094 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006094:	b480      	push	{r7}
 8006096:	b083      	sub	sp, #12
 8006098:	af00      	add	r7, sp, #0
 800609a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800609c:	bf00      	nop
 800609e:	370c      	adds	r7, #12
 80060a0:	46bd      	mov	sp, r7
 80060a2:	bc80      	pop	{r7}
 80060a4:	4770      	bx	lr

080060a6 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80060a6:	b480      	push	{r7}
 80060a8:	b083      	sub	sp, #12
 80060aa:	af00      	add	r7, sp, #0
 80060ac:	6078      	str	r0, [r7, #4]
 80060ae:	460b      	mov	r3, r1
 80060b0:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80060b2:	bf00      	nop
 80060b4:	370c      	adds	r7, #12
 80060b6:	46bd      	mov	sp, r7
 80060b8:	bc80      	pop	{r7}
 80060ba:	4770      	bx	lr

080060bc <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80060bc:	b580      	push	{r7, lr}
 80060be:	b086      	sub	sp, #24
 80060c0:	af00      	add	r7, sp, #0
 80060c2:	60f8      	str	r0, [r7, #12]
 80060c4:	60b9      	str	r1, [r7, #8]
 80060c6:	603b      	str	r3, [r7, #0]
 80060c8:	4613      	mov	r3, r2
 80060ca:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80060cc:	e03b      	b.n	8006146 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80060ce:	6a3b      	ldr	r3, [r7, #32]
 80060d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80060d4:	d037      	beq.n	8006146 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80060d6:	f7fc f94b 	bl	8002370 <HAL_GetTick>
 80060da:	4602      	mov	r2, r0
 80060dc:	683b      	ldr	r3, [r7, #0]
 80060de:	1ad3      	subs	r3, r2, r3
 80060e0:	6a3a      	ldr	r2, [r7, #32]
 80060e2:	429a      	cmp	r2, r3
 80060e4:	d302      	bcc.n	80060ec <UART_WaitOnFlagUntilTimeout+0x30>
 80060e6:	6a3b      	ldr	r3, [r7, #32]
 80060e8:	2b00      	cmp	r3, #0
 80060ea:	d101      	bne.n	80060f0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80060ec:	2303      	movs	r3, #3
 80060ee:	e03a      	b.n	8006166 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	68db      	ldr	r3, [r3, #12]
 80060f6:	f003 0304 	and.w	r3, r3, #4
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	d023      	beq.n	8006146 <UART_WaitOnFlagUntilTimeout+0x8a>
 80060fe:	68bb      	ldr	r3, [r7, #8]
 8006100:	2b80      	cmp	r3, #128	; 0x80
 8006102:	d020      	beq.n	8006146 <UART_WaitOnFlagUntilTimeout+0x8a>
 8006104:	68bb      	ldr	r3, [r7, #8]
 8006106:	2b40      	cmp	r3, #64	; 0x40
 8006108:	d01d      	beq.n	8006146 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800610a:	68fb      	ldr	r3, [r7, #12]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	f003 0308 	and.w	r3, r3, #8
 8006114:	2b08      	cmp	r3, #8
 8006116:	d116      	bne.n	8006146 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8006118:	2300      	movs	r3, #0
 800611a:	617b      	str	r3, [r7, #20]
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	617b      	str	r3, [r7, #20]
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	685b      	ldr	r3, [r3, #4]
 800612a:	617b      	str	r3, [r7, #20]
 800612c:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800612e:	68f8      	ldr	r0, [r7, #12]
 8006130:	f000 f81d 	bl	800616e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006134:	68fb      	ldr	r3, [r7, #12]
 8006136:	2208      	movs	r2, #8
 8006138:	645a      	str	r2, [r3, #68]	; 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	2200      	movs	r2, #0
 800613e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8006142:	2301      	movs	r3, #1
 8006144:	e00f      	b.n	8006166 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	681a      	ldr	r2, [r3, #0]
 800614c:	68bb      	ldr	r3, [r7, #8]
 800614e:	4013      	ands	r3, r2
 8006150:	68ba      	ldr	r2, [r7, #8]
 8006152:	429a      	cmp	r2, r3
 8006154:	bf0c      	ite	eq
 8006156:	2301      	moveq	r3, #1
 8006158:	2300      	movne	r3, #0
 800615a:	b2db      	uxtb	r3, r3
 800615c:	461a      	mov	r2, r3
 800615e:	79fb      	ldrb	r3, [r7, #7]
 8006160:	429a      	cmp	r2, r3
 8006162:	d0b4      	beq.n	80060ce <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006164:	2300      	movs	r3, #0
}
 8006166:	4618      	mov	r0, r3
 8006168:	3718      	adds	r7, #24
 800616a:	46bd      	mov	sp, r7
 800616c:	bd80      	pop	{r7, pc}

0800616e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800616e:	b480      	push	{r7}
 8006170:	b095      	sub	sp, #84	; 0x54
 8006172:	af00      	add	r7, sp, #0
 8006174:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	330c      	adds	r3, #12
 800617c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800617e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006180:	e853 3f00 	ldrex	r3, [r3]
 8006184:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006186:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006188:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800618c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	330c      	adds	r3, #12
 8006194:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006196:	643a      	str	r2, [r7, #64]	; 0x40
 8006198:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800619a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800619c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800619e:	e841 2300 	strex	r3, r2, [r1]
 80061a2:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80061a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	d1e5      	bne.n	8006176 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	3314      	adds	r3, #20
 80061b0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061b2:	6a3b      	ldr	r3, [r7, #32]
 80061b4:	e853 3f00 	ldrex	r3, [r3]
 80061b8:	61fb      	str	r3, [r7, #28]
   return(result);
 80061ba:	69fb      	ldr	r3, [r7, #28]
 80061bc:	f023 0301 	bic.w	r3, r3, #1
 80061c0:	64bb      	str	r3, [r7, #72]	; 0x48
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	3314      	adds	r3, #20
 80061c8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80061ca:	62fa      	str	r2, [r7, #44]	; 0x2c
 80061cc:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061ce:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80061d0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80061d2:	e841 2300 	strex	r3, r2, [r1]
 80061d6:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80061d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061da:	2b00      	cmp	r3, #0
 80061dc:	d1e5      	bne.n	80061aa <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80061e2:	2b01      	cmp	r3, #1
 80061e4:	d119      	bne.n	800621a <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	330c      	adds	r3, #12
 80061ec:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	e853 3f00 	ldrex	r3, [r3]
 80061f4:	60bb      	str	r3, [r7, #8]
   return(result);
 80061f6:	68bb      	ldr	r3, [r7, #8]
 80061f8:	f023 0310 	bic.w	r3, r3, #16
 80061fc:	647b      	str	r3, [r7, #68]	; 0x44
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	330c      	adds	r3, #12
 8006204:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006206:	61ba      	str	r2, [r7, #24]
 8006208:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800620a:	6979      	ldr	r1, [r7, #20]
 800620c:	69ba      	ldr	r2, [r7, #24]
 800620e:	e841 2300 	strex	r3, r2, [r1]
 8006212:	613b      	str	r3, [r7, #16]
   return(result);
 8006214:	693b      	ldr	r3, [r7, #16]
 8006216:	2b00      	cmp	r3, #0
 8006218:	d1e5      	bne.n	80061e6 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	2220      	movs	r2, #32
 800621e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	2200      	movs	r2, #0
 8006226:	631a      	str	r2, [r3, #48]	; 0x30
}
 8006228:	bf00      	nop
 800622a:	3754      	adds	r7, #84	; 0x54
 800622c:	46bd      	mov	sp, r7
 800622e:	bc80      	pop	{r7}
 8006230:	4770      	bx	lr

08006232 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006232:	b580      	push	{r7, lr}
 8006234:	b084      	sub	sp, #16
 8006236:	af00      	add	r7, sp, #0
 8006238:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800623e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	2200      	movs	r2, #0
 8006244:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	2200      	movs	r2, #0
 800624a:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800624c:	68f8      	ldr	r0, [r7, #12]
 800624e:	f7ff ff21 	bl	8006094 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006252:	bf00      	nop
 8006254:	3710      	adds	r7, #16
 8006256:	46bd      	mov	sp, r7
 8006258:	bd80      	pop	{r7, pc}

0800625a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800625a:	b480      	push	{r7}
 800625c:	b085      	sub	sp, #20
 800625e:	af00      	add	r7, sp, #0
 8006260:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006268:	b2db      	uxtb	r3, r3
 800626a:	2b21      	cmp	r3, #33	; 0x21
 800626c:	d13e      	bne.n	80062ec <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	689b      	ldr	r3, [r3, #8]
 8006272:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006276:	d114      	bne.n	80062a2 <UART_Transmit_IT+0x48>
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	691b      	ldr	r3, [r3, #16]
 800627c:	2b00      	cmp	r3, #0
 800627e:	d110      	bne.n	80062a2 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	6a1b      	ldr	r3, [r3, #32]
 8006284:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	881b      	ldrh	r3, [r3, #0]
 800628a:	461a      	mov	r2, r3
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006294:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	6a1b      	ldr	r3, [r3, #32]
 800629a:	1c9a      	adds	r2, r3, #2
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	621a      	str	r2, [r3, #32]
 80062a0:	e008      	b.n	80062b4 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	6a1b      	ldr	r3, [r3, #32]
 80062a6:	1c59      	adds	r1, r3, #1
 80062a8:	687a      	ldr	r2, [r7, #4]
 80062aa:	6211      	str	r1, [r2, #32]
 80062ac:	781a      	ldrb	r2, [r3, #0]
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80062b4:	687b      	ldr	r3, [r7, #4]
 80062b6:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80062b8:	b29b      	uxth	r3, r3
 80062ba:	3b01      	subs	r3, #1
 80062bc:	b29b      	uxth	r3, r3
 80062be:	687a      	ldr	r2, [r7, #4]
 80062c0:	4619      	mov	r1, r3
 80062c2:	84d1      	strh	r1, [r2, #38]	; 0x26
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d10f      	bne.n	80062e8 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	68da      	ldr	r2, [r3, #12]
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80062d6:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	68da      	ldr	r2, [r3, #12]
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80062e6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80062e8:	2300      	movs	r3, #0
 80062ea:	e000      	b.n	80062ee <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80062ec:	2302      	movs	r3, #2
  }
}
 80062ee:	4618      	mov	r0, r3
 80062f0:	3714      	adds	r7, #20
 80062f2:	46bd      	mov	sp, r7
 80062f4:	bc80      	pop	{r7}
 80062f6:	4770      	bx	lr

080062f8 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80062f8:	b580      	push	{r7, lr}
 80062fa:	b082      	sub	sp, #8
 80062fc:	af00      	add	r7, sp, #0
 80062fe:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	681b      	ldr	r3, [r3, #0]
 8006304:	68da      	ldr	r2, [r3, #12]
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800630e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	2220      	movs	r2, #32
 8006314:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006318:	6878      	ldr	r0, [r7, #4]
 800631a:	f7ff fea9 	bl	8006070 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800631e:	2300      	movs	r3, #0
}
 8006320:	4618      	mov	r0, r3
 8006322:	3708      	adds	r7, #8
 8006324:	46bd      	mov	sp, r7
 8006326:	bd80      	pop	{r7, pc}

08006328 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006328:	b580      	push	{r7, lr}
 800632a:	b08c      	sub	sp, #48	; 0x30
 800632c:	af00      	add	r7, sp, #0
 800632e:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8006336:	b2db      	uxtb	r3, r3
 8006338:	2b22      	cmp	r3, #34	; 0x22
 800633a:	f040 80ae 	bne.w	800649a <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	689b      	ldr	r3, [r3, #8]
 8006342:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006346:	d117      	bne.n	8006378 <UART_Receive_IT+0x50>
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	691b      	ldr	r3, [r3, #16]
 800634c:	2b00      	cmp	r3, #0
 800634e:	d113      	bne.n	8006378 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8006350:	2300      	movs	r3, #0
 8006352:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006358:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	685b      	ldr	r3, [r3, #4]
 8006360:	b29b      	uxth	r3, r3
 8006362:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006366:	b29a      	uxth	r2, r3
 8006368:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800636a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006370:	1c9a      	adds	r2, r3, #2
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	629a      	str	r2, [r3, #40]	; 0x28
 8006376:	e026      	b.n	80063c6 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800637c:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800637e:	2300      	movs	r3, #0
 8006380:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	689b      	ldr	r3, [r3, #8]
 8006386:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800638a:	d007      	beq.n	800639c <UART_Receive_IT+0x74>
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	689b      	ldr	r3, [r3, #8]
 8006390:	2b00      	cmp	r3, #0
 8006392:	d10a      	bne.n	80063aa <UART_Receive_IT+0x82>
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	691b      	ldr	r3, [r3, #16]
 8006398:	2b00      	cmp	r3, #0
 800639a:	d106      	bne.n	80063aa <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	685b      	ldr	r3, [r3, #4]
 80063a2:	b2da      	uxtb	r2, r3
 80063a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80063a6:	701a      	strb	r2, [r3, #0]
 80063a8:	e008      	b.n	80063bc <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	685b      	ldr	r3, [r3, #4]
 80063b0:	b2db      	uxtb	r3, r3
 80063b2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80063b6:	b2da      	uxtb	r2, r3
 80063b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80063ba:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80063c0:	1c5a      	adds	r2, r3, #1
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80063ca:	b29b      	uxth	r3, r3
 80063cc:	3b01      	subs	r3, #1
 80063ce:	b29b      	uxth	r3, r3
 80063d0:	687a      	ldr	r2, [r7, #4]
 80063d2:	4619      	mov	r1, r3
 80063d4:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d15d      	bne.n	8006496 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	68da      	ldr	r2, [r3, #12]
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	f022 0220 	bic.w	r2, r2, #32
 80063e8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	68da      	ldr	r2, [r3, #12]
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80063f8:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	695a      	ldr	r2, [r3, #20]
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	f022 0201 	bic.w	r2, r2, #1
 8006408:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	2220      	movs	r2, #32
 800640e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	2200      	movs	r2, #0
 8006416:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800641c:	2b01      	cmp	r3, #1
 800641e:	d135      	bne.n	800648c <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	2200      	movs	r2, #0
 8006424:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	681b      	ldr	r3, [r3, #0]
 800642a:	330c      	adds	r3, #12
 800642c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800642e:	697b      	ldr	r3, [r7, #20]
 8006430:	e853 3f00 	ldrex	r3, [r3]
 8006434:	613b      	str	r3, [r7, #16]
   return(result);
 8006436:	693b      	ldr	r3, [r7, #16]
 8006438:	f023 0310 	bic.w	r3, r3, #16
 800643c:	627b      	str	r3, [r7, #36]	; 0x24
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	330c      	adds	r3, #12
 8006444:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006446:	623a      	str	r2, [r7, #32]
 8006448:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800644a:	69f9      	ldr	r1, [r7, #28]
 800644c:	6a3a      	ldr	r2, [r7, #32]
 800644e:	e841 2300 	strex	r3, r2, [r1]
 8006452:	61bb      	str	r3, [r7, #24]
   return(result);
 8006454:	69bb      	ldr	r3, [r7, #24]
 8006456:	2b00      	cmp	r3, #0
 8006458:	d1e5      	bne.n	8006426 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	f003 0310 	and.w	r3, r3, #16
 8006464:	2b10      	cmp	r3, #16
 8006466:	d10a      	bne.n	800647e <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006468:	2300      	movs	r3, #0
 800646a:	60fb      	str	r3, [r7, #12]
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	60fb      	str	r3, [r7, #12]
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	685b      	ldr	r3, [r3, #4]
 800647a:	60fb      	str	r3, [r7, #12]
 800647c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006482:	4619      	mov	r1, r3
 8006484:	6878      	ldr	r0, [r7, #4]
 8006486:	f7ff fe0e 	bl	80060a6 <HAL_UARTEx_RxEventCallback>
 800648a:	e002      	b.n	8006492 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800648c:	6878      	ldr	r0, [r7, #4]
 800648e:	f7ff fdf8 	bl	8006082 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006492:	2300      	movs	r3, #0
 8006494:	e002      	b.n	800649c <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8006496:	2300      	movs	r3, #0
 8006498:	e000      	b.n	800649c <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800649a:	2302      	movs	r3, #2
  }
}
 800649c:	4618      	mov	r0, r3
 800649e:	3730      	adds	r7, #48	; 0x30
 80064a0:	46bd      	mov	sp, r7
 80064a2:	bd80      	pop	{r7, pc}

080064a4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80064a4:	b580      	push	{r7, lr}
 80064a6:	b084      	sub	sp, #16
 80064a8:	af00      	add	r7, sp, #0
 80064aa:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	691b      	ldr	r3, [r3, #16]
 80064b2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	68da      	ldr	r2, [r3, #12]
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	430a      	orrs	r2, r1
 80064c0:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	689a      	ldr	r2, [r3, #8]
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	691b      	ldr	r3, [r3, #16]
 80064ca:	431a      	orrs	r2, r3
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	695b      	ldr	r3, [r3, #20]
 80064d0:	4313      	orrs	r3, r2
 80064d2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	68db      	ldr	r3, [r3, #12]
 80064da:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80064de:	f023 030c 	bic.w	r3, r3, #12
 80064e2:	687a      	ldr	r2, [r7, #4]
 80064e4:	6812      	ldr	r2, [r2, #0]
 80064e6:	68b9      	ldr	r1, [r7, #8]
 80064e8:	430b      	orrs	r3, r1
 80064ea:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	695b      	ldr	r3, [r3, #20]
 80064f2:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	699a      	ldr	r2, [r3, #24]
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	430a      	orrs	r2, r1
 8006500:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	4a2c      	ldr	r2, [pc, #176]	; (80065b8 <UART_SetConfig+0x114>)
 8006508:	4293      	cmp	r3, r2
 800650a:	d103      	bne.n	8006514 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800650c:	f7fe f8d4 	bl	80046b8 <HAL_RCC_GetPCLK2Freq>
 8006510:	60f8      	str	r0, [r7, #12]
 8006512:	e002      	b.n	800651a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8006514:	f7fe f8bc 	bl	8004690 <HAL_RCC_GetPCLK1Freq>
 8006518:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800651a:	68fa      	ldr	r2, [r7, #12]
 800651c:	4613      	mov	r3, r2
 800651e:	009b      	lsls	r3, r3, #2
 8006520:	4413      	add	r3, r2
 8006522:	009a      	lsls	r2, r3, #2
 8006524:	441a      	add	r2, r3
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	685b      	ldr	r3, [r3, #4]
 800652a:	009b      	lsls	r3, r3, #2
 800652c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006530:	4a22      	ldr	r2, [pc, #136]	; (80065bc <UART_SetConfig+0x118>)
 8006532:	fba2 2303 	umull	r2, r3, r2, r3
 8006536:	095b      	lsrs	r3, r3, #5
 8006538:	0119      	lsls	r1, r3, #4
 800653a:	68fa      	ldr	r2, [r7, #12]
 800653c:	4613      	mov	r3, r2
 800653e:	009b      	lsls	r3, r3, #2
 8006540:	4413      	add	r3, r2
 8006542:	009a      	lsls	r2, r3, #2
 8006544:	441a      	add	r2, r3
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	685b      	ldr	r3, [r3, #4]
 800654a:	009b      	lsls	r3, r3, #2
 800654c:	fbb2 f2f3 	udiv	r2, r2, r3
 8006550:	4b1a      	ldr	r3, [pc, #104]	; (80065bc <UART_SetConfig+0x118>)
 8006552:	fba3 0302 	umull	r0, r3, r3, r2
 8006556:	095b      	lsrs	r3, r3, #5
 8006558:	2064      	movs	r0, #100	; 0x64
 800655a:	fb00 f303 	mul.w	r3, r0, r3
 800655e:	1ad3      	subs	r3, r2, r3
 8006560:	011b      	lsls	r3, r3, #4
 8006562:	3332      	adds	r3, #50	; 0x32
 8006564:	4a15      	ldr	r2, [pc, #84]	; (80065bc <UART_SetConfig+0x118>)
 8006566:	fba2 2303 	umull	r2, r3, r2, r3
 800656a:	095b      	lsrs	r3, r3, #5
 800656c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006570:	4419      	add	r1, r3
 8006572:	68fa      	ldr	r2, [r7, #12]
 8006574:	4613      	mov	r3, r2
 8006576:	009b      	lsls	r3, r3, #2
 8006578:	4413      	add	r3, r2
 800657a:	009a      	lsls	r2, r3, #2
 800657c:	441a      	add	r2, r3
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	685b      	ldr	r3, [r3, #4]
 8006582:	009b      	lsls	r3, r3, #2
 8006584:	fbb2 f2f3 	udiv	r2, r2, r3
 8006588:	4b0c      	ldr	r3, [pc, #48]	; (80065bc <UART_SetConfig+0x118>)
 800658a:	fba3 0302 	umull	r0, r3, r3, r2
 800658e:	095b      	lsrs	r3, r3, #5
 8006590:	2064      	movs	r0, #100	; 0x64
 8006592:	fb00 f303 	mul.w	r3, r0, r3
 8006596:	1ad3      	subs	r3, r2, r3
 8006598:	011b      	lsls	r3, r3, #4
 800659a:	3332      	adds	r3, #50	; 0x32
 800659c:	4a07      	ldr	r2, [pc, #28]	; (80065bc <UART_SetConfig+0x118>)
 800659e:	fba2 2303 	umull	r2, r3, r2, r3
 80065a2:	095b      	lsrs	r3, r3, #5
 80065a4:	f003 020f 	and.w	r2, r3, #15
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	440a      	add	r2, r1
 80065ae:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80065b0:	bf00      	nop
 80065b2:	3710      	adds	r7, #16
 80065b4:	46bd      	mov	sp, r7
 80065b6:	bd80      	pop	{r7, pc}
 80065b8:	40013800 	.word	0x40013800
 80065bc:	51eb851f 	.word	0x51eb851f

080065c0 <__errno>:
 80065c0:	4b01      	ldr	r3, [pc, #4]	; (80065c8 <__errno+0x8>)
 80065c2:	6818      	ldr	r0, [r3, #0]
 80065c4:	4770      	bx	lr
 80065c6:	bf00      	nop
 80065c8:	20000014 	.word	0x20000014

080065cc <__libc_init_array>:
 80065cc:	b570      	push	{r4, r5, r6, lr}
 80065ce:	2600      	movs	r6, #0
 80065d0:	4d0c      	ldr	r5, [pc, #48]	; (8006604 <__libc_init_array+0x38>)
 80065d2:	4c0d      	ldr	r4, [pc, #52]	; (8006608 <__libc_init_array+0x3c>)
 80065d4:	1b64      	subs	r4, r4, r5
 80065d6:	10a4      	asrs	r4, r4, #2
 80065d8:	42a6      	cmp	r6, r4
 80065da:	d109      	bne.n	80065f0 <__libc_init_array+0x24>
 80065dc:	f002 fec4 	bl	8009368 <_init>
 80065e0:	2600      	movs	r6, #0
 80065e2:	4d0a      	ldr	r5, [pc, #40]	; (800660c <__libc_init_array+0x40>)
 80065e4:	4c0a      	ldr	r4, [pc, #40]	; (8006610 <__libc_init_array+0x44>)
 80065e6:	1b64      	subs	r4, r4, r5
 80065e8:	10a4      	asrs	r4, r4, #2
 80065ea:	42a6      	cmp	r6, r4
 80065ec:	d105      	bne.n	80065fa <__libc_init_array+0x2e>
 80065ee:	bd70      	pop	{r4, r5, r6, pc}
 80065f0:	f855 3b04 	ldr.w	r3, [r5], #4
 80065f4:	4798      	blx	r3
 80065f6:	3601      	adds	r6, #1
 80065f8:	e7ee      	b.n	80065d8 <__libc_init_array+0xc>
 80065fa:	f855 3b04 	ldr.w	r3, [r5], #4
 80065fe:	4798      	blx	r3
 8006600:	3601      	adds	r6, #1
 8006602:	e7f2      	b.n	80065ea <__libc_init_array+0x1e>
 8006604:	080097dc 	.word	0x080097dc
 8006608:	080097dc 	.word	0x080097dc
 800660c:	080097dc 	.word	0x080097dc
 8006610:	080097e0 	.word	0x080097e0

08006614 <malloc>:
 8006614:	4b02      	ldr	r3, [pc, #8]	; (8006620 <malloc+0xc>)
 8006616:	4601      	mov	r1, r0
 8006618:	6818      	ldr	r0, [r3, #0]
 800661a:	f000 b85f 	b.w	80066dc <_malloc_r>
 800661e:	bf00      	nop
 8006620:	20000014 	.word	0x20000014

08006624 <free>:
 8006624:	4b02      	ldr	r3, [pc, #8]	; (8006630 <free+0xc>)
 8006626:	4601      	mov	r1, r0
 8006628:	6818      	ldr	r0, [r3, #0]
 800662a:	f000 b80b 	b.w	8006644 <_free_r>
 800662e:	bf00      	nop
 8006630:	20000014 	.word	0x20000014

08006634 <memset>:
 8006634:	4603      	mov	r3, r0
 8006636:	4402      	add	r2, r0
 8006638:	4293      	cmp	r3, r2
 800663a:	d100      	bne.n	800663e <memset+0xa>
 800663c:	4770      	bx	lr
 800663e:	f803 1b01 	strb.w	r1, [r3], #1
 8006642:	e7f9      	b.n	8006638 <memset+0x4>

08006644 <_free_r>:
 8006644:	b538      	push	{r3, r4, r5, lr}
 8006646:	4605      	mov	r5, r0
 8006648:	2900      	cmp	r1, #0
 800664a:	d043      	beq.n	80066d4 <_free_r+0x90>
 800664c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006650:	1f0c      	subs	r4, r1, #4
 8006652:	2b00      	cmp	r3, #0
 8006654:	bfb8      	it	lt
 8006656:	18e4      	addlt	r4, r4, r3
 8006658:	f001 fbc8 	bl	8007dec <__malloc_lock>
 800665c:	4a1e      	ldr	r2, [pc, #120]	; (80066d8 <_free_r+0x94>)
 800665e:	6813      	ldr	r3, [r2, #0]
 8006660:	4610      	mov	r0, r2
 8006662:	b933      	cbnz	r3, 8006672 <_free_r+0x2e>
 8006664:	6063      	str	r3, [r4, #4]
 8006666:	6014      	str	r4, [r2, #0]
 8006668:	4628      	mov	r0, r5
 800666a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800666e:	f001 bbc3 	b.w	8007df8 <__malloc_unlock>
 8006672:	42a3      	cmp	r3, r4
 8006674:	d90a      	bls.n	800668c <_free_r+0x48>
 8006676:	6821      	ldr	r1, [r4, #0]
 8006678:	1862      	adds	r2, r4, r1
 800667a:	4293      	cmp	r3, r2
 800667c:	bf01      	itttt	eq
 800667e:	681a      	ldreq	r2, [r3, #0]
 8006680:	685b      	ldreq	r3, [r3, #4]
 8006682:	1852      	addeq	r2, r2, r1
 8006684:	6022      	streq	r2, [r4, #0]
 8006686:	6063      	str	r3, [r4, #4]
 8006688:	6004      	str	r4, [r0, #0]
 800668a:	e7ed      	b.n	8006668 <_free_r+0x24>
 800668c:	461a      	mov	r2, r3
 800668e:	685b      	ldr	r3, [r3, #4]
 8006690:	b10b      	cbz	r3, 8006696 <_free_r+0x52>
 8006692:	42a3      	cmp	r3, r4
 8006694:	d9fa      	bls.n	800668c <_free_r+0x48>
 8006696:	6811      	ldr	r1, [r2, #0]
 8006698:	1850      	adds	r0, r2, r1
 800669a:	42a0      	cmp	r0, r4
 800669c:	d10b      	bne.n	80066b6 <_free_r+0x72>
 800669e:	6820      	ldr	r0, [r4, #0]
 80066a0:	4401      	add	r1, r0
 80066a2:	1850      	adds	r0, r2, r1
 80066a4:	4283      	cmp	r3, r0
 80066a6:	6011      	str	r1, [r2, #0]
 80066a8:	d1de      	bne.n	8006668 <_free_r+0x24>
 80066aa:	6818      	ldr	r0, [r3, #0]
 80066ac:	685b      	ldr	r3, [r3, #4]
 80066ae:	4401      	add	r1, r0
 80066b0:	6011      	str	r1, [r2, #0]
 80066b2:	6053      	str	r3, [r2, #4]
 80066b4:	e7d8      	b.n	8006668 <_free_r+0x24>
 80066b6:	d902      	bls.n	80066be <_free_r+0x7a>
 80066b8:	230c      	movs	r3, #12
 80066ba:	602b      	str	r3, [r5, #0]
 80066bc:	e7d4      	b.n	8006668 <_free_r+0x24>
 80066be:	6820      	ldr	r0, [r4, #0]
 80066c0:	1821      	adds	r1, r4, r0
 80066c2:	428b      	cmp	r3, r1
 80066c4:	bf01      	itttt	eq
 80066c6:	6819      	ldreq	r1, [r3, #0]
 80066c8:	685b      	ldreq	r3, [r3, #4]
 80066ca:	1809      	addeq	r1, r1, r0
 80066cc:	6021      	streq	r1, [r4, #0]
 80066ce:	6063      	str	r3, [r4, #4]
 80066d0:	6054      	str	r4, [r2, #4]
 80066d2:	e7c9      	b.n	8006668 <_free_r+0x24>
 80066d4:	bd38      	pop	{r3, r4, r5, pc}
 80066d6:	bf00      	nop
 80066d8:	20000208 	.word	0x20000208

080066dc <_malloc_r>:
 80066dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80066de:	1ccd      	adds	r5, r1, #3
 80066e0:	f025 0503 	bic.w	r5, r5, #3
 80066e4:	3508      	adds	r5, #8
 80066e6:	2d0c      	cmp	r5, #12
 80066e8:	bf38      	it	cc
 80066ea:	250c      	movcc	r5, #12
 80066ec:	2d00      	cmp	r5, #0
 80066ee:	4606      	mov	r6, r0
 80066f0:	db01      	blt.n	80066f6 <_malloc_r+0x1a>
 80066f2:	42a9      	cmp	r1, r5
 80066f4:	d903      	bls.n	80066fe <_malloc_r+0x22>
 80066f6:	230c      	movs	r3, #12
 80066f8:	6033      	str	r3, [r6, #0]
 80066fa:	2000      	movs	r0, #0
 80066fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80066fe:	f001 fb75 	bl	8007dec <__malloc_lock>
 8006702:	4921      	ldr	r1, [pc, #132]	; (8006788 <_malloc_r+0xac>)
 8006704:	680a      	ldr	r2, [r1, #0]
 8006706:	4614      	mov	r4, r2
 8006708:	b99c      	cbnz	r4, 8006732 <_malloc_r+0x56>
 800670a:	4f20      	ldr	r7, [pc, #128]	; (800678c <_malloc_r+0xb0>)
 800670c:	683b      	ldr	r3, [r7, #0]
 800670e:	b923      	cbnz	r3, 800671a <_malloc_r+0x3e>
 8006710:	4621      	mov	r1, r4
 8006712:	4630      	mov	r0, r6
 8006714:	f000 fc9c 	bl	8007050 <_sbrk_r>
 8006718:	6038      	str	r0, [r7, #0]
 800671a:	4629      	mov	r1, r5
 800671c:	4630      	mov	r0, r6
 800671e:	f000 fc97 	bl	8007050 <_sbrk_r>
 8006722:	1c43      	adds	r3, r0, #1
 8006724:	d123      	bne.n	800676e <_malloc_r+0x92>
 8006726:	230c      	movs	r3, #12
 8006728:	4630      	mov	r0, r6
 800672a:	6033      	str	r3, [r6, #0]
 800672c:	f001 fb64 	bl	8007df8 <__malloc_unlock>
 8006730:	e7e3      	b.n	80066fa <_malloc_r+0x1e>
 8006732:	6823      	ldr	r3, [r4, #0]
 8006734:	1b5b      	subs	r3, r3, r5
 8006736:	d417      	bmi.n	8006768 <_malloc_r+0x8c>
 8006738:	2b0b      	cmp	r3, #11
 800673a:	d903      	bls.n	8006744 <_malloc_r+0x68>
 800673c:	6023      	str	r3, [r4, #0]
 800673e:	441c      	add	r4, r3
 8006740:	6025      	str	r5, [r4, #0]
 8006742:	e004      	b.n	800674e <_malloc_r+0x72>
 8006744:	6863      	ldr	r3, [r4, #4]
 8006746:	42a2      	cmp	r2, r4
 8006748:	bf0c      	ite	eq
 800674a:	600b      	streq	r3, [r1, #0]
 800674c:	6053      	strne	r3, [r2, #4]
 800674e:	4630      	mov	r0, r6
 8006750:	f001 fb52 	bl	8007df8 <__malloc_unlock>
 8006754:	f104 000b 	add.w	r0, r4, #11
 8006758:	1d23      	adds	r3, r4, #4
 800675a:	f020 0007 	bic.w	r0, r0, #7
 800675e:	1ac2      	subs	r2, r0, r3
 8006760:	d0cc      	beq.n	80066fc <_malloc_r+0x20>
 8006762:	1a1b      	subs	r3, r3, r0
 8006764:	50a3      	str	r3, [r4, r2]
 8006766:	e7c9      	b.n	80066fc <_malloc_r+0x20>
 8006768:	4622      	mov	r2, r4
 800676a:	6864      	ldr	r4, [r4, #4]
 800676c:	e7cc      	b.n	8006708 <_malloc_r+0x2c>
 800676e:	1cc4      	adds	r4, r0, #3
 8006770:	f024 0403 	bic.w	r4, r4, #3
 8006774:	42a0      	cmp	r0, r4
 8006776:	d0e3      	beq.n	8006740 <_malloc_r+0x64>
 8006778:	1a21      	subs	r1, r4, r0
 800677a:	4630      	mov	r0, r6
 800677c:	f000 fc68 	bl	8007050 <_sbrk_r>
 8006780:	3001      	adds	r0, #1
 8006782:	d1dd      	bne.n	8006740 <_malloc_r+0x64>
 8006784:	e7cf      	b.n	8006726 <_malloc_r+0x4a>
 8006786:	bf00      	nop
 8006788:	20000208 	.word	0x20000208
 800678c:	2000020c 	.word	0x2000020c

08006790 <__cvt>:
 8006790:	2b00      	cmp	r3, #0
 8006792:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006796:	461f      	mov	r7, r3
 8006798:	bfbb      	ittet	lt
 800679a:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 800679e:	461f      	movlt	r7, r3
 80067a0:	2300      	movge	r3, #0
 80067a2:	232d      	movlt	r3, #45	; 0x2d
 80067a4:	b088      	sub	sp, #32
 80067a6:	4614      	mov	r4, r2
 80067a8:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80067aa:	9d10      	ldr	r5, [sp, #64]	; 0x40
 80067ac:	7013      	strb	r3, [r2, #0]
 80067ae:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80067b0:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 80067b4:	f023 0820 	bic.w	r8, r3, #32
 80067b8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80067bc:	d005      	beq.n	80067ca <__cvt+0x3a>
 80067be:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80067c2:	d100      	bne.n	80067c6 <__cvt+0x36>
 80067c4:	3501      	adds	r5, #1
 80067c6:	2302      	movs	r3, #2
 80067c8:	e000      	b.n	80067cc <__cvt+0x3c>
 80067ca:	2303      	movs	r3, #3
 80067cc:	aa07      	add	r2, sp, #28
 80067ce:	9204      	str	r2, [sp, #16]
 80067d0:	aa06      	add	r2, sp, #24
 80067d2:	e9cd a202 	strd	sl, r2, [sp, #8]
 80067d6:	e9cd 3500 	strd	r3, r5, [sp]
 80067da:	4622      	mov	r2, r4
 80067dc:	463b      	mov	r3, r7
 80067de:	f000 fcf7 	bl	80071d0 <_dtoa_r>
 80067e2:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80067e6:	4606      	mov	r6, r0
 80067e8:	d102      	bne.n	80067f0 <__cvt+0x60>
 80067ea:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80067ec:	07db      	lsls	r3, r3, #31
 80067ee:	d522      	bpl.n	8006836 <__cvt+0xa6>
 80067f0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80067f4:	eb06 0905 	add.w	r9, r6, r5
 80067f8:	d110      	bne.n	800681c <__cvt+0x8c>
 80067fa:	7833      	ldrb	r3, [r6, #0]
 80067fc:	2b30      	cmp	r3, #48	; 0x30
 80067fe:	d10a      	bne.n	8006816 <__cvt+0x86>
 8006800:	2200      	movs	r2, #0
 8006802:	2300      	movs	r3, #0
 8006804:	4620      	mov	r0, r4
 8006806:	4639      	mov	r1, r7
 8006808:	f7fa f8ce 	bl	80009a8 <__aeabi_dcmpeq>
 800680c:	b918      	cbnz	r0, 8006816 <__cvt+0x86>
 800680e:	f1c5 0501 	rsb	r5, r5, #1
 8006812:	f8ca 5000 	str.w	r5, [sl]
 8006816:	f8da 3000 	ldr.w	r3, [sl]
 800681a:	4499      	add	r9, r3
 800681c:	2200      	movs	r2, #0
 800681e:	2300      	movs	r3, #0
 8006820:	4620      	mov	r0, r4
 8006822:	4639      	mov	r1, r7
 8006824:	f7fa f8c0 	bl	80009a8 <__aeabi_dcmpeq>
 8006828:	b108      	cbz	r0, 800682e <__cvt+0x9e>
 800682a:	f8cd 901c 	str.w	r9, [sp, #28]
 800682e:	2230      	movs	r2, #48	; 0x30
 8006830:	9b07      	ldr	r3, [sp, #28]
 8006832:	454b      	cmp	r3, r9
 8006834:	d307      	bcc.n	8006846 <__cvt+0xb6>
 8006836:	4630      	mov	r0, r6
 8006838:	9b07      	ldr	r3, [sp, #28]
 800683a:	9a15      	ldr	r2, [sp, #84]	; 0x54
 800683c:	1b9b      	subs	r3, r3, r6
 800683e:	6013      	str	r3, [r2, #0]
 8006840:	b008      	add	sp, #32
 8006842:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006846:	1c59      	adds	r1, r3, #1
 8006848:	9107      	str	r1, [sp, #28]
 800684a:	701a      	strb	r2, [r3, #0]
 800684c:	e7f0      	b.n	8006830 <__cvt+0xa0>

0800684e <__exponent>:
 800684e:	4603      	mov	r3, r0
 8006850:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006852:	2900      	cmp	r1, #0
 8006854:	f803 2b02 	strb.w	r2, [r3], #2
 8006858:	bfb6      	itet	lt
 800685a:	222d      	movlt	r2, #45	; 0x2d
 800685c:	222b      	movge	r2, #43	; 0x2b
 800685e:	4249      	neglt	r1, r1
 8006860:	2909      	cmp	r1, #9
 8006862:	7042      	strb	r2, [r0, #1]
 8006864:	dd2b      	ble.n	80068be <__exponent+0x70>
 8006866:	f10d 0407 	add.w	r4, sp, #7
 800686a:	46a4      	mov	ip, r4
 800686c:	270a      	movs	r7, #10
 800686e:	fb91 f6f7 	sdiv	r6, r1, r7
 8006872:	460a      	mov	r2, r1
 8006874:	46a6      	mov	lr, r4
 8006876:	fb07 1516 	mls	r5, r7, r6, r1
 800687a:	2a63      	cmp	r2, #99	; 0x63
 800687c:	f105 0530 	add.w	r5, r5, #48	; 0x30
 8006880:	4631      	mov	r1, r6
 8006882:	f104 34ff 	add.w	r4, r4, #4294967295
 8006886:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800688a:	dcf0      	bgt.n	800686e <__exponent+0x20>
 800688c:	3130      	adds	r1, #48	; 0x30
 800688e:	f1ae 0502 	sub.w	r5, lr, #2
 8006892:	f804 1c01 	strb.w	r1, [r4, #-1]
 8006896:	4629      	mov	r1, r5
 8006898:	1c44      	adds	r4, r0, #1
 800689a:	4561      	cmp	r1, ip
 800689c:	d30a      	bcc.n	80068b4 <__exponent+0x66>
 800689e:	f10d 0209 	add.w	r2, sp, #9
 80068a2:	eba2 020e 	sub.w	r2, r2, lr
 80068a6:	4565      	cmp	r5, ip
 80068a8:	bf88      	it	hi
 80068aa:	2200      	movhi	r2, #0
 80068ac:	4413      	add	r3, r2
 80068ae:	1a18      	subs	r0, r3, r0
 80068b0:	b003      	add	sp, #12
 80068b2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80068b4:	f811 2b01 	ldrb.w	r2, [r1], #1
 80068b8:	f804 2f01 	strb.w	r2, [r4, #1]!
 80068bc:	e7ed      	b.n	800689a <__exponent+0x4c>
 80068be:	2330      	movs	r3, #48	; 0x30
 80068c0:	3130      	adds	r1, #48	; 0x30
 80068c2:	7083      	strb	r3, [r0, #2]
 80068c4:	70c1      	strb	r1, [r0, #3]
 80068c6:	1d03      	adds	r3, r0, #4
 80068c8:	e7f1      	b.n	80068ae <__exponent+0x60>
	...

080068cc <_printf_float>:
 80068cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80068d0:	b091      	sub	sp, #68	; 0x44
 80068d2:	460c      	mov	r4, r1
 80068d4:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 80068d8:	4616      	mov	r6, r2
 80068da:	461f      	mov	r7, r3
 80068dc:	4605      	mov	r5, r0
 80068de:	f001 fa65 	bl	8007dac <_localeconv_r>
 80068e2:	6803      	ldr	r3, [r0, #0]
 80068e4:	4618      	mov	r0, r3
 80068e6:	9309      	str	r3, [sp, #36]	; 0x24
 80068e8:	f7f9 fc32 	bl	8000150 <strlen>
 80068ec:	2300      	movs	r3, #0
 80068ee:	930e      	str	r3, [sp, #56]	; 0x38
 80068f0:	f8d8 3000 	ldr.w	r3, [r8]
 80068f4:	900a      	str	r0, [sp, #40]	; 0x28
 80068f6:	3307      	adds	r3, #7
 80068f8:	f023 0307 	bic.w	r3, r3, #7
 80068fc:	f103 0208 	add.w	r2, r3, #8
 8006900:	f894 9018 	ldrb.w	r9, [r4, #24]
 8006904:	f8d4 b000 	ldr.w	fp, [r4]
 8006908:	f8c8 2000 	str.w	r2, [r8]
 800690c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006910:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8006914:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 8006918:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 800691c:	930b      	str	r3, [sp, #44]	; 0x2c
 800691e:	f04f 32ff 	mov.w	r2, #4294967295
 8006922:	4640      	mov	r0, r8
 8006924:	4b9c      	ldr	r3, [pc, #624]	; (8006b98 <_printf_float+0x2cc>)
 8006926:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006928:	f7fa f870 	bl	8000a0c <__aeabi_dcmpun>
 800692c:	bb70      	cbnz	r0, 800698c <_printf_float+0xc0>
 800692e:	f04f 32ff 	mov.w	r2, #4294967295
 8006932:	4640      	mov	r0, r8
 8006934:	4b98      	ldr	r3, [pc, #608]	; (8006b98 <_printf_float+0x2cc>)
 8006936:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006938:	f7fa f84a 	bl	80009d0 <__aeabi_dcmple>
 800693c:	bb30      	cbnz	r0, 800698c <_printf_float+0xc0>
 800693e:	2200      	movs	r2, #0
 8006940:	2300      	movs	r3, #0
 8006942:	4640      	mov	r0, r8
 8006944:	4651      	mov	r1, sl
 8006946:	f7fa f839 	bl	80009bc <__aeabi_dcmplt>
 800694a:	b110      	cbz	r0, 8006952 <_printf_float+0x86>
 800694c:	232d      	movs	r3, #45	; 0x2d
 800694e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006952:	4b92      	ldr	r3, [pc, #584]	; (8006b9c <_printf_float+0x2d0>)
 8006954:	4892      	ldr	r0, [pc, #584]	; (8006ba0 <_printf_float+0x2d4>)
 8006956:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 800695a:	bf94      	ite	ls
 800695c:	4698      	movls	r8, r3
 800695e:	4680      	movhi	r8, r0
 8006960:	2303      	movs	r3, #3
 8006962:	f04f 0a00 	mov.w	sl, #0
 8006966:	6123      	str	r3, [r4, #16]
 8006968:	f02b 0304 	bic.w	r3, fp, #4
 800696c:	6023      	str	r3, [r4, #0]
 800696e:	4633      	mov	r3, r6
 8006970:	4621      	mov	r1, r4
 8006972:	4628      	mov	r0, r5
 8006974:	9700      	str	r7, [sp, #0]
 8006976:	aa0f      	add	r2, sp, #60	; 0x3c
 8006978:	f000 f9d4 	bl	8006d24 <_printf_common>
 800697c:	3001      	adds	r0, #1
 800697e:	f040 8090 	bne.w	8006aa2 <_printf_float+0x1d6>
 8006982:	f04f 30ff 	mov.w	r0, #4294967295
 8006986:	b011      	add	sp, #68	; 0x44
 8006988:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800698c:	4642      	mov	r2, r8
 800698e:	4653      	mov	r3, sl
 8006990:	4640      	mov	r0, r8
 8006992:	4651      	mov	r1, sl
 8006994:	f7fa f83a 	bl	8000a0c <__aeabi_dcmpun>
 8006998:	b148      	cbz	r0, 80069ae <_printf_float+0xe2>
 800699a:	f1ba 0f00 	cmp.w	sl, #0
 800699e:	bfb8      	it	lt
 80069a0:	232d      	movlt	r3, #45	; 0x2d
 80069a2:	4880      	ldr	r0, [pc, #512]	; (8006ba4 <_printf_float+0x2d8>)
 80069a4:	bfb8      	it	lt
 80069a6:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80069aa:	4b7f      	ldr	r3, [pc, #508]	; (8006ba8 <_printf_float+0x2dc>)
 80069ac:	e7d3      	b.n	8006956 <_printf_float+0x8a>
 80069ae:	6863      	ldr	r3, [r4, #4]
 80069b0:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 80069b4:	1c5a      	adds	r2, r3, #1
 80069b6:	d142      	bne.n	8006a3e <_printf_float+0x172>
 80069b8:	2306      	movs	r3, #6
 80069ba:	6063      	str	r3, [r4, #4]
 80069bc:	2200      	movs	r2, #0
 80069be:	9206      	str	r2, [sp, #24]
 80069c0:	aa0e      	add	r2, sp, #56	; 0x38
 80069c2:	e9cd 9204 	strd	r9, r2, [sp, #16]
 80069c6:	aa0d      	add	r2, sp, #52	; 0x34
 80069c8:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 80069cc:	9203      	str	r2, [sp, #12]
 80069ce:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 80069d2:	e9cd 3201 	strd	r3, r2, [sp, #4]
 80069d6:	6023      	str	r3, [r4, #0]
 80069d8:	6863      	ldr	r3, [r4, #4]
 80069da:	4642      	mov	r2, r8
 80069dc:	9300      	str	r3, [sp, #0]
 80069de:	4628      	mov	r0, r5
 80069e0:	4653      	mov	r3, sl
 80069e2:	910b      	str	r1, [sp, #44]	; 0x2c
 80069e4:	f7ff fed4 	bl	8006790 <__cvt>
 80069e8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80069ea:	4680      	mov	r8, r0
 80069ec:	2947      	cmp	r1, #71	; 0x47
 80069ee:	990d      	ldr	r1, [sp, #52]	; 0x34
 80069f0:	d108      	bne.n	8006a04 <_printf_float+0x138>
 80069f2:	1cc8      	adds	r0, r1, #3
 80069f4:	db02      	blt.n	80069fc <_printf_float+0x130>
 80069f6:	6863      	ldr	r3, [r4, #4]
 80069f8:	4299      	cmp	r1, r3
 80069fa:	dd40      	ble.n	8006a7e <_printf_float+0x1b2>
 80069fc:	f1a9 0902 	sub.w	r9, r9, #2
 8006a00:	fa5f f989 	uxtb.w	r9, r9
 8006a04:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8006a08:	d81f      	bhi.n	8006a4a <_printf_float+0x17e>
 8006a0a:	464a      	mov	r2, r9
 8006a0c:	3901      	subs	r1, #1
 8006a0e:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006a12:	910d      	str	r1, [sp, #52]	; 0x34
 8006a14:	f7ff ff1b 	bl	800684e <__exponent>
 8006a18:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006a1a:	4682      	mov	sl, r0
 8006a1c:	1813      	adds	r3, r2, r0
 8006a1e:	2a01      	cmp	r2, #1
 8006a20:	6123      	str	r3, [r4, #16]
 8006a22:	dc02      	bgt.n	8006a2a <_printf_float+0x15e>
 8006a24:	6822      	ldr	r2, [r4, #0]
 8006a26:	07d2      	lsls	r2, r2, #31
 8006a28:	d501      	bpl.n	8006a2e <_printf_float+0x162>
 8006a2a:	3301      	adds	r3, #1
 8006a2c:	6123      	str	r3, [r4, #16]
 8006a2e:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8006a32:	2b00      	cmp	r3, #0
 8006a34:	d09b      	beq.n	800696e <_printf_float+0xa2>
 8006a36:	232d      	movs	r3, #45	; 0x2d
 8006a38:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006a3c:	e797      	b.n	800696e <_printf_float+0xa2>
 8006a3e:	2947      	cmp	r1, #71	; 0x47
 8006a40:	d1bc      	bne.n	80069bc <_printf_float+0xf0>
 8006a42:	2b00      	cmp	r3, #0
 8006a44:	d1ba      	bne.n	80069bc <_printf_float+0xf0>
 8006a46:	2301      	movs	r3, #1
 8006a48:	e7b7      	b.n	80069ba <_printf_float+0xee>
 8006a4a:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8006a4e:	d118      	bne.n	8006a82 <_printf_float+0x1b6>
 8006a50:	2900      	cmp	r1, #0
 8006a52:	6863      	ldr	r3, [r4, #4]
 8006a54:	dd0b      	ble.n	8006a6e <_printf_float+0x1a2>
 8006a56:	6121      	str	r1, [r4, #16]
 8006a58:	b913      	cbnz	r3, 8006a60 <_printf_float+0x194>
 8006a5a:	6822      	ldr	r2, [r4, #0]
 8006a5c:	07d0      	lsls	r0, r2, #31
 8006a5e:	d502      	bpl.n	8006a66 <_printf_float+0x19a>
 8006a60:	3301      	adds	r3, #1
 8006a62:	440b      	add	r3, r1
 8006a64:	6123      	str	r3, [r4, #16]
 8006a66:	f04f 0a00 	mov.w	sl, #0
 8006a6a:	65a1      	str	r1, [r4, #88]	; 0x58
 8006a6c:	e7df      	b.n	8006a2e <_printf_float+0x162>
 8006a6e:	b913      	cbnz	r3, 8006a76 <_printf_float+0x1aa>
 8006a70:	6822      	ldr	r2, [r4, #0]
 8006a72:	07d2      	lsls	r2, r2, #31
 8006a74:	d501      	bpl.n	8006a7a <_printf_float+0x1ae>
 8006a76:	3302      	adds	r3, #2
 8006a78:	e7f4      	b.n	8006a64 <_printf_float+0x198>
 8006a7a:	2301      	movs	r3, #1
 8006a7c:	e7f2      	b.n	8006a64 <_printf_float+0x198>
 8006a7e:	f04f 0967 	mov.w	r9, #103	; 0x67
 8006a82:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006a84:	4299      	cmp	r1, r3
 8006a86:	db05      	blt.n	8006a94 <_printf_float+0x1c8>
 8006a88:	6823      	ldr	r3, [r4, #0]
 8006a8a:	6121      	str	r1, [r4, #16]
 8006a8c:	07d8      	lsls	r0, r3, #31
 8006a8e:	d5ea      	bpl.n	8006a66 <_printf_float+0x19a>
 8006a90:	1c4b      	adds	r3, r1, #1
 8006a92:	e7e7      	b.n	8006a64 <_printf_float+0x198>
 8006a94:	2900      	cmp	r1, #0
 8006a96:	bfcc      	ite	gt
 8006a98:	2201      	movgt	r2, #1
 8006a9a:	f1c1 0202 	rsble	r2, r1, #2
 8006a9e:	4413      	add	r3, r2
 8006aa0:	e7e0      	b.n	8006a64 <_printf_float+0x198>
 8006aa2:	6823      	ldr	r3, [r4, #0]
 8006aa4:	055a      	lsls	r2, r3, #21
 8006aa6:	d407      	bmi.n	8006ab8 <_printf_float+0x1ec>
 8006aa8:	6923      	ldr	r3, [r4, #16]
 8006aaa:	4642      	mov	r2, r8
 8006aac:	4631      	mov	r1, r6
 8006aae:	4628      	mov	r0, r5
 8006ab0:	47b8      	blx	r7
 8006ab2:	3001      	adds	r0, #1
 8006ab4:	d12b      	bne.n	8006b0e <_printf_float+0x242>
 8006ab6:	e764      	b.n	8006982 <_printf_float+0xb6>
 8006ab8:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8006abc:	f240 80dd 	bls.w	8006c7a <_printf_float+0x3ae>
 8006ac0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006ac4:	2200      	movs	r2, #0
 8006ac6:	2300      	movs	r3, #0
 8006ac8:	f7f9 ff6e 	bl	80009a8 <__aeabi_dcmpeq>
 8006acc:	2800      	cmp	r0, #0
 8006ace:	d033      	beq.n	8006b38 <_printf_float+0x26c>
 8006ad0:	2301      	movs	r3, #1
 8006ad2:	4631      	mov	r1, r6
 8006ad4:	4628      	mov	r0, r5
 8006ad6:	4a35      	ldr	r2, [pc, #212]	; (8006bac <_printf_float+0x2e0>)
 8006ad8:	47b8      	blx	r7
 8006ada:	3001      	adds	r0, #1
 8006adc:	f43f af51 	beq.w	8006982 <_printf_float+0xb6>
 8006ae0:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8006ae4:	429a      	cmp	r2, r3
 8006ae6:	db02      	blt.n	8006aee <_printf_float+0x222>
 8006ae8:	6823      	ldr	r3, [r4, #0]
 8006aea:	07d8      	lsls	r0, r3, #31
 8006aec:	d50f      	bpl.n	8006b0e <_printf_float+0x242>
 8006aee:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006af2:	4631      	mov	r1, r6
 8006af4:	4628      	mov	r0, r5
 8006af6:	47b8      	blx	r7
 8006af8:	3001      	adds	r0, #1
 8006afa:	f43f af42 	beq.w	8006982 <_printf_float+0xb6>
 8006afe:	f04f 0800 	mov.w	r8, #0
 8006b02:	f104 091a 	add.w	r9, r4, #26
 8006b06:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006b08:	3b01      	subs	r3, #1
 8006b0a:	4543      	cmp	r3, r8
 8006b0c:	dc09      	bgt.n	8006b22 <_printf_float+0x256>
 8006b0e:	6823      	ldr	r3, [r4, #0]
 8006b10:	079b      	lsls	r3, r3, #30
 8006b12:	f100 8102 	bmi.w	8006d1a <_printf_float+0x44e>
 8006b16:	68e0      	ldr	r0, [r4, #12]
 8006b18:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006b1a:	4298      	cmp	r0, r3
 8006b1c:	bfb8      	it	lt
 8006b1e:	4618      	movlt	r0, r3
 8006b20:	e731      	b.n	8006986 <_printf_float+0xba>
 8006b22:	2301      	movs	r3, #1
 8006b24:	464a      	mov	r2, r9
 8006b26:	4631      	mov	r1, r6
 8006b28:	4628      	mov	r0, r5
 8006b2a:	47b8      	blx	r7
 8006b2c:	3001      	adds	r0, #1
 8006b2e:	f43f af28 	beq.w	8006982 <_printf_float+0xb6>
 8006b32:	f108 0801 	add.w	r8, r8, #1
 8006b36:	e7e6      	b.n	8006b06 <_printf_float+0x23a>
 8006b38:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006b3a:	2b00      	cmp	r3, #0
 8006b3c:	dc38      	bgt.n	8006bb0 <_printf_float+0x2e4>
 8006b3e:	2301      	movs	r3, #1
 8006b40:	4631      	mov	r1, r6
 8006b42:	4628      	mov	r0, r5
 8006b44:	4a19      	ldr	r2, [pc, #100]	; (8006bac <_printf_float+0x2e0>)
 8006b46:	47b8      	blx	r7
 8006b48:	3001      	adds	r0, #1
 8006b4a:	f43f af1a 	beq.w	8006982 <_printf_float+0xb6>
 8006b4e:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8006b52:	4313      	orrs	r3, r2
 8006b54:	d102      	bne.n	8006b5c <_printf_float+0x290>
 8006b56:	6823      	ldr	r3, [r4, #0]
 8006b58:	07d9      	lsls	r1, r3, #31
 8006b5a:	d5d8      	bpl.n	8006b0e <_printf_float+0x242>
 8006b5c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006b60:	4631      	mov	r1, r6
 8006b62:	4628      	mov	r0, r5
 8006b64:	47b8      	blx	r7
 8006b66:	3001      	adds	r0, #1
 8006b68:	f43f af0b 	beq.w	8006982 <_printf_float+0xb6>
 8006b6c:	f04f 0900 	mov.w	r9, #0
 8006b70:	f104 0a1a 	add.w	sl, r4, #26
 8006b74:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006b76:	425b      	negs	r3, r3
 8006b78:	454b      	cmp	r3, r9
 8006b7a:	dc01      	bgt.n	8006b80 <_printf_float+0x2b4>
 8006b7c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006b7e:	e794      	b.n	8006aaa <_printf_float+0x1de>
 8006b80:	2301      	movs	r3, #1
 8006b82:	4652      	mov	r2, sl
 8006b84:	4631      	mov	r1, r6
 8006b86:	4628      	mov	r0, r5
 8006b88:	47b8      	blx	r7
 8006b8a:	3001      	adds	r0, #1
 8006b8c:	f43f aef9 	beq.w	8006982 <_printf_float+0xb6>
 8006b90:	f109 0901 	add.w	r9, r9, #1
 8006b94:	e7ee      	b.n	8006b74 <_printf_float+0x2a8>
 8006b96:	bf00      	nop
 8006b98:	7fefffff 	.word	0x7fefffff
 8006b9c:	080093fc 	.word	0x080093fc
 8006ba0:	08009400 	.word	0x08009400
 8006ba4:	08009408 	.word	0x08009408
 8006ba8:	08009404 	.word	0x08009404
 8006bac:	0800940c 	.word	0x0800940c
 8006bb0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006bb2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006bb4:	429a      	cmp	r2, r3
 8006bb6:	bfa8      	it	ge
 8006bb8:	461a      	movge	r2, r3
 8006bba:	2a00      	cmp	r2, #0
 8006bbc:	4691      	mov	r9, r2
 8006bbe:	dc37      	bgt.n	8006c30 <_printf_float+0x364>
 8006bc0:	f04f 0b00 	mov.w	fp, #0
 8006bc4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006bc8:	f104 021a 	add.w	r2, r4, #26
 8006bcc:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8006bd0:	ebaa 0309 	sub.w	r3, sl, r9
 8006bd4:	455b      	cmp	r3, fp
 8006bd6:	dc33      	bgt.n	8006c40 <_printf_float+0x374>
 8006bd8:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8006bdc:	429a      	cmp	r2, r3
 8006bde:	db3b      	blt.n	8006c58 <_printf_float+0x38c>
 8006be0:	6823      	ldr	r3, [r4, #0]
 8006be2:	07da      	lsls	r2, r3, #31
 8006be4:	d438      	bmi.n	8006c58 <_printf_float+0x38c>
 8006be6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006be8:	990d      	ldr	r1, [sp, #52]	; 0x34
 8006bea:	eba2 030a 	sub.w	r3, r2, sl
 8006bee:	eba2 0901 	sub.w	r9, r2, r1
 8006bf2:	4599      	cmp	r9, r3
 8006bf4:	bfa8      	it	ge
 8006bf6:	4699      	movge	r9, r3
 8006bf8:	f1b9 0f00 	cmp.w	r9, #0
 8006bfc:	dc34      	bgt.n	8006c68 <_printf_float+0x39c>
 8006bfe:	f04f 0800 	mov.w	r8, #0
 8006c02:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006c06:	f104 0a1a 	add.w	sl, r4, #26
 8006c0a:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8006c0e:	1a9b      	subs	r3, r3, r2
 8006c10:	eba3 0309 	sub.w	r3, r3, r9
 8006c14:	4543      	cmp	r3, r8
 8006c16:	f77f af7a 	ble.w	8006b0e <_printf_float+0x242>
 8006c1a:	2301      	movs	r3, #1
 8006c1c:	4652      	mov	r2, sl
 8006c1e:	4631      	mov	r1, r6
 8006c20:	4628      	mov	r0, r5
 8006c22:	47b8      	blx	r7
 8006c24:	3001      	adds	r0, #1
 8006c26:	f43f aeac 	beq.w	8006982 <_printf_float+0xb6>
 8006c2a:	f108 0801 	add.w	r8, r8, #1
 8006c2e:	e7ec      	b.n	8006c0a <_printf_float+0x33e>
 8006c30:	4613      	mov	r3, r2
 8006c32:	4631      	mov	r1, r6
 8006c34:	4642      	mov	r2, r8
 8006c36:	4628      	mov	r0, r5
 8006c38:	47b8      	blx	r7
 8006c3a:	3001      	adds	r0, #1
 8006c3c:	d1c0      	bne.n	8006bc0 <_printf_float+0x2f4>
 8006c3e:	e6a0      	b.n	8006982 <_printf_float+0xb6>
 8006c40:	2301      	movs	r3, #1
 8006c42:	4631      	mov	r1, r6
 8006c44:	4628      	mov	r0, r5
 8006c46:	920b      	str	r2, [sp, #44]	; 0x2c
 8006c48:	47b8      	blx	r7
 8006c4a:	3001      	adds	r0, #1
 8006c4c:	f43f ae99 	beq.w	8006982 <_printf_float+0xb6>
 8006c50:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006c52:	f10b 0b01 	add.w	fp, fp, #1
 8006c56:	e7b9      	b.n	8006bcc <_printf_float+0x300>
 8006c58:	4631      	mov	r1, r6
 8006c5a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006c5e:	4628      	mov	r0, r5
 8006c60:	47b8      	blx	r7
 8006c62:	3001      	adds	r0, #1
 8006c64:	d1bf      	bne.n	8006be6 <_printf_float+0x31a>
 8006c66:	e68c      	b.n	8006982 <_printf_float+0xb6>
 8006c68:	464b      	mov	r3, r9
 8006c6a:	4631      	mov	r1, r6
 8006c6c:	4628      	mov	r0, r5
 8006c6e:	eb08 020a 	add.w	r2, r8, sl
 8006c72:	47b8      	blx	r7
 8006c74:	3001      	adds	r0, #1
 8006c76:	d1c2      	bne.n	8006bfe <_printf_float+0x332>
 8006c78:	e683      	b.n	8006982 <_printf_float+0xb6>
 8006c7a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006c7c:	2a01      	cmp	r2, #1
 8006c7e:	dc01      	bgt.n	8006c84 <_printf_float+0x3b8>
 8006c80:	07db      	lsls	r3, r3, #31
 8006c82:	d537      	bpl.n	8006cf4 <_printf_float+0x428>
 8006c84:	2301      	movs	r3, #1
 8006c86:	4642      	mov	r2, r8
 8006c88:	4631      	mov	r1, r6
 8006c8a:	4628      	mov	r0, r5
 8006c8c:	47b8      	blx	r7
 8006c8e:	3001      	adds	r0, #1
 8006c90:	f43f ae77 	beq.w	8006982 <_printf_float+0xb6>
 8006c94:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006c98:	4631      	mov	r1, r6
 8006c9a:	4628      	mov	r0, r5
 8006c9c:	47b8      	blx	r7
 8006c9e:	3001      	adds	r0, #1
 8006ca0:	f43f ae6f 	beq.w	8006982 <_printf_float+0xb6>
 8006ca4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006ca8:	2200      	movs	r2, #0
 8006caa:	2300      	movs	r3, #0
 8006cac:	f7f9 fe7c 	bl	80009a8 <__aeabi_dcmpeq>
 8006cb0:	b9d8      	cbnz	r0, 8006cea <_printf_float+0x41e>
 8006cb2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006cb4:	f108 0201 	add.w	r2, r8, #1
 8006cb8:	3b01      	subs	r3, #1
 8006cba:	4631      	mov	r1, r6
 8006cbc:	4628      	mov	r0, r5
 8006cbe:	47b8      	blx	r7
 8006cc0:	3001      	adds	r0, #1
 8006cc2:	d10e      	bne.n	8006ce2 <_printf_float+0x416>
 8006cc4:	e65d      	b.n	8006982 <_printf_float+0xb6>
 8006cc6:	2301      	movs	r3, #1
 8006cc8:	464a      	mov	r2, r9
 8006cca:	4631      	mov	r1, r6
 8006ccc:	4628      	mov	r0, r5
 8006cce:	47b8      	blx	r7
 8006cd0:	3001      	adds	r0, #1
 8006cd2:	f43f ae56 	beq.w	8006982 <_printf_float+0xb6>
 8006cd6:	f108 0801 	add.w	r8, r8, #1
 8006cda:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006cdc:	3b01      	subs	r3, #1
 8006cde:	4543      	cmp	r3, r8
 8006ce0:	dcf1      	bgt.n	8006cc6 <_printf_float+0x3fa>
 8006ce2:	4653      	mov	r3, sl
 8006ce4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006ce8:	e6e0      	b.n	8006aac <_printf_float+0x1e0>
 8006cea:	f04f 0800 	mov.w	r8, #0
 8006cee:	f104 091a 	add.w	r9, r4, #26
 8006cf2:	e7f2      	b.n	8006cda <_printf_float+0x40e>
 8006cf4:	2301      	movs	r3, #1
 8006cf6:	4642      	mov	r2, r8
 8006cf8:	e7df      	b.n	8006cba <_printf_float+0x3ee>
 8006cfa:	2301      	movs	r3, #1
 8006cfc:	464a      	mov	r2, r9
 8006cfe:	4631      	mov	r1, r6
 8006d00:	4628      	mov	r0, r5
 8006d02:	47b8      	blx	r7
 8006d04:	3001      	adds	r0, #1
 8006d06:	f43f ae3c 	beq.w	8006982 <_printf_float+0xb6>
 8006d0a:	f108 0801 	add.w	r8, r8, #1
 8006d0e:	68e3      	ldr	r3, [r4, #12]
 8006d10:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8006d12:	1a5b      	subs	r3, r3, r1
 8006d14:	4543      	cmp	r3, r8
 8006d16:	dcf0      	bgt.n	8006cfa <_printf_float+0x42e>
 8006d18:	e6fd      	b.n	8006b16 <_printf_float+0x24a>
 8006d1a:	f04f 0800 	mov.w	r8, #0
 8006d1e:	f104 0919 	add.w	r9, r4, #25
 8006d22:	e7f4      	b.n	8006d0e <_printf_float+0x442>

08006d24 <_printf_common>:
 8006d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006d28:	4616      	mov	r6, r2
 8006d2a:	4699      	mov	r9, r3
 8006d2c:	688a      	ldr	r2, [r1, #8]
 8006d2e:	690b      	ldr	r3, [r1, #16]
 8006d30:	4607      	mov	r7, r0
 8006d32:	4293      	cmp	r3, r2
 8006d34:	bfb8      	it	lt
 8006d36:	4613      	movlt	r3, r2
 8006d38:	6033      	str	r3, [r6, #0]
 8006d3a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006d3e:	460c      	mov	r4, r1
 8006d40:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006d44:	b10a      	cbz	r2, 8006d4a <_printf_common+0x26>
 8006d46:	3301      	adds	r3, #1
 8006d48:	6033      	str	r3, [r6, #0]
 8006d4a:	6823      	ldr	r3, [r4, #0]
 8006d4c:	0699      	lsls	r1, r3, #26
 8006d4e:	bf42      	ittt	mi
 8006d50:	6833      	ldrmi	r3, [r6, #0]
 8006d52:	3302      	addmi	r3, #2
 8006d54:	6033      	strmi	r3, [r6, #0]
 8006d56:	6825      	ldr	r5, [r4, #0]
 8006d58:	f015 0506 	ands.w	r5, r5, #6
 8006d5c:	d106      	bne.n	8006d6c <_printf_common+0x48>
 8006d5e:	f104 0a19 	add.w	sl, r4, #25
 8006d62:	68e3      	ldr	r3, [r4, #12]
 8006d64:	6832      	ldr	r2, [r6, #0]
 8006d66:	1a9b      	subs	r3, r3, r2
 8006d68:	42ab      	cmp	r3, r5
 8006d6a:	dc28      	bgt.n	8006dbe <_printf_common+0x9a>
 8006d6c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006d70:	1e13      	subs	r3, r2, #0
 8006d72:	6822      	ldr	r2, [r4, #0]
 8006d74:	bf18      	it	ne
 8006d76:	2301      	movne	r3, #1
 8006d78:	0692      	lsls	r2, r2, #26
 8006d7a:	d42d      	bmi.n	8006dd8 <_printf_common+0xb4>
 8006d7c:	4649      	mov	r1, r9
 8006d7e:	4638      	mov	r0, r7
 8006d80:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006d84:	47c0      	blx	r8
 8006d86:	3001      	adds	r0, #1
 8006d88:	d020      	beq.n	8006dcc <_printf_common+0xa8>
 8006d8a:	6823      	ldr	r3, [r4, #0]
 8006d8c:	68e5      	ldr	r5, [r4, #12]
 8006d8e:	f003 0306 	and.w	r3, r3, #6
 8006d92:	2b04      	cmp	r3, #4
 8006d94:	bf18      	it	ne
 8006d96:	2500      	movne	r5, #0
 8006d98:	6832      	ldr	r2, [r6, #0]
 8006d9a:	f04f 0600 	mov.w	r6, #0
 8006d9e:	68a3      	ldr	r3, [r4, #8]
 8006da0:	bf08      	it	eq
 8006da2:	1aad      	subeq	r5, r5, r2
 8006da4:	6922      	ldr	r2, [r4, #16]
 8006da6:	bf08      	it	eq
 8006da8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006dac:	4293      	cmp	r3, r2
 8006dae:	bfc4      	itt	gt
 8006db0:	1a9b      	subgt	r3, r3, r2
 8006db2:	18ed      	addgt	r5, r5, r3
 8006db4:	341a      	adds	r4, #26
 8006db6:	42b5      	cmp	r5, r6
 8006db8:	d11a      	bne.n	8006df0 <_printf_common+0xcc>
 8006dba:	2000      	movs	r0, #0
 8006dbc:	e008      	b.n	8006dd0 <_printf_common+0xac>
 8006dbe:	2301      	movs	r3, #1
 8006dc0:	4652      	mov	r2, sl
 8006dc2:	4649      	mov	r1, r9
 8006dc4:	4638      	mov	r0, r7
 8006dc6:	47c0      	blx	r8
 8006dc8:	3001      	adds	r0, #1
 8006dca:	d103      	bne.n	8006dd4 <_printf_common+0xb0>
 8006dcc:	f04f 30ff 	mov.w	r0, #4294967295
 8006dd0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006dd4:	3501      	adds	r5, #1
 8006dd6:	e7c4      	b.n	8006d62 <_printf_common+0x3e>
 8006dd8:	2030      	movs	r0, #48	; 0x30
 8006dda:	18e1      	adds	r1, r4, r3
 8006ddc:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006de0:	1c5a      	adds	r2, r3, #1
 8006de2:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006de6:	4422      	add	r2, r4
 8006de8:	3302      	adds	r3, #2
 8006dea:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006dee:	e7c5      	b.n	8006d7c <_printf_common+0x58>
 8006df0:	2301      	movs	r3, #1
 8006df2:	4622      	mov	r2, r4
 8006df4:	4649      	mov	r1, r9
 8006df6:	4638      	mov	r0, r7
 8006df8:	47c0      	blx	r8
 8006dfa:	3001      	adds	r0, #1
 8006dfc:	d0e6      	beq.n	8006dcc <_printf_common+0xa8>
 8006dfe:	3601      	adds	r6, #1
 8006e00:	e7d9      	b.n	8006db6 <_printf_common+0x92>
	...

08006e04 <_printf_i>:
 8006e04:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006e08:	460c      	mov	r4, r1
 8006e0a:	7e27      	ldrb	r7, [r4, #24]
 8006e0c:	4691      	mov	r9, r2
 8006e0e:	2f78      	cmp	r7, #120	; 0x78
 8006e10:	4680      	mov	r8, r0
 8006e12:	469a      	mov	sl, r3
 8006e14:	990c      	ldr	r1, [sp, #48]	; 0x30
 8006e16:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006e1a:	d807      	bhi.n	8006e2c <_printf_i+0x28>
 8006e1c:	2f62      	cmp	r7, #98	; 0x62
 8006e1e:	d80a      	bhi.n	8006e36 <_printf_i+0x32>
 8006e20:	2f00      	cmp	r7, #0
 8006e22:	f000 80d9 	beq.w	8006fd8 <_printf_i+0x1d4>
 8006e26:	2f58      	cmp	r7, #88	; 0x58
 8006e28:	f000 80a4 	beq.w	8006f74 <_printf_i+0x170>
 8006e2c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8006e30:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006e34:	e03a      	b.n	8006eac <_printf_i+0xa8>
 8006e36:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006e3a:	2b15      	cmp	r3, #21
 8006e3c:	d8f6      	bhi.n	8006e2c <_printf_i+0x28>
 8006e3e:	a001      	add	r0, pc, #4	; (adr r0, 8006e44 <_printf_i+0x40>)
 8006e40:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8006e44:	08006e9d 	.word	0x08006e9d
 8006e48:	08006eb1 	.word	0x08006eb1
 8006e4c:	08006e2d 	.word	0x08006e2d
 8006e50:	08006e2d 	.word	0x08006e2d
 8006e54:	08006e2d 	.word	0x08006e2d
 8006e58:	08006e2d 	.word	0x08006e2d
 8006e5c:	08006eb1 	.word	0x08006eb1
 8006e60:	08006e2d 	.word	0x08006e2d
 8006e64:	08006e2d 	.word	0x08006e2d
 8006e68:	08006e2d 	.word	0x08006e2d
 8006e6c:	08006e2d 	.word	0x08006e2d
 8006e70:	08006fbf 	.word	0x08006fbf
 8006e74:	08006ee1 	.word	0x08006ee1
 8006e78:	08006fa1 	.word	0x08006fa1
 8006e7c:	08006e2d 	.word	0x08006e2d
 8006e80:	08006e2d 	.word	0x08006e2d
 8006e84:	08006fe1 	.word	0x08006fe1
 8006e88:	08006e2d 	.word	0x08006e2d
 8006e8c:	08006ee1 	.word	0x08006ee1
 8006e90:	08006e2d 	.word	0x08006e2d
 8006e94:	08006e2d 	.word	0x08006e2d
 8006e98:	08006fa9 	.word	0x08006fa9
 8006e9c:	680b      	ldr	r3, [r1, #0]
 8006e9e:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8006ea2:	1d1a      	adds	r2, r3, #4
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	600a      	str	r2, [r1, #0]
 8006ea8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006eac:	2301      	movs	r3, #1
 8006eae:	e0a4      	b.n	8006ffa <_printf_i+0x1f6>
 8006eb0:	6825      	ldr	r5, [r4, #0]
 8006eb2:	6808      	ldr	r0, [r1, #0]
 8006eb4:	062e      	lsls	r6, r5, #24
 8006eb6:	f100 0304 	add.w	r3, r0, #4
 8006eba:	d50a      	bpl.n	8006ed2 <_printf_i+0xce>
 8006ebc:	6805      	ldr	r5, [r0, #0]
 8006ebe:	600b      	str	r3, [r1, #0]
 8006ec0:	2d00      	cmp	r5, #0
 8006ec2:	da03      	bge.n	8006ecc <_printf_i+0xc8>
 8006ec4:	232d      	movs	r3, #45	; 0x2d
 8006ec6:	426d      	negs	r5, r5
 8006ec8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006ecc:	230a      	movs	r3, #10
 8006ece:	485e      	ldr	r0, [pc, #376]	; (8007048 <_printf_i+0x244>)
 8006ed0:	e019      	b.n	8006f06 <_printf_i+0x102>
 8006ed2:	f015 0f40 	tst.w	r5, #64	; 0x40
 8006ed6:	6805      	ldr	r5, [r0, #0]
 8006ed8:	600b      	str	r3, [r1, #0]
 8006eda:	bf18      	it	ne
 8006edc:	b22d      	sxthne	r5, r5
 8006ede:	e7ef      	b.n	8006ec0 <_printf_i+0xbc>
 8006ee0:	680b      	ldr	r3, [r1, #0]
 8006ee2:	6825      	ldr	r5, [r4, #0]
 8006ee4:	1d18      	adds	r0, r3, #4
 8006ee6:	6008      	str	r0, [r1, #0]
 8006ee8:	0628      	lsls	r0, r5, #24
 8006eea:	d501      	bpl.n	8006ef0 <_printf_i+0xec>
 8006eec:	681d      	ldr	r5, [r3, #0]
 8006eee:	e002      	b.n	8006ef6 <_printf_i+0xf2>
 8006ef0:	0669      	lsls	r1, r5, #25
 8006ef2:	d5fb      	bpl.n	8006eec <_printf_i+0xe8>
 8006ef4:	881d      	ldrh	r5, [r3, #0]
 8006ef6:	2f6f      	cmp	r7, #111	; 0x6f
 8006ef8:	bf0c      	ite	eq
 8006efa:	2308      	moveq	r3, #8
 8006efc:	230a      	movne	r3, #10
 8006efe:	4852      	ldr	r0, [pc, #328]	; (8007048 <_printf_i+0x244>)
 8006f00:	2100      	movs	r1, #0
 8006f02:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006f06:	6866      	ldr	r6, [r4, #4]
 8006f08:	2e00      	cmp	r6, #0
 8006f0a:	bfa8      	it	ge
 8006f0c:	6821      	ldrge	r1, [r4, #0]
 8006f0e:	60a6      	str	r6, [r4, #8]
 8006f10:	bfa4      	itt	ge
 8006f12:	f021 0104 	bicge.w	r1, r1, #4
 8006f16:	6021      	strge	r1, [r4, #0]
 8006f18:	b90d      	cbnz	r5, 8006f1e <_printf_i+0x11a>
 8006f1a:	2e00      	cmp	r6, #0
 8006f1c:	d04d      	beq.n	8006fba <_printf_i+0x1b6>
 8006f1e:	4616      	mov	r6, r2
 8006f20:	fbb5 f1f3 	udiv	r1, r5, r3
 8006f24:	fb03 5711 	mls	r7, r3, r1, r5
 8006f28:	5dc7      	ldrb	r7, [r0, r7]
 8006f2a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006f2e:	462f      	mov	r7, r5
 8006f30:	42bb      	cmp	r3, r7
 8006f32:	460d      	mov	r5, r1
 8006f34:	d9f4      	bls.n	8006f20 <_printf_i+0x11c>
 8006f36:	2b08      	cmp	r3, #8
 8006f38:	d10b      	bne.n	8006f52 <_printf_i+0x14e>
 8006f3a:	6823      	ldr	r3, [r4, #0]
 8006f3c:	07df      	lsls	r7, r3, #31
 8006f3e:	d508      	bpl.n	8006f52 <_printf_i+0x14e>
 8006f40:	6923      	ldr	r3, [r4, #16]
 8006f42:	6861      	ldr	r1, [r4, #4]
 8006f44:	4299      	cmp	r1, r3
 8006f46:	bfde      	ittt	le
 8006f48:	2330      	movle	r3, #48	; 0x30
 8006f4a:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006f4e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006f52:	1b92      	subs	r2, r2, r6
 8006f54:	6122      	str	r2, [r4, #16]
 8006f56:	464b      	mov	r3, r9
 8006f58:	4621      	mov	r1, r4
 8006f5a:	4640      	mov	r0, r8
 8006f5c:	f8cd a000 	str.w	sl, [sp]
 8006f60:	aa03      	add	r2, sp, #12
 8006f62:	f7ff fedf 	bl	8006d24 <_printf_common>
 8006f66:	3001      	adds	r0, #1
 8006f68:	d14c      	bne.n	8007004 <_printf_i+0x200>
 8006f6a:	f04f 30ff 	mov.w	r0, #4294967295
 8006f6e:	b004      	add	sp, #16
 8006f70:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006f74:	4834      	ldr	r0, [pc, #208]	; (8007048 <_printf_i+0x244>)
 8006f76:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8006f7a:	680e      	ldr	r6, [r1, #0]
 8006f7c:	6823      	ldr	r3, [r4, #0]
 8006f7e:	f856 5b04 	ldr.w	r5, [r6], #4
 8006f82:	061f      	lsls	r7, r3, #24
 8006f84:	600e      	str	r6, [r1, #0]
 8006f86:	d514      	bpl.n	8006fb2 <_printf_i+0x1ae>
 8006f88:	07d9      	lsls	r1, r3, #31
 8006f8a:	bf44      	itt	mi
 8006f8c:	f043 0320 	orrmi.w	r3, r3, #32
 8006f90:	6023      	strmi	r3, [r4, #0]
 8006f92:	b91d      	cbnz	r5, 8006f9c <_printf_i+0x198>
 8006f94:	6823      	ldr	r3, [r4, #0]
 8006f96:	f023 0320 	bic.w	r3, r3, #32
 8006f9a:	6023      	str	r3, [r4, #0]
 8006f9c:	2310      	movs	r3, #16
 8006f9e:	e7af      	b.n	8006f00 <_printf_i+0xfc>
 8006fa0:	6823      	ldr	r3, [r4, #0]
 8006fa2:	f043 0320 	orr.w	r3, r3, #32
 8006fa6:	6023      	str	r3, [r4, #0]
 8006fa8:	2378      	movs	r3, #120	; 0x78
 8006faa:	4828      	ldr	r0, [pc, #160]	; (800704c <_printf_i+0x248>)
 8006fac:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006fb0:	e7e3      	b.n	8006f7a <_printf_i+0x176>
 8006fb2:	065e      	lsls	r6, r3, #25
 8006fb4:	bf48      	it	mi
 8006fb6:	b2ad      	uxthmi	r5, r5
 8006fb8:	e7e6      	b.n	8006f88 <_printf_i+0x184>
 8006fba:	4616      	mov	r6, r2
 8006fbc:	e7bb      	b.n	8006f36 <_printf_i+0x132>
 8006fbe:	680b      	ldr	r3, [r1, #0]
 8006fc0:	6826      	ldr	r6, [r4, #0]
 8006fc2:	1d1d      	adds	r5, r3, #4
 8006fc4:	6960      	ldr	r0, [r4, #20]
 8006fc6:	600d      	str	r5, [r1, #0]
 8006fc8:	0635      	lsls	r5, r6, #24
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	d501      	bpl.n	8006fd2 <_printf_i+0x1ce>
 8006fce:	6018      	str	r0, [r3, #0]
 8006fd0:	e002      	b.n	8006fd8 <_printf_i+0x1d4>
 8006fd2:	0671      	lsls	r1, r6, #25
 8006fd4:	d5fb      	bpl.n	8006fce <_printf_i+0x1ca>
 8006fd6:	8018      	strh	r0, [r3, #0]
 8006fd8:	2300      	movs	r3, #0
 8006fda:	4616      	mov	r6, r2
 8006fdc:	6123      	str	r3, [r4, #16]
 8006fde:	e7ba      	b.n	8006f56 <_printf_i+0x152>
 8006fe0:	680b      	ldr	r3, [r1, #0]
 8006fe2:	1d1a      	adds	r2, r3, #4
 8006fe4:	600a      	str	r2, [r1, #0]
 8006fe6:	681e      	ldr	r6, [r3, #0]
 8006fe8:	2100      	movs	r1, #0
 8006fea:	4630      	mov	r0, r6
 8006fec:	6862      	ldr	r2, [r4, #4]
 8006fee:	f000 fee1 	bl	8007db4 <memchr>
 8006ff2:	b108      	cbz	r0, 8006ff8 <_printf_i+0x1f4>
 8006ff4:	1b80      	subs	r0, r0, r6
 8006ff6:	6060      	str	r0, [r4, #4]
 8006ff8:	6863      	ldr	r3, [r4, #4]
 8006ffa:	6123      	str	r3, [r4, #16]
 8006ffc:	2300      	movs	r3, #0
 8006ffe:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007002:	e7a8      	b.n	8006f56 <_printf_i+0x152>
 8007004:	4632      	mov	r2, r6
 8007006:	4649      	mov	r1, r9
 8007008:	4640      	mov	r0, r8
 800700a:	6923      	ldr	r3, [r4, #16]
 800700c:	47d0      	blx	sl
 800700e:	3001      	adds	r0, #1
 8007010:	d0ab      	beq.n	8006f6a <_printf_i+0x166>
 8007012:	6823      	ldr	r3, [r4, #0]
 8007014:	079b      	lsls	r3, r3, #30
 8007016:	d413      	bmi.n	8007040 <_printf_i+0x23c>
 8007018:	68e0      	ldr	r0, [r4, #12]
 800701a:	9b03      	ldr	r3, [sp, #12]
 800701c:	4298      	cmp	r0, r3
 800701e:	bfb8      	it	lt
 8007020:	4618      	movlt	r0, r3
 8007022:	e7a4      	b.n	8006f6e <_printf_i+0x16a>
 8007024:	2301      	movs	r3, #1
 8007026:	4632      	mov	r2, r6
 8007028:	4649      	mov	r1, r9
 800702a:	4640      	mov	r0, r8
 800702c:	47d0      	blx	sl
 800702e:	3001      	adds	r0, #1
 8007030:	d09b      	beq.n	8006f6a <_printf_i+0x166>
 8007032:	3501      	adds	r5, #1
 8007034:	68e3      	ldr	r3, [r4, #12]
 8007036:	9903      	ldr	r1, [sp, #12]
 8007038:	1a5b      	subs	r3, r3, r1
 800703a:	42ab      	cmp	r3, r5
 800703c:	dcf2      	bgt.n	8007024 <_printf_i+0x220>
 800703e:	e7eb      	b.n	8007018 <_printf_i+0x214>
 8007040:	2500      	movs	r5, #0
 8007042:	f104 0619 	add.w	r6, r4, #25
 8007046:	e7f5      	b.n	8007034 <_printf_i+0x230>
 8007048:	0800940e 	.word	0x0800940e
 800704c:	0800941f 	.word	0x0800941f

08007050 <_sbrk_r>:
 8007050:	b538      	push	{r3, r4, r5, lr}
 8007052:	2300      	movs	r3, #0
 8007054:	4d05      	ldr	r5, [pc, #20]	; (800706c <_sbrk_r+0x1c>)
 8007056:	4604      	mov	r4, r0
 8007058:	4608      	mov	r0, r1
 800705a:	602b      	str	r3, [r5, #0]
 800705c:	f7fb f8b8 	bl	80021d0 <_sbrk>
 8007060:	1c43      	adds	r3, r0, #1
 8007062:	d102      	bne.n	800706a <_sbrk_r+0x1a>
 8007064:	682b      	ldr	r3, [r5, #0]
 8007066:	b103      	cbz	r3, 800706a <_sbrk_r+0x1a>
 8007068:	6023      	str	r3, [r4, #0]
 800706a:	bd38      	pop	{r3, r4, r5, pc}
 800706c:	20000494 	.word	0x20000494

08007070 <siprintf>:
 8007070:	b40e      	push	{r1, r2, r3}
 8007072:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007076:	b500      	push	{lr}
 8007078:	b09c      	sub	sp, #112	; 0x70
 800707a:	ab1d      	add	r3, sp, #116	; 0x74
 800707c:	9002      	str	r0, [sp, #8]
 800707e:	9006      	str	r0, [sp, #24]
 8007080:	9107      	str	r1, [sp, #28]
 8007082:	9104      	str	r1, [sp, #16]
 8007084:	4808      	ldr	r0, [pc, #32]	; (80070a8 <siprintf+0x38>)
 8007086:	4909      	ldr	r1, [pc, #36]	; (80070ac <siprintf+0x3c>)
 8007088:	f853 2b04 	ldr.w	r2, [r3], #4
 800708c:	9105      	str	r1, [sp, #20]
 800708e:	6800      	ldr	r0, [r0, #0]
 8007090:	a902      	add	r1, sp, #8
 8007092:	9301      	str	r3, [sp, #4]
 8007094:	f001 faa2 	bl	80085dc <_svfiprintf_r>
 8007098:	2200      	movs	r2, #0
 800709a:	9b02      	ldr	r3, [sp, #8]
 800709c:	701a      	strb	r2, [r3, #0]
 800709e:	b01c      	add	sp, #112	; 0x70
 80070a0:	f85d eb04 	ldr.w	lr, [sp], #4
 80070a4:	b003      	add	sp, #12
 80070a6:	4770      	bx	lr
 80070a8:	20000014 	.word	0x20000014
 80070ac:	ffff0208 	.word	0xffff0208

080070b0 <quorem>:
 80070b0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80070b4:	6903      	ldr	r3, [r0, #16]
 80070b6:	690c      	ldr	r4, [r1, #16]
 80070b8:	4607      	mov	r7, r0
 80070ba:	42a3      	cmp	r3, r4
 80070bc:	f2c0 8083 	blt.w	80071c6 <quorem+0x116>
 80070c0:	3c01      	subs	r4, #1
 80070c2:	f100 0514 	add.w	r5, r0, #20
 80070c6:	f101 0814 	add.w	r8, r1, #20
 80070ca:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80070ce:	9301      	str	r3, [sp, #4]
 80070d0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80070d4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80070d8:	3301      	adds	r3, #1
 80070da:	429a      	cmp	r2, r3
 80070dc:	fbb2 f6f3 	udiv	r6, r2, r3
 80070e0:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80070e4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80070e8:	d332      	bcc.n	8007150 <quorem+0xa0>
 80070ea:	f04f 0e00 	mov.w	lr, #0
 80070ee:	4640      	mov	r0, r8
 80070f0:	46ac      	mov	ip, r5
 80070f2:	46f2      	mov	sl, lr
 80070f4:	f850 2b04 	ldr.w	r2, [r0], #4
 80070f8:	b293      	uxth	r3, r2
 80070fa:	fb06 e303 	mla	r3, r6, r3, lr
 80070fe:	0c12      	lsrs	r2, r2, #16
 8007100:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8007104:	fb06 e202 	mla	r2, r6, r2, lr
 8007108:	b29b      	uxth	r3, r3
 800710a:	ebaa 0303 	sub.w	r3, sl, r3
 800710e:	f8dc a000 	ldr.w	sl, [ip]
 8007112:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8007116:	fa1f fa8a 	uxth.w	sl, sl
 800711a:	4453      	add	r3, sl
 800711c:	fa1f fa82 	uxth.w	sl, r2
 8007120:	f8dc 2000 	ldr.w	r2, [ip]
 8007124:	4581      	cmp	r9, r0
 8007126:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800712a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800712e:	b29b      	uxth	r3, r3
 8007130:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007134:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8007138:	f84c 3b04 	str.w	r3, [ip], #4
 800713c:	d2da      	bcs.n	80070f4 <quorem+0x44>
 800713e:	f855 300b 	ldr.w	r3, [r5, fp]
 8007142:	b92b      	cbnz	r3, 8007150 <quorem+0xa0>
 8007144:	9b01      	ldr	r3, [sp, #4]
 8007146:	3b04      	subs	r3, #4
 8007148:	429d      	cmp	r5, r3
 800714a:	461a      	mov	r2, r3
 800714c:	d32f      	bcc.n	80071ae <quorem+0xfe>
 800714e:	613c      	str	r4, [r7, #16]
 8007150:	4638      	mov	r0, r7
 8007152:	f001 f8d1 	bl	80082f8 <__mcmp>
 8007156:	2800      	cmp	r0, #0
 8007158:	db25      	blt.n	80071a6 <quorem+0xf6>
 800715a:	4628      	mov	r0, r5
 800715c:	f04f 0c00 	mov.w	ip, #0
 8007160:	3601      	adds	r6, #1
 8007162:	f858 1b04 	ldr.w	r1, [r8], #4
 8007166:	f8d0 e000 	ldr.w	lr, [r0]
 800716a:	b28b      	uxth	r3, r1
 800716c:	ebac 0303 	sub.w	r3, ip, r3
 8007170:	fa1f f28e 	uxth.w	r2, lr
 8007174:	4413      	add	r3, r2
 8007176:	0c0a      	lsrs	r2, r1, #16
 8007178:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800717c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007180:	b29b      	uxth	r3, r3
 8007182:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007186:	45c1      	cmp	r9, r8
 8007188:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800718c:	f840 3b04 	str.w	r3, [r0], #4
 8007190:	d2e7      	bcs.n	8007162 <quorem+0xb2>
 8007192:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007196:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800719a:	b922      	cbnz	r2, 80071a6 <quorem+0xf6>
 800719c:	3b04      	subs	r3, #4
 800719e:	429d      	cmp	r5, r3
 80071a0:	461a      	mov	r2, r3
 80071a2:	d30a      	bcc.n	80071ba <quorem+0x10a>
 80071a4:	613c      	str	r4, [r7, #16]
 80071a6:	4630      	mov	r0, r6
 80071a8:	b003      	add	sp, #12
 80071aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80071ae:	6812      	ldr	r2, [r2, #0]
 80071b0:	3b04      	subs	r3, #4
 80071b2:	2a00      	cmp	r2, #0
 80071b4:	d1cb      	bne.n	800714e <quorem+0x9e>
 80071b6:	3c01      	subs	r4, #1
 80071b8:	e7c6      	b.n	8007148 <quorem+0x98>
 80071ba:	6812      	ldr	r2, [r2, #0]
 80071bc:	3b04      	subs	r3, #4
 80071be:	2a00      	cmp	r2, #0
 80071c0:	d1f0      	bne.n	80071a4 <quorem+0xf4>
 80071c2:	3c01      	subs	r4, #1
 80071c4:	e7eb      	b.n	800719e <quorem+0xee>
 80071c6:	2000      	movs	r0, #0
 80071c8:	e7ee      	b.n	80071a8 <quorem+0xf8>
 80071ca:	0000      	movs	r0, r0
 80071cc:	0000      	movs	r0, r0
	...

080071d0 <_dtoa_r>:
 80071d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80071d4:	4616      	mov	r6, r2
 80071d6:	461f      	mov	r7, r3
 80071d8:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80071da:	b099      	sub	sp, #100	; 0x64
 80071dc:	4605      	mov	r5, r0
 80071de:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80071e2:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 80071e6:	b974      	cbnz	r4, 8007206 <_dtoa_r+0x36>
 80071e8:	2010      	movs	r0, #16
 80071ea:	f7ff fa13 	bl	8006614 <malloc>
 80071ee:	4602      	mov	r2, r0
 80071f0:	6268      	str	r0, [r5, #36]	; 0x24
 80071f2:	b920      	cbnz	r0, 80071fe <_dtoa_r+0x2e>
 80071f4:	21ea      	movs	r1, #234	; 0xea
 80071f6:	4bae      	ldr	r3, [pc, #696]	; (80074b0 <_dtoa_r+0x2e0>)
 80071f8:	48ae      	ldr	r0, [pc, #696]	; (80074b4 <_dtoa_r+0x2e4>)
 80071fa:	f001 faef 	bl	80087dc <__assert_func>
 80071fe:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007202:	6004      	str	r4, [r0, #0]
 8007204:	60c4      	str	r4, [r0, #12]
 8007206:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8007208:	6819      	ldr	r1, [r3, #0]
 800720a:	b151      	cbz	r1, 8007222 <_dtoa_r+0x52>
 800720c:	685a      	ldr	r2, [r3, #4]
 800720e:	2301      	movs	r3, #1
 8007210:	4093      	lsls	r3, r2
 8007212:	604a      	str	r2, [r1, #4]
 8007214:	608b      	str	r3, [r1, #8]
 8007216:	4628      	mov	r0, r5
 8007218:	f000 fe34 	bl	8007e84 <_Bfree>
 800721c:	2200      	movs	r2, #0
 800721e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8007220:	601a      	str	r2, [r3, #0]
 8007222:	1e3b      	subs	r3, r7, #0
 8007224:	bfaf      	iteee	ge
 8007226:	2300      	movge	r3, #0
 8007228:	2201      	movlt	r2, #1
 800722a:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800722e:	9305      	strlt	r3, [sp, #20]
 8007230:	bfa8      	it	ge
 8007232:	f8c8 3000 	strge.w	r3, [r8]
 8007236:	f8dd 9014 	ldr.w	r9, [sp, #20]
 800723a:	4b9f      	ldr	r3, [pc, #636]	; (80074b8 <_dtoa_r+0x2e8>)
 800723c:	bfb8      	it	lt
 800723e:	f8c8 2000 	strlt.w	r2, [r8]
 8007242:	ea33 0309 	bics.w	r3, r3, r9
 8007246:	d119      	bne.n	800727c <_dtoa_r+0xac>
 8007248:	f242 730f 	movw	r3, #9999	; 0x270f
 800724c:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800724e:	6013      	str	r3, [r2, #0]
 8007250:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007254:	4333      	orrs	r3, r6
 8007256:	f000 8580 	beq.w	8007d5a <_dtoa_r+0xb8a>
 800725a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800725c:	b953      	cbnz	r3, 8007274 <_dtoa_r+0xa4>
 800725e:	4b97      	ldr	r3, [pc, #604]	; (80074bc <_dtoa_r+0x2ec>)
 8007260:	e022      	b.n	80072a8 <_dtoa_r+0xd8>
 8007262:	4b97      	ldr	r3, [pc, #604]	; (80074c0 <_dtoa_r+0x2f0>)
 8007264:	9308      	str	r3, [sp, #32]
 8007266:	3308      	adds	r3, #8
 8007268:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800726a:	6013      	str	r3, [r2, #0]
 800726c:	9808      	ldr	r0, [sp, #32]
 800726e:	b019      	add	sp, #100	; 0x64
 8007270:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007274:	4b91      	ldr	r3, [pc, #580]	; (80074bc <_dtoa_r+0x2ec>)
 8007276:	9308      	str	r3, [sp, #32]
 8007278:	3303      	adds	r3, #3
 800727a:	e7f5      	b.n	8007268 <_dtoa_r+0x98>
 800727c:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8007280:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 8007284:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007288:	2200      	movs	r2, #0
 800728a:	2300      	movs	r3, #0
 800728c:	f7f9 fb8c 	bl	80009a8 <__aeabi_dcmpeq>
 8007290:	4680      	mov	r8, r0
 8007292:	b158      	cbz	r0, 80072ac <_dtoa_r+0xdc>
 8007294:	2301      	movs	r3, #1
 8007296:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8007298:	6013      	str	r3, [r2, #0]
 800729a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800729c:	2b00      	cmp	r3, #0
 800729e:	f000 8559 	beq.w	8007d54 <_dtoa_r+0xb84>
 80072a2:	4888      	ldr	r0, [pc, #544]	; (80074c4 <_dtoa_r+0x2f4>)
 80072a4:	6018      	str	r0, [r3, #0]
 80072a6:	1e43      	subs	r3, r0, #1
 80072a8:	9308      	str	r3, [sp, #32]
 80072aa:	e7df      	b.n	800726c <_dtoa_r+0x9c>
 80072ac:	ab16      	add	r3, sp, #88	; 0x58
 80072ae:	9301      	str	r3, [sp, #4]
 80072b0:	ab17      	add	r3, sp, #92	; 0x5c
 80072b2:	9300      	str	r3, [sp, #0]
 80072b4:	4628      	mov	r0, r5
 80072b6:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80072ba:	f001 f8c9 	bl	8008450 <__d2b>
 80072be:	f3c9 540a 	ubfx	r4, r9, #20, #11
 80072c2:	4682      	mov	sl, r0
 80072c4:	2c00      	cmp	r4, #0
 80072c6:	d07e      	beq.n	80073c6 <_dtoa_r+0x1f6>
 80072c8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80072cc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80072ce:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 80072d2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80072d6:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 80072da:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 80072de:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 80072e2:	2200      	movs	r2, #0
 80072e4:	4b78      	ldr	r3, [pc, #480]	; (80074c8 <_dtoa_r+0x2f8>)
 80072e6:	f7f8 ff3f 	bl	8000168 <__aeabi_dsub>
 80072ea:	a36b      	add	r3, pc, #428	; (adr r3, 8007498 <_dtoa_r+0x2c8>)
 80072ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072f0:	f7f9 f8f2 	bl	80004d8 <__aeabi_dmul>
 80072f4:	a36a      	add	r3, pc, #424	; (adr r3, 80074a0 <_dtoa_r+0x2d0>)
 80072f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072fa:	f7f8 ff37 	bl	800016c <__adddf3>
 80072fe:	4606      	mov	r6, r0
 8007300:	4620      	mov	r0, r4
 8007302:	460f      	mov	r7, r1
 8007304:	f7f9 f87e 	bl	8000404 <__aeabi_i2d>
 8007308:	a367      	add	r3, pc, #412	; (adr r3, 80074a8 <_dtoa_r+0x2d8>)
 800730a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800730e:	f7f9 f8e3 	bl	80004d8 <__aeabi_dmul>
 8007312:	4602      	mov	r2, r0
 8007314:	460b      	mov	r3, r1
 8007316:	4630      	mov	r0, r6
 8007318:	4639      	mov	r1, r7
 800731a:	f7f8 ff27 	bl	800016c <__adddf3>
 800731e:	4606      	mov	r6, r0
 8007320:	460f      	mov	r7, r1
 8007322:	f7f9 fb89 	bl	8000a38 <__aeabi_d2iz>
 8007326:	2200      	movs	r2, #0
 8007328:	4681      	mov	r9, r0
 800732a:	2300      	movs	r3, #0
 800732c:	4630      	mov	r0, r6
 800732e:	4639      	mov	r1, r7
 8007330:	f7f9 fb44 	bl	80009bc <__aeabi_dcmplt>
 8007334:	b148      	cbz	r0, 800734a <_dtoa_r+0x17a>
 8007336:	4648      	mov	r0, r9
 8007338:	f7f9 f864 	bl	8000404 <__aeabi_i2d>
 800733c:	4632      	mov	r2, r6
 800733e:	463b      	mov	r3, r7
 8007340:	f7f9 fb32 	bl	80009a8 <__aeabi_dcmpeq>
 8007344:	b908      	cbnz	r0, 800734a <_dtoa_r+0x17a>
 8007346:	f109 39ff 	add.w	r9, r9, #4294967295
 800734a:	f1b9 0f16 	cmp.w	r9, #22
 800734e:	d857      	bhi.n	8007400 <_dtoa_r+0x230>
 8007350:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007354:	4b5d      	ldr	r3, [pc, #372]	; (80074cc <_dtoa_r+0x2fc>)
 8007356:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 800735a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800735e:	f7f9 fb2d 	bl	80009bc <__aeabi_dcmplt>
 8007362:	2800      	cmp	r0, #0
 8007364:	d04e      	beq.n	8007404 <_dtoa_r+0x234>
 8007366:	2300      	movs	r3, #0
 8007368:	f109 39ff 	add.w	r9, r9, #4294967295
 800736c:	930f      	str	r3, [sp, #60]	; 0x3c
 800736e:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8007370:	1b1c      	subs	r4, r3, r4
 8007372:	1e63      	subs	r3, r4, #1
 8007374:	9309      	str	r3, [sp, #36]	; 0x24
 8007376:	bf49      	itett	mi
 8007378:	f1c4 0301 	rsbmi	r3, r4, #1
 800737c:	2300      	movpl	r3, #0
 800737e:	9306      	strmi	r3, [sp, #24]
 8007380:	2300      	movmi	r3, #0
 8007382:	bf54      	ite	pl
 8007384:	9306      	strpl	r3, [sp, #24]
 8007386:	9309      	strmi	r3, [sp, #36]	; 0x24
 8007388:	f1b9 0f00 	cmp.w	r9, #0
 800738c:	db3c      	blt.n	8007408 <_dtoa_r+0x238>
 800738e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007390:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8007394:	444b      	add	r3, r9
 8007396:	9309      	str	r3, [sp, #36]	; 0x24
 8007398:	2300      	movs	r3, #0
 800739a:	930a      	str	r3, [sp, #40]	; 0x28
 800739c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800739e:	2b09      	cmp	r3, #9
 80073a0:	d86c      	bhi.n	800747c <_dtoa_r+0x2ac>
 80073a2:	2b05      	cmp	r3, #5
 80073a4:	bfc4      	itt	gt
 80073a6:	3b04      	subgt	r3, #4
 80073a8:	9322      	strgt	r3, [sp, #136]	; 0x88
 80073aa:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80073ac:	bfc8      	it	gt
 80073ae:	2400      	movgt	r4, #0
 80073b0:	f1a3 0302 	sub.w	r3, r3, #2
 80073b4:	bfd8      	it	le
 80073b6:	2401      	movle	r4, #1
 80073b8:	2b03      	cmp	r3, #3
 80073ba:	f200 808b 	bhi.w	80074d4 <_dtoa_r+0x304>
 80073be:	e8df f003 	tbb	[pc, r3]
 80073c2:	4f2d      	.short	0x4f2d
 80073c4:	5b4d      	.short	0x5b4d
 80073c6:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 80073ca:	441c      	add	r4, r3
 80073cc:	f204 4332 	addw	r3, r4, #1074	; 0x432
 80073d0:	2b20      	cmp	r3, #32
 80073d2:	bfc3      	ittte	gt
 80073d4:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80073d8:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 80073dc:	fa09 f303 	lslgt.w	r3, r9, r3
 80073e0:	f1c3 0320 	rsble	r3, r3, #32
 80073e4:	bfc6      	itte	gt
 80073e6:	fa26 f000 	lsrgt.w	r0, r6, r0
 80073ea:	4318      	orrgt	r0, r3
 80073ec:	fa06 f003 	lslle.w	r0, r6, r3
 80073f0:	f7f8 fff8 	bl	80003e4 <__aeabi_ui2d>
 80073f4:	2301      	movs	r3, #1
 80073f6:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 80073fa:	3c01      	subs	r4, #1
 80073fc:	9313      	str	r3, [sp, #76]	; 0x4c
 80073fe:	e770      	b.n	80072e2 <_dtoa_r+0x112>
 8007400:	2301      	movs	r3, #1
 8007402:	e7b3      	b.n	800736c <_dtoa_r+0x19c>
 8007404:	900f      	str	r0, [sp, #60]	; 0x3c
 8007406:	e7b2      	b.n	800736e <_dtoa_r+0x19e>
 8007408:	9b06      	ldr	r3, [sp, #24]
 800740a:	eba3 0309 	sub.w	r3, r3, r9
 800740e:	9306      	str	r3, [sp, #24]
 8007410:	f1c9 0300 	rsb	r3, r9, #0
 8007414:	930a      	str	r3, [sp, #40]	; 0x28
 8007416:	2300      	movs	r3, #0
 8007418:	930e      	str	r3, [sp, #56]	; 0x38
 800741a:	e7bf      	b.n	800739c <_dtoa_r+0x1cc>
 800741c:	2300      	movs	r3, #0
 800741e:	930b      	str	r3, [sp, #44]	; 0x2c
 8007420:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007422:	2b00      	cmp	r3, #0
 8007424:	dc59      	bgt.n	80074da <_dtoa_r+0x30a>
 8007426:	f04f 0b01 	mov.w	fp, #1
 800742a:	465b      	mov	r3, fp
 800742c:	f8cd b008 	str.w	fp, [sp, #8]
 8007430:	f8cd b08c 	str.w	fp, [sp, #140]	; 0x8c
 8007434:	2200      	movs	r2, #0
 8007436:	6a68      	ldr	r0, [r5, #36]	; 0x24
 8007438:	6042      	str	r2, [r0, #4]
 800743a:	2204      	movs	r2, #4
 800743c:	f102 0614 	add.w	r6, r2, #20
 8007440:	429e      	cmp	r6, r3
 8007442:	6841      	ldr	r1, [r0, #4]
 8007444:	d94f      	bls.n	80074e6 <_dtoa_r+0x316>
 8007446:	4628      	mov	r0, r5
 8007448:	f000 fcdc 	bl	8007e04 <_Balloc>
 800744c:	9008      	str	r0, [sp, #32]
 800744e:	2800      	cmp	r0, #0
 8007450:	d14d      	bne.n	80074ee <_dtoa_r+0x31e>
 8007452:	4602      	mov	r2, r0
 8007454:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8007458:	4b1d      	ldr	r3, [pc, #116]	; (80074d0 <_dtoa_r+0x300>)
 800745a:	e6cd      	b.n	80071f8 <_dtoa_r+0x28>
 800745c:	2301      	movs	r3, #1
 800745e:	e7de      	b.n	800741e <_dtoa_r+0x24e>
 8007460:	2300      	movs	r3, #0
 8007462:	930b      	str	r3, [sp, #44]	; 0x2c
 8007464:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007466:	eb09 0b03 	add.w	fp, r9, r3
 800746a:	f10b 0301 	add.w	r3, fp, #1
 800746e:	2b01      	cmp	r3, #1
 8007470:	9302      	str	r3, [sp, #8]
 8007472:	bfb8      	it	lt
 8007474:	2301      	movlt	r3, #1
 8007476:	e7dd      	b.n	8007434 <_dtoa_r+0x264>
 8007478:	2301      	movs	r3, #1
 800747a:	e7f2      	b.n	8007462 <_dtoa_r+0x292>
 800747c:	2401      	movs	r4, #1
 800747e:	2300      	movs	r3, #0
 8007480:	940b      	str	r4, [sp, #44]	; 0x2c
 8007482:	9322      	str	r3, [sp, #136]	; 0x88
 8007484:	f04f 3bff 	mov.w	fp, #4294967295
 8007488:	2200      	movs	r2, #0
 800748a:	2312      	movs	r3, #18
 800748c:	f8cd b008 	str.w	fp, [sp, #8]
 8007490:	9223      	str	r2, [sp, #140]	; 0x8c
 8007492:	e7cf      	b.n	8007434 <_dtoa_r+0x264>
 8007494:	f3af 8000 	nop.w
 8007498:	636f4361 	.word	0x636f4361
 800749c:	3fd287a7 	.word	0x3fd287a7
 80074a0:	8b60c8b3 	.word	0x8b60c8b3
 80074a4:	3fc68a28 	.word	0x3fc68a28
 80074a8:	509f79fb 	.word	0x509f79fb
 80074ac:	3fd34413 	.word	0x3fd34413
 80074b0:	0800943d 	.word	0x0800943d
 80074b4:	08009454 	.word	0x08009454
 80074b8:	7ff00000 	.word	0x7ff00000
 80074bc:	08009439 	.word	0x08009439
 80074c0:	08009430 	.word	0x08009430
 80074c4:	0800940d 	.word	0x0800940d
 80074c8:	3ff80000 	.word	0x3ff80000
 80074cc:	08009550 	.word	0x08009550
 80074d0:	080094b3 	.word	0x080094b3
 80074d4:	2301      	movs	r3, #1
 80074d6:	930b      	str	r3, [sp, #44]	; 0x2c
 80074d8:	e7d4      	b.n	8007484 <_dtoa_r+0x2b4>
 80074da:	f8dd b08c 	ldr.w	fp, [sp, #140]	; 0x8c
 80074de:	465b      	mov	r3, fp
 80074e0:	f8cd b008 	str.w	fp, [sp, #8]
 80074e4:	e7a6      	b.n	8007434 <_dtoa_r+0x264>
 80074e6:	3101      	adds	r1, #1
 80074e8:	6041      	str	r1, [r0, #4]
 80074ea:	0052      	lsls	r2, r2, #1
 80074ec:	e7a6      	b.n	800743c <_dtoa_r+0x26c>
 80074ee:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80074f0:	9a08      	ldr	r2, [sp, #32]
 80074f2:	601a      	str	r2, [r3, #0]
 80074f4:	9b02      	ldr	r3, [sp, #8]
 80074f6:	2b0e      	cmp	r3, #14
 80074f8:	f200 80a8 	bhi.w	800764c <_dtoa_r+0x47c>
 80074fc:	2c00      	cmp	r4, #0
 80074fe:	f000 80a5 	beq.w	800764c <_dtoa_r+0x47c>
 8007502:	f1b9 0f00 	cmp.w	r9, #0
 8007506:	dd34      	ble.n	8007572 <_dtoa_r+0x3a2>
 8007508:	4a9a      	ldr	r2, [pc, #616]	; (8007774 <_dtoa_r+0x5a4>)
 800750a:	f009 030f 	and.w	r3, r9, #15
 800750e:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8007512:	f419 7f80 	tst.w	r9, #256	; 0x100
 8007516:	e9d3 3400 	ldrd	r3, r4, [r3]
 800751a:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 800751e:	ea4f 1429 	mov.w	r4, r9, asr #4
 8007522:	d016      	beq.n	8007552 <_dtoa_r+0x382>
 8007524:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007528:	4b93      	ldr	r3, [pc, #588]	; (8007778 <_dtoa_r+0x5a8>)
 800752a:	2703      	movs	r7, #3
 800752c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007530:	f7f9 f8fc 	bl	800072c <__aeabi_ddiv>
 8007534:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007538:	f004 040f 	and.w	r4, r4, #15
 800753c:	4e8e      	ldr	r6, [pc, #568]	; (8007778 <_dtoa_r+0x5a8>)
 800753e:	b954      	cbnz	r4, 8007556 <_dtoa_r+0x386>
 8007540:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007544:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007548:	f7f9 f8f0 	bl	800072c <__aeabi_ddiv>
 800754c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007550:	e029      	b.n	80075a6 <_dtoa_r+0x3d6>
 8007552:	2702      	movs	r7, #2
 8007554:	e7f2      	b.n	800753c <_dtoa_r+0x36c>
 8007556:	07e1      	lsls	r1, r4, #31
 8007558:	d508      	bpl.n	800756c <_dtoa_r+0x39c>
 800755a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800755e:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007562:	f7f8 ffb9 	bl	80004d8 <__aeabi_dmul>
 8007566:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800756a:	3701      	adds	r7, #1
 800756c:	1064      	asrs	r4, r4, #1
 800756e:	3608      	adds	r6, #8
 8007570:	e7e5      	b.n	800753e <_dtoa_r+0x36e>
 8007572:	f000 80a5 	beq.w	80076c0 <_dtoa_r+0x4f0>
 8007576:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800757a:	f1c9 0400 	rsb	r4, r9, #0
 800757e:	4b7d      	ldr	r3, [pc, #500]	; (8007774 <_dtoa_r+0x5a4>)
 8007580:	f004 020f 	and.w	r2, r4, #15
 8007584:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007588:	e9d3 2300 	ldrd	r2, r3, [r3]
 800758c:	f7f8 ffa4 	bl	80004d8 <__aeabi_dmul>
 8007590:	2702      	movs	r7, #2
 8007592:	2300      	movs	r3, #0
 8007594:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007598:	4e77      	ldr	r6, [pc, #476]	; (8007778 <_dtoa_r+0x5a8>)
 800759a:	1124      	asrs	r4, r4, #4
 800759c:	2c00      	cmp	r4, #0
 800759e:	f040 8084 	bne.w	80076aa <_dtoa_r+0x4da>
 80075a2:	2b00      	cmp	r3, #0
 80075a4:	d1d2      	bne.n	800754c <_dtoa_r+0x37c>
 80075a6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80075a8:	2b00      	cmp	r3, #0
 80075aa:	f000 808b 	beq.w	80076c4 <_dtoa_r+0x4f4>
 80075ae:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 80075b2:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 80075b6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80075ba:	2200      	movs	r2, #0
 80075bc:	4b6f      	ldr	r3, [pc, #444]	; (800777c <_dtoa_r+0x5ac>)
 80075be:	f7f9 f9fd 	bl	80009bc <__aeabi_dcmplt>
 80075c2:	2800      	cmp	r0, #0
 80075c4:	d07e      	beq.n	80076c4 <_dtoa_r+0x4f4>
 80075c6:	9b02      	ldr	r3, [sp, #8]
 80075c8:	2b00      	cmp	r3, #0
 80075ca:	d07b      	beq.n	80076c4 <_dtoa_r+0x4f4>
 80075cc:	f1bb 0f00 	cmp.w	fp, #0
 80075d0:	dd38      	ble.n	8007644 <_dtoa_r+0x474>
 80075d2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80075d6:	2200      	movs	r2, #0
 80075d8:	4b69      	ldr	r3, [pc, #420]	; (8007780 <_dtoa_r+0x5b0>)
 80075da:	f7f8 ff7d 	bl	80004d8 <__aeabi_dmul>
 80075de:	465c      	mov	r4, fp
 80075e0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80075e4:	f109 38ff 	add.w	r8, r9, #4294967295
 80075e8:	3701      	adds	r7, #1
 80075ea:	4638      	mov	r0, r7
 80075ec:	f7f8 ff0a 	bl	8000404 <__aeabi_i2d>
 80075f0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80075f4:	f7f8 ff70 	bl	80004d8 <__aeabi_dmul>
 80075f8:	2200      	movs	r2, #0
 80075fa:	4b62      	ldr	r3, [pc, #392]	; (8007784 <_dtoa_r+0x5b4>)
 80075fc:	f7f8 fdb6 	bl	800016c <__adddf3>
 8007600:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8007604:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8007608:	9611      	str	r6, [sp, #68]	; 0x44
 800760a:	2c00      	cmp	r4, #0
 800760c:	d15d      	bne.n	80076ca <_dtoa_r+0x4fa>
 800760e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007612:	2200      	movs	r2, #0
 8007614:	4b5c      	ldr	r3, [pc, #368]	; (8007788 <_dtoa_r+0x5b8>)
 8007616:	f7f8 fda7 	bl	8000168 <__aeabi_dsub>
 800761a:	4602      	mov	r2, r0
 800761c:	460b      	mov	r3, r1
 800761e:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007622:	4633      	mov	r3, r6
 8007624:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8007626:	f7f9 f9e7 	bl	80009f8 <__aeabi_dcmpgt>
 800762a:	2800      	cmp	r0, #0
 800762c:	f040 829e 	bne.w	8007b6c <_dtoa_r+0x99c>
 8007630:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007634:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8007636:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800763a:	f7f9 f9bf 	bl	80009bc <__aeabi_dcmplt>
 800763e:	2800      	cmp	r0, #0
 8007640:	f040 8292 	bne.w	8007b68 <_dtoa_r+0x998>
 8007644:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8007648:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800764c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800764e:	2b00      	cmp	r3, #0
 8007650:	f2c0 8153 	blt.w	80078fa <_dtoa_r+0x72a>
 8007654:	f1b9 0f0e 	cmp.w	r9, #14
 8007658:	f300 814f 	bgt.w	80078fa <_dtoa_r+0x72a>
 800765c:	4b45      	ldr	r3, [pc, #276]	; (8007774 <_dtoa_r+0x5a4>)
 800765e:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 8007662:	e9d3 3400 	ldrd	r3, r4, [r3]
 8007666:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800766a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800766c:	2b00      	cmp	r3, #0
 800766e:	f280 80db 	bge.w	8007828 <_dtoa_r+0x658>
 8007672:	9b02      	ldr	r3, [sp, #8]
 8007674:	2b00      	cmp	r3, #0
 8007676:	f300 80d7 	bgt.w	8007828 <_dtoa_r+0x658>
 800767a:	f040 8274 	bne.w	8007b66 <_dtoa_r+0x996>
 800767e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007682:	2200      	movs	r2, #0
 8007684:	4b40      	ldr	r3, [pc, #256]	; (8007788 <_dtoa_r+0x5b8>)
 8007686:	f7f8 ff27 	bl	80004d8 <__aeabi_dmul>
 800768a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800768e:	f7f9 f9a9 	bl	80009e4 <__aeabi_dcmpge>
 8007692:	9c02      	ldr	r4, [sp, #8]
 8007694:	4626      	mov	r6, r4
 8007696:	2800      	cmp	r0, #0
 8007698:	f040 824a 	bne.w	8007b30 <_dtoa_r+0x960>
 800769c:	2331      	movs	r3, #49	; 0x31
 800769e:	9f08      	ldr	r7, [sp, #32]
 80076a0:	f109 0901 	add.w	r9, r9, #1
 80076a4:	f807 3b01 	strb.w	r3, [r7], #1
 80076a8:	e246      	b.n	8007b38 <_dtoa_r+0x968>
 80076aa:	07e2      	lsls	r2, r4, #31
 80076ac:	d505      	bpl.n	80076ba <_dtoa_r+0x4ea>
 80076ae:	e9d6 2300 	ldrd	r2, r3, [r6]
 80076b2:	f7f8 ff11 	bl	80004d8 <__aeabi_dmul>
 80076b6:	2301      	movs	r3, #1
 80076b8:	3701      	adds	r7, #1
 80076ba:	1064      	asrs	r4, r4, #1
 80076bc:	3608      	adds	r6, #8
 80076be:	e76d      	b.n	800759c <_dtoa_r+0x3cc>
 80076c0:	2702      	movs	r7, #2
 80076c2:	e770      	b.n	80075a6 <_dtoa_r+0x3d6>
 80076c4:	46c8      	mov	r8, r9
 80076c6:	9c02      	ldr	r4, [sp, #8]
 80076c8:	e78f      	b.n	80075ea <_dtoa_r+0x41a>
 80076ca:	9908      	ldr	r1, [sp, #32]
 80076cc:	4b29      	ldr	r3, [pc, #164]	; (8007774 <_dtoa_r+0x5a4>)
 80076ce:	4421      	add	r1, r4
 80076d0:	9112      	str	r1, [sp, #72]	; 0x48
 80076d2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80076d4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80076d8:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 80076dc:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80076e0:	2900      	cmp	r1, #0
 80076e2:	d055      	beq.n	8007790 <_dtoa_r+0x5c0>
 80076e4:	2000      	movs	r0, #0
 80076e6:	4929      	ldr	r1, [pc, #164]	; (800778c <_dtoa_r+0x5bc>)
 80076e8:	f7f9 f820 	bl	800072c <__aeabi_ddiv>
 80076ec:	463b      	mov	r3, r7
 80076ee:	4632      	mov	r2, r6
 80076f0:	f7f8 fd3a 	bl	8000168 <__aeabi_dsub>
 80076f4:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80076f8:	9f08      	ldr	r7, [sp, #32]
 80076fa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80076fe:	f7f9 f99b 	bl	8000a38 <__aeabi_d2iz>
 8007702:	4604      	mov	r4, r0
 8007704:	f7f8 fe7e 	bl	8000404 <__aeabi_i2d>
 8007708:	4602      	mov	r2, r0
 800770a:	460b      	mov	r3, r1
 800770c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007710:	f7f8 fd2a 	bl	8000168 <__aeabi_dsub>
 8007714:	4602      	mov	r2, r0
 8007716:	460b      	mov	r3, r1
 8007718:	3430      	adds	r4, #48	; 0x30
 800771a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800771e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007722:	f807 4b01 	strb.w	r4, [r7], #1
 8007726:	f7f9 f949 	bl	80009bc <__aeabi_dcmplt>
 800772a:	2800      	cmp	r0, #0
 800772c:	d174      	bne.n	8007818 <_dtoa_r+0x648>
 800772e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007732:	2000      	movs	r0, #0
 8007734:	4911      	ldr	r1, [pc, #68]	; (800777c <_dtoa_r+0x5ac>)
 8007736:	f7f8 fd17 	bl	8000168 <__aeabi_dsub>
 800773a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800773e:	f7f9 f93d 	bl	80009bc <__aeabi_dcmplt>
 8007742:	2800      	cmp	r0, #0
 8007744:	f040 80b6 	bne.w	80078b4 <_dtoa_r+0x6e4>
 8007748:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800774a:	429f      	cmp	r7, r3
 800774c:	f43f af7a 	beq.w	8007644 <_dtoa_r+0x474>
 8007750:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007754:	2200      	movs	r2, #0
 8007756:	4b0a      	ldr	r3, [pc, #40]	; (8007780 <_dtoa_r+0x5b0>)
 8007758:	f7f8 febe 	bl	80004d8 <__aeabi_dmul>
 800775c:	2200      	movs	r2, #0
 800775e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8007762:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007766:	4b06      	ldr	r3, [pc, #24]	; (8007780 <_dtoa_r+0x5b0>)
 8007768:	f7f8 feb6 	bl	80004d8 <__aeabi_dmul>
 800776c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007770:	e7c3      	b.n	80076fa <_dtoa_r+0x52a>
 8007772:	bf00      	nop
 8007774:	08009550 	.word	0x08009550
 8007778:	08009528 	.word	0x08009528
 800777c:	3ff00000 	.word	0x3ff00000
 8007780:	40240000 	.word	0x40240000
 8007784:	401c0000 	.word	0x401c0000
 8007788:	40140000 	.word	0x40140000
 800778c:	3fe00000 	.word	0x3fe00000
 8007790:	4630      	mov	r0, r6
 8007792:	4639      	mov	r1, r7
 8007794:	f7f8 fea0 	bl	80004d8 <__aeabi_dmul>
 8007798:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800779a:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800779e:	9c08      	ldr	r4, [sp, #32]
 80077a0:	9314      	str	r3, [sp, #80]	; 0x50
 80077a2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80077a6:	f7f9 f947 	bl	8000a38 <__aeabi_d2iz>
 80077aa:	9015      	str	r0, [sp, #84]	; 0x54
 80077ac:	f7f8 fe2a 	bl	8000404 <__aeabi_i2d>
 80077b0:	4602      	mov	r2, r0
 80077b2:	460b      	mov	r3, r1
 80077b4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80077b8:	f7f8 fcd6 	bl	8000168 <__aeabi_dsub>
 80077bc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80077be:	4606      	mov	r6, r0
 80077c0:	3330      	adds	r3, #48	; 0x30
 80077c2:	f804 3b01 	strb.w	r3, [r4], #1
 80077c6:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80077c8:	460f      	mov	r7, r1
 80077ca:	429c      	cmp	r4, r3
 80077cc:	f04f 0200 	mov.w	r2, #0
 80077d0:	d124      	bne.n	800781c <_dtoa_r+0x64c>
 80077d2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80077d6:	4bb3      	ldr	r3, [pc, #716]	; (8007aa4 <_dtoa_r+0x8d4>)
 80077d8:	f7f8 fcc8 	bl	800016c <__adddf3>
 80077dc:	4602      	mov	r2, r0
 80077de:	460b      	mov	r3, r1
 80077e0:	4630      	mov	r0, r6
 80077e2:	4639      	mov	r1, r7
 80077e4:	f7f9 f908 	bl	80009f8 <__aeabi_dcmpgt>
 80077e8:	2800      	cmp	r0, #0
 80077ea:	d162      	bne.n	80078b2 <_dtoa_r+0x6e2>
 80077ec:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80077f0:	2000      	movs	r0, #0
 80077f2:	49ac      	ldr	r1, [pc, #688]	; (8007aa4 <_dtoa_r+0x8d4>)
 80077f4:	f7f8 fcb8 	bl	8000168 <__aeabi_dsub>
 80077f8:	4602      	mov	r2, r0
 80077fa:	460b      	mov	r3, r1
 80077fc:	4630      	mov	r0, r6
 80077fe:	4639      	mov	r1, r7
 8007800:	f7f9 f8dc 	bl	80009bc <__aeabi_dcmplt>
 8007804:	2800      	cmp	r0, #0
 8007806:	f43f af1d 	beq.w	8007644 <_dtoa_r+0x474>
 800780a:	9f14      	ldr	r7, [sp, #80]	; 0x50
 800780c:	1e7b      	subs	r3, r7, #1
 800780e:	9314      	str	r3, [sp, #80]	; 0x50
 8007810:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 8007814:	2b30      	cmp	r3, #48	; 0x30
 8007816:	d0f8      	beq.n	800780a <_dtoa_r+0x63a>
 8007818:	46c1      	mov	r9, r8
 800781a:	e03a      	b.n	8007892 <_dtoa_r+0x6c2>
 800781c:	4ba2      	ldr	r3, [pc, #648]	; (8007aa8 <_dtoa_r+0x8d8>)
 800781e:	f7f8 fe5b 	bl	80004d8 <__aeabi_dmul>
 8007822:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007826:	e7bc      	b.n	80077a2 <_dtoa_r+0x5d2>
 8007828:	9f08      	ldr	r7, [sp, #32]
 800782a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800782e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007832:	f7f8 ff7b 	bl	800072c <__aeabi_ddiv>
 8007836:	f7f9 f8ff 	bl	8000a38 <__aeabi_d2iz>
 800783a:	4604      	mov	r4, r0
 800783c:	f7f8 fde2 	bl	8000404 <__aeabi_i2d>
 8007840:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007844:	f7f8 fe48 	bl	80004d8 <__aeabi_dmul>
 8007848:	f104 0630 	add.w	r6, r4, #48	; 0x30
 800784c:	460b      	mov	r3, r1
 800784e:	4602      	mov	r2, r0
 8007850:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007854:	f7f8 fc88 	bl	8000168 <__aeabi_dsub>
 8007858:	f807 6b01 	strb.w	r6, [r7], #1
 800785c:	9e08      	ldr	r6, [sp, #32]
 800785e:	9b02      	ldr	r3, [sp, #8]
 8007860:	1bbe      	subs	r6, r7, r6
 8007862:	42b3      	cmp	r3, r6
 8007864:	d13a      	bne.n	80078dc <_dtoa_r+0x70c>
 8007866:	4602      	mov	r2, r0
 8007868:	460b      	mov	r3, r1
 800786a:	f7f8 fc7f 	bl	800016c <__adddf3>
 800786e:	4602      	mov	r2, r0
 8007870:	460b      	mov	r3, r1
 8007872:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007876:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800787a:	f7f9 f8bd 	bl	80009f8 <__aeabi_dcmpgt>
 800787e:	bb58      	cbnz	r0, 80078d8 <_dtoa_r+0x708>
 8007880:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007884:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007888:	f7f9 f88e 	bl	80009a8 <__aeabi_dcmpeq>
 800788c:	b108      	cbz	r0, 8007892 <_dtoa_r+0x6c2>
 800788e:	07e1      	lsls	r1, r4, #31
 8007890:	d422      	bmi.n	80078d8 <_dtoa_r+0x708>
 8007892:	4628      	mov	r0, r5
 8007894:	4651      	mov	r1, sl
 8007896:	f000 faf5 	bl	8007e84 <_Bfree>
 800789a:	2300      	movs	r3, #0
 800789c:	703b      	strb	r3, [r7, #0]
 800789e:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80078a0:	f109 0001 	add.w	r0, r9, #1
 80078a4:	6018      	str	r0, [r3, #0]
 80078a6:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80078a8:	2b00      	cmp	r3, #0
 80078aa:	f43f acdf 	beq.w	800726c <_dtoa_r+0x9c>
 80078ae:	601f      	str	r7, [r3, #0]
 80078b0:	e4dc      	b.n	800726c <_dtoa_r+0x9c>
 80078b2:	4627      	mov	r7, r4
 80078b4:	463b      	mov	r3, r7
 80078b6:	461f      	mov	r7, r3
 80078b8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80078bc:	2a39      	cmp	r2, #57	; 0x39
 80078be:	d107      	bne.n	80078d0 <_dtoa_r+0x700>
 80078c0:	9a08      	ldr	r2, [sp, #32]
 80078c2:	429a      	cmp	r2, r3
 80078c4:	d1f7      	bne.n	80078b6 <_dtoa_r+0x6e6>
 80078c6:	2230      	movs	r2, #48	; 0x30
 80078c8:	9908      	ldr	r1, [sp, #32]
 80078ca:	f108 0801 	add.w	r8, r8, #1
 80078ce:	700a      	strb	r2, [r1, #0]
 80078d0:	781a      	ldrb	r2, [r3, #0]
 80078d2:	3201      	adds	r2, #1
 80078d4:	701a      	strb	r2, [r3, #0]
 80078d6:	e79f      	b.n	8007818 <_dtoa_r+0x648>
 80078d8:	46c8      	mov	r8, r9
 80078da:	e7eb      	b.n	80078b4 <_dtoa_r+0x6e4>
 80078dc:	2200      	movs	r2, #0
 80078de:	4b72      	ldr	r3, [pc, #456]	; (8007aa8 <_dtoa_r+0x8d8>)
 80078e0:	f7f8 fdfa 	bl	80004d8 <__aeabi_dmul>
 80078e4:	4602      	mov	r2, r0
 80078e6:	460b      	mov	r3, r1
 80078e8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80078ec:	2200      	movs	r2, #0
 80078ee:	2300      	movs	r3, #0
 80078f0:	f7f9 f85a 	bl	80009a8 <__aeabi_dcmpeq>
 80078f4:	2800      	cmp	r0, #0
 80078f6:	d098      	beq.n	800782a <_dtoa_r+0x65a>
 80078f8:	e7cb      	b.n	8007892 <_dtoa_r+0x6c2>
 80078fa:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80078fc:	2a00      	cmp	r2, #0
 80078fe:	f000 80cd 	beq.w	8007a9c <_dtoa_r+0x8cc>
 8007902:	9a22      	ldr	r2, [sp, #136]	; 0x88
 8007904:	2a01      	cmp	r2, #1
 8007906:	f300 80af 	bgt.w	8007a68 <_dtoa_r+0x898>
 800790a:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800790c:	2a00      	cmp	r2, #0
 800790e:	f000 80a7 	beq.w	8007a60 <_dtoa_r+0x890>
 8007912:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007916:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8007918:	9f06      	ldr	r7, [sp, #24]
 800791a:	9a06      	ldr	r2, [sp, #24]
 800791c:	2101      	movs	r1, #1
 800791e:	441a      	add	r2, r3
 8007920:	9206      	str	r2, [sp, #24]
 8007922:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007924:	4628      	mov	r0, r5
 8007926:	441a      	add	r2, r3
 8007928:	9209      	str	r2, [sp, #36]	; 0x24
 800792a:	f000 fb65 	bl	8007ff8 <__i2b>
 800792e:	4606      	mov	r6, r0
 8007930:	2f00      	cmp	r7, #0
 8007932:	dd0c      	ble.n	800794e <_dtoa_r+0x77e>
 8007934:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007936:	2b00      	cmp	r3, #0
 8007938:	dd09      	ble.n	800794e <_dtoa_r+0x77e>
 800793a:	42bb      	cmp	r3, r7
 800793c:	bfa8      	it	ge
 800793e:	463b      	movge	r3, r7
 8007940:	9a06      	ldr	r2, [sp, #24]
 8007942:	1aff      	subs	r7, r7, r3
 8007944:	1ad2      	subs	r2, r2, r3
 8007946:	9206      	str	r2, [sp, #24]
 8007948:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800794a:	1ad3      	subs	r3, r2, r3
 800794c:	9309      	str	r3, [sp, #36]	; 0x24
 800794e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007950:	b1f3      	cbz	r3, 8007990 <_dtoa_r+0x7c0>
 8007952:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007954:	2b00      	cmp	r3, #0
 8007956:	f000 80a9 	beq.w	8007aac <_dtoa_r+0x8dc>
 800795a:	2c00      	cmp	r4, #0
 800795c:	dd10      	ble.n	8007980 <_dtoa_r+0x7b0>
 800795e:	4631      	mov	r1, r6
 8007960:	4622      	mov	r2, r4
 8007962:	4628      	mov	r0, r5
 8007964:	f000 fc02 	bl	800816c <__pow5mult>
 8007968:	4652      	mov	r2, sl
 800796a:	4601      	mov	r1, r0
 800796c:	4606      	mov	r6, r0
 800796e:	4628      	mov	r0, r5
 8007970:	f000 fb58 	bl	8008024 <__multiply>
 8007974:	4680      	mov	r8, r0
 8007976:	4651      	mov	r1, sl
 8007978:	4628      	mov	r0, r5
 800797a:	f000 fa83 	bl	8007e84 <_Bfree>
 800797e:	46c2      	mov	sl, r8
 8007980:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007982:	1b1a      	subs	r2, r3, r4
 8007984:	d004      	beq.n	8007990 <_dtoa_r+0x7c0>
 8007986:	4651      	mov	r1, sl
 8007988:	4628      	mov	r0, r5
 800798a:	f000 fbef 	bl	800816c <__pow5mult>
 800798e:	4682      	mov	sl, r0
 8007990:	2101      	movs	r1, #1
 8007992:	4628      	mov	r0, r5
 8007994:	f000 fb30 	bl	8007ff8 <__i2b>
 8007998:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800799a:	4604      	mov	r4, r0
 800799c:	2b00      	cmp	r3, #0
 800799e:	f340 8087 	ble.w	8007ab0 <_dtoa_r+0x8e0>
 80079a2:	461a      	mov	r2, r3
 80079a4:	4601      	mov	r1, r0
 80079a6:	4628      	mov	r0, r5
 80079a8:	f000 fbe0 	bl	800816c <__pow5mult>
 80079ac:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80079ae:	4604      	mov	r4, r0
 80079b0:	2b01      	cmp	r3, #1
 80079b2:	f340 8080 	ble.w	8007ab6 <_dtoa_r+0x8e6>
 80079b6:	f04f 0800 	mov.w	r8, #0
 80079ba:	6923      	ldr	r3, [r4, #16]
 80079bc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80079c0:	6918      	ldr	r0, [r3, #16]
 80079c2:	f000 facb 	bl	8007f5c <__hi0bits>
 80079c6:	f1c0 0020 	rsb	r0, r0, #32
 80079ca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80079cc:	4418      	add	r0, r3
 80079ce:	f010 001f 	ands.w	r0, r0, #31
 80079d2:	f000 8092 	beq.w	8007afa <_dtoa_r+0x92a>
 80079d6:	f1c0 0320 	rsb	r3, r0, #32
 80079da:	2b04      	cmp	r3, #4
 80079dc:	f340 808a 	ble.w	8007af4 <_dtoa_r+0x924>
 80079e0:	f1c0 001c 	rsb	r0, r0, #28
 80079e4:	9b06      	ldr	r3, [sp, #24]
 80079e6:	4407      	add	r7, r0
 80079e8:	4403      	add	r3, r0
 80079ea:	9306      	str	r3, [sp, #24]
 80079ec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80079ee:	4403      	add	r3, r0
 80079f0:	9309      	str	r3, [sp, #36]	; 0x24
 80079f2:	9b06      	ldr	r3, [sp, #24]
 80079f4:	2b00      	cmp	r3, #0
 80079f6:	dd05      	ble.n	8007a04 <_dtoa_r+0x834>
 80079f8:	4651      	mov	r1, sl
 80079fa:	461a      	mov	r2, r3
 80079fc:	4628      	mov	r0, r5
 80079fe:	f000 fc0f 	bl	8008220 <__lshift>
 8007a02:	4682      	mov	sl, r0
 8007a04:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007a06:	2b00      	cmp	r3, #0
 8007a08:	dd05      	ble.n	8007a16 <_dtoa_r+0x846>
 8007a0a:	4621      	mov	r1, r4
 8007a0c:	461a      	mov	r2, r3
 8007a0e:	4628      	mov	r0, r5
 8007a10:	f000 fc06 	bl	8008220 <__lshift>
 8007a14:	4604      	mov	r4, r0
 8007a16:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007a18:	2b00      	cmp	r3, #0
 8007a1a:	d070      	beq.n	8007afe <_dtoa_r+0x92e>
 8007a1c:	4621      	mov	r1, r4
 8007a1e:	4650      	mov	r0, sl
 8007a20:	f000 fc6a 	bl	80082f8 <__mcmp>
 8007a24:	2800      	cmp	r0, #0
 8007a26:	da6a      	bge.n	8007afe <_dtoa_r+0x92e>
 8007a28:	2300      	movs	r3, #0
 8007a2a:	4651      	mov	r1, sl
 8007a2c:	220a      	movs	r2, #10
 8007a2e:	4628      	mov	r0, r5
 8007a30:	f000 fa4a 	bl	8007ec8 <__multadd>
 8007a34:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007a36:	4682      	mov	sl, r0
 8007a38:	f109 39ff 	add.w	r9, r9, #4294967295
 8007a3c:	2b00      	cmp	r3, #0
 8007a3e:	f000 8193 	beq.w	8007d68 <_dtoa_r+0xb98>
 8007a42:	4631      	mov	r1, r6
 8007a44:	2300      	movs	r3, #0
 8007a46:	220a      	movs	r2, #10
 8007a48:	4628      	mov	r0, r5
 8007a4a:	f000 fa3d 	bl	8007ec8 <__multadd>
 8007a4e:	f1bb 0f00 	cmp.w	fp, #0
 8007a52:	4606      	mov	r6, r0
 8007a54:	f300 8093 	bgt.w	8007b7e <_dtoa_r+0x9ae>
 8007a58:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007a5a:	2b02      	cmp	r3, #2
 8007a5c:	dc57      	bgt.n	8007b0e <_dtoa_r+0x93e>
 8007a5e:	e08e      	b.n	8007b7e <_dtoa_r+0x9ae>
 8007a60:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8007a62:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8007a66:	e756      	b.n	8007916 <_dtoa_r+0x746>
 8007a68:	9b02      	ldr	r3, [sp, #8]
 8007a6a:	1e5c      	subs	r4, r3, #1
 8007a6c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007a6e:	42a3      	cmp	r3, r4
 8007a70:	bfb7      	itett	lt
 8007a72:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8007a74:	1b1c      	subge	r4, r3, r4
 8007a76:	1ae2      	sublt	r2, r4, r3
 8007a78:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8007a7a:	bfbe      	ittt	lt
 8007a7c:	940a      	strlt	r4, [sp, #40]	; 0x28
 8007a7e:	189b      	addlt	r3, r3, r2
 8007a80:	930e      	strlt	r3, [sp, #56]	; 0x38
 8007a82:	9b02      	ldr	r3, [sp, #8]
 8007a84:	bfb8      	it	lt
 8007a86:	2400      	movlt	r4, #0
 8007a88:	2b00      	cmp	r3, #0
 8007a8a:	bfbb      	ittet	lt
 8007a8c:	9b06      	ldrlt	r3, [sp, #24]
 8007a8e:	9a02      	ldrlt	r2, [sp, #8]
 8007a90:	9f06      	ldrge	r7, [sp, #24]
 8007a92:	1a9f      	sublt	r7, r3, r2
 8007a94:	bfac      	ite	ge
 8007a96:	9b02      	ldrge	r3, [sp, #8]
 8007a98:	2300      	movlt	r3, #0
 8007a9a:	e73e      	b.n	800791a <_dtoa_r+0x74a>
 8007a9c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8007a9e:	9f06      	ldr	r7, [sp, #24]
 8007aa0:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8007aa2:	e745      	b.n	8007930 <_dtoa_r+0x760>
 8007aa4:	3fe00000 	.word	0x3fe00000
 8007aa8:	40240000 	.word	0x40240000
 8007aac:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007aae:	e76a      	b.n	8007986 <_dtoa_r+0x7b6>
 8007ab0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007ab2:	2b01      	cmp	r3, #1
 8007ab4:	dc19      	bgt.n	8007aea <_dtoa_r+0x91a>
 8007ab6:	9b04      	ldr	r3, [sp, #16]
 8007ab8:	b9bb      	cbnz	r3, 8007aea <_dtoa_r+0x91a>
 8007aba:	9b05      	ldr	r3, [sp, #20]
 8007abc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007ac0:	b99b      	cbnz	r3, 8007aea <_dtoa_r+0x91a>
 8007ac2:	9b05      	ldr	r3, [sp, #20]
 8007ac4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007ac8:	0d1b      	lsrs	r3, r3, #20
 8007aca:	051b      	lsls	r3, r3, #20
 8007acc:	b183      	cbz	r3, 8007af0 <_dtoa_r+0x920>
 8007ace:	f04f 0801 	mov.w	r8, #1
 8007ad2:	9b06      	ldr	r3, [sp, #24]
 8007ad4:	3301      	adds	r3, #1
 8007ad6:	9306      	str	r3, [sp, #24]
 8007ad8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007ada:	3301      	adds	r3, #1
 8007adc:	9309      	str	r3, [sp, #36]	; 0x24
 8007ade:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007ae0:	2b00      	cmp	r3, #0
 8007ae2:	f47f af6a 	bne.w	80079ba <_dtoa_r+0x7ea>
 8007ae6:	2001      	movs	r0, #1
 8007ae8:	e76f      	b.n	80079ca <_dtoa_r+0x7fa>
 8007aea:	f04f 0800 	mov.w	r8, #0
 8007aee:	e7f6      	b.n	8007ade <_dtoa_r+0x90e>
 8007af0:	4698      	mov	r8, r3
 8007af2:	e7f4      	b.n	8007ade <_dtoa_r+0x90e>
 8007af4:	f43f af7d 	beq.w	80079f2 <_dtoa_r+0x822>
 8007af8:	4618      	mov	r0, r3
 8007afa:	301c      	adds	r0, #28
 8007afc:	e772      	b.n	80079e4 <_dtoa_r+0x814>
 8007afe:	9b02      	ldr	r3, [sp, #8]
 8007b00:	2b00      	cmp	r3, #0
 8007b02:	dc36      	bgt.n	8007b72 <_dtoa_r+0x9a2>
 8007b04:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007b06:	2b02      	cmp	r3, #2
 8007b08:	dd33      	ble.n	8007b72 <_dtoa_r+0x9a2>
 8007b0a:	f8dd b008 	ldr.w	fp, [sp, #8]
 8007b0e:	f1bb 0f00 	cmp.w	fp, #0
 8007b12:	d10d      	bne.n	8007b30 <_dtoa_r+0x960>
 8007b14:	4621      	mov	r1, r4
 8007b16:	465b      	mov	r3, fp
 8007b18:	2205      	movs	r2, #5
 8007b1a:	4628      	mov	r0, r5
 8007b1c:	f000 f9d4 	bl	8007ec8 <__multadd>
 8007b20:	4601      	mov	r1, r0
 8007b22:	4604      	mov	r4, r0
 8007b24:	4650      	mov	r0, sl
 8007b26:	f000 fbe7 	bl	80082f8 <__mcmp>
 8007b2a:	2800      	cmp	r0, #0
 8007b2c:	f73f adb6 	bgt.w	800769c <_dtoa_r+0x4cc>
 8007b30:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007b32:	9f08      	ldr	r7, [sp, #32]
 8007b34:	ea6f 0903 	mvn.w	r9, r3
 8007b38:	f04f 0800 	mov.w	r8, #0
 8007b3c:	4621      	mov	r1, r4
 8007b3e:	4628      	mov	r0, r5
 8007b40:	f000 f9a0 	bl	8007e84 <_Bfree>
 8007b44:	2e00      	cmp	r6, #0
 8007b46:	f43f aea4 	beq.w	8007892 <_dtoa_r+0x6c2>
 8007b4a:	f1b8 0f00 	cmp.w	r8, #0
 8007b4e:	d005      	beq.n	8007b5c <_dtoa_r+0x98c>
 8007b50:	45b0      	cmp	r8, r6
 8007b52:	d003      	beq.n	8007b5c <_dtoa_r+0x98c>
 8007b54:	4641      	mov	r1, r8
 8007b56:	4628      	mov	r0, r5
 8007b58:	f000 f994 	bl	8007e84 <_Bfree>
 8007b5c:	4631      	mov	r1, r6
 8007b5e:	4628      	mov	r0, r5
 8007b60:	f000 f990 	bl	8007e84 <_Bfree>
 8007b64:	e695      	b.n	8007892 <_dtoa_r+0x6c2>
 8007b66:	2400      	movs	r4, #0
 8007b68:	4626      	mov	r6, r4
 8007b6a:	e7e1      	b.n	8007b30 <_dtoa_r+0x960>
 8007b6c:	46c1      	mov	r9, r8
 8007b6e:	4626      	mov	r6, r4
 8007b70:	e594      	b.n	800769c <_dtoa_r+0x4cc>
 8007b72:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007b74:	f8dd b008 	ldr.w	fp, [sp, #8]
 8007b78:	2b00      	cmp	r3, #0
 8007b7a:	f000 80fc 	beq.w	8007d76 <_dtoa_r+0xba6>
 8007b7e:	2f00      	cmp	r7, #0
 8007b80:	dd05      	ble.n	8007b8e <_dtoa_r+0x9be>
 8007b82:	4631      	mov	r1, r6
 8007b84:	463a      	mov	r2, r7
 8007b86:	4628      	mov	r0, r5
 8007b88:	f000 fb4a 	bl	8008220 <__lshift>
 8007b8c:	4606      	mov	r6, r0
 8007b8e:	f1b8 0f00 	cmp.w	r8, #0
 8007b92:	d05c      	beq.n	8007c4e <_dtoa_r+0xa7e>
 8007b94:	4628      	mov	r0, r5
 8007b96:	6871      	ldr	r1, [r6, #4]
 8007b98:	f000 f934 	bl	8007e04 <_Balloc>
 8007b9c:	4607      	mov	r7, r0
 8007b9e:	b928      	cbnz	r0, 8007bac <_dtoa_r+0x9dc>
 8007ba0:	4602      	mov	r2, r0
 8007ba2:	f240 21ea 	movw	r1, #746	; 0x2ea
 8007ba6:	4b7e      	ldr	r3, [pc, #504]	; (8007da0 <_dtoa_r+0xbd0>)
 8007ba8:	f7ff bb26 	b.w	80071f8 <_dtoa_r+0x28>
 8007bac:	6932      	ldr	r2, [r6, #16]
 8007bae:	f106 010c 	add.w	r1, r6, #12
 8007bb2:	3202      	adds	r2, #2
 8007bb4:	0092      	lsls	r2, r2, #2
 8007bb6:	300c      	adds	r0, #12
 8007bb8:	f000 f90a 	bl	8007dd0 <memcpy>
 8007bbc:	2201      	movs	r2, #1
 8007bbe:	4639      	mov	r1, r7
 8007bc0:	4628      	mov	r0, r5
 8007bc2:	f000 fb2d 	bl	8008220 <__lshift>
 8007bc6:	46b0      	mov	r8, r6
 8007bc8:	4606      	mov	r6, r0
 8007bca:	9b08      	ldr	r3, [sp, #32]
 8007bcc:	3301      	adds	r3, #1
 8007bce:	9302      	str	r3, [sp, #8]
 8007bd0:	9b08      	ldr	r3, [sp, #32]
 8007bd2:	445b      	add	r3, fp
 8007bd4:	930a      	str	r3, [sp, #40]	; 0x28
 8007bd6:	9b04      	ldr	r3, [sp, #16]
 8007bd8:	f003 0301 	and.w	r3, r3, #1
 8007bdc:	9309      	str	r3, [sp, #36]	; 0x24
 8007bde:	9b02      	ldr	r3, [sp, #8]
 8007be0:	4621      	mov	r1, r4
 8007be2:	4650      	mov	r0, sl
 8007be4:	f103 3bff 	add.w	fp, r3, #4294967295
 8007be8:	f7ff fa62 	bl	80070b0 <quorem>
 8007bec:	4603      	mov	r3, r0
 8007bee:	4641      	mov	r1, r8
 8007bf0:	3330      	adds	r3, #48	; 0x30
 8007bf2:	9004      	str	r0, [sp, #16]
 8007bf4:	4650      	mov	r0, sl
 8007bf6:	930b      	str	r3, [sp, #44]	; 0x2c
 8007bf8:	f000 fb7e 	bl	80082f8 <__mcmp>
 8007bfc:	4632      	mov	r2, r6
 8007bfe:	9006      	str	r0, [sp, #24]
 8007c00:	4621      	mov	r1, r4
 8007c02:	4628      	mov	r0, r5
 8007c04:	f000 fb94 	bl	8008330 <__mdiff>
 8007c08:	68c2      	ldr	r2, [r0, #12]
 8007c0a:	4607      	mov	r7, r0
 8007c0c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007c0e:	bb02      	cbnz	r2, 8007c52 <_dtoa_r+0xa82>
 8007c10:	4601      	mov	r1, r0
 8007c12:	4650      	mov	r0, sl
 8007c14:	f000 fb70 	bl	80082f8 <__mcmp>
 8007c18:	4602      	mov	r2, r0
 8007c1a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007c1c:	4639      	mov	r1, r7
 8007c1e:	4628      	mov	r0, r5
 8007c20:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 8007c24:	f000 f92e 	bl	8007e84 <_Bfree>
 8007c28:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007c2a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007c2c:	9f02      	ldr	r7, [sp, #8]
 8007c2e:	ea43 0102 	orr.w	r1, r3, r2
 8007c32:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007c34:	430b      	orrs	r3, r1
 8007c36:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007c38:	d10d      	bne.n	8007c56 <_dtoa_r+0xa86>
 8007c3a:	2b39      	cmp	r3, #57	; 0x39
 8007c3c:	d027      	beq.n	8007c8e <_dtoa_r+0xabe>
 8007c3e:	9a06      	ldr	r2, [sp, #24]
 8007c40:	2a00      	cmp	r2, #0
 8007c42:	dd01      	ble.n	8007c48 <_dtoa_r+0xa78>
 8007c44:	9b04      	ldr	r3, [sp, #16]
 8007c46:	3331      	adds	r3, #49	; 0x31
 8007c48:	f88b 3000 	strb.w	r3, [fp]
 8007c4c:	e776      	b.n	8007b3c <_dtoa_r+0x96c>
 8007c4e:	4630      	mov	r0, r6
 8007c50:	e7b9      	b.n	8007bc6 <_dtoa_r+0x9f6>
 8007c52:	2201      	movs	r2, #1
 8007c54:	e7e2      	b.n	8007c1c <_dtoa_r+0xa4c>
 8007c56:	9906      	ldr	r1, [sp, #24]
 8007c58:	2900      	cmp	r1, #0
 8007c5a:	db04      	blt.n	8007c66 <_dtoa_r+0xa96>
 8007c5c:	9822      	ldr	r0, [sp, #136]	; 0x88
 8007c5e:	4301      	orrs	r1, r0
 8007c60:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007c62:	4301      	orrs	r1, r0
 8007c64:	d120      	bne.n	8007ca8 <_dtoa_r+0xad8>
 8007c66:	2a00      	cmp	r2, #0
 8007c68:	ddee      	ble.n	8007c48 <_dtoa_r+0xa78>
 8007c6a:	4651      	mov	r1, sl
 8007c6c:	2201      	movs	r2, #1
 8007c6e:	4628      	mov	r0, r5
 8007c70:	9302      	str	r3, [sp, #8]
 8007c72:	f000 fad5 	bl	8008220 <__lshift>
 8007c76:	4621      	mov	r1, r4
 8007c78:	4682      	mov	sl, r0
 8007c7a:	f000 fb3d 	bl	80082f8 <__mcmp>
 8007c7e:	2800      	cmp	r0, #0
 8007c80:	9b02      	ldr	r3, [sp, #8]
 8007c82:	dc02      	bgt.n	8007c8a <_dtoa_r+0xaba>
 8007c84:	d1e0      	bne.n	8007c48 <_dtoa_r+0xa78>
 8007c86:	07da      	lsls	r2, r3, #31
 8007c88:	d5de      	bpl.n	8007c48 <_dtoa_r+0xa78>
 8007c8a:	2b39      	cmp	r3, #57	; 0x39
 8007c8c:	d1da      	bne.n	8007c44 <_dtoa_r+0xa74>
 8007c8e:	2339      	movs	r3, #57	; 0x39
 8007c90:	f88b 3000 	strb.w	r3, [fp]
 8007c94:	463b      	mov	r3, r7
 8007c96:	461f      	mov	r7, r3
 8007c98:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 8007c9c:	3b01      	subs	r3, #1
 8007c9e:	2a39      	cmp	r2, #57	; 0x39
 8007ca0:	d050      	beq.n	8007d44 <_dtoa_r+0xb74>
 8007ca2:	3201      	adds	r2, #1
 8007ca4:	701a      	strb	r2, [r3, #0]
 8007ca6:	e749      	b.n	8007b3c <_dtoa_r+0x96c>
 8007ca8:	2a00      	cmp	r2, #0
 8007caa:	dd03      	ble.n	8007cb4 <_dtoa_r+0xae4>
 8007cac:	2b39      	cmp	r3, #57	; 0x39
 8007cae:	d0ee      	beq.n	8007c8e <_dtoa_r+0xabe>
 8007cb0:	3301      	adds	r3, #1
 8007cb2:	e7c9      	b.n	8007c48 <_dtoa_r+0xa78>
 8007cb4:	9a02      	ldr	r2, [sp, #8]
 8007cb6:	990a      	ldr	r1, [sp, #40]	; 0x28
 8007cb8:	f802 3c01 	strb.w	r3, [r2, #-1]
 8007cbc:	428a      	cmp	r2, r1
 8007cbe:	d02a      	beq.n	8007d16 <_dtoa_r+0xb46>
 8007cc0:	4651      	mov	r1, sl
 8007cc2:	2300      	movs	r3, #0
 8007cc4:	220a      	movs	r2, #10
 8007cc6:	4628      	mov	r0, r5
 8007cc8:	f000 f8fe 	bl	8007ec8 <__multadd>
 8007ccc:	45b0      	cmp	r8, r6
 8007cce:	4682      	mov	sl, r0
 8007cd0:	f04f 0300 	mov.w	r3, #0
 8007cd4:	f04f 020a 	mov.w	r2, #10
 8007cd8:	4641      	mov	r1, r8
 8007cda:	4628      	mov	r0, r5
 8007cdc:	d107      	bne.n	8007cee <_dtoa_r+0xb1e>
 8007cde:	f000 f8f3 	bl	8007ec8 <__multadd>
 8007ce2:	4680      	mov	r8, r0
 8007ce4:	4606      	mov	r6, r0
 8007ce6:	9b02      	ldr	r3, [sp, #8]
 8007ce8:	3301      	adds	r3, #1
 8007cea:	9302      	str	r3, [sp, #8]
 8007cec:	e777      	b.n	8007bde <_dtoa_r+0xa0e>
 8007cee:	f000 f8eb 	bl	8007ec8 <__multadd>
 8007cf2:	4631      	mov	r1, r6
 8007cf4:	4680      	mov	r8, r0
 8007cf6:	2300      	movs	r3, #0
 8007cf8:	220a      	movs	r2, #10
 8007cfa:	4628      	mov	r0, r5
 8007cfc:	f000 f8e4 	bl	8007ec8 <__multadd>
 8007d00:	4606      	mov	r6, r0
 8007d02:	e7f0      	b.n	8007ce6 <_dtoa_r+0xb16>
 8007d04:	f1bb 0f00 	cmp.w	fp, #0
 8007d08:	bfcc      	ite	gt
 8007d0a:	465f      	movgt	r7, fp
 8007d0c:	2701      	movle	r7, #1
 8007d0e:	f04f 0800 	mov.w	r8, #0
 8007d12:	9a08      	ldr	r2, [sp, #32]
 8007d14:	4417      	add	r7, r2
 8007d16:	4651      	mov	r1, sl
 8007d18:	2201      	movs	r2, #1
 8007d1a:	4628      	mov	r0, r5
 8007d1c:	9302      	str	r3, [sp, #8]
 8007d1e:	f000 fa7f 	bl	8008220 <__lshift>
 8007d22:	4621      	mov	r1, r4
 8007d24:	4682      	mov	sl, r0
 8007d26:	f000 fae7 	bl	80082f8 <__mcmp>
 8007d2a:	2800      	cmp	r0, #0
 8007d2c:	dcb2      	bgt.n	8007c94 <_dtoa_r+0xac4>
 8007d2e:	d102      	bne.n	8007d36 <_dtoa_r+0xb66>
 8007d30:	9b02      	ldr	r3, [sp, #8]
 8007d32:	07db      	lsls	r3, r3, #31
 8007d34:	d4ae      	bmi.n	8007c94 <_dtoa_r+0xac4>
 8007d36:	463b      	mov	r3, r7
 8007d38:	461f      	mov	r7, r3
 8007d3a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007d3e:	2a30      	cmp	r2, #48	; 0x30
 8007d40:	d0fa      	beq.n	8007d38 <_dtoa_r+0xb68>
 8007d42:	e6fb      	b.n	8007b3c <_dtoa_r+0x96c>
 8007d44:	9a08      	ldr	r2, [sp, #32]
 8007d46:	429a      	cmp	r2, r3
 8007d48:	d1a5      	bne.n	8007c96 <_dtoa_r+0xac6>
 8007d4a:	2331      	movs	r3, #49	; 0x31
 8007d4c:	f109 0901 	add.w	r9, r9, #1
 8007d50:	7013      	strb	r3, [r2, #0]
 8007d52:	e6f3      	b.n	8007b3c <_dtoa_r+0x96c>
 8007d54:	4b13      	ldr	r3, [pc, #76]	; (8007da4 <_dtoa_r+0xbd4>)
 8007d56:	f7ff baa7 	b.w	80072a8 <_dtoa_r+0xd8>
 8007d5a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8007d5c:	2b00      	cmp	r3, #0
 8007d5e:	f47f aa80 	bne.w	8007262 <_dtoa_r+0x92>
 8007d62:	4b11      	ldr	r3, [pc, #68]	; (8007da8 <_dtoa_r+0xbd8>)
 8007d64:	f7ff baa0 	b.w	80072a8 <_dtoa_r+0xd8>
 8007d68:	f1bb 0f00 	cmp.w	fp, #0
 8007d6c:	dc03      	bgt.n	8007d76 <_dtoa_r+0xba6>
 8007d6e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007d70:	2b02      	cmp	r3, #2
 8007d72:	f73f aecc 	bgt.w	8007b0e <_dtoa_r+0x93e>
 8007d76:	9f08      	ldr	r7, [sp, #32]
 8007d78:	4621      	mov	r1, r4
 8007d7a:	4650      	mov	r0, sl
 8007d7c:	f7ff f998 	bl	80070b0 <quorem>
 8007d80:	9a08      	ldr	r2, [sp, #32]
 8007d82:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8007d86:	f807 3b01 	strb.w	r3, [r7], #1
 8007d8a:	1aba      	subs	r2, r7, r2
 8007d8c:	4593      	cmp	fp, r2
 8007d8e:	ddb9      	ble.n	8007d04 <_dtoa_r+0xb34>
 8007d90:	4651      	mov	r1, sl
 8007d92:	2300      	movs	r3, #0
 8007d94:	220a      	movs	r2, #10
 8007d96:	4628      	mov	r0, r5
 8007d98:	f000 f896 	bl	8007ec8 <__multadd>
 8007d9c:	4682      	mov	sl, r0
 8007d9e:	e7eb      	b.n	8007d78 <_dtoa_r+0xba8>
 8007da0:	080094b3 	.word	0x080094b3
 8007da4:	0800940c 	.word	0x0800940c
 8007da8:	08009430 	.word	0x08009430

08007dac <_localeconv_r>:
 8007dac:	4800      	ldr	r0, [pc, #0]	; (8007db0 <_localeconv_r+0x4>)
 8007dae:	4770      	bx	lr
 8007db0:	20000168 	.word	0x20000168

08007db4 <memchr>:
 8007db4:	4603      	mov	r3, r0
 8007db6:	b510      	push	{r4, lr}
 8007db8:	b2c9      	uxtb	r1, r1
 8007dba:	4402      	add	r2, r0
 8007dbc:	4293      	cmp	r3, r2
 8007dbe:	4618      	mov	r0, r3
 8007dc0:	d101      	bne.n	8007dc6 <memchr+0x12>
 8007dc2:	2000      	movs	r0, #0
 8007dc4:	e003      	b.n	8007dce <memchr+0x1a>
 8007dc6:	7804      	ldrb	r4, [r0, #0]
 8007dc8:	3301      	adds	r3, #1
 8007dca:	428c      	cmp	r4, r1
 8007dcc:	d1f6      	bne.n	8007dbc <memchr+0x8>
 8007dce:	bd10      	pop	{r4, pc}

08007dd0 <memcpy>:
 8007dd0:	440a      	add	r2, r1
 8007dd2:	4291      	cmp	r1, r2
 8007dd4:	f100 33ff 	add.w	r3, r0, #4294967295
 8007dd8:	d100      	bne.n	8007ddc <memcpy+0xc>
 8007dda:	4770      	bx	lr
 8007ddc:	b510      	push	{r4, lr}
 8007dde:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007de2:	4291      	cmp	r1, r2
 8007de4:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007de8:	d1f9      	bne.n	8007dde <memcpy+0xe>
 8007dea:	bd10      	pop	{r4, pc}

08007dec <__malloc_lock>:
 8007dec:	4801      	ldr	r0, [pc, #4]	; (8007df4 <__malloc_lock+0x8>)
 8007dee:	f000 bd26 	b.w	800883e <__retarget_lock_acquire_recursive>
 8007df2:	bf00      	nop
 8007df4:	2000049c 	.word	0x2000049c

08007df8 <__malloc_unlock>:
 8007df8:	4801      	ldr	r0, [pc, #4]	; (8007e00 <__malloc_unlock+0x8>)
 8007dfa:	f000 bd21 	b.w	8008840 <__retarget_lock_release_recursive>
 8007dfe:	bf00      	nop
 8007e00:	2000049c 	.word	0x2000049c

08007e04 <_Balloc>:
 8007e04:	b570      	push	{r4, r5, r6, lr}
 8007e06:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007e08:	4604      	mov	r4, r0
 8007e0a:	460d      	mov	r5, r1
 8007e0c:	b976      	cbnz	r6, 8007e2c <_Balloc+0x28>
 8007e0e:	2010      	movs	r0, #16
 8007e10:	f7fe fc00 	bl	8006614 <malloc>
 8007e14:	4602      	mov	r2, r0
 8007e16:	6260      	str	r0, [r4, #36]	; 0x24
 8007e18:	b920      	cbnz	r0, 8007e24 <_Balloc+0x20>
 8007e1a:	2166      	movs	r1, #102	; 0x66
 8007e1c:	4b17      	ldr	r3, [pc, #92]	; (8007e7c <_Balloc+0x78>)
 8007e1e:	4818      	ldr	r0, [pc, #96]	; (8007e80 <_Balloc+0x7c>)
 8007e20:	f000 fcdc 	bl	80087dc <__assert_func>
 8007e24:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007e28:	6006      	str	r6, [r0, #0]
 8007e2a:	60c6      	str	r6, [r0, #12]
 8007e2c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8007e2e:	68f3      	ldr	r3, [r6, #12]
 8007e30:	b183      	cbz	r3, 8007e54 <_Balloc+0x50>
 8007e32:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007e34:	68db      	ldr	r3, [r3, #12]
 8007e36:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007e3a:	b9b8      	cbnz	r0, 8007e6c <_Balloc+0x68>
 8007e3c:	2101      	movs	r1, #1
 8007e3e:	fa01 f605 	lsl.w	r6, r1, r5
 8007e42:	1d72      	adds	r2, r6, #5
 8007e44:	4620      	mov	r0, r4
 8007e46:	0092      	lsls	r2, r2, #2
 8007e48:	f000 fb5e 	bl	8008508 <_calloc_r>
 8007e4c:	b160      	cbz	r0, 8007e68 <_Balloc+0x64>
 8007e4e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007e52:	e00e      	b.n	8007e72 <_Balloc+0x6e>
 8007e54:	2221      	movs	r2, #33	; 0x21
 8007e56:	2104      	movs	r1, #4
 8007e58:	4620      	mov	r0, r4
 8007e5a:	f000 fb55 	bl	8008508 <_calloc_r>
 8007e5e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007e60:	60f0      	str	r0, [r6, #12]
 8007e62:	68db      	ldr	r3, [r3, #12]
 8007e64:	2b00      	cmp	r3, #0
 8007e66:	d1e4      	bne.n	8007e32 <_Balloc+0x2e>
 8007e68:	2000      	movs	r0, #0
 8007e6a:	bd70      	pop	{r4, r5, r6, pc}
 8007e6c:	6802      	ldr	r2, [r0, #0]
 8007e6e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007e72:	2300      	movs	r3, #0
 8007e74:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007e78:	e7f7      	b.n	8007e6a <_Balloc+0x66>
 8007e7a:	bf00      	nop
 8007e7c:	0800943d 	.word	0x0800943d
 8007e80:	080094c4 	.word	0x080094c4

08007e84 <_Bfree>:
 8007e84:	b570      	push	{r4, r5, r6, lr}
 8007e86:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007e88:	4605      	mov	r5, r0
 8007e8a:	460c      	mov	r4, r1
 8007e8c:	b976      	cbnz	r6, 8007eac <_Bfree+0x28>
 8007e8e:	2010      	movs	r0, #16
 8007e90:	f7fe fbc0 	bl	8006614 <malloc>
 8007e94:	4602      	mov	r2, r0
 8007e96:	6268      	str	r0, [r5, #36]	; 0x24
 8007e98:	b920      	cbnz	r0, 8007ea4 <_Bfree+0x20>
 8007e9a:	218a      	movs	r1, #138	; 0x8a
 8007e9c:	4b08      	ldr	r3, [pc, #32]	; (8007ec0 <_Bfree+0x3c>)
 8007e9e:	4809      	ldr	r0, [pc, #36]	; (8007ec4 <_Bfree+0x40>)
 8007ea0:	f000 fc9c 	bl	80087dc <__assert_func>
 8007ea4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007ea8:	6006      	str	r6, [r0, #0]
 8007eaa:	60c6      	str	r6, [r0, #12]
 8007eac:	b13c      	cbz	r4, 8007ebe <_Bfree+0x3a>
 8007eae:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8007eb0:	6862      	ldr	r2, [r4, #4]
 8007eb2:	68db      	ldr	r3, [r3, #12]
 8007eb4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007eb8:	6021      	str	r1, [r4, #0]
 8007eba:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8007ebe:	bd70      	pop	{r4, r5, r6, pc}
 8007ec0:	0800943d 	.word	0x0800943d
 8007ec4:	080094c4 	.word	0x080094c4

08007ec8 <__multadd>:
 8007ec8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007ecc:	4698      	mov	r8, r3
 8007ece:	460c      	mov	r4, r1
 8007ed0:	2300      	movs	r3, #0
 8007ed2:	690e      	ldr	r6, [r1, #16]
 8007ed4:	4607      	mov	r7, r0
 8007ed6:	f101 0014 	add.w	r0, r1, #20
 8007eda:	6805      	ldr	r5, [r0, #0]
 8007edc:	3301      	adds	r3, #1
 8007ede:	b2a9      	uxth	r1, r5
 8007ee0:	fb02 8101 	mla	r1, r2, r1, r8
 8007ee4:	0c2d      	lsrs	r5, r5, #16
 8007ee6:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8007eea:	fb02 c505 	mla	r5, r2, r5, ip
 8007eee:	b289      	uxth	r1, r1
 8007ef0:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8007ef4:	429e      	cmp	r6, r3
 8007ef6:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8007efa:	f840 1b04 	str.w	r1, [r0], #4
 8007efe:	dcec      	bgt.n	8007eda <__multadd+0x12>
 8007f00:	f1b8 0f00 	cmp.w	r8, #0
 8007f04:	d022      	beq.n	8007f4c <__multadd+0x84>
 8007f06:	68a3      	ldr	r3, [r4, #8]
 8007f08:	42b3      	cmp	r3, r6
 8007f0a:	dc19      	bgt.n	8007f40 <__multadd+0x78>
 8007f0c:	6861      	ldr	r1, [r4, #4]
 8007f0e:	4638      	mov	r0, r7
 8007f10:	3101      	adds	r1, #1
 8007f12:	f7ff ff77 	bl	8007e04 <_Balloc>
 8007f16:	4605      	mov	r5, r0
 8007f18:	b928      	cbnz	r0, 8007f26 <__multadd+0x5e>
 8007f1a:	4602      	mov	r2, r0
 8007f1c:	21b5      	movs	r1, #181	; 0xb5
 8007f1e:	4b0d      	ldr	r3, [pc, #52]	; (8007f54 <__multadd+0x8c>)
 8007f20:	480d      	ldr	r0, [pc, #52]	; (8007f58 <__multadd+0x90>)
 8007f22:	f000 fc5b 	bl	80087dc <__assert_func>
 8007f26:	6922      	ldr	r2, [r4, #16]
 8007f28:	f104 010c 	add.w	r1, r4, #12
 8007f2c:	3202      	adds	r2, #2
 8007f2e:	0092      	lsls	r2, r2, #2
 8007f30:	300c      	adds	r0, #12
 8007f32:	f7ff ff4d 	bl	8007dd0 <memcpy>
 8007f36:	4621      	mov	r1, r4
 8007f38:	4638      	mov	r0, r7
 8007f3a:	f7ff ffa3 	bl	8007e84 <_Bfree>
 8007f3e:	462c      	mov	r4, r5
 8007f40:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8007f44:	3601      	adds	r6, #1
 8007f46:	f8c3 8014 	str.w	r8, [r3, #20]
 8007f4a:	6126      	str	r6, [r4, #16]
 8007f4c:	4620      	mov	r0, r4
 8007f4e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007f52:	bf00      	nop
 8007f54:	080094b3 	.word	0x080094b3
 8007f58:	080094c4 	.word	0x080094c4

08007f5c <__hi0bits>:
 8007f5c:	0c02      	lsrs	r2, r0, #16
 8007f5e:	0412      	lsls	r2, r2, #16
 8007f60:	4603      	mov	r3, r0
 8007f62:	b9ca      	cbnz	r2, 8007f98 <__hi0bits+0x3c>
 8007f64:	0403      	lsls	r3, r0, #16
 8007f66:	2010      	movs	r0, #16
 8007f68:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8007f6c:	bf04      	itt	eq
 8007f6e:	021b      	lsleq	r3, r3, #8
 8007f70:	3008      	addeq	r0, #8
 8007f72:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8007f76:	bf04      	itt	eq
 8007f78:	011b      	lsleq	r3, r3, #4
 8007f7a:	3004      	addeq	r0, #4
 8007f7c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8007f80:	bf04      	itt	eq
 8007f82:	009b      	lsleq	r3, r3, #2
 8007f84:	3002      	addeq	r0, #2
 8007f86:	2b00      	cmp	r3, #0
 8007f88:	db05      	blt.n	8007f96 <__hi0bits+0x3a>
 8007f8a:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8007f8e:	f100 0001 	add.w	r0, r0, #1
 8007f92:	bf08      	it	eq
 8007f94:	2020      	moveq	r0, #32
 8007f96:	4770      	bx	lr
 8007f98:	2000      	movs	r0, #0
 8007f9a:	e7e5      	b.n	8007f68 <__hi0bits+0xc>

08007f9c <__lo0bits>:
 8007f9c:	6803      	ldr	r3, [r0, #0]
 8007f9e:	4602      	mov	r2, r0
 8007fa0:	f013 0007 	ands.w	r0, r3, #7
 8007fa4:	d00b      	beq.n	8007fbe <__lo0bits+0x22>
 8007fa6:	07d9      	lsls	r1, r3, #31
 8007fa8:	d422      	bmi.n	8007ff0 <__lo0bits+0x54>
 8007faa:	0798      	lsls	r0, r3, #30
 8007fac:	bf49      	itett	mi
 8007fae:	085b      	lsrmi	r3, r3, #1
 8007fb0:	089b      	lsrpl	r3, r3, #2
 8007fb2:	2001      	movmi	r0, #1
 8007fb4:	6013      	strmi	r3, [r2, #0]
 8007fb6:	bf5c      	itt	pl
 8007fb8:	2002      	movpl	r0, #2
 8007fba:	6013      	strpl	r3, [r2, #0]
 8007fbc:	4770      	bx	lr
 8007fbe:	b299      	uxth	r1, r3
 8007fc0:	b909      	cbnz	r1, 8007fc6 <__lo0bits+0x2a>
 8007fc2:	2010      	movs	r0, #16
 8007fc4:	0c1b      	lsrs	r3, r3, #16
 8007fc6:	f013 0fff 	tst.w	r3, #255	; 0xff
 8007fca:	bf04      	itt	eq
 8007fcc:	0a1b      	lsreq	r3, r3, #8
 8007fce:	3008      	addeq	r0, #8
 8007fd0:	0719      	lsls	r1, r3, #28
 8007fd2:	bf04      	itt	eq
 8007fd4:	091b      	lsreq	r3, r3, #4
 8007fd6:	3004      	addeq	r0, #4
 8007fd8:	0799      	lsls	r1, r3, #30
 8007fda:	bf04      	itt	eq
 8007fdc:	089b      	lsreq	r3, r3, #2
 8007fde:	3002      	addeq	r0, #2
 8007fe0:	07d9      	lsls	r1, r3, #31
 8007fe2:	d403      	bmi.n	8007fec <__lo0bits+0x50>
 8007fe4:	085b      	lsrs	r3, r3, #1
 8007fe6:	f100 0001 	add.w	r0, r0, #1
 8007fea:	d003      	beq.n	8007ff4 <__lo0bits+0x58>
 8007fec:	6013      	str	r3, [r2, #0]
 8007fee:	4770      	bx	lr
 8007ff0:	2000      	movs	r0, #0
 8007ff2:	4770      	bx	lr
 8007ff4:	2020      	movs	r0, #32
 8007ff6:	4770      	bx	lr

08007ff8 <__i2b>:
 8007ff8:	b510      	push	{r4, lr}
 8007ffa:	460c      	mov	r4, r1
 8007ffc:	2101      	movs	r1, #1
 8007ffe:	f7ff ff01 	bl	8007e04 <_Balloc>
 8008002:	4602      	mov	r2, r0
 8008004:	b928      	cbnz	r0, 8008012 <__i2b+0x1a>
 8008006:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800800a:	4b04      	ldr	r3, [pc, #16]	; (800801c <__i2b+0x24>)
 800800c:	4804      	ldr	r0, [pc, #16]	; (8008020 <__i2b+0x28>)
 800800e:	f000 fbe5 	bl	80087dc <__assert_func>
 8008012:	2301      	movs	r3, #1
 8008014:	6144      	str	r4, [r0, #20]
 8008016:	6103      	str	r3, [r0, #16]
 8008018:	bd10      	pop	{r4, pc}
 800801a:	bf00      	nop
 800801c:	080094b3 	.word	0x080094b3
 8008020:	080094c4 	.word	0x080094c4

08008024 <__multiply>:
 8008024:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008028:	4614      	mov	r4, r2
 800802a:	690a      	ldr	r2, [r1, #16]
 800802c:	6923      	ldr	r3, [r4, #16]
 800802e:	460d      	mov	r5, r1
 8008030:	429a      	cmp	r2, r3
 8008032:	bfbe      	ittt	lt
 8008034:	460b      	movlt	r3, r1
 8008036:	4625      	movlt	r5, r4
 8008038:	461c      	movlt	r4, r3
 800803a:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800803e:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8008042:	68ab      	ldr	r3, [r5, #8]
 8008044:	6869      	ldr	r1, [r5, #4]
 8008046:	eb0a 0709 	add.w	r7, sl, r9
 800804a:	42bb      	cmp	r3, r7
 800804c:	b085      	sub	sp, #20
 800804e:	bfb8      	it	lt
 8008050:	3101      	addlt	r1, #1
 8008052:	f7ff fed7 	bl	8007e04 <_Balloc>
 8008056:	b930      	cbnz	r0, 8008066 <__multiply+0x42>
 8008058:	4602      	mov	r2, r0
 800805a:	f240 115d 	movw	r1, #349	; 0x15d
 800805e:	4b41      	ldr	r3, [pc, #260]	; (8008164 <__multiply+0x140>)
 8008060:	4841      	ldr	r0, [pc, #260]	; (8008168 <__multiply+0x144>)
 8008062:	f000 fbbb 	bl	80087dc <__assert_func>
 8008066:	f100 0614 	add.w	r6, r0, #20
 800806a:	4633      	mov	r3, r6
 800806c:	2200      	movs	r2, #0
 800806e:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8008072:	4543      	cmp	r3, r8
 8008074:	d31e      	bcc.n	80080b4 <__multiply+0x90>
 8008076:	f105 0c14 	add.w	ip, r5, #20
 800807a:	f104 0314 	add.w	r3, r4, #20
 800807e:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8008082:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8008086:	9202      	str	r2, [sp, #8]
 8008088:	ebac 0205 	sub.w	r2, ip, r5
 800808c:	3a15      	subs	r2, #21
 800808e:	f022 0203 	bic.w	r2, r2, #3
 8008092:	3204      	adds	r2, #4
 8008094:	f105 0115 	add.w	r1, r5, #21
 8008098:	458c      	cmp	ip, r1
 800809a:	bf38      	it	cc
 800809c:	2204      	movcc	r2, #4
 800809e:	9201      	str	r2, [sp, #4]
 80080a0:	9a02      	ldr	r2, [sp, #8]
 80080a2:	9303      	str	r3, [sp, #12]
 80080a4:	429a      	cmp	r2, r3
 80080a6:	d808      	bhi.n	80080ba <__multiply+0x96>
 80080a8:	2f00      	cmp	r7, #0
 80080aa:	dc55      	bgt.n	8008158 <__multiply+0x134>
 80080ac:	6107      	str	r7, [r0, #16]
 80080ae:	b005      	add	sp, #20
 80080b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80080b4:	f843 2b04 	str.w	r2, [r3], #4
 80080b8:	e7db      	b.n	8008072 <__multiply+0x4e>
 80080ba:	f8b3 a000 	ldrh.w	sl, [r3]
 80080be:	f1ba 0f00 	cmp.w	sl, #0
 80080c2:	d020      	beq.n	8008106 <__multiply+0xe2>
 80080c4:	46b1      	mov	r9, r6
 80080c6:	2200      	movs	r2, #0
 80080c8:	f105 0e14 	add.w	lr, r5, #20
 80080cc:	f85e 4b04 	ldr.w	r4, [lr], #4
 80080d0:	f8d9 b000 	ldr.w	fp, [r9]
 80080d4:	b2a1      	uxth	r1, r4
 80080d6:	fa1f fb8b 	uxth.w	fp, fp
 80080da:	fb0a b101 	mla	r1, sl, r1, fp
 80080de:	4411      	add	r1, r2
 80080e0:	f8d9 2000 	ldr.w	r2, [r9]
 80080e4:	0c24      	lsrs	r4, r4, #16
 80080e6:	0c12      	lsrs	r2, r2, #16
 80080e8:	fb0a 2404 	mla	r4, sl, r4, r2
 80080ec:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 80080f0:	b289      	uxth	r1, r1
 80080f2:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 80080f6:	45f4      	cmp	ip, lr
 80080f8:	ea4f 4214 	mov.w	r2, r4, lsr #16
 80080fc:	f849 1b04 	str.w	r1, [r9], #4
 8008100:	d8e4      	bhi.n	80080cc <__multiply+0xa8>
 8008102:	9901      	ldr	r1, [sp, #4]
 8008104:	5072      	str	r2, [r6, r1]
 8008106:	9a03      	ldr	r2, [sp, #12]
 8008108:	3304      	adds	r3, #4
 800810a:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800810e:	f1b9 0f00 	cmp.w	r9, #0
 8008112:	d01f      	beq.n	8008154 <__multiply+0x130>
 8008114:	46b6      	mov	lr, r6
 8008116:	f04f 0a00 	mov.w	sl, #0
 800811a:	6834      	ldr	r4, [r6, #0]
 800811c:	f105 0114 	add.w	r1, r5, #20
 8008120:	880a      	ldrh	r2, [r1, #0]
 8008122:	f8be b002 	ldrh.w	fp, [lr, #2]
 8008126:	b2a4      	uxth	r4, r4
 8008128:	fb09 b202 	mla	r2, r9, r2, fp
 800812c:	4492      	add	sl, r2
 800812e:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8008132:	f84e 4b04 	str.w	r4, [lr], #4
 8008136:	f851 4b04 	ldr.w	r4, [r1], #4
 800813a:	f8be 2000 	ldrh.w	r2, [lr]
 800813e:	0c24      	lsrs	r4, r4, #16
 8008140:	fb09 2404 	mla	r4, r9, r4, r2
 8008144:	458c      	cmp	ip, r1
 8008146:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800814a:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800814e:	d8e7      	bhi.n	8008120 <__multiply+0xfc>
 8008150:	9a01      	ldr	r2, [sp, #4]
 8008152:	50b4      	str	r4, [r6, r2]
 8008154:	3604      	adds	r6, #4
 8008156:	e7a3      	b.n	80080a0 <__multiply+0x7c>
 8008158:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800815c:	2b00      	cmp	r3, #0
 800815e:	d1a5      	bne.n	80080ac <__multiply+0x88>
 8008160:	3f01      	subs	r7, #1
 8008162:	e7a1      	b.n	80080a8 <__multiply+0x84>
 8008164:	080094b3 	.word	0x080094b3
 8008168:	080094c4 	.word	0x080094c4

0800816c <__pow5mult>:
 800816c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008170:	4615      	mov	r5, r2
 8008172:	f012 0203 	ands.w	r2, r2, #3
 8008176:	4606      	mov	r6, r0
 8008178:	460f      	mov	r7, r1
 800817a:	d007      	beq.n	800818c <__pow5mult+0x20>
 800817c:	4c25      	ldr	r4, [pc, #148]	; (8008214 <__pow5mult+0xa8>)
 800817e:	3a01      	subs	r2, #1
 8008180:	2300      	movs	r3, #0
 8008182:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008186:	f7ff fe9f 	bl	8007ec8 <__multadd>
 800818a:	4607      	mov	r7, r0
 800818c:	10ad      	asrs	r5, r5, #2
 800818e:	d03d      	beq.n	800820c <__pow5mult+0xa0>
 8008190:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8008192:	b97c      	cbnz	r4, 80081b4 <__pow5mult+0x48>
 8008194:	2010      	movs	r0, #16
 8008196:	f7fe fa3d 	bl	8006614 <malloc>
 800819a:	4602      	mov	r2, r0
 800819c:	6270      	str	r0, [r6, #36]	; 0x24
 800819e:	b928      	cbnz	r0, 80081ac <__pow5mult+0x40>
 80081a0:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80081a4:	4b1c      	ldr	r3, [pc, #112]	; (8008218 <__pow5mult+0xac>)
 80081a6:	481d      	ldr	r0, [pc, #116]	; (800821c <__pow5mult+0xb0>)
 80081a8:	f000 fb18 	bl	80087dc <__assert_func>
 80081ac:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80081b0:	6004      	str	r4, [r0, #0]
 80081b2:	60c4      	str	r4, [r0, #12]
 80081b4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80081b8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80081bc:	b94c      	cbnz	r4, 80081d2 <__pow5mult+0x66>
 80081be:	f240 2171 	movw	r1, #625	; 0x271
 80081c2:	4630      	mov	r0, r6
 80081c4:	f7ff ff18 	bl	8007ff8 <__i2b>
 80081c8:	2300      	movs	r3, #0
 80081ca:	4604      	mov	r4, r0
 80081cc:	f8c8 0008 	str.w	r0, [r8, #8]
 80081d0:	6003      	str	r3, [r0, #0]
 80081d2:	f04f 0900 	mov.w	r9, #0
 80081d6:	07eb      	lsls	r3, r5, #31
 80081d8:	d50a      	bpl.n	80081f0 <__pow5mult+0x84>
 80081da:	4639      	mov	r1, r7
 80081dc:	4622      	mov	r2, r4
 80081de:	4630      	mov	r0, r6
 80081e0:	f7ff ff20 	bl	8008024 <__multiply>
 80081e4:	4680      	mov	r8, r0
 80081e6:	4639      	mov	r1, r7
 80081e8:	4630      	mov	r0, r6
 80081ea:	f7ff fe4b 	bl	8007e84 <_Bfree>
 80081ee:	4647      	mov	r7, r8
 80081f0:	106d      	asrs	r5, r5, #1
 80081f2:	d00b      	beq.n	800820c <__pow5mult+0xa0>
 80081f4:	6820      	ldr	r0, [r4, #0]
 80081f6:	b938      	cbnz	r0, 8008208 <__pow5mult+0x9c>
 80081f8:	4622      	mov	r2, r4
 80081fa:	4621      	mov	r1, r4
 80081fc:	4630      	mov	r0, r6
 80081fe:	f7ff ff11 	bl	8008024 <__multiply>
 8008202:	6020      	str	r0, [r4, #0]
 8008204:	f8c0 9000 	str.w	r9, [r0]
 8008208:	4604      	mov	r4, r0
 800820a:	e7e4      	b.n	80081d6 <__pow5mult+0x6a>
 800820c:	4638      	mov	r0, r7
 800820e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008212:	bf00      	nop
 8008214:	08009618 	.word	0x08009618
 8008218:	0800943d 	.word	0x0800943d
 800821c:	080094c4 	.word	0x080094c4

08008220 <__lshift>:
 8008220:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008224:	460c      	mov	r4, r1
 8008226:	4607      	mov	r7, r0
 8008228:	4691      	mov	r9, r2
 800822a:	6923      	ldr	r3, [r4, #16]
 800822c:	6849      	ldr	r1, [r1, #4]
 800822e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008232:	68a3      	ldr	r3, [r4, #8]
 8008234:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008238:	f108 0601 	add.w	r6, r8, #1
 800823c:	42b3      	cmp	r3, r6
 800823e:	db0b      	blt.n	8008258 <__lshift+0x38>
 8008240:	4638      	mov	r0, r7
 8008242:	f7ff fddf 	bl	8007e04 <_Balloc>
 8008246:	4605      	mov	r5, r0
 8008248:	b948      	cbnz	r0, 800825e <__lshift+0x3e>
 800824a:	4602      	mov	r2, r0
 800824c:	f240 11d9 	movw	r1, #473	; 0x1d9
 8008250:	4b27      	ldr	r3, [pc, #156]	; (80082f0 <__lshift+0xd0>)
 8008252:	4828      	ldr	r0, [pc, #160]	; (80082f4 <__lshift+0xd4>)
 8008254:	f000 fac2 	bl	80087dc <__assert_func>
 8008258:	3101      	adds	r1, #1
 800825a:	005b      	lsls	r3, r3, #1
 800825c:	e7ee      	b.n	800823c <__lshift+0x1c>
 800825e:	2300      	movs	r3, #0
 8008260:	f100 0114 	add.w	r1, r0, #20
 8008264:	f100 0210 	add.w	r2, r0, #16
 8008268:	4618      	mov	r0, r3
 800826a:	4553      	cmp	r3, sl
 800826c:	db33      	blt.n	80082d6 <__lshift+0xb6>
 800826e:	6920      	ldr	r0, [r4, #16]
 8008270:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008274:	f104 0314 	add.w	r3, r4, #20
 8008278:	f019 091f 	ands.w	r9, r9, #31
 800827c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008280:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008284:	d02b      	beq.n	80082de <__lshift+0xbe>
 8008286:	468a      	mov	sl, r1
 8008288:	2200      	movs	r2, #0
 800828a:	f1c9 0e20 	rsb	lr, r9, #32
 800828e:	6818      	ldr	r0, [r3, #0]
 8008290:	fa00 f009 	lsl.w	r0, r0, r9
 8008294:	4302      	orrs	r2, r0
 8008296:	f84a 2b04 	str.w	r2, [sl], #4
 800829a:	f853 2b04 	ldr.w	r2, [r3], #4
 800829e:	459c      	cmp	ip, r3
 80082a0:	fa22 f20e 	lsr.w	r2, r2, lr
 80082a4:	d8f3      	bhi.n	800828e <__lshift+0x6e>
 80082a6:	ebac 0304 	sub.w	r3, ip, r4
 80082aa:	3b15      	subs	r3, #21
 80082ac:	f023 0303 	bic.w	r3, r3, #3
 80082b0:	3304      	adds	r3, #4
 80082b2:	f104 0015 	add.w	r0, r4, #21
 80082b6:	4584      	cmp	ip, r0
 80082b8:	bf38      	it	cc
 80082ba:	2304      	movcc	r3, #4
 80082bc:	50ca      	str	r2, [r1, r3]
 80082be:	b10a      	cbz	r2, 80082c4 <__lshift+0xa4>
 80082c0:	f108 0602 	add.w	r6, r8, #2
 80082c4:	3e01      	subs	r6, #1
 80082c6:	4638      	mov	r0, r7
 80082c8:	4621      	mov	r1, r4
 80082ca:	612e      	str	r6, [r5, #16]
 80082cc:	f7ff fdda 	bl	8007e84 <_Bfree>
 80082d0:	4628      	mov	r0, r5
 80082d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80082d6:	f842 0f04 	str.w	r0, [r2, #4]!
 80082da:	3301      	adds	r3, #1
 80082dc:	e7c5      	b.n	800826a <__lshift+0x4a>
 80082de:	3904      	subs	r1, #4
 80082e0:	f853 2b04 	ldr.w	r2, [r3], #4
 80082e4:	459c      	cmp	ip, r3
 80082e6:	f841 2f04 	str.w	r2, [r1, #4]!
 80082ea:	d8f9      	bhi.n	80082e0 <__lshift+0xc0>
 80082ec:	e7ea      	b.n	80082c4 <__lshift+0xa4>
 80082ee:	bf00      	nop
 80082f0:	080094b3 	.word	0x080094b3
 80082f4:	080094c4 	.word	0x080094c4

080082f8 <__mcmp>:
 80082f8:	4603      	mov	r3, r0
 80082fa:	690a      	ldr	r2, [r1, #16]
 80082fc:	6900      	ldr	r0, [r0, #16]
 80082fe:	b530      	push	{r4, r5, lr}
 8008300:	1a80      	subs	r0, r0, r2
 8008302:	d10d      	bne.n	8008320 <__mcmp+0x28>
 8008304:	3314      	adds	r3, #20
 8008306:	3114      	adds	r1, #20
 8008308:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800830c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8008310:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008314:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008318:	4295      	cmp	r5, r2
 800831a:	d002      	beq.n	8008322 <__mcmp+0x2a>
 800831c:	d304      	bcc.n	8008328 <__mcmp+0x30>
 800831e:	2001      	movs	r0, #1
 8008320:	bd30      	pop	{r4, r5, pc}
 8008322:	42a3      	cmp	r3, r4
 8008324:	d3f4      	bcc.n	8008310 <__mcmp+0x18>
 8008326:	e7fb      	b.n	8008320 <__mcmp+0x28>
 8008328:	f04f 30ff 	mov.w	r0, #4294967295
 800832c:	e7f8      	b.n	8008320 <__mcmp+0x28>
	...

08008330 <__mdiff>:
 8008330:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008334:	460c      	mov	r4, r1
 8008336:	4606      	mov	r6, r0
 8008338:	4611      	mov	r1, r2
 800833a:	4620      	mov	r0, r4
 800833c:	4692      	mov	sl, r2
 800833e:	f7ff ffdb 	bl	80082f8 <__mcmp>
 8008342:	1e05      	subs	r5, r0, #0
 8008344:	d111      	bne.n	800836a <__mdiff+0x3a>
 8008346:	4629      	mov	r1, r5
 8008348:	4630      	mov	r0, r6
 800834a:	f7ff fd5b 	bl	8007e04 <_Balloc>
 800834e:	4602      	mov	r2, r0
 8008350:	b928      	cbnz	r0, 800835e <__mdiff+0x2e>
 8008352:	f240 2132 	movw	r1, #562	; 0x232
 8008356:	4b3c      	ldr	r3, [pc, #240]	; (8008448 <__mdiff+0x118>)
 8008358:	483c      	ldr	r0, [pc, #240]	; (800844c <__mdiff+0x11c>)
 800835a:	f000 fa3f 	bl	80087dc <__assert_func>
 800835e:	2301      	movs	r3, #1
 8008360:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008364:	4610      	mov	r0, r2
 8008366:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800836a:	bfa4      	itt	ge
 800836c:	4653      	movge	r3, sl
 800836e:	46a2      	movge	sl, r4
 8008370:	4630      	mov	r0, r6
 8008372:	f8da 1004 	ldr.w	r1, [sl, #4]
 8008376:	bfa6      	itte	ge
 8008378:	461c      	movge	r4, r3
 800837a:	2500      	movge	r5, #0
 800837c:	2501      	movlt	r5, #1
 800837e:	f7ff fd41 	bl	8007e04 <_Balloc>
 8008382:	4602      	mov	r2, r0
 8008384:	b918      	cbnz	r0, 800838e <__mdiff+0x5e>
 8008386:	f44f 7110 	mov.w	r1, #576	; 0x240
 800838a:	4b2f      	ldr	r3, [pc, #188]	; (8008448 <__mdiff+0x118>)
 800838c:	e7e4      	b.n	8008358 <__mdiff+0x28>
 800838e:	f100 0814 	add.w	r8, r0, #20
 8008392:	f8da 7010 	ldr.w	r7, [sl, #16]
 8008396:	60c5      	str	r5, [r0, #12]
 8008398:	f04f 0c00 	mov.w	ip, #0
 800839c:	f10a 0514 	add.w	r5, sl, #20
 80083a0:	f10a 0010 	add.w	r0, sl, #16
 80083a4:	46c2      	mov	sl, r8
 80083a6:	6926      	ldr	r6, [r4, #16]
 80083a8:	f104 0914 	add.w	r9, r4, #20
 80083ac:	eb05 0e87 	add.w	lr, r5, r7, lsl #2
 80083b0:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 80083b4:	f850 bf04 	ldr.w	fp, [r0, #4]!
 80083b8:	f859 3b04 	ldr.w	r3, [r9], #4
 80083bc:	fa1f f18b 	uxth.w	r1, fp
 80083c0:	4461      	add	r1, ip
 80083c2:	fa1f fc83 	uxth.w	ip, r3
 80083c6:	0c1b      	lsrs	r3, r3, #16
 80083c8:	eba1 010c 	sub.w	r1, r1, ip
 80083cc:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80083d0:	eb03 4321 	add.w	r3, r3, r1, asr #16
 80083d4:	b289      	uxth	r1, r1
 80083d6:	ea4f 4c23 	mov.w	ip, r3, asr #16
 80083da:	454e      	cmp	r6, r9
 80083dc:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80083e0:	f84a 3b04 	str.w	r3, [sl], #4
 80083e4:	d8e6      	bhi.n	80083b4 <__mdiff+0x84>
 80083e6:	1b33      	subs	r3, r6, r4
 80083e8:	3b15      	subs	r3, #21
 80083ea:	f023 0303 	bic.w	r3, r3, #3
 80083ee:	3415      	adds	r4, #21
 80083f0:	3304      	adds	r3, #4
 80083f2:	42a6      	cmp	r6, r4
 80083f4:	bf38      	it	cc
 80083f6:	2304      	movcc	r3, #4
 80083f8:	441d      	add	r5, r3
 80083fa:	4443      	add	r3, r8
 80083fc:	461e      	mov	r6, r3
 80083fe:	462c      	mov	r4, r5
 8008400:	4574      	cmp	r4, lr
 8008402:	d30e      	bcc.n	8008422 <__mdiff+0xf2>
 8008404:	f10e 0103 	add.w	r1, lr, #3
 8008408:	1b49      	subs	r1, r1, r5
 800840a:	f021 0103 	bic.w	r1, r1, #3
 800840e:	3d03      	subs	r5, #3
 8008410:	45ae      	cmp	lr, r5
 8008412:	bf38      	it	cc
 8008414:	2100      	movcc	r1, #0
 8008416:	4419      	add	r1, r3
 8008418:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 800841c:	b18b      	cbz	r3, 8008442 <__mdiff+0x112>
 800841e:	6117      	str	r7, [r2, #16]
 8008420:	e7a0      	b.n	8008364 <__mdiff+0x34>
 8008422:	f854 8b04 	ldr.w	r8, [r4], #4
 8008426:	fa1f f188 	uxth.w	r1, r8
 800842a:	4461      	add	r1, ip
 800842c:	1408      	asrs	r0, r1, #16
 800842e:	eb00 4018 	add.w	r0, r0, r8, lsr #16
 8008432:	b289      	uxth	r1, r1
 8008434:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8008438:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800843c:	f846 1b04 	str.w	r1, [r6], #4
 8008440:	e7de      	b.n	8008400 <__mdiff+0xd0>
 8008442:	3f01      	subs	r7, #1
 8008444:	e7e8      	b.n	8008418 <__mdiff+0xe8>
 8008446:	bf00      	nop
 8008448:	080094b3 	.word	0x080094b3
 800844c:	080094c4 	.word	0x080094c4

08008450 <__d2b>:
 8008450:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8008454:	2101      	movs	r1, #1
 8008456:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 800845a:	4690      	mov	r8, r2
 800845c:	461d      	mov	r5, r3
 800845e:	f7ff fcd1 	bl	8007e04 <_Balloc>
 8008462:	4604      	mov	r4, r0
 8008464:	b930      	cbnz	r0, 8008474 <__d2b+0x24>
 8008466:	4602      	mov	r2, r0
 8008468:	f240 310a 	movw	r1, #778	; 0x30a
 800846c:	4b24      	ldr	r3, [pc, #144]	; (8008500 <__d2b+0xb0>)
 800846e:	4825      	ldr	r0, [pc, #148]	; (8008504 <__d2b+0xb4>)
 8008470:	f000 f9b4 	bl	80087dc <__assert_func>
 8008474:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8008478:	f3c5 550a 	ubfx	r5, r5, #20, #11
 800847c:	bb2d      	cbnz	r5, 80084ca <__d2b+0x7a>
 800847e:	9301      	str	r3, [sp, #4]
 8008480:	f1b8 0300 	subs.w	r3, r8, #0
 8008484:	d026      	beq.n	80084d4 <__d2b+0x84>
 8008486:	4668      	mov	r0, sp
 8008488:	9300      	str	r3, [sp, #0]
 800848a:	f7ff fd87 	bl	8007f9c <__lo0bits>
 800848e:	9900      	ldr	r1, [sp, #0]
 8008490:	b1f0      	cbz	r0, 80084d0 <__d2b+0x80>
 8008492:	9a01      	ldr	r2, [sp, #4]
 8008494:	f1c0 0320 	rsb	r3, r0, #32
 8008498:	fa02 f303 	lsl.w	r3, r2, r3
 800849c:	430b      	orrs	r3, r1
 800849e:	40c2      	lsrs	r2, r0
 80084a0:	6163      	str	r3, [r4, #20]
 80084a2:	9201      	str	r2, [sp, #4]
 80084a4:	9b01      	ldr	r3, [sp, #4]
 80084a6:	2b00      	cmp	r3, #0
 80084a8:	bf14      	ite	ne
 80084aa:	2102      	movne	r1, #2
 80084ac:	2101      	moveq	r1, #1
 80084ae:	61a3      	str	r3, [r4, #24]
 80084b0:	6121      	str	r1, [r4, #16]
 80084b2:	b1c5      	cbz	r5, 80084e6 <__d2b+0x96>
 80084b4:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80084b8:	4405      	add	r5, r0
 80084ba:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80084be:	603d      	str	r5, [r7, #0]
 80084c0:	6030      	str	r0, [r6, #0]
 80084c2:	4620      	mov	r0, r4
 80084c4:	b002      	add	sp, #8
 80084c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80084ca:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80084ce:	e7d6      	b.n	800847e <__d2b+0x2e>
 80084d0:	6161      	str	r1, [r4, #20]
 80084d2:	e7e7      	b.n	80084a4 <__d2b+0x54>
 80084d4:	a801      	add	r0, sp, #4
 80084d6:	f7ff fd61 	bl	8007f9c <__lo0bits>
 80084da:	2101      	movs	r1, #1
 80084dc:	9b01      	ldr	r3, [sp, #4]
 80084de:	6121      	str	r1, [r4, #16]
 80084e0:	6163      	str	r3, [r4, #20]
 80084e2:	3020      	adds	r0, #32
 80084e4:	e7e5      	b.n	80084b2 <__d2b+0x62>
 80084e6:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 80084ea:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80084ee:	6038      	str	r0, [r7, #0]
 80084f0:	6918      	ldr	r0, [r3, #16]
 80084f2:	f7ff fd33 	bl	8007f5c <__hi0bits>
 80084f6:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 80084fa:	6031      	str	r1, [r6, #0]
 80084fc:	e7e1      	b.n	80084c2 <__d2b+0x72>
 80084fe:	bf00      	nop
 8008500:	080094b3 	.word	0x080094b3
 8008504:	080094c4 	.word	0x080094c4

08008508 <_calloc_r>:
 8008508:	b538      	push	{r3, r4, r5, lr}
 800850a:	fb02 f501 	mul.w	r5, r2, r1
 800850e:	4629      	mov	r1, r5
 8008510:	f7fe f8e4 	bl	80066dc <_malloc_r>
 8008514:	4604      	mov	r4, r0
 8008516:	b118      	cbz	r0, 8008520 <_calloc_r+0x18>
 8008518:	462a      	mov	r2, r5
 800851a:	2100      	movs	r1, #0
 800851c:	f7fe f88a 	bl	8006634 <memset>
 8008520:	4620      	mov	r0, r4
 8008522:	bd38      	pop	{r3, r4, r5, pc}

08008524 <__ssputs_r>:
 8008524:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008528:	688e      	ldr	r6, [r1, #8]
 800852a:	4682      	mov	sl, r0
 800852c:	429e      	cmp	r6, r3
 800852e:	460c      	mov	r4, r1
 8008530:	4690      	mov	r8, r2
 8008532:	461f      	mov	r7, r3
 8008534:	d838      	bhi.n	80085a8 <__ssputs_r+0x84>
 8008536:	898a      	ldrh	r2, [r1, #12]
 8008538:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800853c:	d032      	beq.n	80085a4 <__ssputs_r+0x80>
 800853e:	6825      	ldr	r5, [r4, #0]
 8008540:	6909      	ldr	r1, [r1, #16]
 8008542:	3301      	adds	r3, #1
 8008544:	eba5 0901 	sub.w	r9, r5, r1
 8008548:	6965      	ldr	r5, [r4, #20]
 800854a:	444b      	add	r3, r9
 800854c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008550:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008554:	106d      	asrs	r5, r5, #1
 8008556:	429d      	cmp	r5, r3
 8008558:	bf38      	it	cc
 800855a:	461d      	movcc	r5, r3
 800855c:	0553      	lsls	r3, r2, #21
 800855e:	d531      	bpl.n	80085c4 <__ssputs_r+0xa0>
 8008560:	4629      	mov	r1, r5
 8008562:	f7fe f8bb 	bl	80066dc <_malloc_r>
 8008566:	4606      	mov	r6, r0
 8008568:	b950      	cbnz	r0, 8008580 <__ssputs_r+0x5c>
 800856a:	230c      	movs	r3, #12
 800856c:	f04f 30ff 	mov.w	r0, #4294967295
 8008570:	f8ca 3000 	str.w	r3, [sl]
 8008574:	89a3      	ldrh	r3, [r4, #12]
 8008576:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800857a:	81a3      	strh	r3, [r4, #12]
 800857c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008580:	464a      	mov	r2, r9
 8008582:	6921      	ldr	r1, [r4, #16]
 8008584:	f7ff fc24 	bl	8007dd0 <memcpy>
 8008588:	89a3      	ldrh	r3, [r4, #12]
 800858a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800858e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008592:	81a3      	strh	r3, [r4, #12]
 8008594:	6126      	str	r6, [r4, #16]
 8008596:	444e      	add	r6, r9
 8008598:	6026      	str	r6, [r4, #0]
 800859a:	463e      	mov	r6, r7
 800859c:	6165      	str	r5, [r4, #20]
 800859e:	eba5 0509 	sub.w	r5, r5, r9
 80085a2:	60a5      	str	r5, [r4, #8]
 80085a4:	42be      	cmp	r6, r7
 80085a6:	d900      	bls.n	80085aa <__ssputs_r+0x86>
 80085a8:	463e      	mov	r6, r7
 80085aa:	4632      	mov	r2, r6
 80085ac:	4641      	mov	r1, r8
 80085ae:	6820      	ldr	r0, [r4, #0]
 80085b0:	f000 f959 	bl	8008866 <memmove>
 80085b4:	68a3      	ldr	r3, [r4, #8]
 80085b6:	6822      	ldr	r2, [r4, #0]
 80085b8:	1b9b      	subs	r3, r3, r6
 80085ba:	4432      	add	r2, r6
 80085bc:	2000      	movs	r0, #0
 80085be:	60a3      	str	r3, [r4, #8]
 80085c0:	6022      	str	r2, [r4, #0]
 80085c2:	e7db      	b.n	800857c <__ssputs_r+0x58>
 80085c4:	462a      	mov	r2, r5
 80085c6:	f000 f968 	bl	800889a <_realloc_r>
 80085ca:	4606      	mov	r6, r0
 80085cc:	2800      	cmp	r0, #0
 80085ce:	d1e1      	bne.n	8008594 <__ssputs_r+0x70>
 80085d0:	4650      	mov	r0, sl
 80085d2:	6921      	ldr	r1, [r4, #16]
 80085d4:	f7fe f836 	bl	8006644 <_free_r>
 80085d8:	e7c7      	b.n	800856a <__ssputs_r+0x46>
	...

080085dc <_svfiprintf_r>:
 80085dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80085e0:	4698      	mov	r8, r3
 80085e2:	898b      	ldrh	r3, [r1, #12]
 80085e4:	4607      	mov	r7, r0
 80085e6:	061b      	lsls	r3, r3, #24
 80085e8:	460d      	mov	r5, r1
 80085ea:	4614      	mov	r4, r2
 80085ec:	b09d      	sub	sp, #116	; 0x74
 80085ee:	d50e      	bpl.n	800860e <_svfiprintf_r+0x32>
 80085f0:	690b      	ldr	r3, [r1, #16]
 80085f2:	b963      	cbnz	r3, 800860e <_svfiprintf_r+0x32>
 80085f4:	2140      	movs	r1, #64	; 0x40
 80085f6:	f7fe f871 	bl	80066dc <_malloc_r>
 80085fa:	6028      	str	r0, [r5, #0]
 80085fc:	6128      	str	r0, [r5, #16]
 80085fe:	b920      	cbnz	r0, 800860a <_svfiprintf_r+0x2e>
 8008600:	230c      	movs	r3, #12
 8008602:	603b      	str	r3, [r7, #0]
 8008604:	f04f 30ff 	mov.w	r0, #4294967295
 8008608:	e0d1      	b.n	80087ae <_svfiprintf_r+0x1d2>
 800860a:	2340      	movs	r3, #64	; 0x40
 800860c:	616b      	str	r3, [r5, #20]
 800860e:	2300      	movs	r3, #0
 8008610:	9309      	str	r3, [sp, #36]	; 0x24
 8008612:	2320      	movs	r3, #32
 8008614:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008618:	2330      	movs	r3, #48	; 0x30
 800861a:	f04f 0901 	mov.w	r9, #1
 800861e:	f8cd 800c 	str.w	r8, [sp, #12]
 8008622:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 80087c8 <_svfiprintf_r+0x1ec>
 8008626:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800862a:	4623      	mov	r3, r4
 800862c:	469a      	mov	sl, r3
 800862e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008632:	b10a      	cbz	r2, 8008638 <_svfiprintf_r+0x5c>
 8008634:	2a25      	cmp	r2, #37	; 0x25
 8008636:	d1f9      	bne.n	800862c <_svfiprintf_r+0x50>
 8008638:	ebba 0b04 	subs.w	fp, sl, r4
 800863c:	d00b      	beq.n	8008656 <_svfiprintf_r+0x7a>
 800863e:	465b      	mov	r3, fp
 8008640:	4622      	mov	r2, r4
 8008642:	4629      	mov	r1, r5
 8008644:	4638      	mov	r0, r7
 8008646:	f7ff ff6d 	bl	8008524 <__ssputs_r>
 800864a:	3001      	adds	r0, #1
 800864c:	f000 80aa 	beq.w	80087a4 <_svfiprintf_r+0x1c8>
 8008650:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008652:	445a      	add	r2, fp
 8008654:	9209      	str	r2, [sp, #36]	; 0x24
 8008656:	f89a 3000 	ldrb.w	r3, [sl]
 800865a:	2b00      	cmp	r3, #0
 800865c:	f000 80a2 	beq.w	80087a4 <_svfiprintf_r+0x1c8>
 8008660:	2300      	movs	r3, #0
 8008662:	f04f 32ff 	mov.w	r2, #4294967295
 8008666:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800866a:	f10a 0a01 	add.w	sl, sl, #1
 800866e:	9304      	str	r3, [sp, #16]
 8008670:	9307      	str	r3, [sp, #28]
 8008672:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008676:	931a      	str	r3, [sp, #104]	; 0x68
 8008678:	4654      	mov	r4, sl
 800867a:	2205      	movs	r2, #5
 800867c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008680:	4851      	ldr	r0, [pc, #324]	; (80087c8 <_svfiprintf_r+0x1ec>)
 8008682:	f7ff fb97 	bl	8007db4 <memchr>
 8008686:	9a04      	ldr	r2, [sp, #16]
 8008688:	b9d8      	cbnz	r0, 80086c2 <_svfiprintf_r+0xe6>
 800868a:	06d0      	lsls	r0, r2, #27
 800868c:	bf44      	itt	mi
 800868e:	2320      	movmi	r3, #32
 8008690:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008694:	0711      	lsls	r1, r2, #28
 8008696:	bf44      	itt	mi
 8008698:	232b      	movmi	r3, #43	; 0x2b
 800869a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800869e:	f89a 3000 	ldrb.w	r3, [sl]
 80086a2:	2b2a      	cmp	r3, #42	; 0x2a
 80086a4:	d015      	beq.n	80086d2 <_svfiprintf_r+0xf6>
 80086a6:	4654      	mov	r4, sl
 80086a8:	2000      	movs	r0, #0
 80086aa:	f04f 0c0a 	mov.w	ip, #10
 80086ae:	9a07      	ldr	r2, [sp, #28]
 80086b0:	4621      	mov	r1, r4
 80086b2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80086b6:	3b30      	subs	r3, #48	; 0x30
 80086b8:	2b09      	cmp	r3, #9
 80086ba:	d94e      	bls.n	800875a <_svfiprintf_r+0x17e>
 80086bc:	b1b0      	cbz	r0, 80086ec <_svfiprintf_r+0x110>
 80086be:	9207      	str	r2, [sp, #28]
 80086c0:	e014      	b.n	80086ec <_svfiprintf_r+0x110>
 80086c2:	eba0 0308 	sub.w	r3, r0, r8
 80086c6:	fa09 f303 	lsl.w	r3, r9, r3
 80086ca:	4313      	orrs	r3, r2
 80086cc:	46a2      	mov	sl, r4
 80086ce:	9304      	str	r3, [sp, #16]
 80086d0:	e7d2      	b.n	8008678 <_svfiprintf_r+0x9c>
 80086d2:	9b03      	ldr	r3, [sp, #12]
 80086d4:	1d19      	adds	r1, r3, #4
 80086d6:	681b      	ldr	r3, [r3, #0]
 80086d8:	9103      	str	r1, [sp, #12]
 80086da:	2b00      	cmp	r3, #0
 80086dc:	bfbb      	ittet	lt
 80086de:	425b      	neglt	r3, r3
 80086e0:	f042 0202 	orrlt.w	r2, r2, #2
 80086e4:	9307      	strge	r3, [sp, #28]
 80086e6:	9307      	strlt	r3, [sp, #28]
 80086e8:	bfb8      	it	lt
 80086ea:	9204      	strlt	r2, [sp, #16]
 80086ec:	7823      	ldrb	r3, [r4, #0]
 80086ee:	2b2e      	cmp	r3, #46	; 0x2e
 80086f0:	d10c      	bne.n	800870c <_svfiprintf_r+0x130>
 80086f2:	7863      	ldrb	r3, [r4, #1]
 80086f4:	2b2a      	cmp	r3, #42	; 0x2a
 80086f6:	d135      	bne.n	8008764 <_svfiprintf_r+0x188>
 80086f8:	9b03      	ldr	r3, [sp, #12]
 80086fa:	3402      	adds	r4, #2
 80086fc:	1d1a      	adds	r2, r3, #4
 80086fe:	681b      	ldr	r3, [r3, #0]
 8008700:	9203      	str	r2, [sp, #12]
 8008702:	2b00      	cmp	r3, #0
 8008704:	bfb8      	it	lt
 8008706:	f04f 33ff 	movlt.w	r3, #4294967295
 800870a:	9305      	str	r3, [sp, #20]
 800870c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80087d8 <_svfiprintf_r+0x1fc>
 8008710:	2203      	movs	r2, #3
 8008712:	4650      	mov	r0, sl
 8008714:	7821      	ldrb	r1, [r4, #0]
 8008716:	f7ff fb4d 	bl	8007db4 <memchr>
 800871a:	b140      	cbz	r0, 800872e <_svfiprintf_r+0x152>
 800871c:	2340      	movs	r3, #64	; 0x40
 800871e:	eba0 000a 	sub.w	r0, r0, sl
 8008722:	fa03 f000 	lsl.w	r0, r3, r0
 8008726:	9b04      	ldr	r3, [sp, #16]
 8008728:	3401      	adds	r4, #1
 800872a:	4303      	orrs	r3, r0
 800872c:	9304      	str	r3, [sp, #16]
 800872e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008732:	2206      	movs	r2, #6
 8008734:	4825      	ldr	r0, [pc, #148]	; (80087cc <_svfiprintf_r+0x1f0>)
 8008736:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800873a:	f7ff fb3b 	bl	8007db4 <memchr>
 800873e:	2800      	cmp	r0, #0
 8008740:	d038      	beq.n	80087b4 <_svfiprintf_r+0x1d8>
 8008742:	4b23      	ldr	r3, [pc, #140]	; (80087d0 <_svfiprintf_r+0x1f4>)
 8008744:	bb1b      	cbnz	r3, 800878e <_svfiprintf_r+0x1b2>
 8008746:	9b03      	ldr	r3, [sp, #12]
 8008748:	3307      	adds	r3, #7
 800874a:	f023 0307 	bic.w	r3, r3, #7
 800874e:	3308      	adds	r3, #8
 8008750:	9303      	str	r3, [sp, #12]
 8008752:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008754:	4433      	add	r3, r6
 8008756:	9309      	str	r3, [sp, #36]	; 0x24
 8008758:	e767      	b.n	800862a <_svfiprintf_r+0x4e>
 800875a:	460c      	mov	r4, r1
 800875c:	2001      	movs	r0, #1
 800875e:	fb0c 3202 	mla	r2, ip, r2, r3
 8008762:	e7a5      	b.n	80086b0 <_svfiprintf_r+0xd4>
 8008764:	2300      	movs	r3, #0
 8008766:	f04f 0c0a 	mov.w	ip, #10
 800876a:	4619      	mov	r1, r3
 800876c:	3401      	adds	r4, #1
 800876e:	9305      	str	r3, [sp, #20]
 8008770:	4620      	mov	r0, r4
 8008772:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008776:	3a30      	subs	r2, #48	; 0x30
 8008778:	2a09      	cmp	r2, #9
 800877a:	d903      	bls.n	8008784 <_svfiprintf_r+0x1a8>
 800877c:	2b00      	cmp	r3, #0
 800877e:	d0c5      	beq.n	800870c <_svfiprintf_r+0x130>
 8008780:	9105      	str	r1, [sp, #20]
 8008782:	e7c3      	b.n	800870c <_svfiprintf_r+0x130>
 8008784:	4604      	mov	r4, r0
 8008786:	2301      	movs	r3, #1
 8008788:	fb0c 2101 	mla	r1, ip, r1, r2
 800878c:	e7f0      	b.n	8008770 <_svfiprintf_r+0x194>
 800878e:	ab03      	add	r3, sp, #12
 8008790:	9300      	str	r3, [sp, #0]
 8008792:	462a      	mov	r2, r5
 8008794:	4638      	mov	r0, r7
 8008796:	4b0f      	ldr	r3, [pc, #60]	; (80087d4 <_svfiprintf_r+0x1f8>)
 8008798:	a904      	add	r1, sp, #16
 800879a:	f7fe f897 	bl	80068cc <_printf_float>
 800879e:	1c42      	adds	r2, r0, #1
 80087a0:	4606      	mov	r6, r0
 80087a2:	d1d6      	bne.n	8008752 <_svfiprintf_r+0x176>
 80087a4:	89ab      	ldrh	r3, [r5, #12]
 80087a6:	065b      	lsls	r3, r3, #25
 80087a8:	f53f af2c 	bmi.w	8008604 <_svfiprintf_r+0x28>
 80087ac:	9809      	ldr	r0, [sp, #36]	; 0x24
 80087ae:	b01d      	add	sp, #116	; 0x74
 80087b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80087b4:	ab03      	add	r3, sp, #12
 80087b6:	9300      	str	r3, [sp, #0]
 80087b8:	462a      	mov	r2, r5
 80087ba:	4638      	mov	r0, r7
 80087bc:	4b05      	ldr	r3, [pc, #20]	; (80087d4 <_svfiprintf_r+0x1f8>)
 80087be:	a904      	add	r1, sp, #16
 80087c0:	f7fe fb20 	bl	8006e04 <_printf_i>
 80087c4:	e7eb      	b.n	800879e <_svfiprintf_r+0x1c2>
 80087c6:	bf00      	nop
 80087c8:	08009624 	.word	0x08009624
 80087cc:	0800962e 	.word	0x0800962e
 80087d0:	080068cd 	.word	0x080068cd
 80087d4:	08008525 	.word	0x08008525
 80087d8:	0800962a 	.word	0x0800962a

080087dc <__assert_func>:
 80087dc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80087de:	4614      	mov	r4, r2
 80087e0:	461a      	mov	r2, r3
 80087e2:	4b09      	ldr	r3, [pc, #36]	; (8008808 <__assert_func+0x2c>)
 80087e4:	4605      	mov	r5, r0
 80087e6:	681b      	ldr	r3, [r3, #0]
 80087e8:	68d8      	ldr	r0, [r3, #12]
 80087ea:	b14c      	cbz	r4, 8008800 <__assert_func+0x24>
 80087ec:	4b07      	ldr	r3, [pc, #28]	; (800880c <__assert_func+0x30>)
 80087ee:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80087f2:	9100      	str	r1, [sp, #0]
 80087f4:	462b      	mov	r3, r5
 80087f6:	4906      	ldr	r1, [pc, #24]	; (8008810 <__assert_func+0x34>)
 80087f8:	f000 f80e 	bl	8008818 <fiprintf>
 80087fc:	f000 fa98 	bl	8008d30 <abort>
 8008800:	4b04      	ldr	r3, [pc, #16]	; (8008814 <__assert_func+0x38>)
 8008802:	461c      	mov	r4, r3
 8008804:	e7f3      	b.n	80087ee <__assert_func+0x12>
 8008806:	bf00      	nop
 8008808:	20000014 	.word	0x20000014
 800880c:	08009635 	.word	0x08009635
 8008810:	08009642 	.word	0x08009642
 8008814:	08009670 	.word	0x08009670

08008818 <fiprintf>:
 8008818:	b40e      	push	{r1, r2, r3}
 800881a:	b503      	push	{r0, r1, lr}
 800881c:	4601      	mov	r1, r0
 800881e:	ab03      	add	r3, sp, #12
 8008820:	4805      	ldr	r0, [pc, #20]	; (8008838 <fiprintf+0x20>)
 8008822:	f853 2b04 	ldr.w	r2, [r3], #4
 8008826:	6800      	ldr	r0, [r0, #0]
 8008828:	9301      	str	r3, [sp, #4]
 800882a:	f000 f883 	bl	8008934 <_vfiprintf_r>
 800882e:	b002      	add	sp, #8
 8008830:	f85d eb04 	ldr.w	lr, [sp], #4
 8008834:	b003      	add	sp, #12
 8008836:	4770      	bx	lr
 8008838:	20000014 	.word	0x20000014

0800883c <__retarget_lock_init_recursive>:
 800883c:	4770      	bx	lr

0800883e <__retarget_lock_acquire_recursive>:
 800883e:	4770      	bx	lr

08008840 <__retarget_lock_release_recursive>:
 8008840:	4770      	bx	lr

08008842 <__ascii_mbtowc>:
 8008842:	b082      	sub	sp, #8
 8008844:	b901      	cbnz	r1, 8008848 <__ascii_mbtowc+0x6>
 8008846:	a901      	add	r1, sp, #4
 8008848:	b142      	cbz	r2, 800885c <__ascii_mbtowc+0x1a>
 800884a:	b14b      	cbz	r3, 8008860 <__ascii_mbtowc+0x1e>
 800884c:	7813      	ldrb	r3, [r2, #0]
 800884e:	600b      	str	r3, [r1, #0]
 8008850:	7812      	ldrb	r2, [r2, #0]
 8008852:	1e10      	subs	r0, r2, #0
 8008854:	bf18      	it	ne
 8008856:	2001      	movne	r0, #1
 8008858:	b002      	add	sp, #8
 800885a:	4770      	bx	lr
 800885c:	4610      	mov	r0, r2
 800885e:	e7fb      	b.n	8008858 <__ascii_mbtowc+0x16>
 8008860:	f06f 0001 	mvn.w	r0, #1
 8008864:	e7f8      	b.n	8008858 <__ascii_mbtowc+0x16>

08008866 <memmove>:
 8008866:	4288      	cmp	r0, r1
 8008868:	b510      	push	{r4, lr}
 800886a:	eb01 0402 	add.w	r4, r1, r2
 800886e:	d902      	bls.n	8008876 <memmove+0x10>
 8008870:	4284      	cmp	r4, r0
 8008872:	4623      	mov	r3, r4
 8008874:	d807      	bhi.n	8008886 <memmove+0x20>
 8008876:	1e43      	subs	r3, r0, #1
 8008878:	42a1      	cmp	r1, r4
 800887a:	d008      	beq.n	800888e <memmove+0x28>
 800887c:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008880:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008884:	e7f8      	b.n	8008878 <memmove+0x12>
 8008886:	4601      	mov	r1, r0
 8008888:	4402      	add	r2, r0
 800888a:	428a      	cmp	r2, r1
 800888c:	d100      	bne.n	8008890 <memmove+0x2a>
 800888e:	bd10      	pop	{r4, pc}
 8008890:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008894:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008898:	e7f7      	b.n	800888a <memmove+0x24>

0800889a <_realloc_r>:
 800889a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800889c:	4607      	mov	r7, r0
 800889e:	4614      	mov	r4, r2
 80088a0:	460e      	mov	r6, r1
 80088a2:	b921      	cbnz	r1, 80088ae <_realloc_r+0x14>
 80088a4:	4611      	mov	r1, r2
 80088a6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80088aa:	f7fd bf17 	b.w	80066dc <_malloc_r>
 80088ae:	b922      	cbnz	r2, 80088ba <_realloc_r+0x20>
 80088b0:	f7fd fec8 	bl	8006644 <_free_r>
 80088b4:	4625      	mov	r5, r4
 80088b6:	4628      	mov	r0, r5
 80088b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80088ba:	f000 fc5d 	bl	8009178 <_malloc_usable_size_r>
 80088be:	42a0      	cmp	r0, r4
 80088c0:	d20f      	bcs.n	80088e2 <_realloc_r+0x48>
 80088c2:	4621      	mov	r1, r4
 80088c4:	4638      	mov	r0, r7
 80088c6:	f7fd ff09 	bl	80066dc <_malloc_r>
 80088ca:	4605      	mov	r5, r0
 80088cc:	2800      	cmp	r0, #0
 80088ce:	d0f2      	beq.n	80088b6 <_realloc_r+0x1c>
 80088d0:	4631      	mov	r1, r6
 80088d2:	4622      	mov	r2, r4
 80088d4:	f7ff fa7c 	bl	8007dd0 <memcpy>
 80088d8:	4631      	mov	r1, r6
 80088da:	4638      	mov	r0, r7
 80088dc:	f7fd feb2 	bl	8006644 <_free_r>
 80088e0:	e7e9      	b.n	80088b6 <_realloc_r+0x1c>
 80088e2:	4635      	mov	r5, r6
 80088e4:	e7e7      	b.n	80088b6 <_realloc_r+0x1c>

080088e6 <__sfputc_r>:
 80088e6:	6893      	ldr	r3, [r2, #8]
 80088e8:	b410      	push	{r4}
 80088ea:	3b01      	subs	r3, #1
 80088ec:	2b00      	cmp	r3, #0
 80088ee:	6093      	str	r3, [r2, #8]
 80088f0:	da07      	bge.n	8008902 <__sfputc_r+0x1c>
 80088f2:	6994      	ldr	r4, [r2, #24]
 80088f4:	42a3      	cmp	r3, r4
 80088f6:	db01      	blt.n	80088fc <__sfputc_r+0x16>
 80088f8:	290a      	cmp	r1, #10
 80088fa:	d102      	bne.n	8008902 <__sfputc_r+0x1c>
 80088fc:	bc10      	pop	{r4}
 80088fe:	f000 b949 	b.w	8008b94 <__swbuf_r>
 8008902:	6813      	ldr	r3, [r2, #0]
 8008904:	1c58      	adds	r0, r3, #1
 8008906:	6010      	str	r0, [r2, #0]
 8008908:	7019      	strb	r1, [r3, #0]
 800890a:	4608      	mov	r0, r1
 800890c:	bc10      	pop	{r4}
 800890e:	4770      	bx	lr

08008910 <__sfputs_r>:
 8008910:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008912:	4606      	mov	r6, r0
 8008914:	460f      	mov	r7, r1
 8008916:	4614      	mov	r4, r2
 8008918:	18d5      	adds	r5, r2, r3
 800891a:	42ac      	cmp	r4, r5
 800891c:	d101      	bne.n	8008922 <__sfputs_r+0x12>
 800891e:	2000      	movs	r0, #0
 8008920:	e007      	b.n	8008932 <__sfputs_r+0x22>
 8008922:	463a      	mov	r2, r7
 8008924:	4630      	mov	r0, r6
 8008926:	f814 1b01 	ldrb.w	r1, [r4], #1
 800892a:	f7ff ffdc 	bl	80088e6 <__sfputc_r>
 800892e:	1c43      	adds	r3, r0, #1
 8008930:	d1f3      	bne.n	800891a <__sfputs_r+0xa>
 8008932:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008934 <_vfiprintf_r>:
 8008934:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008938:	460d      	mov	r5, r1
 800893a:	4614      	mov	r4, r2
 800893c:	4698      	mov	r8, r3
 800893e:	4606      	mov	r6, r0
 8008940:	b09d      	sub	sp, #116	; 0x74
 8008942:	b118      	cbz	r0, 800894c <_vfiprintf_r+0x18>
 8008944:	6983      	ldr	r3, [r0, #24]
 8008946:	b90b      	cbnz	r3, 800894c <_vfiprintf_r+0x18>
 8008948:	f000 fb14 	bl	8008f74 <__sinit>
 800894c:	4b89      	ldr	r3, [pc, #548]	; (8008b74 <_vfiprintf_r+0x240>)
 800894e:	429d      	cmp	r5, r3
 8008950:	d11b      	bne.n	800898a <_vfiprintf_r+0x56>
 8008952:	6875      	ldr	r5, [r6, #4]
 8008954:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008956:	07d9      	lsls	r1, r3, #31
 8008958:	d405      	bmi.n	8008966 <_vfiprintf_r+0x32>
 800895a:	89ab      	ldrh	r3, [r5, #12]
 800895c:	059a      	lsls	r2, r3, #22
 800895e:	d402      	bmi.n	8008966 <_vfiprintf_r+0x32>
 8008960:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008962:	f7ff ff6c 	bl	800883e <__retarget_lock_acquire_recursive>
 8008966:	89ab      	ldrh	r3, [r5, #12]
 8008968:	071b      	lsls	r3, r3, #28
 800896a:	d501      	bpl.n	8008970 <_vfiprintf_r+0x3c>
 800896c:	692b      	ldr	r3, [r5, #16]
 800896e:	b9eb      	cbnz	r3, 80089ac <_vfiprintf_r+0x78>
 8008970:	4629      	mov	r1, r5
 8008972:	4630      	mov	r0, r6
 8008974:	f000 f96e 	bl	8008c54 <__swsetup_r>
 8008978:	b1c0      	cbz	r0, 80089ac <_vfiprintf_r+0x78>
 800897a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800897c:	07dc      	lsls	r4, r3, #31
 800897e:	d50e      	bpl.n	800899e <_vfiprintf_r+0x6a>
 8008980:	f04f 30ff 	mov.w	r0, #4294967295
 8008984:	b01d      	add	sp, #116	; 0x74
 8008986:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800898a:	4b7b      	ldr	r3, [pc, #492]	; (8008b78 <_vfiprintf_r+0x244>)
 800898c:	429d      	cmp	r5, r3
 800898e:	d101      	bne.n	8008994 <_vfiprintf_r+0x60>
 8008990:	68b5      	ldr	r5, [r6, #8]
 8008992:	e7df      	b.n	8008954 <_vfiprintf_r+0x20>
 8008994:	4b79      	ldr	r3, [pc, #484]	; (8008b7c <_vfiprintf_r+0x248>)
 8008996:	429d      	cmp	r5, r3
 8008998:	bf08      	it	eq
 800899a:	68f5      	ldreq	r5, [r6, #12]
 800899c:	e7da      	b.n	8008954 <_vfiprintf_r+0x20>
 800899e:	89ab      	ldrh	r3, [r5, #12]
 80089a0:	0598      	lsls	r0, r3, #22
 80089a2:	d4ed      	bmi.n	8008980 <_vfiprintf_r+0x4c>
 80089a4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80089a6:	f7ff ff4b 	bl	8008840 <__retarget_lock_release_recursive>
 80089aa:	e7e9      	b.n	8008980 <_vfiprintf_r+0x4c>
 80089ac:	2300      	movs	r3, #0
 80089ae:	9309      	str	r3, [sp, #36]	; 0x24
 80089b0:	2320      	movs	r3, #32
 80089b2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80089b6:	2330      	movs	r3, #48	; 0x30
 80089b8:	f04f 0901 	mov.w	r9, #1
 80089bc:	f8cd 800c 	str.w	r8, [sp, #12]
 80089c0:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8008b80 <_vfiprintf_r+0x24c>
 80089c4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80089c8:	4623      	mov	r3, r4
 80089ca:	469a      	mov	sl, r3
 80089cc:	f813 2b01 	ldrb.w	r2, [r3], #1
 80089d0:	b10a      	cbz	r2, 80089d6 <_vfiprintf_r+0xa2>
 80089d2:	2a25      	cmp	r2, #37	; 0x25
 80089d4:	d1f9      	bne.n	80089ca <_vfiprintf_r+0x96>
 80089d6:	ebba 0b04 	subs.w	fp, sl, r4
 80089da:	d00b      	beq.n	80089f4 <_vfiprintf_r+0xc0>
 80089dc:	465b      	mov	r3, fp
 80089de:	4622      	mov	r2, r4
 80089e0:	4629      	mov	r1, r5
 80089e2:	4630      	mov	r0, r6
 80089e4:	f7ff ff94 	bl	8008910 <__sfputs_r>
 80089e8:	3001      	adds	r0, #1
 80089ea:	f000 80aa 	beq.w	8008b42 <_vfiprintf_r+0x20e>
 80089ee:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80089f0:	445a      	add	r2, fp
 80089f2:	9209      	str	r2, [sp, #36]	; 0x24
 80089f4:	f89a 3000 	ldrb.w	r3, [sl]
 80089f8:	2b00      	cmp	r3, #0
 80089fa:	f000 80a2 	beq.w	8008b42 <_vfiprintf_r+0x20e>
 80089fe:	2300      	movs	r3, #0
 8008a00:	f04f 32ff 	mov.w	r2, #4294967295
 8008a04:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008a08:	f10a 0a01 	add.w	sl, sl, #1
 8008a0c:	9304      	str	r3, [sp, #16]
 8008a0e:	9307      	str	r3, [sp, #28]
 8008a10:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008a14:	931a      	str	r3, [sp, #104]	; 0x68
 8008a16:	4654      	mov	r4, sl
 8008a18:	2205      	movs	r2, #5
 8008a1a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008a1e:	4858      	ldr	r0, [pc, #352]	; (8008b80 <_vfiprintf_r+0x24c>)
 8008a20:	f7ff f9c8 	bl	8007db4 <memchr>
 8008a24:	9a04      	ldr	r2, [sp, #16]
 8008a26:	b9d8      	cbnz	r0, 8008a60 <_vfiprintf_r+0x12c>
 8008a28:	06d1      	lsls	r1, r2, #27
 8008a2a:	bf44      	itt	mi
 8008a2c:	2320      	movmi	r3, #32
 8008a2e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008a32:	0713      	lsls	r3, r2, #28
 8008a34:	bf44      	itt	mi
 8008a36:	232b      	movmi	r3, #43	; 0x2b
 8008a38:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008a3c:	f89a 3000 	ldrb.w	r3, [sl]
 8008a40:	2b2a      	cmp	r3, #42	; 0x2a
 8008a42:	d015      	beq.n	8008a70 <_vfiprintf_r+0x13c>
 8008a44:	4654      	mov	r4, sl
 8008a46:	2000      	movs	r0, #0
 8008a48:	f04f 0c0a 	mov.w	ip, #10
 8008a4c:	9a07      	ldr	r2, [sp, #28]
 8008a4e:	4621      	mov	r1, r4
 8008a50:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008a54:	3b30      	subs	r3, #48	; 0x30
 8008a56:	2b09      	cmp	r3, #9
 8008a58:	d94e      	bls.n	8008af8 <_vfiprintf_r+0x1c4>
 8008a5a:	b1b0      	cbz	r0, 8008a8a <_vfiprintf_r+0x156>
 8008a5c:	9207      	str	r2, [sp, #28]
 8008a5e:	e014      	b.n	8008a8a <_vfiprintf_r+0x156>
 8008a60:	eba0 0308 	sub.w	r3, r0, r8
 8008a64:	fa09 f303 	lsl.w	r3, r9, r3
 8008a68:	4313      	orrs	r3, r2
 8008a6a:	46a2      	mov	sl, r4
 8008a6c:	9304      	str	r3, [sp, #16]
 8008a6e:	e7d2      	b.n	8008a16 <_vfiprintf_r+0xe2>
 8008a70:	9b03      	ldr	r3, [sp, #12]
 8008a72:	1d19      	adds	r1, r3, #4
 8008a74:	681b      	ldr	r3, [r3, #0]
 8008a76:	9103      	str	r1, [sp, #12]
 8008a78:	2b00      	cmp	r3, #0
 8008a7a:	bfbb      	ittet	lt
 8008a7c:	425b      	neglt	r3, r3
 8008a7e:	f042 0202 	orrlt.w	r2, r2, #2
 8008a82:	9307      	strge	r3, [sp, #28]
 8008a84:	9307      	strlt	r3, [sp, #28]
 8008a86:	bfb8      	it	lt
 8008a88:	9204      	strlt	r2, [sp, #16]
 8008a8a:	7823      	ldrb	r3, [r4, #0]
 8008a8c:	2b2e      	cmp	r3, #46	; 0x2e
 8008a8e:	d10c      	bne.n	8008aaa <_vfiprintf_r+0x176>
 8008a90:	7863      	ldrb	r3, [r4, #1]
 8008a92:	2b2a      	cmp	r3, #42	; 0x2a
 8008a94:	d135      	bne.n	8008b02 <_vfiprintf_r+0x1ce>
 8008a96:	9b03      	ldr	r3, [sp, #12]
 8008a98:	3402      	adds	r4, #2
 8008a9a:	1d1a      	adds	r2, r3, #4
 8008a9c:	681b      	ldr	r3, [r3, #0]
 8008a9e:	9203      	str	r2, [sp, #12]
 8008aa0:	2b00      	cmp	r3, #0
 8008aa2:	bfb8      	it	lt
 8008aa4:	f04f 33ff 	movlt.w	r3, #4294967295
 8008aa8:	9305      	str	r3, [sp, #20]
 8008aaa:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8008b90 <_vfiprintf_r+0x25c>
 8008aae:	2203      	movs	r2, #3
 8008ab0:	4650      	mov	r0, sl
 8008ab2:	7821      	ldrb	r1, [r4, #0]
 8008ab4:	f7ff f97e 	bl	8007db4 <memchr>
 8008ab8:	b140      	cbz	r0, 8008acc <_vfiprintf_r+0x198>
 8008aba:	2340      	movs	r3, #64	; 0x40
 8008abc:	eba0 000a 	sub.w	r0, r0, sl
 8008ac0:	fa03 f000 	lsl.w	r0, r3, r0
 8008ac4:	9b04      	ldr	r3, [sp, #16]
 8008ac6:	3401      	adds	r4, #1
 8008ac8:	4303      	orrs	r3, r0
 8008aca:	9304      	str	r3, [sp, #16]
 8008acc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008ad0:	2206      	movs	r2, #6
 8008ad2:	482c      	ldr	r0, [pc, #176]	; (8008b84 <_vfiprintf_r+0x250>)
 8008ad4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008ad8:	f7ff f96c 	bl	8007db4 <memchr>
 8008adc:	2800      	cmp	r0, #0
 8008ade:	d03f      	beq.n	8008b60 <_vfiprintf_r+0x22c>
 8008ae0:	4b29      	ldr	r3, [pc, #164]	; (8008b88 <_vfiprintf_r+0x254>)
 8008ae2:	bb1b      	cbnz	r3, 8008b2c <_vfiprintf_r+0x1f8>
 8008ae4:	9b03      	ldr	r3, [sp, #12]
 8008ae6:	3307      	adds	r3, #7
 8008ae8:	f023 0307 	bic.w	r3, r3, #7
 8008aec:	3308      	adds	r3, #8
 8008aee:	9303      	str	r3, [sp, #12]
 8008af0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008af2:	443b      	add	r3, r7
 8008af4:	9309      	str	r3, [sp, #36]	; 0x24
 8008af6:	e767      	b.n	80089c8 <_vfiprintf_r+0x94>
 8008af8:	460c      	mov	r4, r1
 8008afa:	2001      	movs	r0, #1
 8008afc:	fb0c 3202 	mla	r2, ip, r2, r3
 8008b00:	e7a5      	b.n	8008a4e <_vfiprintf_r+0x11a>
 8008b02:	2300      	movs	r3, #0
 8008b04:	f04f 0c0a 	mov.w	ip, #10
 8008b08:	4619      	mov	r1, r3
 8008b0a:	3401      	adds	r4, #1
 8008b0c:	9305      	str	r3, [sp, #20]
 8008b0e:	4620      	mov	r0, r4
 8008b10:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008b14:	3a30      	subs	r2, #48	; 0x30
 8008b16:	2a09      	cmp	r2, #9
 8008b18:	d903      	bls.n	8008b22 <_vfiprintf_r+0x1ee>
 8008b1a:	2b00      	cmp	r3, #0
 8008b1c:	d0c5      	beq.n	8008aaa <_vfiprintf_r+0x176>
 8008b1e:	9105      	str	r1, [sp, #20]
 8008b20:	e7c3      	b.n	8008aaa <_vfiprintf_r+0x176>
 8008b22:	4604      	mov	r4, r0
 8008b24:	2301      	movs	r3, #1
 8008b26:	fb0c 2101 	mla	r1, ip, r1, r2
 8008b2a:	e7f0      	b.n	8008b0e <_vfiprintf_r+0x1da>
 8008b2c:	ab03      	add	r3, sp, #12
 8008b2e:	9300      	str	r3, [sp, #0]
 8008b30:	462a      	mov	r2, r5
 8008b32:	4630      	mov	r0, r6
 8008b34:	4b15      	ldr	r3, [pc, #84]	; (8008b8c <_vfiprintf_r+0x258>)
 8008b36:	a904      	add	r1, sp, #16
 8008b38:	f7fd fec8 	bl	80068cc <_printf_float>
 8008b3c:	4607      	mov	r7, r0
 8008b3e:	1c78      	adds	r0, r7, #1
 8008b40:	d1d6      	bne.n	8008af0 <_vfiprintf_r+0x1bc>
 8008b42:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008b44:	07d9      	lsls	r1, r3, #31
 8008b46:	d405      	bmi.n	8008b54 <_vfiprintf_r+0x220>
 8008b48:	89ab      	ldrh	r3, [r5, #12]
 8008b4a:	059a      	lsls	r2, r3, #22
 8008b4c:	d402      	bmi.n	8008b54 <_vfiprintf_r+0x220>
 8008b4e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008b50:	f7ff fe76 	bl	8008840 <__retarget_lock_release_recursive>
 8008b54:	89ab      	ldrh	r3, [r5, #12]
 8008b56:	065b      	lsls	r3, r3, #25
 8008b58:	f53f af12 	bmi.w	8008980 <_vfiprintf_r+0x4c>
 8008b5c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008b5e:	e711      	b.n	8008984 <_vfiprintf_r+0x50>
 8008b60:	ab03      	add	r3, sp, #12
 8008b62:	9300      	str	r3, [sp, #0]
 8008b64:	462a      	mov	r2, r5
 8008b66:	4630      	mov	r0, r6
 8008b68:	4b08      	ldr	r3, [pc, #32]	; (8008b8c <_vfiprintf_r+0x258>)
 8008b6a:	a904      	add	r1, sp, #16
 8008b6c:	f7fe f94a 	bl	8006e04 <_printf_i>
 8008b70:	e7e4      	b.n	8008b3c <_vfiprintf_r+0x208>
 8008b72:	bf00      	nop
 8008b74:	0800979c 	.word	0x0800979c
 8008b78:	080097bc 	.word	0x080097bc
 8008b7c:	0800977c 	.word	0x0800977c
 8008b80:	08009624 	.word	0x08009624
 8008b84:	0800962e 	.word	0x0800962e
 8008b88:	080068cd 	.word	0x080068cd
 8008b8c:	08008911 	.word	0x08008911
 8008b90:	0800962a 	.word	0x0800962a

08008b94 <__swbuf_r>:
 8008b94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008b96:	460e      	mov	r6, r1
 8008b98:	4614      	mov	r4, r2
 8008b9a:	4605      	mov	r5, r0
 8008b9c:	b118      	cbz	r0, 8008ba6 <__swbuf_r+0x12>
 8008b9e:	6983      	ldr	r3, [r0, #24]
 8008ba0:	b90b      	cbnz	r3, 8008ba6 <__swbuf_r+0x12>
 8008ba2:	f000 f9e7 	bl	8008f74 <__sinit>
 8008ba6:	4b21      	ldr	r3, [pc, #132]	; (8008c2c <__swbuf_r+0x98>)
 8008ba8:	429c      	cmp	r4, r3
 8008baa:	d12b      	bne.n	8008c04 <__swbuf_r+0x70>
 8008bac:	686c      	ldr	r4, [r5, #4]
 8008bae:	69a3      	ldr	r3, [r4, #24]
 8008bb0:	60a3      	str	r3, [r4, #8]
 8008bb2:	89a3      	ldrh	r3, [r4, #12]
 8008bb4:	071a      	lsls	r2, r3, #28
 8008bb6:	d52f      	bpl.n	8008c18 <__swbuf_r+0x84>
 8008bb8:	6923      	ldr	r3, [r4, #16]
 8008bba:	b36b      	cbz	r3, 8008c18 <__swbuf_r+0x84>
 8008bbc:	6923      	ldr	r3, [r4, #16]
 8008bbe:	6820      	ldr	r0, [r4, #0]
 8008bc0:	b2f6      	uxtb	r6, r6
 8008bc2:	1ac0      	subs	r0, r0, r3
 8008bc4:	6963      	ldr	r3, [r4, #20]
 8008bc6:	4637      	mov	r7, r6
 8008bc8:	4283      	cmp	r3, r0
 8008bca:	dc04      	bgt.n	8008bd6 <__swbuf_r+0x42>
 8008bcc:	4621      	mov	r1, r4
 8008bce:	4628      	mov	r0, r5
 8008bd0:	f000 f93c 	bl	8008e4c <_fflush_r>
 8008bd4:	bb30      	cbnz	r0, 8008c24 <__swbuf_r+0x90>
 8008bd6:	68a3      	ldr	r3, [r4, #8]
 8008bd8:	3001      	adds	r0, #1
 8008bda:	3b01      	subs	r3, #1
 8008bdc:	60a3      	str	r3, [r4, #8]
 8008bde:	6823      	ldr	r3, [r4, #0]
 8008be0:	1c5a      	adds	r2, r3, #1
 8008be2:	6022      	str	r2, [r4, #0]
 8008be4:	701e      	strb	r6, [r3, #0]
 8008be6:	6963      	ldr	r3, [r4, #20]
 8008be8:	4283      	cmp	r3, r0
 8008bea:	d004      	beq.n	8008bf6 <__swbuf_r+0x62>
 8008bec:	89a3      	ldrh	r3, [r4, #12]
 8008bee:	07db      	lsls	r3, r3, #31
 8008bf0:	d506      	bpl.n	8008c00 <__swbuf_r+0x6c>
 8008bf2:	2e0a      	cmp	r6, #10
 8008bf4:	d104      	bne.n	8008c00 <__swbuf_r+0x6c>
 8008bf6:	4621      	mov	r1, r4
 8008bf8:	4628      	mov	r0, r5
 8008bfa:	f000 f927 	bl	8008e4c <_fflush_r>
 8008bfe:	b988      	cbnz	r0, 8008c24 <__swbuf_r+0x90>
 8008c00:	4638      	mov	r0, r7
 8008c02:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008c04:	4b0a      	ldr	r3, [pc, #40]	; (8008c30 <__swbuf_r+0x9c>)
 8008c06:	429c      	cmp	r4, r3
 8008c08:	d101      	bne.n	8008c0e <__swbuf_r+0x7a>
 8008c0a:	68ac      	ldr	r4, [r5, #8]
 8008c0c:	e7cf      	b.n	8008bae <__swbuf_r+0x1a>
 8008c0e:	4b09      	ldr	r3, [pc, #36]	; (8008c34 <__swbuf_r+0xa0>)
 8008c10:	429c      	cmp	r4, r3
 8008c12:	bf08      	it	eq
 8008c14:	68ec      	ldreq	r4, [r5, #12]
 8008c16:	e7ca      	b.n	8008bae <__swbuf_r+0x1a>
 8008c18:	4621      	mov	r1, r4
 8008c1a:	4628      	mov	r0, r5
 8008c1c:	f000 f81a 	bl	8008c54 <__swsetup_r>
 8008c20:	2800      	cmp	r0, #0
 8008c22:	d0cb      	beq.n	8008bbc <__swbuf_r+0x28>
 8008c24:	f04f 37ff 	mov.w	r7, #4294967295
 8008c28:	e7ea      	b.n	8008c00 <__swbuf_r+0x6c>
 8008c2a:	bf00      	nop
 8008c2c:	0800979c 	.word	0x0800979c
 8008c30:	080097bc 	.word	0x080097bc
 8008c34:	0800977c 	.word	0x0800977c

08008c38 <__ascii_wctomb>:
 8008c38:	4603      	mov	r3, r0
 8008c3a:	4608      	mov	r0, r1
 8008c3c:	b141      	cbz	r1, 8008c50 <__ascii_wctomb+0x18>
 8008c3e:	2aff      	cmp	r2, #255	; 0xff
 8008c40:	d904      	bls.n	8008c4c <__ascii_wctomb+0x14>
 8008c42:	228a      	movs	r2, #138	; 0x8a
 8008c44:	f04f 30ff 	mov.w	r0, #4294967295
 8008c48:	601a      	str	r2, [r3, #0]
 8008c4a:	4770      	bx	lr
 8008c4c:	2001      	movs	r0, #1
 8008c4e:	700a      	strb	r2, [r1, #0]
 8008c50:	4770      	bx	lr
	...

08008c54 <__swsetup_r>:
 8008c54:	4b32      	ldr	r3, [pc, #200]	; (8008d20 <__swsetup_r+0xcc>)
 8008c56:	b570      	push	{r4, r5, r6, lr}
 8008c58:	681d      	ldr	r5, [r3, #0]
 8008c5a:	4606      	mov	r6, r0
 8008c5c:	460c      	mov	r4, r1
 8008c5e:	b125      	cbz	r5, 8008c6a <__swsetup_r+0x16>
 8008c60:	69ab      	ldr	r3, [r5, #24]
 8008c62:	b913      	cbnz	r3, 8008c6a <__swsetup_r+0x16>
 8008c64:	4628      	mov	r0, r5
 8008c66:	f000 f985 	bl	8008f74 <__sinit>
 8008c6a:	4b2e      	ldr	r3, [pc, #184]	; (8008d24 <__swsetup_r+0xd0>)
 8008c6c:	429c      	cmp	r4, r3
 8008c6e:	d10f      	bne.n	8008c90 <__swsetup_r+0x3c>
 8008c70:	686c      	ldr	r4, [r5, #4]
 8008c72:	89a3      	ldrh	r3, [r4, #12]
 8008c74:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008c78:	0719      	lsls	r1, r3, #28
 8008c7a:	d42c      	bmi.n	8008cd6 <__swsetup_r+0x82>
 8008c7c:	06dd      	lsls	r5, r3, #27
 8008c7e:	d411      	bmi.n	8008ca4 <__swsetup_r+0x50>
 8008c80:	2309      	movs	r3, #9
 8008c82:	6033      	str	r3, [r6, #0]
 8008c84:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008c88:	f04f 30ff 	mov.w	r0, #4294967295
 8008c8c:	81a3      	strh	r3, [r4, #12]
 8008c8e:	e03e      	b.n	8008d0e <__swsetup_r+0xba>
 8008c90:	4b25      	ldr	r3, [pc, #148]	; (8008d28 <__swsetup_r+0xd4>)
 8008c92:	429c      	cmp	r4, r3
 8008c94:	d101      	bne.n	8008c9a <__swsetup_r+0x46>
 8008c96:	68ac      	ldr	r4, [r5, #8]
 8008c98:	e7eb      	b.n	8008c72 <__swsetup_r+0x1e>
 8008c9a:	4b24      	ldr	r3, [pc, #144]	; (8008d2c <__swsetup_r+0xd8>)
 8008c9c:	429c      	cmp	r4, r3
 8008c9e:	bf08      	it	eq
 8008ca0:	68ec      	ldreq	r4, [r5, #12]
 8008ca2:	e7e6      	b.n	8008c72 <__swsetup_r+0x1e>
 8008ca4:	0758      	lsls	r0, r3, #29
 8008ca6:	d512      	bpl.n	8008cce <__swsetup_r+0x7a>
 8008ca8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008caa:	b141      	cbz	r1, 8008cbe <__swsetup_r+0x6a>
 8008cac:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008cb0:	4299      	cmp	r1, r3
 8008cb2:	d002      	beq.n	8008cba <__swsetup_r+0x66>
 8008cb4:	4630      	mov	r0, r6
 8008cb6:	f7fd fcc5 	bl	8006644 <_free_r>
 8008cba:	2300      	movs	r3, #0
 8008cbc:	6363      	str	r3, [r4, #52]	; 0x34
 8008cbe:	89a3      	ldrh	r3, [r4, #12]
 8008cc0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008cc4:	81a3      	strh	r3, [r4, #12]
 8008cc6:	2300      	movs	r3, #0
 8008cc8:	6063      	str	r3, [r4, #4]
 8008cca:	6923      	ldr	r3, [r4, #16]
 8008ccc:	6023      	str	r3, [r4, #0]
 8008cce:	89a3      	ldrh	r3, [r4, #12]
 8008cd0:	f043 0308 	orr.w	r3, r3, #8
 8008cd4:	81a3      	strh	r3, [r4, #12]
 8008cd6:	6923      	ldr	r3, [r4, #16]
 8008cd8:	b94b      	cbnz	r3, 8008cee <__swsetup_r+0x9a>
 8008cda:	89a3      	ldrh	r3, [r4, #12]
 8008cdc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008ce0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008ce4:	d003      	beq.n	8008cee <__swsetup_r+0x9a>
 8008ce6:	4621      	mov	r1, r4
 8008ce8:	4630      	mov	r0, r6
 8008cea:	f000 fa05 	bl	80090f8 <__smakebuf_r>
 8008cee:	89a0      	ldrh	r0, [r4, #12]
 8008cf0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008cf4:	f010 0301 	ands.w	r3, r0, #1
 8008cf8:	d00a      	beq.n	8008d10 <__swsetup_r+0xbc>
 8008cfa:	2300      	movs	r3, #0
 8008cfc:	60a3      	str	r3, [r4, #8]
 8008cfe:	6963      	ldr	r3, [r4, #20]
 8008d00:	425b      	negs	r3, r3
 8008d02:	61a3      	str	r3, [r4, #24]
 8008d04:	6923      	ldr	r3, [r4, #16]
 8008d06:	b943      	cbnz	r3, 8008d1a <__swsetup_r+0xc6>
 8008d08:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008d0c:	d1ba      	bne.n	8008c84 <__swsetup_r+0x30>
 8008d0e:	bd70      	pop	{r4, r5, r6, pc}
 8008d10:	0781      	lsls	r1, r0, #30
 8008d12:	bf58      	it	pl
 8008d14:	6963      	ldrpl	r3, [r4, #20]
 8008d16:	60a3      	str	r3, [r4, #8]
 8008d18:	e7f4      	b.n	8008d04 <__swsetup_r+0xb0>
 8008d1a:	2000      	movs	r0, #0
 8008d1c:	e7f7      	b.n	8008d0e <__swsetup_r+0xba>
 8008d1e:	bf00      	nop
 8008d20:	20000014 	.word	0x20000014
 8008d24:	0800979c 	.word	0x0800979c
 8008d28:	080097bc 	.word	0x080097bc
 8008d2c:	0800977c 	.word	0x0800977c

08008d30 <abort>:
 8008d30:	2006      	movs	r0, #6
 8008d32:	b508      	push	{r3, lr}
 8008d34:	f000 fa50 	bl	80091d8 <raise>
 8008d38:	2001      	movs	r0, #1
 8008d3a:	f7f9 f9d6 	bl	80020ea <_exit>
	...

08008d40 <__sflush_r>:
 8008d40:	898a      	ldrh	r2, [r1, #12]
 8008d42:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008d46:	4605      	mov	r5, r0
 8008d48:	0710      	lsls	r0, r2, #28
 8008d4a:	460c      	mov	r4, r1
 8008d4c:	d458      	bmi.n	8008e00 <__sflush_r+0xc0>
 8008d4e:	684b      	ldr	r3, [r1, #4]
 8008d50:	2b00      	cmp	r3, #0
 8008d52:	dc05      	bgt.n	8008d60 <__sflush_r+0x20>
 8008d54:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008d56:	2b00      	cmp	r3, #0
 8008d58:	dc02      	bgt.n	8008d60 <__sflush_r+0x20>
 8008d5a:	2000      	movs	r0, #0
 8008d5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008d60:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008d62:	2e00      	cmp	r6, #0
 8008d64:	d0f9      	beq.n	8008d5a <__sflush_r+0x1a>
 8008d66:	2300      	movs	r3, #0
 8008d68:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008d6c:	682f      	ldr	r7, [r5, #0]
 8008d6e:	602b      	str	r3, [r5, #0]
 8008d70:	d032      	beq.n	8008dd8 <__sflush_r+0x98>
 8008d72:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008d74:	89a3      	ldrh	r3, [r4, #12]
 8008d76:	075a      	lsls	r2, r3, #29
 8008d78:	d505      	bpl.n	8008d86 <__sflush_r+0x46>
 8008d7a:	6863      	ldr	r3, [r4, #4]
 8008d7c:	1ac0      	subs	r0, r0, r3
 8008d7e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008d80:	b10b      	cbz	r3, 8008d86 <__sflush_r+0x46>
 8008d82:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008d84:	1ac0      	subs	r0, r0, r3
 8008d86:	2300      	movs	r3, #0
 8008d88:	4602      	mov	r2, r0
 8008d8a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008d8c:	4628      	mov	r0, r5
 8008d8e:	6a21      	ldr	r1, [r4, #32]
 8008d90:	47b0      	blx	r6
 8008d92:	1c43      	adds	r3, r0, #1
 8008d94:	89a3      	ldrh	r3, [r4, #12]
 8008d96:	d106      	bne.n	8008da6 <__sflush_r+0x66>
 8008d98:	6829      	ldr	r1, [r5, #0]
 8008d9a:	291d      	cmp	r1, #29
 8008d9c:	d82c      	bhi.n	8008df8 <__sflush_r+0xb8>
 8008d9e:	4a2a      	ldr	r2, [pc, #168]	; (8008e48 <__sflush_r+0x108>)
 8008da0:	40ca      	lsrs	r2, r1
 8008da2:	07d6      	lsls	r6, r2, #31
 8008da4:	d528      	bpl.n	8008df8 <__sflush_r+0xb8>
 8008da6:	2200      	movs	r2, #0
 8008da8:	6062      	str	r2, [r4, #4]
 8008daa:	6922      	ldr	r2, [r4, #16]
 8008dac:	04d9      	lsls	r1, r3, #19
 8008dae:	6022      	str	r2, [r4, #0]
 8008db0:	d504      	bpl.n	8008dbc <__sflush_r+0x7c>
 8008db2:	1c42      	adds	r2, r0, #1
 8008db4:	d101      	bne.n	8008dba <__sflush_r+0x7a>
 8008db6:	682b      	ldr	r3, [r5, #0]
 8008db8:	b903      	cbnz	r3, 8008dbc <__sflush_r+0x7c>
 8008dba:	6560      	str	r0, [r4, #84]	; 0x54
 8008dbc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008dbe:	602f      	str	r7, [r5, #0]
 8008dc0:	2900      	cmp	r1, #0
 8008dc2:	d0ca      	beq.n	8008d5a <__sflush_r+0x1a>
 8008dc4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008dc8:	4299      	cmp	r1, r3
 8008dca:	d002      	beq.n	8008dd2 <__sflush_r+0x92>
 8008dcc:	4628      	mov	r0, r5
 8008dce:	f7fd fc39 	bl	8006644 <_free_r>
 8008dd2:	2000      	movs	r0, #0
 8008dd4:	6360      	str	r0, [r4, #52]	; 0x34
 8008dd6:	e7c1      	b.n	8008d5c <__sflush_r+0x1c>
 8008dd8:	6a21      	ldr	r1, [r4, #32]
 8008dda:	2301      	movs	r3, #1
 8008ddc:	4628      	mov	r0, r5
 8008dde:	47b0      	blx	r6
 8008de0:	1c41      	adds	r1, r0, #1
 8008de2:	d1c7      	bne.n	8008d74 <__sflush_r+0x34>
 8008de4:	682b      	ldr	r3, [r5, #0]
 8008de6:	2b00      	cmp	r3, #0
 8008de8:	d0c4      	beq.n	8008d74 <__sflush_r+0x34>
 8008dea:	2b1d      	cmp	r3, #29
 8008dec:	d001      	beq.n	8008df2 <__sflush_r+0xb2>
 8008dee:	2b16      	cmp	r3, #22
 8008df0:	d101      	bne.n	8008df6 <__sflush_r+0xb6>
 8008df2:	602f      	str	r7, [r5, #0]
 8008df4:	e7b1      	b.n	8008d5a <__sflush_r+0x1a>
 8008df6:	89a3      	ldrh	r3, [r4, #12]
 8008df8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008dfc:	81a3      	strh	r3, [r4, #12]
 8008dfe:	e7ad      	b.n	8008d5c <__sflush_r+0x1c>
 8008e00:	690f      	ldr	r7, [r1, #16]
 8008e02:	2f00      	cmp	r7, #0
 8008e04:	d0a9      	beq.n	8008d5a <__sflush_r+0x1a>
 8008e06:	0793      	lsls	r3, r2, #30
 8008e08:	bf18      	it	ne
 8008e0a:	2300      	movne	r3, #0
 8008e0c:	680e      	ldr	r6, [r1, #0]
 8008e0e:	bf08      	it	eq
 8008e10:	694b      	ldreq	r3, [r1, #20]
 8008e12:	eba6 0807 	sub.w	r8, r6, r7
 8008e16:	600f      	str	r7, [r1, #0]
 8008e18:	608b      	str	r3, [r1, #8]
 8008e1a:	f1b8 0f00 	cmp.w	r8, #0
 8008e1e:	dd9c      	ble.n	8008d5a <__sflush_r+0x1a>
 8008e20:	4643      	mov	r3, r8
 8008e22:	463a      	mov	r2, r7
 8008e24:	4628      	mov	r0, r5
 8008e26:	6a21      	ldr	r1, [r4, #32]
 8008e28:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008e2a:	47b0      	blx	r6
 8008e2c:	2800      	cmp	r0, #0
 8008e2e:	dc06      	bgt.n	8008e3e <__sflush_r+0xfe>
 8008e30:	89a3      	ldrh	r3, [r4, #12]
 8008e32:	f04f 30ff 	mov.w	r0, #4294967295
 8008e36:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008e3a:	81a3      	strh	r3, [r4, #12]
 8008e3c:	e78e      	b.n	8008d5c <__sflush_r+0x1c>
 8008e3e:	4407      	add	r7, r0
 8008e40:	eba8 0800 	sub.w	r8, r8, r0
 8008e44:	e7e9      	b.n	8008e1a <__sflush_r+0xda>
 8008e46:	bf00      	nop
 8008e48:	20400001 	.word	0x20400001

08008e4c <_fflush_r>:
 8008e4c:	b538      	push	{r3, r4, r5, lr}
 8008e4e:	690b      	ldr	r3, [r1, #16]
 8008e50:	4605      	mov	r5, r0
 8008e52:	460c      	mov	r4, r1
 8008e54:	b913      	cbnz	r3, 8008e5c <_fflush_r+0x10>
 8008e56:	2500      	movs	r5, #0
 8008e58:	4628      	mov	r0, r5
 8008e5a:	bd38      	pop	{r3, r4, r5, pc}
 8008e5c:	b118      	cbz	r0, 8008e66 <_fflush_r+0x1a>
 8008e5e:	6983      	ldr	r3, [r0, #24]
 8008e60:	b90b      	cbnz	r3, 8008e66 <_fflush_r+0x1a>
 8008e62:	f000 f887 	bl	8008f74 <__sinit>
 8008e66:	4b14      	ldr	r3, [pc, #80]	; (8008eb8 <_fflush_r+0x6c>)
 8008e68:	429c      	cmp	r4, r3
 8008e6a:	d11b      	bne.n	8008ea4 <_fflush_r+0x58>
 8008e6c:	686c      	ldr	r4, [r5, #4]
 8008e6e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008e72:	2b00      	cmp	r3, #0
 8008e74:	d0ef      	beq.n	8008e56 <_fflush_r+0xa>
 8008e76:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008e78:	07d0      	lsls	r0, r2, #31
 8008e7a:	d404      	bmi.n	8008e86 <_fflush_r+0x3a>
 8008e7c:	0599      	lsls	r1, r3, #22
 8008e7e:	d402      	bmi.n	8008e86 <_fflush_r+0x3a>
 8008e80:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008e82:	f7ff fcdc 	bl	800883e <__retarget_lock_acquire_recursive>
 8008e86:	4628      	mov	r0, r5
 8008e88:	4621      	mov	r1, r4
 8008e8a:	f7ff ff59 	bl	8008d40 <__sflush_r>
 8008e8e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008e90:	4605      	mov	r5, r0
 8008e92:	07da      	lsls	r2, r3, #31
 8008e94:	d4e0      	bmi.n	8008e58 <_fflush_r+0xc>
 8008e96:	89a3      	ldrh	r3, [r4, #12]
 8008e98:	059b      	lsls	r3, r3, #22
 8008e9a:	d4dd      	bmi.n	8008e58 <_fflush_r+0xc>
 8008e9c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008e9e:	f7ff fccf 	bl	8008840 <__retarget_lock_release_recursive>
 8008ea2:	e7d9      	b.n	8008e58 <_fflush_r+0xc>
 8008ea4:	4b05      	ldr	r3, [pc, #20]	; (8008ebc <_fflush_r+0x70>)
 8008ea6:	429c      	cmp	r4, r3
 8008ea8:	d101      	bne.n	8008eae <_fflush_r+0x62>
 8008eaa:	68ac      	ldr	r4, [r5, #8]
 8008eac:	e7df      	b.n	8008e6e <_fflush_r+0x22>
 8008eae:	4b04      	ldr	r3, [pc, #16]	; (8008ec0 <_fflush_r+0x74>)
 8008eb0:	429c      	cmp	r4, r3
 8008eb2:	bf08      	it	eq
 8008eb4:	68ec      	ldreq	r4, [r5, #12]
 8008eb6:	e7da      	b.n	8008e6e <_fflush_r+0x22>
 8008eb8:	0800979c 	.word	0x0800979c
 8008ebc:	080097bc 	.word	0x080097bc
 8008ec0:	0800977c 	.word	0x0800977c

08008ec4 <std>:
 8008ec4:	2300      	movs	r3, #0
 8008ec6:	b510      	push	{r4, lr}
 8008ec8:	4604      	mov	r4, r0
 8008eca:	e9c0 3300 	strd	r3, r3, [r0]
 8008ece:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008ed2:	6083      	str	r3, [r0, #8]
 8008ed4:	8181      	strh	r1, [r0, #12]
 8008ed6:	6643      	str	r3, [r0, #100]	; 0x64
 8008ed8:	81c2      	strh	r2, [r0, #14]
 8008eda:	6183      	str	r3, [r0, #24]
 8008edc:	4619      	mov	r1, r3
 8008ede:	2208      	movs	r2, #8
 8008ee0:	305c      	adds	r0, #92	; 0x5c
 8008ee2:	f7fd fba7 	bl	8006634 <memset>
 8008ee6:	4b05      	ldr	r3, [pc, #20]	; (8008efc <std+0x38>)
 8008ee8:	6224      	str	r4, [r4, #32]
 8008eea:	6263      	str	r3, [r4, #36]	; 0x24
 8008eec:	4b04      	ldr	r3, [pc, #16]	; (8008f00 <std+0x3c>)
 8008eee:	62a3      	str	r3, [r4, #40]	; 0x28
 8008ef0:	4b04      	ldr	r3, [pc, #16]	; (8008f04 <std+0x40>)
 8008ef2:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008ef4:	4b04      	ldr	r3, [pc, #16]	; (8008f08 <std+0x44>)
 8008ef6:	6323      	str	r3, [r4, #48]	; 0x30
 8008ef8:	bd10      	pop	{r4, pc}
 8008efa:	bf00      	nop
 8008efc:	08009211 	.word	0x08009211
 8008f00:	08009233 	.word	0x08009233
 8008f04:	0800926b 	.word	0x0800926b
 8008f08:	0800928f 	.word	0x0800928f

08008f0c <_cleanup_r>:
 8008f0c:	4901      	ldr	r1, [pc, #4]	; (8008f14 <_cleanup_r+0x8>)
 8008f0e:	f000 b8af 	b.w	8009070 <_fwalk_reent>
 8008f12:	bf00      	nop
 8008f14:	08008e4d 	.word	0x08008e4d

08008f18 <__sfmoreglue>:
 8008f18:	b570      	push	{r4, r5, r6, lr}
 8008f1a:	2568      	movs	r5, #104	; 0x68
 8008f1c:	1e4a      	subs	r2, r1, #1
 8008f1e:	4355      	muls	r5, r2
 8008f20:	460e      	mov	r6, r1
 8008f22:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8008f26:	f7fd fbd9 	bl	80066dc <_malloc_r>
 8008f2a:	4604      	mov	r4, r0
 8008f2c:	b140      	cbz	r0, 8008f40 <__sfmoreglue+0x28>
 8008f2e:	2100      	movs	r1, #0
 8008f30:	e9c0 1600 	strd	r1, r6, [r0]
 8008f34:	300c      	adds	r0, #12
 8008f36:	60a0      	str	r0, [r4, #8]
 8008f38:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008f3c:	f7fd fb7a 	bl	8006634 <memset>
 8008f40:	4620      	mov	r0, r4
 8008f42:	bd70      	pop	{r4, r5, r6, pc}

08008f44 <__sfp_lock_acquire>:
 8008f44:	4801      	ldr	r0, [pc, #4]	; (8008f4c <__sfp_lock_acquire+0x8>)
 8008f46:	f7ff bc7a 	b.w	800883e <__retarget_lock_acquire_recursive>
 8008f4a:	bf00      	nop
 8008f4c:	200004a0 	.word	0x200004a0

08008f50 <__sfp_lock_release>:
 8008f50:	4801      	ldr	r0, [pc, #4]	; (8008f58 <__sfp_lock_release+0x8>)
 8008f52:	f7ff bc75 	b.w	8008840 <__retarget_lock_release_recursive>
 8008f56:	bf00      	nop
 8008f58:	200004a0 	.word	0x200004a0

08008f5c <__sinit_lock_acquire>:
 8008f5c:	4801      	ldr	r0, [pc, #4]	; (8008f64 <__sinit_lock_acquire+0x8>)
 8008f5e:	f7ff bc6e 	b.w	800883e <__retarget_lock_acquire_recursive>
 8008f62:	bf00      	nop
 8008f64:	2000049b 	.word	0x2000049b

08008f68 <__sinit_lock_release>:
 8008f68:	4801      	ldr	r0, [pc, #4]	; (8008f70 <__sinit_lock_release+0x8>)
 8008f6a:	f7ff bc69 	b.w	8008840 <__retarget_lock_release_recursive>
 8008f6e:	bf00      	nop
 8008f70:	2000049b 	.word	0x2000049b

08008f74 <__sinit>:
 8008f74:	b510      	push	{r4, lr}
 8008f76:	4604      	mov	r4, r0
 8008f78:	f7ff fff0 	bl	8008f5c <__sinit_lock_acquire>
 8008f7c:	69a3      	ldr	r3, [r4, #24]
 8008f7e:	b11b      	cbz	r3, 8008f88 <__sinit+0x14>
 8008f80:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008f84:	f7ff bff0 	b.w	8008f68 <__sinit_lock_release>
 8008f88:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8008f8c:	6523      	str	r3, [r4, #80]	; 0x50
 8008f8e:	4b13      	ldr	r3, [pc, #76]	; (8008fdc <__sinit+0x68>)
 8008f90:	4a13      	ldr	r2, [pc, #76]	; (8008fe0 <__sinit+0x6c>)
 8008f92:	681b      	ldr	r3, [r3, #0]
 8008f94:	62a2      	str	r2, [r4, #40]	; 0x28
 8008f96:	42a3      	cmp	r3, r4
 8008f98:	bf08      	it	eq
 8008f9a:	2301      	moveq	r3, #1
 8008f9c:	4620      	mov	r0, r4
 8008f9e:	bf08      	it	eq
 8008fa0:	61a3      	streq	r3, [r4, #24]
 8008fa2:	f000 f81f 	bl	8008fe4 <__sfp>
 8008fa6:	6060      	str	r0, [r4, #4]
 8008fa8:	4620      	mov	r0, r4
 8008faa:	f000 f81b 	bl	8008fe4 <__sfp>
 8008fae:	60a0      	str	r0, [r4, #8]
 8008fb0:	4620      	mov	r0, r4
 8008fb2:	f000 f817 	bl	8008fe4 <__sfp>
 8008fb6:	2200      	movs	r2, #0
 8008fb8:	2104      	movs	r1, #4
 8008fba:	60e0      	str	r0, [r4, #12]
 8008fbc:	6860      	ldr	r0, [r4, #4]
 8008fbe:	f7ff ff81 	bl	8008ec4 <std>
 8008fc2:	2201      	movs	r2, #1
 8008fc4:	2109      	movs	r1, #9
 8008fc6:	68a0      	ldr	r0, [r4, #8]
 8008fc8:	f7ff ff7c 	bl	8008ec4 <std>
 8008fcc:	2202      	movs	r2, #2
 8008fce:	2112      	movs	r1, #18
 8008fd0:	68e0      	ldr	r0, [r4, #12]
 8008fd2:	f7ff ff77 	bl	8008ec4 <std>
 8008fd6:	2301      	movs	r3, #1
 8008fd8:	61a3      	str	r3, [r4, #24]
 8008fda:	e7d1      	b.n	8008f80 <__sinit+0xc>
 8008fdc:	080093f8 	.word	0x080093f8
 8008fe0:	08008f0d 	.word	0x08008f0d

08008fe4 <__sfp>:
 8008fe4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008fe6:	4607      	mov	r7, r0
 8008fe8:	f7ff ffac 	bl	8008f44 <__sfp_lock_acquire>
 8008fec:	4b1e      	ldr	r3, [pc, #120]	; (8009068 <__sfp+0x84>)
 8008fee:	681e      	ldr	r6, [r3, #0]
 8008ff0:	69b3      	ldr	r3, [r6, #24]
 8008ff2:	b913      	cbnz	r3, 8008ffa <__sfp+0x16>
 8008ff4:	4630      	mov	r0, r6
 8008ff6:	f7ff ffbd 	bl	8008f74 <__sinit>
 8008ffa:	3648      	adds	r6, #72	; 0x48
 8008ffc:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8009000:	3b01      	subs	r3, #1
 8009002:	d503      	bpl.n	800900c <__sfp+0x28>
 8009004:	6833      	ldr	r3, [r6, #0]
 8009006:	b30b      	cbz	r3, 800904c <__sfp+0x68>
 8009008:	6836      	ldr	r6, [r6, #0]
 800900a:	e7f7      	b.n	8008ffc <__sfp+0x18>
 800900c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8009010:	b9d5      	cbnz	r5, 8009048 <__sfp+0x64>
 8009012:	4b16      	ldr	r3, [pc, #88]	; (800906c <__sfp+0x88>)
 8009014:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8009018:	60e3      	str	r3, [r4, #12]
 800901a:	6665      	str	r5, [r4, #100]	; 0x64
 800901c:	f7ff fc0e 	bl	800883c <__retarget_lock_init_recursive>
 8009020:	f7ff ff96 	bl	8008f50 <__sfp_lock_release>
 8009024:	2208      	movs	r2, #8
 8009026:	4629      	mov	r1, r5
 8009028:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800902c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8009030:	6025      	str	r5, [r4, #0]
 8009032:	61a5      	str	r5, [r4, #24]
 8009034:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8009038:	f7fd fafc 	bl	8006634 <memset>
 800903c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8009040:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8009044:	4620      	mov	r0, r4
 8009046:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009048:	3468      	adds	r4, #104	; 0x68
 800904a:	e7d9      	b.n	8009000 <__sfp+0x1c>
 800904c:	2104      	movs	r1, #4
 800904e:	4638      	mov	r0, r7
 8009050:	f7ff ff62 	bl	8008f18 <__sfmoreglue>
 8009054:	4604      	mov	r4, r0
 8009056:	6030      	str	r0, [r6, #0]
 8009058:	2800      	cmp	r0, #0
 800905a:	d1d5      	bne.n	8009008 <__sfp+0x24>
 800905c:	f7ff ff78 	bl	8008f50 <__sfp_lock_release>
 8009060:	230c      	movs	r3, #12
 8009062:	603b      	str	r3, [r7, #0]
 8009064:	e7ee      	b.n	8009044 <__sfp+0x60>
 8009066:	bf00      	nop
 8009068:	080093f8 	.word	0x080093f8
 800906c:	ffff0001 	.word	0xffff0001

08009070 <_fwalk_reent>:
 8009070:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009074:	4606      	mov	r6, r0
 8009076:	4688      	mov	r8, r1
 8009078:	2700      	movs	r7, #0
 800907a:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800907e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009082:	f1b9 0901 	subs.w	r9, r9, #1
 8009086:	d505      	bpl.n	8009094 <_fwalk_reent+0x24>
 8009088:	6824      	ldr	r4, [r4, #0]
 800908a:	2c00      	cmp	r4, #0
 800908c:	d1f7      	bne.n	800907e <_fwalk_reent+0xe>
 800908e:	4638      	mov	r0, r7
 8009090:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009094:	89ab      	ldrh	r3, [r5, #12]
 8009096:	2b01      	cmp	r3, #1
 8009098:	d907      	bls.n	80090aa <_fwalk_reent+0x3a>
 800909a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800909e:	3301      	adds	r3, #1
 80090a0:	d003      	beq.n	80090aa <_fwalk_reent+0x3a>
 80090a2:	4629      	mov	r1, r5
 80090a4:	4630      	mov	r0, r6
 80090a6:	47c0      	blx	r8
 80090a8:	4307      	orrs	r7, r0
 80090aa:	3568      	adds	r5, #104	; 0x68
 80090ac:	e7e9      	b.n	8009082 <_fwalk_reent+0x12>

080090ae <__swhatbuf_r>:
 80090ae:	b570      	push	{r4, r5, r6, lr}
 80090b0:	460e      	mov	r6, r1
 80090b2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80090b6:	4614      	mov	r4, r2
 80090b8:	2900      	cmp	r1, #0
 80090ba:	461d      	mov	r5, r3
 80090bc:	b096      	sub	sp, #88	; 0x58
 80090be:	da07      	bge.n	80090d0 <__swhatbuf_r+0x22>
 80090c0:	2300      	movs	r3, #0
 80090c2:	602b      	str	r3, [r5, #0]
 80090c4:	89b3      	ldrh	r3, [r6, #12]
 80090c6:	061a      	lsls	r2, r3, #24
 80090c8:	d410      	bmi.n	80090ec <__swhatbuf_r+0x3e>
 80090ca:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80090ce:	e00e      	b.n	80090ee <__swhatbuf_r+0x40>
 80090d0:	466a      	mov	r2, sp
 80090d2:	f000 f903 	bl	80092dc <_fstat_r>
 80090d6:	2800      	cmp	r0, #0
 80090d8:	dbf2      	blt.n	80090c0 <__swhatbuf_r+0x12>
 80090da:	9a01      	ldr	r2, [sp, #4]
 80090dc:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80090e0:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80090e4:	425a      	negs	r2, r3
 80090e6:	415a      	adcs	r2, r3
 80090e8:	602a      	str	r2, [r5, #0]
 80090ea:	e7ee      	b.n	80090ca <__swhatbuf_r+0x1c>
 80090ec:	2340      	movs	r3, #64	; 0x40
 80090ee:	2000      	movs	r0, #0
 80090f0:	6023      	str	r3, [r4, #0]
 80090f2:	b016      	add	sp, #88	; 0x58
 80090f4:	bd70      	pop	{r4, r5, r6, pc}
	...

080090f8 <__smakebuf_r>:
 80090f8:	898b      	ldrh	r3, [r1, #12]
 80090fa:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80090fc:	079d      	lsls	r5, r3, #30
 80090fe:	4606      	mov	r6, r0
 8009100:	460c      	mov	r4, r1
 8009102:	d507      	bpl.n	8009114 <__smakebuf_r+0x1c>
 8009104:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009108:	6023      	str	r3, [r4, #0]
 800910a:	6123      	str	r3, [r4, #16]
 800910c:	2301      	movs	r3, #1
 800910e:	6163      	str	r3, [r4, #20]
 8009110:	b002      	add	sp, #8
 8009112:	bd70      	pop	{r4, r5, r6, pc}
 8009114:	466a      	mov	r2, sp
 8009116:	ab01      	add	r3, sp, #4
 8009118:	f7ff ffc9 	bl	80090ae <__swhatbuf_r>
 800911c:	9900      	ldr	r1, [sp, #0]
 800911e:	4605      	mov	r5, r0
 8009120:	4630      	mov	r0, r6
 8009122:	f7fd fadb 	bl	80066dc <_malloc_r>
 8009126:	b948      	cbnz	r0, 800913c <__smakebuf_r+0x44>
 8009128:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800912c:	059a      	lsls	r2, r3, #22
 800912e:	d4ef      	bmi.n	8009110 <__smakebuf_r+0x18>
 8009130:	f023 0303 	bic.w	r3, r3, #3
 8009134:	f043 0302 	orr.w	r3, r3, #2
 8009138:	81a3      	strh	r3, [r4, #12]
 800913a:	e7e3      	b.n	8009104 <__smakebuf_r+0xc>
 800913c:	4b0d      	ldr	r3, [pc, #52]	; (8009174 <__smakebuf_r+0x7c>)
 800913e:	62b3      	str	r3, [r6, #40]	; 0x28
 8009140:	89a3      	ldrh	r3, [r4, #12]
 8009142:	6020      	str	r0, [r4, #0]
 8009144:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009148:	81a3      	strh	r3, [r4, #12]
 800914a:	9b00      	ldr	r3, [sp, #0]
 800914c:	6120      	str	r0, [r4, #16]
 800914e:	6163      	str	r3, [r4, #20]
 8009150:	9b01      	ldr	r3, [sp, #4]
 8009152:	b15b      	cbz	r3, 800916c <__smakebuf_r+0x74>
 8009154:	4630      	mov	r0, r6
 8009156:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800915a:	f000 f8d1 	bl	8009300 <_isatty_r>
 800915e:	b128      	cbz	r0, 800916c <__smakebuf_r+0x74>
 8009160:	89a3      	ldrh	r3, [r4, #12]
 8009162:	f023 0303 	bic.w	r3, r3, #3
 8009166:	f043 0301 	orr.w	r3, r3, #1
 800916a:	81a3      	strh	r3, [r4, #12]
 800916c:	89a0      	ldrh	r0, [r4, #12]
 800916e:	4305      	orrs	r5, r0
 8009170:	81a5      	strh	r5, [r4, #12]
 8009172:	e7cd      	b.n	8009110 <__smakebuf_r+0x18>
 8009174:	08008f0d 	.word	0x08008f0d

08009178 <_malloc_usable_size_r>:
 8009178:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800917c:	1f18      	subs	r0, r3, #4
 800917e:	2b00      	cmp	r3, #0
 8009180:	bfbc      	itt	lt
 8009182:	580b      	ldrlt	r3, [r1, r0]
 8009184:	18c0      	addlt	r0, r0, r3
 8009186:	4770      	bx	lr

08009188 <_raise_r>:
 8009188:	291f      	cmp	r1, #31
 800918a:	b538      	push	{r3, r4, r5, lr}
 800918c:	4604      	mov	r4, r0
 800918e:	460d      	mov	r5, r1
 8009190:	d904      	bls.n	800919c <_raise_r+0x14>
 8009192:	2316      	movs	r3, #22
 8009194:	6003      	str	r3, [r0, #0]
 8009196:	f04f 30ff 	mov.w	r0, #4294967295
 800919a:	bd38      	pop	{r3, r4, r5, pc}
 800919c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800919e:	b112      	cbz	r2, 80091a6 <_raise_r+0x1e>
 80091a0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80091a4:	b94b      	cbnz	r3, 80091ba <_raise_r+0x32>
 80091a6:	4620      	mov	r0, r4
 80091a8:	f000 f830 	bl	800920c <_getpid_r>
 80091ac:	462a      	mov	r2, r5
 80091ae:	4601      	mov	r1, r0
 80091b0:	4620      	mov	r0, r4
 80091b2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80091b6:	f000 b817 	b.w	80091e8 <_kill_r>
 80091ba:	2b01      	cmp	r3, #1
 80091bc:	d00a      	beq.n	80091d4 <_raise_r+0x4c>
 80091be:	1c59      	adds	r1, r3, #1
 80091c0:	d103      	bne.n	80091ca <_raise_r+0x42>
 80091c2:	2316      	movs	r3, #22
 80091c4:	6003      	str	r3, [r0, #0]
 80091c6:	2001      	movs	r0, #1
 80091c8:	e7e7      	b.n	800919a <_raise_r+0x12>
 80091ca:	2400      	movs	r4, #0
 80091cc:	4628      	mov	r0, r5
 80091ce:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80091d2:	4798      	blx	r3
 80091d4:	2000      	movs	r0, #0
 80091d6:	e7e0      	b.n	800919a <_raise_r+0x12>

080091d8 <raise>:
 80091d8:	4b02      	ldr	r3, [pc, #8]	; (80091e4 <raise+0xc>)
 80091da:	4601      	mov	r1, r0
 80091dc:	6818      	ldr	r0, [r3, #0]
 80091de:	f7ff bfd3 	b.w	8009188 <_raise_r>
 80091e2:	bf00      	nop
 80091e4:	20000014 	.word	0x20000014

080091e8 <_kill_r>:
 80091e8:	b538      	push	{r3, r4, r5, lr}
 80091ea:	2300      	movs	r3, #0
 80091ec:	4d06      	ldr	r5, [pc, #24]	; (8009208 <_kill_r+0x20>)
 80091ee:	4604      	mov	r4, r0
 80091f0:	4608      	mov	r0, r1
 80091f2:	4611      	mov	r1, r2
 80091f4:	602b      	str	r3, [r5, #0]
 80091f6:	f7f8 ff68 	bl	80020ca <_kill>
 80091fa:	1c43      	adds	r3, r0, #1
 80091fc:	d102      	bne.n	8009204 <_kill_r+0x1c>
 80091fe:	682b      	ldr	r3, [r5, #0]
 8009200:	b103      	cbz	r3, 8009204 <_kill_r+0x1c>
 8009202:	6023      	str	r3, [r4, #0]
 8009204:	bd38      	pop	{r3, r4, r5, pc}
 8009206:	bf00      	nop
 8009208:	20000494 	.word	0x20000494

0800920c <_getpid_r>:
 800920c:	f7f8 bf56 	b.w	80020bc <_getpid>

08009210 <__sread>:
 8009210:	b510      	push	{r4, lr}
 8009212:	460c      	mov	r4, r1
 8009214:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009218:	f000 f894 	bl	8009344 <_read_r>
 800921c:	2800      	cmp	r0, #0
 800921e:	bfab      	itete	ge
 8009220:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8009222:	89a3      	ldrhlt	r3, [r4, #12]
 8009224:	181b      	addge	r3, r3, r0
 8009226:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800922a:	bfac      	ite	ge
 800922c:	6563      	strge	r3, [r4, #84]	; 0x54
 800922e:	81a3      	strhlt	r3, [r4, #12]
 8009230:	bd10      	pop	{r4, pc}

08009232 <__swrite>:
 8009232:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009236:	461f      	mov	r7, r3
 8009238:	898b      	ldrh	r3, [r1, #12]
 800923a:	4605      	mov	r5, r0
 800923c:	05db      	lsls	r3, r3, #23
 800923e:	460c      	mov	r4, r1
 8009240:	4616      	mov	r6, r2
 8009242:	d505      	bpl.n	8009250 <__swrite+0x1e>
 8009244:	2302      	movs	r3, #2
 8009246:	2200      	movs	r2, #0
 8009248:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800924c:	f000 f868 	bl	8009320 <_lseek_r>
 8009250:	89a3      	ldrh	r3, [r4, #12]
 8009252:	4632      	mov	r2, r6
 8009254:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009258:	81a3      	strh	r3, [r4, #12]
 800925a:	4628      	mov	r0, r5
 800925c:	463b      	mov	r3, r7
 800925e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009262:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009266:	f000 b817 	b.w	8009298 <_write_r>

0800926a <__sseek>:
 800926a:	b510      	push	{r4, lr}
 800926c:	460c      	mov	r4, r1
 800926e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009272:	f000 f855 	bl	8009320 <_lseek_r>
 8009276:	1c43      	adds	r3, r0, #1
 8009278:	89a3      	ldrh	r3, [r4, #12]
 800927a:	bf15      	itete	ne
 800927c:	6560      	strne	r0, [r4, #84]	; 0x54
 800927e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8009282:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8009286:	81a3      	strheq	r3, [r4, #12]
 8009288:	bf18      	it	ne
 800928a:	81a3      	strhne	r3, [r4, #12]
 800928c:	bd10      	pop	{r4, pc}

0800928e <__sclose>:
 800928e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009292:	f000 b813 	b.w	80092bc <_close_r>
	...

08009298 <_write_r>:
 8009298:	b538      	push	{r3, r4, r5, lr}
 800929a:	4604      	mov	r4, r0
 800929c:	4608      	mov	r0, r1
 800929e:	4611      	mov	r1, r2
 80092a0:	2200      	movs	r2, #0
 80092a2:	4d05      	ldr	r5, [pc, #20]	; (80092b8 <_write_r+0x20>)
 80092a4:	602a      	str	r2, [r5, #0]
 80092a6:	461a      	mov	r2, r3
 80092a8:	f7f8 ff46 	bl	8002138 <_write>
 80092ac:	1c43      	adds	r3, r0, #1
 80092ae:	d102      	bne.n	80092b6 <_write_r+0x1e>
 80092b0:	682b      	ldr	r3, [r5, #0]
 80092b2:	b103      	cbz	r3, 80092b6 <_write_r+0x1e>
 80092b4:	6023      	str	r3, [r4, #0]
 80092b6:	bd38      	pop	{r3, r4, r5, pc}
 80092b8:	20000494 	.word	0x20000494

080092bc <_close_r>:
 80092bc:	b538      	push	{r3, r4, r5, lr}
 80092be:	2300      	movs	r3, #0
 80092c0:	4d05      	ldr	r5, [pc, #20]	; (80092d8 <_close_r+0x1c>)
 80092c2:	4604      	mov	r4, r0
 80092c4:	4608      	mov	r0, r1
 80092c6:	602b      	str	r3, [r5, #0]
 80092c8:	f7f8 ff52 	bl	8002170 <_close>
 80092cc:	1c43      	adds	r3, r0, #1
 80092ce:	d102      	bne.n	80092d6 <_close_r+0x1a>
 80092d0:	682b      	ldr	r3, [r5, #0]
 80092d2:	b103      	cbz	r3, 80092d6 <_close_r+0x1a>
 80092d4:	6023      	str	r3, [r4, #0]
 80092d6:	bd38      	pop	{r3, r4, r5, pc}
 80092d8:	20000494 	.word	0x20000494

080092dc <_fstat_r>:
 80092dc:	b538      	push	{r3, r4, r5, lr}
 80092de:	2300      	movs	r3, #0
 80092e0:	4d06      	ldr	r5, [pc, #24]	; (80092fc <_fstat_r+0x20>)
 80092e2:	4604      	mov	r4, r0
 80092e4:	4608      	mov	r0, r1
 80092e6:	4611      	mov	r1, r2
 80092e8:	602b      	str	r3, [r5, #0]
 80092ea:	f7f8 ff4c 	bl	8002186 <_fstat>
 80092ee:	1c43      	adds	r3, r0, #1
 80092f0:	d102      	bne.n	80092f8 <_fstat_r+0x1c>
 80092f2:	682b      	ldr	r3, [r5, #0]
 80092f4:	b103      	cbz	r3, 80092f8 <_fstat_r+0x1c>
 80092f6:	6023      	str	r3, [r4, #0]
 80092f8:	bd38      	pop	{r3, r4, r5, pc}
 80092fa:	bf00      	nop
 80092fc:	20000494 	.word	0x20000494

08009300 <_isatty_r>:
 8009300:	b538      	push	{r3, r4, r5, lr}
 8009302:	2300      	movs	r3, #0
 8009304:	4d05      	ldr	r5, [pc, #20]	; (800931c <_isatty_r+0x1c>)
 8009306:	4604      	mov	r4, r0
 8009308:	4608      	mov	r0, r1
 800930a:	602b      	str	r3, [r5, #0]
 800930c:	f7f8 ff4a 	bl	80021a4 <_isatty>
 8009310:	1c43      	adds	r3, r0, #1
 8009312:	d102      	bne.n	800931a <_isatty_r+0x1a>
 8009314:	682b      	ldr	r3, [r5, #0]
 8009316:	b103      	cbz	r3, 800931a <_isatty_r+0x1a>
 8009318:	6023      	str	r3, [r4, #0]
 800931a:	bd38      	pop	{r3, r4, r5, pc}
 800931c:	20000494 	.word	0x20000494

08009320 <_lseek_r>:
 8009320:	b538      	push	{r3, r4, r5, lr}
 8009322:	4604      	mov	r4, r0
 8009324:	4608      	mov	r0, r1
 8009326:	4611      	mov	r1, r2
 8009328:	2200      	movs	r2, #0
 800932a:	4d05      	ldr	r5, [pc, #20]	; (8009340 <_lseek_r+0x20>)
 800932c:	602a      	str	r2, [r5, #0]
 800932e:	461a      	mov	r2, r3
 8009330:	f7f8 ff42 	bl	80021b8 <_lseek>
 8009334:	1c43      	adds	r3, r0, #1
 8009336:	d102      	bne.n	800933e <_lseek_r+0x1e>
 8009338:	682b      	ldr	r3, [r5, #0]
 800933a:	b103      	cbz	r3, 800933e <_lseek_r+0x1e>
 800933c:	6023      	str	r3, [r4, #0]
 800933e:	bd38      	pop	{r3, r4, r5, pc}
 8009340:	20000494 	.word	0x20000494

08009344 <_read_r>:
 8009344:	b538      	push	{r3, r4, r5, lr}
 8009346:	4604      	mov	r4, r0
 8009348:	4608      	mov	r0, r1
 800934a:	4611      	mov	r1, r2
 800934c:	2200      	movs	r2, #0
 800934e:	4d05      	ldr	r5, [pc, #20]	; (8009364 <_read_r+0x20>)
 8009350:	602a      	str	r2, [r5, #0]
 8009352:	461a      	mov	r2, r3
 8009354:	f7f8 fed3 	bl	80020fe <_read>
 8009358:	1c43      	adds	r3, r0, #1
 800935a:	d102      	bne.n	8009362 <_read_r+0x1e>
 800935c:	682b      	ldr	r3, [r5, #0]
 800935e:	b103      	cbz	r3, 8009362 <_read_r+0x1e>
 8009360:	6023      	str	r3, [r4, #0]
 8009362:	bd38      	pop	{r3, r4, r5, pc}
 8009364:	20000494 	.word	0x20000494

08009368 <_init>:
 8009368:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800936a:	bf00      	nop
 800936c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800936e:	bc08      	pop	{r3}
 8009370:	469e      	mov	lr, r3
 8009372:	4770      	bx	lr

08009374 <_fini>:
 8009374:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009376:	bf00      	nop
 8009378:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800937a:	bc08      	pop	{r3}
 800937c:	469e      	mov	lr, r3
 800937e:	4770      	bx	lr
