<profile>

<section name = "Vivado HLS Report for 'HystThresholdComp'" level="0">
<item name = "Date">Wed Jan  6 15:36:50 2021
</item>
<item name = "Version">2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)</item>
<item name = "Project">EdgeDetection</item>
<item name = "Solution">solution1</item>
<item name = "Product family">aartix7</item>
<item name = "Target device">xa7a12tcsg325-1q</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 7.165, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">264193, 264193, 264193, 264193, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">264192, 264192, 516, -, -, 512, no</column>
<column name=" + Loop 1.1">513, 513, 3, 1, 1, 512, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 300</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">1, -, 0, 0</column>
<column name="Multiplexer">-, -, -, 105</column>
<column name="Register">-, -, 103, -</column>
<specialColumn name="Available">40, 40, 16000, 8000</specialColumn>
<specialColumn name="Utilization (%)">2, 0, ~0, 5</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="line_buf_U">Sobel_512u_512u_sfYi, 1, 0, 0, 512, 24, 1, 12288</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="xi_fu_181_p2">+, 0, 0, 17, 10, 1</column>
<column name="yi_fu_169_p2">+, 0, 0, 17, 10, 1</column>
<column name="ap_block_state4_pp0_stage0_iter1">and, 0, 0, 8, 1, 1</column>
<column name="ap_block_state5_pp0_stage0_iter2">and, 0, 0, 8, 1, 1</column>
<column name="p_pix_hyst_1_1_2_i_fu_315_p2">and, 0, 0, 8, 1, 1</column>
<column name="pix_hyst_3_1_i_fu_297_p2">and, 0, 0, 8, 1, 1</column>
<column name="tmp7_fu_390_p2">and, 0, 0, 8, 1, 1</column>
<column name="not_tmp_53_i_fu_255_p2">icmp, 0, 0, 11, 8, 1</column>
<column name="tmp_49_i_fu_175_p2">icmp, 0, 0, 13, 10, 11</column>
<column name="tmp_78_0_1_i_fu_261_p2">icmp, 0, 0, 11, 8, 2</column>
<column name="tmp_78_0_2_i_fu_267_p2">icmp, 0, 0, 11, 8, 2</column>
<column name="tmp_78_0_i_fu_249_p2">icmp, 0, 0, 11, 8, 2</column>
<column name="tmp_78_1_1_i_fu_303_p2">icmp, 0, 0, 11, 8, 2</column>
<column name="tmp_78_1_2_i_fu_309_p2">icmp, 0, 0, 11, 8, 2</column>
<column name="tmp_78_1_i_fu_273_p2">icmp, 0, 0, 11, 8, 2</column>
<column name="tmp_78_2_1_i_fu_327_p2">icmp, 0, 0, 11, 8, 2</column>
<column name="tmp_78_2_2_i_fu_333_p2">icmp, 0, 0, 11, 8, 2</column>
<column name="tmp_78_2_i_fu_321_p2">icmp, 0, 0, 11, 8, 2</column>
<column name="tmp_i_fu_163_p2">icmp, 0, 0, 13, 10, 11</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 8, 1, 1</column>
<column name="ap_block_state1">or, 0, 0, 8, 1, 1</column>
<column name="p_pix_hyst_1_2_1_i9_fu_381_p2">or, 0, 0, 8, 1, 1</column>
<column name="pix_hyst_3_0_2_i3_fu_291_p2">or, 0, 0, 8, 1, 1</column>
<column name="pix_hyst_3_2_2_i_fu_395_p2">or, 0, 0, 8, 1, 1</column>
<column name="tmp2_fu_385_p2">or, 0, 0, 8, 1, 1</column>
<column name="tmp4_fu_285_p2">or, 0, 0, 8, 1, 1</column>
<column name="tmp5_fu_345_p2">or, 0, 0, 8, 1, 1</column>
<column name="tmp6_fu_339_p2">or, 0, 0, 8, 1, 1</column>
<column name="tmp_fu_279_p2">or, 0, 0, 8, 1, 1</column>
<column name="fifo7_din">select, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp0">xor, 0, 0, 8, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">27, 5, 1, 5</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">15, 3, 1, 3</column>
<column name="fifo6_blk_n">9, 2, 1, 2</column>
<column name="fifo7_blk_n">9, 2, 1, 2</column>
<column name="real_start">9, 2, 1, 2</column>
<column name="xi_i_reg_152">9, 2, 10, 20</column>
<column name="yi_i_reg_141">9, 2, 10, 20</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="line_buf_addr_reg_463">9, 0, 9, 0</column>
<column name="not_tmp_53_i_reg_469">1, 0, 1, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
<column name="tmp5_reg_489">1, 0, 1, 0</column>
<column name="tmp_49_i_reg_454">1, 0, 1, 0</column>
<column name="tmp_49_i_reg_454_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="tmp_78_2_1_i_reg_479">1, 0, 1, 0</column>
<column name="tmp_78_2_2_i_reg_484">1, 0, 1, 0</column>
<column name="tmp_78_2_i_reg_474">1, 0, 1, 0</column>
<column name="window_buf_0_1_3_fu_88">8, 0, 8, 0</column>
<column name="window_buf_0_1_fu_84">8, 0, 8, 0</column>
<column name="window_buf_1_1_3_fu_96">8, 0, 8, 0</column>
<column name="window_buf_1_1_fu_92">8, 0, 8, 0</column>
<column name="window_buf_2_1_3_fu_104">8, 0, 8, 0</column>
<column name="window_buf_2_1_fu_100">8, 0, 8, 0</column>
<column name="xi_i_reg_152">10, 0, 10, 0</column>
<column name="yi_i_reg_141">10, 0, 10, 0</column>
<column name="yi_reg_449">10, 0, 10, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, HystThresholdComp, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, HystThresholdComp, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, HystThresholdComp, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, HystThresholdComp, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, HystThresholdComp, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, HystThresholdComp, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, HystThresholdComp, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, HystThresholdComp, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, HystThresholdComp, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, HystThresholdComp, return value</column>
<column name="fifo6_dout">in, 8, ap_fifo, fifo6, pointer</column>
<column name="fifo6_empty_n">in, 1, ap_fifo, fifo6, pointer</column>
<column name="fifo6_read">out, 1, ap_fifo, fifo6, pointer</column>
<column name="fifo7_din">out, 8, ap_fifo, fifo7, pointer</column>
<column name="fifo7_full_n">in, 1, ap_fifo, fifo7, pointer</column>
<column name="fifo7_write">out, 1, ap_fifo, fifo7, pointer</column>
</table>
</item>
</section>
</profile>
