17:20:53 DEBUG : Logs will be stored at 'D:/Work/rfsoc_project/project_1/app/IDE.log'.
17:20:59 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Work\rfsoc_project\project_1\app\temp_xsdb_launch_script.tcl
17:21:01 INFO  : XSCT server has started successfully.
17:21:01 INFO  : Successfully done setting XSCT server connection channel  
17:21:01 INFO  : plnx-install-location is set to ''
17:21:01 INFO  : Successfully done setting workspace for the tool. 
17:21:10 INFO  : Registering command handlers for Vitis TCF services
17:21:10 INFO  : Platform repository initialization has completed.
17:21:14 INFO  : Successfully done query RDI_DATADIR 
17:21:55 INFO  : Result from executing command 'getProjects': test
17:21:55 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202220_1|D:/Software/Vitis2022/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|D:/Software/Vitis2022/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|D:/Software/Vitis2022/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
18:46:13 INFO  : Result from executing command 'getProjects': test
18:46:13 INFO  : Result from executing command 'getPlatforms': test|D:/Work/rfsoc_project/project_1/app/test/export/test/test.xpfm;xilinx_zcu102_base_202220_1|D:/Software/Vitis2022/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|D:/Software/Vitis2022/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|D:/Software/Vitis2022/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
18:47:55 INFO  : Checking for BSP changes to sync application flags for project 'test_hello'...
19:17:19 INFO  : Checking for BSP changes to sync application flags for project 'test_hello'...
19:28:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:28:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:28:49 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
19:29:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:29:27 ERROR : Could not read jtag device properties from the line: 9  dummy_dap (irlen 4)
19:29:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:29:27 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
19:30:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:30:01 ERROR : Could not read jtag device properties from the line: 9  dummy_dap (irlen 4)
19:30:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:30:01 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
19:32:25 ERROR : Timed out. 60 seconds have elapsed while waiting for the XRT server to launch.
19:32:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:32:25 ERROR : Could not read jtag device properties from the line: 9  dummy_dap (irlen 4)
19:32:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

19:32:25 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
19:44:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:44:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:44:32 INFO  : 'jtag frequency' command is executed.
19:44:32 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
19:44:32 INFO  : Context for 'APU' is selected.
19:45:02 INFO  : System reset is completed.
19:45:05 INFO  : 'after 3000' command is executed.
19:45:05 ERROR : Could not read jtag device properties from the line: 9  dummy_dap (irlen 4)
19:45:05 ERROR : Could not read jtag device properties from the line: 9  dummy_dap (irlen 4)
19:45:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}' command is executed.
19:45:07 ERROR : fpga initialization failed
19:45:07 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: fpga initialization failed
19:45:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

19:45:07 ERROR : fpga initialization failed
19:51:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:51:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:51:25 INFO  : 'jtag frequency' command is executed.
19:51:25 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
19:51:25 INFO  : Context for 'APU' is selected.
19:51:26 INFO  : System reset is completed.
19:51:29 INFO  : 'after 3000' command is executed.
19:51:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}' command is executed.
19:51:57 INFO  : Device configured successfully with "D:/Work/rfsoc_project/project_1/app/test_hello/_ide/bitstream/design_1_wrapper.bit"
19:51:57 INFO  : Context for 'APU' is selected.
19:51:58 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
19:51:58 INFO  : 'configparams force-mem-access 1' command is executed.
19:51:58 INFO  : Context for 'APU' is selected.
19:51:58 INFO  : Boot mode is read from the target.
19:51:58 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:51:58 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:51:58 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
19:51:58 INFO  : 'set bp_51_58_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
19:51:59 INFO  : 'con -block -timeout 60' command is executed.
19:51:59 INFO  : 'bpremove $bp_51_58_fsbl_bp' command is executed.
19:51:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:52:00 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:52:00 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test_hello/Debug/test_hello.elf' is downloaded to processor 'psu_cortexa53_0'.
19:52:00 INFO  : 'configparams force-mem-access 0' command is executed.
19:52:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}
fpga -file D:/Work/rfsoc_project/project_1/app/test_hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_51_58_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_51_58_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test_hello/Debug/test_hello.elf
configparams force-mem-access 0
----------------End of Script----------------

19:52:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:52:00 INFO  : 'con' command is executed.
19:52:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

19:52:00 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\test_hello_system\_ide\scripts\debugger_test_hello-default.tcl'
19:55:27 INFO  : Checking for BSP changes to sync application flags for project 'test_ddr'...
19:55:49 INFO  : Checking for BSP changes to sync application flags for project 'test_ddr'...
19:56:42 ERROR : (XRT Server)D:/Software/Vitis2022/Vitis/2022.2/bin/unwrapped/win64.o/xrt_server.exe: error: illegal option '-'
Usage: agent [OPTION]...
Start Target Communication Framework agent.
  -d               run in daemon mode (output is sent to system logger)
  -i               run in interactive mode
  -L<file>         enable logging, use -L- to send log to stderr
  -l<level>        set log level, the level is comma separated list of:
      alloc        memory allocation and deallocation (0x1)
      eventcore    main event queue (0x2)
      waitpid      waitpid() events (0x4)
      events       low-level debugger events (0x8)
      protocol     communication protocol (0x20)
      context      debug context actions (0x40)
      children     debug context children (0x10)
      discovery    discovery (0x80)
      asyncreq     async I/O (0x100)
      proxy        proxy state (0x200)
      tcflog       proxy traffic (0x400)
      elf          ELF reader (0x800)
      stack        stack trace service (0x2000)
      plugin       plugins (0x4000)
      shutdown     shutdown of subsystems (0x8000)
      disasm       disassembly service (0x10000)
  -s<url>          set agent listening port and protocol, default is tcp::0
  -S               print server properties in Json format to stdout
  -g<port>         start GDB Remote Serial Protocol server at the specified TCP port
  -I<idle-seconds> exit if there are no connections for the specified time

19:57:41 ERROR : Timed out. 60 seconds have elapsed while waiting for the XRT server to launch.
19:57:53 INFO  : Disconnected from the channel tcfchan#3.
19:57:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:57:54 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:57:54 INFO  : 'jtag frequency' command is executed.
19:57:54 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
19:57:54 INFO  : Context for 'APU' is selected.
19:57:55 INFO  : System reset is completed.
19:57:58 INFO  : 'after 3000' command is executed.
19:57:58 INFO  : Context for 'APU' is selected.
19:57:58 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
19:57:58 INFO  : 'configparams force-mem-access 1' command is executed.
19:57:58 INFO  : Context for 'APU' is selected.
19:57:58 INFO  : Boot mode is read from the target.
19:57:58 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:57:58 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:57:58 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
19:57:58 INFO  : 'set bp_57_58_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
19:57:59 INFO  : 'con -block -timeout 60' command is executed.
19:57:59 INFO  : 'bpremove $bp_57_58_fsbl_bp' command is executed.
19:58:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:58:00 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:58:00 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test_hello/Debug/test_hello.elf' is downloaded to processor 'psu_cortexa53_0'.
19:58:00 INFO  : 'configparams force-mem-access 0' command is executed.
19:58:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_57_58_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_57_58_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test_hello/Debug/test_hello.elf
configparams force-mem-access 0
----------------End of Script----------------

19:58:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:58:00 INFO  : 'con' command is executed.
19:58:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

19:58:00 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\test_hello_system\_ide\scripts\systemdebugger_test_hello_system_standalone.tcl'
20:00:13 INFO  : Disconnected from the channel tcfchan#4.
08:53:09 DEBUG : Logs will be stored at 'D:/Work/rfsoc_project/project_1/app/IDE.log'.
08:53:11 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Work\rfsoc_project\project_1\app\temp_xsdb_launch_script.tcl
08:53:14 INFO  : XSCT server has started successfully.
08:53:14 INFO  : plnx-install-location is set to ''
08:53:14 INFO  : Successfully done setting XSCT server connection channel  
08:53:14 INFO  : Successfully done setting workspace for the tool. 
08:53:18 INFO  : Registering command handlers for Vitis TCF services
08:53:18 INFO  : Platform repository initialization has completed.
08:53:21 INFO  : Successfully done query RDI_DATADIR 
08:53:46 INFO  : Hardware specification for platform project 'test' is updated.
09:09:20 INFO  : Result from executing command 'getProjects': test
09:09:20 INFO  : Result from executing command 'getPlatforms': test|D:/Work/rfsoc_project/project_1/app/test/export/test/test.xpfm;xilinx_zcu102_base_202220_1|D:/Software/Vitis2022/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|D:/Software/Vitis2022/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|D:/Software/Vitis2022/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
09:09:51 INFO  : Checking for BSP changes to sync application flags for project 'test_hello'...
09:09:55 INFO  : Updating application flags with new BSP settings...
09:09:56 INFO  : Successfully updated application flags for project test_hello.
09:22:17 INFO  : Checking for BSP changes to sync application flags for project 'test_ddr'...
09:22:17 INFO  : Updating application flags with new BSP settings...
09:22:17 INFO  : Successfully updated application flags for project test_ddr.
09:22:27 INFO  : The hardware specification used by project 'test_ddr' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
09:22:27 INFO  : The file 'D:\Work\rfsoc_project\project_1\app\test_ddr\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
09:22:27 INFO  : The updated bitstream files are copied from platform to folder 'D:\Work\rfsoc_project\project_1\app\test_ddr\_ide\bitstream' in project 'test_ddr'.
09:22:27 INFO  : The file 'D:\Work\rfsoc_project\project_1\app\test_ddr\_ide\psinit\psu_init.tcl' stored in project is removed.
09:22:27 INFO  : The updated ps init files are copied from platform to folder 'D:\Work\rfsoc_project\project_1\app\test_ddr\_ide\psinit' in project 'test_ddr'.
09:27:06 INFO  : The hardware specification used by project 'test_hello' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
09:27:06 INFO  : The file 'D:\Work\rfsoc_project\project_1\app\test_hello\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
09:27:07 INFO  : The updated bitstream files are copied from platform to folder 'D:\Work\rfsoc_project\project_1\app\test_hello\_ide\bitstream' in project 'test_hello'.
09:27:07 INFO  : The file 'D:\Work\rfsoc_project\project_1\app\test_hello\_ide\psinit\psu_init.tcl' stored in project is removed.
09:27:07 INFO  : The updated ps init files are copied from platform to folder 'D:\Work\rfsoc_project\project_1\app\test_hello\_ide\psinit' in project 'test_hello'.
09:27:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:27:11 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:27:11 INFO  : 'jtag frequency' command is executed.
09:27:11 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
09:27:11 INFO  : Context for 'APU' is selected.
09:27:12 INFO  : System reset is completed.
09:27:15 INFO  : 'after 3000' command is executed.
09:27:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}' command is executed.
09:27:35 INFO  : Device configured successfully with "D:/Work/rfsoc_project/project_1/app/test_hello/_ide/bitstream/design_1_wrapper.bit"
09:27:35 INFO  : Context for 'APU' is selected.
09:27:35 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
09:27:35 INFO  : 'configparams force-mem-access 1' command is executed.
09:27:35 INFO  : Context for 'APU' is selected.
09:27:35 INFO  : Boot mode is read from the target.
09:27:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:27:35 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:27:36 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
09:27:36 INFO  : 'set bp_27_36_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
09:27:36 INFO  : 'con -block -timeout 60' command is executed.
09:27:36 INFO  : 'bpremove $bp_27_36_fsbl_bp' command is executed.
09:27:36 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:27:36 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:27:36 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test_hello/Debug/test_hello.elf' is downloaded to processor 'psu_cortexa53_0'.
09:27:36 INFO  : 'configparams force-mem-access 0' command is executed.
09:27:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}
fpga -file D:/Work/rfsoc_project/project_1/app/test_hello/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_27_36_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_27_36_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test_hello/Debug/test_hello.elf
configparams force-mem-access 0
----------------End of Script----------------

09:27:36 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:27:36 INFO  : 'con' command is executed.
09:27:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

09:27:36 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\test_hello_system\_ide\scripts\debugger_test_hello-default.tcl'
09:29:47 INFO  : Disconnected from the channel tcfchan#3.
09:29:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:29:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
09:29:48 INFO  : 'jtag frequency' command is executed.
09:29:48 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
09:29:48 INFO  : Context for 'APU' is selected.
09:29:48 INFO  : System reset is completed.
09:29:51 INFO  : 'after 3000' command is executed.
09:29:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}' command is executed.
09:30:13 INFO  : Device configured successfully with "D:/Work/rfsoc_project/project_1/app/test_ddr/_ide/bitstream/design_1_wrapper.bit"
09:30:13 INFO  : Context for 'APU' is selected.
09:30:13 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
09:30:13 INFO  : 'configparams force-mem-access 1' command is executed.
09:30:13 INFO  : Context for 'APU' is selected.
09:30:13 INFO  : Boot mode is read from the target.
09:30:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:30:13 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:30:14 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
09:30:14 INFO  : 'set bp_30_14_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
09:30:15 INFO  : 'con -block -timeout 60' command is executed.
09:30:15 INFO  : 'bpremove $bp_30_14_fsbl_bp' command is executed.
09:30:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:30:15 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
09:30:15 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test_ddr/Debug/test_ddr.elf' is downloaded to processor 'psu_cortexa53_0'.
09:30:16 INFO  : 'configparams force-mem-access 0' command is executed.
09:30:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}
fpga -file D:/Work/rfsoc_project/project_1/app/test_ddr/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_30_14_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_30_14_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test_ddr/Debug/test_ddr.elf
configparams force-mem-access 0
----------------End of Script----------------

09:30:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
09:30:16 INFO  : 'con' command is executed.
09:30:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

09:30:16 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\test_ddr_system\_ide\scripts\systemdebugger_test_ddr_system_standalone.tcl'
10:13:09 INFO  : Example project xiicps_polled_master_example_1 has been created successfully.
10:13:23 INFO  : Result from executing command 'getProjects': test
10:13:23 INFO  : Result from executing command 'getPlatforms': test|D:/Work/rfsoc_project/project_1/app/test/export/test/test.xpfm;xilinx_zcu102_base_202220_1|D:/Software/Vitis2022/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|D:/Software/Vitis2022/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|D:/Software/Vitis2022/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
10:13:23 INFO  : Checking for BSP changes to sync application flags for project 'xiicps_polled_master_example_1'...
10:17:27 INFO  : Checking for BSP changes to sync application flags for project 'xiicps_polled_master_example_1'...
10:19:53 INFO  : Checking for BSP changes to sync application flags for project 'xiicps_polled_master_example_1'...
10:20:41 INFO  : Disconnected from the channel tcfchan#4.
10:20:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:20:42 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:20:42 INFO  : 'jtag frequency' command is executed.
10:20:42 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:20:42 INFO  : Context for 'APU' is selected.
10:20:43 INFO  : System reset is completed.
10:20:46 INFO  : 'after 3000' command is executed.
10:20:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}' command is executed.
10:21:05 INFO  : Device configured successfully with "D:/Work/rfsoc_project/project_1/app/xiicps_polled_master_example_1/_ide/bitstream/design_1_wrapper.bit"
10:21:05 INFO  : Context for 'APU' is selected.
10:21:05 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
10:21:05 INFO  : 'configparams force-mem-access 1' command is executed.
10:21:05 INFO  : Context for 'APU' is selected.
10:21:05 INFO  : Boot mode is read from the target.
10:21:05 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:21:06 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:21:06 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:21:06 INFO  : 'set bp_21_6_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:21:07 INFO  : 'con -block -timeout 60' command is executed.
10:21:07 INFO  : 'bpremove $bp_21_6_fsbl_bp' command is executed.
10:21:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:21:07 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:21:07 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/xiicps_polled_master_example_1/Debug/xiicps_polled_master_example_1.elf' is downloaded to processor 'psu_cortexa53_0'.
10:21:07 INFO  : 'configparams force-mem-access 0' command is executed.
10:21:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}
fpga -file D:/Work/rfsoc_project/project_1/app/xiicps_polled_master_example_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_21_6_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_21_6_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/xiicps_polled_master_example_1/Debug/xiicps_polled_master_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:21:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:21:07 INFO  : 'con' command is executed.
10:21:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

10:21:07 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\xiicps_polled_master_example_1_system\_ide\scripts\systemdebugger_xiicps_polled_master_example_1_system_standalone.tcl'
10:22:19 INFO  : Disconnected from the channel tcfchan#7.
10:22:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:22:20 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:22:20 INFO  : 'jtag frequency' command is executed.
10:22:20 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:22:20 INFO  : Context for 'APU' is selected.
10:22:20 INFO  : System reset is completed.
10:22:23 INFO  : 'after 3000' command is executed.
10:22:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}' command is executed.
10:22:43 INFO  : Device configured successfully with "D:/Work/rfsoc_project/project_1/app/xiicps_polled_master_example_1/_ide/bitstream/design_1_wrapper.bit"
10:22:43 INFO  : Context for 'APU' is selected.
10:22:43 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
10:22:43 INFO  : 'configparams force-mem-access 1' command is executed.
10:22:43 INFO  : Context for 'APU' is selected.
10:22:43 INFO  : Boot mode is read from the target.
10:22:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:22:43 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:22:43 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:22:43 INFO  : 'set bp_22_43_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:22:44 INFO  : 'con -block -timeout 60' command is executed.
10:22:44 INFO  : 'bpremove $bp_22_43_fsbl_bp' command is executed.
10:22:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:22:45 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:22:45 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/xiicps_polled_master_example_1/Debug/xiicps_polled_master_example_1.elf' is downloaded to processor 'psu_cortexa53_0'.
10:22:45 INFO  : 'configparams force-mem-access 0' command is executed.
10:22:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}
fpga -file D:/Work/rfsoc_project/project_1/app/xiicps_polled_master_example_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_22_43_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_22_43_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/xiicps_polled_master_example_1/Debug/xiicps_polled_master_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:22:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:22:45 INFO  : 'con' command is executed.
10:22:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

10:22:45 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\xiicps_polled_master_example_1_system\_ide\scripts\systemdebugger_xiicps_polled_master_example_1_system_standalone.tcl'
10:23:51 INFO  : Disconnected from the channel tcfchan#8.
10:23:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:23:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:23:51 INFO  : 'jtag frequency' command is executed.
10:23:51 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:23:51 INFO  : Context for 'APU' is selected.
10:23:51 INFO  : System reset is completed.
10:23:54 INFO  : 'after 3000' command is executed.
10:23:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}' command is executed.
10:24:14 INFO  : Device configured successfully with "D:/Work/rfsoc_project/project_1/app/xiicps_polled_master_example_1/_ide/bitstream/design_1_wrapper.bit"
10:24:14 INFO  : Context for 'APU' is selected.
10:24:14 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
10:24:14 INFO  : 'configparams force-mem-access 1' command is executed.
10:24:14 INFO  : Context for 'APU' is selected.
10:24:14 INFO  : Boot mode is read from the target.
10:24:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:24:14 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:24:15 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:24:15 INFO  : 'set bp_24_15_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:24:16 INFO  : 'con -block -timeout 60' command is executed.
10:24:16 INFO  : 'bpremove $bp_24_15_fsbl_bp' command is executed.
10:24:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:24:16 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:24:16 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/xiicps_polled_master_example_1/Debug/xiicps_polled_master_example_1.elf' is downloaded to processor 'psu_cortexa53_0'.
10:24:16 INFO  : 'configparams force-mem-access 0' command is executed.
10:24:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}
fpga -file D:/Work/rfsoc_project/project_1/app/xiicps_polled_master_example_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_24_15_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_24_15_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/xiicps_polled_master_example_1/Debug/xiicps_polled_master_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:24:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:24:16 INFO  : 'con' command is executed.
10:24:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

10:24:16 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\xiicps_polled_master_example_1_system\_ide\scripts\systemdebugger_xiicps_polled_master_example_1_system_standalone.tcl'
10:26:44 INFO  : Disconnected from the channel tcfchan#9.
10:26:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:26:44 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:26:44 INFO  : 'jtag frequency' command is executed.
10:26:44 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:26:44 INFO  : Context for 'APU' is selected.
10:26:44 INFO  : System reset is completed.
10:26:47 INFO  : 'after 3000' command is executed.
10:26:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}' command is executed.
10:27:07 INFO  : Device configured successfully with "D:/Work/rfsoc_project/project_1/app/xiicps_polled_master_example_1/_ide/bitstream/design_1_wrapper.bit"
10:27:07 INFO  : Context for 'APU' is selected.
10:27:07 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
10:27:07 INFO  : 'configparams force-mem-access 1' command is executed.
10:27:07 INFO  : Context for 'APU' is selected.
10:27:07 INFO  : Boot mode is read from the target.
10:27:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:27:07 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:27:08 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:27:08 INFO  : 'set bp_27_8_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:27:09 INFO  : 'con -block -timeout 60' command is executed.
10:27:09 INFO  : 'bpremove $bp_27_8_fsbl_bp' command is executed.
10:27:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:27:09 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:27:09 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/xiicps_polled_master_example_1/Debug/xiicps_polled_master_example_1.elf' is downloaded to processor 'psu_cortexa53_0'.
10:27:09 INFO  : 'configparams force-mem-access 0' command is executed.
10:27:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}
fpga -file D:/Work/rfsoc_project/project_1/app/xiicps_polled_master_example_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_27_8_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_27_8_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/xiicps_polled_master_example_1/Debug/xiicps_polled_master_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:27:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:27:09 INFO  : 'con' command is executed.
10:27:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

10:27:09 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\xiicps_polled_master_example_1_system\_ide\scripts\systemdebugger_xiicps_polled_master_example_1_system_standalone.tcl'
10:30:22 INFO  : Disconnected from the channel tcfchan#10.
10:30:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:30:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:30:22 INFO  : 'jtag frequency' command is executed.
10:30:22 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:30:22 INFO  : Context for 'APU' is selected.
10:30:22 INFO  : System reset is completed.
10:30:25 INFO  : 'after 3000' command is executed.
10:30:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}' command is executed.
10:30:45 INFO  : Device configured successfully with "D:/Work/rfsoc_project/project_1/app/xiicps_polled_master_example_1/_ide/bitstream/design_1_wrapper.bit"
10:30:45 INFO  : Context for 'APU' is selected.
10:30:45 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
10:30:45 INFO  : 'configparams force-mem-access 1' command is executed.
10:30:45 INFO  : Context for 'APU' is selected.
10:30:45 INFO  : Boot mode is read from the target.
10:30:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:30:45 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:30:46 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:30:46 INFO  : 'set bp_30_46_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:30:47 INFO  : 'con -block -timeout 60' command is executed.
10:30:47 INFO  : 'bpremove $bp_30_46_fsbl_bp' command is executed.
10:30:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:30:47 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:30:47 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/xiicps_polled_master_example_1/Debug/xiicps_polled_master_example_1.elf' is downloaded to processor 'psu_cortexa53_0'.
10:30:47 INFO  : 'configparams force-mem-access 0' command is executed.
10:30:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}
fpga -file D:/Work/rfsoc_project/project_1/app/xiicps_polled_master_example_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_30_46_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_30_46_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/xiicps_polled_master_example_1/Debug/xiicps_polled_master_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:30:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:30:47 INFO  : 'con' command is executed.
10:30:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

10:30:47 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\xiicps_polled_master_example_1_system\_ide\scripts\systemdebugger_xiicps_polled_master_example_1_system_standalone.tcl'
10:31:09 INFO  : Checking for BSP changes to sync application flags for project 'xiicps_polled_master_example_1'...
10:31:34 INFO  : Disconnected from the channel tcfchan#11.
10:31:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:31:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:31:34 INFO  : 'jtag frequency' command is executed.
10:31:34 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:31:34 INFO  : Context for 'APU' is selected.
10:31:34 INFO  : System reset is completed.
10:31:37 INFO  : 'after 3000' command is executed.
10:31:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}' command is executed.
10:31:57 INFO  : Device configured successfully with "D:/Work/rfsoc_project/project_1/app/xiicps_polled_master_example_1/_ide/bitstream/design_1_wrapper.bit"
10:31:57 INFO  : Context for 'APU' is selected.
10:31:57 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
10:31:57 INFO  : 'configparams force-mem-access 1' command is executed.
10:31:57 INFO  : Context for 'APU' is selected.
10:31:57 INFO  : Boot mode is read from the target.
10:31:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:31:57 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:31:58 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:31:58 INFO  : 'set bp_31_58_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:31:59 INFO  : 'con -block -timeout 60' command is executed.
10:31:59 INFO  : 'bpremove $bp_31_58_fsbl_bp' command is executed.
10:31:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:31:59 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:31:59 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/xiicps_polled_master_example_1/Debug/xiicps_polled_master_example_1.elf' is downloaded to processor 'psu_cortexa53_0'.
10:31:59 INFO  : 'configparams force-mem-access 0' command is executed.
10:31:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}
fpga -file D:/Work/rfsoc_project/project_1/app/xiicps_polled_master_example_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_31_58_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_31_58_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/xiicps_polled_master_example_1/Debug/xiicps_polled_master_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:31:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:31:59 INFO  : 'con' command is executed.
10:31:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

10:31:59 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\xiicps_polled_master_example_1_system\_ide\scripts\systemdebugger_xiicps_polled_master_example_1_system_standalone.tcl'
10:33:54 INFO  : Disconnected from the channel tcfchan#12.
10:33:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:33:54 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:33:54 INFO  : 'jtag frequency' command is executed.
10:33:54 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:33:54 INFO  : Context for 'APU' is selected.
10:33:54 INFO  : System reset is completed.
10:33:57 INFO  : 'after 3000' command is executed.
10:33:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}' command is executed.
10:34:17 INFO  : Device configured successfully with "D:/Work/rfsoc_project/project_1/app/xiicps_polled_master_example_1/_ide/bitstream/design_1_wrapper.bit"
10:34:17 INFO  : Context for 'APU' is selected.
10:34:17 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
10:34:17 INFO  : 'configparams force-mem-access 1' command is executed.
10:34:17 INFO  : Context for 'APU' is selected.
10:34:17 INFO  : Boot mode is read from the target.
10:34:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:34:17 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:34:17 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:34:17 INFO  : 'set bp_34_17_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:34:18 INFO  : 'con -block -timeout 60' command is executed.
10:34:18 INFO  : 'bpremove $bp_34_17_fsbl_bp' command is executed.
10:34:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:34:19 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:34:19 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/xiicps_polled_master_example_1/Debug/xiicps_polled_master_example_1.elf' is downloaded to processor 'psu_cortexa53_0'.
10:34:19 INFO  : 'configparams force-mem-access 0' command is executed.
10:34:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}
fpga -file D:/Work/rfsoc_project/project_1/app/xiicps_polled_master_example_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_34_17_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_34_17_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/xiicps_polled_master_example_1/Debug/xiicps_polled_master_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:34:19 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:34:19 INFO  : 'con' command is executed.
10:34:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

10:34:19 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\xiicps_polled_master_example_1_system\_ide\scripts\systemdebugger_xiicps_polled_master_example_1_system_standalone.tcl'
10:34:29 INFO  : Checking for BSP changes to sync application flags for project 'xiicps_polled_master_example_1'...
10:34:47 INFO  : Checking for BSP changes to sync application flags for project 'xiicps_polled_master_example_1'...
10:34:59 INFO  : Disconnected from the channel tcfchan#13.
10:34:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:35:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:35:00 INFO  : 'jtag frequency' command is executed.
10:35:00 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:35:00 INFO  : Context for 'APU' is selected.
10:35:00 INFO  : System reset is completed.
10:35:03 INFO  : 'after 3000' command is executed.
10:35:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}' command is executed.
10:35:23 INFO  : Device configured successfully with "D:/Work/rfsoc_project/project_1/app/xiicps_polled_master_example_1/_ide/bitstream/design_1_wrapper.bit"
10:35:23 INFO  : Context for 'APU' is selected.
10:35:23 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
10:35:23 INFO  : 'configparams force-mem-access 1' command is executed.
10:35:23 INFO  : Context for 'APU' is selected.
10:35:23 INFO  : Boot mode is read from the target.
10:35:23 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:35:23 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:35:24 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:35:24 INFO  : 'set bp_35_24_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:35:25 INFO  : 'con -block -timeout 60' command is executed.
10:35:25 INFO  : 'bpremove $bp_35_24_fsbl_bp' command is executed.
10:35:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:35:25 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:35:25 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/xiicps_polled_master_example_1/Debug/xiicps_polled_master_example_1.elf' is downloaded to processor 'psu_cortexa53_0'.
10:35:25 INFO  : 'configparams force-mem-access 0' command is executed.
10:35:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}
fpga -file D:/Work/rfsoc_project/project_1/app/xiicps_polled_master_example_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_35_24_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_35_24_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/xiicps_polled_master_example_1/Debug/xiicps_polled_master_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:35:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:35:25 INFO  : 'con' command is executed.
10:35:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

10:35:25 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\xiicps_polled_master_example_1_system\_ide\scripts\systemdebugger_xiicps_polled_master_example_1_system_standalone.tcl'
10:35:30 INFO  : Checking for BSP changes to sync application flags for project 'xiicps_polled_master_example_1'...
10:35:39 INFO  : Disconnected from the channel tcfchan#15.
10:35:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:35:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:35:39 INFO  : 'jtag frequency' command is executed.
10:35:39 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:35:39 INFO  : Context for 'APU' is selected.
10:35:40 INFO  : System reset is completed.
10:35:43 INFO  : 'after 3000' command is executed.
10:35:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}' command is executed.
10:35:51 ERROR : 'fpga -file D:/Work/rfsoc_project/project_1/app/xiicps_polled_master_example_1/_ide/bitstream/design_1_wrapper.bit' is cancelled.
10:35:51 ERROR : Exception occured while running Program Device.
java.lang.RuntimeException: 'fpga -file D:/Work/rfsoc_project/project_1/app/xiicps_polled_master_example_1/_ide/bitstream/design_1_wrapper.bit' is cancelled.
10:35:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
----------------End of Script----------------

10:35:51 ERROR : 'fpga -file D:/Work/rfsoc_project/project_1/app/xiicps_polled_master_example_1/_ide/bitstream/design_1_wrapper.bit' is cancelled.
10:36:25 INFO  : Checking for BSP changes to sync application flags for project 'xiicps_polled_master_example_1'...
10:36:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:36:42 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:36:42 INFO  : 'jtag frequency' command is executed.
10:36:42 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:36:42 INFO  : Context for 'APU' is selected.
10:36:43 INFO  : System reset is completed.
10:36:46 INFO  : 'after 3000' command is executed.
10:36:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}' command is executed.
10:37:06 INFO  : Device configured successfully with "D:/Work/rfsoc_project/project_1/app/xiicps_polled_master_example_1/_ide/bitstream/design_1_wrapper.bit"
10:37:06 INFO  : Context for 'APU' is selected.
10:37:06 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
10:37:06 INFO  : 'configparams force-mem-access 1' command is executed.
10:37:06 INFO  : Context for 'APU' is selected.
10:37:06 INFO  : Boot mode is read from the target.
10:37:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:37:06 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:37:07 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:37:07 INFO  : 'set bp_37_7_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:37:07 INFO  : 'con -block -timeout 60' command is executed.
10:37:07 INFO  : 'bpremove $bp_37_7_fsbl_bp' command is executed.
10:37:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:37:07 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:37:08 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/xiicps_polled_master_example_1/Debug/xiicps_polled_master_example_1.elf' is downloaded to processor 'psu_cortexa53_0'.
10:37:08 INFO  : 'configparams force-mem-access 0' command is executed.
10:37:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}
fpga -file D:/Work/rfsoc_project/project_1/app/xiicps_polled_master_example_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_37_7_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_37_7_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/xiicps_polled_master_example_1/Debug/xiicps_polled_master_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:37:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:37:08 INFO  : 'con' command is executed.
10:37:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

10:37:08 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\xiicps_polled_master_example_1_system\_ide\scripts\systemdebugger_xiicps_polled_master_example_1_system_standalone.tcl'
10:46:50 INFO  : Checking for BSP changes to sync application flags for project 'xiicps_polled_master_example_1'...
10:47:27 INFO  : Disconnected from the channel tcfchan#16.
10:47:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:47:28 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:47:28 INFO  : 'jtag frequency' command is executed.
10:47:28 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:47:28 INFO  : Context for 'APU' is selected.
10:47:28 INFO  : System reset is completed.
10:47:31 INFO  : 'after 3000' command is executed.
10:47:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}' command is executed.
10:47:51 INFO  : Device configured successfully with "D:/Work/rfsoc_project/project_1/app/xiicps_polled_master_example_1/_ide/bitstream/design_1_wrapper.bit"
10:47:51 INFO  : Context for 'APU' is selected.
10:47:51 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
10:47:51 INFO  : 'configparams force-mem-access 1' command is executed.
10:47:51 INFO  : Context for 'APU' is selected.
10:47:51 INFO  : Boot mode is read from the target.
10:47:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:47:51 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:47:51 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:47:51 INFO  : 'set bp_47_51_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:47:52 INFO  : 'con -block -timeout 60' command is executed.
10:47:52 INFO  : 'bpremove $bp_47_51_fsbl_bp' command is executed.
10:47:52 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:47:52 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:47:53 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/xiicps_polled_master_example_1/Debug/xiicps_polled_master_example_1.elf' is downloaded to processor 'psu_cortexa53_0'.
10:47:53 INFO  : 'configparams force-mem-access 0' command is executed.
10:47:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}
fpga -file D:/Work/rfsoc_project/project_1/app/xiicps_polled_master_example_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_47_51_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_47_51_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/xiicps_polled_master_example_1/Debug/xiicps_polled_master_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:47:53 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:47:53 INFO  : 'con' command is executed.
10:47:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

10:47:53 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\xiicps_polled_master_example_1_system\_ide\scripts\systemdebugger_xiicps_polled_master_example_1_system_standalone.tcl'
10:49:14 INFO  : Disconnected from the channel tcfchan#18.
10:49:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:49:14 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:49:14 INFO  : 'jtag frequency' command is executed.
10:49:14 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:49:14 INFO  : Context for 'APU' is selected.
10:49:15 INFO  : System reset is completed.
10:49:18 INFO  : 'after 3000' command is executed.
10:49:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}' command is executed.
10:49:37 INFO  : Device configured successfully with "D:/Work/rfsoc_project/project_1/app/xiicps_polled_master_example_1/_ide/bitstream/design_1_wrapper.bit"
10:49:37 INFO  : Context for 'APU' is selected.
10:49:37 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
10:49:37 INFO  : 'configparams force-mem-access 1' command is executed.
10:49:37 INFO  : Context for 'APU' is selected.
10:49:37 INFO  : Boot mode is read from the target.
10:49:37 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:49:37 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:49:38 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:49:38 INFO  : 'set bp_49_38_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:49:39 INFO  : 'con -block -timeout 60' command is executed.
10:49:39 INFO  : 'bpremove $bp_49_38_fsbl_bp' command is executed.
10:49:39 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:49:39 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:49:39 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/xiicps_polled_master_example_1/Debug/xiicps_polled_master_example_1.elf' is downloaded to processor 'psu_cortexa53_0'.
10:49:39 INFO  : 'configparams force-mem-access 0' command is executed.
10:49:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}
fpga -file D:/Work/rfsoc_project/project_1/app/xiicps_polled_master_example_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_49_38_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_49_38_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/xiicps_polled_master_example_1/Debug/xiicps_polled_master_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:49:39 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:49:39 INFO  : 'con' command is executed.
10:49:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

10:49:39 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\xiicps_polled_master_example_1_system\_ide\scripts\systemdebugger_xiicps_polled_master_example_1_system_standalone.tcl'
10:50:50 INFO  : Disconnected from the channel tcfchan#19.
10:50:54 INFO  : Checking for BSP changes to sync application flags for project 'xiicps_polled_master_example_1'...
10:51:22 INFO  : Checking for BSP changes to sync application flags for project 'xiicps_polled_master_example_1'...
10:51:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:51:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:51:48 INFO  : 'jtag frequency' command is executed.
10:51:48 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:51:48 INFO  : Context for 'APU' is selected.
10:51:48 INFO  : System reset is completed.
10:51:51 INFO  : 'after 3000' command is executed.
10:51:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}' command is executed.
10:52:11 INFO  : Device configured successfully with "D:/Work/rfsoc_project/project_1/app/xiicps_polled_master_example_1/_ide/bitstream/design_1_wrapper.bit"
10:52:11 INFO  : Context for 'APU' is selected.
10:52:11 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
10:52:11 INFO  : 'configparams force-mem-access 1' command is executed.
10:52:11 INFO  : Context for 'APU' is selected.
10:52:11 INFO  : Boot mode is read from the target.
10:52:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:52:11 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:52:11 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:52:11 INFO  : 'set bp_52_11_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:52:13 INFO  : 'con -block -timeout 60' command is executed.
10:52:13 INFO  : 'bpremove $bp_52_11_fsbl_bp' command is executed.
10:52:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:52:13 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:52:13 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/xiicps_polled_master_example_1/Debug/xiicps_polled_master_example_1.elf' is downloaded to processor 'psu_cortexa53_0'.
10:52:13 INFO  : 'configparams force-mem-access 0' command is executed.
10:52:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}
fpga -file D:/Work/rfsoc_project/project_1/app/xiicps_polled_master_example_1/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_52_11_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_52_11_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/xiicps_polled_master_example_1/Debug/xiicps_polled_master_example_1.elf
configparams force-mem-access 0
----------------End of Script----------------

10:52:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:52:13 INFO  : 'con' command is executed.
10:52:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

10:52:13 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\xiicps_polled_master_example_1_system\_ide\scripts\systemdebugger_xiicps_polled_master_example_1_system_standalone.tcl'
10:57:22 INFO  : Checking for BSP changes to sync application flags for project 'test_si5341'...
11:02:21 INFO  : Disconnected from the channel tcfchan#21.
11:02:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:02:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:02:22 INFO  : 'jtag frequency' command is executed.
11:02:22 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:02:22 INFO  : Context for 'APU' is selected.
11:02:22 INFO  : System reset is completed.
11:02:25 INFO  : 'after 3000' command is executed.
11:02:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}' command is executed.
11:02:45 INFO  : Device configured successfully with "D:/Work/rfsoc_project/project_1/app/test_si5341/_ide/bitstream/design_1_wrapper.bit"
11:02:45 INFO  : Context for 'APU' is selected.
11:02:45 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
11:02:45 INFO  : 'configparams force-mem-access 1' command is executed.
11:02:45 INFO  : Context for 'APU' is selected.
11:02:45 INFO  : Boot mode is read from the target.
11:02:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:02:45 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:02:46 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:02:46 INFO  : 'set bp_2_46_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:02:47 INFO  : 'con -block -timeout 60' command is executed.
11:02:47 INFO  : 'bpremove $bp_2_46_fsbl_bp' command is executed.
11:02:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:02:47 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:02:47 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test_si5341/Debug/test_si5341.elf' is downloaded to processor 'psu_cortexa53_0'.
11:02:47 INFO  : 'configparams force-mem-access 0' command is executed.
11:02:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}
fpga -file D:/Work/rfsoc_project/project_1/app/test_si5341/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_2_46_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_2_46_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test_si5341/Debug/test_si5341.elf
configparams force-mem-access 0
----------------End of Script----------------

11:02:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:02:47 INFO  : 'con' command is executed.
11:02:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

11:02:47 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\test_si5341_system\_ide\scripts\systemdebugger_test_si5341_system_standalone.tcl'
11:23:41 INFO  : Checking for BSP changes to sync application flags for project 'test_si5341'...
11:25:47 INFO  : Disconnected from the channel tcfchan#23.
11:25:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:25:47 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:25:47 INFO  : 'jtag frequency' command is executed.
11:25:47 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:25:47 INFO  : Context for 'APU' is selected.
11:25:47 INFO  : System reset is completed.
11:25:50 INFO  : 'after 3000' command is executed.
11:25:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}' command is executed.
11:26:12 INFO  : Device configured successfully with "D:/Work/rfsoc_project/project_1/app/test_si5341/_ide/bitstream/design_1_wrapper.bit"
11:26:12 INFO  : Context for 'APU' is selected.
11:26:12 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
11:26:12 INFO  : 'configparams force-mem-access 1' command is executed.
11:26:12 INFO  : Context for 'APU' is selected.
11:26:12 INFO  : Boot mode is read from the target.
11:26:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:26:12 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:26:14 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:26:14 INFO  : 'set bp_26_14_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:26:14 INFO  : 'con -block -timeout 60' command is executed.
11:26:14 INFO  : 'bpremove $bp_26_14_fsbl_bp' command is executed.
11:26:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:26:14 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:26:15 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test_si5341/Debug/test_si5341.elf' is downloaded to processor 'psu_cortexa53_0'.
11:26:15 INFO  : 'configparams force-mem-access 0' command is executed.
11:26:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}
fpga -file D:/Work/rfsoc_project/project_1/app/test_si5341/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_26_14_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_26_14_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test_si5341/Debug/test_si5341.elf
configparams force-mem-access 0
----------------End of Script----------------

11:26:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:26:15 INFO  : 'con' command is executed.
11:26:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

11:26:15 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\test_si5341_system\_ide\scripts\systemdebugger_test_si5341_system_standalone.tcl'
11:52:35 INFO  : Checking for BSP changes to sync application flags for project 'test_si5341'...
11:52:55 INFO  : Disconnected from the channel tcfchan#25.
11:52:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:52:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:52:56 INFO  : 'jtag frequency' command is executed.
11:52:56 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:52:56 INFO  : Context for 'APU' is selected.
11:52:56 INFO  : System reset is completed.
11:52:59 INFO  : 'after 3000' command is executed.
11:52:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}' command is executed.
11:53:19 INFO  : Device configured successfully with "D:/Work/rfsoc_project/project_1/app/test_si5341/_ide/bitstream/design_1_wrapper.bit"
11:53:19 INFO  : Context for 'APU' is selected.
11:53:19 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
11:53:19 INFO  : 'configparams force-mem-access 1' command is executed.
11:53:19 INFO  : Context for 'APU' is selected.
11:53:19 INFO  : Boot mode is read from the target.
11:53:19 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:53:19 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:53:19 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:53:19 INFO  : 'set bp_53_19_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:53:20 INFO  : 'con -block -timeout 60' command is executed.
11:53:20 INFO  : 'bpremove $bp_53_19_fsbl_bp' command is executed.
11:53:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:53:20 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:53:21 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test_si5341/Debug/test_si5341.elf' is downloaded to processor 'psu_cortexa53_0'.
11:53:21 INFO  : 'configparams force-mem-access 0' command is executed.
11:53:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}
fpga -file D:/Work/rfsoc_project/project_1/app/test_si5341/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_53_19_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_53_19_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test_si5341/Debug/test_si5341.elf
configparams force-mem-access 0
----------------End of Script----------------

11:53:21 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:53:21 INFO  : 'con' command is executed.
11:53:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

11:53:21 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\test_si5341_system\_ide\scripts\systemdebugger_test_si5341_system_standalone.tcl'
13:32:29 INFO  : Checking for BSP changes to sync application flags for project 'test_si5341'...
13:32:52 INFO  : Checking for BSP changes to sync application flags for project 'test_si5341'...
13:32:57 INFO  : Checking for BSP changes to sync application flags for project 'xiicps_polled_master_example_1'...
13:33:05 INFO  : Checking for BSP changes to sync application flags for project 'test_si5341'...
13:33:29 INFO  : Disconnected from the channel tcfchan#26.
13:33:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:33:29 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:33:29 INFO  : 'jtag frequency' command is executed.
13:33:29 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:33:29 INFO  : Context for 'APU' is selected.
13:33:30 INFO  : System reset is completed.
13:33:33 INFO  : 'after 3000' command is executed.
13:33:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}' command is executed.
13:33:52 INFO  : Device configured successfully with "D:/Work/rfsoc_project/project_1/app/test_si5341/_ide/bitstream/design_1_wrapper.bit"
13:33:52 INFO  : Context for 'APU' is selected.
13:33:52 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
13:33:52 INFO  : 'configparams force-mem-access 1' command is executed.
13:33:52 INFO  : Context for 'APU' is selected.
13:33:52 INFO  : Boot mode is read from the target.
13:33:52 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:33:52 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:33:53 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:33:53 INFO  : 'set bp_33_53_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:33:54 INFO  : 'con -block -timeout 60' command is executed.
13:33:54 INFO  : 'bpremove $bp_33_53_fsbl_bp' command is executed.
13:33:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:33:54 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:33:54 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test_si5341/Debug/test_si5341.elf' is downloaded to processor 'psu_cortexa53_0'.
13:33:54 INFO  : 'configparams force-mem-access 0' command is executed.
13:33:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}
fpga -file D:/Work/rfsoc_project/project_1/app/test_si5341/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_33_53_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_33_53_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test_si5341/Debug/test_si5341.elf
configparams force-mem-access 0
----------------End of Script----------------

13:33:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:33:54 INFO  : 'con' command is executed.
13:33:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:33:54 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\test_si5341_system\_ide\scripts\systemdebugger_test_si5341_system_standalone.tcl'
13:34:09 INFO  : Disconnected from the channel tcfchan#28.
13:34:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:34:09 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:34:09 INFO  : 'jtag frequency' command is executed.
13:34:09 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:34:09 INFO  : Context for 'APU' is selected.
13:34:10 INFO  : System reset is completed.
13:34:13 INFO  : 'after 3000' command is executed.
13:34:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}' command is executed.
13:34:32 INFO  : Device configured successfully with "D:/Work/rfsoc_project/project_1/app/test_si5341/_ide/bitstream/design_1_wrapper.bit"
13:34:32 INFO  : Context for 'APU' is selected.
13:34:32 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
13:34:32 INFO  : 'configparams force-mem-access 1' command is executed.
13:34:32 INFO  : Context for 'APU' is selected.
13:34:32 INFO  : Boot mode is read from the target.
13:34:32 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:34:32 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:34:33 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:34:33 INFO  : 'set bp_34_33_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:34:34 INFO  : 'con -block -timeout 60' command is executed.
13:34:34 INFO  : 'bpremove $bp_34_33_fsbl_bp' command is executed.
13:34:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:34:34 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:34:34 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test_si5341/Debug/test_si5341.elf' is downloaded to processor 'psu_cortexa53_0'.
13:34:34 INFO  : 'configparams force-mem-access 0' command is executed.
13:34:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}
fpga -file D:/Work/rfsoc_project/project_1/app/test_si5341/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_34_33_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_34_33_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test_si5341/Debug/test_si5341.elf
configparams force-mem-access 0
----------------End of Script----------------

13:34:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:34:34 INFO  : 'con' command is executed.
13:34:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:34:34 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\test_si5341_system\_ide\scripts\systemdebugger_test_si5341_system_standalone.tcl'
13:34:53 INFO  : Checking for BSP changes to sync application flags for project 'test_si5341'...
13:35:21 INFO  : Disconnected from the channel tcfchan#29.
13:35:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:35:21 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:35:21 INFO  : 'jtag frequency' command is executed.
13:35:21 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:35:21 INFO  : Context for 'APU' is selected.
13:35:21 INFO  : System reset is completed.
13:35:24 INFO  : 'after 3000' command is executed.
13:35:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}' command is executed.
13:35:44 INFO  : Device configured successfully with "D:/Work/rfsoc_project/project_1/app/test_si5341/_ide/bitstream/design_1_wrapper.bit"
13:35:44 INFO  : Context for 'APU' is selected.
13:35:44 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
13:35:44 INFO  : 'configparams force-mem-access 1' command is executed.
13:35:44 INFO  : Context for 'APU' is selected.
13:35:44 INFO  : Boot mode is read from the target.
13:35:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:35:44 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:35:45 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:35:45 INFO  : 'set bp_35_45_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:35:46 INFO  : 'con -block -timeout 60' command is executed.
13:35:46 INFO  : 'bpremove $bp_35_45_fsbl_bp' command is executed.
13:35:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:35:46 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:35:46 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test_si5341/Debug/test_si5341.elf' is downloaded to processor 'psu_cortexa53_0'.
13:35:46 INFO  : 'configparams force-mem-access 0' command is executed.
13:35:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}
fpga -file D:/Work/rfsoc_project/project_1/app/test_si5341/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_35_45_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_35_45_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test_si5341/Debug/test_si5341.elf
configparams force-mem-access 0
----------------End of Script----------------

13:35:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:35:46 INFO  : 'con' command is executed.
13:35:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:35:46 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\test_si5341_system\_ide\scripts\systemdebugger_test_si5341_system_standalone.tcl'
13:37:15 INFO  : Checking for BSP changes to sync application flags for project 'test_si5341'...
13:37:24 INFO  : Checking for BSP changes to sync application flags for project 'test_si5341'...
13:37:43 INFO  : Disconnected from the channel tcfchan#31.
13:37:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:37:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
13:37:43 INFO  : 'jtag frequency' command is executed.
13:37:43 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
13:37:43 INFO  : Context for 'APU' is selected.
13:37:43 INFO  : System reset is completed.
13:37:46 INFO  : 'after 3000' command is executed.
13:37:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}' command is executed.
13:38:06 INFO  : Device configured successfully with "D:/Work/rfsoc_project/project_1/app/test_si5341/_ide/bitstream/design_1_wrapper.bit"
13:38:06 INFO  : Context for 'APU' is selected.
13:38:06 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
13:38:06 INFO  : 'configparams force-mem-access 1' command is executed.
13:38:06 INFO  : Context for 'APU' is selected.
13:38:06 INFO  : Boot mode is read from the target.
13:38:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:38:06 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:38:07 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
13:38:07 INFO  : 'set bp_38_7_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
13:38:08 INFO  : 'con -block -timeout 60' command is executed.
13:38:08 INFO  : 'bpremove $bp_38_7_fsbl_bp' command is executed.
13:38:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:38:08 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
13:38:08 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test_si5341/Debug/test_si5341.elf' is downloaded to processor 'psu_cortexa53_0'.
13:38:08 INFO  : 'configparams force-mem-access 0' command is executed.
13:38:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}
fpga -file D:/Work/rfsoc_project/project_1/app/test_si5341/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_38_7_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_38_7_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test_si5341/Debug/test_si5341.elf
configparams force-mem-access 0
----------------End of Script----------------

13:38:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
13:38:08 INFO  : 'con' command is executed.
13:38:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

13:38:08 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\test_si5341_system\_ide\scripts\systemdebugger_test_si5341_system_standalone.tcl'
14:00:09 INFO  : Disconnected from the channel tcfchan#32.
15:19:10 DEBUG : Logs will be stored at 'D:/Work/rfsoc_project/project_1/app/IDE.log'.
15:19:11 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Work\rfsoc_project\project_1\app\temp_xsdb_launch_script.tcl
15:19:13 INFO  : XSCT server has started successfully.
15:19:13 INFO  : Successfully done setting XSCT server connection channel  
15:19:13 INFO  : plnx-install-location is set to ''
15:19:13 INFO  : Registering command handlers for Vitis TCF services
15:19:13 INFO  : Successfully done setting workspace for the tool. 
15:19:13 INFO  : Successfully done query RDI_DATADIR 
15:19:13 INFO  : Platform repository initialization has completed.
15:19:33 INFO  : Hardware specification for platform project 'test' is updated.
15:44:10 INFO  : Result from executing command 'getProjects': test
15:44:10 INFO  : Result from executing command 'getPlatforms': test|D:/Work/rfsoc_project/project_1/app/test/export/test/test.xpfm;xilinx_zcu102_base_202220_1|D:/Software/Vitis2022/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|D:/Software/Vitis2022/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|D:/Software/Vitis2022/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
15:45:01 INFO  : Checking for BSP changes to sync application flags for project 'test_si5341'...
15:45:05 INFO  : Updating application flags with new BSP settings...
15:45:05 INFO  : Successfully updated application flags for project test_si5341.
15:46:25 INFO  : The hardware specification used by project 'test_si5341' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
15:46:25 INFO  : The file 'D:\Work\rfsoc_project\project_1\app\test_si5341\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
15:46:25 INFO  : The updated bitstream files are copied from platform to folder 'D:\Work\rfsoc_project\project_1\app\test_si5341\_ide\bitstream' in project 'test_si5341'.
15:46:25 INFO  : The file 'D:\Work\rfsoc_project\project_1\app\test_si5341\_ide\psinit\psu_init.tcl' stored in project is removed.
15:46:26 INFO  : The updated ps init files are copied from platform to folder 'D:\Work\rfsoc_project\project_1\app\test_si5341\_ide\psinit' in project 'test_si5341'.
15:46:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:46:27 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:46:27 INFO  : 'jtag frequency' command is executed.
15:46:27 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:46:27 INFO  : Context for 'APU' is selected.
15:46:27 INFO  : System reset is completed.
15:46:30 INFO  : 'after 3000' command is executed.
15:46:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}' command is executed.
15:46:51 INFO  : Device configured successfully with "D:/Work/rfsoc_project/project_1/app/test_si5341/_ide/bitstream/design_1_wrapper.bit"
15:46:51 INFO  : Context for 'APU' is selected.
15:46:51 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
15:46:51 INFO  : 'configparams force-mem-access 1' command is executed.
15:46:51 INFO  : Context for 'APU' is selected.
15:46:51 INFO  : Boot mode is read from the target.
15:46:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:46:52 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:46:54 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:46:54 INFO  : 'set bp_46_54_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:46:55 INFO  : 'con -block -timeout 60' command is executed.
15:46:55 INFO  : 'bpremove $bp_46_54_fsbl_bp' command is executed.
15:46:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:46:55 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:46:56 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test_si5341/Debug/test_si5341.elf' is downloaded to processor 'psu_cortexa53_0'.
15:46:56 INFO  : 'configparams force-mem-access 0' command is executed.
15:46:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}
fpga -file D:/Work/rfsoc_project/project_1/app/test_si5341/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_46_54_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_46_54_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test_si5341/Debug/test_si5341.elf
configparams force-mem-access 0
----------------End of Script----------------

15:46:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:46:56 INFO  : 'con' command is executed.
15:46:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:46:56 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\test_si5341_system\_ide\scripts\systemdebugger_test_si5341_system_standalone.tcl'
15:47:36 INFO  : Checking for BSP changes to sync application flags for project 'test_si5341'...
15:48:47 INFO  : Checking for BSP changes to sync application flags for project 'test_si5341'...
15:48:58 INFO  : Disconnected from the channel tcfchan#2.
15:48:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:48:58 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:48:58 INFO  : 'jtag frequency' command is executed.
15:48:58 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:48:58 INFO  : Context for 'APU' is selected.
15:48:59 INFO  : System reset is completed.
15:49:02 INFO  : 'after 3000' command is executed.
15:49:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}' command is executed.
15:49:23 INFO  : Device configured successfully with "D:/Work/rfsoc_project/project_1/app/test_si5341/_ide/bitstream/design_1_wrapper.bit"
15:49:23 INFO  : Context for 'APU' is selected.
15:49:23 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
15:49:23 INFO  : 'configparams force-mem-access 1' command is executed.
15:49:23 INFO  : Context for 'APU' is selected.
15:49:23 INFO  : Boot mode is read from the target.
15:49:23 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:49:23 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:49:24 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:49:24 INFO  : 'set bp_49_24_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:49:25 INFO  : 'con -block -timeout 60' command is executed.
15:49:25 INFO  : 'bpremove $bp_49_24_fsbl_bp' command is executed.
15:49:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:49:25 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:49:25 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test_si5341/Debug/test_si5341.elf' is downloaded to processor 'psu_cortexa53_0'.
15:49:25 INFO  : 'configparams force-mem-access 0' command is executed.
15:49:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}
fpga -file D:/Work/rfsoc_project/project_1/app/test_si5341/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_49_24_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_49_24_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test_si5341/Debug/test_si5341.elf
configparams force-mem-access 0
----------------End of Script----------------

15:49:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:49:26 INFO  : 'con' command is executed.
15:49:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:49:26 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\test_si5341_system\_ide\scripts\systemdebugger_test_si5341_system_standalone.tcl'
15:53:01 INFO  : Checking for BSP changes to sync application flags for project 'test_si5341'...
15:53:17 INFO  : Disconnected from the channel tcfchan#3.
15:53:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:53:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:53:18 INFO  : 'jtag frequency' command is executed.
15:53:18 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:53:18 INFO  : Context for 'APU' is selected.
15:53:18 INFO  : System reset is completed.
15:53:21 INFO  : 'after 3000' command is executed.
15:53:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}' command is executed.
15:53:42 INFO  : Device configured successfully with "D:/Work/rfsoc_project/project_1/app/test_si5341/_ide/bitstream/design_1_wrapper.bit"
15:53:42 INFO  : Context for 'APU' is selected.
15:53:42 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
15:53:42 INFO  : 'configparams force-mem-access 1' command is executed.
15:53:42 INFO  : Context for 'APU' is selected.
15:53:42 INFO  : Boot mode is read from the target.
15:53:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:53:42 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:53:43 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:53:43 INFO  : 'set bp_53_43_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:53:44 INFO  : 'con -block -timeout 60' command is executed.
15:53:44 INFO  : 'bpremove $bp_53_43_fsbl_bp' command is executed.
15:53:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:53:44 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:53:45 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test_si5341/Debug/test_si5341.elf' is downloaded to processor 'psu_cortexa53_0'.
15:53:45 INFO  : 'configparams force-mem-access 0' command is executed.
15:53:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}
fpga -file D:/Work/rfsoc_project/project_1/app/test_si5341/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_53_43_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_53_43_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test_si5341/Debug/test_si5341.elf
configparams force-mem-access 0
----------------End of Script----------------

15:53:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:53:45 INFO  : 'con' command is executed.
15:53:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:53:45 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\test_si5341_system\_ide\scripts\systemdebugger_test_si5341_system_standalone.tcl'
15:54:28 INFO  : Disconnected from the channel tcfchan#4.
15:54:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:54:28 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:54:28 INFO  : 'jtag frequency' command is executed.
15:54:28 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:54:28 INFO  : Context for 'APU' is selected.
15:54:28 INFO  : System reset is completed.
15:54:31 INFO  : 'after 3000' command is executed.
15:54:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}' command is executed.
15:54:53 INFO  : Device configured successfully with "D:/Work/rfsoc_project/project_1/app/test_si5341/_ide/bitstream/design_1_wrapper.bit"
15:54:53 INFO  : Context for 'APU' is selected.
15:54:53 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
15:54:53 INFO  : 'configparams force-mem-access 1' command is executed.
15:54:53 INFO  : Context for 'APU' is selected.
15:54:53 INFO  : Boot mode is read from the target.
15:54:53 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:54:53 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:54:55 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:54:55 INFO  : 'set bp_54_55_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:54:55 INFO  : 'con -block -timeout 60' command is executed.
15:54:55 INFO  : 'bpremove $bp_54_55_fsbl_bp' command is executed.
15:54:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:54:55 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:54:56 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test_si5341/Debug/test_si5341.elf' is downloaded to processor 'psu_cortexa53_0'.
15:54:56 INFO  : 'configparams force-mem-access 0' command is executed.
15:54:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}
fpga -file D:/Work/rfsoc_project/project_1/app/test_si5341/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_54_55_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_54_55_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test_si5341/Debug/test_si5341.elf
configparams force-mem-access 0
----------------End of Script----------------

15:54:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:54:56 INFO  : 'con' command is executed.
15:54:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:54:56 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\test_si5341_system\_ide\scripts\systemdebugger_test_si5341_system_standalone.tcl'
16:00:08 INFO  : Checking for BSP changes to sync application flags for project 'test_si5341'...
16:01:50 INFO  : Disconnected from the channel tcfchan#5.
16:01:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:01:50 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:01:50 INFO  : 'jtag frequency' command is executed.
16:01:50 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:01:50 INFO  : Context for 'APU' is selected.
16:01:51 INFO  : System reset is completed.
16:01:54 INFO  : 'after 3000' command is executed.
16:01:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}' command is executed.
16:02:14 INFO  : Device configured successfully with "D:/Work/rfsoc_project/project_1/app/test_si5341/_ide/bitstream/design_1_wrapper.bit"
16:02:15 INFO  : Context for 'APU' is selected.
16:02:15 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
16:02:15 INFO  : 'configparams force-mem-access 1' command is executed.
16:02:15 INFO  : Context for 'APU' is selected.
16:02:15 INFO  : Boot mode is read from the target.
16:02:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:02:15 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:02:17 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:02:17 INFO  : 'set bp_2_17_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:02:17 INFO  : 'con -block -timeout 60' command is executed.
16:02:17 INFO  : 'bpremove $bp_2_17_fsbl_bp' command is executed.
16:02:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:02:18 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:02:19 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test_si5341/Debug/test_si5341.elf' is downloaded to processor 'psu_cortexa53_0'.
16:02:19 INFO  : 'configparams force-mem-access 0' command is executed.
16:02:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}
fpga -file D:/Work/rfsoc_project/project_1/app/test_si5341/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_2_17_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_2_17_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test_si5341/Debug/test_si5341.elf
configparams force-mem-access 0
----------------End of Script----------------

16:02:19 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:02:19 INFO  : 'con' command is executed.
16:02:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:02:19 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\test_si5341_system\_ide\scripts\systemdebugger_test_si5341_system_standalone.tcl'
16:02:40 INFO  : Checking for BSP changes to sync application flags for project 'test_si5341'...
16:05:16 INFO  : Checking for BSP changes to sync application flags for project 'test_si5341'...
16:05:25 INFO  : Disconnected from the channel tcfchan#6.
16:05:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:05:26 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:05:26 INFO  : 'jtag frequency' command is executed.
16:05:26 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:05:26 INFO  : Context for 'APU' is selected.
16:05:26 INFO  : System reset is completed.
16:05:29 INFO  : 'after 3000' command is executed.
16:05:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}' command is executed.
16:05:50 INFO  : Device configured successfully with "D:/Work/rfsoc_project/project_1/app/test_si5341/_ide/bitstream/design_1_wrapper.bit"
16:05:50 INFO  : Context for 'APU' is selected.
16:05:50 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
16:05:50 INFO  : 'configparams force-mem-access 1' command is executed.
16:05:50 INFO  : Context for 'APU' is selected.
16:05:50 INFO  : Boot mode is read from the target.
16:05:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:05:50 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:05:52 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:05:52 INFO  : 'set bp_5_52_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:05:53 INFO  : 'con -block -timeout 60' command is executed.
16:05:53 INFO  : 'bpremove $bp_5_52_fsbl_bp' command is executed.
16:05:53 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:05:53 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:05:54 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test_si5341/Debug/test_si5341.elf' is downloaded to processor 'psu_cortexa53_0'.
16:05:54 INFO  : 'configparams force-mem-access 0' command is executed.
16:05:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}
fpga -file D:/Work/rfsoc_project/project_1/app/test_si5341/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_5_52_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_5_52_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test_si5341/Debug/test_si5341.elf
configparams force-mem-access 0
----------------End of Script----------------

16:05:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:05:54 INFO  : 'con' command is executed.
16:05:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:05:54 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\test_si5341_system\_ide\scripts\systemdebugger_test_si5341_system_standalone.tcl'
16:14:12 INFO  : Checking for BSP changes to sync application flags for project 'test_si5341'...
16:14:23 INFO  : Disconnected from the channel tcfchan#7.
16:14:24 ERROR : (XRT Server)D:/Software/Vitis2022/Vitis/2022.2/bin/unwrapped/win64.o/xrt_server.exe: error: illegal option '-'
Usage: agent [OPTION]...
Start Target Communication Framework agent.
  -d               run in daemon mode (output is sent to system logger)
  -i               run in interactive mode
  -L<file>         enable logging, use -L- to send log to stderr
  -l<level>        set log level, the level is comma separated list of:
      alloc        memory allocation and deallocation (0x1)
      eventcore    main event queue (0x2)
      waitpid      waitpid() events (0x4)
      events       low-level debugger events (0x8)
      protocol     communication protocol (0x20)
      context      debug context actions (0x40)
      children     debug context children (0x10)
      discovery    discovery (0x80)
      asyncreq     async I/O (0x100)
      proxy        proxy state (0x200)
      tcflog       proxy traffic (0x400)
      elf          ELF reader (0x800)
      stack        stack trace service (0x2000)
      plugin       plugins (0x4000)
      shutdown     shutdown of subsystems (0x8000)
      disasm       disassembly service (0x10000)
  -s<url>          set agent listening port and protocol, default is tcp::0
  -S               print server properties in Json format to stdout
  -g<port>         start GDB Remote Serial Protocol server at the specified TCP port
  -I<idle-seconds> exit if there are no connections for the specified time

16:15:23 ERROR : Timed out. 60 seconds have elapsed while waiting for the XRT server to launch.
16:15:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:15:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:15:24 INFO  : 'jtag frequency' command is executed.
16:15:24 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:15:24 INFO  : Context for 'APU' is selected.
16:15:24 INFO  : System reset is completed.
16:15:27 INFO  : 'after 3000' command is executed.
16:15:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}' command is executed.
16:15:48 INFO  : Device configured successfully with "D:/Work/rfsoc_project/project_1/app/test_si5341/_ide/bitstream/design_1_wrapper.bit"
16:15:48 INFO  : Context for 'APU' is selected.
16:15:48 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
16:15:48 INFO  : 'configparams force-mem-access 1' command is executed.
16:15:48 INFO  : Context for 'APU' is selected.
16:15:48 INFO  : Boot mode is read from the target.
16:15:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:15:48 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:15:49 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:15:49 INFO  : 'set bp_15_49_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:15:50 INFO  : 'con -block -timeout 60' command is executed.
16:15:50 INFO  : 'bpremove $bp_15_49_fsbl_bp' command is executed.
16:15:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:15:50 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:15:51 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test_si5341/Debug/test_si5341.elf' is downloaded to processor 'psu_cortexa53_0'.
16:15:51 INFO  : 'configparams force-mem-access 0' command is executed.
16:15:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}
fpga -file D:/Work/rfsoc_project/project_1/app/test_si5341/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_15_49_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_15_49_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test_si5341/Debug/test_si5341.elf
configparams force-mem-access 0
----------------End of Script----------------

16:15:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:15:51 INFO  : 'con' command is executed.
16:15:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:15:51 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\test_si5341_system\_ide\scripts\systemdebugger_test_si5341_system_standalone.tcl'
16:17:58 INFO  : Checking for BSP changes to sync application flags for project 'test_si5341'...
16:18:13 INFO  : Checking for BSP changes to sync application flags for project 'test_si5341'...
16:18:20 INFO  : Disconnected from the channel tcfchan#8.
16:18:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:18:21 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:18:21 INFO  : 'jtag frequency' command is executed.
16:18:21 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:18:21 INFO  : Context for 'APU' is selected.
16:18:21 INFO  : System reset is completed.
16:18:24 INFO  : 'after 3000' command is executed.
16:18:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}' command is executed.
16:18:45 INFO  : Device configured successfully with "D:/Work/rfsoc_project/project_1/app/test_si5341/_ide/bitstream/design_1_wrapper.bit"
16:18:45 INFO  : Context for 'APU' is selected.
16:18:45 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
16:18:45 INFO  : 'configparams force-mem-access 1' command is executed.
16:18:45 INFO  : Context for 'APU' is selected.
16:18:45 INFO  : Boot mode is read from the target.
16:18:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:18:45 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:18:46 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:18:46 INFO  : 'set bp_18_46_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:18:47 INFO  : 'con -block -timeout 60' command is executed.
16:18:47 INFO  : 'bpremove $bp_18_46_fsbl_bp' command is executed.
16:18:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:18:47 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:18:47 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test_si5341/Debug/test_si5341.elf' is downloaded to processor 'psu_cortexa53_0'.
16:18:47 INFO  : 'configparams force-mem-access 0' command is executed.
16:18:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}
fpga -file D:/Work/rfsoc_project/project_1/app/test_si5341/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_18_46_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_18_46_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test_si5341/Debug/test_si5341.elf
configparams force-mem-access 0
----------------End of Script----------------

16:18:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:18:47 INFO  : 'con' command is executed.
16:18:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:18:47 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\test_si5341_system\_ide\scripts\systemdebugger_test_si5341_system_standalone.tcl'
16:19:06 INFO  : Checking for BSP changes to sync application flags for project 'test_si5341'...
16:19:21 INFO  : Disconnected from the channel tcfchan#9.
16:19:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:19:21 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:19:21 INFO  : 'jtag frequency' command is executed.
16:19:21 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:19:21 INFO  : Context for 'APU' is selected.
16:19:22 INFO  : System reset is completed.
16:19:25 INFO  : 'after 3000' command is executed.
16:19:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}' command is executed.
16:19:46 INFO  : Device configured successfully with "D:/Work/rfsoc_project/project_1/app/test_si5341/_ide/bitstream/design_1_wrapper.bit"
16:19:46 INFO  : Context for 'APU' is selected.
16:19:46 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
16:19:46 INFO  : 'configparams force-mem-access 1' command is executed.
16:19:46 INFO  : Context for 'APU' is selected.
16:19:46 INFO  : Boot mode is read from the target.
16:19:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:19:46 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:19:47 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:19:47 INFO  : 'set bp_19_47_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:19:47 INFO  : 'con -block -timeout 60' command is executed.
16:19:47 INFO  : 'bpremove $bp_19_47_fsbl_bp' command is executed.
16:19:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:19:47 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:19:48 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test_si5341/Debug/test_si5341.elf' is downloaded to processor 'psu_cortexa53_0'.
16:19:48 INFO  : 'configparams force-mem-access 0' command is executed.
16:19:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}
fpga -file D:/Work/rfsoc_project/project_1/app/test_si5341/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_19_47_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_19_47_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test_si5341/Debug/test_si5341.elf
configparams force-mem-access 0
----------------End of Script----------------

16:19:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:19:48 INFO  : 'con' command is executed.
16:19:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:19:48 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\test_si5341_system\_ide\scripts\systemdebugger_test_si5341_system_standalone.tcl'
16:24:16 INFO  : Disconnected from the channel tcfchan#10.
16:24:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:24:17 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:24:17 INFO  : 'jtag frequency' command is executed.
16:24:17 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:24:17 INFO  : Context for 'APU' is selected.
16:24:17 INFO  : System reset is completed.
16:24:20 INFO  : 'after 3000' command is executed.
16:24:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}' command is executed.
16:24:42 INFO  : Device configured successfully with "D:/Work/rfsoc_project/project_1/app/test_si5341/_ide/bitstream/design_1_wrapper.bit"
16:24:43 INFO  : Context for 'APU' is selected.
16:24:43 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
16:24:43 INFO  : 'configparams force-mem-access 1' command is executed.
16:24:43 INFO  : Context for 'APU' is selected.
16:24:43 INFO  : Boot mode is read from the target.
16:24:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:24:43 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:24:44 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:24:44 INFO  : 'set bp_24_44_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:24:45 INFO  : 'con -block -timeout 60' command is executed.
16:24:45 INFO  : 'bpremove $bp_24_44_fsbl_bp' command is executed.
16:24:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:24:45 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:24:46 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test_si5341/Debug/test_si5341.elf' is downloaded to processor 'psu_cortexa53_0'.
16:24:46 INFO  : 'configparams force-mem-access 0' command is executed.
16:24:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}
fpga -file D:/Work/rfsoc_project/project_1/app/test_si5341/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_24_44_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_24_44_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test_si5341/Debug/test_si5341.elf
configparams force-mem-access 0
----------------End of Script----------------

16:24:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:24:46 INFO  : 'con' command is executed.
16:24:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:24:46 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\test_si5341_system\_ide\scripts\systemdebugger_test_si5341_system_standalone.tcl'
16:25:38 INFO  : Checking for BSP changes to sync application flags for project 'test_si5341'...
16:27:39 INFO  : Disconnected from the channel tcfchan#11.
16:27:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:27:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:27:39 INFO  : 'jtag frequency' command is executed.
16:27:39 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:27:39 INFO  : Context for 'APU' is selected.
16:27:40 INFO  : System reset is completed.
16:27:43 INFO  : 'after 3000' command is executed.
16:27:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}' command is executed.
16:28:04 INFO  : Device configured successfully with "D:/Work/rfsoc_project/project_1/app/test_si5341/_ide/bitstream/design_1_wrapper.bit"
16:28:04 INFO  : Context for 'APU' is selected.
16:28:04 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
16:28:04 INFO  : 'configparams force-mem-access 1' command is executed.
16:28:04 INFO  : Context for 'APU' is selected.
16:28:04 INFO  : Boot mode is read from the target.
16:28:04 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:28:04 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:28:05 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:28:06 INFO  : 'set bp_28_5_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:28:07 INFO  : 'con -block -timeout 60' command is executed.
16:28:07 INFO  : 'bpremove $bp_28_5_fsbl_bp' command is executed.
16:28:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:28:07 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:28:07 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test_si5341/Debug/test_si5341.elf' is downloaded to processor 'psu_cortexa53_0'.
16:28:07 INFO  : 'configparams force-mem-access 0' command is executed.
16:28:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}
fpga -file D:/Work/rfsoc_project/project_1/app/test_si5341/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_28_5_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_28_5_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test_si5341/Debug/test_si5341.elf
configparams force-mem-access 0
----------------End of Script----------------

16:28:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:28:07 INFO  : 'con' command is executed.
16:28:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:28:07 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\test_si5341_system\_ide\scripts\systemdebugger_test_si5341_system_standalone.tcl'
16:28:17 INFO  : Checking for BSP changes to sync application flags for project 'test_si5341'...
16:48:28 INFO  : Checking for BSP changes to sync application flags for project 'test_si5341'...
16:48:51 INFO  : Disconnected from the channel tcfchan#12.
16:48:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:48:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:48:51 INFO  : 'jtag frequency' command is executed.
16:48:51 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:48:51 INFO  : Context for 'APU' is selected.
16:48:52 INFO  : System reset is completed.
16:48:55 INFO  : 'after 3000' command is executed.
16:48:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}' command is executed.
16:49:15 INFO  : Device configured successfully with "D:/Work/rfsoc_project/project_1/app/test_si5341/_ide/bitstream/design_1_wrapper.bit"
16:49:15 INFO  : Context for 'APU' is selected.
16:49:15 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
16:49:15 INFO  : 'configparams force-mem-access 1' command is executed.
16:49:15 INFO  : Context for 'APU' is selected.
16:49:15 INFO  : Boot mode is read from the target.
16:49:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:49:16 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:49:17 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:49:17 INFO  : 'set bp_49_17_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:49:17 INFO  : 'con -block -timeout 60' command is executed.
16:49:17 INFO  : 'bpremove $bp_49_17_fsbl_bp' command is executed.
16:49:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:49:17 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:49:18 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test_si5341/Debug/test_si5341.elf' is downloaded to processor 'psu_cortexa53_0'.
16:49:18 INFO  : 'configparams force-mem-access 0' command is executed.
16:49:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}
fpga -file D:/Work/rfsoc_project/project_1/app/test_si5341/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_49_17_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_49_17_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test_si5341/Debug/test_si5341.elf
configparams force-mem-access 0
----------------End of Script----------------

16:49:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:49:18 INFO  : 'con' command is executed.
16:49:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:49:18 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\test_si5341_system\_ide\scripts\systemdebugger_test_si5341_system_standalone.tcl'
16:51:16 INFO  : Checking for BSP changes to sync application flags for project 'test_si5341'...
16:51:33 INFO  : Checking for BSP changes to sync application flags for project 'test_si5341'...
16:51:44 INFO  : Disconnected from the channel tcfchan#13.
16:51:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:51:44 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:51:44 INFO  : 'jtag frequency' command is executed.
16:51:44 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:51:44 INFO  : Context for 'APU' is selected.
16:51:45 INFO  : System reset is completed.
16:51:48 INFO  : 'after 3000' command is executed.
16:51:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}' command is executed.
16:52:08 INFO  : Device configured successfully with "D:/Work/rfsoc_project/project_1/app/test_si5341/_ide/bitstream/design_1_wrapper.bit"
16:52:08 INFO  : Context for 'APU' is selected.
16:52:08 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
16:52:08 INFO  : 'configparams force-mem-access 1' command is executed.
16:52:08 INFO  : Context for 'APU' is selected.
16:52:08 INFO  : Boot mode is read from the target.
16:52:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:52:08 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:52:10 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:52:10 INFO  : 'set bp_52_10_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:52:11 INFO  : 'con -block -timeout 60' command is executed.
16:52:11 INFO  : 'bpremove $bp_52_10_fsbl_bp' command is executed.
16:52:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:52:11 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:52:12 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test_si5341/Debug/test_si5341.elf' is downloaded to processor 'psu_cortexa53_0'.
16:52:12 INFO  : 'configparams force-mem-access 0' command is executed.
16:52:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}
fpga -file D:/Work/rfsoc_project/project_1/app/test_si5341/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_52_10_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_52_10_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test_si5341/Debug/test_si5341.elf
configparams force-mem-access 0
----------------End of Script----------------

16:52:12 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:52:12 INFO  : 'con' command is executed.
16:52:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:52:12 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\test_si5341_system\_ide\scripts\systemdebugger_test_si5341_system_standalone.tcl'
16:52:33 INFO  : Checking for BSP changes to sync application flags for project 'test_si5341'...
16:52:41 INFO  : Disconnected from the channel tcfchan#14.
16:52:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:52:41 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:52:41 INFO  : 'jtag frequency' command is executed.
16:52:41 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:52:41 INFO  : Context for 'APU' is selected.
16:52:41 INFO  : System reset is completed.
16:52:44 INFO  : 'after 3000' command is executed.
16:52:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}' command is executed.
16:53:05 INFO  : Device configured successfully with "D:/Work/rfsoc_project/project_1/app/test_si5341/_ide/bitstream/design_1_wrapper.bit"
16:53:05 INFO  : Context for 'APU' is selected.
16:53:05 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
16:53:05 INFO  : 'configparams force-mem-access 1' command is executed.
16:53:05 INFO  : Context for 'APU' is selected.
16:53:05 INFO  : Boot mode is read from the target.
16:53:05 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:53:05 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:53:07 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:53:07 INFO  : 'set bp_53_7_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:53:08 INFO  : 'con -block -timeout 60' command is executed.
16:53:08 INFO  : 'bpremove $bp_53_7_fsbl_bp' command is executed.
16:53:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:53:08 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:53:08 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test_si5341/Debug/test_si5341.elf' is downloaded to processor 'psu_cortexa53_0'.
16:53:08 INFO  : 'configparams force-mem-access 0' command is executed.
16:53:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}
fpga -file D:/Work/rfsoc_project/project_1/app/test_si5341/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_53_7_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_53_7_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test_si5341/Debug/test_si5341.elf
configparams force-mem-access 0
----------------End of Script----------------

16:53:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:53:08 INFO  : 'con' command is executed.
16:53:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:53:08 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\test_si5341_system\_ide\scripts\systemdebugger_test_si5341_system_standalone.tcl'
16:55:09 INFO  : Checking for BSP changes to sync application flags for project 'test_si5341'...
16:56:07 INFO  : Disconnected from the channel tcfchan#15.
16:56:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:56:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:56:08 INFO  : 'jtag frequency' command is executed.
16:56:08 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:56:08 INFO  : Context for 'APU' is selected.
16:56:08 INFO  : System reset is completed.
16:56:11 INFO  : 'after 3000' command is executed.
16:56:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}' command is executed.
16:56:32 INFO  : Device configured successfully with "D:/Work/rfsoc_project/project_1/app/test_si5341/_ide/bitstream/design_1_wrapper.bit"
16:56:32 INFO  : Context for 'APU' is selected.
16:56:32 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
16:56:32 INFO  : 'configparams force-mem-access 1' command is executed.
16:56:32 INFO  : Context for 'APU' is selected.
16:56:32 INFO  : Boot mode is read from the target.
16:56:32 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:56:32 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:56:33 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:56:33 INFO  : 'set bp_56_33_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:56:33 INFO  : 'con -block -timeout 60' command is executed.
16:56:33 INFO  : 'bpremove $bp_56_33_fsbl_bp' command is executed.
16:56:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:56:33 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:56:34 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test_si5341/Debug/test_si5341.elf' is downloaded to processor 'psu_cortexa53_0'.
16:56:34 INFO  : 'configparams force-mem-access 0' command is executed.
16:56:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}
fpga -file D:/Work/rfsoc_project/project_1/app/test_si5341/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_56_33_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_56_33_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test_si5341/Debug/test_si5341.elf
configparams force-mem-access 0
----------------End of Script----------------

16:56:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:56:34 INFO  : 'con' command is executed.
16:56:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:56:34 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\test_si5341_system\_ide\scripts\systemdebugger_test_si5341_system_standalone.tcl'
16:58:59 INFO  : Checking for BSP changes to sync application flags for project 'test_si5341'...
16:59:17 INFO  : Checking for BSP changes to sync application flags for project 'test_si5341'...
17:08:38 INFO  : Checking for BSP changes to sync application flags for project 'test_si5341'...
17:10:22 INFO  : Checking for BSP changes to sync application flags for project 'test_si5341'...
17:10:33 INFO  : Checking for BSP changes to sync application flags for project 'test_si5341'...
17:10:55 INFO  : Checking for BSP changes to sync application flags for project 'test_si5341'...
17:12:11 INFO  : Checking for BSP changes to sync application flags for project 'test_si5341'...
17:12:54 INFO  : Checking for BSP changes to sync application flags for project 'test_si5341'...
17:13:06 INFO  : Disconnected from the channel tcfchan#16.
17:13:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:13:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:13:06 INFO  : 'jtag frequency' command is executed.
17:13:06 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:13:06 INFO  : Context for 'APU' is selected.
17:13:07 INFO  : System reset is completed.
17:13:10 INFO  : 'after 3000' command is executed.
17:13:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}' command is executed.
17:13:29 INFO  : Device configured successfully with "D:/Work/rfsoc_project/project_1/app/test_si5341/_ide/bitstream/design_1_wrapper.bit"
17:13:30 INFO  : Context for 'APU' is selected.
17:13:30 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
17:13:30 INFO  : 'configparams force-mem-access 1' command is executed.
17:13:30 INFO  : Context for 'APU' is selected.
17:13:30 INFO  : Boot mode is read from the target.
17:13:30 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:13:30 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:13:31 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:13:31 INFO  : 'set bp_13_31_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:13:31 INFO  : 'con -block -timeout 60' command is executed.
17:13:31 INFO  : 'bpremove $bp_13_31_fsbl_bp' command is executed.
17:13:31 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:13:31 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:13:32 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test_si5341/Debug/test_si5341.elf' is downloaded to processor 'psu_cortexa53_0'.
17:13:32 INFO  : 'configparams force-mem-access 0' command is executed.
17:13:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}
fpga -file D:/Work/rfsoc_project/project_1/app/test_si5341/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_13_31_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_13_31_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test_si5341/Debug/test_si5341.elf
configparams force-mem-access 0
----------------End of Script----------------

17:13:32 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:13:32 INFO  : 'con' command is executed.
17:13:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:13:32 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\test_si5341_system\_ide\scripts\systemdebugger_test_si5341_system_standalone.tcl'
17:13:57 INFO  : Disconnected from the channel tcfchan#17.
17:13:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:13:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:13:57 INFO  : 'jtag frequency' command is executed.
17:13:57 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:13:57 INFO  : Context for 'APU' is selected.
17:13:58 INFO  : System reset is completed.
17:14:01 INFO  : 'after 3000' command is executed.
17:14:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}' command is executed.
17:14:20 INFO  : Device configured successfully with "D:/Work/rfsoc_project/project_1/app/test_si5341/_ide/bitstream/design_1_wrapper.bit"
17:14:21 INFO  : Context for 'APU' is selected.
17:14:21 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
17:14:21 INFO  : 'configparams force-mem-access 1' command is executed.
17:14:21 INFO  : Context for 'APU' is selected.
17:14:21 INFO  : Boot mode is read from the target.
17:14:21 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:14:21 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:14:22 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:14:22 INFO  : 'set bp_14_22_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:14:22 INFO  : 'con -block -timeout 60' command is executed.
17:14:22 INFO  : 'bpremove $bp_14_22_fsbl_bp' command is executed.
17:14:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:14:22 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:14:23 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test_si5341/Debug/test_si5341.elf' is downloaded to processor 'psu_cortexa53_0'.
17:14:23 INFO  : 'configparams force-mem-access 0' command is executed.
17:14:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}
fpga -file D:/Work/rfsoc_project/project_1/app/test_si5341/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_14_22_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_14_22_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test_si5341/Debug/test_si5341.elf
configparams force-mem-access 0
----------------End of Script----------------

17:14:23 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:14:23 INFO  : 'con' command is executed.
17:14:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:14:23 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\test_si5341_system\_ide\scripts\systemdebugger_test_si5341_system_standalone.tcl'
17:25:10 INFO  : Disconnected from the channel tcfchan#18.
17:25:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:25:11 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:25:11 INFO  : 'jtag frequency' command is executed.
17:25:11 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:25:11 INFO  : Context for 'APU' is selected.
17:25:11 INFO  : System reset is completed.
17:25:14 INFO  : 'after 3000' command is executed.
17:25:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}' command is executed.
17:25:34 INFO  : Device configured successfully with "D:/Work/rfsoc_project/project_1/app/test_si5341/_ide/bitstream/design_1_wrapper.bit"
17:25:34 INFO  : Context for 'APU' is selected.
17:25:34 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
17:25:34 INFO  : 'configparams force-mem-access 1' command is executed.
17:25:34 INFO  : Context for 'APU' is selected.
17:25:34 INFO  : Boot mode is read from the target.
17:25:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:25:34 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:25:35 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:25:35 INFO  : 'set bp_25_35_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:25:35 INFO  : 'con -block -timeout 60' command is executed.
17:25:35 INFO  : 'bpremove $bp_25_35_fsbl_bp' command is executed.
17:25:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:25:35 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:25:36 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test_si5341/Debug/test_si5341.elf' is downloaded to processor 'psu_cortexa53_0'.
17:25:36 INFO  : 'configparams force-mem-access 0' command is executed.
17:25:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}
fpga -file D:/Work/rfsoc_project/project_1/app/test_si5341/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_25_35_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_25_35_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test_si5341/Debug/test_si5341.elf
configparams force-mem-access 0
----------------End of Script----------------

17:25:36 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:25:36 INFO  : 'con' command is executed.
17:25:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:25:36 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\test_si5341_system\_ide\scripts\systemdebugger_test_si5341_system_standalone.tcl'
17:30:01 INFO  : Checking for BSP changes to sync application flags for project 'test_si5341'...
17:30:11 INFO  : Disconnected from the channel tcfchan#19.
17:30:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:30:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:30:12 INFO  : 'jtag frequency' command is executed.
17:30:12 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:30:12 INFO  : Context for 'APU' is selected.
17:30:12 INFO  : System reset is completed.
17:30:15 INFO  : 'after 3000' command is executed.
17:30:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}' command is executed.
17:30:34 INFO  : Device configured successfully with "D:/Work/rfsoc_project/project_1/app/test_si5341/_ide/bitstream/design_1_wrapper.bit"
17:30:34 INFO  : Context for 'APU' is selected.
17:30:34 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
17:30:34 INFO  : 'configparams force-mem-access 1' command is executed.
17:30:34 INFO  : Context for 'APU' is selected.
17:30:34 INFO  : Boot mode is read from the target.
17:30:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:30:35 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:30:35 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:30:35 INFO  : 'set bp_30_35_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:30:36 INFO  : 'con -block -timeout 60' command is executed.
17:30:36 INFO  : 'bpremove $bp_30_35_fsbl_bp' command is executed.
17:30:36 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:30:36 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:30:36 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test_si5341/Debug/test_si5341.elf' is downloaded to processor 'psu_cortexa53_0'.
17:30:37 INFO  : 'configparams force-mem-access 0' command is executed.
17:30:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}
fpga -file D:/Work/rfsoc_project/project_1/app/test_si5341/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_30_35_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_30_35_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test_si5341/Debug/test_si5341.elf
configparams force-mem-access 0
----------------End of Script----------------

17:30:37 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:30:37 INFO  : 'con' command is executed.
17:30:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:30:37 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\test_si5341_system\_ide\scripts\systemdebugger_test_si5341_system_standalone.tcl'
17:48:26 INFO  : Checking for BSP changes to sync application flags for project 'test_si5341'...
17:48:56 INFO  : Disconnected from the channel tcfchan#20.
17:48:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:49:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

17:49:06 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
17:51:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:51:27 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:51:27 INFO  : 'jtag frequency' command is executed.
17:51:27 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:51:27 INFO  : Context for 'APU' is selected.
17:51:27 INFO  : System reset is completed.
17:51:30 INFO  : 'after 3000' command is executed.
17:51:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}' command is executed.
17:51:50 INFO  : Device configured successfully with "D:/Work/rfsoc_project/project_1/app/test_si5341/_ide/bitstream/design_1_wrapper.bit"
17:51:50 INFO  : Context for 'APU' is selected.
17:51:50 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
17:51:50 INFO  : 'configparams force-mem-access 1' command is executed.
17:51:50 INFO  : Context for 'APU' is selected.
17:51:50 INFO  : Boot mode is read from the target.
17:51:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:51:50 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:51:51 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:51:51 INFO  : 'set bp_51_51_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:51:51 INFO  : 'con -block -timeout 60' command is executed.
17:51:51 INFO  : 'bpremove $bp_51_51_fsbl_bp' command is executed.
17:51:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:51:51 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:51:52 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test_si5341/Debug/test_si5341.elf' is downloaded to processor 'psu_cortexa53_0'.
17:51:52 INFO  : 'configparams force-mem-access 0' command is executed.
17:51:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}
fpga -file D:/Work/rfsoc_project/project_1/app/test_si5341/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_51_51_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_51_51_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test_si5341/Debug/test_si5341.elf
configparams force-mem-access 0
----------------End of Script----------------

17:51:52 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:51:52 INFO  : 'con' command is executed.
17:51:52 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:51:52 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\test_si5341_system\_ide\scripts\systemdebugger_test_si5341_system_standalone.tcl'
17:52:59 INFO  : Checking for BSP changes to sync application flags for project 'test_si5341'...
17:53:58 INFO  : Checking for BSP changes to sync application flags for project 'test_si5341'...
17:54:16 INFO  : Disconnected from the channel tcfchan#21.
17:54:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:54:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:54:16 INFO  : 'jtag frequency' command is executed.
17:54:16 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:54:16 INFO  : Context for 'APU' is selected.
17:54:17 INFO  : System reset is completed.
17:54:20 INFO  : 'after 3000' command is executed.
17:54:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}' command is executed.
17:54:39 INFO  : Device configured successfully with "D:/Work/rfsoc_project/project_1/app/test_si5341/_ide/bitstream/design_1_wrapper.bit"
17:54:39 INFO  : Context for 'APU' is selected.
17:54:39 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
17:54:39 INFO  : 'configparams force-mem-access 1' command is executed.
17:54:39 INFO  : Context for 'APU' is selected.
17:54:39 INFO  : Boot mode is read from the target.
17:54:39 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:54:39 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:54:40 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:54:40 INFO  : 'set bp_54_40_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:54:41 INFO  : 'con -block -timeout 60' command is executed.
17:54:41 INFO  : 'bpremove $bp_54_40_fsbl_bp' command is executed.
17:54:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:54:41 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:54:41 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test_si5341/Debug/test_si5341.elf' is downloaded to processor 'psu_cortexa53_0'.
17:54:41 INFO  : 'configparams force-mem-access 0' command is executed.
17:54:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}
fpga -file D:/Work/rfsoc_project/project_1/app/test_si5341/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_54_40_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_54_40_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test_si5341/Debug/test_si5341.elf
configparams force-mem-access 0
----------------End of Script----------------

17:54:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:54:41 INFO  : 'con' command is executed.
17:54:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:54:41 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\test_si5341_system\_ide\scripts\systemdebugger_test_si5341_system_standalone.tcl'
17:56:11 INFO  : Checking for BSP changes to sync application flags for project 'test_si5341'...
17:56:32 INFO  : Checking for BSP changes to sync application flags for project 'test_si5341'...
17:56:50 INFO  : Disconnected from the channel tcfchan#22.
17:56:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:56:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:56:51 INFO  : 'jtag frequency' command is executed.
17:56:51 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:56:51 INFO  : Context for 'APU' is selected.
17:56:51 INFO  : System reset is completed.
17:56:54 INFO  : 'after 3000' command is executed.
17:56:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}' command is executed.
17:57:14 INFO  : Device configured successfully with "D:/Work/rfsoc_project/project_1/app/test_si5341/_ide/bitstream/design_1_wrapper.bit"
17:57:14 INFO  : Context for 'APU' is selected.
17:57:14 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
17:57:14 INFO  : 'configparams force-mem-access 1' command is executed.
17:57:14 INFO  : Context for 'APU' is selected.
17:57:14 INFO  : Boot mode is read from the target.
17:57:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:57:14 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:57:15 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:57:15 INFO  : 'set bp_57_15_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:57:16 INFO  : 'con -block -timeout 60' command is executed.
17:57:16 INFO  : 'bpremove $bp_57_15_fsbl_bp' command is executed.
17:57:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:57:16 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:57:16 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test_si5341/Debug/test_si5341.elf' is downloaded to processor 'psu_cortexa53_0'.
17:57:16 INFO  : 'configparams force-mem-access 0' command is executed.
17:57:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}
fpga -file D:/Work/rfsoc_project/project_1/app/test_si5341/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_57_15_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_57_15_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test_si5341/Debug/test_si5341.elf
configparams force-mem-access 0
----------------End of Script----------------

17:57:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:57:16 INFO  : 'con' command is executed.
17:57:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:57:16 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\test_si5341_system\_ide\scripts\systemdebugger_test_si5341_system_standalone.tcl'
18:01:00 INFO  : Disconnected from the channel tcfchan#23.
18:01:01 ERROR : (XRT Server)D:/Software/Vitis2022/Vitis/2022.2/bin/unwrapped/win64.o/xrt_server.exe: error: illegal option '-'
Usage: agent [OPTION]...
Start Target Communication Framework agent.
  -d               run in daemon mode (output is sent to system logger)
  -i               run in interactive mode
  -L<file>         enable logging, use -L- to send log to stderr
  -l<level>        set log level, the level is comma separated list of:
      alloc        memory allocation and deallocation (0x1)
      eventcore    main event queue (0x2)
      waitpid      waitpid() events (0x4)
      events       low-level debugger events (0x8)
      protocol     communication protocol (0x20)
      context      debug context actions (0x40)
      children     debug context children (0x10)
      discovery    discovery (0x80)
      asyncreq     async I/O (0x100)
      proxy        proxy state (0x200)
      tcflog       proxy traffic (0x400)
      elf          ELF reader (0x800)
      stack        stack trace service (0x2000)
      plugin       plugins (0x4000)
      shutdown     shutdown of subsystems (0x8000)
      disasm       disassembly service (0x10000)
  -s<url>          set agent listening port and protocol, default is tcp::0
  -S               print server properties in Json format to stdout
  -g<port>         start GDB Remote Serial Protocol server at the specified TCP port
  -I<idle-seconds> exit if there are no connections for the specified time

18:02:01 ERROR : Timed out. 60 seconds have elapsed while waiting for the XRT server to launch.
18:02:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:02:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:02:01 INFO  : 'jtag frequency' command is executed.
18:02:01 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:02:01 INFO  : Context for 'APU' is selected.
18:02:01 INFO  : System reset is completed.
18:02:04 INFO  : 'after 3000' command is executed.
18:02:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}' command is executed.
18:02:24 INFO  : Device configured successfully with "D:/Work/rfsoc_project/project_1/app/test_si5341/_ide/bitstream/design_1_wrapper.bit"
18:02:24 INFO  : Context for 'APU' is selected.
18:02:24 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
18:02:24 INFO  : 'configparams force-mem-access 1' command is executed.
18:02:24 INFO  : Context for 'APU' is selected.
18:02:24 INFO  : Boot mode is read from the target.
18:02:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:02:24 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:02:25 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:02:25 INFO  : 'set bp_2_25_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:02:26 INFO  : 'con -block -timeout 60' command is executed.
18:02:26 INFO  : 'bpremove $bp_2_25_fsbl_bp' command is executed.
18:02:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:02:26 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:02:26 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test_si5341/Debug/test_si5341.elf' is downloaded to processor 'psu_cortexa53_0'.
18:02:26 INFO  : 'configparams force-mem-access 0' command is executed.
18:02:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}
fpga -file D:/Work/rfsoc_project/project_1/app/test_si5341/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_2_25_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_2_25_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test_si5341/Debug/test_si5341.elf
configparams force-mem-access 0
----------------End of Script----------------

18:02:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:02:26 INFO  : 'con' command is executed.
18:02:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:02:26 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\test_si5341_system\_ide\scripts\systemdebugger_test_si5341_system_standalone.tcl'
18:04:39 ERROR : (XRT Server)D:/Software/Vitis2022/Vitis/2022.2/bin/unwrapped/win64.o/xrt_server.exe: error: illegal option '-'
Usage: agent [OPTION]...
Start Target Communication Framework agent.
  -d               run in daemon mode (output is sent to system logger)
  -i               run in interactive mode
  -L<file>         enable logging, use -L- to send log to stderr
  -l<level>        set log level, the level is comma separated list of:
      alloc        memory allocation and deallocation (0x1)
      eventcore    main event queue (0x2)
      waitpid      waitpid() events (0x4)
      events       low-level debugger events (0x8)
      protocol     communication protocol (0x20)
      context      debug context actions (0x40)
      children     debug context children (0x10)
      discovery    discovery (0x80)
      asyncreq     async I/O (0x100)
      proxy        proxy state (0x200)
      tcflog       proxy traffic (0x400)
      elf          ELF reader (0x800)
      stack        stack trace service (0x2000)
      plugin       plugins (0x4000)
      shutdown     shutdown of subsystems (0x8000)
      disasm       disassembly service (0x10000)
  -s<url>          set agent listening port and protocol, default is tcp::0
  -S               print server properties in Json format to stdout
  -g<port>         start GDB Remote Serial Protocol server at the specified TCP port
  -I<idle-seconds> exit if there are no connections for the specified time

18:04:49 INFO  : Disconnected from the channel tcfchan#24.
18:04:49 INFO  : XRT server exited on the port '4355'. A new instance of the server will be launched.
18:04:50 ERROR : (XRT Server)D:/Software/Vitis2022/Vitis/2022.2/bin/unwrapped/win64.o/xrt_server.exe: error: illegal option '-'
Usage: agent [OPTION]...
Start Target Communication Framework agent.
  -d               run in daemon mode (output is sent to system logger)
  -i               run in interactive mode
  -L<file>         enable logging, use -L- to send log to stderr
  -l<level>        set log level, the level is comma separated list of:
      alloc        memory allocation and deallocation (0x1)
      eventcore    main event queue (0x2)
      waitpid      waitpid() events (0x4)
      events       low-level debugger events (0x8)
      protocol     communication protocol (0x20)
      context      debug context actions (0x40)
      children     debug context children (0x10)
      discovery    discovery (0x80)
      asyncreq     async I/O (0x100)
      proxy        proxy state (0x200)
      tcflog       proxy traffic (0x400)
      elf          ELF reader (0x800)
      stack        stack trace service (0x2000)
      plugin       plugins (0x4000)
      shutdown     shutdown of subsystems (0x8000)
      disasm       disassembly service (0x10000)
  -s<url>          set agent listening port and protocol, default is tcp::0
  -S               print server properties in Json format to stdout
  -g<port>         start GDB Remote Serial Protocol server at the specified TCP port
  -I<idle-seconds> exit if there are no connections for the specified time

18:05:38 ERROR : Timed out. 60 seconds have elapsed while waiting for the XRT server to launch.
18:05:38 INFO  : The hardware specification used by project 'test_hello' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
18:05:38 INFO  : The file 'D:\Work\rfsoc_project\project_1\app\test_hello\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
18:05:40 INFO  : The updated bitstream files are copied from platform to folder 'D:\Work\rfsoc_project\project_1\app\test_hello\_ide\bitstream' in project 'test_hello'.
18:05:40 INFO  : The file 'D:\Work\rfsoc_project\project_1\app\test_hello\_ide\psinit\psu_init.tcl' stored in project is removed.
18:05:42 INFO  : The updated ps init files are copied from platform to folder 'D:\Work\rfsoc_project\project_1\app\test_hello\_ide\psinit' in project 'test_hello'.
18:05:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:05:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:05:43 INFO  : 'jtag frequency' command is executed.
18:05:43 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:05:44 INFO  : Context for 'APU' is selected.
18:05:44 INFO  : System reset is completed.
18:05:47 INFO  : 'after 3000' command is executed.
18:05:47 INFO  : Context for 'APU' is selected.
18:05:47 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
18:05:47 INFO  : 'configparams force-mem-access 1' command is executed.
18:05:47 INFO  : Context for 'APU' is selected.
18:05:47 INFO  : Boot mode is read from the target.
18:05:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:05:47 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:05:48 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:05:48 INFO  : 'set bp_5_48_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:05:48 INFO  : 'con -block -timeout 60' command is executed.
18:05:49 INFO  : 'bpremove $bp_5_48_fsbl_bp' command is executed.
18:05:49 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:05:49 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:05:49 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test_hello/Debug/test_hello.elf' is downloaded to processor 'psu_cortexa53_0'.
18:05:49 INFO  : 'configparams force-mem-access 0' command is executed.
18:05:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_5_48_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_5_48_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test_hello/Debug/test_hello.elf
configparams force-mem-access 0
----------------End of Script----------------

18:05:49 ERROR : Timed out. 60 seconds have elapsed while waiting for the XRT server to launch.
18:05:49 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:05:49 INFO  : 'con' command is executed.
18:05:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:05:49 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\test_si5341_system\_ide\scripts\systemdebugger_test_si5341_system_standalone.tcl'
18:32:46 INFO  : Disconnected from the channel tcfchan#25.
18:32:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:32:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:32:48 INFO  : 'jtag frequency' command is executed.
18:32:48 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:32:48 INFO  : Context for 'APU' is selected.
18:32:48 INFO  : System reset is completed.
18:32:51 INFO  : 'after 3000' command is executed.
18:32:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}' command is executed.
18:33:11 INFO  : Device configured successfully with "D:/Work/rfsoc_project/project_1/app/test_si5341/_ide/bitstream/design_1_wrapper.bit"
18:33:11 INFO  : Context for 'APU' is selected.
18:33:11 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
18:33:11 INFO  : 'configparams force-mem-access 1' command is executed.
18:33:11 INFO  : Context for 'APU' is selected.
18:33:11 INFO  : Boot mode is read from the target.
18:33:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:33:11 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:33:11 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:33:12 INFO  : 'set bp_33_11_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:33:13 INFO  : 'con -block -timeout 60' command is executed.
18:33:13 INFO  : 'bpremove $bp_33_11_fsbl_bp' command is executed.
18:33:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:33:13 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:33:13 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test_si5341/Debug/test_si5341.elf' is downloaded to processor 'psu_cortexa53_0'.
18:33:13 INFO  : 'configparams force-mem-access 0' command is executed.
18:33:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}
fpga -file D:/Work/rfsoc_project/project_1/app/test_si5341/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_33_11_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_33_11_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test_si5341/Debug/test_si5341.elf
configparams force-mem-access 0
----------------End of Script----------------

18:33:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:33:13 INFO  : 'con' command is executed.
18:33:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:33:13 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\test_si5341_system\_ide\scripts\systemdebugger_test_si5341_system_standalone.tcl'
18:35:51 INFO  : Disconnected from the channel tcfchan#26.
18:35:54 INFO  : Checking for BSP changes to sync application flags for project 'test_si5341'...
18:37:41 INFO  : Checking for BSP changes to sync application flags for project 'test_si5341'...
18:38:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:38:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:38:03 INFO  : 'jtag frequency' command is executed.
18:38:03 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:38:03 INFO  : Context for 'APU' is selected.
18:38:04 INFO  : System reset is completed.
18:38:07 INFO  : 'after 3000' command is executed.
18:38:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}' command is executed.
18:38:26 INFO  : Device configured successfully with "D:/Work/rfsoc_project/project_1/app/test_si5341/_ide/bitstream/design_1_wrapper.bit"
18:38:26 INFO  : Context for 'APU' is selected.
18:38:26 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
18:38:26 INFO  : 'configparams force-mem-access 1' command is executed.
18:38:26 INFO  : Context for 'APU' is selected.
18:38:26 INFO  : Boot mode is read from the target.
18:38:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:38:27 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:38:27 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:38:27 INFO  : 'set bp_38_27_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:38:28 INFO  : 'con -block -timeout 60' command is executed.
18:38:28 INFO  : 'bpremove $bp_38_27_fsbl_bp' command is executed.
18:38:28 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:38:28 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:38:28 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test_si5341/Debug/test_si5341.elf' is downloaded to processor 'psu_cortexa53_0'.
18:38:28 INFO  : 'configparams force-mem-access 0' command is executed.
18:38:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}
fpga -file D:/Work/rfsoc_project/project_1/app/test_si5341/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_38_27_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_38_27_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test_si5341/Debug/test_si5341.elf
configparams force-mem-access 0
----------------End of Script----------------

18:38:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:38:29 INFO  : 'con' command is executed.
18:38:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:38:29 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\test_si5341_system\_ide\scripts\debugger_test_si5341-default.tcl'
18:39:24 INFO  : Checking for BSP changes to sync application flags for project 'test_si5341'...
18:39:52 INFO  : Disconnected from the channel tcfchan#27.
18:39:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:39:54 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:39:54 INFO  : 'jtag frequency' command is executed.
18:39:54 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:39:54 INFO  : Context for 'APU' is selected.
18:39:54 INFO  : System reset is completed.
18:39:57 INFO  : 'after 3000' command is executed.
18:39:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}' command is executed.
18:40:16 INFO  : Device configured successfully with "D:/Work/rfsoc_project/project_1/app/test_si5341/_ide/bitstream/design_1_wrapper.bit"
18:40:17 INFO  : Context for 'APU' is selected.
18:40:17 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
18:40:17 INFO  : 'configparams force-mem-access 1' command is executed.
18:40:17 INFO  : Context for 'APU' is selected.
18:40:17 INFO  : Boot mode is read from the target.
18:40:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:40:17 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:40:17 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:40:17 INFO  : 'set bp_40_17_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:40:18 INFO  : 'con -block -timeout 60' command is executed.
18:40:18 INFO  : 'bpremove $bp_40_17_fsbl_bp' command is executed.
18:40:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:40:18 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:40:19 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test_si5341/Debug/test_si5341.elf' is downloaded to processor 'psu_cortexa53_0'.
18:40:19 INFO  : 'configparams force-mem-access 0' command is executed.
18:40:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}
fpga -file D:/Work/rfsoc_project/project_1/app/test_si5341/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_40_17_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_40_17_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test_si5341/Debug/test_si5341.elf
configparams force-mem-access 0
----------------End of Script----------------

18:40:19 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:40:19 INFO  : 'con' command is executed.
18:40:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:40:19 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\test_si5341_system\_ide\scripts\debugger_test_si5341-default.tcl'
18:48:01 INFO  : Checking for BSP changes to sync application flags for project 'test_si5341'...
18:57:02 INFO  : Disconnected from the channel tcfchan#28.
19:49:19 DEBUG : Logs will be stored at 'D:/Work/rfsoc_project/project_1/app/IDE.log'.
19:49:20 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Work\rfsoc_project\project_1\app\temp_xsdb_launch_script.tcl
19:49:22 INFO  : Registering command handlers for Vitis TCF services
19:49:22 INFO  : Platform repository initialization has completed.
19:49:23 INFO  : XSCT server has started successfully.
19:49:27 INFO  : plnx-install-location is set to ''
19:49:27 INFO  : Successfully done setting XSCT server connection channel  
19:49:27 INFO  : Successfully done query RDI_DATADIR 
19:49:27 INFO  : Successfully done setting workspace for the tool. 
19:54:19 INFO  : Checking for BSP changes to sync application flags for project 'test_si5341'...
19:54:52 ERROR : (XRT Server)D:/Software/Vitis2022/Vitis/2022.2/bin/unwrapped/win64.o/xrt_server.exe: error: illegal option '-'
Usage: agent [OPTION]...
Start Target Communication Framework agent.
  -d               run in daemon mode (output is sent to system logger)
  -i               run in interactive mode
  -L<file>         enable logging, use -L- to send log to stderr
  -l<level>        set log level, the level is comma separated list of:
      alloc        memory allocation and deallocation (0x1)
      eventcore    main event queue (0x2)
      waitpid      waitpid() events (0x4)
      events       low-level debugger events (0x8)
      protocol     communication protocol (0x20)
      context      debug context actions (0x40)
      children     debug context children (0x10)
      discovery    discovery (0x80)
      asyncreq     async I/O (0x100)
      proxy        proxy state (0x200)
      tcflog       proxy traffic (0x400)
      elf          ELF reader (0x800)
      stack        stack trace service (0x2000)
      plugin       plugins (0x4000)
      shutdown     shutdown of subsystems (0x8000)
      disasm       disassembly service (0x10000)
  -s<url>          set agent listening port and protocol, default is tcp::0
  -S               print server properties in Json format to stdout
  -g<port>         start GDB Remote Serial Protocol server at the specified TCP port
  -I<idle-seconds> exit if there are no connections for the specified time

19:55:51 ERROR : Timed out. 60 seconds have elapsed while waiting for the XRT server to launch.
19:55:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:55:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
19:55:56 INFO  : 'jtag frequency' command is executed.
19:55:56 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
19:55:56 INFO  : Context for 'APU' is selected.
19:55:56 INFO  : System reset is completed.
19:55:59 INFO  : 'after 3000' command is executed.
19:55:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}' command is executed.
19:56:19 INFO  : Device configured successfully with "D:/Work/rfsoc_project/project_1/app/test_si5341/_ide/bitstream/design_1_wrapper.bit"
19:56:19 INFO  : Context for 'APU' is selected.
19:56:19 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
19:56:19 INFO  : 'configparams force-mem-access 1' command is executed.
19:56:19 INFO  : Context for 'APU' is selected.
19:56:19 INFO  : Boot mode is read from the target.
19:56:19 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:56:19 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:56:20 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
19:56:20 INFO  : 'set bp_56_20_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
19:56:21 INFO  : 'con -block -timeout 60' command is executed.
19:56:21 INFO  : 'bpremove $bp_56_20_fsbl_bp' command is executed.
19:56:21 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:56:21 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
19:56:21 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test_si5341/Debug/test_si5341.elf' is downloaded to processor 'psu_cortexa53_0'.
19:56:21 INFO  : 'configparams force-mem-access 0' command is executed.
19:56:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}
fpga -file D:/Work/rfsoc_project/project_1/app/test_si5341/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_56_20_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_56_20_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test_si5341/Debug/test_si5341.elf
configparams force-mem-access 0
----------------End of Script----------------

19:56:21 INFO  : Context for processor 'psu_cortexa53_0' is selected.
19:56:21 INFO  : 'con' command is executed.
19:56:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

19:56:21 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\test_si5341_system\_ide\scripts\systemdebugger_test_si5341_system_standalone.tcl'
19:58:14 INFO  : Disconnected from the channel tcfchan#1.
19:58:17 INFO  : Checking for BSP changes to sync application flags for project 'test_si5341'...
20:03:48 INFO  : Checking for BSP changes to sync application flags for project 'test_si5341'...
20:05:27 INFO  : Checking for BSP changes to sync application flags for project 'test_si5341'...
20:05:53 INFO  : Checking for BSP changes to sync application flags for project 'test_si5341'...
20:15:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:15:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:15:12 INFO  : 'jtag frequency' command is executed.
20:15:12 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:15:12 INFO  : Context for 'APU' is selected.
20:15:12 INFO  : System reset is completed.
20:15:15 INFO  : 'after 3000' command is executed.
20:15:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}' command is executed.
20:15:35 INFO  : Device configured successfully with "D:/Work/rfsoc_project/project_1/app/test_si5341/_ide/bitstream/design_1_wrapper.bit"
20:15:35 INFO  : Context for 'APU' is selected.
20:15:36 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
20:15:36 INFO  : 'configparams force-mem-access 1' command is executed.
20:15:36 INFO  : Context for 'APU' is selected.
20:15:36 INFO  : Boot mode is read from the target.
20:15:36 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:15:36 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:15:36 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
20:15:36 INFO  : 'set bp_15_36_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
20:15:37 INFO  : 'con -block -timeout 60' command is executed.
20:15:37 INFO  : 'bpremove $bp_15_36_fsbl_bp' command is executed.
20:15:37 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:15:37 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:15:38 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test_si5341/Debug/test_si5341.elf' is downloaded to processor 'psu_cortexa53_0'.
20:15:38 INFO  : 'configparams force-mem-access 0' command is executed.
20:15:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}
fpga -file D:/Work/rfsoc_project/project_1/app/test_si5341/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_15_36_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_15_36_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test_si5341/Debug/test_si5341.elf
configparams force-mem-access 0
----------------End of Script----------------

20:15:38 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:15:38 INFO  : 'con' command is executed.
20:15:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

20:15:38 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\test_si5341_system\_ide\scripts\systemdebugger_test_si5341_system_standalone.tcl'
20:24:11 INFO  : Disconnected from the channel tcfchan#2.
20:24:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:24:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:24:12 INFO  : 'jtag frequency' command is executed.
20:24:12 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:24:12 INFO  : Context for 'APU' is selected.
20:24:12 INFO  : System reset is completed.
20:24:15 INFO  : 'after 3000' command is executed.
20:24:15 INFO  : Context for 'APU' is selected.
20:24:19 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
20:24:19 INFO  : 'configparams force-mem-access 1' command is executed.
20:24:19 INFO  : Context for 'APU' is selected.
20:24:19 INFO  : Boot mode is read from the target.
20:24:19 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:24:19 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:24:20 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
20:24:20 INFO  : 'set bp_24_20_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
20:24:21 INFO  : 'con -block -timeout 60' command is executed.
20:24:21 INFO  : 'bpremove $bp_24_20_fsbl_bp' command is executed.
20:24:21 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:24:21 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:24:21 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test_si5341/Debug/test_si5341.elf' is downloaded to processor 'psu_cortexa53_0'.
20:24:21 INFO  : 'configparams force-mem-access 0' command is executed.
20:24:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_24_20_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_24_20_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test_si5341/Debug/test_si5341.elf
configparams force-mem-access 0
----------------End of Script----------------

20:24:21 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:24:21 INFO  : 'con' command is executed.
20:24:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

20:24:21 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\test_si5341_system\_ide\scripts\systemdebugger_test_si5341_system_standalone.tcl'
20:26:53 INFO  : Checking for BSP changes to sync application flags for project 'test_si5341'...
20:27:01 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa is already opened

20:27:34 INFO  : Disconnected from the channel tcfchan#3.
20:27:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:27:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:27:34 INFO  : 'jtag frequency' command is executed.
20:27:34 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:27:34 INFO  : Context for 'APU' is selected.
20:27:34 INFO  : System reset is completed.
20:27:37 INFO  : 'after 3000' command is executed.
20:27:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}' command is executed.
20:27:57 INFO  : Device configured successfully with "D:/Work/rfsoc_project/project_1/app/test_si5341/_ide/bitstream/design_1_wrapper.bit"
20:27:57 INFO  : Context for 'APU' is selected.
20:28:02 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
20:28:02 INFO  : 'configparams force-mem-access 1' command is executed.
20:28:02 INFO  : Context for 'APU' is selected.
20:28:02 INFO  : Boot mode is read from the target.
20:28:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:28:02 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:28:02 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
20:28:02 INFO  : 'set bp_28_2_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
20:28:03 INFO  : 'con -block -timeout 60' command is executed.
20:28:03 INFO  : 'bpremove $bp_28_2_fsbl_bp' command is executed.
20:28:03 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:28:03 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:28:04 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test_si5341/Debug/test_si5341.elf' is downloaded to processor 'psu_cortexa53_0'.
20:28:04 INFO  : 'configparams force-mem-access 0' command is executed.
20:28:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}
fpga -file D:/Work/rfsoc_project/project_1/app/test_si5341/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_28_2_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_28_2_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test_si5341/Debug/test_si5341.elf
configparams force-mem-access 0
----------------End of Script----------------

20:28:04 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:28:04 INFO  : 'con' command is executed.
20:28:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

20:28:04 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\test_si5341_system\_ide\scripts\systemdebugger_test_si5341_system_standalone.tcl'
20:32:12 INFO  : Checking for BSP changes to sync application flags for project 'test_si5341'...
20:32:18 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa is already opened

20:33:24 INFO  : Disconnected from the channel tcfchan#5.
20:33:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:33:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:33:24 INFO  : 'jtag frequency' command is executed.
20:33:24 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:33:24 INFO  : Context for 'APU' is selected.
20:33:25 INFO  : System reset is completed.
20:33:28 INFO  : 'after 3000' command is executed.
20:33:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}' command is executed.
20:33:48 INFO  : Device configured successfully with "D:/Work/rfsoc_project/project_1/app/test_si5341/_ide/bitstream/design_1_wrapper.bit"
20:33:48 INFO  : Context for 'APU' is selected.
20:34:01 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
20:34:01 INFO  : 'configparams force-mem-access 1' command is executed.
20:34:01 INFO  : Context for 'APU' is selected.
20:34:01 INFO  : Boot mode is read from the target.
20:34:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:34:01 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:34:01 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
20:34:02 INFO  : 'set bp_34_1_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
20:34:03 INFO  : 'con -block -timeout 60' command is executed.
20:34:03 INFO  : 'bpremove $bp_34_1_fsbl_bp' command is executed.
20:34:03 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:34:03 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:34:03 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test_si5341/Debug/test_si5341.elf' is downloaded to processor 'psu_cortexa53_0'.
20:34:03 INFO  : 'configparams force-mem-access 0' command is executed.
20:34:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}
fpga -file D:/Work/rfsoc_project/project_1/app/test_si5341/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_34_1_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_34_1_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test_si5341/Debug/test_si5341.elf
configparams force-mem-access 0
----------------End of Script----------------

20:34:03 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:34:03 INFO  : 'con' command is executed.
20:34:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

20:34:03 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\test_si5341_system\_ide\scripts\systemdebugger_test_si5341_system_standalone.tcl'
20:52:18 INFO  : Hardware specification for platform project 'test' is updated.
23:07:58 INFO  : Result from executing command 'getProjects': test
23:35:39 DEBUG : Logs will be stored at 'D:/Work/rfsoc_project/project_1/app/IDE.log'.
23:35:40 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Work\rfsoc_project\project_1\app\temp_xsdb_launch_script.tcl
23:35:42 INFO  : Registering command handlers for Vitis TCF services
23:35:42 INFO  : Platform repository initialization has completed.
23:35:43 INFO  : XSCT server has started successfully.
23:35:45 INFO  : Successfully done setting XSCT server connection channel  
23:35:45 INFO  : plnx-install-location is set to ''
23:35:45 INFO  : Successfully done query RDI_DATADIR 
23:35:45 INFO  : Successfully done setting workspace for the tool. 
00:19:38 INFO  : Result from executing command 'getProjects': test
00:19:38 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202220_1|D:/Software/Vitis2022/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|D:/Software/Vitis2022/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|D:/Software/Vitis2022/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
08:19:10 INFO  : Checking for BSP changes to sync application flags for project 'test_si5341'...
08:19:23 INFO  : The hardware specification used by project 'test_si5341' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
08:19:23 INFO  : The file 'D:\Work\rfsoc_project\project_1\app\test_si5341\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
08:19:23 INFO  : The updated bitstream files are copied from platform to folder 'D:\Work\rfsoc_project\project_1\app\test_si5341\_ide\bitstream' in project 'test_si5341'.
08:19:23 INFO  : The file 'D:\Work\rfsoc_project\project_1\app\test_si5341\_ide\psinit\psu_init.tcl' stored in project is removed.
08:19:23 INFO  : The updated ps init files are copied from platform to folder 'D:\Work\rfsoc_project\project_1\app\test_si5341\_ide\psinit' in project 'test_si5341'.
08:19:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:19:58 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
08:19:58 INFO  : 'jtag frequency' command is executed.
08:19:58 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
08:19:58 INFO  : Context for 'APU' is selected.
08:19:59 INFO  : System reset is completed.
08:20:02 INFO  : 'after 3000' command is executed.
08:20:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}' command is executed.
08:20:22 INFO  : Device configured successfully with "D:/Work/rfsoc_project/project_1/app/test_si5341/_ide/bitstream/design_1_wrapper.bit"
08:20:22 INFO  : Context for 'APU' is selected.
08:20:22 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
08:20:22 INFO  : 'configparams force-mem-access 1' command is executed.
08:20:22 INFO  : Context for 'APU' is selected.
08:20:22 INFO  : Boot mode is read from the target.
08:20:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
08:20:22 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
08:20:23 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
08:20:23 INFO  : 'set bp_20_23_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
08:20:24 INFO  : 'con -block -timeout 60' command is executed.
08:20:24 INFO  : 'bpremove $bp_20_23_fsbl_bp' command is executed.
08:20:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
08:20:24 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
08:20:24 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test_si5341/Debug/test_si5341.elf' is downloaded to processor 'psu_cortexa53_0'.
08:20:24 INFO  : 'configparams force-mem-access 0' command is executed.
08:20:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}
fpga -file D:/Work/rfsoc_project/project_1/app/test_si5341/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_20_23_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_20_23_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test_si5341/Debug/test_si5341.elf
configparams force-mem-access 0
----------------End of Script----------------

08:20:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
08:20:24 INFO  : 'con' command is executed.
08:20:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

08:20:24 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\test_si5341_system\_ide\scripts\systemdebugger_test_si5341_system_standalone.tcl'
09:20:27 INFO  : Hardware specification for platform project 'test' is updated.
09:39:29 INFO  : Result from executing command 'getProjects': test
09:39:29 INFO  : Result from executing command 'getPlatforms': test|D:/Work/rfsoc_project/project_1/app/test/export/test/test.xpfm;xilinx_zcu102_base_202220_1|D:/Software/Vitis2022/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|D:/Software/Vitis2022/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|D:/Software/Vitis2022/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
09:53:46 INFO  : Checking for BSP changes to sync application flags for project 'test_si5341'...
09:53:59 INFO  : The hardware specification used by project 'test_si5341' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
09:53:59 INFO  : The file 'D:\Work\rfsoc_project\project_1\app\test_si5341\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
09:53:59 INFO  : The updated bitstream files are copied from platform to folder 'D:\Work\rfsoc_project\project_1\app\test_si5341\_ide\bitstream' in project 'test_si5341'.
09:53:59 INFO  : The file 'D:\Work\rfsoc_project\project_1\app\test_si5341\_ide\psinit\psu_init.tcl' stored in project is removed.
09:53:59 INFO  : The updated ps init files are copied from platform to folder 'D:\Work\rfsoc_project\project_1\app\test_si5341\_ide\psinit' in project 'test_si5341'.
09:56:06 INFO  : Example project xgpiops_polled_example_1 has been created successfully.
16:04:22 INFO  : Hardware specification for platform project 'test' is updated.
16:25:56 INFO  : Result from executing command 'getProjects': test
16:25:56 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202220_1|D:/Software/Vitis2022/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|D:/Software/Vitis2022/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|D:/Software/Vitis2022/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
16:55:13 INFO  : Checking for BSP changes to sync application flags for project 'test_si5341'...
16:55:16 INFO  : Updating application flags with new BSP settings...
16:55:16 ERROR : Failed to update application flags from BSP for 'test_si5341'. Reason: null
java.lang.NullPointerException: null
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:761) ~[com.xilinx.sdk.sw_1.0.0.202210132147.jar:?]
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177) ~[com.xilinx.sdx.sw_1.0.0.202210132147.jar:?]
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54) ~[com.xilinx.sdx.sdk.core_1.0.0.202210132147.jar:?]
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46) ~[com.xilinx.sdx.sdk.core_1.0.0.202210132147.jar:?]
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215) ~[com.xilinx.sdx.sdk.core_1.0.0.202210132147.jar:?]
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99) [com.xilinx.sdx.sdk.core_1.0.0.202210132147.jar:?]
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48) [com.xilinx.sdx.sdk.core_1.0.0.202210132147.jar:?]
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91) [com.xilinx.sdk.managedbuilder_1.0.0.202210132147.jar:?]
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40) [com.xilinx.sdk.managedbuilder_1.0.0.202210132147.jar:?]
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008) [org.eclipse.cdt.managedbuilder.core_8.6.0.201802261533.jar:?]
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873) [org.eclipse.cdt.managedbuilder.core_8.6.0.201802261533.jar:?]
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748) [org.eclipse.cdt.managedbuilder.core_8.6.0.201802261533.jar:?]
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510) [org.eclipse.cdt.managedbuilder.core_8.6.0.201802261533.jar:?]
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459) [org.eclipse.cdt.managedbuilder.core_8.6.0.201802261533.jar:?]
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45) [org.eclipse.equinox.common_3.11.0.v20200206-0817.jar:?]
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45) [org.eclipse.equinox.common_3.11.0.v20200206-0817.jar:?]
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291) [org.eclipse.ui.ide_3.17.0.v20200217-1511.jar:?]
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63) [org.eclipse.core.jobs_3.10.700.v20200106-1020.jar:?]
16:55:23 INFO  : The hardware specification used by project 'test_si5341' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
16:55:23 INFO  : The file 'D:\Work\rfsoc_project\project_1\app\test_si5341\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
16:55:23 INFO  : The updated bitstream files are copied from platform to folder 'D:\Work\rfsoc_project\project_1\app\test_si5341\_ide\bitstream' in project 'test_si5341'.
16:55:23 INFO  : The file 'D:\Work\rfsoc_project\project_1\app\test_si5341\_ide\psinit\psu_init.tcl' stored in project is removed.
16:55:24 INFO  : The updated ps init files are copied from platform to folder 'D:\Work\rfsoc_project\project_1\app\test_si5341\_ide\psinit' in project 'test_si5341'.
17:05:03 INFO  : Checking for BSP changes to sync application flags for project 'test_si5341'...
17:05:03 INFO  : Updating application flags with new BSP settings...
17:05:03 ERROR : Failed to update application flags from BSP for 'test_si5341'. Reason: null
java.lang.NullPointerException: null
	at com.xilinx.sdk.sw.internal.SwDb.getComponentAppCompilerFlags(SwDb.java:761) ~[com.xilinx.sdk.sw_1.0.0.202210132147.jar:?]
	at com.xilinx.sdx.sw.internal.SDxSwPlatform.getSwPlatformCompilerFlags(SDxSwPlatform.java:1177) ~[com.xilinx.sdx.sw_1.0.0.202210132147.jar:?]
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.inferSwPlatformFlags(AppSwBuildOptionsHelper.java:54) ~[com.xilinx.sdx.sdk.core_1.0.0.202210132147.jar:?]
	at com.xilinx.sdx.sdk.core.build.AppSwBuildOptionsHelper.updateBuildOptions(AppSwBuildOptionsHelper.java:46) ~[com.xilinx.sdx.sdk.core_1.0.0.202210132147.jar:?]
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.updateSwBuildOptions(SdkMakefileGenerationListener.java:215) ~[com.xilinx.sdx.sdk.core_1.0.0.202210132147.jar:?]
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.syncAppFlags(SdkMakefileGenerationListener.java:99) [com.xilinx.sdx.sdk.core_1.0.0.202210132147.jar:?]
	at com.xilinx.sdx.sdk.core.build.SdkMakefileGenerationListener.preMakefileGeneration(SdkMakefileGenerationListener.java:48) [com.xilinx.sdx.sdk.core_1.0.0.202210132147.jar:?]
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.notifyPreMakefileGenerationListeners(XilinxGnuMakefileGenerator.java:91) [com.xilinx.sdk.managedbuilder_1.0.0.202210132147.jar:?]
	at com.xilinx.sdk.managedbuilder.XilinxGnuMakefileGenerator.generateMakefiles(XilinxGnuMakefileGenerator.java:40) [com.xilinx.sdk.managedbuilder_1.0.0.202210132147.jar:?]
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performMakefileGeneration(CommonBuilder.java:1008) [org.eclipse.cdt.managedbuilder.core_8.6.0.201802261533.jar:?]
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.performPrebuildGeneration(CommonBuilder.java:873) [org.eclipse.cdt.managedbuilder.core_8.6.0.201802261533.jar:?]
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:748) [org.eclipse.cdt.managedbuilder.core_8.6.0.201802261533.jar:?]
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:510) [org.eclipse.cdt.managedbuilder.core_8.6.0.201802261533.jar:?]
	at org.eclipse.cdt.managedbuilder.internal.core.CommonBuilder.build(CommonBuilder.java:459) [org.eclipse.cdt.managedbuilder.core_8.6.0.201802261533.jar:?]
	at org.eclipse.core.internal.events.BuildManager$2.run(BuildManager.java:832) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45) [org.eclipse.equinox.common_3.11.0.v20200206-0817.jar:?]
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:220) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:263) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.events.BuildManager$1.run(BuildManager.java:316) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.runtime.SafeRunner.run(SafeRunner.java:45) [org.eclipse.equinox.common_3.11.0.v20200206-0817.jar:?]
	at org.eclipse.core.internal.events.BuildManager.basicBuild(BuildManager.java:319) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.events.BuildManager.basicBuildLoop(BuildManager.java:371) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.events.BuildManager.build(BuildManager.java:392) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.resources.Workspace.buildInternal(Workspace.java:515) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.resources.Workspace.build(Workspace.java:412) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.ui.actions.BuildAction$1.runInWorkspace(BuildAction.java:291) [org.eclipse.ui.ide_3.17.0.v20200217-1511.jar:?]
	at org.eclipse.core.internal.resources.InternalWorkspaceJob.run(InternalWorkspaceJob.java:42) [org.eclipse.core.resources_3.13.700.v20200209-1624.jar:?]
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:63) [org.eclipse.core.jobs_3.10.700.v20200106-1020.jar:?]
17:37:27 INFO  : Hardware specification for platform project 'test' is updated.
18:04:14 INFO  : Result from executing command 'getProjects': test
18:04:14 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202220_1|D:/Software/Vitis2022/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|D:/Software/Vitis2022/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|D:/Software/Vitis2022/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
18:28:44 ERROR : XSCT server calls should not be made from TCF thread.
java.lang.RuntimeException: XSCT server calls should not be made from TCF thread.
	at com.xilinx.sdk.xsdb.XSDBCommandManager.issueAndWait(XSDBCommandManager.java:392) [com.xilinx.sdk.xsdb_1.0.0.202210132147.jar:?]
	at com.xilinx.sdk.xsdb.XsdbCommandUtils.executeAndRespond(XsdbCommandUtils.java:325) [com.xilinx.sdk.xsdb_1.0.0.202210132147.jar:?]
	at com.xilinx.sdk.hw.internal.HwPlatform.dispose(HwPlatform.java:1325) [com.xilinx.sdk.hw_1.0.0.202210132147.jar:?]
	at com.xilinx.sdk.hw.internal.HwSpecFactory.removeHwSpec(HwSpecFactory.java:92) [com.xilinx.sdk.hw_1.0.0.202210132147.jar:?]
	at com.xilinx.sdk.hw.internal.HwSpecFactory.validateGetFromCache(HwSpecFactory.java:78) [com.xilinx.sdk.hw_1.0.0.202210132147.jar:?]
	at com.xilinx.sdk.hw.internal.HwSpecFactory.createHwSpec(HwSpecFactory.java:48) [com.xilinx.sdk.hw_1.0.0.202210132147.jar:?]
	at com.xilinx.sdx.sdsoc.debug.ui.SdsLaunchConfigUtil.createHwPlatform(SdsLaunchConfigUtil.java:57) [com.xilinx.sdx.sdsoc.debug.ui_1.0.0.202210132147.jar:?]
	at com.xilinx.sdx.sdsoc.debug.ui.SdsLaunchConfigModel.iniHwPlatform(SdsLaunchConfigModel.java:187) [com.xilinx.sdx.sdsoc.debug.ui_1.0.0.202210132147.jar:?]
	at com.xilinx.sdk.tcf.internal.debug.ui.common.BaseLaunchConfigModel.getHwPlatform(BaseLaunchConfigModel.java:577) [com.xilinx.sdk.tcf.debug_1.0.0.202210132147.jar:?]
	at com.xilinx.sdk.tcf.internal.debug.ui.common.BaseLaunchConfigModel.readCrossTriggerModel(BaseLaunchConfigModel.java:173) [com.xilinx.sdk.tcf.debug_1.0.0.202210132147.jar:?]
	at com.xilinx.sdk.tcf.internal.debug.ui.common.BaseLaunchConfigModel.readAndSetAttributes(BaseLaunchConfigModel.java:156) [com.xilinx.sdk.tcf.debug_1.0.0.202210132147.jar:?]
	at com.xilinx.sdx.sdsoc.debug.ui.SdsLaunchConfigModel.newInstance(SdsLaunchConfigModel.java:109) [com.xilinx.sdx.sdsoc.debug.ui_1.0.0.202210132147.jar:?]
	at com.xilinx.sdx.sdsoc.debug.launch.SdsTcfLaunchDelegate.createConfigModel(SdsTcfLaunchDelegate.java:85) [com.xilinx.sdx.sdsoc.debug_1.0.0.202210132147.jar:?]
	at com.xilinx.sdx.sdsoc.debug.launch.SdsTcfLaunchDelegate.generateReports(SdsTcfLaunchDelegate.java:641) [com.xilinx.sdx.sdsoc.debug_1.0.0.202210132147.jar:?]
	at com.xilinx.sdx.sdsoc.debug.launch.SdsTcfLaunchDelegate.onDisconnected(SdsTcfLaunchDelegate.java:615) [com.xilinx.sdx.sdsoc.debug_1.0.0.202210132147.jar:?]
	at org.eclipse.tcf.internal.debug.ui.model.TCFModelManager$1.onDisconnected(TCFModelManager.java:79) [org.eclipse.tcf.debug.ui_1.7.0.202210132147.jar:?]
	at org.eclipse.tcf.internal.debug.model.TCFLaunch.onDisconnected(TCFLaunch.java:532) [org.eclipse.tcf.debug_1.7.0.202210132147.jar:?]
	at org.eclipse.tcf.internal.debug.model.TCFLaunch$43.onChannelClosed(TCFLaunch.java:1643) [org.eclipse.tcf.debug_1.7.0.202210132147.jar:?]
	at org.eclipse.tcf.core.AbstractChannel$9.run(AbstractChannel.java:858) [org.eclipse.tcf.core_1.7.0.202210132147.jar:?]
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98) [org.eclipse.tcf_1.7.0.202210132147.jar:?]
	at java.lang.Thread.run(Thread.java:829) [?:?]
18:28:44 INFO  : Disconnected from the channel tcfchan#3.
20:38:27 DEBUG : Logs will be stored at 'D:/Work/rfsoc_project/project_1/app/IDE.log'.
20:38:29 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Work\rfsoc_project\project_1\app\temp_xsdb_launch_script.tcl
20:38:33 INFO  : XSCT server has started successfully.
20:38:33 INFO  : plnx-install-location is set to ''
20:38:33 INFO  : Successfully done setting XSCT server connection channel  
20:38:34 INFO  : Registering command handlers for Vitis TCF services
20:38:35 INFO  : Platform repository initialization has completed.
20:38:37 INFO  : Successfully done setting workspace for the tool. 
20:38:37 INFO  : Successfully done query RDI_DATADIR 
21:28:59 INFO  : Result from executing command 'getProjects': test
21:28:59 INFO  : Result from executing command 'getPlatforms': test|D:/Work/rfsoc_project/project_1/app/test/export/test/test.xpfm;xilinx_zcu102_base_202220_1|D:/Software/Vitis2022/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|D:/Software/Vitis2022/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|D:/Software/Vitis2022/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
21:28:59 INFO  : Checking for BSP changes to sync application flags for project 'test_si5341'...
21:29:04 INFO  : Updating application flags with new BSP settings...
21:29:04 INFO  : Successfully updated application flags for project test_si5341.
21:30:27 INFO  : Checking for BSP changes to sync application flags for project 'test_si5341'...
21:30:42 INFO  : Checking for BSP changes to sync application flags for project 'test_si5341'...
21:31:56 INFO  : Checking for BSP changes to sync application flags for project 'test_si5341'...
21:33:18 INFO  : Checking for BSP changes to sync application flags for project 'test_si5341'...
21:34:04 INFO  : Checking for BSP changes to sync application flags for project 'test_si5341'...
21:34:51 INFO  : Checking for BSP changes to sync application flags for project 'test_si5341'...
10:12:04 DEBUG : Logs will be stored at 'D:/Work/rfsoc_project/project_1/app/IDE.log'.
10:12:05 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Work\rfsoc_project\project_1\app\temp_xsdb_launch_script.tcl
10:12:07 INFO  : Registering command handlers for Vitis TCF services
10:12:08 INFO  : Platform repository initialization has completed.
10:12:09 INFO  : XSCT server has started successfully.
10:12:09 INFO  : Successfully done setting XSCT server connection channel  
10:12:12 INFO  : plnx-install-location is set to ''
10:12:12 INFO  : Successfully done setting workspace for the tool. 
10:12:12 INFO  : Successfully done query RDI_DATADIR 
10:12:46 INFO  : The hardware specification used by project 'test_si5341' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
10:12:46 INFO  : The file 'D:\Work\rfsoc_project\project_1\app\test_si5341\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
10:12:46 INFO  : The updated bitstream files are copied from platform to folder 'D:\Work\rfsoc_project\project_1\app\test_si5341\_ide\bitstream' in project 'test_si5341'.
10:12:46 INFO  : The file 'D:\Work\rfsoc_project\project_1\app\test_si5341\_ide\psinit\psu_init.tcl' stored in project is removed.
10:12:47 INFO  : The updated ps init files are copied from platform to folder 'D:\Work\rfsoc_project\project_1\app\test_si5341\_ide\psinit' in project 'test_si5341'.
10:12:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:12:52 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:12:52 INFO  : 'jtag frequency' command is executed.
10:12:52 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:12:52 INFO  : Context for 'APU' is selected.
10:12:53 INFO  : System reset is completed.
10:12:56 INFO  : 'after 3000' command is executed.
10:12:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}' command is executed.
10:13:16 INFO  : Device configured successfully with "D:/Work/rfsoc_project/project_1/app/test_si5341/_ide/bitstream/design_1_wrapper.bit"
10:13:16 INFO  : Context for 'APU' is selected.
10:13:16 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
10:13:16 INFO  : 'configparams force-mem-access 1' command is executed.
10:13:16 INFO  : Context for 'APU' is selected.
10:13:16 INFO  : Boot mode is read from the target.
10:13:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:13:16 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:13:17 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:13:17 INFO  : 'set bp_13_17_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:13:18 INFO  : 'con -block -timeout 60' command is executed.
10:13:18 INFO  : 'bpremove $bp_13_17_fsbl_bp' command is executed.
10:13:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:13:18 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:13:18 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test_si5341/Debug/test_si5341.elf' is downloaded to processor 'psu_cortexa53_0'.
10:13:18 INFO  : 'configparams force-mem-access 0' command is executed.
10:13:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}
fpga -file D:/Work/rfsoc_project/project_1/app/test_si5341/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_13_17_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_13_17_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test_si5341/Debug/test_si5341.elf
configparams force-mem-access 0
----------------End of Script----------------

10:13:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:13:18 INFO  : 'con' command is executed.
10:13:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

10:13:18 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\test_si5341_system\_ide\scripts\debugger_test_si5341-default.tcl'
10:14:53 INFO  : Checking for BSP changes to sync application flags for project 'test_si5341'...
10:16:04 INFO  : Disconnected from the channel tcfchan#1.
10:16:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:16:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

10:16:14 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
10:16:20 INFO  : Checking for BSP changes to sync application flags for project 'test_si5341'...
10:16:30 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa is already opened

10:17:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:17:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:17:05 INFO  : 'jtag frequency' command is executed.
10:17:05 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:17:05 INFO  : Context for 'APU' is selected.
10:17:05 INFO  : System reset is completed.
10:17:08 INFO  : 'after 3000' command is executed.
10:17:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}' command is executed.
10:17:28 INFO  : Device configured successfully with "D:/Work/rfsoc_project/project_1/app/test_si5341/_ide/bitstream/design_1_wrapper.bit"
10:17:28 INFO  : Context for 'APU' is selected.
10:17:28 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
10:17:28 INFO  : 'configparams force-mem-access 1' command is executed.
10:17:28 INFO  : Context for 'APU' is selected.
10:17:28 INFO  : Boot mode is read from the target.
10:17:28 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:17:28 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:17:29 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:17:29 INFO  : 'set bp_17_29_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:17:30 INFO  : 'con -block -timeout 60' command is executed.
10:17:30 INFO  : 'bpremove $bp_17_29_fsbl_bp' command is executed.
10:17:30 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:17:30 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:17:30 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test_si5341/Debug/test_si5341.elf' is downloaded to processor 'psu_cortexa53_0'.
10:17:30 INFO  : 'configparams force-mem-access 0' command is executed.
10:17:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}
fpga -file D:/Work/rfsoc_project/project_1/app/test_si5341/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_17_29_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_17_29_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test_si5341/Debug/test_si5341.elf
configparams force-mem-access 0
----------------End of Script----------------

10:17:30 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:17:30 INFO  : 'con' command is executed.
10:17:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

10:17:30 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\test_si5341_system\_ide\scripts\systemdebugger_test_si5341_system_standalone.tcl'
10:18:10 INFO  : Disconnected from the channel tcfchan#2.
10:18:11 ERROR : (XRT Server)D:/Software/Vitis2022/Vitis/2022.2/bin/unwrapped/win64.o/xrt_server.exe: error: illegal option '-'
Usage: agent [OPTION]...
Start Target Communication Framework agent.
  -d               run in daemon mode (output is sent to system logger)
  -i               run in interactive mode
  -L<file>         enable logging, use -L- to send log to stderr
  -l<level>        set log level, the level is comma separated list of:
      alloc        memory allocation and deallocation (0x1)
      eventcore    main event queue (0x2)
      waitpid      waitpid() events (0x4)
      events       low-level debugger events (0x8)
      protocol     communication protocol (0x20)
      context      debug context actions (0x40)
      children     debug context children (0x10)
      discovery    discovery (0x80)
      asyncreq     async I/O (0x100)
      proxy        proxy state (0x200)
      tcflog       proxy traffic (0x400)
      elf          ELF reader (0x800)
      stack        stack trace service (0x2000)
      plugin       plugins (0x4000)
      shutdown     shutdown of subsystems (0x8000)
      disasm       disassembly service (0x10000)
  -s<url>          set agent listening port and protocol, default is tcp::0
  -S               print server properties in Json format to stdout
  -g<port>         start GDB Remote Serial Protocol server at the specified TCP port
  -I<idle-seconds> exit if there are no connections for the specified time

10:19:10 ERROR : Timed out. 60 seconds have elapsed while waiting for the XRT server to launch.
10:19:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:19:14 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:19:14 INFO  : 'jtag frequency' command is executed.
10:19:14 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:19:14 INFO  : Context for 'APU' is selected.
10:19:14 INFO  : System reset is completed.
10:19:17 INFO  : 'after 3000' command is executed.
10:19:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}' command is executed.
10:19:37 INFO  : Device configured successfully with "D:/Work/rfsoc_project/project_1/app/test_si5341/_ide/bitstream/design_1_wrapper.bit"
10:19:37 INFO  : Context for 'APU' is selected.
10:19:41 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
10:19:41 INFO  : 'configparams force-mem-access 1' command is executed.
10:19:41 INFO  : Context for 'APU' is selected.
10:19:41 INFO  : Boot mode is read from the target.
10:19:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:19:41 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:19:42 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:19:42 INFO  : 'set bp_19_42_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:19:43 INFO  : 'con -block -timeout 60' command is executed.
10:19:43 INFO  : 'bpremove $bp_19_42_fsbl_bp' command is executed.
10:19:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:19:43 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:19:43 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test_si5341/Debug/test_si5341.elf' is downloaded to processor 'psu_cortexa53_0'.
10:19:43 INFO  : 'configparams force-mem-access 0' command is executed.
10:19:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}
fpga -file D:/Work/rfsoc_project/project_1/app/test_si5341/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_19_42_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_19_42_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test_si5341/Debug/test_si5341.elf
configparams force-mem-access 0
----------------End of Script----------------

10:19:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:19:43 INFO  : 'con' command is executed.
10:19:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

10:19:43 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\test_si5341_system\_ide\scripts\systemdebugger_test_si5341_system_standalone.tcl'
10:21:50 INFO  : Disconnected from the channel tcfchan#4.
10:23:03 INFO  : Checking for BSP changes to sync application flags for project 'test04828'...
10:23:14 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa is already opened

10:25:35 INFO  : Checking for BSP changes to sync application flags for project 'test04828'...
10:26:07 INFO  : Checking for BSP changes to sync application flags for project 'test04828'...
10:26:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:26:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:26:34 INFO  : 'jtag frequency' command is executed.
10:26:34 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:26:35 INFO  : Context for 'APU' is selected.
10:26:35 INFO  : System reset is completed.
10:26:38 INFO  : 'after 3000' command is executed.
10:26:38 INFO  : Context for 'APU' is selected.
10:26:38 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
10:26:38 INFO  : 'configparams force-mem-access 1' command is executed.
10:26:38 INFO  : Context for 'APU' is selected.
10:26:38 INFO  : Boot mode is read from the target.
10:26:38 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:26:38 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:26:39 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:26:39 INFO  : 'set bp_26_39_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:26:40 INFO  : 'con -block -timeout 60' command is executed.
10:26:40 INFO  : 'bpremove $bp_26_39_fsbl_bp' command is executed.
10:26:40 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:26:40 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:26:40 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test_si5341/Debug/test_si5341.elf' is downloaded to processor 'psu_cortexa53_0'.
10:26:40 INFO  : 'configparams force-mem-access 0' command is executed.
10:26:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_26_39_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_26_39_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test_si5341/Debug/test_si5341.elf
configparams force-mem-access 0
----------------End of Script----------------

10:26:40 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:26:40 INFO  : 'con' command is executed.
10:26:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

10:26:40 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\test_si5341_system\_ide\scripts\debugger_test_si5341-default.tcl'
10:27:01 INFO  : Disconnected from the channel tcfchan#6.
10:27:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:27:17 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:27:17 INFO  : 'jtag frequency' command is executed.
10:27:17 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:27:17 INFO  : Context for 'APU' is selected.
10:27:18 INFO  : System reset is completed.
10:27:21 INFO  : 'after 3000' command is executed.
10:27:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}' command is executed.
10:27:40 INFO  : Device configured successfully with "D:/Work/rfsoc_project/project_1/app/test04828/_ide/bitstream/design_1_wrapper.bit"
10:27:40 INFO  : Context for 'APU' is selected.
10:27:45 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
10:27:45 INFO  : 'configparams force-mem-access 1' command is executed.
10:27:45 INFO  : Context for 'APU' is selected.
10:27:45 INFO  : Boot mode is read from the target.
10:27:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:27:45 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:27:45 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:27:45 INFO  : 'set bp_27_45_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:27:46 INFO  : 'con -block -timeout 60' command is executed.
10:27:46 INFO  : 'bpremove $bp_27_45_fsbl_bp' command is executed.
10:27:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:27:46 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:27:47 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test04828/Debug/test04828.elf' is downloaded to processor 'psu_cortexa53_0'.
10:27:47 INFO  : 'configparams force-mem-access 0' command is executed.
10:27:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}
fpga -file D:/Work/rfsoc_project/project_1/app/test04828/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_27_45_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_27_45_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test04828/Debug/test04828.elf
configparams force-mem-access 0
----------------End of Script----------------

10:27:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:27:47 INFO  : 'con' command is executed.
10:27:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

10:27:47 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\test04828_system\_ide\scripts\debugger_test04828-default.tcl'
10:28:38 INFO  : Disconnected from the channel tcfchan#7.
10:28:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:28:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

10:28:48 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
10:29:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:29:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:29:03 INFO  : 'jtag frequency' command is executed.
10:29:03 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:29:03 INFO  : Context for 'APU' is selected.
10:29:03 INFO  : System reset is completed.
10:29:06 INFO  : 'after 3000' command is executed.
10:29:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}' command is executed.
10:29:26 INFO  : Device configured successfully with "D:/Work/rfsoc_project/project_1/app/test04828/_ide/bitstream/design_1_wrapper.bit"
10:29:26 INFO  : Context for 'APU' is selected.
10:29:30 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
10:29:30 INFO  : 'configparams force-mem-access 1' command is executed.
10:29:30 INFO  : Context for 'APU' is selected.
10:29:30 INFO  : Boot mode is read from the target.
10:29:30 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:29:30 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:29:31 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:29:31 INFO  : 'set bp_29_31_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:29:32 INFO  : 'con -block -timeout 60' command is executed.
10:29:32 INFO  : 'bpremove $bp_29_31_fsbl_bp' command is executed.
10:29:32 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:29:32 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:29:32 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test04828/Debug/test04828.elf' is downloaded to processor 'psu_cortexa53_0'.
10:29:32 INFO  : 'configparams force-mem-access 0' command is executed.
10:29:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}
fpga -file D:/Work/rfsoc_project/project_1/app/test04828/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_29_31_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_29_31_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test04828/Debug/test04828.elf
configparams force-mem-access 0
----------------End of Script----------------

10:29:32 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:29:32 INFO  : 'con' command is executed.
10:29:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

10:29:32 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\test04828_system\_ide\scripts\debugger_test04828-default.tcl'
10:31:04 INFO  : Disconnected from the channel tcfchan#8.
10:31:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:31:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

10:31:14 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
10:31:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:31:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:31:40 INFO  : 'jtag frequency' command is executed.
10:31:40 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:31:40 INFO  : Context for 'APU' is selected.
10:31:40 INFO  : System reset is completed.
10:31:43 INFO  : 'after 3000' command is executed.
10:31:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}' command is executed.
10:32:02 INFO  : Device configured successfully with "D:/Work/rfsoc_project/project_1/app/test04828/_ide/bitstream/design_1_wrapper.bit"
10:32:03 INFO  : Context for 'APU' is selected.
10:32:07 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
10:32:07 INFO  : 'configparams force-mem-access 1' command is executed.
10:32:07 INFO  : Context for 'APU' is selected.
10:32:07 INFO  : Boot mode is read from the target.
10:32:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:32:07 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:32:07 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:32:08 INFO  : 'set bp_32_7_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:32:09 INFO  : 'con -block -timeout 60' command is executed.
10:32:09 INFO  : 'bpremove $bp_32_7_fsbl_bp' command is executed.
10:32:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:32:09 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:32:09 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test04828/Debug/test04828.elf' is downloaded to processor 'psu_cortexa53_0'.
10:32:09 INFO  : 'configparams force-mem-access 0' command is executed.
10:32:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}
fpga -file D:/Work/rfsoc_project/project_1/app/test04828/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_32_7_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_32_7_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test04828/Debug/test04828.elf
configparams force-mem-access 0
----------------End of Script----------------

10:32:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:32:09 INFO  : 'con' command is executed.
10:32:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

10:32:09 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\test04828_system\_ide\scripts\debugger_test04828-default.tcl'
10:37:04 INFO  : Checking for BSP changes to sync application flags for project 'test04828'...
10:37:56 INFO  : Checking for BSP changes to sync application flags for project 'test04828'...
10:38:44 INFO  : Checking for BSP changes to sync application flags for project 'test04828'...
10:39:16 INFO  : Checking for BSP changes to sync application flags for project 'test04828'...
10:39:32 INFO  : Checking for BSP changes to sync application flags for project 'test04828'...
10:40:24 INFO  : Checking for BSP changes to sync application flags for project 'test04828'...
10:41:08 INFO  : Disconnected from the channel tcfchan#9.
10:41:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:41:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

10:41:19 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
10:41:29 ERROR : (XRT Server)D:/Software/Vitis2022/Vitis/2022.2/bin/unwrapped/win64.o/xrt_server.exe: error: illegal option '-'
Usage: agent [OPTION]...
Start Target Communication Framework agent.
  -d               run in daemon mode (output is sent to system logger)
  -i               run in interactive mode
  -L<file>         enable logging, use -L- to send log to stderr
  -l<level>        set log level, the level is comma separated list of:
      alloc        memory allocation and deallocation (0x1)
      eventcore    main event queue (0x2)
      waitpid      waitpid() events (0x4)
      events       low-level debugger events (0x8)
      protocol     communication protocol (0x20)
      context      debug context actions (0x40)
      children     debug context children (0x10)
      discovery    discovery (0x80)
      asyncreq     async I/O (0x100)
      proxy        proxy state (0x200)
      tcflog       proxy traffic (0x400)
      elf          ELF reader (0x800)
      stack        stack trace service (0x2000)
      plugin       plugins (0x4000)
      shutdown     shutdown of subsystems (0x8000)
      disasm       disassembly service (0x10000)
  -s<url>          set agent listening port and protocol, default is tcp::0
  -S               print server properties in Json format to stdout
  -g<port>         start GDB Remote Serial Protocol server at the specified TCP port
  -I<idle-seconds> exit if there are no connections for the specified time

10:42:29 ERROR : Timed out. 60 seconds have elapsed while waiting for the XRT server to launch.
10:42:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:42:29 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:42:29 INFO  : 'jtag frequency' command is executed.
10:42:29 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:42:29 INFO  : Context for 'APU' is selected.
10:42:30 INFO  : System reset is completed.
10:42:33 INFO  : 'after 3000' command is executed.
10:42:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}' command is executed.
10:42:52 INFO  : Device configured successfully with "D:/Work/rfsoc_project/project_1/app/test04828/_ide/bitstream/design_1_wrapper.bit"
10:42:52 INFO  : Context for 'APU' is selected.
10:42:56 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
10:42:56 INFO  : 'configparams force-mem-access 1' command is executed.
10:42:56 INFO  : Context for 'APU' is selected.
10:42:56 INFO  : Boot mode is read from the target.
10:42:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:42:56 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:42:57 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:42:57 INFO  : 'set bp_42_57_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:42:58 INFO  : 'con -block -timeout 60' command is executed.
10:42:58 INFO  : 'bpremove $bp_42_57_fsbl_bp' command is executed.
10:42:58 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:42:58 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:42:58 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test04828/Debug/test04828.elf' is downloaded to processor 'psu_cortexa53_0'.
10:42:58 INFO  : 'configparams force-mem-access 0' command is executed.
10:42:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}
fpga -file D:/Work/rfsoc_project/project_1/app/test04828/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_42_57_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_42_57_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test04828/Debug/test04828.elf
configparams force-mem-access 0
----------------End of Script----------------

10:42:58 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:42:58 INFO  : 'con' command is executed.
10:42:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

10:42:58 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\test04828_system\_ide\scripts\systemdebugger_test04828_system_standalone.tcl'
10:46:23 INFO  : Disconnected from the channel tcfchan#10.
10:46:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:46:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:46:25 INFO  : 'jtag frequency' command is executed.
10:46:25 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:46:25 INFO  : Context for 'APU' is selected.
10:46:25 INFO  : System reset is completed.
10:46:28 INFO  : 'after 3000' command is executed.
10:46:28 INFO  : Context for 'APU' is selected.
10:46:32 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
10:46:32 INFO  : 'configparams force-mem-access 1' command is executed.
10:46:32 INFO  : Context for 'APU' is selected.
10:46:32 INFO  : Boot mode is read from the target.
10:46:32 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:46:32 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:46:33 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:46:33 INFO  : 'set bp_46_33_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:46:34 INFO  : 'con -block -timeout 60' command is executed.
10:46:34 INFO  : 'bpremove $bp_46_33_fsbl_bp' command is executed.
10:46:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:46:34 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:46:34 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test04828/Debug/test04828.elf' is downloaded to processor 'psu_cortexa53_0'.
10:46:34 INFO  : 'configparams force-mem-access 0' command is executed.
10:46:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_46_33_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_46_33_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test04828/Debug/test04828.elf
configparams force-mem-access 0
----------------End of Script----------------

10:46:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:46:34 INFO  : 'con' command is executed.
10:46:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

10:46:34 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\test04828_system\_ide\scripts\debugger_test04828-default.tcl'
10:46:53 INFO  : Disconnected from the channel tcfchan#11.
11:39:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:39:11 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:39:11 INFO  : 'jtag frequency' command is executed.
11:39:11 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:39:11 INFO  : Context for 'APU' is selected.
11:39:11 INFO  : System reset is completed.
11:39:14 INFO  : 'after 3000' command is executed.
11:39:14 INFO  : Context for 'APU' is selected.
11:39:19 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
11:39:19 INFO  : 'configparams force-mem-access 1' command is executed.
11:39:19 INFO  : Context for 'APU' is selected.
11:39:19 INFO  : Boot mode is read from the target.
11:39:19 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:39:20 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:39:20 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:39:20 INFO  : 'set bp_39_20_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:39:21 INFO  : 'con -block -timeout 60' command is executed.
11:39:21 INFO  : 'bpremove $bp_39_20_fsbl_bp' command is executed.
11:39:21 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:39:21 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:39:22 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test_si5341/Debug/test_si5341.elf' is downloaded to processor 'psu_cortexa53_0'.
11:39:22 INFO  : 'configparams force-mem-access 0' command is executed.
11:39:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_39_20_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_39_20_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test_si5341/Debug/test_si5341.elf
configparams force-mem-access 0
----------------End of Script----------------

11:39:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:39:22 INFO  : 'con' command is executed.
11:39:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

11:39:22 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\test_si5341_system\_ide\scripts\debugger_test_si5341-default.tcl'
11:40:14 INFO  : Disconnected from the channel tcfchan#12.
11:40:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:40:31 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:40:31 INFO  : 'jtag frequency' command is executed.
11:40:31 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:40:31 INFO  : Context for 'APU' is selected.
11:40:31 INFO  : System reset is completed.
11:40:34 INFO  : 'after 3000' command is executed.
11:40:34 INFO  : Context for 'APU' is selected.
11:40:38 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
11:40:38 INFO  : 'configparams force-mem-access 1' command is executed.
11:40:38 INFO  : Context for 'APU' is selected.
11:40:38 INFO  : Boot mode is read from the target.
11:40:38 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:40:38 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:40:39 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:40:39 INFO  : 'set bp_40_39_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:40:40 INFO  : 'con -block -timeout 60' command is executed.
11:40:40 INFO  : 'bpremove $bp_40_39_fsbl_bp' command is executed.
11:40:40 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:40:40 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:40:41 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test_si5341/Debug/test_si5341.elf' is downloaded to processor 'psu_cortexa53_0'.
11:40:41 INFO  : 'configparams force-mem-access 0' command is executed.
11:40:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_40_39_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_40_39_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test_si5341/Debug/test_si5341.elf
configparams force-mem-access 0
----------------End of Script----------------

11:40:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:40:41 INFO  : 'con' command is executed.
11:40:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

11:40:41 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\test_si5341_system\_ide\scripts\debugger_test_si5341-default.tcl'
11:41:27 ERROR : (XRT Server)D:/Software/Vitis2022/Vitis/2022.2/bin/unwrapped/win64.o/xrt_server.exe: error: illegal option '-'
Usage: agent [OPTION]...
Start Target Communication Framework agent.
  -d               run in daemon mode (output is sent to system logger)
  -i               run in interactive mode
  -L<file>         enable logging, use -L- to send log to stderr
  -l<level>        set log level, the level is comma separated list of:
      alloc        memory allocation and deallocation (0x1)
      eventcore    main event queue (0x2)
      waitpid      waitpid() events (0x4)
      events       low-level debugger events (0x8)
      protocol     communication protocol (0x20)
      context      debug context actions (0x40)
      children     debug context children (0x10)
      discovery    discovery (0x80)
      asyncreq     async I/O (0x100)
      proxy        proxy state (0x200)
      tcflog       proxy traffic (0x400)
      elf          ELF reader (0x800)
      stack        stack trace service (0x2000)
      plugin       plugins (0x4000)
      shutdown     shutdown of subsystems (0x8000)
      disasm       disassembly service (0x10000)
  -s<url>          set agent listening port and protocol, default is tcp::0
  -S               print server properties in Json format to stdout
  -g<port>         start GDB Remote Serial Protocol server at the specified TCP port
  -I<idle-seconds> exit if there are no connections for the specified time

11:42:27 ERROR : Timed out. 60 seconds have elapsed while waiting for the XRT server to launch.
11:42:28 INFO  : Disconnected from the channel tcfchan#13.
11:42:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:42:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:42:30 INFO  : 'jtag frequency' command is executed.
11:42:30 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:42:30 INFO  : Context for 'APU' is selected.
11:42:30 INFO  : System reset is completed.
11:42:33 INFO  : 'after 3000' command is executed.
11:42:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}' command is executed.
11:43:02 INFO  : Device configured successfully with "D:/Work/rfsoc_project/project_1/app/test_si5341/_ide/bitstream/design_1_wrapper.bit"
11:43:02 INFO  : Context for 'APU' is selected.
11:43:11 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
11:43:11 INFO  : 'configparams force-mem-access 1' command is executed.
11:43:11 INFO  : Context for 'APU' is selected.
11:43:11 INFO  : Boot mode is read from the target.
11:43:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:43:12 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:43:14 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:43:14 INFO  : 'set bp_43_14_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:43:14 INFO  : 'con -block -timeout 60' command is executed.
11:43:14 INFO  : 'bpremove $bp_43_14_fsbl_bp' command is executed.
11:43:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:43:14 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:43:15 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test_si5341/Debug/test_si5341.elf' is downloaded to processor 'psu_cortexa53_0'.
11:43:15 INFO  : 'configparams force-mem-access 0' command is executed.
11:43:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}
fpga -file D:/Work/rfsoc_project/project_1/app/test_si5341/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_43_14_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_43_14_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test_si5341/Debug/test_si5341.elf
configparams force-mem-access 0
----------------End of Script----------------

11:43:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:43:15 INFO  : 'con' command is executed.
11:43:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

11:43:15 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\test_si5341_system\_ide\scripts\systemdebugger_test_si5341_system_standalone.tcl'
11:43:53 INFO  : Disconnected from the channel tcfchan#14.
11:44:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:44:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:44:56 INFO  : 'jtag frequency' command is executed.
11:44:56 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:44:56 INFO  : Context for 'APU' is selected.
11:44:57 INFO  : System reset is completed.
11:45:00 INFO  : 'after 3000' command is executed.
11:45:00 INFO  : Context for 'APU' is selected.
11:45:04 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
11:45:04 INFO  : 'configparams force-mem-access 1' command is executed.
11:45:04 INFO  : Context for 'APU' is selected.
11:45:04 INFO  : Boot mode is read from the target.
11:45:04 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:45:04 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:45:04 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:45:04 INFO  : 'set bp_45_4_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:45:05 INFO  : 'con -block -timeout 60' command is executed.
11:45:06 INFO  : 'bpremove $bp_45_4_fsbl_bp' command is executed.
11:45:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:45:06 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:45:06 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test_si5341/Debug/test_si5341.elf' is downloaded to processor 'psu_cortexa53_0'.
11:45:06 INFO  : 'configparams force-mem-access 0' command is executed.
11:45:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_45_4_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_45_4_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test_si5341/Debug/test_si5341.elf
configparams force-mem-access 0
----------------End of Script----------------

11:45:06 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:45:06 INFO  : 'con' command is executed.
11:45:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

11:45:06 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\test_si5341_system\_ide\scripts\debugger_test_si5341-default.tcl'
11:46:05 INFO  : Hardware specification for platform project 'test' is updated.
12:08:48 INFO  : Result from executing command 'getProjects': test
12:08:48 INFO  : Result from executing command 'getPlatforms': test|D:/Work/rfsoc_project/project_1/app/test/export/test/test.xpfm;xilinx_zcu102_base_202220_1|D:/Software/Vitis2022/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|D:/Software/Vitis2022/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|D:/Software/Vitis2022/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
12:33:57 INFO  : Checking for BSP changes to sync application flags for project 'test_si5341'...
12:34:41 INFO  : Disconnected from the channel tcfchan#15.
12:34:42 INFO  : The hardware specification used by project 'test_si5341' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
12:34:42 INFO  : The file 'D:\Work\rfsoc_project\project_1\app\test_si5341\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
12:34:42 INFO  : The updated bitstream files are copied from platform to folder 'D:\Work\rfsoc_project\project_1\app\test_si5341\_ide\bitstream' in project 'test_si5341'.
12:34:42 INFO  : The file 'D:\Work\rfsoc_project\project_1\app\test_si5341\_ide\psinit\psu_init.tcl' stored in project is removed.
12:34:43 INFO  : The updated ps init files are copied from platform to folder 'D:\Work\rfsoc_project\project_1\app\test_si5341\_ide\psinit' in project 'test_si5341'.
12:34:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:34:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:34:43 INFO  : 'jtag frequency' command is executed.
12:34:43 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:34:43 INFO  : Context for 'APU' is selected.
12:34:43 INFO  : System reset is completed.
12:34:46 INFO  : 'after 3000' command is executed.
12:34:46 INFO  : Context for 'APU' is selected.
12:34:47 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
12:34:47 INFO  : 'configparams force-mem-access 1' command is executed.
12:34:47 INFO  : Context for 'APU' is selected.
12:34:47 ERROR : JTAG scan chain is unstable
12:34:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
----------------End of Script----------------

12:34:47 ERROR : JTAG scan chain is unstable
12:35:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:35:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:35:33 INFO  : 'jtag frequency' command is executed.
12:35:33 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:35:33 INFO  : Context for 'APU' is selected.
12:35:33 INFO  : System reset is completed.
12:35:36 INFO  : 'after 3000' command is executed.
12:35:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}' command is executed.
12:36:06 INFO  : Device configured successfully with "D:/Work/rfsoc_project/project_1/app/test_si5341/_ide/bitstream/design_1_wrapper.bit"
12:36:06 INFO  : Context for 'APU' is selected.
12:36:06 ERROR : can't read "map": no such variable
12:36:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}
fpga -file D:/Work/rfsoc_project/project_1/app/test_si5341/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
----------------End of Script----------------

12:36:06 ERROR : can't read "map": no such variable
12:36:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:36:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:36:33 INFO  : 'jtag frequency' command is executed.
12:36:33 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:36:33 INFO  : Context for 'APU' is selected.
12:36:34 INFO  : System reset is completed.
12:36:37 INFO  : 'after 3000' command is executed.
12:36:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}' command is executed.
12:37:06 INFO  : Device configured successfully with "D:/Work/rfsoc_project/project_1/app/test_si5341/_ide/bitstream/design_1_wrapper.bit"
12:37:06 INFO  : Context for 'APU' is selected.
12:37:06 ERROR : can't read "map": no such variable
12:37:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}
fpga -file D:/Work/rfsoc_project/project_1/app/test_si5341/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
----------------End of Script----------------

12:37:06 ERROR : can't read "map": no such variable
12:37:40 INFO  : Checking for BSP changes to sync application flags for project 'test_si5341'...
12:38:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:38:10 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:38:10 INFO  : 'jtag frequency' command is executed.
12:38:10 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:38:10 INFO  : Context for 'APU' is selected.
12:38:10 INFO  : System reset is completed.
12:38:13 INFO  : 'after 3000' command is executed.
12:38:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}' command is executed.
12:38:42 INFO  : Device configured successfully with "D:/Work/rfsoc_project/project_1/app/test_si5341/_ide/bitstream/design_1_wrapper.bit"
12:38:42 INFO  : Context for 'APU' is selected.
12:38:42 ERROR : can't read "map": no such variable
12:38:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}
fpga -file D:/Work/rfsoc_project/project_1/app/test_si5341/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
----------------End of Script----------------

12:38:42 ERROR : can't read "map": no such variable
12:40:09 INFO  : Checking for BSP changes to sync application flags for project 'test_uart'...
12:40:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:40:55 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:40:55 INFO  : 'jtag frequency' command is executed.
12:40:55 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:40:55 INFO  : Context for 'APU' is selected.
12:40:56 INFO  : System reset is completed.
12:40:59 INFO  : 'after 3000' command is executed.
12:40:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}' command is executed.
12:41:29 INFO  : Device configured successfully with "D:/Work/rfsoc_project/project_1/app/test_uart/_ide/bitstream/design_1_wrapper.bit"
12:41:29 INFO  : Context for 'APU' is selected.
12:41:29 ERROR : can't read "map": no such variable
12:41:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}
fpga -file D:/Work/rfsoc_project/project_1/app/test_uart/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
----------------End of Script----------------

12:41:29 ERROR : can't read "map": no such variable
12:42:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:42:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}' command is executed.
12:43:20 INFO  : Device configured successfully with "D:/Work/rfsoc_project/project_1/app/test_uart/_ide/bitstream/design_1_wrapper.bit"
12:43:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:43:37 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:43:37 INFO  : 'jtag frequency' command is executed.
12:43:37 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:43:37 INFO  : Context for 'APU' is selected.
12:43:37 INFO  : System reset is completed.
12:43:40 INFO  : 'after 3000' command is executed.
12:43:40 INFO  : Context for 'APU' is selected.
12:43:40 ERROR : can't read "map": no such variable
12:43:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
----------------End of Script----------------

12:43:40 ERROR : can't read "map": no such variable
12:51:45 DEBUG : Logs will be stored at 'D:/Work/rfsoc_project/project_1/app/IDE.log'.
12:51:46 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Work\rfsoc_project\project_1\app\temp_xsdb_launch_script.tcl
12:51:49 INFO  : Platform repository initialization has completed.
12:51:50 INFO  : Registering command handlers for Vitis TCF services
12:51:50 INFO  : XSCT server has started successfully.
12:51:55 INFO  : plnx-install-location is set to ''
12:51:55 INFO  : Successfully done setting XSCT server connection channel  
12:51:55 INFO  : Successfully done query RDI_DATADIR 
12:51:55 INFO  : Successfully done setting workspace for the tool. 
12:52:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:52:51 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:52:51 INFO  : 'jtag frequency' command is executed.
12:52:51 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:52:51 INFO  : Context for 'APU' is selected.
12:52:52 INFO  : System reset is completed.
12:52:55 INFO  : 'after 3000' command is executed.
12:52:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}' command is executed.
12:53:14 INFO  : Device configured successfully with "D:/Work/rfsoc_project/project_1/app/test_si5341/_ide/bitstream/design_1_wrapper.bit"
12:53:14 INFO  : Context for 'APU' is selected.
12:53:15 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
12:53:15 INFO  : 'configparams force-mem-access 1' command is executed.
12:53:15 INFO  : Context for 'APU' is selected.
12:53:15 INFO  : Boot mode is read from the target.
12:53:15 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:53:15 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:53:15 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
12:53:15 INFO  : 'set bp_53_15_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
12:53:16 INFO  : 'con -block -timeout 60' command is executed.
12:53:16 INFO  : 'bpremove $bp_53_15_fsbl_bp' command is executed.
12:53:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:53:16 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:53:17 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test_si5341/Debug/test_si5341.elf' is downloaded to processor 'psu_cortexa53_0'.
12:53:17 INFO  : 'configparams force-mem-access 0' command is executed.
12:53:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}
fpga -file D:/Work/rfsoc_project/project_1/app/test_si5341/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_53_15_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_53_15_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test_si5341/Debug/test_si5341.elf
configparams force-mem-access 0
----------------End of Script----------------

12:53:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:53:17 INFO  : 'con' command is executed.
12:53:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

12:53:17 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\test_si5341_system\_ide\scripts\systemdebugger_test_si5341_system_standalone.tcl'
12:54:39 INFO  : Disconnected from the channel tcfchan#1.
12:54:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:54:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

12:54:49 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
12:56:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:56:59 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
12:56:59 INFO  : 'jtag frequency' command is executed.
12:56:59 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
12:56:59 INFO  : Context for 'APU' is selected.
12:56:59 INFO  : System reset is completed.
12:57:02 INFO  : 'after 3000' command is executed.
12:57:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}' command is executed.
12:57:31 INFO  : Device configured successfully with "D:/Work/rfsoc_project/project_1/app/test_si5341/_ide/bitstream/design_1_wrapper.bit"
12:57:32 INFO  : Context for 'APU' is selected.
12:57:33 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
12:57:33 INFO  : 'configparams force-mem-access 1' command is executed.
12:57:33 INFO  : Context for 'APU' is selected.
12:57:33 INFO  : Boot mode is read from the target.
12:57:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:57:33 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:57:35 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
12:57:35 INFO  : 'set bp_57_35_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
12:57:35 INFO  : 'con -block -timeout 60' command is executed.
12:57:35 INFO  : 'bpremove $bp_57_35_fsbl_bp' command is executed.
12:57:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:57:35 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
12:57:36 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test_si5341/Debug/test_si5341.elf' is downloaded to processor 'psu_cortexa53_0'.
12:57:36 INFO  : 'configparams force-mem-access 0' command is executed.
12:57:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}
fpga -file D:/Work/rfsoc_project/project_1/app/test_si5341/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_57_35_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_57_35_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test_si5341/Debug/test_si5341.elf
configparams force-mem-access 0
----------------End of Script----------------

12:57:37 INFO  : Context for processor 'psu_cortexa53_0' is selected.
12:57:37 INFO  : 'con' command is executed.
12:57:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

12:57:37 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\test_si5341_system\_ide\scripts\debugger_test_si5341-default.tcl'
14:24:15 INFO  : Hardware specification for platform project 'test' is updated.
14:47:51 INFO  : Result from executing command 'getProjects': test
14:47:51 INFO  : Result from executing command 'getPlatforms': test|D:/Work/rfsoc_project/project_1/app/test/export/test/test.xpfm;xilinx_zcu102_base_202220_1|D:/Software/Vitis2022/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|D:/Software/Vitis2022/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|D:/Software/Vitis2022/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
14:50:07 INFO  : Disconnected from the channel tcfchan#2.
14:50:08 INFO  : The hardware specification used by project 'test_si5341' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
14:50:08 INFO  : The file 'D:\Work\rfsoc_project\project_1\app\test_si5341\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
14:50:08 INFO  : The updated bitstream files are copied from platform to folder 'D:\Work\rfsoc_project\project_1\app\test_si5341\_ide\bitstream' in project 'test_si5341'.
14:50:08 INFO  : The file 'D:\Work\rfsoc_project\project_1\app\test_si5341\_ide\psinit\psu_init.tcl' stored in project is removed.
14:50:10 INFO  : The updated ps init files are copied from platform to folder 'D:\Work\rfsoc_project\project_1\app\test_si5341\_ide\psinit' in project 'test_si5341'.
14:50:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:50:11 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:50:11 INFO  : 'jtag frequency' command is executed.
14:50:11 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:50:11 INFO  : Context for 'APU' is selected.
14:50:11 INFO  : System reset is completed.
14:50:14 INFO  : 'after 3000' command is executed.
14:50:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}' command is executed.
14:50:23 INFO  : Device configured successfully with "D:/Work/rfsoc_project/project_1/app/test_si5341/_ide/bitstream/design_1_wrapper.bit"
14:50:23 INFO  : Context for 'APU' is selected.
14:50:23 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
14:50:23 INFO  : 'configparams force-mem-access 1' command is executed.
14:50:23 INFO  : Context for 'APU' is selected.
14:50:23 INFO  : Boot mode is read from the target.
14:50:23 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:50:23 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:50:23 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:50:23 INFO  : 'set bp_50_23_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:50:25 INFO  : 'con -block -timeout 60' command is executed.
14:50:25 INFO  : 'bpremove $bp_50_23_fsbl_bp' command is executed.
14:50:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:50:25 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:50:25 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test_si5341/Debug/test_si5341.elf' is downloaded to processor 'psu_cortexa53_0'.
14:50:25 INFO  : 'configparams force-mem-access 0' command is executed.
14:50:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}
fpga -file D:/Work/rfsoc_project/project_1/app/test_si5341/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_50_23_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_50_23_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test_si5341/Debug/test_si5341.elf
configparams force-mem-access 0
----------------End of Script----------------

14:50:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:50:25 INFO  : 'con' command is executed.
14:50:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:50:25 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\test_si5341_system\_ide\scripts\debugger_test_si5341-default.tcl'
14:52:59 INFO  : Checking for BSP changes to sync application flags for project 'test_uart'...
14:54:15 INFO  : Checking for BSP changes to sync application flags for project 'test_uart'...
14:54:45 INFO  : Checking for BSP changes to sync application flags for project 'test_uart'...
14:56:43 INFO  : Disconnected from the channel tcfchan#4.
14:56:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:56:44 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:56:44 INFO  : 'jtag frequency' command is executed.
14:56:44 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:56:44 INFO  : Context for 'APU' is selected.
14:56:44 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
14:56:44 INFO  : 'configparams force-mem-access 1' command is executed.
14:56:44 INFO  : Context for 'APU' is selected.
14:56:44 INFO  : Boot mode is read from the target.
14:56:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:56:45 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:56:45 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:56:45 INFO  : 'set bp_56_45_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:56:46 INFO  : 'con -block -timeout 60' command is executed.
14:56:46 INFO  : 'bpremove $bp_56_45_fsbl_bp' command is executed.
14:56:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:56:46 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:56:47 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test_si5341/Debug/test_si5341.elf' is downloaded to processor 'psu_cortexa53_0'.
14:56:47 INFO  : 'configparams force-mem-access 0' command is executed.
14:56:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_56_45_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_56_45_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test_si5341/Debug/test_si5341.elf
configparams force-mem-access 0
----------------End of Script----------------

14:56:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:56:47 INFO  : 'con' command is executed.
14:56:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:56:47 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\test_si5341_system\_ide\scripts\debugger_test_si5341-default.tcl'
14:57:30 INFO  : Disconnected from the channel tcfchan#5.
14:57:38 INFO  : The hardware specification used by project 'test_uart' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
14:57:38 INFO  : The file 'D:\Work\rfsoc_project\project_1\app\test_uart\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
14:57:38 INFO  : The updated bitstream files are copied from platform to folder 'D:\Work\rfsoc_project\project_1\app\test_uart\_ide\bitstream' in project 'test_uart'.
14:57:38 INFO  : The file 'D:\Work\rfsoc_project\project_1\app\test_uart\_ide\psinit\psu_init.tcl' stored in project is removed.
14:57:38 INFO  : The updated ps init files are copied from platform to folder 'D:\Work\rfsoc_project\project_1\app\test_uart\_ide\psinit' in project 'test_uart'.
14:57:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:57:38 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:57:38 INFO  : 'jtag frequency' command is executed.
14:57:38 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:57:38 INFO  : Context for 'APU' is selected.
14:57:39 INFO  : System reset is completed.
14:57:42 INFO  : 'after 3000' command is executed.
14:57:42 INFO  : Context for 'APU' is selected.
14:57:42 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
14:57:42 INFO  : 'configparams force-mem-access 1' command is executed.
14:57:42 INFO  : Context for 'APU' is selected.
14:57:42 INFO  : Boot mode is read from the target.
14:57:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:57:42 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:57:43 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:57:43 INFO  : 'set bp_57_43_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:57:44 INFO  : 'con -block -timeout 60' command is executed.
14:57:44 INFO  : 'bpremove $bp_57_43_fsbl_bp' command is executed.
14:57:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:57:44 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:57:44 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test_uart/Debug/test_uart.elf' is downloaded to processor 'psu_cortexa53_0'.
14:57:44 INFO  : 'configparams force-mem-access 0' command is executed.
14:57:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_57_43_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_57_43_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test_uart/Debug/test_uart.elf
configparams force-mem-access 0
----------------End of Script----------------

14:57:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:57:44 INFO  : 'con' command is executed.
14:57:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:57:44 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\test_uart_system\_ide\scripts\systemdebugger_test_uart_system_standalone.tcl'
14:58:13 INFO  : Disconnected from the channel tcfchan#6.
14:58:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:58:27 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:58:27 INFO  : 'jtag frequency' command is executed.
14:58:27 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:58:27 INFO  : Context for 'APU' is selected.
14:58:27 INFO  : System reset is completed.
14:58:30 INFO  : 'after 3000' command is executed.
14:58:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}' command is executed.
14:58:38 INFO  : Device configured successfully with "D:/Work/rfsoc_project/project_1/app/test_si5341/_ide/bitstream/design_1_wrapper.bit"
14:58:38 INFO  : Context for 'APU' is selected.
14:58:38 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
14:58:38 INFO  : 'configparams force-mem-access 1' command is executed.
14:58:38 INFO  : Context for 'APU' is selected.
14:58:38 INFO  : Boot mode is read from the target.
14:58:38 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:58:38 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:58:39 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:58:39 INFO  : 'set bp_58_39_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:58:40 INFO  : 'con -block -timeout 60' command is executed.
14:58:40 INFO  : 'bpremove $bp_58_39_fsbl_bp' command is executed.
14:58:40 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:58:40 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:58:40 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test_si5341/Debug/test_si5341.elf' is downloaded to processor 'psu_cortexa53_0'.
14:58:40 INFO  : 'configparams force-mem-access 0' command is executed.
14:58:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}
fpga -file D:/Work/rfsoc_project/project_1/app/test_si5341/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_58_39_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_58_39_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test_si5341/Debug/test_si5341.elf
configparams force-mem-access 0
----------------End of Script----------------

14:58:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:58:41 INFO  : 'con' command is executed.
14:58:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:58:41 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\test_si5341_system\_ide\scripts\debugger_test_si5341-default.tcl'
14:59:12 INFO  : Checking for BSP changes to sync application flags for project 'test_uart'...
15:00:03 INFO  : Disconnected from the channel tcfchan#7.
15:00:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:00:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:00:04 INFO  : 'jtag frequency' command is executed.
15:00:04 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:00:04 INFO  : Context for 'APU' is selected.
15:00:04 INFO  : System reset is completed.
15:00:07 INFO  : 'after 3000' command is executed.
15:00:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}' command is executed.
15:00:16 INFO  : Device configured successfully with "D:/Work/rfsoc_project/project_1/app/test_uart/_ide/bitstream/design_1_wrapper.bit"
15:00:16 INFO  : Context for 'APU' is selected.
15:00:16 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
15:00:16 INFO  : 'configparams force-mem-access 1' command is executed.
15:00:16 INFO  : Context for 'APU' is selected.
15:00:16 INFO  : Boot mode is read from the target.
15:00:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:00:16 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:00:17 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:00:17 INFO  : 'set bp_0_17_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:00:17 INFO  : 'con -block -timeout 60' command is executed.
15:00:17 INFO  : 'bpremove $bp_0_17_fsbl_bp' command is executed.
15:00:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:00:17 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:00:18 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test_uart/Debug/test_uart.elf' is downloaded to processor 'psu_cortexa53_0'.
15:00:18 INFO  : 'configparams force-mem-access 0' command is executed.
15:00:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}
fpga -file D:/Work/rfsoc_project/project_1/app/test_uart/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_0_17_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_0_17_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test_uart/Debug/test_uart.elf
configparams force-mem-access 0
----------------End of Script----------------

15:00:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:00:18 INFO  : 'con' command is executed.
15:00:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:00:18 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\test_uart_system\_ide\scripts\systemdebugger_test_uart_system_standalone.tcl'
15:03:06 INFO  : Checking for BSP changes to sync application flags for project 'test_uart'...
15:03:17 INFO  : Checking for BSP changes to sync application flags for project 'test_uart'...
15:06:27 INFO  : Disconnected from the channel tcfchan#9.
15:06:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:06:28 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:06:28 INFO  : 'jtag frequency' command is executed.
15:06:28 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:06:28 INFO  : Context for 'APU' is selected.
15:06:28 INFO  : System reset is completed.
15:06:31 INFO  : 'after 3000' command is executed.
15:06:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}' command is executed.
15:06:39 INFO  : Device configured successfully with "D:/Work/rfsoc_project/project_1/app/test_uart/_ide/bitstream/design_1_wrapper.bit"
15:06:39 INFO  : Context for 'APU' is selected.
15:06:39 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
15:06:39 INFO  : 'configparams force-mem-access 1' command is executed.
15:06:39 INFO  : Context for 'APU' is selected.
15:06:39 INFO  : Boot mode is read from the target.
15:06:39 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:06:40 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:06:41 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:06:41 INFO  : 'set bp_6_41_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:06:41 INFO  : 'con -block -timeout 60' command is executed.
15:06:41 INFO  : 'bpremove $bp_6_41_fsbl_bp' command is executed.
15:06:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:06:41 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:06:42 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test_uart/Debug/test_uart.elf' is downloaded to processor 'psu_cortexa53_0'.
15:06:42 INFO  : 'configparams force-mem-access 0' command is executed.
15:06:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}
fpga -file D:/Work/rfsoc_project/project_1/app/test_uart/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_6_41_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_6_41_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test_uart/Debug/test_uart.elf
configparams force-mem-access 0
----------------End of Script----------------

15:06:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:06:42 INFO  : 'con' command is executed.
15:06:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:06:42 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\test_uart_system\_ide\scripts\systemdebugger_test_uart_system_standalone.tcl'
15:07:38 INFO  : Disconnected from the channel tcfchan#10.
15:09:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:09:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:09:16 INFO  : 'jtag frequency' command is executed.
15:09:16 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:09:16 INFO  : Context for 'APU' is selected.
15:09:17 INFO  : System reset is completed.
15:09:20 INFO  : 'after 3000' command is executed.
15:09:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}' command is executed.
15:09:25 INFO  : Device configured successfully with "D:/Work/rfsoc_project/project_1/app/test_uart/_ide/bitstream/design_1_wrapper.bit"
15:09:25 INFO  : Context for 'APU' is selected.
15:09:25 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
15:09:25 INFO  : 'configparams force-mem-access 1' command is executed.
15:09:25 INFO  : Context for 'APU' is selected.
15:09:25 INFO  : Boot mode is read from the target.
15:09:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:09:25 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:09:26 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:09:26 INFO  : 'set bp_9_26_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:09:27 INFO  : 'con -block -timeout 60' command is executed.
15:09:27 INFO  : 'bpremove $bp_9_26_fsbl_bp' command is executed.
15:09:27 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:09:27 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:09:27 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test_uart/Debug/test_uart.elf' is downloaded to processor 'psu_cortexa53_0'.
15:09:27 INFO  : 'configparams force-mem-access 0' command is executed.
15:09:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}
fpga -file D:/Work/rfsoc_project/project_1/app/test_uart/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_9_26_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_9_26_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test_uart/Debug/test_uart.elf
configparams force-mem-access 0
----------------End of Script----------------

15:09:27 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:09:27 INFO  : 'con' command is executed.
15:09:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:09:27 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\test_uart_system\_ide\scripts\systemdebugger_test_uart_system_standalone.tcl'
15:10:41 INFO  : Disconnected from the channel tcfchan#11.
15:10:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:10:42 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:10:42 INFO  : 'jtag frequency' command is executed.
15:10:42 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:10:42 INFO  : Context for 'APU' is selected.
15:10:42 INFO  : System reset is completed.
15:10:45 INFO  : 'after 3000' command is executed.
15:10:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}' command is executed.
15:10:51 INFO  : Device configured successfully with "D:/Work/rfsoc_project/project_1/app/test_uart/_ide/bitstream/design_1_wrapper.bit"
15:10:51 INFO  : Context for 'APU' is selected.
15:10:51 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
15:10:51 INFO  : 'configparams force-mem-access 1' command is executed.
15:10:51 INFO  : Context for 'APU' is selected.
15:10:51 INFO  : Boot mode is read from the target.
15:10:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:10:51 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:10:52 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:10:52 INFO  : 'set bp_10_52_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:10:53 INFO  : 'con -block -timeout 60' command is executed.
15:10:53 INFO  : 'bpremove $bp_10_52_fsbl_bp' command is executed.
15:10:53 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:10:53 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:10:53 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test_uart/Debug/test_uart.elf' is downloaded to processor 'psu_cortexa53_0'.
15:10:53 INFO  : 'configparams force-mem-access 0' command is executed.
15:10:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}
fpga -file D:/Work/rfsoc_project/project_1/app/test_uart/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_10_52_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_10_52_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test_uart/Debug/test_uart.elf
configparams force-mem-access 0
----------------End of Script----------------

15:10:53 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:10:53 INFO  : 'con' command is executed.
15:10:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:10:53 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\test_uart_system\_ide\scripts\systemdebugger_test_uart_system_standalone.tcl'
15:11:06 INFO  : Disconnected from the channel tcfchan#12.
15:11:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:11:17 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:11:17 INFO  : 'jtag frequency' command is executed.
15:11:17 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:11:17 INFO  : Context for 'APU' is selected.
15:11:17 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
15:11:17 INFO  : 'configparams force-mem-access 1' command is executed.
15:11:17 INFO  : Context for 'APU' is selected.
15:11:17 INFO  : Boot mode is read from the target.
15:11:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:11:17 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:11:17 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:11:17 INFO  : 'set bp_11_17_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:11:18 INFO  : 'con -block -timeout 60' command is executed.
15:11:18 INFO  : 'bpremove $bp_11_17_fsbl_bp' command is executed.
15:11:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:11:19 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:11:19 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test_uart/Debug/test_uart.elf' is downloaded to processor 'psu_cortexa53_0'.
15:11:19 INFO  : 'configparams force-mem-access 0' command is executed.
15:11:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_11_17_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_11_17_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test_uart/Debug/test_uart.elf
configparams force-mem-access 0
----------------End of Script----------------

15:11:19 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:11:19 INFO  : 'con' command is executed.
15:11:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:11:19 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\test_uart_system\_ide\scripts\systemdebugger_test_uart_system_standalone.tcl'
15:11:33 INFO  : Disconnected from the channel tcfchan#13.
15:13:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:13:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:13:40 INFO  : 'jtag frequency' command is executed.
15:13:40 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:13:41 INFO  : Context for 'APU' is selected.
15:13:41 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
15:13:41 INFO  : 'configparams force-mem-access 1' command is executed.
15:13:41 INFO  : Context for 'APU' is selected.
15:13:41 INFO  : Boot mode is read from the target.
15:13:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:13:41 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:13:42 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:13:42 INFO  : 'set bp_13_42_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:13:44 INFO  : 'con -block -timeout 60' command is executed.
15:13:44 INFO  : 'bpremove $bp_13_42_fsbl_bp' command is executed.
15:13:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:13:44 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:13:44 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test_uart/Debug/test_uart.elf' is downloaded to processor 'psu_cortexa53_0'.
15:13:44 INFO  : 'configparams force-mem-access 0' command is executed.
15:13:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_13_42_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_13_42_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test_uart/Debug/test_uart.elf
configparams force-mem-access 0
----------------End of Script----------------

15:13:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:13:44 INFO  : 'con' command is executed.
15:13:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:13:44 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\test_uart_system\_ide\scripts\systemdebugger_test_uart_system_standalone.tcl'
15:20:40 INFO  : Checking for BSP changes to sync application flags for project 'test_uart'...
15:21:18 INFO  : Checking for BSP changes to sync application flags for project 'test_uart'...
15:21:37 INFO  : Disconnected from the channel tcfchan#14.
15:21:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:21:38 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:21:38 INFO  : 'jtag frequency' command is executed.
15:21:38 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:21:38 INFO  : Context for 'APU' is selected.
15:21:38 INFO  : System reset is completed.
15:21:41 INFO  : 'after 3000' command is executed.
15:21:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}' command is executed.
15:21:47 INFO  : Device configured successfully with "D:/Work/rfsoc_project/project_1/app/test_uart/_ide/bitstream/design_1_wrapper.bit"
15:21:47 INFO  : Context for 'APU' is selected.
15:21:47 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
15:21:47 INFO  : 'configparams force-mem-access 1' command is executed.
15:21:47 INFO  : Context for 'APU' is selected.
15:21:47 INFO  : Boot mode is read from the target.
15:21:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:21:47 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:21:48 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:21:48 INFO  : 'set bp_21_48_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:21:49 INFO  : 'con -block -timeout 60' command is executed.
15:21:49 INFO  : 'bpremove $bp_21_48_fsbl_bp' command is executed.
15:21:49 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:21:49 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:21:49 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test_uart/Debug/test_uart.elf' is downloaded to processor 'psu_cortexa53_0'.
15:21:49 INFO  : 'configparams force-mem-access 0' command is executed.
15:21:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}
fpga -file D:/Work/rfsoc_project/project_1/app/test_uart/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_21_48_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_21_48_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test_uart/Debug/test_uart.elf
configparams force-mem-access 0
----------------End of Script----------------

15:21:49 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:21:49 INFO  : 'con' command is executed.
15:21:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:21:49 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\test_uart_system\_ide\scripts\debugger_test_uart-default.tcl'
15:22:02 INFO  : Disconnected from the channel tcfchan#15.
15:22:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:22:16 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:22:16 INFO  : 'jtag frequency' command is executed.
15:22:16 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:22:16 INFO  : Context for 'APU' is selected.
15:22:17 INFO  : System reset is completed.
15:22:20 INFO  : 'after 3000' command is executed.
15:22:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}' command is executed.
15:22:26 INFO  : Device configured successfully with "D:/Work/rfsoc_project/project_1/app/test_uart/_ide/bitstream/design_1_wrapper.bit"
15:22:26 INFO  : Context for 'APU' is selected.
15:22:26 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
15:22:26 INFO  : 'configparams force-mem-access 1' command is executed.
15:22:26 INFO  : Context for 'APU' is selected.
15:22:26 INFO  : Boot mode is read from the target.
15:22:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:22:26 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:22:27 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:22:27 INFO  : 'set bp_22_27_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:22:27 INFO  : 'con -block -timeout 60' command is executed.
15:22:27 INFO  : 'bpremove $bp_22_27_fsbl_bp' command is executed.
15:22:27 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:22:27 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:22:28 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test_uart/Debug/test_uart.elf' is downloaded to processor 'psu_cortexa53_0'.
15:22:28 INFO  : 'configparams force-mem-access 0' command is executed.
15:22:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}
fpga -file D:/Work/rfsoc_project/project_1/app/test_uart/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_22_27_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_22_27_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test_uart/Debug/test_uart.elf
configparams force-mem-access 0
----------------End of Script----------------

15:22:28 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:22:28 INFO  : 'con' command is executed.
15:22:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:22:28 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\test_uart_system\_ide\scripts\debugger_test_uart-default.tcl'
15:23:08 INFO  : Checking for BSP changes to sync application flags for project 'test_uart'...
15:23:32 INFO  : Disconnected from the channel tcfchan#16.
15:23:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:23:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:23:33 INFO  : 'jtag frequency' command is executed.
15:23:33 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:23:33 INFO  : Context for 'APU' is selected.
15:23:33 INFO  : System reset is completed.
15:23:36 INFO  : 'after 3000' command is executed.
15:23:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}' command is executed.
15:23:42 INFO  : Device configured successfully with "D:/Work/rfsoc_project/project_1/app/test_uart/_ide/bitstream/design_1_wrapper.bit"
15:23:42 INFO  : Context for 'APU' is selected.
15:23:42 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
15:23:42 INFO  : 'configparams force-mem-access 1' command is executed.
15:23:42 INFO  : Context for 'APU' is selected.
15:23:42 INFO  : Boot mode is read from the target.
15:23:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:23:42 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:23:43 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:23:43 INFO  : 'set bp_23_43_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:23:44 INFO  : 'con -block -timeout 60' command is executed.
15:23:44 INFO  : 'bpremove $bp_23_43_fsbl_bp' command is executed.
15:23:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:23:44 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:23:44 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test_uart/Debug/test_uart.elf' is downloaded to processor 'psu_cortexa53_0'.
15:23:44 INFO  : 'configparams force-mem-access 0' command is executed.
15:23:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}
fpga -file D:/Work/rfsoc_project/project_1/app/test_uart/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_23_43_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_23_43_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test_uart/Debug/test_uart.elf
configparams force-mem-access 0
----------------End of Script----------------

15:23:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:23:44 INFO  : 'con' command is executed.
15:23:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:23:44 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\test_uart_system\_ide\scripts\debugger_test_uart-default.tcl'
15:24:11 INFO  : Disconnected from the channel tcfchan#17.
15:24:32 INFO  : Checking for BSP changes to sync application flags for project 'test_si5341'...
15:24:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:24:50 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:24:50 INFO  : 'jtag frequency' command is executed.
15:24:50 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:24:50 INFO  : Context for 'APU' is selected.
15:24:51 INFO  : System reset is completed.
15:24:54 INFO  : 'after 3000' command is executed.
15:24:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}' command is executed.
15:24:59 INFO  : Device configured successfully with "D:/Work/rfsoc_project/project_1/app/test_si5341/_ide/bitstream/design_1_wrapper.bit"
15:24:59 INFO  : Context for 'APU' is selected.
15:24:59 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
15:24:59 INFO  : 'configparams force-mem-access 1' command is executed.
15:25:00 INFO  : Context for 'APU' is selected.
15:25:00 INFO  : Boot mode is read from the target.
15:25:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:25:00 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:25:01 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:25:01 INFO  : 'set bp_25_1_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:25:01 INFO  : 'con -block -timeout 60' command is executed.
15:25:01 INFO  : 'bpremove $bp_25_1_fsbl_bp' command is executed.
15:25:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:25:01 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:25:01 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test_si5341/Debug/test_si5341.elf' is downloaded to processor 'psu_cortexa53_0'.
15:25:01 INFO  : 'configparams force-mem-access 0' command is executed.
15:25:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}
fpga -file D:/Work/rfsoc_project/project_1/app/test_si5341/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_25_1_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_25_1_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test_si5341/Debug/test_si5341.elf
configparams force-mem-access 0
----------------End of Script----------------

15:25:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:25:02 INFO  : 'con' command is executed.
15:25:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:25:02 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\test_si5341_system\_ide\scripts\debugger_test_si5341-default.tcl'
15:25:21 INFO  : Disconnected from the channel tcfchan#18.
15:25:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:25:27 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:25:27 INFO  : 'jtag frequency' command is executed.
15:25:27 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:25:27 INFO  : Context for 'APU' is selected.
15:25:27 INFO  : System reset is completed.
15:25:30 INFO  : 'after 3000' command is executed.
15:25:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}' command is executed.
15:25:35 INFO  : Device configured successfully with "D:/Work/rfsoc_project/project_1/app/test_si5341/_ide/bitstream/design_1_wrapper.bit"
15:25:36 INFO  : Context for 'APU' is selected.
15:25:36 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
15:25:36 INFO  : 'configparams force-mem-access 1' command is executed.
15:25:36 INFO  : Context for 'APU' is selected.
15:25:36 INFO  : Boot mode is read from the target.
15:25:36 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:25:36 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:25:37 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:25:37 INFO  : 'set bp_25_37_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:25:37 INFO  : 'con -block -timeout 60' command is executed.
15:25:37 INFO  : 'bpremove $bp_25_37_fsbl_bp' command is executed.
15:25:37 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:25:37 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:25:38 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test_si5341/Debug/test_si5341.elf' is downloaded to processor 'psu_cortexa53_0'.
15:25:38 INFO  : 'configparams force-mem-access 0' command is executed.
15:25:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}
fpga -file D:/Work/rfsoc_project/project_1/app/test_si5341/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_25_37_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_25_37_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test_si5341/Debug/test_si5341.elf
configparams force-mem-access 0
----------------End of Script----------------

15:25:38 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:25:38 INFO  : 'con' command is executed.
15:25:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:25:38 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\test_si5341_system\_ide\scripts\systemdebugger_test_si5341_system_standalone.tcl'
15:26:55 INFO  : Checking for BSP changes to sync application flags for project 'test_si5341'...
15:27:07 INFO  : Disconnected from the channel tcfchan#19.
15:27:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:27:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:27:17 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:27:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:27:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:27:24 INFO  : 'jtag frequency' command is executed.
15:27:24 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:27:24 INFO  : Context for 'APU' is selected.
15:27:24 INFO  : System reset is completed.
15:27:27 INFO  : 'after 3000' command is executed.
15:27:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}' command is executed.
15:27:33 INFO  : Device configured successfully with "D:/Work/rfsoc_project/project_1/app/test_si5341/_ide/bitstream/design_1_wrapper.bit"
15:27:33 INFO  : Context for 'APU' is selected.
15:27:33 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
15:27:33 INFO  : 'configparams force-mem-access 1' command is executed.
15:27:33 INFO  : Context for 'APU' is selected.
15:27:33 INFO  : Boot mode is read from the target.
15:27:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:27:33 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:27:33 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:27:33 INFO  : 'set bp_27_33_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:27:34 INFO  : 'con -block -timeout 60' command is executed.
15:27:35 INFO  : 'bpremove $bp_27_33_fsbl_bp' command is executed.
15:27:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:27:35 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:27:35 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test_si5341/Debug/test_si5341.elf' is downloaded to processor 'psu_cortexa53_0'.
15:27:35 INFO  : 'configparams force-mem-access 0' command is executed.
15:27:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}
fpga -file D:/Work/rfsoc_project/project_1/app/test_si5341/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_27_33_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_27_33_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test_si5341/Debug/test_si5341.elf
configparams force-mem-access 0
----------------End of Script----------------

15:27:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:27:35 INFO  : 'con' command is executed.
15:27:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:27:35 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\test_si5341_system\_ide\scripts\debugger_test_si5341-default.tcl'
15:32:08 INFO  : Checking for BSP changes to sync application flags for project 'test_uart'...
15:32:44 INFO  : Disconnected from the channel tcfchan#20.
15:32:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:32:46 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:32:46 INFO  : 'jtag frequency' command is executed.
15:32:46 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:32:46 INFO  : Context for 'APU' is selected.
15:32:46 INFO  : System reset is completed.
15:32:49 INFO  : 'after 3000' command is executed.
15:32:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}' command is executed.
15:32:55 INFO  : Device configured successfully with "D:/Work/rfsoc_project/project_1/app/test_uart/_ide/bitstream/design_1_wrapper.bit"
15:32:55 INFO  : Context for 'APU' is selected.
15:32:55 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
15:32:55 INFO  : 'configparams force-mem-access 1' command is executed.
15:32:55 INFO  : Context for 'APU' is selected.
15:32:55 INFO  : Boot mode is read from the target.
15:32:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:32:55 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:32:55 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:32:55 INFO  : 'set bp_32_55_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:32:56 INFO  : 'con -block -timeout 60' command is executed.
15:32:56 INFO  : 'bpremove $bp_32_55_fsbl_bp' command is executed.
15:32:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:32:56 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:32:57 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test_uart/Debug/test_uart.elf' is downloaded to processor 'psu_cortexa53_0'.
15:32:57 INFO  : 'configparams force-mem-access 0' command is executed.
15:32:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}
fpga -file D:/Work/rfsoc_project/project_1/app/test_uart/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_32_55_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_32_55_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test_uart/Debug/test_uart.elf
configparams force-mem-access 0
----------------End of Script----------------

15:32:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:32:57 INFO  : 'con' command is executed.
15:32:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:32:57 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\test_uart_system\_ide\scripts\debugger_test_uart-default.tcl'
15:35:52 INFO  : Checking for BSP changes to sync application flags for project 'test_uart'...
15:36:39 INFO  : Disconnected from the channel tcfchan#21.
15:36:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:36:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

15:36:49 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
15:37:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:37:03 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:37:03 INFO  : 'jtag frequency' command is executed.
15:37:03 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:37:03 INFO  : Context for 'APU' is selected.
15:37:03 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
15:37:03 INFO  : 'configparams force-mem-access 1' command is executed.
15:37:03 INFO  : Context for 'APU' is selected.
15:37:03 INFO  : Boot mode is read from the target.
15:37:03 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:37:03 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:37:04 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:37:04 INFO  : 'set bp_37_4_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:37:05 INFO  : 'con -block -timeout 60' command is executed.
15:37:05 INFO  : 'bpremove $bp_37_4_fsbl_bp' command is executed.
15:37:05 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:37:05 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:37:05 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test_uart/Debug/test_uart.elf' is downloaded to processor 'psu_cortexa53_0'.
15:37:05 INFO  : 'configparams force-mem-access 0' command is executed.
15:37:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_37_4_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_37_4_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test_uart/Debug/test_uart.elf
configparams force-mem-access 0
----------------End of Script----------------

15:37:05 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:37:05 INFO  : 'con' command is executed.
15:37:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:37:05 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\test_uart_system\_ide\scripts\systemdebugger_test_uart_system_standalone.tcl'
15:39:56 INFO  : Checking for BSP changes to sync application flags for project 'test_uart'...
15:40:12 INFO  : Checking for BSP changes to sync application flags for project 'test_uart'...
15:40:28 INFO  : Disconnected from the channel tcfchan#22.
15:40:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:40:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:40:30 INFO  : 'jtag frequency' command is executed.
15:40:30 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:40:30 INFO  : Context for 'APU' is selected.
15:40:30 INFO  : System reset is completed.
15:40:33 INFO  : 'after 3000' command is executed.
15:40:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}' command is executed.
15:40:39 INFO  : Device configured successfully with "D:/Work/rfsoc_project/project_1/app/test_uart/_ide/bitstream/design_1_wrapper.bit"
15:40:39 INFO  : Context for 'APU' is selected.
15:40:39 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
15:40:39 INFO  : 'configparams force-mem-access 1' command is executed.
15:40:39 INFO  : Context for 'APU' is selected.
15:40:39 INFO  : Boot mode is read from the target.
15:40:39 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:40:39 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:40:40 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:40:40 INFO  : 'set bp_40_40_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:40:41 INFO  : 'con -block -timeout 60' command is executed.
15:40:41 INFO  : 'bpremove $bp_40_40_fsbl_bp' command is executed.
15:40:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:40:41 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:40:41 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test_uart/Debug/test_uart.elf' is downloaded to processor 'psu_cortexa53_0'.
15:40:41 INFO  : 'configparams force-mem-access 0' command is executed.
15:40:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}
fpga -file D:/Work/rfsoc_project/project_1/app/test_uart/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_40_40_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_40_40_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test_uart/Debug/test_uart.elf
configparams force-mem-access 0
----------------End of Script----------------

15:40:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:40:42 INFO  : 'con' command is executed.
15:40:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:40:42 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\test_uart_system\_ide\scripts\debugger_test_uart-default.tcl'
15:50:50 INFO  : Disconnected from the channel tcfchan#23.
15:50:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:50:52 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:50:52 INFO  : 'jtag frequency' command is executed.
15:50:52 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:50:52 INFO  : Context for 'APU' is selected.
15:50:52 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
15:50:52 INFO  : 'configparams force-mem-access 1' command is executed.
15:50:52 INFO  : Context for 'APU' is selected.
15:50:52 INFO  : Boot mode is read from the target.
15:50:52 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:50:52 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:50:53 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:50:53 INFO  : 'set bp_50_53_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:50:54 INFO  : 'con -block -timeout 60' command is executed.
15:50:54 INFO  : 'bpremove $bp_50_53_fsbl_bp' command is executed.
15:50:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:50:54 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:50:54 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test_uart/Debug/test_uart.elf' is downloaded to processor 'psu_cortexa53_0'.
15:50:54 INFO  : 'configparams force-mem-access 0' command is executed.
15:50:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_50_53_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_50_53_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test_uart/Debug/test_uart.elf
configparams force-mem-access 0
----------------End of Script----------------

15:50:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:50:54 INFO  : 'con' command is executed.
15:50:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:50:54 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\test_uart_system\_ide\scripts\debugger_test_uart-default.tcl'
15:57:29 INFO  : Disconnected from the channel tcfchan#24.
15:57:34 INFO  : Checking for BSP changes to sync application flags for project 'test_uart'...
15:57:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:57:58 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:57:58 INFO  : 'jtag frequency' command is executed.
15:57:58 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:57:58 INFO  : Context for 'APU' is selected.
15:57:58 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
15:57:58 INFO  : 'configparams force-mem-access 1' command is executed.
15:57:58 INFO  : Context for 'APU' is selected.
15:57:58 INFO  : Boot mode is read from the target.
15:57:58 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:57:58 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:57:59 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:57:59 INFO  : 'set bp_57_59_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:58:00 INFO  : 'con -block -timeout 60' command is executed.
15:58:00 INFO  : 'bpremove $bp_57_59_fsbl_bp' command is executed.
15:58:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:58:00 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:58:00 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test_uart/Debug/test_uart.elf' is downloaded to processor 'psu_cortexa53_0'.
15:58:00 INFO  : 'configparams force-mem-access 0' command is executed.
15:58:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_57_59_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_57_59_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test_uart/Debug/test_uart.elf
configparams force-mem-access 0
----------------End of Script----------------

15:58:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:58:00 INFO  : 'con' command is executed.
15:58:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:58:00 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\test_uart_system\_ide\scripts\debugger_test_uart-default.tcl'
15:59:29 INFO  : Checking for BSP changes to sync application flags for project 'test_uart'...
15:59:30 INFO  : Disconnected from the channel tcfchan#25.
15:59:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:59:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:59:48 INFO  : 'jtag frequency' command is executed.
15:59:48 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:59:48 INFO  : Context for 'APU' is selected.
15:59:48 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
15:59:48 INFO  : 'configparams force-mem-access 1' command is executed.
15:59:48 INFO  : Context for 'APU' is selected.
15:59:48 INFO  : Boot mode is read from the target.
15:59:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:59:48 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:59:49 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:59:49 INFO  : 'set bp_59_49_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:59:50 INFO  : 'con -block -timeout 60' command is executed.
15:59:50 INFO  : 'bpremove $bp_59_49_fsbl_bp' command is executed.
15:59:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:59:50 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:59:51 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test_uart/Debug/test_uart.elf' is downloaded to processor 'psu_cortexa53_0'.
15:59:51 INFO  : 'configparams force-mem-access 0' command is executed.
15:59:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_59_49_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_59_49_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test_uart/Debug/test_uart.elf
configparams force-mem-access 0
----------------End of Script----------------

15:59:51 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:59:51 INFO  : 'con' command is executed.
15:59:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:59:51 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\test_uart_system\_ide\scripts\debugger_test_uart-default.tcl'
16:02:27 INFO  : Disconnected from the channel tcfchan#26.
16:02:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:02:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:02:43 INFO  : 'jtag frequency' command is executed.
16:02:43 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:02:43 INFO  : Context for 'APU' is selected.
16:02:43 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
16:02:43 INFO  : 'configparams force-mem-access 1' command is executed.
16:02:43 INFO  : Context for 'APU' is selected.
16:02:43 INFO  : Boot mode is read from the target.
16:02:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:02:44 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:02:44 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:02:44 INFO  : 'set bp_2_44_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:02:44 INFO  : 'con -block -timeout 60' command is executed.
16:02:44 INFO  : 'bpremove $bp_2_44_fsbl_bp' command is executed.
16:02:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:02:45 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:02:45 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test_uart/Debug/test_uart.elf' is downloaded to processor 'psu_cortexa53_0'.
16:02:45 INFO  : 'configparams force-mem-access 0' command is executed.
16:02:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_2_44_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_2_44_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test_uart/Debug/test_uart.elf
configparams force-mem-access 0
----------------End of Script----------------

16:02:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:02:45 INFO  : 'con' command is executed.
16:02:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:02:45 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\test_uart_system\_ide\scripts\debugger_test_uart-default.tcl'
16:08:36 INFO  : Checking for BSP changes to sync application flags for project 'test_uart'...
16:08:39 INFO  : Disconnected from the channel tcfchan#27.
16:08:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:08:54 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:08:54 INFO  : 'jtag frequency' command is executed.
16:08:54 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:08:54 INFO  : Context for 'APU' is selected.
16:08:54 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
16:08:54 INFO  : 'configparams force-mem-access 1' command is executed.
16:08:54 INFO  : Context for 'APU' is selected.
16:08:54 INFO  : Boot mode is read from the target.
16:08:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:08:54 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:08:55 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:08:55 INFO  : 'set bp_8_55_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:08:56 INFO  : 'con -block -timeout 60' command is executed.
16:08:56 INFO  : 'bpremove $bp_8_55_fsbl_bp' command is executed.
16:08:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:08:56 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:08:57 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test_uart/Debug/test_uart.elf' is downloaded to processor 'psu_cortexa53_0'.
16:08:57 INFO  : 'configparams force-mem-access 0' command is executed.
16:08:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_8_55_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_8_55_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test_uart/Debug/test_uart.elf
configparams force-mem-access 0
----------------End of Script----------------

16:08:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:08:57 INFO  : 'con' command is executed.
16:08:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:08:57 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\test_uart_system\_ide\scripts\debugger_test_uart-default.tcl'
16:09:36 INFO  : Disconnected from the channel tcfchan#28.
16:09:38 INFO  : Checking for BSP changes to sync application flags for project 'test_uart'...
16:10:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:10:21 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:10:21 INFO  : 'jtag frequency' command is executed.
16:10:21 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:10:21 INFO  : Context for 'APU' is selected.
16:10:21 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
16:10:21 INFO  : 'configparams force-mem-access 1' command is executed.
16:10:21 INFO  : Context for 'APU' is selected.
16:10:21 INFO  : Boot mode is read from the target.
16:10:21 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:10:21 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:10:22 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:10:22 INFO  : 'set bp_10_22_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:10:22 INFO  : 'con -block -timeout 60' command is executed.
16:10:22 INFO  : 'bpremove $bp_10_22_fsbl_bp' command is executed.
16:10:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:10:22 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:10:23 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test_uart/Debug/test_uart.elf' is downloaded to processor 'psu_cortexa53_0'.
16:10:23 INFO  : 'configparams force-mem-access 0' command is executed.
16:10:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_10_22_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_10_22_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test_uart/Debug/test_uart.elf
configparams force-mem-access 0
----------------End of Script----------------

16:10:23 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:10:23 INFO  : 'con' command is executed.
16:10:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:10:23 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\test_uart_system\_ide\scripts\debugger_test_uart-default.tcl'
16:14:32 INFO  : Checking for BSP changes to sync application flags for project 'test_si5341'...
16:14:39 INFO  : Checking for BSP changes to sync application flags for project 'test_uart'...
16:16:18 INFO  : Checking for BSP changes to sync application flags for project 'test_uart'...
16:16:19 INFO  : Disconnected from the channel tcfchan#29.
16:16:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:16:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:16:32 INFO  : 'jtag frequency' command is executed.
16:16:32 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:16:32 INFO  : Context for 'APU' is selected.
16:16:32 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
16:16:32 INFO  : 'configparams force-mem-access 1' command is executed.
16:16:32 INFO  : Context for 'APU' is selected.
16:16:32 INFO  : Boot mode is read from the target.
16:16:32 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:16:32 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:16:33 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:16:33 INFO  : 'set bp_16_33_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:16:34 INFO  : 'con -block -timeout 60' command is executed.
16:16:34 INFO  : 'bpremove $bp_16_33_fsbl_bp' command is executed.
16:16:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:16:34 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:16:35 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test_uart/Debug/test_uart.elf' is downloaded to processor 'psu_cortexa53_0'.
16:16:35 INFO  : 'configparams force-mem-access 0' command is executed.
16:16:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_16_33_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_16_33_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test_uart/Debug/test_uart.elf
configparams force-mem-access 0
----------------End of Script----------------

16:16:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:16:35 INFO  : 'con' command is executed.
16:16:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:16:35 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\test_uart_system\_ide\scripts\debugger_test_uart-default.tcl'
16:37:33 INFO  : Checking for BSP changes to sync application flags for project 'test_uart'...
16:37:48 INFO  : Checking for BSP changes to sync application flags for project 'test_uart'...
16:38:08 INFO  : Checking for BSP changes to sync application flags for project 'test_uart'...
16:38:30 INFO  : Disconnected from the channel tcfchan#30.
16:38:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:38:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:38:32 INFO  : 'jtag frequency' command is executed.
16:38:32 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:38:32 INFO  : Context for 'APU' is selected.
16:38:32 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
16:38:32 INFO  : 'configparams force-mem-access 1' command is executed.
16:38:32 INFO  : Context for 'APU' is selected.
16:38:32 INFO  : Boot mode is read from the target.
16:38:32 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:38:32 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:38:33 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:38:33 INFO  : 'set bp_38_33_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:38:34 INFO  : 'con -block -timeout 60' command is executed.
16:38:34 INFO  : 'bpremove $bp_38_33_fsbl_bp' command is executed.
16:38:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:38:34 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:38:34 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test_uart/Debug/test_uart.elf' is downloaded to processor 'psu_cortexa53_0'.
16:38:34 INFO  : 'configparams force-mem-access 0' command is executed.
16:38:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_38_33_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_38_33_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test_uart/Debug/test_uart.elf
configparams force-mem-access 0
----------------End of Script----------------

16:38:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:38:34 INFO  : 'con' command is executed.
16:38:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:38:34 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\test_uart_system\_ide\scripts\debugger_test_uart-default.tcl'
16:41:57 INFO  : Disconnected from the channel tcfchan#31.
16:42:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:42:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:42:02 INFO  : 'jtag frequency' command is executed.
16:42:02 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:42:02 INFO  : Context for 'APU' is selected.
16:42:02 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
16:42:02 INFO  : 'configparams force-mem-access 1' command is executed.
16:42:02 INFO  : Context for 'APU' is selected.
16:42:02 INFO  : Boot mode is read from the target.
16:42:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:42:02 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:42:03 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:42:03 INFO  : 'set bp_42_3_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:42:04 INFO  : 'con -block -timeout 60' command is executed.
16:42:04 INFO  : 'bpremove $bp_42_3_fsbl_bp' command is executed.
16:42:04 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:42:04 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:42:04 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test_uart/Debug/test_uart.elf' is downloaded to processor 'psu_cortexa53_0'.
16:42:04 INFO  : 'configparams force-mem-access 0' command is executed.
16:42:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_42_3_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_42_3_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test_uart/Debug/test_uart.elf
configparams force-mem-access 0
----------------End of Script----------------

16:42:04 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:42:05 INFO  : 'con' command is executed.
16:42:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:42:05 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\test_uart_system\_ide\scripts\systemdebugger_test_uart_system_standalone.tcl'
16:43:49 INFO  : Checking for BSP changes to sync application flags for project 'test_uart'...
16:44:06 INFO  : Disconnected from the channel tcfchan#32.
16:44:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:44:07 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:44:07 INFO  : 'jtag frequency' command is executed.
16:44:07 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:44:07 INFO  : Context for 'APU' is selected.
16:44:07 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
16:44:07 INFO  : 'configparams force-mem-access 1' command is executed.
16:44:07 INFO  : Context for 'APU' is selected.
16:44:07 INFO  : Boot mode is read from the target.
16:44:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:44:07 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:44:07 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:44:07 INFO  : 'set bp_44_7_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:44:08 INFO  : 'con -block -timeout 60' command is executed.
16:44:08 INFO  : 'bpremove $bp_44_7_fsbl_bp' command is executed.
16:44:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:44:09 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:44:09 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test_uart/Debug/test_uart.elf' is downloaded to processor 'psu_cortexa53_0'.
16:44:09 INFO  : 'configparams force-mem-access 0' command is executed.
16:44:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_44_7_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_44_7_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test_uart/Debug/test_uart.elf
configparams force-mem-access 0
----------------End of Script----------------

16:44:09 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:44:09 INFO  : 'con' command is executed.
16:44:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:44:09 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\test_uart_system\_ide\scripts\systemdebugger_test_uart_system_standalone.tcl'
16:44:37 INFO  : Disconnected from the channel tcfchan#33.
16:44:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:44:38 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:44:38 INFO  : 'jtag frequency' command is executed.
16:44:38 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:44:38 INFO  : Context for 'APU' is selected.
16:44:38 INFO  : System reset is completed.
16:44:41 INFO  : 'after 3000' command is executed.
16:44:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}' command is executed.
16:44:47 INFO  : Device configured successfully with "D:/Work/rfsoc_project/project_1/app/test_uart/_ide/bitstream/design_1_wrapper.bit"
16:44:47 INFO  : Context for 'APU' is selected.
16:44:47 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
16:44:47 INFO  : 'configparams force-mem-access 1' command is executed.
16:44:47 INFO  : Context for 'APU' is selected.
16:44:47 INFO  : Boot mode is read from the target.
16:44:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:44:48 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:44:48 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:44:48 INFO  : 'set bp_44_48_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:44:49 INFO  : 'con -block -timeout 60' command is executed.
16:44:49 INFO  : 'bpremove $bp_44_48_fsbl_bp' command is executed.
16:44:49 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:44:49 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:44:50 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test_uart/Debug/test_uart.elf' is downloaded to processor 'psu_cortexa53_0'.
16:44:50 INFO  : 'configparams force-mem-access 0' command is executed.
16:44:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}
fpga -file D:/Work/rfsoc_project/project_1/app/test_uart/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_44_48_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_44_48_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test_uart/Debug/test_uart.elf
configparams force-mem-access 0
----------------End of Script----------------

16:44:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:44:50 INFO  : 'con' command is executed.
16:44:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:44:50 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\test_uart_system\_ide\scripts\systemdebugger_test_uart_system_standalone.tcl'
16:47:29 INFO  : Checking for BSP changes to sync application flags for project 'test_uart'...
16:47:52 INFO  : Disconnected from the channel tcfchan#34.
16:47:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:47:53 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:47:53 INFO  : 'jtag frequency' command is executed.
16:47:53 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:47:53 INFO  : Context for 'APU' is selected.
16:47:53 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
16:47:53 INFO  : 'configparams force-mem-access 1' command is executed.
16:47:53 INFO  : Context for 'APU' is selected.
16:47:53 INFO  : Boot mode is read from the target.
16:47:53 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:47:53 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:47:54 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:47:54 INFO  : 'set bp_47_54_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:47:55 INFO  : 'con -block -timeout 60' command is executed.
16:47:55 INFO  : 'bpremove $bp_47_54_fsbl_bp' command is executed.
16:47:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:47:55 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:47:56 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test_uart/Debug/test_uart.elf' is downloaded to processor 'psu_cortexa53_0'.
16:47:56 INFO  : 'configparams force-mem-access 0' command is executed.
16:47:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_47_54_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_47_54_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test_uart/Debug/test_uart.elf
configparams force-mem-access 0
----------------End of Script----------------

16:47:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:47:56 INFO  : 'con' command is executed.
16:47:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:47:56 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\test_uart_system\_ide\scripts\debugger_test_uart-default.tcl'
16:53:22 INFO  : Disconnected from the channel tcfchan#35.
16:53:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:53:23 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:53:23 INFO  : 'jtag frequency' command is executed.
16:53:23 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:53:23 INFO  : Context for 'APU' is selected.
16:53:23 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
16:53:23 INFO  : 'configparams force-mem-access 1' command is executed.
16:53:23 INFO  : Context for 'APU' is selected.
16:53:23 INFO  : Boot mode is read from the target.
16:53:23 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:53:24 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:53:24 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:53:24 INFO  : 'set bp_53_24_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:53:25 INFO  : 'con -block -timeout 60' command is executed.
16:53:25 INFO  : 'bpremove $bp_53_24_fsbl_bp' command is executed.
16:53:25 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:53:25 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:53:26 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test_uart/Debug/test_uart.elf' is downloaded to processor 'psu_cortexa53_0'.
16:53:26 INFO  : 'configparams force-mem-access 0' command is executed.
16:53:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_53_24_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_53_24_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test_uart/Debug/test_uart.elf
configparams force-mem-access 0
----------------End of Script----------------

16:53:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:53:26 INFO  : 'con' command is executed.
16:53:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:53:26 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\test_uart_system\_ide\scripts\debugger_test_uart-default.tcl'
17:05:12 INFO  : Checking for BSP changes to sync application flags for project 'test_uart'...
17:05:28 INFO  : Disconnected from the channel tcfchan#36.
17:05:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:05:30 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:05:30 INFO  : 'jtag frequency' command is executed.
17:05:30 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:05:30 INFO  : Context for 'APU' is selected.
17:05:30 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
17:05:30 INFO  : 'configparams force-mem-access 1' command is executed.
17:05:30 INFO  : Context for 'APU' is selected.
17:05:30 INFO  : Boot mode is read from the target.
17:05:30 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:05:30 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:05:30 ERROR : Memory write error at 0xFFFC0000. Cannot read sctlr_el3. Cannot read r0. Cortex-A53 #0: EDITR not ready
17:05:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
----------------End of Script----------------

17:05:30 ERROR : Memory write error at 0xFFFC0000. Cannot read sctlr_el3. Cannot read r0. Cortex-A53 #0: EDITR not ready
17:05:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:05:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:05:49 INFO  : 'jtag frequency' command is executed.
17:05:49 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:05:49 INFO  : Context for 'APU' is selected.
17:05:49 INFO  : System reset is completed.
17:05:52 INFO  : 'after 3000' command is executed.
17:05:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}' command is executed.
17:05:58 INFO  : Device configured successfully with "D:/Work/rfsoc_project/project_1/app/test_uart/_ide/bitstream/design_1_wrapper.bit"
17:05:58 INFO  : Context for 'APU' is selected.
17:05:58 ERROR : can't read "map": no such variable
17:05:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}
fpga -file D:/Work/rfsoc_project/project_1/app/test_uart/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
----------------End of Script----------------

17:05:58 ERROR : can't read "map": no such variable
17:06:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:06:09 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:06:09 INFO  : 'jtag frequency' command is executed.
17:06:09 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:06:09 INFO  : Context for 'APU' is selected.
17:06:10 INFO  : System reset is completed.
17:06:13 INFO  : 'after 3000' command is executed.
17:06:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}' command is executed.
17:06:18 INFO  : Device configured successfully with "D:/Work/rfsoc_project/project_1/app/test_uart/_ide/bitstream/design_1_wrapper.bit"
17:06:18 INFO  : Context for 'APU' is selected.
17:06:18 ERROR : can't read "map": no such variable
17:06:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}
fpga -file D:/Work/rfsoc_project/project_1/app/test_uart/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
----------------End of Script----------------

17:06:18 ERROR : can't read "map": no such variable
17:06:56 DEBUG : Logs will be stored at 'D:/Work/rfsoc_project/project_1/app/IDE.log'.
17:06:57 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Work\rfsoc_project\project_1\app\temp_xsdb_launch_script.tcl
17:06:59 INFO  : XSCT server has started successfully.
17:06:59 INFO  : plnx-install-location is set to ''
17:06:59 INFO  : Successfully done setting XSCT server connection channel  
17:06:59 INFO  : Successfully done setting workspace for the tool. 
17:06:59 INFO  : Registering command handlers for Vitis TCF services
17:06:59 INFO  : Successfully done query RDI_DATADIR 
17:07:00 INFO  : Platform repository initialization has completed.
17:09:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:09:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:09:33 INFO  : 'jtag frequency' command is executed.
17:09:33 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:09:33 INFO  : Context for 'APU' is selected.
17:09:34 INFO  : System reset is completed.
17:09:37 INFO  : 'after 3000' command is executed.
17:09:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}' command is executed.
17:09:43 INFO  : Device configured successfully with "D:/Work/rfsoc_project/project_1/app/test_uart/_ide/bitstream/design_1_wrapper.bit"
17:09:43 INFO  : Context for 'APU' is selected.
17:09:43 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
17:09:43 INFO  : 'configparams force-mem-access 1' command is executed.
17:09:43 INFO  : Context for 'APU' is selected.
17:09:43 INFO  : Boot mode is read from the target.
17:09:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:09:43 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:09:44 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:09:44 INFO  : 'set bp_9_44_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:09:45 INFO  : 'con -block -timeout 60' command is executed.
17:09:45 INFO  : 'bpremove $bp_9_44_fsbl_bp' command is executed.
17:09:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:09:45 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:09:45 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test_uart/Debug/test_uart.elf' is downloaded to processor 'psu_cortexa53_0'.
17:09:45 INFO  : 'configparams force-mem-access 0' command is executed.
17:09:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}
fpga -file D:/Work/rfsoc_project/project_1/app/test_uart/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_9_44_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_9_44_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test_uart/Debug/test_uart.elf
configparams force-mem-access 0
----------------End of Script----------------

17:09:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:09:46 INFO  : 'con' command is executed.
17:09:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:09:46 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\test_uart_system\_ide\scripts\systemdebugger_test_uart_system_standalone.tcl'
17:17:40 INFO  : Checking for BSP changes to sync application flags for project 'test_uart'...
17:20:51 INFO  : Checking for BSP changes to sync application flags for project 'test_uart'...
17:21:23 INFO  : Disconnected from the channel tcfchan#1.
17:21:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:21:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:21:25 INFO  : 'jtag frequency' command is executed.
17:21:25 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:21:25 INFO  : Context for 'APU' is selected.
17:21:25 INFO  : System reset is completed.
17:21:28 INFO  : 'after 3000' command is executed.
17:21:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}' command is executed.
17:21:34 INFO  : Device configured successfully with "D:/Work/rfsoc_project/project_1/app/test_uart/_ide/bitstream/design_1_wrapper.bit"
17:21:34 INFO  : Context for 'APU' is selected.
17:21:43 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
17:21:43 INFO  : 'configparams force-mem-access 1' command is executed.
17:21:43 INFO  : Context for 'APU' is selected.
17:21:43 INFO  : Boot mode is read from the target.
17:21:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:21:43 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:21:44 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:21:44 INFO  : 'set bp_21_44_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:21:45 INFO  : 'con -block -timeout 60' command is executed.
17:21:45 INFO  : 'bpremove $bp_21_44_fsbl_bp' command is executed.
17:21:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:21:45 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:21:45 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test_uart/Debug/test_uart.elf' is downloaded to processor 'psu_cortexa53_0'.
17:21:45 INFO  : 'configparams force-mem-access 0' command is executed.
17:21:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}
fpga -file D:/Work/rfsoc_project/project_1/app/test_uart/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_21_44_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_21_44_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test_uart/Debug/test_uart.elf
configparams force-mem-access 0
----------------End of Script----------------

17:21:45 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:21:45 INFO  : 'con' command is executed.
17:21:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:21:45 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\test_uart_system\_ide\scripts\debugger_test_uart-default.tcl'
17:23:24 INFO  : Checking for BSP changes to sync application flags for project 'test_uart'...
17:23:36 INFO  : Disconnected from the channel tcfchan#2.
17:23:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:23:38 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:23:38 INFO  : 'jtag frequency' command is executed.
17:23:38 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:23:38 INFO  : Context for 'APU' is selected.
17:23:38 INFO  : System reset is completed.
17:23:41 INFO  : 'after 3000' command is executed.
17:23:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}' command is executed.
17:23:47 INFO  : Device configured successfully with "D:/Work/rfsoc_project/project_1/app/test_uart/_ide/bitstream/design_1_wrapper.bit"
17:23:47 INFO  : Context for 'APU' is selected.
17:23:56 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
17:23:56 INFO  : 'configparams force-mem-access 1' command is executed.
17:23:56 INFO  : Context for 'APU' is selected.
17:23:56 INFO  : Boot mode is read from the target.
17:23:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:23:57 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:23:57 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:23:57 INFO  : 'set bp_23_57_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:23:58 INFO  : 'con -block -timeout 60' command is executed.
17:23:58 INFO  : 'bpremove $bp_23_57_fsbl_bp' command is executed.
17:23:58 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:23:58 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:23:59 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test_uart/Debug/test_uart.elf' is downloaded to processor 'psu_cortexa53_0'.
17:23:59 INFO  : 'configparams force-mem-access 0' command is executed.
17:23:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}
fpga -file D:/Work/rfsoc_project/project_1/app/test_uart/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_23_57_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_23_57_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test_uart/Debug/test_uart.elf
configparams force-mem-access 0
----------------End of Script----------------

17:23:59 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:23:59 INFO  : 'con' command is executed.
17:23:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:23:59 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\test_uart_system\_ide\scripts\debugger_test_uart-default.tcl'
17:31:19 INFO  : Checking for BSP changes to sync application flags for project 'test_uart'...
17:31:30 INFO  : Disconnected from the channel tcfchan#3.
17:31:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:31:31 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:31:31 INFO  : 'jtag frequency' command is executed.
17:31:31 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:31:31 INFO  : Context for 'APU' is selected.
17:31:32 INFO  : System reset is completed.
17:31:35 INFO  : 'after 3000' command is executed.
17:31:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}' command is executed.
17:31:41 INFO  : Device configured successfully with "D:/Work/rfsoc_project/project_1/app/test_uart/_ide/bitstream/design_1_wrapper.bit"
17:31:41 INFO  : Context for 'APU' is selected.
17:31:50 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
17:31:50 INFO  : 'configparams force-mem-access 1' command is executed.
17:31:50 INFO  : Context for 'APU' is selected.
17:31:50 INFO  : Boot mode is read from the target.
17:31:50 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:31:50 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:31:51 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:31:51 INFO  : 'set bp_31_51_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:31:53 INFO  : 'con -block -timeout 60' command is executed.
17:31:53 INFO  : 'bpremove $bp_31_51_fsbl_bp' command is executed.
17:31:53 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:31:53 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:31:53 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test_uart/Debug/test_uart.elf' is downloaded to processor 'psu_cortexa53_0'.
17:31:53 INFO  : 'configparams force-mem-access 0' command is executed.
17:31:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}
fpga -file D:/Work/rfsoc_project/project_1/app/test_uart/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_31_51_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_31_51_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test_uart/Debug/test_uart.elf
configparams force-mem-access 0
----------------End of Script----------------

17:31:53 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:31:53 INFO  : 'con' command is executed.
17:31:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:31:53 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\test_uart_system\_ide\scripts\debugger_test_uart-default.tcl'
17:41:50 INFO  : Checking for BSP changes to sync application flags for project 'test_uart'...
17:42:24 INFO  : Disconnected from the channel tcfchan#4.
17:42:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:42:26 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:42:26 INFO  : 'jtag frequency' command is executed.
17:42:26 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:42:26 INFO  : Context for 'APU' is selected.
17:42:26 INFO  : System reset is completed.
17:42:29 INFO  : 'after 3000' command is executed.
17:42:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}' command is executed.
17:42:35 INFO  : Device configured successfully with "D:/Work/rfsoc_project/project_1/app/test_uart/_ide/bitstream/design_1_wrapper.bit"
17:42:35 INFO  : Context for 'APU' is selected.
17:42:46 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
17:42:46 INFO  : 'configparams force-mem-access 1' command is executed.
17:42:46 INFO  : Context for 'APU' is selected.
17:42:46 INFO  : Boot mode is read from the target.
17:42:46 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:42:46 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:42:47 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:42:47 INFO  : 'set bp_42_47_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:42:48 INFO  : 'con -block -timeout 60' command is executed.
17:42:48 INFO  : 'bpremove $bp_42_47_fsbl_bp' command is executed.
17:42:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:42:48 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:42:48 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test_uart/Debug/test_uart.elf' is downloaded to processor 'psu_cortexa53_0'.
17:42:48 INFO  : 'configparams force-mem-access 0' command is executed.
17:42:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}
fpga -file D:/Work/rfsoc_project/project_1/app/test_uart/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_42_47_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_42_47_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test_uart/Debug/test_uart.elf
configparams force-mem-access 0
----------------End of Script----------------

17:42:48 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:42:48 INFO  : 'con' command is executed.
17:42:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:42:48 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\test_uart_system\_ide\scripts\systemdebugger_test_uart_system_standalone.tcl'
17:43:24 INFO  : Checking for BSP changes to sync application flags for project 'test_uart'...
17:43:35 INFO  : Disconnected from the channel tcfchan#5.
17:43:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:43:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:43:36 INFO  : 'jtag frequency' command is executed.
17:43:36 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:43:36 INFO  : Context for 'APU' is selected.
17:43:36 INFO  : System reset is completed.
17:43:39 INFO  : 'after 3000' command is executed.
17:43:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}' command is executed.
17:43:45 INFO  : Device configured successfully with "D:/Work/rfsoc_project/project_1/app/test_uart/_ide/bitstream/design_1_wrapper.bit"
17:43:45 INFO  : Context for 'APU' is selected.
17:43:54 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
17:43:54 INFO  : 'configparams force-mem-access 1' command is executed.
17:43:54 INFO  : Context for 'APU' is selected.
17:43:54 INFO  : Boot mode is read from the target.
17:43:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:43:54 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:43:55 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:43:55 INFO  : 'set bp_43_55_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:43:56 INFO  : 'con -block -timeout 60' command is executed.
17:43:56 INFO  : 'bpremove $bp_43_55_fsbl_bp' command is executed.
17:43:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:43:56 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:43:56 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test_uart/Debug/test_uart.elf' is downloaded to processor 'psu_cortexa53_0'.
17:43:56 INFO  : 'configparams force-mem-access 0' command is executed.
17:43:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}
fpga -file D:/Work/rfsoc_project/project_1/app/test_uart/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_43_55_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_43_55_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test_uart/Debug/test_uart.elf
configparams force-mem-access 0
----------------End of Script----------------

17:43:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:43:56 INFO  : 'con' command is executed.
17:43:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:43:56 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\test_uart_system\_ide\scripts\systemdebugger_test_uart_system_standalone.tcl'
17:49:48 INFO  : Checking for BSP changes to sync application flags for project 'test_uart'...
17:50:09 INFO  : Disconnected from the channel tcfchan#6.
17:50:10 ERROR : (XRT Server)D:/Software/Vitis2022/Vitis/2022.2/bin/unwrapped/win64.o/xrt_server.exe: error: illegal option '-'
Usage: agent [OPTION]...
Start Target Communication Framework agent.
  -d               run in daemon mode (output is sent to system logger)
  -i               run in interactive mode
  -L<file>         enable logging, use -L- to send log to stderr
  -l<level>        set log level, the level is comma separated list of:
      alloc        memory allocation and deallocation (0x1)
      eventcore    main event queue (0x2)
      waitpid      waitpid() events (0x4)
      events       low-level debugger events (0x8)
      protocol     communication protocol (0x20)
      context      debug context actions (0x40)
      children     debug context children (0x10)
      discovery    discovery (0x80)
      asyncreq     async I/O (0x100)
      proxy        proxy state (0x200)
      tcflog       proxy traffic (0x400)
      elf          ELF reader (0x800)
      stack        stack trace service (0x2000)
      plugin       plugins (0x4000)
      shutdown     shutdown of subsystems (0x8000)
      disasm       disassembly service (0x10000)
  -s<url>          set agent listening port and protocol, default is tcp::0
  -S               print server properties in Json format to stdout
  -g<port>         start GDB Remote Serial Protocol server at the specified TCP port
  -I<idle-seconds> exit if there are no connections for the specified time

17:51:09 ERROR : Timed out. 60 seconds have elapsed while waiting for the XRT server to launch.
17:51:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:51:10 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:51:10 INFO  : 'jtag frequency' command is executed.
17:51:10 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:51:10 INFO  : Context for 'APU' is selected.
17:51:10 INFO  : System reset is completed.
17:51:13 INFO  : 'after 3000' command is executed.
17:51:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}' command is executed.
17:51:19 INFO  : Device configured successfully with "D:/Work/rfsoc_project/project_1/app/test_uart/_ide/bitstream/design_1_wrapper.bit"
17:51:19 INFO  : Context for 'APU' is selected.
17:52:03 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
17:52:03 INFO  : 'configparams force-mem-access 1' command is executed.
17:52:03 INFO  : Context for 'APU' is selected.
17:52:03 INFO  : Boot mode is read from the target.
17:52:03 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:52:03 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:52:04 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:52:04 INFO  : 'set bp_52_4_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:52:05 INFO  : 'con -block -timeout 60' command is executed.
17:52:05 INFO  : 'bpremove $bp_52_4_fsbl_bp' command is executed.
17:52:05 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:52:05 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:52:05 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test_uart/Debug/test_uart.elf' is downloaded to processor 'psu_cortexa53_0'.
17:52:05 INFO  : 'configparams force-mem-access 0' command is executed.
17:52:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}
fpga -file D:/Work/rfsoc_project/project_1/app/test_uart/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_52_4_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_52_4_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test_uart/Debug/test_uart.elf
configparams force-mem-access 0
----------------End of Script----------------

17:52:05 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:52:05 INFO  : 'con' command is executed.
17:52:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:52:05 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\test_uart_system\_ide\scripts\systemdebugger_test_uart_system_standalone.tcl'
17:53:54 INFO  : Checking for BSP changes to sync application flags for project 'test_uart'...
17:54:30 INFO  : Disconnected from the channel tcfchan#7.
17:54:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:54:35 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:54:35 INFO  : 'jtag frequency' command is executed.
17:54:35 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:54:35 INFO  : Context for 'APU' is selected.
17:54:35 INFO  : System reset is completed.
17:54:38 INFO  : 'after 3000' command is executed.
17:54:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}' command is executed.
17:54:44 INFO  : Device configured successfully with "D:/Work/rfsoc_project/project_1/app/test_uart/_ide/bitstream/design_1_wrapper.bit"
17:54:44 INFO  : Context for 'APU' is selected.
17:54:53 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
17:54:53 INFO  : 'configparams force-mem-access 1' command is executed.
17:54:53 INFO  : Context for 'APU' is selected.
17:54:53 INFO  : Boot mode is read from the target.
17:54:53 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:54:53 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:54:54 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:54:54 INFO  : 'set bp_54_54_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:54:55 INFO  : 'con -block -timeout 60' command is executed.
17:54:55 INFO  : 'bpremove $bp_54_54_fsbl_bp' command is executed.
17:54:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:54:55 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:54:55 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test_uart/Debug/test_uart.elf' is downloaded to processor 'psu_cortexa53_0'.
17:54:55 INFO  : 'configparams force-mem-access 0' command is executed.
17:54:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}
fpga -file D:/Work/rfsoc_project/project_1/app/test_uart/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_54_54_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_54_54_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test_uart/Debug/test_uart.elf
configparams force-mem-access 0
----------------End of Script----------------

17:54:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:54:56 INFO  : 'con' command is executed.
17:54:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:54:56 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\test_uart_system\_ide\scripts\systemdebugger_test_uart_system_standalone.tcl'
17:56:20 INFO  : Disconnected from the channel tcfchan#8.
17:56:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:56:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:56:22 INFO  : 'jtag frequency' command is executed.
17:56:22 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:56:22 INFO  : Context for 'APU' is selected.
17:56:22 INFO  : System reset is completed.
17:56:25 INFO  : 'after 3000' command is executed.
17:56:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}' command is executed.
17:56:31 INFO  : Device configured successfully with "D:/Work/rfsoc_project/project_1/app/test_uart/_ide/bitstream/design_1_wrapper.bit"
17:56:31 INFO  : Context for 'APU' is selected.
17:56:41 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
17:56:41 INFO  : 'configparams force-mem-access 1' command is executed.
17:56:41 INFO  : Context for 'APU' is selected.
17:56:41 INFO  : Boot mode is read from the target.
17:56:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:56:41 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:56:41 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:56:41 INFO  : 'set bp_56_41_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:56:42 INFO  : 'con -block -timeout 60' command is executed.
17:56:42 INFO  : 'bpremove $bp_56_41_fsbl_bp' command is executed.
17:56:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:56:42 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:56:43 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test_uart/Debug/test_uart.elf' is downloaded to processor 'psu_cortexa53_0'.
17:56:43 INFO  : 'configparams force-mem-access 0' command is executed.
17:56:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}
fpga -file D:/Work/rfsoc_project/project_1/app/test_uart/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_56_41_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_56_41_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test_uart/Debug/test_uart.elf
configparams force-mem-access 0
----------------End of Script----------------

17:56:43 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:56:43 INFO  : 'con' command is executed.
17:56:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:56:43 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\test_uart_system\_ide\scripts\debugger_test_uart-default.tcl'
17:59:54 INFO  : Checking for BSP changes to sync application flags for project 'test_uart'...
18:00:05 INFO  : Disconnected from the channel tcfchan#9.
18:00:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:00:09 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:00:09 INFO  : 'jtag frequency' command is executed.
18:00:09 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:00:09 INFO  : Context for 'APU' is selected.
18:00:10 INFO  : System reset is completed.
18:00:13 INFO  : 'after 3000' command is executed.
18:00:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}' command is executed.
18:00:19 INFO  : Device configured successfully with "D:/Work/rfsoc_project/project_1/app/test_uart/_ide/bitstream/design_1_wrapper.bit"
18:00:19 INFO  : Context for 'APU' is selected.
18:00:28 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
18:00:28 INFO  : 'configparams force-mem-access 1' command is executed.
18:00:28 INFO  : Context for 'APU' is selected.
18:00:28 INFO  : Boot mode is read from the target.
18:00:28 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:00:28 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:00:29 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:00:29 INFO  : 'set bp_0_29_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:00:30 INFO  : 'con -block -timeout 60' command is executed.
18:00:30 INFO  : 'bpremove $bp_0_29_fsbl_bp' command is executed.
18:00:30 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:00:30 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:00:30 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test_uart/Debug/test_uart.elf' is downloaded to processor 'psu_cortexa53_0'.
18:00:30 INFO  : 'configparams force-mem-access 0' command is executed.
18:00:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}
fpga -file D:/Work/rfsoc_project/project_1/app/test_uart/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_0_29_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_0_29_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test_uart/Debug/test_uart.elf
configparams force-mem-access 0
----------------End of Script----------------

18:00:31 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:00:31 INFO  : 'con' command is executed.
18:00:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:00:31 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\test_uart_system\_ide\scripts\debugger_test_uart-default.tcl'
18:03:29 INFO  : Disconnected from the channel tcfchan#10.
18:03:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:03:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:03:34 INFO  : 'jtag frequency' command is executed.
18:03:34 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:03:34 INFO  : Context for 'APU' is selected.
18:03:34 INFO  : System reset is completed.
18:03:37 INFO  : 'after 3000' command is executed.
18:03:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}' command is executed.
18:03:43 INFO  : Device configured successfully with "D:/Work/rfsoc_project/project_1/app/test_uart/_ide/bitstream/design_1_wrapper.bit"
18:03:43 INFO  : Context for 'APU' is selected.
18:03:52 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
18:03:52 INFO  : 'configparams force-mem-access 1' command is executed.
18:03:52 INFO  : Context for 'APU' is selected.
18:03:52 INFO  : Boot mode is read from the target.
18:03:52 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:03:52 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:03:53 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:03:53 INFO  : 'set bp_3_53_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:03:54 INFO  : 'con -block -timeout 60' command is executed.
18:03:54 INFO  : 'bpremove $bp_3_53_fsbl_bp' command is executed.
18:03:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:03:54 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:03:54 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test_uart/Debug/test_uart.elf' is downloaded to processor 'psu_cortexa53_0'.
18:03:54 INFO  : 'configparams force-mem-access 0' command is executed.
18:03:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}
fpga -file D:/Work/rfsoc_project/project_1/app/test_uart/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_3_53_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_3_53_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test_uart/Debug/test_uart.elf
configparams force-mem-access 0
----------------End of Script----------------

18:03:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:03:54 INFO  : 'con' command is executed.
18:03:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:03:54 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\test_uart_system\_ide\scripts\debugger_test_uart-default.tcl'
18:04:08 INFO  : Disconnected from the channel tcfchan#11.
18:04:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:04:10 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:04:10 INFO  : 'jtag frequency' command is executed.
18:04:10 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:04:10 INFO  : Context for 'APU' is selected.
18:04:10 INFO  : System reset is completed.
18:04:13 INFO  : 'after 3000' command is executed.
18:04:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}' command is executed.
18:04:19 INFO  : Device configured successfully with "D:/Work/rfsoc_project/project_1/app/test_uart/_ide/bitstream/design_1_wrapper.bit"
18:04:19 INFO  : Context for 'APU' is selected.
18:04:28 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
18:04:28 INFO  : 'configparams force-mem-access 1' command is executed.
18:04:28 INFO  : Context for 'APU' is selected.
18:04:28 INFO  : Boot mode is read from the target.
18:04:28 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:04:28 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:04:29 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:04:29 INFO  : 'set bp_4_29_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:04:30 INFO  : 'con -block -timeout 60' command is executed.
18:04:30 INFO  : 'bpremove $bp_4_29_fsbl_bp' command is executed.
18:04:30 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:04:30 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:04:30 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test_uart/Debug/test_uart.elf' is downloaded to processor 'psu_cortexa53_0'.
18:04:30 INFO  : 'configparams force-mem-access 0' command is executed.
18:04:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}
fpga -file D:/Work/rfsoc_project/project_1/app/test_uart/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_4_29_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_4_29_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test_uart/Debug/test_uart.elf
configparams force-mem-access 0
----------------End of Script----------------

18:04:30 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:04:30 INFO  : 'con' command is executed.
18:04:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:04:30 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\test_uart_system\_ide\scripts\debugger_test_uart-default.tcl'
18:05:00 INFO  : Checking for BSP changes to sync application flags for project 'test_uart'...
18:05:02 INFO  : Disconnected from the channel tcfchan#12.
18:05:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:05:10 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
18:05:10 INFO  : 'jtag frequency' command is executed.
18:05:10 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
18:05:10 INFO  : Context for 'APU' is selected.
18:05:11 INFO  : System reset is completed.
18:05:14 INFO  : 'after 3000' command is executed.
18:05:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}' command is executed.
18:05:20 INFO  : Device configured successfully with "D:/Work/rfsoc_project/project_1/app/test_uart/_ide/bitstream/design_1_wrapper.bit"
18:05:20 INFO  : Context for 'APU' is selected.
18:05:29 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
18:05:29 INFO  : 'configparams force-mem-access 1' command is executed.
18:05:29 INFO  : Context for 'APU' is selected.
18:05:29 INFO  : Boot mode is read from the target.
18:05:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:05:29 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:05:29 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
18:05:29 INFO  : 'set bp_5_29_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
18:05:30 INFO  : 'con -block -timeout 60' command is executed.
18:05:31 INFO  : 'bpremove $bp_5_29_fsbl_bp' command is executed.
18:05:31 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:05:31 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
18:05:31 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test_uart/Debug/test_uart.elf' is downloaded to processor 'psu_cortexa53_0'.
18:05:31 INFO  : 'configparams force-mem-access 0' command is executed.
18:05:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}
fpga -file D:/Work/rfsoc_project/project_1/app/test_uart/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_5_29_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_5_29_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test_uart/Debug/test_uart.elf
configparams force-mem-access 0
----------------End of Script----------------

18:05:31 INFO  : Context for processor 'psu_cortexa53_0' is selected.
18:05:31 INFO  : 'con' command is executed.
18:05:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

18:05:31 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\test_uart_system\_ide\scripts\debugger_test_uart-default.tcl'
08:35:38 INFO  : Disconnected from the channel tcfchan#13.
14:19:54 DEBUG : Logs will be stored at 'D:/Work/rfsoc_project/project_1/app/IDE.log'.
14:19:55 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Work\rfsoc_project\project_1\app\temp_xsdb_launch_script.tcl
14:19:58 INFO  : Registering command handlers for Vitis TCF services
14:19:58 INFO  : XSCT server has started successfully.
14:19:58 INFO  : plnx-install-location is set to ''
14:19:59 INFO  : Platform repository initialization has completed.
14:20:05 INFO  : Successfully done setting XSCT server connection channel  
14:20:05 INFO  : Successfully done query RDI_DATADIR 
14:20:05 INFO  : Successfully done setting workspace for the tool. 
10:31:58 DEBUG : Logs will be stored at 'D:/Work/rfsoc_project/project_1/app/IDE.log'.
10:32:00 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Work\rfsoc_project\project_1\app\temp_xsdb_launch_script.tcl
10:32:05 INFO  : XSCT server has started successfully.
10:32:06 INFO  : plnx-install-location is set to ''
10:32:06 INFO  : Successfully done setting XSCT server connection channel  
10:32:06 INFO  : Successfully done setting workspace for the tool. 
10:32:08 INFO  : Registering command handlers for Vitis TCF services
10:32:09 INFO  : Platform repository initialization has completed.
10:32:16 INFO  : Successfully done query RDI_DATADIR 
13:56:00 INFO  : Hardware specification for platform project 'test' is updated.
16:38:49 INFO  : Result from executing command 'getProjects': test
16:38:49 INFO  : Result from executing command 'getPlatforms': test|D:/Work/rfsoc_project/project_1/app/test/export/test/test.xpfm;xilinx_zcu102_base_202220_1|D:/Software/Vitis2022/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|D:/Software/Vitis2022/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|D:/Software/Vitis2022/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
16:42:28 INFO  : Checking for BSP changes to sync application flags for project 'test_si5341'...
16:42:39 INFO  : Updating application flags with new BSP settings...
16:42:40 INFO  : Successfully updated application flags for project test_si5341.
16:42:52 INFO  : The hardware specification used by project 'test_si5341' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
16:42:52 INFO  : The file 'D:\Work\rfsoc_project\project_1\app\test_si5341\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
16:42:53 INFO  : The updated bitstream files are copied from platform to folder 'D:\Work\rfsoc_project\project_1\app\test_si5341\_ide\bitstream' in project 'test_si5341'.
16:42:53 INFO  : The file 'D:\Work\rfsoc_project\project_1\app\test_si5341\_ide\psinit\psu_init.tcl' stored in project is removed.
16:42:53 INFO  : The updated ps init files are copied from platform to folder 'D:\Work\rfsoc_project\project_1\app\test_si5341\_ide\psinit' in project 'test_si5341'.
20:23:34 DEBUG : Logs will be stored at 'D:/Work/rfsoc_project/project_1/app/IDE.log'.
20:23:35 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Work\rfsoc_project\project_1\app\temp_xsdb_launch_script.tcl
20:23:40 INFO  : XSCT server has started successfully.
20:23:40 INFO  : Successfully done setting XSCT server connection channel  
20:23:40 INFO  : plnx-install-location is set to ''
20:23:40 INFO  : Successfully done setting workspace for the tool. 
20:23:41 INFO  : Registering command handlers for Vitis TCF services
20:23:41 INFO  : Platform repository initialization has completed.
20:23:47 INFO  : Successfully done query RDI_DATADIR 
20:24:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:24:15 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:24:15 INFO  : 'jtag frequency' command is executed.
20:24:15 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:24:15 INFO  : Context for 'APU' is selected.
20:24:15 INFO  : System reset is completed.
20:24:18 INFO  : 'after 3000' command is executed.
20:24:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}' command is executed.
20:24:25 INFO  : Device configured successfully with "D:/Work/rfsoc_project/project_1/app/test_si5341/_ide/bitstream/design_1_wrapper.bit"
20:24:25 INFO  : Context for 'APU' is selected.
20:24:26 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
20:24:26 INFO  : 'configparams force-mem-access 1' command is executed.
20:24:26 INFO  : Context for 'APU' is selected.
20:24:26 INFO  : Boot mode is read from the target.
20:24:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:24:26 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:24:27 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
20:24:27 INFO  : 'set bp_24_27_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
20:24:28 INFO  : 'con -block -timeout 60' command is executed.
20:24:28 INFO  : 'bpremove $bp_24_27_fsbl_bp' command is executed.
20:24:28 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:24:28 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:24:28 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test_si5341/Debug/test_si5341.elf' is downloaded to processor 'psu_cortexa53_0'.
20:24:28 INFO  : 'configparams force-mem-access 0' command is executed.
20:24:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}
fpga -file D:/Work/rfsoc_project/project_1/app/test_si5341/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_24_27_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_24_27_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test_si5341/Debug/test_si5341.elf
configparams force-mem-access 0
----------------End of Script----------------

20:24:28 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:24:28 INFO  : 'con' command is executed.
20:24:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

20:24:28 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\test_si5341_system\_ide\scripts\systemdebugger_test_si5341_system_standalone.tcl'
20:56:53 INFO  : Disconnected from the channel tcfchan#1.
20:56:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:56:53 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
20:56:53 INFO  : 'jtag frequency' command is executed.
20:56:53 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
20:56:53 INFO  : Context for 'APU' is selected.
20:56:54 INFO  : System reset is completed.
20:56:57 INFO  : 'after 3000' command is executed.
20:56:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}' command is executed.
20:57:03 INFO  : Device configured successfully with "D:/Work/rfsoc_project/project_1/app/test_si5341/_ide/bitstream/design_1_wrapper.bit"
20:57:03 INFO  : Context for 'APU' is selected.
20:57:19 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
20:57:19 INFO  : 'configparams force-mem-access 1' command is executed.
20:57:19 INFO  : Context for 'APU' is selected.
20:57:19 INFO  : Boot mode is read from the target.
20:57:19 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:57:19 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:57:20 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
20:57:20 INFO  : 'set bp_57_20_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
20:57:21 INFO  : 'con -block -timeout 60' command is executed.
20:57:21 INFO  : 'bpremove $bp_57_20_fsbl_bp' command is executed.
20:57:21 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:57:21 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
20:57:22 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test_si5341/Debug/test_si5341.elf' is downloaded to processor 'psu_cortexa53_0'.
20:57:22 INFO  : 'configparams force-mem-access 0' command is executed.
20:57:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}
fpga -file D:/Work/rfsoc_project/project_1/app/test_si5341/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_57_20_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_57_20_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test_si5341/Debug/test_si5341.elf
configparams force-mem-access 0
----------------End of Script----------------

20:57:22 INFO  : Context for processor 'psu_cortexa53_0' is selected.
20:57:22 INFO  : 'con' command is executed.
20:57:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

20:57:22 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\test_si5341_system\_ide\scripts\systemdebugger_test_si5341_system_standalone.tcl'
21:00:39 INFO  : Disconnected from the channel tcfchan#2.
21:00:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:00:40 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:00:40 INFO  : 'jtag frequency' command is executed.
21:00:40 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
21:00:40 INFO  : Context for 'APU' is selected.
21:00:40 INFO  : System reset is completed.
21:00:43 INFO  : 'after 3000' command is executed.
21:00:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}' command is executed.
21:00:50 INFO  : Device configured successfully with "D:/Work/rfsoc_project/project_1/app/test_si5341/_ide/bitstream/design_1_wrapper.bit"
21:00:50 INFO  : Context for 'APU' is selected.
21:01:06 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
21:01:06 INFO  : 'configparams force-mem-access 1' command is executed.
21:01:07 INFO  : Context for 'APU' is selected.
21:01:07 INFO  : Boot mode is read from the target.
21:01:07 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:01:07 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:01:07 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
21:01:07 INFO  : 'set bp_1_7_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
21:01:08 INFO  : 'con -block -timeout 60' command is executed.
21:01:08 INFO  : 'bpremove $bp_1_7_fsbl_bp' command is executed.
21:01:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:01:08 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:01:08 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test_si5341/Debug/test_si5341.elf' is downloaded to processor 'psu_cortexa53_0'.
21:01:08 INFO  : 'configparams force-mem-access 0' command is executed.
21:01:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}
fpga -file D:/Work/rfsoc_project/project_1/app/test_si5341/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_1_7_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_1_7_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test_si5341/Debug/test_si5341.elf
configparams force-mem-access 0
----------------End of Script----------------

21:01:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:01:08 INFO  : 'con' command is executed.
21:01:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

21:01:08 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\test_si5341_system\_ide\scripts\systemdebugger_test_si5341_system_standalone.tcl'
21:06:08 INFO  : Disconnected from the channel tcfchan#3.
21:06:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:06:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:06:08 INFO  : 'jtag frequency' command is executed.
21:06:08 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
21:06:08 INFO  : Context for 'APU' is selected.
21:06:09 INFO  : System reset is completed.
21:06:12 INFO  : 'after 3000' command is executed.
21:06:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}' command is executed.
21:06:18 INFO  : Device configured successfully with "D:/Work/rfsoc_project/project_1/app/test_si5341/_ide/bitstream/design_1_wrapper.bit"
21:06:18 INFO  : Context for 'APU' is selected.
21:06:33 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
21:06:33 INFO  : 'configparams force-mem-access 1' command is executed.
21:06:33 INFO  : Context for 'APU' is selected.
21:06:33 INFO  : Boot mode is read from the target.
21:06:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:06:34 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:06:34 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
21:06:34 INFO  : 'set bp_6_34_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
21:06:35 INFO  : 'con -block -timeout 60' command is executed.
21:06:35 INFO  : 'bpremove $bp_6_34_fsbl_bp' command is executed.
21:06:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:06:35 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
21:06:36 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test_si5341/Debug/test_si5341.elf' is downloaded to processor 'psu_cortexa53_0'.
21:06:36 INFO  : 'configparams force-mem-access 0' command is executed.
21:06:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}
fpga -file D:/Work/rfsoc_project/project_1/app/test_si5341/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_6_34_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_6_34_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test_si5341/Debug/test_si5341.elf
configparams force-mem-access 0
----------------End of Script----------------

21:06:36 INFO  : Context for processor 'psu_cortexa53_0' is selected.
21:06:36 INFO  : 'con' command is executed.
21:06:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

21:06:36 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\test_si5341_system\_ide\scripts\systemdebugger_test_si5341_system_standalone.tcl'
21:07:03 INFO  : Disconnected from the channel tcfchan#4.
10:18:05 DEBUG : Logs will be stored at 'D:/Work/rfsoc_project/project_1/app/IDE.log'.
10:18:06 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Work\rfsoc_project\project_1\app\temp_xsdb_launch_script.tcl
10:18:08 INFO  : Registering command handlers for Vitis TCF services
10:18:08 INFO  : Platform repository initialization has completed.
10:18:09 INFO  : XSCT server has started successfully.
10:18:13 INFO  : plnx-install-location is set to ''
10:18:13 INFO  : Successfully done query RDI_DATADIR 
10:18:13 INFO  : Successfully done setting XSCT server connection channel  
10:18:13 INFO  : Successfully done setting workspace for the tool. 
10:24:06 INFO  : The hardware specification used by project 'test_uart' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
10:24:06 INFO  : The file 'D:\Work\rfsoc_project\project_1\app\test_uart\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
10:24:06 INFO  : The updated bitstream files are copied from platform to folder 'D:\Work\rfsoc_project\project_1\app\test_uart\_ide\bitstream' in project 'test_uart'.
10:24:06 INFO  : The file 'D:\Work\rfsoc_project\project_1\app\test_uart\_ide\psinit\psu_init.tcl' stored in project is removed.
10:24:07 INFO  : The updated ps init files are copied from platform to folder 'D:\Work\rfsoc_project\project_1\app\test_uart\_ide\psinit' in project 'test_uart'.
10:24:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:24:11 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:24:11 INFO  : 'jtag frequency' command is executed.
10:24:11 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:24:11 INFO  : Context for 'APU' is selected.
10:24:11 INFO  : System reset is completed.
10:24:14 INFO  : 'after 3000' command is executed.
10:24:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}' command is executed.
10:24:21 INFO  : Device configured successfully with "D:/Work/rfsoc_project/project_1/app/test_uart/_ide/bitstream/design_1_wrapper.bit"
10:24:21 INFO  : Context for 'APU' is selected.
10:24:21 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
10:24:21 INFO  : 'configparams force-mem-access 1' command is executed.
10:24:21 INFO  : Context for 'APU' is selected.
10:24:21 INFO  : Boot mode is read from the target.
10:24:21 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:24:21 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:24:22 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:24:22 INFO  : 'set bp_24_22_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:24:23 INFO  : 'con -block -timeout 60' command is executed.
10:24:23 INFO  : 'bpremove $bp_24_22_fsbl_bp' command is executed.
10:24:23 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:24:23 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:24:23 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test_uart/Debug/test_uart.elf' is downloaded to processor 'psu_cortexa53_0'.
10:24:23 INFO  : 'configparams force-mem-access 0' command is executed.
10:24:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}
fpga -file D:/Work/rfsoc_project/project_1/app/test_uart/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_24_22_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_24_22_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test_uart/Debug/test_uart.elf
configparams force-mem-access 0
----------------End of Script----------------

10:24:23 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:24:23 INFO  : 'con' command is executed.
10:24:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

10:24:23 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\test_uart_system\_ide\scripts\systemdebugger_test_uart_system_standalone.tcl'
10:48:34 INFO  : Result from executing command 'getProjects': test
10:48:34 INFO  : Result from executing command 'getPlatforms': test|D:/Work/rfsoc_project/project_1/app/test/export/test/test.xpfm;xilinx_zcu102_base_202220_1|D:/Software/Vitis2022/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|D:/Software/Vitis2022/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|D:/Software/Vitis2022/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
10:56:44 INFO  : Checking for BSP changes to sync application flags for project 'test_adc'...
10:57:08 INFO  : Disconnected from the channel tcfchan#1.
10:57:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:57:09 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:57:09 INFO  : 'jtag frequency' command is executed.
10:57:09 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:57:09 INFO  : Context for 'APU' is selected.
10:57:20 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
10:57:20 INFO  : 'configparams force-mem-access 1' command is executed.
10:57:20 INFO  : Context for 'APU' is selected.
10:57:20 INFO  : Boot mode is read from the target.
10:57:20 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:57:20 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:57:21 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
10:57:21 INFO  : 'set bp_57_21_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
10:58:22 WARN  : Exit breakpoint of FSBL (XFsbl_Exit) is not hit within allocated wait time of '60' seconds.
Note: To wait for a fixed amount of time specify the FSBL function as empty in launch configuration. Use 'IDE_FSBL_BP_HIT_WAIT_TIME' environment variable in launch configuration to modify the wait time (seconds).
Reason: timeout: target has not halted
10:58:22 INFO  : 'bpremove $bp_57_21_fsbl_bp' command is executed.
10:58:23 INFO  : Context for processor 'psu_cortexa53_0' is selected.
10:58:23 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
10:58:23 ERROR : Memory write error at 0x0. Cannot read sctlr_el3. Cannot read r0. Cortex-A53 #0: EDITR not ready
10:58:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_57_21_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_57_21_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test_uart/Debug/test_uart.elf
----------------End of Script----------------

10:58:23 ERROR : Memory write error at 0x0. Cannot read sctlr_el3. Cannot read r0. Cortex-A53 #0: EDITR not ready
10:58:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:58:57 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:58:57 INFO  : 'jtag frequency' command is executed.
10:58:57 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:58:57 INFO  : Context for 'APU' is selected.
10:58:57 ERROR : can't read "map": no such variable
10:58:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
----------------End of Script----------------

10:58:57 ERROR : can't read "map": no such variable
10:59:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:59:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
10:59:02 INFO  : 'jtag frequency' command is executed.
10:59:02 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
10:59:02 INFO  : Context for 'APU' is selected.
10:59:02 ERROR : can't read "map": no such variable
10:59:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
----------------End of Script----------------

10:59:02 ERROR : can't read "map": no such variable
11:08:03 INFO  : Checking for BSP changes to sync application flags for project 'test_uart'...
11:08:03 INFO  : Updating application flags with new BSP settings...
11:08:03 INFO  : Successfully updated application flags for project test_uart.
11:08:58 INFO  : Checking for BSP changes to sync application flags for project 'test_uart'...
11:09:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:09:21 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:09:21 INFO  : 'jtag frequency' command is executed.
11:09:21 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:09:21 INFO  : Context for 'APU' is selected.
11:09:21 INFO  : System reset is completed.
11:09:24 INFO  : 'after 3000' command is executed.
11:09:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}' command is executed.
11:09:31 INFO  : Device configured successfully with "D:/Work/rfsoc_project/project_1/app/test_uart/_ide/bitstream/design_1_wrapper.bit"
11:09:31 INFO  : Context for 'APU' is selected.
11:09:31 ERROR : can't read "map": no such variable
11:09:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}
fpga -file D:/Work/rfsoc_project/project_1/app/test_uart/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
----------------End of Script----------------

11:09:31 ERROR : can't read "map": no such variable
11:11:34 DEBUG : Logs will be stored at 'D:/Work/rfsoc_project/project_1/app/IDE.log'.
11:11:34 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Work\rfsoc_project\project_1\app\temp_xsdb_launch_script.tcl
11:11:37 INFO  : Registering command handlers for Vitis TCF services
11:11:37 INFO  : Platform repository initialization has completed.
11:11:37 INFO  : XSCT server has started successfully.
11:11:40 INFO  : plnx-install-location is set to ''
11:11:40 INFO  : Successfully done setting XSCT server connection channel  
11:11:40 INFO  : Successfully done query RDI_DATADIR 
11:11:40 INFO  : Successfully done setting workspace for the tool. 
11:12:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:12:23 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:12:23 INFO  : 'jtag frequency' command is executed.
11:12:23 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:12:23 INFO  : Context for 'APU' is selected.
11:12:23 INFO  : System reset is completed.
11:12:26 INFO  : 'after 3000' command is executed.
11:12:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}' command is executed.
11:12:32 INFO  : Device configured successfully with "D:/Work/rfsoc_project/project_1/app/test_uart/_ide/bitstream/design_1_wrapper.bit"
11:12:32 INFO  : Context for 'APU' is selected.
11:12:33 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
11:12:33 INFO  : 'configparams force-mem-access 1' command is executed.
11:12:33 INFO  : Context for 'APU' is selected.
11:12:33 INFO  : Boot mode is read from the target.
11:12:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:12:33 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:12:33 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:12:33 INFO  : 'set bp_12_33_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:12:34 INFO  : 'con -block -timeout 60' command is executed.
11:12:34 INFO  : 'bpremove $bp_12_33_fsbl_bp' command is executed.
11:12:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:12:34 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:12:35 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test_uart/Debug/test_uart.elf' is downloaded to processor 'psu_cortexa53_0'.
11:12:35 INFO  : 'configparams force-mem-access 0' command is executed.
11:12:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}
fpga -file D:/Work/rfsoc_project/project_1/app/test_uart/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_12_33_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_12_33_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test_uart/Debug/test_uart.elf
configparams force-mem-access 0
----------------End of Script----------------

11:12:36 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:12:36 INFO  : 'con' command is executed.
11:12:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

11:12:36 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\test_uart_system\_ide\scripts\systemdebugger_test_uart_system_standalone.tcl'
11:13:00 INFO  : Checking for BSP changes to sync application flags for project 'test_uart'...
11:13:11 ERROR : (XSDB Server)ERROR: [Hsi 55-1571] The design file D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa is already opened

11:14:08 INFO  : Disconnected from the channel tcfchan#1.
11:14:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:14:08 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:14:08 INFO  : 'jtag frequency' command is executed.
11:14:08 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:14:08 INFO  : Context for 'APU' is selected.
11:14:08 INFO  : System reset is completed.
11:14:11 INFO  : 'after 3000' command is executed.
11:14:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}' command is executed.
11:14:18 INFO  : Device configured successfully with "D:/Work/rfsoc_project/project_1/app/test_uart/_ide/bitstream/design_1_wrapper.bit"
11:14:18 INFO  : Context for 'APU' is selected.
11:14:33 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
11:14:33 INFO  : 'configparams force-mem-access 1' command is executed.
11:14:33 INFO  : Context for 'APU' is selected.
11:14:33 INFO  : Boot mode is read from the target.
11:14:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:14:34 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:14:34 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:14:34 INFO  : 'set bp_14_34_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:14:35 INFO  : 'con -block -timeout 60' command is executed.
11:14:35 INFO  : 'bpremove $bp_14_34_fsbl_bp' command is executed.
11:14:35 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:14:35 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:14:36 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test_uart/Debug/test_uart.elf' is downloaded to processor 'psu_cortexa53_0'.
11:14:36 INFO  : 'configparams force-mem-access 0' command is executed.
11:14:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}
fpga -file D:/Work/rfsoc_project/project_1/app/test_uart/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_14_34_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_14_34_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test_uart/Debug/test_uart.elf
configparams force-mem-access 0
----------------End of Script----------------

11:14:36 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:14:36 INFO  : 'con' command is executed.
11:14:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

11:14:36 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\test_uart_system\_ide\scripts\systemdebugger_test_uart_system_standalone.tcl'
11:15:09 INFO  : Checking for BSP changes to sync application flags for project 'test_uart'...
11:15:23 INFO  : Disconnected from the channel tcfchan#3.
11:15:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:15:25 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:15:25 INFO  : 'jtag frequency' command is executed.
11:15:25 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:15:25 INFO  : Context for 'APU' is selected.
11:15:36 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
11:15:36 INFO  : 'configparams force-mem-access 1' command is executed.
11:15:36 INFO  : Context for 'APU' is selected.
11:15:36 INFO  : Boot mode is read from the target.
11:15:36 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:15:36 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:15:36 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:15:36 INFO  : 'set bp_15_36_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:16:37 WARN  : Exit breakpoint of FSBL (XFsbl_Exit) is not hit within allocated wait time of '60' seconds.
Note: To wait for a fixed amount of time specify the FSBL function as empty in launch configuration. Use 'IDE_FSBL_BP_HIT_WAIT_TIME' environment variable in launch configuration to modify the wait time (seconds).
Reason: timeout: target has not halted
11:16:37 INFO  : 'bpremove $bp_15_36_fsbl_bp' command is executed.
11:16:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:16:41 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:16:41 ERROR : Memory write error at 0x0. Cannot read sctlr_el3. Cannot read r0. Cortex-A53 #0: EDITR not ready
11:16:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_15_36_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_15_36_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test_uart/Debug/test_uart.elf
----------------End of Script----------------

11:16:41 ERROR : Memory write error at 0x0. Cannot read sctlr_el3. Cannot read r0. Cortex-A53 #0: EDITR not ready
11:16:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:16:46 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:16:46 INFO  : 'jtag frequency' command is executed.
11:16:46 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:16:46 INFO  : Context for 'APU' is selected.
11:16:46 ERROR : can't read "map": no such variable
11:16:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
----------------End of Script----------------

11:16:46 ERROR : can't read "map": no such variable
11:17:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:17:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:17:05 INFO  : 'jtag frequency' command is executed.
11:17:05 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:17:05 INFO  : Context for 'APU' is selected.
11:17:05 INFO  : System reset is completed.
11:17:08 INFO  : 'after 3000' command is executed.
11:17:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}' command is executed.
11:17:15 INFO  : Device configured successfully with "D:/Work/rfsoc_project/project_1/app/test_uart/_ide/bitstream/design_1_wrapper.bit"
11:17:15 INFO  : Context for 'APU' is selected.
11:17:15 ERROR : can't read "map": no such variable
11:17:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}
fpga -file D:/Work/rfsoc_project/project_1/app/test_uart/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
----------------End of Script----------------

11:17:15 ERROR : can't read "map": no such variable
11:18:29 DEBUG : Logs will be stored at 'D:/Work/rfsoc_project/project_1/app/IDE.log'.
11:18:30 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Work\rfsoc_project\project_1\app\temp_xsdb_launch_script.tcl
11:18:32 INFO  : Registering command handlers for Vitis TCF services
11:18:32 INFO  : XSCT server has started successfully.
11:18:32 INFO  : Platform repository initialization has completed.
11:18:35 INFO  : plnx-install-location is set to ''
11:18:35 INFO  : Successfully done setting XSCT server connection channel  
11:18:35 INFO  : Successfully done query RDI_DATADIR 
11:18:35 INFO  : Successfully done setting workspace for the tool. 
11:19:02 INFO  : Checking for BSP changes to sync application flags for project 'test_uart'...
11:19:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:19:06 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:19:06 INFO  : 'jtag frequency' command is executed.
11:19:06 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:19:06 INFO  : Context for 'APU' is selected.
11:19:07 INFO  : System reset is completed.
11:19:10 INFO  : 'after 3000' command is executed.
11:19:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}' command is executed.
11:19:16 INFO  : Device configured successfully with "D:/Work/rfsoc_project/project_1/app/test_uart/_ide/bitstream/design_1_wrapper.bit"
11:19:16 INFO  : Context for 'APU' is selected.
11:19:17 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
11:19:17 INFO  : 'configparams force-mem-access 1' command is executed.
11:19:17 INFO  : Context for 'APU' is selected.
11:19:17 INFO  : Boot mode is read from the target.
11:19:17 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:19:17 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:19:17 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:19:17 INFO  : 'set bp_19_17_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:19:18 INFO  : 'con -block -timeout 60' command is executed.
11:19:18 INFO  : 'bpremove $bp_19_17_fsbl_bp' command is executed.
11:19:18 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:19:18 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:19:19 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test_uart/Debug/test_uart.elf' is downloaded to processor 'psu_cortexa53_0'.
11:19:19 INFO  : 'configparams force-mem-access 0' command is executed.
11:19:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}
fpga -file D:/Work/rfsoc_project/project_1/app/test_uart/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_19_17_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_19_17_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test_uart/Debug/test_uart.elf
configparams force-mem-access 0
----------------End of Script----------------

11:19:19 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:19:19 INFO  : 'con' command is executed.
11:19:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

11:19:19 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\test_uart_system\_ide\scripts\debugger_test_uart-default.tcl'
11:23:05 INFO  : Checking for BSP changes to sync application flags for project 'test_uart'...
11:23:16 INFO  : Disconnected from the channel tcfchan#1.
11:23:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:23:17 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:23:17 INFO  : 'jtag frequency' command is executed.
11:23:17 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:23:17 INFO  : Context for 'APU' is selected.
11:23:18 INFO  : System reset is completed.
11:23:21 INFO  : 'after 3000' command is executed.
11:23:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}' command is executed.
11:23:27 INFO  : Device configured successfully with "D:/Work/rfsoc_project/project_1/app/test_uart/_ide/bitstream/design_1_wrapper.bit"
11:23:27 INFO  : Context for 'APU' is selected.
11:23:38 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
11:23:38 INFO  : 'configparams force-mem-access 1' command is executed.
11:23:38 INFO  : Context for 'APU' is selected.
11:23:38 INFO  : Boot mode is read from the target.
11:23:38 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:23:38 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:23:39 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:23:39 INFO  : 'set bp_23_39_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:23:40 INFO  : 'con -block -timeout 60' command is executed.
11:23:40 INFO  : 'bpremove $bp_23_39_fsbl_bp' command is executed.
11:23:40 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:23:40 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:23:41 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test_uart/Debug/test_uart.elf' is downloaded to processor 'psu_cortexa53_0'.
11:23:41 INFO  : 'configparams force-mem-access 0' command is executed.
11:23:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}
fpga -file D:/Work/rfsoc_project/project_1/app/test_uart/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_23_39_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_23_39_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test_uart/Debug/test_uart.elf
configparams force-mem-access 0
----------------End of Script----------------

11:23:41 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:23:41 INFO  : 'con' command is executed.
11:23:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

11:23:41 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\test_uart_system\_ide\scripts\debugger_test_uart-default.tcl'
11:24:51 INFO  : Checking for BSP changes to sync application flags for project 'test_uart'...
11:25:04 INFO  : Disconnected from the channel tcfchan#2.
11:25:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:25:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:25:05 INFO  : 'jtag frequency' command is executed.
11:25:05 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:25:05 INFO  : Context for 'APU' is selected.
11:25:06 INFO  : System reset is completed.
11:25:09 INFO  : 'after 3000' command is executed.
11:25:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}' command is executed.
11:25:15 INFO  : Device configured successfully with "D:/Work/rfsoc_project/project_1/app/test_uart/_ide/bitstream/design_1_wrapper.bit"
11:25:15 INFO  : Context for 'APU' is selected.
11:25:26 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
11:25:26 INFO  : 'configparams force-mem-access 1' command is executed.
11:25:26 INFO  : Context for 'APU' is selected.
11:25:26 INFO  : Boot mode is read from the target.
11:25:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:25:26 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:25:27 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:25:27 INFO  : 'set bp_25_27_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:25:28 INFO  : 'con -block -timeout 60' command is executed.
11:25:28 INFO  : 'bpremove $bp_25_27_fsbl_bp' command is executed.
11:25:28 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:25:28 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:25:29 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test_uart/Debug/test_uart.elf' is downloaded to processor 'psu_cortexa53_0'.
11:25:29 INFO  : 'configparams force-mem-access 0' command is executed.
11:25:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}
fpga -file D:/Work/rfsoc_project/project_1/app/test_uart/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_25_27_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_25_27_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test_uart/Debug/test_uart.elf
configparams force-mem-access 0
----------------End of Script----------------

11:25:29 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:25:29 INFO  : 'con' command is executed.
11:25:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

11:25:29 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\test_uart_system\_ide\scripts\debugger_test_uart-default.tcl'
11:25:41 INFO  : Checking for BSP changes to sync application flags for project 'test_uart'...
11:26:21 INFO  : Checking for BSP changes to sync application flags for project 'test_uart'...
11:26:30 INFO  : Disconnected from the channel tcfchan#3.
11:26:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:26:32 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
11:26:32 INFO  : 'jtag frequency' command is executed.
11:26:32 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
11:26:32 INFO  : Context for 'APU' is selected.
11:26:32 INFO  : System reset is completed.
11:26:35 INFO  : 'after 3000' command is executed.
11:26:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}' command is executed.
11:26:42 INFO  : Device configured successfully with "D:/Work/rfsoc_project/project_1/app/test_uart/_ide/bitstream/design_1_wrapper.bit"
11:26:42 INFO  : Context for 'APU' is selected.
11:26:52 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
11:26:52 INFO  : 'configparams force-mem-access 1' command is executed.
11:26:52 INFO  : Context for 'APU' is selected.
11:26:52 INFO  : Boot mode is read from the target.
11:26:52 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:26:53 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:26:53 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
11:26:53 INFO  : 'set bp_26_53_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
11:26:53 INFO  : 'con -block -timeout 60' command is executed.
11:26:53 INFO  : 'bpremove $bp_26_53_fsbl_bp' command is executed.
11:26:53 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:26:53 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
11:26:54 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test_uart/Debug/test_uart.elf' is downloaded to processor 'psu_cortexa53_0'.
11:26:54 INFO  : 'configparams force-mem-access 0' command is executed.
11:26:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}
fpga -file D:/Work/rfsoc_project/project_1/app/test_uart/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_26_53_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_26_53_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test_uart/Debug/test_uart.elf
configparams force-mem-access 0
----------------End of Script----------------

11:26:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
11:26:54 INFO  : 'con' command is executed.
11:26:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

11:26:54 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\test_uart_system\_ide\scripts\debugger_test_uart-default.tcl'
11:42:28 INFO  : Hardware specification for platform project 'test' is updated.
12:08:43 INFO  : Result from executing command 'getProjects': test
12:08:43 INFO  : Result from executing command 'getPlatforms': test|D:/Work/rfsoc_project/project_1/app/test/export/test/test.xpfm;xilinx_zcu102_base_202220_1|D:/Software/Vitis2022/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|D:/Software/Vitis2022/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|D:/Software/Vitis2022/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
14:20:50 INFO  : Checking for BSP changes to sync application flags for project 'test_uart'...
14:21:25 INFO  : Checking for BSP changes to sync application flags for project 'test_uart'...
14:21:40 INFO  : Disconnected from the channel tcfchan#4.
14:21:41 INFO  : The hardware specification used by project 'test_uart' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
14:21:41 INFO  : The file 'D:\Work\rfsoc_project\project_1\app\test_uart\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
14:21:41 INFO  : The updated bitstream files are copied from platform to folder 'D:\Work\rfsoc_project\project_1\app\test_uart\_ide\bitstream' in project 'test_uart'.
14:21:41 INFO  : The file 'D:\Work\rfsoc_project\project_1\app\test_uart\_ide\psinit\psu_init.tcl' stored in project is removed.
14:21:41 INFO  : The updated ps init files are copied from platform to folder 'D:\Work\rfsoc_project\project_1\app\test_uart\_ide\psinit' in project 'test_uart'.
14:21:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:21:42 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:21:42 INFO  : 'jtag frequency' command is executed.
14:21:42 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:21:42 INFO  : Context for 'APU' is selected.
14:21:42 INFO  : System reset is completed.
14:21:45 INFO  : 'after 3000' command is executed.
14:21:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}' command is executed.
14:21:52 INFO  : Device configured successfully with "D:/Work/rfsoc_project/project_1/app/test_uart/_ide/bitstream/design_1_wrapper.bit"
14:21:52 INFO  : Context for 'APU' is selected.
14:21:52 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
14:21:52 INFO  : 'configparams force-mem-access 1' command is executed.
14:21:52 INFO  : Context for 'APU' is selected.
14:21:52 INFO  : Boot mode is read from the target.
14:21:52 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:21:52 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:21:53 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:21:53 INFO  : 'set bp_21_53_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:21:54 INFO  : 'con -block -timeout 60' command is executed.
14:21:54 INFO  : 'bpremove $bp_21_53_fsbl_bp' command is executed.
14:21:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:21:54 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:21:55 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test_uart/Debug/test_uart.elf' is downloaded to processor 'psu_cortexa53_0'.
14:21:55 INFO  : 'configparams force-mem-access 0' command is executed.
14:21:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}
fpga -file D:/Work/rfsoc_project/project_1/app/test_uart/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_21_53_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_21_53_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test_uart/Debug/test_uart.elf
configparams force-mem-access 0
----------------End of Script----------------

14:21:55 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:21:55 INFO  : 'con' command is executed.
14:21:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:21:55 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\test_uart_system\_ide\scripts\debugger_test_uart-default.tcl'
14:26:09 INFO  : Checking for BSP changes to sync application flags for project 'test_uart'...
14:29:00 INFO  : Checking for BSP changes to sync application flags for project 'test_uart'...
14:29:15 INFO  : Disconnected from the channel tcfchan#6.
14:29:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:29:17 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:29:17 INFO  : 'jtag frequency' command is executed.
14:29:17 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:29:17 INFO  : Context for 'APU' is selected.
14:29:17 INFO  : System reset is completed.
14:29:20 INFO  : 'after 3000' command is executed.
14:29:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}' command is executed.
14:29:26 INFO  : Device configured successfully with "D:/Work/rfsoc_project/project_1/app/test_uart/_ide/bitstream/design_1_wrapper.bit"
14:29:26 INFO  : Context for 'APU' is selected.
14:29:26 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
14:29:26 INFO  : 'configparams force-mem-access 1' command is executed.
14:29:26 INFO  : Context for 'APU' is selected.
14:29:26 INFO  : Boot mode is read from the target.
14:29:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:29:27 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:29:27 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:29:27 INFO  : 'set bp_29_27_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:29:28 INFO  : 'con -block -timeout 60' command is executed.
14:29:28 INFO  : 'bpremove $bp_29_27_fsbl_bp' command is executed.
14:29:28 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:29:28 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:29:30 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test_uart/Debug/test_uart.elf' is downloaded to processor 'psu_cortexa53_0'.
14:29:30 INFO  : 'configparams force-mem-access 0' command is executed.
14:29:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}
fpga -file D:/Work/rfsoc_project/project_1/app/test_uart/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_29_27_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_29_27_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test_uart/Debug/test_uart.elf
configparams force-mem-access 0
----------------End of Script----------------

14:29:30 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:29:30 INFO  : 'con' command is executed.
14:29:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:29:30 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\test_uart_system\_ide\scripts\debugger_test_uart-default.tcl'
14:33:51 INFO  : Checking for BSP changes to sync application flags for project 'test_uart'...
14:34:21 INFO  : Disconnected from the channel tcfchan#7.
14:34:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:34:23 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:34:23 INFO  : 'jtag frequency' command is executed.
14:34:23 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:34:23 INFO  : Context for 'APU' is selected.
14:34:23 INFO  : System reset is completed.
14:34:26 INFO  : 'after 3000' command is executed.
14:34:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}' command is executed.
14:34:33 INFO  : Device configured successfully with "D:/Work/rfsoc_project/project_1/app/test_uart/_ide/bitstream/design_1_wrapper.bit"
14:34:33 INFO  : Context for 'APU' is selected.
14:34:34 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
14:34:34 INFO  : 'configparams force-mem-access 1' command is executed.
14:34:34 INFO  : Context for 'APU' is selected.
14:34:34 INFO  : Boot mode is read from the target.
14:34:34 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:34:34 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:34:35 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:34:35 INFO  : 'set bp_34_35_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:34:36 INFO  : 'con -block -timeout 60' command is executed.
14:34:36 INFO  : 'bpremove $bp_34_35_fsbl_bp' command is executed.
14:34:36 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:34:36 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:34:38 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test_uart/Debug/test_uart.elf' is downloaded to processor 'psu_cortexa53_0'.
14:34:38 INFO  : 'configparams force-mem-access 0' command is executed.
14:34:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}
fpga -file D:/Work/rfsoc_project/project_1/app/test_uart/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_34_35_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_34_35_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test_uart/Debug/test_uart.elf
configparams force-mem-access 0
----------------End of Script----------------

14:34:38 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:34:38 INFO  : 'con' command is executed.
14:34:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:34:38 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\test_uart_system\_ide\scripts\debugger_test_uart-default.tcl'
14:40:16 INFO  : Checking for BSP changes to sync application flags for project 'test_uart'...
14:40:30 INFO  : Disconnected from the channel tcfchan#8.
14:40:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:40:31 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:40:31 INFO  : 'jtag frequency' command is executed.
14:40:31 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:40:31 INFO  : Context for 'APU' is selected.
14:40:31 INFO  : System reset is completed.
14:40:34 INFO  : 'after 3000' command is executed.
14:40:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}' command is executed.
14:40:41 INFO  : Device configured successfully with "D:/Work/rfsoc_project/project_1/app/test_uart/_ide/bitstream/design_1_wrapper.bit"
14:40:42 INFO  : Context for 'APU' is selected.
14:40:42 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
14:40:42 INFO  : 'configparams force-mem-access 1' command is executed.
14:40:42 INFO  : Context for 'APU' is selected.
14:40:42 INFO  : Boot mode is read from the target.
14:40:42 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:40:42 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:40:43 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:40:43 INFO  : 'set bp_40_43_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:40:44 INFO  : 'con -block -timeout 60' command is executed.
14:40:44 INFO  : 'bpremove $bp_40_43_fsbl_bp' command is executed.
14:40:44 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:40:44 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:40:47 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test_uart/Debug/test_uart.elf' is downloaded to processor 'psu_cortexa53_0'.
14:40:47 INFO  : 'configparams force-mem-access 0' command is executed.
14:40:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}
fpga -file D:/Work/rfsoc_project/project_1/app/test_uart/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_40_43_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_40_43_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test_uart/Debug/test_uart.elf
configparams force-mem-access 0
----------------End of Script----------------

14:40:47 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:40:47 INFO  : 'con' command is executed.
14:40:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:40:47 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\test_uart_system\_ide\scripts\debugger_test_uart-default.tcl'
14:41:28 INFO  : Checking for BSP changes to sync application flags for project 'test_uart'...
14:41:43 INFO  : Disconnected from the channel tcfchan#9.
14:41:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:41:44 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
14:41:44 INFO  : 'jtag frequency' command is executed.
14:41:44 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
14:41:44 INFO  : Context for 'APU' is selected.
14:41:44 INFO  : System reset is completed.
14:41:47 INFO  : 'after 3000' command is executed.
14:41:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}' command is executed.
14:41:54 INFO  : Device configured successfully with "D:/Work/rfsoc_project/project_1/app/test_uart/_ide/bitstream/design_1_wrapper.bit"
14:41:54 INFO  : Context for 'APU' is selected.
14:41:54 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
14:41:54 INFO  : 'configparams force-mem-access 1' command is executed.
14:41:54 INFO  : Context for 'APU' is selected.
14:41:54 INFO  : Boot mode is read from the target.
14:41:54 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:41:54 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:41:55 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
14:41:55 INFO  : 'set bp_41_55_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
14:41:56 INFO  : 'con -block -timeout 60' command is executed.
14:41:56 INFO  : 'bpremove $bp_41_55_fsbl_bp' command is executed.
14:41:56 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:41:56 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
14:41:57 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test_uart/Debug/test_uart.elf' is downloaded to processor 'psu_cortexa53_0'.
14:41:57 INFO  : 'configparams force-mem-access 0' command is executed.
14:41:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}
fpga -file D:/Work/rfsoc_project/project_1/app/test_uart/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_41_55_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_41_55_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test_uart/Debug/test_uart.elf
configparams force-mem-access 0
----------------End of Script----------------

14:41:57 INFO  : Context for processor 'psu_cortexa53_0' is selected.
14:41:57 INFO  : 'con' command is executed.
14:41:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

14:41:57 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\test_uart_system\_ide\scripts\debugger_test_uart-default.tcl'
15:29:16 INFO  : Hardware specification for platform project 'test' is updated.
15:52:31 INFO  : Result from executing command 'getProjects': test
15:52:31 INFO  : Result from executing command 'getPlatforms': test|D:/Work/rfsoc_project/project_1/app/test/export/test/test.xpfm;xilinx_zcu102_base_202220_1|D:/Software/Vitis2022/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|D:/Software/Vitis2022/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|D:/Software/Vitis2022/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
15:52:39 INFO  : Checking for BSP changes to sync application flags for project 'test_uart'...
15:53:02 INFO  : The hardware specification used by project 'test_uart' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
15:53:02 INFO  : The file 'D:\Work\rfsoc_project\project_1\app\test_uart\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
15:53:02 INFO  : The updated bitstream files are copied from platform to folder 'D:\Work\rfsoc_project\project_1\app\test_uart\_ide\bitstream' in project 'test_uart'.
15:53:02 INFO  : The file 'D:\Work\rfsoc_project\project_1\app\test_uart\_ide\psinit\psu_init.tcl' stored in project is removed.
15:53:03 INFO  : The updated ps init files are copied from platform to folder 'D:\Work\rfsoc_project\project_1\app\test_uart\_ide\psinit' in project 'test_uart'.
15:53:47 INFO  : Disconnected from the channel tcfchan#10.
15:53:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:53:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:53:48 INFO  : 'jtag frequency' command is executed.
15:53:48 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:53:48 INFO  : Context for 'APU' is selected.
15:53:49 INFO  : System reset is completed.
15:53:52 INFO  : 'after 3000' command is executed.
15:53:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}' command is executed.
15:53:58 INFO  : Device configured successfully with "D:/Work/rfsoc_project/project_1/app/test_uart/_ide/bitstream/design_1_wrapper.bit"
15:53:58 INFO  : Context for 'APU' is selected.
15:53:58 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
15:53:58 INFO  : 'configparams force-mem-access 1' command is executed.
15:53:58 INFO  : Context for 'APU' is selected.
15:53:58 INFO  : Boot mode is read from the target.
15:53:58 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:53:58 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:53:59 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:53:59 INFO  : 'set bp_53_59_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:54:00 INFO  : 'con -block -timeout 60' command is executed.
15:54:00 INFO  : 'bpremove $bp_53_59_fsbl_bp' command is executed.
15:54:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:54:00 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:54:01 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test_uart/Debug/test_uart.elf' is downloaded to processor 'psu_cortexa53_0'.
15:54:01 INFO  : 'configparams force-mem-access 0' command is executed.
15:54:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}
fpga -file D:/Work/rfsoc_project/project_1/app/test_uart/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_53_59_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_53_59_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test_uart/Debug/test_uart.elf
configparams force-mem-access 0
----------------End of Script----------------

15:54:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:54:01 INFO  : 'con' command is executed.
15:54:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:54:01 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\test_uart_system\_ide\scripts\debugger_test_uart-default.tcl'
15:54:41 INFO  : Checking for BSP changes to sync application flags for project 'test_uart'...
15:54:57 INFO  : Disconnected from the channel tcfchan#13.
15:54:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:54:59 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
15:54:59 INFO  : 'jtag frequency' command is executed.
15:54:59 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
15:54:59 INFO  : Context for 'APU' is selected.
15:54:59 INFO  : System reset is completed.
15:55:02 INFO  : 'after 3000' command is executed.
15:55:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}' command is executed.
15:55:08 INFO  : Device configured successfully with "D:/Work/rfsoc_project/project_1/app/test_uart/_ide/bitstream/design_1_wrapper.bit"
15:55:08 INFO  : Context for 'APU' is selected.
15:55:08 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
15:55:08 INFO  : 'configparams force-mem-access 1' command is executed.
15:55:08 INFO  : Context for 'APU' is selected.
15:55:08 INFO  : Boot mode is read from the target.
15:55:08 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:55:08 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:55:09 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
15:55:09 INFO  : 'set bp_55_9_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
15:55:10 INFO  : 'con -block -timeout 60' command is executed.
15:55:10 INFO  : 'bpremove $bp_55_9_fsbl_bp' command is executed.
15:55:10 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:55:10 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
15:55:11 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test_uart/Debug/test_uart.elf' is downloaded to processor 'psu_cortexa53_0'.
15:55:11 INFO  : 'configparams force-mem-access 0' command is executed.
15:55:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}
fpga -file D:/Work/rfsoc_project/project_1/app/test_uart/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_55_9_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_55_9_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test_uart/Debug/test_uart.elf
configparams force-mem-access 0
----------------End of Script----------------

15:55:11 INFO  : Context for processor 'psu_cortexa53_0' is selected.
15:55:11 INFO  : 'con' command is executed.
15:55:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

15:55:11 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\test_uart_system\_ide\scripts\debugger_test_uart-default.tcl'
16:00:47 INFO  : Disconnected from the channel tcfchan#14.
16:00:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:00:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:00:49 INFO  : 'jtag frequency' command is executed.
16:00:49 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:00:49 INFO  : Context for 'APU' is selected.
16:00:49 INFO  : System reset is completed.
16:00:52 INFO  : 'after 3000' command is executed.
16:00:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}' command is executed.
16:00:58 INFO  : Device configured successfully with "D:/Work/rfsoc_project/project_1/app/test_uart/_ide/bitstream/design_1_wrapper.bit"
16:00:58 INFO  : Context for 'APU' is selected.
16:00:58 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
16:00:58 INFO  : 'configparams force-mem-access 1' command is executed.
16:00:58 INFO  : Context for 'APU' is selected.
16:00:58 INFO  : Boot mode is read from the target.
16:00:58 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:00:58 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:00:59 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:00:59 INFO  : 'set bp_0_59_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:01:00 INFO  : 'con -block -timeout 60' command is executed.
16:01:00 INFO  : 'bpremove $bp_0_59_fsbl_bp' command is executed.
16:01:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:01:00 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:01:01 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test_uart/Debug/test_uart.elf' is downloaded to processor 'psu_cortexa53_0'.
16:01:01 INFO  : 'configparams force-mem-access 0' command is executed.
16:01:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}
fpga -file D:/Work/rfsoc_project/project_1/app/test_uart/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_0_59_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_0_59_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test_uart/Debug/test_uart.elf
configparams force-mem-access 0
----------------End of Script----------------

16:01:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:01:01 INFO  : 'con' command is executed.
16:01:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:01:01 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\test_uart_system\_ide\scripts\debugger_test_uart-default.tcl'
16:23:49 INFO  : Checking for BSP changes to sync application flags for project 'test_uart'...
16:26:10 INFO  : Checking for BSP changes to sync application flags for project 'test_uart'...
16:26:19 INFO  : Disconnected from the channel tcfchan#15.
16:26:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:26:20 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:26:20 INFO  : 'jtag frequency' command is executed.
16:26:20 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:26:20 INFO  : Context for 'APU' is selected.
16:26:21 INFO  : System reset is completed.
16:26:24 INFO  : 'after 3000' command is executed.
16:26:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}' command is executed.
16:26:30 INFO  : Device configured successfully with "D:/Work/rfsoc_project/project_1/app/test_uart/_ide/bitstream/design_1_wrapper.bit"
16:26:30 INFO  : Context for 'APU' is selected.
16:26:31 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
16:26:31 INFO  : 'configparams force-mem-access 1' command is executed.
16:26:31 INFO  : Context for 'APU' is selected.
16:26:31 INFO  : Boot mode is read from the target.
16:26:31 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:26:31 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:26:32 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:26:32 INFO  : 'set bp_26_32_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:26:32 INFO  : 'con -block -timeout 60' command is executed.
16:26:33 INFO  : 'bpremove $bp_26_32_fsbl_bp' command is executed.
16:26:33 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:26:33 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:26:35 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test_uart/Debug/test_uart.elf' is downloaded to processor 'psu_cortexa53_0'.
16:26:35 INFO  : 'configparams force-mem-access 0' command is executed.
16:26:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}
fpga -file D:/Work/rfsoc_project/project_1/app/test_uart/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_26_32_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_26_32_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test_uart/Debug/test_uart.elf
configparams force-mem-access 0
----------------End of Script----------------

16:26:36 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:26:36 INFO  : 'con' command is executed.
16:26:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:26:36 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\test_uart_system\_ide\scripts\debugger_test_uart-default.tcl'
16:48:55 INFO  : Disconnected from the channel tcfchan#16.
16:48:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:48:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:48:56 INFO  : 'jtag frequency' command is executed.
16:48:56 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:48:56 INFO  : Context for 'APU' is selected.
16:48:56 INFO  : System reset is completed.
16:48:59 INFO  : 'after 3000' command is executed.
16:48:59 INFO  : Context for 'APU' is selected.
16:48:59 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
16:48:59 INFO  : 'configparams force-mem-access 1' command is executed.
16:49:00 INFO  : Context for 'APU' is selected.
16:49:00 INFO  : Boot mode is read from the target.
16:49:00 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:49:00 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:49:00 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:49:00 INFO  : 'set bp_49_0_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:49:01 INFO  : 'con -block -timeout 60' command is executed.
16:49:01 INFO  : 'bpremove $bp_49_0_fsbl_bp' command is executed.
16:49:01 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:49:01 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:49:02 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test_uart/Debug/test_uart.elf' is downloaded to processor 'psu_cortexa53_0'.
16:49:02 INFO  : 'configparams force-mem-access 0' command is executed.
16:49:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_49_0_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_49_0_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test_uart/Debug/test_uart.elf
configparams force-mem-access 0
----------------End of Script----------------

16:49:02 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:49:02 INFO  : 'con' command is executed.
16:49:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:49:02 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\test_uart_system\_ide\scripts\debugger_test_uart-default.tcl'
16:49:19 INFO  : Disconnected from the channel tcfchan#17.
16:49:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:49:21 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
16:49:21 INFO  : 'jtag frequency' command is executed.
16:49:21 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
16:49:21 INFO  : Context for 'APU' is selected.
16:49:21 INFO  : System reset is completed.
16:49:24 INFO  : 'after 3000' command is executed.
16:49:24 INFO  : Context for 'APU' is selected.
16:49:24 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
16:49:24 INFO  : 'configparams force-mem-access 1' command is executed.
16:49:24 INFO  : Context for 'APU' is selected.
16:49:24 INFO  : Boot mode is read from the target.
16:49:24 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:49:24 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:49:25 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
16:49:25 INFO  : 'set bp_49_25_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
16:49:26 INFO  : 'con -block -timeout 60' command is executed.
16:49:26 INFO  : 'bpremove $bp_49_25_fsbl_bp' command is executed.
16:49:26 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:49:26 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
16:49:27 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test_uart/Debug/test_uart.elf' is downloaded to processor 'psu_cortexa53_0'.
16:49:27 INFO  : 'configparams force-mem-access 0' command is executed.
16:49:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_49_25_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_49_25_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test_uart/Debug/test_uart.elf
configparams force-mem-access 0
----------------End of Script----------------

16:49:27 INFO  : Context for processor 'psu_cortexa53_0' is selected.
16:49:27 INFO  : 'con' command is executed.
16:49:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

16:49:27 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\test_uart_system\_ide\scripts\debugger_test_uart-default.tcl'
16:51:49 INFO  : Hardware specification for platform project 'test' is updated.
17:16:31 INFO  : Result from executing command 'getProjects': test
17:16:31 INFO  : Result from executing command 'getPlatforms': xilinx_zcu102_base_202220_1|D:/Software/Vitis2022/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|D:/Software/Vitis2022/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|D:/Software/Vitis2022/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
17:16:37 INFO  : Checking for BSP changes to sync application flags for project 'test_uart'...
17:18:00 INFO  : Disconnected from the channel tcfchan#18.
17:18:01 INFO  : The hardware specification used by project 'test_uart' is out of sync with the platform. Resource files extracted from the hardware specification will be updated.
17:18:01 INFO  : The file 'D:\Work\rfsoc_project\project_1\app\test_uart\_ide\bitstream\design_1_wrapper.bit' stored in project is removed.
17:18:01 INFO  : The updated bitstream files are copied from platform to folder 'D:\Work\rfsoc_project\project_1\app\test_uart\_ide\bitstream' in project 'test_uart'.
17:18:01 INFO  : The file 'D:\Work\rfsoc_project\project_1\app\test_uart\_ide\psinit\psu_init.tcl' stored in project is removed.
17:18:02 INFO  : The updated ps init files are copied from platform to folder 'D:\Work\rfsoc_project\project_1\app\test_uart\_ide\psinit' in project 'test_uart'.
17:18:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:18:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
17:18:02 INFO  : 'jtag frequency' command is executed.
17:18:02 INFO  : Sourcing of 'D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl' is done.
17:18:02 INFO  : Context for 'APU' is selected.
17:18:03 INFO  : System reset is completed.
17:18:06 INFO  : 'after 3000' command is executed.
17:18:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}' command is executed.
17:18:12 INFO  : Device configured successfully with "D:/Work/rfsoc_project/project_1/app/test_uart/_ide/bitstream/design_1_wrapper.bit"
17:18:12 INFO  : Context for 'APU' is selected.
17:18:13 INFO  : Hardware design and registers information is loaded from 'D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa'.
17:18:13 INFO  : 'configparams force-mem-access 1' command is executed.
17:18:13 INFO  : Context for 'APU' is selected.
17:18:13 INFO  : Boot mode is read from the target.
17:18:13 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:18:13 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:18:13 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf' is downloaded to processor 'psu_cortexa53_0'.
17:18:13 INFO  : 'set bp_18_13_fsbl_bp [bpadd -addr &XFsbl_Exit]' command is executed.
17:18:14 INFO  : 'con -block -timeout 60' command is executed.
17:18:14 INFO  : 'bpremove $bp_18_13_fsbl_bp' command is executed.
17:18:14 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:18:14 INFO  : Processor reset is completed for 'psu_cortexa53_0'.
17:18:15 INFO  : The application 'D:/Work/rfsoc_project/project_1/app/test_uart/Debug/test_uart.elf' is downloaded to processor 'psu_cortexa53_0'.
17:18:15 INFO  : 'configparams force-mem-access 0' command is executed.
17:18:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source D:/Software/Vitis2022/Vitis/2022.2/scripts/vitis/util/zynqmp_utils.tcl
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-147e4093-0"}
fpga -file D:/Work/rfsoc_project/project_1/app/test_uart/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw D:/Work/rfsoc_project/project_1/app/test/export/test/hw/design_1_wrapper.xsa -mem-ranges [list {0x80000000 0xbfffffff} {0x400000000 0x5ffffffff} {0x1000000000 0x7fffffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
set mode [expr [mrd -value 0xFF5E0200] & 0xf]
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test/export/test/sw/test/boot/fsbl.elf
set bp_18_13_fsbl_bp [bpadd -addr &XFsbl_Exit]
con -block -timeout 60
bpremove $bp_18_13_fsbl_bp
targets -set -nocase -filter {name =~ "*A53*#0"}
rst -processor
dow D:/Work/rfsoc_project/project_1/app/test_uart/Debug/test_uart.elf
configparams force-mem-access 0
----------------End of Script----------------

17:18:16 INFO  : Context for processor 'psu_cortexa53_0' is selected.
17:18:16 INFO  : 'con' command is executed.
17:18:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A53*#0"}
con
----------------End of Script----------------

17:18:16 INFO  : Launch script is exported to file 'D:\Work\rfsoc_project\project_1\app\test_uart_system\_ide\scripts\debugger_test_uart-default.tcl'
09:42:07 INFO  : Disconnected from the channel tcfchan#20.
14:53:30 DEBUG : Logs will be stored at 'D:/Work/rfsoc_project/project3/app/IDE.log'.
14:53:30 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Work\rfsoc_project\project3\app\temp_xsdb_launch_script.tcl
14:53:31 INFO  : XSCT server has started successfully.
14:53:31 INFO  : plnx-install-location is set to ''
14:53:31 INFO  : Successfully done setting XSCT server connection channel  
14:53:31 INFO  : Successfully done setting workspace for the tool. 
14:53:32 INFO  : Successfully done query RDI_DATADIR 
14:53:33 INFO  : Platform repository initialization has completed.
14:53:33 INFO  : Registering command handlers for Vitis TCF services
21:58:16 DEBUG : Logs will be stored at 'D:/Work/rfsoc_project/project3/app/IDE.log'.
21:58:17 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Work\rfsoc_project\project3\app\temp_xsdb_launch_script.tcl
21:58:19 INFO  : XSCT server has started successfully.
21:58:19 INFO  : plnx-install-location is set to ''
21:58:19 INFO  : Successfully done setting XSCT server connection channel  
21:58:19 INFO  : Successfully done setting workspace for the tool. 
21:58:24 INFO  : Registering command handlers for Vitis TCF services
21:58:24 INFO  : Successfully done query RDI_DATADIR 
21:58:24 INFO  : Platform repository initialization has completed.
21:59:17 INFO  : Hardware specification for platform project 'test' is updated.
23:03:10 DEBUG : Logs will be stored at 'D:/Work/rfsoc_project/project3/app/IDE.log'.
23:03:16 INFO  : Launching XSCT server: xsct.bat -n  -interactive D:\Work\rfsoc_project\project3\app\temp_xsdb_launch_script.tcl
23:04:38 INFO  : XSCT server has started successfully.
23:04:38 INFO  : plnx-install-location is set to ''
23:04:38 INFO  : Successfully done setting XSCT server connection channel  
23:04:38 INFO  : Successfully done setting workspace for the tool. 
23:04:40 INFO  : Registering command handlers for Vitis TCF services
23:04:40 INFO  : Successfully done query RDI_DATADIR 
23:04:41 INFO  : Platform repository initialization has completed.
00:47:52 INFO  : Result from executing command 'getProjects': test
01:05:05 INFO  : Result from executing command 'getPlatforms': test|D:/Work/rfsoc_project/project_1/app/test/export/test/test.xpfm;xilinx_zcu102_base_202220_1|D:/Software/Vitis2022/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|D:/Software/Vitis2022/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|D:/Software/Vitis2022/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
06:22:56 INFO  : Example project xspips_eeprom_polled_example_1 has been created successfully.
06:47:16 INFO  : Result from executing command 'getProjects': test
06:47:16 INFO  : Result from executing command 'getPlatforms': test|D:/Work/rfsoc_project/project3/app/test/export/test/test.xpfm;test|D:/Work/rfsoc_project/project_1/app/test/export/test/test.xpfm;xilinx_zcu102_base_202220_1|D:/Software/Vitis2022/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm;xilinx_zcu102_base_dfx_202220_1|D:/Software/Vitis2022/Vitis/2022.2/base_platforms/xilinx_zcu102_base_dfx_202220_1/xilinx_zcu102_base_dfx_202220_1.xpfm;xilinx_zcu104_base_202220_1|D:/Software/Vitis2022/Vitis/2022.2/base_platforms/xilinx_zcu104_base_202220_1/xilinx_zcu104_base_202220_1.xpfm
06:47:16 INFO  : Checking for BSP changes to sync application flags for project 'test_lmk04828'...
06:56:10 INFO  : Checking for BSP changes to sync application flags for project 'test_lmk04828'...
06:57:42 INFO  : Checking for BSP changes to sync application flags for project 'test_lmk04828'...
06:58:07 INFO  : Checking for BSP changes to sync application flags for project 'test_lmk04828'...
06:58:38 INFO  : Checking for BSP changes to sync application flags for project 'test_lmk04828'...
06:59:36 INFO  : Checking for BSP changes to sync application flags for project 'test_lmk04828'...
07:04:51 INFO  : Checking for BSP changes to sync application flags for project 'test_lmk04828'...
