{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 178 04/27/2006 SJ Full Version " "Info: Version 6.0 Build 178 04/27/2006 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 23 16:36:35 2015 " "Info: Processing started: Tue Jun 23 16:36:35 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EXP3 -c TOP " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off EXP3 -c TOP" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "TOP.bdf 1 1 " "Warning: Using design file TOP.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 TOP " "Info: Found entity 1: TOP" {  } { { "TOP.bdf" "" { Schematic "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/TOP.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!d! design units and %3!d! entities in project" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "TOP " "Info: Elaborating entity \"TOP\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "cnt_n6.vhd 2 1 " "Warning: Using design file cnt_n6.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cnt_n6-a " "Info: Found design unit 1: cnt_n6-a" {  } { { "cnt_n6.vhd" "" { Text "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/cnt_n6.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 cnt_n6 " "Info: Found entity 1: cnt_n6" {  } { { "cnt_n6.vhd" "" { Text "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/cnt_n6.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!d! design units and %3!d! entities in project" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt_n6 cnt_n6:inst4 " "Info: Elaborating entity \"cnt_n6\" for hierarchy \"cnt_n6:inst4\"" {  } { { "TOP.bdf" "inst4" { Schematic "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/TOP.bdf" { { 312 240 336 408 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Warning" "WVRFX_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "cs cnt_n6.vhd(17) " "Warning (10631): VHDL Process Statement warning at cnt_n6.vhd(17): inferring latch(es) for signal or variable \"cs\", which holds its previous value in one or more paths through the process" {  } { { "cnt_n6.vhd" "" { Text "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/cnt_n6.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "cs\[5\] cnt_n6.vhd(17) " "Info (10041): Verilog HDL or VHDL info at cnt_n6.vhd(17): inferred latch for \"cs\[5\]\"" {  } { { "cnt_n6.vhd" "" { Text "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/cnt_n6.vhd" 17 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "cs\[4\] cnt_n6.vhd(17) " "Info (10041): Verilog HDL or VHDL info at cnt_n6.vhd(17): inferred latch for \"cs\[4\]\"" {  } { { "cnt_n6.vhd" "" { Text "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/cnt_n6.vhd" 17 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "cs\[3\] cnt_n6.vhd(17) " "Info (10041): Verilog HDL or VHDL info at cnt_n6.vhd(17): inferred latch for \"cs\[3\]\"" {  } { { "cnt_n6.vhd" "" { Text "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/cnt_n6.vhd" 17 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "cs\[2\] cnt_n6.vhd(17) " "Info (10041): Verilog HDL or VHDL info at cnt_n6.vhd(17): inferred latch for \"cs\[2\]\"" {  } { { "cnt_n6.vhd" "" { Text "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/cnt_n6.vhd" 17 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "cs\[1\] cnt_n6.vhd(17) " "Info (10041): Verilog HDL or VHDL info at cnt_n6.vhd(17): inferred latch for \"cs\[1\]\"" {  } { { "cnt_n6.vhd" "" { Text "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/cnt_n6.vhd" 17 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "cs\[0\] cnt_n6.vhd(17) " "Info (10041): Verilog HDL or VHDL info at cnt_n6.vhd(17): inferred latch for \"cs\[0\]\"" {  } { { "cnt_n6.vhd" "" { Text "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/cnt_n6.vhd" 17 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "m10-7.bdf 1 1 " "Warning: Using design file m10-7.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 m10-7 " "Info: Found entity 1: m10-7" {  } { { "m10-7.bdf" "" { Schematic "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/m10-7.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!d! design units and %3!d! entities in project" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "m10-7 m10-7:inst " "Info: Elaborating entity \"m10-7\" for hierarchy \"m10-7:inst\"" {  } { { "TOP.bdf" "inst" { Schematic "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/TOP.bdf" { { 48 16 128 240 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "CNT_M10.bdf 1 1 " "Warning: Using design file CNT_M10.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 CNT_M10 " "Info: Found entity 1: CNT_M10" {  } { { "CNT_M10.bdf" "" { Schematic "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/CNT_M10.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!d! design units and %3!d! entities in project" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CNT_M10 m10-7:inst\|CNT_M10:inst " "Info: Elaborating entity \"CNT_M10\" for hierarchy \"m10-7:inst\|CNT_M10:inst\"" {  } { { "m10-7.bdf" "inst" { Schematic "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/m10-7.bdf" { { -96 1848 1960 0 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "seg_dec.vhd 2 1 " "Warning: Using design file seg_dec.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seg_dec-a " "Info: Found design unit 1: seg_dec-a" {  } { { "seg_dec.vhd" "" { Text "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/seg_dec.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 seg_dec " "Info: Found entity 1: seg_dec" {  } { { "seg_dec.vhd" "" { Text "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/seg_dec.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!d! design units and %3!d! entities in project" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_dec seg_dec:inst2 " "Info: Elaborating entity \"seg_dec\" for hierarchy \"seg_dec:inst2\"" {  } { { "TOP.bdf" "inst2" { Schematic "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/TOP.bdf" { { 48 632 768 144 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "mux_6x1.vhd 2 1 " "Warning: Using design file mux_6x1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_6x1-a " "Info: Found design unit 1: mux_6x1-a" {  } { { "mux_6x1.vhd" "" { Text "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/mux_6x1.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 mux_6x1 " "Info: Found entity 1: mux_6x1" {  } { { "mux_6x1.vhd" "" { Text "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/mux_6x1.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!d! design units and %3!d! entities in project" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_6x1 mux_6x1:inst6 " "Info: Elaborating entity \"mux_6x1\" for hierarchy \"mux_6x1:inst6\"" {  } { { "TOP.bdf" "inst6" { Schematic "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/TOP.bdf" { { 48 448 592 208 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d0 mux_6x1.vhd(21) " "Warning (10492): VHDL Process Statement warning at mux_6x1.vhd(21): signal \"d0\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "mux_6x1.vhd" "" { Text "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/mux_6x1.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d1 mux_6x1.vhd(22) " "Warning (10492): VHDL Process Statement warning at mux_6x1.vhd(22): signal \"d1\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "mux_6x1.vhd" "" { Text "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/mux_6x1.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d2 mux_6x1.vhd(23) " "Warning (10492): VHDL Process Statement warning at mux_6x1.vhd(23): signal \"d2\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "mux_6x1.vhd" "" { Text "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/mux_6x1.vhd" 23 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d3 mux_6x1.vhd(24) " "Warning (10492): VHDL Process Statement warning at mux_6x1.vhd(24): signal \"d3\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "mux_6x1.vhd" "" { Text "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/mux_6x1.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d4 mux_6x1.vhd(25) " "Warning (10492): VHDL Process Statement warning at mux_6x1.vhd(25): signal \"d4\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "mux_6x1.vhd" "" { Text "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/mux_6x1.vhd" 25 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "d5 mux_6x1.vhd(26) " "Warning (10492): VHDL Process Statement warning at mux_6x1.vhd(26): signal \"d5\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "mux_6x1.vhd" "" { Text "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/mux_6x1.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" 0 0}
{ "Warning" "WVRFX_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dout mux_6x1.vhd(17) " "Warning (10631): VHDL Process Statement warning at mux_6x1.vhd(17): inferring latch(es) for signal or variable \"dout\", which holds its previous value in one or more paths through the process" {  } { { "mux_6x1.vhd" "" { Text "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/mux_6x1.vhd" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "dout\[0\] mux_6x1.vhd(17) " "Info (10041): Verilog HDL or VHDL info at mux_6x1.vhd(17): inferred latch for \"dout\[0\]\"" {  } { { "mux_6x1.vhd" "" { Text "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/mux_6x1.vhd" 17 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "dout\[1\] mux_6x1.vhd(17) " "Info (10041): Verilog HDL or VHDL info at mux_6x1.vhd(17): inferred latch for \"dout\[1\]\"" {  } { { "mux_6x1.vhd" "" { Text "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/mux_6x1.vhd" 17 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "dout\[2\] mux_6x1.vhd(17) " "Info (10041): Verilog HDL or VHDL info at mux_6x1.vhd(17): inferred latch for \"dout\[2\]\"" {  } { { "mux_6x1.vhd" "" { Text "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/mux_6x1.vhd" 17 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Info" "IVRFX_VRFC_LATCH_INFERRED" "dout\[3\] mux_6x1.vhd(17) " "Info (10041): Verilog HDL or VHDL info at mux_6x1.vhd(17): inferred latch for \"dout\[3\]\"" {  } { { "mux_6x1.vhd" "" { Text "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/mux_6x1.vhd" 17 0 0 } }  } 0 10041 "Verilog HDL or VHDL info at %2!s!: inferred latch for \"%1!s!\"" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "cnt_n16x6.bdf 1 1 " "Warning: Using design file cnt_n16x6.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 cnt_n16x6 " "Info: Found entity 1: cnt_n16x6" {  } { { "cnt_n16x6.bdf" "" { Schematic "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/cnt_n16x6.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!d! design units and %3!d! entities in project" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt_n16x6 cnt_n16x6:inst1 " "Info: Elaborating entity \"cnt_n16x6\" for hierarchy \"cnt_n16x6:inst1\"" {  } { { "TOP.bdf" "inst1" { Schematic "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/TOP.bdf" { { 32 240 352 192 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Warning" "WSGN_SEARCH_FILE" "cnt_n16.vhd 2 1 " "Warning: Using design file cnt_n16.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cnt_n16-a " "Info: Found design unit 1: cnt_n16-a" {  } { { "cnt_n16.vhd" "" { Text "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/cnt_n16.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0} { "Info" "ISGN_ENTITY_NAME" "1 cnt_n16 " "Info: Found entity 1: cnt_n16" {  } { { "cnt_n16.vhd" "" { Text "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/cnt_n16.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!d! design units and %3!d! entities in project" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt_n16 cnt_n16x6:inst1\|cnt_n16:inst " "Info: Elaborating entity \"cnt_n16\" for hierarchy \"cnt_n16x6:inst1\|cnt_n16:inst\"" {  } { { "cnt_n16x6.bdf" "inst" { Schematic "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/cnt_n16x6.bdf" { { 80 80 200 208 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CI cnt_n16.vhd(40) " "Warning (10492): VHDL Process Statement warning at cnt_n16.vhd(40): signal \"CI\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "cnt_n16.vhd" "" { Text "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/cnt_n16.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" 0 0}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "UPDOWN cnt_n16.vhd(41) " "Warning (10492): VHDL Process Statement warning at cnt_n16.vhd(41): signal \"UPDOWN\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" {  } { { "cnt_n16.vhd" "" { Text "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/cnt_n16.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensivitity list" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_6x1:inst6\|dout\[0\] " "Warning: Latch mux_6x1:inst6\|dout\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cnt_n6:inst4\|qq\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal cnt_n6:inst4\|qq\[1\]" {  } { { "cnt_n6.vhd" "" { Text "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/cnt_n6.vhd" 21 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0}  } { { "mux_6x1.vhd" "" { Text "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/mux_6x1.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_6x1:inst6\|dout\[1\] " "Warning: Latch mux_6x1:inst6\|dout\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cnt_n6:inst4\|qq\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal cnt_n6:inst4\|qq\[1\]" {  } { { "cnt_n6.vhd" "" { Text "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/cnt_n6.vhd" 21 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0}  } { { "mux_6x1.vhd" "" { Text "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/mux_6x1.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_6x1:inst6\|dout\[2\] " "Warning: Latch mux_6x1:inst6\|dout\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cnt_n6:inst4\|qq\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal cnt_n6:inst4\|qq\[1\]" {  } { { "cnt_n6.vhd" "" { Text "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/cnt_n6.vhd" 21 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0}  } { { "mux_6x1.vhd" "" { Text "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/mux_6x1.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "mux_6x1:inst6\|dout\[3\] " "Warning: Latch mux_6x1:inst6\|dout\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA cnt_n6:inst4\|qq\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal cnt_n6:inst4\|qq\[1\]" {  } { { "cnt_n6.vhd" "" { Text "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/cnt_n6.vhd" 21 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0}  } { { "mux_6x1.vhd" "" { Text "D:/ST/实验/EDA/experiment/《CPU设计》实验三计科1306 2013011266 陈伟颖/EXP3/mux_6x1.vhd" 17 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0}
{ "Info" "ISCL_SCL_TM_SUMMARY" "153 " "Info: Implemented 153 device resources after synthesis - the final resource count might be different" { { "Info" "ISCL_SCL_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0} { "Info" "ISCL_SCL_TM_OPINS" "10 " "Info: Implemented 10 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0} { "Info" "ISCL_SCL_TM_LCELLS" "140 " "Info: Implemented 140 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 23 16:36:38 2015 " "Info: Processing ended: Tue Jun 23 16:36:38 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
