Date: Sat, 27 Nov 1999 12:50:01 +0100
From: Ralf Baechle <>
Subject: Re: Kernel and L1 Cache
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org
X-Lkml-Link: https://lkml.org/lkml/1999/11/27/54

On Sat, Nov 27, 1999 at 07:21:05AM +0530, Koushik Chakraborty wrote:
>   Can anyone tell me if there is anyway one can control the replacement of
> a cache-line from kernel space. To give an example, lets say I have a
> memory adress and a size_t and I want to make sure that amount of data is
> not flushed from L1 after it is brought in for a given period of time. Is
> there any way we can do this for i386 ?
Alot of x86 silicon doesn't allow to freeze the cache so this cannot be
implemented.  On chips which have such a feature it could be implemented
but isn't currently.  Think very hard, then think again before using such
a feature.  Often it's a loss.
  Ralf
-
To unsubscribe from this list: send the line "unsubscribe linux-kernel" in
the body of a message to majordomo@vger.rutgers.edu
Please read the FAQ at 
http://www.tux.org/lkml/