<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="ALU.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ALU.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ALU.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ALU.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="ALU.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="ALU.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ALU.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ALU.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALUTB_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ALUTB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="ALUTB_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALUTB_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ALU_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ALU_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ALU_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="AND1.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="AND1.stx"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="AND1.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="AND1.xst"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="Ca2.vhi"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Comparador1bit.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Comparador1bit.stx"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="Comparador1bit.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Comparador1bit.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Comparador8bits.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Comparador8bits.stx"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="Comparador8bits.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Comparador8bits.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Multiplexor2a1_1bit.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Multiplexor2a1_1bit.stx"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="Multiplexor2a1_1bit.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Multiplexor2a1_1bit.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Multiplexor2a1_8bits.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Multiplexor2a1_8bits.stx"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="Multiplexor2a1_8bits.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Multiplexor2a1_8bits.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="OR1bit.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="OR1bit.stx"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="OR1bit.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="OR1bit.xst"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Restador8bits.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Restador8bits.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Restador8bits.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Restador8bits.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Restador8bits.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Restador8bits.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Restador8bits.syr"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="Restador8bits.vhi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Restador8bits.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Restador8bits_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Restador8bits_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SSL.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="SSL.stx"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="SSL.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="SSL.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SSR.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="SSR.stx"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="SSR.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="SSR.xst"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Sumador8bits.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Sumador8bits.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Sumador8bits.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Sumador8bits.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Sumador8bits.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Sumador8bits.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Sumador8bits.syr"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="Sumador8bits.vhi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Sumador8bits.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Sumador8bits_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Sumador8bits_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Sumador8bits_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="SumadorCompleto.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="SumadorCompleto.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="SumadorCompleto.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="SumadorCompleto.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SumadorCompleto.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="SumadorCompleto.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="SumadorCompleto.syr"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="SumadorCompleto.vhi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="SumadorCompleto.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="SumadorCompleto_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="SumadorCompleto_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SumadorMedio.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="SumadorMedio.stx"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="SumadorMedio.vhi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="SumadorMedio.xst"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1512566553" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1512566553">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1512568620" xil_pn:in_ck="-3960399458769469552" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1512568620">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="ALUTB.vhd"/>
      <outfile xil_pn:name="AND1.vhd"/>
      <outfile xil_pn:name="Ca2.vhd"/>
      <outfile xil_pn:name="Comparador1bit.vhd"/>
      <outfile xil_pn:name="Comparador8bits.vhd"/>
      <outfile xil_pn:name="Comparador8bitsTB.vhd"/>
      <outfile xil_pn:name="Multiplexor2a1_1bit.vhd"/>
      <outfile xil_pn:name="Multiplexor2a1_8bits.vhd"/>
      <outfile xil_pn:name="OR1.vhd"/>
      <outfile xil_pn:name="Restador8bits.vhd"/>
      <outfile xil_pn:name="SSL.vhd"/>
      <outfile xil_pn:name="SSR.vhd"/>
      <outfile xil_pn:name="Sumador8bits.vhd"/>
      <outfile xil_pn:name="Sumador8bits_TB.vhd"/>
      <outfile xil_pn:name="SumadorCompleto.vhd"/>
      <outfile xil_pn:name="SumadorMedio.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1512566640" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-5500922713370082898" xil_pn:start_ts="1512566640">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1512566640" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-5645364963653079248" xil_pn:start_ts="1512566640">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1512566554" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-7226581985337602035" xil_pn:start_ts="1512566554">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1512568626" xil_pn:in_ck="-3960399458769469552" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1512568626">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="ALUTB.vhd"/>
      <outfile xil_pn:name="AND1.vhd"/>
      <outfile xil_pn:name="Ca2.vhd"/>
      <outfile xil_pn:name="Comparador1bit.vhd"/>
      <outfile xil_pn:name="Comparador8bits.vhd"/>
      <outfile xil_pn:name="Comparador8bitsTB.vhd"/>
      <outfile xil_pn:name="Multiplexor2a1_1bit.vhd"/>
      <outfile xil_pn:name="Multiplexor2a1_8bits.vhd"/>
      <outfile xil_pn:name="OR1.vhd"/>
      <outfile xil_pn:name="Restador8bits.vhd"/>
      <outfile xil_pn:name="SSL.vhd"/>
      <outfile xil_pn:name="SSR.vhd"/>
      <outfile xil_pn:name="Sumador8bits.vhd"/>
      <outfile xil_pn:name="Sumador8bits_TB.vhd"/>
      <outfile xil_pn:name="SumadorCompleto.vhd"/>
      <outfile xil_pn:name="SumadorMedio.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1512568632" xil_pn:in_ck="-3960399458769469552" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="5862316163613790142" xil_pn:start_ts="1512568626">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ALUTB_beh.prj"/>
      <outfile xil_pn:name="ALUTB_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1512568632" xil_pn:in_ck="7427491173843225927" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-3178394726999658133" xil_pn:start_ts="1512568632">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ALUTB_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1512538007" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1512538007">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1512542507" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-8221284822752684281" xil_pn:start_ts="1512542507">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1512542507" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-7226581985337602035" xil_pn:start_ts="1512542507">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1512542507" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1512542507">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1512542507" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-3321771038117726843" xil_pn:start_ts="1512542507">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1512542507" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1512542507">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1512542507" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="2901973775213099095" xil_pn:start_ts="1512542507">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1512566514" xil_pn:in_ck="2379078096670931046" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-5811607178620301302" xil_pn:start_ts="1512566470">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="ALU.lso"/>
      <outfile xil_pn:name="ALU.ngc"/>
      <outfile xil_pn:name="ALU.ngr"/>
      <outfile xil_pn:name="ALU.prj"/>
      <outfile xil_pn:name="ALU.stx"/>
      <outfile xil_pn:name="ALU.syr"/>
      <outfile xil_pn:name="ALU.xst"/>
      <outfile xil_pn:name="ALU_xst.xrpt"/>
      <outfile xil_pn:name="Restador8bits.ngr"/>
      <outfile xil_pn:name="Sumador8bits.ngr"/>
      <outfile xil_pn:name="SumadorCompleto.ngr"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
